
CHARTRAK2v3_controllerRETARGETED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa04  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000800  0800ab18  0800ab18  0000bb18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b318  0800b318  0000d1f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b318  0800b318  0000c318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b320  0800b320  0000d1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b320  0800b320  0000c320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b324  0800b324  0000c324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800b328  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000488  200001f0  0800b518  0000d1f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000678  0800b518  0000d678  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015caf  00000000  00000000  0000d219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003481  00000000  00000000  00022ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001468  00000000  00000000  00026350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ff7  00000000  00000000  000277b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aefc  00000000  00000000  000287af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a4bf  00000000  00000000  000436ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096888  00000000  00000000  0005db6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f43f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b28  00000000  00000000  000f4438  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000faf60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800aafc 	.word	0x0800aafc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	0800aafc 	.word	0x0800aafc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr
 800115c:	0000      	movs	r0, r0
	...

08001160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001160:	b590      	push	{r4, r7, lr}
 8001162:	b099      	sub	sp, #100	@ 0x64
 8001164:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001166:	f000 fe69 	bl	8001e3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800116a:	f000 f901 	bl	8001370 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800116e:	f000 fa75 	bl	800165c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001172:	f000 f959 	bl	8001428 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001176:	f000 f995 	bl	80014a4 <MX_I2C1_Init>
  MX_SPI1_Init();
 800117a:	f000 f9c1 	bl	8001500 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800117e:	f000 fa43 	bl	8001608 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8001182:	f000 f9f3 	bl	800156c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  	//GPIO SETUP
    HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8001186:	2200      	movs	r2, #0
 8001188:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800118c:	4866      	ldr	r0, [pc, #408]	@ (8001328 <main+0x1c8>)
 800118e:	f001 fc48 	bl	8002a22 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8001192:	2201      	movs	r2, #1
 8001194:	2110      	movs	r1, #16
 8001196:	4865      	ldr	r0, [pc, #404]	@ (800132c <main+0x1cc>)
 8001198:	f001 fc43 	bl	8002a22 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LDAC_GPIO_Port, LDAC_Pin, 0);
 800119c:	2200      	movs	r2, #0
 800119e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011a2:	4861      	ldr	r0, [pc, #388]	@ (8001328 <main+0x1c8>)
 80011a4:	f001 fc3d 	bl	8002a22 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, Voltage_output);
 80011a8:	2200      	movs	r2, #0
 80011aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011ae:	4860      	ldr	r0, [pc, #384]	@ (8001330 <main+0x1d0>)
 80011b0:	f001 fc37 	bl	8002a22 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 0);
 80011b4:	2200      	movs	r2, #0
 80011b6:	2120      	movs	r1, #32
 80011b8:	485d      	ldr	r0, [pc, #372]	@ (8001330 <main+0x1d0>)
 80011ba:	f001 fc32 	bl	8002a22 <HAL_GPIO_WritePin>

    // ADC board expander setup
    TCA_Init(0b0100001, hi2c1);
 80011be:	4c5d      	ldr	r4, [pc, #372]	@ (8001334 <main+0x1d4>)
 80011c0:	4668      	mov	r0, sp
 80011c2:	f104 030c 	add.w	r3, r4, #12
 80011c6:	2248      	movs	r2, #72	@ 0x48
 80011c8:	4619      	mov	r1, r3
 80011ca:	f006 ff4c 	bl	8008066 <memcpy>
 80011ce:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80011d2:	2021      	movs	r0, #33	@ 0x21
 80011d4:	f005 fe56 	bl	8006e84 <TCA_Init>

    TCA_PinMode(P07, 0);
 80011d8:	2100      	movs	r1, #0
 80011da:	2007      	movs	r0, #7
 80011dc:	f005 fe78 	bl	8006ed0 <TCA_PinMode>
    TCA_PinMode(P11, 0);
 80011e0:	2100      	movs	r1, #0
 80011e2:	2009      	movs	r0, #9
 80011e4:	f005 fe74 	bl	8006ed0 <TCA_PinMode>
    TCA_PinMode(P12, 0);
 80011e8:	2100      	movs	r1, #0
 80011ea:	200a      	movs	r0, #10
 80011ec:	f005 fe70 	bl	8006ed0 <TCA_PinMode>

    TCA_WritePin(P07, 1);
 80011f0:	2101      	movs	r1, #1
 80011f2:	2007      	movs	r0, #7
 80011f4:	f005 fec4 	bl	8006f80 <TCA_WritePin>
    TCA_WritePin(P11, 0);
 80011f8:	2100      	movs	r1, #0
 80011fa:	2009      	movs	r0, #9
 80011fc:	f005 fec0 	bl	8006f80 <TCA_WritePin>
    TCA_WritePin(P12, 0);
 8001200:	2100      	movs	r1, #0
 8001202:	200a      	movs	r0, #10
 8001204:	f005 febc 	bl	8006f80 <TCA_WritePin>

    // High-speed DAC setup
    DACREF(0.0);
 8001208:	f04f 0000 	mov.w	r0, #0
 800120c:	f005 f9f2 	bl	80065f4 <DACREF>
    DACOFFS(0.0);
 8001210:	f04f 0000 	mov.w	r0, #0
 8001214:	f005 fa4e 	bl	80066b4 <DACOFFS>

    // High-speed ADC setup
    ADCREF(1.2);
 8001218:	4847      	ldr	r0, [pc, #284]	@ (8001338 <main+0x1d8>)
 800121a:	f005 fab3 	bl	8006784 <ADCREF>
    ADCOFFS(0.0);
 800121e:	f04f 0000 	mov.w	r0, #0
 8001222:	f005 fb0b 	bl	800683c <ADCOFFS>

    // RS485 receive interrupt setup
    HAL_UARTEx_ReceiveToIdle_IT(&huart1, RXbuff, RS485BUFFSIZE);
 8001226:	227d      	movs	r2, #125	@ 0x7d
 8001228:	4944      	ldr	r1, [pc, #272]	@ (800133c <main+0x1dc>)
 800122a:	4845      	ldr	r0, [pc, #276]	@ (8001340 <main+0x1e0>)
 800122c:	f003 ff89 	bl	8005142 <HAL_UARTEx_ReceiveToIdle_IT>
    //HAL_TIM_Base_Start_IT(&htim4);

    //SCPI setup
    Function Lolafunctions[] = { {.name = "FID", .run = SCPIC_FID}
 8001230:	4a44      	ldr	r2, [pc, #272]	@ (8001344 <main+0x1e4>)
 8001232:	f107 0310 	add.w	r3, r7, #16
 8001236:	e892 0003 	ldmia.w	r2, {r0, r1}
 800123a:	e883 0003 	stmia.w	r3, {r0, r1}
    							 };

//{.name = "CFS", .run = SCPIC_CFS}
    Class Lolaclass = { .name = "LOLA", .functions = Lolafunctions, .functionsLength = 1 };
 800123e:	4b42      	ldr	r3, [pc, #264]	@ (8001348 <main+0x1e8>)
 8001240:	607b      	str	r3, [r7, #4]
 8001242:	f107 0310 	add.w	r3, r7, #16
 8001246:	60bb      	str	r3, [r7, #8]
 8001248:	2301      	movs	r3, #1
 800124a:	60fb      	str	r3, [r7, #12]
    addClass(&Lolaclass, 0);
 800124c:	1d3b      	adds	r3, r7, #4
 800124e:	2100      	movs	r1, #0
 8001250:	4618      	mov	r0, r3
 8001252:	f005 fdbf 	bl	8006dd4 <addClass>

    //SPARTAN3 SETUP
    LOLA1.Config = JTAG;
 8001256:	4b3d      	ldr	r3, [pc, #244]	@ (800134c <main+0x1ec>)
 8001258:	2206      	movs	r2, #6
 800125a:	705a      	strb	r2, [r3, #1]
    LOLA1.Trials = 10;
 800125c:	4b3b      	ldr	r3, [pc, #236]	@ (800134c <main+0x1ec>)
 800125e:	220a      	movs	r2, #10
 8001260:	805a      	strh	r2, [r3, #2]
    LOLA1.compatibleFirmwareID = 0xF103;
 8001262:	4b3a      	ldr	r3, [pc, #232]	@ (800134c <main+0x1ec>)
 8001264:	f24f 1203 	movw	r2, #61699	@ 0xf103
 8001268:	809a      	strh	r2, [r3, #4]

    RS485_Transmit("awaiting FPGA config\r\n");
 800126a:	4839      	ldr	r0, [pc, #228]	@ (8001350 <main+0x1f0>)
 800126c:	f005 fb4e 	bl	800690c <RS485_Transmit>
    LOLA_Init(LOLA1);
 8001270:	4b36      	ldr	r3, [pc, #216]	@ (800134c <main+0x1ec>)
 8001272:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001276:	f005 f83d 	bl	80062f4 <LOLA_Init>
    RS485_Transmit("FPGA config done\r\n");
 800127a:	4836      	ldr	r0, [pc, #216]	@ (8001354 <main+0x1f4>)
 800127c:	f005 fb46 	bl	800690c <RS485_Transmit>

    //CharTrak setup
    CHT1.Enable = 0;
 8001280:	4b35      	ldr	r3, [pc, #212]	@ (8001358 <main+0x1f8>)
 8001282:	2200      	movs	r2, #0
 8001284:	705a      	strb	r2, [r3, #1]
    CHT1.characteristic = Open;
 8001286:	4b34      	ldr	r3, [pc, #208]	@ (8001358 <main+0x1f8>)
 8001288:	2200      	movs	r2, #0
 800128a:	701a      	strb	r2, [r3, #0]
    CHT1.Upp = 0;
 800128c:	4b32      	ldr	r3, [pc, #200]	@ (8001358 <main+0x1f8>)
 800128e:	f04f 0200 	mov.w	r2, #0
 8001292:	605a      	str	r2, [r3, #4]

    // Arbitrary waveform generator setup
    AWG1.Enable = 0;
 8001294:	4b31      	ldr	r3, [pc, #196]	@ (800135c <main+0x1fc>)
 8001296:	2200      	movs	r2, #0
 8001298:	705a      	strb	r2, [r3, #1]
    AWG1.waveform = Square;
 800129a:	4b30      	ldr	r3, [pc, #192]	@ (800135c <main+0x1fc>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
    AWG1.Uavg = 0.0;
 80012a0:	4b2e      	ldr	r3, [pc, #184]	@ (800135c <main+0x1fc>)
 80012a2:	f04f 0200 	mov.w	r2, #0
 80012a6:	605a      	str	r2, [r3, #4]
    AWG1.Upp = 2.0;
 80012a8:	4b2c      	ldr	r3, [pc, #176]	@ (800135c <main+0x1fc>)
 80012aa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012ae:	609a      	str	r2, [r3, #8]
    AWG1.DutyCycle = 20.0;
 80012b0:	4b2a      	ldr	r3, [pc, #168]	@ (800135c <main+0x1fc>)
 80012b2:	4a2b      	ldr	r2, [pc, #172]	@ (8001360 <main+0x200>)
 80012b4:	60da      	str	r2, [r3, #12]
    AWG1.Freq = 10000.0;
 80012b6:	4929      	ldr	r1, [pc, #164]	@ (800135c <main+0x1fc>)
 80012b8:	a317      	add	r3, pc, #92	@ (adr r3, 8001318 <main+0x1b8>)
 80012ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012be:	e9c1 2304 	strd	r2, r3, [r1, #16]

    // Noise generator setup
    NOISE1.Enable = 0;
 80012c2:	4b28      	ldr	r3, [pc, #160]	@ (8001364 <main+0x204>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	701a      	strb	r2, [r3, #0]
    NOISE1.Freq = 10000.0;
 80012c8:	4b26      	ldr	r3, [pc, #152]	@ (8001364 <main+0x204>)
 80012ca:	4a27      	ldr	r2, [pc, #156]	@ (8001368 <main+0x208>)
 80012cc:	609a      	str	r2, [r3, #8]
    NOISE1.Upp = 1.0;
 80012ce:	4b25      	ldr	r3, [pc, #148]	@ (8001364 <main+0x204>)
 80012d0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80012d4:	605a      	str	r2, [r3, #4]
    NOISE1.Seed = 0x800f000f000f0001;
 80012d6:	4923      	ldr	r1, [pc, #140]	@ (8001364 <main+0x204>)
 80012d8:	a311      	add	r3, pc, #68	@ (adr r3, 8001320 <main+0x1c0>)
 80012da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012de:	e9c1 2304 	strd	r2, r3, [r1, #16]

    LOLA_enable_features(ALL_EN, 0); // disable all features
 80012e2:	2100      	movs	r1, #0
 80012e4:	f04f 30ff 	mov.w	r0, #4294967295
 80012e8:	f005 f876 	bl	80063d8 <LOLA_enable_features>
    LOLA_SET_MAX_AMPLITUDE(6.0);
 80012ec:	481f      	ldr	r0, [pc, #124]	@ (800136c <main+0x20c>)
 80012ee:	f005 f90f 	bl	8006510 <LOLA_SET_MAX_AMPLITUDE>
    DAC_DIRECT_DATA(0.0);
 80012f2:	f04f 0000 	mov.w	r0, #0
 80012f6:	f005 f935 	bl	8006564 <DAC_DIRECT_DATA>
    AWG_Load_Waveform(AWG1);
 80012fa:	4b18      	ldr	r3, [pc, #96]	@ (800135c <main+0x1fc>)
 80012fc:	466c      	mov	r4, sp
 80012fe:	f103 0210 	add.w	r2, r3, #16
 8001302:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001306:	e884 0003 	stmia.w	r4, {r0, r1}
 800130a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800130c:	f004 fcf4 	bl	8005cf8 <AWG_Load_Waveform>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001310:	bf00      	nop
 8001312:	e7fd      	b.n	8001310 <main+0x1b0>
 8001314:	f3af 8000 	nop.w
 8001318:	00000000 	.word	0x00000000
 800131c:	40c38800 	.word	0x40c38800
 8001320:	000f0001 	.word	0x000f0001
 8001324:	800f000f 	.word	0x800f000f
 8001328:	40011000 	.word	0x40011000
 800132c:	40010800 	.word	0x40010800
 8001330:	40010c00 	.word	0x40010c00
 8001334:	2000023c 	.word	0x2000023c
 8001338:	3f99999a 	.word	0x3f99999a
 800133c:	2000044c 	.word	0x2000044c
 8001340:	20000330 	.word	0x20000330
 8001344:	0800ab50 	.word	0x0800ab50
 8001348:	0800ab18 	.word	0x0800ab18
 800134c:	200003b0 	.word	0x200003b0
 8001350:	0800ab20 	.word	0x0800ab20
 8001354:	0800ab38 	.word	0x0800ab38
 8001358:	200003a8 	.word	0x200003a8
 800135c:	20000378 	.word	0x20000378
 8001360:	41a00000 	.word	0x41a00000
 8001364:	20000390 	.word	0x20000390
 8001368:	461c4000 	.word	0x461c4000
 800136c:	40c00000 	.word	0x40c00000

08001370 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b094      	sub	sp, #80	@ 0x50
 8001374:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001376:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800137a:	2228      	movs	r2, #40	@ 0x28
 800137c:	2100      	movs	r1, #0
 800137e:	4618      	mov	r0, r3
 8001380:	f006 fda7 	bl	8007ed2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
 8001392:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]
 800139e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013a0:	2301      	movs	r3, #1
 80013a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013aa:	2300      	movs	r3, #0
 80013ac:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013ae:	2301      	movs	r3, #1
 80013b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b2:	2302      	movs	r3, #2
 80013b4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80013bc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80013c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013c6:	4618      	mov	r0, r3
 80013c8:	f001 fff0 	bl	80033ac <HAL_RCC_OscConfig>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80013d2:	f000 fa6e 	bl	80018b2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d6:	230f      	movs	r3, #15
 80013d8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013da:	2302      	movs	r3, #2
 80013dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013de:	2300      	movs	r3, #0
 80013e0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013e6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e8:	2300      	movs	r3, #0
 80013ea:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013ec:	f107 0314 	add.w	r3, r7, #20
 80013f0:	2101      	movs	r1, #1
 80013f2:	4618      	mov	r0, r3
 80013f4:	f002 fa5c 	bl	80038b0 <HAL_RCC_ClockConfig>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80013fe:	f000 fa58 	bl	80018b2 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001402:	2302      	movs	r3, #2
 8001404:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8001406:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800140a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	4618      	mov	r0, r3
 8001410:	f002 fbdc 	bl	8003bcc <HAL_RCCEx_PeriphCLKConfig>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800141a:	f000 fa4a 	bl	80018b2 <Error_Handler>
  }
}
 800141e:	bf00      	nop
 8001420:	3750      	adds	r7, #80	@ 0x50
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
	...

08001428 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001438:	4b18      	ldr	r3, [pc, #96]	@ (800149c <MX_ADC1_Init+0x74>)
 800143a:	4a19      	ldr	r2, [pc, #100]	@ (80014a0 <MX_ADC1_Init+0x78>)
 800143c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800143e:	4b17      	ldr	r3, [pc, #92]	@ (800149c <MX_ADC1_Init+0x74>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001444:	4b15      	ldr	r3, [pc, #84]	@ (800149c <MX_ADC1_Init+0x74>)
 8001446:	2200      	movs	r2, #0
 8001448:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800144a:	4b14      	ldr	r3, [pc, #80]	@ (800149c <MX_ADC1_Init+0x74>)
 800144c:	2200      	movs	r2, #0
 800144e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001450:	4b12      	ldr	r3, [pc, #72]	@ (800149c <MX_ADC1_Init+0x74>)
 8001452:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001456:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001458:	4b10      	ldr	r3, [pc, #64]	@ (800149c <MX_ADC1_Init+0x74>)
 800145a:	2200      	movs	r2, #0
 800145c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800145e:	4b0f      	ldr	r3, [pc, #60]	@ (800149c <MX_ADC1_Init+0x74>)
 8001460:	2201      	movs	r2, #1
 8001462:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001464:	480d      	ldr	r0, [pc, #52]	@ (800149c <MX_ADC1_Init+0x74>)
 8001466:	f000 fd6f 	bl	8001f48 <HAL_ADC_Init>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001470:	f000 fa1f 	bl	80018b2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001474:	2300      	movs	r3, #0
 8001476:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001478:	2301      	movs	r3, #1
 800147a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800147c:	2300      	movs	r3, #0
 800147e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001480:	1d3b      	adds	r3, r7, #4
 8001482:	4619      	mov	r1, r3
 8001484:	4805      	ldr	r0, [pc, #20]	@ (800149c <MX_ADC1_Init+0x74>)
 8001486:	f000 fe37 	bl	80020f8 <HAL_ADC_ConfigChannel>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001490:	f000 fa0f 	bl	80018b2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001494:	bf00      	nop
 8001496:	3710      	adds	r7, #16
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	2000020c 	.word	0x2000020c
 80014a0:	40012400 	.word	0x40012400

080014a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014a8:	4b12      	ldr	r3, [pc, #72]	@ (80014f4 <MX_I2C1_Init+0x50>)
 80014aa:	4a13      	ldr	r2, [pc, #76]	@ (80014f8 <MX_I2C1_Init+0x54>)
 80014ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014ae:	4b11      	ldr	r3, [pc, #68]	@ (80014f4 <MX_I2C1_Init+0x50>)
 80014b0:	4a12      	ldr	r2, [pc, #72]	@ (80014fc <MX_I2C1_Init+0x58>)
 80014b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014b4:	4b0f      	ldr	r3, [pc, #60]	@ (80014f4 <MX_I2C1_Init+0x50>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014ba:	4b0e      	ldr	r3, [pc, #56]	@ (80014f4 <MX_I2C1_Init+0x50>)
 80014bc:	2200      	movs	r2, #0
 80014be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014c0:	4b0c      	ldr	r3, [pc, #48]	@ (80014f4 <MX_I2C1_Init+0x50>)
 80014c2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80014c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014c8:	4b0a      	ldr	r3, [pc, #40]	@ (80014f4 <MX_I2C1_Init+0x50>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014ce:	4b09      	ldr	r3, [pc, #36]	@ (80014f4 <MX_I2C1_Init+0x50>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014d4:	4b07      	ldr	r3, [pc, #28]	@ (80014f4 <MX_I2C1_Init+0x50>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014da:	4b06      	ldr	r3, [pc, #24]	@ (80014f4 <MX_I2C1_Init+0x50>)
 80014dc:	2200      	movs	r2, #0
 80014de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014e0:	4804      	ldr	r0, [pc, #16]	@ (80014f4 <MX_I2C1_Init+0x50>)
 80014e2:	f001 fab7 	bl	8002a54 <HAL_I2C_Init>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014ec:	f000 f9e1 	bl	80018b2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014f0:	bf00      	nop
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	2000023c 	.word	0x2000023c
 80014f8:	40005400 	.word	0x40005400
 80014fc:	000186a0 	.word	0x000186a0

08001500 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001504:	4b17      	ldr	r3, [pc, #92]	@ (8001564 <MX_SPI1_Init+0x64>)
 8001506:	4a18      	ldr	r2, [pc, #96]	@ (8001568 <MX_SPI1_Init+0x68>)
 8001508:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800150a:	4b16      	ldr	r3, [pc, #88]	@ (8001564 <MX_SPI1_Init+0x64>)
 800150c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001510:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001512:	4b14      	ldr	r3, [pc, #80]	@ (8001564 <MX_SPI1_Init+0x64>)
 8001514:	2200      	movs	r2, #0
 8001516:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001518:	4b12      	ldr	r3, [pc, #72]	@ (8001564 <MX_SPI1_Init+0x64>)
 800151a:	2200      	movs	r2, #0
 800151c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800151e:	4b11      	ldr	r3, [pc, #68]	@ (8001564 <MX_SPI1_Init+0x64>)
 8001520:	2202      	movs	r2, #2
 8001522:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001524:	4b0f      	ldr	r3, [pc, #60]	@ (8001564 <MX_SPI1_Init+0x64>)
 8001526:	2200      	movs	r2, #0
 8001528:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800152a:	4b0e      	ldr	r3, [pc, #56]	@ (8001564 <MX_SPI1_Init+0x64>)
 800152c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001530:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001532:	4b0c      	ldr	r3, [pc, #48]	@ (8001564 <MX_SPI1_Init+0x64>)
 8001534:	2228      	movs	r2, #40	@ 0x28
 8001536:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001538:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <MX_SPI1_Init+0x64>)
 800153a:	2200      	movs	r2, #0
 800153c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800153e:	4b09      	ldr	r3, [pc, #36]	@ (8001564 <MX_SPI1_Init+0x64>)
 8001540:	2200      	movs	r2, #0
 8001542:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001544:	4b07      	ldr	r3, [pc, #28]	@ (8001564 <MX_SPI1_Init+0x64>)
 8001546:	2200      	movs	r2, #0
 8001548:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800154a:	4b06      	ldr	r3, [pc, #24]	@ (8001564 <MX_SPI1_Init+0x64>)
 800154c:	220a      	movs	r2, #10
 800154e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001550:	4804      	ldr	r0, [pc, #16]	@ (8001564 <MX_SPI1_Init+0x64>)
 8001552:	f002 fbf1 	bl	8003d38 <HAL_SPI_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800155c:	f000 f9a9 	bl	80018b2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}
 8001564:	20000290 	.word	0x20000290
 8001568:	40013000 	.word	0x40013000

0800156c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001572:	f107 0308 	add.w	r3, r7, #8
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	609a      	str	r2, [r3, #8]
 800157e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001580:	463b      	mov	r3, r7
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001588:	4b1d      	ldr	r3, [pc, #116]	@ (8001600 <MX_TIM4_Init+0x94>)
 800158a:	4a1e      	ldr	r2, [pc, #120]	@ (8001604 <MX_TIM4_Init+0x98>)
 800158c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 48000-1;
 800158e:	4b1c      	ldr	r3, [pc, #112]	@ (8001600 <MX_TIM4_Init+0x94>)
 8001590:	f64b 327f 	movw	r2, #47999	@ 0xbb7f
 8001594:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001596:	4b1a      	ldr	r3, [pc, #104]	@ (8001600 <MX_TIM4_Init+0x94>)
 8001598:	2200      	movs	r2, #0
 800159a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50-1;
 800159c:	4b18      	ldr	r3, [pc, #96]	@ (8001600 <MX_TIM4_Init+0x94>)
 800159e:	2231      	movs	r2, #49	@ 0x31
 80015a0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a2:	4b17      	ldr	r3, [pc, #92]	@ (8001600 <MX_TIM4_Init+0x94>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015a8:	4b15      	ldr	r3, [pc, #84]	@ (8001600 <MX_TIM4_Init+0x94>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80015ae:	4814      	ldr	r0, [pc, #80]	@ (8001600 <MX_TIM4_Init+0x94>)
 80015b0:	f003 f94a 	bl	8004848 <HAL_TIM_Base_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80015ba:	f000 f97a 	bl	80018b2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80015c4:	f107 0308 	add.w	r3, r7, #8
 80015c8:	4619      	mov	r1, r3
 80015ca:	480d      	ldr	r0, [pc, #52]	@ (8001600 <MX_TIM4_Init+0x94>)
 80015cc:	f003 fa93 	bl	8004af6 <HAL_TIM_ConfigClockSource>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80015d6:	f000 f96c 	bl	80018b2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015da:	2300      	movs	r3, #0
 80015dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015de:	2300      	movs	r3, #0
 80015e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015e2:	463b      	mov	r3, r7
 80015e4:	4619      	mov	r1, r3
 80015e6:	4806      	ldr	r0, [pc, #24]	@ (8001600 <MX_TIM4_Init+0x94>)
 80015e8:	f003 fc68 	bl	8004ebc <HAL_TIMEx_MasterConfigSynchronization>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80015f2:	f000 f95e 	bl	80018b2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80015f6:	bf00      	nop
 80015f8:	3718      	adds	r7, #24
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	200002e8 	.word	0x200002e8
 8001604:	40000800 	.word	0x40000800

08001608 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800160c:	4b11      	ldr	r3, [pc, #68]	@ (8001654 <MX_USART1_UART_Init+0x4c>)
 800160e:	4a12      	ldr	r2, [pc, #72]	@ (8001658 <MX_USART1_UART_Init+0x50>)
 8001610:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001612:	4b10      	ldr	r3, [pc, #64]	@ (8001654 <MX_USART1_UART_Init+0x4c>)
 8001614:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001618:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800161a:	4b0e      	ldr	r3, [pc, #56]	@ (8001654 <MX_USART1_UART_Init+0x4c>)
 800161c:	2200      	movs	r2, #0
 800161e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001620:	4b0c      	ldr	r3, [pc, #48]	@ (8001654 <MX_USART1_UART_Init+0x4c>)
 8001622:	2200      	movs	r2, #0
 8001624:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001626:	4b0b      	ldr	r3, [pc, #44]	@ (8001654 <MX_USART1_UART_Init+0x4c>)
 8001628:	2200      	movs	r2, #0
 800162a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800162c:	4b09      	ldr	r3, [pc, #36]	@ (8001654 <MX_USART1_UART_Init+0x4c>)
 800162e:	220c      	movs	r2, #12
 8001630:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001632:	4b08      	ldr	r3, [pc, #32]	@ (8001654 <MX_USART1_UART_Init+0x4c>)
 8001634:	2200      	movs	r2, #0
 8001636:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001638:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <MX_USART1_UART_Init+0x4c>)
 800163a:	2200      	movs	r2, #0
 800163c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800163e:	4805      	ldr	r0, [pc, #20]	@ (8001654 <MX_USART1_UART_Init+0x4c>)
 8001640:	f003 fcac 	bl	8004f9c <HAL_UART_Init>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800164a:	f000 f932 	bl	80018b2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	20000330 	.word	0x20000330
 8001658:	40013800 	.word	0x40013800

0800165c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b088      	sub	sp, #32
 8001660:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001662:	f107 0310 	add.w	r3, r7, #16
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	605a      	str	r2, [r3, #4]
 800166c:	609a      	str	r2, [r3, #8]
 800166e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001670:	4b4b      	ldr	r3, [pc, #300]	@ (80017a0 <MX_GPIO_Init+0x144>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	4a4a      	ldr	r2, [pc, #296]	@ (80017a0 <MX_GPIO_Init+0x144>)
 8001676:	f043 0310 	orr.w	r3, r3, #16
 800167a:	6193      	str	r3, [r2, #24]
 800167c:	4b48      	ldr	r3, [pc, #288]	@ (80017a0 <MX_GPIO_Init+0x144>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	f003 0310 	and.w	r3, r3, #16
 8001684:	60fb      	str	r3, [r7, #12]
 8001686:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001688:	4b45      	ldr	r3, [pc, #276]	@ (80017a0 <MX_GPIO_Init+0x144>)
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	4a44      	ldr	r2, [pc, #272]	@ (80017a0 <MX_GPIO_Init+0x144>)
 800168e:	f043 0320 	orr.w	r3, r3, #32
 8001692:	6193      	str	r3, [r2, #24]
 8001694:	4b42      	ldr	r3, [pc, #264]	@ (80017a0 <MX_GPIO_Init+0x144>)
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	f003 0320 	and.w	r3, r3, #32
 800169c:	60bb      	str	r3, [r7, #8]
 800169e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a0:	4b3f      	ldr	r3, [pc, #252]	@ (80017a0 <MX_GPIO_Init+0x144>)
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	4a3e      	ldr	r2, [pc, #248]	@ (80017a0 <MX_GPIO_Init+0x144>)
 80016a6:	f043 0304 	orr.w	r3, r3, #4
 80016aa:	6193      	str	r3, [r2, #24]
 80016ac:	4b3c      	ldr	r3, [pc, #240]	@ (80017a0 <MX_GPIO_Init+0x144>)
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	f003 0304 	and.w	r3, r3, #4
 80016b4:	607b      	str	r3, [r7, #4]
 80016b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016b8:	4b39      	ldr	r3, [pc, #228]	@ (80017a0 <MX_GPIO_Init+0x144>)
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	4a38      	ldr	r2, [pc, #224]	@ (80017a0 <MX_GPIO_Init+0x144>)
 80016be:	f043 0308 	orr.w	r3, r3, #8
 80016c2:	6193      	str	r3, [r2, #24]
 80016c4:	4b36      	ldr	r3, [pc, #216]	@ (80017a0 <MX_GPIO_Init+0x144>)
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	f003 0308 	and.w	r3, r3, #8
 80016cc:	603b      	str	r3, [r7, #0]
 80016ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_DACS_Pin|LDAC_Pin, GPIO_PIN_RESET);
 80016d0:	2200      	movs	r2, #0
 80016d2:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 80016d6:	4833      	ldr	r0, [pc, #204]	@ (80017a4 <MX_GPIO_Init+0x148>)
 80016d8:	f001 f9a3 	bl	8002a22 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VselC0_Pin|VselC1_Pin|PROGB_Pin|SPI1_FPGAS_Pin, GPIO_PIN_RESET);
 80016dc:	2200      	movs	r2, #0
 80016de:	211e      	movs	r1, #30
 80016e0:	4831      	ldr	r0, [pc, #196]	@ (80017a8 <MX_GPIO_Init+0x14c>)
 80016e2:	f001 f99e 	bl	8002a22 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, VselB1_Pin|VselB0_Pin|VselA1_Pin|VselA0_Pin
 80016e6:	2200      	movs	r2, #0
 80016e8:	f24f 4127 	movw	r1, #62503	@ 0xf427
 80016ec:	482f      	ldr	r0, [pc, #188]	@ (80017ac <MX_GPIO_Init+0x150>)
 80016ee:	f001 f998 	bl	8002a22 <HAL_GPIO_WritePin>
                          |MODE_Pin|M2_Pin|M1_Pin|M0_Pin
                          |DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SPI1_DACS_Pin LDAC_Pin */
  GPIO_InitStruct.Pin = SPI1_DACS_Pin|LDAC_Pin;
 80016f2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80016f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f8:	2301      	movs	r3, #1
 80016fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	2300      	movs	r3, #0
 80016fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001700:	2302      	movs	r3, #2
 8001702:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	4619      	mov	r1, r3
 800170a:	4826      	ldr	r0, [pc, #152]	@ (80017a4 <MX_GPIO_Init+0x148>)
 800170c:	f000 ffee 	bl	80026ec <HAL_GPIO_Init>

  /*Configure GPIO pins : VselC0_Pin VselC1_Pin PROGB_Pin SPI1_FPGAS_Pin */
  GPIO_InitStruct.Pin = VselC0_Pin|VselC1_Pin|PROGB_Pin|SPI1_FPGAS_Pin;
 8001710:	231e      	movs	r3, #30
 8001712:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001714:	2301      	movs	r3, #1
 8001716:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	2300      	movs	r3, #0
 800171a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171c:	2302      	movs	r3, #2
 800171e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001720:	f107 0310 	add.w	r3, r7, #16
 8001724:	4619      	mov	r1, r3
 8001726:	4820      	ldr	r0, [pc, #128]	@ (80017a8 <MX_GPIO_Init+0x14c>)
 8001728:	f000 ffe0 	bl	80026ec <HAL_GPIO_Init>

  /*Configure GPIO pins : VselB1_Pin VselB0_Pin VselA1_Pin VselA0_Pin
                           MODE_Pin M2_Pin M1_Pin M0_Pin
                           DIR_Pin */
  GPIO_InitStruct.Pin = VselB1_Pin|VselB0_Pin|VselA1_Pin|VselA0_Pin
 800172c:	f24f 4327 	movw	r3, #62503	@ 0xf427
 8001730:	613b      	str	r3, [r7, #16]
                          |MODE_Pin|M2_Pin|M1_Pin|M0_Pin
                          |DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001732:	2301      	movs	r3, #1
 8001734:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001736:	2300      	movs	r3, #0
 8001738:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800173a:	2302      	movs	r3, #2
 800173c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173e:	f107 0310 	add.w	r3, r7, #16
 8001742:	4619      	mov	r1, r3
 8001744:	4819      	ldr	r0, [pc, #100]	@ (80017ac <MX_GPIO_Init+0x150>)
 8001746:	f000 ffd1 	bl	80026ec <HAL_GPIO_Init>

  /*Configure GPIO pins : FPGA_IRQ_Pin USB_detect_Pin */
  GPIO_InitStruct.Pin = FPGA_IRQ_Pin|USB_detect_Pin;
 800174a:	f640 0308 	movw	r3, #2056	@ 0x808
 800174e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001750:	4b17      	ldr	r3, [pc, #92]	@ (80017b0 <MX_GPIO_Init+0x154>)
 8001752:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001754:	2300      	movs	r3, #0
 8001756:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001758:	f107 0310 	add.w	r3, r7, #16
 800175c:	4619      	mov	r1, r3
 800175e:	4813      	ldr	r0, [pc, #76]	@ (80017ac <MX_GPIO_Init+0x150>)
 8001760:	f000 ffc4 	bl	80026ec <HAL_GPIO_Init>

  /*Configure GPIO pins : DONE_Pin INITB_Pin */
  GPIO_InitStruct.Pin = DONE_Pin|INITB_Pin;
 8001764:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001768:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800176a:	2300      	movs	r3, #0
 800176c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001772:	f107 0310 	add.w	r3, r7, #16
 8001776:	4619      	mov	r1, r3
 8001778:	480b      	ldr	r0, [pc, #44]	@ (80017a8 <MX_GPIO_Init+0x14c>)
 800177a:	f000 ffb7 	bl	80026ec <HAL_GPIO_Init>

  /*Configure GPIO pin : UI_IRQ_Pin */
  GPIO_InitStruct.Pin = UI_IRQ_Pin;
 800177e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001782:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001784:	4b0a      	ldr	r3, [pc, #40]	@ (80017b0 <MX_GPIO_Init+0x154>)
 8001786:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001788:	2300      	movs	r3, #0
 800178a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(UI_IRQ_GPIO_Port, &GPIO_InitStruct);
 800178c:	f107 0310 	add.w	r3, r7, #16
 8001790:	4619      	mov	r1, r3
 8001792:	4805      	ldr	r0, [pc, #20]	@ (80017a8 <MX_GPIO_Init+0x14c>)
 8001794:	f000 ffaa 	bl	80026ec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001798:	bf00      	nop
 800179a:	3720      	adds	r7, #32
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40011000 	.word	0x40011000
 80017a8:	40010800 	.word	0x40010800
 80017ac:	40010c00 	.word	0x40010c00
 80017b0:	10110000 	.word	0x10110000

080017b4 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	460b      	mov	r3, r1
 80017be:	807b      	strh	r3, [r7, #2]
	char* formatedMessage = ReformatString(RXbuff, RS485BUFFSIZE); //tady je změna
 80017c0:	217d      	movs	r1, #125	@ 0x7d
 80017c2:	4833      	ldr	r0, [pc, #204]	@ (8001890 <HAL_UARTEx_RxEventCallback+0xdc>)
 80017c4:	f005 f8f8 	bl	80069b8 <ReformatString>
 80017c8:	6138      	str	r0, [r7, #16]

	strcpy(TXbuff, "ERR\r\n");
 80017ca:	4b32      	ldr	r3, [pc, #200]	@ (8001894 <HAL_UARTEx_RxEventCallback+0xe0>)
 80017cc:	4a32      	ldr	r2, [pc, #200]	@ (8001898 <HAL_UARTEx_RxEventCallback+0xe4>)
 80017ce:	6810      	ldr	r0, [r2, #0]
 80017d0:	6018      	str	r0, [r3, #0]
 80017d2:	8892      	ldrh	r2, [r2, #4]
 80017d4:	809a      	strh	r2, [r3, #4]

	Word* word = generateWordDirect(formatedMessage);
 80017d6:	6938      	ldr	r0, [r7, #16]
 80017d8:	f005 f9e0 	bl	8006b9c <generateWordDirect>
 80017dc:	60f8      	str	r0, [r7, #12]

	free(formatedMessage);
 80017de:	6938      	ldr	r0, [r7, #16]
 80017e0:	f005 fc86 	bl	80070f0 <free>

	//if(word->address == RackID || word->address == 1)
	if (word != NULL) {
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d045      	beq.n	8001876 <HAL_UARTEx_RxEventCallback+0xc2>
		executeWord(word);
 80017ea:	68f8      	ldr	r0, [r7, #12]
 80017ec:	f005 fab8 	bl	8006d60 <executeWord>

		for (int i = word->subwordsCount - 1; i >= 0; i--)
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	3b01      	subs	r3, #1
 80017f6:	617b      	str	r3, [r7, #20]
 80017f8:	e02f      	b.n	800185a <HAL_UARTEx_RxEventCallback+0xa6>
		{
			if (word->subwords[i]->paramType == OTHER_P && word->subwords[i]->otherParam != NULL)
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	689a      	ldr	r2, [r3, #8]
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	4413      	add	r3, r2
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	7a1b      	ldrb	r3, [r3, #8]
 8001808:	2b04      	cmp	r3, #4
 800180a:	d11a      	bne.n	8001842 <HAL_UARTEx_RxEventCallback+0x8e>
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	689a      	ldr	r2, [r3, #8]
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	4413      	add	r3, r2
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	691b      	ldr	r3, [r3, #16]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d011      	beq.n	8001842 <HAL_UARTEx_RxEventCallback+0x8e>
			{
				free(word->subwords[i]->otherParam);
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	689a      	ldr	r2, [r3, #8]
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	4413      	add	r3, r2
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	691b      	ldr	r3, [r3, #16]
 800182c:	4618      	mov	r0, r3
 800182e:	f005 fc5f 	bl	80070f0 <free>
				word->subwords[i]->otherParam = NULL;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	689a      	ldr	r2, [r3, #8]
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	4413      	add	r3, r2
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2200      	movs	r2, #0
 8001840:	611a      	str	r2, [r3, #16]
			}
			free(word->subwords[i]);
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	689a      	ldr	r2, [r3, #8]
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	4413      	add	r3, r2
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4618      	mov	r0, r3
 8001850:	f005 fc4e 	bl	80070f0 <free>
		for (int i = word->subwordsCount - 1; i >= 0; i--)
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	3b01      	subs	r3, #1
 8001858:	617b      	str	r3, [r7, #20]
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	2b00      	cmp	r3, #0
 800185e:	dacc      	bge.n	80017fa <HAL_UARTEx_RxEventCallback+0x46>
		}
		free(word->subwords);
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	4618      	mov	r0, r3
 8001866:	f005 fc43 	bl	80070f0 <free>
		word->subwords = NULL;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	2200      	movs	r2, #0
 800186e:	609a      	str	r2, [r3, #8]
		free(word);
 8001870:	68f8      	ldr	r0, [r7, #12]
 8001872:	f005 fc3d 	bl	80070f0 <free>
	}

	RS485_Transmit(TXbuff);
 8001876:	4807      	ldr	r0, [pc, #28]	@ (8001894 <HAL_UARTEx_RxEventCallback+0xe0>)
 8001878:	f005 f848 	bl	800690c <RS485_Transmit>

	HAL_UARTEx_ReceiveToIdle_IT(&huart1, RXbuff, RS485BUFFSIZE);
 800187c:	227d      	movs	r2, #125	@ 0x7d
 800187e:	4904      	ldr	r1, [pc, #16]	@ (8001890 <HAL_UARTEx_RxEventCallback+0xdc>)
 8001880:	4806      	ldr	r0, [pc, #24]	@ (800189c <HAL_UARTEx_RxEventCallback+0xe8>)
 8001882:	f003 fc5e 	bl	8005142 <HAL_UARTEx_ReceiveToIdle_IT>
}
 8001886:	bf00      	nop
 8001888:	3718      	adds	r7, #24
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	2000044c 	.word	0x2000044c
 8001894:	200003cc 	.word	0x200003cc
 8001898:	0800ab58 	.word	0x0800ab58
 800189c:	20000330 	.word	0x20000330

080018a0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]

}
 80018a8:	bf00      	nop
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bc80      	pop	{r7}
 80018b0:	4770      	bx	lr

080018b2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018b2:	b480      	push	{r7}
 80018b4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018b6:	b672      	cpsid	i
}
 80018b8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018ba:	bf00      	nop
 80018bc:	e7fd      	b.n	80018ba <Error_Handler+0x8>
	...

080018c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018c6:	4b15      	ldr	r3, [pc, #84]	@ (800191c <HAL_MspInit+0x5c>)
 80018c8:	699b      	ldr	r3, [r3, #24]
 80018ca:	4a14      	ldr	r2, [pc, #80]	@ (800191c <HAL_MspInit+0x5c>)
 80018cc:	f043 0301 	orr.w	r3, r3, #1
 80018d0:	6193      	str	r3, [r2, #24]
 80018d2:	4b12      	ldr	r3, [pc, #72]	@ (800191c <HAL_MspInit+0x5c>)
 80018d4:	699b      	ldr	r3, [r3, #24]
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	60bb      	str	r3, [r7, #8]
 80018dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018de:	4b0f      	ldr	r3, [pc, #60]	@ (800191c <HAL_MspInit+0x5c>)
 80018e0:	69db      	ldr	r3, [r3, #28]
 80018e2:	4a0e      	ldr	r2, [pc, #56]	@ (800191c <HAL_MspInit+0x5c>)
 80018e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018e8:	61d3      	str	r3, [r2, #28]
 80018ea:	4b0c      	ldr	r3, [pc, #48]	@ (800191c <HAL_MspInit+0x5c>)
 80018ec:	69db      	ldr	r3, [r3, #28]
 80018ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018f2:	607b      	str	r3, [r7, #4]
 80018f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001920 <HAL_MspInit+0x60>)
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800190a:	60fb      	str	r3, [r7, #12]
 800190c:	4a04      	ldr	r2, [pc, #16]	@ (8001920 <HAL_MspInit+0x60>)
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001912:	bf00      	nop
 8001914:	3714      	adds	r7, #20
 8001916:	46bd      	mov	sp, r7
 8001918:	bc80      	pop	{r7}
 800191a:	4770      	bx	lr
 800191c:	40021000 	.word	0x40021000
 8001920:	40010000 	.word	0x40010000

08001924 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b088      	sub	sp, #32
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192c:	f107 0310 	add.w	r3, r7, #16
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a14      	ldr	r2, [pc, #80]	@ (8001990 <HAL_ADC_MspInit+0x6c>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d121      	bne.n	8001988 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001944:	4b13      	ldr	r3, [pc, #76]	@ (8001994 <HAL_ADC_MspInit+0x70>)
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	4a12      	ldr	r2, [pc, #72]	@ (8001994 <HAL_ADC_MspInit+0x70>)
 800194a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800194e:	6193      	str	r3, [r2, #24]
 8001950:	4b10      	ldr	r3, [pc, #64]	@ (8001994 <HAL_ADC_MspInit+0x70>)
 8001952:	699b      	ldr	r3, [r3, #24]
 8001954:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001958:	60fb      	str	r3, [r7, #12]
 800195a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195c:	4b0d      	ldr	r3, [pc, #52]	@ (8001994 <HAL_ADC_MspInit+0x70>)
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	4a0c      	ldr	r2, [pc, #48]	@ (8001994 <HAL_ADC_MspInit+0x70>)
 8001962:	f043 0304 	orr.w	r3, r3, #4
 8001966:	6193      	str	r3, [r2, #24]
 8001968:	4b0a      	ldr	r3, [pc, #40]	@ (8001994 <HAL_ADC_MspInit+0x70>)
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	f003 0304 	and.w	r3, r3, #4
 8001970:	60bb      	str	r3, [r7, #8]
 8001972:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Ain_Pin;
 8001974:	2301      	movs	r3, #1
 8001976:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001978:	2303      	movs	r3, #3
 800197a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Ain_GPIO_Port, &GPIO_InitStruct);
 800197c:	f107 0310 	add.w	r3, r7, #16
 8001980:	4619      	mov	r1, r3
 8001982:	4805      	ldr	r0, [pc, #20]	@ (8001998 <HAL_ADC_MspInit+0x74>)
 8001984:	f000 feb2 	bl	80026ec <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001988:	bf00      	nop
 800198a:	3720      	adds	r7, #32
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	40012400 	.word	0x40012400
 8001994:	40021000 	.word	0x40021000
 8001998:	40010800 	.word	0x40010800

0800199c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b08a      	sub	sp, #40	@ 0x28
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a4:	f107 0314 	add.w	r3, r7, #20
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a1d      	ldr	r2, [pc, #116]	@ (8001a2c <HAL_I2C_MspInit+0x90>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d132      	bne.n	8001a22 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001a30 <HAL_I2C_MspInit+0x94>)
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	4a1b      	ldr	r2, [pc, #108]	@ (8001a30 <HAL_I2C_MspInit+0x94>)
 80019c2:	f043 0308 	orr.w	r3, r3, #8
 80019c6:	6193      	str	r3, [r2, #24]
 80019c8:	4b19      	ldr	r3, [pc, #100]	@ (8001a30 <HAL_I2C_MspInit+0x94>)
 80019ca:	699b      	ldr	r3, [r3, #24]
 80019cc:	f003 0308 	and.w	r3, r3, #8
 80019d0:	613b      	str	r3, [r7, #16]
 80019d2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80019d4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80019d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019da:	2312      	movs	r3, #18
 80019dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019de:	2303      	movs	r3, #3
 80019e0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019e2:	f107 0314 	add.w	r3, r7, #20
 80019e6:	4619      	mov	r1, r3
 80019e8:	4812      	ldr	r0, [pc, #72]	@ (8001a34 <HAL_I2C_MspInit+0x98>)
 80019ea:	f000 fe7f 	bl	80026ec <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80019ee:	4b12      	ldr	r3, [pc, #72]	@ (8001a38 <HAL_I2C_MspInit+0x9c>)
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80019f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f6:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80019fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80019fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019fe:	f043 0302 	orr.w	r3, r3, #2
 8001a02:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a04:	4a0c      	ldr	r2, [pc, #48]	@ (8001a38 <HAL_I2C_MspInit+0x9c>)
 8001a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a08:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a0a:	4b09      	ldr	r3, [pc, #36]	@ (8001a30 <HAL_I2C_MspInit+0x94>)
 8001a0c:	69db      	ldr	r3, [r3, #28]
 8001a0e:	4a08      	ldr	r2, [pc, #32]	@ (8001a30 <HAL_I2C_MspInit+0x94>)
 8001a10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a14:	61d3      	str	r3, [r2, #28]
 8001a16:	4b06      	ldr	r3, [pc, #24]	@ (8001a30 <HAL_I2C_MspInit+0x94>)
 8001a18:	69db      	ldr	r3, [r3, #28]
 8001a1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001a22:	bf00      	nop
 8001a24:	3728      	adds	r7, #40	@ 0x28
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40005400 	.word	0x40005400
 8001a30:	40021000 	.word	0x40021000
 8001a34:	40010c00 	.word	0x40010c00
 8001a38:	40010000 	.word	0x40010000

08001a3c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b088      	sub	sp, #32
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a44:	f107 0310 	add.w	r3, r7, #16
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac4 <HAL_SPI_MspInit+0x88>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d12f      	bne.n	8001abc <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac8 <HAL_SPI_MspInit+0x8c>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	4a19      	ldr	r2, [pc, #100]	@ (8001ac8 <HAL_SPI_MspInit+0x8c>)
 8001a62:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a66:	6193      	str	r3, [r2, #24]
 8001a68:	4b17      	ldr	r3, [pc, #92]	@ (8001ac8 <HAL_SPI_MspInit+0x8c>)
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a74:	4b14      	ldr	r3, [pc, #80]	@ (8001ac8 <HAL_SPI_MspInit+0x8c>)
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	4a13      	ldr	r2, [pc, #76]	@ (8001ac8 <HAL_SPI_MspInit+0x8c>)
 8001a7a:	f043 0304 	orr.w	r3, r3, #4
 8001a7e:	6193      	str	r3, [r2, #24]
 8001a80:	4b11      	ldr	r3, [pc, #68]	@ (8001ac8 <HAL_SPI_MspInit+0x8c>)
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001a8c:	23a0      	movs	r3, #160	@ 0xa0
 8001a8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a90:	2302      	movs	r3, #2
 8001a92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a94:	2303      	movs	r3, #3
 8001a96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a98:	f107 0310 	add.w	r3, r7, #16
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	480b      	ldr	r0, [pc, #44]	@ (8001acc <HAL_SPI_MspInit+0x90>)
 8001aa0:	f000 fe24 	bl	80026ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001aa4:	2340      	movs	r3, #64	@ 0x40
 8001aa6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab0:	f107 0310 	add.w	r3, r7, #16
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4805      	ldr	r0, [pc, #20]	@ (8001acc <HAL_SPI_MspInit+0x90>)
 8001ab8:	f000 fe18 	bl	80026ec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001abc:	bf00      	nop
 8001abe:	3720      	adds	r7, #32
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	40013000 	.word	0x40013000
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	40010800 	.word	0x40010800

08001ad0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a0d      	ldr	r2, [pc, #52]	@ (8001b14 <HAL_TIM_Base_MspInit+0x44>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d113      	bne.n	8001b0a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8001b18 <HAL_TIM_Base_MspInit+0x48>)
 8001ae4:	69db      	ldr	r3, [r3, #28]
 8001ae6:	4a0c      	ldr	r2, [pc, #48]	@ (8001b18 <HAL_TIM_Base_MspInit+0x48>)
 8001ae8:	f043 0304 	orr.w	r3, r3, #4
 8001aec:	61d3      	str	r3, [r2, #28]
 8001aee:	4b0a      	ldr	r3, [pc, #40]	@ (8001b18 <HAL_TIM_Base_MspInit+0x48>)
 8001af0:	69db      	ldr	r3, [r3, #28]
 8001af2:	f003 0304 	and.w	r3, r3, #4
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001afa:	2200      	movs	r2, #0
 8001afc:	2100      	movs	r1, #0
 8001afe:	201e      	movs	r0, #30
 8001b00:	f000 fd0b 	bl	800251a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001b04:	201e      	movs	r0, #30
 8001b06:	f000 fd24 	bl	8002552 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001b0a:	bf00      	nop
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40000800 	.word	0x40000800
 8001b18:	40021000 	.word	0x40021000

08001b1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08a      	sub	sp, #40	@ 0x28
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a26      	ldr	r2, [pc, #152]	@ (8001bd0 <HAL_UART_MspInit+0xb4>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d145      	bne.n	8001bc8 <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b3c:	4b25      	ldr	r3, [pc, #148]	@ (8001bd4 <HAL_UART_MspInit+0xb8>)
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	4a24      	ldr	r2, [pc, #144]	@ (8001bd4 <HAL_UART_MspInit+0xb8>)
 8001b42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b46:	6193      	str	r3, [r2, #24]
 8001b48:	4b22      	ldr	r3, [pc, #136]	@ (8001bd4 <HAL_UART_MspInit+0xb8>)
 8001b4a:	699b      	ldr	r3, [r3, #24]
 8001b4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b50:	613b      	str	r3, [r7, #16]
 8001b52:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b54:	4b1f      	ldr	r3, [pc, #124]	@ (8001bd4 <HAL_UART_MspInit+0xb8>)
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	4a1e      	ldr	r2, [pc, #120]	@ (8001bd4 <HAL_UART_MspInit+0xb8>)
 8001b5a:	f043 0308 	orr.w	r3, r3, #8
 8001b5e:	6193      	str	r3, [r2, #24]
 8001b60:	4b1c      	ldr	r3, [pc, #112]	@ (8001bd4 <HAL_UART_MspInit+0xb8>)
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	f003 0308 	and.w	r3, r3, #8
 8001b68:	60fb      	str	r3, [r7, #12]
 8001b6a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b6c:	2340      	movs	r3, #64	@ 0x40
 8001b6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b70:	2302      	movs	r3, #2
 8001b72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b74:	2303      	movs	r3, #3
 8001b76:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b78:	f107 0314 	add.w	r3, r7, #20
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4816      	ldr	r0, [pc, #88]	@ (8001bd8 <HAL_UART_MspInit+0xbc>)
 8001b80:	f000 fdb4 	bl	80026ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001b84:	2380      	movs	r3, #128	@ 0x80
 8001b86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b90:	f107 0314 	add.w	r3, r7, #20
 8001b94:	4619      	mov	r1, r3
 8001b96:	4810      	ldr	r0, [pc, #64]	@ (8001bd8 <HAL_UART_MspInit+0xbc>)
 8001b98:	f000 fda8 	bl	80026ec <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001bdc <HAL_UART_MspInit+0xc0>)
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001ba8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bac:	f043 0304 	orr.w	r3, r3, #4
 8001bb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001bdc <HAL_UART_MspInit+0xc0>)
 8001bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb6:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001bb8:	2200      	movs	r2, #0
 8001bba:	2101      	movs	r1, #1
 8001bbc:	2025      	movs	r0, #37	@ 0x25
 8001bbe:	f000 fcac 	bl	800251a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001bc2:	2025      	movs	r0, #37	@ 0x25
 8001bc4:	f000 fcc5 	bl	8002552 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001bc8:	bf00      	nop
 8001bca:	3728      	adds	r7, #40	@ 0x28
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	40013800 	.word	0x40013800
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	40010c00 	.word	0x40010c00
 8001bdc:	40010000 	.word	0x40010000

08001be0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001be4:	bf00      	nop
 8001be6:	e7fd      	b.n	8001be4 <NMI_Handler+0x4>

08001be8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bec:	bf00      	nop
 8001bee:	e7fd      	b.n	8001bec <HardFault_Handler+0x4>

08001bf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bf4:	bf00      	nop
 8001bf6:	e7fd      	b.n	8001bf4 <MemManage_Handler+0x4>

08001bf8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bfc:	bf00      	nop
 8001bfe:	e7fd      	b.n	8001bfc <BusFault_Handler+0x4>

08001c00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c04:	bf00      	nop
 8001c06:	e7fd      	b.n	8001c04 <UsageFault_Handler+0x4>

08001c08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c0c:	bf00      	nop
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bc80      	pop	{r7}
 8001c12:	4770      	bx	lr

08001c14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c18:	bf00      	nop
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr

08001c20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bc80      	pop	{r7}
 8001c2a:	4770      	bx	lr

08001c2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c30:	f000 f94a 	bl	8001ec8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c34:	bf00      	nop
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001c3c:	4802      	ldr	r0, [pc, #8]	@ (8001c48 <TIM4_IRQHandler+0x10>)
 8001c3e:	f002 fe52 	bl	80048e6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	200002e8 	.word	0x200002e8

08001c4c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c50:	4802      	ldr	r0, [pc, #8]	@ (8001c5c <USART1_IRQHandler+0x10>)
 8001c52:	f003 fad3 	bl	80051fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000330 	.word	0x20000330

08001c60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  return 1;
 8001c64:	2301      	movs	r3, #1
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bc80      	pop	{r7}
 8001c6c:	4770      	bx	lr

08001c6e <_kill>:

int _kill(int pid, int sig)
{
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b082      	sub	sp, #8
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
 8001c76:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c78:	f006 f9b2 	bl	8007fe0 <__errno>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2216      	movs	r2, #22
 8001c80:	601a      	str	r2, [r3, #0]
  return -1;
 8001c82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3708      	adds	r7, #8
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <_exit>:

void _exit (int status)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b082      	sub	sp, #8
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c96:	f04f 31ff 	mov.w	r1, #4294967295
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f7ff ffe7 	bl	8001c6e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ca0:	bf00      	nop
 8001ca2:	e7fd      	b.n	8001ca0 <_exit+0x12>

08001ca4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b086      	sub	sp, #24
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	60f8      	str	r0, [r7, #12]
 8001cac:	60b9      	str	r1, [r7, #8]
 8001cae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	617b      	str	r3, [r7, #20]
 8001cb4:	e00a      	b.n	8001ccc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cb6:	f3af 8000 	nop.w
 8001cba:	4601      	mov	r1, r0
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	1c5a      	adds	r2, r3, #1
 8001cc0:	60ba      	str	r2, [r7, #8]
 8001cc2:	b2ca      	uxtb	r2, r1
 8001cc4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	617b      	str	r3, [r7, #20]
 8001ccc:	697a      	ldr	r2, [r7, #20]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	dbf0      	blt.n	8001cb6 <_read+0x12>
  }

  return len;
 8001cd4:	687b      	ldr	r3, [r7, #4]
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3718      	adds	r7, #24
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}

08001cde <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	b086      	sub	sp, #24
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	60f8      	str	r0, [r7, #12]
 8001ce6:	60b9      	str	r1, [r7, #8]
 8001ce8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cea:	2300      	movs	r3, #0
 8001cec:	617b      	str	r3, [r7, #20]
 8001cee:	e009      	b.n	8001d04 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	1c5a      	adds	r2, r3, #1
 8001cf4:	60ba      	str	r2, [r7, #8]
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	3301      	adds	r3, #1
 8001d02:	617b      	str	r3, [r7, #20]
 8001d04:	697a      	ldr	r2, [r7, #20]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	dbf1      	blt.n	8001cf0 <_write+0x12>
  }
  return len;
 8001d0c:	687b      	ldr	r3, [r7, #4]
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3718      	adds	r7, #24
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <_close>:

int _close(int file)
{
 8001d16:	b480      	push	{r7}
 8001d18:	b083      	sub	sp, #12
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bc80      	pop	{r7}
 8001d2a:	4770      	bx	lr

08001d2c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d3c:	605a      	str	r2, [r3, #4]
  return 0;
 8001d3e:	2300      	movs	r3, #0
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bc80      	pop	{r7}
 8001d48:	4770      	bx	lr

08001d4a <_isatty>:

int _isatty(int file)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	b083      	sub	sp, #12
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d52:	2301      	movs	r3, #1
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bc80      	pop	{r7}
 8001d5c:	4770      	bx	lr

08001d5e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b085      	sub	sp, #20
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	60f8      	str	r0, [r7, #12]
 8001d66:	60b9      	str	r1, [r7, #8]
 8001d68:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d6a:	2300      	movs	r3, #0
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3714      	adds	r7, #20
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bc80      	pop	{r7}
 8001d74:	4770      	bx	lr
	...

08001d78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b086      	sub	sp, #24
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d80:	4a14      	ldr	r2, [pc, #80]	@ (8001dd4 <_sbrk+0x5c>)
 8001d82:	4b15      	ldr	r3, [pc, #84]	@ (8001dd8 <_sbrk+0x60>)
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d8c:	4b13      	ldr	r3, [pc, #76]	@ (8001ddc <_sbrk+0x64>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d102      	bne.n	8001d9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d94:	4b11      	ldr	r3, [pc, #68]	@ (8001ddc <_sbrk+0x64>)
 8001d96:	4a12      	ldr	r2, [pc, #72]	@ (8001de0 <_sbrk+0x68>)
 8001d98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d9a:	4b10      	ldr	r3, [pc, #64]	@ (8001ddc <_sbrk+0x64>)
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4413      	add	r3, r2
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d207      	bcs.n	8001db8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001da8:	f006 f91a 	bl	8007fe0 <__errno>
 8001dac:	4603      	mov	r3, r0
 8001dae:	220c      	movs	r2, #12
 8001db0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001db2:	f04f 33ff 	mov.w	r3, #4294967295
 8001db6:	e009      	b.n	8001dcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001db8:	4b08      	ldr	r3, [pc, #32]	@ (8001ddc <_sbrk+0x64>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dbe:	4b07      	ldr	r3, [pc, #28]	@ (8001ddc <_sbrk+0x64>)
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	4a05      	ldr	r2, [pc, #20]	@ (8001ddc <_sbrk+0x64>)
 8001dc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dca:	68fb      	ldr	r3, [r7, #12]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3718      	adds	r7, #24
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	20005000 	.word	0x20005000
 8001dd8:	00000400 	.word	0x00000400
 8001ddc:	200003b8 	.word	0x200003b8
 8001de0:	20000678 	.word	0x20000678

08001de4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr

08001df0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001df0:	f7ff fff8 	bl	8001de4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001df4:	480b      	ldr	r0, [pc, #44]	@ (8001e24 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001df6:	490c      	ldr	r1, [pc, #48]	@ (8001e28 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001df8:	4a0c      	ldr	r2, [pc, #48]	@ (8001e2c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001dfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dfc:	e002      	b.n	8001e04 <LoopCopyDataInit>

08001dfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e02:	3304      	adds	r3, #4

08001e04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e08:	d3f9      	bcc.n	8001dfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e0a:	4a09      	ldr	r2, [pc, #36]	@ (8001e30 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e0c:	4c09      	ldr	r4, [pc, #36]	@ (8001e34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e10:	e001      	b.n	8001e16 <LoopFillZerobss>

08001e12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e14:	3204      	adds	r2, #4

08001e16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e18:	d3fb      	bcc.n	8001e12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e1a:	f006 f8e7 	bl	8007fec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e1e:	f7ff f99f 	bl	8001160 <main>
  bx lr
 8001e22:	4770      	bx	lr
  ldr r0, =_sdata
 8001e24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e28:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8001e2c:	0800b328 	.word	0x0800b328
  ldr r2, =_sbss
 8001e30:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8001e34:	20000678 	.word	0x20000678

08001e38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e38:	e7fe      	b.n	8001e38 <ADC1_2_IRQHandler>
	...

08001e3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e40:	4b08      	ldr	r3, [pc, #32]	@ (8001e64 <HAL_Init+0x28>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a07      	ldr	r2, [pc, #28]	@ (8001e64 <HAL_Init+0x28>)
 8001e46:	f043 0310 	orr.w	r3, r3, #16
 8001e4a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e4c:	2003      	movs	r0, #3
 8001e4e:	f000 fb59 	bl	8002504 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e52:	200f      	movs	r0, #15
 8001e54:	f000 f808 	bl	8001e68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e58:	f7ff fd32 	bl	80018c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40022000 	.word	0x40022000

08001e68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e70:	4b12      	ldr	r3, [pc, #72]	@ (8001ebc <HAL_InitTick+0x54>)
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	4b12      	ldr	r3, [pc, #72]	@ (8001ec0 <HAL_InitTick+0x58>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	4619      	mov	r1, r3
 8001e7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e86:	4618      	mov	r0, r3
 8001e88:	f000 fb71 	bl	800256e <HAL_SYSTICK_Config>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e00e      	b.n	8001eb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b0f      	cmp	r3, #15
 8001e9a:	d80a      	bhi.n	8001eb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea4:	f000 fb39 	bl	800251a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ea8:	4a06      	ldr	r2, [pc, #24]	@ (8001ec4 <HAL_InitTick+0x5c>)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	e000      	b.n	8001eb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20000000 	.word	0x20000000
 8001ec0:	20000008 	.word	0x20000008
 8001ec4:	20000004 	.word	0x20000004

08001ec8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ecc:	4b05      	ldr	r3, [pc, #20]	@ (8001ee4 <HAL_IncTick+0x1c>)
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	4b05      	ldr	r3, [pc, #20]	@ (8001ee8 <HAL_IncTick+0x20>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	4a03      	ldr	r2, [pc, #12]	@ (8001ee8 <HAL_IncTick+0x20>)
 8001eda:	6013      	str	r3, [r2, #0]
}
 8001edc:	bf00      	nop
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bc80      	pop	{r7}
 8001ee2:	4770      	bx	lr
 8001ee4:	20000008 	.word	0x20000008
 8001ee8:	200003bc 	.word	0x200003bc

08001eec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  return uwTick;
 8001ef0:	4b02      	ldr	r3, [pc, #8]	@ (8001efc <HAL_GetTick+0x10>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr
 8001efc:	200003bc 	.word	0x200003bc

08001f00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f08:	f7ff fff0 	bl	8001eec <HAL_GetTick>
 8001f0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f18:	d005      	beq.n	8001f26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f44 <HAL_Delay+0x44>)
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	461a      	mov	r2, r3
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	4413      	add	r3, r2
 8001f24:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f26:	bf00      	nop
 8001f28:	f7ff ffe0 	bl	8001eec <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	68fa      	ldr	r2, [r7, #12]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d8f7      	bhi.n	8001f28 <HAL_Delay+0x28>
  {
  }
}
 8001f38:	bf00      	nop
 8001f3a:	bf00      	nop
 8001f3c:	3710      	adds	r7, #16
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	20000008 	.word	0x20000008

08001f48 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b086      	sub	sp, #24
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f50:	2300      	movs	r3, #0
 8001f52:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001f54:	2300      	movs	r3, #0
 8001f56:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d101      	bne.n	8001f6a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e0be      	b.n	80020e8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d109      	bne.n	8001f8c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f7ff fccc 	bl	8001924 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f000 f9ab 	bl	80022e8 <ADC_ConversionStop_Disable>
 8001f92:	4603      	mov	r3, r0
 8001f94:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f9a:	f003 0310 	and.w	r3, r3, #16
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f040 8099 	bne.w	80020d6 <HAL_ADC_Init+0x18e>
 8001fa4:	7dfb      	ldrb	r3, [r7, #23]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	f040 8095 	bne.w	80020d6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001fb4:	f023 0302 	bic.w	r3, r3, #2
 8001fb8:	f043 0202 	orr.w	r2, r3, #2
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fc8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	7b1b      	ldrb	r3, [r3, #12]
 8001fce:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001fd0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fd2:	68ba      	ldr	r2, [r7, #8]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fe0:	d003      	beq.n	8001fea <HAL_ADC_Init+0xa2>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d102      	bne.n	8001ff0 <HAL_ADC_Init+0xa8>
 8001fea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fee:	e000      	b.n	8001ff2 <HAL_ADC_Init+0xaa>
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	7d1b      	ldrb	r3, [r3, #20]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d119      	bne.n	8002034 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	7b1b      	ldrb	r3, [r3, #12]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d109      	bne.n	800201c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	699b      	ldr	r3, [r3, #24]
 800200c:	3b01      	subs	r3, #1
 800200e:	035a      	lsls	r2, r3, #13
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	4313      	orrs	r3, r2
 8002014:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002018:	613b      	str	r3, [r7, #16]
 800201a:	e00b      	b.n	8002034 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002020:	f043 0220 	orr.w	r2, r3, #32
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800202c:	f043 0201 	orr.w	r2, r3, #1
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	693a      	ldr	r2, [r7, #16]
 8002044:	430a      	orrs	r2, r1
 8002046:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	689a      	ldr	r2, [r3, #8]
 800204e:	4b28      	ldr	r3, [pc, #160]	@ (80020f0 <HAL_ADC_Init+0x1a8>)
 8002050:	4013      	ands	r3, r2
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	6812      	ldr	r2, [r2, #0]
 8002056:	68b9      	ldr	r1, [r7, #8]
 8002058:	430b      	orrs	r3, r1
 800205a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002064:	d003      	beq.n	800206e <HAL_ADC_Init+0x126>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	2b01      	cmp	r3, #1
 800206c:	d104      	bne.n	8002078 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	3b01      	subs	r3, #1
 8002074:	051b      	lsls	r3, r3, #20
 8002076:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800207e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	430a      	orrs	r2, r1
 800208a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	689a      	ldr	r2, [r3, #8]
 8002092:	4b18      	ldr	r3, [pc, #96]	@ (80020f4 <HAL_ADC_Init+0x1ac>)
 8002094:	4013      	ands	r3, r2
 8002096:	68ba      	ldr	r2, [r7, #8]
 8002098:	429a      	cmp	r2, r3
 800209a:	d10b      	bne.n	80020b4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020a6:	f023 0303 	bic.w	r3, r3, #3
 80020aa:	f043 0201 	orr.w	r2, r3, #1
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020b2:	e018      	b.n	80020e6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020b8:	f023 0312 	bic.w	r3, r3, #18
 80020bc:	f043 0210 	orr.w	r2, r3, #16
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020c8:	f043 0201 	orr.w	r2, r3, #1
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020d4:	e007      	b.n	80020e6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020da:	f043 0210 	orr.w	r2, r3, #16
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80020e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3718      	adds	r7, #24
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	ffe1f7fd 	.word	0xffe1f7fd
 80020f4:	ff1f0efe 	.word	0xff1f0efe

080020f8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80020f8:	b480      	push	{r7}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002102:	2300      	movs	r3, #0
 8002104:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002106:	2300      	movs	r3, #0
 8002108:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002110:	2b01      	cmp	r3, #1
 8002112:	d101      	bne.n	8002118 <HAL_ADC_ConfigChannel+0x20>
 8002114:	2302      	movs	r3, #2
 8002116:	e0dc      	b.n	80022d2 <HAL_ADC_ConfigChannel+0x1da>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	2b06      	cmp	r3, #6
 8002126:	d81c      	bhi.n	8002162 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685a      	ldr	r2, [r3, #4]
 8002132:	4613      	mov	r3, r2
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	4413      	add	r3, r2
 8002138:	3b05      	subs	r3, #5
 800213a:	221f      	movs	r2, #31
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	43db      	mvns	r3, r3
 8002142:	4019      	ands	r1, r3
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	6818      	ldr	r0, [r3, #0]
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	685a      	ldr	r2, [r3, #4]
 800214c:	4613      	mov	r3, r2
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	4413      	add	r3, r2
 8002152:	3b05      	subs	r3, #5
 8002154:	fa00 f203 	lsl.w	r2, r0, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	430a      	orrs	r2, r1
 800215e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002160:	e03c      	b.n	80021dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	2b0c      	cmp	r3, #12
 8002168:	d81c      	bhi.n	80021a4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685a      	ldr	r2, [r3, #4]
 8002174:	4613      	mov	r3, r2
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	4413      	add	r3, r2
 800217a:	3b23      	subs	r3, #35	@ 0x23
 800217c:	221f      	movs	r2, #31
 800217e:	fa02 f303 	lsl.w	r3, r2, r3
 8002182:	43db      	mvns	r3, r3
 8002184:	4019      	ands	r1, r3
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	6818      	ldr	r0, [r3, #0]
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	4613      	mov	r3, r2
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	4413      	add	r3, r2
 8002194:	3b23      	subs	r3, #35	@ 0x23
 8002196:	fa00 f203 	lsl.w	r2, r0, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	430a      	orrs	r2, r1
 80021a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80021a2:	e01b      	b.n	80021dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685a      	ldr	r2, [r3, #4]
 80021ae:	4613      	mov	r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	4413      	add	r3, r2
 80021b4:	3b41      	subs	r3, #65	@ 0x41
 80021b6:	221f      	movs	r2, #31
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	43db      	mvns	r3, r3
 80021be:	4019      	ands	r1, r3
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	6818      	ldr	r0, [r3, #0]
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685a      	ldr	r2, [r3, #4]
 80021c8:	4613      	mov	r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	4413      	add	r3, r2
 80021ce:	3b41      	subs	r3, #65	@ 0x41
 80021d0:	fa00 f203 	lsl.w	r2, r0, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	430a      	orrs	r2, r1
 80021da:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2b09      	cmp	r3, #9
 80021e2:	d91c      	bls.n	800221e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	68d9      	ldr	r1, [r3, #12]
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	4613      	mov	r3, r2
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	4413      	add	r3, r2
 80021f4:	3b1e      	subs	r3, #30
 80021f6:	2207      	movs	r2, #7
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	43db      	mvns	r3, r3
 80021fe:	4019      	ands	r1, r3
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	6898      	ldr	r0, [r3, #8]
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	4613      	mov	r3, r2
 800220a:	005b      	lsls	r3, r3, #1
 800220c:	4413      	add	r3, r2
 800220e:	3b1e      	subs	r3, #30
 8002210:	fa00 f203 	lsl.w	r2, r0, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	430a      	orrs	r2, r1
 800221a:	60da      	str	r2, [r3, #12]
 800221c:	e019      	b.n	8002252 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	6919      	ldr	r1, [r3, #16]
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	4613      	mov	r3, r2
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	4413      	add	r3, r2
 800222e:	2207      	movs	r2, #7
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	43db      	mvns	r3, r3
 8002236:	4019      	ands	r1, r3
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	6898      	ldr	r0, [r3, #8]
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	4613      	mov	r3, r2
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	4413      	add	r3, r2
 8002246:	fa00 f203 	lsl.w	r2, r0, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	430a      	orrs	r2, r1
 8002250:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2b10      	cmp	r3, #16
 8002258:	d003      	beq.n	8002262 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800225e:	2b11      	cmp	r3, #17
 8002260:	d132      	bne.n	80022c8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a1d      	ldr	r2, [pc, #116]	@ (80022dc <HAL_ADC_ConfigChannel+0x1e4>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d125      	bne.n	80022b8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d126      	bne.n	80022c8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	689a      	ldr	r2, [r3, #8]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002288:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2b10      	cmp	r3, #16
 8002290:	d11a      	bne.n	80022c8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002292:	4b13      	ldr	r3, [pc, #76]	@ (80022e0 <HAL_ADC_ConfigChannel+0x1e8>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a13      	ldr	r2, [pc, #76]	@ (80022e4 <HAL_ADC_ConfigChannel+0x1ec>)
 8002298:	fba2 2303 	umull	r2, r3, r2, r3
 800229c:	0c9a      	lsrs	r2, r3, #18
 800229e:	4613      	mov	r3, r2
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	4413      	add	r3, r2
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022a8:	e002      	b.n	80022b0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	3b01      	subs	r3, #1
 80022ae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d1f9      	bne.n	80022aa <HAL_ADC_ConfigChannel+0x1b2>
 80022b6:	e007      	b.n	80022c8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022bc:	f043 0220 	orr.w	r2, r3, #32
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80022d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3714      	adds	r7, #20
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bc80      	pop	{r7}
 80022da:	4770      	bx	lr
 80022dc:	40012400 	.word	0x40012400
 80022e0:	20000000 	.word	0x20000000
 80022e4:	431bde83 	.word	0x431bde83

080022e8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022f0:	2300      	movs	r3, #0
 80022f2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d12e      	bne.n	8002360 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	689a      	ldr	r2, [r3, #8]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f022 0201 	bic.w	r2, r2, #1
 8002310:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002312:	f7ff fdeb 	bl	8001eec <HAL_GetTick>
 8002316:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002318:	e01b      	b.n	8002352 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800231a:	f7ff fde7 	bl	8001eec <HAL_GetTick>
 800231e:	4602      	mov	r2, r0
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	2b02      	cmp	r3, #2
 8002326:	d914      	bls.n	8002352 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	2b01      	cmp	r3, #1
 8002334:	d10d      	bne.n	8002352 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800233a:	f043 0210 	orr.w	r2, r3, #16
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002346:	f043 0201 	orr.w	r2, r3, #1
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e007      	b.n	8002362 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f003 0301 	and.w	r3, r3, #1
 800235c:	2b01      	cmp	r3, #1
 800235e:	d0dc      	beq.n	800231a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
	...

0800236c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f003 0307 	and.w	r3, r3, #7
 800237a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800237c:	4b0c      	ldr	r3, [pc, #48]	@ (80023b0 <__NVIC_SetPriorityGrouping+0x44>)
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002382:	68ba      	ldr	r2, [r7, #8]
 8002384:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002388:	4013      	ands	r3, r2
 800238a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002394:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002398:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800239c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800239e:	4a04      	ldr	r2, [pc, #16]	@ (80023b0 <__NVIC_SetPriorityGrouping+0x44>)
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	60d3      	str	r3, [r2, #12]
}
 80023a4:	bf00      	nop
 80023a6:	3714      	adds	r7, #20
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bc80      	pop	{r7}
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	e000ed00 	.word	0xe000ed00

080023b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023b8:	4b04      	ldr	r3, [pc, #16]	@ (80023cc <__NVIC_GetPriorityGrouping+0x18>)
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	0a1b      	lsrs	r3, r3, #8
 80023be:	f003 0307 	and.w	r3, r3, #7
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bc80      	pop	{r7}
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	e000ed00 	.word	0xe000ed00

080023d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	db0b      	blt.n	80023fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023e2:	79fb      	ldrb	r3, [r7, #7]
 80023e4:	f003 021f 	and.w	r2, r3, #31
 80023e8:	4906      	ldr	r1, [pc, #24]	@ (8002404 <__NVIC_EnableIRQ+0x34>)
 80023ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ee:	095b      	lsrs	r3, r3, #5
 80023f0:	2001      	movs	r0, #1
 80023f2:	fa00 f202 	lsl.w	r2, r0, r2
 80023f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023fa:	bf00      	nop
 80023fc:	370c      	adds	r7, #12
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr
 8002404:	e000e100 	.word	0xe000e100

08002408 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	4603      	mov	r3, r0
 8002410:	6039      	str	r1, [r7, #0]
 8002412:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002418:	2b00      	cmp	r3, #0
 800241a:	db0a      	blt.n	8002432 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	b2da      	uxtb	r2, r3
 8002420:	490c      	ldr	r1, [pc, #48]	@ (8002454 <__NVIC_SetPriority+0x4c>)
 8002422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002426:	0112      	lsls	r2, r2, #4
 8002428:	b2d2      	uxtb	r2, r2
 800242a:	440b      	add	r3, r1
 800242c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002430:	e00a      	b.n	8002448 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	b2da      	uxtb	r2, r3
 8002436:	4908      	ldr	r1, [pc, #32]	@ (8002458 <__NVIC_SetPriority+0x50>)
 8002438:	79fb      	ldrb	r3, [r7, #7]
 800243a:	f003 030f 	and.w	r3, r3, #15
 800243e:	3b04      	subs	r3, #4
 8002440:	0112      	lsls	r2, r2, #4
 8002442:	b2d2      	uxtb	r2, r2
 8002444:	440b      	add	r3, r1
 8002446:	761a      	strb	r2, [r3, #24]
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	bc80      	pop	{r7}
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	e000e100 	.word	0xe000e100
 8002458:	e000ed00 	.word	0xe000ed00

0800245c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800245c:	b480      	push	{r7}
 800245e:	b089      	sub	sp, #36	@ 0x24
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	f003 0307 	and.w	r3, r3, #7
 800246e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	f1c3 0307 	rsb	r3, r3, #7
 8002476:	2b04      	cmp	r3, #4
 8002478:	bf28      	it	cs
 800247a:	2304      	movcs	r3, #4
 800247c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	3304      	adds	r3, #4
 8002482:	2b06      	cmp	r3, #6
 8002484:	d902      	bls.n	800248c <NVIC_EncodePriority+0x30>
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	3b03      	subs	r3, #3
 800248a:	e000      	b.n	800248e <NVIC_EncodePriority+0x32>
 800248c:	2300      	movs	r3, #0
 800248e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002490:	f04f 32ff 	mov.w	r2, #4294967295
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	43da      	mvns	r2, r3
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	401a      	ands	r2, r3
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024a4:	f04f 31ff 	mov.w	r1, #4294967295
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	fa01 f303 	lsl.w	r3, r1, r3
 80024ae:	43d9      	mvns	r1, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024b4:	4313      	orrs	r3, r2
         );
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3724      	adds	r7, #36	@ 0x24
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bc80      	pop	{r7}
 80024be:	4770      	bx	lr

080024c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	3b01      	subs	r3, #1
 80024cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024d0:	d301      	bcc.n	80024d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024d2:	2301      	movs	r3, #1
 80024d4:	e00f      	b.n	80024f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002500 <SysTick_Config+0x40>)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	3b01      	subs	r3, #1
 80024dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024de:	210f      	movs	r1, #15
 80024e0:	f04f 30ff 	mov.w	r0, #4294967295
 80024e4:	f7ff ff90 	bl	8002408 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024e8:	4b05      	ldr	r3, [pc, #20]	@ (8002500 <SysTick_Config+0x40>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024ee:	4b04      	ldr	r3, [pc, #16]	@ (8002500 <SysTick_Config+0x40>)
 80024f0:	2207      	movs	r2, #7
 80024f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3708      	adds	r7, #8
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	e000e010 	.word	0xe000e010

08002504 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f7ff ff2d 	bl	800236c <__NVIC_SetPriorityGrouping>
}
 8002512:	bf00      	nop
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}

0800251a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800251a:	b580      	push	{r7, lr}
 800251c:	b086      	sub	sp, #24
 800251e:	af00      	add	r7, sp, #0
 8002520:	4603      	mov	r3, r0
 8002522:	60b9      	str	r1, [r7, #8]
 8002524:	607a      	str	r2, [r7, #4]
 8002526:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002528:	2300      	movs	r3, #0
 800252a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800252c:	f7ff ff42 	bl	80023b4 <__NVIC_GetPriorityGrouping>
 8002530:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	68b9      	ldr	r1, [r7, #8]
 8002536:	6978      	ldr	r0, [r7, #20]
 8002538:	f7ff ff90 	bl	800245c <NVIC_EncodePriority>
 800253c:	4602      	mov	r2, r0
 800253e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002542:	4611      	mov	r1, r2
 8002544:	4618      	mov	r0, r3
 8002546:	f7ff ff5f 	bl	8002408 <__NVIC_SetPriority>
}
 800254a:	bf00      	nop
 800254c:	3718      	adds	r7, #24
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}

08002552 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	b082      	sub	sp, #8
 8002556:	af00      	add	r7, sp, #0
 8002558:	4603      	mov	r3, r0
 800255a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800255c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002560:	4618      	mov	r0, r3
 8002562:	f7ff ff35 	bl	80023d0 <__NVIC_EnableIRQ>
}
 8002566:	bf00      	nop
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b082      	sub	sp, #8
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f7ff ffa2 	bl	80024c0 <SysTick_Config>
 800257c:	4603      	mov	r3, r0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3708      	adds	r7, #8
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002586:	b480      	push	{r7}
 8002588:	b085      	sub	sp, #20
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800258e:	2300      	movs	r3, #0
 8002590:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002598:	b2db      	uxtb	r3, r3
 800259a:	2b02      	cmp	r3, #2
 800259c:	d008      	beq.n	80025b0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2204      	movs	r2, #4
 80025a2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e020      	b.n	80025f2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f022 020e 	bic.w	r2, r2, #14
 80025be:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f022 0201 	bic.w	r2, r2, #1
 80025ce:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025d8:	2101      	movs	r1, #1
 80025da:	fa01 f202 	lsl.w	r2, r1, r2
 80025de:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2201      	movs	r2, #1
 80025e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80025f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3714      	adds	r7, #20
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bc80      	pop	{r7}
 80025fa:	4770      	bx	lr

080025fc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002604:	2300      	movs	r3, #0
 8002606:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800260e:	b2db      	uxtb	r3, r3
 8002610:	2b02      	cmp	r3, #2
 8002612:	d005      	beq.n	8002620 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2204      	movs	r2, #4
 8002618:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	73fb      	strb	r3, [r7, #15]
 800261e:	e051      	b.n	80026c4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f022 020e 	bic.w	r2, r2, #14
 800262e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f022 0201 	bic.w	r2, r2, #1
 800263e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a22      	ldr	r2, [pc, #136]	@ (80026d0 <HAL_DMA_Abort_IT+0xd4>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d029      	beq.n	800269e <HAL_DMA_Abort_IT+0xa2>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a21      	ldr	r2, [pc, #132]	@ (80026d4 <HAL_DMA_Abort_IT+0xd8>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d022      	beq.n	800269a <HAL_DMA_Abort_IT+0x9e>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a1f      	ldr	r2, [pc, #124]	@ (80026d8 <HAL_DMA_Abort_IT+0xdc>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d01a      	beq.n	8002694 <HAL_DMA_Abort_IT+0x98>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a1e      	ldr	r2, [pc, #120]	@ (80026dc <HAL_DMA_Abort_IT+0xe0>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d012      	beq.n	800268e <HAL_DMA_Abort_IT+0x92>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a1c      	ldr	r2, [pc, #112]	@ (80026e0 <HAL_DMA_Abort_IT+0xe4>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d00a      	beq.n	8002688 <HAL_DMA_Abort_IT+0x8c>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a1b      	ldr	r2, [pc, #108]	@ (80026e4 <HAL_DMA_Abort_IT+0xe8>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d102      	bne.n	8002682 <HAL_DMA_Abort_IT+0x86>
 800267c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002680:	e00e      	b.n	80026a0 <HAL_DMA_Abort_IT+0xa4>
 8002682:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002686:	e00b      	b.n	80026a0 <HAL_DMA_Abort_IT+0xa4>
 8002688:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800268c:	e008      	b.n	80026a0 <HAL_DMA_Abort_IT+0xa4>
 800268e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002692:	e005      	b.n	80026a0 <HAL_DMA_Abort_IT+0xa4>
 8002694:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002698:	e002      	b.n	80026a0 <HAL_DMA_Abort_IT+0xa4>
 800269a:	2310      	movs	r3, #16
 800269c:	e000      	b.n	80026a0 <HAL_DMA_Abort_IT+0xa4>
 800269e:	2301      	movs	r3, #1
 80026a0:	4a11      	ldr	r2, [pc, #68]	@ (80026e8 <HAL_DMA_Abort_IT+0xec>)
 80026a2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2200      	movs	r2, #0
 80026b0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d003      	beq.n	80026c4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	4798      	blx	r3
    } 
  }
  return status;
 80026c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3710      	adds	r7, #16
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	40020008 	.word	0x40020008
 80026d4:	4002001c 	.word	0x4002001c
 80026d8:	40020030 	.word	0x40020030
 80026dc:	40020044 	.word	0x40020044
 80026e0:	40020058 	.word	0x40020058
 80026e4:	4002006c 	.word	0x4002006c
 80026e8:	40020000 	.word	0x40020000

080026ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b08b      	sub	sp, #44	@ 0x2c
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026f6:	2300      	movs	r3, #0
 80026f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80026fa:	2300      	movs	r3, #0
 80026fc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026fe:	e169      	b.n	80029d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002700:	2201      	movs	r2, #1
 8002702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	69fa      	ldr	r2, [r7, #28]
 8002710:	4013      	ands	r3, r2
 8002712:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002714:	69ba      	ldr	r2, [r7, #24]
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	429a      	cmp	r2, r3
 800271a:	f040 8158 	bne.w	80029ce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	4a9a      	ldr	r2, [pc, #616]	@ (800298c <HAL_GPIO_Init+0x2a0>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d05e      	beq.n	80027e6 <HAL_GPIO_Init+0xfa>
 8002728:	4a98      	ldr	r2, [pc, #608]	@ (800298c <HAL_GPIO_Init+0x2a0>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d875      	bhi.n	800281a <HAL_GPIO_Init+0x12e>
 800272e:	4a98      	ldr	r2, [pc, #608]	@ (8002990 <HAL_GPIO_Init+0x2a4>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d058      	beq.n	80027e6 <HAL_GPIO_Init+0xfa>
 8002734:	4a96      	ldr	r2, [pc, #600]	@ (8002990 <HAL_GPIO_Init+0x2a4>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d86f      	bhi.n	800281a <HAL_GPIO_Init+0x12e>
 800273a:	4a96      	ldr	r2, [pc, #600]	@ (8002994 <HAL_GPIO_Init+0x2a8>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d052      	beq.n	80027e6 <HAL_GPIO_Init+0xfa>
 8002740:	4a94      	ldr	r2, [pc, #592]	@ (8002994 <HAL_GPIO_Init+0x2a8>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d869      	bhi.n	800281a <HAL_GPIO_Init+0x12e>
 8002746:	4a94      	ldr	r2, [pc, #592]	@ (8002998 <HAL_GPIO_Init+0x2ac>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d04c      	beq.n	80027e6 <HAL_GPIO_Init+0xfa>
 800274c:	4a92      	ldr	r2, [pc, #584]	@ (8002998 <HAL_GPIO_Init+0x2ac>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d863      	bhi.n	800281a <HAL_GPIO_Init+0x12e>
 8002752:	4a92      	ldr	r2, [pc, #584]	@ (800299c <HAL_GPIO_Init+0x2b0>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d046      	beq.n	80027e6 <HAL_GPIO_Init+0xfa>
 8002758:	4a90      	ldr	r2, [pc, #576]	@ (800299c <HAL_GPIO_Init+0x2b0>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d85d      	bhi.n	800281a <HAL_GPIO_Init+0x12e>
 800275e:	2b12      	cmp	r3, #18
 8002760:	d82a      	bhi.n	80027b8 <HAL_GPIO_Init+0xcc>
 8002762:	2b12      	cmp	r3, #18
 8002764:	d859      	bhi.n	800281a <HAL_GPIO_Init+0x12e>
 8002766:	a201      	add	r2, pc, #4	@ (adr r2, 800276c <HAL_GPIO_Init+0x80>)
 8002768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800276c:	080027e7 	.word	0x080027e7
 8002770:	080027c1 	.word	0x080027c1
 8002774:	080027d3 	.word	0x080027d3
 8002778:	08002815 	.word	0x08002815
 800277c:	0800281b 	.word	0x0800281b
 8002780:	0800281b 	.word	0x0800281b
 8002784:	0800281b 	.word	0x0800281b
 8002788:	0800281b 	.word	0x0800281b
 800278c:	0800281b 	.word	0x0800281b
 8002790:	0800281b 	.word	0x0800281b
 8002794:	0800281b 	.word	0x0800281b
 8002798:	0800281b 	.word	0x0800281b
 800279c:	0800281b 	.word	0x0800281b
 80027a0:	0800281b 	.word	0x0800281b
 80027a4:	0800281b 	.word	0x0800281b
 80027a8:	0800281b 	.word	0x0800281b
 80027ac:	0800281b 	.word	0x0800281b
 80027b0:	080027c9 	.word	0x080027c9
 80027b4:	080027dd 	.word	0x080027dd
 80027b8:	4a79      	ldr	r2, [pc, #484]	@ (80029a0 <HAL_GPIO_Init+0x2b4>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d013      	beq.n	80027e6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80027be:	e02c      	b.n	800281a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	623b      	str	r3, [r7, #32]
          break;
 80027c6:	e029      	b.n	800281c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	3304      	adds	r3, #4
 80027ce:	623b      	str	r3, [r7, #32]
          break;
 80027d0:	e024      	b.n	800281c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	3308      	adds	r3, #8
 80027d8:	623b      	str	r3, [r7, #32]
          break;
 80027da:	e01f      	b.n	800281c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	330c      	adds	r3, #12
 80027e2:	623b      	str	r3, [r7, #32]
          break;
 80027e4:	e01a      	b.n	800281c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d102      	bne.n	80027f4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80027ee:	2304      	movs	r3, #4
 80027f0:	623b      	str	r3, [r7, #32]
          break;
 80027f2:	e013      	b.n	800281c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d105      	bne.n	8002808 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027fc:	2308      	movs	r3, #8
 80027fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	69fa      	ldr	r2, [r7, #28]
 8002804:	611a      	str	r2, [r3, #16]
          break;
 8002806:	e009      	b.n	800281c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002808:	2308      	movs	r3, #8
 800280a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	69fa      	ldr	r2, [r7, #28]
 8002810:	615a      	str	r2, [r3, #20]
          break;
 8002812:	e003      	b.n	800281c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002814:	2300      	movs	r3, #0
 8002816:	623b      	str	r3, [r7, #32]
          break;
 8002818:	e000      	b.n	800281c <HAL_GPIO_Init+0x130>
          break;
 800281a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	2bff      	cmp	r3, #255	@ 0xff
 8002820:	d801      	bhi.n	8002826 <HAL_GPIO_Init+0x13a>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	e001      	b.n	800282a <HAL_GPIO_Init+0x13e>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	3304      	adds	r3, #4
 800282a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	2bff      	cmp	r3, #255	@ 0xff
 8002830:	d802      	bhi.n	8002838 <HAL_GPIO_Init+0x14c>
 8002832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	e002      	b.n	800283e <HAL_GPIO_Init+0x152>
 8002838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283a:	3b08      	subs	r3, #8
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	210f      	movs	r1, #15
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	fa01 f303 	lsl.w	r3, r1, r3
 800284c:	43db      	mvns	r3, r3
 800284e:	401a      	ands	r2, r3
 8002850:	6a39      	ldr	r1, [r7, #32]
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	fa01 f303 	lsl.w	r3, r1, r3
 8002858:	431a      	orrs	r2, r3
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002866:	2b00      	cmp	r3, #0
 8002868:	f000 80b1 	beq.w	80029ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800286c:	4b4d      	ldr	r3, [pc, #308]	@ (80029a4 <HAL_GPIO_Init+0x2b8>)
 800286e:	699b      	ldr	r3, [r3, #24]
 8002870:	4a4c      	ldr	r2, [pc, #304]	@ (80029a4 <HAL_GPIO_Init+0x2b8>)
 8002872:	f043 0301 	orr.w	r3, r3, #1
 8002876:	6193      	str	r3, [r2, #24]
 8002878:	4b4a      	ldr	r3, [pc, #296]	@ (80029a4 <HAL_GPIO_Init+0x2b8>)
 800287a:	699b      	ldr	r3, [r3, #24]
 800287c:	f003 0301 	and.w	r3, r3, #1
 8002880:	60bb      	str	r3, [r7, #8]
 8002882:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002884:	4a48      	ldr	r2, [pc, #288]	@ (80029a8 <HAL_GPIO_Init+0x2bc>)
 8002886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002888:	089b      	lsrs	r3, r3, #2
 800288a:	3302      	adds	r3, #2
 800288c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002890:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002894:	f003 0303 	and.w	r3, r3, #3
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	220f      	movs	r2, #15
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	43db      	mvns	r3, r3
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	4013      	ands	r3, r2
 80028a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	4a40      	ldr	r2, [pc, #256]	@ (80029ac <HAL_GPIO_Init+0x2c0>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d013      	beq.n	80028d8 <HAL_GPIO_Init+0x1ec>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	4a3f      	ldr	r2, [pc, #252]	@ (80029b0 <HAL_GPIO_Init+0x2c4>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d00d      	beq.n	80028d4 <HAL_GPIO_Init+0x1e8>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	4a3e      	ldr	r2, [pc, #248]	@ (80029b4 <HAL_GPIO_Init+0x2c8>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d007      	beq.n	80028d0 <HAL_GPIO_Init+0x1e4>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	4a3d      	ldr	r2, [pc, #244]	@ (80029b8 <HAL_GPIO_Init+0x2cc>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d101      	bne.n	80028cc <HAL_GPIO_Init+0x1e0>
 80028c8:	2303      	movs	r3, #3
 80028ca:	e006      	b.n	80028da <HAL_GPIO_Init+0x1ee>
 80028cc:	2304      	movs	r3, #4
 80028ce:	e004      	b.n	80028da <HAL_GPIO_Init+0x1ee>
 80028d0:	2302      	movs	r3, #2
 80028d2:	e002      	b.n	80028da <HAL_GPIO_Init+0x1ee>
 80028d4:	2301      	movs	r3, #1
 80028d6:	e000      	b.n	80028da <HAL_GPIO_Init+0x1ee>
 80028d8:	2300      	movs	r3, #0
 80028da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028dc:	f002 0203 	and.w	r2, r2, #3
 80028e0:	0092      	lsls	r2, r2, #2
 80028e2:	4093      	lsls	r3, r2
 80028e4:	68fa      	ldr	r2, [r7, #12]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80028ea:	492f      	ldr	r1, [pc, #188]	@ (80029a8 <HAL_GPIO_Init+0x2bc>)
 80028ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ee:	089b      	lsrs	r3, r3, #2
 80028f0:	3302      	adds	r3, #2
 80028f2:	68fa      	ldr	r2, [r7, #12]
 80028f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d006      	beq.n	8002912 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002904:	4b2d      	ldr	r3, [pc, #180]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 8002906:	689a      	ldr	r2, [r3, #8]
 8002908:	492c      	ldr	r1, [pc, #176]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 800290a:	69bb      	ldr	r3, [r7, #24]
 800290c:	4313      	orrs	r3, r2
 800290e:	608b      	str	r3, [r1, #8]
 8002910:	e006      	b.n	8002920 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002912:	4b2a      	ldr	r3, [pc, #168]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 8002914:	689a      	ldr	r2, [r3, #8]
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	43db      	mvns	r3, r3
 800291a:	4928      	ldr	r1, [pc, #160]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 800291c:	4013      	ands	r3, r2
 800291e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d006      	beq.n	800293a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800292c:	4b23      	ldr	r3, [pc, #140]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 800292e:	68da      	ldr	r2, [r3, #12]
 8002930:	4922      	ldr	r1, [pc, #136]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	4313      	orrs	r3, r2
 8002936:	60cb      	str	r3, [r1, #12]
 8002938:	e006      	b.n	8002948 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800293a:	4b20      	ldr	r3, [pc, #128]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 800293c:	68da      	ldr	r2, [r3, #12]
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	43db      	mvns	r3, r3
 8002942:	491e      	ldr	r1, [pc, #120]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 8002944:	4013      	ands	r3, r2
 8002946:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002950:	2b00      	cmp	r3, #0
 8002952:	d006      	beq.n	8002962 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002954:	4b19      	ldr	r3, [pc, #100]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	4918      	ldr	r1, [pc, #96]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	4313      	orrs	r3, r2
 800295e:	604b      	str	r3, [r1, #4]
 8002960:	e006      	b.n	8002970 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002962:	4b16      	ldr	r3, [pc, #88]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	43db      	mvns	r3, r3
 800296a:	4914      	ldr	r1, [pc, #80]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 800296c:	4013      	ands	r3, r2
 800296e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002978:	2b00      	cmp	r3, #0
 800297a:	d021      	beq.n	80029c0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800297c:	4b0f      	ldr	r3, [pc, #60]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	490e      	ldr	r1, [pc, #56]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	4313      	orrs	r3, r2
 8002986:	600b      	str	r3, [r1, #0]
 8002988:	e021      	b.n	80029ce <HAL_GPIO_Init+0x2e2>
 800298a:	bf00      	nop
 800298c:	10320000 	.word	0x10320000
 8002990:	10310000 	.word	0x10310000
 8002994:	10220000 	.word	0x10220000
 8002998:	10210000 	.word	0x10210000
 800299c:	10120000 	.word	0x10120000
 80029a0:	10110000 	.word	0x10110000
 80029a4:	40021000 	.word	0x40021000
 80029a8:	40010000 	.word	0x40010000
 80029ac:	40010800 	.word	0x40010800
 80029b0:	40010c00 	.word	0x40010c00
 80029b4:	40011000 	.word	0x40011000
 80029b8:	40011400 	.word	0x40011400
 80029bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80029c0:	4b0b      	ldr	r3, [pc, #44]	@ (80029f0 <HAL_GPIO_Init+0x304>)
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	43db      	mvns	r3, r3
 80029c8:	4909      	ldr	r1, [pc, #36]	@ (80029f0 <HAL_GPIO_Init+0x304>)
 80029ca:	4013      	ands	r3, r2
 80029cc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80029ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d0:	3301      	adds	r3, #1
 80029d2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029da:	fa22 f303 	lsr.w	r3, r2, r3
 80029de:	2b00      	cmp	r3, #0
 80029e0:	f47f ae8e 	bne.w	8002700 <HAL_GPIO_Init+0x14>
  }
}
 80029e4:	bf00      	nop
 80029e6:	bf00      	nop
 80029e8:	372c      	adds	r7, #44	@ 0x2c
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bc80      	pop	{r7}
 80029ee:	4770      	bx	lr
 80029f0:	40010400 	.word	0x40010400

080029f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	460b      	mov	r3, r1
 80029fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	887b      	ldrh	r3, [r7, #2]
 8002a06:	4013      	ands	r3, r2
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d002      	beq.n	8002a12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	73fb      	strb	r3, [r7, #15]
 8002a10:	e001      	b.n	8002a16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a12:	2300      	movs	r3, #0
 8002a14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3714      	adds	r7, #20
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bc80      	pop	{r7}
 8002a20:	4770      	bx	lr

08002a22 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a22:	b480      	push	{r7}
 8002a24:	b083      	sub	sp, #12
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
 8002a2a:	460b      	mov	r3, r1
 8002a2c:	807b      	strh	r3, [r7, #2]
 8002a2e:	4613      	mov	r3, r2
 8002a30:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a32:	787b      	ldrb	r3, [r7, #1]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d003      	beq.n	8002a40 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a38:	887a      	ldrh	r2, [r7, #2]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a3e:	e003      	b.n	8002a48 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a40:	887b      	ldrh	r3, [r7, #2]
 8002a42:	041a      	lsls	r2, r3, #16
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	611a      	str	r2, [r3, #16]
}
 8002a48:	bf00      	nop
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bc80      	pop	{r7}
 8002a50:	4770      	bx	lr
	...

08002a54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e12b      	b.n	8002cbe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d106      	bne.n	8002a80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7fe ff8e 	bl	800199c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2224      	movs	r2, #36	@ 0x24
 8002a84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f022 0201 	bic.w	r2, r2, #1
 8002a96:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002aa6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ab6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ab8:	f001 f842 	bl	8003b40 <HAL_RCC_GetPCLK1Freq>
 8002abc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	4a81      	ldr	r2, [pc, #516]	@ (8002cc8 <HAL_I2C_Init+0x274>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d807      	bhi.n	8002ad8 <HAL_I2C_Init+0x84>
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	4a80      	ldr	r2, [pc, #512]	@ (8002ccc <HAL_I2C_Init+0x278>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	bf94      	ite	ls
 8002ad0:	2301      	movls	r3, #1
 8002ad2:	2300      	movhi	r3, #0
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	e006      	b.n	8002ae6 <HAL_I2C_Init+0x92>
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	4a7d      	ldr	r2, [pc, #500]	@ (8002cd0 <HAL_I2C_Init+0x27c>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	bf94      	ite	ls
 8002ae0:	2301      	movls	r3, #1
 8002ae2:	2300      	movhi	r3, #0
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e0e7      	b.n	8002cbe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	4a78      	ldr	r2, [pc, #480]	@ (8002cd4 <HAL_I2C_Init+0x280>)
 8002af2:	fba2 2303 	umull	r2, r3, r2, r3
 8002af6:	0c9b      	lsrs	r3, r3, #18
 8002af8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	68ba      	ldr	r2, [r7, #8]
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	6a1b      	ldr	r3, [r3, #32]
 8002b14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	4a6a      	ldr	r2, [pc, #424]	@ (8002cc8 <HAL_I2C_Init+0x274>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d802      	bhi.n	8002b28 <HAL_I2C_Init+0xd4>
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	3301      	adds	r3, #1
 8002b26:	e009      	b.n	8002b3c <HAL_I2C_Init+0xe8>
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002b2e:	fb02 f303 	mul.w	r3, r2, r3
 8002b32:	4a69      	ldr	r2, [pc, #420]	@ (8002cd8 <HAL_I2C_Init+0x284>)
 8002b34:	fba2 2303 	umull	r2, r3, r2, r3
 8002b38:	099b      	lsrs	r3, r3, #6
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	6812      	ldr	r2, [r2, #0]
 8002b40:	430b      	orrs	r3, r1
 8002b42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	69db      	ldr	r3, [r3, #28]
 8002b4a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002b4e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	495c      	ldr	r1, [pc, #368]	@ (8002cc8 <HAL_I2C_Init+0x274>)
 8002b58:	428b      	cmp	r3, r1
 8002b5a:	d819      	bhi.n	8002b90 <HAL_I2C_Init+0x13c>
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	1e59      	subs	r1, r3, #1
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	005b      	lsls	r3, r3, #1
 8002b66:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b6a:	1c59      	adds	r1, r3, #1
 8002b6c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002b70:	400b      	ands	r3, r1
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00a      	beq.n	8002b8c <HAL_I2C_Init+0x138>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	1e59      	subs	r1, r3, #1
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b84:	3301      	adds	r3, #1
 8002b86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b8a:	e051      	b.n	8002c30 <HAL_I2C_Init+0x1dc>
 8002b8c:	2304      	movs	r3, #4
 8002b8e:	e04f      	b.n	8002c30 <HAL_I2C_Init+0x1dc>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d111      	bne.n	8002bbc <HAL_I2C_Init+0x168>
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	1e58      	subs	r0, r3, #1
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6859      	ldr	r1, [r3, #4]
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	440b      	add	r3, r1
 8002ba6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002baa:	3301      	adds	r3, #1
 8002bac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	bf0c      	ite	eq
 8002bb4:	2301      	moveq	r3, #1
 8002bb6:	2300      	movne	r3, #0
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	e012      	b.n	8002be2 <HAL_I2C_Init+0x18e>
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	1e58      	subs	r0, r3, #1
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6859      	ldr	r1, [r3, #4]
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	440b      	add	r3, r1
 8002bca:	0099      	lsls	r1, r3, #2
 8002bcc:	440b      	add	r3, r1
 8002bce:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	bf0c      	ite	eq
 8002bdc:	2301      	moveq	r3, #1
 8002bde:	2300      	movne	r3, #0
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <HAL_I2C_Init+0x196>
 8002be6:	2301      	movs	r3, #1
 8002be8:	e022      	b.n	8002c30 <HAL_I2C_Init+0x1dc>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10e      	bne.n	8002c10 <HAL_I2C_Init+0x1bc>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	1e58      	subs	r0, r3, #1
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6859      	ldr	r1, [r3, #4]
 8002bfa:	460b      	mov	r3, r1
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	440b      	add	r3, r1
 8002c00:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c04:	3301      	adds	r3, #1
 8002c06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c0e:	e00f      	b.n	8002c30 <HAL_I2C_Init+0x1dc>
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	1e58      	subs	r0, r3, #1
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6859      	ldr	r1, [r3, #4]
 8002c18:	460b      	mov	r3, r1
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	440b      	add	r3, r1
 8002c1e:	0099      	lsls	r1, r3, #2
 8002c20:	440b      	add	r3, r1
 8002c22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c26:	3301      	adds	r3, #1
 8002c28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c30:	6879      	ldr	r1, [r7, #4]
 8002c32:	6809      	ldr	r1, [r1, #0]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	69da      	ldr	r2, [r3, #28]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a1b      	ldr	r3, [r3, #32]
 8002c4a:	431a      	orrs	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	430a      	orrs	r2, r1
 8002c52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002c5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	6911      	ldr	r1, [r2, #16]
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	68d2      	ldr	r2, [r2, #12]
 8002c6a:	4311      	orrs	r1, r2
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	6812      	ldr	r2, [r2, #0]
 8002c70:	430b      	orrs	r3, r1
 8002c72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	695a      	ldr	r2, [r3, #20]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	431a      	orrs	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f042 0201 	orr.w	r2, r2, #1
 8002c9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2220      	movs	r2, #32
 8002caa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	000186a0 	.word	0x000186a0
 8002ccc:	001e847f 	.word	0x001e847f
 8002cd0:	003d08ff 	.word	0x003d08ff
 8002cd4:	431bde83 	.word	0x431bde83
 8002cd8:	10624dd3 	.word	0x10624dd3

08002cdc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b088      	sub	sp, #32
 8002ce0:	af02      	add	r7, sp, #8
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	4608      	mov	r0, r1
 8002ce6:	4611      	mov	r1, r2
 8002ce8:	461a      	mov	r2, r3
 8002cea:	4603      	mov	r3, r0
 8002cec:	817b      	strh	r3, [r7, #10]
 8002cee:	460b      	mov	r3, r1
 8002cf0:	813b      	strh	r3, [r7, #8]
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002cf6:	f7ff f8f9 	bl	8001eec <HAL_GetTick>
 8002cfa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	2b20      	cmp	r3, #32
 8002d06:	f040 80d9 	bne.w	8002ebc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	9300      	str	r3, [sp, #0]
 8002d0e:	2319      	movs	r3, #25
 8002d10:	2201      	movs	r2, #1
 8002d12:	496d      	ldr	r1, [pc, #436]	@ (8002ec8 <HAL_I2C_Mem_Write+0x1ec>)
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	f000 f971 	bl	8002ffc <I2C_WaitOnFlagUntilTimeout>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d001      	beq.n	8002d24 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002d20:	2302      	movs	r3, #2
 8002d22:	e0cc      	b.n	8002ebe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d101      	bne.n	8002d32 <HAL_I2C_Mem_Write+0x56>
 8002d2e:	2302      	movs	r3, #2
 8002d30:	e0c5      	b.n	8002ebe <HAL_I2C_Mem_Write+0x1e2>
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2201      	movs	r2, #1
 8002d36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d007      	beq.n	8002d58 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f042 0201 	orr.w	r2, r2, #1
 8002d56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2221      	movs	r2, #33	@ 0x21
 8002d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2240      	movs	r2, #64	@ 0x40
 8002d74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6a3a      	ldr	r2, [r7, #32]
 8002d82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002d88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d8e:	b29a      	uxth	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	4a4d      	ldr	r2, [pc, #308]	@ (8002ecc <HAL_I2C_Mem_Write+0x1f0>)
 8002d98:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d9a:	88f8      	ldrh	r0, [r7, #6]
 8002d9c:	893a      	ldrh	r2, [r7, #8]
 8002d9e:	8979      	ldrh	r1, [r7, #10]
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	9301      	str	r3, [sp, #4]
 8002da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	4603      	mov	r3, r0
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f000 f890 	bl	8002ed0 <I2C_RequestMemoryWrite>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d052      	beq.n	8002e5c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e081      	b.n	8002ebe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dba:	697a      	ldr	r2, [r7, #20]
 8002dbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002dbe:	68f8      	ldr	r0, [r7, #12]
 8002dc0:	f000 fa36 	bl	8003230 <I2C_WaitOnTXEFlagUntilTimeout>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00d      	beq.n	8002de6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dce:	2b04      	cmp	r3, #4
 8002dd0:	d107      	bne.n	8002de2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002de0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e06b      	b.n	8002ebe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dea:	781a      	ldrb	r2, [r3, #0]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df6:	1c5a      	adds	r2, r3, #1
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e00:	3b01      	subs	r3, #1
 8002e02:	b29a      	uxth	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e0c:	b29b      	uxth	r3, r3
 8002e0e:	3b01      	subs	r3, #1
 8002e10:	b29a      	uxth	r2, r3
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	695b      	ldr	r3, [r3, #20]
 8002e1c:	f003 0304 	and.w	r3, r3, #4
 8002e20:	2b04      	cmp	r3, #4
 8002e22:	d11b      	bne.n	8002e5c <HAL_I2C_Mem_Write+0x180>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d017      	beq.n	8002e5c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e30:	781a      	ldrb	r2, [r3, #0]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e3c:	1c5a      	adds	r2, r3, #1
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e46:	3b01      	subs	r3, #1
 8002e48:	b29a      	uxth	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e52:	b29b      	uxth	r3, r3
 8002e54:	3b01      	subs	r3, #1
 8002e56:	b29a      	uxth	r2, r3
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1aa      	bne.n	8002dba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e64:	697a      	ldr	r2, [r7, #20]
 8002e66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e68:	68f8      	ldr	r0, [r7, #12]
 8002e6a:	f000 fa29 	bl	80032c0 <I2C_WaitOnBTFFlagUntilTimeout>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d00d      	beq.n	8002e90 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e78:	2b04      	cmp	r3, #4
 8002e7a:	d107      	bne.n	8002e8c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e8a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e016      	b.n	8002ebe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2220      	movs	r2, #32
 8002ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	e000      	b.n	8002ebe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ebc:	2302      	movs	r3, #2
  }
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3718      	adds	r7, #24
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	00100002 	.word	0x00100002
 8002ecc:	ffff0000 	.word	0xffff0000

08002ed0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b088      	sub	sp, #32
 8002ed4:	af02      	add	r7, sp, #8
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	4608      	mov	r0, r1
 8002eda:	4611      	mov	r1, r2
 8002edc:	461a      	mov	r2, r3
 8002ede:	4603      	mov	r3, r0
 8002ee0:	817b      	strh	r3, [r7, #10]
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	813b      	strh	r3, [r7, #8]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ef8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002efc:	9300      	str	r3, [sp, #0]
 8002efe:	6a3b      	ldr	r3, [r7, #32]
 8002f00:	2200      	movs	r2, #0
 8002f02:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f06:	68f8      	ldr	r0, [r7, #12]
 8002f08:	f000 f878 	bl	8002ffc <I2C_WaitOnFlagUntilTimeout>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00d      	beq.n	8002f2e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f20:	d103      	bne.n	8002f2a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f28:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e05f      	b.n	8002fee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f2e:	897b      	ldrh	r3, [r7, #10]
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	461a      	mov	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002f3c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f40:	6a3a      	ldr	r2, [r7, #32]
 8002f42:	492d      	ldr	r1, [pc, #180]	@ (8002ff8 <I2C_RequestMemoryWrite+0x128>)
 8002f44:	68f8      	ldr	r0, [r7, #12]
 8002f46:	f000 f8d3 	bl	80030f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d001      	beq.n	8002f54 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e04c      	b.n	8002fee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f54:	2300      	movs	r3, #0
 8002f56:	617b      	str	r3, [r7, #20]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	695b      	ldr	r3, [r3, #20]
 8002f5e:	617b      	str	r3, [r7, #20]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	617b      	str	r3, [r7, #20]
 8002f68:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f6c:	6a39      	ldr	r1, [r7, #32]
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f000 f95e 	bl	8003230 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00d      	beq.n	8002f96 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7e:	2b04      	cmp	r3, #4
 8002f80:	d107      	bne.n	8002f92 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f90:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e02b      	b.n	8002fee <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f96:	88fb      	ldrh	r3, [r7, #6]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d105      	bne.n	8002fa8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002f9c:	893b      	ldrh	r3, [r7, #8]
 8002f9e:	b2da      	uxtb	r2, r3
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	611a      	str	r2, [r3, #16]
 8002fa6:	e021      	b.n	8002fec <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002fa8:	893b      	ldrh	r3, [r7, #8]
 8002faa:	0a1b      	lsrs	r3, r3, #8
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	b2da      	uxtb	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fb8:	6a39      	ldr	r1, [r7, #32]
 8002fba:	68f8      	ldr	r0, [r7, #12]
 8002fbc:	f000 f938 	bl	8003230 <I2C_WaitOnTXEFlagUntilTimeout>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00d      	beq.n	8002fe2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fca:	2b04      	cmp	r3, #4
 8002fcc:	d107      	bne.n	8002fde <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fdc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e005      	b.n	8002fee <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002fe2:	893b      	ldrh	r3, [r7, #8]
 8002fe4:	b2da      	uxtb	r2, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002fec:	2300      	movs	r3, #0
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3718      	adds	r7, #24
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	00010002 	.word	0x00010002

08002ffc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	603b      	str	r3, [r7, #0]
 8003008:	4613      	mov	r3, r2
 800300a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800300c:	e048      	b.n	80030a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003014:	d044      	beq.n	80030a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003016:	f7fe ff69 	bl	8001eec <HAL_GetTick>
 800301a:	4602      	mov	r2, r0
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	683a      	ldr	r2, [r7, #0]
 8003022:	429a      	cmp	r2, r3
 8003024:	d302      	bcc.n	800302c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d139      	bne.n	80030a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	0c1b      	lsrs	r3, r3, #16
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b01      	cmp	r3, #1
 8003034:	d10d      	bne.n	8003052 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	695b      	ldr	r3, [r3, #20]
 800303c:	43da      	mvns	r2, r3
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	4013      	ands	r3, r2
 8003042:	b29b      	uxth	r3, r3
 8003044:	2b00      	cmp	r3, #0
 8003046:	bf0c      	ite	eq
 8003048:	2301      	moveq	r3, #1
 800304a:	2300      	movne	r3, #0
 800304c:	b2db      	uxtb	r3, r3
 800304e:	461a      	mov	r2, r3
 8003050:	e00c      	b.n	800306c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	699b      	ldr	r3, [r3, #24]
 8003058:	43da      	mvns	r2, r3
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	4013      	ands	r3, r2
 800305e:	b29b      	uxth	r3, r3
 8003060:	2b00      	cmp	r3, #0
 8003062:	bf0c      	ite	eq
 8003064:	2301      	moveq	r3, #1
 8003066:	2300      	movne	r3, #0
 8003068:	b2db      	uxtb	r3, r3
 800306a:	461a      	mov	r2, r3
 800306c:	79fb      	ldrb	r3, [r7, #7]
 800306e:	429a      	cmp	r2, r3
 8003070:	d116      	bne.n	80030a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2200      	movs	r2, #0
 8003076:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2220      	movs	r2, #32
 800307c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308c:	f043 0220 	orr.w	r2, r3, #32
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e023      	b.n	80030e8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	0c1b      	lsrs	r3, r3, #16
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d10d      	bne.n	80030c6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	695b      	ldr	r3, [r3, #20]
 80030b0:	43da      	mvns	r2, r3
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	4013      	ands	r3, r2
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	bf0c      	ite	eq
 80030bc:	2301      	moveq	r3, #1
 80030be:	2300      	movne	r3, #0
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	461a      	mov	r2, r3
 80030c4:	e00c      	b.n	80030e0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	699b      	ldr	r3, [r3, #24]
 80030cc:	43da      	mvns	r2, r3
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	4013      	ands	r3, r2
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	bf0c      	ite	eq
 80030d8:	2301      	moveq	r3, #1
 80030da:	2300      	movne	r3, #0
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	461a      	mov	r2, r3
 80030e0:	79fb      	ldrb	r3, [r7, #7]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d093      	beq.n	800300e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030e6:	2300      	movs	r3, #0
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3710      	adds	r7, #16
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	60f8      	str	r0, [r7, #12]
 80030f8:	60b9      	str	r1, [r7, #8]
 80030fa:	607a      	str	r2, [r7, #4]
 80030fc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80030fe:	e071      	b.n	80031e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800310a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800310e:	d123      	bne.n	8003158 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800311e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003128:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2220      	movs	r2, #32
 8003134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2200      	movs	r2, #0
 800313c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003144:	f043 0204 	orr.w	r2, r3, #4
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2200      	movs	r2, #0
 8003150:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e067      	b.n	8003228 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800315e:	d041      	beq.n	80031e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003160:	f7fe fec4 	bl	8001eec <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	429a      	cmp	r2, r3
 800316e:	d302      	bcc.n	8003176 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d136      	bne.n	80031e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	0c1b      	lsrs	r3, r3, #16
 800317a:	b2db      	uxtb	r3, r3
 800317c:	2b01      	cmp	r3, #1
 800317e:	d10c      	bne.n	800319a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	43da      	mvns	r2, r3
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	4013      	ands	r3, r2
 800318c:	b29b      	uxth	r3, r3
 800318e:	2b00      	cmp	r3, #0
 8003190:	bf14      	ite	ne
 8003192:	2301      	movne	r3, #1
 8003194:	2300      	moveq	r3, #0
 8003196:	b2db      	uxtb	r3, r3
 8003198:	e00b      	b.n	80031b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	43da      	mvns	r2, r3
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	4013      	ands	r3, r2
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	bf14      	ite	ne
 80031ac:	2301      	movne	r3, #1
 80031ae:	2300      	moveq	r3, #0
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d016      	beq.n	80031e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2200      	movs	r2, #0
 80031ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2220      	movs	r2, #32
 80031c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d0:	f043 0220 	orr.w	r2, r3, #32
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e021      	b.n	8003228 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	0c1b      	lsrs	r3, r3, #16
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d10c      	bne.n	8003208 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	695b      	ldr	r3, [r3, #20]
 80031f4:	43da      	mvns	r2, r3
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	4013      	ands	r3, r2
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	bf14      	ite	ne
 8003200:	2301      	movne	r3, #1
 8003202:	2300      	moveq	r3, #0
 8003204:	b2db      	uxtb	r3, r3
 8003206:	e00b      	b.n	8003220 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	699b      	ldr	r3, [r3, #24]
 800320e:	43da      	mvns	r2, r3
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	4013      	ands	r3, r2
 8003214:	b29b      	uxth	r3, r3
 8003216:	2b00      	cmp	r3, #0
 8003218:	bf14      	ite	ne
 800321a:	2301      	movne	r3, #1
 800321c:	2300      	moveq	r3, #0
 800321e:	b2db      	uxtb	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	f47f af6d 	bne.w	8003100 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003226:	2300      	movs	r3, #0
}
 8003228:	4618      	mov	r0, r3
 800322a:	3710      	adds	r7, #16
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	60b9      	str	r1, [r7, #8]
 800323a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800323c:	e034      	b.n	80032a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800323e:	68f8      	ldr	r0, [r7, #12]
 8003240:	f000 f886 	bl	8003350 <I2C_IsAcknowledgeFailed>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d001      	beq.n	800324e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e034      	b.n	80032b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003254:	d028      	beq.n	80032a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003256:	f7fe fe49 	bl	8001eec <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	68ba      	ldr	r2, [r7, #8]
 8003262:	429a      	cmp	r2, r3
 8003264:	d302      	bcc.n	800326c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d11d      	bne.n	80032a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003276:	2b80      	cmp	r3, #128	@ 0x80
 8003278:	d016      	beq.n	80032a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2200      	movs	r2, #0
 800327e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2220      	movs	r2, #32
 8003284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2200      	movs	r2, #0
 800328c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003294:	f043 0220 	orr.w	r2, r3, #32
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2200      	movs	r2, #0
 80032a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e007      	b.n	80032b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032b2:	2b80      	cmp	r3, #128	@ 0x80
 80032b4:	d1c3      	bne.n	800323e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3710      	adds	r7, #16
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	60b9      	str	r1, [r7, #8]
 80032ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80032cc:	e034      	b.n	8003338 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80032ce:	68f8      	ldr	r0, [r7, #12]
 80032d0:	f000 f83e 	bl	8003350 <I2C_IsAcknowledgeFailed>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e034      	b.n	8003348 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032e4:	d028      	beq.n	8003338 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032e6:	f7fe fe01 	bl	8001eec <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	68ba      	ldr	r2, [r7, #8]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d302      	bcc.n	80032fc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d11d      	bne.n	8003338 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	f003 0304 	and.w	r3, r3, #4
 8003306:	2b04      	cmp	r3, #4
 8003308:	d016      	beq.n	8003338 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2200      	movs	r2, #0
 800330e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2220      	movs	r2, #32
 8003314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003324:	f043 0220 	orr.w	r2, r3, #32
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e007      	b.n	8003348 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	f003 0304 	and.w	r3, r3, #4
 8003342:	2b04      	cmp	r3, #4
 8003344:	d1c3      	bne.n	80032ce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3710      	adds	r7, #16
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	695b      	ldr	r3, [r3, #20]
 800335e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003362:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003366:	d11b      	bne.n	80033a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003370:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2220      	movs	r2, #32
 800337c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338c:	f043 0204 	orr.w	r2, r3, #4
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e000      	b.n	80033a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80033a0:	2300      	movs	r3, #0
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	370c      	adds	r7, #12
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bc80      	pop	{r7}
 80033aa:	4770      	bx	lr

080033ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b086      	sub	sp, #24
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d101      	bne.n	80033be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e272      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	f000 8087 	beq.w	80034da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033cc:	4b92      	ldr	r3, [pc, #584]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f003 030c 	and.w	r3, r3, #12
 80033d4:	2b04      	cmp	r3, #4
 80033d6:	d00c      	beq.n	80033f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033d8:	4b8f      	ldr	r3, [pc, #572]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f003 030c 	and.w	r3, r3, #12
 80033e0:	2b08      	cmp	r3, #8
 80033e2:	d112      	bne.n	800340a <HAL_RCC_OscConfig+0x5e>
 80033e4:	4b8c      	ldr	r3, [pc, #560]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033f0:	d10b      	bne.n	800340a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033f2:	4b89      	ldr	r3, [pc, #548]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d06c      	beq.n	80034d8 <HAL_RCC_OscConfig+0x12c>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d168      	bne.n	80034d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e24c      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003412:	d106      	bne.n	8003422 <HAL_RCC_OscConfig+0x76>
 8003414:	4b80      	ldr	r3, [pc, #512]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a7f      	ldr	r2, [pc, #508]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 800341a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800341e:	6013      	str	r3, [r2, #0]
 8003420:	e02e      	b.n	8003480 <HAL_RCC_OscConfig+0xd4>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d10c      	bne.n	8003444 <HAL_RCC_OscConfig+0x98>
 800342a:	4b7b      	ldr	r3, [pc, #492]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a7a      	ldr	r2, [pc, #488]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 8003430:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003434:	6013      	str	r3, [r2, #0]
 8003436:	4b78      	ldr	r3, [pc, #480]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a77      	ldr	r2, [pc, #476]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 800343c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003440:	6013      	str	r3, [r2, #0]
 8003442:	e01d      	b.n	8003480 <HAL_RCC_OscConfig+0xd4>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800344c:	d10c      	bne.n	8003468 <HAL_RCC_OscConfig+0xbc>
 800344e:	4b72      	ldr	r3, [pc, #456]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a71      	ldr	r2, [pc, #452]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 8003454:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003458:	6013      	str	r3, [r2, #0]
 800345a:	4b6f      	ldr	r3, [pc, #444]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a6e      	ldr	r2, [pc, #440]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 8003460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003464:	6013      	str	r3, [r2, #0]
 8003466:	e00b      	b.n	8003480 <HAL_RCC_OscConfig+0xd4>
 8003468:	4b6b      	ldr	r3, [pc, #428]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a6a      	ldr	r2, [pc, #424]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 800346e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003472:	6013      	str	r3, [r2, #0]
 8003474:	4b68      	ldr	r3, [pc, #416]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a67      	ldr	r2, [pc, #412]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 800347a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800347e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d013      	beq.n	80034b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003488:	f7fe fd30 	bl	8001eec <HAL_GetTick>
 800348c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800348e:	e008      	b.n	80034a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003490:	f7fe fd2c 	bl	8001eec <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	2b64      	cmp	r3, #100	@ 0x64
 800349c:	d901      	bls.n	80034a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e200      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034a2:	4b5d      	ldr	r3, [pc, #372]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d0f0      	beq.n	8003490 <HAL_RCC_OscConfig+0xe4>
 80034ae:	e014      	b.n	80034da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034b0:	f7fe fd1c 	bl	8001eec <HAL_GetTick>
 80034b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034b6:	e008      	b.n	80034ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034b8:	f7fe fd18 	bl	8001eec <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	2b64      	cmp	r3, #100	@ 0x64
 80034c4:	d901      	bls.n	80034ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e1ec      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034ca:	4b53      	ldr	r3, [pc, #332]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d1f0      	bne.n	80034b8 <HAL_RCC_OscConfig+0x10c>
 80034d6:	e000      	b.n	80034da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d063      	beq.n	80035ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034e6:	4b4c      	ldr	r3, [pc, #304]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f003 030c 	and.w	r3, r3, #12
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d00b      	beq.n	800350a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80034f2:	4b49      	ldr	r3, [pc, #292]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f003 030c 	and.w	r3, r3, #12
 80034fa:	2b08      	cmp	r3, #8
 80034fc:	d11c      	bne.n	8003538 <HAL_RCC_OscConfig+0x18c>
 80034fe:	4b46      	ldr	r3, [pc, #280]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d116      	bne.n	8003538 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800350a:	4b43      	ldr	r3, [pc, #268]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0302 	and.w	r3, r3, #2
 8003512:	2b00      	cmp	r3, #0
 8003514:	d005      	beq.n	8003522 <HAL_RCC_OscConfig+0x176>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	691b      	ldr	r3, [r3, #16]
 800351a:	2b01      	cmp	r3, #1
 800351c:	d001      	beq.n	8003522 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e1c0      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003522:	4b3d      	ldr	r3, [pc, #244]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	695b      	ldr	r3, [r3, #20]
 800352e:	00db      	lsls	r3, r3, #3
 8003530:	4939      	ldr	r1, [pc, #228]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 8003532:	4313      	orrs	r3, r2
 8003534:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003536:	e03a      	b.n	80035ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	691b      	ldr	r3, [r3, #16]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d020      	beq.n	8003582 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003540:	4b36      	ldr	r3, [pc, #216]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003542:	2201      	movs	r2, #1
 8003544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003546:	f7fe fcd1 	bl	8001eec <HAL_GetTick>
 800354a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800354c:	e008      	b.n	8003560 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800354e:	f7fe fccd 	bl	8001eec <HAL_GetTick>
 8003552:	4602      	mov	r2, r0
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	2b02      	cmp	r3, #2
 800355a:	d901      	bls.n	8003560 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800355c:	2303      	movs	r3, #3
 800355e:	e1a1      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003560:	4b2d      	ldr	r3, [pc, #180]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0302 	and.w	r3, r3, #2
 8003568:	2b00      	cmp	r3, #0
 800356a:	d0f0      	beq.n	800354e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800356c:	4b2a      	ldr	r3, [pc, #168]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	695b      	ldr	r3, [r3, #20]
 8003578:	00db      	lsls	r3, r3, #3
 800357a:	4927      	ldr	r1, [pc, #156]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 800357c:	4313      	orrs	r3, r2
 800357e:	600b      	str	r3, [r1, #0]
 8003580:	e015      	b.n	80035ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003582:	4b26      	ldr	r3, [pc, #152]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003584:	2200      	movs	r2, #0
 8003586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003588:	f7fe fcb0 	bl	8001eec <HAL_GetTick>
 800358c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800358e:	e008      	b.n	80035a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003590:	f7fe fcac 	bl	8001eec <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	2b02      	cmp	r3, #2
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e180      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035a2:	4b1d      	ldr	r3, [pc, #116]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d1f0      	bne.n	8003590 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0308 	and.w	r3, r3, #8
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d03a      	beq.n	8003630 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d019      	beq.n	80035f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035c2:	4b17      	ldr	r3, [pc, #92]	@ (8003620 <HAL_RCC_OscConfig+0x274>)
 80035c4:	2201      	movs	r2, #1
 80035c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035c8:	f7fe fc90 	bl	8001eec <HAL_GetTick>
 80035cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ce:	e008      	b.n	80035e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035d0:	f7fe fc8c 	bl	8001eec <HAL_GetTick>
 80035d4:	4602      	mov	r2, r0
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	1ad3      	subs	r3, r2, r3
 80035da:	2b02      	cmp	r3, #2
 80035dc:	d901      	bls.n	80035e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80035de:	2303      	movs	r3, #3
 80035e0:	e160      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003618 <HAL_RCC_OscConfig+0x26c>)
 80035e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e6:	f003 0302 	and.w	r3, r3, #2
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d0f0      	beq.n	80035d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80035ee:	2001      	movs	r0, #1
 80035f0:	f000 face 	bl	8003b90 <RCC_Delay>
 80035f4:	e01c      	b.n	8003630 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003620 <HAL_RCC_OscConfig+0x274>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035fc:	f7fe fc76 	bl	8001eec <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003602:	e00f      	b.n	8003624 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003604:	f7fe fc72 	bl	8001eec <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d908      	bls.n	8003624 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e146      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>
 8003616:	bf00      	nop
 8003618:	40021000 	.word	0x40021000
 800361c:	42420000 	.word	0x42420000
 8003620:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003624:	4b92      	ldr	r3, [pc, #584]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 8003626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003628:	f003 0302 	and.w	r3, r3, #2
 800362c:	2b00      	cmp	r3, #0
 800362e:	d1e9      	bne.n	8003604 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0304 	and.w	r3, r3, #4
 8003638:	2b00      	cmp	r3, #0
 800363a:	f000 80a6 	beq.w	800378a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800363e:	2300      	movs	r3, #0
 8003640:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003642:	4b8b      	ldr	r3, [pc, #556]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 8003644:	69db      	ldr	r3, [r3, #28]
 8003646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d10d      	bne.n	800366a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800364e:	4b88      	ldr	r3, [pc, #544]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 8003650:	69db      	ldr	r3, [r3, #28]
 8003652:	4a87      	ldr	r2, [pc, #540]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 8003654:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003658:	61d3      	str	r3, [r2, #28]
 800365a:	4b85      	ldr	r3, [pc, #532]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003662:	60bb      	str	r3, [r7, #8]
 8003664:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003666:	2301      	movs	r3, #1
 8003668:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800366a:	4b82      	ldr	r3, [pc, #520]	@ (8003874 <HAL_RCC_OscConfig+0x4c8>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003672:	2b00      	cmp	r3, #0
 8003674:	d118      	bne.n	80036a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003676:	4b7f      	ldr	r3, [pc, #508]	@ (8003874 <HAL_RCC_OscConfig+0x4c8>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a7e      	ldr	r2, [pc, #504]	@ (8003874 <HAL_RCC_OscConfig+0x4c8>)
 800367c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003680:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003682:	f7fe fc33 	bl	8001eec <HAL_GetTick>
 8003686:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003688:	e008      	b.n	800369c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800368a:	f7fe fc2f 	bl	8001eec <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	2b64      	cmp	r3, #100	@ 0x64
 8003696:	d901      	bls.n	800369c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003698:	2303      	movs	r3, #3
 800369a:	e103      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800369c:	4b75      	ldr	r3, [pc, #468]	@ (8003874 <HAL_RCC_OscConfig+0x4c8>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d0f0      	beq.n	800368a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d106      	bne.n	80036be <HAL_RCC_OscConfig+0x312>
 80036b0:	4b6f      	ldr	r3, [pc, #444]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 80036b2:	6a1b      	ldr	r3, [r3, #32]
 80036b4:	4a6e      	ldr	r2, [pc, #440]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 80036b6:	f043 0301 	orr.w	r3, r3, #1
 80036ba:	6213      	str	r3, [r2, #32]
 80036bc:	e02d      	b.n	800371a <HAL_RCC_OscConfig+0x36e>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d10c      	bne.n	80036e0 <HAL_RCC_OscConfig+0x334>
 80036c6:	4b6a      	ldr	r3, [pc, #424]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 80036c8:	6a1b      	ldr	r3, [r3, #32]
 80036ca:	4a69      	ldr	r2, [pc, #420]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 80036cc:	f023 0301 	bic.w	r3, r3, #1
 80036d0:	6213      	str	r3, [r2, #32]
 80036d2:	4b67      	ldr	r3, [pc, #412]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 80036d4:	6a1b      	ldr	r3, [r3, #32]
 80036d6:	4a66      	ldr	r2, [pc, #408]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 80036d8:	f023 0304 	bic.w	r3, r3, #4
 80036dc:	6213      	str	r3, [r2, #32]
 80036de:	e01c      	b.n	800371a <HAL_RCC_OscConfig+0x36e>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	2b05      	cmp	r3, #5
 80036e6:	d10c      	bne.n	8003702 <HAL_RCC_OscConfig+0x356>
 80036e8:	4b61      	ldr	r3, [pc, #388]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 80036ea:	6a1b      	ldr	r3, [r3, #32]
 80036ec:	4a60      	ldr	r2, [pc, #384]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 80036ee:	f043 0304 	orr.w	r3, r3, #4
 80036f2:	6213      	str	r3, [r2, #32]
 80036f4:	4b5e      	ldr	r3, [pc, #376]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	4a5d      	ldr	r2, [pc, #372]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 80036fa:	f043 0301 	orr.w	r3, r3, #1
 80036fe:	6213      	str	r3, [r2, #32]
 8003700:	e00b      	b.n	800371a <HAL_RCC_OscConfig+0x36e>
 8003702:	4b5b      	ldr	r3, [pc, #364]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 8003704:	6a1b      	ldr	r3, [r3, #32]
 8003706:	4a5a      	ldr	r2, [pc, #360]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 8003708:	f023 0301 	bic.w	r3, r3, #1
 800370c:	6213      	str	r3, [r2, #32]
 800370e:	4b58      	ldr	r3, [pc, #352]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 8003710:	6a1b      	ldr	r3, [r3, #32]
 8003712:	4a57      	ldr	r2, [pc, #348]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 8003714:	f023 0304 	bic.w	r3, r3, #4
 8003718:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d015      	beq.n	800374e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003722:	f7fe fbe3 	bl	8001eec <HAL_GetTick>
 8003726:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003728:	e00a      	b.n	8003740 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800372a:	f7fe fbdf 	bl	8001eec <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003738:	4293      	cmp	r3, r2
 800373a:	d901      	bls.n	8003740 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	e0b1      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003740:	4b4b      	ldr	r3, [pc, #300]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 8003742:	6a1b      	ldr	r3, [r3, #32]
 8003744:	f003 0302 	and.w	r3, r3, #2
 8003748:	2b00      	cmp	r3, #0
 800374a:	d0ee      	beq.n	800372a <HAL_RCC_OscConfig+0x37e>
 800374c:	e014      	b.n	8003778 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800374e:	f7fe fbcd 	bl	8001eec <HAL_GetTick>
 8003752:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003754:	e00a      	b.n	800376c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003756:	f7fe fbc9 	bl	8001eec <HAL_GetTick>
 800375a:	4602      	mov	r2, r0
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	1ad3      	subs	r3, r2, r3
 8003760:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003764:	4293      	cmp	r3, r2
 8003766:	d901      	bls.n	800376c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	e09b      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800376c:	4b40      	ldr	r3, [pc, #256]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	f003 0302 	and.w	r3, r3, #2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d1ee      	bne.n	8003756 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003778:	7dfb      	ldrb	r3, [r7, #23]
 800377a:	2b01      	cmp	r3, #1
 800377c:	d105      	bne.n	800378a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800377e:	4b3c      	ldr	r3, [pc, #240]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 8003780:	69db      	ldr	r3, [r3, #28]
 8003782:	4a3b      	ldr	r2, [pc, #236]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 8003784:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003788:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	69db      	ldr	r3, [r3, #28]
 800378e:	2b00      	cmp	r3, #0
 8003790:	f000 8087 	beq.w	80038a2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003794:	4b36      	ldr	r3, [pc, #216]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f003 030c 	and.w	r3, r3, #12
 800379c:	2b08      	cmp	r3, #8
 800379e:	d061      	beq.n	8003864 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	69db      	ldr	r3, [r3, #28]
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d146      	bne.n	8003836 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037a8:	4b33      	ldr	r3, [pc, #204]	@ (8003878 <HAL_RCC_OscConfig+0x4cc>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ae:	f7fe fb9d 	bl	8001eec <HAL_GetTick>
 80037b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037b4:	e008      	b.n	80037c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037b6:	f7fe fb99 	bl	8001eec <HAL_GetTick>
 80037ba:	4602      	mov	r2, r0
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	1ad3      	subs	r3, r2, r3
 80037c0:	2b02      	cmp	r3, #2
 80037c2:	d901      	bls.n	80037c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037c4:	2303      	movs	r3, #3
 80037c6:	e06d      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037c8:	4b29      	ldr	r3, [pc, #164]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d1f0      	bne.n	80037b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a1b      	ldr	r3, [r3, #32]
 80037d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037dc:	d108      	bne.n	80037f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037de:	4b24      	ldr	r3, [pc, #144]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	4921      	ldr	r1, [pc, #132]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037f0:	4b1f      	ldr	r3, [pc, #124]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6a19      	ldr	r1, [r3, #32]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003800:	430b      	orrs	r3, r1
 8003802:	491b      	ldr	r1, [pc, #108]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 8003804:	4313      	orrs	r3, r2
 8003806:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003808:	4b1b      	ldr	r3, [pc, #108]	@ (8003878 <HAL_RCC_OscConfig+0x4cc>)
 800380a:	2201      	movs	r2, #1
 800380c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800380e:	f7fe fb6d 	bl	8001eec <HAL_GetTick>
 8003812:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003814:	e008      	b.n	8003828 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003816:	f7fe fb69 	bl	8001eec <HAL_GetTick>
 800381a:	4602      	mov	r2, r0
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d901      	bls.n	8003828 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e03d      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003828:	4b11      	ldr	r3, [pc, #68]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d0f0      	beq.n	8003816 <HAL_RCC_OscConfig+0x46a>
 8003834:	e035      	b.n	80038a2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003836:	4b10      	ldr	r3, [pc, #64]	@ (8003878 <HAL_RCC_OscConfig+0x4cc>)
 8003838:	2200      	movs	r2, #0
 800383a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800383c:	f7fe fb56 	bl	8001eec <HAL_GetTick>
 8003840:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003842:	e008      	b.n	8003856 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003844:	f7fe fb52 	bl	8001eec <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	2b02      	cmp	r3, #2
 8003850:	d901      	bls.n	8003856 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e026      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003856:	4b06      	ldr	r3, [pc, #24]	@ (8003870 <HAL_RCC_OscConfig+0x4c4>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800385e:	2b00      	cmp	r3, #0
 8003860:	d1f0      	bne.n	8003844 <HAL_RCC_OscConfig+0x498>
 8003862:	e01e      	b.n	80038a2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	69db      	ldr	r3, [r3, #28]
 8003868:	2b01      	cmp	r3, #1
 800386a:	d107      	bne.n	800387c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e019      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>
 8003870:	40021000 	.word	0x40021000
 8003874:	40007000 	.word	0x40007000
 8003878:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800387c:	4b0b      	ldr	r3, [pc, #44]	@ (80038ac <HAL_RCC_OscConfig+0x500>)
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6a1b      	ldr	r3, [r3, #32]
 800388c:	429a      	cmp	r2, r3
 800388e:	d106      	bne.n	800389e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800389a:	429a      	cmp	r2, r3
 800389c:	d001      	beq.n	80038a2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e000      	b.n	80038a4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3718      	adds	r7, #24
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}
 80038ac:	40021000 	.word	0x40021000

080038b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b084      	sub	sp, #16
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d101      	bne.n	80038c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e0d0      	b.n	8003a66 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038c4:	4b6a      	ldr	r3, [pc, #424]	@ (8003a70 <HAL_RCC_ClockConfig+0x1c0>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0307 	and.w	r3, r3, #7
 80038cc:	683a      	ldr	r2, [r7, #0]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d910      	bls.n	80038f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038d2:	4b67      	ldr	r3, [pc, #412]	@ (8003a70 <HAL_RCC_ClockConfig+0x1c0>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f023 0207 	bic.w	r2, r3, #7
 80038da:	4965      	ldr	r1, [pc, #404]	@ (8003a70 <HAL_RCC_ClockConfig+0x1c0>)
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	4313      	orrs	r3, r2
 80038e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038e2:	4b63      	ldr	r3, [pc, #396]	@ (8003a70 <HAL_RCC_ClockConfig+0x1c0>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0307 	and.w	r3, r3, #7
 80038ea:	683a      	ldr	r2, [r7, #0]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d001      	beq.n	80038f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e0b8      	b.n	8003a66 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0302 	and.w	r3, r3, #2
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d020      	beq.n	8003942 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0304 	and.w	r3, r3, #4
 8003908:	2b00      	cmp	r3, #0
 800390a:	d005      	beq.n	8003918 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800390c:	4b59      	ldr	r3, [pc, #356]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	4a58      	ldr	r2, [pc, #352]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 8003912:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003916:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0308 	and.w	r3, r3, #8
 8003920:	2b00      	cmp	r3, #0
 8003922:	d005      	beq.n	8003930 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003924:	4b53      	ldr	r3, [pc, #332]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	4a52      	ldr	r2, [pc, #328]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 800392a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800392e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003930:	4b50      	ldr	r3, [pc, #320]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	494d      	ldr	r1, [pc, #308]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 800393e:	4313      	orrs	r3, r2
 8003940:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	2b00      	cmp	r3, #0
 800394c:	d040      	beq.n	80039d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	2b01      	cmp	r3, #1
 8003954:	d107      	bne.n	8003966 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003956:	4b47      	ldr	r3, [pc, #284]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d115      	bne.n	800398e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e07f      	b.n	8003a66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	2b02      	cmp	r3, #2
 800396c:	d107      	bne.n	800397e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800396e:	4b41      	ldr	r3, [pc, #260]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d109      	bne.n	800398e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e073      	b.n	8003a66 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800397e:	4b3d      	ldr	r3, [pc, #244]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0302 	and.w	r3, r3, #2
 8003986:	2b00      	cmp	r3, #0
 8003988:	d101      	bne.n	800398e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e06b      	b.n	8003a66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800398e:	4b39      	ldr	r3, [pc, #228]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	f023 0203 	bic.w	r2, r3, #3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	4936      	ldr	r1, [pc, #216]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 800399c:	4313      	orrs	r3, r2
 800399e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039a0:	f7fe faa4 	bl	8001eec <HAL_GetTick>
 80039a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039a6:	e00a      	b.n	80039be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039a8:	f7fe faa0 	bl	8001eec <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d901      	bls.n	80039be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e053      	b.n	8003a66 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039be:	4b2d      	ldr	r3, [pc, #180]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	f003 020c 	and.w	r2, r3, #12
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	009b      	lsls	r3, r3, #2
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d1eb      	bne.n	80039a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039d0:	4b27      	ldr	r3, [pc, #156]	@ (8003a70 <HAL_RCC_ClockConfig+0x1c0>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 0307 	and.w	r3, r3, #7
 80039d8:	683a      	ldr	r2, [r7, #0]
 80039da:	429a      	cmp	r2, r3
 80039dc:	d210      	bcs.n	8003a00 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039de:	4b24      	ldr	r3, [pc, #144]	@ (8003a70 <HAL_RCC_ClockConfig+0x1c0>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f023 0207 	bic.w	r2, r3, #7
 80039e6:	4922      	ldr	r1, [pc, #136]	@ (8003a70 <HAL_RCC_ClockConfig+0x1c0>)
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	4313      	orrs	r3, r2
 80039ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ee:	4b20      	ldr	r3, [pc, #128]	@ (8003a70 <HAL_RCC_ClockConfig+0x1c0>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0307 	and.w	r3, r3, #7
 80039f6:	683a      	ldr	r2, [r7, #0]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d001      	beq.n	8003a00 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e032      	b.n	8003a66 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0304 	and.w	r3, r3, #4
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d008      	beq.n	8003a1e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a0c:	4b19      	ldr	r3, [pc, #100]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	4916      	ldr	r1, [pc, #88]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0308 	and.w	r3, r3, #8
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d009      	beq.n	8003a3e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a2a:	4b12      	ldr	r3, [pc, #72]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	691b      	ldr	r3, [r3, #16]
 8003a36:	00db      	lsls	r3, r3, #3
 8003a38:	490e      	ldr	r1, [pc, #56]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a3e:	f000 f821 	bl	8003a84 <HAL_RCC_GetSysClockFreq>
 8003a42:	4602      	mov	r2, r0
 8003a44:	4b0b      	ldr	r3, [pc, #44]	@ (8003a74 <HAL_RCC_ClockConfig+0x1c4>)
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	091b      	lsrs	r3, r3, #4
 8003a4a:	f003 030f 	and.w	r3, r3, #15
 8003a4e:	490a      	ldr	r1, [pc, #40]	@ (8003a78 <HAL_RCC_ClockConfig+0x1c8>)
 8003a50:	5ccb      	ldrb	r3, [r1, r3]
 8003a52:	fa22 f303 	lsr.w	r3, r2, r3
 8003a56:	4a09      	ldr	r2, [pc, #36]	@ (8003a7c <HAL_RCC_ClockConfig+0x1cc>)
 8003a58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a5a:	4b09      	ldr	r3, [pc, #36]	@ (8003a80 <HAL_RCC_ClockConfig+0x1d0>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fe fa02 	bl	8001e68 <HAL_InitTick>

  return HAL_OK;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3710      	adds	r7, #16
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	40022000 	.word	0x40022000
 8003a74:	40021000 	.word	0x40021000
 8003a78:	0800aba8 	.word	0x0800aba8
 8003a7c:	20000000 	.word	0x20000000
 8003a80:	20000004 	.word	0x20000004

08003a84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b087      	sub	sp, #28
 8003a88:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	60fb      	str	r3, [r7, #12]
 8003a8e:	2300      	movs	r3, #0
 8003a90:	60bb      	str	r3, [r7, #8]
 8003a92:	2300      	movs	r3, #0
 8003a94:	617b      	str	r3, [r7, #20]
 8003a96:	2300      	movs	r3, #0
 8003a98:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003a9e:	4b1e      	ldr	r3, [pc, #120]	@ (8003b18 <HAL_RCC_GetSysClockFreq+0x94>)
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f003 030c 	and.w	r3, r3, #12
 8003aaa:	2b04      	cmp	r3, #4
 8003aac:	d002      	beq.n	8003ab4 <HAL_RCC_GetSysClockFreq+0x30>
 8003aae:	2b08      	cmp	r3, #8
 8003ab0:	d003      	beq.n	8003aba <HAL_RCC_GetSysClockFreq+0x36>
 8003ab2:	e027      	b.n	8003b04 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ab4:	4b19      	ldr	r3, [pc, #100]	@ (8003b1c <HAL_RCC_GetSysClockFreq+0x98>)
 8003ab6:	613b      	str	r3, [r7, #16]
      break;
 8003ab8:	e027      	b.n	8003b0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	0c9b      	lsrs	r3, r3, #18
 8003abe:	f003 030f 	and.w	r3, r3, #15
 8003ac2:	4a17      	ldr	r2, [pc, #92]	@ (8003b20 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003ac4:	5cd3      	ldrb	r3, [r2, r3]
 8003ac6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d010      	beq.n	8003af4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ad2:	4b11      	ldr	r3, [pc, #68]	@ (8003b18 <HAL_RCC_GetSysClockFreq+0x94>)
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	0c5b      	lsrs	r3, r3, #17
 8003ad8:	f003 0301 	and.w	r3, r3, #1
 8003adc:	4a11      	ldr	r2, [pc, #68]	@ (8003b24 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003ade:	5cd3      	ldrb	r3, [r2, r3]
 8003ae0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a0d      	ldr	r2, [pc, #52]	@ (8003b1c <HAL_RCC_GetSysClockFreq+0x98>)
 8003ae6:	fb03 f202 	mul.w	r2, r3, r2
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003af0:	617b      	str	r3, [r7, #20]
 8003af2:	e004      	b.n	8003afe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	4a0c      	ldr	r2, [pc, #48]	@ (8003b28 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003af8:	fb02 f303 	mul.w	r3, r2, r3
 8003afc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	613b      	str	r3, [r7, #16]
      break;
 8003b02:	e002      	b.n	8003b0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b04:	4b05      	ldr	r3, [pc, #20]	@ (8003b1c <HAL_RCC_GetSysClockFreq+0x98>)
 8003b06:	613b      	str	r3, [r7, #16]
      break;
 8003b08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b0a:	693b      	ldr	r3, [r7, #16]
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	371c      	adds	r7, #28
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bc80      	pop	{r7}
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	40021000 	.word	0x40021000
 8003b1c:	007a1200 	.word	0x007a1200
 8003b20:	0800abc0 	.word	0x0800abc0
 8003b24:	0800abd0 	.word	0x0800abd0
 8003b28:	003d0900 	.word	0x003d0900

08003b2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b30:	4b02      	ldr	r3, [pc, #8]	@ (8003b3c <HAL_RCC_GetHCLKFreq+0x10>)
 8003b32:	681b      	ldr	r3, [r3, #0]
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bc80      	pop	{r7}
 8003b3a:	4770      	bx	lr
 8003b3c:	20000000 	.word	0x20000000

08003b40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b44:	f7ff fff2 	bl	8003b2c <HAL_RCC_GetHCLKFreq>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	4b05      	ldr	r3, [pc, #20]	@ (8003b60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	0a1b      	lsrs	r3, r3, #8
 8003b50:	f003 0307 	and.w	r3, r3, #7
 8003b54:	4903      	ldr	r1, [pc, #12]	@ (8003b64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b56:	5ccb      	ldrb	r3, [r1, r3]
 8003b58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	40021000 	.word	0x40021000
 8003b64:	0800abb8 	.word	0x0800abb8

08003b68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b6c:	f7ff ffde 	bl	8003b2c <HAL_RCC_GetHCLKFreq>
 8003b70:	4602      	mov	r2, r0
 8003b72:	4b05      	ldr	r3, [pc, #20]	@ (8003b88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	0adb      	lsrs	r3, r3, #11
 8003b78:	f003 0307 	and.w	r3, r3, #7
 8003b7c:	4903      	ldr	r1, [pc, #12]	@ (8003b8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b7e:	5ccb      	ldrb	r3, [r1, r3]
 8003b80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	40021000 	.word	0x40021000
 8003b8c:	0800abb8 	.word	0x0800abb8

08003b90 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b085      	sub	sp, #20
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b98:	4b0a      	ldr	r3, [pc, #40]	@ (8003bc4 <RCC_Delay+0x34>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a0a      	ldr	r2, [pc, #40]	@ (8003bc8 <RCC_Delay+0x38>)
 8003b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba2:	0a5b      	lsrs	r3, r3, #9
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	fb02 f303 	mul.w	r3, r2, r3
 8003baa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003bac:	bf00      	nop
  }
  while (Delay --);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	1e5a      	subs	r2, r3, #1
 8003bb2:	60fa      	str	r2, [r7, #12]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d1f9      	bne.n	8003bac <RCC_Delay+0x1c>
}
 8003bb8:	bf00      	nop
 8003bba:	bf00      	nop
 8003bbc:	3714      	adds	r7, #20
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bc80      	pop	{r7}
 8003bc2:	4770      	bx	lr
 8003bc4:	20000000 	.word	0x20000000
 8003bc8:	10624dd3 	.word	0x10624dd3

08003bcc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b086      	sub	sp, #24
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	613b      	str	r3, [r7, #16]
 8003bd8:	2300      	movs	r3, #0
 8003bda:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0301 	and.w	r3, r3, #1
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d07d      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003be8:	2300      	movs	r3, #0
 8003bea:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bec:	4b4f      	ldr	r3, [pc, #316]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bee:	69db      	ldr	r3, [r3, #28]
 8003bf0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d10d      	bne.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bf8:	4b4c      	ldr	r3, [pc, #304]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bfa:	69db      	ldr	r3, [r3, #28]
 8003bfc:	4a4b      	ldr	r2, [pc, #300]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c02:	61d3      	str	r3, [r2, #28]
 8003c04:	4b49      	ldr	r3, [pc, #292]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c06:	69db      	ldr	r3, [r3, #28]
 8003c08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c0c:	60bb      	str	r3, [r7, #8]
 8003c0e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c10:	2301      	movs	r3, #1
 8003c12:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c14:	4b46      	ldr	r3, [pc, #280]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d118      	bne.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c20:	4b43      	ldr	r3, [pc, #268]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a42      	ldr	r2, [pc, #264]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c2a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c2c:	f7fe f95e 	bl	8001eec <HAL_GetTick>
 8003c30:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c32:	e008      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c34:	f7fe f95a 	bl	8001eec <HAL_GetTick>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	2b64      	cmp	r3, #100	@ 0x64
 8003c40:	d901      	bls.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e06d      	b.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c46:	4b3a      	ldr	r3, [pc, #232]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d0f0      	beq.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c52:	4b36      	ldr	r3, [pc, #216]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c54:	6a1b      	ldr	r3, [r3, #32]
 8003c56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c5a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d02e      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c6a:	68fa      	ldr	r2, [r7, #12]
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d027      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c70:	4b2e      	ldr	r3, [pc, #184]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c72:	6a1b      	ldr	r3, [r3, #32]
 8003c74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c78:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c7a:	4b2e      	ldr	r3, [pc, #184]	@ (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c80:	4b2c      	ldr	r3, [pc, #176]	@ (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003c86:	4a29      	ldr	r2, [pc, #164]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f003 0301 	and.w	r3, r3, #1
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d014      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c96:	f7fe f929 	bl	8001eec <HAL_GetTick>
 8003c9a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c9c:	e00a      	b.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c9e:	f7fe f925 	bl	8001eec <HAL_GetTick>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	1ad3      	subs	r3, r2, r3
 8003ca8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d901      	bls.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e036      	b.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cb4:	4b1d      	ldr	r3, [pc, #116]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cb6:	6a1b      	ldr	r3, [r3, #32]
 8003cb8:	f003 0302 	and.w	r3, r3, #2
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d0ee      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cc0:	4b1a      	ldr	r3, [pc, #104]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cc2:	6a1b      	ldr	r3, [r3, #32]
 8003cc4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	4917      	ldr	r1, [pc, #92]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003cd2:	7dfb      	ldrb	r3, [r7, #23]
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d105      	bne.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cd8:	4b14      	ldr	r3, [pc, #80]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cda:	69db      	ldr	r3, [r3, #28]
 8003cdc:	4a13      	ldr	r2, [pc, #76]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ce2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0302 	and.w	r3, r3, #2
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d008      	beq.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cf0:	4b0e      	ldr	r3, [pc, #56]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	490b      	ldr	r1, [pc, #44]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0310 	and.w	r3, r3, #16
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d008      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d0e:	4b07      	ldr	r3, [pc, #28]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	4904      	ldr	r1, [pc, #16]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3718      	adds	r7, #24
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	40021000 	.word	0x40021000
 8003d30:	40007000 	.word	0x40007000
 8003d34:	42420440 	.word	0x42420440

08003d38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b082      	sub	sp, #8
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d101      	bne.n	8003d4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e076      	b.n	8003e38 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d108      	bne.n	8003d64 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d5a:	d009      	beq.n	8003d70 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	61da      	str	r2, [r3, #28]
 8003d62:	e005      	b.n	8003d70 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d106      	bne.n	8003d90 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2200      	movs	r2, #0
 8003d86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f7fd fe56 	bl	8001a3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2202      	movs	r2, #2
 8003d94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003da6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003db8:	431a      	orrs	r2, r3
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003dc2:	431a      	orrs	r2, r3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	691b      	ldr	r3, [r3, #16]
 8003dc8:	f003 0302 	and.w	r3, r3, #2
 8003dcc:	431a      	orrs	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	695b      	ldr	r3, [r3, #20]
 8003dd2:	f003 0301 	and.w	r3, r3, #1
 8003dd6:	431a      	orrs	r2, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003de0:	431a      	orrs	r2, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	69db      	ldr	r3, [r3, #28]
 8003de6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003dea:	431a      	orrs	r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a1b      	ldr	r3, [r3, #32]
 8003df0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003df4:	ea42 0103 	orr.w	r1, r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dfc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	430a      	orrs	r2, r1
 8003e06:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	699b      	ldr	r3, [r3, #24]
 8003e0c:	0c1a      	lsrs	r2, r3, #16
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f002 0204 	and.w	r2, r2, #4
 8003e16:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	69da      	ldr	r2, [r3, #28]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e26:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2201      	movs	r2, #1
 8003e32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003e36:	2300      	movs	r3, #0
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3708      	adds	r7, #8
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b088      	sub	sp, #32
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	60b9      	str	r1, [r7, #8]
 8003e4a:	603b      	str	r3, [r7, #0]
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003e50:	2300      	movs	r3, #0
 8003e52:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d101      	bne.n	8003e62 <HAL_SPI_Transmit+0x22>
 8003e5e:	2302      	movs	r3, #2
 8003e60:	e12d      	b.n	80040be <HAL_SPI_Transmit+0x27e>
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2201      	movs	r2, #1
 8003e66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e6a:	f7fe f83f 	bl	8001eec <HAL_GetTick>
 8003e6e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003e70:	88fb      	ldrh	r3, [r7, #6]
 8003e72:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d002      	beq.n	8003e86 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003e80:	2302      	movs	r3, #2
 8003e82:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003e84:	e116      	b.n	80040b4 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d002      	beq.n	8003e92 <HAL_SPI_Transmit+0x52>
 8003e8c:	88fb      	ldrh	r3, [r7, #6]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d102      	bne.n	8003e98 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003e96:	e10d      	b.n	80040b4 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2203      	movs	r2, #3
 8003e9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	68ba      	ldr	r2, [r7, #8]
 8003eaa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	88fa      	ldrh	r2, [r7, #6]
 8003eb0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	88fa      	ldrh	r2, [r7, #6]
 8003eb6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ede:	d10f      	bne.n	8003f00 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003eee:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003efe:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f0a:	2b40      	cmp	r3, #64	@ 0x40
 8003f0c:	d007      	beq.n	8003f1e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f1c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f26:	d14f      	bne.n	8003fc8 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d002      	beq.n	8003f36 <HAL_SPI_Transmit+0xf6>
 8003f30:	8afb      	ldrh	r3, [r7, #22]
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d142      	bne.n	8003fbc <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3a:	881a      	ldrh	r2, [r3, #0]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f46:	1c9a      	adds	r2, r3, #2
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	3b01      	subs	r3, #1
 8003f54:	b29a      	uxth	r2, r3
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003f5a:	e02f      	b.n	8003fbc <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f003 0302 	and.w	r3, r3, #2
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	d112      	bne.n	8003f90 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6e:	881a      	ldrh	r2, [r3, #0]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f7a:	1c9a      	adds	r2, r3, #2
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	3b01      	subs	r3, #1
 8003f88:	b29a      	uxth	r2, r3
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003f8e:	e015      	b.n	8003fbc <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f90:	f7fd ffac 	bl	8001eec <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	683a      	ldr	r2, [r7, #0]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d803      	bhi.n	8003fa8 <HAL_SPI_Transmit+0x168>
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa6:	d102      	bne.n	8003fae <HAL_SPI_Transmit+0x16e>
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d106      	bne.n	8003fbc <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003fba:	e07b      	b.n	80040b4 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1ca      	bne.n	8003f5c <HAL_SPI_Transmit+0x11c>
 8003fc6:	e050      	b.n	800406a <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d002      	beq.n	8003fd6 <HAL_SPI_Transmit+0x196>
 8003fd0:	8afb      	ldrh	r3, [r7, #22]
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d144      	bne.n	8004060 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	330c      	adds	r3, #12
 8003fe0:	7812      	ldrb	r2, [r2, #0]
 8003fe2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe8:	1c5a      	adds	r2, r3, #1
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003ffc:	e030      	b.n	8004060 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	f003 0302 	and.w	r3, r3, #2
 8004008:	2b02      	cmp	r3, #2
 800400a:	d113      	bne.n	8004034 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	330c      	adds	r3, #12
 8004016:	7812      	ldrb	r2, [r2, #0]
 8004018:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800401e:	1c5a      	adds	r2, r3, #1
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004028:	b29b      	uxth	r3, r3
 800402a:	3b01      	subs	r3, #1
 800402c:	b29a      	uxth	r2, r3
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004032:	e015      	b.n	8004060 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004034:	f7fd ff5a 	bl	8001eec <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	683a      	ldr	r2, [r7, #0]
 8004040:	429a      	cmp	r2, r3
 8004042:	d803      	bhi.n	800404c <HAL_SPI_Transmit+0x20c>
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800404a:	d102      	bne.n	8004052 <HAL_SPI_Transmit+0x212>
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d106      	bne.n	8004060 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800405e:	e029      	b.n	80040b4 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004064:	b29b      	uxth	r3, r3
 8004066:	2b00      	cmp	r3, #0
 8004068:	d1c9      	bne.n	8003ffe <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800406a:	69ba      	ldr	r2, [r7, #24]
 800406c:	6839      	ldr	r1, [r7, #0]
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f000 fbcc 	bl	800480c <SPI_EndRxTxTransaction>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d002      	beq.n	8004080 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2220      	movs	r2, #32
 800407e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d10a      	bne.n	800409e <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004088:	2300      	movs	r3, #0
 800408a:	613b      	str	r3, [r7, #16]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	613b      	str	r3, [r7, #16]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	613b      	str	r3, [r7, #16]
 800409c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d002      	beq.n	80040ac <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	77fb      	strb	r3, [r7, #31]
 80040aa:	e003      	b.n	80040b4 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80040bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3720      	adds	r7, #32
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}

080040c6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040c6:	b580      	push	{r7, lr}
 80040c8:	b088      	sub	sp, #32
 80040ca:	af02      	add	r7, sp, #8
 80040cc:	60f8      	str	r0, [r7, #12]
 80040ce:	60b9      	str	r1, [r7, #8]
 80040d0:	603b      	str	r3, [r7, #0]
 80040d2:	4613      	mov	r3, r2
 80040d4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80040d6:	2300      	movs	r3, #0
 80040d8:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d002      	beq.n	80040ec <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80040e6:	2302      	movs	r3, #2
 80040e8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80040ea:	e0fb      	b.n	80042e4 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040f4:	d112      	bne.n	800411c <HAL_SPI_Receive+0x56>
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d10e      	bne.n	800411c <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2204      	movs	r2, #4
 8004102:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004106:	88fa      	ldrh	r2, [r7, #6]
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	9300      	str	r3, [sp, #0]
 800410c:	4613      	mov	r3, r2
 800410e:	68ba      	ldr	r2, [r7, #8]
 8004110:	68b9      	ldr	r1, [r7, #8]
 8004112:	68f8      	ldr	r0, [r7, #12]
 8004114:	f000 f8ef 	bl	80042f6 <HAL_SPI_TransmitReceive>
 8004118:	4603      	mov	r3, r0
 800411a:	e0e8      	b.n	80042ee <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004122:	2b01      	cmp	r3, #1
 8004124:	d101      	bne.n	800412a <HAL_SPI_Receive+0x64>
 8004126:	2302      	movs	r3, #2
 8004128:	e0e1      	b.n	80042ee <HAL_SPI_Receive+0x228>
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2201      	movs	r2, #1
 800412e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004132:	f7fd fedb 	bl	8001eec <HAL_GetTick>
 8004136:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d002      	beq.n	8004144 <HAL_SPI_Receive+0x7e>
 800413e:	88fb      	ldrh	r3, [r7, #6]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d102      	bne.n	800414a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004148:	e0cc      	b.n	80042e4 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2204      	movs	r2, #4
 800414e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2200      	movs	r2, #0
 8004156:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	68ba      	ldr	r2, [r7, #8]
 800415c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	88fa      	ldrh	r2, [r7, #6]
 8004162:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	88fa      	ldrh	r2, [r7, #6]
 8004168:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2200      	movs	r2, #0
 800417a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2200      	movs	r2, #0
 8004180:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2200      	movs	r2, #0
 8004186:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004190:	d10f      	bne.n	80041b2 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041a0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80041b0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041bc:	2b40      	cmp	r3, #64	@ 0x40
 80041be:	d007      	beq.n	80041d0 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041ce:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d16a      	bne.n	80042ae <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80041d8:	e032      	b.n	8004240 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d115      	bne.n	8004214 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f103 020c 	add.w	r2, r3, #12
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041f4:	7812      	ldrb	r2, [r2, #0]
 80041f6:	b2d2      	uxtb	r2, r2
 80041f8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041fe:	1c5a      	adds	r2, r3, #1
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004208:	b29b      	uxth	r3, r3
 800420a:	3b01      	subs	r3, #1
 800420c:	b29a      	uxth	r2, r3
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004212:	e015      	b.n	8004240 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004214:	f7fd fe6a 	bl	8001eec <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	683a      	ldr	r2, [r7, #0]
 8004220:	429a      	cmp	r2, r3
 8004222:	d803      	bhi.n	800422c <HAL_SPI_Receive+0x166>
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	f1b3 3fff 	cmp.w	r3, #4294967295
 800422a:	d102      	bne.n	8004232 <HAL_SPI_Receive+0x16c>
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d106      	bne.n	8004240 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2201      	movs	r2, #1
 800423a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800423e:	e051      	b.n	80042e4 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004244:	b29b      	uxth	r3, r3
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1c7      	bne.n	80041da <HAL_SPI_Receive+0x114>
 800424a:	e035      	b.n	80042b8 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	2b01      	cmp	r3, #1
 8004258:	d113      	bne.n	8004282 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	68da      	ldr	r2, [r3, #12]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004264:	b292      	uxth	r2, r2
 8004266:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800426c:	1c9a      	adds	r2, r3, #2
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004276:	b29b      	uxth	r3, r3
 8004278:	3b01      	subs	r3, #1
 800427a:	b29a      	uxth	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004280:	e015      	b.n	80042ae <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004282:	f7fd fe33 	bl	8001eec <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	683a      	ldr	r2, [r7, #0]
 800428e:	429a      	cmp	r2, r3
 8004290:	d803      	bhi.n	800429a <HAL_SPI_Receive+0x1d4>
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004298:	d102      	bne.n	80042a0 <HAL_SPI_Receive+0x1da>
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d106      	bne.n	80042ae <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80042ac:	e01a      	b.n	80042e4 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d1c9      	bne.n	800424c <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042b8:	693a      	ldr	r2, [r7, #16]
 80042ba:	6839      	ldr	r1, [r7, #0]
 80042bc:	68f8      	ldr	r0, [r7, #12]
 80042be:	f000 fa53 	bl	8004768 <SPI_EndRxTransaction>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d002      	beq.n	80042ce <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2220      	movs	r2, #32
 80042cc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d002      	beq.n	80042dc <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	75fb      	strb	r3, [r7, #23]
 80042da:	e003      	b.n	80042e4 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80042ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3718      	adds	r7, #24
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}

080042f6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80042f6:	b580      	push	{r7, lr}
 80042f8:	b08c      	sub	sp, #48	@ 0x30
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	60f8      	str	r0, [r7, #12]
 80042fe:	60b9      	str	r1, [r7, #8]
 8004300:	607a      	str	r2, [r7, #4]
 8004302:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004304:	2301      	movs	r3, #1
 8004306:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004308:	2300      	movs	r3, #0
 800430a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004314:	2b01      	cmp	r3, #1
 8004316:	d101      	bne.n	800431c <HAL_SPI_TransmitReceive+0x26>
 8004318:	2302      	movs	r3, #2
 800431a:	e198      	b.n	800464e <HAL_SPI_TransmitReceive+0x358>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004324:	f7fd fde2 	bl	8001eec <HAL_GetTick>
 8004328:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004330:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800433a:	887b      	ldrh	r3, [r7, #2]
 800433c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800433e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004342:	2b01      	cmp	r3, #1
 8004344:	d00f      	beq.n	8004366 <HAL_SPI_TransmitReceive+0x70>
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800434c:	d107      	bne.n	800435e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d103      	bne.n	800435e <HAL_SPI_TransmitReceive+0x68>
 8004356:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800435a:	2b04      	cmp	r3, #4
 800435c:	d003      	beq.n	8004366 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800435e:	2302      	movs	r3, #2
 8004360:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8004364:	e16d      	b.n	8004642 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d005      	beq.n	8004378 <HAL_SPI_TransmitReceive+0x82>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d002      	beq.n	8004378 <HAL_SPI_TransmitReceive+0x82>
 8004372:	887b      	ldrh	r3, [r7, #2]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d103      	bne.n	8004380 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800437e:	e160      	b.n	8004642 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004386:	b2db      	uxtb	r3, r3
 8004388:	2b04      	cmp	r3, #4
 800438a:	d003      	beq.n	8004394 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2205      	movs	r2, #5
 8004390:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2200      	movs	r2, #0
 8004398:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	887a      	ldrh	r2, [r7, #2]
 80043a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	887a      	ldrh	r2, [r7, #2]
 80043aa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	68ba      	ldr	r2, [r7, #8]
 80043b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	887a      	ldrh	r2, [r7, #2]
 80043b6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	887a      	ldrh	r2, [r7, #2]
 80043bc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2200      	movs	r2, #0
 80043c2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2200      	movs	r2, #0
 80043c8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043d4:	2b40      	cmp	r3, #64	@ 0x40
 80043d6:	d007      	beq.n	80043e8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043f0:	d17c      	bne.n	80044ec <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d002      	beq.n	8004400 <HAL_SPI_TransmitReceive+0x10a>
 80043fa:	8b7b      	ldrh	r3, [r7, #26]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d16a      	bne.n	80044d6 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004404:	881a      	ldrh	r2, [r3, #0]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004410:	1c9a      	adds	r2, r3, #2
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800441a:	b29b      	uxth	r3, r3
 800441c:	3b01      	subs	r3, #1
 800441e:	b29a      	uxth	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004424:	e057      	b.n	80044d6 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	2b02      	cmp	r3, #2
 8004432:	d11b      	bne.n	800446c <HAL_SPI_TransmitReceive+0x176>
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004438:	b29b      	uxth	r3, r3
 800443a:	2b00      	cmp	r3, #0
 800443c:	d016      	beq.n	800446c <HAL_SPI_TransmitReceive+0x176>
 800443e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004440:	2b01      	cmp	r3, #1
 8004442:	d113      	bne.n	800446c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004448:	881a      	ldrh	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004454:	1c9a      	adds	r2, r3, #2
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800445e:	b29b      	uxth	r3, r3
 8004460:	3b01      	subs	r3, #1
 8004462:	b29a      	uxth	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004468:	2300      	movs	r3, #0
 800446a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f003 0301 	and.w	r3, r3, #1
 8004476:	2b01      	cmp	r3, #1
 8004478:	d119      	bne.n	80044ae <HAL_SPI_TransmitReceive+0x1b8>
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800447e:	b29b      	uxth	r3, r3
 8004480:	2b00      	cmp	r3, #0
 8004482:	d014      	beq.n	80044ae <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68da      	ldr	r2, [r3, #12]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800448e:	b292      	uxth	r2, r2
 8004490:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004496:	1c9a      	adds	r2, r3, #2
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	3b01      	subs	r3, #1
 80044a4:	b29a      	uxth	r2, r3
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80044aa:	2301      	movs	r3, #1
 80044ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80044ae:	f7fd fd1d 	bl	8001eec <HAL_GetTick>
 80044b2:	4602      	mov	r2, r0
 80044b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d80b      	bhi.n	80044d6 <HAL_SPI_TransmitReceive+0x1e0>
 80044be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044c4:	d007      	beq.n	80044d6 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80044d4:	e0b5      	b.n	8004642 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044da:	b29b      	uxth	r3, r3
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1a2      	bne.n	8004426 <HAL_SPI_TransmitReceive+0x130>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d19d      	bne.n	8004426 <HAL_SPI_TransmitReceive+0x130>
 80044ea:	e080      	b.n	80045ee <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d002      	beq.n	80044fa <HAL_SPI_TransmitReceive+0x204>
 80044f4:	8b7b      	ldrh	r3, [r7, #26]
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d16f      	bne.n	80045da <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	330c      	adds	r3, #12
 8004504:	7812      	ldrb	r2, [r2, #0]
 8004506:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800450c:	1c5a      	adds	r2, r3, #1
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004516:	b29b      	uxth	r3, r3
 8004518:	3b01      	subs	r3, #1
 800451a:	b29a      	uxth	r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004520:	e05b      	b.n	80045da <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f003 0302 	and.w	r3, r3, #2
 800452c:	2b02      	cmp	r3, #2
 800452e:	d11c      	bne.n	800456a <HAL_SPI_TransmitReceive+0x274>
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004534:	b29b      	uxth	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d017      	beq.n	800456a <HAL_SPI_TransmitReceive+0x274>
 800453a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800453c:	2b01      	cmp	r3, #1
 800453e:	d114      	bne.n	800456a <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	330c      	adds	r3, #12
 800454a:	7812      	ldrb	r2, [r2, #0]
 800454c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004552:	1c5a      	adds	r2, r3, #1
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800455c:	b29b      	uxth	r3, r3
 800455e:	3b01      	subs	r3, #1
 8004560:	b29a      	uxth	r2, r3
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004566:	2300      	movs	r3, #0
 8004568:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	f003 0301 	and.w	r3, r3, #1
 8004574:	2b01      	cmp	r3, #1
 8004576:	d119      	bne.n	80045ac <HAL_SPI_TransmitReceive+0x2b6>
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800457c:	b29b      	uxth	r3, r3
 800457e:	2b00      	cmp	r3, #0
 8004580:	d014      	beq.n	80045ac <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68da      	ldr	r2, [r3, #12]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800458c:	b2d2      	uxtb	r2, r2
 800458e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004594:	1c5a      	adds	r2, r3, #1
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800459e:	b29b      	uxth	r3, r3
 80045a0:	3b01      	subs	r3, #1
 80045a2:	b29a      	uxth	r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80045a8:	2301      	movs	r3, #1
 80045aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80045ac:	f7fd fc9e 	bl	8001eec <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d803      	bhi.n	80045c4 <HAL_SPI_TransmitReceive+0x2ce>
 80045bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c2:	d102      	bne.n	80045ca <HAL_SPI_TransmitReceive+0x2d4>
 80045c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d107      	bne.n	80045da <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80045d8:	e033      	b.n	8004642 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045de:	b29b      	uxth	r3, r3
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d19e      	bne.n	8004522 <HAL_SPI_TransmitReceive+0x22c>
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d199      	bne.n	8004522 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80045f2:	68f8      	ldr	r0, [r7, #12]
 80045f4:	f000 f90a 	bl	800480c <SPI_EndRxTxTransaction>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d006      	beq.n	800460c <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2220      	movs	r2, #32
 8004608:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 800460a:	e01a      	b.n	8004642 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d10a      	bne.n	800462a <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004614:	2300      	movs	r3, #0
 8004616:	617b      	str	r3, [r7, #20]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	617b      	str	r3, [r7, #20]
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	617b      	str	r3, [r7, #20]
 8004628:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800462e:	2b00      	cmp	r3, #0
 8004630:	d003      	beq.n	800463a <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004638:	e003      	b.n	8004642 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2201      	movs	r2, #1
 800463e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2200      	movs	r2, #0
 8004646:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800464a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800464e:	4618      	mov	r0, r3
 8004650:	3730      	adds	r7, #48	@ 0x30
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
	...

08004658 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b088      	sub	sp, #32
 800465c:	af00      	add	r7, sp, #0
 800465e:	60f8      	str	r0, [r7, #12]
 8004660:	60b9      	str	r1, [r7, #8]
 8004662:	603b      	str	r3, [r7, #0]
 8004664:	4613      	mov	r3, r2
 8004666:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004668:	f7fd fc40 	bl	8001eec <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004670:	1a9b      	subs	r3, r3, r2
 8004672:	683a      	ldr	r2, [r7, #0]
 8004674:	4413      	add	r3, r2
 8004676:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004678:	f7fd fc38 	bl	8001eec <HAL_GetTick>
 800467c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800467e:	4b39      	ldr	r3, [pc, #228]	@ (8004764 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	015b      	lsls	r3, r3, #5
 8004684:	0d1b      	lsrs	r3, r3, #20
 8004686:	69fa      	ldr	r2, [r7, #28]
 8004688:	fb02 f303 	mul.w	r3, r2, r3
 800468c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800468e:	e054      	b.n	800473a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004696:	d050      	beq.n	800473a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004698:	f7fd fc28 	bl	8001eec <HAL_GetTick>
 800469c:	4602      	mov	r2, r0
 800469e:	69bb      	ldr	r3, [r7, #24]
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	69fa      	ldr	r2, [r7, #28]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d902      	bls.n	80046ae <SPI_WaitFlagStateUntilTimeout+0x56>
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d13d      	bne.n	800472a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	685a      	ldr	r2, [r3, #4]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80046bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046c6:	d111      	bne.n	80046ec <SPI_WaitFlagStateUntilTimeout+0x94>
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046d0:	d004      	beq.n	80046dc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046da:	d107      	bne.n	80046ec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046f4:	d10f      	bne.n	8004716 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004704:	601a      	str	r2, [r3, #0]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004714:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2201      	movs	r2, #1
 800471a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e017      	b.n	800475a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d101      	bne.n	8004734 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004730:	2300      	movs	r3, #0
 8004732:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	3b01      	subs	r3, #1
 8004738:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	689a      	ldr	r2, [r3, #8]
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	4013      	ands	r3, r2
 8004744:	68ba      	ldr	r2, [r7, #8]
 8004746:	429a      	cmp	r2, r3
 8004748:	bf0c      	ite	eq
 800474a:	2301      	moveq	r3, #1
 800474c:	2300      	movne	r3, #0
 800474e:	b2db      	uxtb	r3, r3
 8004750:	461a      	mov	r2, r3
 8004752:	79fb      	ldrb	r3, [r7, #7]
 8004754:	429a      	cmp	r2, r3
 8004756:	d19b      	bne.n	8004690 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004758:	2300      	movs	r3, #0
}
 800475a:	4618      	mov	r0, r3
 800475c:	3720      	adds	r7, #32
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	20000000 	.word	0x20000000

08004768 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b086      	sub	sp, #24
 800476c:	af02      	add	r7, sp, #8
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800477c:	d111      	bne.n	80047a2 <SPI_EndRxTransaction+0x3a>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004786:	d004      	beq.n	8004792 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004790:	d107      	bne.n	80047a2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047a0:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047aa:	d117      	bne.n	80047dc <SPI_EndRxTransaction+0x74>
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047b4:	d112      	bne.n	80047dc <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	9300      	str	r3, [sp, #0]
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	2200      	movs	r2, #0
 80047be:	2101      	movs	r1, #1
 80047c0:	68f8      	ldr	r0, [r7, #12]
 80047c2:	f7ff ff49 	bl	8004658 <SPI_WaitFlagStateUntilTimeout>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d01a      	beq.n	8004802 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047d0:	f043 0220 	orr.w	r2, r3, #32
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	e013      	b.n	8004804 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	9300      	str	r3, [sp, #0]
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	2200      	movs	r2, #0
 80047e4:	2180      	movs	r1, #128	@ 0x80
 80047e6:	68f8      	ldr	r0, [r7, #12]
 80047e8:	f7ff ff36 	bl	8004658 <SPI_WaitFlagStateUntilTimeout>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d007      	beq.n	8004802 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047f6:	f043 0220 	orr.w	r2, r3, #32
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e000      	b.n	8004804 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004802:	2300      	movs	r3, #0
}
 8004804:	4618      	mov	r0, r3
 8004806:	3710      	adds	r7, #16
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}

0800480c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b086      	sub	sp, #24
 8004810:	af02      	add	r7, sp, #8
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	60b9      	str	r1, [r7, #8]
 8004816:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	9300      	str	r3, [sp, #0]
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	2200      	movs	r2, #0
 8004820:	2180      	movs	r1, #128	@ 0x80
 8004822:	68f8      	ldr	r0, [r7, #12]
 8004824:	f7ff ff18 	bl	8004658 <SPI_WaitFlagStateUntilTimeout>
 8004828:	4603      	mov	r3, r0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d007      	beq.n	800483e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004832:	f043 0220 	orr.w	r2, r3, #32
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e000      	b.n	8004840 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800483e:	2300      	movs	r3, #0
}
 8004840:	4618      	mov	r0, r3
 8004842:	3710      	adds	r7, #16
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}

08004848 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d101      	bne.n	800485a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e041      	b.n	80048de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004860:	b2db      	uxtb	r3, r3
 8004862:	2b00      	cmp	r3, #0
 8004864:	d106      	bne.n	8004874 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f7fd f92e 	bl	8001ad0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2202      	movs	r2, #2
 8004878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	3304      	adds	r3, #4
 8004884:	4619      	mov	r1, r3
 8004886:	4610      	mov	r0, r2
 8004888:	f000 fa20 	bl	8004ccc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048dc:	2300      	movs	r3, #0
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3708      	adds	r7, #8
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}

080048e6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048e6:	b580      	push	{r7, lr}
 80048e8:	b082      	sub	sp, #8
 80048ea:	af00      	add	r7, sp, #0
 80048ec:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	691b      	ldr	r3, [r3, #16]
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	2b02      	cmp	r3, #2
 80048fa:	d122      	bne.n	8004942 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	f003 0302 	and.w	r3, r3, #2
 8004906:	2b02      	cmp	r3, #2
 8004908:	d11b      	bne.n	8004942 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f06f 0202 	mvn.w	r2, #2
 8004912:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	699b      	ldr	r3, [r3, #24]
 8004920:	f003 0303 	and.w	r3, r3, #3
 8004924:	2b00      	cmp	r3, #0
 8004926:	d003      	beq.n	8004930 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f000 f9b4 	bl	8004c96 <HAL_TIM_IC_CaptureCallback>
 800492e:	e005      	b.n	800493c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f000 f9a7 	bl	8004c84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f000 f9b6 	bl	8004ca8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	691b      	ldr	r3, [r3, #16]
 8004948:	f003 0304 	and.w	r3, r3, #4
 800494c:	2b04      	cmp	r3, #4
 800494e:	d122      	bne.n	8004996 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	f003 0304 	and.w	r3, r3, #4
 800495a:	2b04      	cmp	r3, #4
 800495c:	d11b      	bne.n	8004996 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f06f 0204 	mvn.w	r2, #4
 8004966:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2202      	movs	r2, #2
 800496c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	699b      	ldr	r3, [r3, #24]
 8004974:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004978:	2b00      	cmp	r3, #0
 800497a:	d003      	beq.n	8004984 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f000 f98a 	bl	8004c96 <HAL_TIM_IC_CaptureCallback>
 8004982:	e005      	b.n	8004990 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f000 f97d 	bl	8004c84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f000 f98c 	bl	8004ca8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	691b      	ldr	r3, [r3, #16]
 800499c:	f003 0308 	and.w	r3, r3, #8
 80049a0:	2b08      	cmp	r3, #8
 80049a2:	d122      	bne.n	80049ea <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	f003 0308 	and.w	r3, r3, #8
 80049ae:	2b08      	cmp	r3, #8
 80049b0:	d11b      	bne.n	80049ea <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f06f 0208 	mvn.w	r2, #8
 80049ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2204      	movs	r2, #4
 80049c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	69db      	ldr	r3, [r3, #28]
 80049c8:	f003 0303 	and.w	r3, r3, #3
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d003      	beq.n	80049d8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f000 f960 	bl	8004c96 <HAL_TIM_IC_CaptureCallback>
 80049d6:	e005      	b.n	80049e4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f000 f953 	bl	8004c84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 f962 	bl	8004ca8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	691b      	ldr	r3, [r3, #16]
 80049f0:	f003 0310 	and.w	r3, r3, #16
 80049f4:	2b10      	cmp	r3, #16
 80049f6:	d122      	bne.n	8004a3e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68db      	ldr	r3, [r3, #12]
 80049fe:	f003 0310 	and.w	r3, r3, #16
 8004a02:	2b10      	cmp	r3, #16
 8004a04:	d11b      	bne.n	8004a3e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f06f 0210 	mvn.w	r2, #16
 8004a0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2208      	movs	r2, #8
 8004a14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	69db      	ldr	r3, [r3, #28]
 8004a1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d003      	beq.n	8004a2c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f000 f936 	bl	8004c96 <HAL_TIM_IC_CaptureCallback>
 8004a2a:	e005      	b.n	8004a38 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f000 f929 	bl	8004c84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f000 f938 	bl	8004ca8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	691b      	ldr	r3, [r3, #16]
 8004a44:	f003 0301 	and.w	r3, r3, #1
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d10e      	bne.n	8004a6a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	f003 0301 	and.w	r3, r3, #1
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	d107      	bne.n	8004a6a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f06f 0201 	mvn.w	r2, #1
 8004a62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f7fc ff1b 	bl	80018a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	691b      	ldr	r3, [r3, #16]
 8004a70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a74:	2b80      	cmp	r3, #128	@ 0x80
 8004a76:	d10e      	bne.n	8004a96 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a82:	2b80      	cmp	r3, #128	@ 0x80
 8004a84:	d107      	bne.n	8004a96 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004a8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	f000 fa7a 	bl	8004f8a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	691b      	ldr	r3, [r3, #16]
 8004a9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aa0:	2b40      	cmp	r3, #64	@ 0x40
 8004aa2:	d10e      	bne.n	8004ac2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	68db      	ldr	r3, [r3, #12]
 8004aaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aae:	2b40      	cmp	r3, #64	@ 0x40
 8004ab0:	d107      	bne.n	8004ac2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004aba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f000 f8fc 	bl	8004cba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	f003 0320 	and.w	r3, r3, #32
 8004acc:	2b20      	cmp	r3, #32
 8004ace:	d10e      	bne.n	8004aee <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	f003 0320 	and.w	r3, r3, #32
 8004ada:	2b20      	cmp	r3, #32
 8004adc:	d107      	bne.n	8004aee <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f06f 0220 	mvn.w	r2, #32
 8004ae6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f000 fa45 	bl	8004f78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004aee:	bf00      	nop
 8004af0:	3708      	adds	r7, #8
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}

08004af6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004af6:	b580      	push	{r7, lr}
 8004af8:	b084      	sub	sp, #16
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
 8004afe:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b00:	2300      	movs	r3, #0
 8004b02:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d101      	bne.n	8004b12 <HAL_TIM_ConfigClockSource+0x1c>
 8004b0e:	2302      	movs	r3, #2
 8004b10:	e0b4      	b.n	8004c7c <HAL_TIM_ConfigClockSource+0x186>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2201      	movs	r2, #1
 8004b16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2202      	movs	r2, #2
 8004b1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004b30:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b38:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68ba      	ldr	r2, [r7, #8]
 8004b40:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b4a:	d03e      	beq.n	8004bca <HAL_TIM_ConfigClockSource+0xd4>
 8004b4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b50:	f200 8087 	bhi.w	8004c62 <HAL_TIM_ConfigClockSource+0x16c>
 8004b54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b58:	f000 8086 	beq.w	8004c68 <HAL_TIM_ConfigClockSource+0x172>
 8004b5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b60:	d87f      	bhi.n	8004c62 <HAL_TIM_ConfigClockSource+0x16c>
 8004b62:	2b70      	cmp	r3, #112	@ 0x70
 8004b64:	d01a      	beq.n	8004b9c <HAL_TIM_ConfigClockSource+0xa6>
 8004b66:	2b70      	cmp	r3, #112	@ 0x70
 8004b68:	d87b      	bhi.n	8004c62 <HAL_TIM_ConfigClockSource+0x16c>
 8004b6a:	2b60      	cmp	r3, #96	@ 0x60
 8004b6c:	d050      	beq.n	8004c10 <HAL_TIM_ConfigClockSource+0x11a>
 8004b6e:	2b60      	cmp	r3, #96	@ 0x60
 8004b70:	d877      	bhi.n	8004c62 <HAL_TIM_ConfigClockSource+0x16c>
 8004b72:	2b50      	cmp	r3, #80	@ 0x50
 8004b74:	d03c      	beq.n	8004bf0 <HAL_TIM_ConfigClockSource+0xfa>
 8004b76:	2b50      	cmp	r3, #80	@ 0x50
 8004b78:	d873      	bhi.n	8004c62 <HAL_TIM_ConfigClockSource+0x16c>
 8004b7a:	2b40      	cmp	r3, #64	@ 0x40
 8004b7c:	d058      	beq.n	8004c30 <HAL_TIM_ConfigClockSource+0x13a>
 8004b7e:	2b40      	cmp	r3, #64	@ 0x40
 8004b80:	d86f      	bhi.n	8004c62 <HAL_TIM_ConfigClockSource+0x16c>
 8004b82:	2b30      	cmp	r3, #48	@ 0x30
 8004b84:	d064      	beq.n	8004c50 <HAL_TIM_ConfigClockSource+0x15a>
 8004b86:	2b30      	cmp	r3, #48	@ 0x30
 8004b88:	d86b      	bhi.n	8004c62 <HAL_TIM_ConfigClockSource+0x16c>
 8004b8a:	2b20      	cmp	r3, #32
 8004b8c:	d060      	beq.n	8004c50 <HAL_TIM_ConfigClockSource+0x15a>
 8004b8e:	2b20      	cmp	r3, #32
 8004b90:	d867      	bhi.n	8004c62 <HAL_TIM_ConfigClockSource+0x16c>
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d05c      	beq.n	8004c50 <HAL_TIM_ConfigClockSource+0x15a>
 8004b96:	2b10      	cmp	r3, #16
 8004b98:	d05a      	beq.n	8004c50 <HAL_TIM_ConfigClockSource+0x15a>
 8004b9a:	e062      	b.n	8004c62 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004bac:	f000 f967 	bl	8004e7e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004bbe:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	68ba      	ldr	r2, [r7, #8]
 8004bc6:	609a      	str	r2, [r3, #8]
      break;
 8004bc8:	e04f      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004bda:	f000 f950 	bl	8004e7e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	689a      	ldr	r2, [r3, #8]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004bec:	609a      	str	r2, [r3, #8]
      break;
 8004bee:	e03c      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	f000 f8c7 	bl	8004d90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2150      	movs	r1, #80	@ 0x50
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f000 f91e 	bl	8004e4a <TIM_ITRx_SetConfig>
      break;
 8004c0e:	e02c      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c1c:	461a      	mov	r2, r3
 8004c1e:	f000 f8e5 	bl	8004dec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	2160      	movs	r1, #96	@ 0x60
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f000 f90e 	bl	8004e4a <TIM_ITRx_SetConfig>
      break;
 8004c2e:	e01c      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	f000 f8a7 	bl	8004d90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2140      	movs	r1, #64	@ 0x40
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f000 f8fe 	bl	8004e4a <TIM_ITRx_SetConfig>
      break;
 8004c4e:	e00c      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4619      	mov	r1, r3
 8004c5a:	4610      	mov	r0, r2
 8004c5c:	f000 f8f5 	bl	8004e4a <TIM_ITRx_SetConfig>
      break;
 8004c60:	e003      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	73fb      	strb	r3, [r7, #15]
      break;
 8004c66:	e000      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004c68:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c8c:	bf00      	nop
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bc80      	pop	{r7}
 8004c94:	4770      	bx	lr

08004c96 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c96:	b480      	push	{r7}
 8004c98:	b083      	sub	sp, #12
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c9e:	bf00      	nop
 8004ca0:	370c      	adds	r7, #12
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bc80      	pop	{r7}
 8004ca6:	4770      	bx	lr

08004ca8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004cb0:	bf00      	nop
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bc80      	pop	{r7}
 8004cb8:	4770      	bx	lr

08004cba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004cba:	b480      	push	{r7}
 8004cbc:	b083      	sub	sp, #12
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cc2:	bf00      	nop
 8004cc4:	370c      	adds	r7, #12
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bc80      	pop	{r7}
 8004cca:	4770      	bx	lr

08004ccc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b085      	sub	sp, #20
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
 8004cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	4a29      	ldr	r2, [pc, #164]	@ (8004d84 <TIM_Base_SetConfig+0xb8>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d00b      	beq.n	8004cfc <TIM_Base_SetConfig+0x30>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cea:	d007      	beq.n	8004cfc <TIM_Base_SetConfig+0x30>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4a26      	ldr	r2, [pc, #152]	@ (8004d88 <TIM_Base_SetConfig+0xbc>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d003      	beq.n	8004cfc <TIM_Base_SetConfig+0x30>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a25      	ldr	r2, [pc, #148]	@ (8004d8c <TIM_Base_SetConfig+0xc0>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d108      	bne.n	8004d0e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	68fa      	ldr	r2, [r7, #12]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a1c      	ldr	r2, [pc, #112]	@ (8004d84 <TIM_Base_SetConfig+0xb8>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d00b      	beq.n	8004d2e <TIM_Base_SetConfig+0x62>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d1c:	d007      	beq.n	8004d2e <TIM_Base_SetConfig+0x62>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	4a19      	ldr	r2, [pc, #100]	@ (8004d88 <TIM_Base_SetConfig+0xbc>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d003      	beq.n	8004d2e <TIM_Base_SetConfig+0x62>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4a18      	ldr	r2, [pc, #96]	@ (8004d8c <TIM_Base_SetConfig+0xc0>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d108      	bne.n	8004d40 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	68fa      	ldr	r2, [r7, #12]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	695b      	ldr	r3, [r3, #20]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	68fa      	ldr	r2, [r7, #12]
 8004d52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	689a      	ldr	r2, [r3, #8]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	4a07      	ldr	r2, [pc, #28]	@ (8004d84 <TIM_Base_SetConfig+0xb8>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d103      	bne.n	8004d74 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	691a      	ldr	r2, [r3, #16]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	615a      	str	r2, [r3, #20]
}
 8004d7a:	bf00      	nop
 8004d7c:	3714      	adds	r7, #20
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bc80      	pop	{r7}
 8004d82:	4770      	bx	lr
 8004d84:	40012c00 	.word	0x40012c00
 8004d88:	40000400 	.word	0x40000400
 8004d8c:	40000800 	.word	0x40000800

08004d90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b087      	sub	sp, #28
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6a1b      	ldr	r3, [r3, #32]
 8004da0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6a1b      	ldr	r3, [r3, #32]
 8004da6:	f023 0201 	bic.w	r2, r3, #1
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	011b      	lsls	r3, r3, #4
 8004dc0:	693a      	ldr	r2, [r7, #16]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	f023 030a 	bic.w	r3, r3, #10
 8004dcc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004dce:	697a      	ldr	r2, [r7, #20]
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	693a      	ldr	r2, [r7, #16]
 8004dda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	621a      	str	r2, [r3, #32]
}
 8004de2:	bf00      	nop
 8004de4:	371c      	adds	r7, #28
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bc80      	pop	{r7}
 8004dea:	4770      	bx	lr

08004dec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b087      	sub	sp, #28
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6a1b      	ldr	r3, [r3, #32]
 8004dfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	6a1b      	ldr	r3, [r3, #32]
 8004e02:	f023 0210 	bic.w	r2, r3, #16
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	031b      	lsls	r3, r3, #12
 8004e1c:	693a      	ldr	r2, [r7, #16]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e28:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	011b      	lsls	r3, r3, #4
 8004e2e:	697a      	ldr	r2, [r7, #20]
 8004e30:	4313      	orrs	r3, r2
 8004e32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	693a      	ldr	r2, [r7, #16]
 8004e38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	697a      	ldr	r2, [r7, #20]
 8004e3e:	621a      	str	r2, [r3, #32]
}
 8004e40:	bf00      	nop
 8004e42:	371c      	adds	r7, #28
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bc80      	pop	{r7}
 8004e48:	4770      	bx	lr

08004e4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b085      	sub	sp, #20
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
 8004e52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e62:	683a      	ldr	r2, [r7, #0]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	f043 0307 	orr.w	r3, r3, #7
 8004e6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	68fa      	ldr	r2, [r7, #12]
 8004e72:	609a      	str	r2, [r3, #8]
}
 8004e74:	bf00      	nop
 8004e76:	3714      	adds	r7, #20
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bc80      	pop	{r7}
 8004e7c:	4770      	bx	lr

08004e7e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e7e:	b480      	push	{r7}
 8004e80:	b087      	sub	sp, #28
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	60f8      	str	r0, [r7, #12]
 8004e86:	60b9      	str	r1, [r7, #8]
 8004e88:	607a      	str	r2, [r7, #4]
 8004e8a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e98:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	021a      	lsls	r2, r3, #8
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	431a      	orrs	r2, r3
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	697a      	ldr	r2, [r7, #20]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	697a      	ldr	r2, [r7, #20]
 8004eb0:	609a      	str	r2, [r3, #8]
}
 8004eb2:	bf00      	nop
 8004eb4:	371c      	adds	r7, #28
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bc80      	pop	{r7}
 8004eba:	4770      	bx	lr

08004ebc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b085      	sub	sp, #20
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d101      	bne.n	8004ed4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ed0:	2302      	movs	r3, #2
 8004ed2:	e046      	b.n	8004f62 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2202      	movs	r2, #2
 8004ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004efa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68fa      	ldr	r2, [r7, #12]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	68fa      	ldr	r2, [r7, #12]
 8004f0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a16      	ldr	r2, [pc, #88]	@ (8004f6c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d00e      	beq.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f20:	d009      	beq.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a12      	ldr	r2, [pc, #72]	@ (8004f70 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d004      	beq.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a10      	ldr	r2, [pc, #64]	@ (8004f74 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d10c      	bne.n	8004f50 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	68ba      	ldr	r2, [r7, #8]
 8004f44:	4313      	orrs	r3, r2
 8004f46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3714      	adds	r7, #20
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bc80      	pop	{r7}
 8004f6a:	4770      	bx	lr
 8004f6c:	40012c00 	.word	0x40012c00
 8004f70:	40000400 	.word	0x40000400
 8004f74:	40000800 	.word	0x40000800

08004f78 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b083      	sub	sp, #12
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f80:	bf00      	nop
 8004f82:	370c      	adds	r7, #12
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bc80      	pop	{r7}
 8004f88:	4770      	bx	lr

08004f8a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f8a:	b480      	push	{r7}
 8004f8c:	b083      	sub	sp, #12
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f92:	bf00      	nop
 8004f94:	370c      	adds	r7, #12
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bc80      	pop	{r7}
 8004f9a:	4770      	bx	lr

08004f9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b082      	sub	sp, #8
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d101      	bne.n	8004fae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e042      	b.n	8005034 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d106      	bne.n	8004fc8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f7fc fdaa 	bl	8001b1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2224      	movs	r2, #36	@ 0x24
 8004fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68da      	ldr	r2, [r3, #12]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004fde:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	f000 fdfb 	bl	8005bdc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	691a      	ldr	r2, [r3, #16]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ff4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	695a      	ldr	r2, [r3, #20]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005004:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	68da      	ldr	r2, [r3, #12]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005014:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2220      	movs	r2, #32
 8005020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2220      	movs	r2, #32
 8005028:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005032:	2300      	movs	r3, #0
}
 8005034:	4618      	mov	r0, r3
 8005036:	3708      	adds	r7, #8
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}

0800503c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b08a      	sub	sp, #40	@ 0x28
 8005040:	af02      	add	r7, sp, #8
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	603b      	str	r3, [r7, #0]
 8005048:	4613      	mov	r3, r2
 800504a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800504c:	2300      	movs	r3, #0
 800504e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005056:	b2db      	uxtb	r3, r3
 8005058:	2b20      	cmp	r3, #32
 800505a:	d16d      	bne.n	8005138 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d002      	beq.n	8005068 <HAL_UART_Transmit+0x2c>
 8005062:	88fb      	ldrh	r3, [r7, #6]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d101      	bne.n	800506c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	e066      	b.n	800513a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2200      	movs	r2, #0
 8005070:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2221      	movs	r2, #33	@ 0x21
 8005076:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800507a:	f7fc ff37 	bl	8001eec <HAL_GetTick>
 800507e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	88fa      	ldrh	r2, [r7, #6]
 8005084:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	88fa      	ldrh	r2, [r7, #6]
 800508a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005094:	d108      	bne.n	80050a8 <HAL_UART_Transmit+0x6c>
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	691b      	ldr	r3, [r3, #16]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d104      	bne.n	80050a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800509e:	2300      	movs	r3, #0
 80050a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	61bb      	str	r3, [r7, #24]
 80050a6:	e003      	b.n	80050b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050ac:	2300      	movs	r3, #0
 80050ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050b0:	e02a      	b.n	8005108 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	9300      	str	r3, [sp, #0]
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	2200      	movs	r2, #0
 80050ba:	2180      	movs	r1, #128	@ 0x80
 80050bc:	68f8      	ldr	r0, [r7, #12]
 80050be:	f000 fb4a 	bl	8005756 <UART_WaitOnFlagUntilTimeout>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d001      	beq.n	80050cc <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80050c8:	2303      	movs	r3, #3
 80050ca:	e036      	b.n	800513a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d10b      	bne.n	80050ea <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	881b      	ldrh	r3, [r3, #0]
 80050d6:	461a      	mov	r2, r3
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	3302      	adds	r3, #2
 80050e6:	61bb      	str	r3, [r7, #24]
 80050e8:	e007      	b.n	80050fa <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80050ea:	69fb      	ldr	r3, [r7, #28]
 80050ec:	781a      	ldrb	r2, [r3, #0]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	3301      	adds	r3, #1
 80050f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80050fe:	b29b      	uxth	r3, r3
 8005100:	3b01      	subs	r3, #1
 8005102:	b29a      	uxth	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800510c:	b29b      	uxth	r3, r3
 800510e:	2b00      	cmp	r3, #0
 8005110:	d1cf      	bne.n	80050b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	9300      	str	r3, [sp, #0]
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	2200      	movs	r2, #0
 800511a:	2140      	movs	r1, #64	@ 0x40
 800511c:	68f8      	ldr	r0, [r7, #12]
 800511e:	f000 fb1a 	bl	8005756 <UART_WaitOnFlagUntilTimeout>
 8005122:	4603      	mov	r3, r0
 8005124:	2b00      	cmp	r3, #0
 8005126:	d001      	beq.n	800512c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e006      	b.n	800513a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2220      	movs	r2, #32
 8005130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005134:	2300      	movs	r3, #0
 8005136:	e000      	b.n	800513a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005138:	2302      	movs	r3, #2
  }
}
 800513a:	4618      	mov	r0, r3
 800513c:	3720      	adds	r7, #32
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005142:	b580      	push	{r7, lr}
 8005144:	b08c      	sub	sp, #48	@ 0x30
 8005146:	af00      	add	r7, sp, #0
 8005148:	60f8      	str	r0, [r7, #12]
 800514a:	60b9      	str	r1, [r7, #8]
 800514c:	4613      	mov	r3, r2
 800514e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005156:	b2db      	uxtb	r3, r3
 8005158:	2b20      	cmp	r3, #32
 800515a:	d14a      	bne.n	80051f2 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d002      	beq.n	8005168 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8005162:	88fb      	ldrh	r3, [r7, #6]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d101      	bne.n	800516c <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e043      	b.n	80051f4 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2201      	movs	r2, #1
 8005170:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8005178:	88fb      	ldrh	r3, [r7, #6]
 800517a:	461a      	mov	r2, r3
 800517c:	68b9      	ldr	r1, [r7, #8]
 800517e:	68f8      	ldr	r0, [r7, #12]
 8005180:	f000 fb57 	bl	8005832 <UART_Start_Receive_IT>
 8005184:	4603      	mov	r3, r0
 8005186:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800518a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800518e:	2b00      	cmp	r3, #0
 8005190:	d12c      	bne.n	80051ec <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005196:	2b01      	cmp	r3, #1
 8005198:	d125      	bne.n	80051e6 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800519a:	2300      	movs	r3, #0
 800519c:	613b      	str	r3, [r7, #16]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	613b      	str	r3, [r7, #16]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	613b      	str	r3, [r7, #16]
 80051ae:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	330c      	adds	r3, #12
 80051b6:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b8:	69bb      	ldr	r3, [r7, #24]
 80051ba:	e853 3f00 	ldrex	r3, [r3]
 80051be:	617b      	str	r3, [r7, #20]
   return(result);
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	f043 0310 	orr.w	r3, r3, #16
 80051c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	330c      	adds	r3, #12
 80051ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051d0:	627a      	str	r2, [r7, #36]	@ 0x24
 80051d2:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d4:	6a39      	ldr	r1, [r7, #32]
 80051d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051d8:	e841 2300 	strex	r3, r2, [r1]
 80051dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80051de:	69fb      	ldr	r3, [r7, #28]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d1e5      	bne.n	80051b0 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 80051e4:	e002      	b.n	80051ec <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80051ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80051f0:	e000      	b.n	80051f4 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80051f2:	2302      	movs	r3, #2
  }
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3730      	adds	r7, #48	@ 0x30
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bd80      	pop	{r7, pc}

080051fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b0ba      	sub	sp, #232	@ 0xe8
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	695b      	ldr	r3, [r3, #20]
 800521e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005222:	2300      	movs	r3, #0
 8005224:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005228:	2300      	movs	r3, #0
 800522a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800522e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005232:	f003 030f 	and.w	r3, r3, #15
 8005236:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800523a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800523e:	2b00      	cmp	r3, #0
 8005240:	d10f      	bne.n	8005262 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005242:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005246:	f003 0320 	and.w	r3, r3, #32
 800524a:	2b00      	cmp	r3, #0
 800524c:	d009      	beq.n	8005262 <HAL_UART_IRQHandler+0x66>
 800524e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005252:	f003 0320 	and.w	r3, r3, #32
 8005256:	2b00      	cmp	r3, #0
 8005258:	d003      	beq.n	8005262 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 fbff 	bl	8005a5e <UART_Receive_IT>
      return;
 8005260:	e25b      	b.n	800571a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005262:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005266:	2b00      	cmp	r3, #0
 8005268:	f000 80de 	beq.w	8005428 <HAL_UART_IRQHandler+0x22c>
 800526c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005270:	f003 0301 	and.w	r3, r3, #1
 8005274:	2b00      	cmp	r3, #0
 8005276:	d106      	bne.n	8005286 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005278:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800527c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005280:	2b00      	cmp	r3, #0
 8005282:	f000 80d1 	beq.w	8005428 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800528a:	f003 0301 	and.w	r3, r3, #1
 800528e:	2b00      	cmp	r3, #0
 8005290:	d00b      	beq.n	80052aa <HAL_UART_IRQHandler+0xae>
 8005292:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800529a:	2b00      	cmp	r3, #0
 800529c:	d005      	beq.n	80052aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052a2:	f043 0201 	orr.w	r2, r3, #1
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052ae:	f003 0304 	and.w	r3, r3, #4
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d00b      	beq.n	80052ce <HAL_UART_IRQHandler+0xd2>
 80052b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d005      	beq.n	80052ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052c6:	f043 0202 	orr.w	r2, r3, #2
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052d2:	f003 0302 	and.w	r3, r3, #2
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d00b      	beq.n	80052f2 <HAL_UART_IRQHandler+0xf6>
 80052da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052de:	f003 0301 	and.w	r3, r3, #1
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d005      	beq.n	80052f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ea:	f043 0204 	orr.w	r2, r3, #4
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80052f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052f6:	f003 0308 	and.w	r3, r3, #8
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d011      	beq.n	8005322 <HAL_UART_IRQHandler+0x126>
 80052fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005302:	f003 0320 	and.w	r3, r3, #32
 8005306:	2b00      	cmp	r3, #0
 8005308:	d105      	bne.n	8005316 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800530a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800530e:	f003 0301 	and.w	r3, r3, #1
 8005312:	2b00      	cmp	r3, #0
 8005314:	d005      	beq.n	8005322 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800531a:	f043 0208 	orr.w	r2, r3, #8
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005326:	2b00      	cmp	r3, #0
 8005328:	f000 81f2 	beq.w	8005710 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800532c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005330:	f003 0320 	and.w	r3, r3, #32
 8005334:	2b00      	cmp	r3, #0
 8005336:	d008      	beq.n	800534a <HAL_UART_IRQHandler+0x14e>
 8005338:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800533c:	f003 0320 	and.w	r3, r3, #32
 8005340:	2b00      	cmp	r3, #0
 8005342:	d002      	beq.n	800534a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f000 fb8a 	bl	8005a5e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	695b      	ldr	r3, [r3, #20]
 8005350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005354:	2b00      	cmp	r3, #0
 8005356:	bf14      	ite	ne
 8005358:	2301      	movne	r3, #1
 800535a:	2300      	moveq	r3, #0
 800535c:	b2db      	uxtb	r3, r3
 800535e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005366:	f003 0308 	and.w	r3, r3, #8
 800536a:	2b00      	cmp	r3, #0
 800536c:	d103      	bne.n	8005376 <HAL_UART_IRQHandler+0x17a>
 800536e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005372:	2b00      	cmp	r3, #0
 8005374:	d04f      	beq.n	8005416 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f000 fa94 	bl	80058a4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	695b      	ldr	r3, [r3, #20]
 8005382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005386:	2b00      	cmp	r3, #0
 8005388:	d041      	beq.n	800540e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	3314      	adds	r3, #20
 8005390:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005394:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005398:	e853 3f00 	ldrex	r3, [r3]
 800539c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80053a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80053a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	3314      	adds	r3, #20
 80053b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80053b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80053ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80053c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80053c6:	e841 2300 	strex	r3, r2, [r1]
 80053ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80053ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d1d9      	bne.n	800538a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d013      	beq.n	8005406 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053e2:	4a7e      	ldr	r2, [pc, #504]	@ (80055dc <HAL_UART_IRQHandler+0x3e0>)
 80053e4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ea:	4618      	mov	r0, r3
 80053ec:	f7fd f906 	bl	80025fc <HAL_DMA_Abort_IT>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d016      	beq.n	8005424 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005400:	4610      	mov	r0, r2
 8005402:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005404:	e00e      	b.n	8005424 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 f99c 	bl	8005744 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800540c:	e00a      	b.n	8005424 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f998 	bl	8005744 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005414:	e006      	b.n	8005424 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 f994 	bl	8005744 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005422:	e175      	b.n	8005710 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005424:	bf00      	nop
    return;
 8005426:	e173      	b.n	8005710 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800542c:	2b01      	cmp	r3, #1
 800542e:	f040 814f 	bne.w	80056d0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005436:	f003 0310 	and.w	r3, r3, #16
 800543a:	2b00      	cmp	r3, #0
 800543c:	f000 8148 	beq.w	80056d0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005440:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005444:	f003 0310 	and.w	r3, r3, #16
 8005448:	2b00      	cmp	r3, #0
 800544a:	f000 8141 	beq.w	80056d0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800544e:	2300      	movs	r3, #0
 8005450:	60bb      	str	r3, [r7, #8]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	60bb      	str	r3, [r7, #8]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	60bb      	str	r3, [r7, #8]
 8005462:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800546e:	2b00      	cmp	r3, #0
 8005470:	f000 80b6 	beq.w	80055e0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005480:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005484:	2b00      	cmp	r3, #0
 8005486:	f000 8145 	beq.w	8005714 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800548e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005492:	429a      	cmp	r2, r3
 8005494:	f080 813e 	bcs.w	8005714 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800549e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	2b20      	cmp	r3, #32
 80054a8:	f000 8088 	beq.w	80055bc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	330c      	adds	r3, #12
 80054b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80054ba:	e853 3f00 	ldrex	r3, [r3]
 80054be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80054c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80054c6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054ca:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	330c      	adds	r3, #12
 80054d4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80054d8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80054dc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80054e4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80054e8:	e841 2300 	strex	r3, r2, [r1]
 80054ec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80054f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d1d9      	bne.n	80054ac <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	3314      	adds	r3, #20
 80054fe:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005500:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005502:	e853 3f00 	ldrex	r3, [r3]
 8005506:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005508:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800550a:	f023 0301 	bic.w	r3, r3, #1
 800550e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	3314      	adds	r3, #20
 8005518:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800551c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005520:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005522:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005524:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005528:	e841 2300 	strex	r3, r2, [r1]
 800552c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800552e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005530:	2b00      	cmp	r3, #0
 8005532:	d1e1      	bne.n	80054f8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	3314      	adds	r3, #20
 800553a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800553c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800553e:	e853 3f00 	ldrex	r3, [r3]
 8005542:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005544:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005546:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800554a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	3314      	adds	r3, #20
 8005554:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005558:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800555a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800555c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800555e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005560:	e841 2300 	strex	r3, r2, [r1]
 8005564:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005566:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005568:	2b00      	cmp	r3, #0
 800556a:	d1e3      	bne.n	8005534 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2220      	movs	r2, #32
 8005570:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	330c      	adds	r3, #12
 8005580:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005582:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005584:	e853 3f00 	ldrex	r3, [r3]
 8005588:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800558a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800558c:	f023 0310 	bic.w	r3, r3, #16
 8005590:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	330c      	adds	r3, #12
 800559a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800559e:	65ba      	str	r2, [r7, #88]	@ 0x58
 80055a0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80055a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80055a6:	e841 2300 	strex	r3, r2, [r1]
 80055aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80055ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1e3      	bne.n	800557a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055b6:	4618      	mov	r0, r3
 80055b8:	f7fc ffe5 	bl	8002586 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2202      	movs	r2, #2
 80055c0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	4619      	mov	r1, r3
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f7fc f8ee 	bl	80017b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80055d8:	e09c      	b.n	8005714 <HAL_UART_IRQHandler+0x518>
 80055da:	bf00      	nop
 80055dc:	08005969 	.word	0x08005969
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80055e8:	b29b      	uxth	r3, r3
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	f000 808e 	beq.w	8005718 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80055fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005600:	2b00      	cmp	r3, #0
 8005602:	f000 8089 	beq.w	8005718 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	330c      	adds	r3, #12
 800560c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800560e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005610:	e853 3f00 	ldrex	r3, [r3]
 8005614:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005618:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800561c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	330c      	adds	r3, #12
 8005626:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800562a:	647a      	str	r2, [r7, #68]	@ 0x44
 800562c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800562e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005630:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005632:	e841 2300 	strex	r3, r2, [r1]
 8005636:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005638:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800563a:	2b00      	cmp	r3, #0
 800563c:	d1e3      	bne.n	8005606 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	3314      	adds	r3, #20
 8005644:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005648:	e853 3f00 	ldrex	r3, [r3]
 800564c:	623b      	str	r3, [r7, #32]
   return(result);
 800564e:	6a3b      	ldr	r3, [r7, #32]
 8005650:	f023 0301 	bic.w	r3, r3, #1
 8005654:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	3314      	adds	r3, #20
 800565e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005662:	633a      	str	r2, [r7, #48]	@ 0x30
 8005664:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005666:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005668:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800566a:	e841 2300 	strex	r3, r2, [r1]
 800566e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005672:	2b00      	cmp	r3, #0
 8005674:	d1e3      	bne.n	800563e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2220      	movs	r2, #32
 800567a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	330c      	adds	r3, #12
 800568a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	e853 3f00 	ldrex	r3, [r3]
 8005692:	60fb      	str	r3, [r7, #12]
   return(result);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f023 0310 	bic.w	r3, r3, #16
 800569a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	330c      	adds	r3, #12
 80056a4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80056a8:	61fa      	str	r2, [r7, #28]
 80056aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ac:	69b9      	ldr	r1, [r7, #24]
 80056ae:	69fa      	ldr	r2, [r7, #28]
 80056b0:	e841 2300 	strex	r3, r2, [r1]
 80056b4:	617b      	str	r3, [r7, #20]
   return(result);
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d1e3      	bne.n	8005684 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2202      	movs	r2, #2
 80056c0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80056c2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80056c6:	4619      	mov	r1, r3
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f7fc f873 	bl	80017b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80056ce:	e023      	b.n	8005718 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80056d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d009      	beq.n	80056f0 <HAL_UART_IRQHandler+0x4f4>
 80056dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d003      	beq.n	80056f0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 f951 	bl	8005990 <UART_Transmit_IT>
    return;
 80056ee:	e014      	b.n	800571a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80056f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d00e      	beq.n	800571a <HAL_UART_IRQHandler+0x51e>
 80056fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005704:	2b00      	cmp	r3, #0
 8005706:	d008      	beq.n	800571a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f000 f990 	bl	8005a2e <UART_EndTransmit_IT>
    return;
 800570e:	e004      	b.n	800571a <HAL_UART_IRQHandler+0x51e>
    return;
 8005710:	bf00      	nop
 8005712:	e002      	b.n	800571a <HAL_UART_IRQHandler+0x51e>
      return;
 8005714:	bf00      	nop
 8005716:	e000      	b.n	800571a <HAL_UART_IRQHandler+0x51e>
      return;
 8005718:	bf00      	nop
  }
}
 800571a:	37e8      	adds	r7, #232	@ 0xe8
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005728:	bf00      	nop
 800572a:	370c      	adds	r7, #12
 800572c:	46bd      	mov	sp, r7
 800572e:	bc80      	pop	{r7}
 8005730:	4770      	bx	lr

08005732 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005732:	b480      	push	{r7}
 8005734:	b083      	sub	sp, #12
 8005736:	af00      	add	r7, sp, #0
 8005738:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800573a:	bf00      	nop
 800573c:	370c      	adds	r7, #12
 800573e:	46bd      	mov	sp, r7
 8005740:	bc80      	pop	{r7}
 8005742:	4770      	bx	lr

08005744 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800574c:	bf00      	nop
 800574e:	370c      	adds	r7, #12
 8005750:	46bd      	mov	sp, r7
 8005752:	bc80      	pop	{r7}
 8005754:	4770      	bx	lr

08005756 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005756:	b580      	push	{r7, lr}
 8005758:	b090      	sub	sp, #64	@ 0x40
 800575a:	af00      	add	r7, sp, #0
 800575c:	60f8      	str	r0, [r7, #12]
 800575e:	60b9      	str	r1, [r7, #8]
 8005760:	603b      	str	r3, [r7, #0]
 8005762:	4613      	mov	r3, r2
 8005764:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005766:	e050      	b.n	800580a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005768:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800576a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800576e:	d04c      	beq.n	800580a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005770:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005772:	2b00      	cmp	r3, #0
 8005774:	d007      	beq.n	8005786 <UART_WaitOnFlagUntilTimeout+0x30>
 8005776:	f7fc fbb9 	bl	8001eec <HAL_GetTick>
 800577a:	4602      	mov	r2, r0
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005782:	429a      	cmp	r2, r3
 8005784:	d241      	bcs.n	800580a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	330c      	adds	r3, #12
 800578c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800578e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005790:	e853 3f00 	ldrex	r3, [r3]
 8005794:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005798:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800579c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	330c      	adds	r3, #12
 80057a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80057a6:	637a      	str	r2, [r7, #52]	@ 0x34
 80057a8:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057aa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80057ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80057ae:	e841 2300 	strex	r3, r2, [r1]
 80057b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80057b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1e5      	bne.n	8005786 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	3314      	adds	r3, #20
 80057c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	e853 3f00 	ldrex	r3, [r3]
 80057c8:	613b      	str	r3, [r7, #16]
   return(result);
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	f023 0301 	bic.w	r3, r3, #1
 80057d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	3314      	adds	r3, #20
 80057d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80057da:	623a      	str	r2, [r7, #32]
 80057dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057de:	69f9      	ldr	r1, [r7, #28]
 80057e0:	6a3a      	ldr	r2, [r7, #32]
 80057e2:	e841 2300 	strex	r3, r2, [r1]
 80057e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80057e8:	69bb      	ldr	r3, [r7, #24]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d1e5      	bne.n	80057ba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2220      	movs	r2, #32
 80057f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2220      	movs	r2, #32
 80057fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	e00f      	b.n	800582a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	4013      	ands	r3, r2
 8005814:	68ba      	ldr	r2, [r7, #8]
 8005816:	429a      	cmp	r2, r3
 8005818:	bf0c      	ite	eq
 800581a:	2301      	moveq	r3, #1
 800581c:	2300      	movne	r3, #0
 800581e:	b2db      	uxtb	r3, r3
 8005820:	461a      	mov	r2, r3
 8005822:	79fb      	ldrb	r3, [r7, #7]
 8005824:	429a      	cmp	r2, r3
 8005826:	d09f      	beq.n	8005768 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005828:	2300      	movs	r3, #0
}
 800582a:	4618      	mov	r0, r3
 800582c:	3740      	adds	r7, #64	@ 0x40
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}

08005832 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005832:	b480      	push	{r7}
 8005834:	b085      	sub	sp, #20
 8005836:	af00      	add	r7, sp, #0
 8005838:	60f8      	str	r0, [r7, #12]
 800583a:	60b9      	str	r1, [r7, #8]
 800583c:	4613      	mov	r3, r2
 800583e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	68ba      	ldr	r2, [r7, #8]
 8005844:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	88fa      	ldrh	r2, [r7, #6]
 800584a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	88fa      	ldrh	r2, [r7, #6]
 8005850:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2200      	movs	r2, #0
 8005856:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2222      	movs	r2, #34	@ 0x22
 800585c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	691b      	ldr	r3, [r3, #16]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d007      	beq.n	8005878 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	68da      	ldr	r2, [r3, #12]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005876:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	695a      	ldr	r2, [r3, #20]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f042 0201 	orr.w	r2, r2, #1
 8005886:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	68da      	ldr	r2, [r3, #12]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f042 0220 	orr.w	r2, r2, #32
 8005896:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3714      	adds	r7, #20
 800589e:	46bd      	mov	sp, r7
 80058a0:	bc80      	pop	{r7}
 80058a2:	4770      	bx	lr

080058a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b095      	sub	sp, #84	@ 0x54
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	330c      	adds	r3, #12
 80058b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058b6:	e853 3f00 	ldrex	r3, [r3]
 80058ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80058bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	330c      	adds	r3, #12
 80058ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80058cc:	643a      	str	r2, [r7, #64]	@ 0x40
 80058ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80058d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80058d4:	e841 2300 	strex	r3, r2, [r1]
 80058d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d1e5      	bne.n	80058ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	3314      	adds	r3, #20
 80058e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e8:	6a3b      	ldr	r3, [r7, #32]
 80058ea:	e853 3f00 	ldrex	r3, [r3]
 80058ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	f023 0301 	bic.w	r3, r3, #1
 80058f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	3314      	adds	r3, #20
 80058fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005900:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005902:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005904:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005906:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005908:	e841 2300 	strex	r3, r2, [r1]
 800590c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800590e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005910:	2b00      	cmp	r3, #0
 8005912:	d1e5      	bne.n	80058e0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005918:	2b01      	cmp	r3, #1
 800591a:	d119      	bne.n	8005950 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	330c      	adds	r3, #12
 8005922:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	e853 3f00 	ldrex	r3, [r3]
 800592a:	60bb      	str	r3, [r7, #8]
   return(result);
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	f023 0310 	bic.w	r3, r3, #16
 8005932:	647b      	str	r3, [r7, #68]	@ 0x44
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	330c      	adds	r3, #12
 800593a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800593c:	61ba      	str	r2, [r7, #24]
 800593e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005940:	6979      	ldr	r1, [r7, #20]
 8005942:	69ba      	ldr	r2, [r7, #24]
 8005944:	e841 2300 	strex	r3, r2, [r1]
 8005948:	613b      	str	r3, [r7, #16]
   return(result);
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d1e5      	bne.n	800591c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2220      	movs	r2, #32
 8005954:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800595e:	bf00      	nop
 8005960:	3754      	adds	r7, #84	@ 0x54
 8005962:	46bd      	mov	sp, r7
 8005964:	bc80      	pop	{r7}
 8005966:	4770      	bx	lr

08005968 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b084      	sub	sp, #16
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005974:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2200      	movs	r2, #0
 800597a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2200      	movs	r2, #0
 8005980:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005982:	68f8      	ldr	r0, [r7, #12]
 8005984:	f7ff fede 	bl	8005744 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005988:	bf00      	nop
 800598a:	3710      	adds	r7, #16
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}

08005990 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005990:	b480      	push	{r7}
 8005992:	b085      	sub	sp, #20
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	2b21      	cmp	r3, #33	@ 0x21
 80059a2:	d13e      	bne.n	8005a22 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059ac:	d114      	bne.n	80059d8 <UART_Transmit_IT+0x48>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	691b      	ldr	r3, [r3, #16]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d110      	bne.n	80059d8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6a1b      	ldr	r3, [r3, #32]
 80059ba:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	881b      	ldrh	r3, [r3, #0]
 80059c0:	461a      	mov	r2, r3
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059ca:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6a1b      	ldr	r3, [r3, #32]
 80059d0:	1c9a      	adds	r2, r3, #2
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	621a      	str	r2, [r3, #32]
 80059d6:	e008      	b.n	80059ea <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6a1b      	ldr	r3, [r3, #32]
 80059dc:	1c59      	adds	r1, r3, #1
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	6211      	str	r1, [r2, #32]
 80059e2:	781a      	ldrb	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	3b01      	subs	r3, #1
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	687a      	ldr	r2, [r7, #4]
 80059f6:	4619      	mov	r1, r3
 80059f8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d10f      	bne.n	8005a1e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	68da      	ldr	r2, [r3, #12]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005a0c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	68da      	ldr	r2, [r3, #12]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a1c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	e000      	b.n	8005a24 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005a22:	2302      	movs	r3, #2
  }
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3714      	adds	r7, #20
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bc80      	pop	{r7}
 8005a2c:	4770      	bx	lr

08005a2e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a2e:	b580      	push	{r7, lr}
 8005a30:	b082      	sub	sp, #8
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68da      	ldr	r2, [r3, #12]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a44:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2220      	movs	r2, #32
 8005a4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f7ff fe66 	bl	8005720 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005a54:	2300      	movs	r3, #0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3708      	adds	r7, #8
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}

08005a5e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005a5e:	b580      	push	{r7, lr}
 8005a60:	b08c      	sub	sp, #48	@ 0x30
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a6c:	b2db      	uxtb	r3, r3
 8005a6e:	2b22      	cmp	r3, #34	@ 0x22
 8005a70:	f040 80ae 	bne.w	8005bd0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a7c:	d117      	bne.n	8005aae <UART_Receive_IT+0x50>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d113      	bne.n	8005aae <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005a86:	2300      	movs	r3, #0
 8005a88:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a9c:	b29a      	uxth	r2, r3
 8005a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa6:	1c9a      	adds	r2, r3, #2
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	629a      	str	r2, [r3, #40]	@ 0x28
 8005aac:	e026      	b.n	8005afc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ac0:	d007      	beq.n	8005ad2 <UART_Receive_IT+0x74>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d10a      	bne.n	8005ae0 <UART_Receive_IT+0x82>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	691b      	ldr	r3, [r3, #16]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d106      	bne.n	8005ae0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	b2da      	uxtb	r2, r3
 8005ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005adc:	701a      	strb	r2, [r3, #0]
 8005ade:	e008      	b.n	8005af2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005aec:	b2da      	uxtb	r2, r3
 8005aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005af0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af6:	1c5a      	adds	r2, r3, #1
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b00:	b29b      	uxth	r3, r3
 8005b02:	3b01      	subs	r3, #1
 8005b04:	b29b      	uxth	r3, r3
 8005b06:	687a      	ldr	r2, [r7, #4]
 8005b08:	4619      	mov	r1, r3
 8005b0a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d15d      	bne.n	8005bcc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	68da      	ldr	r2, [r3, #12]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f022 0220 	bic.w	r2, r2, #32
 8005b1e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	68da      	ldr	r2, [r3, #12]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005b2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	695a      	ldr	r2, [r3, #20]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f022 0201 	bic.w	r2, r2, #1
 8005b3e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2220      	movs	r2, #32
 8005b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	d135      	bne.n	8005bc2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	330c      	adds	r3, #12
 8005b62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	e853 3f00 	ldrex	r3, [r3]
 8005b6a:	613b      	str	r3, [r7, #16]
   return(result);
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	f023 0310 	bic.w	r3, r3, #16
 8005b72:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	330c      	adds	r3, #12
 8005b7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b7c:	623a      	str	r2, [r7, #32]
 8005b7e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b80:	69f9      	ldr	r1, [r7, #28]
 8005b82:	6a3a      	ldr	r2, [r7, #32]
 8005b84:	e841 2300 	strex	r3, r2, [r1]
 8005b88:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d1e5      	bne.n	8005b5c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 0310 	and.w	r3, r3, #16
 8005b9a:	2b10      	cmp	r3, #16
 8005b9c:	d10a      	bne.n	8005bb4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	60fb      	str	r3, [r7, #12]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	60fb      	str	r3, [r7, #12]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	60fb      	str	r3, [r7, #12]
 8005bb2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005bb8:	4619      	mov	r1, r3
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f7fb fdfa 	bl	80017b4 <HAL_UARTEx_RxEventCallback>
 8005bc0:	e002      	b.n	8005bc8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f7ff fdb5 	bl	8005732 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	e002      	b.n	8005bd2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	e000      	b.n	8005bd2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005bd0:	2302      	movs	r3, #2
  }
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3730      	adds	r7, #48	@ 0x30
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
	...

08005bdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b084      	sub	sp, #16
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	68da      	ldr	r2, [r3, #12]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	430a      	orrs	r2, r1
 8005bf8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	689a      	ldr	r2, [r3, #8]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	431a      	orrs	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	695b      	ldr	r3, [r3, #20]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005c16:	f023 030c 	bic.w	r3, r3, #12
 8005c1a:	687a      	ldr	r2, [r7, #4]
 8005c1c:	6812      	ldr	r2, [r2, #0]
 8005c1e:	68b9      	ldr	r1, [r7, #8]
 8005c20:	430b      	orrs	r3, r1
 8005c22:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	695b      	ldr	r3, [r3, #20]
 8005c2a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	699a      	ldr	r2, [r3, #24]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	430a      	orrs	r2, r1
 8005c38:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a2c      	ldr	r2, [pc, #176]	@ (8005cf0 <UART_SetConfig+0x114>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d103      	bne.n	8005c4c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005c44:	f7fd ff90 	bl	8003b68 <HAL_RCC_GetPCLK2Freq>
 8005c48:	60f8      	str	r0, [r7, #12]
 8005c4a:	e002      	b.n	8005c52 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005c4c:	f7fd ff78 	bl	8003b40 <HAL_RCC_GetPCLK1Freq>
 8005c50:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c52:	68fa      	ldr	r2, [r7, #12]
 8005c54:	4613      	mov	r3, r2
 8005c56:	009b      	lsls	r3, r3, #2
 8005c58:	4413      	add	r3, r2
 8005c5a:	009a      	lsls	r2, r3, #2
 8005c5c:	441a      	add	r2, r3
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	009b      	lsls	r3, r3, #2
 8005c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c68:	4a22      	ldr	r2, [pc, #136]	@ (8005cf4 <UART_SetConfig+0x118>)
 8005c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c6e:	095b      	lsrs	r3, r3, #5
 8005c70:	0119      	lsls	r1, r3, #4
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	4613      	mov	r3, r2
 8005c76:	009b      	lsls	r3, r3, #2
 8005c78:	4413      	add	r3, r2
 8005c7a:	009a      	lsls	r2, r3, #2
 8005c7c:	441a      	add	r2, r3
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c88:	4b1a      	ldr	r3, [pc, #104]	@ (8005cf4 <UART_SetConfig+0x118>)
 8005c8a:	fba3 0302 	umull	r0, r3, r3, r2
 8005c8e:	095b      	lsrs	r3, r3, #5
 8005c90:	2064      	movs	r0, #100	@ 0x64
 8005c92:	fb00 f303 	mul.w	r3, r0, r3
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	011b      	lsls	r3, r3, #4
 8005c9a:	3332      	adds	r3, #50	@ 0x32
 8005c9c:	4a15      	ldr	r2, [pc, #84]	@ (8005cf4 <UART_SetConfig+0x118>)
 8005c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005ca2:	095b      	lsrs	r3, r3, #5
 8005ca4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ca8:	4419      	add	r1, r3
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	4613      	mov	r3, r2
 8005cae:	009b      	lsls	r3, r3, #2
 8005cb0:	4413      	add	r3, r2
 8005cb2:	009a      	lsls	r2, r3, #2
 8005cb4:	441a      	add	r2, r3
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	009b      	lsls	r3, r3, #2
 8005cbc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8005cf4 <UART_SetConfig+0x118>)
 8005cc2:	fba3 0302 	umull	r0, r3, r3, r2
 8005cc6:	095b      	lsrs	r3, r3, #5
 8005cc8:	2064      	movs	r0, #100	@ 0x64
 8005cca:	fb00 f303 	mul.w	r3, r0, r3
 8005cce:	1ad3      	subs	r3, r2, r3
 8005cd0:	011b      	lsls	r3, r3, #4
 8005cd2:	3332      	adds	r3, #50	@ 0x32
 8005cd4:	4a07      	ldr	r2, [pc, #28]	@ (8005cf4 <UART_SetConfig+0x118>)
 8005cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cda:	095b      	lsrs	r3, r3, #5
 8005cdc:	f003 020f 	and.w	r2, r3, #15
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	440a      	add	r2, r1
 8005ce6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005ce8:	bf00      	nop
 8005cea:	3710      	adds	r7, #16
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	40013800 	.word	0x40013800
 8005cf4:	51eb851f 	.word	0x51eb851f

08005cf8 <AWG_Load_Waveform>:
#include "math.h"

#define MaxDepth 2048 // max AWG samples

void AWG_Load_Waveform(AWG_setup_struct AWG1)
{
 8005cf8:	b084      	sub	sp, #16
 8005cfa:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005cfe:	b086      	sub	sp, #24
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8005d06:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	LOLA_enable_features(AWG_EN, 0); // disable AWG
 8005d0a:	2100      	movs	r1, #0
 8005d0c:	2002      	movs	r0, #2
 8005d0e:	f000 fb63 	bl	80063d8 <LOLA_enable_features>

	uint8_t byte[4];
	int16_t data;

	uint16_t depth = trimInt((int)round(DACmaxFreq/AWG1.Freq), 1, (MaxDepth-1));
 8005d12:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005d16:	a1b0      	add	r1, pc, #704	@ (adr r1, 8005fd8 <AWG_Load_Waveform+0x2e0>)
 8005d18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d1c:	f7fa fd06 	bl	800072c <__aeabi_ddiv>
 8005d20:	4602      	mov	r2, r0
 8005d22:	460b      	mov	r3, r1
 8005d24:	4610      	mov	r0, r2
 8005d26:	4619      	mov	r1, r3
 8005d28:	f004 f914 	bl	8009f54 <round>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	460b      	mov	r3, r1
 8005d30:	4610      	mov	r0, r2
 8005d32:	4619      	mov	r1, r3
 8005d34:	f7fa fe80 	bl	8000a38 <__aeabi_d2iz>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8005d3e:	2101      	movs	r1, #1
 8005d40:	4618      	mov	r0, r3
 8005d42:	f001 f975 	bl	8007030 <trimInt>
 8005d46:	4603      	mov	r3, r0
 8005d48:	827b      	strh	r3, [r7, #18]


	uint16_t DepthPos = trimInt((int)round(depth*AWG1.DutyCycle/100), 1, (MaxDepth-1));
 8005d4a:	8a7b      	ldrh	r3, [r7, #18]
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f7fa ffc5 	bl	8000cdc <__aeabi_i2f>
 8005d52:	4602      	mov	r2, r0
 8005d54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d56:	4619      	mov	r1, r3
 8005d58:	4610      	mov	r0, r2
 8005d5a:	f7fb f813 	bl	8000d84 <__aeabi_fmul>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	49a1      	ldr	r1, [pc, #644]	@ (8005fe8 <AWG_Load_Waveform+0x2f0>)
 8005d62:	4618      	mov	r0, r3
 8005d64:	f7fb f8c2 	bl	8000eec <__aeabi_fdiv>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f7fa fb5c 	bl	8000428 <__aeabi_f2d>
 8005d70:	4602      	mov	r2, r0
 8005d72:	460b      	mov	r3, r1
 8005d74:	4610      	mov	r0, r2
 8005d76:	4619      	mov	r1, r3
 8005d78:	f004 f8ec 	bl	8009f54 <round>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	460b      	mov	r3, r1
 8005d80:	4610      	mov	r0, r2
 8005d82:	4619      	mov	r1, r3
 8005d84:	f7fa fe58 	bl	8000a38 <__aeabi_d2iz>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8005d8e:	2101      	movs	r1, #1
 8005d90:	4618      	mov	r0, r3
 8005d92:	f001 f94d 	bl	8007030 <trimInt>
 8005d96:	4603      	mov	r3, r0
 8005d98:	823b      	strh	r3, [r7, #16]
	uint16_t DepthNeg = trimInt((int)(depth-DepthPos), 1, (MaxDepth-1));
 8005d9a:	8a7a      	ldrh	r2, [r7, #18]
 8005d9c:	8a3b      	ldrh	r3, [r7, #16]
 8005d9e:	1ad3      	subs	r3, r2, r3
 8005da0:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8005da4:	2101      	movs	r1, #1
 8005da6:	4618      	mov	r0, r3
 8005da8:	f001 f942 	bl	8007030 <trimInt>
 8005dac:	4603      	mov	r3, r0
 8005dae:	81fb      	strh	r3, [r7, #14]

	// setting sample count
	byte[0] = 0;
 8005db0:	2300      	movs	r3, #0
 8005db2:	703b      	strb	r3, [r7, #0]
	byte[1] = (uint8_t)((depth>>8)&0x00ff);
 8005db4:	8a7b      	ldrh	r3, [r7, #18]
 8005db6:	0a1b      	lsrs	r3, r3, #8
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	b2db      	uxtb	r3, r3
 8005dbc:	707b      	strb	r3, [r7, #1]
	byte[2] = (uint8_t)(depth&0x00ff);
 8005dbe:	8a7b      	ldrh	r3, [r7, #18]
 8005dc0:	b2db      	uxtb	r3, r3
 8005dc2:	70bb      	strb	r3, [r7, #2]
	byte[3] = (uint8_t)AWG_MAXADRESS;
 8005dc4:	2306      	movs	r3, #6
 8005dc6:	70fb      	strb	r3, [r7, #3]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8005dc8:	4639      	mov	r1, r7
 8005dca:	2364      	movs	r3, #100	@ 0x64
 8005dcc:	2204      	movs	r2, #4
 8005dce:	4887      	ldr	r0, [pc, #540]	@ (8005fec <AWG_Load_Waveform+0x2f4>)
 8005dd0:	f7fe f836 	bl	8003e40 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	2110      	movs	r1, #16
 8005dd8:	4885      	ldr	r0, [pc, #532]	@ (8005ff0 <AWG_Load_Waveform+0x2f8>)
 8005dda:	f7fc fe22 	bl	8002a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8005dde:	2201      	movs	r2, #1
 8005de0:	2110      	movs	r1, #16
 8005de2:	4883      	ldr	r0, [pc, #524]	@ (8005ff0 <AWG_Load_Waveform+0x2f8>)
 8005de4:	f7fc fe1d 	bl	8002a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8005de8:	2200      	movs	r2, #0
 8005dea:	2110      	movs	r1, #16
 8005dec:	4880      	ldr	r0, [pc, #512]	@ (8005ff0 <AWG_Load_Waveform+0x2f8>)
 8005dee:	f7fc fe18 	bl	8002a22 <HAL_GPIO_WritePin>

	//Setting up clock
	uint32_t D = (uint32_t)round(MCLKfreq/(depth*AWG1.Freq));
 8005df2:	8a7b      	ldrh	r3, [r7, #18]
 8005df4:	4618      	mov	r0, r3
 8005df6:	f7fa fb05 	bl	8000404 <__aeabi_i2d>
 8005dfa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005dfe:	f7fa fb6b 	bl	80004d8 <__aeabi_dmul>
 8005e02:	4602      	mov	r2, r0
 8005e04:	460b      	mov	r3, r1
 8005e06:	a176      	add	r1, pc, #472	@ (adr r1, 8005fe0 <AWG_Load_Waveform+0x2e8>)
 8005e08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e0c:	f7fa fc8e 	bl	800072c <__aeabi_ddiv>
 8005e10:	4602      	mov	r2, r0
 8005e12:	460b      	mov	r3, r1
 8005e14:	4610      	mov	r0, r2
 8005e16:	4619      	mov	r1, r3
 8005e18:	f004 f89c 	bl	8009f54 <round>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	460b      	mov	r3, r1
 8005e20:	4610      	mov	r0, r2
 8005e22:	4619      	mov	r1, r3
 8005e24:	f7fa fe30 	bl	8000a88 <__aeabi_d2uiz>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	60bb      	str	r3, [r7, #8]

	data = D;
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	82fb      	strh	r3, [r7, #22]

	byte[0] = (uint8_t)((data>>16)&0x00ff);
 8005e30:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005e34:	141b      	asrs	r3, r3, #16
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	703b      	strb	r3, [r7, #0]
	byte[1] = (uint8_t)((data>>8)&0x00ff);
 8005e3a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005e3e:	121b      	asrs	r3, r3, #8
 8005e40:	b21b      	sxth	r3, r3
 8005e42:	b2db      	uxtb	r3, r3
 8005e44:	707b      	strb	r3, [r7, #1]
	byte[2] = (uint8_t)(data&0x00ff);
 8005e46:	8afb      	ldrh	r3, [r7, #22]
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	70bb      	strb	r3, [r7, #2]
	byte[3] = (uint8_t)AWG_D;
 8005e4c:	2302      	movs	r3, #2
 8005e4e:	70fb      	strb	r3, [r7, #3]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8005e50:	4639      	mov	r1, r7
 8005e52:	2364      	movs	r3, #100	@ 0x64
 8005e54:	2204      	movs	r2, #4
 8005e56:	4865      	ldr	r0, [pc, #404]	@ (8005fec <AWG_Load_Waveform+0x2f4>)
 8005e58:	f7fd fff2 	bl	8003e40 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	2110      	movs	r1, #16
 8005e60:	4863      	ldr	r0, [pc, #396]	@ (8005ff0 <AWG_Load_Waveform+0x2f8>)
 8005e62:	f7fc fdde 	bl	8002a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8005e66:	2200      	movs	r2, #0
 8005e68:	2110      	movs	r1, #16
 8005e6a:	4861      	ldr	r0, [pc, #388]	@ (8005ff0 <AWG_Load_Waveform+0x2f8>)
 8005e6c:	f7fc fdd9 	bl	8002a22 <HAL_GPIO_WritePin>

	// loading waveform
	float relativeDACcode = 2047*AWG1.Upp/(2*MAX_AMPLITUDE); // multiply any number from -1 to 1 and you will get direct code for DAC
 8005e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e72:	4960      	ldr	r1, [pc, #384]	@ (8005ff4 <AWG_Load_Waveform+0x2fc>)
 8005e74:	4618      	mov	r0, r3
 8005e76:	f7fa ff85 	bl	8000d84 <__aeabi_fmul>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	461c      	mov	r4, r3
 8005e7e:	4b5e      	ldr	r3, [pc, #376]	@ (8005ff8 <AWG_Load_Waveform+0x300>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4619      	mov	r1, r3
 8005e84:	4618      	mov	r0, r3
 8005e86:	f7fa fe75 	bl	8000b74 <__addsf3>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	4620      	mov	r0, r4
 8005e90:	f7fb f82c 	bl	8000eec <__aeabi_fdiv>
 8005e94:	4603      	mov	r3, r0
 8005e96:	607b      	str	r3, [r7, #4]

	for(int16_t addr = 0; addr < depth; addr++)
 8005e98:	2300      	movs	r3, #0
 8005e9a:	82bb      	strh	r3, [r7, #20]
 8005e9c:	e16b      	b.n	8006176 <AWG_Load_Waveform+0x47e>
	{

		switch(AWG1.waveform)
 8005e9e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005ea2:	2b03      	cmp	r3, #3
 8005ea4:	f200 8133 	bhi.w	800610e <AWG_Load_Waveform+0x416>
 8005ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8005eb0 <AWG_Load_Waveform+0x1b8>)
 8005eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eae:	bf00      	nop
 8005eb0:	08005ec1 	.word	0x08005ec1
 8005eb4:	08005f55 	.word	0x08005f55
 8005eb8:	0800608b 	.word	0x0800608b
 8005ebc:	0800610f 	.word	0x0800610f
		{
			case Square: data = (int16_t)round((addr>=(depth*AWG1.DutyCycle/100))*relativeDACcode-(relativeDACcode/2.0)); break;
 8005ec0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f7fa ff09 	bl	8000cdc <__aeabi_i2f>
 8005eca:	4604      	mov	r4, r0
 8005ecc:	8a7b      	ldrh	r3, [r7, #18]
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f7fa ff04 	bl	8000cdc <__aeabi_i2f>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ed8:	4619      	mov	r1, r3
 8005eda:	4610      	mov	r0, r2
 8005edc:	f7fa ff52 	bl	8000d84 <__aeabi_fmul>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	4941      	ldr	r1, [pc, #260]	@ (8005fe8 <AWG_Load_Waveform+0x2f0>)
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f7fb f801 	bl	8000eec <__aeabi_fdiv>
 8005eea:	4603      	mov	r3, r0
 8005eec:	4619      	mov	r1, r3
 8005eee:	4620      	mov	r0, r4
 8005ef0:	f7fb f8fa 	bl	80010e8 <__aeabi_fcmpge>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d002      	beq.n	8005f00 <AWG_Load_Waveform+0x208>
 8005efa:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005efe:	e001      	b.n	8005f04 <AWG_Load_Waveform+0x20c>
 8005f00:	f04f 0300 	mov.w	r3, #0
 8005f04:	6879      	ldr	r1, [r7, #4]
 8005f06:	4618      	mov	r0, r3
 8005f08:	f7fa ff3c 	bl	8000d84 <__aeabi_fmul>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f7fa fa8a 	bl	8000428 <__aeabi_f2d>
 8005f14:	4604      	mov	r4, r0
 8005f16:	460d      	mov	r5, r1
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f7fa fa85 	bl	8000428 <__aeabi_f2d>
 8005f1e:	f04f 0200 	mov.w	r2, #0
 8005f22:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005f26:	f7fa fc01 	bl	800072c <__aeabi_ddiv>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	4620      	mov	r0, r4
 8005f30:	4629      	mov	r1, r5
 8005f32:	f7fa f919 	bl	8000168 <__aeabi_dsub>
 8005f36:	4602      	mov	r2, r0
 8005f38:	460b      	mov	r3, r1
 8005f3a:	4610      	mov	r0, r2
 8005f3c:	4619      	mov	r1, r3
 8005f3e:	f004 f809 	bl	8009f54 <round>
 8005f42:	4602      	mov	r2, r0
 8005f44:	460b      	mov	r3, r1
 8005f46:	4610      	mov	r0, r2
 8005f48:	4619      	mov	r1, r3
 8005f4a:	f7fa fd75 	bl	8000a38 <__aeabi_d2iz>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	82fb      	strh	r3, [r7, #22]
 8005f52:	e0dc      	b.n	800610e <AWG_Load_Waveform+0x416>

			case Triangle:	if(addr <= DepthPos) data = (int16_t)round(relativeDACcode*addr/(DepthPos*1.0)-(relativeDACcode/2.0)); // rising edge
 8005f54:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8005f58:	8a3b      	ldrh	r3, [r7, #16]
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	dc4e      	bgt.n	8005ffc <AWG_Load_Waveform+0x304>
 8005f5e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005f62:	4618      	mov	r0, r3
 8005f64:	f7fa feba 	bl	8000cdc <__aeabi_i2f>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	6879      	ldr	r1, [r7, #4]
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f7fa ff09 	bl	8000d84 <__aeabi_fmul>
 8005f72:	4603      	mov	r3, r0
 8005f74:	4618      	mov	r0, r3
 8005f76:	f7fa fa57 	bl	8000428 <__aeabi_f2d>
 8005f7a:	4604      	mov	r4, r0
 8005f7c:	460d      	mov	r5, r1
 8005f7e:	8a3b      	ldrh	r3, [r7, #16]
 8005f80:	4618      	mov	r0, r3
 8005f82:	f7fa fa3f 	bl	8000404 <__aeabi_i2d>
 8005f86:	4602      	mov	r2, r0
 8005f88:	460b      	mov	r3, r1
 8005f8a:	4620      	mov	r0, r4
 8005f8c:	4629      	mov	r1, r5
 8005f8e:	f7fa fbcd 	bl	800072c <__aeabi_ddiv>
 8005f92:	4602      	mov	r2, r0
 8005f94:	460b      	mov	r3, r1
 8005f96:	4614      	mov	r4, r2
 8005f98:	461d      	mov	r5, r3
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f7fa fa44 	bl	8000428 <__aeabi_f2d>
 8005fa0:	f04f 0200 	mov.w	r2, #0
 8005fa4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005fa8:	f7fa fbc0 	bl	800072c <__aeabi_ddiv>
 8005fac:	4602      	mov	r2, r0
 8005fae:	460b      	mov	r3, r1
 8005fb0:	4620      	mov	r0, r4
 8005fb2:	4629      	mov	r1, r5
 8005fb4:	f7fa f8d8 	bl	8000168 <__aeabi_dsub>
 8005fb8:	4602      	mov	r2, r0
 8005fba:	460b      	mov	r3, r1
 8005fbc:	4610      	mov	r0, r2
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	f003 ffc8 	bl	8009f54 <round>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	4610      	mov	r0, r2
 8005fca:	4619      	mov	r1, r3
 8005fcc:	f7fa fd34 	bl	8000a38 <__aeabi_d2iz>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	82fb      	strh	r3, [r7, #22]
							else data = (int16_t)round(relativeDACcode*(1-(addr-DepthPos)/(DepthNeg*1.0))-(relativeDACcode/2.0)); break; // falling edge
 8005fd4:	e09b      	b.n	800610e <AWG_Load_Waveform+0x416>
 8005fd6:	bf00      	nop
 8005fd8:	00000000 	.word	0x00000000
 8005fdc:	417312d0 	.word	0x417312d0
 8005fe0:	00000000 	.word	0x00000000
 8005fe4:	41b0b076 	.word	0x41b0b076
 8005fe8:	42c80000 	.word	0x42c80000
 8005fec:	20000290 	.word	0x20000290
 8005ff0:	40010800 	.word	0x40010800
 8005ff4:	44ffe000 	.word	0x44ffe000
 8005ff8:	200003c4 	.word	0x200003c4
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f7fa fa13 	bl	8000428 <__aeabi_f2d>
 8006002:	4604      	mov	r4, r0
 8006004:	460d      	mov	r5, r1
 8006006:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800600a:	8a3b      	ldrh	r3, [r7, #16]
 800600c:	1ad3      	subs	r3, r2, r3
 800600e:	4618      	mov	r0, r3
 8006010:	f7fa f9f8 	bl	8000404 <__aeabi_i2d>
 8006014:	4680      	mov	r8, r0
 8006016:	4689      	mov	r9, r1
 8006018:	89fb      	ldrh	r3, [r7, #14]
 800601a:	4618      	mov	r0, r3
 800601c:	f7fa f9f2 	bl	8000404 <__aeabi_i2d>
 8006020:	4602      	mov	r2, r0
 8006022:	460b      	mov	r3, r1
 8006024:	4640      	mov	r0, r8
 8006026:	4649      	mov	r1, r9
 8006028:	f7fa fb80 	bl	800072c <__aeabi_ddiv>
 800602c:	4602      	mov	r2, r0
 800602e:	460b      	mov	r3, r1
 8006030:	f04f 0000 	mov.w	r0, #0
 8006034:	495a      	ldr	r1, [pc, #360]	@ (80061a0 <AWG_Load_Waveform+0x4a8>)
 8006036:	f7fa f897 	bl	8000168 <__aeabi_dsub>
 800603a:	4602      	mov	r2, r0
 800603c:	460b      	mov	r3, r1
 800603e:	4620      	mov	r0, r4
 8006040:	4629      	mov	r1, r5
 8006042:	f7fa fa49 	bl	80004d8 <__aeabi_dmul>
 8006046:	4602      	mov	r2, r0
 8006048:	460b      	mov	r3, r1
 800604a:	4614      	mov	r4, r2
 800604c:	461d      	mov	r5, r3
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f7fa f9ea 	bl	8000428 <__aeabi_f2d>
 8006054:	f04f 0200 	mov.w	r2, #0
 8006058:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800605c:	f7fa fb66 	bl	800072c <__aeabi_ddiv>
 8006060:	4602      	mov	r2, r0
 8006062:	460b      	mov	r3, r1
 8006064:	4620      	mov	r0, r4
 8006066:	4629      	mov	r1, r5
 8006068:	f7fa f87e 	bl	8000168 <__aeabi_dsub>
 800606c:	4602      	mov	r2, r0
 800606e:	460b      	mov	r3, r1
 8006070:	4610      	mov	r0, r2
 8006072:	4619      	mov	r1, r3
 8006074:	f003 ff6e 	bl	8009f54 <round>
 8006078:	4602      	mov	r2, r0
 800607a:	460b      	mov	r3, r1
 800607c:	4610      	mov	r0, r2
 800607e:	4619      	mov	r1, r3
 8006080:	f7fa fcda 	bl	8000a38 <__aeabi_d2iz>
 8006084:	4603      	mov	r3, r0
 8006086:	82fb      	strh	r3, [r7, #22]
 8006088:	e041      	b.n	800610e <AWG_Load_Waveform+0x416>

			case Sine: data = (int16_t)round(relativeDACcode*sinf((addr*3.14159*2)/(1.0*depth))); break;
 800608a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800608e:	4618      	mov	r0, r3
 8006090:	f7fa f9b8 	bl	8000404 <__aeabi_i2d>
 8006094:	a340      	add	r3, pc, #256	@ (adr r3, 8006198 <AWG_Load_Waveform+0x4a0>)
 8006096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800609a:	f7fa fa1d 	bl	80004d8 <__aeabi_dmul>
 800609e:	4602      	mov	r2, r0
 80060a0:	460b      	mov	r3, r1
 80060a2:	4610      	mov	r0, r2
 80060a4:	4619      	mov	r1, r3
 80060a6:	4602      	mov	r2, r0
 80060a8:	460b      	mov	r3, r1
 80060aa:	f7fa f85f 	bl	800016c <__adddf3>
 80060ae:	4602      	mov	r2, r0
 80060b0:	460b      	mov	r3, r1
 80060b2:	4614      	mov	r4, r2
 80060b4:	461d      	mov	r5, r3
 80060b6:	8a7b      	ldrh	r3, [r7, #18]
 80060b8:	4618      	mov	r0, r3
 80060ba:	f7fa f9a3 	bl	8000404 <__aeabi_i2d>
 80060be:	4602      	mov	r2, r0
 80060c0:	460b      	mov	r3, r1
 80060c2:	4620      	mov	r0, r4
 80060c4:	4629      	mov	r1, r5
 80060c6:	f7fa fb31 	bl	800072c <__aeabi_ddiv>
 80060ca:	4602      	mov	r2, r0
 80060cc:	460b      	mov	r3, r1
 80060ce:	4610      	mov	r0, r2
 80060d0:	4619      	mov	r1, r3
 80060d2:	f7fa fcf9 	bl	8000ac8 <__aeabi_d2f>
 80060d6:	4603      	mov	r3, r0
 80060d8:	4618      	mov	r0, r3
 80060da:	f003 ff01 	bl	8009ee0 <sinf>
 80060de:	4603      	mov	r3, r0
 80060e0:	6879      	ldr	r1, [r7, #4]
 80060e2:	4618      	mov	r0, r3
 80060e4:	f7fa fe4e 	bl	8000d84 <__aeabi_fmul>
 80060e8:	4603      	mov	r3, r0
 80060ea:	4618      	mov	r0, r3
 80060ec:	f7fa f99c 	bl	8000428 <__aeabi_f2d>
 80060f0:	4602      	mov	r2, r0
 80060f2:	460b      	mov	r3, r1
 80060f4:	4610      	mov	r0, r2
 80060f6:	4619      	mov	r1, r3
 80060f8:	f003 ff2c 	bl	8009f54 <round>
 80060fc:	4602      	mov	r2, r0
 80060fe:	460b      	mov	r3, r1
 8006100:	4610      	mov	r0, r2
 8006102:	4619      	mov	r1, r3
 8006104:	f7fa fc98 	bl	8000a38 <__aeabi_d2iz>
 8006108:	4603      	mov	r3, r0
 800610a:	82fb      	strh	r3, [r7, #22]
 800610c:	bf00      	nop

			case Func: break;
		}

		byte[0] = (int8_t)((addr>>4)&0x00ff);
 800610e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006112:	111b      	asrs	r3, r3, #4
 8006114:	b21b      	sxth	r3, r3
 8006116:	b2db      	uxtb	r3, r3
 8006118:	703b      	strb	r3, [r7, #0]
		byte[1] = (int8_t)(((data>>8)&0x000f)|((addr<<4)&0x00f0));
 800611a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800611e:	121b      	asrs	r3, r3, #8
 8006120:	b21b      	sxth	r3, r3
 8006122:	b25b      	sxtb	r3, r3
 8006124:	f003 030f 	and.w	r3, r3, #15
 8006128:	b25a      	sxtb	r2, r3
 800612a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800612e:	011b      	lsls	r3, r3, #4
 8006130:	b25b      	sxtb	r3, r3
 8006132:	f023 030f 	bic.w	r3, r3, #15
 8006136:	b25b      	sxtb	r3, r3
 8006138:	4313      	orrs	r3, r2
 800613a:	b25b      	sxtb	r3, r3
 800613c:	b2db      	uxtb	r3, r3
 800613e:	707b      	strb	r3, [r7, #1]
		byte[2] = (int8_t)(data&0x00ff);
 8006140:	8afb      	ldrh	r3, [r7, #22]
 8006142:	b2db      	uxtb	r3, r3
 8006144:	70bb      	strb	r3, [r7, #2]
		byte[3] = (int8_t)AWG_DATA;
 8006146:	2305      	movs	r3, #5
 8006148:	70fb      	strb	r3, [r7, #3]

		HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 800614a:	4639      	mov	r1, r7
 800614c:	2364      	movs	r3, #100	@ 0x64
 800614e:	2204      	movs	r2, #4
 8006150:	4814      	ldr	r0, [pc, #80]	@ (80061a4 <AWG_Load_Waveform+0x4ac>)
 8006152:	f7fd fe75 	bl	8003e40 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8006156:	2201      	movs	r2, #1
 8006158:	2110      	movs	r1, #16
 800615a:	4813      	ldr	r0, [pc, #76]	@ (80061a8 <AWG_Load_Waveform+0x4b0>)
 800615c:	f7fc fc61 	bl	8002a22 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006160:	2200      	movs	r2, #0
 8006162:	2110      	movs	r1, #16
 8006164:	4810      	ldr	r0, [pc, #64]	@ (80061a8 <AWG_Load_Waveform+0x4b0>)
 8006166:	f7fc fc5c 	bl	8002a22 <HAL_GPIO_WritePin>
	for(int16_t addr = 0; addr < depth; addr++)
 800616a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800616e:	b29b      	uxth	r3, r3
 8006170:	3301      	adds	r3, #1
 8006172:	b29b      	uxth	r3, r3
 8006174:	82bb      	strh	r3, [r7, #20]
 8006176:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800617a:	8a7b      	ldrh	r3, [r7, #18]
 800617c:	429a      	cmp	r2, r3
 800617e:	f6ff ae8e 	blt.w	8005e9e <AWG_Load_Waveform+0x1a6>
	}
		LOLA_enable_features(AWG_EN, 1); // enable AWG
 8006182:	2101      	movs	r1, #1
 8006184:	2002      	movs	r0, #2
 8006186:	f000 f927 	bl	80063d8 <LOLA_enable_features>
}
 800618a:	bf00      	nop
 800618c:	3718      	adds	r7, #24
 800618e:	46bd      	mov	sp, r7
 8006190:	e8bd 43b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, lr}
 8006194:	b004      	add	sp, #16
 8006196:	4770      	bx	lr
 8006198:	f01b866e 	.word	0xf01b866e
 800619c:	400921f9 	.word	0x400921f9
 80061a0:	3ff00000 	.word	0x3ff00000
 80061a4:	20000290 	.word	0x20000290
 80061a8:	40010800 	.word	0x40010800

080061ac <LOLA_CFG_SEL>:
#include "board.h"
#include "ProgRef.h"


void LOLA_CFG_SEL(InitType t)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b082      	sub	sp, #8
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	4603      	mov	r3, r0
 80061b4:	71fb      	strb	r3, [r7, #7]
	switch(t)
 80061b6:	79fb      	ldrb	r3, [r7, #7]
 80061b8:	2b05      	cmp	r3, #5
 80061ba:	f200 8081 	bhi.w	80062c0 <LOLA_CFG_SEL+0x114>
 80061be:	a201      	add	r2, pc, #4	@ (adr r2, 80061c4 <LOLA_CFG_SEL+0x18>)
 80061c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061c4:	080061dd 	.word	0x080061dd
 80061c8:	08006203 	.word	0x08006203
 80061cc:	08006229 	.word	0x08006229
 80061d0:	0800624f 	.word	0x0800624f
 80061d4:	08006275 	.word	0x08006275
 80061d8:	0800629b 	.word	0x0800629b
		{
			// reference: http://dangerousprototypes.com/docs/Xilinx_Spartan_3_FPGA_quick_start#Boot_configuration
			case Master_Serial:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 80061dc:	2200      	movs	r2, #0
 80061de:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80061e2:	4843      	ldr	r0, [pc, #268]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 80061e4:	f7fc fc1d 	bl	8002a22 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 80061e8:	2200      	movs	r2, #0
 80061ea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80061ee:	4840      	ldr	r0, [pc, #256]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 80061f0:	f7fc fc17 	bl	8002a22 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 80061f4:	2200      	movs	r2, #0
 80061f6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80061fa:	483d      	ldr	r0, [pc, #244]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 80061fc:	f7fc fc11 	bl	8002a22 <HAL_GPIO_WritePin>
			break;
 8006200:	e071      	b.n	80062e6 <LOLA_CFG_SEL+0x13a>

			case SPI_FLASH:	// SPI FLASH
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 8006202:	2200      	movs	r2, #0
 8006204:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006208:	4839      	ldr	r0, [pc, #228]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 800620a:	f7fc fc0a 	bl	8002a22 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 800620e:	2200      	movs	r2, #0
 8006210:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006214:	4836      	ldr	r0, [pc, #216]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 8006216:	f7fc fc04 	bl	8002a22 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 800621a:	2201      	movs	r2, #1
 800621c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006220:	4833      	ldr	r0, [pc, #204]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 8006222:	f7fc fbfe 	bl	8002a22 <HAL_GPIO_WritePin>
			break;
 8006226:	e05e      	b.n	80062e6 <LOLA_CFG_SEL+0x13a>

			case BPI_Up:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 8006228:	2200      	movs	r2, #0
 800622a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800622e:	4830      	ldr	r0, [pc, #192]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 8006230:	f7fc fbf7 	bl	8002a22 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 8006234:	2201      	movs	r2, #1
 8006236:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800623a:	482d      	ldr	r0, [pc, #180]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 800623c:	f7fc fbf1 	bl	8002a22 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 8006240:	2200      	movs	r2, #0
 8006242:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006246:	482a      	ldr	r0, [pc, #168]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 8006248:	f7fc fbeb 	bl	8002a22 <HAL_GPIO_WritePin>
			break;
 800624c:	e04b      	b.n	80062e6 <LOLA_CFG_SEL+0x13a>

			case BPI_Down:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 800624e:	2200      	movs	r2, #0
 8006250:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006254:	4826      	ldr	r0, [pc, #152]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 8006256:	f7fc fbe4 	bl	8002a22 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 800625a:	2201      	movs	r2, #1
 800625c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006260:	4823      	ldr	r0, [pc, #140]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 8006262:	f7fc fbde 	bl	8002a22 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 8006266:	2201      	movs	r2, #1
 8006268:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800626c:	4820      	ldr	r0, [pc, #128]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 800626e:	f7fc fbd8 	bl	8002a22 <HAL_GPIO_WritePin>
			break;
 8006272:	e038      	b.n	80062e6 <LOLA_CFG_SEL+0x13a>

			case Slave_parallel:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 8006274:	2201      	movs	r2, #1
 8006276:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800627a:	481d      	ldr	r0, [pc, #116]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 800627c:	f7fc fbd1 	bl	8002a22 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 8006280:	2201      	movs	r2, #1
 8006282:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006286:	481a      	ldr	r0, [pc, #104]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 8006288:	f7fc fbcb 	bl	8002a22 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 800628c:	2200      	movs	r2, #0
 800628e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006292:	4817      	ldr	r0, [pc, #92]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 8006294:	f7fc fbc5 	bl	8002a22 <HAL_GPIO_WritePin>
			break;
 8006298:	e025      	b.n	80062e6 <LOLA_CFG_SEL+0x13a>

			case Slave_Serial:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 800629a:	2201      	movs	r2, #1
 800629c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80062a0:	4813      	ldr	r0, [pc, #76]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 80062a2:	f7fc fbbe 	bl	8002a22 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 80062a6:	2201      	movs	r2, #1
 80062a8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80062ac:	4810      	ldr	r0, [pc, #64]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 80062ae:	f7fc fbb8 	bl	8002a22 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 80062b2:	2201      	movs	r2, #1
 80062b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80062b8:	480d      	ldr	r0, [pc, #52]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 80062ba:	f7fc fbb2 	bl	8002a22 <HAL_GPIO_WritePin>
			break;
 80062be:	e012      	b.n	80062e6 <LOLA_CFG_SEL+0x13a>

			default: // JTAG on default
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 80062c0:	2201      	movs	r2, #1
 80062c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80062c6:	480a      	ldr	r0, [pc, #40]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 80062c8:	f7fc fbab 	bl	8002a22 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 80062cc:	2200      	movs	r2, #0
 80062ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80062d2:	4807      	ldr	r0, [pc, #28]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 80062d4:	f7fc fba5 	bl	8002a22 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 80062d8:	2201      	movs	r2, #1
 80062da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80062de:	4804      	ldr	r0, [pc, #16]	@ (80062f0 <LOLA_CFG_SEL+0x144>)
 80062e0:	f7fc fb9f 	bl	8002a22 <HAL_GPIO_WritePin>
			break;
 80062e4:	bf00      	nop
		}
}
 80062e6:	bf00      	nop
 80062e8:	3708      	adds	r7, #8
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop
 80062f0:	40010c00 	.word	0x40010c00

080062f4 <LOLA_Init>:

uint8_t LOLA_Init(LOLAconfig_struct LOLAconfig) // waits forever if maxatempts > 10000
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	463b      	mov	r3, r7
 80062fc:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t AttemptsLeft;
	uint16_t FID = 0;
 8006300:	2300      	movs	r3, #0
 8006302:	817b      	strh	r3, [r7, #10]
	uint16_t TrialsLeft = LOLAconfig.Trials;
 8006304:	887b      	ldrh	r3, [r7, #2]
 8006306:	81bb      	strh	r3, [r7, #12]

	LOLAconfig.Status = NO_FIRMWARE;
 8006308:	2300      	movs	r3, #0
 800630a:	703b      	strb	r3, [r7, #0]

	do{

		LOLA_Reset();
 800630c:	f000 f854 	bl	80063b8 <LOLA_Reset>

		HAL_Delay(100);
 8006310:	2064      	movs	r0, #100	@ 0x64
 8006312:	f7fb fdf5 	bl	8001f00 <HAL_Delay>

		LOLA_CFG_SEL(LOLAconfig.Config);
 8006316:	787b      	ldrb	r3, [r7, #1]
 8006318:	4618      	mov	r0, r3
 800631a:	f7ff ff47 	bl	80061ac <LOLA_CFG_SEL>

		AttemptsLeft = 20;
 800631e:	2314      	movs	r3, #20
 8006320:	81fb      	strh	r3, [r7, #14]

		if(LOLAconfig.Config == JTAG)	// unlimited timer for manual JTAG configuration
 8006322:	787b      	ldrb	r3, [r7, #1]
 8006324:	2b06      	cmp	r3, #6
 8006326:	d10f      	bne.n	8006348 <LOLA_Init+0x54>
			while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin)){}
 8006328:	bf00      	nop
 800632a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800632e:	4821      	ldr	r0, [pc, #132]	@ (80063b4 <LOLA_Init+0xc0>)
 8006330:	f7fc fb60 	bl	80029f4 <HAL_GPIO_ReadPin>
 8006334:	4603      	mov	r3, r0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d1f7      	bne.n	800632a <LOLA_Init+0x36>
 800633a:	e010      	b.n	800635e <LOLA_Init+0x6a>
		else
			while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin) && AttemptsLeft > 0)
			{
				AttemptsLeft--;
 800633c:	89fb      	ldrh	r3, [r7, #14]
 800633e:	3b01      	subs	r3, #1
 8006340:	81fb      	strh	r3, [r7, #14]
				HAL_Delay(100);
 8006342:	2064      	movs	r0, #100	@ 0x64
 8006344:	f7fb fddc 	bl	8001f00 <HAL_Delay>
			while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin) && AttemptsLeft > 0)
 8006348:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800634c:	4819      	ldr	r0, [pc, #100]	@ (80063b4 <LOLA_Init+0xc0>)
 800634e:	f7fc fb51 	bl	80029f4 <HAL_GPIO_ReadPin>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d002      	beq.n	800635e <LOLA_Init+0x6a>
 8006358:	89fb      	ldrh	r3, [r7, #14]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d1ee      	bne.n	800633c <LOLA_Init+0x48>
			}

		if(AttemptsLeft > 0)
 800635e:	89fb      	ldrh	r3, [r7, #14]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d012      	beq.n	800638a <LOLA_Init+0x96>
		{
			HAL_Delay(1000);
 8006364:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006368:	f7fb fdca 	bl	8001f00 <HAL_Delay>
			FID = LOLA_GET_FIRMWAREID();
 800636c:	f000 f892 	bl	8006494 <LOLA_GET_FIRMWAREID>
 8006370:	4603      	mov	r3, r0
 8006372:	817b      	strh	r3, [r7, #10]

			if(LOLAconfig.compatibleFirmwareID = FID) LOLAconfig.Status = FIRMWARE_OK;
 8006374:	897b      	ldrh	r3, [r7, #10]
 8006376:	80bb      	strh	r3, [r7, #4]
 8006378:	88bb      	ldrh	r3, [r7, #4]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d002      	beq.n	8006384 <LOLA_Init+0x90>
 800637e:	2302      	movs	r3, #2
 8006380:	703b      	strb	r3, [r7, #0]
 8006382:	e004      	b.n	800638e <LOLA_Init+0x9a>
			else LOLAconfig.Status = INVALID_FIRMWARE;
 8006384:	2301      	movs	r3, #1
 8006386:	703b      	strb	r3, [r7, #0]
 8006388:	e001      	b.n	800638e <LOLA_Init+0x9a>
		}
		else LOLAconfig.Status = NO_FIRMWARE;
 800638a:	2300      	movs	r3, #0
 800638c:	703b      	strb	r3, [r7, #0]

		TrialsLeft--;
 800638e:	89bb      	ldrh	r3, [r7, #12]
 8006390:	3b01      	subs	r3, #1
 8006392:	81bb      	strh	r3, [r7, #12]

	}while(TrialsLeft > 0 && LOLAconfig.Status != FIRMWARE_OK);
 8006394:	89bb      	ldrh	r3, [r7, #12]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d002      	beq.n	80063a0 <LOLA_Init+0xac>
 800639a:	783b      	ldrb	r3, [r7, #0]
 800639c:	2b02      	cmp	r3, #2
 800639e:	d1b5      	bne.n	800630c <LOLA_Init+0x18>

	if(LOLAconfig.Status == FIRMWARE_OK) return 1;	// sucesfull configuration
 80063a0:	783b      	ldrb	r3, [r7, #0]
 80063a2:	2b02      	cmp	r3, #2
 80063a4:	d101      	bne.n	80063aa <LOLA_Init+0xb6>
 80063a6:	2301      	movs	r3, #1
 80063a8:	e000      	b.n	80063ac <LOLA_Init+0xb8>
	else return 0; // timer ran out
 80063aa:	2300      	movs	r3, #0
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3710      	adds	r7, #16
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}
 80063b4:	40010800 	.word	0x40010800

080063b8 <LOLA_Reset>:

void LOLA_Reset()
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PROGB_GPIO_Port, PROGB_Pin, 0);
 80063bc:	2200      	movs	r2, #0
 80063be:	2108      	movs	r1, #8
 80063c0:	4804      	ldr	r0, [pc, #16]	@ (80063d4 <LOLA_Reset+0x1c>)
 80063c2:	f7fc fb2e 	bl	8002a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PROGB_GPIO_Port, PROGB_Pin, 1);
 80063c6:	2201      	movs	r2, #1
 80063c8:	2108      	movs	r1, #8
 80063ca:	4802      	ldr	r0, [pc, #8]	@ (80063d4 <LOLA_Reset+0x1c>)
 80063cc:	f7fc fb29 	bl	8002a22 <HAL_GPIO_WritePin>
}
 80063d0:	bf00      	nop
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	40010800 	.word	0x40010800

080063d8 <LOLA_enable_features>:
}*/

uint16_t enablersReg = 0;

void LOLA_enable_features(LOLAfeatures LOLAfeatures1, uint8_t ENABLE)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b084      	sub	sp, #16
 80063dc:	af00      	add	r7, sp, #0
 80063de:	4603      	mov	r3, r0
 80063e0:	460a      	mov	r2, r1
 80063e2:	71fb      	strb	r3, [r7, #7]
 80063e4:	4613      	mov	r3, r2
 80063e6:	71bb      	strb	r3, [r7, #6]
	uint16_t enablersMask = 0x0001 << LOLAfeatures1;
 80063e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063ec:	2201      	movs	r2, #1
 80063ee:	fa02 f303 	lsl.w	r3, r2, r3
 80063f2:	81fb      	strh	r3, [r7, #14]
	uint8_t byte[4];

	if((uint16_t)LOLAfeatures1 == (uint16_t)ALL_EN) 	enablersMask = 0xffff;
 80063f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80063fe:	4293      	cmp	r3, r2
 8006400:	d102      	bne.n	8006408 <LOLA_enable_features+0x30>
 8006402:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006406:	81fb      	strh	r3, [r7, #14]

	if(ENABLE) 	enablersReg |= enablersMask;
 8006408:	79bb      	ldrb	r3, [r7, #6]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d007      	beq.n	800641e <LOLA_enable_features+0x46>
 800640e:	4b1e      	ldr	r3, [pc, #120]	@ (8006488 <LOLA_enable_features+0xb0>)
 8006410:	881a      	ldrh	r2, [r3, #0]
 8006412:	89fb      	ldrh	r3, [r7, #14]
 8006414:	4313      	orrs	r3, r2
 8006416:	b29a      	uxth	r2, r3
 8006418:	4b1b      	ldr	r3, [pc, #108]	@ (8006488 <LOLA_enable_features+0xb0>)
 800641a:	801a      	strh	r2, [r3, #0]
 800641c:	e00b      	b.n	8006436 <LOLA_enable_features+0x5e>
	else 		enablersReg &= ~enablersMask;
 800641e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006422:	43db      	mvns	r3, r3
 8006424:	b21a      	sxth	r2, r3
 8006426:	4b18      	ldr	r3, [pc, #96]	@ (8006488 <LOLA_enable_features+0xb0>)
 8006428:	881b      	ldrh	r3, [r3, #0]
 800642a:	b21b      	sxth	r3, r3
 800642c:	4013      	ands	r3, r2
 800642e:	b21b      	sxth	r3, r3
 8006430:	b29a      	uxth	r2, r3
 8006432:	4b15      	ldr	r3, [pc, #84]	@ (8006488 <LOLA_enable_features+0xb0>)
 8006434:	801a      	strh	r2, [r3, #0]

	byte[0] = 0;
 8006436:	2300      	movs	r3, #0
 8006438:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((enablersReg>>8)&0x00ff);
 800643a:	4b13      	ldr	r3, [pc, #76]	@ (8006488 <LOLA_enable_features+0xb0>)
 800643c:	881b      	ldrh	r3, [r3, #0]
 800643e:	0a1b      	lsrs	r3, r3, #8
 8006440:	b29b      	uxth	r3, r3
 8006442:	b2db      	uxtb	r3, r3
 8006444:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)(enablersReg&0x00ff);
 8006446:	4b10      	ldr	r3, [pc, #64]	@ (8006488 <LOLA_enable_features+0xb0>)
 8006448:	881b      	ldrh	r3, [r3, #0]
 800644a:	b2db      	uxtb	r3, r3
 800644c:	72bb      	strb	r3, [r7, #10]
	byte[3] = (uint8_t)ENABLERS;
 800644e:	2303      	movs	r3, #3
 8006450:	72fb      	strb	r3, [r7, #11]


	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8006452:	f107 0108 	add.w	r1, r7, #8
 8006456:	2364      	movs	r3, #100	@ 0x64
 8006458:	2204      	movs	r2, #4
 800645a:	480c      	ldr	r0, [pc, #48]	@ (800648c <LOLA_enable_features+0xb4>)
 800645c:	f7fd fcf0 	bl	8003e40 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006460:	2200      	movs	r2, #0
 8006462:	2110      	movs	r1, #16
 8006464:	480a      	ldr	r0, [pc, #40]	@ (8006490 <LOLA_enable_features+0xb8>)
 8006466:	f7fc fadc 	bl	8002a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 800646a:	2201      	movs	r2, #1
 800646c:	2110      	movs	r1, #16
 800646e:	4808      	ldr	r0, [pc, #32]	@ (8006490 <LOLA_enable_features+0xb8>)
 8006470:	f7fc fad7 	bl	8002a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006474:	2200      	movs	r2, #0
 8006476:	2110      	movs	r1, #16
 8006478:	4805      	ldr	r0, [pc, #20]	@ (8006490 <LOLA_enable_features+0xb8>)
 800647a:	f7fc fad2 	bl	8002a22 <HAL_GPIO_WritePin>
}
 800647e:	bf00      	nop
 8006480:	3710      	adds	r7, #16
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop
 8006488:	200003c0 	.word	0x200003c0
 800648c:	20000290 	.word	0x20000290
 8006490:	40010800 	.word	0x40010800

08006494 <LOLA_GET_FIRMWAREID>:

uint16_t LOLA_GET_FIRMWAREID()
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b084      	sub	sp, #16
 8006498:	af00      	add	r7, sp, #0
	uint16_t FirmwareID = 0;
 800649a:	2300      	movs	r3, #0
 800649c:	81fb      	strh	r3, [r7, #14]
	uint8_t byte[4];

	byte[0] = (int8_t)0;
 800649e:	2300      	movs	r3, #0
 80064a0:	723b      	strb	r3, [r7, #8]
	byte[1] = (int8_t)0;
 80064a2:	2300      	movs	r3, #0
 80064a4:	727b      	strb	r3, [r7, #9]
	byte[2] = (int8_t)0;
 80064a6:	2300      	movs	r3, #0
 80064a8:	72bb      	strb	r3, [r7, #10]
	byte[3] = (int8_t)FIRMWARE_ID;
 80064aa:	2313      	movs	r3, #19
 80064ac:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 80064ae:	f107 0108 	add.w	r1, r7, #8
 80064b2:	2364      	movs	r3, #100	@ 0x64
 80064b4:	2204      	movs	r2, #4
 80064b6:	4814      	ldr	r0, [pc, #80]	@ (8006508 <LOLA_GET_FIRMWAREID+0x74>)
 80064b8:	f7fd fcc2 	bl	8003e40 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 80064bc:	2200      	movs	r2, #0
 80064be:	2110      	movs	r1, #16
 80064c0:	4812      	ldr	r0, [pc, #72]	@ (800650c <LOLA_GET_FIRMWAREID+0x78>)
 80064c2:	f7fc faae 	bl	8002a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 80064c6:	2201      	movs	r2, #1
 80064c8:	2110      	movs	r1, #16
 80064ca:	4810      	ldr	r0, [pc, #64]	@ (800650c <LOLA_GET_FIRMWAREID+0x78>)
 80064cc:	f7fc faa9 	bl	8002a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 80064d0:	2200      	movs	r2, #0
 80064d2:	2110      	movs	r1, #16
 80064d4:	480d      	ldr	r0, [pc, #52]	@ (800650c <LOLA_GET_FIRMWAREID+0x78>)
 80064d6:	f7fc faa4 	bl	8002a22 <HAL_GPIO_WritePin>

	uint8_t rxBuffer[4];

	 // Receive 4 bytes
	if (HAL_SPI_Receive(&hspi1, rxBuffer, 4, HAL_MAX_DELAY) == HAL_OK) FirmwareID = (rxBuffer[2] << 8) | rxBuffer[3];
 80064da:	1d39      	adds	r1, r7, #4
 80064dc:	f04f 33ff 	mov.w	r3, #4294967295
 80064e0:	2204      	movs	r2, #4
 80064e2:	4809      	ldr	r0, [pc, #36]	@ (8006508 <LOLA_GET_FIRMWAREID+0x74>)
 80064e4:	f7fd fdef 	bl	80040c6 <HAL_SPI_Receive>
 80064e8:	4603      	mov	r3, r0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d107      	bne.n	80064fe <LOLA_GET_FIRMWAREID+0x6a>
 80064ee:	79bb      	ldrb	r3, [r7, #6]
 80064f0:	021b      	lsls	r3, r3, #8
 80064f2:	b21a      	sxth	r2, r3
 80064f4:	79fb      	ldrb	r3, [r7, #7]
 80064f6:	b21b      	sxth	r3, r3
 80064f8:	4313      	orrs	r3, r2
 80064fa:	b21b      	sxth	r3, r3
 80064fc:	81fb      	strh	r3, [r7, #14]

	return FirmwareID;
 80064fe:	89fb      	ldrh	r3, [r7, #14]
}
 8006500:	4618      	mov	r0, r3
 8006502:	3710      	adds	r7, #16
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}
 8006508:	20000290 	.word	0x20000290
 800650c:	40010800 	.word	0x40010800

08006510 <LOLA_SET_MAX_AMPLITUDE>:

float MAX_AMPLITUDE = 0;

void LOLA_SET_MAX_AMPLITUDE(float value)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b082      	sub	sp, #8
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
	DACREF((value)*2/6.4);	// setting DAC Voltage reference
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4619      	mov	r1, r3
 800651c:	4618      	mov	r0, r3
 800651e:	f7fa fb29 	bl	8000b74 <__addsf3>
 8006522:	4603      	mov	r3, r0
 8006524:	4618      	mov	r0, r3
 8006526:	f7f9 ff7f 	bl	8000428 <__aeabi_f2d>
 800652a:	a30b      	add	r3, pc, #44	@ (adr r3, 8006558 <LOLA_SET_MAX_AMPLITUDE+0x48>)
 800652c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006530:	f7fa f8fc 	bl	800072c <__aeabi_ddiv>
 8006534:	4602      	mov	r2, r0
 8006536:	460b      	mov	r3, r1
 8006538:	4610      	mov	r0, r2
 800653a:	4619      	mov	r1, r3
 800653c:	f7fa fac4 	bl	8000ac8 <__aeabi_d2f>
 8006540:	4603      	mov	r3, r0
 8006542:	4618      	mov	r0, r3
 8006544:	f000 f856 	bl	80065f4 <DACREF>
	MAX_AMPLITUDE = value;
 8006548:	4a05      	ldr	r2, [pc, #20]	@ (8006560 <LOLA_SET_MAX_AMPLITUDE+0x50>)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6013      	str	r3, [r2, #0]
}
 800654e:	bf00      	nop
 8006550:	3708      	adds	r7, #8
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
 8006556:	bf00      	nop
 8006558:	9999999a 	.word	0x9999999a
 800655c:	40199999 	.word	0x40199999
 8006560:	200003c4 	.word	0x200003c4

08006564 <DAC_DIRECT_DATA>:

void DAC_DIRECT_DATA(float value)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b084      	sub	sp, #16
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
	uint8_t byte[4];

	int16_t data = (int16_t)(2048*value/MAX_AMPLITUDE);
 800656c:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f7fa fc07 	bl	8000d84 <__aeabi_fmul>
 8006576:	4603      	mov	r3, r0
 8006578:	461a      	mov	r2, r3
 800657a:	4b1b      	ldr	r3, [pc, #108]	@ (80065e8 <DAC_DIRECT_DATA+0x84>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4619      	mov	r1, r3
 8006580:	4610      	mov	r0, r2
 8006582:	f7fa fcb3 	bl	8000eec <__aeabi_fdiv>
 8006586:	4603      	mov	r3, r0
 8006588:	4618      	mov	r0, r3
 800658a:	f7fa fdc1 	bl	8001110 <__aeabi_f2iz>
 800658e:	4603      	mov	r3, r0
 8006590:	81fb      	strh	r3, [r7, #14]

	byte[0] = 0;
 8006592:	2300      	movs	r3, #0
 8006594:	723b      	strb	r3, [r7, #8]
	byte[1] = (int8_t)((data>>8)&0x000f);
 8006596:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800659a:	121b      	asrs	r3, r3, #8
 800659c:	b21b      	sxth	r3, r3
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	f003 030f 	and.w	r3, r3, #15
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	727b      	strb	r3, [r7, #9]
	byte[2] = (int8_t)(data&0x00ff);
 80065a8:	89fb      	ldrh	r3, [r7, #14]
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	72bb      	strb	r3, [r7, #10]
	byte[3] = (int8_t)DAC_DIRECTDATA;
 80065ae:	2304      	movs	r3, #4
 80065b0:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 80065b2:	f107 0108 	add.w	r1, r7, #8
 80065b6:	2364      	movs	r3, #100	@ 0x64
 80065b8:	2204      	movs	r2, #4
 80065ba:	480c      	ldr	r0, [pc, #48]	@ (80065ec <DAC_DIRECT_DATA+0x88>)
 80065bc:	f7fd fc40 	bl	8003e40 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 80065c0:	2200      	movs	r2, #0
 80065c2:	2110      	movs	r1, #16
 80065c4:	480a      	ldr	r0, [pc, #40]	@ (80065f0 <DAC_DIRECT_DATA+0x8c>)
 80065c6:	f7fc fa2c 	bl	8002a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 80065ca:	2201      	movs	r2, #1
 80065cc:	2110      	movs	r1, #16
 80065ce:	4808      	ldr	r0, [pc, #32]	@ (80065f0 <DAC_DIRECT_DATA+0x8c>)
 80065d0:	f7fc fa27 	bl	8002a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 80065d4:	2200      	movs	r2, #0
 80065d6:	2110      	movs	r1, #16
 80065d8:	4805      	ldr	r0, [pc, #20]	@ (80065f0 <DAC_DIRECT_DATA+0x8c>)
 80065da:	f7fc fa22 	bl	8002a22 <HAL_GPIO_WritePin>
}
 80065de:	bf00      	nop
 80065e0:	3710      	adds	r7, #16
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	200003c4 	.word	0x200003c4
 80065ec:	20000290 	.word	0x20000290
 80065f0:	40010800 	.word	0x40010800

080065f4 <DACREF>:
#include "trim.h"

float DACref = 0;

void DACREF(float v) // 0 <= v <= 2.5
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b084      	sub	sp, #16
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, 0, 2.5);
 80065fc:	4a27      	ldr	r2, [pc, #156]	@ (800669c <DACREF+0xa8>)
 80065fe:	f04f 0100 	mov.w	r1, #0
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f000 fd2d 	bl	8007062 <trimFloat>
 8006608:	6078      	str	r0, [r7, #4]
	if(v==2.5) DATA = 0xffff;
 800660a:	4924      	ldr	r1, [pc, #144]	@ (800669c <DACREF+0xa8>)
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f7fa fd4d 	bl	80010ac <__aeabi_fcmpeq>
 8006612:	4603      	mov	r3, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d003      	beq.n	8006620 <DACREF+0x2c>
 8006618:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800661c:	81fb      	strh	r3, [r7, #14]
 800661e:	e018      	b.n	8006652 <DACREF+0x5e>
	else DATA = (uint16_t)(16384*(v/2.5));
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f7f9 ff01 	bl	8000428 <__aeabi_f2d>
 8006626:	f04f 0200 	mov.w	r2, #0
 800662a:	4b1d      	ldr	r3, [pc, #116]	@ (80066a0 <DACREF+0xac>)
 800662c:	f7fa f87e 	bl	800072c <__aeabi_ddiv>
 8006630:	4602      	mov	r2, r0
 8006632:	460b      	mov	r3, r1
 8006634:	4610      	mov	r0, r2
 8006636:	4619      	mov	r1, r3
 8006638:	f04f 0200 	mov.w	r2, #0
 800663c:	4b19      	ldr	r3, [pc, #100]	@ (80066a4 <DACREF+0xb0>)
 800663e:	f7f9 ff4b 	bl	80004d8 <__aeabi_dmul>
 8006642:	4602      	mov	r2, r0
 8006644:	460b      	mov	r3, r1
 8006646:	4610      	mov	r0, r2
 8006648:	4619      	mov	r1, r3
 800664a:	f7fa fa1d 	bl	8000a88 <__aeabi_d2uiz>
 800664e:	4603      	mov	r3, r0
 8006650:	81fb      	strh	r3, [r7, #14]

	DACref = v;
 8006652:	4a15      	ldr	r2, [pc, #84]	@ (80066a8 <DACREF+0xb4>)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6013      	str	r3, [r2, #0]

	uint8_t byte[3];

	byte[0] = (3<<1)|(1<<4);	//3 shifted=channel D	1 shifted=load
 8006658:	2316      	movs	r3, #22
 800665a:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 800665c:	89fb      	ldrh	r3, [r7, #14]
 800665e:	099b      	lsrs	r3, r3, #6
 8006660:	b29b      	uxth	r3, r3
 8006662:	b2db      	uxtb	r3, r3
 8006664:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 8006666:	89fb      	ldrh	r3, [r7, #14]
 8006668:	009b      	lsls	r3, r3, #2
 800666a:	b2db      	uxtb	r3, r3
 800666c:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 800666e:	2200      	movs	r2, #0
 8006670:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006674:	480d      	ldr	r0, [pc, #52]	@ (80066ac <DACREF+0xb8>)
 8006676:	f7fc f9d4 	bl	8002a22 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 800667a:	f107 0108 	add.w	r1, r7, #8
 800667e:	2364      	movs	r3, #100	@ 0x64
 8006680:	2203      	movs	r2, #3
 8006682:	480b      	ldr	r0, [pc, #44]	@ (80066b0 <DACREF+0xbc>)
 8006684:	f7fd fbdc 	bl	8003e40 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 8006688:	2201      	movs	r2, #1
 800668a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800668e:	4807      	ldr	r0, [pc, #28]	@ (80066ac <DACREF+0xb8>)
 8006690:	f7fc f9c7 	bl	8002a22 <HAL_GPIO_WritePin>
}
 8006694:	bf00      	nop
 8006696:	3710      	adds	r7, #16
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}
 800669c:	40200000 	.word	0x40200000
 80066a0:	40040000 	.word	0x40040000
 80066a4:	40d00000 	.word	0x40d00000
 80066a8:	200003c8 	.word	0x200003c8
 80066ac:	40011000 	.word	0x40011000
 80066b0:	20000290 	.word	0x20000290

080066b4 <DACOFFS>:

void DACOFFS(float v) // -12.5 <= v <= 12.5
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b084      	sub	sp, #16
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, -12.5, 12.5);
 80066bc:	4a2a      	ldr	r2, [pc, #168]	@ (8006768 <DACOFFS+0xb4>)
 80066be:	492b      	ldr	r1, [pc, #172]	@ (800676c <DACOFFS+0xb8>)
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f000 fcce 	bl	8007062 <trimFloat>
 80066c6:	6078      	str	r0, [r7, #4]
	if(v==12.5) DATA = 0xffff;
 80066c8:	4927      	ldr	r1, [pc, #156]	@ (8006768 <DACOFFS+0xb4>)
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f7fa fcee 	bl	80010ac <__aeabi_fcmpeq>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d003      	beq.n	80066de <DACOFFS+0x2a>
 80066d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80066da:	81fb      	strh	r3, [r7, #14]
 80066dc:	e021      	b.n	8006722 <DACOFFS+0x6e>
	else DATA = (uint16_t)(16384*((v+12.5)/25));
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f7f9 fea2 	bl	8000428 <__aeabi_f2d>
 80066e4:	f04f 0200 	mov.w	r2, #0
 80066e8:	4b21      	ldr	r3, [pc, #132]	@ (8006770 <DACOFFS+0xbc>)
 80066ea:	f7f9 fd3f 	bl	800016c <__adddf3>
 80066ee:	4602      	mov	r2, r0
 80066f0:	460b      	mov	r3, r1
 80066f2:	4610      	mov	r0, r2
 80066f4:	4619      	mov	r1, r3
 80066f6:	f04f 0200 	mov.w	r2, #0
 80066fa:	4b1e      	ldr	r3, [pc, #120]	@ (8006774 <DACOFFS+0xc0>)
 80066fc:	f7fa f816 	bl	800072c <__aeabi_ddiv>
 8006700:	4602      	mov	r2, r0
 8006702:	460b      	mov	r3, r1
 8006704:	4610      	mov	r0, r2
 8006706:	4619      	mov	r1, r3
 8006708:	f04f 0200 	mov.w	r2, #0
 800670c:	4b1a      	ldr	r3, [pc, #104]	@ (8006778 <DACOFFS+0xc4>)
 800670e:	f7f9 fee3 	bl	80004d8 <__aeabi_dmul>
 8006712:	4602      	mov	r2, r0
 8006714:	460b      	mov	r3, r1
 8006716:	4610      	mov	r0, r2
 8006718:	4619      	mov	r1, r3
 800671a:	f7fa f9b5 	bl	8000a88 <__aeabi_d2uiz>
 800671e:	4603      	mov	r3, r0
 8006720:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (2<<1)|(1<<4);	//2 shifted=channel C	1 shifted=load
 8006722:	2314      	movs	r3, #20
 8006724:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 8006726:	89fb      	ldrh	r3, [r7, #14]
 8006728:	099b      	lsrs	r3, r3, #6
 800672a:	b29b      	uxth	r3, r3
 800672c:	b2db      	uxtb	r3, r3
 800672e:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 8006730:	89fb      	ldrh	r3, [r7, #14]
 8006732:	009b      	lsls	r3, r3, #2
 8006734:	b2db      	uxtb	r3, r3
 8006736:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8006738:	2200      	movs	r2, #0
 800673a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800673e:	480f      	ldr	r0, [pc, #60]	@ (800677c <DACOFFS+0xc8>)
 8006740:	f7fc f96f 	bl	8002a22 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 8006744:	f107 0108 	add.w	r1, r7, #8
 8006748:	2364      	movs	r3, #100	@ 0x64
 800674a:	2203      	movs	r2, #3
 800674c:	480c      	ldr	r0, [pc, #48]	@ (8006780 <DACOFFS+0xcc>)
 800674e:	f7fd fb77 	bl	8003e40 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 8006752:	2201      	movs	r2, #1
 8006754:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006758:	4808      	ldr	r0, [pc, #32]	@ (800677c <DACOFFS+0xc8>)
 800675a:	f7fc f962 	bl	8002a22 <HAL_GPIO_WritePin>
}
 800675e:	bf00      	nop
 8006760:	3710      	adds	r7, #16
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop
 8006768:	41480000 	.word	0x41480000
 800676c:	c1480000 	.word	0xc1480000
 8006770:	40290000 	.word	0x40290000
 8006774:	40390000 	.word	0x40390000
 8006778:	40d00000 	.word	0x40d00000
 800677c:	40011000 	.word	0x40011000
 8006780:	20000290 	.word	0x20000290

08006784 <ADCREF>:

void ADCREF(float v) // 0 <= v <= 2.5
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, 0, 2.5);
 800678c:	4a26      	ldr	r2, [pc, #152]	@ (8006828 <ADCREF+0xa4>)
 800678e:	f04f 0100 	mov.w	r1, #0
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 fc65 	bl	8007062 <trimFloat>
 8006798:	6078      	str	r0, [r7, #4]
	if(v==2.5) DATA = 0xffff;
 800679a:	4923      	ldr	r1, [pc, #140]	@ (8006828 <ADCREF+0xa4>)
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f7fa fc85 	bl	80010ac <__aeabi_fcmpeq>
 80067a2:	4603      	mov	r3, r0
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d003      	beq.n	80067b0 <ADCREF+0x2c>
 80067a8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80067ac:	81fb      	strh	r3, [r7, #14]
 80067ae:	e018      	b.n	80067e2 <ADCREF+0x5e>
	else DATA = (uint16_t)(16384*(v/2.5));
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f7f9 fe39 	bl	8000428 <__aeabi_f2d>
 80067b6:	f04f 0200 	mov.w	r2, #0
 80067ba:	4b1c      	ldr	r3, [pc, #112]	@ (800682c <ADCREF+0xa8>)
 80067bc:	f7f9 ffb6 	bl	800072c <__aeabi_ddiv>
 80067c0:	4602      	mov	r2, r0
 80067c2:	460b      	mov	r3, r1
 80067c4:	4610      	mov	r0, r2
 80067c6:	4619      	mov	r1, r3
 80067c8:	f04f 0200 	mov.w	r2, #0
 80067cc:	4b18      	ldr	r3, [pc, #96]	@ (8006830 <ADCREF+0xac>)
 80067ce:	f7f9 fe83 	bl	80004d8 <__aeabi_dmul>
 80067d2:	4602      	mov	r2, r0
 80067d4:	460b      	mov	r3, r1
 80067d6:	4610      	mov	r0, r2
 80067d8:	4619      	mov	r1, r3
 80067da:	f7fa f955 	bl	8000a88 <__aeabi_d2uiz>
 80067de:	4603      	mov	r3, r0
 80067e0:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (1<<1)|(1<<4); //1 shifted=channel B	1 shifted=load
 80067e2:	2312      	movs	r3, #18
 80067e4:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 80067e6:	89fb      	ldrh	r3, [r7, #14]
 80067e8:	099b      	lsrs	r3, r3, #6
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	b2db      	uxtb	r3, r3
 80067ee:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 80067f0:	89fb      	ldrh	r3, [r7, #14]
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 80067f8:	2200      	movs	r2, #0
 80067fa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80067fe:	480d      	ldr	r0, [pc, #52]	@ (8006834 <ADCREF+0xb0>)
 8006800:	f7fc f90f 	bl	8002a22 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 8006804:	f107 0108 	add.w	r1, r7, #8
 8006808:	2364      	movs	r3, #100	@ 0x64
 800680a:	2203      	movs	r2, #3
 800680c:	480a      	ldr	r0, [pc, #40]	@ (8006838 <ADCREF+0xb4>)
 800680e:	f7fd fb17 	bl	8003e40 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 8006812:	2201      	movs	r2, #1
 8006814:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006818:	4806      	ldr	r0, [pc, #24]	@ (8006834 <ADCREF+0xb0>)
 800681a:	f7fc f902 	bl	8002a22 <HAL_GPIO_WritePin>
}
 800681e:	bf00      	nop
 8006820:	3710      	adds	r7, #16
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}
 8006826:	bf00      	nop
 8006828:	40200000 	.word	0x40200000
 800682c:	40040000 	.word	0x40040000
 8006830:	40d00000 	.word	0x40d00000
 8006834:	40011000 	.word	0x40011000
 8006838:	20000290 	.word	0x20000290

0800683c <ADCOFFS>:

void ADCOFFS(float v) // -12.5 <= v <= 12.5
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b084      	sub	sp, #16
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, -12.5, 12.5);
 8006844:	4a2a      	ldr	r2, [pc, #168]	@ (80068f0 <ADCOFFS+0xb4>)
 8006846:	492b      	ldr	r1, [pc, #172]	@ (80068f4 <ADCOFFS+0xb8>)
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f000 fc0a 	bl	8007062 <trimFloat>
 800684e:	6078      	str	r0, [r7, #4]
	if(v==12.5) DATA = 0xffff;
 8006850:	4927      	ldr	r1, [pc, #156]	@ (80068f0 <ADCOFFS+0xb4>)
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f7fa fc2a 	bl	80010ac <__aeabi_fcmpeq>
 8006858:	4603      	mov	r3, r0
 800685a:	2b00      	cmp	r3, #0
 800685c:	d003      	beq.n	8006866 <ADCOFFS+0x2a>
 800685e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006862:	81fb      	strh	r3, [r7, #14]
 8006864:	e021      	b.n	80068aa <ADCOFFS+0x6e>
	else DATA = (uint16_t)(16384*((v+12.5)/25));
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f7f9 fdde 	bl	8000428 <__aeabi_f2d>
 800686c:	f04f 0200 	mov.w	r2, #0
 8006870:	4b21      	ldr	r3, [pc, #132]	@ (80068f8 <ADCOFFS+0xbc>)
 8006872:	f7f9 fc7b 	bl	800016c <__adddf3>
 8006876:	4602      	mov	r2, r0
 8006878:	460b      	mov	r3, r1
 800687a:	4610      	mov	r0, r2
 800687c:	4619      	mov	r1, r3
 800687e:	f04f 0200 	mov.w	r2, #0
 8006882:	4b1e      	ldr	r3, [pc, #120]	@ (80068fc <ADCOFFS+0xc0>)
 8006884:	f7f9 ff52 	bl	800072c <__aeabi_ddiv>
 8006888:	4602      	mov	r2, r0
 800688a:	460b      	mov	r3, r1
 800688c:	4610      	mov	r0, r2
 800688e:	4619      	mov	r1, r3
 8006890:	f04f 0200 	mov.w	r2, #0
 8006894:	4b1a      	ldr	r3, [pc, #104]	@ (8006900 <ADCOFFS+0xc4>)
 8006896:	f7f9 fe1f 	bl	80004d8 <__aeabi_dmul>
 800689a:	4602      	mov	r2, r0
 800689c:	460b      	mov	r3, r1
 800689e:	4610      	mov	r0, r2
 80068a0:	4619      	mov	r1, r3
 80068a2:	f7fa f8f1 	bl	8000a88 <__aeabi_d2uiz>
 80068a6:	4603      	mov	r3, r0
 80068a8:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (1<<4); //none shifted=channel A	1 shifted=load
 80068aa:	2310      	movs	r3, #16
 80068ac:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 80068ae:	89fb      	ldrh	r3, [r7, #14]
 80068b0:	099b      	lsrs	r3, r3, #6
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 80068b8:	89fb      	ldrh	r3, [r7, #14]
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 80068c0:	2200      	movs	r2, #0
 80068c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80068c6:	480f      	ldr	r0, [pc, #60]	@ (8006904 <ADCOFFS+0xc8>)
 80068c8:	f7fc f8ab 	bl	8002a22 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 80068cc:	f107 0108 	add.w	r1, r7, #8
 80068d0:	2364      	movs	r3, #100	@ 0x64
 80068d2:	2203      	movs	r2, #3
 80068d4:	480c      	ldr	r0, [pc, #48]	@ (8006908 <ADCOFFS+0xcc>)
 80068d6:	f7fd fab3 	bl	8003e40 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 80068da:	2201      	movs	r2, #1
 80068dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80068e0:	4808      	ldr	r0, [pc, #32]	@ (8006904 <ADCOFFS+0xc8>)
 80068e2:	f7fc f89e 	bl	8002a22 <HAL_GPIO_WritePin>
}
 80068e6:	bf00      	nop
 80068e8:	3710      	adds	r7, #16
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
 80068ee:	bf00      	nop
 80068f0:	41480000 	.word	0x41480000
 80068f4:	c1480000 	.word	0xc1480000
 80068f8:	40290000 	.word	0x40290000
 80068fc:	40390000 	.word	0x40390000
 8006900:	40d00000 	.word	0x40d00000
 8006904:	40011000 	.word	0x40011000
 8006908:	20000290 	.word	0x20000290

0800690c <RS485_Transmit>:

char TXbuff[RS485BUFFSIZE] = {0};
char RXbuff[RS485BUFFSIZE] = {0};

void RS485_Transmit(char *message)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b082      	sub	sp, #8
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
	//strcat(message, "\r\n");

	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 1);	// Enable Driver
 8006914:	2201      	movs	r2, #1
 8006916:	2120      	movs	r1, #32
 8006918:	480a      	ldr	r0, [pc, #40]	@ (8006944 <RS485_Transmit+0x38>)
 800691a:	f7fc f882 	bl	8002a22 <HAL_GPIO_WritePin>
	HAL_UART_Transmit(&huart1, message, strlen(message), 100);	// Transmit
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f7f9 fc16 	bl	8000150 <strlen>
 8006924:	4603      	mov	r3, r0
 8006926:	b29a      	uxth	r2, r3
 8006928:	2364      	movs	r3, #100	@ 0x64
 800692a:	6879      	ldr	r1, [r7, #4]
 800692c:	4806      	ldr	r0, [pc, #24]	@ (8006948 <RS485_Transmit+0x3c>)
 800692e:	f7fe fb85 	bl	800503c <HAL_UART_Transmit>
	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 0);	// Disable Driver
 8006932:	2200      	movs	r2, #0
 8006934:	2120      	movs	r1, #32
 8006936:	4803      	ldr	r0, [pc, #12]	@ (8006944 <RS485_Transmit+0x38>)
 8006938:	f7fc f873 	bl	8002a22 <HAL_GPIO_WritePin>
}
 800693c:	bf00      	nop
 800693e:	3708      	adds	r7, #8
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}
 8006944:	40010c00 	.word	0x40010c00
 8006948:	20000330 	.word	0x20000330

0800694c <SCPIC_FID>:
		sprintf(TXbuff, "%s\r\n", message);
	}
}

void SCPIC_FID(struct subword** subwords, int length)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b084      	sub	sp, #16
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
	if(length != 1) return;
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	2b01      	cmp	r3, #1
 800695a:	d120      	bne.n	800699e <SCPIC_FID+0x52>
	if(subwords[0]->type != params) return;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	781b      	ldrb	r3, [r3, #0]
 8006962:	2b01      	cmp	r3, #1
 8006964:	d11d      	bne.n	80069a2 <SCPIC_FID+0x56>
	Subword* subword = subwords[0];
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	60fb      	str	r3, [r7, #12]
	strcpy(TXbuff,"OK\r\n");
 800696c:	4b0f      	ldr	r3, [pc, #60]	@ (80069ac <SCPIC_FID+0x60>)
 800696e:	4a10      	ldr	r2, [pc, #64]	@ (80069b0 <SCPIC_FID+0x64>)
 8006970:	6810      	ldr	r0, [r2, #0]
 8006972:	6018      	str	r0, [r3, #0]
 8006974:	7912      	ldrb	r2, [r2, #4]
 8006976:	711a      	strb	r2, [r3, #4]

	if(subword->type == params && subword->paramType == EVAL_P)
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	781b      	ldrb	r3, [r3, #0]
 800697c:	2b01      	cmp	r3, #1
 800697e:	d111      	bne.n	80069a4 <SCPIC_FID+0x58>
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	7a1b      	ldrb	r3, [r3, #8]
 8006984:	2b02      	cmp	r3, #2
 8006986:	d10d      	bne.n	80069a4 <SCPIC_FID+0x58>
	{
		uint16_t id = LOLA_GET_FIRMWAREID();
 8006988:	f7ff fd84 	bl	8006494 <LOLA_GET_FIRMWAREID>
 800698c:	4603      	mov	r3, r0
 800698e:	817b      	strh	r3, [r7, #10]
		sprintf(TXbuff, "%x\r\n", id);
 8006990:	897b      	ldrh	r3, [r7, #10]
 8006992:	461a      	mov	r2, r3
 8006994:	4907      	ldr	r1, [pc, #28]	@ (80069b4 <SCPIC_FID+0x68>)
 8006996:	4805      	ldr	r0, [pc, #20]	@ (80069ac <SCPIC_FID+0x60>)
 8006998:	f001 fa38 	bl	8007e0c <siprintf>
 800699c:	e002      	b.n	80069a4 <SCPIC_FID+0x58>
	if(length != 1) return;
 800699e:	bf00      	nop
 80069a0:	e000      	b.n	80069a4 <SCPIC_FID+0x58>
	if(subwords[0]->type != params) return;
 80069a2:	bf00      	nop

		default:

			break;
	}*/
}
 80069a4:	3710      	adds	r7, #16
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	bf00      	nop
 80069ac:	200003cc 	.word	0x200003cc
 80069b0:	0800ab80 	.word	0x0800ab80
 80069b4:	0800ab88 	.word	0x0800ab88

080069b8 <ReformatString>:
//int defaultClassIndex;
int classLength = 0;
int defaultClassIndex = -1;

char* ReformatString(char* chararr, int arrMaxSize)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b084      	sub	sp, #16
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
 80069c0:	6039      	str	r1, [r7, #0]
	char* temp = (char*)calloc(strlen(chararr) + 1, sizeof(char));
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f7f9 fbc4 	bl	8000150 <strlen>
 80069c8:	4603      	mov	r3, r0
 80069ca:	3301      	adds	r3, #1
 80069cc:	2101      	movs	r1, #1
 80069ce:	4618      	mov	r0, r3
 80069d0:	f000 fb6a 	bl	80070a8 <calloc>
 80069d4:	4603      	mov	r3, r0
 80069d6:	60bb      	str	r3, [r7, #8]
	strcpy(temp, chararr);
 80069d8:	6879      	ldr	r1, [r7, #4]
 80069da:	68b8      	ldr	r0, [r7, #8]
 80069dc:	f001 fb2d 	bl	800803a <strcpy>
	for (int i = 0; i < arrMaxSize && chararr[i] != '\0'; i++)	// format into proper string so stdlib.h can be used
 80069e0:	2300      	movs	r3, #0
 80069e2:	60fb      	str	r3, [r7, #12]
 80069e4:	e015      	b.n	8006a12 <ReformatString+0x5a>
	{
		if (chararr[i] == '\r' || chararr[i] == '\n')
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	687a      	ldr	r2, [r7, #4]
 80069ea:	4413      	add	r3, r2
 80069ec:	781b      	ldrb	r3, [r3, #0]
 80069ee:	2b0d      	cmp	r3, #13
 80069f0:	d005      	beq.n	80069fe <ReformatString+0x46>
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	4413      	add	r3, r2
 80069f8:	781b      	ldrb	r3, [r3, #0]
 80069fa:	2b0a      	cmp	r3, #10
 80069fc:	d106      	bne.n	8006a0c <ReformatString+0x54>
		{
			temp[i] = '\0';
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	68ba      	ldr	r2, [r7, #8]
 8006a02:	4413      	add	r3, r2
 8006a04:	2200      	movs	r2, #0
 8006a06:	701a      	strb	r2, [r3, #0]
			return temp;
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	e00d      	b.n	8006a28 <ReformatString+0x70>
	for (int i = 0; i < arrMaxSize && chararr[i] != '\0'; i++)	// format into proper string so stdlib.h can be used
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	3301      	adds	r3, #1
 8006a10:	60fb      	str	r3, [r7, #12]
 8006a12:	68fa      	ldr	r2, [r7, #12]
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	da05      	bge.n	8006a26 <ReformatString+0x6e>
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	687a      	ldr	r2, [r7, #4]
 8006a1e:	4413      	add	r3, r2
 8006a20:	781b      	ldrb	r3, [r3, #0]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d1df      	bne.n	80069e6 <ReformatString+0x2e>
		}
	}
	return temp;
 8006a26:	68bb      	ldr	r3, [r7, #8]
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	3710      	adds	r7, #16
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bd80      	pop	{r7, pc}

08006a30 <generateSubwordn>:

Subword* generateSubwordn(char* subcommand, int length, Class* class)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b088      	sub	sp, #32
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	60f8      	str	r0, [r7, #12]
 8006a38:	60b9      	str	r1, [r7, #8]
 8006a3a:	607a      	str	r2, [r7, #4]
	Subword* final = (Subword*)malloc(sizeof(Subword));
 8006a3c:	2014      	movs	r0, #20
 8006a3e:	f000 fb4f 	bl	80070e0 <malloc>
 8006a42:	4603      	mov	r3, r0
 8006a44:	617b      	str	r3, [r7, #20]
	final->type = params;
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	701a      	strb	r2, [r3, #0]
	final->integerParam = 0;
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	60da      	str	r2, [r3, #12]
	final->otherParam = NULL;
 8006a52:	697b      	ldr	r3, [r7, #20]
 8006a54:	2200      	movs	r2, #0
 8006a56:	611a      	str	r2, [r3, #16]
	final->paramType = 0;
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	721a      	strb	r2, [r3, #8]

	for (int i = 0; i < class->functionsLength; i++)
 8006a5e:	2300      	movs	r3, #0
 8006a60:	61fb      	str	r3, [r7, #28]
 8006a62:	e018      	b.n	8006a96 <generateSubwordn+0x66>
	{
		if (!strncmp(subcommand, class->functions[i].name, length))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	685a      	ldr	r2, [r3, #4]
 8006a68:	69fb      	ldr	r3, [r7, #28]
 8006a6a:	00db      	lsls	r3, r3, #3
 8006a6c:	4413      	add	r3, r2
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	68ba      	ldr	r2, [r7, #8]
 8006a72:	4619      	mov	r1, r3
 8006a74:	68f8      	ldr	r0, [r7, #12]
 8006a76:	f001 fa34 	bl	8007ee2 <strncmp>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d107      	bne.n	8006a90 <generateSubwordn+0x60>
		{
			final->type = function;
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	2200      	movs	r2, #0
 8006a84:	701a      	strb	r2, [r3, #0]
			final->functionIndex = i;
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	69fa      	ldr	r2, [r7, #28]
 8006a8a:	605a      	str	r2, [r3, #4]
			return final;
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	e04c      	b.n	8006b2a <generateSubwordn+0xfa>
	for (int i = 0; i < class->functionsLength; i++)
 8006a90:	69fb      	ldr	r3, [r7, #28]
 8006a92:	3301      	adds	r3, #1
 8006a94:	61fb      	str	r3, [r7, #28]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	69fa      	ldr	r2, [r7, #28]
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	dbe1      	blt.n	8006a64 <generateSubwordn+0x34>
		}
	}

	for (int i = 0; i < paramsLength; i++)
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	61bb      	str	r3, [r7, #24]
 8006aa4:	e014      	b.n	8006ad0 <generateSubwordn+0xa0>
	{
		if (!strncmp(subcommand, paramsList[i], length))
 8006aa6:	4a23      	ldr	r2, [pc, #140]	@ (8006b34 <generateSubwordn+0x104>)
 8006aa8:	69bb      	ldr	r3, [r7, #24]
 8006aaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006aae:	68ba      	ldr	r2, [r7, #8]
 8006ab0:	4619      	mov	r1, r3
 8006ab2:	68f8      	ldr	r0, [r7, #12]
 8006ab4:	f001 fa15 	bl	8007ee2 <strncmp>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d105      	bne.n	8006aca <generateSubwordn+0x9a>
		{
			final->paramType = (ParamTypes)i;
 8006abe:	69bb      	ldr	r3, [r7, #24]
 8006ac0:	b2da      	uxtb	r2, r3
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	721a      	strb	r2, [r3, #8]
			return final;
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	e02f      	b.n	8006b2a <generateSubwordn+0xfa>
	for (int i = 0; i < paramsLength; i++)
 8006aca:	69bb      	ldr	r3, [r7, #24]
 8006acc:	3301      	adds	r3, #1
 8006ace:	61bb      	str	r3, [r7, #24]
 8006ad0:	4b19      	ldr	r3, [pc, #100]	@ (8006b38 <generateSubwordn+0x108>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	69ba      	ldr	r2, [r7, #24]
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	dbe5      	blt.n	8006aa6 <generateSubwordn+0x76>
		}
	}

	int n;
	if ((n = atoi(subcommand)))
 8006ada:	68f8      	ldr	r0, [r7, #12]
 8006adc:	f000 fadf 	bl	800709e <atoi>
 8006ae0:	6138      	str	r0, [r7, #16]
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d007      	beq.n	8006af8 <generateSubwordn+0xc8>
	{
		final->paramType = INT_P;
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	2203      	movs	r2, #3
 8006aec:	721a      	strb	r2, [r3, #8]
		final->integerParam = n;
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	693a      	ldr	r2, [r7, #16]
 8006af2:	60da      	str	r2, [r3, #12]
		return final;
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	e018      	b.n	8006b2a <generateSubwordn+0xfa>
	}

	final->paramType = OTHER_P;
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	2204      	movs	r2, #4
 8006afc:	721a      	strb	r2, [r3, #8]
	final->otherParam = (char*)calloc(length + 1, sizeof(char));
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	3301      	adds	r3, #1
 8006b02:	2101      	movs	r1, #1
 8006b04:	4618      	mov	r0, r3
 8006b06:	f000 facf 	bl	80070a8 <calloc>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	461a      	mov	r2, r3
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	611a      	str	r2, [r3, #16]
	if (final->otherParam != NULL) strncpy(final->otherParam, subcommand, length);
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	691b      	ldr	r3, [r3, #16]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d006      	beq.n	8006b28 <generateSubwordn+0xf8>
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	691b      	ldr	r3, [r3, #16]
 8006b1e:	68ba      	ldr	r2, [r7, #8]
 8006b20:	68f9      	ldr	r1, [r7, #12]
 8006b22:	4618      	mov	r0, r3
 8006b24:	f001 f9ef 	bl	8007f06 <strncpy>
	return final;
 8006b28:	697b      	ldr	r3, [r7, #20]
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3720      	adds	r7, #32
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}
 8006b32:	bf00      	nop
 8006b34:	2000000c 	.word	0x2000000c
 8006b38:	20000018 	.word	0x20000018

08006b3c <findClassIndex>:

int findClassIndex(char* subcommand, int length)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b084      	sub	sp, #16
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
 8006b44:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < classLength; i++)
 8006b46:	2300      	movs	r3, #0
 8006b48:	60fb      	str	r3, [r7, #12]
 8006b4a:	e015      	b.n	8006b78 <findClassIndex+0x3c>
	{
		if (!strncmp(subcommand, classList[i].name, length))
 8006b4c:	4b10      	ldr	r3, [pc, #64]	@ (8006b90 <findClassIndex+0x54>)
 8006b4e:	6819      	ldr	r1, [r3, #0]
 8006b50:	68fa      	ldr	r2, [r7, #12]
 8006b52:	4613      	mov	r3, r2
 8006b54:	005b      	lsls	r3, r3, #1
 8006b56:	4413      	add	r3, r2
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	440b      	add	r3, r1
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	683a      	ldr	r2, [r7, #0]
 8006b60:	4619      	mov	r1, r3
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f001 f9bd 	bl	8007ee2 <strncmp>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d101      	bne.n	8006b72 <findClassIndex+0x36>
		{
			return i;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	e009      	b.n	8006b86 <findClassIndex+0x4a>
	for (int i = 0; i < classLength; i++)
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	3301      	adds	r3, #1
 8006b76:	60fb      	str	r3, [r7, #12]
 8006b78:	4b06      	ldr	r3, [pc, #24]	@ (8006b94 <findClassIndex+0x58>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	68fa      	ldr	r2, [r7, #12]
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	dbe4      	blt.n	8006b4c <findClassIndex+0x10>
		}
	}

	return defaultClassIndex;
 8006b82:	4b05      	ldr	r3, [pc, #20]	@ (8006b98 <findClassIndex+0x5c>)
 8006b84:	681b      	ldr	r3, [r3, #0]
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3710      	adds	r7, #16
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}
 8006b8e:	bf00      	nop
 8006b90:	200004cc 	.word	0x200004cc
 8006b94:	200004d0 	.word	0x200004d0
 8006b98:	2000001c 	.word	0x2000001c

08006b9c <generateWordDirect>:

Word* generateWordDirect(char* command)
{
 8006b9c:	b590      	push	{r4, r7, lr}
 8006b9e:	b08d      	sub	sp, #52	@ 0x34
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
	Word* final = (Word*)malloc(sizeof(Word));
 8006ba4:	2010      	movs	r0, #16
 8006ba6:	f000 fa9b 	bl	80070e0 <malloc>
 8006baa:	4603      	mov	r3, r0
 8006bac:	61bb      	str	r3, [r7, #24]
	final->address = -1;
 8006bae:	69bb      	ldr	r3, [r7, #24]
 8006bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8006bb4:	601a      	str	r2, [r3, #0]
	final->subwords = NULL;
 8006bb6:	69bb      	ldr	r3, [r7, #24]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	609a      	str	r2, [r3, #8]
	final->subwordsCount = 0;
 8006bbc:	69bb      	ldr	r3, [r7, #24]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	60da      	str	r2, [r3, #12]

	char* currSymbol = command;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int intermediateLength = 0;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
	Class* currentClass = classList;
 8006bca:	4b62      	ldr	r3, [pc, #392]	@ (8006d54 <generateWordDirect+0x1b8>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	627b      	str	r3, [r7, #36]	@ 0x24
	int currentClassIndex = defaultClassIndex;
 8006bd0:	4b61      	ldr	r3, [pc, #388]	@ (8006d58 <generateWordDirect+0x1bc>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	617b      	str	r3, [r7, #20]

	int isLast = 0;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	623b      	str	r3, [r7, #32]
	int firstSubWord = 1;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	61fb      	str	r3, [r7, #28]

	while (!isLast)
 8006bde:	e0af      	b.n	8006d40 <generateWordDirect+0x1a4>
	{
		isLast = *currSymbol == '\0';
 8006be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006be2:	781b      	ldrb	r3, [r3, #0]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	bf0c      	ite	eq
 8006be8:	2301      	moveq	r3, #1
 8006bea:	2300      	movne	r3, #0
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	623b      	str	r3, [r7, #32]
		switch (*currSymbol)
 8006bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	2b3f      	cmp	r3, #63	@ 0x3f
 8006bf6:	d005      	beq.n	8006c04 <generateWordDirect+0x68>
 8006bf8:	2b3f      	cmp	r3, #63	@ 0x3f
 8006bfa:	dc65      	bgt.n	8006cc8 <generateWordDirect+0x12c>
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d001      	beq.n	8006c04 <generateWordDirect+0x68>
 8006c00:	2b3a      	cmp	r3, #58	@ 0x3a
 8006c02:	d161      	bne.n	8006cc8 <generateWordDirect+0x12c>
		{
		case ':':
		case '\0':
		case '?':

			if (intermediateLength == 0) break;
 8006c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d062      	beq.n	8006cd0 <generateWordDirect+0x134>
			if (final->address == -1)
 8006c0a:	69bb      	ldr	r3, [r7, #24]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c12:	d10a      	bne.n	8006c2a <generateWordDirect+0x8e>
			{
				final->address = atoi(currSymbol - intermediateLength);
 8006c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c16:	425b      	negs	r3, r3
 8006c18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c1a:	4413      	add	r3, r2
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f000 fa3e 	bl	800709e <atoi>
 8006c22:	4602      	mov	r2, r0
 8006c24:	69bb      	ldr	r3, [r7, #24]
 8006c26:	601a      	str	r2, [r3, #0]
 8006c28:	e04b      	b.n	8006cc2 <generateWordDirect+0x126>
			}

			else
			{
				if (firstSubWord)
 8006c2a:	69fb      	ldr	r3, [r7, #28]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d020      	beq.n	8006c72 <generateWordDirect+0xd6>
				{
					int index = findClassIndex(currSymbol - intermediateLength, intermediateLength);
 8006c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c32:	425b      	negs	r3, r3
 8006c34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c36:	4413      	add	r3, r2
 8006c38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f7ff ff7e 	bl	8006b3c <findClassIndex>
 8006c40:	6138      	str	r0, [r7, #16]
					currentClass = &classList[index];
 8006c42:	4b44      	ldr	r3, [pc, #272]	@ (8006d54 <generateWordDirect+0x1b8>)
 8006c44:	6819      	ldr	r1, [r3, #0]
 8006c46:	693a      	ldr	r2, [r7, #16]
 8006c48:	4613      	mov	r3, r2
 8006c4a:	005b      	lsls	r3, r3, #1
 8006c4c:	4413      	add	r3, r2
 8006c4e:	009b      	lsls	r3, r3, #2
 8006c50:	440b      	add	r3, r1
 8006c52:	627b      	str	r3, [r7, #36]	@ 0x24
					final->classIndex = index;
 8006c54:	69bb      	ldr	r3, [r7, #24]
 8006c56:	693a      	ldr	r2, [r7, #16]
 8006c58:	605a      	str	r2, [r3, #4]
					currentClassIndex = index;
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	617b      	str	r3, [r7, #20]
					firstSubWord = 0;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	61fb      	str	r3, [r7, #28]
					if (currentClassIndex != defaultClassIndex)
 8006c62:	4b3d      	ldr	r3, [pc, #244]	@ (8006d58 <generateWordDirect+0x1bc>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	697a      	ldr	r2, [r7, #20]
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d002      	beq.n	8006c72 <generateWordDirect+0xd6>
					{
						intermediateLength = 0;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	62bb      	str	r3, [r7, #40]	@ 0x28
						break;
 8006c70:	e02f      	b.n	8006cd2 <generateWordDirect+0x136>
					}
				}

				final->subwordsCount++;
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	1c5a      	adds	r2, r3, #1
 8006c78:	69bb      	ldr	r3, [r7, #24]
 8006c7a:	60da      	str	r2, [r3, #12]
				Subword** intermediate = (Subword*)realloc(final->subwords, final->subwordsCount * sizeof(Subword*));
 8006c7c:	69bb      	ldr	r3, [r7, #24]
 8006c7e:	689a      	ldr	r2, [r3, #8]
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	009b      	lsls	r3, r3, #2
 8006c86:	4619      	mov	r1, r3
 8006c88:	4610      	mov	r0, r2
 8006c8a:	f000 fae7 	bl	800725c <realloc>
 8006c8e:	60f8      	str	r0, [r7, #12]
				if (intermediate != NULL)
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d015      	beq.n	8006cc2 <generateWordDirect+0x126>
				{
					final->subwords = intermediate;																				///??????
 8006c96:	69bb      	ldr	r3, [r7, #24]
 8006c98:	68fa      	ldr	r2, [r7, #12]
 8006c9a:	609a      	str	r2, [r3, #8]
					final->subwords[final->subwordsCount - 1] = generateSubwordn(currSymbol - intermediateLength, intermediateLength, currentClass);
 8006c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c9e:	425b      	negs	r3, r3
 8006ca0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ca2:	18d0      	adds	r0, r2, r3
 8006ca4:	69bb      	ldr	r3, [r7, #24]
 8006ca6:	689a      	ldr	r2, [r3, #8]
 8006ca8:	69bb      	ldr	r3, [r7, #24]
 8006caa:	68db      	ldr	r3, [r3, #12]
 8006cac:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006cb0:	3b01      	subs	r3, #1
 8006cb2:	009b      	lsls	r3, r3, #2
 8006cb4:	18d4      	adds	r4, r2, r3
 8006cb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cb8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006cba:	f7ff feb9 	bl	8006a30 <generateSubwordn>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	6023      	str	r3, [r4, #0]
				}
			}

			intermediateLength = 0;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	62bb      	str	r3, [r7, #40]	@ 0x28

			break;
 8006cc6:	e004      	b.n	8006cd2 <generateWordDirect+0x136>

		default:
			intermediateLength++;
 8006cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cca:	3301      	adds	r3, #1
 8006ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
			break;
 8006cce:	e000      	b.n	8006cd2 <generateWordDirect+0x136>
			if (intermediateLength == 0) break;
 8006cd0:	bf00      	nop

		}

		if (*currSymbol == '?')
 8006cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd4:	781b      	ldrb	r3, [r3, #0]
 8006cd6:	2b3f      	cmp	r3, #63	@ 0x3f
 8006cd8:	d128      	bne.n	8006d2c <generateWordDirect+0x190>
		{
			final->subwordsCount++;
 8006cda:	69bb      	ldr	r3, [r7, #24]
 8006cdc:	68db      	ldr	r3, [r3, #12]
 8006cde:	1c5a      	adds	r2, r3, #1
 8006ce0:	69bb      	ldr	r3, [r7, #24]
 8006ce2:	60da      	str	r2, [r3, #12]
			Subword** intermediate = (Subword*)realloc(final->subwords, final->subwordsCount * sizeof(Subword));
 8006ce4:	69bb      	ldr	r3, [r7, #24]
 8006ce6:	689a      	ldr	r2, [r3, #8]
 8006ce8:	69bb      	ldr	r3, [r7, #24]
 8006cea:	68db      	ldr	r3, [r3, #12]
 8006cec:	4619      	mov	r1, r3
 8006cee:	460b      	mov	r3, r1
 8006cf0:	009b      	lsls	r3, r3, #2
 8006cf2:	440b      	add	r3, r1
 8006cf4:	009b      	lsls	r3, r3, #2
 8006cf6:	4619      	mov	r1, r3
 8006cf8:	4610      	mov	r0, r2
 8006cfa:	f000 faaf 	bl	800725c <realloc>
 8006cfe:	60b8      	str	r0, [r7, #8]
			if (intermediate != NULL)
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d012      	beq.n	8006d2c <generateWordDirect+0x190>
			{
				final->subwords = intermediate;																						///??????
 8006d06:	69bb      	ldr	r3, [r7, #24]
 8006d08:	68ba      	ldr	r2, [r7, #8]
 8006d0a:	609a      	str	r2, [r3, #8]
				final->subwords[final->subwordsCount - 1] = generateSubwordn("?", 1, currentClass);
 8006d0c:	69bb      	ldr	r3, [r7, #24]
 8006d0e:	689a      	ldr	r2, [r3, #8]
 8006d10:	69bb      	ldr	r3, [r7, #24]
 8006d12:	68db      	ldr	r3, [r3, #12]
 8006d14:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006d18:	3b01      	subs	r3, #1
 8006d1a:	009b      	lsls	r3, r3, #2
 8006d1c:	18d4      	adds	r4, r2, r3
 8006d1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d20:	2101      	movs	r1, #1
 8006d22:	480e      	ldr	r0, [pc, #56]	@ (8006d5c <generateWordDirect+0x1c0>)
 8006d24:	f7ff fe84 	bl	8006a30 <generateSubwordn>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	6023      	str	r3, [r4, #0]
			}
		}

		currSymbol += !isLast;
 8006d2c:	6a3b      	ldr	r3, [r7, #32]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	bf0c      	ite	eq
 8006d32:	2301      	moveq	r3, #1
 8006d34:	2300      	movne	r3, #0
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	461a      	mov	r2, r3
 8006d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d3c:	4413      	add	r3, r2
 8006d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	while (!isLast)
 8006d40:	6a3b      	ldr	r3, [r7, #32]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	f43f af4c 	beq.w	8006be0 <generateWordDirect+0x44>
	}

	return final;
 8006d48:	69bb      	ldr	r3, [r7, #24]
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3734      	adds	r7, #52	@ 0x34
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd90      	pop	{r4, r7, pc}
 8006d52:	bf00      	nop
 8006d54:	200004cc 	.word	0x200004cc
 8006d58:	2000001c 	.word	0x2000001c
 8006d5c:	0800ab9c 	.word	0x0800ab9c

08006d60 <executeWord>:

void executeWord(Word* word)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
	if (word->subwordsCount < 1) return;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	dd27      	ble.n	8006dc0 <executeWord+0x60>
	if (word->subwords == NULL) return;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d025      	beq.n	8006dc4 <executeWord+0x64>
	if (word->subwords[0]->type != function) return;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	781b      	ldrb	r3, [r3, #0]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d121      	bne.n	8006dc8 <executeWord+0x68>
	int classIndex = word->classIndex;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	60fb      	str	r3, [r7, #12]
	int functionIndex = word->subwords[0]->functionIndex;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	60bb      	str	r3, [r7, #8]
	classList[classIndex].functions[functionIndex].run(word->subwords + 1, word->subwordsCount - 1);
 8006d94:	4b0e      	ldr	r3, [pc, #56]	@ (8006dd0 <executeWord+0x70>)
 8006d96:	6819      	ldr	r1, [r3, #0]
 8006d98:	68fa      	ldr	r2, [r7, #12]
 8006d9a:	4613      	mov	r3, r2
 8006d9c:	005b      	lsls	r3, r3, #1
 8006d9e:	4413      	add	r3, r2
 8006da0:	009b      	lsls	r3, r3, #2
 8006da2:	440b      	add	r3, r1
 8006da4:	685a      	ldr	r2, [r3, #4]
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	00db      	lsls	r3, r3, #3
 8006daa:	4413      	add	r3, r2
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	6892      	ldr	r2, [r2, #8]
 8006db2:	1d10      	adds	r0, r2, #4
 8006db4:	687a      	ldr	r2, [r7, #4]
 8006db6:	68d2      	ldr	r2, [r2, #12]
 8006db8:	3a01      	subs	r2, #1
 8006dba:	4611      	mov	r1, r2
 8006dbc:	4798      	blx	r3
 8006dbe:	e004      	b.n	8006dca <executeWord+0x6a>
	if (word->subwordsCount < 1) return;
 8006dc0:	bf00      	nop
 8006dc2:	e002      	b.n	8006dca <executeWord+0x6a>
	if (word->subwords == NULL) return;
 8006dc4:	bf00      	nop
 8006dc6:	e000      	b.n	8006dca <executeWord+0x6a>
	if (word->subwords[0]->type != function) return;
 8006dc8:	bf00      	nop
}
 8006dca:	3710      	adds	r7, #16
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}
 8006dd0:	200004cc 	.word	0x200004cc

08006dd4 <addClass>:
	if (isDefault) defaultClassIndex = classLength;
	classLength++;
}

void addClass(Class* class, int isDefault)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b082      	sub	sp, #8
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	6039      	str	r1, [r7, #0]
	classList = (Class*)realloc(classList, (classLength + 1) * sizeof(Class));
 8006dde:	4b17      	ldr	r3, [pc, #92]	@ (8006e3c <addClass+0x68>)
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	4b17      	ldr	r3, [pc, #92]	@ (8006e40 <addClass+0x6c>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	3301      	adds	r3, #1
 8006de8:	4619      	mov	r1, r3
 8006dea:	460b      	mov	r3, r1
 8006dec:	005b      	lsls	r3, r3, #1
 8006dee:	440b      	add	r3, r1
 8006df0:	009b      	lsls	r3, r3, #2
 8006df2:	4619      	mov	r1, r3
 8006df4:	4610      	mov	r0, r2
 8006df6:	f000 fa31 	bl	800725c <realloc>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	4a0f      	ldr	r2, [pc, #60]	@ (8006e3c <addClass+0x68>)
 8006dfe:	6013      	str	r3, [r2, #0]
	classList[classLength] = *class;
 8006e00:	4b0e      	ldr	r3, [pc, #56]	@ (8006e3c <addClass+0x68>)
 8006e02:	681a      	ldr	r2, [r3, #0]
 8006e04:	4b0e      	ldr	r3, [pc, #56]	@ (8006e40 <addClass+0x6c>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4619      	mov	r1, r3
 8006e0a:	460b      	mov	r3, r1
 8006e0c:	005b      	lsls	r3, r3, #1
 8006e0e:	440b      	add	r3, r1
 8006e10:	009b      	lsls	r3, r3, #2
 8006e12:	4413      	add	r3, r2
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	ca07      	ldmia	r2, {r0, r1, r2}
 8006e18:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (isDefault) defaultClassIndex = classLength;
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d003      	beq.n	8006e2a <addClass+0x56>
 8006e22:	4b07      	ldr	r3, [pc, #28]	@ (8006e40 <addClass+0x6c>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a07      	ldr	r2, [pc, #28]	@ (8006e44 <addClass+0x70>)
 8006e28:	6013      	str	r3, [r2, #0]
	classLength++;
 8006e2a:	4b05      	ldr	r3, [pc, #20]	@ (8006e40 <addClass+0x6c>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	3301      	adds	r3, #1
 8006e30:	4a03      	ldr	r2, [pc, #12]	@ (8006e40 <addClass+0x6c>)
 8006e32:	6013      	str	r3, [r2, #0]
}
 8006e34:	bf00      	nop
 8006e36:	3708      	adds	r7, #8
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}
 8006e3c:	200004cc 	.word	0x200004cc
 8006e40:	200004d0 	.word	0x200004d0
 8006e44:	2000001c 	.word	0x2000001c

08006e48 <writeToRegister>:
uint8_t is_initialised = 0;

I2C_HandleTypeDef I2CHandle;

void writeToRegister(uint16_t device_address, uint16_t memory_address, uint8_t *data)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b086      	sub	sp, #24
 8006e4c:	af04      	add	r7, sp, #16
 8006e4e:	4603      	mov	r3, r0
 8006e50:	603a      	str	r2, [r7, #0]
 8006e52:	80fb      	strh	r3, [r7, #6]
 8006e54:	460b      	mov	r3, r1
 8006e56:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Write(&I2CHandle, (device_address<<1), memory_address, 1, data, 1, 1000);
 8006e58:	88fb      	ldrh	r3, [r7, #6]
 8006e5a:	005b      	lsls	r3, r3, #1
 8006e5c:	b299      	uxth	r1, r3
 8006e5e:	88ba      	ldrh	r2, [r7, #4]
 8006e60:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006e64:	9302      	str	r3, [sp, #8]
 8006e66:	2301      	movs	r3, #1
 8006e68:	9301      	str	r3, [sp, #4]
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	9300      	str	r3, [sp, #0]
 8006e6e:	2301      	movs	r3, #1
 8006e70:	4803      	ldr	r0, [pc, #12]	@ (8006e80 <writeToRegister+0x38>)
 8006e72:	f7fb ff33 	bl	8002cdc <HAL_I2C_Mem_Write>
}
 8006e76:	bf00      	nop
 8006e78:	3708      	adds	r7, #8
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}
 8006e7e:	bf00      	nop
 8006e80:	200004d8 	.word	0x200004d8

08006e84 <TCA_Init>:

void TCA_Init(uint8_t address, I2C_HandleTypeDef handle)
{
 8006e84:	b084      	sub	sp, #16
 8006e86:	b590      	push	{r4, r7, lr}
 8006e88:	b083      	sub	sp, #12
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	4604      	mov	r4, r0
 8006e8e:	f107 001c 	add.w	r0, r7, #28
 8006e92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8006e96:	4623      	mov	r3, r4
 8006e98:	71fb      	strb	r3, [r7, #7]
	TCA_address = address;
 8006e9a:	4a0a      	ldr	r2, [pc, #40]	@ (8006ec4 <TCA_Init+0x40>)
 8006e9c:	79fb      	ldrb	r3, [r7, #7]
 8006e9e:	7013      	strb	r3, [r2, #0]
	I2CHandle = handle;
 8006ea0:	4b09      	ldr	r3, [pc, #36]	@ (8006ec8 <TCA_Init+0x44>)
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f107 031c 	add.w	r3, r7, #28
 8006ea8:	2254      	movs	r2, #84	@ 0x54
 8006eaa:	4619      	mov	r1, r3
 8006eac:	f001 f8db 	bl	8008066 <memcpy>
	is_initialised = 1;
 8006eb0:	4b06      	ldr	r3, [pc, #24]	@ (8006ecc <TCA_Init+0x48>)
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	701a      	strb	r2, [r3, #0]
}
 8006eb6:	bf00      	nop
 8006eb8:	370c      	adds	r7, #12
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8006ec0:	b004      	add	sp, #16
 8006ec2:	4770      	bx	lr
 8006ec4:	20000024 	.word	0x20000024
 8006ec8:	200004d8 	.word	0x200004d8
 8006ecc:	200004d4 	.word	0x200004d4

08006ed0 <TCA_PinMode>:

void TCA_PinMode(uint32_t pin, uint32_t mode)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b084      	sub	sp, #16
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
 8006ed8:	6039      	str	r1, [r7, #0]
	if(!is_initialised) return;
 8006eda:	4b25      	ldr	r3, [pc, #148]	@ (8006f70 <TCA_PinMode+0xa0>)
 8006edc:	781b      	ldrb	r3, [r3, #0]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d03d      	beq.n	8006f5e <TCA_PinMode+0x8e>
	if(pin > 15) return;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2b0f      	cmp	r3, #15
 8006ee6:	d83c      	bhi.n	8006f62 <TCA_PinMode+0x92>
	if(mode != 0 && mode != 1) return;
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d002      	beq.n	8006ef4 <TCA_PinMode+0x24>
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d138      	bne.n	8006f66 <TCA_PinMode+0x96>

	uint8_t mask =  1 << (pin % 8);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	f003 0307 	and.w	r3, r3, #7
 8006efa:	2201      	movs	r2, #1
 8006efc:	fa02 f303 	lsl.w	r3, r2, r3
 8006f00:	73fb      	strb	r3, [r7, #15]

	uint16_t memory_address = pin < 8 ? PINMODE_REGISTER_LOW : PINMODE_REGISTER_HIGH;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2b07      	cmp	r3, #7
 8006f06:	d801      	bhi.n	8006f0c <TCA_PinMode+0x3c>
 8006f08:	2306      	movs	r3, #6
 8006f0a:	e000      	b.n	8006f0e <TCA_PinMode+0x3e>
 8006f0c:	2307      	movs	r3, #7
 8006f0e:	81bb      	strh	r3, [r7, #12]
	uint8_t *data = pin < 8 ? &pinmode_register_state_low : &pinmode_register_state_high;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2b07      	cmp	r3, #7
 8006f14:	d801      	bhi.n	8006f1a <TCA_PinMode+0x4a>
 8006f16:	4b17      	ldr	r3, [pc, #92]	@ (8006f74 <TCA_PinMode+0xa4>)
 8006f18:	e000      	b.n	8006f1c <TCA_PinMode+0x4c>
 8006f1a:	4b17      	ldr	r3, [pc, #92]	@ (8006f78 <TCA_PinMode+0xa8>)
 8006f1c:	60bb      	str	r3, [r7, #8]

	if (mode) 	*data |= mask;
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d007      	beq.n	8006f34 <TCA_PinMode+0x64>
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	781a      	ldrb	r2, [r3, #0]
 8006f28:	7bfb      	ldrb	r3, [r7, #15]
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	b2da      	uxtb	r2, r3
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	701a      	strb	r2, [r3, #0]
 8006f32:	e00b      	b.n	8006f4c <TCA_PinMode+0x7c>
	else 		*data &= ~mask;
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	781b      	ldrb	r3, [r3, #0]
 8006f38:	b25a      	sxtb	r2, r3
 8006f3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f3e:	43db      	mvns	r3, r3
 8006f40:	b25b      	sxtb	r3, r3
 8006f42:	4013      	ands	r3, r2
 8006f44:	b25b      	sxtb	r3, r3
 8006f46:	b2da      	uxtb	r2, r3
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	701a      	strb	r2, [r3, #0]

	writeToRegister(TCA_address, memory_address, data);
 8006f4c:	4b0b      	ldr	r3, [pc, #44]	@ (8006f7c <TCA_PinMode+0xac>)
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	4618      	mov	r0, r3
 8006f52:	89bb      	ldrh	r3, [r7, #12]
 8006f54:	68ba      	ldr	r2, [r7, #8]
 8006f56:	4619      	mov	r1, r3
 8006f58:	f7ff ff76 	bl	8006e48 <writeToRegister>
 8006f5c:	e004      	b.n	8006f68 <TCA_PinMode+0x98>
	if(!is_initialised) return;
 8006f5e:	bf00      	nop
 8006f60:	e002      	b.n	8006f68 <TCA_PinMode+0x98>
	if(pin > 15) return;
 8006f62:	bf00      	nop
 8006f64:	e000      	b.n	8006f68 <TCA_PinMode+0x98>
	if(mode != 0 && mode != 1) return;
 8006f66:	bf00      	nop
}
 8006f68:	3710      	adds	r7, #16
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	bd80      	pop	{r7, pc}
 8006f6e:	bf00      	nop
 8006f70:	200004d4 	.word	0x200004d4
 8006f74:	20000022 	.word	0x20000022
 8006f78:	20000023 	.word	0x20000023
 8006f7c:	20000024 	.word	0x20000024

08006f80 <TCA_WritePin>:

	writeToRegister(TCA_address, memory_address, data);
}

void TCA_WritePin(uint32_t pin, uint32_t value)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b084      	sub	sp, #16
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
 8006f88:	6039      	str	r1, [r7, #0]
	if(!is_initialised) return;
 8006f8a:	4b25      	ldr	r3, [pc, #148]	@ (8007020 <TCA_WritePin+0xa0>)
 8006f8c:	781b      	ldrb	r3, [r3, #0]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d03d      	beq.n	800700e <TCA_WritePin+0x8e>
	if(pin > 15) return;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2b0f      	cmp	r3, #15
 8006f96:	d83c      	bhi.n	8007012 <TCA_WritePin+0x92>
	if(value != 0 && value != 1) return;
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d002      	beq.n	8006fa4 <TCA_WritePin+0x24>
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	d138      	bne.n	8007016 <TCA_WritePin+0x96>

	uint8_t mask =  1 << (pin % 8);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	f003 0307 	and.w	r3, r3, #7
 8006faa:	2201      	movs	r2, #1
 8006fac:	fa02 f303 	lsl.w	r3, r2, r3
 8006fb0:	73fb      	strb	r3, [r7, #15]

	uint16_t memory_address = pin < 8 ? OUTPUT_REGISTER_LOW : OUTPUT_REGISTER_HIGH;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2b07      	cmp	r3, #7
 8006fb6:	d801      	bhi.n	8006fbc <TCA_WritePin+0x3c>
 8006fb8:	2302      	movs	r3, #2
 8006fba:	e000      	b.n	8006fbe <TCA_WritePin+0x3e>
 8006fbc:	2303      	movs	r3, #3
 8006fbe:	81bb      	strh	r3, [r7, #12]
	uint8_t *data = pin < 8 ? &output_register_state_low : &output_register_state_high;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2b07      	cmp	r3, #7
 8006fc4:	d801      	bhi.n	8006fca <TCA_WritePin+0x4a>
 8006fc6:	4b17      	ldr	r3, [pc, #92]	@ (8007024 <TCA_WritePin+0xa4>)
 8006fc8:	e000      	b.n	8006fcc <TCA_WritePin+0x4c>
 8006fca:	4b17      	ldr	r3, [pc, #92]	@ (8007028 <TCA_WritePin+0xa8>)
 8006fcc:	60bb      	str	r3, [r7, #8]

	if (value)	*data |= mask;
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d007      	beq.n	8006fe4 <TCA_WritePin+0x64>
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	781a      	ldrb	r2, [r3, #0]
 8006fd8:	7bfb      	ldrb	r3, [r7, #15]
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	b2da      	uxtb	r2, r3
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	701a      	strb	r2, [r3, #0]
 8006fe2:	e00b      	b.n	8006ffc <TCA_WritePin+0x7c>
	else 		*data &= ~mask;
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	781b      	ldrb	r3, [r3, #0]
 8006fe8:	b25a      	sxtb	r2, r3
 8006fea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006fee:	43db      	mvns	r3, r3
 8006ff0:	b25b      	sxtb	r3, r3
 8006ff2:	4013      	ands	r3, r2
 8006ff4:	b25b      	sxtb	r3, r3
 8006ff6:	b2da      	uxtb	r2, r3
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	701a      	strb	r2, [r3, #0]

	writeToRegister(TCA_address, memory_address, data);
 8006ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800702c <TCA_WritePin+0xac>)
 8006ffe:	781b      	ldrb	r3, [r3, #0]
 8007000:	4618      	mov	r0, r3
 8007002:	89bb      	ldrh	r3, [r7, #12]
 8007004:	68ba      	ldr	r2, [r7, #8]
 8007006:	4619      	mov	r1, r3
 8007008:	f7ff ff1e 	bl	8006e48 <writeToRegister>
 800700c:	e004      	b.n	8007018 <TCA_WritePin+0x98>
	if(!is_initialised) return;
 800700e:	bf00      	nop
 8007010:	e002      	b.n	8007018 <TCA_WritePin+0x98>
	if(pin > 15) return;
 8007012:	bf00      	nop
 8007014:	e000      	b.n	8007018 <TCA_WritePin+0x98>
	if(value != 0 && value != 1) return;
 8007016:	bf00      	nop
}
 8007018:	3710      	adds	r7, #16
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
 800701e:	bf00      	nop
 8007020:	200004d4 	.word	0x200004d4
 8007024:	20000020 	.word	0x20000020
 8007028:	20000021 	.word	0x20000021
 800702c:	20000024 	.word	0x20000024

08007030 <trimInt>:

    return (int16_t)value;
}

int trimInt(int integer, int min, int max)
{
 8007030:	b480      	push	{r7}
 8007032:	b085      	sub	sp, #20
 8007034:	af00      	add	r7, sp, #0
 8007036:	60f8      	str	r0, [r7, #12]
 8007038:	60b9      	str	r1, [r7, #8]
 800703a:	607a      	str	r2, [r7, #4]
	if(integer>max) integer = max;
 800703c:	68fa      	ldr	r2, [r7, #12]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	429a      	cmp	r2, r3
 8007042:	dd02      	ble.n	800704a <trimInt+0x1a>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	60fb      	str	r3, [r7, #12]
 8007048:	e005      	b.n	8007056 <trimInt+0x26>
	else if(integer<min) integer = min;
 800704a:	68fa      	ldr	r2, [r7, #12]
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	429a      	cmp	r2, r3
 8007050:	da01      	bge.n	8007056 <trimInt+0x26>
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	60fb      	str	r3, [r7, #12]
	return integer;
 8007056:	68fb      	ldr	r3, [r7, #12]
}
 8007058:	4618      	mov	r0, r3
 800705a:	3714      	adds	r7, #20
 800705c:	46bd      	mov	sp, r7
 800705e:	bc80      	pop	{r7}
 8007060:	4770      	bx	lr

08007062 <trimFloat>:

float trimFloat(float floating, float min, float max)
{
 8007062:	b580      	push	{r7, lr}
 8007064:	b084      	sub	sp, #16
 8007066:	af00      	add	r7, sp, #0
 8007068:	60f8      	str	r0, [r7, #12]
 800706a:	60b9      	str	r1, [r7, #8]
 800706c:	607a      	str	r2, [r7, #4]
	if(floating>max) floating = max;
 800706e:	6879      	ldr	r1, [r7, #4]
 8007070:	68f8      	ldr	r0, [r7, #12]
 8007072:	f7fa f843 	bl	80010fc <__aeabi_fcmpgt>
 8007076:	4603      	mov	r3, r0
 8007078:	2b00      	cmp	r3, #0
 800707a:	d002      	beq.n	8007082 <trimFloat+0x20>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	60fb      	str	r3, [r7, #12]
 8007080:	e008      	b.n	8007094 <trimFloat+0x32>
	else if(floating<min) floating = min;
 8007082:	68b9      	ldr	r1, [r7, #8]
 8007084:	68f8      	ldr	r0, [r7, #12]
 8007086:	f7fa f81b 	bl	80010c0 <__aeabi_fcmplt>
 800708a:	4603      	mov	r3, r0
 800708c:	2b00      	cmp	r3, #0
 800708e:	d001      	beq.n	8007094 <trimFloat+0x32>
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	60fb      	str	r3, [r7, #12]
	return floating;
 8007094:	68fb      	ldr	r3, [r7, #12]
}
 8007096:	4618      	mov	r0, r3
 8007098:	3710      	adds	r7, #16
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}

0800709e <atoi>:
 800709e:	220a      	movs	r2, #10
 80070a0:	2100      	movs	r1, #0
 80070a2:	f000 b98b 	b.w	80073bc <strtol>
	...

080070a8 <calloc>:
 80070a8:	4b02      	ldr	r3, [pc, #8]	@ (80070b4 <calloc+0xc>)
 80070aa:	460a      	mov	r2, r1
 80070ac:	4601      	mov	r1, r0
 80070ae:	6818      	ldr	r0, [r3, #0]
 80070b0:	f000 b802 	b.w	80070b8 <_calloc_r>
 80070b4:	20000034 	.word	0x20000034

080070b8 <_calloc_r>:
 80070b8:	b570      	push	{r4, r5, r6, lr}
 80070ba:	fba1 5402 	umull	r5, r4, r1, r2
 80070be:	b93c      	cbnz	r4, 80070d0 <_calloc_r+0x18>
 80070c0:	4629      	mov	r1, r5
 80070c2:	f000 f83f 	bl	8007144 <_malloc_r>
 80070c6:	4606      	mov	r6, r0
 80070c8:	b928      	cbnz	r0, 80070d6 <_calloc_r+0x1e>
 80070ca:	2600      	movs	r6, #0
 80070cc:	4630      	mov	r0, r6
 80070ce:	bd70      	pop	{r4, r5, r6, pc}
 80070d0:	220c      	movs	r2, #12
 80070d2:	6002      	str	r2, [r0, #0]
 80070d4:	e7f9      	b.n	80070ca <_calloc_r+0x12>
 80070d6:	462a      	mov	r2, r5
 80070d8:	4621      	mov	r1, r4
 80070da:	f000 fefa 	bl	8007ed2 <memset>
 80070de:	e7f5      	b.n	80070cc <_calloc_r+0x14>

080070e0 <malloc>:
 80070e0:	4b02      	ldr	r3, [pc, #8]	@ (80070ec <malloc+0xc>)
 80070e2:	4601      	mov	r1, r0
 80070e4:	6818      	ldr	r0, [r3, #0]
 80070e6:	f000 b82d 	b.w	8007144 <_malloc_r>
 80070ea:	bf00      	nop
 80070ec:	20000034 	.word	0x20000034

080070f0 <free>:
 80070f0:	4b02      	ldr	r3, [pc, #8]	@ (80070fc <free+0xc>)
 80070f2:	4601      	mov	r1, r0
 80070f4:	6818      	ldr	r0, [r3, #0]
 80070f6:	f001 be17 	b.w	8008d28 <_free_r>
 80070fa:	bf00      	nop
 80070fc:	20000034 	.word	0x20000034

08007100 <sbrk_aligned>:
 8007100:	b570      	push	{r4, r5, r6, lr}
 8007102:	4e0f      	ldr	r6, [pc, #60]	@ (8007140 <sbrk_aligned+0x40>)
 8007104:	460c      	mov	r4, r1
 8007106:	6831      	ldr	r1, [r6, #0]
 8007108:	4605      	mov	r5, r0
 800710a:	b911      	cbnz	r1, 8007112 <sbrk_aligned+0x12>
 800710c:	f000 ff46 	bl	8007f9c <_sbrk_r>
 8007110:	6030      	str	r0, [r6, #0]
 8007112:	4621      	mov	r1, r4
 8007114:	4628      	mov	r0, r5
 8007116:	f000 ff41 	bl	8007f9c <_sbrk_r>
 800711a:	1c43      	adds	r3, r0, #1
 800711c:	d103      	bne.n	8007126 <sbrk_aligned+0x26>
 800711e:	f04f 34ff 	mov.w	r4, #4294967295
 8007122:	4620      	mov	r0, r4
 8007124:	bd70      	pop	{r4, r5, r6, pc}
 8007126:	1cc4      	adds	r4, r0, #3
 8007128:	f024 0403 	bic.w	r4, r4, #3
 800712c:	42a0      	cmp	r0, r4
 800712e:	d0f8      	beq.n	8007122 <sbrk_aligned+0x22>
 8007130:	1a21      	subs	r1, r4, r0
 8007132:	4628      	mov	r0, r5
 8007134:	f000 ff32 	bl	8007f9c <_sbrk_r>
 8007138:	3001      	adds	r0, #1
 800713a:	d1f2      	bne.n	8007122 <sbrk_aligned+0x22>
 800713c:	e7ef      	b.n	800711e <sbrk_aligned+0x1e>
 800713e:	bf00      	nop
 8007140:	2000052c 	.word	0x2000052c

08007144 <_malloc_r>:
 8007144:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007148:	1ccd      	adds	r5, r1, #3
 800714a:	f025 0503 	bic.w	r5, r5, #3
 800714e:	3508      	adds	r5, #8
 8007150:	2d0c      	cmp	r5, #12
 8007152:	bf38      	it	cc
 8007154:	250c      	movcc	r5, #12
 8007156:	2d00      	cmp	r5, #0
 8007158:	4606      	mov	r6, r0
 800715a:	db01      	blt.n	8007160 <_malloc_r+0x1c>
 800715c:	42a9      	cmp	r1, r5
 800715e:	d904      	bls.n	800716a <_malloc_r+0x26>
 8007160:	230c      	movs	r3, #12
 8007162:	6033      	str	r3, [r6, #0]
 8007164:	2000      	movs	r0, #0
 8007166:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800716a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007240 <_malloc_r+0xfc>
 800716e:	f000 f869 	bl	8007244 <__malloc_lock>
 8007172:	f8d8 3000 	ldr.w	r3, [r8]
 8007176:	461c      	mov	r4, r3
 8007178:	bb44      	cbnz	r4, 80071cc <_malloc_r+0x88>
 800717a:	4629      	mov	r1, r5
 800717c:	4630      	mov	r0, r6
 800717e:	f7ff ffbf 	bl	8007100 <sbrk_aligned>
 8007182:	1c43      	adds	r3, r0, #1
 8007184:	4604      	mov	r4, r0
 8007186:	d158      	bne.n	800723a <_malloc_r+0xf6>
 8007188:	f8d8 4000 	ldr.w	r4, [r8]
 800718c:	4627      	mov	r7, r4
 800718e:	2f00      	cmp	r7, #0
 8007190:	d143      	bne.n	800721a <_malloc_r+0xd6>
 8007192:	2c00      	cmp	r4, #0
 8007194:	d04b      	beq.n	800722e <_malloc_r+0xea>
 8007196:	6823      	ldr	r3, [r4, #0]
 8007198:	4639      	mov	r1, r7
 800719a:	4630      	mov	r0, r6
 800719c:	eb04 0903 	add.w	r9, r4, r3
 80071a0:	f000 fefc 	bl	8007f9c <_sbrk_r>
 80071a4:	4581      	cmp	r9, r0
 80071a6:	d142      	bne.n	800722e <_malloc_r+0xea>
 80071a8:	6821      	ldr	r1, [r4, #0]
 80071aa:	4630      	mov	r0, r6
 80071ac:	1a6d      	subs	r5, r5, r1
 80071ae:	4629      	mov	r1, r5
 80071b0:	f7ff ffa6 	bl	8007100 <sbrk_aligned>
 80071b4:	3001      	adds	r0, #1
 80071b6:	d03a      	beq.n	800722e <_malloc_r+0xea>
 80071b8:	6823      	ldr	r3, [r4, #0]
 80071ba:	442b      	add	r3, r5
 80071bc:	6023      	str	r3, [r4, #0]
 80071be:	f8d8 3000 	ldr.w	r3, [r8]
 80071c2:	685a      	ldr	r2, [r3, #4]
 80071c4:	bb62      	cbnz	r2, 8007220 <_malloc_r+0xdc>
 80071c6:	f8c8 7000 	str.w	r7, [r8]
 80071ca:	e00f      	b.n	80071ec <_malloc_r+0xa8>
 80071cc:	6822      	ldr	r2, [r4, #0]
 80071ce:	1b52      	subs	r2, r2, r5
 80071d0:	d420      	bmi.n	8007214 <_malloc_r+0xd0>
 80071d2:	2a0b      	cmp	r2, #11
 80071d4:	d917      	bls.n	8007206 <_malloc_r+0xc2>
 80071d6:	1961      	adds	r1, r4, r5
 80071d8:	42a3      	cmp	r3, r4
 80071da:	6025      	str	r5, [r4, #0]
 80071dc:	bf18      	it	ne
 80071de:	6059      	strne	r1, [r3, #4]
 80071e0:	6863      	ldr	r3, [r4, #4]
 80071e2:	bf08      	it	eq
 80071e4:	f8c8 1000 	streq.w	r1, [r8]
 80071e8:	5162      	str	r2, [r4, r5]
 80071ea:	604b      	str	r3, [r1, #4]
 80071ec:	4630      	mov	r0, r6
 80071ee:	f000 f82f 	bl	8007250 <__malloc_unlock>
 80071f2:	f104 000b 	add.w	r0, r4, #11
 80071f6:	1d23      	adds	r3, r4, #4
 80071f8:	f020 0007 	bic.w	r0, r0, #7
 80071fc:	1ac2      	subs	r2, r0, r3
 80071fe:	bf1c      	itt	ne
 8007200:	1a1b      	subne	r3, r3, r0
 8007202:	50a3      	strne	r3, [r4, r2]
 8007204:	e7af      	b.n	8007166 <_malloc_r+0x22>
 8007206:	6862      	ldr	r2, [r4, #4]
 8007208:	42a3      	cmp	r3, r4
 800720a:	bf0c      	ite	eq
 800720c:	f8c8 2000 	streq.w	r2, [r8]
 8007210:	605a      	strne	r2, [r3, #4]
 8007212:	e7eb      	b.n	80071ec <_malloc_r+0xa8>
 8007214:	4623      	mov	r3, r4
 8007216:	6864      	ldr	r4, [r4, #4]
 8007218:	e7ae      	b.n	8007178 <_malloc_r+0x34>
 800721a:	463c      	mov	r4, r7
 800721c:	687f      	ldr	r7, [r7, #4]
 800721e:	e7b6      	b.n	800718e <_malloc_r+0x4a>
 8007220:	461a      	mov	r2, r3
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	42a3      	cmp	r3, r4
 8007226:	d1fb      	bne.n	8007220 <_malloc_r+0xdc>
 8007228:	2300      	movs	r3, #0
 800722a:	6053      	str	r3, [r2, #4]
 800722c:	e7de      	b.n	80071ec <_malloc_r+0xa8>
 800722e:	230c      	movs	r3, #12
 8007230:	4630      	mov	r0, r6
 8007232:	6033      	str	r3, [r6, #0]
 8007234:	f000 f80c 	bl	8007250 <__malloc_unlock>
 8007238:	e794      	b.n	8007164 <_malloc_r+0x20>
 800723a:	6005      	str	r5, [r0, #0]
 800723c:	e7d6      	b.n	80071ec <_malloc_r+0xa8>
 800723e:	bf00      	nop
 8007240:	20000530 	.word	0x20000530

08007244 <__malloc_lock>:
 8007244:	4801      	ldr	r0, [pc, #4]	@ (800724c <__malloc_lock+0x8>)
 8007246:	f000 bef6 	b.w	8008036 <__retarget_lock_acquire_recursive>
 800724a:	bf00      	nop
 800724c:	20000674 	.word	0x20000674

08007250 <__malloc_unlock>:
 8007250:	4801      	ldr	r0, [pc, #4]	@ (8007258 <__malloc_unlock+0x8>)
 8007252:	f000 bef1 	b.w	8008038 <__retarget_lock_release_recursive>
 8007256:	bf00      	nop
 8007258:	20000674 	.word	0x20000674

0800725c <realloc>:
 800725c:	4b02      	ldr	r3, [pc, #8]	@ (8007268 <realloc+0xc>)
 800725e:	460a      	mov	r2, r1
 8007260:	4601      	mov	r1, r0
 8007262:	6818      	ldr	r0, [r3, #0]
 8007264:	f000 b802 	b.w	800726c <_realloc_r>
 8007268:	20000034 	.word	0x20000034

0800726c <_realloc_r>:
 800726c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007270:	4680      	mov	r8, r0
 8007272:	4615      	mov	r5, r2
 8007274:	460c      	mov	r4, r1
 8007276:	b921      	cbnz	r1, 8007282 <_realloc_r+0x16>
 8007278:	4611      	mov	r1, r2
 800727a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800727e:	f7ff bf61 	b.w	8007144 <_malloc_r>
 8007282:	b92a      	cbnz	r2, 8007290 <_realloc_r+0x24>
 8007284:	f001 fd50 	bl	8008d28 <_free_r>
 8007288:	2400      	movs	r4, #0
 800728a:	4620      	mov	r0, r4
 800728c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007290:	f002 f912 	bl	80094b8 <_malloc_usable_size_r>
 8007294:	4285      	cmp	r5, r0
 8007296:	4606      	mov	r6, r0
 8007298:	d802      	bhi.n	80072a0 <_realloc_r+0x34>
 800729a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800729e:	d8f4      	bhi.n	800728a <_realloc_r+0x1e>
 80072a0:	4629      	mov	r1, r5
 80072a2:	4640      	mov	r0, r8
 80072a4:	f7ff ff4e 	bl	8007144 <_malloc_r>
 80072a8:	4607      	mov	r7, r0
 80072aa:	2800      	cmp	r0, #0
 80072ac:	d0ec      	beq.n	8007288 <_realloc_r+0x1c>
 80072ae:	42b5      	cmp	r5, r6
 80072b0:	462a      	mov	r2, r5
 80072b2:	4621      	mov	r1, r4
 80072b4:	bf28      	it	cs
 80072b6:	4632      	movcs	r2, r6
 80072b8:	f000 fed5 	bl	8008066 <memcpy>
 80072bc:	4621      	mov	r1, r4
 80072be:	4640      	mov	r0, r8
 80072c0:	f001 fd32 	bl	8008d28 <_free_r>
 80072c4:	463c      	mov	r4, r7
 80072c6:	e7e0      	b.n	800728a <_realloc_r+0x1e>

080072c8 <_strtol_l.constprop.0>:
 80072c8:	2b24      	cmp	r3, #36	@ 0x24
 80072ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072ce:	4686      	mov	lr, r0
 80072d0:	4690      	mov	r8, r2
 80072d2:	d801      	bhi.n	80072d8 <_strtol_l.constprop.0+0x10>
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d106      	bne.n	80072e6 <_strtol_l.constprop.0+0x1e>
 80072d8:	f000 fe82 	bl	8007fe0 <__errno>
 80072dc:	2316      	movs	r3, #22
 80072de:	6003      	str	r3, [r0, #0]
 80072e0:	2000      	movs	r0, #0
 80072e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072e6:	460d      	mov	r5, r1
 80072e8:	4833      	ldr	r0, [pc, #204]	@ (80073b8 <_strtol_l.constprop.0+0xf0>)
 80072ea:	462a      	mov	r2, r5
 80072ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 80072f0:	5d06      	ldrb	r6, [r0, r4]
 80072f2:	f016 0608 	ands.w	r6, r6, #8
 80072f6:	d1f8      	bne.n	80072ea <_strtol_l.constprop.0+0x22>
 80072f8:	2c2d      	cmp	r4, #45	@ 0x2d
 80072fa:	d12d      	bne.n	8007358 <_strtol_l.constprop.0+0x90>
 80072fc:	2601      	movs	r6, #1
 80072fe:	782c      	ldrb	r4, [r5, #0]
 8007300:	1c95      	adds	r5, r2, #2
 8007302:	f033 0210 	bics.w	r2, r3, #16
 8007306:	d109      	bne.n	800731c <_strtol_l.constprop.0+0x54>
 8007308:	2c30      	cmp	r4, #48	@ 0x30
 800730a:	d12a      	bne.n	8007362 <_strtol_l.constprop.0+0x9a>
 800730c:	782a      	ldrb	r2, [r5, #0]
 800730e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007312:	2a58      	cmp	r2, #88	@ 0x58
 8007314:	d125      	bne.n	8007362 <_strtol_l.constprop.0+0x9a>
 8007316:	2310      	movs	r3, #16
 8007318:	786c      	ldrb	r4, [r5, #1]
 800731a:	3502      	adds	r5, #2
 800731c:	2200      	movs	r2, #0
 800731e:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007322:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007326:	fbbc f9f3 	udiv	r9, ip, r3
 800732a:	4610      	mov	r0, r2
 800732c:	fb03 ca19 	mls	sl, r3, r9, ip
 8007330:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007334:	2f09      	cmp	r7, #9
 8007336:	d81b      	bhi.n	8007370 <_strtol_l.constprop.0+0xa8>
 8007338:	463c      	mov	r4, r7
 800733a:	42a3      	cmp	r3, r4
 800733c:	dd27      	ble.n	800738e <_strtol_l.constprop.0+0xc6>
 800733e:	1c57      	adds	r7, r2, #1
 8007340:	d007      	beq.n	8007352 <_strtol_l.constprop.0+0x8a>
 8007342:	4581      	cmp	r9, r0
 8007344:	d320      	bcc.n	8007388 <_strtol_l.constprop.0+0xc0>
 8007346:	d101      	bne.n	800734c <_strtol_l.constprop.0+0x84>
 8007348:	45a2      	cmp	sl, r4
 800734a:	db1d      	blt.n	8007388 <_strtol_l.constprop.0+0xc0>
 800734c:	2201      	movs	r2, #1
 800734e:	fb00 4003 	mla	r0, r0, r3, r4
 8007352:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007356:	e7eb      	b.n	8007330 <_strtol_l.constprop.0+0x68>
 8007358:	2c2b      	cmp	r4, #43	@ 0x2b
 800735a:	bf04      	itt	eq
 800735c:	782c      	ldrbeq	r4, [r5, #0]
 800735e:	1c95      	addeq	r5, r2, #2
 8007360:	e7cf      	b.n	8007302 <_strtol_l.constprop.0+0x3a>
 8007362:	2b00      	cmp	r3, #0
 8007364:	d1da      	bne.n	800731c <_strtol_l.constprop.0+0x54>
 8007366:	2c30      	cmp	r4, #48	@ 0x30
 8007368:	bf0c      	ite	eq
 800736a:	2308      	moveq	r3, #8
 800736c:	230a      	movne	r3, #10
 800736e:	e7d5      	b.n	800731c <_strtol_l.constprop.0+0x54>
 8007370:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007374:	2f19      	cmp	r7, #25
 8007376:	d801      	bhi.n	800737c <_strtol_l.constprop.0+0xb4>
 8007378:	3c37      	subs	r4, #55	@ 0x37
 800737a:	e7de      	b.n	800733a <_strtol_l.constprop.0+0x72>
 800737c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007380:	2f19      	cmp	r7, #25
 8007382:	d804      	bhi.n	800738e <_strtol_l.constprop.0+0xc6>
 8007384:	3c57      	subs	r4, #87	@ 0x57
 8007386:	e7d8      	b.n	800733a <_strtol_l.constprop.0+0x72>
 8007388:	f04f 32ff 	mov.w	r2, #4294967295
 800738c:	e7e1      	b.n	8007352 <_strtol_l.constprop.0+0x8a>
 800738e:	1c53      	adds	r3, r2, #1
 8007390:	d108      	bne.n	80073a4 <_strtol_l.constprop.0+0xdc>
 8007392:	2322      	movs	r3, #34	@ 0x22
 8007394:	4660      	mov	r0, ip
 8007396:	f8ce 3000 	str.w	r3, [lr]
 800739a:	f1b8 0f00 	cmp.w	r8, #0
 800739e:	d0a0      	beq.n	80072e2 <_strtol_l.constprop.0+0x1a>
 80073a0:	1e69      	subs	r1, r5, #1
 80073a2:	e006      	b.n	80073b2 <_strtol_l.constprop.0+0xea>
 80073a4:	b106      	cbz	r6, 80073a8 <_strtol_l.constprop.0+0xe0>
 80073a6:	4240      	negs	r0, r0
 80073a8:	f1b8 0f00 	cmp.w	r8, #0
 80073ac:	d099      	beq.n	80072e2 <_strtol_l.constprop.0+0x1a>
 80073ae:	2a00      	cmp	r2, #0
 80073b0:	d1f6      	bne.n	80073a0 <_strtol_l.constprop.0+0xd8>
 80073b2:	f8c8 1000 	str.w	r1, [r8]
 80073b6:	e794      	b.n	80072e2 <_strtol_l.constprop.0+0x1a>
 80073b8:	0800abd3 	.word	0x0800abd3

080073bc <strtol>:
 80073bc:	4613      	mov	r3, r2
 80073be:	460a      	mov	r2, r1
 80073c0:	4601      	mov	r1, r0
 80073c2:	4802      	ldr	r0, [pc, #8]	@ (80073cc <strtol+0x10>)
 80073c4:	6800      	ldr	r0, [r0, #0]
 80073c6:	f7ff bf7f 	b.w	80072c8 <_strtol_l.constprop.0>
 80073ca:	bf00      	nop
 80073cc:	20000034 	.word	0x20000034

080073d0 <__cvt>:
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073d6:	461d      	mov	r5, r3
 80073d8:	bfbb      	ittet	lt
 80073da:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80073de:	461d      	movlt	r5, r3
 80073e0:	2300      	movge	r3, #0
 80073e2:	232d      	movlt	r3, #45	@ 0x2d
 80073e4:	b088      	sub	sp, #32
 80073e6:	4614      	mov	r4, r2
 80073e8:	bfb8      	it	lt
 80073ea:	4614      	movlt	r4, r2
 80073ec:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80073ee:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80073f0:	7013      	strb	r3, [r2, #0]
 80073f2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80073f4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80073f8:	f023 0820 	bic.w	r8, r3, #32
 80073fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007400:	d005      	beq.n	800740e <__cvt+0x3e>
 8007402:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007406:	d100      	bne.n	800740a <__cvt+0x3a>
 8007408:	3601      	adds	r6, #1
 800740a:	2302      	movs	r3, #2
 800740c:	e000      	b.n	8007410 <__cvt+0x40>
 800740e:	2303      	movs	r3, #3
 8007410:	aa07      	add	r2, sp, #28
 8007412:	9204      	str	r2, [sp, #16]
 8007414:	aa06      	add	r2, sp, #24
 8007416:	e9cd a202 	strd	sl, r2, [sp, #8]
 800741a:	e9cd 3600 	strd	r3, r6, [sp]
 800741e:	4622      	mov	r2, r4
 8007420:	462b      	mov	r3, r5
 8007422:	f000 feb9 	bl	8008198 <_dtoa_r>
 8007426:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800742a:	4607      	mov	r7, r0
 800742c:	d119      	bne.n	8007462 <__cvt+0x92>
 800742e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007430:	07db      	lsls	r3, r3, #31
 8007432:	d50e      	bpl.n	8007452 <__cvt+0x82>
 8007434:	eb00 0906 	add.w	r9, r0, r6
 8007438:	2200      	movs	r2, #0
 800743a:	2300      	movs	r3, #0
 800743c:	4620      	mov	r0, r4
 800743e:	4629      	mov	r1, r5
 8007440:	f7f9 fab2 	bl	80009a8 <__aeabi_dcmpeq>
 8007444:	b108      	cbz	r0, 800744a <__cvt+0x7a>
 8007446:	f8cd 901c 	str.w	r9, [sp, #28]
 800744a:	2230      	movs	r2, #48	@ 0x30
 800744c:	9b07      	ldr	r3, [sp, #28]
 800744e:	454b      	cmp	r3, r9
 8007450:	d31e      	bcc.n	8007490 <__cvt+0xc0>
 8007452:	4638      	mov	r0, r7
 8007454:	9b07      	ldr	r3, [sp, #28]
 8007456:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007458:	1bdb      	subs	r3, r3, r7
 800745a:	6013      	str	r3, [r2, #0]
 800745c:	b008      	add	sp, #32
 800745e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007462:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007466:	eb00 0906 	add.w	r9, r0, r6
 800746a:	d1e5      	bne.n	8007438 <__cvt+0x68>
 800746c:	7803      	ldrb	r3, [r0, #0]
 800746e:	2b30      	cmp	r3, #48	@ 0x30
 8007470:	d10a      	bne.n	8007488 <__cvt+0xb8>
 8007472:	2200      	movs	r2, #0
 8007474:	2300      	movs	r3, #0
 8007476:	4620      	mov	r0, r4
 8007478:	4629      	mov	r1, r5
 800747a:	f7f9 fa95 	bl	80009a8 <__aeabi_dcmpeq>
 800747e:	b918      	cbnz	r0, 8007488 <__cvt+0xb8>
 8007480:	f1c6 0601 	rsb	r6, r6, #1
 8007484:	f8ca 6000 	str.w	r6, [sl]
 8007488:	f8da 3000 	ldr.w	r3, [sl]
 800748c:	4499      	add	r9, r3
 800748e:	e7d3      	b.n	8007438 <__cvt+0x68>
 8007490:	1c59      	adds	r1, r3, #1
 8007492:	9107      	str	r1, [sp, #28]
 8007494:	701a      	strb	r2, [r3, #0]
 8007496:	e7d9      	b.n	800744c <__cvt+0x7c>

08007498 <__exponent>:
 8007498:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800749a:	2900      	cmp	r1, #0
 800749c:	bfb6      	itet	lt
 800749e:	232d      	movlt	r3, #45	@ 0x2d
 80074a0:	232b      	movge	r3, #43	@ 0x2b
 80074a2:	4249      	neglt	r1, r1
 80074a4:	2909      	cmp	r1, #9
 80074a6:	7002      	strb	r2, [r0, #0]
 80074a8:	7043      	strb	r3, [r0, #1]
 80074aa:	dd29      	ble.n	8007500 <__exponent+0x68>
 80074ac:	f10d 0307 	add.w	r3, sp, #7
 80074b0:	461d      	mov	r5, r3
 80074b2:	270a      	movs	r7, #10
 80074b4:	fbb1 f6f7 	udiv	r6, r1, r7
 80074b8:	461a      	mov	r2, r3
 80074ba:	fb07 1416 	mls	r4, r7, r6, r1
 80074be:	3430      	adds	r4, #48	@ 0x30
 80074c0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80074c4:	460c      	mov	r4, r1
 80074c6:	2c63      	cmp	r4, #99	@ 0x63
 80074c8:	4631      	mov	r1, r6
 80074ca:	f103 33ff 	add.w	r3, r3, #4294967295
 80074ce:	dcf1      	bgt.n	80074b4 <__exponent+0x1c>
 80074d0:	3130      	adds	r1, #48	@ 0x30
 80074d2:	1e94      	subs	r4, r2, #2
 80074d4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80074d8:	4623      	mov	r3, r4
 80074da:	1c41      	adds	r1, r0, #1
 80074dc:	42ab      	cmp	r3, r5
 80074de:	d30a      	bcc.n	80074f6 <__exponent+0x5e>
 80074e0:	f10d 0309 	add.w	r3, sp, #9
 80074e4:	1a9b      	subs	r3, r3, r2
 80074e6:	42ac      	cmp	r4, r5
 80074e8:	bf88      	it	hi
 80074ea:	2300      	movhi	r3, #0
 80074ec:	3302      	adds	r3, #2
 80074ee:	4403      	add	r3, r0
 80074f0:	1a18      	subs	r0, r3, r0
 80074f2:	b003      	add	sp, #12
 80074f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074f6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80074fa:	f801 6f01 	strb.w	r6, [r1, #1]!
 80074fe:	e7ed      	b.n	80074dc <__exponent+0x44>
 8007500:	2330      	movs	r3, #48	@ 0x30
 8007502:	3130      	adds	r1, #48	@ 0x30
 8007504:	7083      	strb	r3, [r0, #2]
 8007506:	70c1      	strb	r1, [r0, #3]
 8007508:	1d03      	adds	r3, r0, #4
 800750a:	e7f1      	b.n	80074f0 <__exponent+0x58>

0800750c <_printf_float>:
 800750c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007510:	b091      	sub	sp, #68	@ 0x44
 8007512:	460c      	mov	r4, r1
 8007514:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8007518:	4616      	mov	r6, r2
 800751a:	461f      	mov	r7, r3
 800751c:	4605      	mov	r5, r0
 800751e:	f000 fd05 	bl	8007f2c <_localeconv_r>
 8007522:	6803      	ldr	r3, [r0, #0]
 8007524:	4618      	mov	r0, r3
 8007526:	9308      	str	r3, [sp, #32]
 8007528:	f7f8 fe12 	bl	8000150 <strlen>
 800752c:	2300      	movs	r3, #0
 800752e:	930e      	str	r3, [sp, #56]	@ 0x38
 8007530:	f8d8 3000 	ldr.w	r3, [r8]
 8007534:	9009      	str	r0, [sp, #36]	@ 0x24
 8007536:	3307      	adds	r3, #7
 8007538:	f023 0307 	bic.w	r3, r3, #7
 800753c:	f103 0208 	add.w	r2, r3, #8
 8007540:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007544:	f8d4 b000 	ldr.w	fp, [r4]
 8007548:	f8c8 2000 	str.w	r2, [r8]
 800754c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007550:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007554:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007556:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800755a:	f04f 32ff 	mov.w	r2, #4294967295
 800755e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007562:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007566:	4b9c      	ldr	r3, [pc, #624]	@ (80077d8 <_printf_float+0x2cc>)
 8007568:	f7f9 fa50 	bl	8000a0c <__aeabi_dcmpun>
 800756c:	bb70      	cbnz	r0, 80075cc <_printf_float+0xc0>
 800756e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007572:	f04f 32ff 	mov.w	r2, #4294967295
 8007576:	4b98      	ldr	r3, [pc, #608]	@ (80077d8 <_printf_float+0x2cc>)
 8007578:	f7f9 fa2a 	bl	80009d0 <__aeabi_dcmple>
 800757c:	bb30      	cbnz	r0, 80075cc <_printf_float+0xc0>
 800757e:	2200      	movs	r2, #0
 8007580:	2300      	movs	r3, #0
 8007582:	4640      	mov	r0, r8
 8007584:	4649      	mov	r1, r9
 8007586:	f7f9 fa19 	bl	80009bc <__aeabi_dcmplt>
 800758a:	b110      	cbz	r0, 8007592 <_printf_float+0x86>
 800758c:	232d      	movs	r3, #45	@ 0x2d
 800758e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007592:	4a92      	ldr	r2, [pc, #584]	@ (80077dc <_printf_float+0x2d0>)
 8007594:	4b92      	ldr	r3, [pc, #584]	@ (80077e0 <_printf_float+0x2d4>)
 8007596:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800759a:	bf94      	ite	ls
 800759c:	4690      	movls	r8, r2
 800759e:	4698      	movhi	r8, r3
 80075a0:	2303      	movs	r3, #3
 80075a2:	f04f 0900 	mov.w	r9, #0
 80075a6:	6123      	str	r3, [r4, #16]
 80075a8:	f02b 0304 	bic.w	r3, fp, #4
 80075ac:	6023      	str	r3, [r4, #0]
 80075ae:	4633      	mov	r3, r6
 80075b0:	4621      	mov	r1, r4
 80075b2:	4628      	mov	r0, r5
 80075b4:	9700      	str	r7, [sp, #0]
 80075b6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80075b8:	f000 f9d4 	bl	8007964 <_printf_common>
 80075bc:	3001      	adds	r0, #1
 80075be:	f040 8090 	bne.w	80076e2 <_printf_float+0x1d6>
 80075c2:	f04f 30ff 	mov.w	r0, #4294967295
 80075c6:	b011      	add	sp, #68	@ 0x44
 80075c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075cc:	4642      	mov	r2, r8
 80075ce:	464b      	mov	r3, r9
 80075d0:	4640      	mov	r0, r8
 80075d2:	4649      	mov	r1, r9
 80075d4:	f7f9 fa1a 	bl	8000a0c <__aeabi_dcmpun>
 80075d8:	b148      	cbz	r0, 80075ee <_printf_float+0xe2>
 80075da:	464b      	mov	r3, r9
 80075dc:	2b00      	cmp	r3, #0
 80075de:	bfb8      	it	lt
 80075e0:	232d      	movlt	r3, #45	@ 0x2d
 80075e2:	4a80      	ldr	r2, [pc, #512]	@ (80077e4 <_printf_float+0x2d8>)
 80075e4:	bfb8      	it	lt
 80075e6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80075ea:	4b7f      	ldr	r3, [pc, #508]	@ (80077e8 <_printf_float+0x2dc>)
 80075ec:	e7d3      	b.n	8007596 <_printf_float+0x8a>
 80075ee:	6863      	ldr	r3, [r4, #4]
 80075f0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80075f4:	1c5a      	adds	r2, r3, #1
 80075f6:	d13f      	bne.n	8007678 <_printf_float+0x16c>
 80075f8:	2306      	movs	r3, #6
 80075fa:	6063      	str	r3, [r4, #4]
 80075fc:	2200      	movs	r2, #0
 80075fe:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8007602:	6023      	str	r3, [r4, #0]
 8007604:	9206      	str	r2, [sp, #24]
 8007606:	aa0e      	add	r2, sp, #56	@ 0x38
 8007608:	e9cd a204 	strd	sl, r2, [sp, #16]
 800760c:	aa0d      	add	r2, sp, #52	@ 0x34
 800760e:	9203      	str	r2, [sp, #12]
 8007610:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8007614:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007618:	6863      	ldr	r3, [r4, #4]
 800761a:	4642      	mov	r2, r8
 800761c:	9300      	str	r3, [sp, #0]
 800761e:	4628      	mov	r0, r5
 8007620:	464b      	mov	r3, r9
 8007622:	910a      	str	r1, [sp, #40]	@ 0x28
 8007624:	f7ff fed4 	bl	80073d0 <__cvt>
 8007628:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800762a:	4680      	mov	r8, r0
 800762c:	2947      	cmp	r1, #71	@ 0x47
 800762e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007630:	d128      	bne.n	8007684 <_printf_float+0x178>
 8007632:	1cc8      	adds	r0, r1, #3
 8007634:	db02      	blt.n	800763c <_printf_float+0x130>
 8007636:	6863      	ldr	r3, [r4, #4]
 8007638:	4299      	cmp	r1, r3
 800763a:	dd40      	ble.n	80076be <_printf_float+0x1b2>
 800763c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007640:	fa5f fa8a 	uxtb.w	sl, sl
 8007644:	4652      	mov	r2, sl
 8007646:	3901      	subs	r1, #1
 8007648:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800764c:	910d      	str	r1, [sp, #52]	@ 0x34
 800764e:	f7ff ff23 	bl	8007498 <__exponent>
 8007652:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007654:	4681      	mov	r9, r0
 8007656:	1813      	adds	r3, r2, r0
 8007658:	2a01      	cmp	r2, #1
 800765a:	6123      	str	r3, [r4, #16]
 800765c:	dc02      	bgt.n	8007664 <_printf_float+0x158>
 800765e:	6822      	ldr	r2, [r4, #0]
 8007660:	07d2      	lsls	r2, r2, #31
 8007662:	d501      	bpl.n	8007668 <_printf_float+0x15c>
 8007664:	3301      	adds	r3, #1
 8007666:	6123      	str	r3, [r4, #16]
 8007668:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800766c:	2b00      	cmp	r3, #0
 800766e:	d09e      	beq.n	80075ae <_printf_float+0xa2>
 8007670:	232d      	movs	r3, #45	@ 0x2d
 8007672:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007676:	e79a      	b.n	80075ae <_printf_float+0xa2>
 8007678:	2947      	cmp	r1, #71	@ 0x47
 800767a:	d1bf      	bne.n	80075fc <_printf_float+0xf0>
 800767c:	2b00      	cmp	r3, #0
 800767e:	d1bd      	bne.n	80075fc <_printf_float+0xf0>
 8007680:	2301      	movs	r3, #1
 8007682:	e7ba      	b.n	80075fa <_printf_float+0xee>
 8007684:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007688:	d9dc      	bls.n	8007644 <_printf_float+0x138>
 800768a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800768e:	d118      	bne.n	80076c2 <_printf_float+0x1b6>
 8007690:	2900      	cmp	r1, #0
 8007692:	6863      	ldr	r3, [r4, #4]
 8007694:	dd0b      	ble.n	80076ae <_printf_float+0x1a2>
 8007696:	6121      	str	r1, [r4, #16]
 8007698:	b913      	cbnz	r3, 80076a0 <_printf_float+0x194>
 800769a:	6822      	ldr	r2, [r4, #0]
 800769c:	07d0      	lsls	r0, r2, #31
 800769e:	d502      	bpl.n	80076a6 <_printf_float+0x19a>
 80076a0:	3301      	adds	r3, #1
 80076a2:	440b      	add	r3, r1
 80076a4:	6123      	str	r3, [r4, #16]
 80076a6:	f04f 0900 	mov.w	r9, #0
 80076aa:	65a1      	str	r1, [r4, #88]	@ 0x58
 80076ac:	e7dc      	b.n	8007668 <_printf_float+0x15c>
 80076ae:	b913      	cbnz	r3, 80076b6 <_printf_float+0x1aa>
 80076b0:	6822      	ldr	r2, [r4, #0]
 80076b2:	07d2      	lsls	r2, r2, #31
 80076b4:	d501      	bpl.n	80076ba <_printf_float+0x1ae>
 80076b6:	3302      	adds	r3, #2
 80076b8:	e7f4      	b.n	80076a4 <_printf_float+0x198>
 80076ba:	2301      	movs	r3, #1
 80076bc:	e7f2      	b.n	80076a4 <_printf_float+0x198>
 80076be:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80076c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80076c4:	4299      	cmp	r1, r3
 80076c6:	db05      	blt.n	80076d4 <_printf_float+0x1c8>
 80076c8:	6823      	ldr	r3, [r4, #0]
 80076ca:	6121      	str	r1, [r4, #16]
 80076cc:	07d8      	lsls	r0, r3, #31
 80076ce:	d5ea      	bpl.n	80076a6 <_printf_float+0x19a>
 80076d0:	1c4b      	adds	r3, r1, #1
 80076d2:	e7e7      	b.n	80076a4 <_printf_float+0x198>
 80076d4:	2900      	cmp	r1, #0
 80076d6:	bfcc      	ite	gt
 80076d8:	2201      	movgt	r2, #1
 80076da:	f1c1 0202 	rsble	r2, r1, #2
 80076de:	4413      	add	r3, r2
 80076e0:	e7e0      	b.n	80076a4 <_printf_float+0x198>
 80076e2:	6823      	ldr	r3, [r4, #0]
 80076e4:	055a      	lsls	r2, r3, #21
 80076e6:	d407      	bmi.n	80076f8 <_printf_float+0x1ec>
 80076e8:	6923      	ldr	r3, [r4, #16]
 80076ea:	4642      	mov	r2, r8
 80076ec:	4631      	mov	r1, r6
 80076ee:	4628      	mov	r0, r5
 80076f0:	47b8      	blx	r7
 80076f2:	3001      	adds	r0, #1
 80076f4:	d12b      	bne.n	800774e <_printf_float+0x242>
 80076f6:	e764      	b.n	80075c2 <_printf_float+0xb6>
 80076f8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80076fc:	f240 80dc 	bls.w	80078b8 <_printf_float+0x3ac>
 8007700:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007704:	2200      	movs	r2, #0
 8007706:	2300      	movs	r3, #0
 8007708:	f7f9 f94e 	bl	80009a8 <__aeabi_dcmpeq>
 800770c:	2800      	cmp	r0, #0
 800770e:	d033      	beq.n	8007778 <_printf_float+0x26c>
 8007710:	2301      	movs	r3, #1
 8007712:	4631      	mov	r1, r6
 8007714:	4628      	mov	r0, r5
 8007716:	4a35      	ldr	r2, [pc, #212]	@ (80077ec <_printf_float+0x2e0>)
 8007718:	47b8      	blx	r7
 800771a:	3001      	adds	r0, #1
 800771c:	f43f af51 	beq.w	80075c2 <_printf_float+0xb6>
 8007720:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8007724:	4543      	cmp	r3, r8
 8007726:	db02      	blt.n	800772e <_printf_float+0x222>
 8007728:	6823      	ldr	r3, [r4, #0]
 800772a:	07d8      	lsls	r0, r3, #31
 800772c:	d50f      	bpl.n	800774e <_printf_float+0x242>
 800772e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007732:	4631      	mov	r1, r6
 8007734:	4628      	mov	r0, r5
 8007736:	47b8      	blx	r7
 8007738:	3001      	adds	r0, #1
 800773a:	f43f af42 	beq.w	80075c2 <_printf_float+0xb6>
 800773e:	f04f 0900 	mov.w	r9, #0
 8007742:	f108 38ff 	add.w	r8, r8, #4294967295
 8007746:	f104 0a1a 	add.w	sl, r4, #26
 800774a:	45c8      	cmp	r8, r9
 800774c:	dc09      	bgt.n	8007762 <_printf_float+0x256>
 800774e:	6823      	ldr	r3, [r4, #0]
 8007750:	079b      	lsls	r3, r3, #30
 8007752:	f100 8102 	bmi.w	800795a <_printf_float+0x44e>
 8007756:	68e0      	ldr	r0, [r4, #12]
 8007758:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800775a:	4298      	cmp	r0, r3
 800775c:	bfb8      	it	lt
 800775e:	4618      	movlt	r0, r3
 8007760:	e731      	b.n	80075c6 <_printf_float+0xba>
 8007762:	2301      	movs	r3, #1
 8007764:	4652      	mov	r2, sl
 8007766:	4631      	mov	r1, r6
 8007768:	4628      	mov	r0, r5
 800776a:	47b8      	blx	r7
 800776c:	3001      	adds	r0, #1
 800776e:	f43f af28 	beq.w	80075c2 <_printf_float+0xb6>
 8007772:	f109 0901 	add.w	r9, r9, #1
 8007776:	e7e8      	b.n	800774a <_printf_float+0x23e>
 8007778:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800777a:	2b00      	cmp	r3, #0
 800777c:	dc38      	bgt.n	80077f0 <_printf_float+0x2e4>
 800777e:	2301      	movs	r3, #1
 8007780:	4631      	mov	r1, r6
 8007782:	4628      	mov	r0, r5
 8007784:	4a19      	ldr	r2, [pc, #100]	@ (80077ec <_printf_float+0x2e0>)
 8007786:	47b8      	blx	r7
 8007788:	3001      	adds	r0, #1
 800778a:	f43f af1a 	beq.w	80075c2 <_printf_float+0xb6>
 800778e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8007792:	ea59 0303 	orrs.w	r3, r9, r3
 8007796:	d102      	bne.n	800779e <_printf_float+0x292>
 8007798:	6823      	ldr	r3, [r4, #0]
 800779a:	07d9      	lsls	r1, r3, #31
 800779c:	d5d7      	bpl.n	800774e <_printf_float+0x242>
 800779e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80077a2:	4631      	mov	r1, r6
 80077a4:	4628      	mov	r0, r5
 80077a6:	47b8      	blx	r7
 80077a8:	3001      	adds	r0, #1
 80077aa:	f43f af0a 	beq.w	80075c2 <_printf_float+0xb6>
 80077ae:	f04f 0a00 	mov.w	sl, #0
 80077b2:	f104 0b1a 	add.w	fp, r4, #26
 80077b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80077b8:	425b      	negs	r3, r3
 80077ba:	4553      	cmp	r3, sl
 80077bc:	dc01      	bgt.n	80077c2 <_printf_float+0x2b6>
 80077be:	464b      	mov	r3, r9
 80077c0:	e793      	b.n	80076ea <_printf_float+0x1de>
 80077c2:	2301      	movs	r3, #1
 80077c4:	465a      	mov	r2, fp
 80077c6:	4631      	mov	r1, r6
 80077c8:	4628      	mov	r0, r5
 80077ca:	47b8      	blx	r7
 80077cc:	3001      	adds	r0, #1
 80077ce:	f43f aef8 	beq.w	80075c2 <_printf_float+0xb6>
 80077d2:	f10a 0a01 	add.w	sl, sl, #1
 80077d6:	e7ee      	b.n	80077b6 <_printf_float+0x2aa>
 80077d8:	7fefffff 	.word	0x7fefffff
 80077dc:	0800acd3 	.word	0x0800acd3
 80077e0:	0800acd7 	.word	0x0800acd7
 80077e4:	0800acdb 	.word	0x0800acdb
 80077e8:	0800acdf 	.word	0x0800acdf
 80077ec:	0800ace3 	.word	0x0800ace3
 80077f0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80077f2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80077f6:	4553      	cmp	r3, sl
 80077f8:	bfa8      	it	ge
 80077fa:	4653      	movge	r3, sl
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	4699      	mov	r9, r3
 8007800:	dc36      	bgt.n	8007870 <_printf_float+0x364>
 8007802:	f04f 0b00 	mov.w	fp, #0
 8007806:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800780a:	f104 021a 	add.w	r2, r4, #26
 800780e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007810:	930a      	str	r3, [sp, #40]	@ 0x28
 8007812:	eba3 0309 	sub.w	r3, r3, r9
 8007816:	455b      	cmp	r3, fp
 8007818:	dc31      	bgt.n	800787e <_printf_float+0x372>
 800781a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800781c:	459a      	cmp	sl, r3
 800781e:	dc3a      	bgt.n	8007896 <_printf_float+0x38a>
 8007820:	6823      	ldr	r3, [r4, #0]
 8007822:	07da      	lsls	r2, r3, #31
 8007824:	d437      	bmi.n	8007896 <_printf_float+0x38a>
 8007826:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007828:	ebaa 0903 	sub.w	r9, sl, r3
 800782c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800782e:	ebaa 0303 	sub.w	r3, sl, r3
 8007832:	4599      	cmp	r9, r3
 8007834:	bfa8      	it	ge
 8007836:	4699      	movge	r9, r3
 8007838:	f1b9 0f00 	cmp.w	r9, #0
 800783c:	dc33      	bgt.n	80078a6 <_printf_float+0x39a>
 800783e:	f04f 0800 	mov.w	r8, #0
 8007842:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007846:	f104 0b1a 	add.w	fp, r4, #26
 800784a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800784c:	ebaa 0303 	sub.w	r3, sl, r3
 8007850:	eba3 0309 	sub.w	r3, r3, r9
 8007854:	4543      	cmp	r3, r8
 8007856:	f77f af7a 	ble.w	800774e <_printf_float+0x242>
 800785a:	2301      	movs	r3, #1
 800785c:	465a      	mov	r2, fp
 800785e:	4631      	mov	r1, r6
 8007860:	4628      	mov	r0, r5
 8007862:	47b8      	blx	r7
 8007864:	3001      	adds	r0, #1
 8007866:	f43f aeac 	beq.w	80075c2 <_printf_float+0xb6>
 800786a:	f108 0801 	add.w	r8, r8, #1
 800786e:	e7ec      	b.n	800784a <_printf_float+0x33e>
 8007870:	4642      	mov	r2, r8
 8007872:	4631      	mov	r1, r6
 8007874:	4628      	mov	r0, r5
 8007876:	47b8      	blx	r7
 8007878:	3001      	adds	r0, #1
 800787a:	d1c2      	bne.n	8007802 <_printf_float+0x2f6>
 800787c:	e6a1      	b.n	80075c2 <_printf_float+0xb6>
 800787e:	2301      	movs	r3, #1
 8007880:	4631      	mov	r1, r6
 8007882:	4628      	mov	r0, r5
 8007884:	920a      	str	r2, [sp, #40]	@ 0x28
 8007886:	47b8      	blx	r7
 8007888:	3001      	adds	r0, #1
 800788a:	f43f ae9a 	beq.w	80075c2 <_printf_float+0xb6>
 800788e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007890:	f10b 0b01 	add.w	fp, fp, #1
 8007894:	e7bb      	b.n	800780e <_printf_float+0x302>
 8007896:	4631      	mov	r1, r6
 8007898:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800789c:	4628      	mov	r0, r5
 800789e:	47b8      	blx	r7
 80078a0:	3001      	adds	r0, #1
 80078a2:	d1c0      	bne.n	8007826 <_printf_float+0x31a>
 80078a4:	e68d      	b.n	80075c2 <_printf_float+0xb6>
 80078a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80078a8:	464b      	mov	r3, r9
 80078aa:	4631      	mov	r1, r6
 80078ac:	4628      	mov	r0, r5
 80078ae:	4442      	add	r2, r8
 80078b0:	47b8      	blx	r7
 80078b2:	3001      	adds	r0, #1
 80078b4:	d1c3      	bne.n	800783e <_printf_float+0x332>
 80078b6:	e684      	b.n	80075c2 <_printf_float+0xb6>
 80078b8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80078bc:	f1ba 0f01 	cmp.w	sl, #1
 80078c0:	dc01      	bgt.n	80078c6 <_printf_float+0x3ba>
 80078c2:	07db      	lsls	r3, r3, #31
 80078c4:	d536      	bpl.n	8007934 <_printf_float+0x428>
 80078c6:	2301      	movs	r3, #1
 80078c8:	4642      	mov	r2, r8
 80078ca:	4631      	mov	r1, r6
 80078cc:	4628      	mov	r0, r5
 80078ce:	47b8      	blx	r7
 80078d0:	3001      	adds	r0, #1
 80078d2:	f43f ae76 	beq.w	80075c2 <_printf_float+0xb6>
 80078d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80078da:	4631      	mov	r1, r6
 80078dc:	4628      	mov	r0, r5
 80078de:	47b8      	blx	r7
 80078e0:	3001      	adds	r0, #1
 80078e2:	f43f ae6e 	beq.w	80075c2 <_printf_float+0xb6>
 80078e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80078ea:	2200      	movs	r2, #0
 80078ec:	2300      	movs	r3, #0
 80078ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80078f2:	f7f9 f859 	bl	80009a8 <__aeabi_dcmpeq>
 80078f6:	b9c0      	cbnz	r0, 800792a <_printf_float+0x41e>
 80078f8:	4653      	mov	r3, sl
 80078fa:	f108 0201 	add.w	r2, r8, #1
 80078fe:	4631      	mov	r1, r6
 8007900:	4628      	mov	r0, r5
 8007902:	47b8      	blx	r7
 8007904:	3001      	adds	r0, #1
 8007906:	d10c      	bne.n	8007922 <_printf_float+0x416>
 8007908:	e65b      	b.n	80075c2 <_printf_float+0xb6>
 800790a:	2301      	movs	r3, #1
 800790c:	465a      	mov	r2, fp
 800790e:	4631      	mov	r1, r6
 8007910:	4628      	mov	r0, r5
 8007912:	47b8      	blx	r7
 8007914:	3001      	adds	r0, #1
 8007916:	f43f ae54 	beq.w	80075c2 <_printf_float+0xb6>
 800791a:	f108 0801 	add.w	r8, r8, #1
 800791e:	45d0      	cmp	r8, sl
 8007920:	dbf3      	blt.n	800790a <_printf_float+0x3fe>
 8007922:	464b      	mov	r3, r9
 8007924:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007928:	e6e0      	b.n	80076ec <_printf_float+0x1e0>
 800792a:	f04f 0800 	mov.w	r8, #0
 800792e:	f104 0b1a 	add.w	fp, r4, #26
 8007932:	e7f4      	b.n	800791e <_printf_float+0x412>
 8007934:	2301      	movs	r3, #1
 8007936:	4642      	mov	r2, r8
 8007938:	e7e1      	b.n	80078fe <_printf_float+0x3f2>
 800793a:	2301      	movs	r3, #1
 800793c:	464a      	mov	r2, r9
 800793e:	4631      	mov	r1, r6
 8007940:	4628      	mov	r0, r5
 8007942:	47b8      	blx	r7
 8007944:	3001      	adds	r0, #1
 8007946:	f43f ae3c 	beq.w	80075c2 <_printf_float+0xb6>
 800794a:	f108 0801 	add.w	r8, r8, #1
 800794e:	68e3      	ldr	r3, [r4, #12]
 8007950:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007952:	1a5b      	subs	r3, r3, r1
 8007954:	4543      	cmp	r3, r8
 8007956:	dcf0      	bgt.n	800793a <_printf_float+0x42e>
 8007958:	e6fd      	b.n	8007756 <_printf_float+0x24a>
 800795a:	f04f 0800 	mov.w	r8, #0
 800795e:	f104 0919 	add.w	r9, r4, #25
 8007962:	e7f4      	b.n	800794e <_printf_float+0x442>

08007964 <_printf_common>:
 8007964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007968:	4616      	mov	r6, r2
 800796a:	4698      	mov	r8, r3
 800796c:	688a      	ldr	r2, [r1, #8]
 800796e:	690b      	ldr	r3, [r1, #16]
 8007970:	4607      	mov	r7, r0
 8007972:	4293      	cmp	r3, r2
 8007974:	bfb8      	it	lt
 8007976:	4613      	movlt	r3, r2
 8007978:	6033      	str	r3, [r6, #0]
 800797a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800797e:	460c      	mov	r4, r1
 8007980:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007984:	b10a      	cbz	r2, 800798a <_printf_common+0x26>
 8007986:	3301      	adds	r3, #1
 8007988:	6033      	str	r3, [r6, #0]
 800798a:	6823      	ldr	r3, [r4, #0]
 800798c:	0699      	lsls	r1, r3, #26
 800798e:	bf42      	ittt	mi
 8007990:	6833      	ldrmi	r3, [r6, #0]
 8007992:	3302      	addmi	r3, #2
 8007994:	6033      	strmi	r3, [r6, #0]
 8007996:	6825      	ldr	r5, [r4, #0]
 8007998:	f015 0506 	ands.w	r5, r5, #6
 800799c:	d106      	bne.n	80079ac <_printf_common+0x48>
 800799e:	f104 0a19 	add.w	sl, r4, #25
 80079a2:	68e3      	ldr	r3, [r4, #12]
 80079a4:	6832      	ldr	r2, [r6, #0]
 80079a6:	1a9b      	subs	r3, r3, r2
 80079a8:	42ab      	cmp	r3, r5
 80079aa:	dc2b      	bgt.n	8007a04 <_printf_common+0xa0>
 80079ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80079b0:	6822      	ldr	r2, [r4, #0]
 80079b2:	3b00      	subs	r3, #0
 80079b4:	bf18      	it	ne
 80079b6:	2301      	movne	r3, #1
 80079b8:	0692      	lsls	r2, r2, #26
 80079ba:	d430      	bmi.n	8007a1e <_printf_common+0xba>
 80079bc:	4641      	mov	r1, r8
 80079be:	4638      	mov	r0, r7
 80079c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80079c4:	47c8      	blx	r9
 80079c6:	3001      	adds	r0, #1
 80079c8:	d023      	beq.n	8007a12 <_printf_common+0xae>
 80079ca:	6823      	ldr	r3, [r4, #0]
 80079cc:	6922      	ldr	r2, [r4, #16]
 80079ce:	f003 0306 	and.w	r3, r3, #6
 80079d2:	2b04      	cmp	r3, #4
 80079d4:	bf14      	ite	ne
 80079d6:	2500      	movne	r5, #0
 80079d8:	6833      	ldreq	r3, [r6, #0]
 80079da:	f04f 0600 	mov.w	r6, #0
 80079de:	bf08      	it	eq
 80079e0:	68e5      	ldreq	r5, [r4, #12]
 80079e2:	f104 041a 	add.w	r4, r4, #26
 80079e6:	bf08      	it	eq
 80079e8:	1aed      	subeq	r5, r5, r3
 80079ea:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80079ee:	bf08      	it	eq
 80079f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80079f4:	4293      	cmp	r3, r2
 80079f6:	bfc4      	itt	gt
 80079f8:	1a9b      	subgt	r3, r3, r2
 80079fa:	18ed      	addgt	r5, r5, r3
 80079fc:	42b5      	cmp	r5, r6
 80079fe:	d11a      	bne.n	8007a36 <_printf_common+0xd2>
 8007a00:	2000      	movs	r0, #0
 8007a02:	e008      	b.n	8007a16 <_printf_common+0xb2>
 8007a04:	2301      	movs	r3, #1
 8007a06:	4652      	mov	r2, sl
 8007a08:	4641      	mov	r1, r8
 8007a0a:	4638      	mov	r0, r7
 8007a0c:	47c8      	blx	r9
 8007a0e:	3001      	adds	r0, #1
 8007a10:	d103      	bne.n	8007a1a <_printf_common+0xb6>
 8007a12:	f04f 30ff 	mov.w	r0, #4294967295
 8007a16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a1a:	3501      	adds	r5, #1
 8007a1c:	e7c1      	b.n	80079a2 <_printf_common+0x3e>
 8007a1e:	2030      	movs	r0, #48	@ 0x30
 8007a20:	18e1      	adds	r1, r4, r3
 8007a22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007a26:	1c5a      	adds	r2, r3, #1
 8007a28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007a2c:	4422      	add	r2, r4
 8007a2e:	3302      	adds	r3, #2
 8007a30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007a34:	e7c2      	b.n	80079bc <_printf_common+0x58>
 8007a36:	2301      	movs	r3, #1
 8007a38:	4622      	mov	r2, r4
 8007a3a:	4641      	mov	r1, r8
 8007a3c:	4638      	mov	r0, r7
 8007a3e:	47c8      	blx	r9
 8007a40:	3001      	adds	r0, #1
 8007a42:	d0e6      	beq.n	8007a12 <_printf_common+0xae>
 8007a44:	3601      	adds	r6, #1
 8007a46:	e7d9      	b.n	80079fc <_printf_common+0x98>

08007a48 <_printf_i>:
 8007a48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a4c:	7e0f      	ldrb	r7, [r1, #24]
 8007a4e:	4691      	mov	r9, r2
 8007a50:	2f78      	cmp	r7, #120	@ 0x78
 8007a52:	4680      	mov	r8, r0
 8007a54:	460c      	mov	r4, r1
 8007a56:	469a      	mov	sl, r3
 8007a58:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007a5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007a5e:	d807      	bhi.n	8007a70 <_printf_i+0x28>
 8007a60:	2f62      	cmp	r7, #98	@ 0x62
 8007a62:	d80a      	bhi.n	8007a7a <_printf_i+0x32>
 8007a64:	2f00      	cmp	r7, #0
 8007a66:	f000 80d3 	beq.w	8007c10 <_printf_i+0x1c8>
 8007a6a:	2f58      	cmp	r7, #88	@ 0x58
 8007a6c:	f000 80ba 	beq.w	8007be4 <_printf_i+0x19c>
 8007a70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007a78:	e03a      	b.n	8007af0 <_printf_i+0xa8>
 8007a7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007a7e:	2b15      	cmp	r3, #21
 8007a80:	d8f6      	bhi.n	8007a70 <_printf_i+0x28>
 8007a82:	a101      	add	r1, pc, #4	@ (adr r1, 8007a88 <_printf_i+0x40>)
 8007a84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a88:	08007ae1 	.word	0x08007ae1
 8007a8c:	08007af5 	.word	0x08007af5
 8007a90:	08007a71 	.word	0x08007a71
 8007a94:	08007a71 	.word	0x08007a71
 8007a98:	08007a71 	.word	0x08007a71
 8007a9c:	08007a71 	.word	0x08007a71
 8007aa0:	08007af5 	.word	0x08007af5
 8007aa4:	08007a71 	.word	0x08007a71
 8007aa8:	08007a71 	.word	0x08007a71
 8007aac:	08007a71 	.word	0x08007a71
 8007ab0:	08007a71 	.word	0x08007a71
 8007ab4:	08007bf7 	.word	0x08007bf7
 8007ab8:	08007b1f 	.word	0x08007b1f
 8007abc:	08007bb1 	.word	0x08007bb1
 8007ac0:	08007a71 	.word	0x08007a71
 8007ac4:	08007a71 	.word	0x08007a71
 8007ac8:	08007c19 	.word	0x08007c19
 8007acc:	08007a71 	.word	0x08007a71
 8007ad0:	08007b1f 	.word	0x08007b1f
 8007ad4:	08007a71 	.word	0x08007a71
 8007ad8:	08007a71 	.word	0x08007a71
 8007adc:	08007bb9 	.word	0x08007bb9
 8007ae0:	6833      	ldr	r3, [r6, #0]
 8007ae2:	1d1a      	adds	r2, r3, #4
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	6032      	str	r2, [r6, #0]
 8007ae8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007aec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007af0:	2301      	movs	r3, #1
 8007af2:	e09e      	b.n	8007c32 <_printf_i+0x1ea>
 8007af4:	6833      	ldr	r3, [r6, #0]
 8007af6:	6820      	ldr	r0, [r4, #0]
 8007af8:	1d19      	adds	r1, r3, #4
 8007afa:	6031      	str	r1, [r6, #0]
 8007afc:	0606      	lsls	r6, r0, #24
 8007afe:	d501      	bpl.n	8007b04 <_printf_i+0xbc>
 8007b00:	681d      	ldr	r5, [r3, #0]
 8007b02:	e003      	b.n	8007b0c <_printf_i+0xc4>
 8007b04:	0645      	lsls	r5, r0, #25
 8007b06:	d5fb      	bpl.n	8007b00 <_printf_i+0xb8>
 8007b08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007b0c:	2d00      	cmp	r5, #0
 8007b0e:	da03      	bge.n	8007b18 <_printf_i+0xd0>
 8007b10:	232d      	movs	r3, #45	@ 0x2d
 8007b12:	426d      	negs	r5, r5
 8007b14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b18:	230a      	movs	r3, #10
 8007b1a:	4859      	ldr	r0, [pc, #356]	@ (8007c80 <_printf_i+0x238>)
 8007b1c:	e011      	b.n	8007b42 <_printf_i+0xfa>
 8007b1e:	6821      	ldr	r1, [r4, #0]
 8007b20:	6833      	ldr	r3, [r6, #0]
 8007b22:	0608      	lsls	r0, r1, #24
 8007b24:	f853 5b04 	ldr.w	r5, [r3], #4
 8007b28:	d402      	bmi.n	8007b30 <_printf_i+0xe8>
 8007b2a:	0649      	lsls	r1, r1, #25
 8007b2c:	bf48      	it	mi
 8007b2e:	b2ad      	uxthmi	r5, r5
 8007b30:	2f6f      	cmp	r7, #111	@ 0x6f
 8007b32:	6033      	str	r3, [r6, #0]
 8007b34:	bf14      	ite	ne
 8007b36:	230a      	movne	r3, #10
 8007b38:	2308      	moveq	r3, #8
 8007b3a:	4851      	ldr	r0, [pc, #324]	@ (8007c80 <_printf_i+0x238>)
 8007b3c:	2100      	movs	r1, #0
 8007b3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007b42:	6866      	ldr	r6, [r4, #4]
 8007b44:	2e00      	cmp	r6, #0
 8007b46:	bfa8      	it	ge
 8007b48:	6821      	ldrge	r1, [r4, #0]
 8007b4a:	60a6      	str	r6, [r4, #8]
 8007b4c:	bfa4      	itt	ge
 8007b4e:	f021 0104 	bicge.w	r1, r1, #4
 8007b52:	6021      	strge	r1, [r4, #0]
 8007b54:	b90d      	cbnz	r5, 8007b5a <_printf_i+0x112>
 8007b56:	2e00      	cmp	r6, #0
 8007b58:	d04b      	beq.n	8007bf2 <_printf_i+0x1aa>
 8007b5a:	4616      	mov	r6, r2
 8007b5c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007b60:	fb03 5711 	mls	r7, r3, r1, r5
 8007b64:	5dc7      	ldrb	r7, [r0, r7]
 8007b66:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007b6a:	462f      	mov	r7, r5
 8007b6c:	42bb      	cmp	r3, r7
 8007b6e:	460d      	mov	r5, r1
 8007b70:	d9f4      	bls.n	8007b5c <_printf_i+0x114>
 8007b72:	2b08      	cmp	r3, #8
 8007b74:	d10b      	bne.n	8007b8e <_printf_i+0x146>
 8007b76:	6823      	ldr	r3, [r4, #0]
 8007b78:	07df      	lsls	r7, r3, #31
 8007b7a:	d508      	bpl.n	8007b8e <_printf_i+0x146>
 8007b7c:	6923      	ldr	r3, [r4, #16]
 8007b7e:	6861      	ldr	r1, [r4, #4]
 8007b80:	4299      	cmp	r1, r3
 8007b82:	bfde      	ittt	le
 8007b84:	2330      	movle	r3, #48	@ 0x30
 8007b86:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b8a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007b8e:	1b92      	subs	r2, r2, r6
 8007b90:	6122      	str	r2, [r4, #16]
 8007b92:	464b      	mov	r3, r9
 8007b94:	4621      	mov	r1, r4
 8007b96:	4640      	mov	r0, r8
 8007b98:	f8cd a000 	str.w	sl, [sp]
 8007b9c:	aa03      	add	r2, sp, #12
 8007b9e:	f7ff fee1 	bl	8007964 <_printf_common>
 8007ba2:	3001      	adds	r0, #1
 8007ba4:	d14a      	bne.n	8007c3c <_printf_i+0x1f4>
 8007ba6:	f04f 30ff 	mov.w	r0, #4294967295
 8007baa:	b004      	add	sp, #16
 8007bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bb0:	6823      	ldr	r3, [r4, #0]
 8007bb2:	f043 0320 	orr.w	r3, r3, #32
 8007bb6:	6023      	str	r3, [r4, #0]
 8007bb8:	2778      	movs	r7, #120	@ 0x78
 8007bba:	4832      	ldr	r0, [pc, #200]	@ (8007c84 <_printf_i+0x23c>)
 8007bbc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007bc0:	6823      	ldr	r3, [r4, #0]
 8007bc2:	6831      	ldr	r1, [r6, #0]
 8007bc4:	061f      	lsls	r7, r3, #24
 8007bc6:	f851 5b04 	ldr.w	r5, [r1], #4
 8007bca:	d402      	bmi.n	8007bd2 <_printf_i+0x18a>
 8007bcc:	065f      	lsls	r7, r3, #25
 8007bce:	bf48      	it	mi
 8007bd0:	b2ad      	uxthmi	r5, r5
 8007bd2:	6031      	str	r1, [r6, #0]
 8007bd4:	07d9      	lsls	r1, r3, #31
 8007bd6:	bf44      	itt	mi
 8007bd8:	f043 0320 	orrmi.w	r3, r3, #32
 8007bdc:	6023      	strmi	r3, [r4, #0]
 8007bde:	b11d      	cbz	r5, 8007be8 <_printf_i+0x1a0>
 8007be0:	2310      	movs	r3, #16
 8007be2:	e7ab      	b.n	8007b3c <_printf_i+0xf4>
 8007be4:	4826      	ldr	r0, [pc, #152]	@ (8007c80 <_printf_i+0x238>)
 8007be6:	e7e9      	b.n	8007bbc <_printf_i+0x174>
 8007be8:	6823      	ldr	r3, [r4, #0]
 8007bea:	f023 0320 	bic.w	r3, r3, #32
 8007bee:	6023      	str	r3, [r4, #0]
 8007bf0:	e7f6      	b.n	8007be0 <_printf_i+0x198>
 8007bf2:	4616      	mov	r6, r2
 8007bf4:	e7bd      	b.n	8007b72 <_printf_i+0x12a>
 8007bf6:	6833      	ldr	r3, [r6, #0]
 8007bf8:	6825      	ldr	r5, [r4, #0]
 8007bfa:	1d18      	adds	r0, r3, #4
 8007bfc:	6961      	ldr	r1, [r4, #20]
 8007bfe:	6030      	str	r0, [r6, #0]
 8007c00:	062e      	lsls	r6, r5, #24
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	d501      	bpl.n	8007c0a <_printf_i+0x1c2>
 8007c06:	6019      	str	r1, [r3, #0]
 8007c08:	e002      	b.n	8007c10 <_printf_i+0x1c8>
 8007c0a:	0668      	lsls	r0, r5, #25
 8007c0c:	d5fb      	bpl.n	8007c06 <_printf_i+0x1be>
 8007c0e:	8019      	strh	r1, [r3, #0]
 8007c10:	2300      	movs	r3, #0
 8007c12:	4616      	mov	r6, r2
 8007c14:	6123      	str	r3, [r4, #16]
 8007c16:	e7bc      	b.n	8007b92 <_printf_i+0x14a>
 8007c18:	6833      	ldr	r3, [r6, #0]
 8007c1a:	2100      	movs	r1, #0
 8007c1c:	1d1a      	adds	r2, r3, #4
 8007c1e:	6032      	str	r2, [r6, #0]
 8007c20:	681e      	ldr	r6, [r3, #0]
 8007c22:	6862      	ldr	r2, [r4, #4]
 8007c24:	4630      	mov	r0, r6
 8007c26:	f000 fa10 	bl	800804a <memchr>
 8007c2a:	b108      	cbz	r0, 8007c30 <_printf_i+0x1e8>
 8007c2c:	1b80      	subs	r0, r0, r6
 8007c2e:	6060      	str	r0, [r4, #4]
 8007c30:	6863      	ldr	r3, [r4, #4]
 8007c32:	6123      	str	r3, [r4, #16]
 8007c34:	2300      	movs	r3, #0
 8007c36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c3a:	e7aa      	b.n	8007b92 <_printf_i+0x14a>
 8007c3c:	4632      	mov	r2, r6
 8007c3e:	4649      	mov	r1, r9
 8007c40:	4640      	mov	r0, r8
 8007c42:	6923      	ldr	r3, [r4, #16]
 8007c44:	47d0      	blx	sl
 8007c46:	3001      	adds	r0, #1
 8007c48:	d0ad      	beq.n	8007ba6 <_printf_i+0x15e>
 8007c4a:	6823      	ldr	r3, [r4, #0]
 8007c4c:	079b      	lsls	r3, r3, #30
 8007c4e:	d413      	bmi.n	8007c78 <_printf_i+0x230>
 8007c50:	68e0      	ldr	r0, [r4, #12]
 8007c52:	9b03      	ldr	r3, [sp, #12]
 8007c54:	4298      	cmp	r0, r3
 8007c56:	bfb8      	it	lt
 8007c58:	4618      	movlt	r0, r3
 8007c5a:	e7a6      	b.n	8007baa <_printf_i+0x162>
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	4632      	mov	r2, r6
 8007c60:	4649      	mov	r1, r9
 8007c62:	4640      	mov	r0, r8
 8007c64:	47d0      	blx	sl
 8007c66:	3001      	adds	r0, #1
 8007c68:	d09d      	beq.n	8007ba6 <_printf_i+0x15e>
 8007c6a:	3501      	adds	r5, #1
 8007c6c:	68e3      	ldr	r3, [r4, #12]
 8007c6e:	9903      	ldr	r1, [sp, #12]
 8007c70:	1a5b      	subs	r3, r3, r1
 8007c72:	42ab      	cmp	r3, r5
 8007c74:	dcf2      	bgt.n	8007c5c <_printf_i+0x214>
 8007c76:	e7eb      	b.n	8007c50 <_printf_i+0x208>
 8007c78:	2500      	movs	r5, #0
 8007c7a:	f104 0619 	add.w	r6, r4, #25
 8007c7e:	e7f5      	b.n	8007c6c <_printf_i+0x224>
 8007c80:	0800ace5 	.word	0x0800ace5
 8007c84:	0800acf6 	.word	0x0800acf6

08007c88 <std>:
 8007c88:	2300      	movs	r3, #0
 8007c8a:	b510      	push	{r4, lr}
 8007c8c:	4604      	mov	r4, r0
 8007c8e:	e9c0 3300 	strd	r3, r3, [r0]
 8007c92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c96:	6083      	str	r3, [r0, #8]
 8007c98:	8181      	strh	r1, [r0, #12]
 8007c9a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007c9c:	81c2      	strh	r2, [r0, #14]
 8007c9e:	6183      	str	r3, [r0, #24]
 8007ca0:	4619      	mov	r1, r3
 8007ca2:	2208      	movs	r2, #8
 8007ca4:	305c      	adds	r0, #92	@ 0x5c
 8007ca6:	f000 f914 	bl	8007ed2 <memset>
 8007caa:	4b0d      	ldr	r3, [pc, #52]	@ (8007ce0 <std+0x58>)
 8007cac:	6224      	str	r4, [r4, #32]
 8007cae:	6263      	str	r3, [r4, #36]	@ 0x24
 8007cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8007ce4 <std+0x5c>)
 8007cb2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8007ce8 <std+0x60>)
 8007cb6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8007cec <std+0x64>)
 8007cba:	6323      	str	r3, [r4, #48]	@ 0x30
 8007cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8007cf0 <std+0x68>)
 8007cbe:	429c      	cmp	r4, r3
 8007cc0:	d006      	beq.n	8007cd0 <std+0x48>
 8007cc2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007cc6:	4294      	cmp	r4, r2
 8007cc8:	d002      	beq.n	8007cd0 <std+0x48>
 8007cca:	33d0      	adds	r3, #208	@ 0xd0
 8007ccc:	429c      	cmp	r4, r3
 8007cce:	d105      	bne.n	8007cdc <std+0x54>
 8007cd0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007cd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cd8:	f000 b9ac 	b.w	8008034 <__retarget_lock_init_recursive>
 8007cdc:	bd10      	pop	{r4, pc}
 8007cde:	bf00      	nop
 8007ce0:	08007e4d 	.word	0x08007e4d
 8007ce4:	08007e6f 	.word	0x08007e6f
 8007ce8:	08007ea7 	.word	0x08007ea7
 8007cec:	08007ecb 	.word	0x08007ecb
 8007cf0:	20000534 	.word	0x20000534

08007cf4 <stdio_exit_handler>:
 8007cf4:	4a02      	ldr	r2, [pc, #8]	@ (8007d00 <stdio_exit_handler+0xc>)
 8007cf6:	4903      	ldr	r1, [pc, #12]	@ (8007d04 <stdio_exit_handler+0x10>)
 8007cf8:	4803      	ldr	r0, [pc, #12]	@ (8007d08 <stdio_exit_handler+0x14>)
 8007cfa:	f000 b869 	b.w	8007dd0 <_fwalk_sglue>
 8007cfe:	bf00      	nop
 8007d00:	20000028 	.word	0x20000028
 8007d04:	08009879 	.word	0x08009879
 8007d08:	20000038 	.word	0x20000038

08007d0c <cleanup_stdio>:
 8007d0c:	6841      	ldr	r1, [r0, #4]
 8007d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8007d40 <cleanup_stdio+0x34>)
 8007d10:	b510      	push	{r4, lr}
 8007d12:	4299      	cmp	r1, r3
 8007d14:	4604      	mov	r4, r0
 8007d16:	d001      	beq.n	8007d1c <cleanup_stdio+0x10>
 8007d18:	f001 fdae 	bl	8009878 <_fflush_r>
 8007d1c:	68a1      	ldr	r1, [r4, #8]
 8007d1e:	4b09      	ldr	r3, [pc, #36]	@ (8007d44 <cleanup_stdio+0x38>)
 8007d20:	4299      	cmp	r1, r3
 8007d22:	d002      	beq.n	8007d2a <cleanup_stdio+0x1e>
 8007d24:	4620      	mov	r0, r4
 8007d26:	f001 fda7 	bl	8009878 <_fflush_r>
 8007d2a:	68e1      	ldr	r1, [r4, #12]
 8007d2c:	4b06      	ldr	r3, [pc, #24]	@ (8007d48 <cleanup_stdio+0x3c>)
 8007d2e:	4299      	cmp	r1, r3
 8007d30:	d004      	beq.n	8007d3c <cleanup_stdio+0x30>
 8007d32:	4620      	mov	r0, r4
 8007d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d38:	f001 bd9e 	b.w	8009878 <_fflush_r>
 8007d3c:	bd10      	pop	{r4, pc}
 8007d3e:	bf00      	nop
 8007d40:	20000534 	.word	0x20000534
 8007d44:	2000059c 	.word	0x2000059c
 8007d48:	20000604 	.word	0x20000604

08007d4c <global_stdio_init.part.0>:
 8007d4c:	b510      	push	{r4, lr}
 8007d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8007d7c <global_stdio_init.part.0+0x30>)
 8007d50:	4c0b      	ldr	r4, [pc, #44]	@ (8007d80 <global_stdio_init.part.0+0x34>)
 8007d52:	4a0c      	ldr	r2, [pc, #48]	@ (8007d84 <global_stdio_init.part.0+0x38>)
 8007d54:	4620      	mov	r0, r4
 8007d56:	601a      	str	r2, [r3, #0]
 8007d58:	2104      	movs	r1, #4
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	f7ff ff94 	bl	8007c88 <std>
 8007d60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007d64:	2201      	movs	r2, #1
 8007d66:	2109      	movs	r1, #9
 8007d68:	f7ff ff8e 	bl	8007c88 <std>
 8007d6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007d70:	2202      	movs	r2, #2
 8007d72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d76:	2112      	movs	r1, #18
 8007d78:	f7ff bf86 	b.w	8007c88 <std>
 8007d7c:	2000066c 	.word	0x2000066c
 8007d80:	20000534 	.word	0x20000534
 8007d84:	08007cf5 	.word	0x08007cf5

08007d88 <__sfp_lock_acquire>:
 8007d88:	4801      	ldr	r0, [pc, #4]	@ (8007d90 <__sfp_lock_acquire+0x8>)
 8007d8a:	f000 b954 	b.w	8008036 <__retarget_lock_acquire_recursive>
 8007d8e:	bf00      	nop
 8007d90:	20000675 	.word	0x20000675

08007d94 <__sfp_lock_release>:
 8007d94:	4801      	ldr	r0, [pc, #4]	@ (8007d9c <__sfp_lock_release+0x8>)
 8007d96:	f000 b94f 	b.w	8008038 <__retarget_lock_release_recursive>
 8007d9a:	bf00      	nop
 8007d9c:	20000675 	.word	0x20000675

08007da0 <__sinit>:
 8007da0:	b510      	push	{r4, lr}
 8007da2:	4604      	mov	r4, r0
 8007da4:	f7ff fff0 	bl	8007d88 <__sfp_lock_acquire>
 8007da8:	6a23      	ldr	r3, [r4, #32]
 8007daa:	b11b      	cbz	r3, 8007db4 <__sinit+0x14>
 8007dac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007db0:	f7ff bff0 	b.w	8007d94 <__sfp_lock_release>
 8007db4:	4b04      	ldr	r3, [pc, #16]	@ (8007dc8 <__sinit+0x28>)
 8007db6:	6223      	str	r3, [r4, #32]
 8007db8:	4b04      	ldr	r3, [pc, #16]	@ (8007dcc <__sinit+0x2c>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d1f5      	bne.n	8007dac <__sinit+0xc>
 8007dc0:	f7ff ffc4 	bl	8007d4c <global_stdio_init.part.0>
 8007dc4:	e7f2      	b.n	8007dac <__sinit+0xc>
 8007dc6:	bf00      	nop
 8007dc8:	08007d0d 	.word	0x08007d0d
 8007dcc:	2000066c 	.word	0x2000066c

08007dd0 <_fwalk_sglue>:
 8007dd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dd4:	4607      	mov	r7, r0
 8007dd6:	4688      	mov	r8, r1
 8007dd8:	4614      	mov	r4, r2
 8007dda:	2600      	movs	r6, #0
 8007ddc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007de0:	f1b9 0901 	subs.w	r9, r9, #1
 8007de4:	d505      	bpl.n	8007df2 <_fwalk_sglue+0x22>
 8007de6:	6824      	ldr	r4, [r4, #0]
 8007de8:	2c00      	cmp	r4, #0
 8007dea:	d1f7      	bne.n	8007ddc <_fwalk_sglue+0xc>
 8007dec:	4630      	mov	r0, r6
 8007dee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007df2:	89ab      	ldrh	r3, [r5, #12]
 8007df4:	2b01      	cmp	r3, #1
 8007df6:	d907      	bls.n	8007e08 <_fwalk_sglue+0x38>
 8007df8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007dfc:	3301      	adds	r3, #1
 8007dfe:	d003      	beq.n	8007e08 <_fwalk_sglue+0x38>
 8007e00:	4629      	mov	r1, r5
 8007e02:	4638      	mov	r0, r7
 8007e04:	47c0      	blx	r8
 8007e06:	4306      	orrs	r6, r0
 8007e08:	3568      	adds	r5, #104	@ 0x68
 8007e0a:	e7e9      	b.n	8007de0 <_fwalk_sglue+0x10>

08007e0c <siprintf>:
 8007e0c:	b40e      	push	{r1, r2, r3}
 8007e0e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007e12:	b500      	push	{lr}
 8007e14:	b09c      	sub	sp, #112	@ 0x70
 8007e16:	ab1d      	add	r3, sp, #116	@ 0x74
 8007e18:	9002      	str	r0, [sp, #8]
 8007e1a:	9006      	str	r0, [sp, #24]
 8007e1c:	9107      	str	r1, [sp, #28]
 8007e1e:	9104      	str	r1, [sp, #16]
 8007e20:	4808      	ldr	r0, [pc, #32]	@ (8007e44 <siprintf+0x38>)
 8007e22:	4909      	ldr	r1, [pc, #36]	@ (8007e48 <siprintf+0x3c>)
 8007e24:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e28:	9105      	str	r1, [sp, #20]
 8007e2a:	6800      	ldr	r0, [r0, #0]
 8007e2c:	a902      	add	r1, sp, #8
 8007e2e:	9301      	str	r3, [sp, #4]
 8007e30:	f001 fba6 	bl	8009580 <_svfiprintf_r>
 8007e34:	2200      	movs	r2, #0
 8007e36:	9b02      	ldr	r3, [sp, #8]
 8007e38:	701a      	strb	r2, [r3, #0]
 8007e3a:	b01c      	add	sp, #112	@ 0x70
 8007e3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e40:	b003      	add	sp, #12
 8007e42:	4770      	bx	lr
 8007e44:	20000034 	.word	0x20000034
 8007e48:	ffff0208 	.word	0xffff0208

08007e4c <__sread>:
 8007e4c:	b510      	push	{r4, lr}
 8007e4e:	460c      	mov	r4, r1
 8007e50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e54:	f000 f890 	bl	8007f78 <_read_r>
 8007e58:	2800      	cmp	r0, #0
 8007e5a:	bfab      	itete	ge
 8007e5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007e5e:	89a3      	ldrhlt	r3, [r4, #12]
 8007e60:	181b      	addge	r3, r3, r0
 8007e62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007e66:	bfac      	ite	ge
 8007e68:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007e6a:	81a3      	strhlt	r3, [r4, #12]
 8007e6c:	bd10      	pop	{r4, pc}

08007e6e <__swrite>:
 8007e6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e72:	461f      	mov	r7, r3
 8007e74:	898b      	ldrh	r3, [r1, #12]
 8007e76:	4605      	mov	r5, r0
 8007e78:	05db      	lsls	r3, r3, #23
 8007e7a:	460c      	mov	r4, r1
 8007e7c:	4616      	mov	r6, r2
 8007e7e:	d505      	bpl.n	8007e8c <__swrite+0x1e>
 8007e80:	2302      	movs	r3, #2
 8007e82:	2200      	movs	r2, #0
 8007e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e88:	f000 f864 	bl	8007f54 <_lseek_r>
 8007e8c:	89a3      	ldrh	r3, [r4, #12]
 8007e8e:	4632      	mov	r2, r6
 8007e90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e94:	81a3      	strh	r3, [r4, #12]
 8007e96:	4628      	mov	r0, r5
 8007e98:	463b      	mov	r3, r7
 8007e9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ea2:	f000 b88b 	b.w	8007fbc <_write_r>

08007ea6 <__sseek>:
 8007ea6:	b510      	push	{r4, lr}
 8007ea8:	460c      	mov	r4, r1
 8007eaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eae:	f000 f851 	bl	8007f54 <_lseek_r>
 8007eb2:	1c43      	adds	r3, r0, #1
 8007eb4:	89a3      	ldrh	r3, [r4, #12]
 8007eb6:	bf15      	itete	ne
 8007eb8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007eba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007ebe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007ec2:	81a3      	strheq	r3, [r4, #12]
 8007ec4:	bf18      	it	ne
 8007ec6:	81a3      	strhne	r3, [r4, #12]
 8007ec8:	bd10      	pop	{r4, pc}

08007eca <__sclose>:
 8007eca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ece:	f000 b831 	b.w	8007f34 <_close_r>

08007ed2 <memset>:
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	4402      	add	r2, r0
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d100      	bne.n	8007edc <memset+0xa>
 8007eda:	4770      	bx	lr
 8007edc:	f803 1b01 	strb.w	r1, [r3], #1
 8007ee0:	e7f9      	b.n	8007ed6 <memset+0x4>

08007ee2 <strncmp>:
 8007ee2:	b510      	push	{r4, lr}
 8007ee4:	b16a      	cbz	r2, 8007f02 <strncmp+0x20>
 8007ee6:	3901      	subs	r1, #1
 8007ee8:	1884      	adds	r4, r0, r2
 8007eea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007eee:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	d103      	bne.n	8007efe <strncmp+0x1c>
 8007ef6:	42a0      	cmp	r0, r4
 8007ef8:	d001      	beq.n	8007efe <strncmp+0x1c>
 8007efa:	2a00      	cmp	r2, #0
 8007efc:	d1f5      	bne.n	8007eea <strncmp+0x8>
 8007efe:	1ad0      	subs	r0, r2, r3
 8007f00:	bd10      	pop	{r4, pc}
 8007f02:	4610      	mov	r0, r2
 8007f04:	e7fc      	b.n	8007f00 <strncmp+0x1e>

08007f06 <strncpy>:
 8007f06:	4603      	mov	r3, r0
 8007f08:	b510      	push	{r4, lr}
 8007f0a:	3901      	subs	r1, #1
 8007f0c:	b132      	cbz	r2, 8007f1c <strncpy+0x16>
 8007f0e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007f12:	3a01      	subs	r2, #1
 8007f14:	f803 4b01 	strb.w	r4, [r3], #1
 8007f18:	2c00      	cmp	r4, #0
 8007f1a:	d1f7      	bne.n	8007f0c <strncpy+0x6>
 8007f1c:	2100      	movs	r1, #0
 8007f1e:	441a      	add	r2, r3
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d100      	bne.n	8007f26 <strncpy+0x20>
 8007f24:	bd10      	pop	{r4, pc}
 8007f26:	f803 1b01 	strb.w	r1, [r3], #1
 8007f2a:	e7f9      	b.n	8007f20 <strncpy+0x1a>

08007f2c <_localeconv_r>:
 8007f2c:	4800      	ldr	r0, [pc, #0]	@ (8007f30 <_localeconv_r+0x4>)
 8007f2e:	4770      	bx	lr
 8007f30:	20000174 	.word	0x20000174

08007f34 <_close_r>:
 8007f34:	b538      	push	{r3, r4, r5, lr}
 8007f36:	2300      	movs	r3, #0
 8007f38:	4d05      	ldr	r5, [pc, #20]	@ (8007f50 <_close_r+0x1c>)
 8007f3a:	4604      	mov	r4, r0
 8007f3c:	4608      	mov	r0, r1
 8007f3e:	602b      	str	r3, [r5, #0]
 8007f40:	f7f9 fee9 	bl	8001d16 <_close>
 8007f44:	1c43      	adds	r3, r0, #1
 8007f46:	d102      	bne.n	8007f4e <_close_r+0x1a>
 8007f48:	682b      	ldr	r3, [r5, #0]
 8007f4a:	b103      	cbz	r3, 8007f4e <_close_r+0x1a>
 8007f4c:	6023      	str	r3, [r4, #0]
 8007f4e:	bd38      	pop	{r3, r4, r5, pc}
 8007f50:	20000670 	.word	0x20000670

08007f54 <_lseek_r>:
 8007f54:	b538      	push	{r3, r4, r5, lr}
 8007f56:	4604      	mov	r4, r0
 8007f58:	4608      	mov	r0, r1
 8007f5a:	4611      	mov	r1, r2
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	4d05      	ldr	r5, [pc, #20]	@ (8007f74 <_lseek_r+0x20>)
 8007f60:	602a      	str	r2, [r5, #0]
 8007f62:	461a      	mov	r2, r3
 8007f64:	f7f9 fefb 	bl	8001d5e <_lseek>
 8007f68:	1c43      	adds	r3, r0, #1
 8007f6a:	d102      	bne.n	8007f72 <_lseek_r+0x1e>
 8007f6c:	682b      	ldr	r3, [r5, #0]
 8007f6e:	b103      	cbz	r3, 8007f72 <_lseek_r+0x1e>
 8007f70:	6023      	str	r3, [r4, #0]
 8007f72:	bd38      	pop	{r3, r4, r5, pc}
 8007f74:	20000670 	.word	0x20000670

08007f78 <_read_r>:
 8007f78:	b538      	push	{r3, r4, r5, lr}
 8007f7a:	4604      	mov	r4, r0
 8007f7c:	4608      	mov	r0, r1
 8007f7e:	4611      	mov	r1, r2
 8007f80:	2200      	movs	r2, #0
 8007f82:	4d05      	ldr	r5, [pc, #20]	@ (8007f98 <_read_r+0x20>)
 8007f84:	602a      	str	r2, [r5, #0]
 8007f86:	461a      	mov	r2, r3
 8007f88:	f7f9 fe8c 	bl	8001ca4 <_read>
 8007f8c:	1c43      	adds	r3, r0, #1
 8007f8e:	d102      	bne.n	8007f96 <_read_r+0x1e>
 8007f90:	682b      	ldr	r3, [r5, #0]
 8007f92:	b103      	cbz	r3, 8007f96 <_read_r+0x1e>
 8007f94:	6023      	str	r3, [r4, #0]
 8007f96:	bd38      	pop	{r3, r4, r5, pc}
 8007f98:	20000670 	.word	0x20000670

08007f9c <_sbrk_r>:
 8007f9c:	b538      	push	{r3, r4, r5, lr}
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	4d05      	ldr	r5, [pc, #20]	@ (8007fb8 <_sbrk_r+0x1c>)
 8007fa2:	4604      	mov	r4, r0
 8007fa4:	4608      	mov	r0, r1
 8007fa6:	602b      	str	r3, [r5, #0]
 8007fa8:	f7f9 fee6 	bl	8001d78 <_sbrk>
 8007fac:	1c43      	adds	r3, r0, #1
 8007fae:	d102      	bne.n	8007fb6 <_sbrk_r+0x1a>
 8007fb0:	682b      	ldr	r3, [r5, #0]
 8007fb2:	b103      	cbz	r3, 8007fb6 <_sbrk_r+0x1a>
 8007fb4:	6023      	str	r3, [r4, #0]
 8007fb6:	bd38      	pop	{r3, r4, r5, pc}
 8007fb8:	20000670 	.word	0x20000670

08007fbc <_write_r>:
 8007fbc:	b538      	push	{r3, r4, r5, lr}
 8007fbe:	4604      	mov	r4, r0
 8007fc0:	4608      	mov	r0, r1
 8007fc2:	4611      	mov	r1, r2
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	4d05      	ldr	r5, [pc, #20]	@ (8007fdc <_write_r+0x20>)
 8007fc8:	602a      	str	r2, [r5, #0]
 8007fca:	461a      	mov	r2, r3
 8007fcc:	f7f9 fe87 	bl	8001cde <_write>
 8007fd0:	1c43      	adds	r3, r0, #1
 8007fd2:	d102      	bne.n	8007fda <_write_r+0x1e>
 8007fd4:	682b      	ldr	r3, [r5, #0]
 8007fd6:	b103      	cbz	r3, 8007fda <_write_r+0x1e>
 8007fd8:	6023      	str	r3, [r4, #0]
 8007fda:	bd38      	pop	{r3, r4, r5, pc}
 8007fdc:	20000670 	.word	0x20000670

08007fe0 <__errno>:
 8007fe0:	4b01      	ldr	r3, [pc, #4]	@ (8007fe8 <__errno+0x8>)
 8007fe2:	6818      	ldr	r0, [r3, #0]
 8007fe4:	4770      	bx	lr
 8007fe6:	bf00      	nop
 8007fe8:	20000034 	.word	0x20000034

08007fec <__libc_init_array>:
 8007fec:	b570      	push	{r4, r5, r6, lr}
 8007fee:	2600      	movs	r6, #0
 8007ff0:	4d0c      	ldr	r5, [pc, #48]	@ (8008024 <__libc_init_array+0x38>)
 8007ff2:	4c0d      	ldr	r4, [pc, #52]	@ (8008028 <__libc_init_array+0x3c>)
 8007ff4:	1b64      	subs	r4, r4, r5
 8007ff6:	10a4      	asrs	r4, r4, #2
 8007ff8:	42a6      	cmp	r6, r4
 8007ffa:	d109      	bne.n	8008010 <__libc_init_array+0x24>
 8007ffc:	f002 fd7e 	bl	800aafc <_init>
 8008000:	2600      	movs	r6, #0
 8008002:	4d0a      	ldr	r5, [pc, #40]	@ (800802c <__libc_init_array+0x40>)
 8008004:	4c0a      	ldr	r4, [pc, #40]	@ (8008030 <__libc_init_array+0x44>)
 8008006:	1b64      	subs	r4, r4, r5
 8008008:	10a4      	asrs	r4, r4, #2
 800800a:	42a6      	cmp	r6, r4
 800800c:	d105      	bne.n	800801a <__libc_init_array+0x2e>
 800800e:	bd70      	pop	{r4, r5, r6, pc}
 8008010:	f855 3b04 	ldr.w	r3, [r5], #4
 8008014:	4798      	blx	r3
 8008016:	3601      	adds	r6, #1
 8008018:	e7ee      	b.n	8007ff8 <__libc_init_array+0xc>
 800801a:	f855 3b04 	ldr.w	r3, [r5], #4
 800801e:	4798      	blx	r3
 8008020:	3601      	adds	r6, #1
 8008022:	e7f2      	b.n	800800a <__libc_init_array+0x1e>
 8008024:	0800b320 	.word	0x0800b320
 8008028:	0800b320 	.word	0x0800b320
 800802c:	0800b320 	.word	0x0800b320
 8008030:	0800b324 	.word	0x0800b324

08008034 <__retarget_lock_init_recursive>:
 8008034:	4770      	bx	lr

08008036 <__retarget_lock_acquire_recursive>:
 8008036:	4770      	bx	lr

08008038 <__retarget_lock_release_recursive>:
 8008038:	4770      	bx	lr

0800803a <strcpy>:
 800803a:	4603      	mov	r3, r0
 800803c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008040:	f803 2b01 	strb.w	r2, [r3], #1
 8008044:	2a00      	cmp	r2, #0
 8008046:	d1f9      	bne.n	800803c <strcpy+0x2>
 8008048:	4770      	bx	lr

0800804a <memchr>:
 800804a:	4603      	mov	r3, r0
 800804c:	b510      	push	{r4, lr}
 800804e:	b2c9      	uxtb	r1, r1
 8008050:	4402      	add	r2, r0
 8008052:	4293      	cmp	r3, r2
 8008054:	4618      	mov	r0, r3
 8008056:	d101      	bne.n	800805c <memchr+0x12>
 8008058:	2000      	movs	r0, #0
 800805a:	e003      	b.n	8008064 <memchr+0x1a>
 800805c:	7804      	ldrb	r4, [r0, #0]
 800805e:	3301      	adds	r3, #1
 8008060:	428c      	cmp	r4, r1
 8008062:	d1f6      	bne.n	8008052 <memchr+0x8>
 8008064:	bd10      	pop	{r4, pc}

08008066 <memcpy>:
 8008066:	440a      	add	r2, r1
 8008068:	4291      	cmp	r1, r2
 800806a:	f100 33ff 	add.w	r3, r0, #4294967295
 800806e:	d100      	bne.n	8008072 <memcpy+0xc>
 8008070:	4770      	bx	lr
 8008072:	b510      	push	{r4, lr}
 8008074:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008078:	4291      	cmp	r1, r2
 800807a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800807e:	d1f9      	bne.n	8008074 <memcpy+0xe>
 8008080:	bd10      	pop	{r4, pc}

08008082 <quorem>:
 8008082:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008086:	6903      	ldr	r3, [r0, #16]
 8008088:	690c      	ldr	r4, [r1, #16]
 800808a:	4607      	mov	r7, r0
 800808c:	42a3      	cmp	r3, r4
 800808e:	db7e      	blt.n	800818e <quorem+0x10c>
 8008090:	3c01      	subs	r4, #1
 8008092:	00a3      	lsls	r3, r4, #2
 8008094:	f100 0514 	add.w	r5, r0, #20
 8008098:	f101 0814 	add.w	r8, r1, #20
 800809c:	9300      	str	r3, [sp, #0]
 800809e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080a2:	9301      	str	r3, [sp, #4]
 80080a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80080a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080ac:	3301      	adds	r3, #1
 80080ae:	429a      	cmp	r2, r3
 80080b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80080b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80080b8:	d32e      	bcc.n	8008118 <quorem+0x96>
 80080ba:	f04f 0a00 	mov.w	sl, #0
 80080be:	46c4      	mov	ip, r8
 80080c0:	46ae      	mov	lr, r5
 80080c2:	46d3      	mov	fp, sl
 80080c4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80080c8:	b298      	uxth	r0, r3
 80080ca:	fb06 a000 	mla	r0, r6, r0, sl
 80080ce:	0c1b      	lsrs	r3, r3, #16
 80080d0:	0c02      	lsrs	r2, r0, #16
 80080d2:	fb06 2303 	mla	r3, r6, r3, r2
 80080d6:	f8de 2000 	ldr.w	r2, [lr]
 80080da:	b280      	uxth	r0, r0
 80080dc:	b292      	uxth	r2, r2
 80080de:	1a12      	subs	r2, r2, r0
 80080e0:	445a      	add	r2, fp
 80080e2:	f8de 0000 	ldr.w	r0, [lr]
 80080e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80080ea:	b29b      	uxth	r3, r3
 80080ec:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80080f0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80080f4:	b292      	uxth	r2, r2
 80080f6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80080fa:	45e1      	cmp	r9, ip
 80080fc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008100:	f84e 2b04 	str.w	r2, [lr], #4
 8008104:	d2de      	bcs.n	80080c4 <quorem+0x42>
 8008106:	9b00      	ldr	r3, [sp, #0]
 8008108:	58eb      	ldr	r3, [r5, r3]
 800810a:	b92b      	cbnz	r3, 8008118 <quorem+0x96>
 800810c:	9b01      	ldr	r3, [sp, #4]
 800810e:	3b04      	subs	r3, #4
 8008110:	429d      	cmp	r5, r3
 8008112:	461a      	mov	r2, r3
 8008114:	d32f      	bcc.n	8008176 <quorem+0xf4>
 8008116:	613c      	str	r4, [r7, #16]
 8008118:	4638      	mov	r0, r7
 800811a:	f001 f8c5 	bl	80092a8 <__mcmp>
 800811e:	2800      	cmp	r0, #0
 8008120:	db25      	blt.n	800816e <quorem+0xec>
 8008122:	4629      	mov	r1, r5
 8008124:	2000      	movs	r0, #0
 8008126:	f858 2b04 	ldr.w	r2, [r8], #4
 800812a:	f8d1 c000 	ldr.w	ip, [r1]
 800812e:	fa1f fe82 	uxth.w	lr, r2
 8008132:	fa1f f38c 	uxth.w	r3, ip
 8008136:	eba3 030e 	sub.w	r3, r3, lr
 800813a:	4403      	add	r3, r0
 800813c:	0c12      	lsrs	r2, r2, #16
 800813e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008142:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008146:	b29b      	uxth	r3, r3
 8008148:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800814c:	45c1      	cmp	r9, r8
 800814e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008152:	f841 3b04 	str.w	r3, [r1], #4
 8008156:	d2e6      	bcs.n	8008126 <quorem+0xa4>
 8008158:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800815c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008160:	b922      	cbnz	r2, 800816c <quorem+0xea>
 8008162:	3b04      	subs	r3, #4
 8008164:	429d      	cmp	r5, r3
 8008166:	461a      	mov	r2, r3
 8008168:	d30b      	bcc.n	8008182 <quorem+0x100>
 800816a:	613c      	str	r4, [r7, #16]
 800816c:	3601      	adds	r6, #1
 800816e:	4630      	mov	r0, r6
 8008170:	b003      	add	sp, #12
 8008172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008176:	6812      	ldr	r2, [r2, #0]
 8008178:	3b04      	subs	r3, #4
 800817a:	2a00      	cmp	r2, #0
 800817c:	d1cb      	bne.n	8008116 <quorem+0x94>
 800817e:	3c01      	subs	r4, #1
 8008180:	e7c6      	b.n	8008110 <quorem+0x8e>
 8008182:	6812      	ldr	r2, [r2, #0]
 8008184:	3b04      	subs	r3, #4
 8008186:	2a00      	cmp	r2, #0
 8008188:	d1ef      	bne.n	800816a <quorem+0xe8>
 800818a:	3c01      	subs	r4, #1
 800818c:	e7ea      	b.n	8008164 <quorem+0xe2>
 800818e:	2000      	movs	r0, #0
 8008190:	e7ee      	b.n	8008170 <quorem+0xee>
 8008192:	0000      	movs	r0, r0
 8008194:	0000      	movs	r0, r0
	...

08008198 <_dtoa_r>:
 8008198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800819c:	4614      	mov	r4, r2
 800819e:	461d      	mov	r5, r3
 80081a0:	69c7      	ldr	r7, [r0, #28]
 80081a2:	b097      	sub	sp, #92	@ 0x5c
 80081a4:	4683      	mov	fp, r0
 80081a6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80081aa:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80081ac:	b97f      	cbnz	r7, 80081ce <_dtoa_r+0x36>
 80081ae:	2010      	movs	r0, #16
 80081b0:	f7fe ff96 	bl	80070e0 <malloc>
 80081b4:	4602      	mov	r2, r0
 80081b6:	f8cb 001c 	str.w	r0, [fp, #28]
 80081ba:	b920      	cbnz	r0, 80081c6 <_dtoa_r+0x2e>
 80081bc:	21ef      	movs	r1, #239	@ 0xef
 80081be:	4ba8      	ldr	r3, [pc, #672]	@ (8008460 <_dtoa_r+0x2c8>)
 80081c0:	48a8      	ldr	r0, [pc, #672]	@ (8008464 <_dtoa_r+0x2cc>)
 80081c2:	f001 fb9b 	bl	80098fc <__assert_func>
 80081c6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80081ca:	6007      	str	r7, [r0, #0]
 80081cc:	60c7      	str	r7, [r0, #12]
 80081ce:	f8db 301c 	ldr.w	r3, [fp, #28]
 80081d2:	6819      	ldr	r1, [r3, #0]
 80081d4:	b159      	cbz	r1, 80081ee <_dtoa_r+0x56>
 80081d6:	685a      	ldr	r2, [r3, #4]
 80081d8:	2301      	movs	r3, #1
 80081da:	4093      	lsls	r3, r2
 80081dc:	604a      	str	r2, [r1, #4]
 80081de:	608b      	str	r3, [r1, #8]
 80081e0:	4658      	mov	r0, fp
 80081e2:	f000 fe29 	bl	8008e38 <_Bfree>
 80081e6:	2200      	movs	r2, #0
 80081e8:	f8db 301c 	ldr.w	r3, [fp, #28]
 80081ec:	601a      	str	r2, [r3, #0]
 80081ee:	1e2b      	subs	r3, r5, #0
 80081f0:	bfaf      	iteee	ge
 80081f2:	2300      	movge	r3, #0
 80081f4:	2201      	movlt	r2, #1
 80081f6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80081fa:	9303      	strlt	r3, [sp, #12]
 80081fc:	bfa8      	it	ge
 80081fe:	6033      	strge	r3, [r6, #0]
 8008200:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008204:	4b98      	ldr	r3, [pc, #608]	@ (8008468 <_dtoa_r+0x2d0>)
 8008206:	bfb8      	it	lt
 8008208:	6032      	strlt	r2, [r6, #0]
 800820a:	ea33 0308 	bics.w	r3, r3, r8
 800820e:	d112      	bne.n	8008236 <_dtoa_r+0x9e>
 8008210:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008214:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008216:	6013      	str	r3, [r2, #0]
 8008218:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800821c:	4323      	orrs	r3, r4
 800821e:	f000 8550 	beq.w	8008cc2 <_dtoa_r+0xb2a>
 8008222:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008224:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800846c <_dtoa_r+0x2d4>
 8008228:	2b00      	cmp	r3, #0
 800822a:	f000 8552 	beq.w	8008cd2 <_dtoa_r+0xb3a>
 800822e:	f10a 0303 	add.w	r3, sl, #3
 8008232:	f000 bd4c 	b.w	8008cce <_dtoa_r+0xb36>
 8008236:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800823a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800823e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008242:	2200      	movs	r2, #0
 8008244:	2300      	movs	r3, #0
 8008246:	f7f8 fbaf 	bl	80009a8 <__aeabi_dcmpeq>
 800824a:	4607      	mov	r7, r0
 800824c:	b158      	cbz	r0, 8008266 <_dtoa_r+0xce>
 800824e:	2301      	movs	r3, #1
 8008250:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008252:	6013      	str	r3, [r2, #0]
 8008254:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008256:	b113      	cbz	r3, 800825e <_dtoa_r+0xc6>
 8008258:	4b85      	ldr	r3, [pc, #532]	@ (8008470 <_dtoa_r+0x2d8>)
 800825a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800825c:	6013      	str	r3, [r2, #0]
 800825e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8008474 <_dtoa_r+0x2dc>
 8008262:	f000 bd36 	b.w	8008cd2 <_dtoa_r+0xb3a>
 8008266:	ab14      	add	r3, sp, #80	@ 0x50
 8008268:	9301      	str	r3, [sp, #4]
 800826a:	ab15      	add	r3, sp, #84	@ 0x54
 800826c:	9300      	str	r3, [sp, #0]
 800826e:	4658      	mov	r0, fp
 8008270:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008274:	f001 f8c8 	bl	8009408 <__d2b>
 8008278:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800827c:	4681      	mov	r9, r0
 800827e:	2e00      	cmp	r6, #0
 8008280:	d077      	beq.n	8008372 <_dtoa_r+0x1da>
 8008282:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008286:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008288:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800828c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008290:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008294:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008298:	9712      	str	r7, [sp, #72]	@ 0x48
 800829a:	4619      	mov	r1, r3
 800829c:	2200      	movs	r2, #0
 800829e:	4b76      	ldr	r3, [pc, #472]	@ (8008478 <_dtoa_r+0x2e0>)
 80082a0:	f7f7 ff62 	bl	8000168 <__aeabi_dsub>
 80082a4:	a368      	add	r3, pc, #416	@ (adr r3, 8008448 <_dtoa_r+0x2b0>)
 80082a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082aa:	f7f8 f915 	bl	80004d8 <__aeabi_dmul>
 80082ae:	a368      	add	r3, pc, #416	@ (adr r3, 8008450 <_dtoa_r+0x2b8>)
 80082b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b4:	f7f7 ff5a 	bl	800016c <__adddf3>
 80082b8:	4604      	mov	r4, r0
 80082ba:	4630      	mov	r0, r6
 80082bc:	460d      	mov	r5, r1
 80082be:	f7f8 f8a1 	bl	8000404 <__aeabi_i2d>
 80082c2:	a365      	add	r3, pc, #404	@ (adr r3, 8008458 <_dtoa_r+0x2c0>)
 80082c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c8:	f7f8 f906 	bl	80004d8 <__aeabi_dmul>
 80082cc:	4602      	mov	r2, r0
 80082ce:	460b      	mov	r3, r1
 80082d0:	4620      	mov	r0, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	f7f7 ff4a 	bl	800016c <__adddf3>
 80082d8:	4604      	mov	r4, r0
 80082da:	460d      	mov	r5, r1
 80082dc:	f7f8 fbac 	bl	8000a38 <__aeabi_d2iz>
 80082e0:	2200      	movs	r2, #0
 80082e2:	4607      	mov	r7, r0
 80082e4:	2300      	movs	r3, #0
 80082e6:	4620      	mov	r0, r4
 80082e8:	4629      	mov	r1, r5
 80082ea:	f7f8 fb67 	bl	80009bc <__aeabi_dcmplt>
 80082ee:	b140      	cbz	r0, 8008302 <_dtoa_r+0x16a>
 80082f0:	4638      	mov	r0, r7
 80082f2:	f7f8 f887 	bl	8000404 <__aeabi_i2d>
 80082f6:	4622      	mov	r2, r4
 80082f8:	462b      	mov	r3, r5
 80082fa:	f7f8 fb55 	bl	80009a8 <__aeabi_dcmpeq>
 80082fe:	b900      	cbnz	r0, 8008302 <_dtoa_r+0x16a>
 8008300:	3f01      	subs	r7, #1
 8008302:	2f16      	cmp	r7, #22
 8008304:	d853      	bhi.n	80083ae <_dtoa_r+0x216>
 8008306:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800830a:	4b5c      	ldr	r3, [pc, #368]	@ (800847c <_dtoa_r+0x2e4>)
 800830c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008314:	f7f8 fb52 	bl	80009bc <__aeabi_dcmplt>
 8008318:	2800      	cmp	r0, #0
 800831a:	d04a      	beq.n	80083b2 <_dtoa_r+0x21a>
 800831c:	2300      	movs	r3, #0
 800831e:	3f01      	subs	r7, #1
 8008320:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008322:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008324:	1b9b      	subs	r3, r3, r6
 8008326:	1e5a      	subs	r2, r3, #1
 8008328:	bf46      	itte	mi
 800832a:	f1c3 0801 	rsbmi	r8, r3, #1
 800832e:	2300      	movmi	r3, #0
 8008330:	f04f 0800 	movpl.w	r8, #0
 8008334:	9209      	str	r2, [sp, #36]	@ 0x24
 8008336:	bf48      	it	mi
 8008338:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800833a:	2f00      	cmp	r7, #0
 800833c:	db3b      	blt.n	80083b6 <_dtoa_r+0x21e>
 800833e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008340:	970e      	str	r7, [sp, #56]	@ 0x38
 8008342:	443b      	add	r3, r7
 8008344:	9309      	str	r3, [sp, #36]	@ 0x24
 8008346:	2300      	movs	r3, #0
 8008348:	930a      	str	r3, [sp, #40]	@ 0x28
 800834a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800834c:	2b09      	cmp	r3, #9
 800834e:	d866      	bhi.n	800841e <_dtoa_r+0x286>
 8008350:	2b05      	cmp	r3, #5
 8008352:	bfc4      	itt	gt
 8008354:	3b04      	subgt	r3, #4
 8008356:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8008358:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800835a:	bfc8      	it	gt
 800835c:	2400      	movgt	r4, #0
 800835e:	f1a3 0302 	sub.w	r3, r3, #2
 8008362:	bfd8      	it	le
 8008364:	2401      	movle	r4, #1
 8008366:	2b03      	cmp	r3, #3
 8008368:	d864      	bhi.n	8008434 <_dtoa_r+0x29c>
 800836a:	e8df f003 	tbb	[pc, r3]
 800836e:	382b      	.short	0x382b
 8008370:	5636      	.short	0x5636
 8008372:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008376:	441e      	add	r6, r3
 8008378:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800837c:	2b20      	cmp	r3, #32
 800837e:	bfc1      	itttt	gt
 8008380:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008384:	fa08 f803 	lslgt.w	r8, r8, r3
 8008388:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800838c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008390:	bfd6      	itet	le
 8008392:	f1c3 0320 	rsble	r3, r3, #32
 8008396:	ea48 0003 	orrgt.w	r0, r8, r3
 800839a:	fa04 f003 	lslle.w	r0, r4, r3
 800839e:	f7f8 f821 	bl	80003e4 <__aeabi_ui2d>
 80083a2:	2201      	movs	r2, #1
 80083a4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80083a8:	3e01      	subs	r6, #1
 80083aa:	9212      	str	r2, [sp, #72]	@ 0x48
 80083ac:	e775      	b.n	800829a <_dtoa_r+0x102>
 80083ae:	2301      	movs	r3, #1
 80083b0:	e7b6      	b.n	8008320 <_dtoa_r+0x188>
 80083b2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80083b4:	e7b5      	b.n	8008322 <_dtoa_r+0x18a>
 80083b6:	427b      	negs	r3, r7
 80083b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80083ba:	2300      	movs	r3, #0
 80083bc:	eba8 0807 	sub.w	r8, r8, r7
 80083c0:	930e      	str	r3, [sp, #56]	@ 0x38
 80083c2:	e7c2      	b.n	800834a <_dtoa_r+0x1b2>
 80083c4:	2300      	movs	r3, #0
 80083c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083c8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	dc35      	bgt.n	800843a <_dtoa_r+0x2a2>
 80083ce:	2301      	movs	r3, #1
 80083d0:	461a      	mov	r2, r3
 80083d2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80083d6:	9221      	str	r2, [sp, #132]	@ 0x84
 80083d8:	e00b      	b.n	80083f2 <_dtoa_r+0x25a>
 80083da:	2301      	movs	r3, #1
 80083dc:	e7f3      	b.n	80083c6 <_dtoa_r+0x22e>
 80083de:	2300      	movs	r3, #0
 80083e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80083e4:	18fb      	adds	r3, r7, r3
 80083e6:	9308      	str	r3, [sp, #32]
 80083e8:	3301      	adds	r3, #1
 80083ea:	2b01      	cmp	r3, #1
 80083ec:	9307      	str	r3, [sp, #28]
 80083ee:	bfb8      	it	lt
 80083f0:	2301      	movlt	r3, #1
 80083f2:	2100      	movs	r1, #0
 80083f4:	2204      	movs	r2, #4
 80083f6:	f8db 001c 	ldr.w	r0, [fp, #28]
 80083fa:	f102 0514 	add.w	r5, r2, #20
 80083fe:	429d      	cmp	r5, r3
 8008400:	d91f      	bls.n	8008442 <_dtoa_r+0x2aa>
 8008402:	6041      	str	r1, [r0, #4]
 8008404:	4658      	mov	r0, fp
 8008406:	f000 fcd7 	bl	8008db8 <_Balloc>
 800840a:	4682      	mov	sl, r0
 800840c:	2800      	cmp	r0, #0
 800840e:	d139      	bne.n	8008484 <_dtoa_r+0x2ec>
 8008410:	4602      	mov	r2, r0
 8008412:	f240 11af 	movw	r1, #431	@ 0x1af
 8008416:	4b1a      	ldr	r3, [pc, #104]	@ (8008480 <_dtoa_r+0x2e8>)
 8008418:	e6d2      	b.n	80081c0 <_dtoa_r+0x28>
 800841a:	2301      	movs	r3, #1
 800841c:	e7e0      	b.n	80083e0 <_dtoa_r+0x248>
 800841e:	2401      	movs	r4, #1
 8008420:	2300      	movs	r3, #0
 8008422:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008424:	9320      	str	r3, [sp, #128]	@ 0x80
 8008426:	f04f 33ff 	mov.w	r3, #4294967295
 800842a:	2200      	movs	r2, #0
 800842c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008430:	2312      	movs	r3, #18
 8008432:	e7d0      	b.n	80083d6 <_dtoa_r+0x23e>
 8008434:	2301      	movs	r3, #1
 8008436:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008438:	e7f5      	b.n	8008426 <_dtoa_r+0x28e>
 800843a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800843c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008440:	e7d7      	b.n	80083f2 <_dtoa_r+0x25a>
 8008442:	3101      	adds	r1, #1
 8008444:	0052      	lsls	r2, r2, #1
 8008446:	e7d8      	b.n	80083fa <_dtoa_r+0x262>
 8008448:	636f4361 	.word	0x636f4361
 800844c:	3fd287a7 	.word	0x3fd287a7
 8008450:	8b60c8b3 	.word	0x8b60c8b3
 8008454:	3fc68a28 	.word	0x3fc68a28
 8008458:	509f79fb 	.word	0x509f79fb
 800845c:	3fd34413 	.word	0x3fd34413
 8008460:	0800ad14 	.word	0x0800ad14
 8008464:	0800ad2b 	.word	0x0800ad2b
 8008468:	7ff00000 	.word	0x7ff00000
 800846c:	0800ad10 	.word	0x0800ad10
 8008470:	0800ace4 	.word	0x0800ace4
 8008474:	0800ace3 	.word	0x0800ace3
 8008478:	3ff80000 	.word	0x3ff80000
 800847c:	0800ae28 	.word	0x0800ae28
 8008480:	0800ad83 	.word	0x0800ad83
 8008484:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008488:	6018      	str	r0, [r3, #0]
 800848a:	9b07      	ldr	r3, [sp, #28]
 800848c:	2b0e      	cmp	r3, #14
 800848e:	f200 80a4 	bhi.w	80085da <_dtoa_r+0x442>
 8008492:	2c00      	cmp	r4, #0
 8008494:	f000 80a1 	beq.w	80085da <_dtoa_r+0x442>
 8008498:	2f00      	cmp	r7, #0
 800849a:	dd33      	ble.n	8008504 <_dtoa_r+0x36c>
 800849c:	4b86      	ldr	r3, [pc, #536]	@ (80086b8 <_dtoa_r+0x520>)
 800849e:	f007 020f 	and.w	r2, r7, #15
 80084a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084a6:	05f8      	lsls	r0, r7, #23
 80084a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80084ac:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80084b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80084b4:	d516      	bpl.n	80084e4 <_dtoa_r+0x34c>
 80084b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80084ba:	4b80      	ldr	r3, [pc, #512]	@ (80086bc <_dtoa_r+0x524>)
 80084bc:	2603      	movs	r6, #3
 80084be:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80084c2:	f7f8 f933 	bl	800072c <__aeabi_ddiv>
 80084c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084ca:	f004 040f 	and.w	r4, r4, #15
 80084ce:	4d7b      	ldr	r5, [pc, #492]	@ (80086bc <_dtoa_r+0x524>)
 80084d0:	b954      	cbnz	r4, 80084e8 <_dtoa_r+0x350>
 80084d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084da:	f7f8 f927 	bl	800072c <__aeabi_ddiv>
 80084de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084e2:	e028      	b.n	8008536 <_dtoa_r+0x39e>
 80084e4:	2602      	movs	r6, #2
 80084e6:	e7f2      	b.n	80084ce <_dtoa_r+0x336>
 80084e8:	07e1      	lsls	r1, r4, #31
 80084ea:	d508      	bpl.n	80084fe <_dtoa_r+0x366>
 80084ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80084f4:	f7f7 fff0 	bl	80004d8 <__aeabi_dmul>
 80084f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084fc:	3601      	adds	r6, #1
 80084fe:	1064      	asrs	r4, r4, #1
 8008500:	3508      	adds	r5, #8
 8008502:	e7e5      	b.n	80084d0 <_dtoa_r+0x338>
 8008504:	f000 80d2 	beq.w	80086ac <_dtoa_r+0x514>
 8008508:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800850c:	427c      	negs	r4, r7
 800850e:	4b6a      	ldr	r3, [pc, #424]	@ (80086b8 <_dtoa_r+0x520>)
 8008510:	f004 020f 	and.w	r2, r4, #15
 8008514:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800851c:	f7f7 ffdc 	bl	80004d8 <__aeabi_dmul>
 8008520:	2602      	movs	r6, #2
 8008522:	2300      	movs	r3, #0
 8008524:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008528:	4d64      	ldr	r5, [pc, #400]	@ (80086bc <_dtoa_r+0x524>)
 800852a:	1124      	asrs	r4, r4, #4
 800852c:	2c00      	cmp	r4, #0
 800852e:	f040 80b2 	bne.w	8008696 <_dtoa_r+0x4fe>
 8008532:	2b00      	cmp	r3, #0
 8008534:	d1d3      	bne.n	80084de <_dtoa_r+0x346>
 8008536:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800853a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800853c:	2b00      	cmp	r3, #0
 800853e:	f000 80b7 	beq.w	80086b0 <_dtoa_r+0x518>
 8008542:	2200      	movs	r2, #0
 8008544:	4620      	mov	r0, r4
 8008546:	4629      	mov	r1, r5
 8008548:	4b5d      	ldr	r3, [pc, #372]	@ (80086c0 <_dtoa_r+0x528>)
 800854a:	f7f8 fa37 	bl	80009bc <__aeabi_dcmplt>
 800854e:	2800      	cmp	r0, #0
 8008550:	f000 80ae 	beq.w	80086b0 <_dtoa_r+0x518>
 8008554:	9b07      	ldr	r3, [sp, #28]
 8008556:	2b00      	cmp	r3, #0
 8008558:	f000 80aa 	beq.w	80086b0 <_dtoa_r+0x518>
 800855c:	9b08      	ldr	r3, [sp, #32]
 800855e:	2b00      	cmp	r3, #0
 8008560:	dd37      	ble.n	80085d2 <_dtoa_r+0x43a>
 8008562:	1e7b      	subs	r3, r7, #1
 8008564:	4620      	mov	r0, r4
 8008566:	9304      	str	r3, [sp, #16]
 8008568:	2200      	movs	r2, #0
 800856a:	4629      	mov	r1, r5
 800856c:	4b55      	ldr	r3, [pc, #340]	@ (80086c4 <_dtoa_r+0x52c>)
 800856e:	f7f7 ffb3 	bl	80004d8 <__aeabi_dmul>
 8008572:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008576:	9c08      	ldr	r4, [sp, #32]
 8008578:	3601      	adds	r6, #1
 800857a:	4630      	mov	r0, r6
 800857c:	f7f7 ff42 	bl	8000404 <__aeabi_i2d>
 8008580:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008584:	f7f7 ffa8 	bl	80004d8 <__aeabi_dmul>
 8008588:	2200      	movs	r2, #0
 800858a:	4b4f      	ldr	r3, [pc, #316]	@ (80086c8 <_dtoa_r+0x530>)
 800858c:	f7f7 fdee 	bl	800016c <__adddf3>
 8008590:	4605      	mov	r5, r0
 8008592:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008596:	2c00      	cmp	r4, #0
 8008598:	f040 809a 	bne.w	80086d0 <_dtoa_r+0x538>
 800859c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085a0:	2200      	movs	r2, #0
 80085a2:	4b4a      	ldr	r3, [pc, #296]	@ (80086cc <_dtoa_r+0x534>)
 80085a4:	f7f7 fde0 	bl	8000168 <__aeabi_dsub>
 80085a8:	4602      	mov	r2, r0
 80085aa:	460b      	mov	r3, r1
 80085ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80085b0:	462a      	mov	r2, r5
 80085b2:	4633      	mov	r3, r6
 80085b4:	f7f8 fa20 	bl	80009f8 <__aeabi_dcmpgt>
 80085b8:	2800      	cmp	r0, #0
 80085ba:	f040 828e 	bne.w	8008ada <_dtoa_r+0x942>
 80085be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085c2:	462a      	mov	r2, r5
 80085c4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80085c8:	f7f8 f9f8 	bl	80009bc <__aeabi_dcmplt>
 80085cc:	2800      	cmp	r0, #0
 80085ce:	f040 8127 	bne.w	8008820 <_dtoa_r+0x688>
 80085d2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80085d6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80085da:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80085dc:	2b00      	cmp	r3, #0
 80085de:	f2c0 8163 	blt.w	80088a8 <_dtoa_r+0x710>
 80085e2:	2f0e      	cmp	r7, #14
 80085e4:	f300 8160 	bgt.w	80088a8 <_dtoa_r+0x710>
 80085e8:	4b33      	ldr	r3, [pc, #204]	@ (80086b8 <_dtoa_r+0x520>)
 80085ea:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80085ee:	e9d3 3400 	ldrd	r3, r4, [r3]
 80085f2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80085f6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	da03      	bge.n	8008604 <_dtoa_r+0x46c>
 80085fc:	9b07      	ldr	r3, [sp, #28]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	f340 8100 	ble.w	8008804 <_dtoa_r+0x66c>
 8008604:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008608:	4656      	mov	r6, sl
 800860a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800860e:	4620      	mov	r0, r4
 8008610:	4629      	mov	r1, r5
 8008612:	f7f8 f88b 	bl	800072c <__aeabi_ddiv>
 8008616:	f7f8 fa0f 	bl	8000a38 <__aeabi_d2iz>
 800861a:	4680      	mov	r8, r0
 800861c:	f7f7 fef2 	bl	8000404 <__aeabi_i2d>
 8008620:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008624:	f7f7 ff58 	bl	80004d8 <__aeabi_dmul>
 8008628:	4602      	mov	r2, r0
 800862a:	460b      	mov	r3, r1
 800862c:	4620      	mov	r0, r4
 800862e:	4629      	mov	r1, r5
 8008630:	f7f7 fd9a 	bl	8000168 <__aeabi_dsub>
 8008634:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008638:	9d07      	ldr	r5, [sp, #28]
 800863a:	f806 4b01 	strb.w	r4, [r6], #1
 800863e:	eba6 040a 	sub.w	r4, r6, sl
 8008642:	42a5      	cmp	r5, r4
 8008644:	4602      	mov	r2, r0
 8008646:	460b      	mov	r3, r1
 8008648:	f040 8116 	bne.w	8008878 <_dtoa_r+0x6e0>
 800864c:	f7f7 fd8e 	bl	800016c <__adddf3>
 8008650:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008654:	4604      	mov	r4, r0
 8008656:	460d      	mov	r5, r1
 8008658:	f7f8 f9ce 	bl	80009f8 <__aeabi_dcmpgt>
 800865c:	2800      	cmp	r0, #0
 800865e:	f040 80f8 	bne.w	8008852 <_dtoa_r+0x6ba>
 8008662:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008666:	4620      	mov	r0, r4
 8008668:	4629      	mov	r1, r5
 800866a:	f7f8 f99d 	bl	80009a8 <__aeabi_dcmpeq>
 800866e:	b118      	cbz	r0, 8008678 <_dtoa_r+0x4e0>
 8008670:	f018 0f01 	tst.w	r8, #1
 8008674:	f040 80ed 	bne.w	8008852 <_dtoa_r+0x6ba>
 8008678:	4649      	mov	r1, r9
 800867a:	4658      	mov	r0, fp
 800867c:	f000 fbdc 	bl	8008e38 <_Bfree>
 8008680:	2300      	movs	r3, #0
 8008682:	7033      	strb	r3, [r6, #0]
 8008684:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008686:	3701      	adds	r7, #1
 8008688:	601f      	str	r7, [r3, #0]
 800868a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800868c:	2b00      	cmp	r3, #0
 800868e:	f000 8320 	beq.w	8008cd2 <_dtoa_r+0xb3a>
 8008692:	601e      	str	r6, [r3, #0]
 8008694:	e31d      	b.n	8008cd2 <_dtoa_r+0xb3a>
 8008696:	07e2      	lsls	r2, r4, #31
 8008698:	d505      	bpl.n	80086a6 <_dtoa_r+0x50e>
 800869a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800869e:	f7f7 ff1b 	bl	80004d8 <__aeabi_dmul>
 80086a2:	2301      	movs	r3, #1
 80086a4:	3601      	adds	r6, #1
 80086a6:	1064      	asrs	r4, r4, #1
 80086a8:	3508      	adds	r5, #8
 80086aa:	e73f      	b.n	800852c <_dtoa_r+0x394>
 80086ac:	2602      	movs	r6, #2
 80086ae:	e742      	b.n	8008536 <_dtoa_r+0x39e>
 80086b0:	9c07      	ldr	r4, [sp, #28]
 80086b2:	9704      	str	r7, [sp, #16]
 80086b4:	e761      	b.n	800857a <_dtoa_r+0x3e2>
 80086b6:	bf00      	nop
 80086b8:	0800ae28 	.word	0x0800ae28
 80086bc:	0800ae00 	.word	0x0800ae00
 80086c0:	3ff00000 	.word	0x3ff00000
 80086c4:	40240000 	.word	0x40240000
 80086c8:	401c0000 	.word	0x401c0000
 80086cc:	40140000 	.word	0x40140000
 80086d0:	4b70      	ldr	r3, [pc, #448]	@ (8008894 <_dtoa_r+0x6fc>)
 80086d2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80086d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80086d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80086dc:	4454      	add	r4, sl
 80086de:	2900      	cmp	r1, #0
 80086e0:	d045      	beq.n	800876e <_dtoa_r+0x5d6>
 80086e2:	2000      	movs	r0, #0
 80086e4:	496c      	ldr	r1, [pc, #432]	@ (8008898 <_dtoa_r+0x700>)
 80086e6:	f7f8 f821 	bl	800072c <__aeabi_ddiv>
 80086ea:	4633      	mov	r3, r6
 80086ec:	462a      	mov	r2, r5
 80086ee:	f7f7 fd3b 	bl	8000168 <__aeabi_dsub>
 80086f2:	4656      	mov	r6, sl
 80086f4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80086f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086fc:	f7f8 f99c 	bl	8000a38 <__aeabi_d2iz>
 8008700:	4605      	mov	r5, r0
 8008702:	f7f7 fe7f 	bl	8000404 <__aeabi_i2d>
 8008706:	4602      	mov	r2, r0
 8008708:	460b      	mov	r3, r1
 800870a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800870e:	f7f7 fd2b 	bl	8000168 <__aeabi_dsub>
 8008712:	4602      	mov	r2, r0
 8008714:	460b      	mov	r3, r1
 8008716:	3530      	adds	r5, #48	@ 0x30
 8008718:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800871c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008720:	f806 5b01 	strb.w	r5, [r6], #1
 8008724:	f7f8 f94a 	bl	80009bc <__aeabi_dcmplt>
 8008728:	2800      	cmp	r0, #0
 800872a:	d163      	bne.n	80087f4 <_dtoa_r+0x65c>
 800872c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008730:	2000      	movs	r0, #0
 8008732:	495a      	ldr	r1, [pc, #360]	@ (800889c <_dtoa_r+0x704>)
 8008734:	f7f7 fd18 	bl	8000168 <__aeabi_dsub>
 8008738:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800873c:	f7f8 f93e 	bl	80009bc <__aeabi_dcmplt>
 8008740:	2800      	cmp	r0, #0
 8008742:	f040 8087 	bne.w	8008854 <_dtoa_r+0x6bc>
 8008746:	42a6      	cmp	r6, r4
 8008748:	f43f af43 	beq.w	80085d2 <_dtoa_r+0x43a>
 800874c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008750:	2200      	movs	r2, #0
 8008752:	4b53      	ldr	r3, [pc, #332]	@ (80088a0 <_dtoa_r+0x708>)
 8008754:	f7f7 fec0 	bl	80004d8 <__aeabi_dmul>
 8008758:	2200      	movs	r2, #0
 800875a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800875e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008762:	4b4f      	ldr	r3, [pc, #316]	@ (80088a0 <_dtoa_r+0x708>)
 8008764:	f7f7 feb8 	bl	80004d8 <__aeabi_dmul>
 8008768:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800876c:	e7c4      	b.n	80086f8 <_dtoa_r+0x560>
 800876e:	4631      	mov	r1, r6
 8008770:	4628      	mov	r0, r5
 8008772:	f7f7 feb1 	bl	80004d8 <__aeabi_dmul>
 8008776:	4656      	mov	r6, sl
 8008778:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800877c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800877e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008782:	f7f8 f959 	bl	8000a38 <__aeabi_d2iz>
 8008786:	4605      	mov	r5, r0
 8008788:	f7f7 fe3c 	bl	8000404 <__aeabi_i2d>
 800878c:	4602      	mov	r2, r0
 800878e:	460b      	mov	r3, r1
 8008790:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008794:	f7f7 fce8 	bl	8000168 <__aeabi_dsub>
 8008798:	4602      	mov	r2, r0
 800879a:	460b      	mov	r3, r1
 800879c:	3530      	adds	r5, #48	@ 0x30
 800879e:	f806 5b01 	strb.w	r5, [r6], #1
 80087a2:	42a6      	cmp	r6, r4
 80087a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80087a8:	f04f 0200 	mov.w	r2, #0
 80087ac:	d124      	bne.n	80087f8 <_dtoa_r+0x660>
 80087ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80087b2:	4b39      	ldr	r3, [pc, #228]	@ (8008898 <_dtoa_r+0x700>)
 80087b4:	f7f7 fcda 	bl	800016c <__adddf3>
 80087b8:	4602      	mov	r2, r0
 80087ba:	460b      	mov	r3, r1
 80087bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087c0:	f7f8 f91a 	bl	80009f8 <__aeabi_dcmpgt>
 80087c4:	2800      	cmp	r0, #0
 80087c6:	d145      	bne.n	8008854 <_dtoa_r+0x6bc>
 80087c8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80087cc:	2000      	movs	r0, #0
 80087ce:	4932      	ldr	r1, [pc, #200]	@ (8008898 <_dtoa_r+0x700>)
 80087d0:	f7f7 fcca 	bl	8000168 <__aeabi_dsub>
 80087d4:	4602      	mov	r2, r0
 80087d6:	460b      	mov	r3, r1
 80087d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087dc:	f7f8 f8ee 	bl	80009bc <__aeabi_dcmplt>
 80087e0:	2800      	cmp	r0, #0
 80087e2:	f43f aef6 	beq.w	80085d2 <_dtoa_r+0x43a>
 80087e6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80087e8:	1e73      	subs	r3, r6, #1
 80087ea:	9313      	str	r3, [sp, #76]	@ 0x4c
 80087ec:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80087f0:	2b30      	cmp	r3, #48	@ 0x30
 80087f2:	d0f8      	beq.n	80087e6 <_dtoa_r+0x64e>
 80087f4:	9f04      	ldr	r7, [sp, #16]
 80087f6:	e73f      	b.n	8008678 <_dtoa_r+0x4e0>
 80087f8:	4b29      	ldr	r3, [pc, #164]	@ (80088a0 <_dtoa_r+0x708>)
 80087fa:	f7f7 fe6d 	bl	80004d8 <__aeabi_dmul>
 80087fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008802:	e7bc      	b.n	800877e <_dtoa_r+0x5e6>
 8008804:	d10c      	bne.n	8008820 <_dtoa_r+0x688>
 8008806:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800880a:	2200      	movs	r2, #0
 800880c:	4b25      	ldr	r3, [pc, #148]	@ (80088a4 <_dtoa_r+0x70c>)
 800880e:	f7f7 fe63 	bl	80004d8 <__aeabi_dmul>
 8008812:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008816:	f7f8 f8e5 	bl	80009e4 <__aeabi_dcmpge>
 800881a:	2800      	cmp	r0, #0
 800881c:	f000 815b 	beq.w	8008ad6 <_dtoa_r+0x93e>
 8008820:	2400      	movs	r4, #0
 8008822:	4625      	mov	r5, r4
 8008824:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008826:	4656      	mov	r6, sl
 8008828:	43db      	mvns	r3, r3
 800882a:	9304      	str	r3, [sp, #16]
 800882c:	2700      	movs	r7, #0
 800882e:	4621      	mov	r1, r4
 8008830:	4658      	mov	r0, fp
 8008832:	f000 fb01 	bl	8008e38 <_Bfree>
 8008836:	2d00      	cmp	r5, #0
 8008838:	d0dc      	beq.n	80087f4 <_dtoa_r+0x65c>
 800883a:	b12f      	cbz	r7, 8008848 <_dtoa_r+0x6b0>
 800883c:	42af      	cmp	r7, r5
 800883e:	d003      	beq.n	8008848 <_dtoa_r+0x6b0>
 8008840:	4639      	mov	r1, r7
 8008842:	4658      	mov	r0, fp
 8008844:	f000 faf8 	bl	8008e38 <_Bfree>
 8008848:	4629      	mov	r1, r5
 800884a:	4658      	mov	r0, fp
 800884c:	f000 faf4 	bl	8008e38 <_Bfree>
 8008850:	e7d0      	b.n	80087f4 <_dtoa_r+0x65c>
 8008852:	9704      	str	r7, [sp, #16]
 8008854:	4633      	mov	r3, r6
 8008856:	461e      	mov	r6, r3
 8008858:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800885c:	2a39      	cmp	r2, #57	@ 0x39
 800885e:	d107      	bne.n	8008870 <_dtoa_r+0x6d8>
 8008860:	459a      	cmp	sl, r3
 8008862:	d1f8      	bne.n	8008856 <_dtoa_r+0x6be>
 8008864:	9a04      	ldr	r2, [sp, #16]
 8008866:	3201      	adds	r2, #1
 8008868:	9204      	str	r2, [sp, #16]
 800886a:	2230      	movs	r2, #48	@ 0x30
 800886c:	f88a 2000 	strb.w	r2, [sl]
 8008870:	781a      	ldrb	r2, [r3, #0]
 8008872:	3201      	adds	r2, #1
 8008874:	701a      	strb	r2, [r3, #0]
 8008876:	e7bd      	b.n	80087f4 <_dtoa_r+0x65c>
 8008878:	2200      	movs	r2, #0
 800887a:	4b09      	ldr	r3, [pc, #36]	@ (80088a0 <_dtoa_r+0x708>)
 800887c:	f7f7 fe2c 	bl	80004d8 <__aeabi_dmul>
 8008880:	2200      	movs	r2, #0
 8008882:	2300      	movs	r3, #0
 8008884:	4604      	mov	r4, r0
 8008886:	460d      	mov	r5, r1
 8008888:	f7f8 f88e 	bl	80009a8 <__aeabi_dcmpeq>
 800888c:	2800      	cmp	r0, #0
 800888e:	f43f aebc 	beq.w	800860a <_dtoa_r+0x472>
 8008892:	e6f1      	b.n	8008678 <_dtoa_r+0x4e0>
 8008894:	0800ae28 	.word	0x0800ae28
 8008898:	3fe00000 	.word	0x3fe00000
 800889c:	3ff00000 	.word	0x3ff00000
 80088a0:	40240000 	.word	0x40240000
 80088a4:	40140000 	.word	0x40140000
 80088a8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80088aa:	2a00      	cmp	r2, #0
 80088ac:	f000 80db 	beq.w	8008a66 <_dtoa_r+0x8ce>
 80088b0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80088b2:	2a01      	cmp	r2, #1
 80088b4:	f300 80bf 	bgt.w	8008a36 <_dtoa_r+0x89e>
 80088b8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80088ba:	2a00      	cmp	r2, #0
 80088bc:	f000 80b7 	beq.w	8008a2e <_dtoa_r+0x896>
 80088c0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80088c4:	4646      	mov	r6, r8
 80088c6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80088c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088ca:	2101      	movs	r1, #1
 80088cc:	441a      	add	r2, r3
 80088ce:	4658      	mov	r0, fp
 80088d0:	4498      	add	r8, r3
 80088d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80088d4:	f000 fb64 	bl	8008fa0 <__i2b>
 80088d8:	4605      	mov	r5, r0
 80088da:	b15e      	cbz	r6, 80088f4 <_dtoa_r+0x75c>
 80088dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088de:	2b00      	cmp	r3, #0
 80088e0:	dd08      	ble.n	80088f4 <_dtoa_r+0x75c>
 80088e2:	42b3      	cmp	r3, r6
 80088e4:	bfa8      	it	ge
 80088e6:	4633      	movge	r3, r6
 80088e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088ea:	eba8 0803 	sub.w	r8, r8, r3
 80088ee:	1af6      	subs	r6, r6, r3
 80088f0:	1ad3      	subs	r3, r2, r3
 80088f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80088f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088f6:	b1f3      	cbz	r3, 8008936 <_dtoa_r+0x79e>
 80088f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	f000 80b7 	beq.w	8008a6e <_dtoa_r+0x8d6>
 8008900:	b18c      	cbz	r4, 8008926 <_dtoa_r+0x78e>
 8008902:	4629      	mov	r1, r5
 8008904:	4622      	mov	r2, r4
 8008906:	4658      	mov	r0, fp
 8008908:	f000 fc08 	bl	800911c <__pow5mult>
 800890c:	464a      	mov	r2, r9
 800890e:	4601      	mov	r1, r0
 8008910:	4605      	mov	r5, r0
 8008912:	4658      	mov	r0, fp
 8008914:	f000 fb5a 	bl	8008fcc <__multiply>
 8008918:	4649      	mov	r1, r9
 800891a:	9004      	str	r0, [sp, #16]
 800891c:	4658      	mov	r0, fp
 800891e:	f000 fa8b 	bl	8008e38 <_Bfree>
 8008922:	9b04      	ldr	r3, [sp, #16]
 8008924:	4699      	mov	r9, r3
 8008926:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008928:	1b1a      	subs	r2, r3, r4
 800892a:	d004      	beq.n	8008936 <_dtoa_r+0x79e>
 800892c:	4649      	mov	r1, r9
 800892e:	4658      	mov	r0, fp
 8008930:	f000 fbf4 	bl	800911c <__pow5mult>
 8008934:	4681      	mov	r9, r0
 8008936:	2101      	movs	r1, #1
 8008938:	4658      	mov	r0, fp
 800893a:	f000 fb31 	bl	8008fa0 <__i2b>
 800893e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008940:	4604      	mov	r4, r0
 8008942:	2b00      	cmp	r3, #0
 8008944:	f000 81c9 	beq.w	8008cda <_dtoa_r+0xb42>
 8008948:	461a      	mov	r2, r3
 800894a:	4601      	mov	r1, r0
 800894c:	4658      	mov	r0, fp
 800894e:	f000 fbe5 	bl	800911c <__pow5mult>
 8008952:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008954:	4604      	mov	r4, r0
 8008956:	2b01      	cmp	r3, #1
 8008958:	f300 808f 	bgt.w	8008a7a <_dtoa_r+0x8e2>
 800895c:	9b02      	ldr	r3, [sp, #8]
 800895e:	2b00      	cmp	r3, #0
 8008960:	f040 8087 	bne.w	8008a72 <_dtoa_r+0x8da>
 8008964:	9b03      	ldr	r3, [sp, #12]
 8008966:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800896a:	2b00      	cmp	r3, #0
 800896c:	f040 8083 	bne.w	8008a76 <_dtoa_r+0x8de>
 8008970:	9b03      	ldr	r3, [sp, #12]
 8008972:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008976:	0d1b      	lsrs	r3, r3, #20
 8008978:	051b      	lsls	r3, r3, #20
 800897a:	b12b      	cbz	r3, 8008988 <_dtoa_r+0x7f0>
 800897c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800897e:	f108 0801 	add.w	r8, r8, #1
 8008982:	3301      	adds	r3, #1
 8008984:	9309      	str	r3, [sp, #36]	@ 0x24
 8008986:	2301      	movs	r3, #1
 8008988:	930a      	str	r3, [sp, #40]	@ 0x28
 800898a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800898c:	2b00      	cmp	r3, #0
 800898e:	f000 81aa 	beq.w	8008ce6 <_dtoa_r+0xb4e>
 8008992:	6923      	ldr	r3, [r4, #16]
 8008994:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008998:	6918      	ldr	r0, [r3, #16]
 800899a:	f000 fab5 	bl	8008f08 <__hi0bits>
 800899e:	f1c0 0020 	rsb	r0, r0, #32
 80089a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089a4:	4418      	add	r0, r3
 80089a6:	f010 001f 	ands.w	r0, r0, #31
 80089aa:	d071      	beq.n	8008a90 <_dtoa_r+0x8f8>
 80089ac:	f1c0 0320 	rsb	r3, r0, #32
 80089b0:	2b04      	cmp	r3, #4
 80089b2:	dd65      	ble.n	8008a80 <_dtoa_r+0x8e8>
 80089b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089b6:	f1c0 001c 	rsb	r0, r0, #28
 80089ba:	4403      	add	r3, r0
 80089bc:	4480      	add	r8, r0
 80089be:	4406      	add	r6, r0
 80089c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80089c2:	f1b8 0f00 	cmp.w	r8, #0
 80089c6:	dd05      	ble.n	80089d4 <_dtoa_r+0x83c>
 80089c8:	4649      	mov	r1, r9
 80089ca:	4642      	mov	r2, r8
 80089cc:	4658      	mov	r0, fp
 80089ce:	f000 fbff 	bl	80091d0 <__lshift>
 80089d2:	4681      	mov	r9, r0
 80089d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	dd05      	ble.n	80089e6 <_dtoa_r+0x84e>
 80089da:	4621      	mov	r1, r4
 80089dc:	461a      	mov	r2, r3
 80089de:	4658      	mov	r0, fp
 80089e0:	f000 fbf6 	bl	80091d0 <__lshift>
 80089e4:	4604      	mov	r4, r0
 80089e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d053      	beq.n	8008a94 <_dtoa_r+0x8fc>
 80089ec:	4621      	mov	r1, r4
 80089ee:	4648      	mov	r0, r9
 80089f0:	f000 fc5a 	bl	80092a8 <__mcmp>
 80089f4:	2800      	cmp	r0, #0
 80089f6:	da4d      	bge.n	8008a94 <_dtoa_r+0x8fc>
 80089f8:	1e7b      	subs	r3, r7, #1
 80089fa:	4649      	mov	r1, r9
 80089fc:	9304      	str	r3, [sp, #16]
 80089fe:	220a      	movs	r2, #10
 8008a00:	2300      	movs	r3, #0
 8008a02:	4658      	mov	r0, fp
 8008a04:	f000 fa3a 	bl	8008e7c <__multadd>
 8008a08:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a0a:	4681      	mov	r9, r0
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	f000 816c 	beq.w	8008cea <_dtoa_r+0xb52>
 8008a12:	2300      	movs	r3, #0
 8008a14:	4629      	mov	r1, r5
 8008a16:	220a      	movs	r2, #10
 8008a18:	4658      	mov	r0, fp
 8008a1a:	f000 fa2f 	bl	8008e7c <__multadd>
 8008a1e:	9b08      	ldr	r3, [sp, #32]
 8008a20:	4605      	mov	r5, r0
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	dc61      	bgt.n	8008aea <_dtoa_r+0x952>
 8008a26:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008a28:	2b02      	cmp	r3, #2
 8008a2a:	dc3b      	bgt.n	8008aa4 <_dtoa_r+0x90c>
 8008a2c:	e05d      	b.n	8008aea <_dtoa_r+0x952>
 8008a2e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008a30:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008a34:	e746      	b.n	80088c4 <_dtoa_r+0x72c>
 8008a36:	9b07      	ldr	r3, [sp, #28]
 8008a38:	1e5c      	subs	r4, r3, #1
 8008a3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a3c:	42a3      	cmp	r3, r4
 8008a3e:	bfbf      	itttt	lt
 8008a40:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008a42:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8008a44:	1ae3      	sublt	r3, r4, r3
 8008a46:	18d2      	addlt	r2, r2, r3
 8008a48:	bfa8      	it	ge
 8008a4a:	1b1c      	subge	r4, r3, r4
 8008a4c:	9b07      	ldr	r3, [sp, #28]
 8008a4e:	bfbe      	ittt	lt
 8008a50:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008a52:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8008a54:	2400      	movlt	r4, #0
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	bfb5      	itete	lt
 8008a5a:	eba8 0603 	sublt.w	r6, r8, r3
 8008a5e:	4646      	movge	r6, r8
 8008a60:	2300      	movlt	r3, #0
 8008a62:	9b07      	ldrge	r3, [sp, #28]
 8008a64:	e730      	b.n	80088c8 <_dtoa_r+0x730>
 8008a66:	4646      	mov	r6, r8
 8008a68:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008a6a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008a6c:	e735      	b.n	80088da <_dtoa_r+0x742>
 8008a6e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a70:	e75c      	b.n	800892c <_dtoa_r+0x794>
 8008a72:	2300      	movs	r3, #0
 8008a74:	e788      	b.n	8008988 <_dtoa_r+0x7f0>
 8008a76:	9b02      	ldr	r3, [sp, #8]
 8008a78:	e786      	b.n	8008988 <_dtoa_r+0x7f0>
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a7e:	e788      	b.n	8008992 <_dtoa_r+0x7fa>
 8008a80:	d09f      	beq.n	80089c2 <_dtoa_r+0x82a>
 8008a82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a84:	331c      	adds	r3, #28
 8008a86:	441a      	add	r2, r3
 8008a88:	4498      	add	r8, r3
 8008a8a:	441e      	add	r6, r3
 8008a8c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a8e:	e798      	b.n	80089c2 <_dtoa_r+0x82a>
 8008a90:	4603      	mov	r3, r0
 8008a92:	e7f6      	b.n	8008a82 <_dtoa_r+0x8ea>
 8008a94:	9b07      	ldr	r3, [sp, #28]
 8008a96:	9704      	str	r7, [sp, #16]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	dc20      	bgt.n	8008ade <_dtoa_r+0x946>
 8008a9c:	9308      	str	r3, [sp, #32]
 8008a9e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008aa0:	2b02      	cmp	r3, #2
 8008aa2:	dd1e      	ble.n	8008ae2 <_dtoa_r+0x94a>
 8008aa4:	9b08      	ldr	r3, [sp, #32]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	f47f aebc 	bne.w	8008824 <_dtoa_r+0x68c>
 8008aac:	4621      	mov	r1, r4
 8008aae:	2205      	movs	r2, #5
 8008ab0:	4658      	mov	r0, fp
 8008ab2:	f000 f9e3 	bl	8008e7c <__multadd>
 8008ab6:	4601      	mov	r1, r0
 8008ab8:	4604      	mov	r4, r0
 8008aba:	4648      	mov	r0, r9
 8008abc:	f000 fbf4 	bl	80092a8 <__mcmp>
 8008ac0:	2800      	cmp	r0, #0
 8008ac2:	f77f aeaf 	ble.w	8008824 <_dtoa_r+0x68c>
 8008ac6:	2331      	movs	r3, #49	@ 0x31
 8008ac8:	4656      	mov	r6, sl
 8008aca:	f806 3b01 	strb.w	r3, [r6], #1
 8008ace:	9b04      	ldr	r3, [sp, #16]
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	9304      	str	r3, [sp, #16]
 8008ad4:	e6aa      	b.n	800882c <_dtoa_r+0x694>
 8008ad6:	9c07      	ldr	r4, [sp, #28]
 8008ad8:	9704      	str	r7, [sp, #16]
 8008ada:	4625      	mov	r5, r4
 8008adc:	e7f3      	b.n	8008ac6 <_dtoa_r+0x92e>
 8008ade:	9b07      	ldr	r3, [sp, #28]
 8008ae0:	9308      	str	r3, [sp, #32]
 8008ae2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	f000 8104 	beq.w	8008cf2 <_dtoa_r+0xb5a>
 8008aea:	2e00      	cmp	r6, #0
 8008aec:	dd05      	ble.n	8008afa <_dtoa_r+0x962>
 8008aee:	4629      	mov	r1, r5
 8008af0:	4632      	mov	r2, r6
 8008af2:	4658      	mov	r0, fp
 8008af4:	f000 fb6c 	bl	80091d0 <__lshift>
 8008af8:	4605      	mov	r5, r0
 8008afa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d05a      	beq.n	8008bb6 <_dtoa_r+0xa1e>
 8008b00:	4658      	mov	r0, fp
 8008b02:	6869      	ldr	r1, [r5, #4]
 8008b04:	f000 f958 	bl	8008db8 <_Balloc>
 8008b08:	4606      	mov	r6, r0
 8008b0a:	b928      	cbnz	r0, 8008b18 <_dtoa_r+0x980>
 8008b0c:	4602      	mov	r2, r0
 8008b0e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008b12:	4b83      	ldr	r3, [pc, #524]	@ (8008d20 <_dtoa_r+0xb88>)
 8008b14:	f7ff bb54 	b.w	80081c0 <_dtoa_r+0x28>
 8008b18:	692a      	ldr	r2, [r5, #16]
 8008b1a:	f105 010c 	add.w	r1, r5, #12
 8008b1e:	3202      	adds	r2, #2
 8008b20:	0092      	lsls	r2, r2, #2
 8008b22:	300c      	adds	r0, #12
 8008b24:	f7ff fa9f 	bl	8008066 <memcpy>
 8008b28:	2201      	movs	r2, #1
 8008b2a:	4631      	mov	r1, r6
 8008b2c:	4658      	mov	r0, fp
 8008b2e:	f000 fb4f 	bl	80091d0 <__lshift>
 8008b32:	462f      	mov	r7, r5
 8008b34:	4605      	mov	r5, r0
 8008b36:	f10a 0301 	add.w	r3, sl, #1
 8008b3a:	9307      	str	r3, [sp, #28]
 8008b3c:	9b08      	ldr	r3, [sp, #32]
 8008b3e:	4453      	add	r3, sl
 8008b40:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b42:	9b02      	ldr	r3, [sp, #8]
 8008b44:	f003 0301 	and.w	r3, r3, #1
 8008b48:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b4a:	9b07      	ldr	r3, [sp, #28]
 8008b4c:	4621      	mov	r1, r4
 8008b4e:	3b01      	subs	r3, #1
 8008b50:	4648      	mov	r0, r9
 8008b52:	9302      	str	r3, [sp, #8]
 8008b54:	f7ff fa95 	bl	8008082 <quorem>
 8008b58:	4639      	mov	r1, r7
 8008b5a:	9008      	str	r0, [sp, #32]
 8008b5c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008b60:	4648      	mov	r0, r9
 8008b62:	f000 fba1 	bl	80092a8 <__mcmp>
 8008b66:	462a      	mov	r2, r5
 8008b68:	9009      	str	r0, [sp, #36]	@ 0x24
 8008b6a:	4621      	mov	r1, r4
 8008b6c:	4658      	mov	r0, fp
 8008b6e:	f000 fbb7 	bl	80092e0 <__mdiff>
 8008b72:	68c2      	ldr	r2, [r0, #12]
 8008b74:	4606      	mov	r6, r0
 8008b76:	bb02      	cbnz	r2, 8008bba <_dtoa_r+0xa22>
 8008b78:	4601      	mov	r1, r0
 8008b7a:	4648      	mov	r0, r9
 8008b7c:	f000 fb94 	bl	80092a8 <__mcmp>
 8008b80:	4602      	mov	r2, r0
 8008b82:	4631      	mov	r1, r6
 8008b84:	4658      	mov	r0, fp
 8008b86:	920c      	str	r2, [sp, #48]	@ 0x30
 8008b88:	f000 f956 	bl	8008e38 <_Bfree>
 8008b8c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008b8e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008b90:	9e07      	ldr	r6, [sp, #28]
 8008b92:	ea43 0102 	orr.w	r1, r3, r2
 8008b96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b98:	4319      	orrs	r1, r3
 8008b9a:	d110      	bne.n	8008bbe <_dtoa_r+0xa26>
 8008b9c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008ba0:	d029      	beq.n	8008bf6 <_dtoa_r+0xa5e>
 8008ba2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	dd02      	ble.n	8008bae <_dtoa_r+0xa16>
 8008ba8:	9b08      	ldr	r3, [sp, #32]
 8008baa:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008bae:	9b02      	ldr	r3, [sp, #8]
 8008bb0:	f883 8000 	strb.w	r8, [r3]
 8008bb4:	e63b      	b.n	800882e <_dtoa_r+0x696>
 8008bb6:	4628      	mov	r0, r5
 8008bb8:	e7bb      	b.n	8008b32 <_dtoa_r+0x99a>
 8008bba:	2201      	movs	r2, #1
 8008bbc:	e7e1      	b.n	8008b82 <_dtoa_r+0x9ea>
 8008bbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	db04      	blt.n	8008bce <_dtoa_r+0xa36>
 8008bc4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8008bc6:	430b      	orrs	r3, r1
 8008bc8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008bca:	430b      	orrs	r3, r1
 8008bcc:	d120      	bne.n	8008c10 <_dtoa_r+0xa78>
 8008bce:	2a00      	cmp	r2, #0
 8008bd0:	dded      	ble.n	8008bae <_dtoa_r+0xa16>
 8008bd2:	4649      	mov	r1, r9
 8008bd4:	2201      	movs	r2, #1
 8008bd6:	4658      	mov	r0, fp
 8008bd8:	f000 fafa 	bl	80091d0 <__lshift>
 8008bdc:	4621      	mov	r1, r4
 8008bde:	4681      	mov	r9, r0
 8008be0:	f000 fb62 	bl	80092a8 <__mcmp>
 8008be4:	2800      	cmp	r0, #0
 8008be6:	dc03      	bgt.n	8008bf0 <_dtoa_r+0xa58>
 8008be8:	d1e1      	bne.n	8008bae <_dtoa_r+0xa16>
 8008bea:	f018 0f01 	tst.w	r8, #1
 8008bee:	d0de      	beq.n	8008bae <_dtoa_r+0xa16>
 8008bf0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008bf4:	d1d8      	bne.n	8008ba8 <_dtoa_r+0xa10>
 8008bf6:	2339      	movs	r3, #57	@ 0x39
 8008bf8:	9a02      	ldr	r2, [sp, #8]
 8008bfa:	7013      	strb	r3, [r2, #0]
 8008bfc:	4633      	mov	r3, r6
 8008bfe:	461e      	mov	r6, r3
 8008c00:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008c04:	3b01      	subs	r3, #1
 8008c06:	2a39      	cmp	r2, #57	@ 0x39
 8008c08:	d052      	beq.n	8008cb0 <_dtoa_r+0xb18>
 8008c0a:	3201      	adds	r2, #1
 8008c0c:	701a      	strb	r2, [r3, #0]
 8008c0e:	e60e      	b.n	800882e <_dtoa_r+0x696>
 8008c10:	2a00      	cmp	r2, #0
 8008c12:	dd07      	ble.n	8008c24 <_dtoa_r+0xa8c>
 8008c14:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c18:	d0ed      	beq.n	8008bf6 <_dtoa_r+0xa5e>
 8008c1a:	9a02      	ldr	r2, [sp, #8]
 8008c1c:	f108 0301 	add.w	r3, r8, #1
 8008c20:	7013      	strb	r3, [r2, #0]
 8008c22:	e604      	b.n	800882e <_dtoa_r+0x696>
 8008c24:	9b07      	ldr	r3, [sp, #28]
 8008c26:	9a07      	ldr	r2, [sp, #28]
 8008c28:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008c2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d028      	beq.n	8008c84 <_dtoa_r+0xaec>
 8008c32:	4649      	mov	r1, r9
 8008c34:	2300      	movs	r3, #0
 8008c36:	220a      	movs	r2, #10
 8008c38:	4658      	mov	r0, fp
 8008c3a:	f000 f91f 	bl	8008e7c <__multadd>
 8008c3e:	42af      	cmp	r7, r5
 8008c40:	4681      	mov	r9, r0
 8008c42:	f04f 0300 	mov.w	r3, #0
 8008c46:	f04f 020a 	mov.w	r2, #10
 8008c4a:	4639      	mov	r1, r7
 8008c4c:	4658      	mov	r0, fp
 8008c4e:	d107      	bne.n	8008c60 <_dtoa_r+0xac8>
 8008c50:	f000 f914 	bl	8008e7c <__multadd>
 8008c54:	4607      	mov	r7, r0
 8008c56:	4605      	mov	r5, r0
 8008c58:	9b07      	ldr	r3, [sp, #28]
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	9307      	str	r3, [sp, #28]
 8008c5e:	e774      	b.n	8008b4a <_dtoa_r+0x9b2>
 8008c60:	f000 f90c 	bl	8008e7c <__multadd>
 8008c64:	4629      	mov	r1, r5
 8008c66:	4607      	mov	r7, r0
 8008c68:	2300      	movs	r3, #0
 8008c6a:	220a      	movs	r2, #10
 8008c6c:	4658      	mov	r0, fp
 8008c6e:	f000 f905 	bl	8008e7c <__multadd>
 8008c72:	4605      	mov	r5, r0
 8008c74:	e7f0      	b.n	8008c58 <_dtoa_r+0xac0>
 8008c76:	9b08      	ldr	r3, [sp, #32]
 8008c78:	2700      	movs	r7, #0
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	bfcc      	ite	gt
 8008c7e:	461e      	movgt	r6, r3
 8008c80:	2601      	movle	r6, #1
 8008c82:	4456      	add	r6, sl
 8008c84:	4649      	mov	r1, r9
 8008c86:	2201      	movs	r2, #1
 8008c88:	4658      	mov	r0, fp
 8008c8a:	f000 faa1 	bl	80091d0 <__lshift>
 8008c8e:	4621      	mov	r1, r4
 8008c90:	4681      	mov	r9, r0
 8008c92:	f000 fb09 	bl	80092a8 <__mcmp>
 8008c96:	2800      	cmp	r0, #0
 8008c98:	dcb0      	bgt.n	8008bfc <_dtoa_r+0xa64>
 8008c9a:	d102      	bne.n	8008ca2 <_dtoa_r+0xb0a>
 8008c9c:	f018 0f01 	tst.w	r8, #1
 8008ca0:	d1ac      	bne.n	8008bfc <_dtoa_r+0xa64>
 8008ca2:	4633      	mov	r3, r6
 8008ca4:	461e      	mov	r6, r3
 8008ca6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008caa:	2a30      	cmp	r2, #48	@ 0x30
 8008cac:	d0fa      	beq.n	8008ca4 <_dtoa_r+0xb0c>
 8008cae:	e5be      	b.n	800882e <_dtoa_r+0x696>
 8008cb0:	459a      	cmp	sl, r3
 8008cb2:	d1a4      	bne.n	8008bfe <_dtoa_r+0xa66>
 8008cb4:	9b04      	ldr	r3, [sp, #16]
 8008cb6:	3301      	adds	r3, #1
 8008cb8:	9304      	str	r3, [sp, #16]
 8008cba:	2331      	movs	r3, #49	@ 0x31
 8008cbc:	f88a 3000 	strb.w	r3, [sl]
 8008cc0:	e5b5      	b.n	800882e <_dtoa_r+0x696>
 8008cc2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008cc4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008d24 <_dtoa_r+0xb8c>
 8008cc8:	b11b      	cbz	r3, 8008cd2 <_dtoa_r+0xb3a>
 8008cca:	f10a 0308 	add.w	r3, sl, #8
 8008cce:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008cd0:	6013      	str	r3, [r2, #0]
 8008cd2:	4650      	mov	r0, sl
 8008cd4:	b017      	add	sp, #92	@ 0x5c
 8008cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cda:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008cdc:	2b01      	cmp	r3, #1
 8008cde:	f77f ae3d 	ble.w	800895c <_dtoa_r+0x7c4>
 8008ce2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ce4:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ce6:	2001      	movs	r0, #1
 8008ce8:	e65b      	b.n	80089a2 <_dtoa_r+0x80a>
 8008cea:	9b08      	ldr	r3, [sp, #32]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	f77f aed6 	ble.w	8008a9e <_dtoa_r+0x906>
 8008cf2:	4656      	mov	r6, sl
 8008cf4:	4621      	mov	r1, r4
 8008cf6:	4648      	mov	r0, r9
 8008cf8:	f7ff f9c3 	bl	8008082 <quorem>
 8008cfc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008d00:	9b08      	ldr	r3, [sp, #32]
 8008d02:	f806 8b01 	strb.w	r8, [r6], #1
 8008d06:	eba6 020a 	sub.w	r2, r6, sl
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	ddb3      	ble.n	8008c76 <_dtoa_r+0xade>
 8008d0e:	4649      	mov	r1, r9
 8008d10:	2300      	movs	r3, #0
 8008d12:	220a      	movs	r2, #10
 8008d14:	4658      	mov	r0, fp
 8008d16:	f000 f8b1 	bl	8008e7c <__multadd>
 8008d1a:	4681      	mov	r9, r0
 8008d1c:	e7ea      	b.n	8008cf4 <_dtoa_r+0xb5c>
 8008d1e:	bf00      	nop
 8008d20:	0800ad83 	.word	0x0800ad83
 8008d24:	0800ad07 	.word	0x0800ad07

08008d28 <_free_r>:
 8008d28:	b538      	push	{r3, r4, r5, lr}
 8008d2a:	4605      	mov	r5, r0
 8008d2c:	2900      	cmp	r1, #0
 8008d2e:	d040      	beq.n	8008db2 <_free_r+0x8a>
 8008d30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d34:	1f0c      	subs	r4, r1, #4
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	bfb8      	it	lt
 8008d3a:	18e4      	addlt	r4, r4, r3
 8008d3c:	f7fe fa82 	bl	8007244 <__malloc_lock>
 8008d40:	4a1c      	ldr	r2, [pc, #112]	@ (8008db4 <_free_r+0x8c>)
 8008d42:	6813      	ldr	r3, [r2, #0]
 8008d44:	b933      	cbnz	r3, 8008d54 <_free_r+0x2c>
 8008d46:	6063      	str	r3, [r4, #4]
 8008d48:	6014      	str	r4, [r2, #0]
 8008d4a:	4628      	mov	r0, r5
 8008d4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d50:	f7fe ba7e 	b.w	8007250 <__malloc_unlock>
 8008d54:	42a3      	cmp	r3, r4
 8008d56:	d908      	bls.n	8008d6a <_free_r+0x42>
 8008d58:	6820      	ldr	r0, [r4, #0]
 8008d5a:	1821      	adds	r1, r4, r0
 8008d5c:	428b      	cmp	r3, r1
 8008d5e:	bf01      	itttt	eq
 8008d60:	6819      	ldreq	r1, [r3, #0]
 8008d62:	685b      	ldreq	r3, [r3, #4]
 8008d64:	1809      	addeq	r1, r1, r0
 8008d66:	6021      	streq	r1, [r4, #0]
 8008d68:	e7ed      	b.n	8008d46 <_free_r+0x1e>
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	685b      	ldr	r3, [r3, #4]
 8008d6e:	b10b      	cbz	r3, 8008d74 <_free_r+0x4c>
 8008d70:	42a3      	cmp	r3, r4
 8008d72:	d9fa      	bls.n	8008d6a <_free_r+0x42>
 8008d74:	6811      	ldr	r1, [r2, #0]
 8008d76:	1850      	adds	r0, r2, r1
 8008d78:	42a0      	cmp	r0, r4
 8008d7a:	d10b      	bne.n	8008d94 <_free_r+0x6c>
 8008d7c:	6820      	ldr	r0, [r4, #0]
 8008d7e:	4401      	add	r1, r0
 8008d80:	1850      	adds	r0, r2, r1
 8008d82:	4283      	cmp	r3, r0
 8008d84:	6011      	str	r1, [r2, #0]
 8008d86:	d1e0      	bne.n	8008d4a <_free_r+0x22>
 8008d88:	6818      	ldr	r0, [r3, #0]
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	4408      	add	r0, r1
 8008d8e:	6010      	str	r0, [r2, #0]
 8008d90:	6053      	str	r3, [r2, #4]
 8008d92:	e7da      	b.n	8008d4a <_free_r+0x22>
 8008d94:	d902      	bls.n	8008d9c <_free_r+0x74>
 8008d96:	230c      	movs	r3, #12
 8008d98:	602b      	str	r3, [r5, #0]
 8008d9a:	e7d6      	b.n	8008d4a <_free_r+0x22>
 8008d9c:	6820      	ldr	r0, [r4, #0]
 8008d9e:	1821      	adds	r1, r4, r0
 8008da0:	428b      	cmp	r3, r1
 8008da2:	bf01      	itttt	eq
 8008da4:	6819      	ldreq	r1, [r3, #0]
 8008da6:	685b      	ldreq	r3, [r3, #4]
 8008da8:	1809      	addeq	r1, r1, r0
 8008daa:	6021      	streq	r1, [r4, #0]
 8008dac:	6063      	str	r3, [r4, #4]
 8008dae:	6054      	str	r4, [r2, #4]
 8008db0:	e7cb      	b.n	8008d4a <_free_r+0x22>
 8008db2:	bd38      	pop	{r3, r4, r5, pc}
 8008db4:	20000530 	.word	0x20000530

08008db8 <_Balloc>:
 8008db8:	b570      	push	{r4, r5, r6, lr}
 8008dba:	69c6      	ldr	r6, [r0, #28]
 8008dbc:	4604      	mov	r4, r0
 8008dbe:	460d      	mov	r5, r1
 8008dc0:	b976      	cbnz	r6, 8008de0 <_Balloc+0x28>
 8008dc2:	2010      	movs	r0, #16
 8008dc4:	f7fe f98c 	bl	80070e0 <malloc>
 8008dc8:	4602      	mov	r2, r0
 8008dca:	61e0      	str	r0, [r4, #28]
 8008dcc:	b920      	cbnz	r0, 8008dd8 <_Balloc+0x20>
 8008dce:	216b      	movs	r1, #107	@ 0x6b
 8008dd0:	4b17      	ldr	r3, [pc, #92]	@ (8008e30 <_Balloc+0x78>)
 8008dd2:	4818      	ldr	r0, [pc, #96]	@ (8008e34 <_Balloc+0x7c>)
 8008dd4:	f000 fd92 	bl	80098fc <__assert_func>
 8008dd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ddc:	6006      	str	r6, [r0, #0]
 8008dde:	60c6      	str	r6, [r0, #12]
 8008de0:	69e6      	ldr	r6, [r4, #28]
 8008de2:	68f3      	ldr	r3, [r6, #12]
 8008de4:	b183      	cbz	r3, 8008e08 <_Balloc+0x50>
 8008de6:	69e3      	ldr	r3, [r4, #28]
 8008de8:	68db      	ldr	r3, [r3, #12]
 8008dea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008dee:	b9b8      	cbnz	r0, 8008e20 <_Balloc+0x68>
 8008df0:	2101      	movs	r1, #1
 8008df2:	fa01 f605 	lsl.w	r6, r1, r5
 8008df6:	1d72      	adds	r2, r6, #5
 8008df8:	4620      	mov	r0, r4
 8008dfa:	0092      	lsls	r2, r2, #2
 8008dfc:	f7fe f95c 	bl	80070b8 <_calloc_r>
 8008e00:	b160      	cbz	r0, 8008e1c <_Balloc+0x64>
 8008e02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008e06:	e00e      	b.n	8008e26 <_Balloc+0x6e>
 8008e08:	2221      	movs	r2, #33	@ 0x21
 8008e0a:	2104      	movs	r1, #4
 8008e0c:	4620      	mov	r0, r4
 8008e0e:	f7fe f953 	bl	80070b8 <_calloc_r>
 8008e12:	69e3      	ldr	r3, [r4, #28]
 8008e14:	60f0      	str	r0, [r6, #12]
 8008e16:	68db      	ldr	r3, [r3, #12]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d1e4      	bne.n	8008de6 <_Balloc+0x2e>
 8008e1c:	2000      	movs	r0, #0
 8008e1e:	bd70      	pop	{r4, r5, r6, pc}
 8008e20:	6802      	ldr	r2, [r0, #0]
 8008e22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008e26:	2300      	movs	r3, #0
 8008e28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008e2c:	e7f7      	b.n	8008e1e <_Balloc+0x66>
 8008e2e:	bf00      	nop
 8008e30:	0800ad14 	.word	0x0800ad14
 8008e34:	0800ad94 	.word	0x0800ad94

08008e38 <_Bfree>:
 8008e38:	b570      	push	{r4, r5, r6, lr}
 8008e3a:	69c6      	ldr	r6, [r0, #28]
 8008e3c:	4605      	mov	r5, r0
 8008e3e:	460c      	mov	r4, r1
 8008e40:	b976      	cbnz	r6, 8008e60 <_Bfree+0x28>
 8008e42:	2010      	movs	r0, #16
 8008e44:	f7fe f94c 	bl	80070e0 <malloc>
 8008e48:	4602      	mov	r2, r0
 8008e4a:	61e8      	str	r0, [r5, #28]
 8008e4c:	b920      	cbnz	r0, 8008e58 <_Bfree+0x20>
 8008e4e:	218f      	movs	r1, #143	@ 0x8f
 8008e50:	4b08      	ldr	r3, [pc, #32]	@ (8008e74 <_Bfree+0x3c>)
 8008e52:	4809      	ldr	r0, [pc, #36]	@ (8008e78 <_Bfree+0x40>)
 8008e54:	f000 fd52 	bl	80098fc <__assert_func>
 8008e58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e5c:	6006      	str	r6, [r0, #0]
 8008e5e:	60c6      	str	r6, [r0, #12]
 8008e60:	b13c      	cbz	r4, 8008e72 <_Bfree+0x3a>
 8008e62:	69eb      	ldr	r3, [r5, #28]
 8008e64:	6862      	ldr	r2, [r4, #4]
 8008e66:	68db      	ldr	r3, [r3, #12]
 8008e68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008e6c:	6021      	str	r1, [r4, #0]
 8008e6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008e72:	bd70      	pop	{r4, r5, r6, pc}
 8008e74:	0800ad14 	.word	0x0800ad14
 8008e78:	0800ad94 	.word	0x0800ad94

08008e7c <__multadd>:
 8008e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e80:	4607      	mov	r7, r0
 8008e82:	460c      	mov	r4, r1
 8008e84:	461e      	mov	r6, r3
 8008e86:	2000      	movs	r0, #0
 8008e88:	690d      	ldr	r5, [r1, #16]
 8008e8a:	f101 0c14 	add.w	ip, r1, #20
 8008e8e:	f8dc 3000 	ldr.w	r3, [ip]
 8008e92:	3001      	adds	r0, #1
 8008e94:	b299      	uxth	r1, r3
 8008e96:	fb02 6101 	mla	r1, r2, r1, r6
 8008e9a:	0c1e      	lsrs	r6, r3, #16
 8008e9c:	0c0b      	lsrs	r3, r1, #16
 8008e9e:	fb02 3306 	mla	r3, r2, r6, r3
 8008ea2:	b289      	uxth	r1, r1
 8008ea4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008ea8:	4285      	cmp	r5, r0
 8008eaa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008eae:	f84c 1b04 	str.w	r1, [ip], #4
 8008eb2:	dcec      	bgt.n	8008e8e <__multadd+0x12>
 8008eb4:	b30e      	cbz	r6, 8008efa <__multadd+0x7e>
 8008eb6:	68a3      	ldr	r3, [r4, #8]
 8008eb8:	42ab      	cmp	r3, r5
 8008eba:	dc19      	bgt.n	8008ef0 <__multadd+0x74>
 8008ebc:	6861      	ldr	r1, [r4, #4]
 8008ebe:	4638      	mov	r0, r7
 8008ec0:	3101      	adds	r1, #1
 8008ec2:	f7ff ff79 	bl	8008db8 <_Balloc>
 8008ec6:	4680      	mov	r8, r0
 8008ec8:	b928      	cbnz	r0, 8008ed6 <__multadd+0x5a>
 8008eca:	4602      	mov	r2, r0
 8008ecc:	21ba      	movs	r1, #186	@ 0xba
 8008ece:	4b0c      	ldr	r3, [pc, #48]	@ (8008f00 <__multadd+0x84>)
 8008ed0:	480c      	ldr	r0, [pc, #48]	@ (8008f04 <__multadd+0x88>)
 8008ed2:	f000 fd13 	bl	80098fc <__assert_func>
 8008ed6:	6922      	ldr	r2, [r4, #16]
 8008ed8:	f104 010c 	add.w	r1, r4, #12
 8008edc:	3202      	adds	r2, #2
 8008ede:	0092      	lsls	r2, r2, #2
 8008ee0:	300c      	adds	r0, #12
 8008ee2:	f7ff f8c0 	bl	8008066 <memcpy>
 8008ee6:	4621      	mov	r1, r4
 8008ee8:	4638      	mov	r0, r7
 8008eea:	f7ff ffa5 	bl	8008e38 <_Bfree>
 8008eee:	4644      	mov	r4, r8
 8008ef0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008ef4:	3501      	adds	r5, #1
 8008ef6:	615e      	str	r6, [r3, #20]
 8008ef8:	6125      	str	r5, [r4, #16]
 8008efa:	4620      	mov	r0, r4
 8008efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f00:	0800ad83 	.word	0x0800ad83
 8008f04:	0800ad94 	.word	0x0800ad94

08008f08 <__hi0bits>:
 8008f08:	4603      	mov	r3, r0
 8008f0a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008f0e:	bf3a      	itte	cc
 8008f10:	0403      	lslcc	r3, r0, #16
 8008f12:	2010      	movcc	r0, #16
 8008f14:	2000      	movcs	r0, #0
 8008f16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008f1a:	bf3c      	itt	cc
 8008f1c:	021b      	lslcc	r3, r3, #8
 8008f1e:	3008      	addcc	r0, #8
 8008f20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008f24:	bf3c      	itt	cc
 8008f26:	011b      	lslcc	r3, r3, #4
 8008f28:	3004      	addcc	r0, #4
 8008f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f2e:	bf3c      	itt	cc
 8008f30:	009b      	lslcc	r3, r3, #2
 8008f32:	3002      	addcc	r0, #2
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	db05      	blt.n	8008f44 <__hi0bits+0x3c>
 8008f38:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008f3c:	f100 0001 	add.w	r0, r0, #1
 8008f40:	bf08      	it	eq
 8008f42:	2020      	moveq	r0, #32
 8008f44:	4770      	bx	lr

08008f46 <__lo0bits>:
 8008f46:	6803      	ldr	r3, [r0, #0]
 8008f48:	4602      	mov	r2, r0
 8008f4a:	f013 0007 	ands.w	r0, r3, #7
 8008f4e:	d00b      	beq.n	8008f68 <__lo0bits+0x22>
 8008f50:	07d9      	lsls	r1, r3, #31
 8008f52:	d421      	bmi.n	8008f98 <__lo0bits+0x52>
 8008f54:	0798      	lsls	r0, r3, #30
 8008f56:	bf49      	itett	mi
 8008f58:	085b      	lsrmi	r3, r3, #1
 8008f5a:	089b      	lsrpl	r3, r3, #2
 8008f5c:	2001      	movmi	r0, #1
 8008f5e:	6013      	strmi	r3, [r2, #0]
 8008f60:	bf5c      	itt	pl
 8008f62:	2002      	movpl	r0, #2
 8008f64:	6013      	strpl	r3, [r2, #0]
 8008f66:	4770      	bx	lr
 8008f68:	b299      	uxth	r1, r3
 8008f6a:	b909      	cbnz	r1, 8008f70 <__lo0bits+0x2a>
 8008f6c:	2010      	movs	r0, #16
 8008f6e:	0c1b      	lsrs	r3, r3, #16
 8008f70:	b2d9      	uxtb	r1, r3
 8008f72:	b909      	cbnz	r1, 8008f78 <__lo0bits+0x32>
 8008f74:	3008      	adds	r0, #8
 8008f76:	0a1b      	lsrs	r3, r3, #8
 8008f78:	0719      	lsls	r1, r3, #28
 8008f7a:	bf04      	itt	eq
 8008f7c:	091b      	lsreq	r3, r3, #4
 8008f7e:	3004      	addeq	r0, #4
 8008f80:	0799      	lsls	r1, r3, #30
 8008f82:	bf04      	itt	eq
 8008f84:	089b      	lsreq	r3, r3, #2
 8008f86:	3002      	addeq	r0, #2
 8008f88:	07d9      	lsls	r1, r3, #31
 8008f8a:	d403      	bmi.n	8008f94 <__lo0bits+0x4e>
 8008f8c:	085b      	lsrs	r3, r3, #1
 8008f8e:	f100 0001 	add.w	r0, r0, #1
 8008f92:	d003      	beq.n	8008f9c <__lo0bits+0x56>
 8008f94:	6013      	str	r3, [r2, #0]
 8008f96:	4770      	bx	lr
 8008f98:	2000      	movs	r0, #0
 8008f9a:	4770      	bx	lr
 8008f9c:	2020      	movs	r0, #32
 8008f9e:	4770      	bx	lr

08008fa0 <__i2b>:
 8008fa0:	b510      	push	{r4, lr}
 8008fa2:	460c      	mov	r4, r1
 8008fa4:	2101      	movs	r1, #1
 8008fa6:	f7ff ff07 	bl	8008db8 <_Balloc>
 8008faa:	4602      	mov	r2, r0
 8008fac:	b928      	cbnz	r0, 8008fba <__i2b+0x1a>
 8008fae:	f240 1145 	movw	r1, #325	@ 0x145
 8008fb2:	4b04      	ldr	r3, [pc, #16]	@ (8008fc4 <__i2b+0x24>)
 8008fb4:	4804      	ldr	r0, [pc, #16]	@ (8008fc8 <__i2b+0x28>)
 8008fb6:	f000 fca1 	bl	80098fc <__assert_func>
 8008fba:	2301      	movs	r3, #1
 8008fbc:	6144      	str	r4, [r0, #20]
 8008fbe:	6103      	str	r3, [r0, #16]
 8008fc0:	bd10      	pop	{r4, pc}
 8008fc2:	bf00      	nop
 8008fc4:	0800ad83 	.word	0x0800ad83
 8008fc8:	0800ad94 	.word	0x0800ad94

08008fcc <__multiply>:
 8008fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fd0:	4614      	mov	r4, r2
 8008fd2:	690a      	ldr	r2, [r1, #16]
 8008fd4:	6923      	ldr	r3, [r4, #16]
 8008fd6:	460f      	mov	r7, r1
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	bfa2      	ittt	ge
 8008fdc:	4623      	movge	r3, r4
 8008fde:	460c      	movge	r4, r1
 8008fe0:	461f      	movge	r7, r3
 8008fe2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008fe6:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008fea:	68a3      	ldr	r3, [r4, #8]
 8008fec:	6861      	ldr	r1, [r4, #4]
 8008fee:	eb0a 0609 	add.w	r6, sl, r9
 8008ff2:	42b3      	cmp	r3, r6
 8008ff4:	b085      	sub	sp, #20
 8008ff6:	bfb8      	it	lt
 8008ff8:	3101      	addlt	r1, #1
 8008ffa:	f7ff fedd 	bl	8008db8 <_Balloc>
 8008ffe:	b930      	cbnz	r0, 800900e <__multiply+0x42>
 8009000:	4602      	mov	r2, r0
 8009002:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009006:	4b43      	ldr	r3, [pc, #268]	@ (8009114 <__multiply+0x148>)
 8009008:	4843      	ldr	r0, [pc, #268]	@ (8009118 <__multiply+0x14c>)
 800900a:	f000 fc77 	bl	80098fc <__assert_func>
 800900e:	f100 0514 	add.w	r5, r0, #20
 8009012:	462b      	mov	r3, r5
 8009014:	2200      	movs	r2, #0
 8009016:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800901a:	4543      	cmp	r3, r8
 800901c:	d321      	bcc.n	8009062 <__multiply+0x96>
 800901e:	f107 0114 	add.w	r1, r7, #20
 8009022:	f104 0214 	add.w	r2, r4, #20
 8009026:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800902a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800902e:	9302      	str	r3, [sp, #8]
 8009030:	1b13      	subs	r3, r2, r4
 8009032:	3b15      	subs	r3, #21
 8009034:	f023 0303 	bic.w	r3, r3, #3
 8009038:	3304      	adds	r3, #4
 800903a:	f104 0715 	add.w	r7, r4, #21
 800903e:	42ba      	cmp	r2, r7
 8009040:	bf38      	it	cc
 8009042:	2304      	movcc	r3, #4
 8009044:	9301      	str	r3, [sp, #4]
 8009046:	9b02      	ldr	r3, [sp, #8]
 8009048:	9103      	str	r1, [sp, #12]
 800904a:	428b      	cmp	r3, r1
 800904c:	d80c      	bhi.n	8009068 <__multiply+0x9c>
 800904e:	2e00      	cmp	r6, #0
 8009050:	dd03      	ble.n	800905a <__multiply+0x8e>
 8009052:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009056:	2b00      	cmp	r3, #0
 8009058:	d05a      	beq.n	8009110 <__multiply+0x144>
 800905a:	6106      	str	r6, [r0, #16]
 800905c:	b005      	add	sp, #20
 800905e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009062:	f843 2b04 	str.w	r2, [r3], #4
 8009066:	e7d8      	b.n	800901a <__multiply+0x4e>
 8009068:	f8b1 a000 	ldrh.w	sl, [r1]
 800906c:	f1ba 0f00 	cmp.w	sl, #0
 8009070:	d023      	beq.n	80090ba <__multiply+0xee>
 8009072:	46a9      	mov	r9, r5
 8009074:	f04f 0c00 	mov.w	ip, #0
 8009078:	f104 0e14 	add.w	lr, r4, #20
 800907c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009080:	f8d9 3000 	ldr.w	r3, [r9]
 8009084:	fa1f fb87 	uxth.w	fp, r7
 8009088:	b29b      	uxth	r3, r3
 800908a:	fb0a 330b 	mla	r3, sl, fp, r3
 800908e:	4463      	add	r3, ip
 8009090:	f8d9 c000 	ldr.w	ip, [r9]
 8009094:	0c3f      	lsrs	r7, r7, #16
 8009096:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800909a:	fb0a c707 	mla	r7, sl, r7, ip
 800909e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80090a2:	b29b      	uxth	r3, r3
 80090a4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80090a8:	4572      	cmp	r2, lr
 80090aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80090ae:	f849 3b04 	str.w	r3, [r9], #4
 80090b2:	d8e3      	bhi.n	800907c <__multiply+0xb0>
 80090b4:	9b01      	ldr	r3, [sp, #4]
 80090b6:	f845 c003 	str.w	ip, [r5, r3]
 80090ba:	9b03      	ldr	r3, [sp, #12]
 80090bc:	3104      	adds	r1, #4
 80090be:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80090c2:	f1b9 0f00 	cmp.w	r9, #0
 80090c6:	d021      	beq.n	800910c <__multiply+0x140>
 80090c8:	46ae      	mov	lr, r5
 80090ca:	f04f 0a00 	mov.w	sl, #0
 80090ce:	682b      	ldr	r3, [r5, #0]
 80090d0:	f104 0c14 	add.w	ip, r4, #20
 80090d4:	f8bc b000 	ldrh.w	fp, [ip]
 80090d8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80090dc:	b29b      	uxth	r3, r3
 80090de:	fb09 770b 	mla	r7, r9, fp, r7
 80090e2:	4457      	add	r7, sl
 80090e4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80090e8:	f84e 3b04 	str.w	r3, [lr], #4
 80090ec:	f85c 3b04 	ldr.w	r3, [ip], #4
 80090f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80090f4:	f8be 3000 	ldrh.w	r3, [lr]
 80090f8:	4562      	cmp	r2, ip
 80090fa:	fb09 330a 	mla	r3, r9, sl, r3
 80090fe:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009102:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009106:	d8e5      	bhi.n	80090d4 <__multiply+0x108>
 8009108:	9f01      	ldr	r7, [sp, #4]
 800910a:	51eb      	str	r3, [r5, r7]
 800910c:	3504      	adds	r5, #4
 800910e:	e79a      	b.n	8009046 <__multiply+0x7a>
 8009110:	3e01      	subs	r6, #1
 8009112:	e79c      	b.n	800904e <__multiply+0x82>
 8009114:	0800ad83 	.word	0x0800ad83
 8009118:	0800ad94 	.word	0x0800ad94

0800911c <__pow5mult>:
 800911c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009120:	4615      	mov	r5, r2
 8009122:	f012 0203 	ands.w	r2, r2, #3
 8009126:	4607      	mov	r7, r0
 8009128:	460e      	mov	r6, r1
 800912a:	d007      	beq.n	800913c <__pow5mult+0x20>
 800912c:	4c25      	ldr	r4, [pc, #148]	@ (80091c4 <__pow5mult+0xa8>)
 800912e:	3a01      	subs	r2, #1
 8009130:	2300      	movs	r3, #0
 8009132:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009136:	f7ff fea1 	bl	8008e7c <__multadd>
 800913a:	4606      	mov	r6, r0
 800913c:	10ad      	asrs	r5, r5, #2
 800913e:	d03d      	beq.n	80091bc <__pow5mult+0xa0>
 8009140:	69fc      	ldr	r4, [r7, #28]
 8009142:	b97c      	cbnz	r4, 8009164 <__pow5mult+0x48>
 8009144:	2010      	movs	r0, #16
 8009146:	f7fd ffcb 	bl	80070e0 <malloc>
 800914a:	4602      	mov	r2, r0
 800914c:	61f8      	str	r0, [r7, #28]
 800914e:	b928      	cbnz	r0, 800915c <__pow5mult+0x40>
 8009150:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009154:	4b1c      	ldr	r3, [pc, #112]	@ (80091c8 <__pow5mult+0xac>)
 8009156:	481d      	ldr	r0, [pc, #116]	@ (80091cc <__pow5mult+0xb0>)
 8009158:	f000 fbd0 	bl	80098fc <__assert_func>
 800915c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009160:	6004      	str	r4, [r0, #0]
 8009162:	60c4      	str	r4, [r0, #12]
 8009164:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009168:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800916c:	b94c      	cbnz	r4, 8009182 <__pow5mult+0x66>
 800916e:	f240 2171 	movw	r1, #625	@ 0x271
 8009172:	4638      	mov	r0, r7
 8009174:	f7ff ff14 	bl	8008fa0 <__i2b>
 8009178:	2300      	movs	r3, #0
 800917a:	4604      	mov	r4, r0
 800917c:	f8c8 0008 	str.w	r0, [r8, #8]
 8009180:	6003      	str	r3, [r0, #0]
 8009182:	f04f 0900 	mov.w	r9, #0
 8009186:	07eb      	lsls	r3, r5, #31
 8009188:	d50a      	bpl.n	80091a0 <__pow5mult+0x84>
 800918a:	4631      	mov	r1, r6
 800918c:	4622      	mov	r2, r4
 800918e:	4638      	mov	r0, r7
 8009190:	f7ff ff1c 	bl	8008fcc <__multiply>
 8009194:	4680      	mov	r8, r0
 8009196:	4631      	mov	r1, r6
 8009198:	4638      	mov	r0, r7
 800919a:	f7ff fe4d 	bl	8008e38 <_Bfree>
 800919e:	4646      	mov	r6, r8
 80091a0:	106d      	asrs	r5, r5, #1
 80091a2:	d00b      	beq.n	80091bc <__pow5mult+0xa0>
 80091a4:	6820      	ldr	r0, [r4, #0]
 80091a6:	b938      	cbnz	r0, 80091b8 <__pow5mult+0x9c>
 80091a8:	4622      	mov	r2, r4
 80091aa:	4621      	mov	r1, r4
 80091ac:	4638      	mov	r0, r7
 80091ae:	f7ff ff0d 	bl	8008fcc <__multiply>
 80091b2:	6020      	str	r0, [r4, #0]
 80091b4:	f8c0 9000 	str.w	r9, [r0]
 80091b8:	4604      	mov	r4, r0
 80091ba:	e7e4      	b.n	8009186 <__pow5mult+0x6a>
 80091bc:	4630      	mov	r0, r6
 80091be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091c2:	bf00      	nop
 80091c4:	0800adf0 	.word	0x0800adf0
 80091c8:	0800ad14 	.word	0x0800ad14
 80091cc:	0800ad94 	.word	0x0800ad94

080091d0 <__lshift>:
 80091d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091d4:	460c      	mov	r4, r1
 80091d6:	4607      	mov	r7, r0
 80091d8:	4691      	mov	r9, r2
 80091da:	6923      	ldr	r3, [r4, #16]
 80091dc:	6849      	ldr	r1, [r1, #4]
 80091de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80091e2:	68a3      	ldr	r3, [r4, #8]
 80091e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80091e8:	f108 0601 	add.w	r6, r8, #1
 80091ec:	42b3      	cmp	r3, r6
 80091ee:	db0b      	blt.n	8009208 <__lshift+0x38>
 80091f0:	4638      	mov	r0, r7
 80091f2:	f7ff fde1 	bl	8008db8 <_Balloc>
 80091f6:	4605      	mov	r5, r0
 80091f8:	b948      	cbnz	r0, 800920e <__lshift+0x3e>
 80091fa:	4602      	mov	r2, r0
 80091fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009200:	4b27      	ldr	r3, [pc, #156]	@ (80092a0 <__lshift+0xd0>)
 8009202:	4828      	ldr	r0, [pc, #160]	@ (80092a4 <__lshift+0xd4>)
 8009204:	f000 fb7a 	bl	80098fc <__assert_func>
 8009208:	3101      	adds	r1, #1
 800920a:	005b      	lsls	r3, r3, #1
 800920c:	e7ee      	b.n	80091ec <__lshift+0x1c>
 800920e:	2300      	movs	r3, #0
 8009210:	f100 0114 	add.w	r1, r0, #20
 8009214:	f100 0210 	add.w	r2, r0, #16
 8009218:	4618      	mov	r0, r3
 800921a:	4553      	cmp	r3, sl
 800921c:	db33      	blt.n	8009286 <__lshift+0xb6>
 800921e:	6920      	ldr	r0, [r4, #16]
 8009220:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009224:	f104 0314 	add.w	r3, r4, #20
 8009228:	f019 091f 	ands.w	r9, r9, #31
 800922c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009230:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009234:	d02b      	beq.n	800928e <__lshift+0xbe>
 8009236:	468a      	mov	sl, r1
 8009238:	2200      	movs	r2, #0
 800923a:	f1c9 0e20 	rsb	lr, r9, #32
 800923e:	6818      	ldr	r0, [r3, #0]
 8009240:	fa00 f009 	lsl.w	r0, r0, r9
 8009244:	4310      	orrs	r0, r2
 8009246:	f84a 0b04 	str.w	r0, [sl], #4
 800924a:	f853 2b04 	ldr.w	r2, [r3], #4
 800924e:	459c      	cmp	ip, r3
 8009250:	fa22 f20e 	lsr.w	r2, r2, lr
 8009254:	d8f3      	bhi.n	800923e <__lshift+0x6e>
 8009256:	ebac 0304 	sub.w	r3, ip, r4
 800925a:	3b15      	subs	r3, #21
 800925c:	f023 0303 	bic.w	r3, r3, #3
 8009260:	3304      	adds	r3, #4
 8009262:	f104 0015 	add.w	r0, r4, #21
 8009266:	4584      	cmp	ip, r0
 8009268:	bf38      	it	cc
 800926a:	2304      	movcc	r3, #4
 800926c:	50ca      	str	r2, [r1, r3]
 800926e:	b10a      	cbz	r2, 8009274 <__lshift+0xa4>
 8009270:	f108 0602 	add.w	r6, r8, #2
 8009274:	3e01      	subs	r6, #1
 8009276:	4638      	mov	r0, r7
 8009278:	4621      	mov	r1, r4
 800927a:	612e      	str	r6, [r5, #16]
 800927c:	f7ff fddc 	bl	8008e38 <_Bfree>
 8009280:	4628      	mov	r0, r5
 8009282:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009286:	f842 0f04 	str.w	r0, [r2, #4]!
 800928a:	3301      	adds	r3, #1
 800928c:	e7c5      	b.n	800921a <__lshift+0x4a>
 800928e:	3904      	subs	r1, #4
 8009290:	f853 2b04 	ldr.w	r2, [r3], #4
 8009294:	459c      	cmp	ip, r3
 8009296:	f841 2f04 	str.w	r2, [r1, #4]!
 800929a:	d8f9      	bhi.n	8009290 <__lshift+0xc0>
 800929c:	e7ea      	b.n	8009274 <__lshift+0xa4>
 800929e:	bf00      	nop
 80092a0:	0800ad83 	.word	0x0800ad83
 80092a4:	0800ad94 	.word	0x0800ad94

080092a8 <__mcmp>:
 80092a8:	4603      	mov	r3, r0
 80092aa:	690a      	ldr	r2, [r1, #16]
 80092ac:	6900      	ldr	r0, [r0, #16]
 80092ae:	b530      	push	{r4, r5, lr}
 80092b0:	1a80      	subs	r0, r0, r2
 80092b2:	d10e      	bne.n	80092d2 <__mcmp+0x2a>
 80092b4:	3314      	adds	r3, #20
 80092b6:	3114      	adds	r1, #20
 80092b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80092bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80092c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80092c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80092c8:	4295      	cmp	r5, r2
 80092ca:	d003      	beq.n	80092d4 <__mcmp+0x2c>
 80092cc:	d205      	bcs.n	80092da <__mcmp+0x32>
 80092ce:	f04f 30ff 	mov.w	r0, #4294967295
 80092d2:	bd30      	pop	{r4, r5, pc}
 80092d4:	42a3      	cmp	r3, r4
 80092d6:	d3f3      	bcc.n	80092c0 <__mcmp+0x18>
 80092d8:	e7fb      	b.n	80092d2 <__mcmp+0x2a>
 80092da:	2001      	movs	r0, #1
 80092dc:	e7f9      	b.n	80092d2 <__mcmp+0x2a>
	...

080092e0 <__mdiff>:
 80092e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092e4:	4689      	mov	r9, r1
 80092e6:	4606      	mov	r6, r0
 80092e8:	4611      	mov	r1, r2
 80092ea:	4648      	mov	r0, r9
 80092ec:	4614      	mov	r4, r2
 80092ee:	f7ff ffdb 	bl	80092a8 <__mcmp>
 80092f2:	1e05      	subs	r5, r0, #0
 80092f4:	d112      	bne.n	800931c <__mdiff+0x3c>
 80092f6:	4629      	mov	r1, r5
 80092f8:	4630      	mov	r0, r6
 80092fa:	f7ff fd5d 	bl	8008db8 <_Balloc>
 80092fe:	4602      	mov	r2, r0
 8009300:	b928      	cbnz	r0, 800930e <__mdiff+0x2e>
 8009302:	f240 2137 	movw	r1, #567	@ 0x237
 8009306:	4b3e      	ldr	r3, [pc, #248]	@ (8009400 <__mdiff+0x120>)
 8009308:	483e      	ldr	r0, [pc, #248]	@ (8009404 <__mdiff+0x124>)
 800930a:	f000 faf7 	bl	80098fc <__assert_func>
 800930e:	2301      	movs	r3, #1
 8009310:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009314:	4610      	mov	r0, r2
 8009316:	b003      	add	sp, #12
 8009318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800931c:	bfbc      	itt	lt
 800931e:	464b      	movlt	r3, r9
 8009320:	46a1      	movlt	r9, r4
 8009322:	4630      	mov	r0, r6
 8009324:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009328:	bfba      	itte	lt
 800932a:	461c      	movlt	r4, r3
 800932c:	2501      	movlt	r5, #1
 800932e:	2500      	movge	r5, #0
 8009330:	f7ff fd42 	bl	8008db8 <_Balloc>
 8009334:	4602      	mov	r2, r0
 8009336:	b918      	cbnz	r0, 8009340 <__mdiff+0x60>
 8009338:	f240 2145 	movw	r1, #581	@ 0x245
 800933c:	4b30      	ldr	r3, [pc, #192]	@ (8009400 <__mdiff+0x120>)
 800933e:	e7e3      	b.n	8009308 <__mdiff+0x28>
 8009340:	f100 0b14 	add.w	fp, r0, #20
 8009344:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009348:	f109 0310 	add.w	r3, r9, #16
 800934c:	60c5      	str	r5, [r0, #12]
 800934e:	f04f 0c00 	mov.w	ip, #0
 8009352:	f109 0514 	add.w	r5, r9, #20
 8009356:	46d9      	mov	r9, fp
 8009358:	6926      	ldr	r6, [r4, #16]
 800935a:	f104 0e14 	add.w	lr, r4, #20
 800935e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009362:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009366:	9301      	str	r3, [sp, #4]
 8009368:	9b01      	ldr	r3, [sp, #4]
 800936a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800936e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009372:	b281      	uxth	r1, r0
 8009374:	9301      	str	r3, [sp, #4]
 8009376:	fa1f f38a 	uxth.w	r3, sl
 800937a:	1a5b      	subs	r3, r3, r1
 800937c:	0c00      	lsrs	r0, r0, #16
 800937e:	4463      	add	r3, ip
 8009380:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009384:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009388:	b29b      	uxth	r3, r3
 800938a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800938e:	4576      	cmp	r6, lr
 8009390:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009394:	f849 3b04 	str.w	r3, [r9], #4
 8009398:	d8e6      	bhi.n	8009368 <__mdiff+0x88>
 800939a:	1b33      	subs	r3, r6, r4
 800939c:	3b15      	subs	r3, #21
 800939e:	f023 0303 	bic.w	r3, r3, #3
 80093a2:	3415      	adds	r4, #21
 80093a4:	3304      	adds	r3, #4
 80093a6:	42a6      	cmp	r6, r4
 80093a8:	bf38      	it	cc
 80093aa:	2304      	movcc	r3, #4
 80093ac:	441d      	add	r5, r3
 80093ae:	445b      	add	r3, fp
 80093b0:	461e      	mov	r6, r3
 80093b2:	462c      	mov	r4, r5
 80093b4:	4544      	cmp	r4, r8
 80093b6:	d30e      	bcc.n	80093d6 <__mdiff+0xf6>
 80093b8:	f108 0103 	add.w	r1, r8, #3
 80093bc:	1b49      	subs	r1, r1, r5
 80093be:	f021 0103 	bic.w	r1, r1, #3
 80093c2:	3d03      	subs	r5, #3
 80093c4:	45a8      	cmp	r8, r5
 80093c6:	bf38      	it	cc
 80093c8:	2100      	movcc	r1, #0
 80093ca:	440b      	add	r3, r1
 80093cc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80093d0:	b199      	cbz	r1, 80093fa <__mdiff+0x11a>
 80093d2:	6117      	str	r7, [r2, #16]
 80093d4:	e79e      	b.n	8009314 <__mdiff+0x34>
 80093d6:	46e6      	mov	lr, ip
 80093d8:	f854 1b04 	ldr.w	r1, [r4], #4
 80093dc:	fa1f fc81 	uxth.w	ip, r1
 80093e0:	44f4      	add	ip, lr
 80093e2:	0c08      	lsrs	r0, r1, #16
 80093e4:	4471      	add	r1, lr
 80093e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80093ea:	b289      	uxth	r1, r1
 80093ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80093f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80093f4:	f846 1b04 	str.w	r1, [r6], #4
 80093f8:	e7dc      	b.n	80093b4 <__mdiff+0xd4>
 80093fa:	3f01      	subs	r7, #1
 80093fc:	e7e6      	b.n	80093cc <__mdiff+0xec>
 80093fe:	bf00      	nop
 8009400:	0800ad83 	.word	0x0800ad83
 8009404:	0800ad94 	.word	0x0800ad94

08009408 <__d2b>:
 8009408:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800940c:	2101      	movs	r1, #1
 800940e:	4690      	mov	r8, r2
 8009410:	4699      	mov	r9, r3
 8009412:	9e08      	ldr	r6, [sp, #32]
 8009414:	f7ff fcd0 	bl	8008db8 <_Balloc>
 8009418:	4604      	mov	r4, r0
 800941a:	b930      	cbnz	r0, 800942a <__d2b+0x22>
 800941c:	4602      	mov	r2, r0
 800941e:	f240 310f 	movw	r1, #783	@ 0x30f
 8009422:	4b23      	ldr	r3, [pc, #140]	@ (80094b0 <__d2b+0xa8>)
 8009424:	4823      	ldr	r0, [pc, #140]	@ (80094b4 <__d2b+0xac>)
 8009426:	f000 fa69 	bl	80098fc <__assert_func>
 800942a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800942e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009432:	b10d      	cbz	r5, 8009438 <__d2b+0x30>
 8009434:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009438:	9301      	str	r3, [sp, #4]
 800943a:	f1b8 0300 	subs.w	r3, r8, #0
 800943e:	d024      	beq.n	800948a <__d2b+0x82>
 8009440:	4668      	mov	r0, sp
 8009442:	9300      	str	r3, [sp, #0]
 8009444:	f7ff fd7f 	bl	8008f46 <__lo0bits>
 8009448:	e9dd 1200 	ldrd	r1, r2, [sp]
 800944c:	b1d8      	cbz	r0, 8009486 <__d2b+0x7e>
 800944e:	f1c0 0320 	rsb	r3, r0, #32
 8009452:	fa02 f303 	lsl.w	r3, r2, r3
 8009456:	430b      	orrs	r3, r1
 8009458:	40c2      	lsrs	r2, r0
 800945a:	6163      	str	r3, [r4, #20]
 800945c:	9201      	str	r2, [sp, #4]
 800945e:	9b01      	ldr	r3, [sp, #4]
 8009460:	2b00      	cmp	r3, #0
 8009462:	bf0c      	ite	eq
 8009464:	2201      	moveq	r2, #1
 8009466:	2202      	movne	r2, #2
 8009468:	61a3      	str	r3, [r4, #24]
 800946a:	6122      	str	r2, [r4, #16]
 800946c:	b1ad      	cbz	r5, 800949a <__d2b+0x92>
 800946e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009472:	4405      	add	r5, r0
 8009474:	6035      	str	r5, [r6, #0]
 8009476:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800947a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800947c:	6018      	str	r0, [r3, #0]
 800947e:	4620      	mov	r0, r4
 8009480:	b002      	add	sp, #8
 8009482:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8009486:	6161      	str	r1, [r4, #20]
 8009488:	e7e9      	b.n	800945e <__d2b+0x56>
 800948a:	a801      	add	r0, sp, #4
 800948c:	f7ff fd5b 	bl	8008f46 <__lo0bits>
 8009490:	9b01      	ldr	r3, [sp, #4]
 8009492:	2201      	movs	r2, #1
 8009494:	6163      	str	r3, [r4, #20]
 8009496:	3020      	adds	r0, #32
 8009498:	e7e7      	b.n	800946a <__d2b+0x62>
 800949a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800949e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80094a2:	6030      	str	r0, [r6, #0]
 80094a4:	6918      	ldr	r0, [r3, #16]
 80094a6:	f7ff fd2f 	bl	8008f08 <__hi0bits>
 80094aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80094ae:	e7e4      	b.n	800947a <__d2b+0x72>
 80094b0:	0800ad83 	.word	0x0800ad83
 80094b4:	0800ad94 	.word	0x0800ad94

080094b8 <_malloc_usable_size_r>:
 80094b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094bc:	1f18      	subs	r0, r3, #4
 80094be:	2b00      	cmp	r3, #0
 80094c0:	bfbc      	itt	lt
 80094c2:	580b      	ldrlt	r3, [r1, r0]
 80094c4:	18c0      	addlt	r0, r0, r3
 80094c6:	4770      	bx	lr

080094c8 <__ssputs_r>:
 80094c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094cc:	461f      	mov	r7, r3
 80094ce:	688e      	ldr	r6, [r1, #8]
 80094d0:	4682      	mov	sl, r0
 80094d2:	42be      	cmp	r6, r7
 80094d4:	460c      	mov	r4, r1
 80094d6:	4690      	mov	r8, r2
 80094d8:	680b      	ldr	r3, [r1, #0]
 80094da:	d82d      	bhi.n	8009538 <__ssputs_r+0x70>
 80094dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80094e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80094e4:	d026      	beq.n	8009534 <__ssputs_r+0x6c>
 80094e6:	6965      	ldr	r5, [r4, #20]
 80094e8:	6909      	ldr	r1, [r1, #16]
 80094ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80094ee:	eba3 0901 	sub.w	r9, r3, r1
 80094f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80094f6:	1c7b      	adds	r3, r7, #1
 80094f8:	444b      	add	r3, r9
 80094fa:	106d      	asrs	r5, r5, #1
 80094fc:	429d      	cmp	r5, r3
 80094fe:	bf38      	it	cc
 8009500:	461d      	movcc	r5, r3
 8009502:	0553      	lsls	r3, r2, #21
 8009504:	d527      	bpl.n	8009556 <__ssputs_r+0x8e>
 8009506:	4629      	mov	r1, r5
 8009508:	f7fd fe1c 	bl	8007144 <_malloc_r>
 800950c:	4606      	mov	r6, r0
 800950e:	b360      	cbz	r0, 800956a <__ssputs_r+0xa2>
 8009510:	464a      	mov	r2, r9
 8009512:	6921      	ldr	r1, [r4, #16]
 8009514:	f7fe fda7 	bl	8008066 <memcpy>
 8009518:	89a3      	ldrh	r3, [r4, #12]
 800951a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800951e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009522:	81a3      	strh	r3, [r4, #12]
 8009524:	6126      	str	r6, [r4, #16]
 8009526:	444e      	add	r6, r9
 8009528:	6026      	str	r6, [r4, #0]
 800952a:	463e      	mov	r6, r7
 800952c:	6165      	str	r5, [r4, #20]
 800952e:	eba5 0509 	sub.w	r5, r5, r9
 8009532:	60a5      	str	r5, [r4, #8]
 8009534:	42be      	cmp	r6, r7
 8009536:	d900      	bls.n	800953a <__ssputs_r+0x72>
 8009538:	463e      	mov	r6, r7
 800953a:	4632      	mov	r2, r6
 800953c:	4641      	mov	r1, r8
 800953e:	6820      	ldr	r0, [r4, #0]
 8009540:	f000 f9c2 	bl	80098c8 <memmove>
 8009544:	2000      	movs	r0, #0
 8009546:	68a3      	ldr	r3, [r4, #8]
 8009548:	1b9b      	subs	r3, r3, r6
 800954a:	60a3      	str	r3, [r4, #8]
 800954c:	6823      	ldr	r3, [r4, #0]
 800954e:	4433      	add	r3, r6
 8009550:	6023      	str	r3, [r4, #0]
 8009552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009556:	462a      	mov	r2, r5
 8009558:	f7fd fe88 	bl	800726c <_realloc_r>
 800955c:	4606      	mov	r6, r0
 800955e:	2800      	cmp	r0, #0
 8009560:	d1e0      	bne.n	8009524 <__ssputs_r+0x5c>
 8009562:	4650      	mov	r0, sl
 8009564:	6921      	ldr	r1, [r4, #16]
 8009566:	f7ff fbdf 	bl	8008d28 <_free_r>
 800956a:	230c      	movs	r3, #12
 800956c:	f8ca 3000 	str.w	r3, [sl]
 8009570:	89a3      	ldrh	r3, [r4, #12]
 8009572:	f04f 30ff 	mov.w	r0, #4294967295
 8009576:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800957a:	81a3      	strh	r3, [r4, #12]
 800957c:	e7e9      	b.n	8009552 <__ssputs_r+0x8a>
	...

08009580 <_svfiprintf_r>:
 8009580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009584:	4698      	mov	r8, r3
 8009586:	898b      	ldrh	r3, [r1, #12]
 8009588:	4607      	mov	r7, r0
 800958a:	061b      	lsls	r3, r3, #24
 800958c:	460d      	mov	r5, r1
 800958e:	4614      	mov	r4, r2
 8009590:	b09d      	sub	sp, #116	@ 0x74
 8009592:	d510      	bpl.n	80095b6 <_svfiprintf_r+0x36>
 8009594:	690b      	ldr	r3, [r1, #16]
 8009596:	b973      	cbnz	r3, 80095b6 <_svfiprintf_r+0x36>
 8009598:	2140      	movs	r1, #64	@ 0x40
 800959a:	f7fd fdd3 	bl	8007144 <_malloc_r>
 800959e:	6028      	str	r0, [r5, #0]
 80095a0:	6128      	str	r0, [r5, #16]
 80095a2:	b930      	cbnz	r0, 80095b2 <_svfiprintf_r+0x32>
 80095a4:	230c      	movs	r3, #12
 80095a6:	603b      	str	r3, [r7, #0]
 80095a8:	f04f 30ff 	mov.w	r0, #4294967295
 80095ac:	b01d      	add	sp, #116	@ 0x74
 80095ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095b2:	2340      	movs	r3, #64	@ 0x40
 80095b4:	616b      	str	r3, [r5, #20]
 80095b6:	2300      	movs	r3, #0
 80095b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80095ba:	2320      	movs	r3, #32
 80095bc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80095c0:	2330      	movs	r3, #48	@ 0x30
 80095c2:	f04f 0901 	mov.w	r9, #1
 80095c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80095ca:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009764 <_svfiprintf_r+0x1e4>
 80095ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80095d2:	4623      	mov	r3, r4
 80095d4:	469a      	mov	sl, r3
 80095d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095da:	b10a      	cbz	r2, 80095e0 <_svfiprintf_r+0x60>
 80095dc:	2a25      	cmp	r2, #37	@ 0x25
 80095de:	d1f9      	bne.n	80095d4 <_svfiprintf_r+0x54>
 80095e0:	ebba 0b04 	subs.w	fp, sl, r4
 80095e4:	d00b      	beq.n	80095fe <_svfiprintf_r+0x7e>
 80095e6:	465b      	mov	r3, fp
 80095e8:	4622      	mov	r2, r4
 80095ea:	4629      	mov	r1, r5
 80095ec:	4638      	mov	r0, r7
 80095ee:	f7ff ff6b 	bl	80094c8 <__ssputs_r>
 80095f2:	3001      	adds	r0, #1
 80095f4:	f000 80a7 	beq.w	8009746 <_svfiprintf_r+0x1c6>
 80095f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095fa:	445a      	add	r2, fp
 80095fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80095fe:	f89a 3000 	ldrb.w	r3, [sl]
 8009602:	2b00      	cmp	r3, #0
 8009604:	f000 809f 	beq.w	8009746 <_svfiprintf_r+0x1c6>
 8009608:	2300      	movs	r3, #0
 800960a:	f04f 32ff 	mov.w	r2, #4294967295
 800960e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009612:	f10a 0a01 	add.w	sl, sl, #1
 8009616:	9304      	str	r3, [sp, #16]
 8009618:	9307      	str	r3, [sp, #28]
 800961a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800961e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009620:	4654      	mov	r4, sl
 8009622:	2205      	movs	r2, #5
 8009624:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009628:	484e      	ldr	r0, [pc, #312]	@ (8009764 <_svfiprintf_r+0x1e4>)
 800962a:	f7fe fd0e 	bl	800804a <memchr>
 800962e:	9a04      	ldr	r2, [sp, #16]
 8009630:	b9d8      	cbnz	r0, 800966a <_svfiprintf_r+0xea>
 8009632:	06d0      	lsls	r0, r2, #27
 8009634:	bf44      	itt	mi
 8009636:	2320      	movmi	r3, #32
 8009638:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800963c:	0711      	lsls	r1, r2, #28
 800963e:	bf44      	itt	mi
 8009640:	232b      	movmi	r3, #43	@ 0x2b
 8009642:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009646:	f89a 3000 	ldrb.w	r3, [sl]
 800964a:	2b2a      	cmp	r3, #42	@ 0x2a
 800964c:	d015      	beq.n	800967a <_svfiprintf_r+0xfa>
 800964e:	4654      	mov	r4, sl
 8009650:	2000      	movs	r0, #0
 8009652:	f04f 0c0a 	mov.w	ip, #10
 8009656:	9a07      	ldr	r2, [sp, #28]
 8009658:	4621      	mov	r1, r4
 800965a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800965e:	3b30      	subs	r3, #48	@ 0x30
 8009660:	2b09      	cmp	r3, #9
 8009662:	d94b      	bls.n	80096fc <_svfiprintf_r+0x17c>
 8009664:	b1b0      	cbz	r0, 8009694 <_svfiprintf_r+0x114>
 8009666:	9207      	str	r2, [sp, #28]
 8009668:	e014      	b.n	8009694 <_svfiprintf_r+0x114>
 800966a:	eba0 0308 	sub.w	r3, r0, r8
 800966e:	fa09 f303 	lsl.w	r3, r9, r3
 8009672:	4313      	orrs	r3, r2
 8009674:	46a2      	mov	sl, r4
 8009676:	9304      	str	r3, [sp, #16]
 8009678:	e7d2      	b.n	8009620 <_svfiprintf_r+0xa0>
 800967a:	9b03      	ldr	r3, [sp, #12]
 800967c:	1d19      	adds	r1, r3, #4
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	9103      	str	r1, [sp, #12]
 8009682:	2b00      	cmp	r3, #0
 8009684:	bfbb      	ittet	lt
 8009686:	425b      	neglt	r3, r3
 8009688:	f042 0202 	orrlt.w	r2, r2, #2
 800968c:	9307      	strge	r3, [sp, #28]
 800968e:	9307      	strlt	r3, [sp, #28]
 8009690:	bfb8      	it	lt
 8009692:	9204      	strlt	r2, [sp, #16]
 8009694:	7823      	ldrb	r3, [r4, #0]
 8009696:	2b2e      	cmp	r3, #46	@ 0x2e
 8009698:	d10a      	bne.n	80096b0 <_svfiprintf_r+0x130>
 800969a:	7863      	ldrb	r3, [r4, #1]
 800969c:	2b2a      	cmp	r3, #42	@ 0x2a
 800969e:	d132      	bne.n	8009706 <_svfiprintf_r+0x186>
 80096a0:	9b03      	ldr	r3, [sp, #12]
 80096a2:	3402      	adds	r4, #2
 80096a4:	1d1a      	adds	r2, r3, #4
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	9203      	str	r2, [sp, #12]
 80096aa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80096ae:	9305      	str	r3, [sp, #20]
 80096b0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009768 <_svfiprintf_r+0x1e8>
 80096b4:	2203      	movs	r2, #3
 80096b6:	4650      	mov	r0, sl
 80096b8:	7821      	ldrb	r1, [r4, #0]
 80096ba:	f7fe fcc6 	bl	800804a <memchr>
 80096be:	b138      	cbz	r0, 80096d0 <_svfiprintf_r+0x150>
 80096c0:	2240      	movs	r2, #64	@ 0x40
 80096c2:	9b04      	ldr	r3, [sp, #16]
 80096c4:	eba0 000a 	sub.w	r0, r0, sl
 80096c8:	4082      	lsls	r2, r0
 80096ca:	4313      	orrs	r3, r2
 80096cc:	3401      	adds	r4, #1
 80096ce:	9304      	str	r3, [sp, #16]
 80096d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096d4:	2206      	movs	r2, #6
 80096d6:	4825      	ldr	r0, [pc, #148]	@ (800976c <_svfiprintf_r+0x1ec>)
 80096d8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80096dc:	f7fe fcb5 	bl	800804a <memchr>
 80096e0:	2800      	cmp	r0, #0
 80096e2:	d036      	beq.n	8009752 <_svfiprintf_r+0x1d2>
 80096e4:	4b22      	ldr	r3, [pc, #136]	@ (8009770 <_svfiprintf_r+0x1f0>)
 80096e6:	bb1b      	cbnz	r3, 8009730 <_svfiprintf_r+0x1b0>
 80096e8:	9b03      	ldr	r3, [sp, #12]
 80096ea:	3307      	adds	r3, #7
 80096ec:	f023 0307 	bic.w	r3, r3, #7
 80096f0:	3308      	adds	r3, #8
 80096f2:	9303      	str	r3, [sp, #12]
 80096f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096f6:	4433      	add	r3, r6
 80096f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80096fa:	e76a      	b.n	80095d2 <_svfiprintf_r+0x52>
 80096fc:	460c      	mov	r4, r1
 80096fe:	2001      	movs	r0, #1
 8009700:	fb0c 3202 	mla	r2, ip, r2, r3
 8009704:	e7a8      	b.n	8009658 <_svfiprintf_r+0xd8>
 8009706:	2300      	movs	r3, #0
 8009708:	f04f 0c0a 	mov.w	ip, #10
 800970c:	4619      	mov	r1, r3
 800970e:	3401      	adds	r4, #1
 8009710:	9305      	str	r3, [sp, #20]
 8009712:	4620      	mov	r0, r4
 8009714:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009718:	3a30      	subs	r2, #48	@ 0x30
 800971a:	2a09      	cmp	r2, #9
 800971c:	d903      	bls.n	8009726 <_svfiprintf_r+0x1a6>
 800971e:	2b00      	cmp	r3, #0
 8009720:	d0c6      	beq.n	80096b0 <_svfiprintf_r+0x130>
 8009722:	9105      	str	r1, [sp, #20]
 8009724:	e7c4      	b.n	80096b0 <_svfiprintf_r+0x130>
 8009726:	4604      	mov	r4, r0
 8009728:	2301      	movs	r3, #1
 800972a:	fb0c 2101 	mla	r1, ip, r1, r2
 800972e:	e7f0      	b.n	8009712 <_svfiprintf_r+0x192>
 8009730:	ab03      	add	r3, sp, #12
 8009732:	9300      	str	r3, [sp, #0]
 8009734:	462a      	mov	r2, r5
 8009736:	4638      	mov	r0, r7
 8009738:	4b0e      	ldr	r3, [pc, #56]	@ (8009774 <_svfiprintf_r+0x1f4>)
 800973a:	a904      	add	r1, sp, #16
 800973c:	f7fd fee6 	bl	800750c <_printf_float>
 8009740:	1c42      	adds	r2, r0, #1
 8009742:	4606      	mov	r6, r0
 8009744:	d1d6      	bne.n	80096f4 <_svfiprintf_r+0x174>
 8009746:	89ab      	ldrh	r3, [r5, #12]
 8009748:	065b      	lsls	r3, r3, #25
 800974a:	f53f af2d 	bmi.w	80095a8 <_svfiprintf_r+0x28>
 800974e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009750:	e72c      	b.n	80095ac <_svfiprintf_r+0x2c>
 8009752:	ab03      	add	r3, sp, #12
 8009754:	9300      	str	r3, [sp, #0]
 8009756:	462a      	mov	r2, r5
 8009758:	4638      	mov	r0, r7
 800975a:	4b06      	ldr	r3, [pc, #24]	@ (8009774 <_svfiprintf_r+0x1f4>)
 800975c:	a904      	add	r1, sp, #16
 800975e:	f7fe f973 	bl	8007a48 <_printf_i>
 8009762:	e7ed      	b.n	8009740 <_svfiprintf_r+0x1c0>
 8009764:	0800aef0 	.word	0x0800aef0
 8009768:	0800aef6 	.word	0x0800aef6
 800976c:	0800aefa 	.word	0x0800aefa
 8009770:	0800750d 	.word	0x0800750d
 8009774:	080094c9 	.word	0x080094c9

08009778 <__sflush_r>:
 8009778:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800977c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800977e:	0716      	lsls	r6, r2, #28
 8009780:	4605      	mov	r5, r0
 8009782:	460c      	mov	r4, r1
 8009784:	d454      	bmi.n	8009830 <__sflush_r+0xb8>
 8009786:	684b      	ldr	r3, [r1, #4]
 8009788:	2b00      	cmp	r3, #0
 800978a:	dc02      	bgt.n	8009792 <__sflush_r+0x1a>
 800978c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800978e:	2b00      	cmp	r3, #0
 8009790:	dd48      	ble.n	8009824 <__sflush_r+0xac>
 8009792:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009794:	2e00      	cmp	r6, #0
 8009796:	d045      	beq.n	8009824 <__sflush_r+0xac>
 8009798:	2300      	movs	r3, #0
 800979a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800979e:	682f      	ldr	r7, [r5, #0]
 80097a0:	6a21      	ldr	r1, [r4, #32]
 80097a2:	602b      	str	r3, [r5, #0]
 80097a4:	d030      	beq.n	8009808 <__sflush_r+0x90>
 80097a6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80097a8:	89a3      	ldrh	r3, [r4, #12]
 80097aa:	0759      	lsls	r1, r3, #29
 80097ac:	d505      	bpl.n	80097ba <__sflush_r+0x42>
 80097ae:	6863      	ldr	r3, [r4, #4]
 80097b0:	1ad2      	subs	r2, r2, r3
 80097b2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80097b4:	b10b      	cbz	r3, 80097ba <__sflush_r+0x42>
 80097b6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80097b8:	1ad2      	subs	r2, r2, r3
 80097ba:	2300      	movs	r3, #0
 80097bc:	4628      	mov	r0, r5
 80097be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80097c0:	6a21      	ldr	r1, [r4, #32]
 80097c2:	47b0      	blx	r6
 80097c4:	1c43      	adds	r3, r0, #1
 80097c6:	89a3      	ldrh	r3, [r4, #12]
 80097c8:	d106      	bne.n	80097d8 <__sflush_r+0x60>
 80097ca:	6829      	ldr	r1, [r5, #0]
 80097cc:	291d      	cmp	r1, #29
 80097ce:	d82b      	bhi.n	8009828 <__sflush_r+0xb0>
 80097d0:	4a28      	ldr	r2, [pc, #160]	@ (8009874 <__sflush_r+0xfc>)
 80097d2:	410a      	asrs	r2, r1
 80097d4:	07d6      	lsls	r6, r2, #31
 80097d6:	d427      	bmi.n	8009828 <__sflush_r+0xb0>
 80097d8:	2200      	movs	r2, #0
 80097da:	6062      	str	r2, [r4, #4]
 80097dc:	6922      	ldr	r2, [r4, #16]
 80097de:	04d9      	lsls	r1, r3, #19
 80097e0:	6022      	str	r2, [r4, #0]
 80097e2:	d504      	bpl.n	80097ee <__sflush_r+0x76>
 80097e4:	1c42      	adds	r2, r0, #1
 80097e6:	d101      	bne.n	80097ec <__sflush_r+0x74>
 80097e8:	682b      	ldr	r3, [r5, #0]
 80097ea:	b903      	cbnz	r3, 80097ee <__sflush_r+0x76>
 80097ec:	6560      	str	r0, [r4, #84]	@ 0x54
 80097ee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80097f0:	602f      	str	r7, [r5, #0]
 80097f2:	b1b9      	cbz	r1, 8009824 <__sflush_r+0xac>
 80097f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80097f8:	4299      	cmp	r1, r3
 80097fa:	d002      	beq.n	8009802 <__sflush_r+0x8a>
 80097fc:	4628      	mov	r0, r5
 80097fe:	f7ff fa93 	bl	8008d28 <_free_r>
 8009802:	2300      	movs	r3, #0
 8009804:	6363      	str	r3, [r4, #52]	@ 0x34
 8009806:	e00d      	b.n	8009824 <__sflush_r+0xac>
 8009808:	2301      	movs	r3, #1
 800980a:	4628      	mov	r0, r5
 800980c:	47b0      	blx	r6
 800980e:	4602      	mov	r2, r0
 8009810:	1c50      	adds	r0, r2, #1
 8009812:	d1c9      	bne.n	80097a8 <__sflush_r+0x30>
 8009814:	682b      	ldr	r3, [r5, #0]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d0c6      	beq.n	80097a8 <__sflush_r+0x30>
 800981a:	2b1d      	cmp	r3, #29
 800981c:	d001      	beq.n	8009822 <__sflush_r+0xaa>
 800981e:	2b16      	cmp	r3, #22
 8009820:	d11d      	bne.n	800985e <__sflush_r+0xe6>
 8009822:	602f      	str	r7, [r5, #0]
 8009824:	2000      	movs	r0, #0
 8009826:	e021      	b.n	800986c <__sflush_r+0xf4>
 8009828:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800982c:	b21b      	sxth	r3, r3
 800982e:	e01a      	b.n	8009866 <__sflush_r+0xee>
 8009830:	690f      	ldr	r7, [r1, #16]
 8009832:	2f00      	cmp	r7, #0
 8009834:	d0f6      	beq.n	8009824 <__sflush_r+0xac>
 8009836:	0793      	lsls	r3, r2, #30
 8009838:	bf18      	it	ne
 800983a:	2300      	movne	r3, #0
 800983c:	680e      	ldr	r6, [r1, #0]
 800983e:	bf08      	it	eq
 8009840:	694b      	ldreq	r3, [r1, #20]
 8009842:	1bf6      	subs	r6, r6, r7
 8009844:	600f      	str	r7, [r1, #0]
 8009846:	608b      	str	r3, [r1, #8]
 8009848:	2e00      	cmp	r6, #0
 800984a:	ddeb      	ble.n	8009824 <__sflush_r+0xac>
 800984c:	4633      	mov	r3, r6
 800984e:	463a      	mov	r2, r7
 8009850:	4628      	mov	r0, r5
 8009852:	6a21      	ldr	r1, [r4, #32]
 8009854:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009858:	47e0      	blx	ip
 800985a:	2800      	cmp	r0, #0
 800985c:	dc07      	bgt.n	800986e <__sflush_r+0xf6>
 800985e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009862:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009866:	f04f 30ff 	mov.w	r0, #4294967295
 800986a:	81a3      	strh	r3, [r4, #12]
 800986c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800986e:	4407      	add	r7, r0
 8009870:	1a36      	subs	r6, r6, r0
 8009872:	e7e9      	b.n	8009848 <__sflush_r+0xd0>
 8009874:	dfbffffe 	.word	0xdfbffffe

08009878 <_fflush_r>:
 8009878:	b538      	push	{r3, r4, r5, lr}
 800987a:	690b      	ldr	r3, [r1, #16]
 800987c:	4605      	mov	r5, r0
 800987e:	460c      	mov	r4, r1
 8009880:	b913      	cbnz	r3, 8009888 <_fflush_r+0x10>
 8009882:	2500      	movs	r5, #0
 8009884:	4628      	mov	r0, r5
 8009886:	bd38      	pop	{r3, r4, r5, pc}
 8009888:	b118      	cbz	r0, 8009892 <_fflush_r+0x1a>
 800988a:	6a03      	ldr	r3, [r0, #32]
 800988c:	b90b      	cbnz	r3, 8009892 <_fflush_r+0x1a>
 800988e:	f7fe fa87 	bl	8007da0 <__sinit>
 8009892:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d0f3      	beq.n	8009882 <_fflush_r+0xa>
 800989a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800989c:	07d0      	lsls	r0, r2, #31
 800989e:	d404      	bmi.n	80098aa <_fflush_r+0x32>
 80098a0:	0599      	lsls	r1, r3, #22
 80098a2:	d402      	bmi.n	80098aa <_fflush_r+0x32>
 80098a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098a6:	f7fe fbc6 	bl	8008036 <__retarget_lock_acquire_recursive>
 80098aa:	4628      	mov	r0, r5
 80098ac:	4621      	mov	r1, r4
 80098ae:	f7ff ff63 	bl	8009778 <__sflush_r>
 80098b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80098b4:	4605      	mov	r5, r0
 80098b6:	07da      	lsls	r2, r3, #31
 80098b8:	d4e4      	bmi.n	8009884 <_fflush_r+0xc>
 80098ba:	89a3      	ldrh	r3, [r4, #12]
 80098bc:	059b      	lsls	r3, r3, #22
 80098be:	d4e1      	bmi.n	8009884 <_fflush_r+0xc>
 80098c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098c2:	f7fe fbb9 	bl	8008038 <__retarget_lock_release_recursive>
 80098c6:	e7dd      	b.n	8009884 <_fflush_r+0xc>

080098c8 <memmove>:
 80098c8:	4288      	cmp	r0, r1
 80098ca:	b510      	push	{r4, lr}
 80098cc:	eb01 0402 	add.w	r4, r1, r2
 80098d0:	d902      	bls.n	80098d8 <memmove+0x10>
 80098d2:	4284      	cmp	r4, r0
 80098d4:	4623      	mov	r3, r4
 80098d6:	d807      	bhi.n	80098e8 <memmove+0x20>
 80098d8:	1e43      	subs	r3, r0, #1
 80098da:	42a1      	cmp	r1, r4
 80098dc:	d008      	beq.n	80098f0 <memmove+0x28>
 80098de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80098e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80098e6:	e7f8      	b.n	80098da <memmove+0x12>
 80098e8:	4601      	mov	r1, r0
 80098ea:	4402      	add	r2, r0
 80098ec:	428a      	cmp	r2, r1
 80098ee:	d100      	bne.n	80098f2 <memmove+0x2a>
 80098f0:	bd10      	pop	{r4, pc}
 80098f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80098f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80098fa:	e7f7      	b.n	80098ec <memmove+0x24>

080098fc <__assert_func>:
 80098fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098fe:	4614      	mov	r4, r2
 8009900:	461a      	mov	r2, r3
 8009902:	4b09      	ldr	r3, [pc, #36]	@ (8009928 <__assert_func+0x2c>)
 8009904:	4605      	mov	r5, r0
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	68d8      	ldr	r0, [r3, #12]
 800990a:	b954      	cbnz	r4, 8009922 <__assert_func+0x26>
 800990c:	4b07      	ldr	r3, [pc, #28]	@ (800992c <__assert_func+0x30>)
 800990e:	461c      	mov	r4, r3
 8009910:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009914:	9100      	str	r1, [sp, #0]
 8009916:	462b      	mov	r3, r5
 8009918:	4905      	ldr	r1, [pc, #20]	@ (8009930 <__assert_func+0x34>)
 800991a:	f000 f82d 	bl	8009978 <fiprintf>
 800991e:	f000 f83d 	bl	800999c <abort>
 8009922:	4b04      	ldr	r3, [pc, #16]	@ (8009934 <__assert_func+0x38>)
 8009924:	e7f4      	b.n	8009910 <__assert_func+0x14>
 8009926:	bf00      	nop
 8009928:	20000034 	.word	0x20000034
 800992c:	0800af46 	.word	0x0800af46
 8009930:	0800af18 	.word	0x0800af18
 8009934:	0800af0b 	.word	0x0800af0b

08009938 <__ascii_mbtowc>:
 8009938:	b082      	sub	sp, #8
 800993a:	b901      	cbnz	r1, 800993e <__ascii_mbtowc+0x6>
 800993c:	a901      	add	r1, sp, #4
 800993e:	b142      	cbz	r2, 8009952 <__ascii_mbtowc+0x1a>
 8009940:	b14b      	cbz	r3, 8009956 <__ascii_mbtowc+0x1e>
 8009942:	7813      	ldrb	r3, [r2, #0]
 8009944:	600b      	str	r3, [r1, #0]
 8009946:	7812      	ldrb	r2, [r2, #0]
 8009948:	1e10      	subs	r0, r2, #0
 800994a:	bf18      	it	ne
 800994c:	2001      	movne	r0, #1
 800994e:	b002      	add	sp, #8
 8009950:	4770      	bx	lr
 8009952:	4610      	mov	r0, r2
 8009954:	e7fb      	b.n	800994e <__ascii_mbtowc+0x16>
 8009956:	f06f 0001 	mvn.w	r0, #1
 800995a:	e7f8      	b.n	800994e <__ascii_mbtowc+0x16>

0800995c <__ascii_wctomb>:
 800995c:	4603      	mov	r3, r0
 800995e:	4608      	mov	r0, r1
 8009960:	b141      	cbz	r1, 8009974 <__ascii_wctomb+0x18>
 8009962:	2aff      	cmp	r2, #255	@ 0xff
 8009964:	d904      	bls.n	8009970 <__ascii_wctomb+0x14>
 8009966:	228a      	movs	r2, #138	@ 0x8a
 8009968:	f04f 30ff 	mov.w	r0, #4294967295
 800996c:	601a      	str	r2, [r3, #0]
 800996e:	4770      	bx	lr
 8009970:	2001      	movs	r0, #1
 8009972:	700a      	strb	r2, [r1, #0]
 8009974:	4770      	bx	lr
	...

08009978 <fiprintf>:
 8009978:	b40e      	push	{r1, r2, r3}
 800997a:	b503      	push	{r0, r1, lr}
 800997c:	4601      	mov	r1, r0
 800997e:	ab03      	add	r3, sp, #12
 8009980:	4805      	ldr	r0, [pc, #20]	@ (8009998 <fiprintf+0x20>)
 8009982:	f853 2b04 	ldr.w	r2, [r3], #4
 8009986:	6800      	ldr	r0, [r0, #0]
 8009988:	9301      	str	r3, [sp, #4]
 800998a:	f000 f835 	bl	80099f8 <_vfiprintf_r>
 800998e:	b002      	add	sp, #8
 8009990:	f85d eb04 	ldr.w	lr, [sp], #4
 8009994:	b003      	add	sp, #12
 8009996:	4770      	bx	lr
 8009998:	20000034 	.word	0x20000034

0800999c <abort>:
 800999c:	2006      	movs	r0, #6
 800999e:	b508      	push	{r3, lr}
 80099a0:	f000 f9fe 	bl	8009da0 <raise>
 80099a4:	2001      	movs	r0, #1
 80099a6:	f7f8 f972 	bl	8001c8e <_exit>

080099aa <__sfputc_r>:
 80099aa:	6893      	ldr	r3, [r2, #8]
 80099ac:	b410      	push	{r4}
 80099ae:	3b01      	subs	r3, #1
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	6093      	str	r3, [r2, #8]
 80099b4:	da07      	bge.n	80099c6 <__sfputc_r+0x1c>
 80099b6:	6994      	ldr	r4, [r2, #24]
 80099b8:	42a3      	cmp	r3, r4
 80099ba:	db01      	blt.n	80099c0 <__sfputc_r+0x16>
 80099bc:	290a      	cmp	r1, #10
 80099be:	d102      	bne.n	80099c6 <__sfputc_r+0x1c>
 80099c0:	bc10      	pop	{r4}
 80099c2:	f000 b931 	b.w	8009c28 <__swbuf_r>
 80099c6:	6813      	ldr	r3, [r2, #0]
 80099c8:	1c58      	adds	r0, r3, #1
 80099ca:	6010      	str	r0, [r2, #0]
 80099cc:	7019      	strb	r1, [r3, #0]
 80099ce:	4608      	mov	r0, r1
 80099d0:	bc10      	pop	{r4}
 80099d2:	4770      	bx	lr

080099d4 <__sfputs_r>:
 80099d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099d6:	4606      	mov	r6, r0
 80099d8:	460f      	mov	r7, r1
 80099da:	4614      	mov	r4, r2
 80099dc:	18d5      	adds	r5, r2, r3
 80099de:	42ac      	cmp	r4, r5
 80099e0:	d101      	bne.n	80099e6 <__sfputs_r+0x12>
 80099e2:	2000      	movs	r0, #0
 80099e4:	e007      	b.n	80099f6 <__sfputs_r+0x22>
 80099e6:	463a      	mov	r2, r7
 80099e8:	4630      	mov	r0, r6
 80099ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099ee:	f7ff ffdc 	bl	80099aa <__sfputc_r>
 80099f2:	1c43      	adds	r3, r0, #1
 80099f4:	d1f3      	bne.n	80099de <__sfputs_r+0xa>
 80099f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080099f8 <_vfiprintf_r>:
 80099f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099fc:	460d      	mov	r5, r1
 80099fe:	4614      	mov	r4, r2
 8009a00:	4698      	mov	r8, r3
 8009a02:	4606      	mov	r6, r0
 8009a04:	b09d      	sub	sp, #116	@ 0x74
 8009a06:	b118      	cbz	r0, 8009a10 <_vfiprintf_r+0x18>
 8009a08:	6a03      	ldr	r3, [r0, #32]
 8009a0a:	b90b      	cbnz	r3, 8009a10 <_vfiprintf_r+0x18>
 8009a0c:	f7fe f9c8 	bl	8007da0 <__sinit>
 8009a10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a12:	07d9      	lsls	r1, r3, #31
 8009a14:	d405      	bmi.n	8009a22 <_vfiprintf_r+0x2a>
 8009a16:	89ab      	ldrh	r3, [r5, #12]
 8009a18:	059a      	lsls	r2, r3, #22
 8009a1a:	d402      	bmi.n	8009a22 <_vfiprintf_r+0x2a>
 8009a1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a1e:	f7fe fb0a 	bl	8008036 <__retarget_lock_acquire_recursive>
 8009a22:	89ab      	ldrh	r3, [r5, #12]
 8009a24:	071b      	lsls	r3, r3, #28
 8009a26:	d501      	bpl.n	8009a2c <_vfiprintf_r+0x34>
 8009a28:	692b      	ldr	r3, [r5, #16]
 8009a2a:	b99b      	cbnz	r3, 8009a54 <_vfiprintf_r+0x5c>
 8009a2c:	4629      	mov	r1, r5
 8009a2e:	4630      	mov	r0, r6
 8009a30:	f000 f938 	bl	8009ca4 <__swsetup_r>
 8009a34:	b170      	cbz	r0, 8009a54 <_vfiprintf_r+0x5c>
 8009a36:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a38:	07dc      	lsls	r4, r3, #31
 8009a3a:	d504      	bpl.n	8009a46 <_vfiprintf_r+0x4e>
 8009a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a40:	b01d      	add	sp, #116	@ 0x74
 8009a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a46:	89ab      	ldrh	r3, [r5, #12]
 8009a48:	0598      	lsls	r0, r3, #22
 8009a4a:	d4f7      	bmi.n	8009a3c <_vfiprintf_r+0x44>
 8009a4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a4e:	f7fe faf3 	bl	8008038 <__retarget_lock_release_recursive>
 8009a52:	e7f3      	b.n	8009a3c <_vfiprintf_r+0x44>
 8009a54:	2300      	movs	r3, #0
 8009a56:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a58:	2320      	movs	r3, #32
 8009a5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009a5e:	2330      	movs	r3, #48	@ 0x30
 8009a60:	f04f 0901 	mov.w	r9, #1
 8009a64:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a68:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009c14 <_vfiprintf_r+0x21c>
 8009a6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009a70:	4623      	mov	r3, r4
 8009a72:	469a      	mov	sl, r3
 8009a74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a78:	b10a      	cbz	r2, 8009a7e <_vfiprintf_r+0x86>
 8009a7a:	2a25      	cmp	r2, #37	@ 0x25
 8009a7c:	d1f9      	bne.n	8009a72 <_vfiprintf_r+0x7a>
 8009a7e:	ebba 0b04 	subs.w	fp, sl, r4
 8009a82:	d00b      	beq.n	8009a9c <_vfiprintf_r+0xa4>
 8009a84:	465b      	mov	r3, fp
 8009a86:	4622      	mov	r2, r4
 8009a88:	4629      	mov	r1, r5
 8009a8a:	4630      	mov	r0, r6
 8009a8c:	f7ff ffa2 	bl	80099d4 <__sfputs_r>
 8009a90:	3001      	adds	r0, #1
 8009a92:	f000 80a7 	beq.w	8009be4 <_vfiprintf_r+0x1ec>
 8009a96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a98:	445a      	add	r2, fp
 8009a9a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009a9c:	f89a 3000 	ldrb.w	r3, [sl]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	f000 809f 	beq.w	8009be4 <_vfiprintf_r+0x1ec>
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8009aac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ab0:	f10a 0a01 	add.w	sl, sl, #1
 8009ab4:	9304      	str	r3, [sp, #16]
 8009ab6:	9307      	str	r3, [sp, #28]
 8009ab8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009abc:	931a      	str	r3, [sp, #104]	@ 0x68
 8009abe:	4654      	mov	r4, sl
 8009ac0:	2205      	movs	r2, #5
 8009ac2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ac6:	4853      	ldr	r0, [pc, #332]	@ (8009c14 <_vfiprintf_r+0x21c>)
 8009ac8:	f7fe fabf 	bl	800804a <memchr>
 8009acc:	9a04      	ldr	r2, [sp, #16]
 8009ace:	b9d8      	cbnz	r0, 8009b08 <_vfiprintf_r+0x110>
 8009ad0:	06d1      	lsls	r1, r2, #27
 8009ad2:	bf44      	itt	mi
 8009ad4:	2320      	movmi	r3, #32
 8009ad6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ada:	0713      	lsls	r3, r2, #28
 8009adc:	bf44      	itt	mi
 8009ade:	232b      	movmi	r3, #43	@ 0x2b
 8009ae0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ae4:	f89a 3000 	ldrb.w	r3, [sl]
 8009ae8:	2b2a      	cmp	r3, #42	@ 0x2a
 8009aea:	d015      	beq.n	8009b18 <_vfiprintf_r+0x120>
 8009aec:	4654      	mov	r4, sl
 8009aee:	2000      	movs	r0, #0
 8009af0:	f04f 0c0a 	mov.w	ip, #10
 8009af4:	9a07      	ldr	r2, [sp, #28]
 8009af6:	4621      	mov	r1, r4
 8009af8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009afc:	3b30      	subs	r3, #48	@ 0x30
 8009afe:	2b09      	cmp	r3, #9
 8009b00:	d94b      	bls.n	8009b9a <_vfiprintf_r+0x1a2>
 8009b02:	b1b0      	cbz	r0, 8009b32 <_vfiprintf_r+0x13a>
 8009b04:	9207      	str	r2, [sp, #28]
 8009b06:	e014      	b.n	8009b32 <_vfiprintf_r+0x13a>
 8009b08:	eba0 0308 	sub.w	r3, r0, r8
 8009b0c:	fa09 f303 	lsl.w	r3, r9, r3
 8009b10:	4313      	orrs	r3, r2
 8009b12:	46a2      	mov	sl, r4
 8009b14:	9304      	str	r3, [sp, #16]
 8009b16:	e7d2      	b.n	8009abe <_vfiprintf_r+0xc6>
 8009b18:	9b03      	ldr	r3, [sp, #12]
 8009b1a:	1d19      	adds	r1, r3, #4
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	9103      	str	r1, [sp, #12]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	bfbb      	ittet	lt
 8009b24:	425b      	neglt	r3, r3
 8009b26:	f042 0202 	orrlt.w	r2, r2, #2
 8009b2a:	9307      	strge	r3, [sp, #28]
 8009b2c:	9307      	strlt	r3, [sp, #28]
 8009b2e:	bfb8      	it	lt
 8009b30:	9204      	strlt	r2, [sp, #16]
 8009b32:	7823      	ldrb	r3, [r4, #0]
 8009b34:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b36:	d10a      	bne.n	8009b4e <_vfiprintf_r+0x156>
 8009b38:	7863      	ldrb	r3, [r4, #1]
 8009b3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b3c:	d132      	bne.n	8009ba4 <_vfiprintf_r+0x1ac>
 8009b3e:	9b03      	ldr	r3, [sp, #12]
 8009b40:	3402      	adds	r4, #2
 8009b42:	1d1a      	adds	r2, r3, #4
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	9203      	str	r2, [sp, #12]
 8009b48:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b4c:	9305      	str	r3, [sp, #20]
 8009b4e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009c18 <_vfiprintf_r+0x220>
 8009b52:	2203      	movs	r2, #3
 8009b54:	4650      	mov	r0, sl
 8009b56:	7821      	ldrb	r1, [r4, #0]
 8009b58:	f7fe fa77 	bl	800804a <memchr>
 8009b5c:	b138      	cbz	r0, 8009b6e <_vfiprintf_r+0x176>
 8009b5e:	2240      	movs	r2, #64	@ 0x40
 8009b60:	9b04      	ldr	r3, [sp, #16]
 8009b62:	eba0 000a 	sub.w	r0, r0, sl
 8009b66:	4082      	lsls	r2, r0
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	3401      	adds	r4, #1
 8009b6c:	9304      	str	r3, [sp, #16]
 8009b6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b72:	2206      	movs	r2, #6
 8009b74:	4829      	ldr	r0, [pc, #164]	@ (8009c1c <_vfiprintf_r+0x224>)
 8009b76:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009b7a:	f7fe fa66 	bl	800804a <memchr>
 8009b7e:	2800      	cmp	r0, #0
 8009b80:	d03f      	beq.n	8009c02 <_vfiprintf_r+0x20a>
 8009b82:	4b27      	ldr	r3, [pc, #156]	@ (8009c20 <_vfiprintf_r+0x228>)
 8009b84:	bb1b      	cbnz	r3, 8009bce <_vfiprintf_r+0x1d6>
 8009b86:	9b03      	ldr	r3, [sp, #12]
 8009b88:	3307      	adds	r3, #7
 8009b8a:	f023 0307 	bic.w	r3, r3, #7
 8009b8e:	3308      	adds	r3, #8
 8009b90:	9303      	str	r3, [sp, #12]
 8009b92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b94:	443b      	add	r3, r7
 8009b96:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b98:	e76a      	b.n	8009a70 <_vfiprintf_r+0x78>
 8009b9a:	460c      	mov	r4, r1
 8009b9c:	2001      	movs	r0, #1
 8009b9e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ba2:	e7a8      	b.n	8009af6 <_vfiprintf_r+0xfe>
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	f04f 0c0a 	mov.w	ip, #10
 8009baa:	4619      	mov	r1, r3
 8009bac:	3401      	adds	r4, #1
 8009bae:	9305      	str	r3, [sp, #20]
 8009bb0:	4620      	mov	r0, r4
 8009bb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bb6:	3a30      	subs	r2, #48	@ 0x30
 8009bb8:	2a09      	cmp	r2, #9
 8009bba:	d903      	bls.n	8009bc4 <_vfiprintf_r+0x1cc>
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d0c6      	beq.n	8009b4e <_vfiprintf_r+0x156>
 8009bc0:	9105      	str	r1, [sp, #20]
 8009bc2:	e7c4      	b.n	8009b4e <_vfiprintf_r+0x156>
 8009bc4:	4604      	mov	r4, r0
 8009bc6:	2301      	movs	r3, #1
 8009bc8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bcc:	e7f0      	b.n	8009bb0 <_vfiprintf_r+0x1b8>
 8009bce:	ab03      	add	r3, sp, #12
 8009bd0:	9300      	str	r3, [sp, #0]
 8009bd2:	462a      	mov	r2, r5
 8009bd4:	4630      	mov	r0, r6
 8009bd6:	4b13      	ldr	r3, [pc, #76]	@ (8009c24 <_vfiprintf_r+0x22c>)
 8009bd8:	a904      	add	r1, sp, #16
 8009bda:	f7fd fc97 	bl	800750c <_printf_float>
 8009bde:	4607      	mov	r7, r0
 8009be0:	1c78      	adds	r0, r7, #1
 8009be2:	d1d6      	bne.n	8009b92 <_vfiprintf_r+0x19a>
 8009be4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009be6:	07d9      	lsls	r1, r3, #31
 8009be8:	d405      	bmi.n	8009bf6 <_vfiprintf_r+0x1fe>
 8009bea:	89ab      	ldrh	r3, [r5, #12]
 8009bec:	059a      	lsls	r2, r3, #22
 8009bee:	d402      	bmi.n	8009bf6 <_vfiprintf_r+0x1fe>
 8009bf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009bf2:	f7fe fa21 	bl	8008038 <__retarget_lock_release_recursive>
 8009bf6:	89ab      	ldrh	r3, [r5, #12]
 8009bf8:	065b      	lsls	r3, r3, #25
 8009bfa:	f53f af1f 	bmi.w	8009a3c <_vfiprintf_r+0x44>
 8009bfe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c00:	e71e      	b.n	8009a40 <_vfiprintf_r+0x48>
 8009c02:	ab03      	add	r3, sp, #12
 8009c04:	9300      	str	r3, [sp, #0]
 8009c06:	462a      	mov	r2, r5
 8009c08:	4630      	mov	r0, r6
 8009c0a:	4b06      	ldr	r3, [pc, #24]	@ (8009c24 <_vfiprintf_r+0x22c>)
 8009c0c:	a904      	add	r1, sp, #16
 8009c0e:	f7fd ff1b 	bl	8007a48 <_printf_i>
 8009c12:	e7e4      	b.n	8009bde <_vfiprintf_r+0x1e6>
 8009c14:	0800aef0 	.word	0x0800aef0
 8009c18:	0800aef6 	.word	0x0800aef6
 8009c1c:	0800aefa 	.word	0x0800aefa
 8009c20:	0800750d 	.word	0x0800750d
 8009c24:	080099d5 	.word	0x080099d5

08009c28 <__swbuf_r>:
 8009c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c2a:	460e      	mov	r6, r1
 8009c2c:	4614      	mov	r4, r2
 8009c2e:	4605      	mov	r5, r0
 8009c30:	b118      	cbz	r0, 8009c3a <__swbuf_r+0x12>
 8009c32:	6a03      	ldr	r3, [r0, #32]
 8009c34:	b90b      	cbnz	r3, 8009c3a <__swbuf_r+0x12>
 8009c36:	f7fe f8b3 	bl	8007da0 <__sinit>
 8009c3a:	69a3      	ldr	r3, [r4, #24]
 8009c3c:	60a3      	str	r3, [r4, #8]
 8009c3e:	89a3      	ldrh	r3, [r4, #12]
 8009c40:	071a      	lsls	r2, r3, #28
 8009c42:	d501      	bpl.n	8009c48 <__swbuf_r+0x20>
 8009c44:	6923      	ldr	r3, [r4, #16]
 8009c46:	b943      	cbnz	r3, 8009c5a <__swbuf_r+0x32>
 8009c48:	4621      	mov	r1, r4
 8009c4a:	4628      	mov	r0, r5
 8009c4c:	f000 f82a 	bl	8009ca4 <__swsetup_r>
 8009c50:	b118      	cbz	r0, 8009c5a <__swbuf_r+0x32>
 8009c52:	f04f 37ff 	mov.w	r7, #4294967295
 8009c56:	4638      	mov	r0, r7
 8009c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c5a:	6823      	ldr	r3, [r4, #0]
 8009c5c:	6922      	ldr	r2, [r4, #16]
 8009c5e:	b2f6      	uxtb	r6, r6
 8009c60:	1a98      	subs	r0, r3, r2
 8009c62:	6963      	ldr	r3, [r4, #20]
 8009c64:	4637      	mov	r7, r6
 8009c66:	4283      	cmp	r3, r0
 8009c68:	dc05      	bgt.n	8009c76 <__swbuf_r+0x4e>
 8009c6a:	4621      	mov	r1, r4
 8009c6c:	4628      	mov	r0, r5
 8009c6e:	f7ff fe03 	bl	8009878 <_fflush_r>
 8009c72:	2800      	cmp	r0, #0
 8009c74:	d1ed      	bne.n	8009c52 <__swbuf_r+0x2a>
 8009c76:	68a3      	ldr	r3, [r4, #8]
 8009c78:	3b01      	subs	r3, #1
 8009c7a:	60a3      	str	r3, [r4, #8]
 8009c7c:	6823      	ldr	r3, [r4, #0]
 8009c7e:	1c5a      	adds	r2, r3, #1
 8009c80:	6022      	str	r2, [r4, #0]
 8009c82:	701e      	strb	r6, [r3, #0]
 8009c84:	6962      	ldr	r2, [r4, #20]
 8009c86:	1c43      	adds	r3, r0, #1
 8009c88:	429a      	cmp	r2, r3
 8009c8a:	d004      	beq.n	8009c96 <__swbuf_r+0x6e>
 8009c8c:	89a3      	ldrh	r3, [r4, #12]
 8009c8e:	07db      	lsls	r3, r3, #31
 8009c90:	d5e1      	bpl.n	8009c56 <__swbuf_r+0x2e>
 8009c92:	2e0a      	cmp	r6, #10
 8009c94:	d1df      	bne.n	8009c56 <__swbuf_r+0x2e>
 8009c96:	4621      	mov	r1, r4
 8009c98:	4628      	mov	r0, r5
 8009c9a:	f7ff fded 	bl	8009878 <_fflush_r>
 8009c9e:	2800      	cmp	r0, #0
 8009ca0:	d0d9      	beq.n	8009c56 <__swbuf_r+0x2e>
 8009ca2:	e7d6      	b.n	8009c52 <__swbuf_r+0x2a>

08009ca4 <__swsetup_r>:
 8009ca4:	b538      	push	{r3, r4, r5, lr}
 8009ca6:	4b29      	ldr	r3, [pc, #164]	@ (8009d4c <__swsetup_r+0xa8>)
 8009ca8:	4605      	mov	r5, r0
 8009caa:	6818      	ldr	r0, [r3, #0]
 8009cac:	460c      	mov	r4, r1
 8009cae:	b118      	cbz	r0, 8009cb8 <__swsetup_r+0x14>
 8009cb0:	6a03      	ldr	r3, [r0, #32]
 8009cb2:	b90b      	cbnz	r3, 8009cb8 <__swsetup_r+0x14>
 8009cb4:	f7fe f874 	bl	8007da0 <__sinit>
 8009cb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cbc:	0719      	lsls	r1, r3, #28
 8009cbe:	d422      	bmi.n	8009d06 <__swsetup_r+0x62>
 8009cc0:	06da      	lsls	r2, r3, #27
 8009cc2:	d407      	bmi.n	8009cd4 <__swsetup_r+0x30>
 8009cc4:	2209      	movs	r2, #9
 8009cc6:	602a      	str	r2, [r5, #0]
 8009cc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8009cd0:	81a3      	strh	r3, [r4, #12]
 8009cd2:	e033      	b.n	8009d3c <__swsetup_r+0x98>
 8009cd4:	0758      	lsls	r0, r3, #29
 8009cd6:	d512      	bpl.n	8009cfe <__swsetup_r+0x5a>
 8009cd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cda:	b141      	cbz	r1, 8009cee <__swsetup_r+0x4a>
 8009cdc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ce0:	4299      	cmp	r1, r3
 8009ce2:	d002      	beq.n	8009cea <__swsetup_r+0x46>
 8009ce4:	4628      	mov	r0, r5
 8009ce6:	f7ff f81f 	bl	8008d28 <_free_r>
 8009cea:	2300      	movs	r3, #0
 8009cec:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cee:	89a3      	ldrh	r3, [r4, #12]
 8009cf0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009cf4:	81a3      	strh	r3, [r4, #12]
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	6063      	str	r3, [r4, #4]
 8009cfa:	6923      	ldr	r3, [r4, #16]
 8009cfc:	6023      	str	r3, [r4, #0]
 8009cfe:	89a3      	ldrh	r3, [r4, #12]
 8009d00:	f043 0308 	orr.w	r3, r3, #8
 8009d04:	81a3      	strh	r3, [r4, #12]
 8009d06:	6923      	ldr	r3, [r4, #16]
 8009d08:	b94b      	cbnz	r3, 8009d1e <__swsetup_r+0x7a>
 8009d0a:	89a3      	ldrh	r3, [r4, #12]
 8009d0c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009d10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d14:	d003      	beq.n	8009d1e <__swsetup_r+0x7a>
 8009d16:	4621      	mov	r1, r4
 8009d18:	4628      	mov	r0, r5
 8009d1a:	f000 f882 	bl	8009e22 <__smakebuf_r>
 8009d1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d22:	f013 0201 	ands.w	r2, r3, #1
 8009d26:	d00a      	beq.n	8009d3e <__swsetup_r+0x9a>
 8009d28:	2200      	movs	r2, #0
 8009d2a:	60a2      	str	r2, [r4, #8]
 8009d2c:	6962      	ldr	r2, [r4, #20]
 8009d2e:	4252      	negs	r2, r2
 8009d30:	61a2      	str	r2, [r4, #24]
 8009d32:	6922      	ldr	r2, [r4, #16]
 8009d34:	b942      	cbnz	r2, 8009d48 <__swsetup_r+0xa4>
 8009d36:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009d3a:	d1c5      	bne.n	8009cc8 <__swsetup_r+0x24>
 8009d3c:	bd38      	pop	{r3, r4, r5, pc}
 8009d3e:	0799      	lsls	r1, r3, #30
 8009d40:	bf58      	it	pl
 8009d42:	6962      	ldrpl	r2, [r4, #20]
 8009d44:	60a2      	str	r2, [r4, #8]
 8009d46:	e7f4      	b.n	8009d32 <__swsetup_r+0x8e>
 8009d48:	2000      	movs	r0, #0
 8009d4a:	e7f7      	b.n	8009d3c <__swsetup_r+0x98>
 8009d4c:	20000034 	.word	0x20000034

08009d50 <_raise_r>:
 8009d50:	291f      	cmp	r1, #31
 8009d52:	b538      	push	{r3, r4, r5, lr}
 8009d54:	4605      	mov	r5, r0
 8009d56:	460c      	mov	r4, r1
 8009d58:	d904      	bls.n	8009d64 <_raise_r+0x14>
 8009d5a:	2316      	movs	r3, #22
 8009d5c:	6003      	str	r3, [r0, #0]
 8009d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d62:	bd38      	pop	{r3, r4, r5, pc}
 8009d64:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009d66:	b112      	cbz	r2, 8009d6e <_raise_r+0x1e>
 8009d68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009d6c:	b94b      	cbnz	r3, 8009d82 <_raise_r+0x32>
 8009d6e:	4628      	mov	r0, r5
 8009d70:	f000 f830 	bl	8009dd4 <_getpid_r>
 8009d74:	4622      	mov	r2, r4
 8009d76:	4601      	mov	r1, r0
 8009d78:	4628      	mov	r0, r5
 8009d7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d7e:	f000 b817 	b.w	8009db0 <_kill_r>
 8009d82:	2b01      	cmp	r3, #1
 8009d84:	d00a      	beq.n	8009d9c <_raise_r+0x4c>
 8009d86:	1c59      	adds	r1, r3, #1
 8009d88:	d103      	bne.n	8009d92 <_raise_r+0x42>
 8009d8a:	2316      	movs	r3, #22
 8009d8c:	6003      	str	r3, [r0, #0]
 8009d8e:	2001      	movs	r0, #1
 8009d90:	e7e7      	b.n	8009d62 <_raise_r+0x12>
 8009d92:	2100      	movs	r1, #0
 8009d94:	4620      	mov	r0, r4
 8009d96:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009d9a:	4798      	blx	r3
 8009d9c:	2000      	movs	r0, #0
 8009d9e:	e7e0      	b.n	8009d62 <_raise_r+0x12>

08009da0 <raise>:
 8009da0:	4b02      	ldr	r3, [pc, #8]	@ (8009dac <raise+0xc>)
 8009da2:	4601      	mov	r1, r0
 8009da4:	6818      	ldr	r0, [r3, #0]
 8009da6:	f7ff bfd3 	b.w	8009d50 <_raise_r>
 8009daa:	bf00      	nop
 8009dac:	20000034 	.word	0x20000034

08009db0 <_kill_r>:
 8009db0:	b538      	push	{r3, r4, r5, lr}
 8009db2:	2300      	movs	r3, #0
 8009db4:	4d06      	ldr	r5, [pc, #24]	@ (8009dd0 <_kill_r+0x20>)
 8009db6:	4604      	mov	r4, r0
 8009db8:	4608      	mov	r0, r1
 8009dba:	4611      	mov	r1, r2
 8009dbc:	602b      	str	r3, [r5, #0]
 8009dbe:	f7f7 ff56 	bl	8001c6e <_kill>
 8009dc2:	1c43      	adds	r3, r0, #1
 8009dc4:	d102      	bne.n	8009dcc <_kill_r+0x1c>
 8009dc6:	682b      	ldr	r3, [r5, #0]
 8009dc8:	b103      	cbz	r3, 8009dcc <_kill_r+0x1c>
 8009dca:	6023      	str	r3, [r4, #0]
 8009dcc:	bd38      	pop	{r3, r4, r5, pc}
 8009dce:	bf00      	nop
 8009dd0:	20000670 	.word	0x20000670

08009dd4 <_getpid_r>:
 8009dd4:	f7f7 bf44 	b.w	8001c60 <_getpid>

08009dd8 <__swhatbuf_r>:
 8009dd8:	b570      	push	{r4, r5, r6, lr}
 8009dda:	460c      	mov	r4, r1
 8009ddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009de0:	4615      	mov	r5, r2
 8009de2:	2900      	cmp	r1, #0
 8009de4:	461e      	mov	r6, r3
 8009de6:	b096      	sub	sp, #88	@ 0x58
 8009de8:	da0c      	bge.n	8009e04 <__swhatbuf_r+0x2c>
 8009dea:	89a3      	ldrh	r3, [r4, #12]
 8009dec:	2100      	movs	r1, #0
 8009dee:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009df2:	bf14      	ite	ne
 8009df4:	2340      	movne	r3, #64	@ 0x40
 8009df6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009dfa:	2000      	movs	r0, #0
 8009dfc:	6031      	str	r1, [r6, #0]
 8009dfe:	602b      	str	r3, [r5, #0]
 8009e00:	b016      	add	sp, #88	@ 0x58
 8009e02:	bd70      	pop	{r4, r5, r6, pc}
 8009e04:	466a      	mov	r2, sp
 8009e06:	f000 f849 	bl	8009e9c <_fstat_r>
 8009e0a:	2800      	cmp	r0, #0
 8009e0c:	dbed      	blt.n	8009dea <__swhatbuf_r+0x12>
 8009e0e:	9901      	ldr	r1, [sp, #4]
 8009e10:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009e14:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009e18:	4259      	negs	r1, r3
 8009e1a:	4159      	adcs	r1, r3
 8009e1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e20:	e7eb      	b.n	8009dfa <__swhatbuf_r+0x22>

08009e22 <__smakebuf_r>:
 8009e22:	898b      	ldrh	r3, [r1, #12]
 8009e24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e26:	079d      	lsls	r5, r3, #30
 8009e28:	4606      	mov	r6, r0
 8009e2a:	460c      	mov	r4, r1
 8009e2c:	d507      	bpl.n	8009e3e <__smakebuf_r+0x1c>
 8009e2e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009e32:	6023      	str	r3, [r4, #0]
 8009e34:	6123      	str	r3, [r4, #16]
 8009e36:	2301      	movs	r3, #1
 8009e38:	6163      	str	r3, [r4, #20]
 8009e3a:	b003      	add	sp, #12
 8009e3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e3e:	466a      	mov	r2, sp
 8009e40:	ab01      	add	r3, sp, #4
 8009e42:	f7ff ffc9 	bl	8009dd8 <__swhatbuf_r>
 8009e46:	9f00      	ldr	r7, [sp, #0]
 8009e48:	4605      	mov	r5, r0
 8009e4a:	4639      	mov	r1, r7
 8009e4c:	4630      	mov	r0, r6
 8009e4e:	f7fd f979 	bl	8007144 <_malloc_r>
 8009e52:	b948      	cbnz	r0, 8009e68 <__smakebuf_r+0x46>
 8009e54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e58:	059a      	lsls	r2, r3, #22
 8009e5a:	d4ee      	bmi.n	8009e3a <__smakebuf_r+0x18>
 8009e5c:	f023 0303 	bic.w	r3, r3, #3
 8009e60:	f043 0302 	orr.w	r3, r3, #2
 8009e64:	81a3      	strh	r3, [r4, #12]
 8009e66:	e7e2      	b.n	8009e2e <__smakebuf_r+0xc>
 8009e68:	89a3      	ldrh	r3, [r4, #12]
 8009e6a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009e6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e72:	81a3      	strh	r3, [r4, #12]
 8009e74:	9b01      	ldr	r3, [sp, #4]
 8009e76:	6020      	str	r0, [r4, #0]
 8009e78:	b15b      	cbz	r3, 8009e92 <__smakebuf_r+0x70>
 8009e7a:	4630      	mov	r0, r6
 8009e7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e80:	f000 f81e 	bl	8009ec0 <_isatty_r>
 8009e84:	b128      	cbz	r0, 8009e92 <__smakebuf_r+0x70>
 8009e86:	89a3      	ldrh	r3, [r4, #12]
 8009e88:	f023 0303 	bic.w	r3, r3, #3
 8009e8c:	f043 0301 	orr.w	r3, r3, #1
 8009e90:	81a3      	strh	r3, [r4, #12]
 8009e92:	89a3      	ldrh	r3, [r4, #12]
 8009e94:	431d      	orrs	r5, r3
 8009e96:	81a5      	strh	r5, [r4, #12]
 8009e98:	e7cf      	b.n	8009e3a <__smakebuf_r+0x18>
	...

08009e9c <_fstat_r>:
 8009e9c:	b538      	push	{r3, r4, r5, lr}
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	4d06      	ldr	r5, [pc, #24]	@ (8009ebc <_fstat_r+0x20>)
 8009ea2:	4604      	mov	r4, r0
 8009ea4:	4608      	mov	r0, r1
 8009ea6:	4611      	mov	r1, r2
 8009ea8:	602b      	str	r3, [r5, #0]
 8009eaa:	f7f7 ff3f 	bl	8001d2c <_fstat>
 8009eae:	1c43      	adds	r3, r0, #1
 8009eb0:	d102      	bne.n	8009eb8 <_fstat_r+0x1c>
 8009eb2:	682b      	ldr	r3, [r5, #0]
 8009eb4:	b103      	cbz	r3, 8009eb8 <_fstat_r+0x1c>
 8009eb6:	6023      	str	r3, [r4, #0]
 8009eb8:	bd38      	pop	{r3, r4, r5, pc}
 8009eba:	bf00      	nop
 8009ebc:	20000670 	.word	0x20000670

08009ec0 <_isatty_r>:
 8009ec0:	b538      	push	{r3, r4, r5, lr}
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	4d05      	ldr	r5, [pc, #20]	@ (8009edc <_isatty_r+0x1c>)
 8009ec6:	4604      	mov	r4, r0
 8009ec8:	4608      	mov	r0, r1
 8009eca:	602b      	str	r3, [r5, #0]
 8009ecc:	f7f7 ff3d 	bl	8001d4a <_isatty>
 8009ed0:	1c43      	adds	r3, r0, #1
 8009ed2:	d102      	bne.n	8009eda <_isatty_r+0x1a>
 8009ed4:	682b      	ldr	r3, [r5, #0]
 8009ed6:	b103      	cbz	r3, 8009eda <_isatty_r+0x1a>
 8009ed8:	6023      	str	r3, [r4, #0]
 8009eda:	bd38      	pop	{r3, r4, r5, pc}
 8009edc:	20000670 	.word	0x20000670

08009ee0 <sinf>:
 8009ee0:	b507      	push	{r0, r1, r2, lr}
 8009ee2:	4a1b      	ldr	r2, [pc, #108]	@ (8009f50 <sinf+0x70>)
 8009ee4:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8009ee8:	4293      	cmp	r3, r2
 8009eea:	4601      	mov	r1, r0
 8009eec:	d806      	bhi.n	8009efc <sinf+0x1c>
 8009eee:	2200      	movs	r2, #0
 8009ef0:	2100      	movs	r1, #0
 8009ef2:	b003      	add	sp, #12
 8009ef4:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ef8:	f000 b8f2 	b.w	800a0e0 <__kernel_sinf>
 8009efc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009f00:	d304      	bcc.n	8009f0c <sinf+0x2c>
 8009f02:	f7f6 fe35 	bl	8000b70 <__aeabi_fsub>
 8009f06:	b003      	add	sp, #12
 8009f08:	f85d fb04 	ldr.w	pc, [sp], #4
 8009f0c:	4669      	mov	r1, sp
 8009f0e:	f000 f95d 	bl	800a1cc <__ieee754_rem_pio2f>
 8009f12:	f000 0003 	and.w	r0, r0, #3
 8009f16:	2801      	cmp	r0, #1
 8009f18:	d008      	beq.n	8009f2c <sinf+0x4c>
 8009f1a:	2802      	cmp	r0, #2
 8009f1c:	d00b      	beq.n	8009f36 <sinf+0x56>
 8009f1e:	b990      	cbnz	r0, 8009f46 <sinf+0x66>
 8009f20:	2201      	movs	r2, #1
 8009f22:	9901      	ldr	r1, [sp, #4]
 8009f24:	9800      	ldr	r0, [sp, #0]
 8009f26:	f000 f8db 	bl	800a0e0 <__kernel_sinf>
 8009f2a:	e7ec      	b.n	8009f06 <sinf+0x26>
 8009f2c:	9901      	ldr	r1, [sp, #4]
 8009f2e:	9800      	ldr	r0, [sp, #0]
 8009f30:	f000 f856 	bl	8009fe0 <__kernel_cosf>
 8009f34:	e7e7      	b.n	8009f06 <sinf+0x26>
 8009f36:	2201      	movs	r2, #1
 8009f38:	9901      	ldr	r1, [sp, #4]
 8009f3a:	9800      	ldr	r0, [sp, #0]
 8009f3c:	f000 f8d0 	bl	800a0e0 <__kernel_sinf>
 8009f40:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8009f44:	e7df      	b.n	8009f06 <sinf+0x26>
 8009f46:	9901      	ldr	r1, [sp, #4]
 8009f48:	9800      	ldr	r0, [sp, #0]
 8009f4a:	f000 f849 	bl	8009fe0 <__kernel_cosf>
 8009f4e:	e7f7      	b.n	8009f40 <sinf+0x60>
 8009f50:	3f490fd8 	.word	0x3f490fd8

08009f54 <round>:
 8009f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f56:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8009f5a:	f2a7 32ff 	subw	r2, r7, #1023	@ 0x3ff
 8009f5e:	2a13      	cmp	r2, #19
 8009f60:	4604      	mov	r4, r0
 8009f62:	460d      	mov	r5, r1
 8009f64:	460b      	mov	r3, r1
 8009f66:	dc1a      	bgt.n	8009f9e <round+0x4a>
 8009f68:	2a00      	cmp	r2, #0
 8009f6a:	da0b      	bge.n	8009f84 <round+0x30>
 8009f6c:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8009f70:	3201      	adds	r2, #1
 8009f72:	bf04      	itt	eq
 8009f74:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 8009f78:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	461d      	mov	r5, r3
 8009f80:	4614      	mov	r4, r2
 8009f82:	e016      	b.n	8009fb2 <round+0x5e>
 8009f84:	4815      	ldr	r0, [pc, #84]	@ (8009fdc <round+0x88>)
 8009f86:	4110      	asrs	r0, r2
 8009f88:	4001      	ands	r1, r0
 8009f8a:	4321      	orrs	r1, r4
 8009f8c:	d011      	beq.n	8009fb2 <round+0x5e>
 8009f8e:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8009f92:	fa41 f202 	asr.w	r2, r1, r2
 8009f96:	4413      	add	r3, r2
 8009f98:	ea23 0300 	bic.w	r3, r3, r0
 8009f9c:	e7ee      	b.n	8009f7c <round+0x28>
 8009f9e:	2a33      	cmp	r2, #51	@ 0x33
 8009fa0:	dd0a      	ble.n	8009fb8 <round+0x64>
 8009fa2:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8009fa6:	d104      	bne.n	8009fb2 <round+0x5e>
 8009fa8:	4602      	mov	r2, r0
 8009faa:	f7f6 f8df 	bl	800016c <__adddf3>
 8009fae:	4604      	mov	r4, r0
 8009fb0:	460d      	mov	r5, r1
 8009fb2:	4620      	mov	r0, r4
 8009fb4:	4629      	mov	r1, r5
 8009fb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8009fbc:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8009fc0:	40f8      	lsrs	r0, r7
 8009fc2:	4220      	tst	r0, r4
 8009fc4:	d0f5      	beq.n	8009fb2 <round+0x5e>
 8009fc6:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 8009fca:	2201      	movs	r2, #1
 8009fcc:	408a      	lsls	r2, r1
 8009fce:	1912      	adds	r2, r2, r4
 8009fd0:	bf28      	it	cs
 8009fd2:	3301      	addcs	r3, #1
 8009fd4:	ea22 0200 	bic.w	r2, r2, r0
 8009fd8:	e7d1      	b.n	8009f7e <round+0x2a>
 8009fda:	bf00      	nop
 8009fdc:	000fffff 	.word	0x000fffff

08009fe0 <__kernel_cosf>:
 8009fe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fe4:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8009fe8:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 8009fec:	4606      	mov	r6, r0
 8009fee:	4688      	mov	r8, r1
 8009ff0:	d203      	bcs.n	8009ffa <__kernel_cosf+0x1a>
 8009ff2:	f7f7 f88d 	bl	8001110 <__aeabi_f2iz>
 8009ff6:	2800      	cmp	r0, #0
 8009ff8:	d05c      	beq.n	800a0b4 <__kernel_cosf+0xd4>
 8009ffa:	4631      	mov	r1, r6
 8009ffc:	4630      	mov	r0, r6
 8009ffe:	f7f6 fec1 	bl	8000d84 <__aeabi_fmul>
 800a002:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800a006:	4604      	mov	r4, r0
 800a008:	f7f6 febc 	bl	8000d84 <__aeabi_fmul>
 800a00c:	492b      	ldr	r1, [pc, #172]	@ (800a0bc <__kernel_cosf+0xdc>)
 800a00e:	4607      	mov	r7, r0
 800a010:	4620      	mov	r0, r4
 800a012:	f7f6 feb7 	bl	8000d84 <__aeabi_fmul>
 800a016:	492a      	ldr	r1, [pc, #168]	@ (800a0c0 <__kernel_cosf+0xe0>)
 800a018:	f7f6 fdac 	bl	8000b74 <__addsf3>
 800a01c:	4621      	mov	r1, r4
 800a01e:	f7f6 feb1 	bl	8000d84 <__aeabi_fmul>
 800a022:	4928      	ldr	r1, [pc, #160]	@ (800a0c4 <__kernel_cosf+0xe4>)
 800a024:	f7f6 fda4 	bl	8000b70 <__aeabi_fsub>
 800a028:	4621      	mov	r1, r4
 800a02a:	f7f6 feab 	bl	8000d84 <__aeabi_fmul>
 800a02e:	4926      	ldr	r1, [pc, #152]	@ (800a0c8 <__kernel_cosf+0xe8>)
 800a030:	f7f6 fda0 	bl	8000b74 <__addsf3>
 800a034:	4621      	mov	r1, r4
 800a036:	f7f6 fea5 	bl	8000d84 <__aeabi_fmul>
 800a03a:	4924      	ldr	r1, [pc, #144]	@ (800a0cc <__kernel_cosf+0xec>)
 800a03c:	f7f6 fd98 	bl	8000b70 <__aeabi_fsub>
 800a040:	4621      	mov	r1, r4
 800a042:	f7f6 fe9f 	bl	8000d84 <__aeabi_fmul>
 800a046:	4922      	ldr	r1, [pc, #136]	@ (800a0d0 <__kernel_cosf+0xf0>)
 800a048:	f7f6 fd94 	bl	8000b74 <__addsf3>
 800a04c:	4621      	mov	r1, r4
 800a04e:	f7f6 fe99 	bl	8000d84 <__aeabi_fmul>
 800a052:	4621      	mov	r1, r4
 800a054:	f7f6 fe96 	bl	8000d84 <__aeabi_fmul>
 800a058:	4641      	mov	r1, r8
 800a05a:	4604      	mov	r4, r0
 800a05c:	4630      	mov	r0, r6
 800a05e:	f7f6 fe91 	bl	8000d84 <__aeabi_fmul>
 800a062:	4601      	mov	r1, r0
 800a064:	4620      	mov	r0, r4
 800a066:	f7f6 fd83 	bl	8000b70 <__aeabi_fsub>
 800a06a:	4b1a      	ldr	r3, [pc, #104]	@ (800a0d4 <__kernel_cosf+0xf4>)
 800a06c:	4604      	mov	r4, r0
 800a06e:	429d      	cmp	r5, r3
 800a070:	d80a      	bhi.n	800a088 <__kernel_cosf+0xa8>
 800a072:	4601      	mov	r1, r0
 800a074:	4638      	mov	r0, r7
 800a076:	f7f6 fd7b 	bl	8000b70 <__aeabi_fsub>
 800a07a:	4601      	mov	r1, r0
 800a07c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800a080:	f7f6 fd76 	bl	8000b70 <__aeabi_fsub>
 800a084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a088:	4b13      	ldr	r3, [pc, #76]	@ (800a0d8 <__kernel_cosf+0xf8>)
 800a08a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800a08e:	429d      	cmp	r5, r3
 800a090:	bf8c      	ite	hi
 800a092:	4d12      	ldrhi	r5, [pc, #72]	@ (800a0dc <__kernel_cosf+0xfc>)
 800a094:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 800a098:	4629      	mov	r1, r5
 800a09a:	f7f6 fd69 	bl	8000b70 <__aeabi_fsub>
 800a09e:	4629      	mov	r1, r5
 800a0a0:	4606      	mov	r6, r0
 800a0a2:	4638      	mov	r0, r7
 800a0a4:	f7f6 fd64 	bl	8000b70 <__aeabi_fsub>
 800a0a8:	4621      	mov	r1, r4
 800a0aa:	f7f6 fd61 	bl	8000b70 <__aeabi_fsub>
 800a0ae:	4601      	mov	r1, r0
 800a0b0:	4630      	mov	r0, r6
 800a0b2:	e7e5      	b.n	800a080 <__kernel_cosf+0xa0>
 800a0b4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800a0b8:	e7e4      	b.n	800a084 <__kernel_cosf+0xa4>
 800a0ba:	bf00      	nop
 800a0bc:	ad47d74e 	.word	0xad47d74e
 800a0c0:	310f74f6 	.word	0x310f74f6
 800a0c4:	3493f27c 	.word	0x3493f27c
 800a0c8:	37d00d01 	.word	0x37d00d01
 800a0cc:	3ab60b61 	.word	0x3ab60b61
 800a0d0:	3d2aaaab 	.word	0x3d2aaaab
 800a0d4:	3e999999 	.word	0x3e999999
 800a0d8:	3f480000 	.word	0x3f480000
 800a0dc:	3e900000 	.word	0x3e900000

0800a0e0 <__kernel_sinf>:
 800a0e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0e4:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800a0e8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800a0ec:	4604      	mov	r4, r0
 800a0ee:	460f      	mov	r7, r1
 800a0f0:	4691      	mov	r9, r2
 800a0f2:	d203      	bcs.n	800a0fc <__kernel_sinf+0x1c>
 800a0f4:	f7f7 f80c 	bl	8001110 <__aeabi_f2iz>
 800a0f8:	2800      	cmp	r0, #0
 800a0fa:	d035      	beq.n	800a168 <__kernel_sinf+0x88>
 800a0fc:	4621      	mov	r1, r4
 800a0fe:	4620      	mov	r0, r4
 800a100:	f7f6 fe40 	bl	8000d84 <__aeabi_fmul>
 800a104:	4605      	mov	r5, r0
 800a106:	4601      	mov	r1, r0
 800a108:	4620      	mov	r0, r4
 800a10a:	f7f6 fe3b 	bl	8000d84 <__aeabi_fmul>
 800a10e:	4929      	ldr	r1, [pc, #164]	@ (800a1b4 <__kernel_sinf+0xd4>)
 800a110:	4606      	mov	r6, r0
 800a112:	4628      	mov	r0, r5
 800a114:	f7f6 fe36 	bl	8000d84 <__aeabi_fmul>
 800a118:	4927      	ldr	r1, [pc, #156]	@ (800a1b8 <__kernel_sinf+0xd8>)
 800a11a:	f7f6 fd29 	bl	8000b70 <__aeabi_fsub>
 800a11e:	4629      	mov	r1, r5
 800a120:	f7f6 fe30 	bl	8000d84 <__aeabi_fmul>
 800a124:	4925      	ldr	r1, [pc, #148]	@ (800a1bc <__kernel_sinf+0xdc>)
 800a126:	f7f6 fd25 	bl	8000b74 <__addsf3>
 800a12a:	4629      	mov	r1, r5
 800a12c:	f7f6 fe2a 	bl	8000d84 <__aeabi_fmul>
 800a130:	4923      	ldr	r1, [pc, #140]	@ (800a1c0 <__kernel_sinf+0xe0>)
 800a132:	f7f6 fd1d 	bl	8000b70 <__aeabi_fsub>
 800a136:	4629      	mov	r1, r5
 800a138:	f7f6 fe24 	bl	8000d84 <__aeabi_fmul>
 800a13c:	4921      	ldr	r1, [pc, #132]	@ (800a1c4 <__kernel_sinf+0xe4>)
 800a13e:	f7f6 fd19 	bl	8000b74 <__addsf3>
 800a142:	4680      	mov	r8, r0
 800a144:	f1b9 0f00 	cmp.w	r9, #0
 800a148:	d111      	bne.n	800a16e <__kernel_sinf+0x8e>
 800a14a:	4601      	mov	r1, r0
 800a14c:	4628      	mov	r0, r5
 800a14e:	f7f6 fe19 	bl	8000d84 <__aeabi_fmul>
 800a152:	491d      	ldr	r1, [pc, #116]	@ (800a1c8 <__kernel_sinf+0xe8>)
 800a154:	f7f6 fd0c 	bl	8000b70 <__aeabi_fsub>
 800a158:	4631      	mov	r1, r6
 800a15a:	f7f6 fe13 	bl	8000d84 <__aeabi_fmul>
 800a15e:	4601      	mov	r1, r0
 800a160:	4620      	mov	r0, r4
 800a162:	f7f6 fd07 	bl	8000b74 <__addsf3>
 800a166:	4604      	mov	r4, r0
 800a168:	4620      	mov	r0, r4
 800a16a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a16e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800a172:	4638      	mov	r0, r7
 800a174:	f7f6 fe06 	bl	8000d84 <__aeabi_fmul>
 800a178:	4641      	mov	r1, r8
 800a17a:	4681      	mov	r9, r0
 800a17c:	4630      	mov	r0, r6
 800a17e:	f7f6 fe01 	bl	8000d84 <__aeabi_fmul>
 800a182:	4601      	mov	r1, r0
 800a184:	4648      	mov	r0, r9
 800a186:	f7f6 fcf3 	bl	8000b70 <__aeabi_fsub>
 800a18a:	4629      	mov	r1, r5
 800a18c:	f7f6 fdfa 	bl	8000d84 <__aeabi_fmul>
 800a190:	4639      	mov	r1, r7
 800a192:	f7f6 fced 	bl	8000b70 <__aeabi_fsub>
 800a196:	490c      	ldr	r1, [pc, #48]	@ (800a1c8 <__kernel_sinf+0xe8>)
 800a198:	4605      	mov	r5, r0
 800a19a:	4630      	mov	r0, r6
 800a19c:	f7f6 fdf2 	bl	8000d84 <__aeabi_fmul>
 800a1a0:	4601      	mov	r1, r0
 800a1a2:	4628      	mov	r0, r5
 800a1a4:	f7f6 fce6 	bl	8000b74 <__addsf3>
 800a1a8:	4601      	mov	r1, r0
 800a1aa:	4620      	mov	r0, r4
 800a1ac:	f7f6 fce0 	bl	8000b70 <__aeabi_fsub>
 800a1b0:	e7d9      	b.n	800a166 <__kernel_sinf+0x86>
 800a1b2:	bf00      	nop
 800a1b4:	2f2ec9d3 	.word	0x2f2ec9d3
 800a1b8:	32d72f34 	.word	0x32d72f34
 800a1bc:	3638ef1b 	.word	0x3638ef1b
 800a1c0:	39500d01 	.word	0x39500d01
 800a1c4:	3c088889 	.word	0x3c088889
 800a1c8:	3e2aaaab 	.word	0x3e2aaaab

0800a1cc <__ieee754_rem_pio2f>:
 800a1cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1d0:	4aa4      	ldr	r2, [pc, #656]	@ (800a464 <__ieee754_rem_pio2f+0x298>)
 800a1d2:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 800a1d6:	4590      	cmp	r8, r2
 800a1d8:	460c      	mov	r4, r1
 800a1da:	4682      	mov	sl, r0
 800a1dc:	b087      	sub	sp, #28
 800a1de:	d804      	bhi.n	800a1ea <__ieee754_rem_pio2f+0x1e>
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	6008      	str	r0, [r1, #0]
 800a1e4:	604b      	str	r3, [r1, #4]
 800a1e6:	2500      	movs	r5, #0
 800a1e8:	e01d      	b.n	800a226 <__ieee754_rem_pio2f+0x5a>
 800a1ea:	4a9f      	ldr	r2, [pc, #636]	@ (800a468 <__ieee754_rem_pio2f+0x29c>)
 800a1ec:	4590      	cmp	r8, r2
 800a1ee:	d84f      	bhi.n	800a290 <__ieee754_rem_pio2f+0xc4>
 800a1f0:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 800a1f4:	2800      	cmp	r0, #0
 800a1f6:	499d      	ldr	r1, [pc, #628]	@ (800a46c <__ieee754_rem_pio2f+0x2a0>)
 800a1f8:	4f9d      	ldr	r7, [pc, #628]	@ (800a470 <__ieee754_rem_pio2f+0x2a4>)
 800a1fa:	f025 050f 	bic.w	r5, r5, #15
 800a1fe:	dd24      	ble.n	800a24a <__ieee754_rem_pio2f+0x7e>
 800a200:	f7f6 fcb6 	bl	8000b70 <__aeabi_fsub>
 800a204:	42bd      	cmp	r5, r7
 800a206:	4606      	mov	r6, r0
 800a208:	d011      	beq.n	800a22e <__ieee754_rem_pio2f+0x62>
 800a20a:	499a      	ldr	r1, [pc, #616]	@ (800a474 <__ieee754_rem_pio2f+0x2a8>)
 800a20c:	f7f6 fcb0 	bl	8000b70 <__aeabi_fsub>
 800a210:	4601      	mov	r1, r0
 800a212:	4605      	mov	r5, r0
 800a214:	4630      	mov	r0, r6
 800a216:	f7f6 fcab 	bl	8000b70 <__aeabi_fsub>
 800a21a:	4996      	ldr	r1, [pc, #600]	@ (800a474 <__ieee754_rem_pio2f+0x2a8>)
 800a21c:	f7f6 fca8 	bl	8000b70 <__aeabi_fsub>
 800a220:	6025      	str	r5, [r4, #0]
 800a222:	2501      	movs	r5, #1
 800a224:	6060      	str	r0, [r4, #4]
 800a226:	4628      	mov	r0, r5
 800a228:	b007      	add	sp, #28
 800a22a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a22e:	4992      	ldr	r1, [pc, #584]	@ (800a478 <__ieee754_rem_pio2f+0x2ac>)
 800a230:	f7f6 fc9e 	bl	8000b70 <__aeabi_fsub>
 800a234:	4991      	ldr	r1, [pc, #580]	@ (800a47c <__ieee754_rem_pio2f+0x2b0>)
 800a236:	4606      	mov	r6, r0
 800a238:	f7f6 fc9a 	bl	8000b70 <__aeabi_fsub>
 800a23c:	4601      	mov	r1, r0
 800a23e:	4605      	mov	r5, r0
 800a240:	4630      	mov	r0, r6
 800a242:	f7f6 fc95 	bl	8000b70 <__aeabi_fsub>
 800a246:	498d      	ldr	r1, [pc, #564]	@ (800a47c <__ieee754_rem_pio2f+0x2b0>)
 800a248:	e7e8      	b.n	800a21c <__ieee754_rem_pio2f+0x50>
 800a24a:	f7f6 fc93 	bl	8000b74 <__addsf3>
 800a24e:	42bd      	cmp	r5, r7
 800a250:	4606      	mov	r6, r0
 800a252:	d00f      	beq.n	800a274 <__ieee754_rem_pio2f+0xa8>
 800a254:	4987      	ldr	r1, [pc, #540]	@ (800a474 <__ieee754_rem_pio2f+0x2a8>)
 800a256:	f7f6 fc8d 	bl	8000b74 <__addsf3>
 800a25a:	4601      	mov	r1, r0
 800a25c:	4605      	mov	r5, r0
 800a25e:	4630      	mov	r0, r6
 800a260:	f7f6 fc86 	bl	8000b70 <__aeabi_fsub>
 800a264:	4983      	ldr	r1, [pc, #524]	@ (800a474 <__ieee754_rem_pio2f+0x2a8>)
 800a266:	f7f6 fc85 	bl	8000b74 <__addsf3>
 800a26a:	6025      	str	r5, [r4, #0]
 800a26c:	6060      	str	r0, [r4, #4]
 800a26e:	f04f 35ff 	mov.w	r5, #4294967295
 800a272:	e7d8      	b.n	800a226 <__ieee754_rem_pio2f+0x5a>
 800a274:	4980      	ldr	r1, [pc, #512]	@ (800a478 <__ieee754_rem_pio2f+0x2ac>)
 800a276:	f7f6 fc7d 	bl	8000b74 <__addsf3>
 800a27a:	4980      	ldr	r1, [pc, #512]	@ (800a47c <__ieee754_rem_pio2f+0x2b0>)
 800a27c:	4606      	mov	r6, r0
 800a27e:	f7f6 fc79 	bl	8000b74 <__addsf3>
 800a282:	4601      	mov	r1, r0
 800a284:	4605      	mov	r5, r0
 800a286:	4630      	mov	r0, r6
 800a288:	f7f6 fc72 	bl	8000b70 <__aeabi_fsub>
 800a28c:	497b      	ldr	r1, [pc, #492]	@ (800a47c <__ieee754_rem_pio2f+0x2b0>)
 800a28e:	e7ea      	b.n	800a266 <__ieee754_rem_pio2f+0x9a>
 800a290:	4a7b      	ldr	r2, [pc, #492]	@ (800a480 <__ieee754_rem_pio2f+0x2b4>)
 800a292:	4590      	cmp	r8, r2
 800a294:	f200 8095 	bhi.w	800a3c2 <__ieee754_rem_pio2f+0x1f6>
 800a298:	f000 f8fe 	bl	800a498 <fabsf>
 800a29c:	4979      	ldr	r1, [pc, #484]	@ (800a484 <__ieee754_rem_pio2f+0x2b8>)
 800a29e:	4606      	mov	r6, r0
 800a2a0:	f7f6 fd70 	bl	8000d84 <__aeabi_fmul>
 800a2a4:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800a2a8:	f7f6 fc64 	bl	8000b74 <__addsf3>
 800a2ac:	f7f6 ff30 	bl	8001110 <__aeabi_f2iz>
 800a2b0:	4605      	mov	r5, r0
 800a2b2:	f7f6 fd13 	bl	8000cdc <__aeabi_i2f>
 800a2b6:	496d      	ldr	r1, [pc, #436]	@ (800a46c <__ieee754_rem_pio2f+0x2a0>)
 800a2b8:	4681      	mov	r9, r0
 800a2ba:	f7f6 fd63 	bl	8000d84 <__aeabi_fmul>
 800a2be:	4601      	mov	r1, r0
 800a2c0:	4630      	mov	r0, r6
 800a2c2:	f7f6 fc55 	bl	8000b70 <__aeabi_fsub>
 800a2c6:	496b      	ldr	r1, [pc, #428]	@ (800a474 <__ieee754_rem_pio2f+0x2a8>)
 800a2c8:	4607      	mov	r7, r0
 800a2ca:	4648      	mov	r0, r9
 800a2cc:	f7f6 fd5a 	bl	8000d84 <__aeabi_fmul>
 800a2d0:	2d1f      	cmp	r5, #31
 800a2d2:	4606      	mov	r6, r0
 800a2d4:	dc0e      	bgt.n	800a2f4 <__ieee754_rem_pio2f+0x128>
 800a2d6:	4a6c      	ldr	r2, [pc, #432]	@ (800a488 <__ieee754_rem_pio2f+0x2bc>)
 800a2d8:	1e69      	subs	r1, r5, #1
 800a2da:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800a2de:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 800a2e2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a2e6:	4293      	cmp	r3, r2
 800a2e8:	d004      	beq.n	800a2f4 <__ieee754_rem_pio2f+0x128>
 800a2ea:	4631      	mov	r1, r6
 800a2ec:	4638      	mov	r0, r7
 800a2ee:	f7f6 fc3f 	bl	8000b70 <__aeabi_fsub>
 800a2f2:	e00b      	b.n	800a30c <__ieee754_rem_pio2f+0x140>
 800a2f4:	4631      	mov	r1, r6
 800a2f6:	4638      	mov	r0, r7
 800a2f8:	f7f6 fc3a 	bl	8000b70 <__aeabi_fsub>
 800a2fc:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800a300:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 800a304:	2b08      	cmp	r3, #8
 800a306:	ea4f 5be8 	mov.w	fp, r8, asr #23
 800a30a:	dc01      	bgt.n	800a310 <__ieee754_rem_pio2f+0x144>
 800a30c:	6020      	str	r0, [r4, #0]
 800a30e:	e026      	b.n	800a35e <__ieee754_rem_pio2f+0x192>
 800a310:	4959      	ldr	r1, [pc, #356]	@ (800a478 <__ieee754_rem_pio2f+0x2ac>)
 800a312:	4648      	mov	r0, r9
 800a314:	f7f6 fd36 	bl	8000d84 <__aeabi_fmul>
 800a318:	4606      	mov	r6, r0
 800a31a:	4601      	mov	r1, r0
 800a31c:	4638      	mov	r0, r7
 800a31e:	f7f6 fc27 	bl	8000b70 <__aeabi_fsub>
 800a322:	4601      	mov	r1, r0
 800a324:	4680      	mov	r8, r0
 800a326:	4638      	mov	r0, r7
 800a328:	f7f6 fc22 	bl	8000b70 <__aeabi_fsub>
 800a32c:	4631      	mov	r1, r6
 800a32e:	f7f6 fc1f 	bl	8000b70 <__aeabi_fsub>
 800a332:	4606      	mov	r6, r0
 800a334:	4951      	ldr	r1, [pc, #324]	@ (800a47c <__ieee754_rem_pio2f+0x2b0>)
 800a336:	4648      	mov	r0, r9
 800a338:	f7f6 fd24 	bl	8000d84 <__aeabi_fmul>
 800a33c:	4631      	mov	r1, r6
 800a33e:	f7f6 fc17 	bl	8000b70 <__aeabi_fsub>
 800a342:	4601      	mov	r1, r0
 800a344:	4606      	mov	r6, r0
 800a346:	4640      	mov	r0, r8
 800a348:	f7f6 fc12 	bl	8000b70 <__aeabi_fsub>
 800a34c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800a350:	ebab 0b03 	sub.w	fp, fp, r3
 800a354:	f1bb 0f19 	cmp.w	fp, #25
 800a358:	dc18      	bgt.n	800a38c <__ieee754_rem_pio2f+0x1c0>
 800a35a:	4647      	mov	r7, r8
 800a35c:	6020      	str	r0, [r4, #0]
 800a35e:	f8d4 8000 	ldr.w	r8, [r4]
 800a362:	4638      	mov	r0, r7
 800a364:	4641      	mov	r1, r8
 800a366:	f7f6 fc03 	bl	8000b70 <__aeabi_fsub>
 800a36a:	4631      	mov	r1, r6
 800a36c:	f7f6 fc00 	bl	8000b70 <__aeabi_fsub>
 800a370:	f1ba 0f00 	cmp.w	sl, #0
 800a374:	6060      	str	r0, [r4, #4]
 800a376:	f6bf af56 	bge.w	800a226 <__ieee754_rem_pio2f+0x5a>
 800a37a:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 800a37e:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800a382:	f8c4 8000 	str.w	r8, [r4]
 800a386:	6060      	str	r0, [r4, #4]
 800a388:	426d      	negs	r5, r5
 800a38a:	e74c      	b.n	800a226 <__ieee754_rem_pio2f+0x5a>
 800a38c:	493f      	ldr	r1, [pc, #252]	@ (800a48c <__ieee754_rem_pio2f+0x2c0>)
 800a38e:	4648      	mov	r0, r9
 800a390:	f7f6 fcf8 	bl	8000d84 <__aeabi_fmul>
 800a394:	4606      	mov	r6, r0
 800a396:	4601      	mov	r1, r0
 800a398:	4640      	mov	r0, r8
 800a39a:	f7f6 fbe9 	bl	8000b70 <__aeabi_fsub>
 800a39e:	4601      	mov	r1, r0
 800a3a0:	4607      	mov	r7, r0
 800a3a2:	4640      	mov	r0, r8
 800a3a4:	f7f6 fbe4 	bl	8000b70 <__aeabi_fsub>
 800a3a8:	4631      	mov	r1, r6
 800a3aa:	f7f6 fbe1 	bl	8000b70 <__aeabi_fsub>
 800a3ae:	4606      	mov	r6, r0
 800a3b0:	4937      	ldr	r1, [pc, #220]	@ (800a490 <__ieee754_rem_pio2f+0x2c4>)
 800a3b2:	4648      	mov	r0, r9
 800a3b4:	f7f6 fce6 	bl	8000d84 <__aeabi_fmul>
 800a3b8:	4631      	mov	r1, r6
 800a3ba:	f7f6 fbd9 	bl	8000b70 <__aeabi_fsub>
 800a3be:	4606      	mov	r6, r0
 800a3c0:	e793      	b.n	800a2ea <__ieee754_rem_pio2f+0x11e>
 800a3c2:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800a3c6:	d305      	bcc.n	800a3d4 <__ieee754_rem_pio2f+0x208>
 800a3c8:	4601      	mov	r1, r0
 800a3ca:	f7f6 fbd1 	bl	8000b70 <__aeabi_fsub>
 800a3ce:	6060      	str	r0, [r4, #4]
 800a3d0:	6020      	str	r0, [r4, #0]
 800a3d2:	e708      	b.n	800a1e6 <__ieee754_rem_pio2f+0x1a>
 800a3d4:	ea4f 56e8 	mov.w	r6, r8, asr #23
 800a3d8:	3e86      	subs	r6, #134	@ 0x86
 800a3da:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 800a3de:	4640      	mov	r0, r8
 800a3e0:	f7f6 fe96 	bl	8001110 <__aeabi_f2iz>
 800a3e4:	f7f6 fc7a 	bl	8000cdc <__aeabi_i2f>
 800a3e8:	4601      	mov	r1, r0
 800a3ea:	9003      	str	r0, [sp, #12]
 800a3ec:	4640      	mov	r0, r8
 800a3ee:	f7f6 fbbf 	bl	8000b70 <__aeabi_fsub>
 800a3f2:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800a3f6:	f7f6 fcc5 	bl	8000d84 <__aeabi_fmul>
 800a3fa:	4607      	mov	r7, r0
 800a3fc:	f7f6 fe88 	bl	8001110 <__aeabi_f2iz>
 800a400:	f7f6 fc6c 	bl	8000cdc <__aeabi_i2f>
 800a404:	4601      	mov	r1, r0
 800a406:	9004      	str	r0, [sp, #16]
 800a408:	4605      	mov	r5, r0
 800a40a:	4638      	mov	r0, r7
 800a40c:	f7f6 fbb0 	bl	8000b70 <__aeabi_fsub>
 800a410:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800a414:	f7f6 fcb6 	bl	8000d84 <__aeabi_fmul>
 800a418:	2100      	movs	r1, #0
 800a41a:	9005      	str	r0, [sp, #20]
 800a41c:	f7f6 fe46 	bl	80010ac <__aeabi_fcmpeq>
 800a420:	b1f0      	cbz	r0, 800a460 <__ieee754_rem_pio2f+0x294>
 800a422:	2100      	movs	r1, #0
 800a424:	4628      	mov	r0, r5
 800a426:	f7f6 fe41 	bl	80010ac <__aeabi_fcmpeq>
 800a42a:	2800      	cmp	r0, #0
 800a42c:	bf14      	ite	ne
 800a42e:	2301      	movne	r3, #1
 800a430:	2302      	moveq	r3, #2
 800a432:	4a18      	ldr	r2, [pc, #96]	@ (800a494 <__ieee754_rem_pio2f+0x2c8>)
 800a434:	4621      	mov	r1, r4
 800a436:	9201      	str	r2, [sp, #4]
 800a438:	2202      	movs	r2, #2
 800a43a:	a803      	add	r0, sp, #12
 800a43c:	9200      	str	r2, [sp, #0]
 800a43e:	4632      	mov	r2, r6
 800a440:	f000 f82e 	bl	800a4a0 <__kernel_rem_pio2f>
 800a444:	f1ba 0f00 	cmp.w	sl, #0
 800a448:	4605      	mov	r5, r0
 800a44a:	f6bf aeec 	bge.w	800a226 <__ieee754_rem_pio2f+0x5a>
 800a44e:	6823      	ldr	r3, [r4, #0]
 800a450:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a454:	6023      	str	r3, [r4, #0]
 800a456:	6863      	ldr	r3, [r4, #4]
 800a458:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a45c:	6063      	str	r3, [r4, #4]
 800a45e:	e793      	b.n	800a388 <__ieee754_rem_pio2f+0x1bc>
 800a460:	2303      	movs	r3, #3
 800a462:	e7e6      	b.n	800a432 <__ieee754_rem_pio2f+0x266>
 800a464:	3f490fd8 	.word	0x3f490fd8
 800a468:	4016cbe3 	.word	0x4016cbe3
 800a46c:	3fc90f80 	.word	0x3fc90f80
 800a470:	3fc90fd0 	.word	0x3fc90fd0
 800a474:	37354443 	.word	0x37354443
 800a478:	37354400 	.word	0x37354400
 800a47c:	2e85a308 	.word	0x2e85a308
 800a480:	43490f80 	.word	0x43490f80
 800a484:	3f22f984 	.word	0x3f22f984
 800a488:	0800af48 	.word	0x0800af48
 800a48c:	2e85a300 	.word	0x2e85a300
 800a490:	248d3132 	.word	0x248d3132
 800a494:	0800afc8 	.word	0x0800afc8

0800a498 <fabsf>:
 800a498:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800a49c:	4770      	bx	lr
	...

0800a4a0 <__kernel_rem_pio2f>:
 800a4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4a4:	b0db      	sub	sp, #364	@ 0x16c
 800a4a6:	9202      	str	r2, [sp, #8]
 800a4a8:	9304      	str	r3, [sp, #16]
 800a4aa:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 800a4ac:	4bad      	ldr	r3, [pc, #692]	@ (800a764 <__kernel_rem_pio2f+0x2c4>)
 800a4ae:	9005      	str	r0, [sp, #20]
 800a4b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4b4:	9100      	str	r1, [sp, #0]
 800a4b6:	9301      	str	r3, [sp, #4]
 800a4b8:	9b04      	ldr	r3, [sp, #16]
 800a4ba:	3b01      	subs	r3, #1
 800a4bc:	9303      	str	r3, [sp, #12]
 800a4be:	9b02      	ldr	r3, [sp, #8]
 800a4c0:	1d1a      	adds	r2, r3, #4
 800a4c2:	f2c0 8099 	blt.w	800a5f8 <__kernel_rem_pio2f+0x158>
 800a4c6:	1edc      	subs	r4, r3, #3
 800a4c8:	bf48      	it	mi
 800a4ca:	1d1c      	addmi	r4, r3, #4
 800a4cc:	10e4      	asrs	r4, r4, #3
 800a4ce:	2500      	movs	r5, #0
 800a4d0:	f04f 0b00 	mov.w	fp, #0
 800a4d4:	1c67      	adds	r7, r4, #1
 800a4d6:	00fb      	lsls	r3, r7, #3
 800a4d8:	9306      	str	r3, [sp, #24]
 800a4da:	9b02      	ldr	r3, [sp, #8]
 800a4dc:	9a03      	ldr	r2, [sp, #12]
 800a4de:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800a4e2:	9b01      	ldr	r3, [sp, #4]
 800a4e4:	eba4 0802 	sub.w	r8, r4, r2
 800a4e8:	eb03 0902 	add.w	r9, r3, r2
 800a4ec:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800a4ee:	ae1e      	add	r6, sp, #120	@ 0x78
 800a4f0:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 800a4f4:	454d      	cmp	r5, r9
 800a4f6:	f340 8081 	ble.w	800a5fc <__kernel_rem_pio2f+0x15c>
 800a4fa:	9a04      	ldr	r2, [sp, #16]
 800a4fc:	ab1e      	add	r3, sp, #120	@ 0x78
 800a4fe:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 800a502:	f04f 0900 	mov.w	r9, #0
 800a506:	2300      	movs	r3, #0
 800a508:	f50d 7b8c 	add.w	fp, sp, #280	@ 0x118
 800a50c:	9a01      	ldr	r2, [sp, #4]
 800a50e:	4591      	cmp	r9, r2
 800a510:	f340 809c 	ble.w	800a64c <__kernel_rem_pio2f+0x1ac>
 800a514:	4613      	mov	r3, r2
 800a516:	aa0a      	add	r2, sp, #40	@ 0x28
 800a518:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a51c:	9308      	str	r3, [sp, #32]
 800a51e:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800a520:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a524:	9c01      	ldr	r4, [sp, #4]
 800a526:	9307      	str	r3, [sp, #28]
 800a528:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 800a52c:	4646      	mov	r6, r8
 800a52e:	4625      	mov	r5, r4
 800a530:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 800a534:	ab5a      	add	r3, sp, #360	@ 0x168
 800a536:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a53a:	f853 bc50 	ldr.w	fp, [r3, #-80]
 800a53e:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 800a542:	2d00      	cmp	r5, #0
 800a544:	f300 8087 	bgt.w	800a656 <__kernel_rem_pio2f+0x1b6>
 800a548:	4639      	mov	r1, r7
 800a54a:	4658      	mov	r0, fp
 800a54c:	f000 fa48 	bl	800a9e0 <scalbnf>
 800a550:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 800a554:	4605      	mov	r5, r0
 800a556:	f7f6 fc15 	bl	8000d84 <__aeabi_fmul>
 800a55a:	f000 fa8d 	bl	800aa78 <floorf>
 800a55e:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 800a562:	f7f6 fc0f 	bl	8000d84 <__aeabi_fmul>
 800a566:	4601      	mov	r1, r0
 800a568:	4628      	mov	r0, r5
 800a56a:	f7f6 fb01 	bl	8000b70 <__aeabi_fsub>
 800a56e:	4605      	mov	r5, r0
 800a570:	f7f6 fdce 	bl	8001110 <__aeabi_f2iz>
 800a574:	4606      	mov	r6, r0
 800a576:	f7f6 fbb1 	bl	8000cdc <__aeabi_i2f>
 800a57a:	4601      	mov	r1, r0
 800a57c:	4628      	mov	r0, r5
 800a57e:	f7f6 faf7 	bl	8000b70 <__aeabi_fsub>
 800a582:	2f00      	cmp	r7, #0
 800a584:	4681      	mov	r9, r0
 800a586:	f340 8083 	ble.w	800a690 <__kernel_rem_pio2f+0x1f0>
 800a58a:	1e62      	subs	r2, r4, #1
 800a58c:	ab0a      	add	r3, sp, #40	@ 0x28
 800a58e:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 800a592:	f1c7 0108 	rsb	r1, r7, #8
 800a596:	fa45 f301 	asr.w	r3, r5, r1
 800a59a:	441e      	add	r6, r3
 800a59c:	408b      	lsls	r3, r1
 800a59e:	1aed      	subs	r5, r5, r3
 800a5a0:	ab0a      	add	r3, sp, #40	@ 0x28
 800a5a2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a5a6:	f1c7 0307 	rsb	r3, r7, #7
 800a5aa:	411d      	asrs	r5, r3
 800a5ac:	2d00      	cmp	r5, #0
 800a5ae:	dd7c      	ble.n	800a6aa <__kernel_rem_pio2f+0x20a>
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	4692      	mov	sl, r2
 800a5b4:	3601      	adds	r6, #1
 800a5b6:	4294      	cmp	r4, r2
 800a5b8:	f300 80ac 	bgt.w	800a714 <__kernel_rem_pio2f+0x274>
 800a5bc:	2f00      	cmp	r7, #0
 800a5be:	dd05      	ble.n	800a5cc <__kernel_rem_pio2f+0x12c>
 800a5c0:	2f01      	cmp	r7, #1
 800a5c2:	f000 80b8 	beq.w	800a736 <__kernel_rem_pio2f+0x296>
 800a5c6:	2f02      	cmp	r7, #2
 800a5c8:	f000 80bf 	beq.w	800a74a <__kernel_rem_pio2f+0x2aa>
 800a5cc:	2d02      	cmp	r5, #2
 800a5ce:	d16c      	bne.n	800a6aa <__kernel_rem_pio2f+0x20a>
 800a5d0:	4649      	mov	r1, r9
 800a5d2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800a5d6:	f7f6 facb 	bl	8000b70 <__aeabi_fsub>
 800a5da:	4681      	mov	r9, r0
 800a5dc:	f1ba 0f00 	cmp.w	sl, #0
 800a5e0:	d063      	beq.n	800a6aa <__kernel_rem_pio2f+0x20a>
 800a5e2:	4639      	mov	r1, r7
 800a5e4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800a5e8:	f000 f9fa 	bl	800a9e0 <scalbnf>
 800a5ec:	4601      	mov	r1, r0
 800a5ee:	4648      	mov	r0, r9
 800a5f0:	f7f6 fabe 	bl	8000b70 <__aeabi_fsub>
 800a5f4:	4681      	mov	r9, r0
 800a5f6:	e058      	b.n	800a6aa <__kernel_rem_pio2f+0x20a>
 800a5f8:	2400      	movs	r4, #0
 800a5fa:	e768      	b.n	800a4ce <__kernel_rem_pio2f+0x2e>
 800a5fc:	eb18 0f05 	cmn.w	r8, r5
 800a600:	d407      	bmi.n	800a612 <__kernel_rem_pio2f+0x172>
 800a602:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 800a606:	f7f6 fb69 	bl	8000cdc <__aeabi_i2f>
 800a60a:	f846 0b04 	str.w	r0, [r6], #4
 800a60e:	3501      	adds	r5, #1
 800a610:	e770      	b.n	800a4f4 <__kernel_rem_pio2f+0x54>
 800a612:	4658      	mov	r0, fp
 800a614:	e7f9      	b.n	800a60a <__kernel_rem_pio2f+0x16a>
 800a616:	9307      	str	r3, [sp, #28]
 800a618:	9b05      	ldr	r3, [sp, #20]
 800a61a:	f8da 1000 	ldr.w	r1, [sl]
 800a61e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a622:	f7f6 fbaf 	bl	8000d84 <__aeabi_fmul>
 800a626:	4601      	mov	r1, r0
 800a628:	4630      	mov	r0, r6
 800a62a:	f7f6 faa3 	bl	8000b74 <__addsf3>
 800a62e:	4606      	mov	r6, r0
 800a630:	9b07      	ldr	r3, [sp, #28]
 800a632:	f108 0801 	add.w	r8, r8, #1
 800a636:	9a03      	ldr	r2, [sp, #12]
 800a638:	f1aa 0a04 	sub.w	sl, sl, #4
 800a63c:	4590      	cmp	r8, r2
 800a63e:	ddea      	ble.n	800a616 <__kernel_rem_pio2f+0x176>
 800a640:	f84b 6b04 	str.w	r6, [fp], #4
 800a644:	f109 0901 	add.w	r9, r9, #1
 800a648:	3504      	adds	r5, #4
 800a64a:	e75f      	b.n	800a50c <__kernel_rem_pio2f+0x6c>
 800a64c:	46aa      	mov	sl, r5
 800a64e:	461e      	mov	r6, r3
 800a650:	f04f 0800 	mov.w	r8, #0
 800a654:	e7ef      	b.n	800a636 <__kernel_rem_pio2f+0x196>
 800a656:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 800a65a:	4658      	mov	r0, fp
 800a65c:	f7f6 fb92 	bl	8000d84 <__aeabi_fmul>
 800a660:	f7f6 fd56 	bl	8001110 <__aeabi_f2iz>
 800a664:	f7f6 fb3a 	bl	8000cdc <__aeabi_i2f>
 800a668:	4649      	mov	r1, r9
 800a66a:	9009      	str	r0, [sp, #36]	@ 0x24
 800a66c:	f7f6 fb8a 	bl	8000d84 <__aeabi_fmul>
 800a670:	4601      	mov	r1, r0
 800a672:	4658      	mov	r0, fp
 800a674:	f7f6 fa7c 	bl	8000b70 <__aeabi_fsub>
 800a678:	f7f6 fd4a 	bl	8001110 <__aeabi_f2iz>
 800a67c:	3d01      	subs	r5, #1
 800a67e:	f846 0b04 	str.w	r0, [r6], #4
 800a682:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 800a686:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a688:	f7f6 fa74 	bl	8000b74 <__addsf3>
 800a68c:	4683      	mov	fp, r0
 800a68e:	e758      	b.n	800a542 <__kernel_rem_pio2f+0xa2>
 800a690:	d105      	bne.n	800a69e <__kernel_rem_pio2f+0x1fe>
 800a692:	1e63      	subs	r3, r4, #1
 800a694:	aa0a      	add	r2, sp, #40	@ 0x28
 800a696:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 800a69a:	11ed      	asrs	r5, r5, #7
 800a69c:	e786      	b.n	800a5ac <__kernel_rem_pio2f+0x10c>
 800a69e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800a6a2:	f7f6 fd21 	bl	80010e8 <__aeabi_fcmpge>
 800a6a6:	4605      	mov	r5, r0
 800a6a8:	bb90      	cbnz	r0, 800a710 <__kernel_rem_pio2f+0x270>
 800a6aa:	2100      	movs	r1, #0
 800a6ac:	4648      	mov	r0, r9
 800a6ae:	f7f6 fcfd 	bl	80010ac <__aeabi_fcmpeq>
 800a6b2:	2800      	cmp	r0, #0
 800a6b4:	f000 8090 	beq.w	800a7d8 <__kernel_rem_pio2f+0x338>
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	1e63      	subs	r3, r4, #1
 800a6bc:	9901      	ldr	r1, [sp, #4]
 800a6be:	428b      	cmp	r3, r1
 800a6c0:	da4a      	bge.n	800a758 <__kernel_rem_pio2f+0x2b8>
 800a6c2:	2a00      	cmp	r2, #0
 800a6c4:	d076      	beq.n	800a7b4 <__kernel_rem_pio2f+0x314>
 800a6c6:	3c01      	subs	r4, #1
 800a6c8:	ab0a      	add	r3, sp, #40	@ 0x28
 800a6ca:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a6ce:	3f08      	subs	r7, #8
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d0f8      	beq.n	800a6c6 <__kernel_rem_pio2f+0x226>
 800a6d4:	4639      	mov	r1, r7
 800a6d6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800a6da:	f000 f981 	bl	800a9e0 <scalbnf>
 800a6de:	46a2      	mov	sl, r4
 800a6e0:	4607      	mov	r7, r0
 800a6e2:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 800a6e6:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 800a6ea:	f1ba 0f00 	cmp.w	sl, #0
 800a6ee:	f280 80a1 	bge.w	800a834 <__kernel_rem_pio2f+0x394>
 800a6f2:	4627      	mov	r7, r4
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	2f00      	cmp	r7, #0
 800a6f8:	f2c0 80cb 	blt.w	800a892 <__kernel_rem_pio2f+0x3f2>
 800a6fc:	a946      	add	r1, sp, #280	@ 0x118
 800a6fe:	4690      	mov	r8, r2
 800a700:	f04f 0a00 	mov.w	sl, #0
 800a704:	4b18      	ldr	r3, [pc, #96]	@ (800a768 <__kernel_rem_pio2f+0x2c8>)
 800a706:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 800a70a:	eba4 0907 	sub.w	r9, r4, r7
 800a70e:	e0b4      	b.n	800a87a <__kernel_rem_pio2f+0x3da>
 800a710:	2502      	movs	r5, #2
 800a712:	e74d      	b.n	800a5b0 <__kernel_rem_pio2f+0x110>
 800a714:	f858 3b04 	ldr.w	r3, [r8], #4
 800a718:	f1ba 0f00 	cmp.w	sl, #0
 800a71c:	d108      	bne.n	800a730 <__kernel_rem_pio2f+0x290>
 800a71e:	b123      	cbz	r3, 800a72a <__kernel_rem_pio2f+0x28a>
 800a720:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800a724:	f848 3c04 	str.w	r3, [r8, #-4]
 800a728:	2301      	movs	r3, #1
 800a72a:	469a      	mov	sl, r3
 800a72c:	3201      	adds	r2, #1
 800a72e:	e742      	b.n	800a5b6 <__kernel_rem_pio2f+0x116>
 800a730:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800a734:	e7f6      	b.n	800a724 <__kernel_rem_pio2f+0x284>
 800a736:	1e62      	subs	r2, r4, #1
 800a738:	ab0a      	add	r3, sp, #40	@ 0x28
 800a73a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a73e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a742:	a90a      	add	r1, sp, #40	@ 0x28
 800a744:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a748:	e740      	b.n	800a5cc <__kernel_rem_pio2f+0x12c>
 800a74a:	1e62      	subs	r2, r4, #1
 800a74c:	ab0a      	add	r3, sp, #40	@ 0x28
 800a74e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a752:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a756:	e7f4      	b.n	800a742 <__kernel_rem_pio2f+0x2a2>
 800a758:	a90a      	add	r1, sp, #40	@ 0x28
 800a75a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a75e:	3b01      	subs	r3, #1
 800a760:	430a      	orrs	r2, r1
 800a762:	e7ab      	b.n	800a6bc <__kernel_rem_pio2f+0x21c>
 800a764:	0800b30c 	.word	0x0800b30c
 800a768:	0800b2e0 	.word	0x0800b2e0
 800a76c:	3301      	adds	r3, #1
 800a76e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a772:	2900      	cmp	r1, #0
 800a774:	d0fa      	beq.n	800a76c <__kernel_rem_pio2f+0x2cc>
 800a776:	9a04      	ldr	r2, [sp, #16]
 800a778:	a91e      	add	r1, sp, #120	@ 0x78
 800a77a:	18a2      	adds	r2, r4, r2
 800a77c:	1c66      	adds	r6, r4, #1
 800a77e:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 800a782:	441c      	add	r4, r3
 800a784:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 800a788:	42b4      	cmp	r4, r6
 800a78a:	f6ff aecd 	blt.w	800a528 <__kernel_rem_pio2f+0x88>
 800a78e:	9b07      	ldr	r3, [sp, #28]
 800a790:	46ab      	mov	fp, r5
 800a792:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a796:	f7f6 faa1 	bl	8000cdc <__aeabi_i2f>
 800a79a:	f04f 0a00 	mov.w	sl, #0
 800a79e:	f04f 0800 	mov.w	r8, #0
 800a7a2:	6028      	str	r0, [r5, #0]
 800a7a4:	9b03      	ldr	r3, [sp, #12]
 800a7a6:	459a      	cmp	sl, r3
 800a7a8:	dd07      	ble.n	800a7ba <__kernel_rem_pio2f+0x31a>
 800a7aa:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 800a7ae:	3504      	adds	r5, #4
 800a7b0:	3601      	adds	r6, #1
 800a7b2:	e7e9      	b.n	800a788 <__kernel_rem_pio2f+0x2e8>
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	9a08      	ldr	r2, [sp, #32]
 800a7b8:	e7d9      	b.n	800a76e <__kernel_rem_pio2f+0x2ce>
 800a7ba:	9b05      	ldr	r3, [sp, #20]
 800a7bc:	f85b 0904 	ldr.w	r0, [fp], #-4
 800a7c0:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800a7c4:	f7f6 fade 	bl	8000d84 <__aeabi_fmul>
 800a7c8:	4601      	mov	r1, r0
 800a7ca:	4640      	mov	r0, r8
 800a7cc:	f7f6 f9d2 	bl	8000b74 <__addsf3>
 800a7d0:	f10a 0a01 	add.w	sl, sl, #1
 800a7d4:	4680      	mov	r8, r0
 800a7d6:	e7e5      	b.n	800a7a4 <__kernel_rem_pio2f+0x304>
 800a7d8:	9b06      	ldr	r3, [sp, #24]
 800a7da:	9a02      	ldr	r2, [sp, #8]
 800a7dc:	4648      	mov	r0, r9
 800a7de:	1a99      	subs	r1, r3, r2
 800a7e0:	f000 f8fe 	bl	800a9e0 <scalbnf>
 800a7e4:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800a7e8:	4680      	mov	r8, r0
 800a7ea:	f7f6 fc7d 	bl	80010e8 <__aeabi_fcmpge>
 800a7ee:	b1f8      	cbz	r0, 800a830 <__kernel_rem_pio2f+0x390>
 800a7f0:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 800a7f4:	4640      	mov	r0, r8
 800a7f6:	f7f6 fac5 	bl	8000d84 <__aeabi_fmul>
 800a7fa:	f7f6 fc89 	bl	8001110 <__aeabi_f2iz>
 800a7fe:	f7f6 fa6d 	bl	8000cdc <__aeabi_i2f>
 800a802:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800a806:	4681      	mov	r9, r0
 800a808:	f7f6 fabc 	bl	8000d84 <__aeabi_fmul>
 800a80c:	4601      	mov	r1, r0
 800a80e:	4640      	mov	r0, r8
 800a810:	f7f6 f9ae 	bl	8000b70 <__aeabi_fsub>
 800a814:	f7f6 fc7c 	bl	8001110 <__aeabi_f2iz>
 800a818:	ab0a      	add	r3, sp, #40	@ 0x28
 800a81a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a81e:	4648      	mov	r0, r9
 800a820:	3401      	adds	r4, #1
 800a822:	3708      	adds	r7, #8
 800a824:	f7f6 fc74 	bl	8001110 <__aeabi_f2iz>
 800a828:	ab0a      	add	r3, sp, #40	@ 0x28
 800a82a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a82e:	e751      	b.n	800a6d4 <__kernel_rem_pio2f+0x234>
 800a830:	4640      	mov	r0, r8
 800a832:	e7f7      	b.n	800a824 <__kernel_rem_pio2f+0x384>
 800a834:	ab0a      	add	r3, sp, #40	@ 0x28
 800a836:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800a83a:	f7f6 fa4f 	bl	8000cdc <__aeabi_i2f>
 800a83e:	4639      	mov	r1, r7
 800a840:	f7f6 faa0 	bl	8000d84 <__aeabi_fmul>
 800a844:	4649      	mov	r1, r9
 800a846:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 800a84a:	4638      	mov	r0, r7
 800a84c:	f7f6 fa9a 	bl	8000d84 <__aeabi_fmul>
 800a850:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a854:	4607      	mov	r7, r0
 800a856:	e748      	b.n	800a6ea <__kernel_rem_pio2f+0x24a>
 800a858:	f853 0b04 	ldr.w	r0, [r3], #4
 800a85c:	f85b 1b04 	ldr.w	r1, [fp], #4
 800a860:	9203      	str	r2, [sp, #12]
 800a862:	9302      	str	r3, [sp, #8]
 800a864:	f7f6 fa8e 	bl	8000d84 <__aeabi_fmul>
 800a868:	4601      	mov	r1, r0
 800a86a:	4640      	mov	r0, r8
 800a86c:	f7f6 f982 	bl	8000b74 <__addsf3>
 800a870:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a874:	4680      	mov	r8, r0
 800a876:	f10a 0a01 	add.w	sl, sl, #1
 800a87a:	9901      	ldr	r1, [sp, #4]
 800a87c:	458a      	cmp	sl, r1
 800a87e:	dc01      	bgt.n	800a884 <__kernel_rem_pio2f+0x3e4>
 800a880:	45d1      	cmp	r9, sl
 800a882:	dae9      	bge.n	800a858 <__kernel_rem_pio2f+0x3b8>
 800a884:	ab5a      	add	r3, sp, #360	@ 0x168
 800a886:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 800a88a:	f849 8ca0 	str.w	r8, [r9, #-160]
 800a88e:	3f01      	subs	r7, #1
 800a890:	e731      	b.n	800a6f6 <__kernel_rem_pio2f+0x256>
 800a892:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 800a894:	2b02      	cmp	r3, #2
 800a896:	dc07      	bgt.n	800a8a8 <__kernel_rem_pio2f+0x408>
 800a898:	2b00      	cmp	r3, #0
 800a89a:	dc4e      	bgt.n	800a93a <__kernel_rem_pio2f+0x49a>
 800a89c:	d02e      	beq.n	800a8fc <__kernel_rem_pio2f+0x45c>
 800a89e:	f006 0007 	and.w	r0, r6, #7
 800a8a2:	b05b      	add	sp, #364	@ 0x16c
 800a8a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8a8:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 800a8aa:	2b03      	cmp	r3, #3
 800a8ac:	d1f7      	bne.n	800a89e <__kernel_rem_pio2f+0x3fe>
 800a8ae:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 800a8b2:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 800a8b6:	46b8      	mov	r8, r7
 800a8b8:	46a2      	mov	sl, r4
 800a8ba:	f1ba 0f00 	cmp.w	sl, #0
 800a8be:	dc49      	bgt.n	800a954 <__kernel_rem_pio2f+0x4b4>
 800a8c0:	46a1      	mov	r9, r4
 800a8c2:	f1b9 0f01 	cmp.w	r9, #1
 800a8c6:	dc60      	bgt.n	800a98a <__kernel_rem_pio2f+0x4ea>
 800a8c8:	2000      	movs	r0, #0
 800a8ca:	2c01      	cmp	r4, #1
 800a8cc:	dc76      	bgt.n	800a9bc <__kernel_rem_pio2f+0x51c>
 800a8ce:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 800a8d0:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 800a8d2:	2d00      	cmp	r5, #0
 800a8d4:	d178      	bne.n	800a9c8 <__kernel_rem_pio2f+0x528>
 800a8d6:	9900      	ldr	r1, [sp, #0]
 800a8d8:	600a      	str	r2, [r1, #0]
 800a8da:	460a      	mov	r2, r1
 800a8dc:	604b      	str	r3, [r1, #4]
 800a8de:	6090      	str	r0, [r2, #8]
 800a8e0:	e7dd      	b.n	800a89e <__kernel_rem_pio2f+0x3fe>
 800a8e2:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800a8e6:	f7f6 f945 	bl	8000b74 <__addsf3>
 800a8ea:	3c01      	subs	r4, #1
 800a8ec:	2c00      	cmp	r4, #0
 800a8ee:	daf8      	bge.n	800a8e2 <__kernel_rem_pio2f+0x442>
 800a8f0:	b10d      	cbz	r5, 800a8f6 <__kernel_rem_pio2f+0x456>
 800a8f2:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800a8f6:	9b00      	ldr	r3, [sp, #0]
 800a8f8:	6018      	str	r0, [r3, #0]
 800a8fa:	e7d0      	b.n	800a89e <__kernel_rem_pio2f+0x3fe>
 800a8fc:	2000      	movs	r0, #0
 800a8fe:	af32      	add	r7, sp, #200	@ 0xc8
 800a900:	e7f4      	b.n	800a8ec <__kernel_rem_pio2f+0x44c>
 800a902:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 800a906:	f7f6 f935 	bl	8000b74 <__addsf3>
 800a90a:	f108 38ff 	add.w	r8, r8, #4294967295
 800a90e:	f1b8 0f00 	cmp.w	r8, #0
 800a912:	daf6      	bge.n	800a902 <__kernel_rem_pio2f+0x462>
 800a914:	b1ad      	cbz	r5, 800a942 <__kernel_rem_pio2f+0x4a2>
 800a916:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 800a91a:	9a00      	ldr	r2, [sp, #0]
 800a91c:	4601      	mov	r1, r0
 800a91e:	6013      	str	r3, [r2, #0]
 800a920:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 800a922:	f7f6 f925 	bl	8000b70 <__aeabi_fsub>
 800a926:	f04f 0801 	mov.w	r8, #1
 800a92a:	4544      	cmp	r4, r8
 800a92c:	da0b      	bge.n	800a946 <__kernel_rem_pio2f+0x4a6>
 800a92e:	b10d      	cbz	r5, 800a934 <__kernel_rem_pio2f+0x494>
 800a930:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800a934:	9b00      	ldr	r3, [sp, #0]
 800a936:	6058      	str	r0, [r3, #4]
 800a938:	e7b1      	b.n	800a89e <__kernel_rem_pio2f+0x3fe>
 800a93a:	46a0      	mov	r8, r4
 800a93c:	2000      	movs	r0, #0
 800a93e:	af32      	add	r7, sp, #200	@ 0xc8
 800a940:	e7e5      	b.n	800a90e <__kernel_rem_pio2f+0x46e>
 800a942:	4603      	mov	r3, r0
 800a944:	e7e9      	b.n	800a91a <__kernel_rem_pio2f+0x47a>
 800a946:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800a94a:	f7f6 f913 	bl	8000b74 <__addsf3>
 800a94e:	f108 0801 	add.w	r8, r8, #1
 800a952:	e7ea      	b.n	800a92a <__kernel_rem_pio2f+0x48a>
 800a954:	f8d8 3000 	ldr.w	r3, [r8]
 800a958:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800a95c:	4619      	mov	r1, r3
 800a95e:	4610      	mov	r0, r2
 800a960:	9302      	str	r3, [sp, #8]
 800a962:	9201      	str	r2, [sp, #4]
 800a964:	f7f6 f906 	bl	8000b74 <__addsf3>
 800a968:	9a01      	ldr	r2, [sp, #4]
 800a96a:	4601      	mov	r1, r0
 800a96c:	4681      	mov	r9, r0
 800a96e:	4610      	mov	r0, r2
 800a970:	f7f6 f8fe 	bl	8000b70 <__aeabi_fsub>
 800a974:	9b02      	ldr	r3, [sp, #8]
 800a976:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a97a:	4619      	mov	r1, r3
 800a97c:	f7f6 f8fa 	bl	8000b74 <__addsf3>
 800a980:	f848 0904 	str.w	r0, [r8], #-4
 800a984:	f8c8 9000 	str.w	r9, [r8]
 800a988:	e797      	b.n	800a8ba <__kernel_rem_pio2f+0x41a>
 800a98a:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800a98e:	f8d7 a000 	ldr.w	sl, [r7]
 800a992:	4618      	mov	r0, r3
 800a994:	4651      	mov	r1, sl
 800a996:	9301      	str	r3, [sp, #4]
 800a998:	f7f6 f8ec 	bl	8000b74 <__addsf3>
 800a99c:	9b01      	ldr	r3, [sp, #4]
 800a99e:	4601      	mov	r1, r0
 800a9a0:	4680      	mov	r8, r0
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	f7f6 f8e4 	bl	8000b70 <__aeabi_fsub>
 800a9a8:	4651      	mov	r1, sl
 800a9aa:	f7f6 f8e3 	bl	8000b74 <__addsf3>
 800a9ae:	f847 0904 	str.w	r0, [r7], #-4
 800a9b2:	f109 39ff 	add.w	r9, r9, #4294967295
 800a9b6:	f8c7 8000 	str.w	r8, [r7]
 800a9ba:	e782      	b.n	800a8c2 <__kernel_rem_pio2f+0x422>
 800a9bc:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 800a9c0:	f7f6 f8d8 	bl	8000b74 <__addsf3>
 800a9c4:	3c01      	subs	r4, #1
 800a9c6:	e780      	b.n	800a8ca <__kernel_rem_pio2f+0x42a>
 800a9c8:	9900      	ldr	r1, [sp, #0]
 800a9ca:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 800a9ce:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a9d2:	600a      	str	r2, [r1, #0]
 800a9d4:	604b      	str	r3, [r1, #4]
 800a9d6:	460a      	mov	r2, r1
 800a9d8:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800a9dc:	e77f      	b.n	800a8de <__kernel_rem_pio2f+0x43e>
 800a9de:	bf00      	nop

0800a9e0 <scalbnf>:
 800a9e0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800a9e4:	b538      	push	{r3, r4, r5, lr}
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	460d      	mov	r5, r1
 800a9ea:	4604      	mov	r4, r0
 800a9ec:	d02e      	beq.n	800aa4c <scalbnf+0x6c>
 800a9ee:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800a9f2:	d304      	bcc.n	800a9fe <scalbnf+0x1e>
 800a9f4:	4601      	mov	r1, r0
 800a9f6:	f7f6 f8bd 	bl	8000b74 <__addsf3>
 800a9fa:	4603      	mov	r3, r0
 800a9fc:	e026      	b.n	800aa4c <scalbnf+0x6c>
 800a9fe:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 800aa02:	d118      	bne.n	800aa36 <scalbnf+0x56>
 800aa04:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 800aa08:	f7f6 f9bc 	bl	8000d84 <__aeabi_fmul>
 800aa0c:	4a17      	ldr	r2, [pc, #92]	@ (800aa6c <scalbnf+0x8c>)
 800aa0e:	4603      	mov	r3, r0
 800aa10:	4295      	cmp	r5, r2
 800aa12:	db0c      	blt.n	800aa2e <scalbnf+0x4e>
 800aa14:	4604      	mov	r4, r0
 800aa16:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800aa1a:	3a19      	subs	r2, #25
 800aa1c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800aa20:	428d      	cmp	r5, r1
 800aa22:	dd0a      	ble.n	800aa3a <scalbnf+0x5a>
 800aa24:	4912      	ldr	r1, [pc, #72]	@ (800aa70 <scalbnf+0x90>)
 800aa26:	4618      	mov	r0, r3
 800aa28:	f361 001e 	bfi	r0, r1, #0, #31
 800aa2c:	e000      	b.n	800aa30 <scalbnf+0x50>
 800aa2e:	4911      	ldr	r1, [pc, #68]	@ (800aa74 <scalbnf+0x94>)
 800aa30:	f7f6 f9a8 	bl	8000d84 <__aeabi_fmul>
 800aa34:	e7e1      	b.n	800a9fa <scalbnf+0x1a>
 800aa36:	0dd2      	lsrs	r2, r2, #23
 800aa38:	e7f0      	b.n	800aa1c <scalbnf+0x3c>
 800aa3a:	1951      	adds	r1, r2, r5
 800aa3c:	29fe      	cmp	r1, #254	@ 0xfe
 800aa3e:	dcf1      	bgt.n	800aa24 <scalbnf+0x44>
 800aa40:	2900      	cmp	r1, #0
 800aa42:	dd05      	ble.n	800aa50 <scalbnf+0x70>
 800aa44:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 800aa48:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	bd38      	pop	{r3, r4, r5, pc}
 800aa50:	f111 0f16 	cmn.w	r1, #22
 800aa54:	da01      	bge.n	800aa5a <scalbnf+0x7a>
 800aa56:	4907      	ldr	r1, [pc, #28]	@ (800aa74 <scalbnf+0x94>)
 800aa58:	e7e5      	b.n	800aa26 <scalbnf+0x46>
 800aa5a:	f101 0019 	add.w	r0, r1, #25
 800aa5e:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 800aa62:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 800aa66:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800aa6a:	e7e1      	b.n	800aa30 <scalbnf+0x50>
 800aa6c:	ffff3cb0 	.word	0xffff3cb0
 800aa70:	7149f2ca 	.word	0x7149f2ca
 800aa74:	0da24260 	.word	0x0da24260

0800aa78 <floorf>:
 800aa78:	b570      	push	{r4, r5, r6, lr}
 800aa7a:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800aa7e:	3d7f      	subs	r5, #127	@ 0x7f
 800aa80:	2d16      	cmp	r5, #22
 800aa82:	4601      	mov	r1, r0
 800aa84:	4604      	mov	r4, r0
 800aa86:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 800aa8a:	dc26      	bgt.n	800aada <floorf+0x62>
 800aa8c:	2d00      	cmp	r5, #0
 800aa8e:	da0f      	bge.n	800aab0 <floorf+0x38>
 800aa90:	4917      	ldr	r1, [pc, #92]	@ (800aaf0 <floorf+0x78>)
 800aa92:	f7f6 f86f 	bl	8000b74 <__addsf3>
 800aa96:	2100      	movs	r1, #0
 800aa98:	f7f6 fb30 	bl	80010fc <__aeabi_fcmpgt>
 800aa9c:	b130      	cbz	r0, 800aaac <floorf+0x34>
 800aa9e:	2c00      	cmp	r4, #0
 800aaa0:	da23      	bge.n	800aaea <floorf+0x72>
 800aaa2:	2e00      	cmp	r6, #0
 800aaa4:	4c13      	ldr	r4, [pc, #76]	@ (800aaf4 <floorf+0x7c>)
 800aaa6:	bf08      	it	eq
 800aaa8:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800aaac:	4621      	mov	r1, r4
 800aaae:	e01a      	b.n	800aae6 <floorf+0x6e>
 800aab0:	4e11      	ldr	r6, [pc, #68]	@ (800aaf8 <floorf+0x80>)
 800aab2:	412e      	asrs	r6, r5
 800aab4:	4230      	tst	r0, r6
 800aab6:	d016      	beq.n	800aae6 <floorf+0x6e>
 800aab8:	490d      	ldr	r1, [pc, #52]	@ (800aaf0 <floorf+0x78>)
 800aaba:	f7f6 f85b 	bl	8000b74 <__addsf3>
 800aabe:	2100      	movs	r1, #0
 800aac0:	f7f6 fb1c 	bl	80010fc <__aeabi_fcmpgt>
 800aac4:	2800      	cmp	r0, #0
 800aac6:	d0f1      	beq.n	800aaac <floorf+0x34>
 800aac8:	2c00      	cmp	r4, #0
 800aaca:	bfbe      	ittt	lt
 800aacc:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 800aad0:	412b      	asrlt	r3, r5
 800aad2:	18e4      	addlt	r4, r4, r3
 800aad4:	ea24 0406 	bic.w	r4, r4, r6
 800aad8:	e7e8      	b.n	800aaac <floorf+0x34>
 800aada:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800aade:	d302      	bcc.n	800aae6 <floorf+0x6e>
 800aae0:	f7f6 f848 	bl	8000b74 <__addsf3>
 800aae4:	4601      	mov	r1, r0
 800aae6:	4608      	mov	r0, r1
 800aae8:	bd70      	pop	{r4, r5, r6, pc}
 800aaea:	2400      	movs	r4, #0
 800aaec:	e7de      	b.n	800aaac <floorf+0x34>
 800aaee:	bf00      	nop
 800aaf0:	7149f2ca 	.word	0x7149f2ca
 800aaf4:	bf800000 	.word	0xbf800000
 800aaf8:	007fffff 	.word	0x007fffff

0800aafc <_init>:
 800aafc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aafe:	bf00      	nop
 800ab00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab02:	bc08      	pop	{r3}
 800ab04:	469e      	mov	lr, r3
 800ab06:	4770      	bx	lr

0800ab08 <_fini>:
 800ab08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab0a:	bf00      	nop
 800ab0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab0e:	bc08      	pop	{r3}
 800ab10:	469e      	mov	lr, r3
 800ab12:	4770      	bx	lr
