// MIF file for vector tests
// Each vector has 4 32-bit fields
// The first two are the inputs for the next clock period (driven off the rising edge of the clock)
// The last two are the expected output values at the end of this clock period (i.e. the rising edge that drives the input values)
// Reset is asserted for the first three clock edges
0 0 0 0
0 0 0 0
0 0 0 0

0006 0 0000 0000
0001 0 0001 0000
0002 0 0002 0000
0004 0 0007 0000
0006 0 0000 0002
0004 0 0001 0002
0004 9 0002 0002
0002 0 0007 0002
0000 0 0000 000d
0000 0 0001 000d
0000 0 0002 000d
 # last vector checked with cycles 50
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
