 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : usb_phy
Version: W-2024.09-SP2
Date   : Tue May  6 09:38:06 2025
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays = 12.41%

  Startpoint: i_rx_phy/one_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_rx_phy/hold_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_rx_phy/one_cnt_reg[2]/CLK (DFFX1_RVT)                 0.00       0.00 r
  i_rx_phy/one_cnt_reg[2]/Q (DFFX1_RVT)                   0.15       0.15 r
  i_rx_phy/U23/Y (NAND3X0_RVT)                            0.14 &     0.29 f
  i_rx_phy/U13/Y (NAND2X0_RVT)                            0.13 &     0.42 r
  i_rx_phy/U3/Y (INVX1_RVT)                               0.06 &     0.48 f
  i_rx_phy/U22/Y (NAND2X0_RVT)                            0.18 &     0.66 r
  i_rx_phy/U1/Y (INVX0_RVT)                               0.14 &     0.79 f
  i_rx_phy/U21/Y (AO22X1_RVT)                             0.11 &     0.90 f
  i_rx_phy/hold_reg_reg[7]/D (DFFX1_RVT)                  0.00 &     0.90 f
  data arrival time                                                  0.90

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_rx_phy/hold_reg_reg[7]/CLK (DFFX1_RVT)                0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        8.84


  Startpoint: i_rx_phy/one_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_rx_phy/hold_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_rx_phy/one_cnt_reg[2]/CLK (DFFX1_RVT)                 0.00       0.00 r
  i_rx_phy/one_cnt_reg[2]/Q (DFFX1_RVT)                   0.15       0.15 r
  i_rx_phy/U23/Y (NAND3X0_RVT)                            0.14 &     0.29 f
  i_rx_phy/U13/Y (NAND2X0_RVT)                            0.13 &     0.42 r
  i_rx_phy/U3/Y (INVX1_RVT)                               0.06 &     0.48 f
  i_rx_phy/U22/Y (NAND2X0_RVT)                            0.18 &     0.66 r
  i_rx_phy/U1/Y (INVX0_RVT)                               0.14 &     0.79 f
  i_rx_phy/U20/Y (AO22X1_RVT)                             0.10 &     0.89 f
  i_rx_phy/hold_reg_reg[0]/D (DFFX1_RVT)                  0.00 &     0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_rx_phy/hold_reg_reg[0]/CLK (DFFX1_RVT)                0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        8.84


  Startpoint: i_rx_phy/one_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_rx_phy/hold_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_rx_phy/one_cnt_reg[2]/CLK (DFFX1_RVT)                 0.00       0.00 r
  i_rx_phy/one_cnt_reg[2]/Q (DFFX1_RVT)                   0.15       0.15 r
  i_rx_phy/U23/Y (NAND3X0_RVT)                            0.14 &     0.29 f
  i_rx_phy/U13/Y (NAND2X0_RVT)                            0.13 &     0.42 r
  i_rx_phy/U3/Y (INVX1_RVT)                               0.06 &     0.48 f
  i_rx_phy/U22/Y (NAND2X0_RVT)                            0.18 &     0.66 r
  i_rx_phy/U1/Y (INVX0_RVT)                               0.14 &     0.79 f
  i_rx_phy/U7/Y (AO22X1_RVT)                              0.10 &     0.89 f
  i_rx_phy/hold_reg_reg[1]/D (DFFX1_RVT)                  0.00 &     0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_rx_phy/hold_reg_reg[1]/CLK (DFFX1_RVT)                0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: i_rx_phy/one_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_rx_phy/hold_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_rx_phy/one_cnt_reg[2]/CLK (DFFX1_RVT)                 0.00       0.00 r
  i_rx_phy/one_cnt_reg[2]/Q (DFFX1_RVT)                   0.15       0.15 r
  i_rx_phy/U23/Y (NAND3X0_RVT)                            0.14 &     0.29 f
  i_rx_phy/U13/Y (NAND2X0_RVT)                            0.13 &     0.42 r
  i_rx_phy/U3/Y (INVX1_RVT)                               0.06 &     0.48 f
  i_rx_phy/U22/Y (NAND2X0_RVT)                            0.18 &     0.66 r
  i_rx_phy/U1/Y (INVX0_RVT)                               0.14 &     0.79 f
  i_rx_phy/U12/Y (AO22X1_RVT)                             0.10 &     0.89 f
  i_rx_phy/hold_reg_reg[6]/D (DFFX1_RVT)                  0.00 &     0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_rx_phy/hold_reg_reg[6]/CLK (DFFX1_RVT)                0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: i_rx_phy/one_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_rx_phy/hold_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_rx_phy/one_cnt_reg[2]/CLK (DFFX1_RVT)                 0.00       0.00 r
  i_rx_phy/one_cnt_reg[2]/Q (DFFX1_RVT)                   0.15       0.15 r
  i_rx_phy/U23/Y (NAND3X0_RVT)                            0.14 &     0.29 f
  i_rx_phy/U13/Y (NAND2X0_RVT)                            0.13 &     0.42 r
  i_rx_phy/U3/Y (INVX1_RVT)                               0.06 &     0.48 f
  i_rx_phy/U22/Y (NAND2X0_RVT)                            0.18 &     0.66 r
  i_rx_phy/U1/Y (INVX0_RVT)                               0.14 &     0.79 f
  i_rx_phy/U8/Y (AO22X1_RVT)                              0.10 &     0.89 f
  i_rx_phy/hold_reg_reg[2]/D (DFFX1_RVT)                  0.00 &     0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_rx_phy/hold_reg_reg[2]/CLK (DFFX1_RVT)                0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: i_rx_phy/one_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_rx_phy/hold_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_rx_phy/one_cnt_reg[2]/CLK (DFFX1_RVT)                 0.00       0.00 r
  i_rx_phy/one_cnt_reg[2]/Q (DFFX1_RVT)                   0.15       0.15 r
  i_rx_phy/U23/Y (NAND3X0_RVT)                            0.14 &     0.29 f
  i_rx_phy/U13/Y (NAND2X0_RVT)                            0.13 &     0.42 r
  i_rx_phy/U3/Y (INVX1_RVT)                               0.06 &     0.48 f
  i_rx_phy/U22/Y (NAND2X0_RVT)                            0.18 &     0.66 r
  i_rx_phy/U1/Y (INVX0_RVT)                               0.14 &     0.79 f
  i_rx_phy/U10/Y (AO22X1_RVT)                             0.10 &     0.89 f
  i_rx_phy/hold_reg_reg[4]/D (DFFX1_RVT)                  0.00 &     0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_rx_phy/hold_reg_reg[4]/CLK (DFFX1_RVT)                0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: i_rx_phy/one_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_rx_phy/hold_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_rx_phy/one_cnt_reg[2]/CLK (DFFX1_RVT)                 0.00       0.00 r
  i_rx_phy/one_cnt_reg[2]/Q (DFFX1_RVT)                   0.15       0.15 r
  i_rx_phy/U23/Y (NAND3X0_RVT)                            0.14 &     0.29 f
  i_rx_phy/U13/Y (NAND2X0_RVT)                            0.13 &     0.42 r
  i_rx_phy/U3/Y (INVX1_RVT)                               0.06 &     0.48 f
  i_rx_phy/U22/Y (NAND2X0_RVT)                            0.18 &     0.66 r
  i_rx_phy/U1/Y (INVX0_RVT)                               0.14 &     0.79 f
  i_rx_phy/U11/Y (AO22X1_RVT)                             0.10 &     0.89 f
  i_rx_phy/hold_reg_reg[5]/D (DFFX1_RVT)                  0.00 &     0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_rx_phy/hold_reg_reg[5]/CLK (DFFX1_RVT)                0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: i_rx_phy/one_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_rx_phy/hold_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_rx_phy/one_cnt_reg[2]/CLK (DFFX1_RVT)                 0.00       0.00 r
  i_rx_phy/one_cnt_reg[2]/Q (DFFX1_RVT)                   0.15       0.15 r
  i_rx_phy/U23/Y (NAND3X0_RVT)                            0.14 &     0.29 f
  i_rx_phy/U13/Y (NAND2X0_RVT)                            0.13 &     0.42 r
  i_rx_phy/U3/Y (INVX1_RVT)                               0.06 &     0.48 f
  i_rx_phy/U22/Y (NAND2X0_RVT)                            0.18 &     0.66 r
  i_rx_phy/U1/Y (INVX0_RVT)                               0.14 &     0.79 f
  i_rx_phy/U9/Y (AO22X1_RVT)                              0.10 &     0.89 f
  i_rx_phy/hold_reg_reg[3]/D (DFFX1_RVT)                  0.00 &     0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_rx_phy/hold_reg_reg[3]/CLK (DFFX1_RVT)                0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: i_tx_phy/sft_done_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tx_phy/state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tx_phy/sft_done_reg/CLK (DFFX1_RVT)                   0.00       0.00 r
  i_tx_phy/sft_done_reg/Q (DFFX1_RVT)                     0.16       0.16 f
  i_tx_phy/U91/Y (NAND2X0_RVT)                            0.08 &     0.23 r
  i_tx_phy/U85/Y (OR4X1_RVT)                              0.17 &     0.41 r
  i_tx_phy/U62/Y (OA22X1_RVT)                             0.07 &     0.47 r
  i_tx_phy/U61/Y (OA221X1_RVT)                            0.10 &     0.57 r
  i_tx_phy/U59/Y (NAND3X0_RVT)                            0.07 &     0.65 f
  i_tx_phy/U12/Y (INVX1_RVT)                              0.05 &     0.69 r
  i_tx_phy/U38/Y (AO21X1_RVT)                             0.06 &     0.76 r
  i_tx_phy/U51/Y (AO22X1_RVT)                             0.09 &     0.85 r
  i_tx_phy/state_reg[1]/D (DFFX1_RVT)                     0.00 &     0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tx_phy/state_reg[1]/CLK (DFFX1_RVT)                   0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: i_tx_phy/sft_done_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tx_phy/state_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tx_phy/sft_done_reg/CLK (DFFX1_RVT)                   0.00       0.00 r
  i_tx_phy/sft_done_reg/Q (DFFX1_RVT)                     0.16       0.16 f
  i_tx_phy/U91/Y (NAND2X0_RVT)                            0.08 &     0.23 r
  i_tx_phy/U85/Y (OR4X1_RVT)                              0.17 &     0.41 r
  i_tx_phy/U62/Y (OA22X1_RVT)                             0.07 &     0.47 r
  i_tx_phy/U61/Y (OA221X1_RVT)                            0.10 &     0.57 r
  i_tx_phy/U59/Y (NAND3X0_RVT)                            0.07 &     0.65 f
  i_tx_phy/U12/Y (INVX1_RVT)                              0.05 &     0.69 r
  i_tx_phy/U38/Y (AO21X1_RVT)                             0.06 &     0.76 r
  i_tx_phy/U49/Y (AO22X1_RVT)                             0.09 &     0.85 r
  i_tx_phy/state_reg[2]/D (DFFX1_RVT)                     0.00 &     0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tx_phy/state_reg[2]/CLK (DFFX1_RVT)                   0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


1
