-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity findSeed is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    work_0_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_1_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_2_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_3_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_4_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_5_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_6_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_7_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_8_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_9_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_10_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_11_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_12_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_13_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_14_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_15_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_16_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_17_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_18_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_19_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_20_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_21_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_22_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_23_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_24_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_25_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_26_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_27_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_28_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_29_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_30_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_31_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_32_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_33_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_34_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_35_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_36_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_37_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_38_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_39_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_40_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_41_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_42_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_43_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_44_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_45_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_46_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_47_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_48_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_49_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_50_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_51_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_52_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_53_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_54_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_55_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_56_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_57_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_58_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_59_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_60_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_61_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_62_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_63_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_64_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_65_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_66_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_67_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_68_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_69_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_70_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_71_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_72_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_73_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_74_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_75_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_76_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_77_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_78_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_79_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_80_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_81_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_82_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_83_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_84_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_85_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_86_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_87_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_88_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_89_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_90_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_91_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_92_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_93_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_94_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_95_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_96_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_97_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_98_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_99_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_100_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_101_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_102_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_103_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_104_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_105_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_106_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_107_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_108_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_109_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_110_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_111_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_112_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_113_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_114_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_115_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_116_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_117_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_118_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_119_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_120_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_121_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_122_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_123_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_124_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_125_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_126_read : IN STD_LOGIC_VECTOR (35 downto 0);
    work_127_read : IN STD_LOGIC_VECTOR (35 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of findSeed is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";

    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal grp_reduce_6_fu_1044_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reduce_6_fu_1044_ap_return_1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_reduce_6_fu_1044_ap_return_2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_reduce_6_fu_1044_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call129 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call129 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call129 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call129 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call129 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call129 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call129 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call129 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call129 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp138 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln1494_fu_1316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_fu_1322_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln189_fu_1330_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal work_0_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_1_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_2_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_3_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_4_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_5_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_6_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_7_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_8_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_9_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_10_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_11_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_12_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_13_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_14_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_15_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_16_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_17_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_18_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_19_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_20_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_21_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_22_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_23_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_24_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_25_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_26_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_27_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_28_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_29_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_30_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_31_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_32_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_33_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_34_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_35_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_36_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_37_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_38_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_39_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_40_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_41_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_42_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_43_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_44_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_45_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_46_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_47_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_48_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_49_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_50_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_51_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_52_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_53_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_54_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_55_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_56_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_57_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_58_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_59_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_60_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_61_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_62_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_63_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_64_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_65_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_66_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_67_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_68_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_69_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_70_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_71_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_72_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_73_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_74_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_75_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_76_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_77_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_78_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_79_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_80_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_81_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_82_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_83_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_84_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_85_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_86_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_87_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_88_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_89_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_90_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_91_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_92_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_93_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_94_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_95_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_96_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_97_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_98_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_99_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_100_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_101_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_102_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_103_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_104_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_105_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_106_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_107_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_108_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_109_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_110_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_111_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_112_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_113_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_114_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_115_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_116_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_117_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_118_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_119_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_120_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_121_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_122_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_123_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_124_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_125_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_126_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal work_127_read_int_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (9 downto 0);

    component reduce_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        x_0_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_1_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_2_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_3_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_4_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_5_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_6_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_7_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_8_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_9_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_10_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_11_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_12_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_13_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_14_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_15_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_16_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_17_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_18_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_19_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_20_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_21_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_22_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_23_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_24_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_25_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_26_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_27_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_28_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_29_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_30_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_31_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_32_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_33_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_34_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_35_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_36_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_37_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_38_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_39_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_40_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_41_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_42_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_43_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_44_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_45_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_46_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_47_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_48_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_49_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_50_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_51_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_52_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_53_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_54_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_55_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_56_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_57_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_58_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_59_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_60_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_61_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_62_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_63_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_64_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_65_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_66_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_67_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_68_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_69_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_70_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_71_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_72_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_73_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_74_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_75_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_76_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_77_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_78_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_79_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_80_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_81_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_82_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_83_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_84_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_85_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_86_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_87_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_88_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_89_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_90_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_91_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_92_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_93_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_94_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_95_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_96_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_97_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_98_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_99_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_100_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_101_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_102_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_103_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_104_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_105_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_106_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_107_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_108_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_109_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_110_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_111_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_112_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_113_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_114_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_115_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_116_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_117_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_118_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_119_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_120_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_121_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_122_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_123_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_124_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_125_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_126_read : IN STD_LOGIC_VECTOR (35 downto 0);
        x_127_read : IN STD_LOGIC_VECTOR (35 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_reduce_6_fu_1044 : component reduce_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        x_0_read => work_0_read_int_reg,
        x_1_read => work_1_read_int_reg,
        x_2_read => work_2_read_int_reg,
        x_3_read => work_3_read_int_reg,
        x_4_read => work_4_read_int_reg,
        x_5_read => work_5_read_int_reg,
        x_6_read => work_6_read_int_reg,
        x_7_read => work_7_read_int_reg,
        x_8_read => work_8_read_int_reg,
        x_9_read => work_9_read_int_reg,
        x_10_read => work_10_read_int_reg,
        x_11_read => work_11_read_int_reg,
        x_12_read => work_12_read_int_reg,
        x_13_read => work_13_read_int_reg,
        x_14_read => work_14_read_int_reg,
        x_15_read => work_15_read_int_reg,
        x_16_read => work_16_read_int_reg,
        x_17_read => work_17_read_int_reg,
        x_18_read => work_18_read_int_reg,
        x_19_read => work_19_read_int_reg,
        x_20_read => work_20_read_int_reg,
        x_21_read => work_21_read_int_reg,
        x_22_read => work_22_read_int_reg,
        x_23_read => work_23_read_int_reg,
        x_24_read => work_24_read_int_reg,
        x_25_read => work_25_read_int_reg,
        x_26_read => work_26_read_int_reg,
        x_27_read => work_27_read_int_reg,
        x_28_read => work_28_read_int_reg,
        x_29_read => work_29_read_int_reg,
        x_30_read => work_30_read_int_reg,
        x_31_read => work_31_read_int_reg,
        x_32_read => work_32_read_int_reg,
        x_33_read => work_33_read_int_reg,
        x_34_read => work_34_read_int_reg,
        x_35_read => work_35_read_int_reg,
        x_36_read => work_36_read_int_reg,
        x_37_read => work_37_read_int_reg,
        x_38_read => work_38_read_int_reg,
        x_39_read => work_39_read_int_reg,
        x_40_read => work_40_read_int_reg,
        x_41_read => work_41_read_int_reg,
        x_42_read => work_42_read_int_reg,
        x_43_read => work_43_read_int_reg,
        x_44_read => work_44_read_int_reg,
        x_45_read => work_45_read_int_reg,
        x_46_read => work_46_read_int_reg,
        x_47_read => work_47_read_int_reg,
        x_48_read => work_48_read_int_reg,
        x_49_read => work_49_read_int_reg,
        x_50_read => work_50_read_int_reg,
        x_51_read => work_51_read_int_reg,
        x_52_read => work_52_read_int_reg,
        x_53_read => work_53_read_int_reg,
        x_54_read => work_54_read_int_reg,
        x_55_read => work_55_read_int_reg,
        x_56_read => work_56_read_int_reg,
        x_57_read => work_57_read_int_reg,
        x_58_read => work_58_read_int_reg,
        x_59_read => work_59_read_int_reg,
        x_60_read => work_60_read_int_reg,
        x_61_read => work_61_read_int_reg,
        x_62_read => work_62_read_int_reg,
        x_63_read => work_63_read_int_reg,
        x_64_read => work_64_read_int_reg,
        x_65_read => work_65_read_int_reg,
        x_66_read => work_66_read_int_reg,
        x_67_read => work_67_read_int_reg,
        x_68_read => work_68_read_int_reg,
        x_69_read => work_69_read_int_reg,
        x_70_read => work_70_read_int_reg,
        x_71_read => work_71_read_int_reg,
        x_72_read => work_72_read_int_reg,
        x_73_read => work_73_read_int_reg,
        x_74_read => work_74_read_int_reg,
        x_75_read => work_75_read_int_reg,
        x_76_read => work_76_read_int_reg,
        x_77_read => work_77_read_int_reg,
        x_78_read => work_78_read_int_reg,
        x_79_read => work_79_read_int_reg,
        x_80_read => work_80_read_int_reg,
        x_81_read => work_81_read_int_reg,
        x_82_read => work_82_read_int_reg,
        x_83_read => work_83_read_int_reg,
        x_84_read => work_84_read_int_reg,
        x_85_read => work_85_read_int_reg,
        x_86_read => work_86_read_int_reg,
        x_87_read => work_87_read_int_reg,
        x_88_read => work_88_read_int_reg,
        x_89_read => work_89_read_int_reg,
        x_90_read => work_90_read_int_reg,
        x_91_read => work_91_read_int_reg,
        x_92_read => work_92_read_int_reg,
        x_93_read => work_93_read_int_reg,
        x_94_read => work_94_read_int_reg,
        x_95_read => work_95_read_int_reg,
        x_96_read => work_96_read_int_reg,
        x_97_read => work_97_read_int_reg,
        x_98_read => work_98_read_int_reg,
        x_99_read => work_99_read_int_reg,
        x_100_read => work_100_read_int_reg,
        x_101_read => work_101_read_int_reg,
        x_102_read => work_102_read_int_reg,
        x_103_read => work_103_read_int_reg,
        x_104_read => work_104_read_int_reg,
        x_105_read => work_105_read_int_reg,
        x_106_read => work_106_read_int_reg,
        x_107_read => work_107_read_int_reg,
        x_108_read => work_108_read_int_reg,
        x_109_read => work_109_read_int_reg,
        x_110_read => work_110_read_int_reg,
        x_111_read => work_111_read_int_reg,
        x_112_read => work_112_read_int_reg,
        x_113_read => work_113_read_int_reg,
        x_114_read => work_114_read_int_reg,
        x_115_read => work_115_read_int_reg,
        x_116_read => work_116_read_int_reg,
        x_117_read => work_117_read_int_reg,
        x_118_read => work_118_read_int_reg,
        x_119_read => work_119_read_int_reg,
        x_120_read => work_120_read_int_reg,
        x_121_read => work_121_read_int_reg,
        x_122_read => work_122_read_int_reg,
        x_123_read => work_123_read_int_reg,
        x_124_read => work_124_read_int_reg,
        x_125_read => work_125_read_int_reg,
        x_126_read => work_126_read_int_reg,
        x_127_read => work_127_read_int_reg,
        ap_return_0 => grp_reduce_6_fu_1044_ap_return_0,
        ap_return_1 => grp_reduce_6_fu_1044_ap_return_1,
        ap_return_2 => grp_reduce_6_fu_1044_ap_return_2,
        ap_ce => grp_reduce_6_fu_1044_ap_ce);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= select_ln188_fu_1322_p3;
                ap_return_1_int_reg <= select_ln189_fu_1330_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                work_0_read_int_reg <= work_0_read;
                work_100_read_int_reg <= work_100_read;
                work_101_read_int_reg <= work_101_read;
                work_102_read_int_reg <= work_102_read;
                work_103_read_int_reg <= work_103_read;
                work_104_read_int_reg <= work_104_read;
                work_105_read_int_reg <= work_105_read;
                work_106_read_int_reg <= work_106_read;
                work_107_read_int_reg <= work_107_read;
                work_108_read_int_reg <= work_108_read;
                work_109_read_int_reg <= work_109_read;
                work_10_read_int_reg <= work_10_read;
                work_110_read_int_reg <= work_110_read;
                work_111_read_int_reg <= work_111_read;
                work_112_read_int_reg <= work_112_read;
                work_113_read_int_reg <= work_113_read;
                work_114_read_int_reg <= work_114_read;
                work_115_read_int_reg <= work_115_read;
                work_116_read_int_reg <= work_116_read;
                work_117_read_int_reg <= work_117_read;
                work_118_read_int_reg <= work_118_read;
                work_119_read_int_reg <= work_119_read;
                work_11_read_int_reg <= work_11_read;
                work_120_read_int_reg <= work_120_read;
                work_121_read_int_reg <= work_121_read;
                work_122_read_int_reg <= work_122_read;
                work_123_read_int_reg <= work_123_read;
                work_124_read_int_reg <= work_124_read;
                work_125_read_int_reg <= work_125_read;
                work_126_read_int_reg <= work_126_read;
                work_127_read_int_reg <= work_127_read;
                work_12_read_int_reg <= work_12_read;
                work_13_read_int_reg <= work_13_read;
                work_14_read_int_reg <= work_14_read;
                work_15_read_int_reg <= work_15_read;
                work_16_read_int_reg <= work_16_read;
                work_17_read_int_reg <= work_17_read;
                work_18_read_int_reg <= work_18_read;
                work_19_read_int_reg <= work_19_read;
                work_1_read_int_reg <= work_1_read;
                work_20_read_int_reg <= work_20_read;
                work_21_read_int_reg <= work_21_read;
                work_22_read_int_reg <= work_22_read;
                work_23_read_int_reg <= work_23_read;
                work_24_read_int_reg <= work_24_read;
                work_25_read_int_reg <= work_25_read;
                work_26_read_int_reg <= work_26_read;
                work_27_read_int_reg <= work_27_read;
                work_28_read_int_reg <= work_28_read;
                work_29_read_int_reg <= work_29_read;
                work_2_read_int_reg <= work_2_read;
                work_30_read_int_reg <= work_30_read;
                work_31_read_int_reg <= work_31_read;
                work_32_read_int_reg <= work_32_read;
                work_33_read_int_reg <= work_33_read;
                work_34_read_int_reg <= work_34_read;
                work_35_read_int_reg <= work_35_read;
                work_36_read_int_reg <= work_36_read;
                work_37_read_int_reg <= work_37_read;
                work_38_read_int_reg <= work_38_read;
                work_39_read_int_reg <= work_39_read;
                work_3_read_int_reg <= work_3_read;
                work_40_read_int_reg <= work_40_read;
                work_41_read_int_reg <= work_41_read;
                work_42_read_int_reg <= work_42_read;
                work_43_read_int_reg <= work_43_read;
                work_44_read_int_reg <= work_44_read;
                work_45_read_int_reg <= work_45_read;
                work_46_read_int_reg <= work_46_read;
                work_47_read_int_reg <= work_47_read;
                work_48_read_int_reg <= work_48_read;
                work_49_read_int_reg <= work_49_read;
                work_4_read_int_reg <= work_4_read;
                work_50_read_int_reg <= work_50_read;
                work_51_read_int_reg <= work_51_read;
                work_52_read_int_reg <= work_52_read;
                work_53_read_int_reg <= work_53_read;
                work_54_read_int_reg <= work_54_read;
                work_55_read_int_reg <= work_55_read;
                work_56_read_int_reg <= work_56_read;
                work_57_read_int_reg <= work_57_read;
                work_58_read_int_reg <= work_58_read;
                work_59_read_int_reg <= work_59_read;
                work_5_read_int_reg <= work_5_read;
                work_60_read_int_reg <= work_60_read;
                work_61_read_int_reg <= work_61_read;
                work_62_read_int_reg <= work_62_read;
                work_63_read_int_reg <= work_63_read;
                work_64_read_int_reg <= work_64_read;
                work_65_read_int_reg <= work_65_read;
                work_66_read_int_reg <= work_66_read;
                work_67_read_int_reg <= work_67_read;
                work_68_read_int_reg <= work_68_read;
                work_69_read_int_reg <= work_69_read;
                work_6_read_int_reg <= work_6_read;
                work_70_read_int_reg <= work_70_read;
                work_71_read_int_reg <= work_71_read;
                work_72_read_int_reg <= work_72_read;
                work_73_read_int_reg <= work_73_read;
                work_74_read_int_reg <= work_74_read;
                work_75_read_int_reg <= work_75_read;
                work_76_read_int_reg <= work_76_read;
                work_77_read_int_reg <= work_77_read;
                work_78_read_int_reg <= work_78_read;
                work_79_read_int_reg <= work_79_read;
                work_7_read_int_reg <= work_7_read;
                work_80_read_int_reg <= work_80_read;
                work_81_read_int_reg <= work_81_read;
                work_82_read_int_reg <= work_82_read;
                work_83_read_int_reg <= work_83_read;
                work_84_read_int_reg <= work_84_read;
                work_85_read_int_reg <= work_85_read;
                work_86_read_int_reg <= work_86_read;
                work_87_read_int_reg <= work_87_read;
                work_88_read_int_reg <= work_88_read;
                work_89_read_int_reg <= work_89_read;
                work_8_read_int_reg <= work_8_read;
                work_90_read_int_reg <= work_90_read;
                work_91_read_int_reg <= work_91_read;
                work_92_read_int_reg <= work_92_read;
                work_93_read_int_reg <= work_93_read;
                work_94_read_int_reg <= work_94_read;
                work_95_read_int_reg <= work_95_read;
                work_96_read_int_reg <= work_96_read;
                work_97_read_int_reg <= work_97_read;
                work_98_read_int_reg <= work_98_read;
                work_99_read_int_reg <= work_99_read;
                work_9_read_int_reg <= work_9_read;
            end if;
        end if;
    end process;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp138 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(select_ln188_fu_1322_p3, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= select_ln188_fu_1322_p3;
        end if; 
    end process;


    ap_return_1_assign_proc : process(select_ln189_fu_1330_p3, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= select_ln189_fu_1330_p3;
        end if; 
    end process;


    grp_reduce_6_fu_1044_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001_ignoreCallOp138, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp138))) then 
            grp_reduce_6_fu_1044_ap_ce <= ap_const_logic_1;
        else 
            grp_reduce_6_fu_1044_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1494_fu_1316_p2 <= "1" when (grp_reduce_6_fu_1044_ap_return_0 = ap_const_lv16_0) else "0";
    select_ln188_fu_1322_p3 <= 
        ap_const_lv10_0 when (icmp_ln1494_fu_1316_p2(0) = '1') else 
        grp_reduce_6_fu_1044_ap_return_1;
    select_ln189_fu_1330_p3 <= 
        ap_const_lv10_0 when (icmp_ln1494_fu_1316_p2(0) = '1') else 
        grp_reduce_6_fu_1044_ap_return_2;
end behav;
