#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Aug 18 15:54:01 2021
# Process ID: 11708
# Current directory: F:/Project_tetris/uec2_projekt/vivado/build
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6136 F:\Project_tetris\uec2_projekt\vivado\build\Tetris.xpr
# Log file: F:/Project_tetris/uec2_projekt/vivado/build/vivado.log
# Journal file: F:/Project_tetris/uec2_projekt/vivado/build\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Project_tetris/uec2_projekt/vivado/build/Tetris.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/programy/Xilinx/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk100MHz_clk_wiz_0_en_clk, assumed default net type wire [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:215]
INFO: [VRFC 10-2458] undeclared symbol clk75MHz_clk_wiz_0_en_clk, assumed default net type wire [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:234]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/d_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff
ERROR: [VRFC 10-91] Qbar1 is not declared [F:/Project_tetris/uec2_projekt/vivado/rtl/d_ff.v:10]
ERROR: [VRFC 10-1040] module d_ff ignored due to previous errors [F:/Project_tetris/uec2_projekt/vivado/rtl/d_ff.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_example
ERROR: [Synth 8-1031] Qbar1 is not declared [F:/Project_tetris/uec2_projekt/vivado/rtl/d_ff.v:10]
INFO: [Synth 8-2350] module d_ff ignored due to previous errors [F:/Project_tetris/uec2_projekt/vivado/rtl/d_ff.v:1]
Failed to read verilog 'F:/Project_tetris/uec2_projekt/vivado/rtl/d_ff.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_example
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 937.176 ; gain = 10.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:41]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:41]
INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (1#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-638] synthesizing module 'IBUF' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.750000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.750000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 13 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (5#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (6#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (7#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (8#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:13]
	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer 
	Parameter HOR_BLANK_START bound to: 1280 - type: integer 
	Parameter HOR_BLANK_TIME bound to: 370 - type: integer 
	Parameter HOR_SYNC_START bound to: 1390 - type: integer 
	Parameter HOR_SYNC_TIME bound to: 40 - type: integer 
	Parameter VER_TOTAL_TIME bound to: 750 - type: integer 
	Parameter VER_BLANK_START bound to: 720 - type: integer 
	Parameter VER_BLANK_TIME bound to: 30 - type: integer 
	Parameter VER_SYNC_START bound to: 725 - type: integer 
	Parameter VER_SYNC_TIME bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:5]
	Parameter X_CALIB bound to: 201 - type: integer 
	Parameter Y_CALIB bound to: 10 - type: integer 
	Parameter SIZE bound to: 35 - type: integer 
	Parameter I_BLOCK bound to: 0 - type: integer 
	Parameter O_BLOCK bound to: 1 - type: integer 
	Parameter T_BLOCK bound to: 2 - type: integer 
	Parameter S_BLOCK bound to: 3 - type: integer 
	Parameter Z_BLOCK bound to: 4 - type: integer 
	Parameter J_BLOCK bound to: 5 - type: integer 
	Parameter L_BLOCK bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:69]
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:5]
INFO: [Synth 8-638] synthesizing module 'debounce' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v:2]
INFO: [Synth 8-638] synthesizing module 'debounce_d' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_d.v:1]
INFO: [Synth 8-638] synthesizing module 'slowe_clock_4Hz' [F:/Project_tetris/uec2_projekt/vivado/rtl/slow_clock_4Hz.v:1]
INFO: [Synth 8-256] done synthesizing module 'slowe_clock_4Hz' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/slow_clock_4Hz.v:1]
INFO: [Synth 8-638] synthesizing module 'd_ff' [F:/Project_tetris/uec2_projekt/vivado/rtl/d_ff.v:1]
INFO: [Synth 8-256] done synthesizing module 'd_ff' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/d_ff.v:1]
WARNING: [Synth 8-350] instance 'd1' of module 'd_ff' requires 4 connections, but only 3 given [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_d.v:12]
WARNING: [Synth 8-350] instance 'd2' of module 'd_ff' requires 4 connections, but only 3 given [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_d.v:13]
INFO: [Synth 8-256] done synthesizing module 'debounce_d' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_d.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v:16]
INFO: [Synth 8-638] synthesizing module 'debounce_l' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_l.v:1]
WARNING: [Synth 8-350] instance 'd1' of module 'd_ff' requires 4 connections, but only 3 given [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_l.v:12]
WARNING: [Synth 8-350] instance 'd2' of module 'd_ff' requires 4 connections, but only 3 given [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_l.v:13]
INFO: [Synth 8-256] done synthesizing module 'debounce_l' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_l.v:1]
ERROR: [Synth 8-448] named port connection 'pb_d' does not exist for instance 'my_l' of module 'debounce_l' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v:17]
ERROR: [Synth 8-448] named port connection 'rect_down' does not exist for instance 'my_l' of module 'debounce_l' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v:19]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v:22]
INFO: [Synth 8-638] synthesizing module 'debounce_r' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_r.v:1]
WARNING: [Synth 8-350] instance 'd1' of module 'd_ff' requires 4 connections, but only 3 given [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_r.v:12]
WARNING: [Synth 8-350] instance 'd2' of module 'd_ff' requires 4 connections, but only 3 given [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_r.v:13]
ERROR: [Synth 8-285] failed synthesizing module 'debounce_r' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_r.v:1]
ERROR: [Synth 8-285] failed synthesizing module 'debounce' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v:2]
ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 959.266 ; gain = 32.465
---------------------------------------------------------------------------------
RTL Elaboration failed
40 Infos, 8 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_example
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 959.266 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:41]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:41]
INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (1#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-638] synthesizing module 'IBUF' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.750000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.750000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 13 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (5#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (6#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (7#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (8#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:13]
	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer 
	Parameter HOR_BLANK_START bound to: 1280 - type: integer 
	Parameter HOR_BLANK_TIME bound to: 370 - type: integer 
	Parameter HOR_SYNC_START bound to: 1390 - type: integer 
	Parameter HOR_SYNC_TIME bound to: 40 - type: integer 
	Parameter VER_TOTAL_TIME bound to: 750 - type: integer 
	Parameter VER_BLANK_START bound to: 720 - type: integer 
	Parameter VER_BLANK_TIME bound to: 30 - type: integer 
	Parameter VER_SYNC_START bound to: 725 - type: integer 
	Parameter VER_SYNC_TIME bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:5]
	Parameter X_CALIB bound to: 201 - type: integer 
	Parameter Y_CALIB bound to: 10 - type: integer 
	Parameter SIZE bound to: 35 - type: integer 
	Parameter I_BLOCK bound to: 0 - type: integer 
	Parameter O_BLOCK bound to: 1 - type: integer 
	Parameter T_BLOCK bound to: 2 - type: integer 
	Parameter S_BLOCK bound to: 3 - type: integer 
	Parameter Z_BLOCK bound to: 4 - type: integer 
	Parameter J_BLOCK bound to: 5 - type: integer 
	Parameter L_BLOCK bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:69]
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:5]
INFO: [Synth 8-638] synthesizing module 'debounce' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v:2]
INFO: [Synth 8-638] synthesizing module 'debounce_d' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_d.v:1]
INFO: [Synth 8-638] synthesizing module 'slowe_clock_4Hz' [F:/Project_tetris/uec2_projekt/vivado/rtl/slow_clock_4Hz.v:1]
INFO: [Synth 8-256] done synthesizing module 'slowe_clock_4Hz' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/slow_clock_4Hz.v:1]
INFO: [Synth 8-638] synthesizing module 'd_ff' [F:/Project_tetris/uec2_projekt/vivado/rtl/d_ff.v:1]
INFO: [Synth 8-256] done synthesizing module 'd_ff' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/d_ff.v:1]
WARNING: [Synth 8-350] instance 'd1' of module 'd_ff' requires 4 connections, but only 3 given [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_d.v:12]
WARNING: [Synth 8-350] instance 'd2' of module 'd_ff' requires 4 connections, but only 3 given [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_d.v:13]
INFO: [Synth 8-256] done synthesizing module 'debounce_d' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_d.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v:16]
INFO: [Synth 8-638] synthesizing module 'debounce_l' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_l.v:1]
WARNING: [Synth 8-350] instance 'd1' of module 'd_ff' requires 4 connections, but only 3 given [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_l.v:12]
WARNING: [Synth 8-350] instance 'd2' of module 'd_ff' requires 4 connections, but only 3 given [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_l.v:13]
INFO: [Synth 8-256] done synthesizing module 'debounce_l' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_l.v:1]
ERROR: [Synth 8-448] named port connection 'rect_down' does not exist for instance 'my_l' of module 'debounce_l' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v:19]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v:22]
INFO: [Synth 8-638] synthesizing module 'debounce_r' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_r.v:1]
WARNING: [Synth 8-350] instance 'd1' of module 'd_ff' requires 4 connections, but only 3 given [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_r.v:12]
WARNING: [Synth 8-350] instance 'd2' of module 'd_ff' requires 4 connections, but only 3 given [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_r.v:13]
ERROR: [Synth 8-285] failed synthesizing module 'debounce_r' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_r.v:1]
ERROR: [Synth 8-285] failed synthesizing module 'debounce' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v:2]
ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 965.879 ; gain = 6.613
---------------------------------------------------------------------------------
RTL Elaboration failed
40 Infos, 8 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_example
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 965.879 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:41]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:41]
INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (1#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-638] synthesizing module 'IBUF' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.750000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.750000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 13 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (5#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (6#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (7#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (8#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:13]
	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer 
	Parameter HOR_BLANK_START bound to: 1280 - type: integer 
	Parameter HOR_BLANK_TIME bound to: 370 - type: integer 
	Parameter HOR_SYNC_START bound to: 1390 - type: integer 
	Parameter HOR_SYNC_TIME bound to: 40 - type: integer 
	Parameter VER_TOTAL_TIME bound to: 750 - type: integer 
	Parameter VER_BLANK_START bound to: 720 - type: integer 
	Parameter VER_BLANK_TIME bound to: 30 - type: integer 
	Parameter VER_SYNC_START bound to: 725 - type: integer 
	Parameter VER_SYNC_TIME bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:5]
	Parameter X_CALIB bound to: 201 - type: integer 
	Parameter Y_CALIB bound to: 10 - type: integer 
	Parameter SIZE bound to: 35 - type: integer 
	Parameter I_BLOCK bound to: 0 - type: integer 
	Parameter O_BLOCK bound to: 1 - type: integer 
	Parameter T_BLOCK bound to: 2 - type: integer 
	Parameter S_BLOCK bound to: 3 - type: integer 
	Parameter Z_BLOCK bound to: 4 - type: integer 
	Parameter J_BLOCK bound to: 5 - type: integer 
	Parameter L_BLOCK bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:69]
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:5]
INFO: [Synth 8-638] synthesizing module 'debounce' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v:2]
INFO: [Synth 8-638] synthesizing module 'debounce_d' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_d.v:1]
INFO: [Synth 8-638] synthesizing module 'slowe_clock_4Hz' [F:/Project_tetris/uec2_projekt/vivado/rtl/slow_clock_4Hz.v:1]
INFO: [Synth 8-256] done synthesizing module 'slowe_clock_4Hz' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/slow_clock_4Hz.v:1]
INFO: [Synth 8-638] synthesizing module 'd_ff' [F:/Project_tetris/uec2_projekt/vivado/rtl/d_ff.v:1]
INFO: [Synth 8-256] done synthesizing module 'd_ff' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/d_ff.v:1]
INFO: [Synth 8-256] done synthesizing module 'debounce_d' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_d.v:1]
INFO: [Synth 8-638] synthesizing module 'debounce_l' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_l.v:1]
INFO: [Synth 8-256] done synthesizing module 'debounce_l' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_l.v:1]
INFO: [Synth 8-638] synthesizing module 'debounce_r' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_r.v:1]
INFO: [Synth 8-256] done synthesizing module 'debounce_r' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_r.v:1]
INFO: [Synth 8-638] synthesizing module 'debounce_u' [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_u.v:1]
INFO: [Synth 8-256] done synthesizing module 'debounce_u' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_u.v:1]
INFO: [Synth 8-256] done synthesizing module 'debounce' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v:2]
INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3]
	Parameter LEVEL bound to: 1 - type: integer 
	Parameter FALL_DELAY bound to: 900 - type: integer 
	Parameter TRIGGER bound to: 0 - type: integer 
	Parameter IDLE bound to: 1 - type: integer 
	Parameter MOVE_DOWN bound to: 2 - type: integer 
	Parameter MOVE_LEFT bound to: 3 - type: integer 
	Parameter MOVE_RIGHT bound to: 4 - type: integer 
	Parameter FOLD_BTN bound to: 5 - type: integer 
	Parameter STOP bound to: 6 - type: integer 
	Parameter MOVE_UP bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:48]
INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:63]
WARNING: [Synth 8-3848] Net rot in module/entity draw_rect_ctl does not have driver. [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:14]
INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3]
INFO: [Synth 8-256] done synthesizing module 'vga_example' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port rot[2]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port rot[1]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port rot[0]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[11]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[10]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[9]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[8]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[7]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[6]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[5]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[11]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[10]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[9]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[8]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[7]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[6]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[5]
WARNING: [Synth 8-3331] design draw_rect has unconnected port rot[2]
WARNING: [Synth 8-3331] design draw_rect has unconnected port rot[1]
WARNING: [Synth 8-3331] design draw_rect has unconnected port rot[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 966.980 ; gain = 1.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 966.980 ; gain = 1.102
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc]
Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc]
Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]
Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1278.098 ; gain = 312.219
59 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1278.098 ; gain = 312.219
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk100MHz_clk_wiz_0_en_clk, assumed default net type wire [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:215]
INFO: [VRFC 10-2458] undeclared symbol clk75MHz_clk_wiz_0_en_clk, assumed default net type wire [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:234]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/d_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_d
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_l.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_l
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_r
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_u.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_u
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_background
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_rect
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_rect_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/slow_clock_4Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slowe_clock_4Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/sim/tiff_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_example
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/programy/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 3a7aeaf896b44861b66208241aa62885 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.75,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_timing
Compiling module xil_defaultlib.draw_background
Compiling module xil_defaultlib.draw_rect
Compiling module xil_defaultlib.slowe_clock_4Hz
Compiling module xil_defaultlib.d_ff
Compiling module xil_defaultlib.debounce_d
Compiling module xil_defaultlib.debounce_l
Compiling module xil_defaultlib.debounce_r
Compiling module xil_defaultlib.debounce_u
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.draw_rect_ctl_default
Compiling module xil_defaultlib.vga_example
Compiling module xil_defaultlib.tiff_writer
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Aug 18 16:01:30 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1291.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/programy/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 3a7aeaf896b44861b66208241aa62885 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 18 16:02:31 2021...
