<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Processor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="arithmetic_logic_unit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="arithmetic_logic_unit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="arithmetic_logic_unit.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="io_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="io_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="io_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main_controller.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main_controller.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main_controller.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main_controller.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_controller.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main_controller.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main_controller.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main_controller.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_controller_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_controller_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_controller_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_controller_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="memory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="memory.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="program_status_word.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="program_status_word.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="program_status_word.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1489980214" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1489980214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490214173" xil_pn:in_ck="1466446190029424370" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1490214173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="arithmetic_logic_unit.vhd"/>
      <outfile xil_pn:name="common_register.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="instruction_register.vhd"/>
      <outfile xil_pn:name="io_module.vhd"/>
      <outfile xil_pn:name="io_test.vhd"/>
      <outfile xil_pn:name="main_controller.vhd"/>
      <outfile xil_pn:name="main_test.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="memory_address_register.vhd"/>
      <outfile xil_pn:name="memory_buffer_register.vhd"/>
      <outfile xil_pn:name="mux_addr.vhd"/>
      <outfile xil_pn:name="mux_data.vhd"/>
      <outfile xil_pn:name="program_counter.vhd"/>
      <outfile xil_pn:name="program_status_word.vhd"/>
      <outfile xil_pn:name="register_memory.vhd"/>
      <outfile xil_pn:name="test_io.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1490213954" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5347428857900524371" xil_pn:start_ts="1490213954">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490213954" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2933203156129291281" xil_pn:start_ts="1490213954">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489980214" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8399530035794517331" xil_pn:start_ts="1489980214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490214173" xil_pn:in_ck="1466446190029424370" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1490214173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="arithmetic_logic_unit.vhd"/>
      <outfile xil_pn:name="common_register.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="instruction_register.vhd"/>
      <outfile xil_pn:name="io_module.vhd"/>
      <outfile xil_pn:name="io_test.vhd"/>
      <outfile xil_pn:name="main_controller.vhd"/>
      <outfile xil_pn:name="main_test.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="memory_address_register.vhd"/>
      <outfile xil_pn:name="memory_buffer_register.vhd"/>
      <outfile xil_pn:name="mux_addr.vhd"/>
      <outfile xil_pn:name="mux_data.vhd"/>
      <outfile xil_pn:name="program_counter.vhd"/>
      <outfile xil_pn:name="program_status_word.vhd"/>
      <outfile xil_pn:name="register_memory.vhd"/>
      <outfile xil_pn:name="test_io.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1490214185" xil_pn:in_ck="1466446190029424370" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3066684510854523844" xil_pn:start_ts="1490214173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="io_test_beh.prj"/>
      <outfile xil_pn:name="io_test_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1490214186" xil_pn:in_ck="4436525066054394361" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6893278740735937463" xil_pn:start_ts="1490214185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="io_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1490045970" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1490045970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490045970" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8225516527110185075" xil_pn:start_ts="1490045970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490045970" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8399530035794517331" xil_pn:start_ts="1490045970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490045970" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1490045970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490045970" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3749201904277804277" xil_pn:start_ts="1490045970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490045970" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1490045970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490045970" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4788070743645799581" xil_pn:start_ts="1490045970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490141844" xil_pn:in_ck="4933417390499770771" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1178413398379587216" xil_pn:start_ts="1490141746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
