

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 12 14:24:57 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        conv2d
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.49|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   19|   19|         4|          2|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      0|       0|     590|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     503|
|Register         |        -|      -|     147|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     147|    1093|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv2d_mac_muladdbkb_U1  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_879_p2                  |     *    |      0|  0|  41|           8|           8|
    |tmp_13_0_1_fu_707_p2           |     *    |      0|  0|  41|           8|           8|
    |tmp_13_0_2_fu_721_p2           |     *    |      0|  0|  41|           8|           8|
    |tmp_13_1_1_fu_766_p2           |     *    |      0|  0|  41|           8|           8|
    |tmp_13_1_2_fu_780_p2           |     *    |      0|  0|  41|           8|           8|
    |tmp_13_1_fu_735_p2             |     *    |      0|  0|  41|           8|           8|
    |tmp_13_2_fu_794_p2             |     *    |      0|  0|  41|           8|           8|
    |tmp_4_fu_693_p2                |     *    |      0|  0|  41|           8|           8|
    |i_1_fu_591_p2                  |     +    |      0|  0|  10|           2|           1|
    |indvar_flatten_next_fu_603_p2  |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_753_p2                  |     +    |      0|  0|  10|           2|           1|
    |res_d0                         |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_859_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_741_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp3_fu_747_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp4_fu_867_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_863_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp6_fu_820_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp_7_fu_848_p2                |     +    |      0|  0|  16|           5|           5|
    |tmp_8_2_mid2_v_fu_669_p2       |     +    |      0|  0|  12|           3|           2|
    |tmp_6_fu_839_p2                |     -    |      0|  0|  16|           5|           5|
    |ap_condition_142               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_160               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_329               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_624               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_628               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_633               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_637               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_641               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_646               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_651               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_656               |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_597_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_609_p2             |   icmp   |      0|  0|   8|           2|           2|
    |j_mid2_fu_615_p3               |  select  |      0|  0|   2|           1|           1|
    |tmp_8_1_mid2_fu_650_p3         |  select  |      0|  0|   2|           1|           2|
    |tmp_mid2_fu_623_p3             |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    |tmp_7_1_mid1_fu_644_p2         |    xor   |      0|  0|   3|           2|           3|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 590|         222|         219|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |a_0_address0                                 |  15|          3|    3|          9|
    |a_1_address0                                 |  27|          5|    3|         15|
    |a_1_address1                                 |  15|          3|    3|          9|
    |a_2_address0                                 |  38|          7|    3|         21|
    |a_2_address1                                 |  21|          4|    3|         12|
    |a_3_address0                                 |  27|          5|    3|         15|
    |a_3_address1                                 |  15|          3|    3|          9|
    |a_4_address0                                 |  15|          3|    3|          9|
    |ap_NS_fsm                                    |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                      |  15|          3|    1|          3|
    |ap_phi_mux_a_load_0_0_phi_phi_fu_462_p6      |  21|          4|    8|         32|
    |ap_phi_mux_a_load_0_1_phi_phi_fu_476_p6      |  21|          4|    8|         32|
    |ap_phi_mux_a_load_0_2_phi_phi_fu_490_p6      |  21|          4|    8|         32|
    |ap_phi_mux_a_load_1_0_phi_phi_fu_504_p6      |  21|          4|    8|         32|
    |ap_phi_mux_a_load_1_1_phi_phi_fu_518_p6      |  21|          4|    8|         32|
    |ap_phi_mux_a_load_1_2_phi_phi_fu_532_p6      |  21|          4|    8|         32|
    |ap_phi_mux_a_load_2_0_phi_phi_fu_546_p6      |  21|          4|    8|         32|
    |ap_phi_mux_i_phi_fu_441_p4                   |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten_phi_fu_430_p4      |   9|          2|    4|          8|
    |ap_phi_mux_j_phi_fu_452_p4                   |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter1_a_load_2_1_phi_reg_557  |  21|          4|    8|         32|
    |ap_phi_reg_pp0_iter1_a_load_2_2_phi_reg_568  |  21|          4|    8|         32|
    |b_0_address0                                 |  15|          3|    2|          6|
    |b_1_address0                                 |  15|          3|    2|          6|
    |b_2_address0                                 |  15|          3|    2|          6|
    |i_reg_437                                    |   9|          2|    2|          4|
    |indvar_flatten_reg_426                       |   9|          2|    4|          8|
    |j_reg_448                                    |   9|          2|    2|          4|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 503|         98|  120|        445|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_a_load_2_1_phi_reg_557  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_2_2_phi_reg_568  |   8|   0|    8|          0|
    |b_1_load_2_reg_1112                          |   8|   0|    8|          0|
    |b_2_load_2_reg_1122                          |   8|   0|    8|          0|
    |exitcond_flatten_reg_933                     |   1|   0|    1|          0|
    |exitcond_flatten_reg_933_pp0_iter1_reg       |   1|   0|    1|          0|
    |i_reg_437                                    |   2|   0|    2|          0|
    |indvar_flatten_next_reg_937                  |   4|   0|    4|          0|
    |indvar_flatten_reg_426                       |   4|   0|    4|          0|
    |j_1_reg_1137                                 |   2|   0|    2|          0|
    |j_mid2_reg_942                               |   2|   0|    2|          0|
    |j_mid2_reg_942_pp0_iter1_reg                 |   2|   0|    2|          0|
    |j_reg_448                                    |   2|   0|    2|          0|
    |tmp2_reg_1127                                |  16|   0|   16|          0|
    |tmp3_reg_1132                                |  16|   0|   16|          0|
    |tmp6_reg_1152                                |  16|   0|   16|          0|
    |tmp_13_1_1_reg_1142                          |  16|   0|   16|          0|
    |tmp_13_1_2_reg_1147                          |  16|   0|   16|          0|
    |tmp_8_1_mid2_cast_reg_955                    |   2|   0|   64|         62|
    |tmp_8_2_mid2_reg_965                         |   3|   0|   64|         61|
    |tmp_mid2_reg_948                             |   2|   0|    2|          0|
    |tmp_mid2_reg_948_pp0_iter1_reg               |   2|   0|    2|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 147|   0|  270|        123|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    conv2d    | return value |
|a_0_address0  | out |    3|  ap_memory |      a_0     |     array    |
|a_0_ce0       | out |    1|  ap_memory |      a_0     |     array    |
|a_0_q0        |  in |    8|  ap_memory |      a_0     |     array    |
|a_0_address1  | out |    3|  ap_memory |      a_0     |     array    |
|a_0_ce1       | out |    1|  ap_memory |      a_0     |     array    |
|a_0_q1        |  in |    8|  ap_memory |      a_0     |     array    |
|a_1_address0  | out |    3|  ap_memory |      a_1     |     array    |
|a_1_ce0       | out |    1|  ap_memory |      a_1     |     array    |
|a_1_q0        |  in |    8|  ap_memory |      a_1     |     array    |
|a_1_address1  | out |    3|  ap_memory |      a_1     |     array    |
|a_1_ce1       | out |    1|  ap_memory |      a_1     |     array    |
|a_1_q1        |  in |    8|  ap_memory |      a_1     |     array    |
|a_2_address0  | out |    3|  ap_memory |      a_2     |     array    |
|a_2_ce0       | out |    1|  ap_memory |      a_2     |     array    |
|a_2_q0        |  in |    8|  ap_memory |      a_2     |     array    |
|a_2_address1  | out |    3|  ap_memory |      a_2     |     array    |
|a_2_ce1       | out |    1|  ap_memory |      a_2     |     array    |
|a_2_q1        |  in |    8|  ap_memory |      a_2     |     array    |
|a_3_address0  | out |    3|  ap_memory |      a_3     |     array    |
|a_3_ce0       | out |    1|  ap_memory |      a_3     |     array    |
|a_3_q0        |  in |    8|  ap_memory |      a_3     |     array    |
|a_3_address1  | out |    3|  ap_memory |      a_3     |     array    |
|a_3_ce1       | out |    1|  ap_memory |      a_3     |     array    |
|a_3_q1        |  in |    8|  ap_memory |      a_3     |     array    |
|a_4_address0  | out |    3|  ap_memory |      a_4     |     array    |
|a_4_ce0       | out |    1|  ap_memory |      a_4     |     array    |
|a_4_q0        |  in |    8|  ap_memory |      a_4     |     array    |
|a_4_address1  | out |    3|  ap_memory |      a_4     |     array    |
|a_4_ce1       | out |    1|  ap_memory |      a_4     |     array    |
|a_4_q1        |  in |    8|  ap_memory |      a_4     |     array    |
|b_0_address0  | out |    2|  ap_memory |      b_0     |     array    |
|b_0_ce0       | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q0        |  in |    8|  ap_memory |      b_0     |     array    |
|b_0_address1  | out |    2|  ap_memory |      b_0     |     array    |
|b_0_ce1       | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q1        |  in |    8|  ap_memory |      b_0     |     array    |
|b_1_address0  | out |    2|  ap_memory |      b_1     |     array    |
|b_1_ce0       | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q0        |  in |    8|  ap_memory |      b_1     |     array    |
|b_1_address1  | out |    2|  ap_memory |      b_1     |     array    |
|b_1_ce1       | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q1        |  in |    8|  ap_memory |      b_1     |     array    |
|b_2_address0  | out |    2|  ap_memory |      b_2     |     array    |
|b_2_ce0       | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q0        |  in |    8|  ap_memory |      b_2     |     array    |
|b_2_address1  | out |    2|  ap_memory |      b_2     |     array    |
|b_2_ce1       | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q1        |  in |    8|  ap_memory |      b_2     |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

 <State 1> : 1.30ns
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_2), !map !7"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_1), !map !14"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_0), !map !20"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_4), !map !26"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_3), !map !33"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_2), !map !39"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_1), !map !44"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_0), !map !49"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res), !map !54"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr [3 x i8]* %b_0, i64 0, i64 0"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr [3 x i8]* %b_1, i64 0, i64 0"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr [3 x i8]* %b_2, i64 0, i64 0"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr [3 x i8]* %b_0, i64 0, i64 1"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr [3 x i8]* %b_1, i64 0, i64 1"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_2_addr_1 = getelementptr [3 x i8]* %b_2, i64 0, i64 1"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_0_addr_2 = getelementptr [3 x i8]* %b_0, i64 0, i64 2"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b_1_addr_2 = getelementptr [3 x i8]* %b_1, i64 0, i64 2"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%b_2_addr_2 = getelementptr [3 x i8]* %b_2, i64 0, i64 2"
ST_1 : Operation 26 [1/1] (1.30ns)   --->   "br label %1" [conv2d.cpp:9]

 <State 2> : 5.24ns
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]"
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %tmp_mid2, %ifBlock ]" [conv2d.cpp:13]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %0 ], [ %j_1, %ifBlock ]"
ST_2 : Operation 30 [1/1] (1.27ns)   --->   "%i_1 = add i2 %i, 1" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.09ns)   --->   "%exitcond_flatten = icmp eq i4 %indvar_flatten, -7"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"
ST_2 : Operation 33 [1/1] (1.52ns)   --->   "%indvar_flatten_next = add i4 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %10, label %.reset"
ST_2 : Operation 35 [1/1] (0.89ns)   --->   "%exitcond = icmp eq i2 %j, -1" [conv2d.cpp:11]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.81ns)   --->   "%j_mid2 = select i1 %exitcond, i2 0, i2 %j" [conv2d.cpp:11]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.81ns)   --->   "%tmp_mid2 = select i1 %exitcond, i2 %i_1, i2 %i" [conv2d.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i2 %tmp_mid2 to i64" [conv2d.cpp:13]
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_1_mid2)   --->   "%tmp_7_1_mid1 = xor i2 %i, -2" [conv2d.cpp:16]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_8_1_mid2 = select i1 %exitcond, i2 %tmp_7_1_mid1, i2 %i_1" [conv2d.cpp:16]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8_1_mid2_cast = zext i2 %tmp_8_1_mid2 to i64" [conv2d.cpp:16]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_8_2_mid2_v_v = zext i2 %tmp_mid2 to i3" [conv2d.cpp:16]
ST_2 : Operation 43 [1/1] (1.39ns)   --->   "%tmp_8_2_mid2_v = add i3 %tmp_8_2_mid2_v_v, 2" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8_2_mid2 = zext i3 %tmp_8_2_mid2_v to i64" [conv2d.cpp:16]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr [5 x i8]* %a_1, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 46 [2/2] (1.75ns)   --->   "%a_1_load = load i8* %a_1_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr [5 x i8]* %a_0, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 48 [2/2] (1.75ns)   --->   "%a_0_load = load i8* %a_0_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 50 [2/2] (1.75ns)   --->   "%a_2_load = load i8* %a_2_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 51 [2/2] (1.75ns)   --->   "%b_0_load = load i8* %b_0_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%a_2_addr_1 = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 53 [2/2] (1.75ns)   --->   "%a_2_load_1 = load i8* %a_2_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%a_1_addr_1 = getelementptr [5 x i8]* %a_1, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 55 [2/2] (1.75ns)   --->   "%a_1_load_1 = load i8* %a_1_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr [5 x i8]* %a_3, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 57 [2/2] (1.75ns)   --->   "%a_3_load = load i8* %a_3_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 58 [2/2] (1.75ns)   --->   "%b_1_load = load i8* %b_1_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%a_3_addr_1 = getelementptr [5 x i8]* %a_3, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 60 [2/2] (1.75ns)   --->   "%a_3_load_1 = load i8* %a_3_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%a_2_addr_2 = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 62 [2/2] (1.75ns)   --->   "%a_2_load_2 = load i8* %a_2_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr [5 x i8]* %a_4, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 64 [2/2] (1.75ns)   --->   "%a_4_load = load i8* %a_4_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 65 [2/2] (1.75ns)   --->   "%b_2_load = load i8* %b_2_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%a_1_addr_2 = getelementptr [5 x i8]* %a_1, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 67 [2/2] (1.75ns)   --->   "%a_1_load_2 = load i8* %a_1_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%a_0_addr_1 = getelementptr [5 x i8]* %a_0, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 69 [2/2] (1.75ns)   --->   "%a_0_load_1 = load i8* %a_0_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%a_2_addr_3 = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 71 [2/2] (1.75ns)   --->   "%a_2_load_3 = load i8* %a_2_addr_3, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 72 [2/2] (1.75ns)   --->   "%b_0_load_1 = load i8* %b_0_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%a_2_addr_7 = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_2 : Operation 74 [2/2] (1.75ns)   --->   "%a_2_load_7 = load i8* %a_2_addr_7, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%a_1_addr_5 = getelementptr [5 x i8]* %a_1, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_2 : Operation 76 [2/2] (1.75ns)   --->   "%a_1_load_5 = load i8* %a_1_addr_5, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%a_3_addr_4 = getelementptr [5 x i8]* %a_3, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_2 : Operation 78 [2/2] (1.75ns)   --->   "%a_3_load_4 = load i8* %a_3_addr_4, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 79 [2/2] (1.75ns)   --->   "%b_1_load_2 = load i8* %b_1_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%a_3_addr_5 = getelementptr [5 x i8]* %a_3, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_2 : Operation 81 [2/2] (1.75ns)   --->   "%a_3_load_5 = load i8* %a_3_addr_5, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%a_2_addr_8 = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_2 : Operation 83 [2/2] (1.75ns)   --->   "%a_2_load_8 = load i8* %a_2_addr_8, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%a_4_addr_2 = getelementptr [5 x i8]* %a_4, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_2 : Operation 85 [2/2] (1.75ns)   --->   "%a_4_load_2 = load i8* %a_4_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 86 [2/2] (1.75ns)   --->   "%b_2_load_2 = load i8* %b_2_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

 <State 3> : 8.49ns
ST_3 : Operation 87 [1/2] (1.75ns)   --->   "%a_1_load = load i8* %a_1_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 88 [1/1] (1.39ns)   --->   "br label %2" [conv2d.cpp:16]
ST_3 : Operation 89 [1/2] (1.75ns)   --->   "%a_0_load = load i8* %a_0_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 90 [1/1] (1.39ns)   --->   "br label %2" [conv2d.cpp:16]
ST_3 : Operation 91 [1/2] (1.75ns)   --->   "%a_2_load = load i8* %a_2_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 92 [1/1] (1.39ns)   --->   "br label %2" [conv2d.cpp:16]
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%a_load_0_0_phi = phi i8 [ %a_0_load, %branch40 ], [ %a_1_load, %branch41 ], [ %a_2_load, %branch42 ]" [conv2d.cpp:16]
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_s = sext i8 %a_load_0_0_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 95 [1/2] (1.75ns)   --->   "%b_0_load = load i8* %b_0_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1 = sext i8 %b_0_load to i16" [conv2d.cpp:16]
ST_3 : Operation 97 [1/1] (3.61ns)   --->   "%tmp_4 = mul i16 %tmp_1, %tmp_s" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch38 [
    i2 0, label %branch36
    i2 1, label %branch37
  ]" [conv2d.cpp:16]
ST_3 : Operation 99 [1/2] (1.75ns)   --->   "%a_2_load_1 = load i8* %a_2_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 100 [1/1] (1.39ns)   --->   "br label %3" [conv2d.cpp:16]
ST_3 : Operation 101 [1/2] (1.75ns)   --->   "%a_1_load_1 = load i8* %a_1_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 102 [1/1] (1.39ns)   --->   "br label %3" [conv2d.cpp:16]
ST_3 : Operation 103 [1/2] (1.75ns)   --->   "%a_3_load = load i8* %a_3_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 104 [1/1] (1.39ns)   --->   "br label %3" [conv2d.cpp:16]
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%a_load_0_1_phi = phi i8 [ %a_1_load_1, %branch36 ], [ %a_2_load_1, %branch37 ], [ %a_3_load, %branch38 ]" [conv2d.cpp:16]
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_10_0_1 = sext i8 %a_load_0_1_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 107 [1/2] (1.75ns)   --->   "%b_1_load = load i8* %b_1_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_12_0_1 = sext i8 %b_1_load to i16" [conv2d.cpp:16]
ST_3 : Operation 109 [1/1] (3.61ns)   --->   "%tmp_13_0_1 = mul i16 %tmp_12_0_1, %tmp_10_0_1" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch34 [
    i2 0, label %branch32
    i2 1, label %branch33
  ]" [conv2d.cpp:16]
ST_3 : Operation 111 [1/2] (1.75ns)   --->   "%a_3_load_1 = load i8* %a_3_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 112 [1/1] (1.39ns)   --->   "br label %4" [conv2d.cpp:16]
ST_3 : Operation 113 [1/2] (1.75ns)   --->   "%a_2_load_2 = load i8* %a_2_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 114 [1/1] (1.39ns)   --->   "br label %4" [conv2d.cpp:16]
ST_3 : Operation 115 [1/2] (1.75ns)   --->   "%a_4_load = load i8* %a_4_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 116 [1/1] (1.39ns)   --->   "br label %4" [conv2d.cpp:16]
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%a_load_0_2_phi = phi i8 [ %a_2_load_2, %branch32 ], [ %a_3_load_1, %branch33 ], [ %a_4_load, %branch34 ]" [conv2d.cpp:16]
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_10_0_2 = sext i8 %a_load_0_2_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 119 [1/2] (1.75ns)   --->   "%b_2_load = load i8* %b_2_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_12_0_2 = sext i8 %b_2_load to i16" [conv2d.cpp:16]
ST_3 : Operation 121 [1/1] (3.61ns)   --->   "%tmp_13_0_2 = mul i16 %tmp_10_0_2, %tmp_12_0_2" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch27 [
    i2 0, label %branch25
    i2 1, label %branch26
  ]" [conv2d.cpp:16]
ST_3 : Operation 123 [1/2] (1.75ns)   --->   "%a_1_load_2 = load i8* %a_1_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 124 [1/1] (1.39ns)   --->   "br label %5" [conv2d.cpp:16]
ST_3 : Operation 125 [1/2] (1.75ns)   --->   "%a_0_load_1 = load i8* %a_0_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 126 [1/1] (1.39ns)   --->   "br label %5" [conv2d.cpp:16]
ST_3 : Operation 127 [1/2] (1.75ns)   --->   "%a_2_load_3 = load i8* %a_2_addr_3, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 128 [1/1] (1.39ns)   --->   "br label %5" [conv2d.cpp:16]
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%a_load_1_0_phi = phi i8 [ %a_0_load_1, %branch25 ], [ %a_1_load_2, %branch26 ], [ %a_2_load_3, %branch27 ]" [conv2d.cpp:16]
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_10_1 = sext i8 %a_load_1_0_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 131 [1/2] (1.75ns)   --->   "%b_0_load_1 = load i8* %b_0_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_12_1 = sext i8 %b_0_load_1 to i16" [conv2d.cpp:16]
ST_3 : Operation 133 [1/1] (3.61ns)   --->   "%tmp_13_1 = mul i16 %tmp_10_1, %tmp_12_1" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch23 [
    i2 0, label %branch21
    i2 1, label %branch22
  ]" [conv2d.cpp:16]
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%a_2_addr_4 = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_3 : Operation 136 [2/2] (1.75ns)   --->   "%a_2_load_4 = load i8* %a_2_addr_4, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%a_1_addr_3 = getelementptr [5 x i8]* %a_1, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_3 : Operation 138 [2/2] (1.75ns)   --->   "%a_1_load_3 = load i8* %a_1_addr_3, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%a_3_addr_2 = getelementptr [5 x i8]* %a_3, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_3 : Operation 140 [2/2] (1.75ns)   --->   "%a_3_load_2 = load i8* %a_3_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 141 [2/2] (1.75ns)   --->   "%b_1_load_1 = load i8* %b_1_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%a_3_addr_3 = getelementptr [5 x i8]* %a_3, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_3 : Operation 143 [2/2] (1.75ns)   --->   "%a_3_load_3 = load i8* %a_3_addr_3, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%a_2_addr_5 = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_3 : Operation 145 [2/2] (1.75ns)   --->   "%a_2_load_5 = load i8* %a_2_addr_5, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%a_4_addr_1 = getelementptr [5 x i8]* %a_4, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_3 : Operation 147 [2/2] (1.75ns)   --->   "%a_4_load_1 = load i8* %a_4_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 148 [2/2] (1.75ns)   --->   "%b_2_load_1 = load i8* %b_2_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%a_1_addr_4 = getelementptr [5 x i8]* %a_1, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_3 : Operation 150 [2/2] (1.75ns)   --->   "%a_1_load_4 = load i8* %a_1_addr_4, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%a_0_addr_2 = getelementptr [5 x i8]* %a_0, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_3 : Operation 152 [2/2] (1.75ns)   --->   "%a_0_load_2 = load i8* %a_0_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%a_2_addr_6 = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_3 : Operation 154 [2/2] (1.75ns)   --->   "%a_2_load_6 = load i8* %a_2_addr_6, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 155 [2/2] (1.75ns)   --->   "%b_0_load_2 = load i8* %b_0_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 156 [1/2] (1.75ns)   --->   "%a_2_load_7 = load i8* %a_2_addr_7, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 157 [1/1] (1.39ns)   --->   "br label %9" [conv2d.cpp:16]
ST_3 : Operation 158 [1/2] (1.75ns)   --->   "%a_1_load_5 = load i8* %a_1_addr_5, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 159 [1/1] (1.39ns)   --->   "br label %9" [conv2d.cpp:16]
ST_3 : Operation 160 [1/2] (1.75ns)   --->   "%a_3_load_4 = load i8* %a_3_addr_4, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 161 [1/1] (1.39ns)   --->   "br label %9" [conv2d.cpp:16]
ST_3 : Operation 162 [1/2] (1.75ns)   --->   "%b_1_load_2 = load i8* %b_1_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 163 [1/2] (1.75ns)   --->   "%a_3_load_5 = load i8* %a_3_addr_5, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 164 [1/1] (1.39ns)   --->   "br label %ifBlock" [conv2d.cpp:16]
ST_3 : Operation 165 [1/2] (1.75ns)   --->   "%a_2_load_8 = load i8* %a_2_addr_8, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 166 [1/1] (1.39ns)   --->   "br label %ifBlock" [conv2d.cpp:16]
ST_3 : Operation 167 [1/2] (1.75ns)   --->   "%a_4_load_2 = load i8* %a_4_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 168 [1/1] (1.39ns)   --->   "br label %ifBlock" [conv2d.cpp:16]
ST_3 : Operation 169 [1/2] (1.75ns)   --->   "%b_2_load_2 = load i8* %b_2_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 170 [1/1] (1.72ns)   --->   "%tmp2 = add i16 %tmp_4, %tmp_13_0_1" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (1.72ns)   --->   "%tmp3 = add i16 %tmp_13_0_2, %tmp_13_1" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (1.27ns)   --->   "%j_1 = add i2 %j_mid2, 1" [conv2d.cpp:11]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 8.49ns
ST_4 : Operation 173 [1/2] (1.75ns)   --->   "%a_2_load_4 = load i8* %a_2_addr_4, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 174 [1/1] (1.39ns)   --->   "br label %6" [conv2d.cpp:16]
ST_4 : Operation 175 [1/2] (1.75ns)   --->   "%a_1_load_3 = load i8* %a_1_addr_3, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 176 [1/1] (1.39ns)   --->   "br label %6" [conv2d.cpp:16]
ST_4 : Operation 177 [1/2] (1.75ns)   --->   "%a_3_load_2 = load i8* %a_3_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 178 [1/1] (1.39ns)   --->   "br label %6" [conv2d.cpp:16]
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%a_load_1_1_phi = phi i8 [ %a_1_load_3, %branch21 ], [ %a_2_load_4, %branch22 ], [ %a_3_load_2, %branch23 ]" [conv2d.cpp:16]
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_10_1_1 = sext i8 %a_load_1_1_phi to i16" [conv2d.cpp:16]
ST_4 : Operation 181 [1/2] (1.75ns)   --->   "%b_1_load_1 = load i8* %b_1_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_12_1_1 = sext i8 %b_1_load_1 to i16" [conv2d.cpp:16]
ST_4 : Operation 183 [1/1] (3.61ns)   --->   "%tmp_13_1_1 = mul i16 %tmp_10_1_1, %tmp_12_1_1" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch19 [
    i2 0, label %branch17
    i2 1, label %branch18
  ]" [conv2d.cpp:16]
ST_4 : Operation 185 [1/2] (1.75ns)   --->   "%a_3_load_3 = load i8* %a_3_addr_3, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 186 [1/1] (1.39ns)   --->   "br label %7" [conv2d.cpp:16]
ST_4 : Operation 187 [1/2] (1.75ns)   --->   "%a_2_load_5 = load i8* %a_2_addr_5, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 188 [1/1] (1.39ns)   --->   "br label %7" [conv2d.cpp:16]
ST_4 : Operation 189 [1/2] (1.75ns)   --->   "%a_4_load_1 = load i8* %a_4_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 190 [1/1] (1.39ns)   --->   "br label %7" [conv2d.cpp:16]
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%a_load_1_2_phi = phi i8 [ %a_2_load_5, %branch17 ], [ %a_3_load_3, %branch18 ], [ %a_4_load_1, %branch19 ]" [conv2d.cpp:16]
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_10_1_2 = sext i8 %a_load_1_2_phi to i16" [conv2d.cpp:16]
ST_4 : Operation 193 [1/2] (1.75ns)   --->   "%b_2_load_1 = load i8* %b_2_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_12_1_2 = sext i8 %b_2_load_1 to i16" [conv2d.cpp:16]
ST_4 : Operation 195 [1/1] (3.61ns)   --->   "%tmp_13_1_2 = mul i16 %tmp_10_1_2, %tmp_12_1_2" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch12 [
    i2 0, label %branch10
    i2 1, label %branch11
  ]" [conv2d.cpp:16]
ST_4 : Operation 197 [1/2] (1.75ns)   --->   "%a_1_load_4 = load i8* %a_1_addr_4, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 198 [1/1] (1.39ns)   --->   "br label %8" [conv2d.cpp:16]
ST_4 : Operation 199 [1/2] (1.75ns)   --->   "%a_0_load_2 = load i8* %a_0_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 200 [1/1] (1.39ns)   --->   "br label %8" [conv2d.cpp:16]
ST_4 : Operation 201 [1/2] (1.75ns)   --->   "%a_2_load_6 = load i8* %a_2_addr_6, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 202 [1/1] (1.39ns)   --->   "br label %8" [conv2d.cpp:16]
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%a_load_2_0_phi = phi i8 [ %a_0_load_2, %branch10 ], [ %a_1_load_4, %branch11 ], [ %a_2_load_6, %branch12 ]" [conv2d.cpp:16]
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_10_2 = sext i8 %a_load_2_0_phi to i16" [conv2d.cpp:16]
ST_4 : Operation 205 [1/2] (1.75ns)   --->   "%b_0_load_2 = load i8* %b_0_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_12_2 = sext i8 %b_0_load_2 to i16" [conv2d.cpp:16]
ST_4 : Operation 207 [1/1] (3.61ns)   --->   "%tmp_13_2 = mul i16 %tmp_10_2, %tmp_12_2" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]" [conv2d.cpp:16]
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%a_load_2_1_phi = phi i8 [ %a_1_load_5, %branch6 ], [ %a_2_load_7, %branch7 ], [ %a_3_load_4, %branch8 ]" [conv2d.cpp:16]
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_10_2_1 = sext i8 %a_load_2_1_phi to i16" [conv2d.cpp:16]
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_12_2_1 = sext i8 %b_1_load_2 to i16" [conv2d.cpp:16]
ST_4 : Operation 212 [1/1] (3.61ns)   --->   "%tmp_13_2_1 = mul i16 %tmp_10_2_1, %tmp_12_2_1" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch4 [
    i2 0, label %branch2
    i2 1, label %branch3
  ]" [conv2d.cpp:16]
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%a_load_2_2_phi = phi i8 [ %a_2_load_8, %branch2 ], [ %a_3_load_5, %branch3 ], [ %a_4_load_2, %branch4 ]" [conv2d.cpp:16]
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_10_2_2 = sext i8 %a_load_2_2_phi to i16" [conv2d.cpp:16]
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_12_2_2 = sext i8 %b_2_load_2 to i16" [conv2d.cpp:16]
ST_4 : Operation 217 [1/1] (2.82ns)   --->   "%tmp_13_2_2 = mul i16 %tmp_10_2_2, %tmp_12_2_2" [conv2d.cpp:16]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 218 [1/1] (2.73ns)   --->   "%tmp7 = add i16 %tmp_13_2_1, %tmp_13_2_2" [conv2d.cpp:16]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 219 [1/1] (1.72ns)   --->   "%tmp6 = add i16 %tmp7, %tmp_13_2" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 8.13ns
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)"
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_mid2_cast5 = zext i2 %tmp_mid2 to i5" [conv2d.cpp:13]
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_mid2, i2 0)" [conv2d.cpp:13]
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp to i5" [conv2d.cpp:13]
ST_5 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_6 = sub i5 %p_shl_cast, %tmp_mid2_cast5" [conv2d.cpp:13]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [conv2d.cpp:11]
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind" [conv2d.cpp:11]
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2d.cpp:12]
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i2 %j_mid2 to i5" [conv2d.cpp:13]
ST_5 : Operation 229 [1/1] (2.79ns) (root node of TernaryAdder)   --->   "%tmp_7 = add i5 %tmp_3_cast, %tmp_6" [conv2d.cpp:13]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i5 %tmp_7 to i64" [conv2d.cpp:13]
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_7_cast" [conv2d.cpp:13]
ST_5 : Operation 232 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch42 [
    i2 0, label %branch40
    i2 1, label %branch41
  ]" [conv2d.cpp:16]
ST_5 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i16 %tmp3, %tmp2" [conv2d.cpp:16]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i16 %tmp_13_1_1, %tmp_13_1_2" [conv2d.cpp:16]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 235 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%tmp4 = add i16 %tmp6, %tmp5" [conv2d.cpp:16]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 236 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%tmp_14_2_2 = add i16 %tmp4, %tmp1" [conv2d.cpp:16]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 237 [1/1] (1.75ns)   --->   "store i16 %tmp_14_2_2, i16* %res_addr, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_5) nounwind" [conv2d.cpp:19]
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "br label %1"

 <State 6> : 0.00ns
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "ret void" [conv2d.cpp:21]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ a_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ a_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ a_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7          (specbitsmap      ) [ 0000000]
StgValue_8          (specbitsmap      ) [ 0000000]
StgValue_9          (specbitsmap      ) [ 0000000]
StgValue_10         (specbitsmap      ) [ 0000000]
StgValue_11         (specbitsmap      ) [ 0000000]
StgValue_12         (specbitsmap      ) [ 0000000]
StgValue_13         (specbitsmap      ) [ 0000000]
StgValue_14         (specbitsmap      ) [ 0000000]
StgValue_15         (specbitsmap      ) [ 0000000]
StgValue_16         (spectopmodule    ) [ 0000000]
b_0_addr            (getelementptr    ) [ 0011110]
b_1_addr            (getelementptr    ) [ 0011110]
b_2_addr            (getelementptr    ) [ 0011110]
b_0_addr_1          (getelementptr    ) [ 0011110]
b_1_addr_1          (getelementptr    ) [ 0011110]
b_2_addr_1          (getelementptr    ) [ 0011110]
b_0_addr_2          (getelementptr    ) [ 0011110]
b_1_addr_2          (getelementptr    ) [ 0011110]
b_2_addr_2          (getelementptr    ) [ 0011110]
StgValue_26         (br               ) [ 0111110]
indvar_flatten      (phi              ) [ 0010000]
i                   (phi              ) [ 0010000]
j                   (phi              ) [ 0010000]
i_1                 (add              ) [ 0000000]
exitcond_flatten    (icmp             ) [ 0011110]
empty               (speclooptripcount) [ 0000000]
indvar_flatten_next (add              ) [ 0111110]
StgValue_34         (br               ) [ 0000000]
exitcond            (icmp             ) [ 0000000]
j_mid2              (select           ) [ 0011110]
tmp_mid2            (select           ) [ 0111110]
tmp_mid2_cast       (zext             ) [ 0000000]
tmp_7_1_mid1        (xor              ) [ 0000000]
tmp_8_1_mid2        (select           ) [ 0000000]
tmp_8_1_mid2_cast   (zext             ) [ 0001000]
tmp_8_2_mid2_v_v    (zext             ) [ 0000000]
tmp_8_2_mid2_v      (add              ) [ 0000000]
tmp_8_2_mid2        (zext             ) [ 0001000]
a_1_addr            (getelementptr    ) [ 0001000]
a_0_addr            (getelementptr    ) [ 0001000]
a_2_addr            (getelementptr    ) [ 0001000]
a_2_addr_1          (getelementptr    ) [ 0001000]
a_1_addr_1          (getelementptr    ) [ 0001000]
a_3_addr            (getelementptr    ) [ 0001000]
a_3_addr_1          (getelementptr    ) [ 0001000]
a_2_addr_2          (getelementptr    ) [ 0001000]
a_4_addr            (getelementptr    ) [ 0001000]
a_1_addr_2          (getelementptr    ) [ 0001000]
a_0_addr_1          (getelementptr    ) [ 0001000]
a_2_addr_3          (getelementptr    ) [ 0001000]
a_2_addr_7          (getelementptr    ) [ 0001000]
a_1_addr_5          (getelementptr    ) [ 0001000]
a_3_addr_4          (getelementptr    ) [ 0001000]
a_3_addr_5          (getelementptr    ) [ 0001000]
a_2_addr_8          (getelementptr    ) [ 0001000]
a_4_addr_2          (getelementptr    ) [ 0001000]
a_1_load            (load             ) [ 0000000]
StgValue_88         (br               ) [ 0000000]
a_0_load            (load             ) [ 0000000]
StgValue_90         (br               ) [ 0000000]
a_2_load            (load             ) [ 0000000]
StgValue_92         (br               ) [ 0000000]
a_load_0_0_phi      (phi              ) [ 0000000]
tmp_s               (sext             ) [ 0000000]
b_0_load            (load             ) [ 0000000]
tmp_1               (sext             ) [ 0000000]
tmp_4               (mul              ) [ 0000000]
StgValue_98         (switch           ) [ 0000000]
a_2_load_1          (load             ) [ 0000000]
StgValue_100        (br               ) [ 0000000]
a_1_load_1          (load             ) [ 0000000]
StgValue_102        (br               ) [ 0000000]
a_3_load            (load             ) [ 0000000]
StgValue_104        (br               ) [ 0000000]
a_load_0_1_phi      (phi              ) [ 0000000]
tmp_10_0_1          (sext             ) [ 0000000]
b_1_load            (load             ) [ 0000000]
tmp_12_0_1          (sext             ) [ 0000000]
tmp_13_0_1          (mul              ) [ 0000000]
StgValue_110        (switch           ) [ 0000000]
a_3_load_1          (load             ) [ 0000000]
StgValue_112        (br               ) [ 0000000]
a_2_load_2          (load             ) [ 0000000]
StgValue_114        (br               ) [ 0000000]
a_4_load            (load             ) [ 0000000]
StgValue_116        (br               ) [ 0000000]
a_load_0_2_phi      (phi              ) [ 0000000]
tmp_10_0_2          (sext             ) [ 0000000]
b_2_load            (load             ) [ 0000000]
tmp_12_0_2          (sext             ) [ 0000000]
tmp_13_0_2          (mul              ) [ 0000000]
StgValue_122        (switch           ) [ 0000000]
a_1_load_2          (load             ) [ 0000000]
StgValue_124        (br               ) [ 0000000]
a_0_load_1          (load             ) [ 0000000]
StgValue_126        (br               ) [ 0000000]
a_2_load_3          (load             ) [ 0000000]
StgValue_128        (br               ) [ 0000000]
a_load_1_0_phi      (phi              ) [ 0000000]
tmp_10_1            (sext             ) [ 0000000]
b_0_load_1          (load             ) [ 0000000]
tmp_12_1            (sext             ) [ 0000000]
tmp_13_1            (mul              ) [ 0000000]
StgValue_134        (switch           ) [ 0000000]
a_2_addr_4          (getelementptr    ) [ 0010100]
a_1_addr_3          (getelementptr    ) [ 0010100]
a_3_addr_2          (getelementptr    ) [ 0010100]
a_3_addr_3          (getelementptr    ) [ 0010100]
a_2_addr_5          (getelementptr    ) [ 0010100]
a_4_addr_1          (getelementptr    ) [ 0010100]
a_1_addr_4          (getelementptr    ) [ 0010100]
a_0_addr_2          (getelementptr    ) [ 0010100]
a_2_addr_6          (getelementptr    ) [ 0010100]
a_2_load_7          (load             ) [ 0011110]
StgValue_157        (br               ) [ 0011110]
a_1_load_5          (load             ) [ 0011110]
StgValue_159        (br               ) [ 0011110]
a_3_load_4          (load             ) [ 0011110]
StgValue_161        (br               ) [ 0011110]
b_1_load_2          (load             ) [ 0010100]
a_3_load_5          (load             ) [ 0011110]
StgValue_164        (br               ) [ 0011110]
a_2_load_8          (load             ) [ 0011110]
StgValue_166        (br               ) [ 0011110]
a_4_load_2          (load             ) [ 0011110]
StgValue_168        (br               ) [ 0011110]
b_2_load_2          (load             ) [ 0010100]
tmp2                (add              ) [ 0011110]
tmp3                (add              ) [ 0011110]
j_1                 (add              ) [ 0111110]
a_2_load_4          (load             ) [ 0000000]
StgValue_174        (br               ) [ 0000000]
a_1_load_3          (load             ) [ 0000000]
StgValue_176        (br               ) [ 0000000]
a_3_load_2          (load             ) [ 0000000]
StgValue_178        (br               ) [ 0000000]
a_load_1_1_phi      (phi              ) [ 0000000]
tmp_10_1_1          (sext             ) [ 0000000]
b_1_load_1          (load             ) [ 0000000]
tmp_12_1_1          (sext             ) [ 0000000]
tmp_13_1_1          (mul              ) [ 0001010]
StgValue_184        (switch           ) [ 0000000]
a_3_load_3          (load             ) [ 0000000]
StgValue_186        (br               ) [ 0000000]
a_2_load_5          (load             ) [ 0000000]
StgValue_188        (br               ) [ 0000000]
a_4_load_1          (load             ) [ 0000000]
StgValue_190        (br               ) [ 0000000]
a_load_1_2_phi      (phi              ) [ 0000000]
tmp_10_1_2          (sext             ) [ 0000000]
b_2_load_1          (load             ) [ 0000000]
tmp_12_1_2          (sext             ) [ 0000000]
tmp_13_1_2          (mul              ) [ 0001010]
StgValue_196        (switch           ) [ 0000000]
a_1_load_4          (load             ) [ 0000000]
StgValue_198        (br               ) [ 0000000]
a_0_load_2          (load             ) [ 0000000]
StgValue_200        (br               ) [ 0000000]
a_2_load_6          (load             ) [ 0000000]
StgValue_202        (br               ) [ 0000000]
a_load_2_0_phi      (phi              ) [ 0000000]
tmp_10_2            (sext             ) [ 0000000]
b_0_load_2          (load             ) [ 0000000]
tmp_12_2            (sext             ) [ 0000000]
tmp_13_2            (mul              ) [ 0000000]
StgValue_208        (switch           ) [ 0000000]
a_load_2_1_phi      (phi              ) [ 0010100]
tmp_10_2_1          (sext             ) [ 0000000]
tmp_12_2_1          (sext             ) [ 0000000]
tmp_13_2_1          (mul              ) [ 0000000]
StgValue_213        (switch           ) [ 0000000]
a_load_2_2_phi      (phi              ) [ 0010100]
tmp_10_2_2          (sext             ) [ 0000000]
tmp_12_2_2          (sext             ) [ 0000000]
tmp_13_2_2          (mul              ) [ 0000000]
tmp7                (add              ) [ 0000000]
tmp6                (add              ) [ 0001010]
StgValue_220        (specloopname     ) [ 0000000]
tmp_mid2_cast5      (zext             ) [ 0000000]
tmp                 (bitconcatenate   ) [ 0000000]
p_shl_cast          (zext             ) [ 0000000]
tmp_6               (sub              ) [ 0000000]
StgValue_225        (specloopname     ) [ 0000000]
tmp_5               (specregionbegin  ) [ 0000000]
StgValue_227        (specpipeline     ) [ 0000000]
tmp_3_cast          (zext             ) [ 0000000]
tmp_7               (add              ) [ 0000000]
tmp_7_cast          (zext             ) [ 0000000]
res_addr            (getelementptr    ) [ 0000000]
StgValue_232        (switch           ) [ 0000000]
tmp1                (add              ) [ 0000000]
tmp5                (add              ) [ 0000000]
tmp4                (add              ) [ 0000000]
tmp_14_2_2          (add              ) [ 0000000]
StgValue_237        (store            ) [ 0000000]
empty_2             (specregionend    ) [ 0000000]
StgValue_239        (br               ) [ 0111110]
StgValue_240        (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="b_0_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="b_1_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="b_2_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="b_0_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="b_1_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="b_2_addr_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="b_0_addr_2_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="b_1_addr_2_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="b_2_addr_2_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="a_1_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="2" slack="0"/>
<pin id="146" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="253" dir="0" index="3" bw="3" slack="0"/>
<pin id="254" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="152" dir="1" index="2" bw="8" slack="0"/>
<pin id="255" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/2 a_1_load_1/2 a_1_load_2/2 a_1_load_5/2 a_1_load_3/3 a_1_load_4/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="a_0_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="2" slack="0"/>
<pin id="158" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="264" dir="0" index="3" bw="3" slack="0"/>
<pin id="265" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="164" dir="1" index="2" bw="8" slack="0"/>
<pin id="266" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_0_load/2 a_0_load_1/2 a_0_load_2/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="a_2_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="2" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="275" dir="0" index="3" bw="3" slack="0"/>
<pin id="276" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="176" dir="1" index="2" bw="8" slack="0"/>
<pin id="277" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_2_load/2 a_2_load_1/2 a_2_load_2/2 a_2_load_3/2 a_2_load_7/2 a_2_load_8/2 a_2_load_4/3 a_2_load_5/3 a_2_load_6/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="1"/>
<pin id="180" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="279" dir="0" index="3" bw="2" slack="1"/>
<pin id="280" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
<pin id="281" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/2 b_0_load_1/2 b_0_load_2/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="a_2_addr_1_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="2" slack="0"/>
<pin id="186" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="a_1_addr_1_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="2" slack="0"/>
<pin id="194" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="a_3_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="2" slack="0"/>
<pin id="202" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_3_addr/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="305" dir="0" index="3" bw="3" slack="0"/>
<pin id="306" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="208" dir="1" index="2" bw="8" slack="0"/>
<pin id="307" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_3_load/2 a_3_load_1/2 a_3_load_4/2 a_3_load_5/2 a_3_load_2/3 a_3_load_3/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="1"/>
<pin id="212" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="309" dir="0" index="3" bw="2" slack="1"/>
<pin id="310" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
<pin id="311" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/2 b_1_load_2/2 b_1_load_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="a_3_addr_1_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="2" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_3_addr_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="a_2_addr_2_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="2" slack="0"/>
<pin id="226" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr_2/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="a_4_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="2" slack="0"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_4_addr/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="335" dir="0" index="3" bw="3" slack="0"/>
<pin id="336" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="240" dir="1" index="2" bw="8" slack="0"/>
<pin id="337" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_4_load/2 a_4_load_2/2 a_4_load_1/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="1"/>
<pin id="244" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="339" dir="0" index="3" bw="2" slack="1"/>
<pin id="340" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
<pin id="341" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_2_load/2 b_2_load_2/2 b_2_load_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="a_1_addr_2_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="2" slack="0"/>
<pin id="250" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_2/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="a_0_addr_1_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="2" slack="0"/>
<pin id="261" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="a_2_addr_3_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="2" slack="0"/>
<pin id="272" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr_3/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="a_2_addr_7_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="3" slack="0"/>
<pin id="286" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr_7/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="a_1_addr_5_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="3" slack="0"/>
<pin id="294" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_5/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="a_3_addr_4_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="3" slack="0"/>
<pin id="302" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_3_addr_4/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="a_3_addr_5_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="3" slack="0"/>
<pin id="316" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_3_addr_5/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="a_2_addr_8_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr_8/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="a_4_addr_2_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_4_addr_2/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="a_2_addr_4_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="2" slack="1"/>
<pin id="346" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr_4/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="a_1_addr_3_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="2" slack="1"/>
<pin id="354" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_3/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="a_3_addr_2_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="2" slack="1"/>
<pin id="362" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_3_addr_2/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="a_3_addr_3_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="2" slack="1"/>
<pin id="370" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_3_addr_3/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="a_2_addr_5_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="2" slack="1"/>
<pin id="378" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr_5/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="a_4_addr_1_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="2" slack="1"/>
<pin id="386" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_4_addr_1/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="a_1_addr_4_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="3" slack="1"/>
<pin id="394" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_4/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="a_0_addr_2_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="3" slack="1"/>
<pin id="402" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr_2/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="a_2_addr_6_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="3" slack="1"/>
<pin id="410" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr_6/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="res_addr_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="5" slack="0"/>
<pin id="418" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="StgValue_237_access_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="0"/>
<pin id="424" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_237/5 "/>
</bind>
</comp>

<comp id="426" class="1005" name="indvar_flatten_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="1"/>
<pin id="428" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="indvar_flatten_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="4" slack="0"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="437" class="1005" name="i_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="1"/>
<pin id="439" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="441" class="1004" name="i_phi_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="2" slack="0"/>
<pin id="445" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="j_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="1"/>
<pin id="450" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="j_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="2" slack="1"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="459" class="1005" name="a_load_0_0_phi_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="461" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_0_0_phi (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="a_load_0_0_phi_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="8" slack="0"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="4" bw="8" slack="0"/>
<pin id="468" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_0_0_phi/3 "/>
</bind>
</comp>

<comp id="473" class="1005" name="a_load_0_1_phi_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="475" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_0_1_phi (phireg) "/>
</bind>
</comp>

<comp id="476" class="1004" name="a_load_0_1_phi_phi_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="8" slack="0"/>
<pin id="480" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="4" bw="8" slack="0"/>
<pin id="482" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_0_1_phi/3 "/>
</bind>
</comp>

<comp id="487" class="1005" name="a_load_0_2_phi_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="489" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_0_2_phi (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="a_load_0_2_phi_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="8" slack="0"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="4" bw="8" slack="0"/>
<pin id="496" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_0_2_phi/3 "/>
</bind>
</comp>

<comp id="501" class="1005" name="a_load_1_0_phi_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="503" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_1_0_phi (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="a_load_1_0_phi_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="8" slack="0"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="4" bw="8" slack="0"/>
<pin id="510" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_1_0_phi/3 "/>
</bind>
</comp>

<comp id="515" class="1005" name="a_load_1_1_phi_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="517" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_1_1_phi (phireg) "/>
</bind>
</comp>

<comp id="518" class="1004" name="a_load_1_1_phi_phi_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="8" slack="0"/>
<pin id="522" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="4" bw="8" slack="0"/>
<pin id="524" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_1_1_phi/4 "/>
</bind>
</comp>

<comp id="529" class="1005" name="a_load_1_2_phi_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="531" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_1_2_phi (phireg) "/>
</bind>
</comp>

<comp id="532" class="1004" name="a_load_1_2_phi_phi_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="8" slack="0"/>
<pin id="536" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="4" bw="8" slack="0"/>
<pin id="538" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_1_2_phi/4 "/>
</bind>
</comp>

<comp id="543" class="1005" name="a_load_2_0_phi_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="545" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_2_0_phi (phireg) "/>
</bind>
</comp>

<comp id="546" class="1004" name="a_load_2_0_phi_phi_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="8" slack="0"/>
<pin id="550" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="4" bw="8" slack="0"/>
<pin id="552" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_2_0_phi/4 "/>
</bind>
</comp>

<comp id="557" class="1005" name="a_load_2_1_phi_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="559" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_2_1_phi (phireg) "/>
</bind>
</comp>

<comp id="560" class="1004" name="a_load_2_1_phi_phi_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="1"/>
<pin id="562" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="8" slack="1"/>
<pin id="564" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="4" bw="8" slack="1"/>
<pin id="566" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_2_1_phi/4 "/>
</bind>
</comp>

<comp id="568" class="1005" name="a_load_2_2_phi_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="570" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_2_2_phi (phireg) "/>
</bind>
</comp>

<comp id="571" class="1004" name="a_load_2_2_phi_phi_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="1"/>
<pin id="573" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="574" dir="0" index="2" bw="8" slack="1"/>
<pin id="575" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="4" bw="8" slack="1"/>
<pin id="577" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_2_2_phi/4 "/>
</bind>
</comp>

<comp id="579" class="1005" name="reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="1"/>
<pin id="581" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_2_load_7 a_2_load_8 "/>
</bind>
</comp>

<comp id="585" class="1005" name="reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="1"/>
<pin id="587" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_3_load_4 a_3_load_5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="i_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="2" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="exitcond_flatten_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="0" index="1" bw="4" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="indvar_flatten_next_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="exitcond_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="0"/>
<pin id="611" dir="0" index="1" bw="2" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="j_mid2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="2" slack="0"/>
<pin id="618" dir="0" index="2" bw="2" slack="0"/>
<pin id="619" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_mid2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="2" slack="0"/>
<pin id="626" dir="0" index="2" bw="2" slack="0"/>
<pin id="627" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_mid2_cast_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="2" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_7_1_mid1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="2" slack="0"/>
<pin id="646" dir="0" index="1" bw="2" slack="0"/>
<pin id="647" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_7_1_mid1/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_8_1_mid2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="2" slack="0"/>
<pin id="653" dir="0" index="2" bw="2" slack="0"/>
<pin id="654" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8_1_mid2/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_8_1_mid2_cast_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="2" slack="0"/>
<pin id="660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_1_mid2_cast/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_8_2_mid2_v_v_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="2" slack="0"/>
<pin id="667" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_2_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_8_2_mid2_v_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="2" slack="0"/>
<pin id="671" dir="0" index="1" bw="3" slack="0"/>
<pin id="672" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_2_mid2_v/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_8_2_mid2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="0"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_2_mid2/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_s_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_4_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="0"/>
<pin id="695" dir="0" index="1" bw="8" slack="0"/>
<pin id="696" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_10_0_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_0_1/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_12_0_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_0_1/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_13_0_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="0"/>
<pin id="709" dir="0" index="1" bw="8" slack="0"/>
<pin id="710" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13_0_1/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_10_0_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="0"/>
<pin id="715" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_0_2/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_12_0_2_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="0"/>
<pin id="719" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_0_2/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_13_0_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="0" index="1" bw="8" slack="0"/>
<pin id="724" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13_0_2/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_10_1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="0"/>
<pin id="729" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_1/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_12_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_1/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_13_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="0"/>
<pin id="738" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13_1/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="0"/>
<pin id="743" dir="0" index="1" bw="16" slack="0"/>
<pin id="744" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp3_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="0"/>
<pin id="749" dir="0" index="1" bw="16" slack="0"/>
<pin id="750" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="j_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="2" slack="1"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_10_1_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_1_1/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_12_1_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_1_1/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_13_1_1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="0"/>
<pin id="768" dir="0" index="1" bw="8" slack="0"/>
<pin id="769" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13_1_1/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_10_1_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_1_2/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_12_1_2_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_1_2/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_13_1_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="0"/>
<pin id="782" dir="0" index="1" bw="8" slack="0"/>
<pin id="783" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13_1_2/4 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_10_2_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="0"/>
<pin id="788" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_2/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_12_2_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="0"/>
<pin id="792" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_2/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_13_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="0"/>
<pin id="796" dir="0" index="1" bw="8" slack="0"/>
<pin id="797" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13_2/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_10_2_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_2_1/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_12_2_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="1"/>
<pin id="806" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_2_1/4 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_13_2_1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="0" index="1" bw="8" slack="0"/>
<pin id="810" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13_2_1/4 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_10_2_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_2_2/4 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_12_2_2_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="1"/>
<pin id="819" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_2_2/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp6_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="0"/>
<pin id="822" dir="0" index="1" bw="16" slack="0"/>
<pin id="823" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/4 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_mid2_cast5_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="2" slack="3"/>
<pin id="827" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast5/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="4" slack="0"/>
<pin id="830" dir="0" index="1" bw="2" slack="3"/>
<pin id="831" dir="0" index="2" bw="1" slack="0"/>
<pin id="832" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="p_shl_cast_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="4" slack="0"/>
<pin id="837" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_6_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="4" slack="0"/>
<pin id="841" dir="0" index="1" bw="2" slack="0"/>
<pin id="842" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_3_cast_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="2" slack="3"/>
<pin id="847" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_7_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="2" slack="0"/>
<pin id="850" dir="0" index="1" bw="5" slack="0"/>
<pin id="851" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_7_cast_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="5" slack="0"/>
<pin id="856" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp1_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="2"/>
<pin id="861" dir="0" index="1" bw="16" slack="2"/>
<pin id="862" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp5_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="1"/>
<pin id="865" dir="0" index="1" bw="16" slack="1"/>
<pin id="866" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/5 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp4_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="1"/>
<pin id="869" dir="0" index="1" bw="16" slack="0"/>
<pin id="870" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_14_2_2_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="0"/>
<pin id="874" dir="0" index="1" bw="16" slack="0"/>
<pin id="875" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14_2_2/5 "/>
</bind>
</comp>

<comp id="879" class="1007" name="grp_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="0"/>
<pin id="882" dir="0" index="2" bw="16" slack="0"/>
<pin id="883" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_13_2_2/4 tmp7/4 "/>
</bind>
</comp>

<comp id="888" class="1005" name="b_0_addr_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="2" slack="1"/>
<pin id="890" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="893" class="1005" name="b_1_addr_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="2" slack="1"/>
<pin id="895" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="898" class="1005" name="b_2_addr_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="2" slack="1"/>
<pin id="900" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr "/>
</bind>
</comp>

<comp id="903" class="1005" name="b_0_addr_1_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="2" slack="1"/>
<pin id="905" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr_1 "/>
</bind>
</comp>

<comp id="908" class="1005" name="b_1_addr_1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="2" slack="2"/>
<pin id="910" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="b_1_addr_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="b_2_addr_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="2" slack="2"/>
<pin id="915" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="b_2_addr_1 "/>
</bind>
</comp>

<comp id="918" class="1005" name="b_0_addr_2_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="2" slack="2"/>
<pin id="920" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="b_0_addr_2 "/>
</bind>
</comp>

<comp id="923" class="1005" name="b_1_addr_2_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="2" slack="1"/>
<pin id="925" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_2 "/>
</bind>
</comp>

<comp id="928" class="1005" name="b_2_addr_2_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="2" slack="1"/>
<pin id="930" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr_2 "/>
</bind>
</comp>

<comp id="933" class="1005" name="exitcond_flatten_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="1"/>
<pin id="935" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="937" class="1005" name="indvar_flatten_next_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="4" slack="0"/>
<pin id="939" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="942" class="1005" name="j_mid2_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="2" slack="1"/>
<pin id="944" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="948" class="1005" name="tmp_mid2_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="2" slack="0"/>
<pin id="950" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="955" class="1005" name="tmp_8_1_mid2_cast_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="64" slack="1"/>
<pin id="957" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_mid2_cast "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_8_2_mid2_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="64" slack="1"/>
<pin id="967" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2_mid2 "/>
</bind>
</comp>

<comp id="972" class="1005" name="a_1_addr_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="3" slack="1"/>
<pin id="974" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="977" class="1005" name="a_0_addr_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="3" slack="1"/>
<pin id="979" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="982" class="1005" name="a_2_addr_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="3" slack="1"/>
<pin id="984" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr "/>
</bind>
</comp>

<comp id="987" class="1005" name="a_2_addr_1_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="3" slack="1"/>
<pin id="989" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr_1 "/>
</bind>
</comp>

<comp id="992" class="1005" name="a_1_addr_1_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="3" slack="1"/>
<pin id="994" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="a_3_addr_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="3" slack="1"/>
<pin id="999" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_3_addr "/>
</bind>
</comp>

<comp id="1002" class="1005" name="a_3_addr_1_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="3" slack="1"/>
<pin id="1004" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_3_addr_1 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="a_2_addr_2_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="3" slack="1"/>
<pin id="1009" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr_2 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="a_4_addr_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="3" slack="1"/>
<pin id="1014" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_4_addr "/>
</bind>
</comp>

<comp id="1017" class="1005" name="a_1_addr_2_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="3" slack="1"/>
<pin id="1019" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_2 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="a_0_addr_1_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="3" slack="1"/>
<pin id="1024" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr_1 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="a_2_addr_3_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="3" slack="1"/>
<pin id="1029" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr_3 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="a_2_addr_7_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="3" slack="1"/>
<pin id="1034" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr_7 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="a_1_addr_5_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="3" slack="1"/>
<pin id="1039" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_5 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="a_3_addr_4_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="3" slack="1"/>
<pin id="1044" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_3_addr_4 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="a_3_addr_5_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="3" slack="1"/>
<pin id="1049" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_3_addr_5 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="a_2_addr_8_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="3" slack="1"/>
<pin id="1054" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr_8 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="a_4_addr_2_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="3" slack="1"/>
<pin id="1059" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_4_addr_2 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="a_2_addr_4_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="3" slack="1"/>
<pin id="1064" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr_4 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="a_1_addr_3_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="3" slack="1"/>
<pin id="1069" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_3 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="a_3_addr_2_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="3" slack="1"/>
<pin id="1074" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_3_addr_2 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="a_3_addr_3_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="3" slack="1"/>
<pin id="1079" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_3_addr_3 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="a_2_addr_5_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="3" slack="1"/>
<pin id="1084" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr_5 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="a_4_addr_1_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="3" slack="1"/>
<pin id="1089" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_4_addr_1 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="a_1_addr_4_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="3" slack="1"/>
<pin id="1094" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_4 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="a_0_addr_2_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="3" slack="1"/>
<pin id="1099" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr_2 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="a_2_addr_6_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="3" slack="1"/>
<pin id="1104" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr_6 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="a_1_load_5_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="8" slack="1"/>
<pin id="1109" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_1_load_5 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="b_1_load_2_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="8" slack="1"/>
<pin id="1114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_1_load_2 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="a_4_load_2_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="8" slack="1"/>
<pin id="1119" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_4_load_2 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="b_2_load_2_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="8" slack="1"/>
<pin id="1124" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_2_load_2 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="tmp2_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="16" slack="2"/>
<pin id="1129" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="tmp3_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="16" slack="2"/>
<pin id="1134" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="j_1_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="2" slack="1"/>
<pin id="1139" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="tmp_13_1_1_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="16" slack="1"/>
<pin id="1144" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_1_1 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="tmp_13_1_2_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="16" slack="1"/>
<pin id="1149" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_1_2 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="tmp6_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="16" slack="1"/>
<pin id="1154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="251"><net_src comp="2" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="3"/><net_sink comp="149" pin=3"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="257" pin="3"/><net_sink comp="161" pin=3"/></net>

<net id="273"><net_src comp="4" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="24" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="3"/><net_sink comp="173" pin=3"/></net>

<net id="287"><net_src comp="4" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="24" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="282" pin="3"/><net_sink comp="173" pin=3"/></net>

<net id="295"><net_src comp="2" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="24" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="290" pin="3"/><net_sink comp="149" pin=3"/></net>

<net id="303"><net_src comp="6" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="24" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="3"/><net_sink comp="205" pin=3"/></net>

<net id="317"><net_src comp="6" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="312" pin="3"/><net_sink comp="205" pin=3"/></net>

<net id="325"><net_src comp="4" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="24" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="320" pin="3"/><net_sink comp="173" pin=3"/></net>

<net id="333"><net_src comp="8" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="24" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="3"/><net_sink comp="237" pin=3"/></net>

<net id="347"><net_src comp="4" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="24" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="342" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="355"><net_src comp="2" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="24" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="350" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="363"><net_src comp="6" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="24" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="358" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="371"><net_src comp="6" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="24" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="366" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="379"><net_src comp="4" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="24" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="374" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="387"><net_src comp="8" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="24" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="382" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="395"><net_src comp="2" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="24" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="390" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="403"><net_src comp="0" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="24" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="398" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="411"><net_src comp="4" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="24" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="406" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="419"><net_src comp="16" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="24" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="414" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="30" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="32" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="32" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="470"><net_src comp="161" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="149" pin="2"/><net_sink comp="462" pin=2"/></net>

<net id="472"><net_src comp="173" pin="2"/><net_sink comp="462" pin=4"/></net>

<net id="484"><net_src comp="149" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="173" pin="2"/><net_sink comp="476" pin=2"/></net>

<net id="486"><net_src comp="205" pin="2"/><net_sink comp="476" pin=4"/></net>

<net id="498"><net_src comp="173" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="205" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="500"><net_src comp="237" pin="2"/><net_sink comp="490" pin=4"/></net>

<net id="512"><net_src comp="161" pin="5"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="149" pin="5"/><net_sink comp="504" pin=2"/></net>

<net id="514"><net_src comp="173" pin="5"/><net_sink comp="504" pin=4"/></net>

<net id="526"><net_src comp="149" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="173" pin="2"/><net_sink comp="518" pin=2"/></net>

<net id="528"><net_src comp="205" pin="2"/><net_sink comp="518" pin=4"/></net>

<net id="540"><net_src comp="173" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="205" pin="2"/><net_sink comp="532" pin=2"/></net>

<net id="542"><net_src comp="237" pin="2"/><net_sink comp="532" pin=4"/></net>

<net id="554"><net_src comp="161" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="149" pin="2"/><net_sink comp="546" pin=2"/></net>

<net id="556"><net_src comp="173" pin="2"/><net_sink comp="546" pin=4"/></net>

<net id="582"><net_src comp="173" pin="5"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="588"><net_src comp="205" pin="5"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="560" pin=4"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="595"><net_src comp="441" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="34" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="430" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="36" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="430" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="42" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="452" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="44" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="32" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="452" pin="4"/><net_sink comp="615" pin=2"/></net>

<net id="628"><net_src comp="609" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="591" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="441" pin="4"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="623" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="638"><net_src comp="631" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="639"><net_src comp="631" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="640"><net_src comp="631" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="641"><net_src comp="631" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="642"><net_src comp="631" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="643"><net_src comp="631" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="648"><net_src comp="441" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="46" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="609" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="644" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="591" pin="2"/><net_sink comp="650" pin=2"/></net>

<net id="661"><net_src comp="650" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="668"><net_src comp="623" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="665" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="48" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="683"><net_src comp="675" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="684"><net_src comp="675" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="688"><net_src comp="462" pin="6"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="178" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="685" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="476" pin="6"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="210" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="703" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="699" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="490" pin="6"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="242" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="713" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="504" pin="6"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="178" pin="5"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="727" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="731" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="693" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="707" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="721" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="735" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="34" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="518" pin="6"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="210" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="758" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="762" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="532" pin="6"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="242" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="772" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="776" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="789"><net_src comp="546" pin="6"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="178" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="786" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="790" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="803"><net_src comp="560" pin="6"/><net_sink comp="800" pin=0"/></net>

<net id="811"><net_src comp="800" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="804" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="816"><net_src comp="571" pin="6"/><net_sink comp="813" pin=0"/></net>

<net id="824"><net_src comp="794" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="833"><net_src comp="54" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="32" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="838"><net_src comp="828" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="835" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="825" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="852"><net_src comp="845" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="839" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="857"><net_src comp="848" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="871"><net_src comp="863" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="876"><net_src comp="867" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="859" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="878"><net_src comp="872" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="884"><net_src comp="813" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="817" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="807" pin="2"/><net_sink comp="879" pin=2"/></net>

<net id="887"><net_src comp="879" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="891"><net_src comp="70" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="896"><net_src comp="78" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="901"><net_src comp="86" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="906"><net_src comp="94" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="178" pin=3"/></net>

<net id="911"><net_src comp="102" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="916"><net_src comp="110" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="921"><net_src comp="118" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="926"><net_src comp="126" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="210" pin=3"/></net>

<net id="931"><net_src comp="134" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="242" pin=3"/></net>

<net id="936"><net_src comp="597" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="603" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="945"><net_src comp="615" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="951"><net_src comp="623" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="954"><net_src comp="948" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="958"><net_src comp="658" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="961"><net_src comp="955" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="962"><net_src comp="955" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="963"><net_src comp="955" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="964"><net_src comp="955" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="968"><net_src comp="675" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="971"><net_src comp="965" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="975"><net_src comp="142" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="980"><net_src comp="154" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="985"><net_src comp="166" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="990"><net_src comp="182" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="995"><net_src comp="190" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1000"><net_src comp="198" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1005"><net_src comp="214" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1010"><net_src comp="222" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1015"><net_src comp="230" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1020"><net_src comp="246" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="149" pin=3"/></net>

<net id="1025"><net_src comp="257" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="161" pin=3"/></net>

<net id="1030"><net_src comp="268" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="1035"><net_src comp="282" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="1040"><net_src comp="290" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="149" pin=3"/></net>

<net id="1045"><net_src comp="298" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="205" pin=3"/></net>

<net id="1050"><net_src comp="312" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="205" pin=3"/></net>

<net id="1055"><net_src comp="320" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="1060"><net_src comp="328" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="237" pin=3"/></net>

<net id="1065"><net_src comp="342" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1070"><net_src comp="350" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1075"><net_src comp="358" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1080"><net_src comp="366" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1085"><net_src comp="374" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1090"><net_src comp="382" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1095"><net_src comp="390" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1100"><net_src comp="398" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1105"><net_src comp="406" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1110"><net_src comp="149" pin="5"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1115"><net_src comp="210" pin="5"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1120"><net_src comp="237" pin="5"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="571" pin=4"/></net>

<net id="1125"><net_src comp="242" pin="5"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1130"><net_src comp="741" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1135"><net_src comp="747" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1140"><net_src comp="753" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1145"><net_src comp="766" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1150"><net_src comp="780" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1155"><net_src comp="820" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="867" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {5 }
 - Input state : 
	Port: conv2d : a_0 | {2 3 4 }
	Port: conv2d : a_1 | {2 3 4 }
	Port: conv2d : a_2 | {2 3 4 }
	Port: conv2d : a_3 | {2 3 4 }
	Port: conv2d : a_4 | {2 3 4 }
	Port: conv2d : b_0 | {2 3 4 }
	Port: conv2d : b_1 | {2 3 4 }
	Port: conv2d : b_2 | {2 3 4 }
  - Chain level:
	State 1
	State 2
		i_1 : 1
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_34 : 2
		exitcond : 1
		j_mid2 : 2
		tmp_mid2 : 2
		tmp_mid2_cast : 3
		tmp_7_1_mid1 : 1
		tmp_8_1_mid2 : 2
		tmp_8_1_mid2_cast : 3
		tmp_8_2_mid2_v_v : 3
		tmp_8_2_mid2_v : 4
		tmp_8_2_mid2 : 5
		a_1_addr : 4
		a_1_load : 5
		a_0_addr : 4
		a_0_load : 5
		a_2_addr : 4
		a_2_load : 5
		a_2_addr_1 : 4
		a_2_load_1 : 5
		a_1_addr_1 : 4
		a_1_load_1 : 5
		a_3_addr : 4
		a_3_load : 5
		a_3_addr_1 : 4
		a_3_load_1 : 5
		a_2_addr_2 : 4
		a_2_load_2 : 5
		a_4_addr : 4
		a_4_load : 5
		a_1_addr_2 : 4
		a_1_load_2 : 5
		a_0_addr_1 : 4
		a_0_load_1 : 5
		a_2_addr_3 : 4
		a_2_load_3 : 5
		a_2_addr_7 : 6
		a_2_load_7 : 7
		a_1_addr_5 : 6
		a_1_load_5 : 7
		a_3_addr_4 : 6
		a_3_load_4 : 7
		a_3_addr_5 : 6
		a_3_load_5 : 7
		a_2_addr_8 : 6
		a_2_load_8 : 7
		a_4_addr_2 : 6
		a_4_load_2 : 7
	State 3
		a_load_0_0_phi : 1
		tmp_s : 2
		tmp_1 : 1
		tmp_4 : 3
		a_load_0_1_phi : 1
		tmp_10_0_1 : 2
		tmp_12_0_1 : 1
		tmp_13_0_1 : 3
		a_load_0_2_phi : 1
		tmp_10_0_2 : 2
		tmp_12_0_2 : 1
		tmp_13_0_2 : 3
		a_load_1_0_phi : 1
		tmp_10_1 : 2
		tmp_12_1 : 1
		tmp_13_1 : 3
		a_2_load_4 : 1
		a_1_load_3 : 1
		a_3_load_2 : 1
		a_3_load_3 : 1
		a_2_load_5 : 1
		a_4_load_1 : 1
		a_1_load_4 : 1
		a_0_load_2 : 1
		a_2_load_6 : 1
		tmp2 : 4
		tmp3 : 4
	State 4
		a_load_1_1_phi : 1
		tmp_10_1_1 : 2
		tmp_12_1_1 : 1
		tmp_13_1_1 : 3
		a_load_1_2_phi : 1
		tmp_10_1_2 : 2
		tmp_12_1_2 : 1
		tmp_13_1_2 : 3
		a_load_2_0_phi : 1
		tmp_10_2 : 2
		tmp_12_2 : 1
		tmp_13_2 : 3
		tmp_10_2_1 : 1
		tmp_13_2_1 : 2
		tmp_10_2_2 : 1
		tmp_13_2_2 : 2
		tmp7 : 3
		tmp6 : 4
	State 5
		p_shl_cast : 1
		tmp_6 : 2
		tmp_7 : 3
		tmp_7_cast : 4
		res_addr : 5
		tmp4 : 1
		tmp_14_2_2 : 2
		StgValue_237 : 6
		empty_2 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_4_fu_693        |    0    |    0    |    41   |
|          |      tmp_13_0_1_fu_707     |    0    |    0    |    41   |
|          |      tmp_13_0_2_fu_721     |    0    |    0    |    41   |
|    mul   |       tmp_13_1_fu_735      |    0    |    0    |    41   |
|          |      tmp_13_1_1_fu_766     |    0    |    0    |    41   |
|          |      tmp_13_1_2_fu_780     |    0    |    0    |    41   |
|          |       tmp_13_2_fu_794      |    0    |    0    |    41   |
|          |      tmp_13_2_1_fu_807     |    0    |    0    |    41   |
|----------|----------------------------|---------|---------|---------|
|          |         i_1_fu_591         |    0    |    0    |    10   |
|          | indvar_flatten_next_fu_603 |    0    |    0    |    13   |
|          |    tmp_8_2_mid2_v_fu_669   |    0    |    0    |    12   |
|          |         tmp2_fu_741        |    0    |    0    |    23   |
|          |         tmp3_fu_747        |    0    |    0    |    23   |
|    add   |         j_1_fu_753         |    0    |    0    |    10   |
|          |         tmp6_fu_820        |    0    |    0    |    23   |
|          |        tmp_7_fu_848        |    0    |    0    |    16   |
|          |         tmp1_fu_859        |    0    |    0    |    16   |
|          |         tmp5_fu_863        |    0    |    0    |    16   |
|          |         tmp4_fu_867        |    0    |    0    |    16   |
|          |      tmp_14_2_2_fu_872     |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_597  |    0    |    0    |    9    |
|          |       exitcond_fu_609      |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|    sub   |        tmp_6_fu_839        |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|          |        j_mid2_fu_615       |    0    |    0    |    2    |
|  select  |       tmp_mid2_fu_623      |    0    |    0    |    2    |
|          |     tmp_8_1_mid2_fu_650    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    xor   |     tmp_7_1_mid1_fu_644    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_879         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    tmp_mid2_cast_fu_631    |    0    |    0    |    0    |
|          |  tmp_8_1_mid2_cast_fu_658  |    0    |    0    |    0    |
|          |   tmp_8_2_mid2_v_v_fu_665  |    0    |    0    |    0    |
|   zext   |     tmp_8_2_mid2_fu_675    |    0    |    0    |    0    |
|          |    tmp_mid2_cast5_fu_825   |    0    |    0    |    0    |
|          |      p_shl_cast_fu_835     |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_845     |    0    |    0    |    0    |
|          |      tmp_7_cast_fu_854     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_s_fu_685        |    0    |    0    |    0    |
|          |        tmp_1_fu_689        |    0    |    0    |    0    |
|          |      tmp_10_0_1_fu_699     |    0    |    0    |    0    |
|          |      tmp_12_0_1_fu_703     |    0    |    0    |    0    |
|          |      tmp_10_0_2_fu_713     |    0    |    0    |    0    |
|          |      tmp_12_0_2_fu_717     |    0    |    0    |    0    |
|          |       tmp_10_1_fu_727      |    0    |    0    |    0    |
|          |       tmp_12_1_fu_731      |    0    |    0    |    0    |
|   sext   |      tmp_10_1_1_fu_758     |    0    |    0    |    0    |
|          |      tmp_12_1_1_fu_762     |    0    |    0    |    0    |
|          |      tmp_10_1_2_fu_772     |    0    |    0    |    0    |
|          |      tmp_12_1_2_fu_776     |    0    |    0    |    0    |
|          |       tmp_10_2_fu_786      |    0    |    0    |    0    |
|          |       tmp_12_2_fu_790      |    0    |    0    |    0    |
|          |      tmp_10_2_1_fu_800     |    0    |    0    |    0    |
|          |      tmp_12_2_1_fu_804     |    0    |    0    |    0    |
|          |      tmp_10_2_2_fu_813     |    0    |    0    |    0    |
|          |      tmp_12_2_2_fu_817     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_828         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   563   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    a_0_addr_1_reg_1022    |    3   |
|    a_0_addr_2_reg_1097    |    3   |
|      a_0_addr_reg_977     |    3   |
|     a_1_addr_1_reg_992    |    3   |
|    a_1_addr_2_reg_1017    |    3   |
|    a_1_addr_3_reg_1067    |    3   |
|    a_1_addr_4_reg_1092    |    3   |
|    a_1_addr_5_reg_1037    |    3   |
|      a_1_addr_reg_972     |    3   |
|    a_1_load_5_reg_1107    |    8   |
|     a_2_addr_1_reg_987    |    3   |
|    a_2_addr_2_reg_1007    |    3   |
|    a_2_addr_3_reg_1027    |    3   |
|    a_2_addr_4_reg_1062    |    3   |
|    a_2_addr_5_reg_1082    |    3   |
|    a_2_addr_6_reg_1102    |    3   |
|    a_2_addr_7_reg_1032    |    3   |
|    a_2_addr_8_reg_1052    |    3   |
|      a_2_addr_reg_982     |    3   |
|    a_3_addr_1_reg_1002    |    3   |
|    a_3_addr_2_reg_1072    |    3   |
|    a_3_addr_3_reg_1077    |    3   |
|    a_3_addr_4_reg_1042    |    3   |
|    a_3_addr_5_reg_1047    |    3   |
|      a_3_addr_reg_997     |    3   |
|    a_4_addr_1_reg_1087    |    3   |
|    a_4_addr_2_reg_1057    |    3   |
|     a_4_addr_reg_1012     |    3   |
|    a_4_load_2_reg_1117    |    8   |
|   a_load_0_0_phi_reg_459  |    8   |
|   a_load_0_1_phi_reg_473  |    8   |
|   a_load_0_2_phi_reg_487  |    8   |
|   a_load_1_0_phi_reg_501  |    8   |
|   a_load_1_1_phi_reg_515  |    8   |
|   a_load_1_2_phi_reg_529  |    8   |
|   a_load_2_0_phi_reg_543  |    8   |
|   a_load_2_1_phi_reg_557  |    8   |
|   a_load_2_2_phi_reg_568  |    8   |
|     b_0_addr_1_reg_903    |    2   |
|     b_0_addr_2_reg_918    |    2   |
|      b_0_addr_reg_888     |    2   |
|     b_1_addr_1_reg_908    |    2   |
|     b_1_addr_2_reg_923    |    2   |
|      b_1_addr_reg_893     |    2   |
|    b_1_load_2_reg_1112    |    8   |
|     b_2_addr_1_reg_913    |    2   |
|     b_2_addr_2_reg_928    |    2   |
|      b_2_addr_reg_898     |    2   |
|    b_2_load_2_reg_1122    |    8   |
|  exitcond_flatten_reg_933 |    1   |
|         i_reg_437         |    2   |
|indvar_flatten_next_reg_937|    4   |
|   indvar_flatten_reg_426  |    4   |
|        j_1_reg_1137       |    2   |
|       j_mid2_reg_942      |    2   |
|         j_reg_448         |    2   |
|          reg_579          |    8   |
|          reg_585          |    8   |
|       tmp2_reg_1127       |   16   |
|       tmp3_reg_1132       |   16   |
|       tmp6_reg_1152       |   16   |
|    tmp_13_1_1_reg_1142    |   16   |
|    tmp_13_1_2_reg_1147    |   16   |
| tmp_8_1_mid2_cast_reg_955 |   64   |
|    tmp_8_2_mid2_reg_965   |   64   |
|      tmp_mid2_reg_948     |    2   |
+---------------------------+--------+
|           Total           |   446  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_149 |  p0  |   8  |   3  |   24   ||    41   |
| grp_access_fu_149 |  p3  |   4  |   3  |   12   ||    21   |
| grp_access_fu_161 |  p0  |   4  |   3  |   12   ||    21   |
| grp_access_fu_161 |  p3  |   2  |   3  |    6   ||    9    |
| grp_access_fu_173 |  p0  |  12  |   3  |   36   ||    53   |
| grp_access_fu_173 |  p3  |   6  |   3  |   18   ||    33   |
| grp_access_fu_178 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_205 |  p0  |   8  |   3  |   24   ||    41   |
| grp_access_fu_205 |  p3  |   4  |   3  |   12   ||    21   |
| grp_access_fu_210 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_237 |  p0  |   4  |   3  |   12   ||    21   |
| grp_access_fu_237 |  p3  |   2  |   3  |    6   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   174  ||  19.527 ||   297   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   563  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   297  |
|  Register |    -   |    -   |   446  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   19   |   446  |   860  |
+-----------+--------+--------+--------+--------+
