<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Exp07-I2Disp.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Anti_jitter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Anti_jitter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Anti_jitter.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="I2Disp.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="I2Disp.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="I2Disp.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="I2Disp.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="I2Disp.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="I2Disp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="I2Disp.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="I2Disp.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="I2Disp.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="I2Disp.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="I2Disp.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="I2Disp.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="I2Disp.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="I2Disp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="I2Disp.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="I2Disp.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="I2Disp.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="I2Disp.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="I2Disp.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="I2Disp.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="I2Disp.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="I2Disp.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="I2Disp_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="I2Disp_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="I2Disp_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="I2Disp_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="I2Disp_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="I2Disp_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="I2Disp_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="I2Disp_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="I2Disp_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="I2Disp_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="I2Disp_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="I2Disp_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="I2Disp_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="I2Disp_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="I2Disp_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InputT32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="InputT32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="InputT32.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MC14495_ZJU.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MUX4T1_4.vf"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ScanSync16.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="ScanSync16.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ScanSync16.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ScanSync16.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ScanSync16.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ScanSync16.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ScanSync16.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ScanSync16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ScanSync16.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ScanSync16.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ScanSync16.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ScanSync16_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ScanSync16_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ScanSync16_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ScanSync16_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Seg7_Dev16.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Seg7_Dev16.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Seg7_Dev16.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Seg7_Dev16.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Seg7_Dev16.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Seg7_Dev16.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Seg7_Dev16.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Seg7_Dev16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Seg7_Dev16.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Seg7_Dev16.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Seg7_Dev16.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Seg7_Dev16_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Seg7_Dev16_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Seg7_Dev16_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="i2disp.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="i2disp.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="i2disp.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1479281842" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1479281842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479449335" xil_pn:in_ck="-3831571413731523374" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3990325551955675537" xil_pn:start_ts="1479449329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="I2Disp.vf"/>
      <outfile xil_pn:name="MC14495_ZJU.vf"/>
      <outfile xil_pn:name="MUX4T1_4.vf"/>
      <outfile xil_pn:name="ScanSync16.vf"/>
      <outfile xil_pn:name="Seg7_Dev16.vf"/>
    </transform>
    <transform xil_pn:end_ts="1479297263" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2478001065299443726" xil_pn:start_ts="1479297263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479281845" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1479281844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479297263" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5690521568826518907" xil_pn:start_ts="1479297263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479281845" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1479281845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479297263" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7781742216067273368" xil_pn:start_ts="1479297263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479449353" xil_pn:in_ck="4778288134179011513" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="5842310328690154927" xil_pn:start_ts="1479449335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="I2Disp.jhd"/>
      <outfile xil_pn:name="I2Disp.lso"/>
      <outfile xil_pn:name="I2Disp.ngc"/>
      <outfile xil_pn:name="I2Disp.ngr"/>
      <outfile xil_pn:name="I2Disp.prj"/>
      <outfile xil_pn:name="I2Disp.stx"/>
      <outfile xil_pn:name="I2Disp.syr"/>
      <outfile xil_pn:name="I2Disp.xst"/>
      <outfile xil_pn:name="I2Disp_xst.xrpt"/>
      <outfile xil_pn:name="ScanSync16.ngr"/>
      <outfile xil_pn:name="Seg7_Dev16.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1479300364" xil_pn:in_ck="3510571014938046612" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202360292411341" xil_pn:start_ts="1479300364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479449364" xil_pn:in_ck="-274517805259048875" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3933754427524321110" xil_pn:start_ts="1479449353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="I2Disp.bld"/>
      <outfile xil_pn:name="I2Disp.ngd"/>
      <outfile xil_pn:name="I2Disp_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479449411" xil_pn:in_ck="3616340853237676262" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-1239519347495594584" xil_pn:start_ts="1479449364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="I2Disp.pcf"/>
      <outfile xil_pn:name="I2Disp_map.map"/>
      <outfile xil_pn:name="I2Disp_map.mrp"/>
      <outfile xil_pn:name="I2Disp_map.ncd"/>
      <outfile xil_pn:name="I2Disp_map.ngm"/>
      <outfile xil_pn:name="I2Disp_map.xrpt"/>
      <outfile xil_pn:name="I2Disp_summary.xml"/>
      <outfile xil_pn:name="I2Disp_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479449463" xil_pn:in_ck="-7415426242301015297" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8808472733522092617" xil_pn:start_ts="1479449411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="I2Disp.ncd"/>
      <outfile xil_pn:name="I2Disp.pad"/>
      <outfile xil_pn:name="I2Disp.par"/>
      <outfile xil_pn:name="I2Disp.ptwx"/>
      <outfile xil_pn:name="I2Disp.unroutes"/>
      <outfile xil_pn:name="I2Disp.xpi"/>
      <outfile xil_pn:name="I2Disp_pad.csv"/>
      <outfile xil_pn:name="I2Disp_pad.txt"/>
      <outfile xil_pn:name="I2Disp_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479449515" xil_pn:in_ck="3461397085683406" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1479449463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="I2Disp.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="i2disp.bgn"/>
      <outfile xil_pn:name="i2disp.bit"/>
      <outfile xil_pn:name="i2disp.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1479449463" xil_pn:in_ck="3616340853237676130" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817468" xil_pn:start_ts="1479449444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="I2Disp.twr"/>
      <outfile xil_pn:name="I2Disp.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
