
adc_lpmode0_dma_gcc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002d5c  0000c000  0000c000  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stack        00001000  10000000  10000000  00020000  2**2
                  ALLOC
  2 .data         00000028  10001000  0000ed5c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000758  10001028  0000ed84  00011028  2**2
                  ALLOC
  4 .ARM.attributes 00000037  00000000  00000000  00011028  2**0
                  CONTENTS, READONLY
  5 .debug_info   00026c4b  00000000  00000000  0001105f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00003460  00000000  00000000  00037caa  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 000007f8  00000000  00000000  0003b10a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_ranges 000013d8  00000000  00000000  0003b902  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00006118  00000000  00000000  0003ccda  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000c09f  00000000  00000000  00042df2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      0000007c  00000000  00000000  0004ee91  2**0
                  CONTENTS, READONLY
 12 .debug_frame  000017a8  00000000  00000000  0004ef10  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00006799  00000000  00000000  000506b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0000c000 <g_am_pfnVectors>:
    c000:	00 10 00 10 61 c5 00 00 c9 c5 00 00 11 c6 00 00     ....a...........
    c010:	11 c6 00 00 11 c6 00 00 11 c6 00 00 00 00 00 00     ................
	...
    c02c:	cf c5 00 00 cf c5 00 00 00 00 00 00 cf c5 00 00     ................
    c03c:	cf c5 00 00 cf c5 00 00 cf c5 00 00 cf c5 00 00     ................
    c04c:	cf c5 00 00 cf c5 00 00 cf c5 00 00 cf c5 00 00     ................
    c05c:	cf c5 00 00 cf c5 00 00 cf c5 00 00 cf c5 00 00     ................
    c06c:	cf c5 00 00 cf c5 00 00 cf c5 00 00 cf c5 00 00     ................
    c07c:	cf c5 00 00 cf c5 00 00 cf c5 00 00 dd c1 00 00     ................
    c08c:	cf c5 00 00 cf c5 00 00 cf c5 00 00 cf c5 00 00     ................
    c09c:	cf c5 00 00 cf c5 00 00 cf c5 00 00 cf c5 00 00     ................
    c0ac:	cf c5 00 00 cf c5 00 00 cf c5 00 00 cf c5 00 00     ................
    c0bc:	cf c5 00 00 cf c5 00 00 cf c5 00 00 cf c5 00 00     ................
    c0cc:	cf c5 00 00                                         ....

0000c0d0 <__Patchable>:
	...

0000c100 <__aeabi_d2f>:
    c100:	ea4f 0241 	mov.w	r2, r1, lsl #1
    c104:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    c108:	bf24      	itt	cs
    c10a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    c10e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    c112:	d90d      	bls.n	c130 <__aeabi_d2f+0x30>
    c114:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    c118:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    c11c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    c120:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    c124:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    c128:	bf08      	it	eq
    c12a:	f020 0001 	biceq.w	r0, r0, #1
    c12e:	4770      	bx	lr
    c130:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    c134:	d121      	bne.n	c17a <__aeabi_d2f+0x7a>
    c136:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    c13a:	bfbc      	itt	lt
    c13c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    c140:	4770      	bxlt	lr
    c142:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c146:	ea4f 5252 	mov.w	r2, r2, lsr #21
    c14a:	f1c2 0218 	rsb	r2, r2, #24
    c14e:	f1c2 0c20 	rsb	ip, r2, #32
    c152:	fa10 f30c 	lsls.w	r3, r0, ip
    c156:	fa20 f002 	lsr.w	r0, r0, r2
    c15a:	bf18      	it	ne
    c15c:	f040 0001 	orrne.w	r0, r0, #1
    c160:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    c164:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    c168:	fa03 fc0c 	lsl.w	ip, r3, ip
    c16c:	ea40 000c 	orr.w	r0, r0, ip
    c170:	fa23 f302 	lsr.w	r3, r3, r2
    c174:	ea4f 0343 	mov.w	r3, r3, lsl #1
    c178:	e7cc      	b.n	c114 <__aeabi_d2f+0x14>
    c17a:	ea7f 5362 	mvns.w	r3, r2, asr #21
    c17e:	d107      	bne.n	c190 <__aeabi_d2f+0x90>
    c180:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    c184:	bf1e      	ittt	ne
    c186:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    c18a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    c18e:	4770      	bxne	lr
    c190:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    c194:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    c198:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    c19c:	4770      	bx	lr
    c19e:	bf00      	nop

0000c1a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
    c1a0:	b480      	push	{r7}
    c1a2:	b083      	sub	sp, #12
    c1a4:	af00      	add	r7, sp, #0
    c1a6:	4603      	mov	r3, r0
    c1a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
    c1aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
    c1ae:	2b00      	cmp	r3, #0
    c1b0:	db0b      	blt.n	c1ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    c1b2:	4909      	ldr	r1, [pc, #36]	; (c1d8 <__NVIC_EnableIRQ+0x38>)
    c1b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
    c1b8:	095b      	lsrs	r3, r3, #5
    c1ba:	79fa      	ldrb	r2, [r7, #7]
    c1bc:	f002 021f 	and.w	r2, r2, #31
    c1c0:	2001      	movs	r0, #1
    c1c2:	fa00 f202 	lsl.w	r2, r0, r2
    c1c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    c1ca:	bf00      	nop
    c1cc:	370c      	adds	r7, #12
    c1ce:	46bd      	mov	sp, r7
    c1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
    c1d4:	4770      	bx	lr
    c1d6:	bf00      	nop
    c1d8:	e000e100 	.word	0xe000e100

0000c1dc <am_adc_isr>:
// Interrupt handler for the ADC.
//
//*****************************************************************************
void
am_adc_isr(void)
{
    c1dc:	b580      	push	{r7, lr}
    c1de:	b082      	sub	sp, #8
    c1e0:	af00      	add	r7, sp, #0
    uint32_t ui32IntMask;

    //
    // Read the interrupt status.
    //
    if (AM_HAL_STATUS_SUCCESS != am_hal_adc_interrupt_status(g_ADCHandle, &ui32IntMask, false))
    c1e2:	4b17      	ldr	r3, [pc, #92]	; (c240 <am_adc_isr+0x64>)
    c1e4:	681b      	ldr	r3, [r3, #0]
    c1e6:	1d39      	adds	r1, r7, #4
    c1e8:	2200      	movs	r2, #0
    c1ea:	4618      	mov	r0, r3
    c1ec:	f001 fa90 	bl	d710 <am_hal_adc_interrupt_status>
    c1f0:	4603      	mov	r3, r0
    c1f2:	2b00      	cmp	r3, #0
    c1f4:	d002      	beq.n	c1fc <am_adc_isr+0x20>
    {
        am_util_stdio_printf("Error reading ADC interrupt status\n");
    c1f6:	4813      	ldr	r0, [pc, #76]	; (c244 <am_adc_isr+0x68>)
    c1f8:	f001 f90e 	bl	d418 <am_util_stdio_printf>
    }

    //
    // Clear the ADC interrupt.
    //
    if (AM_HAL_STATUS_SUCCESS != am_hal_adc_interrupt_clear(g_ADCHandle, ui32IntMask))
    c1fc:	4b10      	ldr	r3, [pc, #64]	; (c240 <am_adc_isr+0x64>)
    c1fe:	681b      	ldr	r3, [r3, #0]
    c200:	687a      	ldr	r2, [r7, #4]
    c202:	4611      	mov	r1, r2
    c204:	4618      	mov	r0, r3
    c206:	f001 faa1 	bl	d74c <am_hal_adc_interrupt_clear>
    c20a:	4603      	mov	r3, r0
    c20c:	2b00      	cmp	r3, #0
    c20e:	d002      	beq.n	c216 <am_adc_isr+0x3a>
    {
        am_util_stdio_printf("Error clearing ADC interrupt status\n");
    c210:	480d      	ldr	r0, [pc, #52]	; (c248 <am_adc_isr+0x6c>)
    c212:	f001 f901 	bl	d418 <am_util_stdio_printf>
    }

    //
    // If we got a DMA complete, set the flag.
    //
    if (ui32IntMask & AM_HAL_ADC_INT_DCMP)
    c216:	687b      	ldr	r3, [r7, #4]
    c218:	f003 0340 	and.w	r3, r3, #64	; 0x40
    c21c:	2b00      	cmp	r3, #0
    c21e:	d002      	beq.n	c226 <am_adc_isr+0x4a>
    {
        g_bADCDMAComplete = true;
    c220:	4b0a      	ldr	r3, [pc, #40]	; (c24c <am_adc_isr+0x70>)
    c222:	2201      	movs	r2, #1
    c224:	701a      	strb	r2, [r3, #0]
    }

    //
    // If we got a DMA error, set the flag.
    //
    if (ui32IntMask & AM_HAL_ADC_INT_DERR)
    c226:	687b      	ldr	r3, [r7, #4]
    c228:	f003 0380 	and.w	r3, r3, #128	; 0x80
    c22c:	2b00      	cmp	r3, #0
    c22e:	d002      	beq.n	c236 <am_adc_isr+0x5a>
    {
        g_bADCDMAError = true;
    c230:	4b07      	ldr	r3, [pc, #28]	; (c250 <am_adc_isr+0x74>)
    c232:	2201      	movs	r2, #1
    c234:	701a      	strb	r2, [r3, #0]
    }
}
    c236:	bf00      	nop
    c238:	3708      	adds	r7, #8
    c23a:	46bd      	mov	sp, r7
    c23c:	bd80      	pop	{r7, pc}
    c23e:	bf00      	nop
    c240:	10001028 	.word	0x10001028
    c244:	0000e658 	.word	0x0000e658
    c248:	0000e67c 	.word	0x0000e67c
    c24c:	10001734 	.word	0x10001734
    c250:	10001735 	.word	0x10001735

0000c254 <sleep>:
// Set up the core for sleeping, and then go to sleep.
//
//*****************************************************************************
void
sleep(void)
{
    c254:	b580      	push	{r7, lr}
    c256:	af00      	add	r7, sp, #0
#endif

    //
    // Go to Deep Sleep.
    //
    am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_DEEP);
    c258:	2001      	movs	r0, #1
    c25a:	f002 f987 	bl	e56c <am_hal_sysctrl_sleep>
    // Re-enable peripherals for run mode.
    //
#if (0 == ADC_EXAMPLE_DEBUG)
    am_bsp_debug_printf_enable();
#endif
}
    c25e:	bf00      	nop
    c260:	bd80      	pop	{r7, pc}
	...

0000c264 <adc_config_dma>:
// Configure the ADC.
//
//*****************************************************************************
void
adc_config_dma(void)
{
    c264:	b580      	push	{r7, lr}
    c266:	b084      	sub	sp, #16
    c268:	af00      	add	r7, sp, #0
    am_hal_adc_dma_config_t       ADCDMAConfig;

    //
    // Configure the ADC to use DMA for the sample transfer.
    //
    ADCDMAConfig.bPwrOffOnDMAComplete = false;
    c26a:	2300      	movs	r3, #0
    c26c:	713b      	strb	r3, [r7, #4]
    ADCDMAConfig.bDynamicPriority = true;
    c26e:	2301      	movs	r3, #1
    c270:	717b      	strb	r3, [r7, #5]
    ADCDMAConfig.ePriority = AM_HAL_ADC_PRIOR_SERVICE_IMMED;
    c272:	2301      	movs	r3, #1
    c274:	71bb      	strb	r3, [r7, #6]
    ADCDMAConfig.bDMAEnable = true;
    c276:	2301      	movs	r3, #1
    c278:	71fb      	strb	r3, [r7, #7]
    ADCDMAConfig.ui32SampleCount = ADC_SAMPLE_BUF_SIZE;
    c27a:	2380      	movs	r3, #128	; 0x80
    c27c:	60bb      	str	r3, [r7, #8]
    ADCDMAConfig.ui32TargetAddress = (uint32_t)g_ui32ADCSampleBuffer;
    c27e:	4b0c      	ldr	r3, [pc, #48]	; (c2b0 <adc_config_dma+0x4c>)
    c280:	60fb      	str	r3, [r7, #12]
    if (AM_HAL_STATUS_SUCCESS != am_hal_adc_configure_dma(g_ADCHandle, &ADCDMAConfig))
    c282:	4b0c      	ldr	r3, [pc, #48]	; (c2b4 <adc_config_dma+0x50>)
    c284:	681b      	ldr	r3, [r3, #0]
    c286:	1d3a      	adds	r2, r7, #4
    c288:	4611      	mov	r1, r2
    c28a:	4618      	mov	r0, r3
    c28c:	f001 f9d0 	bl	d630 <am_hal_adc_configure_dma>
    c290:	4603      	mov	r3, r0
    c292:	2b00      	cmp	r3, #0
    c294:	d002      	beq.n	c29c <adc_config_dma+0x38>
    {
        am_util_stdio_printf("Error - configuring ADC DMA failed.\n");
    c296:	4808      	ldr	r0, [pc, #32]	; (c2b8 <adc_config_dma+0x54>)
    c298:	f001 f8be 	bl	d418 <am_util_stdio_printf>
    }

    //
    // Reset the ADC DMA flags.
    //
    g_bADCDMAComplete = false;
    c29c:	4b07      	ldr	r3, [pc, #28]	; (c2bc <adc_config_dma+0x58>)
    c29e:	2200      	movs	r2, #0
    c2a0:	701a      	strb	r2, [r3, #0]
    g_bADCDMAError = false;
    c2a2:	4b07      	ldr	r3, [pc, #28]	; (c2c0 <adc_config_dma+0x5c>)
    c2a4:	2200      	movs	r2, #0
    c2a6:	701a      	strb	r2, [r3, #0]
}
    c2a8:	bf00      	nop
    c2aa:	3710      	adds	r7, #16
    c2ac:	46bd      	mov	sp, r7
    c2ae:	bd80      	pop	{r7, pc}
    c2b0:	10001134 	.word	0x10001134
    c2b4:	10001028 	.word	0x10001028
    c2b8:	0000e6a4 	.word	0x0000e6a4
    c2bc:	10001734 	.word	0x10001734
    c2c0:	10001735 	.word	0x10001735

0000c2c4 <adc_config>:
// Configure the ADC.
//
//*****************************************************************************
void
adc_config(void)
{
    c2c4:	b580      	push	{r7, lr}
    c2c6:	b084      	sub	sp, #16
    c2c8:	af00      	add	r7, sp, #0
    am_hal_adc_slot_config_t      ADCSlotConfig;

    //
    // Initialize the ADC and get the handle.
    //
    if ( AM_HAL_STATUS_SUCCESS != am_hal_adc_initialize(0, &g_ADCHandle) )
    c2ca:	4930      	ldr	r1, [pc, #192]	; (c38c <adc_config+0xc8>)
    c2cc:	2000      	movs	r0, #0
    c2ce:	f001 f91d 	bl	d50c <am_hal_adc_initialize>
    c2d2:	4603      	mov	r3, r0
    c2d4:	2b00      	cmp	r3, #0
    c2d6:	d002      	beq.n	c2de <adc_config+0x1a>
    {
        am_util_stdio_printf("Error - reservation of the ADC instance failed.\n");
    c2d8:	482d      	ldr	r0, [pc, #180]	; (c390 <adc_config+0xcc>)
    c2da:	f001 f89d 	bl	d418 <am_util_stdio_printf>
    }

    //
    // Power on the ADC.
    //
    if (AM_HAL_STATUS_SUCCESS != am_hal_adc_power_control(g_ADCHandle,
    c2de:	4b2b      	ldr	r3, [pc, #172]	; (c38c <adc_config+0xc8>)
    c2e0:	681b      	ldr	r3, [r3, #0]
    c2e2:	2200      	movs	r2, #0
    c2e4:	2100      	movs	r1, #0
    c2e6:	4618      	mov	r0, r3
    c2e8:	f001 fa9a 	bl	d820 <am_hal_adc_power_control>
    c2ec:	4603      	mov	r3, r0
    c2ee:	2b00      	cmp	r3, #0
    c2f0:	d002      	beq.n	c2f8 <adc_config+0x34>
                                                          AM_HAL_SYSCTRL_WAKE,
                                                          false) )
    {
        am_util_stdio_printf("Error - ADC power on failed.\n");
    c2f2:	4828      	ldr	r0, [pc, #160]	; (c394 <adc_config+0xd0>)
    c2f4:	f001 f890 	bl	d418 <am_util_stdio_printf>

    //
    // Set up the ADC configuration parameters. These settings are reasonable
    // for accurate measurements at a low sample rate.
    //
    ADCConfig.eClock             = AM_HAL_ADC_CLKSEL_HFRC;
    c2f8:	2301      	movs	r3, #1
    c2fa:	723b      	strb	r3, [r7, #8]
    ADCConfig.ePolarity          = AM_HAL_ADC_TRIGPOL_RISING;
    c2fc:	2300      	movs	r3, #0
    c2fe:	727b      	strb	r3, [r7, #9]
    ADCConfig.eTrigger           = AM_HAL_ADC_TRIGSEL_SOFTWARE;
    c300:	2307      	movs	r3, #7
    c302:	72bb      	strb	r3, [r7, #10]
    ADCConfig.eReference         = AM_HAL_ADC_REFSEL_INT_1P5;
    c304:	2301      	movs	r3, #1
    c306:	72fb      	strb	r3, [r7, #11]
    ADCConfig.eClockMode         = AM_HAL_ADC_CLKMODE_LOW_LATENCY;
    c308:	2301      	movs	r3, #1
    c30a:	733b      	strb	r3, [r7, #12]
    ADCConfig.ePowerMode         = AM_HAL_ADC_LPMODE0;
    c30c:	2300      	movs	r3, #0
    c30e:	737b      	strb	r3, [r7, #13]
    ADCConfig.eRepeat            = AM_HAL_ADC_REPEATING_SCAN;
    c310:	2301      	movs	r3, #1
    c312:	73bb      	strb	r3, [r7, #14]
    if (AM_HAL_STATUS_SUCCESS != am_hal_adc_configure(g_ADCHandle, &ADCConfig))
    c314:	4b1d      	ldr	r3, [pc, #116]	; (c38c <adc_config+0xc8>)
    c316:	681b      	ldr	r3, [r3, #0]
    c318:	f107 0208 	add.w	r2, r7, #8
    c31c:	4611      	mov	r1, r2
    c31e:	4618      	mov	r0, r3
    c320:	f001 f916 	bl	d550 <am_hal_adc_configure>
    c324:	4603      	mov	r3, r0
    c326:	2b00      	cmp	r3, #0
    c328:	d002      	beq.n	c330 <adc_config+0x6c>
    {
        am_util_stdio_printf("Error - configuring ADC failed.\n");
    c32a:	481b      	ldr	r0, [pc, #108]	; (c398 <adc_config+0xd4>)
    c32c:	f001 f874 	bl	d418 <am_util_stdio_printf>
    }

    //
    // Set up an ADC slot
    //
    ADCSlotConfig.eMeasToAvg      = AM_HAL_ADC_SLOT_AVG_128;
    c330:	2307      	movs	r3, #7
    c332:	703b      	strb	r3, [r7, #0]
    ADCSlotConfig.ePrecisionMode  = AM_HAL_ADC_SLOT_14BIT;
    c334:	2300      	movs	r3, #0
    c336:	707b      	strb	r3, [r7, #1]
    ADCSlotConfig.eChannel        = AM_HAL_ADC_SLOT_CHSEL_SE0;
    c338:	2300      	movs	r3, #0
    c33a:	70bb      	strb	r3, [r7, #2]
    ADCSlotConfig.bWindowCompare  = false;
    c33c:	2300      	movs	r3, #0
    c33e:	70fb      	strb	r3, [r7, #3]
    ADCSlotConfig.bEnabled        = true;
    c340:	2301      	movs	r3, #1
    c342:	713b      	strb	r3, [r7, #4]
    if (AM_HAL_STATUS_SUCCESS != am_hal_adc_configure_slot(g_ADCHandle, 0, &ADCSlotConfig))
    c344:	4b11      	ldr	r3, [pc, #68]	; (c38c <adc_config+0xc8>)
    c346:	681b      	ldr	r3, [r3, #0]
    c348:	463a      	mov	r2, r7
    c34a:	2100      	movs	r1, #0
    c34c:	4618      	mov	r0, r3
    c34e:	f001 f93b 	bl	d5c8 <am_hal_adc_configure_slot>
    c352:	4603      	mov	r3, r0
    c354:	2b00      	cmp	r3, #0
    c356:	d002      	beq.n	c35e <adc_config+0x9a>
    {
        am_util_stdio_printf("Error - configuring ADC Slot 0 failed.\n");
    c358:	4810      	ldr	r0, [pc, #64]	; (c39c <adc_config+0xd8>)
    c35a:	f001 f85d 	bl	d418 <am_util_stdio_printf>
    }

    //
    // Configure the ADC to use DMA for the sample transfer.
    //
    adc_config_dma();
    c35e:	f7ff ff81 	bl	c264 <adc_config_dma>

    //
    // For this example, the samples will be coming in slowly. This means we
    // can afford to wake up for every conversion.
    //
    am_hal_adc_interrupt_enable(g_ADCHandle, AM_HAL_ADC_INT_DERR | AM_HAL_ADC_INT_DCMP );
    c362:	4b0a      	ldr	r3, [pc, #40]	; (c38c <adc_config+0xc8>)
    c364:	681b      	ldr	r3, [r3, #0]
    c366:	21c0      	movs	r1, #192	; 0xc0
    c368:	4618      	mov	r0, r3
    c36a:	f001 f9bb 	bl	d6e4 <am_hal_adc_interrupt_enable>

    //
    // Enable the ADC.
    //
    if (AM_HAL_STATUS_SUCCESS != am_hal_adc_enable(g_ADCHandle))
    c36e:	4b07      	ldr	r3, [pc, #28]	; (c38c <adc_config+0xc8>)
    c370:	681b      	ldr	r3, [r3, #0]
    c372:	4618      	mov	r0, r3
    c374:	f001 f998 	bl	d6a8 <am_hal_adc_enable>
    c378:	4603      	mov	r3, r0
    c37a:	2b00      	cmp	r3, #0
    c37c:	d002      	beq.n	c384 <adc_config+0xc0>
    {
        am_util_stdio_printf("Error - enabling ADC failed.\n");
    c37e:	4808      	ldr	r0, [pc, #32]	; (c3a0 <adc_config+0xdc>)
    c380:	f001 f84a 	bl	d418 <am_util_stdio_printf>
    }
}
    c384:	bf00      	nop
    c386:	3710      	adds	r7, #16
    c388:	46bd      	mov	sp, r7
    c38a:	bd80      	pop	{r7, pc}
    c38c:	10001028 	.word	0x10001028
    c390:	0000e6cc 	.word	0x0000e6cc
    c394:	0000e700 	.word	0x0000e700
    c398:	0000e720 	.word	0x0000e720
    c39c:	0000e744 	.word	0x0000e744
    c3a0:	0000e76c 	.word	0x0000e76c

0000c3a4 <init_timerA3_for_ADC>:
// Initialize the ADC repetitive sample timer A3.
//
//*****************************************************************************
void
init_timerA3_for_ADC(void)
{
    c3a4:	b580      	push	{r7, lr}
    c3a6:	af00      	add	r7, sp, #0
    //
    // Start a timer to trigger the ADC periodically (1 second).
    //
    am_hal_ctimer_config_single(3, AM_HAL_CTIMER_TIMERA,
    c3a8:	f240 2242 	movw	r2, #578	; 0x242
    c3ac:	f64f 71ff 	movw	r1, #65535	; 0xffff
    c3b0:	2003      	movs	r0, #3
    c3b2:	f001 fb4b 	bl	da4c <am_hal_ctimer_config_single>
                                AM_HAL_CTIMER_HFRC_12MHZ    |
                                AM_HAL_CTIMER_FN_REPEAT     |
                                AM_HAL_CTIMER_INT_ENABLE);

    am_hal_ctimer_int_enable(AM_HAL_CTIMER_INT_TIMERA3);
    c3b6:	2040      	movs	r0, #64	; 0x40
    c3b8:	f001 fbec 	bl	db94 <am_hal_ctimer_int_enable>

    am_hal_ctimer_period_set(3, AM_HAL_CTIMER_TIMERA, 10, 5);
    c3bc:	2305      	movs	r3, #5
    c3be:	220a      	movs	r2, #10
    c3c0:	f64f 71ff 	movw	r1, #65535	; 0xffff
    c3c4:	2003      	movs	r0, #3
    c3c6:	f001 fb79 	bl	dabc <am_hal_ctimer_period_set>

    //
    // Enable the timer A3 to trigger the ADC directly
    //
    am_hal_ctimer_adc_trigger_enable();
    c3ca:	f001 fbd1 	bl	db70 <am_hal_ctimer_adc_trigger_enable>

    //
    // Start the timer.
    //
    am_hal_ctimer_start(3, AM_HAL_CTIMER_TIMERA);
    c3ce:	f64f 71ff 	movw	r1, #65535	; 0xffff
    c3d2:	2003      	movs	r0, #3
    c3d4:	f001 fb5a 	bl	da8c <am_hal_ctimer_start>
}
    c3d8:	bf00      	nop
    c3da:	bd80      	pop	{r7, pc}

0000c3dc <main>:
// Main function.
//
//*****************************************************************************
int
main(void)
{
    c3dc:	b580      	push	{r7, lr}
    c3de:	b082      	sub	sp, #8
    c3e0:	af00      	add	r7, sp, #0
    //
    // Set the clock frequency.
    //
    if (AM_HAL_STATUS_SUCCESS != am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_SYSCLK_MAX, 0))
    c3e2:	2100      	movs	r1, #0
    c3e4:	2000      	movs	r0, #0
    c3e6:	f001 fab7 	bl	d958 <am_hal_clkgen_control>
    c3ea:	4603      	mov	r3, r0
    c3ec:	2b00      	cmp	r3, #0
    c3ee:	d002      	beq.n	c3f6 <main+0x1a>
    {
        am_util_stdio_printf("Error - configuring the system clock failed.\n");
    c3f0:	4849      	ldr	r0, [pc, #292]	; (c518 <main+0x13c>)
    c3f2:	f001 f811 	bl	d418 <am_util_stdio_printf>


    //
    // Set the default cache configuration and enable it.
    //
    if (AM_HAL_STATUS_SUCCESS != am_hal_cachectrl_config(&am_hal_cachectrl_defaults))
    c3f6:	4849      	ldr	r0, [pc, #292]	; (c51c <main+0x140>)
    c3f8:	f001 fa7a 	bl	d8f0 <am_hal_cachectrl_config>
    c3fc:	4603      	mov	r3, r0
    c3fe:	2b00      	cmp	r3, #0
    c400:	d002      	beq.n	c408 <main+0x2c>
    {
        am_util_stdio_printf("Error - configuring the system cache failed.\n");
    c402:	4847      	ldr	r0, [pc, #284]	; (c520 <main+0x144>)
    c404:	f001 f808 	bl	d418 <am_util_stdio_printf>
    }
    if (AM_HAL_STATUS_SUCCESS != am_hal_cachectrl_enable())
    c408:	f001 fa9c 	bl	d944 <am_hal_cachectrl_enable>
    c40c:	4603      	mov	r3, r0
    c40e:	2b00      	cmp	r3, #0
    c410:	d002      	beq.n	c418 <main+0x3c>
    {
        am_util_stdio_printf("Error - enabling the system cache failed.\n");
    c412:	4844      	ldr	r0, [pc, #272]	; (c524 <main+0x148>)
    c414:	f001 f800 	bl	d418 <am_util_stdio_printf>


    //
    // Configure the board for low power operation.
    //
    am_bsp_low_power_init();
    c418:	f001 f826 	bl	d468 <am_bsp_low_power_init>

    //
    // Enable only the first 512KB bank of Flash (0).  Disable Flash(1)
    //
    if (AM_HAL_STATUS_SUCCESS != am_hal_pwrctrl_memory_enable(AM_HAL_PWRCTRL_MEM_FLASH_512K))
    c41c:	200e      	movs	r0, #14
    c41e:	f002 f809 	bl	e434 <am_hal_pwrctrl_memory_enable>
    c422:	4603      	mov	r3, r0
    c424:	2b00      	cmp	r3, #0
    c426:	d002      	beq.n	c42e <main+0x52>
    {
        am_util_stdio_printf("Error - configuring the flash memory failed.\n");
    c428:	483f      	ldr	r0, [pc, #252]	; (c528 <main+0x14c>)
    c42a:	f000 fff5 	bl	d418 <am_util_stdio_printf>
    }

    //
    // Enable the first 32K of TCM SRAM.
    //
    if (AM_HAL_STATUS_SUCCESS != am_hal_pwrctrl_memory_enable(AM_HAL_PWRCTRL_MEM_SRAM_32K_DTCM))
    c42e:	2002      	movs	r0, #2
    c430:	f002 f800 	bl	e434 <am_hal_pwrctrl_memory_enable>
    c434:	4603      	mov	r3, r0
    c436:	2b00      	cmp	r3, #0
    c438:	d002      	beq.n	c440 <main+0x64>
    {
        am_util_stdio_printf("Error - configuring the SRAM failed.\n");
    c43a:	483c      	ldr	r0, [pc, #240]	; (c52c <main+0x150>)
    c43c:	f000 ffec 	bl	d418 <am_util_stdio_printf>


    //
    // Start the ITM interface.
    //
    am_bsp_itm_printf_enable();
    c440:	f001 f844 	bl	d4cc <am_bsp_itm_printf_enable>

    //
    // Start the CTIMER A3 for timer-based ADC measurements.
    //
    init_timerA3_for_ADC();
    c444:	f7ff ffae 	bl	c3a4 <init_timerA3_for_ADC>

    //
    // Enable interrupts.
    //
#if AM_CMSIS_REGS
    NVIC_EnableIRQ(ADC_IRQn);
    c448:	2012      	movs	r0, #18
    c44a:	f7ff fea9 	bl	c1a0 <__NVIC_EnableIRQ>
#else // AM_CMSIS_REGS
    am_hal_interrupt_enable(AM_HAL_INTERRUPT_ADC);
#endif // AM_CMSIS_REGS
    am_hal_interrupt_master_enable();
    c44e:	f001 fe6b 	bl	e128 <am_hal_interrupt_master_enable>

    //
    // Set a pin to act as our ADC input
    //
    am_hal_gpio_pinconfig(16, g_AM_PIN_16_ADCSE0);
    c452:	4b37      	ldr	r3, [pc, #220]	; (c530 <main+0x154>)
    c454:	6819      	ldr	r1, [r3, #0]
    c456:	2010      	movs	r0, #16
    c458:	f001 fce0 	bl	de1c <am_hal_gpio_pinconfig>

    //
    // Configure the ADC
    //
    adc_config();
    c45c:	f7ff ff32 	bl	c2c4 <adc_config>

    //
    // Trigger the ADC sampling for the first time manually.
    //
    if (AM_HAL_STATUS_SUCCESS != am_hal_adc_sw_trigger(g_ADCHandle))
    c460:	4b34      	ldr	r3, [pc, #208]	; (c534 <main+0x158>)
    c462:	681b      	ldr	r3, [r3, #0]
    c464:	4618      	mov	r0, r3
    c466:	f001 f9c9 	bl	d7fc <am_hal_adc_sw_trigger>
    c46a:	4603      	mov	r3, r0
    c46c:	2b00      	cmp	r3, #0
    c46e:	d002      	beq.n	c476 <main+0x9a>
    {
        am_util_stdio_printf("Error - triggering the ADC failed.\n");
    c470:	4831      	ldr	r0, [pc, #196]	; (c538 <main+0x15c>)
    c472:	f000 ffd1 	bl	d418 <am_util_stdio_printf>
    }

    //
    // Print the banner.
    //
    am_util_stdio_terminal_clear();
    c476:	f000 ffed 	bl	d454 <am_util_stdio_terminal_clear>
    am_util_stdio_printf("ADC Example with 1.2Msps and LPMODE=0\n");
    c47a:	4830      	ldr	r0, [pc, #192]	; (c53c <main+0x160>)
    c47c:	f000 ffcc 	bl	d418 <am_util_stdio_printf>

    //
    // Allow time for all printing to finish.
    //
    am_util_delay_ms(10);
    c480:	200a      	movs	r0, #10
    c482:	f000 f8a7 	bl	c5d4 <am_util_delay_ms>
    while(1)
    {
        //
        // Go to Deep Sleep.
        //
        if (!g_bADCDMAComplete)
    c486:	4b2e      	ldr	r3, [pc, #184]	; (c540 <main+0x164>)
    c488:	781b      	ldrb	r3, [r3, #0]
    c48a:	b2db      	uxtb	r3, r3
    c48c:	f083 0301 	eor.w	r3, r3, #1
    c490:	b2db      	uxtb	r3, r3
    c492:	2b00      	cmp	r3, #0
    c494:	d001      	beq.n	c49a <main+0xbe>
        {
            sleep();
    c496:	f7ff fedd 	bl	c254 <sleep>
        }

        //
        // Check for DMA errors.
        //
        if (g_bADCDMAError)
    c49a:	4b2a      	ldr	r3, [pc, #168]	; (c544 <main+0x168>)
    c49c:	781b      	ldrb	r3, [r3, #0]
    c49e:	b2db      	uxtb	r3, r3
    c4a0:	2b00      	cmp	r3, #0
    c4a2:	d003      	beq.n	c4ac <main+0xd0>
        {
            am_util_stdio_printf("DMA Error occured\n");
    c4a4:	4828      	ldr	r0, [pc, #160]	; (c548 <main+0x16c>)
    c4a6:	f000 ffb7 	bl	d418 <am_util_stdio_printf>
            while(1);
    c4aa:	e7fe      	b.n	c4aa <main+0xce>
        }

        //
        // Check if the ADC DMA completion interrupt occurred.
        //
        if (g_bADCDMAComplete)
    c4ac:	4b24      	ldr	r3, [pc, #144]	; (c540 <main+0x164>)
    c4ae:	781b      	ldrb	r3, [r3, #0]
    c4b0:	b2db      	uxtb	r3, r3
    c4b2:	2b00      	cmp	r3, #0
    c4b4:	d0e7      	beq.n	c486 <main+0xaa>
        {
#if ADC_EXAMPLE_DEBUG
            {
                uint32_t        ui32SampleCount;
                am_util_stdio_printf("DMA Complete\n");
    c4b6:	4825      	ldr	r0, [pc, #148]	; (c54c <main+0x170>)
    c4b8:	f000 ffae 	bl	d418 <am_util_stdio_printf>
                ui32SampleCount = ADC_SAMPLE_BUF_SIZE;
    c4bc:	2380      	movs	r3, #128	; 0x80
    c4be:	607b      	str	r3, [r7, #4]
                if (AM_HAL_STATUS_SUCCESS != am_hal_adc_samples_read(g_ADCHandle,
    c4c0:	4b1c      	ldr	r3, [pc, #112]	; (c534 <main+0x158>)
    c4c2:	6818      	ldr	r0, [r3, #0]
    c4c4:	1d3a      	adds	r2, r7, #4
    c4c6:	4b22      	ldr	r3, [pc, #136]	; (c550 <main+0x174>)
    c4c8:	4922      	ldr	r1, [pc, #136]	; (c554 <main+0x178>)
    c4ca:	f001 f951 	bl	d770 <am_hal_adc_samples_read>
    c4ce:	4603      	mov	r3, r0
    c4d0:	2b00      	cmp	r3, #0
    c4d2:	d002      	beq.n	c4da <main+0xfe>
                                                                     g_ui32ADCSampleBuffer,
                                                                     &ui32SampleCount,
                                                                     SampleBuffer))
                {
                    am_util_stdio_printf("Error - failed to process samples.\n");
    c4d4:	4820      	ldr	r0, [pc, #128]	; (c558 <main+0x17c>)
    c4d6:	f000 ff9f 	bl	d418 <am_util_stdio_printf>
#endif

            //
            // Reset the DMA completion and error flags.
            //
            g_bADCDMAComplete = false;
    c4da:	4b19      	ldr	r3, [pc, #100]	; (c540 <main+0x164>)
    c4dc:	2200      	movs	r2, #0
    c4de:	701a      	strb	r2, [r3, #0]

            //
            // Re-configure the ADC DMA.
            //
            adc_config_dma();
    c4e0:	f7ff fec0 	bl	c264 <adc_config_dma>

            //
            // Clear the ADC interrupts.
            //
            if (AM_HAL_STATUS_SUCCESS != am_hal_adc_interrupt_clear(g_ADCHandle, 0xFFFFFFFF))
    c4e4:	4b13      	ldr	r3, [pc, #76]	; (c534 <main+0x158>)
    c4e6:	681b      	ldr	r3, [r3, #0]
    c4e8:	f04f 31ff 	mov.w	r1, #4294967295
    c4ec:	4618      	mov	r0, r3
    c4ee:	f001 f92d 	bl	d74c <am_hal_adc_interrupt_clear>
    c4f2:	4603      	mov	r3, r0
    c4f4:	2b00      	cmp	r3, #0
    c4f6:	d002      	beq.n	c4fe <main+0x122>
            {
                am_util_stdio_printf("Error - clearing the ADC interrupts failed.\n");
    c4f8:	4818      	ldr	r0, [pc, #96]	; (c55c <main+0x180>)
    c4fa:	f000 ff8d 	bl	d418 <am_util_stdio_printf>
            }

            //
            // Trigger the ADC sampling for the first time manually.
            //
            if (AM_HAL_STATUS_SUCCESS != am_hal_adc_sw_trigger(g_ADCHandle))
    c4fe:	4b0d      	ldr	r3, [pc, #52]	; (c534 <main+0x158>)
    c500:	681b      	ldr	r3, [r3, #0]
    c502:	4618      	mov	r0, r3
    c504:	f001 f97a 	bl	d7fc <am_hal_adc_sw_trigger>
    c508:	4603      	mov	r3, r0
    c50a:	2b00      	cmp	r3, #0
    c50c:	d0bb      	beq.n	c486 <main+0xaa>
            {
                am_util_stdio_printf("Error - triggering the ADC failed.\n");
    c50e:	480a      	ldr	r0, [pc, #40]	; (c538 <main+0x15c>)
    c510:	f000 ff82 	bl	d418 <am_util_stdio_printf>
        if (!g_bADCDMAComplete)
    c514:	e7b7      	b.n	c486 <main+0xaa>
    c516:	bf00      	nop
    c518:	0000e78c 	.word	0x0000e78c
    c51c:	0000e950 	.word	0x0000e950
    c520:	0000e7bc 	.word	0x0000e7bc
    c524:	0000e7ec 	.word	0x0000e7ec
    c528:	0000e818 	.word	0x0000e818
    c52c:	0000e848 	.word	0x0000e848
    c530:	0000e948 	.word	0x0000e948
    c534:	10001028 	.word	0x10001028
    c538:	0000e870 	.word	0x0000e870
    c53c:	0000e894 	.word	0x0000e894
    c540:	10001734 	.word	0x10001734
    c544:	10001735 	.word	0x10001735
    c548:	0000e8bc 	.word	0x0000e8bc
    c54c:	0000e8d0 	.word	0x0000e8d0
    c550:	10001334 	.word	0x10001334
    c554:	10001134 	.word	0x10001134
    c558:	0000e8e0 	.word	0x0000e8e0
    c55c:	0000e904 	.word	0x0000e904

0000c560 <Reset_Handler>:
#endif // AM_CMSIS_REGS
{
    //
    // Set the vector table pointer.
    //
    __asm("    ldr    r0, =0xE000ED08\n"
    c560:	4811      	ldr	r0, [pc, #68]	; (c5a8 <zero_loop+0x12>)
    c562:	4912      	ldr	r1, [pc, #72]	; (c5ac <zero_loop+0x16>)
    c564:	6001      	str	r1, [r0, #0]
          "    str    r1, [r0]");

    //
    // Set the stack pointer.
    //
    __asm("    ldr    sp, [r1]");
    c566:	f8d1 d000 	ldr.w	sp, [r1]
#ifndef NOFPU
    //
    // Enable the FPU.
    //
    __asm("ldr  r0, =0xE000ED88\n"
    c56a:	4811      	ldr	r0, [pc, #68]	; (c5b0 <zero_loop+0x1a>)
    c56c:	6801      	ldr	r1, [r0, #0]
    c56e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    c572:	6001      	str	r1, [r0, #0]
    c574:	f3bf 8f4f 	dsb	sy
    c578:	f3bf 8f6f 	isb	sy
          "isb\n");
#endif
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    __asm("    ldr     r0, =_init_data\n"
    c57c:	480d      	ldr	r0, [pc, #52]	; (c5b4 <zero_loop+0x1e>)
    c57e:	490e      	ldr	r1, [pc, #56]	; (c5b8 <zero_loop+0x22>)
    c580:	4a0e      	ldr	r2, [pc, #56]	; (c5bc <zero_loop+0x26>)

0000c582 <copy_loop>:
    c582:	f850 3b04 	ldr.w	r3, [r0], #4
    c586:	f841 3b04 	str.w	r3, [r1], #4
    c58a:	4291      	cmp	r1, r2
    c58c:	dbf9      	blt.n	c582 <copy_loop>
          "        cmp     r1, r2\n"
          "        blt     copy_loop\n");
    //
    // Zero fill the bss segment.
    //
    __asm("    ldr     r0, =_sbss\n"
    c58e:	480c      	ldr	r0, [pc, #48]	; (c5c0 <zero_loop+0x2a>)
    c590:	490c      	ldr	r1, [pc, #48]	; (c5c4 <zero_loop+0x2e>)
    c592:	f04f 0200 	mov.w	r2, #0

0000c596 <zero_loop>:
    c596:	4288      	cmp	r0, r1
    c598:	bfb8      	it	lt
    c59a:	f840 2b04 	strlt.w	r2, [r0], #4
    c59e:	dbfa      	blt.n	c596 <zero_loop>
          "        blt     zero_loop");

    //
    // Call the application's entry point.
    //
    main();
    c5a0:	f7ff ff1c 	bl	c3dc <main>

    //
    // If main returns then execute a break point instruction
    //
    __asm("    bkpt     ");
    c5a4:	be00      	bkpt	0x0000
}
    c5a6:	bf00      	nop
    c5a8:	e000ed08 	.word	0xe000ed08
    c5ac:	0000c000 	.word	0x0000c000
    c5b0:	e000ed88 	.word	0xe000ed88
    c5b4:	0000ed5c 	.word	0x0000ed5c
    c5b8:	10001000 	.word	0x10001000
    c5bc:	10001028 	.word	0x10001028
    c5c0:	10001028 	.word	0x10001028
    c5c4:	10001780 	.word	0x10001780

0000c5c8 <NMI_Handler>:
#if AM_CMSIS_REGS
NMI_Handler(void)
#else // AM_CMSIS_REGS
am_nmi_isr(void)
#endif // AM_CMSIS_REGS
{
    c5c8:	b480      	push	{r7}
    c5ca:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    c5cc:	e7fe      	b.n	c5cc <NMI_Handler+0x4>

0000c5ce <DebugMon_Handler>:
// for examination by a debugger.
//
//*****************************************************************************
void
am_default_isr(void)
{
    c5ce:	b480      	push	{r7}
    c5d0:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    c5d2:	e7fe      	b.n	c5d2 <DebugMon_Handler+0x4>

0000c5d4 <am_util_delay_ms>:
//! @returns None
//
//*****************************************************************************
void
am_util_delay_ms(uint32_t ui32MilliSeconds)
{
    c5d4:	b580      	push	{r7, lr}
    c5d6:	b088      	sub	sp, #32
    c5d8:	af00      	add	r7, sp, #0
    c5da:	6078      	str	r0, [r7, #4]
    uint32_t ui32Loops, ui32HFRC;

#if AM_APOLLO3_CLKGEN
    am_hal_clkgen_status_t sClkgenStatus;
    am_hal_clkgen_status_get(&sClkgenStatus);
    c5dc:	f107 030c 	add.w	r3, r7, #12
    c5e0:	4618      	mov	r0, r3
    c5e2:	f001 fa15 	bl	da10 <am_hal_clkgen_status_get>
    ui32HFRC = sClkgenStatus.ui32SysclkFreq;
    c5e6:	68fb      	ldr	r3, [r7, #12]
    c5e8:	61fb      	str	r3, [r7, #28]
#else
    ui32HFRC = am_hal_clkgen_sysclk_get();
#endif
    ui32Loops = ui32MilliSeconds * (ui32HFRC / 3000);
    c5ea:	69fb      	ldr	r3, [r7, #28]
    c5ec:	4a07      	ldr	r2, [pc, #28]	; (c60c <am_util_delay_ms+0x38>)
    c5ee:	fba2 2303 	umull	r2, r3, r2, r3
    c5f2:	099b      	lsrs	r3, r3, #6
    c5f4:	687a      	ldr	r2, [r7, #4]
    c5f6:	fb02 f303 	mul.w	r3, r2, r3
    c5fa:	61bb      	str	r3, [r7, #24]

    //
    // Call the BOOTROM cycle delay function
    //
    am_hal_flash_delay(ui32Loops);
    c5fc:	69b8      	ldr	r0, [r7, #24]
    c5fe:	f001 fadd 	bl	dbbc <am_hal_flash_delay>
}
    c602:	bf00      	nop
    c604:	3720      	adds	r7, #32
    c606:	46bd      	mov	sp, r7
    c608:	bd80      	pop	{r7, pc}
    c60a:	bf00      	nop
    c60c:	057619f1 	.word	0x057619f1

0000c610 <HardFault_Handler>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
HardFault_Handler(void)
{
    __asm("    push    {r7,lr}");
    c610:	b580      	push	{r7, lr}
    __asm("    mov     r0, sp");
    c612:	4668      	mov	r0, sp
    __asm("    adds    r0, #(2*4)");
    c614:	3008      	adds	r0, #8
    __asm("    bl      am_util_faultisr_collect_data");
    c616:	f000 f809 	bl	c62c <am_util_faultisr_collect_data>
    __asm("    pop     {r0,pc}");
    c61a:	bd01      	pop	{r0, pc}
}
    c61c:	bf00      	nop
    c61e:	4618      	mov	r0, r3

0000c620 <getStackedReg>:

uint32_t __attribute__((naked))
getStackedReg(uint32_t regnum, uint32_t u32SP)
{
    __asm("    lsls    r0, r0, #2");
    c620:	0080      	lsls	r0, r0, #2
    __asm("    adds    r0, r1");
    c622:	1840      	adds	r0, r0, r1
    __asm("    ldr     r0, [r0]");
    c624:	6800      	ldr	r0, [r0, #0]
    __asm("    bx      lr");
    c626:	4770      	bx	lr
}
    c628:	bf00      	nop
    c62a:	4618      	mov	r0, r3

0000c62c <am_util_faultisr_collect_data>:
// HardFault_Handler() was called.
//
//*****************************************************************************
void
am_util_faultisr_collect_data(uint32_t u32IsrSP)
{
    c62c:	b580      	push	{r7, lr}
    c62e:	b096      	sub	sp, #88	; 0x58
    c630:	af00      	add	r7, sp, #0
    c632:	6078      	str	r0, [r7, #4]
    volatile am_fault_t sFaultData;
    am_hal_mcuctrl_fault_t sHalFaultData = {0};
    c634:	f107 030c 	add.w	r3, r7, #12
    c638:	2200      	movs	r2, #0
    c63a:	601a      	str	r2, [r3, #0]
    c63c:	605a      	str	r2, [r3, #4]
    c63e:	609a      	str	r2, [r3, #8]
    c640:	60da      	str	r2, [r3, #12]
    c642:	611a      	str	r2, [r3, #16]
    c644:	615a      	str	r2, [r3, #20]

    uint32_t u32Mask = 0;
    c646:	2300      	movs	r3, #0
    c648:	657b      	str	r3, [r7, #84]	; 0x54
    // u32Mask is used for 2 things: 1) in the print loop, 2) as a spot to set
    // a breakpoint at the end of the routine.  If the printing is not used,
    // we'll get a compiler warning; so to avoid that warning, we'll use it
    // in a dummy assignment here.
    //
    sFaultData.u32CFSR = u32Mask;       // Avoid compiler warning
    c64a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    c64c:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u32CFSR = AM_REGVAL(AM_REG_SYSCTRL_CFSR_O);
    c64e:	4b2e      	ldr	r3, [pc, #184]	; (c708 <am_util_faultisr_collect_data+0xdc>)
    c650:	681b      	ldr	r3, [r3, #0]
    c652:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u8MMSR  = (sFaultData.u32CFSR >> 0)  & 0xff;
    c654:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    c656:	b2db      	uxtb	r3, r3
    c658:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    sFaultData.u8BFSR  = (sFaultData.u32CFSR >> 8)  & 0xff;
    c65c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    c65e:	0a1b      	lsrs	r3, r3, #8
    c660:	b2db      	uxtb	r3, r3
    c662:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
    sFaultData.u16UFSR = (sFaultData.u32CFSR >> 16) & 0xffff;
    c666:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    c668:	0c1b      	lsrs	r3, r3, #16
    c66a:	b29b      	uxth	r3, r3
    c66c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

    //
    // The address of the location that caused the fault.  e.g. if accessing an
    // invalid data location caused the fault, that address will appear here.
    //
    sFaultData.u32BFAR = AM_REGVAL(AM_REG_SYSCTRL_BFAR_O);
    c670:	4b26      	ldr	r3, [pc, #152]	; (c70c <am_util_faultisr_collect_data+0xe0>)
    c672:	681b      	ldr	r3, [r3, #0]
    c674:	64bb      	str	r3, [r7, #72]	; 0x48

    //
    // The address of the instruction that caused the fault is the stacked PC
    // if BFSR bit1 is set.
    //
    sFaultData.u32FaultAddr = (sFaultData.u8BFSR & 0x02) ? getStackedReg(6, u32IsrSP) : 0xffffffff;
    c676:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
    c67a:	b2db      	uxtb	r3, r3
    c67c:	f003 0302 	and.w	r3, r3, #2
    c680:	2b00      	cmp	r3, #0
    c682:	d005      	beq.n	c690 <am_util_faultisr_collect_data+0x64>
    c684:	6879      	ldr	r1, [r7, #4]
    c686:	2006      	movs	r0, #6
    c688:	f7ff ffca 	bl	c620 <getStackedReg>
    c68c:	4603      	mov	r3, r0
    c68e:	e001      	b.n	c694 <am_util_faultisr_collect_data+0x68>
    c690:	f04f 33ff 	mov.w	r3, #4294967295
    c694:	647b      	str	r3, [r7, #68]	; 0x44

    //
    // Get the stacked registers.
    // Note - the address of the instruction that caused the fault is u32PC.
    //
    sFaultData.u32R0  = getStackedReg(0, u32IsrSP);
    c696:	6879      	ldr	r1, [r7, #4]
    c698:	2000      	movs	r0, #0
    c69a:	f7ff ffc1 	bl	c620 <getStackedReg>
    c69e:	4603      	mov	r3, r0
    c6a0:	627b      	str	r3, [r7, #36]	; 0x24
    sFaultData.u32R1  = getStackedReg(1, u32IsrSP);
    c6a2:	6879      	ldr	r1, [r7, #4]
    c6a4:	2001      	movs	r0, #1
    c6a6:	f7ff ffbb 	bl	c620 <getStackedReg>
    c6aa:	4603      	mov	r3, r0
    c6ac:	62bb      	str	r3, [r7, #40]	; 0x28
    sFaultData.u32R2  = getStackedReg(2, u32IsrSP);
    c6ae:	6879      	ldr	r1, [r7, #4]
    c6b0:	2002      	movs	r0, #2
    c6b2:	f7ff ffb5 	bl	c620 <getStackedReg>
    c6b6:	4603      	mov	r3, r0
    c6b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    sFaultData.u32R3  = getStackedReg(3, u32IsrSP);
    c6ba:	6879      	ldr	r1, [r7, #4]
    c6bc:	2003      	movs	r0, #3
    c6be:	f7ff ffaf 	bl	c620 <getStackedReg>
    c6c2:	4603      	mov	r3, r0
    c6c4:	633b      	str	r3, [r7, #48]	; 0x30
    sFaultData.u32R12 = getStackedReg(4, u32IsrSP);
    c6c6:	6879      	ldr	r1, [r7, #4]
    c6c8:	2004      	movs	r0, #4
    c6ca:	f7ff ffa9 	bl	c620 <getStackedReg>
    c6ce:	4603      	mov	r3, r0
    c6d0:	637b      	str	r3, [r7, #52]	; 0x34
    sFaultData.u32LR  = getStackedReg(5, u32IsrSP);
    c6d2:	6879      	ldr	r1, [r7, #4]
    c6d4:	2005      	movs	r0, #5
    c6d6:	f7ff ffa3 	bl	c620 <getStackedReg>
    c6da:	4603      	mov	r3, r0
    c6dc:	63bb      	str	r3, [r7, #56]	; 0x38
    sFaultData.u32PC  = getStackedReg(6, u32IsrSP);
    c6de:	6879      	ldr	r1, [r7, #4]
    c6e0:	2006      	movs	r0, #6
    c6e2:	f7ff ff9d 	bl	c620 <getStackedReg>
    c6e6:	4603      	mov	r3, r0
    c6e8:	63fb      	str	r3, [r7, #60]	; 0x3c
    sFaultData.u32PSR = getStackedReg(7, u32IsrSP);
    c6ea:	6879      	ldr	r1, [r7, #4]
    c6ec:	2007      	movs	r0, #7
    c6ee:	f7ff ff97 	bl	c620 <getStackedReg>
    c6f2:	4603      	mov	r3, r0
    c6f4:	643b      	str	r3, [r7, #64]	; 0x40

    //
    // Use the HAL MCUCTRL functions to read the fault data.
    //
#ifdef AM_APOLLO3_MCUCTRL
    am_hal_mcuctrl_info_get(AM_HAL_MCUCTRL_INFO_FAULT_STATUS, &sHalFaultData);
    c6f6:	f107 030c 	add.w	r3, r7, #12
    c6fa:	4619      	mov	r1, r3
    c6fc:	2002      	movs	r0, #2
    c6fe:	f001 fdab 	bl	e258 <am_hal_mcuctrl_info_get>
    }


#endif

    u32Mask = 0;
    c702:	2300      	movs	r3, #0
    c704:	657b      	str	r3, [r7, #84]	; 0x54
    //
    // Spin in an infinite loop.
    // We need to spin here inside the function so that we have access to
    // local data, i.e. sFaultData.
    //
    while(1)
    c706:	e7fe      	b.n	c706 <am_util_faultisr_collect_data+0xda>
    c708:	e000ed28 	.word	0xe000ed28
    c70c:	e000ed38 	.word	0xe000ed38

0000c710 <am_util_stdio_printf_init>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_printf_init(am_util_stdio_print_char_t pfnCharPrint)
{
    c710:	b480      	push	{r7}
    c712:	b083      	sub	sp, #12
    c714:	af00      	add	r7, sp, #0
    c716:	6078      	str	r0, [r7, #4]
    g_pfnCharPrint = pfnCharPrint;
    c718:	4a04      	ldr	r2, [pc, #16]	; (c72c <am_util_stdio_printf_init+0x1c>)
    c71a:	687b      	ldr	r3, [r7, #4]
    c71c:	6013      	str	r3, [r2, #0]
}
    c71e:	bf00      	nop
    c720:	370c      	adds	r7, #12
    c722:	46bd      	mov	sp, r7
    c724:	f85d 7b04 	ldr.w	r7, [sp], #4
    c728:	4770      	bx	lr
    c72a:	bf00      	nop
    c72c:	10001738 	.word	0x10001738

0000c730 <divu64_10>:
//  Note: Adapted from Ch10 of Hackers Delight (hackersdelight.org).
//
//*****************************************************************************
static uint64_t
divu64_10(uint64_t ui64Val)
{
    c730:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    c734:	b096      	sub	sp, #88	; 0x58
    c736:	af00      	add	r7, sp, #0
    c738:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
    uint32_t q32, r32, ui32Val;

    //
    // If a 32-bit value, use the more optimal 32-bit routine.
    //
    if ( ui64Val >> 32 )
    c73c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c740:	0025      	movs	r5, r4
    c742:	2600      	movs	r6, #0
    c744:	ea55 0306 	orrs.w	r3, r5, r6
    c748:	f000 80a0 	beq.w	c88c <divu64_10+0x15c>
    {
        q64 = (ui64Val>>1) + (ui64Val>>2);
    c74c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c750:	0862      	lsrs	r2, r4, #1
    c752:	ea4f 0133 	mov.w	r1, r3, rrx
    c756:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c75a:	ea4f 0893 	mov.w	r8, r3, lsr #2
    c75e:	ea48 7884 	orr.w	r8, r8, r4, lsl #30
    c762:	ea4f 0994 	mov.w	r9, r4, lsr #2
    c766:	eb11 0308 	adds.w	r3, r1, r8
    c76a:	eb42 0409 	adc.w	r4, r2, r9
    c76e:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 4);
    c772:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c776:	ea4f 1a13 	mov.w	sl, r3, lsr #4
    c77a:	ea4a 7a04 	orr.w	sl, sl, r4, lsl #28
    c77e:	ea4f 1b14 	mov.w	fp, r4, lsr #4
    c782:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c786:	eb13 030a 	adds.w	r3, r3, sl
    c78a:	eb44 040b 	adc.w	r4, r4, fp
    c78e:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 8);
    c792:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c796:	0a1a      	lsrs	r2, r3, #8
    c798:	62ba      	str	r2, [r7, #40]	; 0x28
    c79a:	6aba      	ldr	r2, [r7, #40]	; 0x28
    c79c:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
    c7a0:	62ba      	str	r2, [r7, #40]	; 0x28
    c7a2:	0a23      	lsrs	r3, r4, #8
    c7a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    c7a6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c7aa:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
    c7ae:	18c9      	adds	r1, r1, r3
    c7b0:	eb42 0204 	adc.w	r2, r2, r4
    c7b4:	460b      	mov	r3, r1
    c7b6:	4614      	mov	r4, r2
    c7b8:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 16);
    c7bc:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c7c0:	0c1a      	lsrs	r2, r3, #16
    c7c2:	623a      	str	r2, [r7, #32]
    c7c4:	6a3a      	ldr	r2, [r7, #32]
    c7c6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
    c7ca:	623a      	str	r2, [r7, #32]
    c7cc:	0c23      	lsrs	r3, r4, #16
    c7ce:	627b      	str	r3, [r7, #36]	; 0x24
    c7d0:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c7d4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
    c7d8:	18c9      	adds	r1, r1, r3
    c7da:	eb42 0204 	adc.w	r2, r2, r4
    c7de:	460b      	mov	r3, r1
    c7e0:	4614      	mov	r4, r2
    c7e2:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 32);
    c7e6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c7ea:	0023      	movs	r3, r4
    c7ec:	603b      	str	r3, [r7, #0]
    c7ee:	2300      	movs	r3, #0
    c7f0:	607b      	str	r3, [r7, #4]
    c7f2:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c7f6:	e897 0006 	ldmia.w	r7, {r1, r2}
    c7fa:	18c9      	adds	r1, r1, r3
    c7fc:	eb42 0204 	adc.w	r2, r2, r4
    c800:	460b      	mov	r3, r1
    c802:	4614      	mov	r4, r2
    c804:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 >>= 3;
    c808:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c80c:	08da      	lsrs	r2, r3, #3
    c80e:	613a      	str	r2, [r7, #16]
    c810:	693a      	ldr	r2, [r7, #16]
    c812:	ea42 7244 	orr.w	r2, r2, r4, lsl #29
    c816:	613a      	str	r2, [r7, #16]
    c818:	08e3      	lsrs	r3, r4, #3
    c81a:	617b      	str	r3, [r7, #20]
    c81c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
    c820:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        r64 = ui64Val - q64*10;
    c824:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
    c828:	460b      	mov	r3, r1
    c82a:	4614      	mov	r4, r2
    c82c:	00a0      	lsls	r0, r4, #2
    c82e:	60f8      	str	r0, [r7, #12]
    c830:	68f8      	ldr	r0, [r7, #12]
    c832:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
    c836:	60f8      	str	r0, [r7, #12]
    c838:	009b      	lsls	r3, r3, #2
    c83a:	60bb      	str	r3, [r7, #8]
    c83c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
    c840:	185b      	adds	r3, r3, r1
    c842:	eb44 0402 	adc.w	r4, r4, r2
    c846:	18db      	adds	r3, r3, r3
    c848:	eb44 0404 	adc.w	r4, r4, r4
    c84c:	4619      	mov	r1, r3
    c84e:	4622      	mov	r2, r4
    c850:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c854:	1a5b      	subs	r3, r3, r1
    c856:	eb64 0402 	sbc.w	r4, r4, r2
    c85a:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
        return q64 + ((r64 + 6) >> 4);
    c85e:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
    c862:	3306      	adds	r3, #6
    c864:	f144 0400 	adc.w	r4, r4, #0
    c868:	091a      	lsrs	r2, r3, #4
    c86a:	61ba      	str	r2, [r7, #24]
    c86c:	69ba      	ldr	r2, [r7, #24]
    c86e:	ea42 7204 	orr.w	r2, r2, r4, lsl #28
    c872:	61ba      	str	r2, [r7, #24]
    c874:	0923      	lsrs	r3, r4, #4
    c876:	61fb      	str	r3, [r7, #28]
    c878:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c87c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
    c880:	18c9      	adds	r1, r1, r3
    c882:	eb42 0204 	adc.w	r2, r2, r4
    c886:	460b      	mov	r3, r1
    c888:	4614      	mov	r4, r2
    c88a:	e029      	b.n	c8e0 <divu64_10+0x1b0>
    }
    else
    {
        ui32Val = (uint32_t)(ui64Val & 0xffffffff);
    c88c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    c88e:	647b      	str	r3, [r7, #68]	; 0x44
        q32 = (ui32Val>>1) + (ui32Val>>2);
    c890:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    c892:	085a      	lsrs	r2, r3, #1
    c894:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    c896:	089b      	lsrs	r3, r3, #2
    c898:	4413      	add	r3, r2
    c89a:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 4);
    c89c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c89e:	091b      	lsrs	r3, r3, #4
    c8a0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c8a2:	4413      	add	r3, r2
    c8a4:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 8);
    c8a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c8a8:	0a1b      	lsrs	r3, r3, #8
    c8aa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c8ac:	4413      	add	r3, r2
    c8ae:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 16);
    c8b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c8b2:	0c1b      	lsrs	r3, r3, #16
    c8b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c8b6:	4413      	add	r3, r2
    c8b8:	643b      	str	r3, [r7, #64]	; 0x40
        q32 >>= 3;
    c8ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c8bc:	08db      	lsrs	r3, r3, #3
    c8be:	643b      	str	r3, [r7, #64]	; 0x40
        r32 = ui32Val - q32*10;
    c8c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c8c2:	4613      	mov	r3, r2
    c8c4:	009b      	lsls	r3, r3, #2
    c8c6:	4413      	add	r3, r2
    c8c8:	005b      	lsls	r3, r3, #1
    c8ca:	461a      	mov	r2, r3
    c8cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    c8ce:	1a9b      	subs	r3, r3, r2
    c8d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    c8d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    c8d4:	3306      	adds	r3, #6
    c8d6:	091a      	lsrs	r2, r3, #4
    c8d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c8da:	4413      	add	r3, r2
    c8dc:	f04f 0400 	mov.w	r4, #0
    }
}
    c8e0:	4618      	mov	r0, r3
    c8e2:	4621      	mov	r1, r4
    c8e4:	3758      	adds	r7, #88	; 0x58
    c8e6:	46bd      	mov	sp, r7
    c8e8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    c8ec:	4770      	bx	lr

0000c8ee <ndigits_in_u64>:
// example: 10000 return 5, 123 returns 3.
//
//*****************************************************************************
static int
ndigits_in_u64(uint64_t ui64Val)
{
    c8ee:	b590      	push	{r4, r7, lr}
    c8f0:	b085      	sub	sp, #20
    c8f2:	af00      	add	r7, sp, #0
    c8f4:	e9c7 0100 	strd	r0, r1, [r7]
    int iNDigits = ui64Val ? 0 : 1;
    c8f8:	683a      	ldr	r2, [r7, #0]
    c8fa:	687b      	ldr	r3, [r7, #4]
    c8fc:	4313      	orrs	r3, r2
    c8fe:	2b00      	cmp	r3, #0
    c900:	bf0c      	ite	eq
    c902:	2301      	moveq	r3, #1
    c904:	2300      	movne	r3, #0
    c906:	b2db      	uxtb	r3, r3
    c908:	60fb      	str	r3, [r7, #12]

    while ( ui64Val )
    c90a:	e008      	b.n	c91e <ndigits_in_u64+0x30>
    {
        //
        // ui32Val /= 10;
        //
        ui64Val = divu64_10(ui64Val);
    c90c:	e9d7 0100 	ldrd	r0, r1, [r7]
    c910:	f7ff ff0e 	bl	c730 <divu64_10>
    c914:	e9c7 0100 	strd	r0, r1, [r7]
        ++iNDigits;
    c918:	68fb      	ldr	r3, [r7, #12]
    c91a:	3301      	adds	r3, #1
    c91c:	60fb      	str	r3, [r7, #12]
    while ( ui64Val )
    c91e:	e897 0018 	ldmia.w	r7, {r3, r4}
    c922:	4323      	orrs	r3, r4
    c924:	d1f2      	bne.n	c90c <ndigits_in_u64+0x1e>
    }

    return iNDigits;
    c926:	68fb      	ldr	r3, [r7, #12]
}
    c928:	4618      	mov	r0, r3
    c92a:	3714      	adds	r7, #20
    c92c:	46bd      	mov	sp, r7
    c92e:	bd90      	pop	{r4, r7, pc}

0000c930 <ndigits_in_i64>:
// example: -3 returns 1, 3 returns 1, 15 returns 2, -15 returns 2, ...
//
//*****************************************************************************
static int
ndigits_in_i64(int64_t i64Val)
{
    c930:	b590      	push	{r4, r7, lr}
    c932:	b083      	sub	sp, #12
    c934:	af00      	add	r7, sp, #0
    c936:	e9c7 0100 	strd	r0, r1, [r7]
    if ( i64Val < 0 )
    c93a:	e897 0018 	ldmia.w	r7, {r3, r4}
    c93e:	2b00      	cmp	r3, #0
    c940:	f174 0300 	sbcs.w	r3, r4, #0
    c944:	da06      	bge.n	c954 <ndigits_in_i64+0x24>
    {
        //
        // Get absolute value
        //
        i64Val = -i64Val;
    c946:	e897 0018 	ldmia.w	r7, {r3, r4}
    c94a:	425b      	negs	r3, r3
    c94c:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
    c950:	e887 0018 	stmia.w	r7, {r3, r4}
    }

    return ndigits_in_u64((uint64_t) i64Val);
    c954:	e897 0018 	ldmia.w	r7, {r3, r4}
    c958:	4618      	mov	r0, r3
    c95a:	4621      	mov	r1, r4
    c95c:	f7ff ffc7 	bl	c8ee <ndigits_in_u64>
    c960:	4603      	mov	r3, r0
}
    c962:	4618      	mov	r0, r3
    c964:	370c      	adds	r7, #12
    c966:	46bd      	mov	sp, r7
    c968:	bd90      	pop	{r4, r7, pc}

0000c96a <ndigits_in_hex>:
// Return the number of hex digits in an uint64_t.
//
//*****************************************************************************
static int
ndigits_in_hex(uint64_t ui64Val)
{
    c96a:	b490      	push	{r4, r7}
    c96c:	b084      	sub	sp, #16
    c96e:	af00      	add	r7, sp, #0
    c970:	e9c7 0100 	strd	r0, r1, [r7]
    int iDigits = ui64Val ? 0 : 1;
    c974:	6839      	ldr	r1, [r7, #0]
    c976:	687a      	ldr	r2, [r7, #4]
    c978:	430a      	orrs	r2, r1
    c97a:	2a00      	cmp	r2, #0
    c97c:	bf0c      	ite	eq
    c97e:	2201      	moveq	r2, #1
    c980:	2200      	movne	r2, #0
    c982:	b2d2      	uxtb	r2, r2
    c984:	60fa      	str	r2, [r7, #12]

    while ( ui64Val )
    c986:	e00a      	b.n	c99e <ndigits_in_hex+0x34>
    {
        ui64Val >>= 4;
    c988:	e897 0006 	ldmia.w	r7, {r1, r2}
    c98c:	090b      	lsrs	r3, r1, #4
    c98e:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
    c992:	0914      	lsrs	r4, r2, #4
    c994:	e887 0018 	stmia.w	r7, {r3, r4}
        ++iDigits;
    c998:	68fa      	ldr	r2, [r7, #12]
    c99a:	3201      	adds	r2, #1
    c99c:	60fa      	str	r2, [r7, #12]
    while ( ui64Val )
    c99e:	e897 0006 	ldmia.w	r7, {r1, r2}
    c9a2:	430a      	orrs	r2, r1
    c9a4:	d1f0      	bne.n	c988 <ndigits_in_hex+0x1e>
    }

    return iDigits;
    c9a6:	68fb      	ldr	r3, [r7, #12]
}
    c9a8:	4618      	mov	r0, r3
    c9aa:	3710      	adds	r7, #16
    c9ac:	46bd      	mov	sp, r7
    c9ae:	bc90      	pop	{r4, r7}
    c9b0:	4770      	bx	lr

0000c9b2 <decstr_to_int>:
// pui32CharCnt.
//
//*****************************************************************************
static uint32_t
decstr_to_int(const char *pcStr, uint32_t *pui32CharCnt)
{
    c9b2:	b480      	push	{r7}
    c9b4:	b087      	sub	sp, #28
    c9b6:	af00      	add	r7, sp, #0
    c9b8:	6078      	str	r0, [r7, #4]
    c9ba:	6039      	str	r1, [r7, #0]
    bool bNeg = false;
    c9bc:	2300      	movs	r3, #0
    c9be:	75fb      	strb	r3, [r7, #23]
    uint32_t ui32Val = 0, uCnt = 0;
    c9c0:	2300      	movs	r3, #0
    c9c2:	613b      	str	r3, [r7, #16]
    c9c4:	2300      	movs	r3, #0
    c9c6:	60fb      	str	r3, [r7, #12]

    if ( *pcStr == '-')
    c9c8:	687b      	ldr	r3, [r7, #4]
    c9ca:	781b      	ldrb	r3, [r3, #0]
    c9cc:	2b2d      	cmp	r3, #45	; 0x2d
    c9ce:	d11b      	bne.n	ca08 <decstr_to_int+0x56>
    {
        bNeg = true;
    c9d0:	2301      	movs	r3, #1
    c9d2:	75fb      	strb	r3, [r7, #23]
        pcStr++;
    c9d4:	687b      	ldr	r3, [r7, #4]
    c9d6:	3301      	adds	r3, #1
    c9d8:	607b      	str	r3, [r7, #4]
        uCnt++;
    c9da:	68fb      	ldr	r3, [r7, #12]
    c9dc:	3301      	adds	r3, #1
    c9de:	60fb      	str	r3, [r7, #12]
    }

    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    c9e0:	e012      	b.n	ca08 <decstr_to_int+0x56>
    {
        ++uCnt;
    c9e2:	68fb      	ldr	r3, [r7, #12]
    c9e4:	3301      	adds	r3, #1
    c9e6:	60fb      	str	r3, [r7, #12]

        //
        // Multiply accumulated value by 10.
        //
        ui32Val *= 10;
    c9e8:	693a      	ldr	r2, [r7, #16]
    c9ea:	4613      	mov	r3, r2
    c9ec:	009b      	lsls	r3, r3, #2
    c9ee:	4413      	add	r3, r2
    c9f0:	005b      	lsls	r3, r3, #1
    c9f2:	613b      	str	r3, [r7, #16]

        //
        // Add in the new low digit.
        //
        ui32Val += (*pcStr - '0');
    c9f4:	687b      	ldr	r3, [r7, #4]
    c9f6:	781b      	ldrb	r3, [r3, #0]
    c9f8:	461a      	mov	r2, r3
    c9fa:	693b      	ldr	r3, [r7, #16]
    c9fc:	4413      	add	r3, r2
    c9fe:	3b30      	subs	r3, #48	; 0x30
    ca00:	613b      	str	r3, [r7, #16]
        pcStr++;
    ca02:	687b      	ldr	r3, [r7, #4]
    ca04:	3301      	adds	r3, #1
    ca06:	607b      	str	r3, [r7, #4]
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    ca08:	687b      	ldr	r3, [r7, #4]
    ca0a:	781b      	ldrb	r3, [r3, #0]
    ca0c:	2b2f      	cmp	r3, #47	; 0x2f
    ca0e:	d903      	bls.n	ca18 <decstr_to_int+0x66>
    ca10:	687b      	ldr	r3, [r7, #4]
    ca12:	781b      	ldrb	r3, [r3, #0]
    ca14:	2b39      	cmp	r3, #57	; 0x39
    ca16:	d9e4      	bls.n	c9e2 <decstr_to_int+0x30>
    }

    if ( pui32CharCnt )
    ca18:	683b      	ldr	r3, [r7, #0]
    ca1a:	2b00      	cmp	r3, #0
    ca1c:	d002      	beq.n	ca24 <decstr_to_int+0x72>
    {
        *pui32CharCnt = uCnt;
    ca1e:	683b      	ldr	r3, [r7, #0]
    ca20:	68fa      	ldr	r2, [r7, #12]
    ca22:	601a      	str	r2, [r3, #0]
    }

    return bNeg ? -ui32Val : ui32Val;
    ca24:	7dfb      	ldrb	r3, [r7, #23]
    ca26:	2b00      	cmp	r3, #0
    ca28:	d002      	beq.n	ca30 <decstr_to_int+0x7e>
    ca2a:	693b      	ldr	r3, [r7, #16]
    ca2c:	425b      	negs	r3, r3
    ca2e:	e000      	b.n	ca32 <decstr_to_int+0x80>
    ca30:	693b      	ldr	r3, [r7, #16]
}
    ca32:	4618      	mov	r0, r3
    ca34:	371c      	adds	r7, #28
    ca36:	46bd      	mov	sp, r7
    ca38:	f85d 7b04 	ldr.w	r7, [sp], #4
    ca3c:	4770      	bx	lr

0000ca3e <uint64_to_str>:
// written).
//
//*****************************************************************************
static int
uint64_to_str(uint64_t ui64Val, char *pcBuf)
{
    ca3e:	b590      	push	{r4, r7, lr}
    ca40:	b091      	sub	sp, #68	; 0x44
    ca42:	af00      	add	r7, sp, #0
    ca44:	e9c7 0102 	strd	r0, r1, [r7, #8]
    ca48:	607a      	str	r2, [r7, #4]
    char tbuf[25];
    int ix = 0, iNumDig = 0;
    ca4a:	2300      	movs	r3, #0
    ca4c:	63fb      	str	r3, [r7, #60]	; 0x3c
    ca4e:	2300      	movs	r3, #0
    ca50:	63bb      	str	r3, [r7, #56]	; 0x38
    do
    {
        //
        // Divide by 10
        //
        u64Tmp = divu64_10(ui64Val);
    ca52:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    ca56:	f7ff fe6b 	bl	c730 <divu64_10>
    ca5a:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30

        //
        // Get modulus
        //
        uMod = ui64Val - (u64Tmp * 10);
    ca5e:	68b9      	ldr	r1, [r7, #8]
    ca60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    ca62:	4613      	mov	r3, r2
    ca64:	009b      	lsls	r3, r3, #2
    ca66:	4413      	add	r3, r2
    ca68:	005b      	lsls	r3, r3, #1
    ca6a:	1acb      	subs	r3, r1, r3
    ca6c:	62fb      	str	r3, [r7, #44]	; 0x2c

        tbuf[ix++] = uMod + '0';
    ca6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ca70:	1c5a      	adds	r2, r3, #1
    ca72:	63fa      	str	r2, [r7, #60]	; 0x3c
    ca74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    ca76:	b2d2      	uxtb	r2, r2
    ca78:	3230      	adds	r2, #48	; 0x30
    ca7a:	b2d2      	uxtb	r2, r2
    ca7c:	f107 0140 	add.w	r1, r7, #64	; 0x40
    ca80:	440b      	add	r3, r1
    ca82:	f803 2c30 	strb.w	r2, [r3, #-48]
        ui64Val = u64Tmp;
    ca86:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    ca8a:	e9c7 3402 	strd	r3, r4, [r7, #8]
    } while ( ui64Val );
    ca8e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
    ca92:	4323      	orrs	r3, r4
    ca94:	d1dd      	bne.n	ca52 <uint64_to_str+0x14>

    //
    // Save the total number of digits
    //
    iNumDig = ix;
    ca96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ca98:	63bb      	str	r3, [r7, #56]	; 0x38

    //
    // Now, reverse the buffer when saving to the caller's buffer.
    //
    if ( pcBuf )
    ca9a:	687b      	ldr	r3, [r7, #4]
    ca9c:	2b00      	cmp	r3, #0
    ca9e:	d011      	beq.n	cac4 <uint64_to_str+0x86>
    {
        while ( ix-- )
    caa0:	e008      	b.n	cab4 <uint64_to_str+0x76>
        {
            *pcBuf++ = tbuf[ix];
    caa2:	687b      	ldr	r3, [r7, #4]
    caa4:	1c5a      	adds	r2, r3, #1
    caa6:	607a      	str	r2, [r7, #4]
    caa8:	f107 0110 	add.w	r1, r7, #16
    caac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    caae:	440a      	add	r2, r1
    cab0:	7812      	ldrb	r2, [r2, #0]
    cab2:	701a      	strb	r2, [r3, #0]
        while ( ix-- )
    cab4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    cab6:	1e5a      	subs	r2, r3, #1
    cab8:	63fa      	str	r2, [r7, #60]	; 0x3c
    caba:	2b00      	cmp	r3, #0
    cabc:	d1f1      	bne.n	caa2 <uint64_to_str+0x64>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0x00;
    cabe:	687b      	ldr	r3, [r7, #4]
    cac0:	2200      	movs	r2, #0
    cac2:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
    cac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
    cac6:	4618      	mov	r0, r3
    cac8:	3744      	adds	r7, #68	; 0x44
    caca:	46bd      	mov	sp, r7
    cacc:	bd90      	pop	{r4, r7, pc}

0000cace <uint64_to_hexstr>:
// written).
//
//*****************************************************************************
static int
uint64_to_hexstr(uint64_t ui64Val, char *pcBuf, bool bLower)
{
    cace:	b4b0      	push	{r4, r5, r7}
    cad0:	b08d      	sub	sp, #52	; 0x34
    cad2:	af00      	add	r7, sp, #0
    cad4:	e9c7 0102 	strd	r0, r1, [r7, #8]
    cad8:	607a      	str	r2, [r7, #4]
    cada:	70fb      	strb	r3, [r7, #3]
    int iNumDig, ix = 0;
    cadc:	2300      	movs	r3, #0
    cade:	62fb      	str	r3, [r7, #44]	; 0x2c
    char cCh, tbuf[20];

    if ( ui64Val == 0 )
    cae0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    cae4:	4313      	orrs	r3, r2
    cae6:	d131      	bne.n	cb4c <uint64_to_hexstr+0x7e>
    {
        tbuf[ix++] = '0';   // Print a '0'
    cae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    caea:	1c5a      	adds	r2, r3, #1
    caec:	62fa      	str	r2, [r7, #44]	; 0x2c
    caee:	f107 0230 	add.w	r2, r7, #48	; 0x30
    caf2:	4413      	add	r3, r2
    caf4:	2230      	movs	r2, #48	; 0x30
    caf6:	f803 2c20 	strb.w	r2, [r3, #-32]
    }

    while ( ui64Val )
    cafa:	e027      	b.n	cb4c <uint64_to_hexstr+0x7e>
    {
        cCh = ui64Val & 0xf;
    cafc:	7a3b      	ldrb	r3, [r7, #8]
    cafe:	f003 030f 	and.w	r3, r3, #15
    cb02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        //
        // Alpha character
        //
        if ( cCh > 9 )
    cb06:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
    cb0a:	2b09      	cmp	r3, #9
    cb0c:	d90a      	bls.n	cb24 <uint64_to_hexstr+0x56>
        {
            cCh += bLower ? 0x27 : 0x7;
    cb0e:	78fb      	ldrb	r3, [r7, #3]
    cb10:	2b00      	cmp	r3, #0
    cb12:	d001      	beq.n	cb18 <uint64_to_hexstr+0x4a>
    cb14:	2227      	movs	r2, #39	; 0x27
    cb16:	e000      	b.n	cb1a <uint64_to_hexstr+0x4c>
    cb18:	2207      	movs	r2, #7
    cb1a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
    cb1e:	4413      	add	r3, r2
    cb20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        }

        tbuf[ix++] = cCh + '0';
    cb24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cb26:	1c5a      	adds	r2, r3, #1
    cb28:	62fa      	str	r2, [r7, #44]	; 0x2c
    cb2a:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
    cb2e:	3230      	adds	r2, #48	; 0x30
    cb30:	b2d2      	uxtb	r2, r2
    cb32:	f107 0130 	add.w	r1, r7, #48	; 0x30
    cb36:	440b      	add	r3, r1
    cb38:	f803 2c20 	strb.w	r2, [r3, #-32]
        ui64Val >>= 4;
    cb3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    cb40:	0914      	lsrs	r4, r2, #4
    cb42:	ea44 7403 	orr.w	r4, r4, r3, lsl #28
    cb46:	091d      	lsrs	r5, r3, #4
    cb48:	e9c7 4502 	strd	r4, r5, [r7, #8]
    while ( ui64Val )
    cb4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    cb50:	4313      	orrs	r3, r2
    cb52:	d1d3      	bne.n	cafc <uint64_to_hexstr+0x2e>
    }

    //
    // Save the total number of digits
    //
    iNumDig = ix;
    cb54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cb56:	627b      	str	r3, [r7, #36]	; 0x24

    //
    // Now, reverse the buffer when saving to the callers buffer.
    //
    if (pcBuf)
    cb58:	687b      	ldr	r3, [r7, #4]
    cb5a:	2b00      	cmp	r3, #0
    cb5c:	d011      	beq.n	cb82 <uint64_to_hexstr+0xb4>
    {
        while (ix--)
    cb5e:	e008      	b.n	cb72 <uint64_to_hexstr+0xa4>
        {
            *pcBuf++ = tbuf[ix];
    cb60:	687b      	ldr	r3, [r7, #4]
    cb62:	1c5a      	adds	r2, r3, #1
    cb64:	607a      	str	r2, [r7, #4]
    cb66:	f107 0110 	add.w	r1, r7, #16
    cb6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    cb6c:	440a      	add	r2, r1
    cb6e:	7812      	ldrb	r2, [r2, #0]
    cb70:	701a      	strb	r2, [r3, #0]
        while (ix--)
    cb72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cb74:	1e5a      	subs	r2, r3, #1
    cb76:	62fa      	str	r2, [r7, #44]	; 0x2c
    cb78:	2b00      	cmp	r3, #0
    cb7a:	d1f1      	bne.n	cb60 <uint64_to_hexstr+0x92>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0;
    cb7c:	687b      	ldr	r3, [r7, #4]
    cb7e:	2200      	movs	r2, #0
    cb80:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
    cb82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    cb84:	4618      	mov	r0, r3
    cb86:	3734      	adds	r7, #52	; 0x34
    cb88:	46bd      	mov	sp, r7
    cb8a:	bcb0      	pop	{r4, r5, r7}
    cb8c:	4770      	bx	lr

0000cb8e <simple_strlen>:
// Return length of the given string.
//
//*****************************************************************************
static uint32_t
simple_strlen(char *pcBuf)
{
    cb8e:	b480      	push	{r7}
    cb90:	b085      	sub	sp, #20
    cb92:	af00      	add	r7, sp, #0
    cb94:	6078      	str	r0, [r7, #4]
    uint32_t ui32RetVal = 0;
    cb96:	2300      	movs	r3, #0
    cb98:	60fb      	str	r3, [r7, #12]
    if ( !pcBuf )
    cb9a:	687b      	ldr	r3, [r7, #4]
    cb9c:	2b00      	cmp	r3, #0
    cb9e:	d104      	bne.n	cbaa <simple_strlen+0x1c>
    {
        return ui32RetVal;
    cba0:	68fb      	ldr	r3, [r7, #12]
    cba2:	e009      	b.n	cbb8 <simple_strlen+0x2a>
    }

    while ( *pcBuf++ )
    {
        ui32RetVal++;
    cba4:	68fb      	ldr	r3, [r7, #12]
    cba6:	3301      	adds	r3, #1
    cba8:	60fb      	str	r3, [r7, #12]
    while ( *pcBuf++ )
    cbaa:	687b      	ldr	r3, [r7, #4]
    cbac:	1c5a      	adds	r2, r3, #1
    cbae:	607a      	str	r2, [r7, #4]
    cbb0:	781b      	ldrb	r3, [r3, #0]
    cbb2:	2b00      	cmp	r3, #0
    cbb4:	d1f6      	bne.n	cba4 <simple_strlen+0x16>
    }
    return ui32RetVal;
    cbb6:	68fb      	ldr	r3, [r7, #12]
}
    cbb8:	4618      	mov	r0, r3
    cbba:	3714      	adds	r7, #20
    cbbc:	46bd      	mov	sp, r7
    cbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
    cbc2:	4770      	bx	lr

0000cbc4 <padbuffer>:
// Pad a string buffer with pad characters.
//
//*****************************************************************************
static int32_t
padbuffer(char *pcBuf, uint8_t cPadChar, int32_t i32NumChars)
{
    cbc4:	b480      	push	{r7}
    cbc6:	b087      	sub	sp, #28
    cbc8:	af00      	add	r7, sp, #0
    cbca:	60f8      	str	r0, [r7, #12]
    cbcc:	460b      	mov	r3, r1
    cbce:	607a      	str	r2, [r7, #4]
    cbd0:	72fb      	strb	r3, [r7, #11]
    int32_t i32Cnt = 0;
    cbd2:	2300      	movs	r3, #0
    cbd4:	617b      	str	r3, [r7, #20]

    if ( i32NumChars <= 0 )
    cbd6:	687b      	ldr	r3, [r7, #4]
    cbd8:	2b00      	cmp	r3, #0
    cbda:	dc0c      	bgt.n	cbf6 <padbuffer+0x32>
    {
        return i32Cnt;
    cbdc:	697b      	ldr	r3, [r7, #20]
    cbde:	e010      	b.n	cc02 <padbuffer+0x3e>
    }

    while ( i32NumChars-- )
    {
        if ( pcBuf )
    cbe0:	68fb      	ldr	r3, [r7, #12]
    cbe2:	2b00      	cmp	r3, #0
    cbe4:	d004      	beq.n	cbf0 <padbuffer+0x2c>
        {
            *pcBuf++ = cPadChar;
    cbe6:	68fb      	ldr	r3, [r7, #12]
    cbe8:	1c5a      	adds	r2, r3, #1
    cbea:	60fa      	str	r2, [r7, #12]
    cbec:	7afa      	ldrb	r2, [r7, #11]
    cbee:	701a      	strb	r2, [r3, #0]
        }
        i32Cnt++;
    cbf0:	697b      	ldr	r3, [r7, #20]
    cbf2:	3301      	adds	r3, #1
    cbf4:	617b      	str	r3, [r7, #20]
    while ( i32NumChars-- )
    cbf6:	687b      	ldr	r3, [r7, #4]
    cbf8:	1e5a      	subs	r2, r3, #1
    cbfa:	607a      	str	r2, [r7, #4]
    cbfc:	2b00      	cmp	r3, #0
    cbfe:	d1ef      	bne.n	cbe0 <padbuffer+0x1c>
    }

    return i32Cnt;
    cc00:	697b      	ldr	r3, [r7, #20]
}
    cc02:	4618      	mov	r0, r3
    cc04:	371c      	adds	r7, #28
    cc06:	46bd      	mov	sp, r7
    cc08:	f85d 7b04 	ldr.w	r7, [sp], #4
    cc0c:	4770      	bx	lr
	...

0000cc10 <ftoa>:
    int32_t I32;
    float F;
} i32fl_t;

static int ftoa(float fValue, char *pcBuf, int iPrecision)
{
    cc10:	b590      	push	{r4, r7, lr}
    cc12:	b08f      	sub	sp, #60	; 0x3c
    cc14:	af00      	add	r7, sp, #0
    cc16:	60f8      	str	r0, [r7, #12]
    cc18:	60b9      	str	r1, [r7, #8]
    cc1a:	607a      	str	r2, [r7, #4]
    i32fl_t unFloatValue;
    int iExp2, iBufSize;
    int32_t i32Significand, i32IntPart, i32FracPart;
    char *pcBufInitial, *pcBuftmp;

    iBufSize = *(uint32_t*)pcBuf;
    cc1c:	68bb      	ldr	r3, [r7, #8]
    cc1e:	681b      	ldr	r3, [r3, #0]
    cc20:	627b      	str	r3, [r7, #36]	; 0x24
    if (iBufSize < 4)
    cc22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    cc24:	2b03      	cmp	r3, #3
    cc26:	dc02      	bgt.n	cc2e <ftoa+0x1e>
    {
        return AM_FTOA_ERR_BUFSIZE;
    cc28:	f06f 0302 	mvn.w	r3, #2
    cc2c:	e0e7      	b.n	cdfe <ftoa+0x1ee>
    }

    if (fValue == 0.0f)
    cc2e:	edd7 7a03 	vldr	s15, [r7, #12]
    cc32:	eef5 7a40 	vcmp.f32	s15, #0.0
    cc36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    cc3a:	d104      	bne.n	cc46 <ftoa+0x36>
    {
        // "0.0"
        *(uint32_t*)pcBuf = 0x00 << 24 | ('0' << 16) | ('.' << 8) | ('0' << 0);
    cc3c:	68bb      	ldr	r3, [r7, #8]
    cc3e:	4a72      	ldr	r2, [pc, #456]	; (ce08 <ftoa+0x1f8>)
    cc40:	601a      	str	r2, [r3, #0]
        return 3;
    cc42:	2303      	movs	r3, #3
    cc44:	e0db      	b.n	cdfe <ftoa+0x1ee>
    }

    pcBufInitial = pcBuf;
    cc46:	68bb      	ldr	r3, [r7, #8]
    cc48:	623b      	str	r3, [r7, #32]

    unFloatValue.F = fValue;
    cc4a:	68fb      	ldr	r3, [r7, #12]
    cc4c:	613b      	str	r3, [r7, #16]

    iExp2 = ((unFloatValue.I32 >> 23) & 0x000000FF) - 127;
    cc4e:	693b      	ldr	r3, [r7, #16]
    cc50:	15db      	asrs	r3, r3, #23
    cc52:	b2db      	uxtb	r3, r3
    cc54:	3b7f      	subs	r3, #127	; 0x7f
    cc56:	61fb      	str	r3, [r7, #28]
    i32Significand = (unFloatValue.I32 & 0x00FFFFFF) | 0x00800000;
    cc58:	693b      	ldr	r3, [r7, #16]
    cc5a:	f3c3 0316 	ubfx	r3, r3, #0, #23
    cc5e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    cc62:	61bb      	str	r3, [r7, #24]
    i32FracPart = 0;
    cc64:	2300      	movs	r3, #0
    cc66:	633b      	str	r3, [r7, #48]	; 0x30
    i32IntPart = 0;
    cc68:	2300      	movs	r3, #0
    cc6a:	637b      	str	r3, [r7, #52]	; 0x34

    if (iExp2 >= 31)
    cc6c:	69fb      	ldr	r3, [r7, #28]
    cc6e:	2b1e      	cmp	r3, #30
    cc70:	dd02      	ble.n	cc78 <ftoa+0x68>
    {
        return AM_FTOA_ERR_VAL_TOO_LARGE;
    cc72:	f06f 0301 	mvn.w	r3, #1
    cc76:	e0c2      	b.n	cdfe <ftoa+0x1ee>
    }
    else if (iExp2 < -23)
    cc78:	69fb      	ldr	r3, [r7, #28]
    cc7a:	f113 0f17 	cmn.w	r3, #23
    cc7e:	da02      	bge.n	cc86 <ftoa+0x76>
    {
        return AM_FTOA_ERR_VAL_TOO_SMALL;
    cc80:	f04f 33ff 	mov.w	r3, #4294967295
    cc84:	e0bb      	b.n	cdfe <ftoa+0x1ee>
    }
    else if (iExp2 >= 23)
    cc86:	69fb      	ldr	r3, [r7, #28]
    cc88:	2b16      	cmp	r3, #22
    cc8a:	dd06      	ble.n	cc9a <ftoa+0x8a>
    {
        i32IntPart = i32Significand << (iExp2 - 23);
    cc8c:	69fb      	ldr	r3, [r7, #28]
    cc8e:	3b17      	subs	r3, #23
    cc90:	69ba      	ldr	r2, [r7, #24]
    cc92:	fa02 f303 	lsl.w	r3, r2, r3
    cc96:	637b      	str	r3, [r7, #52]	; 0x34
    cc98:	e01a      	b.n	ccd0 <ftoa+0xc0>
    }
    else if (iExp2 >= 0)
    cc9a:	69fb      	ldr	r3, [r7, #28]
    cc9c:	2b00      	cmp	r3, #0
    cc9e:	db0f      	blt.n	ccc0 <ftoa+0xb0>
    {
        i32IntPart = i32Significand >> (23 - iExp2);
    cca0:	69fb      	ldr	r3, [r7, #28]
    cca2:	f1c3 0317 	rsb	r3, r3, #23
    cca6:	69ba      	ldr	r2, [r7, #24]
    cca8:	fa42 f303 	asr.w	r3, r2, r3
    ccac:	637b      	str	r3, [r7, #52]	; 0x34
        i32FracPart = (i32Significand << (iExp2 + 1)) & 0x00FFFFFF;
    ccae:	69fb      	ldr	r3, [r7, #28]
    ccb0:	3301      	adds	r3, #1
    ccb2:	69ba      	ldr	r2, [r7, #24]
    ccb4:	fa02 f303 	lsl.w	r3, r2, r3
    ccb8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    ccbc:	633b      	str	r3, [r7, #48]	; 0x30
    ccbe:	e007      	b.n	ccd0 <ftoa+0xc0>
    }
    else // if (iExp2 < 0)
    {
        i32FracPart = (i32Significand & 0x00FFFFFF) >> -(iExp2 + 1);
    ccc0:	69bb      	ldr	r3, [r7, #24]
    ccc2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
    ccc6:	69fb      	ldr	r3, [r7, #28]
    ccc8:	43db      	mvns	r3, r3
    ccca:	fa42 f303 	asr.w	r3, r2, r3
    ccce:	633b      	str	r3, [r7, #48]	; 0x30
    }

    if (unFloatValue.I32 < 0)
    ccd0:	693b      	ldr	r3, [r7, #16]
    ccd2:	2b00      	cmp	r3, #0
    ccd4:	da04      	bge.n	cce0 <ftoa+0xd0>
    {
        *pcBuf++ = '-';
    ccd6:	68bb      	ldr	r3, [r7, #8]
    ccd8:	1c5a      	adds	r2, r3, #1
    ccda:	60ba      	str	r2, [r7, #8]
    ccdc:	222d      	movs	r2, #45	; 0x2d
    ccde:	701a      	strb	r2, [r3, #0]
    }

    if (i32IntPart == 0)
    cce0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    cce2:	2b00      	cmp	r3, #0
    cce4:	d105      	bne.n	ccf2 <ftoa+0xe2>
    {
        *pcBuf++ = '0';
    cce6:	68bb      	ldr	r3, [r7, #8]
    cce8:	1c5a      	adds	r2, r3, #1
    ccea:	60ba      	str	r2, [r7, #8]
    ccec:	2230      	movs	r2, #48	; 0x30
    ccee:	701a      	strb	r2, [r3, #0]
    ccf0:	e021      	b.n	cd36 <ftoa+0x126>
    }
    else
    {
        if (i32IntPart > 0)
    ccf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    ccf4:	2b00      	cmp	r3, #0
    ccf6:	dd08      	ble.n	cd0a <ftoa+0xfa>
        {
            uint64_to_str(i32IntPart, pcBuf);
    ccf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    ccfa:	ea4f 74e3 	mov.w	r4, r3, asr #31
    ccfe:	68ba      	ldr	r2, [r7, #8]
    cd00:	4618      	mov	r0, r3
    cd02:	4621      	mov	r1, r4
    cd04:	f7ff fe9b 	bl	ca3e <uint64_to_str>
    cd08:	e011      	b.n	cd2e <ftoa+0x11e>
        }
        else
        {
            *pcBuf++ = '-';
    cd0a:	68bb      	ldr	r3, [r7, #8]
    cd0c:	1c5a      	adds	r2, r3, #1
    cd0e:	60ba      	str	r2, [r7, #8]
    cd10:	222d      	movs	r2, #45	; 0x2d
    cd12:	701a      	strb	r2, [r3, #0]
            uint64_to_str(-i32IntPart, pcBuf);
    cd14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    cd16:	425b      	negs	r3, r3
    cd18:	ea4f 74e3 	mov.w	r4, r3, asr #31
    cd1c:	68ba      	ldr	r2, [r7, #8]
    cd1e:	4618      	mov	r0, r3
    cd20:	4621      	mov	r1, r4
    cd22:	f7ff fe8c 	bl	ca3e <uint64_to_str>
        }
        while (*pcBuf)    // Get to end of new string
    cd26:	e002      	b.n	cd2e <ftoa+0x11e>
        {
            pcBuf++;
    cd28:	68bb      	ldr	r3, [r7, #8]
    cd2a:	3301      	adds	r3, #1
    cd2c:	60bb      	str	r3, [r7, #8]
        while (*pcBuf)    // Get to end of new string
    cd2e:	68bb      	ldr	r3, [r7, #8]
    cd30:	781b      	ldrb	r3, [r3, #0]
    cd32:	2b00      	cmp	r3, #0
    cd34:	d1f8      	bne.n	cd28 <ftoa+0x118>
    }

    //
    // Now, begin the fractional part
    //
    *pcBuf++ = '.';
    cd36:	68bb      	ldr	r3, [r7, #8]
    cd38:	1c5a      	adds	r2, r3, #1
    cd3a:	60ba      	str	r2, [r7, #8]
    cd3c:	222e      	movs	r2, #46	; 0x2e
    cd3e:	701a      	strb	r2, [r3, #0]

    if (i32FracPart == 0)
    cd40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    cd42:	2b00      	cmp	r3, #0
    cd44:	d105      	bne.n	cd52 <ftoa+0x142>
    {
        *pcBuf++ = '0';
    cd46:	68bb      	ldr	r3, [r7, #8]
    cd48:	1c5a      	adds	r2, r3, #1
    cd4a:	60ba      	str	r2, [r7, #8]
    cd4c:	2230      	movs	r2, #48	; 0x30
    cd4e:	701a      	strb	r2, [r3, #0]
    cd50:	e04f      	b.n	cdf2 <ftoa+0x1e2>
    }
    else
    {
        int jx, iMax;

        iMax = iBufSize - (pcBuf - pcBufInitial) - 1;
    cd52:	68ba      	ldr	r2, [r7, #8]
    cd54:	6a3b      	ldr	r3, [r7, #32]
    cd56:	1ad3      	subs	r3, r2, r3
    cd58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    cd5a:	1ad3      	subs	r3, r2, r3
    cd5c:	3b01      	subs	r3, #1
    cd5e:	617b      	str	r3, [r7, #20]
        iMax = (iMax > iPrecision) ? iPrecision : iMax;
    cd60:	697a      	ldr	r2, [r7, #20]
    cd62:	687b      	ldr	r3, [r7, #4]
    cd64:	4293      	cmp	r3, r2
    cd66:	bfa8      	it	ge
    cd68:	4613      	movge	r3, r2
    cd6a:	617b      	str	r3, [r7, #20]

        for (jx = 0; jx < iMax; jx++)
    cd6c:	2300      	movs	r3, #0
    cd6e:	62bb      	str	r3, [r7, #40]	; 0x28
    cd70:	e015      	b.n	cd9e <ftoa+0x18e>
        {
            i32FracPart *= 10;
    cd72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    cd74:	4613      	mov	r3, r2
    cd76:	009b      	lsls	r3, r3, #2
    cd78:	4413      	add	r3, r2
    cd7a:	005b      	lsls	r3, r3, #1
    cd7c:	633b      	str	r3, [r7, #48]	; 0x30
            *pcBuf++ = (i32FracPart >> 24) + '0';
    cd7e:	68bb      	ldr	r3, [r7, #8]
    cd80:	1c5a      	adds	r2, r3, #1
    cd82:	60ba      	str	r2, [r7, #8]
    cd84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    cd86:	1612      	asrs	r2, r2, #24
    cd88:	b2d2      	uxtb	r2, r2
    cd8a:	3230      	adds	r2, #48	; 0x30
    cd8c:	b2d2      	uxtb	r2, r2
    cd8e:	701a      	strb	r2, [r3, #0]
            i32FracPart &= 0x00FFFFFF;
    cd90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    cd92:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    cd96:	633b      	str	r3, [r7, #48]	; 0x30
        for (jx = 0; jx < iMax; jx++)
    cd98:	6abb      	ldr	r3, [r7, #40]	; 0x28
    cd9a:	3301      	adds	r3, #1
    cd9c:	62bb      	str	r3, [r7, #40]	; 0x28
    cd9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
    cda0:	697b      	ldr	r3, [r7, #20]
    cda2:	429a      	cmp	r2, r3
    cda4:	dbe5      	blt.n	cd72 <ftoa+0x162>
        // 1.996        4                   1.9960
        //
        // To determine whether to round up, we'll look at what the next
        // decimal value would have been.
        //
        if ( ((i32FracPart * 10) >> 24) >= 5 )
    cda6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    cda8:	4613      	mov	r3, r2
    cdaa:	009b      	lsls	r3, r3, #2
    cdac:	4413      	add	r3, r2
    cdae:	005b      	lsls	r3, r3, #1
    cdb0:	161b      	asrs	r3, r3, #24
    cdb2:	2b04      	cmp	r3, #4
    cdb4:	dd1d      	ble.n	cdf2 <ftoa+0x1e2>
        {
            //
            // Yes, we need to round up.
            // Go back through the string and make adjustments as necessary.
            //
            pcBuftmp = pcBuf - 1;
    cdb6:	68bb      	ldr	r3, [r7, #8]
    cdb8:	3b01      	subs	r3, #1
    cdba:	62fb      	str	r3, [r7, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
    cdbc:	e015      	b.n	cdea <ftoa+0x1da>
            {
                if ( *pcBuftmp == '.' )
    cdbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cdc0:	781b      	ldrb	r3, [r3, #0]
    cdc2:	2b2e      	cmp	r3, #46	; 0x2e
    cdc4:	d00e      	beq.n	cde4 <ftoa+0x1d4>
                {
                }
                else if ( *pcBuftmp == '9' )
    cdc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cdc8:	781b      	ldrb	r3, [r3, #0]
    cdca:	2b39      	cmp	r3, #57	; 0x39
    cdcc:	d103      	bne.n	cdd6 <ftoa+0x1c6>
                {
                    *pcBuftmp = '0';
    cdce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cdd0:	2230      	movs	r2, #48	; 0x30
    cdd2:	701a      	strb	r2, [r3, #0]
    cdd4:	e006      	b.n	cde4 <ftoa+0x1d4>
                }
                else
                {
                    *pcBuftmp += 1;
    cdd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cdd8:	781b      	ldrb	r3, [r3, #0]
    cdda:	3301      	adds	r3, #1
    cddc:	b2da      	uxtb	r2, r3
    cdde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cde0:	701a      	strb	r2, [r3, #0]
                    break;
    cde2:	e006      	b.n	cdf2 <ftoa+0x1e2>
                }
                pcBuftmp--;
    cde4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cde6:	3b01      	subs	r3, #1
    cde8:	62fb      	str	r3, [r7, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
    cdea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    cdec:	6a3b      	ldr	r3, [r7, #32]
    cdee:	429a      	cmp	r2, r3
    cdf0:	d2e5      	bcs.n	cdbe <ftoa+0x1ae>
    }

    //
    // Terminate the string and we're done
    //
    *pcBuf = 0x00;
    cdf2:	68bb      	ldr	r3, [r7, #8]
    cdf4:	2200      	movs	r2, #0
    cdf6:	701a      	strb	r2, [r3, #0]

    return (pcBuf - pcBufInitial);
    cdf8:	68ba      	ldr	r2, [r7, #8]
    cdfa:	6a3b      	ldr	r3, [r7, #32]
    cdfc:	1ad3      	subs	r3, r2, r3
} // ftoa()
    cdfe:	4618      	mov	r0, r3
    ce00:	373c      	adds	r7, #60	; 0x3c
    ce02:	46bd      	mov	sp, r7
    ce04:	bd90      	pop	{r4, r7, pc}
    ce06:	bf00      	nop
    ce08:	00302e30 	.word	0x00302e30

0000ce0c <am_util_stdio_vsprintf>:
//! @return uint32_t representing the number of characters printed.
//
//******************************************************************************
uint32_t
am_util_stdio_vsprintf(char *pcBuf, const char *pcFmt, va_list pArgs)
{
    ce0c:	b590      	push	{r4, r7, lr}
    ce0e:	b095      	sub	sp, #84	; 0x54
    ce10:	af00      	add	r7, sp, #0
    ce12:	60f8      	str	r0, [r7, #12]
    ce14:	60b9      	str	r1, [r7, #8]
    ce16:	607a      	str	r2, [r7, #4]
    char *pcStr;
    uint64_t ui64Val;
    int64_t i64Val;
    uint32_t ui32NumChars, ui32CharCnt = 0;
    ce18:	2300      	movs	r3, #0
    ce1a:	63fb      	str	r3, [r7, #60]	; 0x3c
    int iWidth, iVal, iPrecision;
    uint8_t ui8CharSpecifier, ui8PadChar;
    bool bLower, bLongLong, bNeg;
    uint32_t ui32strlen = 0;
    ce1c:	2300      	movs	r3, #0
    ce1e:	627b      	str	r3, [r7, #36]	; 0x24

    while ( *pcFmt != 0x0 )
    ce20:	e2e3      	b.n	d3ea <am_util_stdio_vsprintf+0x5de>
    {
        iPrecision = 6;             // printf() default precision for %f is 6
    ce22:	2306      	movs	r3, #6
    ce24:	633b      	str	r3, [r7, #48]	; 0x30

        if ( *pcFmt != '%' )
    ce26:	68bb      	ldr	r3, [r7, #8]
    ce28:	781b      	ldrb	r3, [r3, #0]
    ce2a:	2b25      	cmp	r3, #37	; 0x25
    ce2c:	d01f      	beq.n	ce6e <am_util_stdio_vsprintf+0x62>
        {
            //
            // Accumulate the string portion of the format specification.
            //
            if ( pcBuf )
    ce2e:	68fb      	ldr	r3, [r7, #12]
    ce30:	2b00      	cmp	r3, #0
    ce32:	d015      	beq.n	ce60 <am_util_stdio_vsprintf+0x54>
            {
                // If '\n', convert to '\r\n'
                if ( *pcFmt == '\n'  &&  g_bTxtXlate )
    ce34:	68bb      	ldr	r3, [r7, #8]
    ce36:	781b      	ldrb	r3, [r3, #0]
    ce38:	2b0a      	cmp	r3, #10
    ce3a:	d10b      	bne.n	ce54 <am_util_stdio_vsprintf+0x48>
    ce3c:	4bb1      	ldr	r3, [pc, #708]	; (d104 <am_util_stdio_vsprintf+0x2f8>)
    ce3e:	781b      	ldrb	r3, [r3, #0]
    ce40:	2b00      	cmp	r3, #0
    ce42:	d007      	beq.n	ce54 <am_util_stdio_vsprintf+0x48>
                {
                    *pcBuf++ = '\r';
    ce44:	68fb      	ldr	r3, [r7, #12]
    ce46:	1c5a      	adds	r2, r3, #1
    ce48:	60fa      	str	r2, [r7, #12]
    ce4a:	220d      	movs	r2, #13
    ce4c:	701a      	strb	r2, [r3, #0]
                    ++ui32CharCnt;
    ce4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ce50:	3301      	adds	r3, #1
    ce52:	63fb      	str	r3, [r7, #60]	; 0x3c
                }
                *pcBuf++ = *pcFmt;
    ce54:	68fb      	ldr	r3, [r7, #12]
    ce56:	1c5a      	adds	r2, r3, #1
    ce58:	60fa      	str	r2, [r7, #12]
    ce5a:	68ba      	ldr	r2, [r7, #8]
    ce5c:	7812      	ldrb	r2, [r2, #0]
    ce5e:	701a      	strb	r2, [r3, #0]
            }

            ++pcFmt;
    ce60:	68bb      	ldr	r3, [r7, #8]
    ce62:	3301      	adds	r3, #1
    ce64:	60bb      	str	r3, [r7, #8]
            ++ui32CharCnt;
    ce66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ce68:	3301      	adds	r3, #1
    ce6a:	63fb      	str	r3, [r7, #60]	; 0x3c
            continue;
    ce6c:	e2bd      	b.n	d3ea <am_util_stdio_vsprintf+0x5de>
        }

        //
        // Handle the specifier.
        //
        ++pcFmt;
    ce6e:	68bb      	ldr	r3, [r7, #8]
    ce70:	3301      	adds	r3, #1
    ce72:	60bb      	str	r3, [r7, #8]
        bLower = bLongLong = false;
    ce74:	2300      	movs	r3, #0
    ce76:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    ce7a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    ce7e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

        //
        // Default to space as ui8PadChar
        //
        ui8PadChar = ' ';
    ce82:	2320      	movs	r3, #32
    ce84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

        if ( *pcFmt == '0' )
    ce88:	68bb      	ldr	r3, [r7, #8]
    ce8a:	781b      	ldrb	r3, [r3, #0]
    ce8c:	2b30      	cmp	r3, #48	; 0x30
    ce8e:	d105      	bne.n	ce9c <am_util_stdio_vsprintf+0x90>
        {
            ui8PadChar = '0';
    ce90:	2330      	movs	r3, #48	; 0x30
    ce92:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            ++pcFmt;
    ce96:	68bb      	ldr	r3, [r7, #8]
    ce98:	3301      	adds	r3, #1
    ce9a:	60bb      	str	r3, [r7, #8]
        }

        //
        // Width specifier
        //
        iWidth = decstr_to_int(pcFmt, &ui32NumChars);
    ce9c:	f107 0310 	add.w	r3, r7, #16
    cea0:	4619      	mov	r1, r3
    cea2:	68b8      	ldr	r0, [r7, #8]
    cea4:	f7ff fd85 	bl	c9b2 <decstr_to_int>
    cea8:	4603      	mov	r3, r0
    ceaa:	63bb      	str	r3, [r7, #56]	; 0x38
        pcFmt += ui32NumChars;
    ceac:	693b      	ldr	r3, [r7, #16]
    ceae:	68ba      	ldr	r2, [r7, #8]
    ceb0:	4413      	add	r3, r2
    ceb2:	60bb      	str	r3, [r7, #8]

        //
        // For now, only support a negative width specifier for %s
        //
        if ( ( *pcFmt != 's' )  &&  ( iWidth < 0 ) )
    ceb4:	68bb      	ldr	r3, [r7, #8]
    ceb6:	781b      	ldrb	r3, [r3, #0]
    ceb8:	2b73      	cmp	r3, #115	; 0x73
    ceba:	d005      	beq.n	cec8 <am_util_stdio_vsprintf+0xbc>
    cebc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cebe:	2b00      	cmp	r3, #0
    cec0:	da02      	bge.n	cec8 <am_util_stdio_vsprintf+0xbc>
        {
            iWidth = -iWidth;
    cec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cec4:	425b      	negs	r3, r3
    cec6:	63bb      	str	r3, [r7, #56]	; 0x38
        }

        //
        // Check for precision specifier
        //
        if (*pcFmt == '.')
    cec8:	68bb      	ldr	r3, [r7, #8]
    ceca:	781b      	ldrb	r3, [r3, #0]
    cecc:	2b2e      	cmp	r3, #46	; 0x2e
    cece:	d10e      	bne.n	ceee <am_util_stdio_vsprintf+0xe2>
        {
            ++pcFmt;
    ced0:	68bb      	ldr	r3, [r7, #8]
    ced2:	3301      	adds	r3, #1
    ced4:	60bb      	str	r3, [r7, #8]
            iPrecision = decstr_to_int(pcFmt, &ui32NumChars);
    ced6:	f107 0310 	add.w	r3, r7, #16
    ceda:	4619      	mov	r1, r3
    cedc:	68b8      	ldr	r0, [r7, #8]
    cede:	f7ff fd68 	bl	c9b2 <decstr_to_int>
    cee2:	4603      	mov	r3, r0
    cee4:	633b      	str	r3, [r7, #48]	; 0x30
            pcFmt += ui32NumChars;
    cee6:	693b      	ldr	r3, [r7, #16]
    cee8:	68ba      	ldr	r2, [r7, #8]
    ceea:	4413      	add	r3, r2
    ceec:	60bb      	str	r3, [r7, #8]
        // 'll', which must be a modifier for either 'd', 'i', 'u', 'x', or 'X'
        // (or even 'o', which is not currently supported). Other sub-specifiers
        // like 'hh','h', etc. are not currently handled.
        // Note - 'l' is used in Coremark, a primary reason it's supported here.
        //
        if ( *pcFmt == 'l' )
    ceee:	68bb      	ldr	r3, [r7, #8]
    cef0:	781b      	ldrb	r3, [r3, #0]
    cef2:	2b6c      	cmp	r3, #108	; 0x6c
    cef4:	d10c      	bne.n	cf10 <am_util_stdio_vsprintf+0x104>
        {
            pcFmt++;
    cef6:	68bb      	ldr	r3, [r7, #8]
    cef8:	3301      	adds	r3, #1
    cefa:	60bb      	str	r3, [r7, #8]
            if ( *pcFmt == 'l' )    // "ll" (long long)
    cefc:	68bb      	ldr	r3, [r7, #8]
    cefe:	781b      	ldrb	r3, [r3, #0]
    cf00:	2b6c      	cmp	r3, #108	; 0x6c
    cf02:	d105      	bne.n	cf10 <am_util_stdio_vsprintf+0x104>
            {
                pcFmt++;
    cf04:	68bb      	ldr	r3, [r7, #8]
    cf06:	3301      	adds	r3, #1
    cf08:	60bb      	str	r3, [r7, #8]
                bLongLong = true;
    cf0a:	2301      	movs	r3, #1
    cf0c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            }
        }

        switch ( *pcFmt )
    cf10:	68bb      	ldr	r3, [r7, #8]
    cf12:	781b      	ldrb	r3, [r3, #0]
    cf14:	3b46      	subs	r3, #70	; 0x46
    cf16:	2b32      	cmp	r3, #50	; 0x32
    cf18:	f200 8254 	bhi.w	d3c4 <am_util_stdio_vsprintf+0x5b8>
    cf1c:	a201      	add	r2, pc, #4	; (adr r2, cf24 <am_util_stdio_vsprintf+0x118>)
    cf1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    cf22:	bf00      	nop
    cf24:	0000d34f 	.word	0x0000d34f
    cf28:	0000d3c5 	.word	0x0000d3c5
    cf2c:	0000d3c5 	.word	0x0000d3c5
    cf30:	0000d3c5 	.word	0x0000d3c5
    cf34:	0000d3c5 	.word	0x0000d3c5
    cf38:	0000d3c5 	.word	0x0000d3c5
    cf3c:	0000d3c5 	.word	0x0000d3c5
    cf40:	0000d3c5 	.word	0x0000d3c5
    cf44:	0000d3c5 	.word	0x0000d3c5
    cf48:	0000d3c5 	.word	0x0000d3c5
    cf4c:	0000d3c5 	.word	0x0000d3c5
    cf50:	0000d3c5 	.word	0x0000d3c5
    cf54:	0000d3c5 	.word	0x0000d3c5
    cf58:	0000d3c5 	.word	0x0000d3c5
    cf5c:	0000d3c5 	.word	0x0000d3c5
    cf60:	0000d3c5 	.word	0x0000d3c5
    cf64:	0000d3c5 	.word	0x0000d3c5
    cf68:	0000d3c5 	.word	0x0000d3c5
    cf6c:	0000d0eb 	.word	0x0000d0eb
    cf70:	0000d3c5 	.word	0x0000d3c5
    cf74:	0000d3c5 	.word	0x0000d3c5
    cf78:	0000d3c5 	.word	0x0000d3c5
    cf7c:	0000d3c5 	.word	0x0000d3c5
    cf80:	0000d3c5 	.word	0x0000d3c5
    cf84:	0000d3c5 	.word	0x0000d3c5
    cf88:	0000d3c5 	.word	0x0000d3c5
    cf8c:	0000d3c5 	.word	0x0000d3c5
    cf90:	0000d3c5 	.word	0x0000d3c5
    cf94:	0000d3c5 	.word	0x0000d3c5
    cf98:	0000cff1 	.word	0x0000cff1
    cf9c:	0000d217 	.word	0x0000d217
    cfa0:	0000d3c5 	.word	0x0000d3c5
    cfa4:	0000d34f 	.word	0x0000d34f
    cfa8:	0000d3c5 	.word	0x0000d3c5
    cfac:	0000d3c5 	.word	0x0000d3c5
    cfb0:	0000d217 	.word	0x0000d217
    cfb4:	0000d3c5 	.word	0x0000d3c5
    cfb8:	0000d3c5 	.word	0x0000d3c5
    cfbc:	0000d3c5 	.word	0x0000d3c5
    cfc0:	0000d3c5 	.word	0x0000d3c5
    cfc4:	0000d3c5 	.word	0x0000d3c5
    cfc8:	0000d3c5 	.word	0x0000d3c5
    cfcc:	0000d3c5 	.word	0x0000d3c5
    cfd0:	0000d3c5 	.word	0x0000d3c5
    cfd4:	0000d3c5 	.word	0x0000d3c5
    cfd8:	0000d017 	.word	0x0000d017
    cfdc:	0000d3c5 	.word	0x0000d3c5
    cfe0:	0000d185 	.word	0x0000d185
    cfe4:	0000d3c5 	.word	0x0000d3c5
    cfe8:	0000d3c5 	.word	0x0000d3c5
    cfec:	0000d0e5 	.word	0x0000d0e5
        {
            case 'c':
                ui8CharSpecifier = va_arg(pArgs, uint32_t);
    cff0:	687b      	ldr	r3, [r7, #4]
    cff2:	1d1a      	adds	r2, r3, #4
    cff4:	607a      	str	r2, [r7, #4]
    cff6:	681b      	ldr	r3, [r3, #0]
    cff8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

                if ( pcBuf )
    cffc:	68fb      	ldr	r3, [r7, #12]
    cffe:	2b00      	cmp	r3, #0
    d000:	d005      	beq.n	d00e <am_util_stdio_vsprintf+0x202>
                {
                    *pcBuf++ = ui8CharSpecifier;
    d002:	68fb      	ldr	r3, [r7, #12]
    d004:	1c5a      	adds	r2, r3, #1
    d006:	60fa      	str	r2, [r7, #12]
    d008:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
    d00c:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    d00e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d010:	3301      	adds	r3, #1
    d012:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d014:	e1e6      	b.n	d3e4 <am_util_stdio_vsprintf+0x5d8>

            case 's':
                pcStr = va_arg(pArgs, char *);
    d016:	687b      	ldr	r3, [r7, #4]
    d018:	1d1a      	adds	r2, r3, #4
    d01a:	607a      	str	r2, [r7, #4]
    d01c:	681b      	ldr	r3, [r3, #0]
    d01e:	64fb      	str	r3, [r7, #76]	; 0x4c
                //
                // For %s, we support the width specifier. If iWidth is negative
                // the string is left-aligned (padding on the right).  Otherwise
                // the string is padded at the beginning with spaces.
                //
                ui32strlen = simple_strlen(pcStr);
    d020:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
    d022:	f7ff fdb4 	bl	cb8e <simple_strlen>
    d026:	6278      	str	r0, [r7, #36]	; 0x24
                if ( iWidth > 0 )
    d028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d02a:	2b00      	cmp	r3, #0
    d02c:	dd2e      	ble.n	d08c <am_util_stdio_vsprintf+0x280>
                {
                    // Pad the beginning of the string (right-aligned).
                    if ( ui32strlen < iWidth )
    d02e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d030:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    d032:	429a      	cmp	r2, r3
    d034:	d22a      	bcs.n	d08c <am_util_stdio_vsprintf+0x280>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    d036:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    d03a:	1ad3      	subs	r3, r2, r3
    d03c:	63bb      	str	r3, [r7, #56]	; 0x38
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d03e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d042:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d044:	4619      	mov	r1, r3
    d046:	68f8      	ldr	r0, [r7, #12]
    d048:	f7ff fdbc 	bl	cbc4 <padbuffer>
    d04c:	63b8      	str	r0, [r7, #56]	; 0x38
                        pcBuf += pcBuf ? iWidth : 0;
    d04e:	68fb      	ldr	r3, [r7, #12]
    d050:	2b00      	cmp	r3, #0
    d052:	d001      	beq.n	d058 <am_util_stdio_vsprintf+0x24c>
    d054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d056:	e000      	b.n	d05a <am_util_stdio_vsprintf+0x24e>
    d058:	2300      	movs	r3, #0
    d05a:	68fa      	ldr	r2, [r7, #12]
    d05c:	4413      	add	r3, r2
    d05e:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
    d060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d062:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d064:	4413      	add	r3, r2
    d066:	63fb      	str	r3, [r7, #60]	; 0x3c
                        iWidth = 0;
    d068:	2300      	movs	r3, #0
    d06a:	63bb      	str	r3, [r7, #56]	; 0x38
                    }
                }

                while (*pcStr != 0x0)
    d06c:	e00e      	b.n	d08c <am_util_stdio_vsprintf+0x280>
                {
                    if ( pcBuf )
    d06e:	68fb      	ldr	r3, [r7, #12]
    d070:	2b00      	cmp	r3, #0
    d072:	d005      	beq.n	d080 <am_util_stdio_vsprintf+0x274>
                    {
                        *pcBuf++ = *pcStr;
    d074:	68fb      	ldr	r3, [r7, #12]
    d076:	1c5a      	adds	r2, r3, #1
    d078:	60fa      	str	r2, [r7, #12]
    d07a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    d07c:	7812      	ldrb	r2, [r2, #0]
    d07e:	701a      	strb	r2, [r3, #0]
                    }

                    ++pcStr;
    d080:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    d082:	3301      	adds	r3, #1
    d084:	64fb      	str	r3, [r7, #76]	; 0x4c
                    ++ui32CharCnt;
    d086:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d088:	3301      	adds	r3, #1
    d08a:	63fb      	str	r3, [r7, #60]	; 0x3c
                while (*pcStr != 0x0)
    d08c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    d08e:	781b      	ldrb	r3, [r3, #0]
    d090:	2b00      	cmp	r3, #0
    d092:	d1ec      	bne.n	d06e <am_util_stdio_vsprintf+0x262>
                }

                if ( iWidth )
    d094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d096:	2b00      	cmp	r3, #0
    d098:	f000 81a1 	beq.w	d3de <am_util_stdio_vsprintf+0x5d2>
                {
                    iWidth = -iWidth;
    d09c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d09e:	425b      	negs	r3, r3
    d0a0:	63bb      	str	r3, [r7, #56]	; 0x38

                    // Pad the end of the string (left-aligned).
                    if ( ui32strlen < iWidth )
    d0a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d0a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    d0a6:	429a      	cmp	r2, r3
    d0a8:	f080 8199 	bcs.w	d3de <am_util_stdio_vsprintf+0x5d2>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    d0ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d0ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    d0b0:	1ad3      	subs	r3, r2, r3
    d0b2:	63bb      	str	r3, [r7, #56]	; 0x38
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d0b4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d0b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d0ba:	4619      	mov	r1, r3
    d0bc:	68f8      	ldr	r0, [r7, #12]
    d0be:	f7ff fd81 	bl	cbc4 <padbuffer>
    d0c2:	63b8      	str	r0, [r7, #56]	; 0x38
                        pcBuf += pcBuf ? iWidth : 0;
    d0c4:	68fb      	ldr	r3, [r7, #12]
    d0c6:	2b00      	cmp	r3, #0
    d0c8:	d001      	beq.n	d0ce <am_util_stdio_vsprintf+0x2c2>
    d0ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d0cc:	e000      	b.n	d0d0 <am_util_stdio_vsprintf+0x2c4>
    d0ce:	2300      	movs	r3, #0
    d0d0:	68fa      	ldr	r2, [r7, #12]
    d0d2:	4413      	add	r3, r2
    d0d4:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
    d0d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d0d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d0da:	4413      	add	r3, r2
    d0dc:	63fb      	str	r3, [r7, #60]	; 0x3c
                        iWidth = 0;
    d0de:	2300      	movs	r3, #0
    d0e0:	63bb      	str	r3, [r7, #56]	; 0x38
                    }
                }
                break;
    d0e2:	e17c      	b.n	d3de <am_util_stdio_vsprintf+0x5d2>

            case 'x':
                bLower = true;
    d0e4:	2301      	movs	r3, #1
    d0e6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            case 'X':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d0ea:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    d0ee:	2b00      	cmp	r3, #0
    d0f0:	d00a      	beq.n	d108 <am_util_stdio_vsprintf+0x2fc>
    d0f2:	687b      	ldr	r3, [r7, #4]
    d0f4:	3307      	adds	r3, #7
    d0f6:	f023 0307 	bic.w	r3, r3, #7
    d0fa:	f103 0208 	add.w	r2, r3, #8
    d0fe:	607a      	str	r2, [r7, #4]
    d100:	cb18      	ldmia	r3, {r3, r4}
    d102:	e007      	b.n	d114 <am_util_stdio_vsprintf+0x308>
    d104:	1000112c 	.word	0x1000112c
                                      va_arg(pArgs, uint32_t);
    d108:	687b      	ldr	r3, [r7, #4]
    d10a:	1d1a      	adds	r2, r3, #4
    d10c:	607a      	str	r2, [r7, #4]
    d10e:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d110:	f04f 0400 	mov.w	r4, #0
    d114:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

                if ( iWidth )
    d118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d11a:	2b00      	cmp	r3, #0
    d11c:	d01e      	beq.n	d15c <am_util_stdio_vsprintf+0x350>
                {
                    //
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_hex(ui64Val);
    d11e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d122:	f7ff fc22 	bl	c96a <ndigits_in_hex>
    d126:	4602      	mov	r2, r0
    d128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d12a:	1a9b      	subs	r3, r3, r2
    d12c:	63bb      	str	r3, [r7, #56]	; 0x38

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d12e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d132:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d134:	4619      	mov	r1, r3
    d136:	68f8      	ldr	r0, [r7, #12]
    d138:	f7ff fd44 	bl	cbc4 <padbuffer>
    d13c:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    d13e:	68fb      	ldr	r3, [r7, #12]
    d140:	2b00      	cmp	r3, #0
    d142:	d001      	beq.n	d148 <am_util_stdio_vsprintf+0x33c>
    d144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d146:	e000      	b.n	d14a <am_util_stdio_vsprintf+0x33e>
    d148:	2300      	movs	r3, #0
    d14a:	68fa      	ldr	r2, [r7, #12]
    d14c:	4413      	add	r3, r2
    d14e:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    d150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d152:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d154:	4413      	add	r3, r2
    d156:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    d158:	2300      	movs	r3, #0
    d15a:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                iVal = uint64_to_hexstr(ui64Val, pcBuf, bLower);
    d15c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
    d160:	68fa      	ldr	r2, [r7, #12]
    d162:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d166:	f7ff fcb2 	bl	cace <uint64_to_hexstr>
    d16a:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    d16c:	68fb      	ldr	r3, [r7, #12]
    d16e:	2b00      	cmp	r3, #0
    d170:	d003      	beq.n	d17a <am_util_stdio_vsprintf+0x36e>
                {
                    pcBuf += iVal;
    d172:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d174:	68fa      	ldr	r2, [r7, #12]
    d176:	4413      	add	r3, r2
    d178:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    d17a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d17c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d17e:	4413      	add	r3, r2
    d180:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d182:	e12f      	b.n	d3e4 <am_util_stdio_vsprintf+0x5d8>

            case 'u':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d184:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    d188:	2b00      	cmp	r3, #0
    d18a:	d008      	beq.n	d19e <am_util_stdio_vsprintf+0x392>
    d18c:	687b      	ldr	r3, [r7, #4]
    d18e:	3307      	adds	r3, #7
    d190:	f023 0307 	bic.w	r3, r3, #7
    d194:	f103 0208 	add.w	r2, r3, #8
    d198:	607a      	str	r2, [r7, #4]
    d19a:	cb18      	ldmia	r3, {r3, r4}
    d19c:	e005      	b.n	d1aa <am_util_stdio_vsprintf+0x39e>
                                      va_arg(pArgs, uint32_t);
    d19e:	687b      	ldr	r3, [r7, #4]
    d1a0:	1d1a      	adds	r2, r3, #4
    d1a2:	607a      	str	r2, [r7, #4]
    d1a4:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d1a6:	f04f 0400 	mov.w	r4, #0
    d1aa:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

                if ( iWidth )
    d1ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d1b0:	2b00      	cmp	r3, #0
    d1b2:	d01e      	beq.n	d1f2 <am_util_stdio_vsprintf+0x3e6>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_u64(ui64Val);
    d1b4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d1b8:	f7ff fb99 	bl	c8ee <ndigits_in_u64>
    d1bc:	4602      	mov	r2, r0
    d1be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d1c0:	1a9b      	subs	r3, r3, r2
    d1c2:	63bb      	str	r3, [r7, #56]	; 0x38

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d1c4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d1c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d1ca:	4619      	mov	r1, r3
    d1cc:	68f8      	ldr	r0, [r7, #12]
    d1ce:	f7ff fcf9 	bl	cbc4 <padbuffer>
    d1d2:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    d1d4:	68fb      	ldr	r3, [r7, #12]
    d1d6:	2b00      	cmp	r3, #0
    d1d8:	d001      	beq.n	d1de <am_util_stdio_vsprintf+0x3d2>
    d1da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d1dc:	e000      	b.n	d1e0 <am_util_stdio_vsprintf+0x3d4>
    d1de:	2300      	movs	r3, #0
    d1e0:	68fa      	ldr	r2, [r7, #12]
    d1e2:	4413      	add	r3, r2
    d1e4:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    d1e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d1e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d1ea:	4413      	add	r3, r2
    d1ec:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    d1ee:	2300      	movs	r3, #0
    d1f0:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    d1f2:	68fa      	ldr	r2, [r7, #12]
    d1f4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d1f8:	f7ff fc21 	bl	ca3e <uint64_to_str>
    d1fc:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    d1fe:	68fb      	ldr	r3, [r7, #12]
    d200:	2b00      	cmp	r3, #0
    d202:	d003      	beq.n	d20c <am_util_stdio_vsprintf+0x400>
                {
                    pcBuf += iVal;
    d204:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d206:	68fa      	ldr	r2, [r7, #12]
    d208:	4413      	add	r3, r2
    d20a:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    d20c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d20e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d210:	4413      	add	r3, r2
    d212:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d214:	e0e6      	b.n	d3e4 <am_util_stdio_vsprintf+0x5d8>
                // Output for a negative number, for example, -5:
                //   %d:-5
                //  %5d:   -5
                // %05d:-0005
                //
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    d216:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    d21a:	2b00      	cmp	r3, #0
    d21c:	d008      	beq.n	d230 <am_util_stdio_vsprintf+0x424>
    d21e:	687b      	ldr	r3, [r7, #4]
    d220:	3307      	adds	r3, #7
    d222:	f023 0307 	bic.w	r3, r3, #7
    d226:	f103 0208 	add.w	r2, r3, #8
    d22a:	607a      	str	r2, [r7, #4]
    d22c:	cb18      	ldmia	r3, {r3, r4}
    d22e:	e005      	b.n	d23c <am_util_stdio_vsprintf+0x430>
                                     va_arg(pArgs, int32_t);
    d230:	687b      	ldr	r3, [r7, #4]
    d232:	1d1a      	adds	r2, r3, #4
    d234:	607a      	str	r2, [r7, #4]
    d236:	681b      	ldr	r3, [r3, #0]
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    d238:	ea4f 74e3 	mov.w	r4, r3, asr #31
    d23c:	e9c7 3406 	strd	r3, r4, [r7, #24]

                //
                // Get absolute value
                //
                if ( i64Val < 0 )
    d240:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    d244:	2b00      	cmp	r3, #0
    d246:	f174 0300 	sbcs.w	r3, r4, #0
    d24a:	da0a      	bge.n	d262 <am_util_stdio_vsprintf+0x456>
                {
                    ui64Val = -i64Val;          // Get absolute value
    d24c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    d250:	425b      	negs	r3, r3
    d252:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
    d256:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                    bNeg = true;
    d25a:	2301      	movs	r3, #1
    d25c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    d260:	e006      	b.n	d270 <am_util_stdio_vsprintf+0x464>
                }
                else
                {
                    ui64Val = i64Val;
    d262:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    d266:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                    bNeg = false;
    d26a:	2300      	movs	r3, #0
    d26c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                }

                if ( iWidth )
    d270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d272:	2b00      	cmp	r3, #0
    d274:	d04a      	beq.n	d30c <am_util_stdio_vsprintf+0x500>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_i64(ui64Val);
    d276:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
    d27a:	4618      	mov	r0, r3
    d27c:	4621      	mov	r1, r4
    d27e:	f7ff fb57 	bl	c930 <ndigits_in_i64>
    d282:	4602      	mov	r2, r0
    d284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d286:	1a9b      	subs	r3, r3, r2
    d288:	63bb      	str	r3, [r7, #56]	; 0x38

                    if ( bNeg )
    d28a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    d28e:	2b00      	cmp	r3, #0
    d290:	d011      	beq.n	d2b6 <am_util_stdio_vsprintf+0x4aa>
                    {
                        --iWidth;
    d292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d294:	3b01      	subs	r3, #1
    d296:	63bb      	str	r3, [r7, #56]	; 0x38

                        //
                        // Allow for the negative sign
                        //
                        if ( ui8PadChar == '0' )
    d298:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d29c:	2b30      	cmp	r3, #48	; 0x30
    d29e:	d10a      	bne.n	d2b6 <am_util_stdio_vsprintf+0x4aa>
                        {
                            //
                            // Print the neg sign BEFORE the leading zeros
                            //
                            if ( pcBuf )
    d2a0:	68fb      	ldr	r3, [r7, #12]
    d2a2:	2b00      	cmp	r3, #0
    d2a4:	d004      	beq.n	d2b0 <am_util_stdio_vsprintf+0x4a4>
                            {
                                *pcBuf++ = '-';
    d2a6:	68fb      	ldr	r3, [r7, #12]
    d2a8:	1c5a      	adds	r2, r3, #1
    d2aa:	60fa      	str	r2, [r7, #12]
    d2ac:	222d      	movs	r2, #45	; 0x2d
    d2ae:	701a      	strb	r2, [r3, #0]
                            }

                            ++ui32CharCnt;
    d2b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d2b2:	3301      	adds	r3, #1
    d2b4:	63fb      	str	r3, [r7, #60]	; 0x3c
                        }
                    }

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d2b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d2ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d2bc:	4619      	mov	r1, r3
    d2be:	68f8      	ldr	r0, [r7, #12]
    d2c0:	f7ff fc80 	bl	cbc4 <padbuffer>
    d2c4:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    d2c6:	68fb      	ldr	r3, [r7, #12]
    d2c8:	2b00      	cmp	r3, #0
    d2ca:	d001      	beq.n	d2d0 <am_util_stdio_vsprintf+0x4c4>
    d2cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d2ce:	e000      	b.n	d2d2 <am_util_stdio_vsprintf+0x4c6>
    d2d0:	2300      	movs	r3, #0
    d2d2:	68fa      	ldr	r2, [r7, #12]
    d2d4:	4413      	add	r3, r2
    d2d6:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    d2d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d2da:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d2dc:	4413      	add	r3, r2
    d2de:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    d2e0:	2300      	movs	r3, #0
    d2e2:	63bb      	str	r3, [r7, #56]	; 0x38

                    if ( bNeg  &&  (ui8PadChar == ' ') )
    d2e4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    d2e8:	2b00      	cmp	r3, #0
    d2ea:	d01e      	beq.n	d32a <am_util_stdio_vsprintf+0x51e>
    d2ec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d2f0:	2b20      	cmp	r3, #32
    d2f2:	d11a      	bne.n	d32a <am_util_stdio_vsprintf+0x51e>
                    {
                        //
                        // Print the neg sign AFTER the leading blanks
                        //
                        if ( pcBuf )
    d2f4:	68fb      	ldr	r3, [r7, #12]
    d2f6:	2b00      	cmp	r3, #0
    d2f8:	d004      	beq.n	d304 <am_util_stdio_vsprintf+0x4f8>
                        {
                            *pcBuf++ = '-';
    d2fa:	68fb      	ldr	r3, [r7, #12]
    d2fc:	1c5a      	adds	r2, r3, #1
    d2fe:	60fa      	str	r2, [r7, #12]
    d300:	222d      	movs	r2, #45	; 0x2d
    d302:	701a      	strb	r2, [r3, #0]
                        }

                        ++ui32CharCnt;
    d304:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d306:	3301      	adds	r3, #1
    d308:	63fb      	str	r3, [r7, #60]	; 0x3c
    d30a:	e00e      	b.n	d32a <am_util_stdio_vsprintf+0x51e>
                    }
                }
                else
                {
                    if ( bNeg )
    d30c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    d310:	2b00      	cmp	r3, #0
    d312:	d00a      	beq.n	d32a <am_util_stdio_vsprintf+0x51e>
                    {
                        if ( pcBuf )
    d314:	68fb      	ldr	r3, [r7, #12]
    d316:	2b00      	cmp	r3, #0
    d318:	d004      	beq.n	d324 <am_util_stdio_vsprintf+0x518>
                        {
                            *pcBuf++ = '-';
    d31a:	68fb      	ldr	r3, [r7, #12]
    d31c:	1c5a      	adds	r2, r3, #1
    d31e:	60fa      	str	r2, [r7, #12]
    d320:	222d      	movs	r2, #45	; 0x2d
    d322:	701a      	strb	r2, [r3, #0]
                        }
                        ++ui32CharCnt;
    d324:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d326:	3301      	adds	r3, #1
    d328:	63fb      	str	r3, [r7, #60]	; 0x3c
                    }
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    d32a:	68fa      	ldr	r2, [r7, #12]
    d32c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d330:	f7ff fb85 	bl	ca3e <uint64_to_str>
    d334:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    d336:	68fb      	ldr	r3, [r7, #12]
    d338:	2b00      	cmp	r3, #0
    d33a:	d003      	beq.n	d344 <am_util_stdio_vsprintf+0x538>
                {
                    pcBuf += iVal;
    d33c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d33e:	68fa      	ldr	r2, [r7, #12]
    d340:	4413      	add	r3, r2
    d342:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    d344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d346:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d348:	4413      	add	r3, r2
    d34a:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d34c:	e04a      	b.n	d3e4 <am_util_stdio_vsprintf+0x5d8>


            case 'f':
            case 'F':
                if ( pcBuf )
    d34e:	68fb      	ldr	r3, [r7, #12]
    d350:	2b00      	cmp	r3, #0
    d352:	d046      	beq.n	d3e2 <am_util_stdio_vsprintf+0x5d6>
                {
                    float fValue = va_arg(pArgs, double);
    d354:	687b      	ldr	r3, [r7, #4]
    d356:	3307      	adds	r3, #7
    d358:	f023 0307 	bic.w	r3, r3, #7
    d35c:	f103 0208 	add.w	r2, r3, #8
    d360:	607a      	str	r2, [r7, #4]
    d362:	cb18      	ldmia	r3, {r3, r4}
    d364:	4618      	mov	r0, r3
    d366:	4621      	mov	r1, r4
    d368:	f7fe feca 	bl	c100 <__aeabi_d2f>
    d36c:	4603      	mov	r3, r0
    d36e:	617b      	str	r3, [r7, #20]

                    //
                    // pcBuf is an input (size of buffer) and also an output of ftoa()
                    //
                    *(uint32_t*)pcBuf = 20;
    d370:	68fb      	ldr	r3, [r7, #12]
    d372:	2214      	movs	r2, #20
    d374:	601a      	str	r2, [r3, #0]

                    iVal = ftoa(fValue, pcBuf, iPrecision);
    d376:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    d378:	68f9      	ldr	r1, [r7, #12]
    d37a:	6978      	ldr	r0, [r7, #20]
    d37c:	f7ff fc48 	bl	cc10 <ftoa>
    d380:	6378      	str	r0, [r7, #52]	; 0x34
                    if ( iVal < 0 )
    d382:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d384:	2b00      	cmp	r3, #0
    d386:	da14      	bge.n	d3b2 <am_util_stdio_vsprintf+0x5a6>
                    {
                        uint32_t u32PrntErrVal;
                        if ( iVal == AM_FTOA_ERR_VAL_TOO_SMALL )
    d388:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d38a:	f1b3 3fff 	cmp.w	r3, #4294967295
    d38e:	d102      	bne.n	d396 <am_util_stdio_vsprintf+0x58a>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('0' << 16) |
    d390:	4b1e      	ldr	r3, [pc, #120]	; (d40c <am_util_stdio_vsprintf+0x600>)
    d392:	62bb      	str	r3, [r7, #40]	; 0x28
    d394:	e008      	b.n	d3a8 <am_util_stdio_vsprintf+0x59c>
                                            ('.' << 8)   | ('0' << 0);  // "0.0"
                        }
                        else if ( iVal == AM_FTOA_ERR_VAL_TOO_LARGE )
    d396:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d398:	f113 0f02 	cmn.w	r3, #2
    d39c:	d102      	bne.n	d3a4 <am_util_stdio_vsprintf+0x598>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('#' << 16) |
    d39e:	4b1c      	ldr	r3, [pc, #112]	; (d410 <am_util_stdio_vsprintf+0x604>)
    d3a0:	62bb      	str	r3, [r7, #40]	; 0x28
    d3a2:	e001      	b.n	d3a8 <am_util_stdio_vsprintf+0x59c>
                                            ('.' << 8)   | ('#' << 0);  // "#.#"
                        }
                        else
                        {
                            u32PrntErrVal = (0x00 << 24) | ('?' << 16) |
    d3a4:	4b1b      	ldr	r3, [pc, #108]	; (d414 <am_util_stdio_vsprintf+0x608>)
    d3a6:	62bb      	str	r3, [r7, #40]	; 0x28
                                            ('.' << 8)   | ('?' << 0);  // "?.?"
                        }
                        *(uint32_t*)pcBuf = u32PrntErrVal;
    d3a8:	68fb      	ldr	r3, [r7, #12]
    d3aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
    d3ac:	601a      	str	r2, [r3, #0]
                        iVal = 3;
    d3ae:	2303      	movs	r3, #3
    d3b0:	637b      	str	r3, [r7, #52]	; 0x34
                    }
                    ui32CharCnt += iVal;
    d3b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d3b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d3b6:	4413      	add	r3, r2
    d3b8:	63fb      	str	r3, [r7, #60]	; 0x3c
                    pcBuf += iVal;
    d3ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d3bc:	68fa      	ldr	r2, [r7, #12]
    d3be:	4413      	add	r3, r2
    d3c0:	60fb      	str	r3, [r7, #12]
                }
                break;
    d3c2:	e00e      	b.n	d3e2 <am_util_stdio_vsprintf+0x5d6>
            // For non-handled specifiers, we'll just print the character.
            // e.g. this will allow the normal printing of a '%' using
            // "%%".
            //
            default:
                if ( pcBuf )
    d3c4:	68fb      	ldr	r3, [r7, #12]
    d3c6:	2b00      	cmp	r3, #0
    d3c8:	d005      	beq.n	d3d6 <am_util_stdio_vsprintf+0x5ca>
                {
                    *pcBuf++ = *pcFmt;
    d3ca:	68fb      	ldr	r3, [r7, #12]
    d3cc:	1c5a      	adds	r2, r3, #1
    d3ce:	60fa      	str	r2, [r7, #12]
    d3d0:	68ba      	ldr	r2, [r7, #8]
    d3d2:	7812      	ldrb	r2, [r2, #0]
    d3d4:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    d3d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d3d8:	3301      	adds	r3, #1
    d3da:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d3dc:	e002      	b.n	d3e4 <am_util_stdio_vsprintf+0x5d8>
                break;
    d3de:	bf00      	nop
    d3e0:	e000      	b.n	d3e4 <am_util_stdio_vsprintf+0x5d8>
                break;
    d3e2:	bf00      	nop
        } // switch()

        //
        // Bump the format specification to the next character
        //
        ++pcFmt;
    d3e4:	68bb      	ldr	r3, [r7, #8]
    d3e6:	3301      	adds	r3, #1
    d3e8:	60bb      	str	r3, [r7, #8]
    while ( *pcFmt != 0x0 )
    d3ea:	68bb      	ldr	r3, [r7, #8]
    d3ec:	781b      	ldrb	r3, [r3, #0]
    d3ee:	2b00      	cmp	r3, #0
    d3f0:	f47f ad17 	bne.w	ce22 <am_util_stdio_vsprintf+0x16>
    } // while ()

    //
    // Terminate the string
    //
    if ( pcBuf )
    d3f4:	68fb      	ldr	r3, [r7, #12]
    d3f6:	2b00      	cmp	r3, #0
    d3f8:	d002      	beq.n	d400 <am_util_stdio_vsprintf+0x5f4>
    {
        *pcBuf = 0x0;
    d3fa:	68fb      	ldr	r3, [r7, #12]
    d3fc:	2200      	movs	r2, #0
    d3fe:	701a      	strb	r2, [r3, #0]
    }

    return (ui32CharCnt);
    d400:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    d402:	4618      	mov	r0, r3
    d404:	3754      	adds	r7, #84	; 0x54
    d406:	46bd      	mov	sp, r7
    d408:	bd90      	pop	{r4, r7, pc}
    d40a:	bf00      	nop
    d40c:	00302e30 	.word	0x00302e30
    d410:	00232e23 	.word	0x00232e23
    d414:	003f2e3f 	.word	0x003f2e3f

0000d418 <am_util_stdio_printf>:
//! @return uint32_t representing the number of characters printed.
//
// *****************************************************************************
uint32_t
am_util_stdio_printf(const char *pcFmt, ...)
{
    d418:	b40f      	push	{r0, r1, r2, r3}
    d41a:	b580      	push	{r7, lr}
    d41c:	b082      	sub	sp, #8
    d41e:	af00      	add	r7, sp, #0

    //
    // Convert to the desired string.
    //
    va_list pArgs;
    va_start(pArgs, pcFmt);
    d420:	f107 0314 	add.w	r3, r7, #20
    d424:	603b      	str	r3, [r7, #0]
    ui32NumChars = am_util_stdio_vsprintf(g_prfbuf, pcFmt, pArgs);
    d426:	683a      	ldr	r2, [r7, #0]
    d428:	6939      	ldr	r1, [r7, #16]
    d42a:	4808      	ldr	r0, [pc, #32]	; (d44c <am_util_stdio_printf+0x34>)
    d42c:	f7ff fcee 	bl	ce0c <am_util_stdio_vsprintf>
    d430:	6078      	str	r0, [r7, #4]
    va_end(pArgs);

    //
    // This is where we print the buffer to the configured interface.
    //
    g_pfnCharPrint(g_prfbuf);
    d432:	4b07      	ldr	r3, [pc, #28]	; (d450 <am_util_stdio_printf+0x38>)
    d434:	681b      	ldr	r3, [r3, #0]
    d436:	4805      	ldr	r0, [pc, #20]	; (d44c <am_util_stdio_printf+0x34>)
    d438:	4798      	blx	r3

    //
    // return the number of characters printed.
    //
    return ui32NumChars;
    d43a:	687b      	ldr	r3, [r7, #4]
}
    d43c:	4618      	mov	r0, r3
    d43e:	3708      	adds	r7, #8
    d440:	46bd      	mov	sp, r7
    d442:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    d446:	b004      	add	sp, #16
    d448:	4770      	bx	lr
    d44a:	bf00      	nop
    d44c:	1000102c 	.word	0x1000102c
    d450:	10001738 	.word	0x10001738

0000d454 <am_util_stdio_terminal_clear>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_terminal_clear(void)
{
    d454:	b580      	push	{r7, lr}
    d456:	af00      	add	r7, sp, #0
    // left corner.
    // We'll first print a number of spaces, which helps get the ITM in sync
    // with AM Flash, especially after a reset event or a system clock
    // frequency change.
    //
    am_util_stdio_printf("\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n");
    d458:	4802      	ldr	r0, [pc, #8]	; (d464 <am_util_stdio_terminal_clear+0x10>)
    d45a:	f7ff ffdd 	bl	d418 <am_util_stdio_printf>
}
    d45e:	bf00      	nop
    d460:	bd80      	pop	{r7, pc}
    d462:	bf00      	nop
    d464:	0000e934 	.word	0x0000e934

0000d468 <am_bsp_low_power_init>:
//! @return None.
//
//*****************************************************************************
void
am_bsp_low_power_init(void)
{
    d468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
am_bsp_itm_printf_disable(void)
{
    //
    // Disable the ITM/TPIU
    //
    am_hal_itm_disable();
    d46a:	f000 fe87 	bl	e17c <am_hal_itm_disable>

    //
    // Detach the ITM interface from the STDIO driver.
    //
    am_util_stdio_printf_init(0);
    d46e:	2000      	movs	r0, #0
    d470:	f7ff f94e 	bl	c710 <am_util_stdio_printf_init>

    //
    // Disconnect the SWO pin
    //
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_HAL_GPIO_DISABLE);
    d474:	4b12      	ldr	r3, [pc, #72]	; (d4c0 <am_bsp_low_power_init+0x58>)
    d476:	4f13      	ldr	r7, [pc, #76]	; (d4c4 <am_bsp_low_power_init+0x5c>)
    d478:	6819      	ldr	r1, [r3, #0]
    d47a:	2029      	movs	r0, #41	; 0x29
    d47c:	f000 fcce 	bl	de1c <am_hal_gpio_pinconfig>
    am_hal_pwrctrl_low_power_init();
    d480:	f001 f820 	bl	e4c4 <am_hal_pwrctrl_low_power_init>
    am_hal_rtc_osc_select(AM_HAL_RTC_OSC_LFRC);
    d484:	2001      	movs	r0, #1
    d486:	f001 f85b 	bl	e540 <am_hal_rtc_osc_select>
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_XTAL_STOP, 0);
    d48a:	2100      	movs	r1, #0
    d48c:	2003      	movs	r0, #3
    d48e:	f000 fa63 	bl	d958 <am_hal_clkgen_control>
    am_hal_rtc_osc_disable();
    d492:	f001 f861 	bl	e558 <am_hal_rtc_osc_disable>
    d496:	480c      	ldr	r0, [pc, #48]	; (d4c8 <am_bsp_low_power_init+0x60>)
        am_hal_gpio_pinconfig(ui32GPIONumber, g_AM_HAL_GPIO_OUTPUT);
    d498:	6806      	ldr	r6, [r0, #0]
    for (ux = 0; ux < AM_BSP_NUM_LEDS; ux++)
    d49a:	2400      	movs	r4, #0
        ui32GPIONumber = am_bsp_psLEDs[ux].ui32GPIONumber;
    d49c:	f857 5034 	ldr.w	r5, [r7, r4, lsl #3]
        am_hal_gpio_pinconfig(ui32GPIONumber, g_AM_HAL_GPIO_OUTPUT);
    d4a0:	4631      	mov	r1, r6
    d4a2:	4628      	mov	r0, r5
    d4a4:	f000 fcba 	bl	de1c <am_hal_gpio_pinconfig>
        am_hal_gpio_state_write(ui32GPIONumber, AM_HAL_GPIO_OUTPUT_TRISTATE_DISABLE);
    d4a8:	2103      	movs	r1, #3
    d4aa:	4628      	mov	r0, r5
    d4ac:	f000 fdf8 	bl	e0a0 <am_hal_gpio_state_write>
    for (ux = 0; ux < AM_BSP_NUM_LEDS; ux++)
    d4b0:	3401      	adds	r4, #1
        am_hal_gpio_state_write(ui32GPIONumber, AM_HAL_GPIO_OUTPUT_CLEAR);
    d4b2:	4628      	mov	r0, r5
    d4b4:	2100      	movs	r1, #0
    d4b6:	f000 fdf3 	bl	e0a0 <am_hal_gpio_state_write>
    for (ux = 0; ux < AM_BSP_NUM_LEDS; ux++)
    d4ba:	2c05      	cmp	r4, #5
    d4bc:	d1ee      	bne.n	d49c <am_bsp_low_power_init+0x34>
} // am_bsp_low_power_init()
    d4be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d4c0:	0000e954 	.word	0x0000e954
    d4c4:	10001000 	.word	0x10001000
    d4c8:	0000e958 	.word	0x0000e958

0000d4cc <am_bsp_itm_printf_enable>:
{
    d4cc:	b500      	push	{lr}
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_SWO;
    d4ce:	4b0b      	ldr	r3, [pc, #44]	; (d4fc <am_bsp_itm_printf_enable+0x30>)
{
    d4d0:	b087      	sub	sp, #28
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_SWO;
    d4d2:	2201      	movs	r2, #1
    d4d4:	601a      	str	r2, [r3, #0]
    am_hal_itm_enable();
    d4d6:	f000 fe33 	bl	e140 <am_hal_itm_enable>
    TPIUcfg.ui32SetItmBaud = AM_HAL_TPIU_BAUD_1M;
    d4da:	a806      	add	r0, sp, #24
    d4dc:	4908      	ldr	r1, [pc, #32]	; (d500 <am_bsp_itm_printf_enable+0x34>)
    d4de:	f840 1d14 	str.w	r1, [r0, #-20]!
    am_hal_tpiu_enable(&TPIUcfg);
    d4e2:	f001 f867 	bl	e5b4 <am_hal_tpiu_enable>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_BSP_GPIO_ITM_SWO);
    d4e6:	4b07      	ldr	r3, [pc, #28]	; (d504 <am_bsp_itm_printf_enable+0x38>)
    d4e8:	2029      	movs	r0, #41	; 0x29
    d4ea:	6819      	ldr	r1, [r3, #0]
    d4ec:	f000 fc96 	bl	de1c <am_hal_gpio_pinconfig>
    am_util_stdio_printf_init(am_hal_itm_print);
    d4f0:	4805      	ldr	r0, [pc, #20]	; (d508 <am_bsp_itm_printf_enable+0x3c>)
    d4f2:	f7ff f90d 	bl	c710 <am_util_stdio_printf_init>
} // am_bsp_itm_printf_enable()
    d4f6:	b007      	add	sp, #28
    d4f8:	f85d fb04 	ldr.w	pc, [sp], #4
    d4fc:	10001130 	.word	0x10001130
    d500:	000f4240 	.word	0x000f4240
    d504:	0000e94c 	.word	0x0000e94c
    d508:	0000e225 	.word	0x0000e225

0000d50c <am_hal_adc_initialize>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Validate the module number
    //
    if ( ui32Module >= AM_REG_ADC_NUM_MODULES )
    d50c:	b108      	cbz	r0, d512 <am_hal_adc_initialize+0x6>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    d50e:	2005      	movs	r0, #5
    d510:	4770      	bx	lr
    }

    //
    // Check for valid arguements.
    //
    if ( !ppHandle )
    d512:	b1a9      	cbz	r1, d540 <am_hal_adc_initialize+0x34>
    }

    //
    // Check if the handle is unallocated.
    //
    if ( g_ADCState[ui32Module].prefix.s.bInit )
    d514:	4a0b      	ldr	r2, [pc, #44]	; (d544 <am_hal_adc_initialize+0x38>)
    d516:	78d3      	ldrb	r3, [r2, #3]
    d518:	f013 0001 	ands.w	r0, r3, #1
    d51c:	d001      	beq.n	d522 <am_hal_adc_initialize+0x16>
    {
        return AM_HAL_STATUS_INVALID_OPERATION;
    d51e:	2007      	movs	r0, #7
    d520:	4770      	bx	lr
{
    d522:	b430      	push	{r4, r5}
#endif

    //
    // Initialize the handle.
    //
    g_ADCState[ui32Module].prefix.s.bInit = true;
    d524:	f043 0401 	orr.w	r4, r3, #1
    d528:	70d4      	strb	r4, [r2, #3]
    g_ADCState[ui32Module].prefix.s.magic = AM_HAL_MAGIC_ADC;
    d52a:	6813      	ldr	r3, [r2, #0]
    d52c:	4d06      	ldr	r5, [pc, #24]	; (d548 <am_hal_adc_initialize+0x3c>)
    g_ADCState[ui32Module].ui32Module = ui32Module;

    //
    // Initialize the number of slots configured.
    //
    g_ADCSlotsConfigured = 0;
    d52e:	4c07      	ldr	r4, [pc, #28]	; (d54c <am_hal_adc_initialize+0x40>)
    g_ADCState[ui32Module].ui32Module = ui32Module;
    d530:	6050      	str	r0, [r2, #4]
    g_ADCState[ui32Module].prefix.s.magic = AM_HAL_MAGIC_ADC;
    d532:	f365 0317 	bfi	r3, r5, #0, #24
    d536:	6013      	str	r3, [r2, #0]
    g_ADCSlotsConfigured = 0;
    d538:	6020      	str	r0, [r4, #0]

    //
    // Return the handle.
    //
    *ppHandle = (void *)&g_ADCState[ui32Module];
    d53a:	600a      	str	r2, [r1, #0]

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
}
    d53c:	bc30      	pop	{r4, r5}
    d53e:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
    d540:	2006      	movs	r0, #6
    d542:	4770      	bx	lr
    d544:	10001740 	.word	0x10001740
    d548:	00afafaf 	.word	0x00afafaf
    d54c:	1000173c 	.word	0x1000173c

0000d550 <am_hal_adc_configure>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
    d550:	b128      	cbz	r0, d55e <am_hal_adc_configure+0xe>
    d552:	6803      	ldr	r3, [r0, #0]
    d554:	4a1a      	ldr	r2, [pc, #104]	; (d5c0 <am_hal_adc_configure+0x70>)
    d556:	f023 407e 	bic.w	r0, r3, #4261412864	; 0xfe000000
    d55a:	4290      	cmp	r0, r2
    d55c:	d001      	beq.n	d562 <am_hal_adc_configure+0x12>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    d55e:	2002      	movs	r0, #2
    d560:	4770      	bx	lr
{
    d562:	b5f0      	push	{r4, r5, r6, r7, lr}

#if AM_CMSIS_REGS
    //
    // Set the ADC clock source.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_CLKSEL, psConfig->eClock);
    d564:	780b      	ldrb	r3, [r1, #0]

    //
    // Set the ADC trigger polarity.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_TRIGPOL, psConfig->ePolarity);
    d566:	f891 e001 	ldrb.w	lr, [r1, #1]
    ui32Config |= _VAL2FLD(ADC_CFG_DFIFORDEN, 1);

    //
    // Set the ADC clock mode.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_CKMODE, psConfig->eClockMode);
    d56a:	790d      	ldrb	r5, [r1, #4]

    //
    // Set the ADC low power mode.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_LPMODE, psConfig->ePowerMode);
    d56c:	794c      	ldrb	r4, [r1, #5]

    //
    // Set the ADC repetition mode.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_RPTEN, psConfig->eRepeat);
    d56e:	798a      	ldrb	r2, [r1, #6]
    ui32Config |= _VAL2FLD(ADC_CFG_TRIGSEL, psConfig->eTrigger);
    d570:	788f      	ldrb	r7, [r1, #2]
    ui32Config |= _VAL2FLD(ADC_CFG_REFSEL, psConfig->eReference);
    d572:	78ce      	ldrb	r6, [r1, #3]

    //
    // Set the configuration in the ADC peripheral.
    //
    ADCn(ui32Module)->CFG = ui32Config;
    d574:	4813      	ldr	r0, [pc, #76]	; (d5c4 <am_hal_adc_configure+0x74>)
    ui32Config |= _VAL2FLD(ADC_CFG_TRIGPOL, psConfig->ePolarity);
    d576:	ea4f 41ce 	mov.w	r1, lr, lsl #19
    ui32Config |= _VAL2FLD(ADC_CFG_CLKSEL, psConfig->eClock);
    d57a:	061b      	lsls	r3, r3, #24
    ui32Config |= _VAL2FLD(ADC_CFG_TRIGPOL, psConfig->ePolarity);
    d57c:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
    ui32Config |= _VAL2FLD(ADC_CFG_CLKSEL, psConfig->eClock);
    d580:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
    ui32Config |= _VAL2FLD(ADC_CFG_TRIGPOL, psConfig->ePolarity);
    d584:	430b      	orrs	r3, r1
    ui32Config |= _VAL2FLD(ADC_CFG_TRIGSEL, psConfig->eTrigger);
    d586:	043f      	lsls	r7, r7, #16
    d588:	f407 21e0 	and.w	r1, r7, #458752	; 0x70000
    ui32Config |= _VAL2FLD(ADC_CFG_REFSEL, psConfig->eReference);
    d58c:	0236      	lsls	r6, r6, #8
    d58e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    d592:	430b      	orrs	r3, r1
    d594:	f406 7740 	and.w	r7, r6, #768	; 0x300
    ui32Config |= _VAL2FLD(ADC_CFG_CKMODE, psConfig->eClockMode);
    d598:	0129      	lsls	r1, r5, #4
    ui32Config |= _VAL2FLD(ADC_CFG_DFIFORDEN, 1);
    d59a:	ea47 0c03 	orr.w	ip, r7, r3
    ui32Config |= _VAL2FLD(ADC_CFG_CKMODE, psConfig->eClockMode);
    d59e:	f001 0510 	and.w	r5, r1, #16
    ui32Config |= _VAL2FLD(ADC_CFG_LPMODE, psConfig->ePowerMode);
    d5a2:	00e3      	lsls	r3, r4, #3
    ui32Config |= _VAL2FLD(ADC_CFG_RPTEN, psConfig->eRepeat);
    d5a4:	0097      	lsls	r7, r2, #2
    ui32Config |= _VAL2FLD(ADC_CFG_CKMODE, psConfig->eClockMode);
    d5a6:	ea45 040c 	orr.w	r4, r5, ip
    ui32Config |= _VAL2FLD(ADC_CFG_LPMODE, psConfig->ePowerMode);
    d5aa:	f003 0608 	and.w	r6, r3, #8
    d5ae:	ea46 0204 	orr.w	r2, r6, r4
    ui32Config |= _VAL2FLD(ADC_CFG_RPTEN, psConfig->eRepeat);
    d5b2:	f007 0104 	and.w	r1, r7, #4
    d5b6:	4311      	orrs	r1, r2
    ADCn(ui32Module)->CFG = ui32Config;
    d5b8:	6001      	str	r1, [r0, #0]
#endif // AM_CMSIS_REGS

    //
    // Return status.
    //
    return AM_HAL_STATUS_SUCCESS;
    d5ba:	2000      	movs	r0, #0
    d5bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d5be:	bf00      	nop
    d5c0:	01afafaf 	.word	0x01afafaf
    d5c4:	50010000 	.word	0x50010000

0000d5c8 <am_hal_adc_configure_slot>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
    d5c8:	b128      	cbz	r0, d5d6 <am_hal_adc_configure_slot+0xe>
    d5ca:	6803      	ldr	r3, [r0, #0]
    d5cc:	4815      	ldr	r0, [pc, #84]	; (d624 <am_hal_adc_configure_slot+0x5c>)
    d5ce:	f023 4c7e 	bic.w	ip, r3, #4261412864	; 0xfe000000
    d5d2:	4584      	cmp	ip, r0
    d5d4:	d001      	beq.n	d5da <am_hal_adc_configure_slot+0x12>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    d5d6:	2002      	movs	r0, #2
    d5d8:	4770      	bx	lr
    }

    //
    // Check the slot number.
    //
    if ( ui32SlotNumber >= AM_HAL_ADC_MAX_SLOTS )
    d5da:	2907      	cmp	r1, #7
    d5dc:	d901      	bls.n	d5e2 <am_hal_adc_configure_slot+0x1a>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    d5de:	2005      	movs	r0, #5
    d5e0:	4770      	bx	lr
{
    d5e2:	b4f0      	push	{r4, r5, r6, r7}

#if AM_CMSIS_REGS
    //
    // Set the measurements to average
    //
    ui32Config |= _VAL2FLD(ADC_SL0CFG_ADSEL0, pSlotConfig->eMeasToAvg);
    d5e4:	7813      	ldrb	r3, [r2, #0]

    //
    // Set the precision mode.
    //
    ui32Config |= _VAL2FLD(ADC_SL0CFG_PRMODE0, pSlotConfig->ePrecisionMode);
    d5e6:	7856      	ldrb	r6, [r2, #1]

    //
    // Set the channel.
    //
    ui32Config |= _VAL2FLD(ADC_SL0CFG_CHSEL0, pSlotConfig->eChannel);
    d5e8:	7895      	ldrb	r5, [r2, #2]
    ui32Config |= _VAL2FLD(ADC_SL0CFG_WCEN0, pSlotConfig->bWindowCompare);

    //
    // Enable the slot if configured.
    //
    ui32Config |= _VAL2FLD(ADC_SL0CFG_SLEN0, pSlotConfig->bEnabled);
    d5ea:	7917      	ldrb	r7, [r2, #4]

    //
    // Locate the correct register for this ADC slot.
    //
    ui32RegOffset = ((uint32_t)&ADCn(ui32Module)->SL0CFG) + (4 * ui32SlotNumber);
    d5ec:	480e      	ldr	r0, [pc, #56]	; (d628 <am_hal_adc_configure_slot+0x60>)
    ui32Config |= _VAL2FLD(ADC_SL0CFG_WCEN0, pSlotConfig->bWindowCompare);
    d5ee:	78d2      	ldrb	r2, [r2, #3]
#endif // AM_CMSIS_REGS

    //
    // Update the nubmer of slots configured.
    //
    g_ADCSlotsConfigured++;
    d5f0:	4c0e      	ldr	r4, [pc, #56]	; (d62c <am_hal_adc_configure_slot+0x64>)
    ui32Config |= _VAL2FLD(ADC_SL0CFG_ADSEL0, pSlotConfig->eMeasToAvg);
    d5f2:	061b      	lsls	r3, r3, #24
    ui32Config |= _VAL2FLD(ADC_SL0CFG_PRMODE0, pSlotConfig->ePrecisionMode);
    d5f4:	0436      	lsls	r6, r6, #16
    d5f6:	f406 3640 	and.w	r6, r6, #196608	; 0x30000
    ui32Config |= _VAL2FLD(ADC_SL0CFG_ADSEL0, pSlotConfig->eMeasToAvg);
    d5fa:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    ui32Config |= _VAL2FLD(ADC_SL0CFG_PRMODE0, pSlotConfig->ePrecisionMode);
    d5fe:	4333      	orrs	r3, r6
    ui32Config |= _VAL2FLD(ADC_SL0CFG_CHSEL0, pSlotConfig->eChannel);
    d600:	022d      	lsls	r5, r5, #8
    d602:	433b      	orrs	r3, r7
    ui32RegOffset = ((uint32_t)&ADCn(ui32Module)->SL0CFG) + (4 * ui32SlotNumber);
    d604:	4408      	add	r0, r1
    ui32Config |= _VAL2FLD(ADC_SL0CFG_CHSEL0, pSlotConfig->eChannel);
    d606:	f405 6770 	and.w	r7, r5, #3840	; 0xf00
    ui32Config |= _VAL2FLD(ADC_SL0CFG_WCEN0, pSlotConfig->bWindowCompare);
    d60a:	0052      	lsls	r2, r2, #1
    d60c:	433b      	orrs	r3, r7
    ui32RegOffset = ((uint32_t)&ADCn(ui32Module)->SL0CFG) + (4 * ui32SlotNumber);
    d60e:	0080      	lsls	r0, r0, #2
    ui32Config |= _VAL2FLD(ADC_SL0CFG_WCEN0, pSlotConfig->bWindowCompare);
    d610:	f002 0102 	and.w	r1, r2, #2
    ui32Config |= _VAL2FLD(ADC_SL0CFG_SLEN0, pSlotConfig->bEnabled);
    d614:	430b      	orrs	r3, r1
    AM_REGVAL(ui32RegOffset) = ui32Config;
    d616:	6003      	str	r3, [r0, #0]
    g_ADCSlotsConfigured++;
    d618:	6823      	ldr	r3, [r4, #0]
    d61a:	3301      	adds	r3, #1
    d61c:	6023      	str	r3, [r4, #0]

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
    d61e:	2000      	movs	r0, #0
}
    d620:	bcf0      	pop	{r4, r5, r6, r7}
    d622:	4770      	bx	lr
    d624:	01afafaf 	.word	0x01afafaf
    d628:	14004003 	.word	0x14004003
    d62c:	1000173c 	.word	0x1000173c

0000d630 <am_hal_adc_configure_dma>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
    d630:	b128      	cbz	r0, d63e <am_hal_adc_configure_dma+0xe>
    d632:	6803      	ldr	r3, [r0, #0]
    d634:	4a19      	ldr	r2, [pc, #100]	; (d69c <am_hal_adc_configure_dma+0x6c>)
    d636:	f023 407e 	bic.w	r0, r3, #4261412864	; 0xfe000000
    d63a:	4290      	cmp	r0, r2
    d63c:	d001      	beq.n	d642 <am_hal_adc_configure_dma+0x12>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    d63e:	2002      	movs	r0, #2
    d640:	4770      	bx	lr
{
    d642:	b410      	push	{r4}

    //
    // Configure the DMA complete power-off.
    //
#if AM_CMSIS_REGS
    ui32Config |= _VAL2FLD(ADC_DMACFG_DPWROFF, pDMAConfig->bPwrOffOnDMAComplete);
    d644:	780b      	ldrb	r3, [r1, #0]

    //
    // Configure the data to be transferred.
    //
    if ( g_ADCSlotsConfigured > 1 )
    d646:	4c16      	ldr	r4, [pc, #88]	; (d6a0 <am_hal_adc_configure_dma+0x70>)
    ui32Config |= _VAL2FLD(ADC_DMACFG_DPWROFF, pDMAConfig->bPwrOffOnDMAComplete);
    d648:	049a      	lsls	r2, r3, #18
    if ( g_ADCSlotsConfigured > 1 )
    d64a:	6820      	ldr	r0, [r4, #0]
    ui32Config |= _VAL2FLD(ADC_DMACFG_DMAHONSTAT, ADC_DMACFG_DMAHONSTAT_EN);

    //
    // Configure the DMA dynamic priority handling.
    //
    ui32Config |= _VAL2FLD(ADC_DMACFG_DMADYNPRI, pDMAConfig->bDynamicPriority);
    d64c:	784b      	ldrb	r3, [r1, #1]

    //
    // Configure the DMA static priority.
    //
    ui32Config |= _VAL2FLD(ADC_DMACFG_DMAPRI, pDMAConfig->ePriority);
    d64e:	788c      	ldrb	r4, [r1, #2]
    ui32Config |= _VAL2FLD(ADC_DMACFG_DMADYNPRI, pDMAConfig->bDynamicPriority);
    d650:	025b      	lsls	r3, r3, #9
    ui32Config |= _VAL2FLD(ADC_DMACFG_DMAPRI, pDMAConfig->ePriority);
    d652:	0224      	lsls	r4, r4, #8
    d654:	f404 7480 	and.w	r4, r4, #256	; 0x100
    ui32Config |= _VAL2FLD(ADC_DMACFG_DMADYNPRI, pDMAConfig->bDynamicPriority);
    d658:	f403 7300 	and.w	r3, r3, #512	; 0x200
    ui32Config |= _VAL2FLD(ADC_DMACFG_DPWROFF, pDMAConfig->bPwrOffOnDMAComplete);
    d65c:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
    if ( g_ADCSlotsConfigured > 1 )
    d660:	2801      	cmp	r0, #1

    //
    // Enable the DMA (does not start until ADC is enabled and triggered).
    //
    ui32Config |= _VAL2FLD(ADC_DMACFG_DMAEN, ADC_DMACFG_DMAEN_EN);
    d662:	ea43 0304 	orr.w	r3, r3, r4

    //
    // Set the DMA configuration.
    //
    ADCn(ui32Module)->DMACFG = ui32Config;
    d666:	480f      	ldr	r0, [pc, #60]	; (d6a4 <am_hal_adc_configure_dma+0x74>)
        ui32Config |= _VAL2FLD(ADC_DMACFG_DMAMSK, ADC_DMACFG_DMAMSK_EN);
    d668:	bf98      	it	ls
    d66a:	f442 3200 	orrls.w	r2, r2, #131072	; 0x20000
    ui32Config |= _VAL2FLD(ADC_DMACFG_DMAEN, ADC_DMACFG_DMAEN_EN);
    d66e:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
    d672:	4313      	orrs	r3, r2
    ADCn(ui32Module)->DMACFG = ui32Config;
    d674:	f8c0 3280 	str.w	r3, [r0, #640]	; 0x280

    //
    // Set the DMA transfer count.
    //
    ADCn(ui32Module)->DMATOTCOUNT_b.TOTCOUNT = pDMAConfig->ui32SampleCount;
    d678:	f8b1 c004 	ldrh.w	ip, [r1, #4]
    d67c:	f8d0 2288 	ldr.w	r2, [r0, #648]	; 0x288
    d680:	f36c 0291 	bfi	r2, ip, #2, #16
    d684:	f8c0 2288 	str.w	r2, [r0, #648]	; 0x288

    //
    // Set the DMA target address.
    //
    ADCn(ui32Module)->DMATARGADDR = pDMAConfig->ui32TargetAddress;
    d688:	6889      	ldr	r1, [r1, #8]
    d68a:	f8c0 128c 	str.w	r1, [r0, #652]	; 0x28c

    //
    // Set the DMA trigger on FIFO 75% full.
    //
    ADCn(ui32Module)->DMATRIGEN = ADC_DMATRIGEN_DFIFO75_Msk;
    d68e:	2401      	movs	r4, #1
    d690:	f8c0 4240 	str.w	r4, [r0, #576]	; 0x240

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
}
    d694:	f85d 4b04 	ldr.w	r4, [sp], #4
    return AM_HAL_STATUS_SUCCESS;
    d698:	2000      	movs	r0, #0
}
    d69a:	4770      	bx	lr
    d69c:	01afafaf 	.word	0x01afafaf
    d6a0:	1000173c 	.word	0x1000173c
    d6a4:	50010000 	.word	0x50010000

0000d6a8 <am_hal_adc_enable>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
    d6a8:	4603      	mov	r3, r0
    d6aa:	b128      	cbz	r0, d6b8 <am_hal_adc_enable+0x10>
    d6ac:	6802      	ldr	r2, [r0, #0]
    d6ae:	490b      	ldr	r1, [pc, #44]	; (d6dc <am_hal_adc_enable+0x34>)
    d6b0:	f022 407e 	bic.w	r0, r2, #4261412864	; 0xfe000000
    d6b4:	4288      	cmp	r0, r1
    d6b6:	d001      	beq.n	d6bc <am_hal_adc_enable+0x14>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    d6b8:	2002      	movs	r0, #2
    d6ba:	4770      	bx	lr
    }

    if ( pADCState->prefix.s.bEnable )
    d6bc:	78da      	ldrb	r2, [r3, #3]
    d6be:	f012 0002 	ands.w	r0, r2, #2
    d6c2:	d109      	bne.n	d6d8 <am_hal_adc_enable+0x30>

    //
    // Enable the ADC.
    //
#if AM_CMSIS_REGS
    ADCn(ui32Module)->CFG_b.ADCEN = 0x1;
    d6c4:	4906      	ldr	r1, [pc, #24]	; (d6e0 <am_hal_adc_enable+0x38>)
    d6c6:	680a      	ldr	r2, [r1, #0]
    d6c8:	f042 0201 	orr.w	r2, r2, #1
    d6cc:	600a      	str	r2, [r1, #0]
#endif // AM_CMSIS_REGS

    //
    // Set flag to indicate module is enabled.
    //
    pADCState->prefix.s.bEnable = true;
    d6ce:	78d9      	ldrb	r1, [r3, #3]
    d6d0:	f041 0202 	orr.w	r2, r1, #2
    d6d4:	70da      	strb	r2, [r3, #3]

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
    d6d6:	4770      	bx	lr
        return AM_HAL_STATUS_SUCCESS;
    d6d8:	2000      	movs	r0, #0
}
    d6da:	4770      	bx	lr
    d6dc:	01afafaf 	.word	0x01afafaf
    d6e0:	50010000 	.word	0x50010000

0000d6e4 <am_hal_adc_interrupt_enable>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
    d6e4:	b128      	cbz	r0, d6f2 <am_hal_adc_interrupt_enable+0xe>
    d6e6:	6803      	ldr	r3, [r0, #0]
    d6e8:	4a07      	ldr	r2, [pc, #28]	; (d708 <am_hal_adc_interrupt_enable+0x24>)
    d6ea:	f023 407e 	bic.w	r0, r3, #4261412864	; 0xfe000000
    d6ee:	4290      	cmp	r0, r2
    d6f0:	d001      	beq.n	d6f6 <am_hal_adc_interrupt_enable+0x12>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    d6f2:	2002      	movs	r0, #2

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
}
    d6f4:	4770      	bx	lr
    ADCn(ui32Module)->INTEN |= ui32IntMask;
    d6f6:	4a05      	ldr	r2, [pc, #20]	; (d70c <am_hal_adc_interrupt_enable+0x28>)
    d6f8:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
    d6fc:	4319      	orrs	r1, r3
    d6fe:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
    return AM_HAL_STATUS_SUCCESS;
    d702:	2000      	movs	r0, #0
    d704:	4770      	bx	lr
    d706:	bf00      	nop
    d708:	01afafaf 	.word	0x01afafaf
    d70c:	50010000 	.word	0x50010000

0000d710 <am_hal_adc_interrupt_status>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
    d710:	b128      	cbz	r0, d71e <am_hal_adc_interrupt_status+0xe>
    d712:	6803      	ldr	r3, [r0, #0]
    d714:	480b      	ldr	r0, [pc, #44]	; (d744 <am_hal_adc_interrupt_status+0x34>)
    d716:	f023 4c7e 	bic.w	ip, r3, #4261412864	; 0xfe000000
    d71a:	4584      	cmp	ip, r0
    d71c:	d001      	beq.n	d722 <am_hal_adc_interrupt_status+0x12>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    d71e:	2002      	movs	r0, #2

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
}
    d720:	4770      	bx	lr
    if ( bEnabledOnly )
    d722:	b92a      	cbnz	r2, d730 <am_hal_adc_interrupt_status+0x20>
        *pui32Status = ADCn(ui32Module)->INTSTAT;
    d724:	4b08      	ldr	r3, [pc, #32]	; (d748 <am_hal_adc_interrupt_status+0x38>)
    d726:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
    d72a:	6008      	str	r0, [r1, #0]
    return AM_HAL_STATUS_SUCCESS;
    d72c:	4610      	mov	r0, r2
    d72e:	4770      	bx	lr
        uint32_t ui32RetVal = ADCn(ui32Module)->INTSTAT;
    d730:	4a05      	ldr	r2, [pc, #20]	; (d748 <am_hal_adc_interrupt_status+0x38>)
    d732:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
        *pui32Status = ADCn(ui32Module)->INTEN & ui32RetVal;
    d736:	f8d2 0200 	ldr.w	r0, [r2, #512]	; 0x200
    d73a:	4003      	ands	r3, r0
    d73c:	600b      	str	r3, [r1, #0]
    return AM_HAL_STATUS_SUCCESS;
    d73e:	2000      	movs	r0, #0
    d740:	4770      	bx	lr
    d742:	bf00      	nop
    d744:	01afafaf 	.word	0x01afafaf
    d748:	50010000 	.word	0x50010000

0000d74c <am_hal_adc_interrupt_clear>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
    d74c:	b128      	cbz	r0, d75a <am_hal_adc_interrupt_clear+0xe>
    d74e:	6803      	ldr	r3, [r0, #0]
    d750:	4a05      	ldr	r2, [pc, #20]	; (d768 <am_hal_adc_interrupt_clear+0x1c>)
    d752:	f023 407e 	bic.w	r0, r3, #4261412864	; 0xfe000000
    d756:	4290      	cmp	r0, r2
    d758:	d001      	beq.n	d75e <am_hal_adc_interrupt_clear+0x12>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    d75a:	2002      	movs	r0, #2

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
}
    d75c:	4770      	bx	lr
    ADCn(ui32Module)->INTCLR = ui32IntMask;
    d75e:	4b03      	ldr	r3, [pc, #12]	; (d76c <am_hal_adc_interrupt_clear+0x20>)
    return AM_HAL_STATUS_SUCCESS;
    d760:	2000      	movs	r0, #0
    ADCn(ui32Module)->INTCLR = ui32IntMask;
    d762:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
    return AM_HAL_STATUS_SUCCESS;
    d766:	4770      	bx	lr
    d768:	01afafaf 	.word	0x01afafaf
    d76c:	50010000 	.word	0x50010000

0000d770 <am_hal_adc_samples_read>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
    d770:	b148      	cbz	r0, d786 <am_hal_adc_samples_read+0x16>
{
    d772:	b470      	push	{r4, r5, r6}
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
    d774:	6800      	ldr	r0, [r0, #0]
    d776:	4c1f      	ldr	r4, [pc, #124]	; (d7f4 <am_hal_adc_samples_read+0x84>)
    d778:	f020 457e 	bic.w	r5, r0, #4261412864	; 0xfe000000
    d77c:	42a5      	cmp	r5, r4
    d77e:	d004      	beq.n	d78a <am_hal_adc_samples_read+0x1a>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    d780:	2002      	movs	r0, #2

    //
    // Return FIFO valid bits.
    //
    return AM_HAL_STATUS_SUCCESS;
}
    d782:	bc70      	pop	{r4, r5, r6}
    d784:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
    d786:	2002      	movs	r0, #2
    d788:	4770      	bx	lr
    if ( NULL == pui32OutBuffer )
    d78a:	b1db      	cbz	r3, d7c4 <am_hal_adc_samples_read+0x54>
    *pui32InOutNumberSamples = 0;
    d78c:	2600      	movs	r6, #0
    uint32_t      ui32RequestedSamples = *pui32InOutNumberSamples;
    d78e:	6814      	ldr	r4, [r2, #0]
    *pui32InOutNumberSamples = 0;
    d790:	6016      	str	r6, [r2, #0]
    if ( NULL == pui32InSampleBuffer )
    d792:	b1c9      	cbz	r1, d7c8 <am_hal_adc_samples_read+0x58>
            ui32Sample = ADCn(ui32Module)->FIFOPR;
    d794:	4d18      	ldr	r5, [pc, #96]	; (d7f8 <am_hal_adc_samples_read+0x88>)
    d796:	3308      	adds	r3, #8
    d798:	3904      	subs	r1, #4
            pui32OutBuffer->ui32Slot   = AM_HAL_ADC_FIFO_SLOT(*pui32InSampleBuffer);
    d79a:	6848      	ldr	r0, [r1, #4]
            ui32Sample = ADCn(ui32Module)->FIFOPR;
    d79c:	6bee      	ldr	r6, [r5, #60]	; 0x3c
            pui32OutBuffer->ui32Slot   = AM_HAL_ADC_FIFO_SLOT(*pui32InSampleBuffer);
    d79e:	f3c0 7602 	ubfx	r6, r0, #28, #3
    d7a2:	f843 6c04 	str.w	r6, [r3, #-4]
            pui32OutBuffer->ui32Sample = AM_HAL_ADC_FIFO_SAMPLE(*pui32InSampleBuffer);
    d7a6:	f851 0f04 	ldr.w	r0, [r1, #4]!
    d7aa:	f3c0 168d 	ubfx	r6, r0, #6, #14
    d7ae:	f843 6c08 	str.w	r6, [r3, #-8]
            (*pui32InOutNumberSamples)++;
    d7b2:	6810      	ldr	r0, [r2, #0]
    d7b4:	3001      	adds	r0, #1
        } while (*pui32InOutNumberSamples < ui32RequestedSamples);
    d7b6:	4284      	cmp	r4, r0
    d7b8:	f103 0308 	add.w	r3, r3, #8
            (*pui32InOutNumberSamples)++;
    d7bc:	6010      	str	r0, [r2, #0]
        } while (*pui32InOutNumberSamples < ui32RequestedSamples);
    d7be:	d8ec      	bhi.n	d79a <am_hal_adc_samples_read+0x2a>
    return AM_HAL_STATUS_SUCCESS;
    d7c0:	2000      	movs	r0, #0
    d7c2:	e7de      	b.n	d782 <am_hal_adc_samples_read+0x12>
        return AM_HAL_STATUS_INVALID_ARG;
    d7c4:	2006      	movs	r0, #6
    d7c6:	e7dc      	b.n	d782 <am_hal_adc_samples_read+0x12>
            ui32Sample = ADCn(ui32Module)->FIFOPR;
    d7c8:	4e0b      	ldr	r6, [pc, #44]	; (d7f8 <am_hal_adc_samples_read+0x88>)
    d7ca:	3308      	adds	r3, #8
    d7cc:	e001      	b.n	d7d2 <am_hal_adc_samples_read+0x62>
        } while ((AM_HAL_ADC_FIFO_COUNT(ui32Sample) > 0) &&
    d7ce:	42ac      	cmp	r4, r5
    d7d0:	d9f6      	bls.n	d7c0 <am_hal_adc_samples_read+0x50>
            ui32Sample = ADCn(ui32Module)->FIFOPR;
    d7d2:	6bf1      	ldr	r1, [r6, #60]	; 0x3c
            pui32OutBuffer->ui32Slot   = AM_HAL_ADC_FIFO_SLOT(ui32Sample);
    d7d4:	f3c1 7502 	ubfx	r5, r1, #28, #3
            pui32OutBuffer->ui32Sample = AM_HAL_ADC_FIFO_SAMPLE(ui32Sample);
    d7d8:	f3c1 108d 	ubfx	r0, r1, #6, #14
    d7dc:	e903 0021 	stmdb	r3, {r0, r5}
            (*pui32InOutNumberSamples)++;
    d7e0:	6815      	ldr	r5, [r2, #0]
        } while ((AM_HAL_ADC_FIFO_COUNT(ui32Sample) > 0) &&
    d7e2:	f3c1 5007 	ubfx	r0, r1, #20, #8
            (*pui32InOutNumberSamples)++;
    d7e6:	3501      	adds	r5, #1
    d7e8:	3308      	adds	r3, #8
    d7ea:	6015      	str	r5, [r2, #0]
                 (*pui32InOutNumberSamples < ui32RequestedSamples));
    d7ec:	2800      	cmp	r0, #0
    d7ee:	d1ee      	bne.n	d7ce <am_hal_adc_samples_read+0x5e>
    d7f0:	e7e6      	b.n	d7c0 <am_hal_adc_samples_read+0x50>
    d7f2:	bf00      	nop
    d7f4:	01afafaf 	.word	0x01afafaf
    d7f8:	50010000 	.word	0x50010000

0000d7fc <am_hal_adc_sw_trigger>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
    d7fc:	b128      	cbz	r0, d80a <am_hal_adc_sw_trigger+0xe>
    d7fe:	6803      	ldr	r3, [r0, #0]
    d800:	4a05      	ldr	r2, [pc, #20]	; (d818 <am_hal_adc_sw_trigger+0x1c>)
    d802:	f023 407e 	bic.w	r0, r3, #4261412864	; 0xfe000000
    d806:	4290      	cmp	r0, r2
    d808:	d001      	beq.n	d80e <am_hal_adc_sw_trigger+0x12>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    d80a:	2002      	movs	r0, #2

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
}
    d80c:	4770      	bx	lr
    ADCn(ui32Module)->SWT = 0x37;
    d80e:	4903      	ldr	r1, [pc, #12]	; (d81c <am_hal_adc_sw_trigger+0x20>)
    d810:	2337      	movs	r3, #55	; 0x37
    d812:	608b      	str	r3, [r1, #8]
    return AM_HAL_STATUS_SUCCESS;
    d814:	2000      	movs	r0, #0
    d816:	4770      	bx	lr
    d818:	01afafaf 	.word	0x01afafaf
    d81c:	50010000 	.word	0x50010000

0000d820 <am_hal_adc_power_control>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
    d820:	b150      	cbz	r0, d838 <am_hal_adc_power_control+0x18>
{
    d822:	b510      	push	{r4, lr}
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
    d824:	6803      	ldr	r3, [r0, #0]
    d826:	4c30      	ldr	r4, [pc, #192]	; (d8e8 <am_hal_adc_power_control+0xc8>)
    d828:	f023 4c7e 	bic.w	ip, r3, #4261412864	; 0xfe000000
    d82c:	45a4      	cmp	ip, r4
{
    d82e:	b082      	sub	sp, #8
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
    d830:	d004      	beq.n	d83c <am_hal_adc_power_control+0x1c>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    d832:	2002      	movs	r0, #2

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
}
    d834:	b002      	add	sp, #8
    d836:	bd10      	pop	{r4, pc}
        return AM_HAL_STATUS_INVALID_HANDLE;
    d838:	2002      	movs	r0, #2
    d83a:	4770      	bx	lr
    d83c:	4604      	mov	r4, r0
    switch (ePowerState)
    d83e:	b329      	cbz	r1, d88c <am_hal_adc_power_control+0x6c>
    d840:	2902      	cmp	r1, #2
    d842:	d821      	bhi.n	d888 <am_hal_adc_power_control+0x68>
            if ( bRetainState )
    d844:	b1da      	cbz	r2, d87e <am_hal_adc_power_control+0x5e>
                pADCState->registerState.regSL0CFG  = ADCn(ui32Module)->SL0CFG;
    d846:	4829      	ldr	r0, [pc, #164]	; (d8ec <am_hal_adc_power_control+0xcc>)
    d848:	68c2      	ldr	r2, [r0, #12]
    d84a:	6162      	str	r2, [r4, #20]
                pADCState->registerState.regSL1CFG  = ADCn(ui32Module)->SL1CFG;
    d84c:	6901      	ldr	r1, [r0, #16]
    d84e:	61a1      	str	r1, [r4, #24]
                pADCState->registerState.regSL2CFG  = ADCn(ui32Module)->SL2CFG;
    d850:	6943      	ldr	r3, [r0, #20]
    d852:	61e3      	str	r3, [r4, #28]
                pADCState->registerState.regSL3CFG  = ADCn(ui32Module)->SL3CFG;
    d854:	6982      	ldr	r2, [r0, #24]
    d856:	6222      	str	r2, [r4, #32]
                pADCState->registerState.regSL4CFG  = ADCn(ui32Module)->SL4CFG;
    d858:	69c1      	ldr	r1, [r0, #28]
    d85a:	6261      	str	r1, [r4, #36]	; 0x24
                pADCState->registerState.regSL5CFG  = ADCn(ui32Module)->SL5CFG;
    d85c:	6a03      	ldr	r3, [r0, #32]
    d85e:	62a3      	str	r3, [r4, #40]	; 0x28
                pADCState->registerState.regSL6CFG  = ADCn(ui32Module)->SL6CFG;
    d860:	6a42      	ldr	r2, [r0, #36]	; 0x24
    d862:	62e2      	str	r2, [r4, #44]	; 0x2c
                pADCState->registerState.regSL7CFG  = ADCn(ui32Module)->SL7CFG;
    d864:	6a81      	ldr	r1, [r0, #40]	; 0x28
    d866:	6321      	str	r1, [r4, #48]	; 0x30
                pADCState->registerState.regWULIM   = ADCn(ui32Module)->WULIM;
    d868:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    d86a:	6363      	str	r3, [r4, #52]	; 0x34
                pADCState->registerState.regWLLIM   = ADCn(ui32Module)->WLLIM;
    d86c:	6b02      	ldr	r2, [r0, #48]	; 0x30
    d86e:	63a2      	str	r2, [r4, #56]	; 0x38
                pADCState->registerState.regINTEN   = ADCn(ui32Module)->INTEN;
    d870:	f8d0 1200 	ldr.w	r1, [r0, #512]	; 0x200
    d874:	63e1      	str	r1, [r4, #60]	; 0x3c
                pADCState->registerState.regCFG     = ADCn(ui32Module)->CFG;
    d876:	6800      	ldr	r0, [r0, #0]
    d878:	6120      	str	r0, [r4, #16]
                pADCState->registerState.bValid     = true;
    d87a:	2301      	movs	r3, #1
    d87c:	7323      	strb	r3, [r4, #12]
            am_hal_pwrctrl_periph_disable(AM_HAL_PWRCTRL_PERIPH_ADC);
    d87e:	200a      	movs	r0, #10
    d880:	f000 fdac 	bl	e3dc <am_hal_pwrctrl_periph_disable>
    return AM_HAL_STATUS_SUCCESS;
    d884:	2000      	movs	r0, #0
            break;
    d886:	e7d5      	b.n	d834 <am_hal_adc_power_control+0x14>
            return AM_HAL_STATUS_INVALID_ARG;
    d888:	2006      	movs	r0, #6
    d88a:	e7d3      	b.n	d834 <am_hal_adc_power_control+0x14>
            if ( bRetainState  &&  !pADCState->registerState.bValid )
    d88c:	b11a      	cbz	r2, d896 <am_hal_adc_power_control+0x76>
    d88e:	7b02      	ldrb	r2, [r0, #12]
    d890:	b93a      	cbnz	r2, d8a2 <am_hal_adc_power_control+0x82>
                return AM_HAL_STATUS_INVALID_OPERATION;
    d892:	2007      	movs	r0, #7
    d894:	e7ce      	b.n	d834 <am_hal_adc_power_control+0x14>
            am_hal_pwrctrl_periph_enable(AM_HAL_PWRCTRL_PERIPH_ADC);
    d896:	200a      	movs	r0, #10
    d898:	9201      	str	r2, [sp, #4]
    d89a:	f000 fd75 	bl	e388 <am_hal_pwrctrl_periph_enable>
    return AM_HAL_STATUS_SUCCESS;
    d89e:	9801      	ldr	r0, [sp, #4]
    d8a0:	e7c8      	b.n	d834 <am_hal_adc_power_control+0x14>
            am_hal_pwrctrl_periph_enable(AM_HAL_PWRCTRL_PERIPH_ADC);
    d8a2:	200a      	movs	r0, #10
    d8a4:	9101      	str	r1, [sp, #4]
    d8a6:	f000 fd6f 	bl	e388 <am_hal_pwrctrl_periph_enable>
                ADCn(ui32Module)->SL0CFG = pADCState->registerState.regSL0CFG;
    d8aa:	4910      	ldr	r1, [pc, #64]	; (d8ec <am_hal_adc_power_control+0xcc>)
    d8ac:	6963      	ldr	r3, [r4, #20]
    d8ae:	60cb      	str	r3, [r1, #12]
                ADCn(ui32Module)->SL1CFG = pADCState->registerState.regSL1CFG;
    d8b0:	69a0      	ldr	r0, [r4, #24]
    d8b2:	6108      	str	r0, [r1, #16]
                ADCn(ui32Module)->SL2CFG = pADCState->registerState.regSL2CFG;
    d8b4:	69e2      	ldr	r2, [r4, #28]
    d8b6:	614a      	str	r2, [r1, #20]
                ADCn(ui32Module)->SL3CFG = pADCState->registerState.regSL3CFG;
    d8b8:	6a23      	ldr	r3, [r4, #32]
    d8ba:	618b      	str	r3, [r1, #24]
                ADCn(ui32Module)->SL4CFG = pADCState->registerState.regSL4CFG;
    d8bc:	6a60      	ldr	r0, [r4, #36]	; 0x24
    d8be:	61c8      	str	r0, [r1, #28]
                ADCn(ui32Module)->SL5CFG = pADCState->registerState.regSL5CFG;
    d8c0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    d8c2:	620a      	str	r2, [r1, #32]
                ADCn(ui32Module)->SL6CFG = pADCState->registerState.regSL6CFG;
    d8c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    d8c6:	624b      	str	r3, [r1, #36]	; 0x24
                ADCn(ui32Module)->SL7CFG = pADCState->registerState.regSL7CFG;
    d8c8:	6b20      	ldr	r0, [r4, #48]	; 0x30
    d8ca:	6288      	str	r0, [r1, #40]	; 0x28
                ADCn(ui32Module)->WULIM  = pADCState->registerState.regWULIM;
    d8cc:	6b62      	ldr	r2, [r4, #52]	; 0x34
    d8ce:	62ca      	str	r2, [r1, #44]	; 0x2c
                ADCn(ui32Module)->WLLIM  = pADCState->registerState.regWLLIM;
    d8d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    d8d2:	630b      	str	r3, [r1, #48]	; 0x30
                ADCn(ui32Module)->INTEN  = pADCState->registerState.regINTEN;
    d8d4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    d8d6:	f8c1 0200 	str.w	r0, [r1, #512]	; 0x200
                ADCn(ui32Module)->CFG    = pADCState->registerState.regCFG;
    d8da:	6922      	ldr	r2, [r4, #16]
    d8dc:	600a      	str	r2, [r1, #0]
    return AM_HAL_STATUS_SUCCESS;
    d8de:	9901      	ldr	r1, [sp, #4]
                pADCState->registerState.bValid     = false;
    d8e0:	7321      	strb	r1, [r4, #12]
    return AM_HAL_STATUS_SUCCESS;
    d8e2:	4608      	mov	r0, r1
    d8e4:	e7a6      	b.n	d834 <am_hal_adc_power_control+0x14>
    d8e6:	bf00      	nop
    d8e8:	01afafaf 	.word	0x01afafaf
    d8ec:	50010000 	.word	0x50010000

0000d8f0 <am_hal_cachectrl_config>:
//  Configure the cache with given and recommended settings, but do not enable.
//
//*****************************************************************************
uint32_t
am_hal_cachectrl_config(const am_hal_cachectrl_config_t *psConfig)
{
    d8f0:	b530      	push	{r4, r5, lr}
    d8f2:	b083      	sub	sp, #12
    d8f4:	4605      	mov	r5, r0
    // accomplish that is to shut down the ID bits, leaving the cache enabled.
    // Once the instr and data caches have been disabled, we can safely set
    // any new configuration, including disabling the controller.
    //
#if AM_CMSIS_REGS
    AM_CRITICAL_BEGIN
    d8f6:	f000 fc1b 	bl	e130 <am_hal_interrupt_master_disable>
    CACHECTRL->CACHECFG &=
    d8fa:	4c11      	ldr	r4, [pc, #68]	; (d940 <am_hal_cachectrl_config+0x50>)
    AM_CRITICAL_BEGIN
    d8fc:	9001      	str	r0, [sp, #4]
    CACHECTRL->CACHECFG &=
    d8fe:	6823      	ldr	r3, [r4, #0]
    d900:	f423 7040 	bic.w	r0, r3, #768	; 0x300
    d904:	6020      	str	r0, [r4, #0]
        ~(CACHECTRL_CACHECFG_DCACHE_ENABLE_Msk  |
          CACHECTRL_CACHECFG_ICACHE_ENABLE_Msk);
    AM_CRITICAL_END
    d906:	9801      	ldr	r0, [sp, #4]
    d908:	f000 fc16 	bl	e138 <am_hal_interrupt_master_set>
        _VAL2FLD(CACHECTRL_CACHECFG_ENABLE, 0)                              |
        _VAL2FLD(CACHECTRL_CACHECFG_CACHE_CLKGATE, 1)                       |
        _VAL2FLD(CACHECTRL_CACHECFG_CACHE_LS, 0)                            |
        _VAL2FLD(CACHECTRL_CACHECFG_DATA_CLKGATE, 1)                        |
        _VAL2FLD(CACHECTRL_CACHECFG_ENABLE_MONITOR, 0)                      |
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d90c:	78eb      	ldrb	r3, [r5, #3]
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d90e:	7828      	ldrb	r0, [r5, #0]
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d910:	78a9      	ldrb	r1, [r5, #2]
            (CACHECTRL_CACHECFG_ENABLE_NC1_Msk      |
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
        ((psConfig->eMode << CACHECTRL_CACHECFG_ICACHE_ENABLE_Pos) &
    d912:	786a      	ldrb	r2, [r5, #1]
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d914:	0100      	lsls	r0, r0, #4
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d916:	005d      	lsls	r5, r3, #1
    d918:	f005 0302 	and.w	r3, r5, #2
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d91c:	b2c5      	uxtb	r5, r0
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d91e:	432b      	orrs	r3, r5
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d920:	f443 1080 	orr.w	r0, r3, #1048576	; 0x100000
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d924:	0089      	lsls	r1, r1, #2
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d926:	f440 6380 	orr.w	r3, r0, #1024	; 0x400
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d92a:	f001 050c 	and.w	r5, r1, #12
        ((psConfig->eMode << CACHECTRL_CACHECFG_ICACHE_ENABLE_Pos) &
    d92e:	0212      	lsls	r2, r2, #8
    d930:	f402 7040 	and.w	r0, r2, #768	; 0x300
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d934:	432b      	orrs	r3, r5
    d936:	4303      	orrs	r3, r0

#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;

} // am_hal_cachectrl_enable()
    d938:	2000      	movs	r0, #0
    CACHECTRL->CACHECFG =
    d93a:	6023      	str	r3, [r4, #0]
} // am_hal_cachectrl_enable()
    d93c:	b003      	add	sp, #12
    d93e:	bd30      	pop	{r4, r5, pc}
    d940:	40018000 	.word	0x40018000

0000d944 <am_hal_cachectrl_enable>:
//*****************************************************************************
uint32_t
am_hal_cachectrl_enable(void)
{
#if AM_CMSIS_REGS
    CACHECTRL->CACHECFG |= _VAL2FLD(CACHECTRL_CACHECFG_ENABLE, 1);
    d944:	4a03      	ldr	r2, [pc, #12]	; (d954 <am_hal_cachectrl_enable+0x10>)
    d946:	6813      	ldr	r3, [r2, #0]
    d948:	f043 0001 	orr.w	r0, r3, #1
    d94c:	6010      	str	r0, [r2, #0]
#else // AM_CMSIS_REGS
    AM_REG(CACHECTRL, CACHECFG) |= AM_REG_CACHECTRL_CACHECFG_ENABLE(1);
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;
} // am_hal_cachectrl_enable()
    d94e:	2000      	movs	r0, #0
    d950:	4770      	bx	lr
    d952:	bf00      	nop
    d954:	40018000 	.word	0x40018000

0000d958 <am_hal_clkgen_control>:
am_hal_clkgen_control(am_hal_clkgen_control_e eControl, void *pArgs)
{
    uint32_t ui32Regval;

#if AM_CMSIS_REGS
    switch ( eControl )
    d958:	2809      	cmp	r0, #9
    d95a:	d852      	bhi.n	da02 <am_hal_clkgen_control+0xaa>
    d95c:	e8df f000 	tbb	[pc, r0]
    d960:	2b21190d 	.word	0x2b21190d
    d964:	51513d33 	.word	0x51513d33
    d968:	0547      	.short	0x0547
            ui32Regval |= _VAL2FLD(CLKGEN_HFADJ_HFADJEN, CLKGEN_HFADJ_HFADJEN_EN);
            CLKGEN->HFADJ = ui32Regval;
            break;

        case AM_HAL_CLKGEN_CONTROL_HFADJ_DISABLE:
            CLKGEN->HFADJ_b.HFADJEN = 0;
    d96a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000


    //
    // Return success status.
    //
    return AM_HAL_STATUS_SUCCESS;
    d96e:	2000      	movs	r0, #0
            CLKGEN->HFADJ_b.HFADJEN = 0;
    d970:	6a1a      	ldr	r2, [r3, #32]
    d972:	f36f 0200 	bfc	r2, #0, #1
    d976:	621a      	str	r2, [r3, #32]
            break;
    d978:	4770      	bx	lr
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d97a:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC;
    d97e:	2100      	movs	r1, #0
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d980:	2047      	movs	r0, #71	; 0x47
    d982:	f8cc 0014 	str.w	r0, [ip, #20]
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC;
    d986:	f8cc 1018 	str.w	r1, [ip, #24]
    return AM_HAL_STATUS_SUCCESS;
    d98a:	4608      	mov	r0, r1
            CLKGEN->CLKKEY         = 0;
    d98c:	f8cc 1014 	str.w	r1, [ip, #20]
            break;
    d990:	4770      	bx	lr
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d992:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d996:	2000      	movs	r0, #0
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d998:	68ca      	ldr	r2, [r1, #12]
    d99a:	f022 0301 	bic.w	r3, r2, #1
    d99e:	60cb      	str	r3, [r1, #12]
            break;
    d9a0:	4770      	bx	lr
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d9a2:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d9a6:	2000      	movs	r0, #0
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d9a8:	f8dc 200c 	ldr.w	r2, [ip, #12]
    d9ac:	f022 0302 	bic.w	r3, r2, #2
    d9b0:	f8cc 300c 	str.w	r3, [ip, #12]
            break;
    d9b4:	4770      	bx	lr
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d9b6:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d9ba:	2000      	movs	r0, #0
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d9bc:	68d3      	ldr	r3, [r2, #12]
    d9be:	f043 0101 	orr.w	r1, r3, #1
    d9c2:	60d1      	str	r1, [r2, #12]
            break;
    d9c4:	4770      	bx	lr
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d9c6:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d9ca:	2000      	movs	r0, #0
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d9cc:	f8dc 300c 	ldr.w	r3, [ip, #12]
    d9d0:	f043 0102 	orr.w	r1, r3, #2
    d9d4:	f8cc 100c 	str.w	r1, [ip, #12]
            break;
    d9d8:	4770      	bx	lr
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d9da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
            CLKGEN->CLKKEY         = 0;
    d9de:	2200      	movs	r2, #0
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d9e0:	2047      	movs	r0, #71	; 0x47
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC_DIV2;
    d9e2:	2101      	movs	r1, #1
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d9e4:	6158      	str	r0, [r3, #20]
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC_DIV2;
    d9e6:	6199      	str	r1, [r3, #24]
    return AM_HAL_STATUS_SUCCESS;
    d9e8:	4610      	mov	r0, r2
            CLKGEN->CLKKEY         = 0;
    d9ea:	615a      	str	r2, [r3, #20]
            break;
    d9ec:	4770      	bx	lr
            if ( pArgs == 0 )
    d9ee:	b151      	cbz	r1, da06 <am_hal_clkgen_control+0xae>
    d9f0:	6808      	ldr	r0, [r1, #0]
    d9f2:	f040 0101 	orr.w	r1, r0, #1
            CLKGEN->HFADJ = ui32Regval;
    d9f6:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d9fa:	2000      	movs	r0, #0
            CLKGEN->HFADJ = ui32Regval;
    d9fc:	f8cc 1020 	str.w	r1, [ip, #32]
            break;
    da00:	4770      	bx	lr
            return AM_HAL_STATUS_INVALID_ARG;
    da02:	2006      	movs	r0, #6
} // am_hal_clkgen_control()
    da04:	4770      	bx	lr
    da06:	4901      	ldr	r1, [pc, #4]	; (da0c <am_hal_clkgen_control+0xb4>)
    da08:	e7f5      	b.n	d9f6 <am_hal_clkgen_control+0x9e>
    da0a:	bf00      	nop
    da0c:	0025b801 	.word	0x0025b801

0000da10 <am_hal_clkgen_status_get>:
uint32_t
am_hal_clkgen_status_get(am_hal_clkgen_status_t *psStatus)
{
    uint32_t ui32Status;

    if ( psStatus == NULL )
    da10:	b1a8      	cbz	r0, da3e <am_hal_clkgen_status_get+0x2e>
{
    da12:	b410      	push	{r4}
        return AM_HAL_STATUS_INVALID_ARG;
    }

#if AM_CMSIS_REGS
    psStatus->ui32SysclkFreq =
        CLKGEN->CCTRL_b.CORESEL                     ?
    da14:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
            AM_HAL_CLKGEN_FREQ_MAX_HZ / 2           :
    da18:	490a      	ldr	r1, [pc, #40]	; (da44 <am_hal_clkgen_status_get+0x34>)
        CLKGEN->CCTRL_b.CORESEL                     ?
    da1a:	6994      	ldr	r4, [r2, #24]
            AM_HAL_CLKGEN_FREQ_MAX_HZ / 2           :
    da1c:	4b0a      	ldr	r3, [pc, #40]	; (da48 <am_hal_clkgen_status_get+0x38>)
    da1e:	f014 0f01 	tst.w	r4, #1
    da22:	bf08      	it	eq
    da24:	460b      	moveq	r3, r1
    psStatus->ui32SysclkFreq =
    da26:	6003      	str	r3, [r0, #0]
            AM_HAL_CLKGEN_FREQ_MAX_HZ;

    ui32Status = CLKGEN->STATUS;
    da28:	69d3      	ldr	r3, [r2, #28]
        _FLD2VAL(CLKGEN_STATUS_OMODE, ui32Status)   ?
            AM_HAL_CLKGEN_STATUS_RTCOSC_LFRC        :
            AM_HAL_CLKGEN_STATUS_RTCOSC_XTAL;

    psStatus->bXtalFailure =
        _FLD2VAL(CLKGEN_STATUS_OSCF, ui32Status);
    da2a:	f3c3 0440 	ubfx	r4, r3, #1, #1
        _FLD2VAL(CLKGEN_STATUS_OMODE, ui32Status)   ?
    da2e:	f003 0201 	and.w	r2, r3, #1
        _FLD2VAL(CLKGEN_STATUS_OSCF, ui32Status);
    da32:	7204      	strb	r4, [r0, #8]
    psStatus->eRTCOSC =
    da34:	6042      	str	r2, [r0, #4]
        AM_BFX(CLKGEN, STATUS, OSCF, ui32Status);
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;

} // am_hal_clkgen_status_get()
    da36:	f85d 4b04 	ldr.w	r4, [sp], #4
    return AM_HAL_STATUS_SUCCESS;
    da3a:	2000      	movs	r0, #0
} // am_hal_clkgen_status_get()
    da3c:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
    da3e:	2006      	movs	r0, #6
    da40:	4770      	bx	lr
    da42:	bf00      	nop
    da44:	02dc6c00 	.word	0x02dc6c00
    da48:	016e3600 	.word	0x016e3600

0000da4c <am_hal_ctimer_config_single>:
//*****************************************************************************
void
am_hal_ctimer_config_single(uint32_t ui32TimerNumber,
                            uint32_t ui32TimerSegment,
                            uint32_t ui32ConfigVal)
{
    da4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    da4e:	b083      	sub	sp, #12
    da50:	460d      	mov	r5, r1
    da52:	4614      	mov	r4, r2

    //
    // Find the correct register to write based on the timer number.
    //
#if AM_CMSIS_REGS
    pui32ConfigReg = (uint32_t *)(&CTIMERn(0)->CTRL0 +
    da54:	0147      	lsls	r7, r0, #5
#endif // AM_CMSIS_REGS

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN
    da56:	f000 fb6b 	bl	e130 <am_hal_interrupt_master_disable>
    pui32ConfigReg = (uint32_t *)(&CTIMERn(0)->CTRL0 +
    da5a:	4e0b      	ldr	r6, [pc, #44]	; (da88 <am_hal_ctimer_config_single+0x3c>)
    AM_CRITICAL_BEGIN
    da5c:	9001      	str	r0, [sp, #4]
    //
    // If we're working with TIMERB, we need to shift our configuration value
    // up by 16 bits.
    //

    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    da5e:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
    ui32WriteVal = AM_REGVAL(pui32ConfigReg);
    da62:	59ba      	ldr	r2, [r7, r6]
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    da64:	d00c      	beq.n	da80 <am_hal_ctimer_config_single+0x34>

    //
    // Replace part of the saved register value with the configuration value
    // from the caller.
    //
    ui32WriteVal = (ui32WriteVal & ~(ui32TimerSegment)) | ui32ConfigVal;
    da66:	ea22 0005 	bic.w	r0, r2, r5
    da6a:	4320      	orrs	r0, r4

    //
    // If we're configuring both timers, we need to set the "link" bit.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_BOTH )
    da6c:	3501      	adds	r5, #1
    {
        ui32WriteVal |= AM_HAL_CTIMER_LINK;
    da6e:	bf08      	it	eq
    da70:	f040 4000 	orreq.w	r0, r0, #2147483648	; 0x80000000
    }

    //
    // Write our completed configuration value.
    //
    AM_REGVAL(pui32ConfigReg) = ui32WriteVal;
    da74:	51b8      	str	r0, [r7, r6]


    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    da76:	9801      	ldr	r0, [sp, #4]
    da78:	f000 fb5e 	bl	e138 <am_hal_interrupt_master_set>

} // am_hal_ctimer_config_single()
    da7c:	b003      	add	sp, #12
    da7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ui32WriteVal = (ui32WriteVal & ~(ui32TimerSegment)) | ui32ConfigVal;
    da80:	b291      	uxth	r1, r2
    da82:	ea41 4004 	orr.w	r0, r1, r4, lsl #16
    da86:	e7f5      	b.n	da74 <am_hal_ctimer_config_single+0x28>
    da88:	4000800c 	.word	0x4000800c

0000da8c <am_hal_ctimer_start>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_start(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    da8c:	b570      	push	{r4, r5, r6, lr}
    da8e:	b082      	sub	sp, #8
    da90:	460c      	mov	r4, r1
    //
    // Find the correct control register.
    //
#if AM_CMSIS_REGS
    volatile uint32_t *pui32ConfigReg = (uint32_t *)(&CTIMERn(0)->CTRL0 +
    da92:	0146      	lsls	r6, r0, #5
#endif // AM_CMSIS_REGS

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN
    da94:	f000 fb4c 	bl	e130 <am_hal_interrupt_master_disable>
    volatile uint32_t *pui32ConfigReg = (uint32_t *)(&CTIMERn(0)->CTRL0 +
    da98:	4d07      	ldr	r5, [pc, #28]	; (dab8 <am_hal_ctimer_start+0x2c>)
    AM_CRITICAL_BEGIN
    da9a:	9001      	str	r0, [sp, #4]

    //
    // Read the current value.
    //
    uint32_t ui32ConfigVal = *pui32ConfigReg;
    da9c:	5971      	ldr	r1, [r6, r5]

#if AM_CMSIS_REGS
    //
    // Clear out the "clear" bit.
    //
    ui32ConfigVal &= ~(ui32TimerSegment & (CTIMER_CTRL0_TMRA0CLR_Msk |
    da9e:	f004 2308 	and.w	r3, r4, #134219776	; 0x8000800
    daa2:	ea21 0003 	bic.w	r0, r1, r3
                                           CTIMER_CTRL0_TMRB0CLR_Msk));

    //
    // Set the "enable bit"
    //
    ui32ConfigVal |= (ui32TimerSegment & (CTIMER_CTRL0_TMRA0EN_Msk |
    daa6:	f004 1201 	and.w	r2, r4, #65537	; 0x10001
    daaa:	4302      	orrs	r2, r0
#endif // AM_CMSIS_REGS

    //
    // Write the value back to the register.
    //
    AM_REGVAL(pui32ConfigReg) = ui32ConfigVal;
    daac:	5172      	str	r2, [r6, r5]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    daae:	9801      	ldr	r0, [sp, #4]
    dab0:	f000 fb42 	bl	e138 <am_hal_interrupt_master_set>

} // am_hal_ctimer_start()
    dab4:	b002      	add	sp, #8
    dab6:	bd70      	pop	{r4, r5, r6, pc}
    dab8:	4000800c 	.word	0x4000800c

0000dabc <am_hal_ctimer_period_set>:
//
//*****************************************************************************
void
am_hal_ctimer_period_set(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment,
                         uint32_t ui32Period, uint32_t ui32OnTime)
{
    dabc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    dac0:	b082      	sub	sp, #8
    dac2:	4688      	mov	r8, r1
    dac4:	461f      	mov	r7, r3
#if AM_CMSIS_REGS
    //
    // Find the correct control register to pull the function select field
    // from.
    //
    pui32ControlReg = (uint32_t *)(&CTIMERn(0)->CTRL0 +
    dac6:	ea4f 1940 	mov.w	r9, r0, lsl #5
{
    daca:	4614      	mov	r4, r2
#endif // AM_CMSIS_REGS

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    dacc:	f000 fb30 	bl	e130 <am_hal_interrupt_master_disable>
    pui32ControlReg = (uint32_t *)(&CTIMERn(0)->CTRL0 +
    dad0:	f8df a098 	ldr.w	sl, [pc, #152]	; db6c <am_hal_ctimer_period_set+0xb0>
    AM_CRITICAL_BEGIN
    dad4:	9001      	str	r0, [sp, #4]
    //
    // Extract the timer mode from the register based on the ui32TimerSegment
    // selected by the user.
    //
    ui32Mode = *pui32ControlReg;
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    dad6:	f518 3f80 	cmn.w	r8, #65536	; 0x10000
    pui32CompareRegA = (uint32_t *)(&CTIMERn(0)->CMPRA0 +
    dada:	4d21      	ldr	r5, [pc, #132]	; (db60 <am_hal_ctimer_period_set+0xa4>)
    pui32CompareRegB = (uint32_t *)(&CTIMERn(0)->CMPRB0 +
    dadc:	4e21      	ldr	r6, [pc, #132]	; (db64 <am_hal_ctimer_period_set+0xa8>)
    ui32Mode = *pui32ControlReg;
    dade:	f859 300a 	ldr.w	r3, [r9, sl]
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    dae2:	d01b      	beq.n	db1c <am_hal_ctimer_period_set+0x60>

    //
    // If the mode is a PWM mode, we'll need to calculate the correct CMPR0 and
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    dae4:	f403 70c0 	and.w	r0, r3, #384	; 0x180
    dae8:	2880      	cmp	r0, #128	; 0x80
    daea:	d01c      	beq.n	db26 <am_hal_ctimer_period_set+0x6a>
    //
    // Based on the timer segment argument, write the calculated Compare 0 and
    // Compare 1 values to the correct halves of the correct registers.
    //
#if AM_CMSIS_REGS
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    daec:	f64f 77ff 	movw	r7, #65535	; 0xffff
    daf0:	2300      	movs	r3, #0
    daf2:	45b8      	cmp	r8, r7
        ui32Comp1 = 0;
    daf4:	461a      	mov	r2, r3
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    daf6:	d01d      	beq.n	db34 <am_hal_ctimer_period_set+0x78>
        // For timer A, write the values to the TIMERA compare register.
        //
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1));
    }
    else if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    daf8:	491b      	ldr	r1, [pc, #108]	; (db68 <am_hal_ctimer_period_set+0xac>)
    dafa:	4588      	cmp	r8, r1
    dafc:	d025      	beq.n	db4a <am_hal_ctimer_period_set+0x8e>
        //
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1));

        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0 >> 16) |
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1 >> 16));
    dafe:	400a      	ands	r2, r1
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
    db00:	b2a0      	uxth	r0, r4
    db02:	4303      	orrs	r3, r0
        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0 >> 16) |
    db04:	ea42 4414 	orr.w	r4, r2, r4, lsr #16
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
    db08:	f849 3005 	str.w	r3, [r9, r5]
        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0 >> 16) |
    db0c:	f849 4006 	str.w	r4, [r9, r6]
#endif // AM_CMSIS_REGS

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    db10:	9801      	ldr	r0, [sp, #4]
    db12:	f000 fb11 	bl	e138 <am_hal_interrupt_master_set>

} // am_hal_ctimer_period_set()
    db16:	b002      	add	sp, #8
    db18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        ui32Mode = ui32Mode >> 16;
    db1c:	0c19      	lsrs	r1, r3, #16
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    db1e:	f401 70c0 	and.w	r0, r1, #384	; 0x180
    db22:	2880      	cmp	r0, #128	; 0x80
    db24:	d110      	bne.n	db48 <am_hal_ctimer_period_set+0x8c>
    db26:	0423      	lsls	r3, r4, #16
        ui32Comp1 = ui32Period;
    db28:	4622      	mov	r2, r4
        ui32Comp0 = ui32Period - ui32OnTime;
    db2a:	1be4      	subs	r4, r4, r7
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    db2c:	f64f 77ff 	movw	r7, #65535	; 0xffff
    db30:	45b8      	cmp	r8, r7
    db32:	d1e1      	bne.n	daf8 <am_hal_ctimer_period_set+0x3c>
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
    db34:	b2a6      	uxth	r6, r4
    db36:	4333      	orrs	r3, r6
    db38:	f849 3005 	str.w	r3, [r9, r5]
    AM_CRITICAL_END
    db3c:	9801      	ldr	r0, [sp, #4]
    db3e:	f000 fafb 	bl	e138 <am_hal_interrupt_master_set>
} // am_hal_ctimer_period_set()
    db42:	b002      	add	sp, #8
    db44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    db48:	2300      	movs	r3, #0
        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
    db4a:	b2a5      	uxth	r5, r4
    db4c:	432b      	orrs	r3, r5
    db4e:	f849 3006 	str.w	r3, [r9, r6]
    AM_CRITICAL_END
    db52:	9801      	ldr	r0, [sp, #4]
    db54:	f000 faf0 	bl	e138 <am_hal_interrupt_master_set>
} // am_hal_ctimer_period_set()
    db58:	b002      	add	sp, #8
    db5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    db5e:	bf00      	nop
    db60:	40008004 	.word	0x40008004
    db64:	40008008 	.word	0x40008008
    db68:	ffff0000 	.word	0xffff0000
    db6c:	4000800c 	.word	0x4000800c

0000db70 <am_hal_ctimer_adc_trigger_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_adc_trigger_enable(void)
{
    db70:	b500      	push	{lr}
    db72:	b083      	sub	sp, #12
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    db74:	f000 fadc 	bl	e130 <am_hal_interrupt_master_disable>

    //
    // Enable the ADC trigger.
    //
#if AM_CMSIS_REGS
    CTIMERn(0)->CTRL3 |= CTIMER_CTRL3_ADCEN_Msk;
    db78:	4a05      	ldr	r2, [pc, #20]	; (db90 <am_hal_ctimer_adc_trigger_enable+0x20>)
    AM_CRITICAL_BEGIN
    db7a:	9001      	str	r0, [sp, #4]
    CTIMERn(0)->CTRL3 |= CTIMER_CTRL3_ADCEN_Msk;
    db7c:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
    db7e:	f443 4000 	orr.w	r0, r3, #32768	; 0x8000
    db82:	66d0      	str	r0, [r2, #108]	; 0x6c
#endif // AM_CMSIS_REGS

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    db84:	9801      	ldr	r0, [sp, #4]
    db86:	f000 fad7 	bl	e138 <am_hal_interrupt_master_set>

} // am_hal_ctimer_adc_trigger_enable()
    db8a:	b003      	add	sp, #12
    db8c:	f85d fb04 	ldr.w	pc, [sp], #4
    db90:	40008000 	.word	0x40008000

0000db94 <am_hal_ctimer_int_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_enable(uint32_t ui32Interrupt)
{
    db94:	b510      	push	{r4, lr}
    db96:	b082      	sub	sp, #8
    db98:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    db9a:	f000 fac9 	bl	e130 <am_hal_interrupt_master_disable>

    //
    // Enable the interrupt at the module level.
    //
#if AM_CMSIS_REGS
    CTIMERn(0)->INTEN |= ui32Interrupt;
    db9e:	4b06      	ldr	r3, [pc, #24]	; (dbb8 <am_hal_ctimer_int_enable+0x24>)
    AM_CRITICAL_BEGIN
    dba0:	9001      	str	r0, [sp, #4]
    CTIMERn(0)->INTEN |= ui32Interrupt;
    dba2:	f8d3 0200 	ldr.w	r0, [r3, #512]	; 0x200
    dba6:	4320      	orrs	r0, r4
    dba8:	f8c3 0200 	str.w	r0, [r3, #512]	; 0x200
#endif // AM_CMSIS_REGS

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    dbac:	9801      	ldr	r0, [sp, #4]
    dbae:	f000 fac3 	bl	e138 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_enable()
    dbb2:	b002      	add	sp, #8
    dbb4:	bd10      	pop	{r4, pc}
    dbb6:	bf00      	nop
    dbb8:	40008000 	.word	0x40008000

0000dbbc <am_hal_flash_delay>:
//
//*****************************************************************************
void
am_hal_flash_delay(uint32_t ui32Iterations)
{
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dbbc:	4b00      	ldr	r3, [pc, #0]	; (dbc0 <am_hal_flash_delay+0x4>)
    dbbe:	4718      	bx	r3
    dbc0:	0800009d 	.word	0x0800009d

0000dbc4 <am_hal_flash_delay_status_check>:
//*****************************************************************************
uint32_t
am_hal_flash_delay_status_check(uint32_t ui32usMaxDelay, uint32_t ui32Address,
                                uint32_t ui32Mask, uint32_t ui32Value,
                                bool bIsEqual)
{
    dbc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    dbc8:	f89d e020 	ldrb.w	lr, [sp, #32]
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dbcc:	f8df 8248 	ldr.w	r8, [pc, #584]	; de18 <am_hal_flash_delay_status_check+0x254>
{
    dbd0:	4607      	mov	r7, r0
    dbd2:	460c      	mov	r4, r1
    dbd4:	4615      	mov	r5, r2
    dbd6:	461e      	mov	r6, r3
    dbd8:	f1be 0f00 	cmp.w	lr, #0
    dbdc:	f000 808e 	beq.w	dcfc <am_hal_flash_delay_status_check+0x138>
    dbe0:	f010 0907 	ands.w	r9, r0, #7
    dbe4:	d044      	beq.n	dc70 <am_hal_flash_delay_status_check+0xac>
        //
        // Check the status
        //
        if ( bIsEqual )
        {
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dbe6:	680b      	ldr	r3, [r1, #0]
    dbe8:	4013      	ands	r3, r2
    dbea:	429e      	cmp	r6, r3
    dbec:	f000 8083 	beq.w	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dbf0:	2001      	movs	r0, #1
    dbf2:	47c0      	blx	r8
    dbf4:	f1b9 0f01 	cmp.w	r9, #1
    dbf8:	f107 37ff 	add.w	r7, r7, #4294967295
    dbfc:	d038      	beq.n	dc70 <am_hal_flash_delay_status_check+0xac>
    dbfe:	f1b9 0f02 	cmp.w	r9, #2
    dc02:	d02e      	beq.n	dc62 <am_hal_flash_delay_status_check+0x9e>
    dc04:	f1b9 0f03 	cmp.w	r9, #3
    dc08:	d024      	beq.n	dc54 <am_hal_flash_delay_status_check+0x90>
    dc0a:	f1b9 0f04 	cmp.w	r9, #4
    dc0e:	d01a      	beq.n	dc46 <am_hal_flash_delay_status_check+0x82>
    dc10:	f1b9 0f05 	cmp.w	r9, #5
    dc14:	d010      	beq.n	dc38 <am_hal_flash_delay_status_check+0x74>
    dc16:	f1b9 0f06 	cmp.w	r9, #6
    dc1a:	d006      	beq.n	dc2a <am_hal_flash_delay_status_check+0x66>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc1c:	6820      	ldr	r0, [r4, #0]
    dc1e:	4028      	ands	r0, r5
    dc20:	4286      	cmp	r6, r0
    dc22:	d068      	beq.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc24:	2001      	movs	r0, #1
    dc26:	47c0      	blx	r8
    dc28:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc2a:	6821      	ldr	r1, [r4, #0]
    dc2c:	4029      	ands	r1, r5
    dc2e:	428e      	cmp	r6, r1
    dc30:	d061      	beq.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc32:	2001      	movs	r0, #1
    dc34:	47c0      	blx	r8
    dc36:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc38:	6822      	ldr	r2, [r4, #0]
    dc3a:	402a      	ands	r2, r5
    dc3c:	4296      	cmp	r6, r2
    dc3e:	d05a      	beq.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc40:	2001      	movs	r0, #1
    dc42:	47c0      	blx	r8
    dc44:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc46:	6823      	ldr	r3, [r4, #0]
    dc48:	402b      	ands	r3, r5
    dc4a:	429e      	cmp	r6, r3
    dc4c:	d053      	beq.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc4e:	2001      	movs	r0, #1
    dc50:	47c0      	blx	r8
    dc52:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc54:	6820      	ldr	r0, [r4, #0]
    dc56:	4028      	ands	r0, r5
    dc58:	4286      	cmp	r6, r0
    dc5a:	d04c      	beq.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc5c:	2001      	movs	r0, #1
    dc5e:	47c0      	blx	r8
    dc60:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc62:	6821      	ldr	r1, [r4, #0]
    dc64:	4029      	ands	r1, r5
    dc66:	428e      	cmp	r6, r1
    dc68:	d045      	beq.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc6a:	2001      	movs	r0, #1
    dc6c:	3f01      	subs	r7, #1
    dc6e:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc70:	6822      	ldr	r2, [r4, #0]
    dc72:	402a      	ands	r2, r5
    dc74:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc76:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc7a:	d03c      	beq.n	dcf6 <am_hal_flash_delay_status_check+0x132>
            {
                return AM_HAL_STATUS_SUCCESS;
            }
        }

        if ( ui32usMaxDelay-- )
    dc7c:	2f00      	cmp	r7, #0
    dc7e:	f000 80c8 	beq.w	de12 <am_hal_flash_delay_status_check+0x24e>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc82:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc84:	6823      	ldr	r3, [r4, #0]
    dc86:	402b      	ands	r3, r5
    dc88:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc8a:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc8e:	d032      	beq.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc90:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc92:	6821      	ldr	r1, [r4, #0]
    dc94:	4029      	ands	r1, r5
    dc96:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc98:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc9c:	d02b      	beq.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc9e:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dca0:	6822      	ldr	r2, [r4, #0]
    dca2:	402a      	ands	r2, r5
    dca4:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dca6:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dcaa:	d024      	beq.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dcac:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dcae:	6823      	ldr	r3, [r4, #0]
    dcb0:	402b      	ands	r3, r5
    dcb2:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dcb4:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dcb8:	d01d      	beq.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dcba:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dcbc:	6821      	ldr	r1, [r4, #0]
    dcbe:	4029      	ands	r1, r5
    dcc0:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dcc2:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dcc6:	d016      	beq.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dcc8:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dcca:	6822      	ldr	r2, [r4, #0]
    dccc:	402a      	ands	r2, r5
    dcce:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dcd0:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dcd4:	d00f      	beq.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dcd6:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dcd8:	6820      	ldr	r0, [r4, #0]
    dcda:	4028      	ands	r0, r5
    dcdc:	4286      	cmp	r6, r0
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dcde:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dce2:	d008      	beq.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dce4:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dce6:	6822      	ldr	r2, [r4, #0]
    dce8:	402a      	ands	r2, r5
    dcea:	4296      	cmp	r6, r2
    dcec:	f1a7 0708 	sub.w	r7, r7, #8
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dcf0:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dcf4:	d1c2      	bne.n	dc7c <am_hal_flash_delay_status_check+0xb8>
                return AM_HAL_STATUS_SUCCESS;
    dcf6:	2000      	movs	r0, #0
        }
    }

    return AM_HAL_STATUS_TIMEOUT;

} // am_hal_flash_delay_status_check()
    dcf8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    dcfc:	f010 0907 	ands.w	r9, r0, #7
    dd00:	d043      	beq.n	dd8a <am_hal_flash_delay_status_check+0x1c6>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd02:	680b      	ldr	r3, [r1, #0]
    dd04:	4013      	ands	r3, r2
    dd06:	429e      	cmp	r6, r3
    dd08:	d1f5      	bne.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd0a:	2001      	movs	r0, #1
    dd0c:	47c0      	blx	r8
    dd0e:	f1b9 0f01 	cmp.w	r9, #1
    dd12:	f107 37ff 	add.w	r7, r7, #4294967295
    dd16:	d038      	beq.n	dd8a <am_hal_flash_delay_status_check+0x1c6>
    dd18:	f1b9 0f02 	cmp.w	r9, #2
    dd1c:	d02e      	beq.n	dd7c <am_hal_flash_delay_status_check+0x1b8>
    dd1e:	f1b9 0f03 	cmp.w	r9, #3
    dd22:	d024      	beq.n	dd6e <am_hal_flash_delay_status_check+0x1aa>
    dd24:	f1b9 0f04 	cmp.w	r9, #4
    dd28:	d01a      	beq.n	dd60 <am_hal_flash_delay_status_check+0x19c>
    dd2a:	f1b9 0f05 	cmp.w	r9, #5
    dd2e:	d010      	beq.n	dd52 <am_hal_flash_delay_status_check+0x18e>
    dd30:	f1b9 0f06 	cmp.w	r9, #6
    dd34:	d006      	beq.n	dd44 <am_hal_flash_delay_status_check+0x180>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd36:	6821      	ldr	r1, [r4, #0]
    dd38:	4029      	ands	r1, r5
    dd3a:	428e      	cmp	r6, r1
    dd3c:	d1db      	bne.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd3e:	2001      	movs	r0, #1
    dd40:	47c0      	blx	r8
    dd42:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd44:	6822      	ldr	r2, [r4, #0]
    dd46:	402a      	ands	r2, r5
    dd48:	4296      	cmp	r6, r2
    dd4a:	d1d4      	bne.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd4c:	2001      	movs	r0, #1
    dd4e:	47c0      	blx	r8
    dd50:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd52:	6820      	ldr	r0, [r4, #0]
    dd54:	4028      	ands	r0, r5
    dd56:	4286      	cmp	r6, r0
    dd58:	d1cd      	bne.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd5a:	2001      	movs	r0, #1
    dd5c:	47c0      	blx	r8
    dd5e:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd60:	6823      	ldr	r3, [r4, #0]
    dd62:	402b      	ands	r3, r5
    dd64:	429e      	cmp	r6, r3
    dd66:	d1c6      	bne.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd68:	2001      	movs	r0, #1
    dd6a:	47c0      	blx	r8
    dd6c:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd6e:	6821      	ldr	r1, [r4, #0]
    dd70:	4029      	ands	r1, r5
    dd72:	428e      	cmp	r6, r1
    dd74:	d1bf      	bne.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd76:	2001      	movs	r0, #1
    dd78:	47c0      	blx	r8
    dd7a:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd7c:	6822      	ldr	r2, [r4, #0]
    dd7e:	402a      	ands	r2, r5
    dd80:	4296      	cmp	r6, r2
    dd82:	d1b8      	bne.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd84:	2001      	movs	r0, #1
    dd86:	3f01      	subs	r7, #1
    dd88:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd8a:	6823      	ldr	r3, [r4, #0]
    dd8c:	402b      	ands	r3, r5
    dd8e:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd90:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd94:	d1af      	bne.n	dcf6 <am_hal_flash_delay_status_check+0x132>
        if ( ui32usMaxDelay-- )
    dd96:	2f00      	cmp	r7, #0
    dd98:	d03b      	beq.n	de12 <am_hal_flash_delay_status_check+0x24e>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd9a:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd9c:	6821      	ldr	r1, [r4, #0]
    dd9e:	4029      	ands	r1, r5
    dda0:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dda2:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dda6:	d1a6      	bne.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dda8:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    ddaa:	6822      	ldr	r2, [r4, #0]
    ddac:	402a      	ands	r2, r5
    ddae:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    ddb0:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    ddb4:	d19f      	bne.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    ddb6:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    ddb8:	6823      	ldr	r3, [r4, #0]
    ddba:	402b      	ands	r3, r5
    ddbc:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    ddbe:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    ddc2:	d198      	bne.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    ddc4:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    ddc6:	6821      	ldr	r1, [r4, #0]
    ddc8:	4029      	ands	r1, r5
    ddca:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    ddcc:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    ddd0:	d191      	bne.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    ddd2:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    ddd4:	6822      	ldr	r2, [r4, #0]
    ddd6:	402a      	ands	r2, r5
    ddd8:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    ddda:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    ddde:	d18a      	bne.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dde0:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dde2:	6823      	ldr	r3, [r4, #0]
    dde4:	402b      	ands	r3, r5
    dde6:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dde8:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    ddec:	d183      	bne.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    ddee:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    ddf0:	6820      	ldr	r0, [r4, #0]
    ddf2:	4028      	ands	r0, r5
    ddf4:	4286      	cmp	r6, r0
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    ddf6:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    ddfa:	f47f af7c 	bne.w	dcf6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    ddfe:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    de00:	6823      	ldr	r3, [r4, #0]
    de02:	402b      	ands	r3, r5
    de04:	429e      	cmp	r6, r3
    de06:	f1a7 0708 	sub.w	r7, r7, #8
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    de0a:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    de0e:	d0c2      	beq.n	dd96 <am_hal_flash_delay_status_check+0x1d2>
    de10:	e771      	b.n	dcf6 <am_hal_flash_delay_status_check+0x132>
    return AM_HAL_STATUS_TIMEOUT;
    de12:	2004      	movs	r0, #4
    de14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    de18:	0800009d 	.word	0x0800009d

0000de1c <am_hal_gpio_pinconfig>:
    uint32_t ui32Padreg, ui32AltPadCfg, ui32GPCfg;
    uint32_t ui32Funcsel, ui32PowerSw;
    bool bClearEnable = false;

#ifdef AM_HAL_ENABLE_API_VALIDATION
    if ( ui32Pin > 49 )
    de1c:	2831      	cmp	r0, #49	; 0x31
    de1e:	d901      	bls.n	de24 <am_hal_gpio_pinconfig+0x8>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    de20:	2006      	movs	r0, #6
    de22:	4770      	bx	lr
{
    de24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ui32GPCfg = ui32Padreg = ui32AltPadCfg = 0;

    //
    // Get the requested function and/or power switch.
    //
    ui32Funcsel = bfGpioCfg.uFuncSel;
    de28:	f001 0307 	and.w	r3, r1, #7
    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;

    //
    // Check for invalid configuration requests.
    //
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
    de2c:	f011 04e0 	ands.w	r4, r1, #224	; 0xe0
{
    de30:	b087      	sub	sp, #28
    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;
    de32:	ea4f 05c3 	mov.w	r5, r3, lsl #3
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
    de36:	d014      	beq.n	de62 <am_hal_gpio_pinconfig+0x46>
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);

        //
        // Check for specific pullup or pulldown settings.
        //
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
    de38:	f3c1 1642 	ubfx	r6, r1, #5, #3
    de3c:	1db2      	adds	r2, r6, #6
    de3e:	f002 0707 	and.w	r7, r2, #7
    de42:	2f03      	cmp	r7, #3
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);
    de44:	f045 0501 	orr.w	r5, r5, #1
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
    de48:	f200 80ab 	bhi.w	dfa2 <am_hal_gpio_pinconfig+0x186>
             (bfGpioCfg.ePullup <= AM_HAL_GPIO_PIN_PULLUP_24K) )
        {
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
                           PADREG_FLD_76_S);
#ifdef AM_HAL_ENABLE_API_VALIDATION
            if ( !(g_ui8Bit76Capabilities[ui32Pin] & CAP_PUP) )
    de4c:	4a85      	ldr	r2, [pc, #532]	; (e064 <am_hal_gpio_pinconfig+0x248>)
    de4e:	5c17      	ldrb	r7, [r2, r0]
    de50:	07ff      	lsls	r7, r7, #31
    de52:	d403      	bmi.n	de5c <am_hal_gpio_pinconfig+0x40>
            {
                return AM_HAL_GPIO_ERR_PULLUP;
    de54:	4884      	ldr	r0, [pc, #528]	; (e068 <am_hal_gpio_pinconfig+0x24c>)

    AM_CRITICAL_END

    return AM_HAL_STATUS_SUCCESS;

} // am_hal_gpio_pinconfig()
    de56:	b007      	add	sp, #28
    de58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
    de5c:	1eb4      	subs	r4, r6, #2
    de5e:	ea45 1584 	orr.w	r5, r5, r4, lsl #6
    ui32PowerSw = bfGpioCfg.ePowerSw;
    de62:	f3c1 06c1 	ubfx	r6, r1, #3, #2
    if ( ui32PowerSw != AM_HAL_GPIO_PIN_POWERSW_NONE )
    de66:	2e00      	cmp	r6, #0
    de68:	f040 8095 	bne.w	df96 <am_hal_gpio_pinconfig+0x17a>
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    de6c:	4a7f      	ldr	r2, [pc, #508]	; (e06c <am_hal_gpio_pinconfig+0x250>)
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    de6e:	4f80      	ldr	r7, [pc, #512]	; (e070 <am_hal_gpio_pinconfig+0x254>)
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    de70:	5c16      	ldrb	r6, [r2, r0]
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    de72:	f817 8000 	ldrb.w	r8, [r7, r0]
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    de76:	411e      	asrs	r6, r3
    de78:	f016 0f01 	tst.w	r6, #1
    de7c:	bf0c      	ite	eq
    de7e:	2600      	moveq	r6, #0
    de80:	2602      	movne	r6, #2
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    de82:	4543      	cmp	r3, r8
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    de84:	ea45 0506 	orr.w	r5, r5, r6
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    de88:	f000 8097 	beq.w	dfba <am_hal_gpio_pinconfig+0x19e>
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    de8c:	f3c1 3341 	ubfx	r3, r1, #13, #2
    de90:	00df      	lsls	r7, r3, #3
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    de92:	f3c1 2907 	ubfx	r9, r1, #8, #8
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    de96:	f007 0408 	and.w	r4, r7, #8
                     (((bfGpioCfg.eIntDir >> 1) & 0x1) << GPIOCFG_FLD_INCFG_S);
    de9a:	105a      	asrs	r2, r3, #1
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
    de9c:	f3c1 2681 	ubfx	r6, r1, #10, #2
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    dea0:	f009 070c 	and.w	r7, r9, #12
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    dea4:	ea42 0346 	orr.w	r3, r2, r6, lsl #1
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
    dea8:	f3c1 3a00 	ubfx	sl, r1, #12, #1
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    deac:	2f04      	cmp	r7, #4
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    deae:	ea43 0804 	orr.w	r8, r3, r4
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
    deb2:	ea45 054a 	orr.w	r5, r5, sl, lsl #1
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    deb6:	f000 808d 	beq.w	dfd4 <am_hal_gpio_pinconfig+0x1b8>
    ui32B = *((uint32_t*)cfg2);
    deba:	4a6e      	ldr	r2, [pc, #440]	; (e074 <am_hal_gpio_pinconfig+0x258>)
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    debc:	6816      	ldr	r6, [r2, #0]
    debe:	1b8c      	subs	r4, r1, r6
    dec0:	fab4 f384 	clz	r3, r4
    dec4:	095f      	lsrs	r7, r3, #5
    dec6:	9700      	str	r7, [sp, #0]
        if ( bfGpioCfg.eIntDir == 0 )
    dec8:	f019 0f60 	tst.w	r9, #96	; 0x60
            ui32GPCfg |= (bfGpioCfg.eGPRdZero << GPIOCFG_FLD_INCFG_S);
    decc:	bf04      	itt	eq
    dece:	f3c1 37c0 	ubfxeq	r7, r1, #15, #1
    ded2:	f367 0800 	bfieq	r8, r7, #0, #1
    ded6:	0087      	lsls	r7, r0, #2
    switch ( bfGpioCfg.eDriveStrength )
    ded8:	f3c1 2101 	ubfx	r1, r1, #8, #2
    dedc:	2902      	cmp	r1, #2
    dede:	ea4f 04c0 	mov.w	r4, r0, lsl #3
    dee2:	d07a      	beq.n	dfda <am_hal_gpio_pinconfig+0x1be>
    dee4:	d87f      	bhi.n	dfe6 <am_hal_gpio_pinconfig+0x1ca>
    dee6:	2901      	cmp	r1, #1
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    dee8:	bf08      	it	eq
    deea:	f045 0504 	orreq.w	r5, r5, #4
    deee:	f004 0a18 	and.w	sl, r4, #24
            break;
    def2:	2200      	movs	r2, #0
    def4:	4604      	mov	r4, r0
    def6:	9203      	str	r2, [sp, #12]
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    def8:	f04f 0b0f 	mov.w	fp, #15
    ui32GPCfgShft       = ((ui32Pin & 0x7) << 2);
    defc:	f007 021c 	and.w	r2, r7, #28
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    df00:	485d      	ldr	r0, [pc, #372]	; (e078 <am_hal_gpio_pinconfig+0x25c>)
    ui32AltpadAddr      = (uint32_t)&GPIO->ALTPADCFGA + (ui32Pin & ~0x3);
    df02:	495e      	ldr	r1, [pc, #376]	; (e07c <am_hal_gpio_pinconfig+0x260>)
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    df04:	4f5e      	ldr	r7, [pc, #376]	; (e080 <am_hal_gpio_pinconfig+0x264>)
    df06:	9702      	str	r7, [sp, #8]
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    df08:	fa0b f302 	lsl.w	r3, fp, r2
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
    df0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
    df10:	fa0c f60a 	lsl.w	r6, ip, sl
    ui32AltpadAddr      = (uint32_t)&GPIO->ALTPADCFGA + (ui32Pin & ~0x3);
    df14:	9101      	str	r1, [sp, #4]
    ui32GPCfg     <<= ui32GPCfgShft;
    df16:	fa08 f802 	lsl.w	r8, r8, r2
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    df1a:	43df      	mvns	r7, r3
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    df1c:	ea00 0954 	and.w	r9, r0, r4, lsr #1
    AM_CRITICAL_BEGIN
    df20:	f000 f906 	bl	e130 <am_hal_interrupt_master_disable>
    df24:	9005      	str	r0, [sp, #20]
    if ( bClearEnable )
    df26:	e89d 0009 	ldmia.w	sp, {r0, r3}
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    df2a:	f024 0b03 	bic.w	fp, r4, #3
    ui32Padreg    <<= ui32PadShft;
    df2e:	fa05 f50a 	lsl.w	r5, r5, sl
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    df32:	f10b 4a80 	add.w	sl, fp, #1073741824	; 0x40000000
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
    df36:	43f6      	mvns	r6, r6
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    df38:	f50a 3a80 	add.w	sl, sl, #65536	; 0x10000
    if ( bClearEnable )
    df3c:	9902      	ldr	r1, [sp, #8]
    df3e:	9a03      	ldr	r2, [sp, #12]
    df40:	b150      	cbz	r0, df58 <am_hal_gpio_pinconfig+0x13c>
        am_hal_gpio_output_tristate_disable(ui32Pin);
    df42:	f004 001f 	and.w	r0, r4, #31
    df46:	ea4f 1e54 	mov.w	lr, r4, lsr #5
    df4a:	f04f 0c01 	mov.w	ip, #1
    df4e:	4c4d      	ldr	r4, [pc, #308]	; (e084 <am_hal_gpio_pinconfig+0x268>)
    df50:	fa0c f000 	lsl.w	r0, ip, r0
    df54:	f844 002e 	str.w	r0, [r4, lr, lsl #2]
    GPIO->PADKEY = GPIO_PADKEY_PADKEY_Key;
    df58:	484b      	ldr	r0, [pc, #300]	; (e088 <am_hal_gpio_pinconfig+0x26c>)
    df5a:	2473      	movs	r4, #115	; 0x73
    df5c:	6604      	str	r4, [r0, #96]	; 0x60
    AM_REGVAL(ui32PadregAddr)  = (AM_REGVAL(ui32PadregAddr) & ui32PadClearMask)   | ui32Padreg;
    df5e:	f8da 4000 	ldr.w	r4, [sl]
    df62:	4034      	ands	r4, r6
    df64:	4325      	orrs	r5, r4
    df66:	f8ca 5000 	str.w	r5, [sl]
    AM_REGVAL(ui32GPCfgAddr)   = (AM_REGVAL(ui32GPCfgAddr)  & ui32GPCfgClearMask) | ui32GPCfg;
    df6a:	f859 5001 	ldr.w	r5, [r9, r1]
    df6e:	402f      	ands	r7, r5
    df70:	ea47 0708 	orr.w	r7, r7, r8
    df74:	f849 7001 	str.w	r7, [r9, r1]
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
    df78:	f85b 1003 	ldr.w	r1, [fp, r3]
    df7c:	400e      	ands	r6, r1
    df7e:	4332      	orrs	r2, r6
    GPIO->PADKEY = 0;
    df80:	2600      	movs	r6, #0
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
    df82:	f84b 2003 	str.w	r2, [fp, r3]
    GPIO->PADKEY = 0;
    df86:	6606      	str	r6, [r0, #96]	; 0x60
    AM_CRITICAL_END
    df88:	9805      	ldr	r0, [sp, #20]
    df8a:	f000 f8d5 	bl	e138 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
    df8e:	4630      	mov	r0, r6
} // am_hal_gpio_pinconfig()
    df90:	b007      	add	sp, #28
    df92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    df96:	2e01      	cmp	r6, #1
    df98:	d015      	beq.n	dfc6 <am_hal_gpio_pinconfig+0x1aa>
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    df9a:	2e02      	cmp	r6, #2
    df9c:	d030      	beq.n	e000 <am_hal_gpio_pinconfig+0x1e4>
            return AM_HAL_GPIO_ERR_PWRSW;
    df9e:	483b      	ldr	r0, [pc, #236]	; (e08c <am_hal_gpio_pinconfig+0x270>)
    dfa0:	e759      	b.n	de56 <am_hal_gpio_pinconfig+0x3a>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLDOWN )
    dfa2:	2cc0      	cmp	r4, #192	; 0xc0
    dfa4:	d027      	beq.n	dff6 <am_hal_gpio_pinconfig+0x1da>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLUP_WEAK )
    dfa6:	2c20      	cmp	r4, #32
    dfa8:	f47f af5b 	bne.w	de62 <am_hal_gpio_pinconfig+0x46>
            if ( g_ui8Bit76Capabilities[ui32Pin] & (CAP_PUP | CAP_PDN) )
    dfac:	4c2d      	ldr	r4, [pc, #180]	; (e064 <am_hal_gpio_pinconfig+0x248>)
    dfae:	5c26      	ldrb	r6, [r4, r0]
    dfb0:	f016 0f09 	tst.w	r6, #9
    dfb4:	f47f af4e 	bne.w	de54 <am_hal_gpio_pinconfig+0x38>
    dfb8:	e753      	b.n	de62 <am_hal_gpio_pinconfig+0x46>
        if ( bfGpioCfg.uIOMnum > IOMNUM_MAX )
    dfba:	f3c1 4202 	ubfx	r2, r1, #16, #3
    dfbe:	2a07      	cmp	r2, #7
    dfc0:	d125      	bne.n	e00e <am_hal_gpio_pinconfig+0x1f2>
            return AM_HAL_GPIO_ERR_INVCE;   // Invalid CE specified
    dfc2:	4833      	ldr	r0, [pc, #204]	; (e090 <am_hal_gpio_pinconfig+0x274>)
    dfc4:	e747      	b.n	de56 <am_hal_gpio_pinconfig+0x3a>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
    dfc6:	4c27      	ldr	r4, [pc, #156]	; (e064 <am_hal_gpio_pinconfig+0x248>)
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    dfc8:	5c26      	ldrb	r6, [r4, r0]
    dfca:	07b4      	lsls	r4, r6, #30
    dfcc:	d5e7      	bpl.n	df9e <am_hal_gpio_pinconfig+0x182>
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
    dfce:	f045 0540 	orr.w	r5, r5, #64	; 0x40
    dfd2:	e74b      	b.n	de6c <am_hal_gpio_pinconfig+0x50>
            bClearEnable = true;
    dfd4:	2701      	movs	r7, #1
    dfd6:	9700      	str	r7, [sp, #0]
    dfd8:	e776      	b.n	dec8 <am_hal_gpio_pinconfig+0xac>
    dfda:	f004 0a18 	and.w	sl, r4, #24
    dfde:	2301      	movs	r3, #1
    dfe0:	fa03 f20a 	lsl.w	r2, r3, sl
            break;
    dfe4:	e786      	b.n	def4 <am_hal_gpio_pinconfig+0xd8>
    dfe6:	f004 0a18 	and.w	sl, r4, #24
    dfea:	2601      	movs	r6, #1
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    dfec:	f045 0504 	orr.w	r5, r5, #4
    dff0:	fa06 f20a 	lsl.w	r2, r6, sl
            break;
    dff4:	e77e      	b.n	def4 <am_hal_gpio_pinconfig+0xd8>
            if ( ui32Pin != 20 )
    dff6:	2814      	cmp	r0, #20
    dff8:	f43f af33 	beq.w	de62 <am_hal_gpio_pinconfig+0x46>
                return AM_HAL_GPIO_ERR_PULLDOWN;
    dffc:	4825      	ldr	r0, [pc, #148]	; (e094 <am_hal_gpio_pinconfig+0x278>)
    dffe:	e72a      	b.n	de56 <am_hal_gpio_pinconfig+0x3a>
                  (g_ui8Bit76Capabilities[ui32Pin] & CAP_VSS) )
    e000:	4a18      	ldr	r2, [pc, #96]	; (e064 <am_hal_gpio_pinconfig+0x248>)
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    e002:	5c17      	ldrb	r7, [r2, r0]
    e004:	077a      	lsls	r2, r7, #29
    e006:	d5ca      	bpl.n	df9e <am_hal_gpio_pinconfig+0x182>
            ui32Padreg |= 0x2 << PADREG_FLD_76_S;
    e008:	f045 0580 	orr.w	r5, r5, #128	; 0x80
    e00c:	e72e      	b.n	de6c <am_hal_gpio_pinconfig+0x50>
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    e00e:	4c22      	ldr	r4, [pc, #136]	; (e098 <am_hal_gpio_pinconfig+0x27c>)
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
    e010:	f3c1 4cc1 	ubfx	ip, r1, #19, #2
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    e014:	f814 8020 	ldrb.w	r8, [r4, r0, lsl #2]
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
    e018:	ea4c 1602 	orr.w	r6, ip, r2, lsl #4
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    e01c:	45b0      	cmp	r8, r6
    e01e:	d010      	beq.n	e042 <am_hal_gpio_pinconfig+0x226>
    e020:	0087      	lsls	r7, r0, #2
    e022:	eb04 0907 	add.w	r9, r4, r7
    e026:	f899 3001 	ldrb.w	r3, [r9, #1]
    e02a:	42b3      	cmp	r3, r6
    e02c:	d015      	beq.n	e05a <am_hal_gpio_pinconfig+0x23e>
    e02e:	f899 2002 	ldrb.w	r2, [r9, #2]
    e032:	42b2      	cmp	r2, r6
    e034:	d00f      	beq.n	e056 <am_hal_gpio_pinconfig+0x23a>
    e036:	f899 4003 	ldrb.w	r4, [r9, #3]
    e03a:	42b4      	cmp	r4, r6
    e03c:	d00f      	beq.n	e05e <am_hal_gpio_pinconfig+0x242>
            return AM_HAL_GPIO_ERR_INVCEPIN;
    e03e:	4817      	ldr	r0, [pc, #92]	; (e09c <am_hal_gpio_pinconfig+0x280>)
    e040:	e709      	b.n	de56 <am_hal_gpio_pinconfig+0x3a>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    e042:	2600      	movs	r6, #0
    e044:	0087      	lsls	r7, r0, #2
        ui32GPCfg |= (ui32Outcfg       << GPIOCFG_FLD_OUTCFG_S) |
    e046:	0072      	lsls	r2, r6, #1
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
    e048:	f3c1 5e40 	ubfx	lr, r1, #21, #1
    bool bClearEnable = false;
    e04c:	2300      	movs	r3, #0
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
    e04e:	ea42 08ce 	orr.w	r8, r2, lr, lsl #3
    bool bClearEnable = false;
    e052:	9300      	str	r3, [sp, #0]
    e054:	e740      	b.n	ded8 <am_hal_gpio_pinconfig+0xbc>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    e056:	2602      	movs	r6, #2
    e058:	e7f5      	b.n	e046 <am_hal_gpio_pinconfig+0x22a>
    e05a:	2601      	movs	r6, #1
    e05c:	e7f3      	b.n	e046 <am_hal_gpio_pinconfig+0x22a>
    e05e:	2603      	movs	r6, #3
    e060:	e7f1      	b.n	e046 <am_hal_gpio_pinconfig+0x22a>
    e062:	bf00      	nop
    e064:	0000e95c 	.word	0x0000e95c
    e068:	08000100 	.word	0x08000100
    e06c:	0000e990 	.word	0x0000e990
    e070:	0000ea8c 	.word	0x0000ea8c
    e074:	0000e954 	.word	0x0000e954
    e078:	7ffffffc 	.word	0x7ffffffc
    e07c:	400100e0 	.word	0x400100e0
    e080:	40010040 	.word	0x40010040
    e084:	400100b4 	.word	0x400100b4
    e088:	40010000 	.word	0x40010000
    e08c:	08000102 	.word	0x08000102
    e090:	08000103 	.word	0x08000103
    e094:	08000101 	.word	0x08000101
    e098:	0000e9c4 	.word	0x0000e9c4
    e09c:	08000104 	.word	0x08000104

0000e0a0 <am_hal_gpio_state_write>:
{
    uint32_t ui32Mask, ui32Off;
    uint32_t ui32Return = AM_HAL_STATUS_SUCCESS;

#ifdef AM_HAL_ENABLE_API_VALIDATION
    if ( ui32Pin >= AM_HAL_GPIO_MAX_PADS )
    e0a0:	2831      	cmp	r0, #49	; 0x31
    e0a2:	d901      	bls.n	e0a8 <am_hal_gpio_state_write+0x8>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    e0a4:	2005      	movs	r0, #5
    e0a6:	4770      	bx	lr
    }

    if ( eWriteType > AM_HAL_GPIO_OUTPUT_TRISTATE_TOGGLE )
    e0a8:	2905      	cmp	r1, #5
    e0aa:	d901      	bls.n	e0b0 <am_hal_gpio_state_write+0x10>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    e0ac:	2006      	movs	r0, #6
    e0ae:	4770      	bx	lr
{
    e0b0:	b570      	push	{r4, r5, r6, lr}
    }
#endif // AM_HAL_ENABLE_API_VALIDATION

    ui32Mask = (uint32_t)0x1 << (ui32Pin % 32);
    e0b2:	f000 031f 	and.w	r3, r0, #31
{
    e0b6:	b082      	sub	sp, #8
    ui32Off  = (ui32Pin & 0x20) >> 3;   // 0 or 4
    e0b8:	08c0      	lsrs	r0, r0, #3
    ui32Mask = (uint32_t)0x1 << (ui32Pin % 32);
    e0ba:	2201      	movs	r2, #1
    e0bc:	460d      	mov	r5, r1
    ui32Off  = (ui32Pin & 0x20) >> 3;   // 0 or 4
    e0be:	f000 0404 	and.w	r4, r0, #4
    ui32Mask = (uint32_t)0x1 << (ui32Pin % 32);
    e0c2:	fa02 f603 	lsl.w	r6, r2, r3

    AM_CRITICAL_BEGIN;
    e0c6:	f000 f833 	bl	e130 <am_hal_interrupt_master_disable>

#if AM_CMSIS_REGS
    ui32Off /= 4;   // 0 or 1 for ptr arithmetic
    switch ( eWriteType )
    e0ca:	1e69      	subs	r1, r5, #1
    AM_CRITICAL_BEGIN;
    e0cc:	9001      	str	r0, [sp, #4]
    switch ( eWriteType )
    e0ce:	2904      	cmp	r1, #4
    e0d0:	d817      	bhi.n	e102 <am_hal_gpio_state_write+0x62>
    e0d2:	e8df f001 	tbb	[pc, r1]
    e0d6:	0e13      	.short	0x0e13
    e0d8:	030b      	.short	0x030b
    e0da:	19          	.byte	0x19
    e0db:	00          	.byte	0x00
            break;
        case AM_HAL_GPIO_OUTPUT_TOGGLE:             // Toggle the GPIO value.
            AM_REGVAL(&GPIO->WTA + ui32Off) ^= ui32Mask;
            break;
        case AM_HAL_GPIO_OUTPUT_TRISTATE_ENABLE:    // Enable  a tri-state GPIO.
            AM_REGVAL(&GPIO->ENSA + ui32Off) = ui32Mask;
    e0dc:	4d0d      	ldr	r5, [pc, #52]	; (e114 <am_hal_gpio_state_write+0x74>)
    e0de:	5166      	str	r6, [r4, r5]
            ui32Return = AM_HAL_STATUS_INVALID_ARG;
            break;
    }
#endif // AM_CMSIS_REGS

    AM_CRITICAL_END;
    e0e0:	9801      	ldr	r0, [sp, #4]
    e0e2:	f000 f829 	bl	e138 <am_hal_interrupt_master_set>

    return ui32Return;
    e0e6:	2000      	movs	r0, #0
} // am_hal_gpio_state_write()
    e0e8:	b002      	add	sp, #8
    e0ea:	bd70      	pop	{r4, r5, r6, pc}
            AM_REGVAL(&GPIO->ENCA + ui32Off) = ui32Mask;
    e0ec:	4b0a      	ldr	r3, [pc, #40]	; (e118 <am_hal_gpio_state_write+0x78>)
    e0ee:	50e6      	str	r6, [r4, r3]
            break;
    e0f0:	e7f6      	b.n	e0e0 <am_hal_gpio_state_write+0x40>
            AM_REGVAL(&GPIO->WTA + ui32Off) ^= ui32Mask;
    e0f2:	480a      	ldr	r0, [pc, #40]	; (e11c <am_hal_gpio_state_write+0x7c>)
    e0f4:	5822      	ldr	r2, [r4, r0]
    e0f6:	4072      	eors	r2, r6
    e0f8:	5022      	str	r2, [r4, r0]
            break;
    e0fa:	e7f1      	b.n	e0e0 <am_hal_gpio_state_write+0x40>
            AM_REGVAL(&GPIO->WTSA + ui32Off) = ui32Mask;
    e0fc:	4908      	ldr	r1, [pc, #32]	; (e120 <am_hal_gpio_state_write+0x80>)
    e0fe:	5066      	str	r6, [r4, r1]
            break;
    e100:	e7ee      	b.n	e0e0 <am_hal_gpio_state_write+0x40>
            AM_REGVAL(&GPIO->WTCA + ui32Off) = ui32Mask;
    e102:	4d08      	ldr	r5, [pc, #32]	; (e124 <am_hal_gpio_state_write+0x84>)
    e104:	5166      	str	r6, [r4, r5]
            break;
    e106:	e7eb      	b.n	e0e0 <am_hal_gpio_state_write+0x40>
            AM_REGVAL(&GPIO->ENCA + ui32Off) ^= ui32Mask;
    e108:	4803      	ldr	r0, [pc, #12]	; (e118 <am_hal_gpio_state_write+0x78>)
    e10a:	5823      	ldr	r3, [r4, r0]
    e10c:	4073      	eors	r3, r6
    e10e:	5023      	str	r3, [r4, r0]
            break;
    e110:	e7e6      	b.n	e0e0 <am_hal_gpio_state_write+0x40>
    e112:	bf00      	nop
    e114:	400100a8 	.word	0x400100a8
    e118:	400100b4 	.word	0x400100b4
    e11c:	40010088 	.word	0x40010088
    e120:	40010090 	.word	0x40010090
    e124:	40010098 	.word	0x40010098

0000e128 <am_hal_interrupt_master_enable>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_enable(void)
{
    __asm("    mrs     r0, PRIMASK");
    e128:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsie i");
    e12c:	b662      	cpsie	i
    __asm("    bx lr");
    e12e:	4770      	bx	lr

0000e130 <am_hal_interrupt_master_disable>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_disable(void)
{
    __asm("    mrs     r0, PRIMASK");
    e130:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsid i");
    e134:	b672      	cpsid	i
    __asm("    bx lr");
    e136:	4770      	bx	lr

0000e138 <am_hal_interrupt_master_set>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
void __attribute__((naked))
am_hal_interrupt_master_set(uint32_t ui32InterruptState)
{
    __asm("    msr     PRIMASK, r0");
    e138:	f380 8810 	msr	PRIMASK, r0
    __asm("    bx lr");
    e13c:	4770      	bx	lr
    e13e:	bf00      	nop

0000e140 <am_hal_itm_enable>:
#if AM_CMSIS_REGS
    //
    // To be able to access ITM registers, set the Trace Enable bit
    // in the Debug Exception and Monitor Control Register (DEMCR).
    //
    CoreDebug->DEMCR |= _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1);
    e140:	4a0b      	ldr	r2, [pc, #44]	; (e170 <am_hal_itm_enable+0x30>)
    e142:	68d3      	ldr	r3, [r2, #12]
    e144:	f043 7080 	orr.w	r0, r3, #16777216	; 0x1000000
    e148:	60d0      	str	r0, [r2, #12]
    while ( !(CoreDebug->DEMCR & _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1)) );
    e14a:	68d1      	ldr	r1, [r2, #12]
    e14c:	01cb      	lsls	r3, r1, #7
    e14e:	d5fc      	bpl.n	e14a <am_hal_itm_enable+0xa>

    //
    // Write the key to the ITM Lock Access register to unlock the ITM_TCR.
    //
    ITM->LAR = ITM_LAR_KEYVAL;
    e150:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    e154:	4b07      	ldr	r3, [pc, #28]	; (e174 <am_hal_itm_enable+0x34>)
    ITM->TER = 0xFFFFFFFF;

    //
    // Write to the ITM control and status register.
    //
    ITM->TCR =
    e156:	4a08      	ldr	r2, [pc, #32]	; (e178 <am_hal_itm_enable+0x38>)
    ITM->LAR = ITM_LAR_KEYVAL;
    e158:	f8cc 3fb0 	str.w	r3, [ip, #4016]	; 0xfb0
    ITM->TPR = 0x0000000F;
    e15c:	200f      	movs	r0, #15
    ITM->TER = 0xFFFFFFFF;
    e15e:	f04f 31ff 	mov.w	r1, #4294967295
    ITM->TPR = 0x0000000F;
    e162:	f8cc 0e40 	str.w	r0, [ip, #3648]	; 0xe40
    ITM->TER = 0xFFFFFFFF;
    e166:	f8cc 1e00 	str.w	r1, [ip, #3584]	; 0xe00
    ITM->TCR =
    e16a:	f8cc 2e80 	str.w	r2, [ip, #3712]	; 0xe80
    e16e:	4770      	bx	lr
    e170:	e000edf0 	.word	0xe000edf0
    e174:	c5acce55 	.word	0xc5acce55
    e178:	00150511 	.word	0x00150511

0000e17c <am_hal_itm_disable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_itm_disable(void)
{
    e17c:	b510      	push	{r4, lr}

#if AM_CMSIS_REGS
    if ( MCUCTRL->TPIUCTRL == 0 )
    e17e:	4b24      	ldr	r3, [pc, #144]	; (e210 <am_hal_itm_disable+0x94>)
    e180:	f8d3 0250 	ldr.w	r0, [r3, #592]	; 0x250
    e184:	b9b0      	cbnz	r0, e1b4 <am_hal_itm_disable+0x38>
    CoreDebug->DEMCR |= _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1);
    e186:	4923      	ldr	r1, [pc, #140]	; (e214 <am_hal_itm_disable+0x98>)
    e188:	68ca      	ldr	r2, [r1, #12]
    e18a:	f042 7480 	orr.w	r4, r2, #16777216	; 0x1000000
    e18e:	60cc      	str	r4, [r1, #12]
    while ( !(CoreDebug->DEMCR & _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1)) );
    e190:	68cb      	ldr	r3, [r1, #12]
    e192:	01da      	lsls	r2, r3, #7
    e194:	d5fc      	bpl.n	e190 <am_hal_itm_disable+0x14>
    ITM->LAR = ITM_LAR_KEYVAL;
    e196:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    e19a:	481f      	ldr	r0, [pc, #124]	; (e218 <am_hal_itm_disable+0x9c>)
    ITM->TCR =
    e19c:	4a1f      	ldr	r2, [pc, #124]	; (e21c <am_hal_itm_disable+0xa0>)
    ITM->LAR = ITM_LAR_KEYVAL;
    e19e:	f8cc 0fb0 	str.w	r0, [ip, #4016]	; 0xfb0
    ITM->TPR = 0x0000000F;
    e1a2:	240f      	movs	r4, #15
    ITM->TER = 0xFFFFFFFF;
    e1a4:	f04f 31ff 	mov.w	r1, #4294967295
    ITM->TPR = 0x0000000F;
    e1a8:	f8cc 4e40 	str.w	r4, [ip, #3648]	; 0xe40
    ITM->TER = 0xFFFFFFFF;
    e1ac:	f8cc 1e00 	str.w	r1, [ip, #3584]	; 0xe00
    ITM->TCR =
    e1b0:	f8cc 2e80 	str.w	r2, [ip, #3712]	; 0xe80
{
    //
    // Make sure the ITM/TPIU is not busy.
    //
#if AM_CMSIS_REGS
    while (ITM->TCR & _VAL2FLD(ITM_TCR_BUSY, 1));
    e1b4:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
    e1b8:	f8d4 3e80 	ldr.w	r3, [r4, #3712]	; 0xe80
    e1bc:	021b      	lsls	r3, r3, #8
    e1be:	d4fb      	bmi.n	e1b8 <am_hal_itm_disable+0x3c>
#endif // AM_CMSIS_REGS

    //
    // wait for 50us for the data to flush out
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    e1c0:	f240 20f7 	movw	r0, #759	; 0x2f7
    e1c4:	f7ff fcfa 	bl	dbbc <am_hal_flash_delay>
    ITM->LAR = ITM_LAR_KEYVAL;
    e1c8:	4813      	ldr	r0, [pc, #76]	; (e218 <am_hal_itm_disable+0x9c>)
        while ( ITM->TCR  & (_VAL2FLD(ITM_TCR_ITMENA, 1)  |  _VAL2FLD(ITM_TCR_BUSY, 1)) );
    e1ca:	4915      	ldr	r1, [pc, #84]	; (e220 <am_hal_itm_disable+0xa4>)
    ITM->LAR = ITM_LAR_KEYVAL;
    e1cc:	f8c4 0fb0 	str.w	r0, [r4, #4016]	; 0xfb0
        ITM->TCR &= ~_VAL2FLD(ITM_TCR_ITMENA, 1);
    e1d0:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    ITM->LAR = ITM_LAR_KEYVAL;
    e1d4:	2064      	movs	r0, #100	; 0x64
        ITM->TCR &= ~_VAL2FLD(ITM_TCR_ITMENA, 1);
    e1d6:	f8dc 2e80 	ldr.w	r2, [ip, #3712]	; 0xe80
    e1da:	f022 0401 	bic.w	r4, r2, #1
    e1de:	f8cc 4e80 	str.w	r4, [ip, #3712]	; 0xe80
        while ( ITM->TCR  & (_VAL2FLD(ITM_TCR_ITMENA, 1)  |  _VAL2FLD(ITM_TCR_BUSY, 1)) );
    e1e2:	f8dc 3e80 	ldr.w	r3, [ip, #3712]	; 0xe80
    e1e6:	420b      	tst	r3, r1
    e1e8:	d1fb      	bne.n	e1e2 <am_hal_itm_disable+0x66>
    for (int ix = 0; ix < 100; ix++)
    e1ea:	3801      	subs	r0, #1
    e1ec:	d1f3      	bne.n	e1d6 <am_hal_itm_disable+0x5a>
    CoreDebug->DEMCR &= ~_VAL2FLD(CoreDebug_DEMCR_TRCENA, 1);
    e1ee:	4909      	ldr	r1, [pc, #36]	; (e214 <am_hal_itm_disable+0x98>)
    e1f0:	68ca      	ldr	r2, [r1, #12]
    e1f2:	f022 7480 	bic.w	r4, r2, #16777216	; 0x1000000
    e1f6:	60cc      	str	r4, [r1, #12]
    while ( CoreDebug->DEMCR & _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1) );
    e1f8:	68cb      	ldr	r3, [r1, #12]
    e1fa:	f013 7080 	ands.w	r0, r3, #16777216	; 0x1000000
    e1fe:	d1fb      	bne.n	e1f8 <am_hal_itm_disable+0x7c>
    MCUCTRL->TPIUCTRL =
    e200:	4903      	ldr	r1, [pc, #12]	; (e210 <am_hal_itm_disable+0x94>)
    e202:	f8c1 0250 	str.w	r0, [r1, #592]	; 0x250
    while (MCUCTRL->TPIUCTRL);
    e206:	f8d1 2250 	ldr.w	r2, [r1, #592]	; 0x250
    e20a:	2a00      	cmp	r2, #0
    e20c:	d1fb      	bne.n	e206 <am_hal_itm_disable+0x8a>
}
    e20e:	bd10      	pop	{r4, pc}
    e210:	40020000 	.word	0x40020000
    e214:	e000edf0 	.word	0xe000edf0
    e218:	c5acce55 	.word	0xc5acce55
    e21c:	00150511 	.word	0x00150511
    e220:	00800001 	.word	0x00800001

0000e224 <am_hal_itm_print>:
    uint32_t ui32Length = 0;

    //
    // Determine the length of the string.
    //
    while (*(pcString + ui32Length))
    e224:	7803      	ldrb	r3, [r0, #0]
    e226:	b1b3      	cbz	r3, e256 <am_hal_itm_print+0x32>
{
    e228:	b410      	push	{r4}
    e22a:	4602      	mov	r2, r0
    while (*(pcString + ui32Length))
    e22c:	2400      	movs	r4, #0
    e22e:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    {
        ui32Length++;
    e232:	3401      	adds	r4, #1
    while (*(pcString + ui32Length))
    e234:	2900      	cmp	r1, #0
    e236:	d1fa      	bne.n	e22e <am_hal_itm_print+0xa>
    e238:	1901      	adds	r1, r0, r4
    while (!AM_REGVAL(ui32StimAddr));
    e23a:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    while (ui32Length)
    {
            //
            // Print string out the ITM.
            //
            am_hal_itm_stimulus_reg_byte_write(0, (uint8_t)*pcString++);
    e23e:	f810 2b01 	ldrb.w	r2, [r0], #1
    while (!AM_REGVAL(ui32StimAddr));
    e242:	f8dc 3000 	ldr.w	r3, [ip]
    e246:	2b00      	cmp	r3, #0
    e248:	d0fb      	beq.n	e242 <am_hal_itm_print+0x1e>
    while (ui32Length)
    e24a:	4288      	cmp	r0, r1
    *((volatile uint8_t *) ui32StimAddr) = ui8Value;
    e24c:	f88c 2000 	strb.w	r2, [ip]
    while (ui32Length)
    e250:	d1f5      	bne.n	e23e <am_hal_itm_print+0x1a>
            //
            // Subtract from length.
            //
            ui32Length--;
    }
}
    e252:	f85d 4b04 	ldr.w	r4, [sp], #4
    e256:	4770      	bx	lr

0000e258 <am_hal_mcuctrl_info_get>:
am_hal_mcuctrl_info_get(am_hal_mcuctrl_infoget_e eInfoGet, void *pInfo)
{
    am_hal_mcuctrl_feature_t *psFeature;
    uint32_t ui32Feature;

    if ( pInfo == NULL )
    e258:	b141      	cbz	r1, e26c <am_hal_mcuctrl_info_get+0x14>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    }

#if AM_CMSIS_REGS
    switch ( eInfoGet )
    e25a:	2801      	cmp	r0, #1
{
    e25c:	b4f0      	push	{r4, r5, r6, r7}
    switch ( eInfoGet )
    e25e:	d03a      	beq.n	e2d6 <am_hal_mcuctrl_info_get+0x7e>
    e260:	d322      	bcc.n	e2a8 <am_hal_mcuctrl_info_get+0x50>
    e262:	2802      	cmp	r0, #2
    e264:	d004      	beq.n	e270 <am_hal_mcuctrl_info_get+0x18>
        case AM_HAL_MCUCTRL_INFO_FAULT_STATUS:
            mcuctrl_fault_status((am_hal_mcuctrl_fault_t*)pInfo);
            break;

        default:
            return AM_HAL_STATUS_INVALID_ARG;
    e266:	2006      	movs	r0, #6
    //
    // Return success status.
    //
    return AM_HAL_STATUS_SUCCESS;

} // am_hal_mcuctrl_info_get()
    e268:	bcf0      	pop	{r4, r5, r6, r7}
    e26a:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
    e26c:	2006      	movs	r0, #6
    e26e:	4770      	bx	lr
    ui32FaultStat = MCUCTRL->FAULTSTATUS;
    e270:	4a41      	ldr	r2, [pc, #260]	; (e378 <am_hal_mcuctrl_info_get+0x120>)
    psFault->ui32ICODE |= MCUCTRL->ICODEFAULTADDR;
    e272:	684c      	ldr	r4, [r1, #4]
    ui32FaultStat = MCUCTRL->FAULTSTATUS;
    e274:	f8d2 31cc 	ldr.w	r3, [r2, #460]	; 0x1cc
    psFault->ui32SYS |= MCUCTRL->SYSFAULTADDR;
    e278:	6948      	ldr	r0, [r1, #20]
    psFault->bICODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_ICODEFAULT_Msk);
    e27a:	f003 0601 	and.w	r6, r3, #1
    psFault->bDCODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_DCODEFAULT_Msk);
    e27e:	f3c3 0540 	ubfx	r5, r3, #1, #1
    psFault->bSYS   = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_SYSFAULT_Msk);
    e282:	f3c3 0780 	ubfx	r7, r3, #2, #1
    psFault->bDCODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_DCODEFAULT_Msk);
    e286:	720d      	strb	r5, [r1, #8]
    psFault->bSYS   = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_SYSFAULT_Msk);
    e288:	740f      	strb	r7, [r1, #16]
    psFault->bICODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_ICODEFAULT_Msk);
    e28a:	700e      	strb	r6, [r1, #0]
    psFault->ui32DCODE = MCUCTRL->DCODEFAULTADDR;
    e28c:	f8d2 31c4 	ldr.w	r3, [r2, #452]	; 0x1c4
    e290:	60cb      	str	r3, [r1, #12]
    psFault->ui32ICODE |= MCUCTRL->ICODEFAULTADDR;
    e292:	f8d2 61c0 	ldr.w	r6, [r2, #448]	; 0x1c0
    e296:	4334      	orrs	r4, r6
    e298:	604c      	str	r4, [r1, #4]
    psFault->ui32SYS |= MCUCTRL->SYSFAULTADDR;
    e29a:	f8d2 21c8 	ldr.w	r2, [r2, #456]	; 0x1c8
    e29e:	4310      	orrs	r0, r2
    e2a0:	6148      	str	r0, [r1, #20]
} // am_hal_mcuctrl_info_get()
    e2a2:	bcf0      	pop	{r4, r5, r6, r7}
    return AM_HAL_STATUS_SUCCESS;
    e2a4:	2000      	movs	r0, #0
} // am_hal_mcuctrl_info_get()
    e2a6:	4770      	bx	lr
            ui32Feature = MCUCTRL->FEATUREENABLE;
    e2a8:	4c33      	ldr	r4, [pc, #204]	; (e378 <am_hal_mcuctrl_info_get+0x120>)
    e2aa:	69a5      	ldr	r5, [r4, #24]
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BURSTAVAIL, ui32Feature);
    e2ac:	f3c5 1080 	ubfx	r0, r5, #6, #1
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BLEAVAIL, ui32Feature);
    e2b0:	f3c5 0780 	ubfx	r7, r5, #2, #1
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BURSTAVAIL, ui32Feature);
    e2b4:	7008      	strb	r0, [r1, #0]
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BLEAVAIL, ui32Feature);
    e2b6:	704f      	strb	r7, [r1, #1]
            ui32Feature = MCUCTRL->BOOTLOADER;
    e2b8:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
                _FLD2VAL(MCUCTRL_BOOTLOADER_SECBOOTFEATURE, ui32Feature);
    e2bc:	f3c3 6681 	ubfx	r6, r3, #26, #2
            psFeature->ui8SecBootFeature =
    e2c0:	710e      	strb	r6, [r1, #4]
            ui32Feature = MCUCTRL->SKU;
    e2c2:	6964      	ldr	r4, [r4, #20]
                _FLD2VAL(MCUCTRL_SKU_ALLOWBLE, ui32Feature);
    e2c4:	f3c4 0240 	ubfx	r2, r4, #1, #1
                _FLD2VAL(MCUCTRL_SKU_ALLOWBURST, ui32Feature);
    e2c8:	f004 0501 	and.w	r5, r4, #1
    e2cc:	70cd      	strb	r5, [r1, #3]
    return AM_HAL_STATUS_SUCCESS;
    e2ce:	2000      	movs	r0, #0
                _FLD2VAL(MCUCTRL_SKU_ALLOWBLE, ui32Feature);
    e2d0:	708a      	strb	r2, [r1, #2]
} // am_hal_mcuctrl_info_get()
    e2d2:	bcf0      	pop	{r4, r5, r6, r7}
    e2d4:	4770      	bx	lr
    psDevice->ui32ChipPN = MCUCTRL->CHIPPN;
    e2d6:	4a28      	ldr	r2, [pc, #160]	; (e378 <am_hal_mcuctrl_info_get+0x120>)
        g_am_hal_mcuctrl_flash_size[
    e2d8:	4c28      	ldr	r4, [pc, #160]	; (e37c <am_hal_mcuctrl_info_get+0x124>)
    psDevice->ui32ChipPN = MCUCTRL->CHIPPN;
    e2da:	6813      	ldr	r3, [r2, #0]
    e2dc:	600b      	str	r3, [r1, #0]
    psDevice->ui32ChipID0 = MCUCTRL->CHIPID0;
    e2de:	6850      	ldr	r0, [r2, #4]
    e2e0:	6048      	str	r0, [r1, #4]
    psDevice->ui32ChipID1 = MCUCTRL->CHIPID1;
    e2e2:	6897      	ldr	r7, [r2, #8]
    e2e4:	608f      	str	r7, [r1, #8]
    psDevice->ui32ChipRev = MCUCTRL->CHIPREV;
    e2e6:	68d6      	ldr	r6, [r2, #12]
    e2e8:	60ce      	str	r6, [r1, #12]
    psDevice->ui32VendorID = MCUCTRL->VENDORID;
    e2ea:	6915      	ldr	r5, [r2, #16]
        g_am_hal_mcuctrl_sram_size[
    e2ec:	4824      	ldr	r0, [pc, #144]	; (e380 <am_hal_mcuctrl_info_get+0x128>)
    psDevice->ui32VendorID = MCUCTRL->VENDORID;
    e2ee:	610d      	str	r5, [r1, #16]
            (psDevice->ui32ChipPN & MCUCTRL_CHIPPN_PARTNUM_FLASHSIZE_M) >>
    e2f0:	f3c3 5c03 	ubfx	ip, r3, #20, #4
            (psDevice->ui32ChipPN & MCUCTRL_CHIPPN_PARTNUM_SRAMSIZE_M) >>
    e2f4:	f3c3 4703 	ubfx	r7, r3, #16, #4
    psDevice->ui32SKU = MCUCTRL->SKU;
    e2f8:	6956      	ldr	r6, [r2, #20]
    psDevice->ui32SRAMSize =
    e2fa:	f850 5027 	ldr.w	r5, [r0, r7, lsl #2]
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    e2fe:	4a21      	ldr	r2, [pc, #132]	; (e384 <am_hal_mcuctrl_info_get+0x12c>)
    psDevice->ui32FlashSize =
    e300:	f854 402c 	ldr.w	r4, [r4, ip, lsl #2]
    psDevice->ui32SKU = MCUCTRL->SKU;
    e304:	614e      	str	r6, [r1, #20]
    psDevice->ui32Qualified = (psDevice->ui32ChipPN >> MCUCTRL_CHIPPN_PARTNUM_QUAL_S) & 0x1;
    e306:	f003 0301 	and.w	r3, r3, #1
    psDevice->ui32FlashSize =
    e30a:	61cc      	str	r4, [r1, #28]
    psDevice->ui32SRAMSize =
    e30c:	620d      	str	r5, [r1, #32]
    psDevice->ui32Qualified = (psDevice->ui32ChipPN >> MCUCTRL_CHIPPN_PARTNUM_QUAL_S) & 0x1;
    e30e:	618b      	str	r3, [r1, #24]
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    e310:	f8d2 70e0 	ldr.w	r7, [r2, #224]	; 0xe0
    psDevice->ui32JedecPN |= JEDEC->PID1_b.PNH4 << 8;
    e314:	f8d2 00e4 	ldr.w	r0, [r2, #228]	; 0xe4
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    e318:	b2fe      	uxtb	r6, r7
    psDevice->ui32JedecPN |= JEDEC->PID1_b.PNH4 << 8;
    e31a:	f000 040f 	and.w	r4, r0, #15
    e31e:	ea46 2504 	orr.w	r5, r6, r4, lsl #8
    e322:	624d      	str	r5, [r1, #36]	; 0x24
    psDevice->ui32JedecJEPID  = JEDEC->PID1_b.JEPIDL << 0;
    e324:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
    psDevice->ui32JedecJEPID |= JEDEC->PID2_b.JEPIDH << 4;
    e328:	f8d2 70e8 	ldr.w	r7, [r2, #232]	; 0xe8
    psDevice->ui32JedecJEPID  = JEDEC->PID1_b.JEPIDL << 0;
    e32c:	f3c3 1603 	ubfx	r6, r3, #4, #4
    psDevice->ui32JedecJEPID |= JEDEC->PID2_b.JEPIDH << 4;
    e330:	f007 0c0f 	and.w	ip, r7, #15
    e334:	ea46 100c 	orr.w	r0, r6, ip, lsl #4
    e338:	6288      	str	r0, [r1, #40]	; 0x28
    psDevice->ui32JedecCHIPREV  = JEDEC->PID2_b.CHIPREVH4 << 4;
    e33a:	f8d2 40e8 	ldr.w	r4, [r2, #232]	; 0xe8
    psDevice->ui32JedecCHIPREV |= JEDEC->PID3_b.CHIPREVL4 << 0;
    e33e:	f8d2 50ec 	ldr.w	r5, [r2, #236]	; 0xec
    psDevice->ui32JedecCHIPREV  = JEDEC->PID2_b.CHIPREVH4 << 4;
    e342:	f004 03f0 	and.w	r3, r4, #240	; 0xf0
    psDevice->ui32JedecCHIPREV |= JEDEC->PID3_b.CHIPREVL4 << 0;
    e346:	f3c5 1703 	ubfx	r7, r5, #4, #4
    e34a:	433b      	orrs	r3, r7
    e34c:	62cb      	str	r3, [r1, #44]	; 0x2c
    psDevice->ui32JedecCID  = JEDEC->CID3_b.CID << 24;
    e34e:	f8d2 60fc 	ldr.w	r6, [r2, #252]	; 0xfc
    psDevice->ui32JedecCID |= JEDEC->CID2_b.CID << 16;
    e352:	f8d2 40f8 	ldr.w	r4, [r2, #248]	; 0xf8
    psDevice->ui32JedecCID |= JEDEC->CID1_b.CID <<  8;
    e356:	f8d2 00f4 	ldr.w	r0, [r2, #244]	; 0xf4
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    e35a:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
    psDevice->ui32JedecCID |= JEDEC->CID2_b.CID << 16;
    e35e:	b2e5      	uxtb	r5, r4
    e360:	042b      	lsls	r3, r5, #16
    e362:	ea43 6706 	orr.w	r7, r3, r6, lsl #24
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    e366:	b2d6      	uxtb	r6, r2
    e368:	4337      	orrs	r7, r6
    psDevice->ui32JedecCID |= JEDEC->CID1_b.CID <<  8;
    e36a:	b2c4      	uxtb	r4, r0
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    e36c:	ea47 2004 	orr.w	r0, r7, r4, lsl #8
    e370:	6308      	str	r0, [r1, #48]	; 0x30
    return AM_HAL_STATUS_SUCCESS;
    e372:	2000      	movs	r0, #0
} // am_hal_mcuctrl_info_get()
    e374:	bcf0      	pop	{r4, r5, r6, r7}
    e376:	4770      	bx	lr
    e378:	40020000 	.word	0x40020000
    e37c:	0000eac0 	.word	0x0000eac0
    e380:	0000eb00 	.word	0x0000eb00
    e384:	f0000f00 	.word	0xf0000f00

0000e388 <am_hal_pwrctrl_periph_enable>:
//  Enable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_enable(am_hal_pwrctrl_periph_e ePeripheral)
{
    e388:	b570      	push	{r4, r5, r6, lr}
    e38a:	b082      	sub	sp, #8
    e38c:	4604      	mov	r4, r0
// #### INTERNAL END ####

    //
    // Enable power control for the given device.
    //
    AM_CRITICAL_BEGIN
    e38e:	f7ff fecf 	bl	e130 <am_hal_interrupt_master_disable>
    PWRCTRL->DEVPWREN |= am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    e392:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    e396:	008c      	lsls	r4, r1, #2
    e398:	4e0e      	ldr	r6, [pc, #56]	; (e3d4 <am_hal_pwrctrl_periph_enable+0x4c>)
    e39a:	4d0f      	ldr	r5, [pc, #60]	; (e3d8 <am_hal_pwrctrl_periph_enable+0x50>)
    AM_CRITICAL_BEGIN
    e39c:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN |= am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    e39e:	592a      	ldr	r2, [r5, r4]
    e3a0:	68b3      	ldr	r3, [r6, #8]
    e3a2:	4313      	orrs	r3, r2
    e3a4:	60b3      	str	r3, [r6, #8]
    AM_CRITICAL_END
    e3a6:	9801      	ldr	r0, [sp, #4]

    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WFE; wait_usecs += 10)
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));

        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    e3a8:	442c      	add	r4, r5
    AM_CRITICAL_END
    e3aa:	f7ff fec5 	bl	e138 <am_hal_interrupt_master_set>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    e3ae:	2077      	movs	r0, #119	; 0x77
    e3b0:	f7ff fc04 	bl	dbbc <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    e3b4:	69b0      	ldr	r0, [r6, #24]
    e3b6:	6864      	ldr	r4, [r4, #4]
    e3b8:	4220      	tst	r0, r4
    e3ba:	d103      	bne.n	e3c4 <am_hal_pwrctrl_periph_enable+0x3c>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    e3bc:	2077      	movs	r0, #119	; 0x77
    e3be:	f7ff fbfd 	bl	dbbc <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    e3c2:	69b3      	ldr	r3, [r6, #24]
    }

    //
    // Check the device status.
    //
    if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0 )
    e3c4:	4903      	ldr	r1, [pc, #12]	; (e3d4 <am_hal_pwrctrl_periph_enable+0x4c>)
    e3c6:	698d      	ldr	r5, [r1, #24]
    e3c8:	4225      	tst	r5, r4
    else
    {
        return AM_HAL_STATUS_FAIL;
    }
#endif // AM_CMSIS_REGS
}
    e3ca:	bf0c      	ite	eq
    e3cc:	2001      	moveq	r0, #1
    e3ce:	2000      	movne	r0, #0
    e3d0:	b002      	add	sp, #8
    e3d2:	bd70      	pop	{r4, r5, r6, pc}
    e3d4:	40021000 	.word	0x40021000
    e3d8:	0000eca8 	.word	0x0000eca8

0000e3dc <am_hal_pwrctrl_periph_disable>:
//  Disable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_disable(am_hal_pwrctrl_periph_e ePeripheral)
{
    e3dc:	b570      	push	{r4, r5, r6, lr}
    e3de:	b082      	sub	sp, #8
    e3e0:	4604      	mov	r4, r0

    //
    // Disable power domain for the given device.
    //
#if AM_CMSIS_REGS
    AM_CRITICAL_BEGIN
    e3e2:	f7ff fea5 	bl	e130 <am_hal_interrupt_master_disable>
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    e3e6:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    e3ea:	008c      	lsls	r4, r1, #2
    e3ec:	4e0f      	ldr	r6, [pc, #60]	; (e42c <am_hal_pwrctrl_periph_disable+0x50>)
    e3ee:	4d10      	ldr	r5, [pc, #64]	; (e430 <am_hal_pwrctrl_periph_disable+0x54>)
    AM_CRITICAL_BEGIN
    e3f0:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    e3f2:	68b3      	ldr	r3, [r6, #8]
    e3f4:	592a      	ldr	r2, [r5, r4]
    e3f6:	ea23 0002 	bic.w	r0, r3, r2
    e3fa:	60b0      	str	r0, [r6, #8]
    AM_CRITICAL_END
    e3fc:	9801      	ldr	r0, [sp, #4]
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WFE; wait_usecs += 10)
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));

#if AM_CMSIS_REGS
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    e3fe:	442c      	add	r4, r5
    AM_CRITICAL_END
    e400:	f7ff fe9a 	bl	e138 <am_hal_interrupt_master_set>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    e404:	2077      	movs	r0, #119	; 0x77
    e406:	f7ff fbd9 	bl	dbbc <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    e40a:	69b1      	ldr	r1, [r6, #24]
    e40c:	6864      	ldr	r4, [r4, #4]
    e40e:	4221      	tst	r1, r4
    e410:	d003      	beq.n	e41a <am_hal_pwrctrl_periph_disable+0x3e>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    e412:	2077      	movs	r0, #119	; 0x77
    e414:	f7ff fbd2 	bl	dbbc <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    e418:	69b3      	ldr	r3, [r6, #24]

    //
    // Check the device status.
    //
#if AM_CMSIS_REGS
    if ( ( PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    e41a:	4d04      	ldr	r5, [pc, #16]	; (e42c <am_hal_pwrctrl_periph_disable+0x50>)
    e41c:	69ae      	ldr	r6, [r5, #24]
    e41e:	4226      	tst	r6, r4
#endif // AM_CMSIS_REGS
    else
    {
        return AM_HAL_STATUS_FAIL;
    }
}
    e420:	bf14      	ite	ne
    e422:	2001      	movne	r0, #1
    e424:	2000      	moveq	r0, #0
    e426:	b002      	add	sp, #8
    e428:	bd70      	pop	{r4, r5, r6, pc}
    e42a:	bf00      	nop
    e42c:	40021000 	.word	0x40021000
    e430:	0000eca8 	.word	0x0000eca8

0000e434 <am_hal_pwrctrl_memory_enable>:
//  Enable a configuration of memory.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_memory_enable(am_hal_pwrctrl_mem_e eMemConfig)
{
    e434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
#if 0
    uint32_t ui32MemEventMask;
#endif
// #### INTERNAL END ####

    ui32MemEnMask     =  am_hal_pwrctrl_memory_control[eMemConfig].ui32MemoryEnable;
    e438:	ea4f 0980 	mov.w	r9, r0, lsl #2
    e43c:	eb09 0300 	add.w	r3, r9, r0
    e440:	4f1e      	ldr	r7, [pc, #120]	; (e4bc <am_hal_pwrctrl_memory_enable+0x88>)
{
    e442:	4604      	mov	r4, r0
    ui32MemEnMask     =  am_hal_pwrctrl_memory_control[eMemConfig].ui32MemoryEnable;
    e444:	0098      	lsls	r0, r3, #2
    e446:	183a      	adds	r2, r7, r0
    e448:	583d      	ldr	r5, [r7, r0]
#if 0
    ui32MemEventMask  = am_hal_pwrctrl_memory_control[eMemConfig].ui32MemoryEvent;
#endif
// #### INTERNAL END ####
    ui32MemRegionMask = am_hal_pwrctrl_memory_control[eMemConfig].ui32MemoryMask;
    ui32MemStatusMask = am_hal_pwrctrl_memory_control[eMemConfig].ui32StatusMask;
    e44a:	6916      	ldr	r6, [r2, #16]
    //
    // Note that a deliberate disable step using a disable mask is taken here
    // for 2 reasons: 1) To only affect the specified type of memory, and 2)
    // To avoid inadvertently disabling any memory currently being depended on.
    //
    if ( ui32MemDisMask != 0 )
    e44c:	43eb      	mvns	r3, r5
    e44e:	d126      	bne.n	e49e <am_hal_pwrctrl_memory_enable+0x6a>
// #### INTERNAL END ####

    //
    // Enable the required memory.
    //
    if ( ui32MemEnMask != 0 )
    e450:	b965      	cbnz	r5, e46c <am_hal_pwrctrl_memory_enable+0x38>
    e452:	444c      	add	r4, r9
    e454:	eb07 0c84 	add.w	ip, r7, r4, lsl #2
    e458:	f8dc 5004 	ldr.w	r5, [ip, #4]

    //
    // Return status based on whether the power control memory status has reached the desired state.
    //
#if AM_CMSIS_REGS
    if ( ( PWRCTRL->MEMPWRSTATUS & ui32MemStatusMask) ==
    e45c:	4918      	ldr	r1, [pc, #96]	; (e4c0 <am_hal_pwrctrl_memory_enable+0x8c>)
    e45e:	694a      	ldr	r2, [r1, #20]
    e460:	4032      	ands	r2, r6
#endif // AM_CMSIS_REGS
    else
    {
        return AM_HAL_STATUS_FAIL;
    }
}
    e462:	1b50      	subs	r0, r2, r5
    e464:	bf18      	it	ne
    e466:	2001      	movne	r0, #1
    e468:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        PWRCTRL->MEMPWREN |= ui32MemEnMask;
    e46c:	f8df 8050 	ldr.w	r8, [pc, #80]	; e4c0 <am_hal_pwrctrl_memory_enable+0x8c>
    e470:	f8d8 0010 	ldr.w	r0, [r8, #16]
                  am_hal_pwrctrl_memory_control[eMemConfig].ui32MemoryStatus )
    e474:	444c      	add	r4, r9
        PWRCTRL->MEMPWREN |= ui32MemEnMask;
    e476:	4305      	orrs	r5, r0
    e478:	f8c8 5010 	str.w	r5, [r8, #16]
                  am_hal_pwrctrl_memory_control[eMemConfig].ui32MemoryStatus )
    e47c:	eb07 0484 	add.w	r4, r7, r4, lsl #2
            am_hal_flash_delay(FLASH_CYCLES_US(10));
    e480:	2077      	movs	r0, #119	; 0x77
    e482:	f7ff fb9b 	bl	dbbc <am_hal_flash_delay>
            if ( (PWRCTRL->MEMPWRSTATUS & ui32MemStatusMask) ==
    e486:	f8d8 7014 	ldr.w	r7, [r8, #20]
                  am_hal_pwrctrl_memory_control[eMemConfig].ui32MemoryStatus )
    e48a:	6865      	ldr	r5, [r4, #4]
            if ( (PWRCTRL->MEMPWRSTATUS & ui32MemStatusMask) ==
    e48c:	4037      	ands	r7, r6
    e48e:	42af      	cmp	r7, r5
    e490:	d0e4      	beq.n	e45c <am_hal_pwrctrl_memory_enable+0x28>
            am_hal_flash_delay(FLASH_CYCLES_US(10));
    e492:	2077      	movs	r0, #119	; 0x77
    e494:	f7ff fb92 	bl	dbbc <am_hal_flash_delay>
            if ( (PWRCTRL->MEMPWRSTATUS & ui32MemStatusMask) ==
    e498:	f8d8 3014 	ldr.w	r3, [r8, #20]
    e49c:	e7de      	b.n	e45c <am_hal_pwrctrl_memory_enable+0x28>
            ~(ui32MemDisMask & ui32MemRegionMask)                                   |
    e49e:	68d0      	ldr	r0, [r2, #12]
        PWRCTRL->MEMPWREN &=
    e4a0:	4907      	ldr	r1, [pc, #28]	; (e4c0 <am_hal_pwrctrl_memory_enable+0x8c>)
            ~(ui32MemDisMask & ui32MemRegionMask)                                   |
    e4a2:	4003      	ands	r3, r0
        PWRCTRL->MEMPWREN &=
    e4a4:	690a      	ldr	r2, [r1, #16]
            ~(ui32MemDisMask & ui32MemRegionMask)                                   |
    e4a6:	f242 0801 	movw	r8, #8193	; 0x2001
    e4aa:	ea68 0303 	orn	r3, r8, r3
        PWRCTRL->MEMPWREN &=
    e4ae:	4013      	ands	r3, r2
    e4b0:	610b      	str	r3, [r1, #16]
        am_hal_flash_delay(FLASH_CYCLES_US(1));
    e4b2:	2001      	movs	r0, #1
    e4b4:	f7ff fb82 	bl	dbbc <am_hal_flash_delay>
    e4b8:	e7ca      	b.n	e450 <am_hal_pwrctrl_memory_enable+0x1c>
    e4ba:	bf00      	nop
    e4bc:	0000eb40 	.word	0x0000eb40
    e4c0:	40021000 	.word	0x40021000

0000e4c4 <am_hal_pwrctrl_low_power_init>:
//  Initialize system for low power configuration.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_low_power_init(void)
{
    e4c4:	b530      	push	{r4, r5, lr}

#if AM_CMSIS_REGS
    //
    // Check if the BLE is already enabled.
    //
    if ( PWRCTRL->DEVPWRSTATUS_b.BLEL == 0)
    e4c6:	4c1b      	ldr	r4, [pc, #108]	; (e534 <am_hal_pwrctrl_low_power_init+0x70>)
    e4c8:	69a3      	ldr	r3, [r4, #24]
    e4ca:	05db      	lsls	r3, r3, #23
{
    e4cc:	b083      	sub	sp, #12
    if ( PWRCTRL->DEVPWRSTATUS_b.BLEL == 0)
    e4ce:	d502      	bpl.n	e4d6 <am_hal_pwrctrl_low_power_init+0x12>
            AM_BFW(MCUCTRL, BLEBUCK2,  BLEBUCKTONLOWTRIM, 0xF);
        }
    }
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;
    e4d0:	2000      	movs	r0, #0
}
    e4d2:	b003      	add	sp, #12
    e4d4:	bd30      	pop	{r4, r5, pc}
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    e4d6:	4d18      	ldr	r5, [pc, #96]	; (e538 <am_hal_pwrctrl_low_power_init+0x74>)
        ui32Status = am_hal_flash_delay_status_check(10000,
    e4d8:	4918      	ldr	r1, [pc, #96]	; (e53c <am_hal_pwrctrl_low_power_init+0x78>)
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    e4da:	2001      	movs	r0, #1
        ui32Status = am_hal_flash_delay_status_check(10000,
    e4dc:	2307      	movs	r3, #7
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    e4de:	61a8      	str	r0, [r5, #24]
        ui32Status = am_hal_flash_delay_status_check(10000,
    e4e0:	461a      	mov	r2, r3
    e4e2:	9000      	str	r0, [sp, #0]
    e4e4:	f242 7010 	movw	r0, #10000	; 0x2710
    e4e8:	f7ff fb6c 	bl	dbc4 <am_hal_flash_delay_status_check>
        if (AM_HAL_STATUS_SUCCESS != ui32Status)
    e4ec:	b110      	cbz	r0, e4f4 <am_hal_pwrctrl_low_power_init+0x30>
            return AM_HAL_STATUS_TIMEOUT;
    e4ee:	2004      	movs	r0, #4
}
    e4f0:	b003      	add	sp, #12
    e4f2:	bd30      	pop	{r4, r5, pc}
        PWRCTRL->SUPPLYSRC |= _VAL2FLD(PWRCTRL_SUPPLYSRC_BLEBUCKEN,
    e4f4:	6821      	ldr	r1, [r4, #0]
    e4f6:	f041 0201 	orr.w	r2, r1, #1
    e4fa:	6022      	str	r2, [r4, #0]
        PWRCTRL->MISC |= _VAL2FLD(PWRCTRL_MISC_MEMVRLPBLE,
    e4fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    e4fe:	f043 0140 	orr.w	r1, r3, #64	; 0x40
    e502:	6261      	str	r1, [r4, #36]	; 0x24
        if ( APOLLO3_A0 )
    e504:	68ec      	ldr	r4, [r5, #12]
    e506:	b2e2      	uxtb	r2, r4
    e508:	2a11      	cmp	r2, #17
    e50a:	d1e1      	bne.n	e4d0 <am_hal_pwrctrl_low_power_init+0xc>
            MCUCTRL->SIMOBUCK4_b.SIMOBUCKCLKDIVSEL = 0x0;
    e50c:	f8d5 335c 	ldr.w	r3, [r5, #860]	; 0x35c
    e510:	f360 5356 	bfi	r3, r0, #21, #2
    e514:	f8c5 335c 	str.w	r3, [r5, #860]	; 0x35c
            MCUCTRL->BLEBUCK2_b.BLEBUCKTONHITRIM   = 0xF;
    e518:	f8d5 1368 	ldr.w	r1, [r5, #872]	; 0x368
    e51c:	240f      	movs	r4, #15
    e51e:	f364 118b 	bfi	r1, r4, #6, #6
    e522:	f8c5 1368 	str.w	r1, [r5, #872]	; 0x368
            MCUCTRL->BLEBUCK2_b.BLEBUCKTONLOWTRIM  = 0xF;
    e526:	f8d5 2368 	ldr.w	r2, [r5, #872]	; 0x368
    e52a:	f364 0205 	bfi	r2, r4, #0, #6
    e52e:	f8c5 2368 	str.w	r2, [r5, #872]	; 0x368
    e532:	e7ce      	b.n	e4d2 <am_hal_pwrctrl_low_power_init+0xe>
    e534:	40021000 	.word	0x40021000
    e538:	40020000 	.word	0x40020000
    e53c:	40020018 	.word	0x40020018

0000e540 <am_hal_rtc_osc_select>:
#if AM_CMSIS_REGS
#if 1//USE_CLKGEN
    if ( ui32OSC == AM_HAL_RTC_OSC_LFRC )
    {
        // Set bit to 1 for LFRC
        CLKGEN->OCTRL |= CLKGEN_OCTRL_OSEL_Msk;
    e540:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    if ( ui32OSC == AM_HAL_RTC_OSC_LFRC )
    e544:	2801      	cmp	r0, #1
        CLKGEN->OCTRL |= CLKGEN_OCTRL_OSEL_Msk;
    e546:	68d3      	ldr	r3, [r2, #12]
    e548:	bf0c      	ite	eq
    e54a:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    }
    else
    {
        // Clear bit to 0 for XTAL
        CLKGEN->OCTRL &= ~CLKGEN_OCTRL_OSEL_Msk;
    e54e:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
    e552:	60d3      	str	r3, [r2, #12]
    e554:	4770      	bx	lr
    e556:	bf00      	nop

0000e558 <am_hal_rtc_osc_disable>:
    //
#if AM_CMSIS_REGS
#if USE_CLKGEN
    CLKGEN->RTCCTL_b.RSTOP = 1;
#else
    RTC->RTCCTL_b.RSTOP = 1;
    e558:	4a03      	ldr	r2, [pc, #12]	; (e568 <am_hal_rtc_osc_disable+0x10>)
    e55a:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
    e55e:	f043 0010 	orr.w	r0, r3, #16
    e562:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    e566:	4770      	bx	lr
    e568:	40004200 	.word	0x40004200

0000e56c <am_hal_sysctrl_sleep>:
//! @return None.
//
//*****************************************************************************
void
am_hal_sysctrl_sleep(bool bSleepDeep)
{
    e56c:	b510      	push	{r4, lr}
    e56e:	b082      	sub	sp, #8
    e570:	4604      	mov	r4, r0
    //
    // Disable interrupts and save the previous interrupt state.
    //
    AM_CRITICAL_BEGIN
    e572:	f7ff fddd 	bl	e130 <am_hal_interrupt_master_disable>
    e576:	9001      	str	r0, [sp, #4]
#if AM_CMSIS_REGS
    //
    // If the user selected DEEPSLEEP and the TPIU is off, attempt to enter
    // DEEP SLEEP.
    //
    if ( (bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP)    &&
    e578:	b124      	cbz	r4, e584 <am_hal_sysctrl_sleep+0x18>
         (MCUCTRL->TPIUCTRL_b.ENABLE == MCUCTRL_TPIUCTRL_ENABLE_DIS) )
    e57a:	4b0c      	ldr	r3, [pc, #48]	; (e5ac <am_hal_sysctrl_sleep+0x40>)
    e57c:	f8d3 0250 	ldr.w	r0, [r3, #592]	; 0x250
    if ( (bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP)    &&
    e580:	07c3      	lsls	r3, r0, #31
    e582:	d50a      	bpl.n	e59a <am_hal_sysctrl_sleep+0x2e>
    else
    {
        //
        // Prepare the core for normal sleep (write 0 to the DEEPSLEEP bit).
        //
        SCB->SCR &= ~_VAL2FLD(SCB_SCR_SLEEPDEEP, 1);
    e584:	4a0a      	ldr	r2, [pc, #40]	; (e5b0 <am_hal_sysctrl_sleep+0x44>)
    e586:	6911      	ldr	r1, [r2, #16]
    e588:	f021 0404 	bic.w	r4, r1, #4
    e58c:	6114      	str	r4, [r2, #16]

        //
        // Go to sleep.
        //
        __WFI();
    e58e:	bf30      	wfi
#endif // AM_CMSIS_REGS

    //
    // Restore the interrupt state.
    //
    AM_CRITICAL_END
    e590:	9801      	ldr	r0, [sp, #4]
    e592:	f7ff fdd1 	bl	e138 <am_hal_interrupt_master_set>
}
    e596:	b002      	add	sp, #8
    e598:	bd10      	pop	{r4, pc}
        SCB->SCR = _VAL2FLD(SCB_SCR_SLEEPDEEP, 1);
    e59a:	4b05      	ldr	r3, [pc, #20]	; (e5b0 <am_hal_sysctrl_sleep+0x44>)
    e59c:	2004      	movs	r0, #4
    e59e:	6118      	str	r0, [r3, #16]
        __WFI();
    e5a0:	bf30      	wfi
    AM_CRITICAL_END
    e5a2:	9801      	ldr	r0, [sp, #4]
    e5a4:	f7ff fdc8 	bl	e138 <am_hal_interrupt_master_set>
}
    e5a8:	b002      	add	sp, #8
    e5aa:	bd10      	pop	{r4, pc}
    e5ac:	40020000 	.word	0x40020000
    e5b0:	e000ed00 	.word	0xe000ed00

0000e5b4 <am_hal_tpiu_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_tpiu_enable(am_hal_tpiu_config_t *psConfig)
{
    e5b4:	b510      	push	{r4, lr}

#if AM_CMSIS_REGS
    //
    // TPIU formatter & flush control register.
    //
    TPI->FFCR = 0;
    e5b6:	4a24      	ldr	r2, [pc, #144]	; (e648 <am_hal_tpiu_enable+0x94>)
    ui32ITMbitrate = psConfig->ui32SetItmBaud;
    e5b8:	6803      	ldr	r3, [r0, #0]
    TPI->FFCR = 0;
    e5ba:	2100      	movs	r1, #0
{
    e5bc:	b084      	sub	sp, #16
    TPI->FFCR = 0;
    e5be:	f8c2 1304 	str.w	r1, [r2, #772]	; 0x304
    // TPIU formatter & flush control register.
    //
    AM_REG(TPIU, FFCR) = 0;
#endif // AM_CMSIS_REGS

    if ( ui32ITMbitrate )
    e5c2:	b33b      	cbz	r3, e614 <am_hal_tpiu_enable+0x60>
    {
        //
        // Set the Current Parallel Port Size (note - only 1 bit can be set).
        //
#if AM_CMSIS_REGS
        TPI->CSPSR = TPI_CSPSR_CWIDTH_1BIT;
    e5c4:	2001      	movs	r0, #1
#endif // AM_CMSIS_REGS

        //
        // Use some default assumptions to set the ITM frequency.
        //
        if ( (ui32ITMbitrate < AM_HAL_TPIU_BAUD_57600 )  ||
    e5c6:	4921      	ldr	r1, [pc, #132]	; (e64c <am_hal_tpiu_enable+0x98>)
             (ui32ITMbitrate > AM_HAL_TPIU_BAUD_2M ) )
        {
            ui32ITMbitrate = AM_HAL_TPIU_BAUD_DEFAULT;
    e5c8:	4c21      	ldr	r4, [pc, #132]	; (e650 <am_hal_tpiu_enable+0x9c>)
        TPI->CSPSR = TPI_CSPSR_CWIDTH_1BIT;
    e5ca:	6050      	str	r0, [r2, #4]
        if ( (ui32ITMbitrate < AM_HAL_TPIU_BAUD_57600 )  ||
    e5cc:	f5a3 4c61 	sub.w	ip, r3, #57600	; 0xe100
        }

        //
        // Get the current HFRC frequency.
        //
        am_hal_clkgen_status_get(&sClkGenStatus);
    e5d0:	a801      	add	r0, sp, #4
            ui32ITMbitrate = AM_HAL_TPIU_BAUD_DEFAULT;
    e5d2:	458c      	cmp	ip, r1
    e5d4:	bf98      	it	ls
    e5d6:	461c      	movls	r4, r3
        am_hal_clkgen_status_get(&sClkGenStatus);
    e5d8:	f7ff fa1a 	bl	da10 <am_hal_clkgen_status_get>
        ui32HFRC = sClkGenStatus.ui32SysclkFreq;
    e5dc:	9b01      	ldr	r3, [sp, #4]

        //
        // Compute the SWO scaler value.
        //
        if ( ui32HFRC != 0xFFFFFFFF )
    e5de:	1c5a      	adds	r2, r3, #1
    e5e0:	d02f      	beq.n	e642 <am_hal_tpiu_enable+0x8e>
        {
            ui32SWOscaler = ((ui32HFRC / 8) / ui32ITMbitrate) - 1;
    e5e2:	08da      	lsrs	r2, r3, #3
    e5e4:	fbb2 fef4 	udiv	lr, r2, r4
    e5e8:	f10e 31ff 	add.w	r1, lr, #4294967295
    e5ec:	b288      	uxth	r0, r1

#if AM_CMSIS_REGS
        //
        // Set the scaler value.
        //
        TPI->ACPR = _VAL2FLD(TPI_ACPR_SWOSCALER, ui32SWOscaler);
    e5ee:	4a16      	ldr	r2, [pc, #88]	; (e648 <am_hal_tpiu_enable+0x94>)

        //
        // Enable the TPIU clock source in MCU control.
        // Set TPIU clock for HFRC/8 (6MHz) operation.
        //
        MCUCTRL->TPIUCTRL =
    e5f0:	4918      	ldr	r1, [pc, #96]	; (e654 <am_hal_tpiu_enable+0xa0>)
        TPI->ACPR = _VAL2FLD(TPI_ACPR_SWOSCALER, ui32SWOscaler);
    e5f2:	6110      	str	r0, [r2, #16]
        MCUCTRL->TPIUCTRL =
    e5f4:	f240 2301 	movw	r3, #513	; 0x201
        TPI->SPPR = _VAL2FLD( TPI_SPPR_TXMODE, TPI_SPPR_TXMODE_UART);
    e5f8:	2402      	movs	r4, #2
        TPI->ITCTRL = _VAL2FLD(TPI_ITCTRL_Mode, TPI_ITCTRL_Mode_NORMAL);
    e5fa:	2000      	movs	r0, #0
        TPI->SPPR = _VAL2FLD( TPI_SPPR_TXMODE, TPI_SPPR_TXMODE_UART);
    e5fc:	f8c2 40f0 	str.w	r4, [r2, #240]	; 0xf0
        TPI->ITCTRL = _VAL2FLD(TPI_ITCTRL_Mode, TPI_ITCTRL_Mode_NORMAL);
    e600:	f8c2 0f00 	str.w	r0, [r2, #3840]	; 0xf00
        MCUCTRL->TPIUCTRL =
    e604:	f8c1 3250 	str.w	r3, [r1, #592]	; 0x250
    }

    //
    // Wait for 50us for the data to flush out.
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    e608:	f240 20f7 	movw	r0, #759	; 0x2f7
    e60c:	f7ff fad6 	bl	dbbc <am_hal_flash_delay>
}
    e610:	b004      	add	sp, #16
    e612:	bd10      	pop	{r4, pc}
        TPI->ACPR = psConfig->ui32ClockPrescaler;
    e614:	6904      	ldr	r4, [r0, #16]
    e616:	6114      	str	r4, [r2, #16]
        TPI->SPPR = psConfig->ui32PinProtocol;
    e618:	6883      	ldr	r3, [r0, #8]
    e61a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        TPI->CSPSR = (1 << (psConfig->ui32ParallelPortSize - 1));
    e61e:	68c1      	ldr	r1, [r0, #12]
        MCUCTRL->TPIUCTRL |= psConfig->ui32TraceClkIn;
    e620:	4c0c      	ldr	r4, [pc, #48]	; (e654 <am_hal_tpiu_enable+0xa0>)
        TPI->CSPSR = (1 << (psConfig->ui32ParallelPortSize - 1));
    e622:	3901      	subs	r1, #1
    e624:	2301      	movs	r3, #1
    e626:	408b      	lsls	r3, r1
    e628:	6053      	str	r3, [r2, #4]
        MCUCTRL->TPIUCTRL |= psConfig->ui32TraceClkIn;
    e62a:	6840      	ldr	r0, [r0, #4]
    e62c:	f8d4 2250 	ldr.w	r2, [r4, #592]	; 0x250
    e630:	4302      	orrs	r2, r0
    e632:	f8c4 2250 	str.w	r2, [r4, #592]	; 0x250
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    e636:	f240 20f7 	movw	r0, #759	; 0x2f7
    e63a:	f7ff fabf 	bl	dbbc <am_hal_flash_delay>
}
    e63e:	b004      	add	sp, #16
    e640:	bd10      	pop	{r4, pc}
    e642:	2005      	movs	r0, #5
    e644:	e7d3      	b.n	e5ee <am_hal_tpiu_enable+0x3a>
    e646:	bf00      	nop
    e648:	e0040000 	.word	0xe0040000
    e64c:	001da380 	.word	0x001da380
    e650:	000f4240 	.word	0x000f4240
    e654:	40020000 	.word	0x40020000
    e658:	6f727245 	.word	0x6f727245
    e65c:	65722072 	.word	0x65722072
    e660:	6e696461 	.word	0x6e696461
    e664:	44412067 	.word	0x44412067
    e668:	6e692043 	.word	0x6e692043
    e66c:	72726574 	.word	0x72726574
    e670:	20747075 	.word	0x20747075
    e674:	74617473 	.word	0x74617473
    e678:	000a7375 	.word	0x000a7375
    e67c:	6f727245 	.word	0x6f727245
    e680:	6c632072 	.word	0x6c632072
    e684:	69726165 	.word	0x69726165
    e688:	4120676e 	.word	0x4120676e
    e68c:	69204344 	.word	0x69204344
    e690:	7265746e 	.word	0x7265746e
    e694:	74707572 	.word	0x74707572
    e698:	61747320 	.word	0x61747320
    e69c:	0a737574 	.word	0x0a737574
    e6a0:	00000000 	.word	0x00000000
    e6a4:	6f727245 	.word	0x6f727245
    e6a8:	202d2072 	.word	0x202d2072
    e6ac:	666e6f63 	.word	0x666e6f63
    e6b0:	72756769 	.word	0x72756769
    e6b4:	20676e69 	.word	0x20676e69
    e6b8:	20434441 	.word	0x20434441
    e6bc:	20414d44 	.word	0x20414d44
    e6c0:	6c696166 	.word	0x6c696166
    e6c4:	0a2e6465 	.word	0x0a2e6465
    e6c8:	00000000 	.word	0x00000000
    e6cc:	6f727245 	.word	0x6f727245
    e6d0:	202d2072 	.word	0x202d2072
    e6d4:	65736572 	.word	0x65736572
    e6d8:	74617672 	.word	0x74617672
    e6dc:	206e6f69 	.word	0x206e6f69
    e6e0:	7420666f 	.word	0x7420666f
    e6e4:	41206568 	.word	0x41206568
    e6e8:	69204344 	.word	0x69204344
    e6ec:	6174736e 	.word	0x6174736e
    e6f0:	2065636e 	.word	0x2065636e
    e6f4:	6c696166 	.word	0x6c696166
    e6f8:	0a2e6465 	.word	0x0a2e6465
    e6fc:	00000000 	.word	0x00000000
    e700:	6f727245 	.word	0x6f727245
    e704:	202d2072 	.word	0x202d2072
    e708:	20434441 	.word	0x20434441
    e70c:	65776f70 	.word	0x65776f70
    e710:	6e6f2072 	.word	0x6e6f2072
    e714:	69616620 	.word	0x69616620
    e718:	2e64656c 	.word	0x2e64656c
    e71c:	0000000a 	.word	0x0000000a
    e720:	6f727245 	.word	0x6f727245
    e724:	202d2072 	.word	0x202d2072
    e728:	666e6f63 	.word	0x666e6f63
    e72c:	72756769 	.word	0x72756769
    e730:	20676e69 	.word	0x20676e69
    e734:	20434441 	.word	0x20434441
    e738:	6c696166 	.word	0x6c696166
    e73c:	0a2e6465 	.word	0x0a2e6465
    e740:	00000000 	.word	0x00000000
    e744:	6f727245 	.word	0x6f727245
    e748:	202d2072 	.word	0x202d2072
    e74c:	666e6f63 	.word	0x666e6f63
    e750:	72756769 	.word	0x72756769
    e754:	20676e69 	.word	0x20676e69
    e758:	20434441 	.word	0x20434441
    e75c:	746f6c53 	.word	0x746f6c53
    e760:	66203020 	.word	0x66203020
    e764:	656c6961 	.word	0x656c6961
    e768:	000a2e64 	.word	0x000a2e64
    e76c:	6f727245 	.word	0x6f727245
    e770:	202d2072 	.word	0x202d2072
    e774:	62616e65 	.word	0x62616e65
    e778:	676e696c 	.word	0x676e696c
    e77c:	43444120 	.word	0x43444120
    e780:	69616620 	.word	0x69616620
    e784:	2e64656c 	.word	0x2e64656c
    e788:	0000000a 	.word	0x0000000a
    e78c:	6f727245 	.word	0x6f727245
    e790:	202d2072 	.word	0x202d2072
    e794:	666e6f63 	.word	0x666e6f63
    e798:	72756769 	.word	0x72756769
    e79c:	20676e69 	.word	0x20676e69
    e7a0:	20656874 	.word	0x20656874
    e7a4:	74737973 	.word	0x74737973
    e7a8:	63206d65 	.word	0x63206d65
    e7ac:	6b636f6c 	.word	0x6b636f6c
    e7b0:	69616620 	.word	0x69616620
    e7b4:	2e64656c 	.word	0x2e64656c
    e7b8:	0000000a 	.word	0x0000000a
    e7bc:	6f727245 	.word	0x6f727245
    e7c0:	202d2072 	.word	0x202d2072
    e7c4:	666e6f63 	.word	0x666e6f63
    e7c8:	72756769 	.word	0x72756769
    e7cc:	20676e69 	.word	0x20676e69
    e7d0:	20656874 	.word	0x20656874
    e7d4:	74737973 	.word	0x74737973
    e7d8:	63206d65 	.word	0x63206d65
    e7dc:	65686361 	.word	0x65686361
    e7e0:	69616620 	.word	0x69616620
    e7e4:	2e64656c 	.word	0x2e64656c
    e7e8:	0000000a 	.word	0x0000000a
    e7ec:	6f727245 	.word	0x6f727245
    e7f0:	202d2072 	.word	0x202d2072
    e7f4:	62616e65 	.word	0x62616e65
    e7f8:	676e696c 	.word	0x676e696c
    e7fc:	65687420 	.word	0x65687420
    e800:	73797320 	.word	0x73797320
    e804:	206d6574 	.word	0x206d6574
    e808:	68636163 	.word	0x68636163
    e80c:	61662065 	.word	0x61662065
    e810:	64656c69 	.word	0x64656c69
    e814:	00000a2e 	.word	0x00000a2e
    e818:	6f727245 	.word	0x6f727245
    e81c:	202d2072 	.word	0x202d2072
    e820:	666e6f63 	.word	0x666e6f63
    e824:	72756769 	.word	0x72756769
    e828:	20676e69 	.word	0x20676e69
    e82c:	20656874 	.word	0x20656874
    e830:	73616c66 	.word	0x73616c66
    e834:	656d2068 	.word	0x656d2068
    e838:	79726f6d 	.word	0x79726f6d
    e83c:	69616620 	.word	0x69616620
    e840:	2e64656c 	.word	0x2e64656c
    e844:	0000000a 	.word	0x0000000a
    e848:	6f727245 	.word	0x6f727245
    e84c:	202d2072 	.word	0x202d2072
    e850:	666e6f63 	.word	0x666e6f63
    e854:	72756769 	.word	0x72756769
    e858:	20676e69 	.word	0x20676e69
    e85c:	20656874 	.word	0x20656874
    e860:	4d415253 	.word	0x4d415253
    e864:	69616620 	.word	0x69616620
    e868:	2e64656c 	.word	0x2e64656c
    e86c:	0000000a 	.word	0x0000000a
    e870:	6f727245 	.word	0x6f727245
    e874:	202d2072 	.word	0x202d2072
    e878:	67697274 	.word	0x67697274
    e87c:	69726567 	.word	0x69726567
    e880:	7420676e 	.word	0x7420676e
    e884:	41206568 	.word	0x41206568
    e888:	66204344 	.word	0x66204344
    e88c:	656c6961 	.word	0x656c6961
    e890:	000a2e64 	.word	0x000a2e64
    e894:	20434441 	.word	0x20434441
    e898:	6d617845 	.word	0x6d617845
    e89c:	20656c70 	.word	0x20656c70
    e8a0:	68746977 	.word	0x68746977
    e8a4:	322e3120 	.word	0x322e3120
    e8a8:	7370734d 	.word	0x7370734d
    e8ac:	646e6120 	.word	0x646e6120
    e8b0:	4d504c20 	.word	0x4d504c20
    e8b4:	3d45444f 	.word	0x3d45444f
    e8b8:	00000a30 	.word	0x00000a30
    e8bc:	20414d44 	.word	0x20414d44
    e8c0:	6f727245 	.word	0x6f727245
    e8c4:	636f2072 	.word	0x636f2072
    e8c8:	65727563 	.word	0x65727563
    e8cc:	00000a64 	.word	0x00000a64
    e8d0:	20414d44 	.word	0x20414d44
    e8d4:	706d6f43 	.word	0x706d6f43
    e8d8:	6574656c 	.word	0x6574656c
    e8dc:	0000000a 	.word	0x0000000a
    e8e0:	6f727245 	.word	0x6f727245
    e8e4:	202d2072 	.word	0x202d2072
    e8e8:	6c696166 	.word	0x6c696166
    e8ec:	74206465 	.word	0x74206465
    e8f0:	7270206f 	.word	0x7270206f
    e8f4:	7365636f 	.word	0x7365636f
    e8f8:	61732073 	.word	0x61732073
    e8fc:	656c706d 	.word	0x656c706d
    e900:	000a2e73 	.word	0x000a2e73
    e904:	6f727245 	.word	0x6f727245
    e908:	202d2072 	.word	0x202d2072
    e90c:	61656c63 	.word	0x61656c63
    e910:	676e6972 	.word	0x676e6972
    e914:	65687420 	.word	0x65687420
    e918:	43444120 	.word	0x43444120
    e91c:	746e6920 	.word	0x746e6920
    e920:	75727265 	.word	0x75727265
    e924:	20737470 	.word	0x20737470
    e928:	6c696166 	.word	0x6c696166
    e92c:	0a2e6465 	.word	0x0a2e6465
    e930:	00000000 	.word	0x00000000
    e934:	0a0a0a0a 	.word	0x0a0a0a0a
    e938:	0a0a0a0a 	.word	0x0a0a0a0a
    e93c:	0a0a0a0a 	.word	0x0a0a0a0a
    e940:	0a0a0a0a 	.word	0x0a0a0a0a
    e944:	00000a0a 	.word	0x00000a0a

0000e948 <g_AM_PIN_16_ADCSE0>:
    e948:	00000000                                ....

0000e94c <g_AM_BSP_GPIO_ITM_SWO>:
    e94c:	00000002                                ....

0000e950 <am_hal_cachectrl_defaults>:
    e950:	00000308                                ....

0000e954 <g_AM_HAL_GPIO_DISABLE>:
    e954:	00000003                                ....

0000e958 <g_AM_HAL_GPIO_OUTPUT>:
    e958:	00000403                                ....

0000e95c <g_ui8Bit76Capabilities>:
    e95c:	02800101 80010180 80800101 80808080     ................
    e96c:	80808080 80808008 01800180 80808080     ................
    e97c:	80808080 01800402 01010401 80808080     ................
    e98c:	00000101                                ....

0000e990 <g_ui8Inpen>:
    e990:	e2242323 100723a1 e1004303 3561a151     ##$..#...C..Q.a5
    e9a0:	4181c525 d160b001 31a13130 1100f101     %..A..`.01.1....
    e9b0:	01d121b1 300511e5 31301037 40006100     .!.....07.01.a.@
    e9c0:	00003130                                01..

0000e9c4 <g_ui8NCEtable>:
    e9c4:	13524232 60221202 21534333 20504030     2BR..."`3CS!0@P 
    e9d4:	11514131 ffffffff ffffffff 60514131     1AQ.........1AQ`
    e9e4:	00504030 23534333 60524232 30201000     0@P.3CS#2BR`.. 0
    e9f4:	61504030 01514131 42221202 60231303     0@Pa1AQ..."B..#`
    ea04:	50201000 41211101 32221202 60331303     .. P..!A.."2..3`
    ea14:	21514131 22524232 03534333 40201000     1AQ!2BR"3CS... @
    ea24:	51211101 02524232 13534333 10504030     ..!Q2BR.3CS.0@P.
    ea34:	60514131 12524232 03534333 40201000     1AQ`2BR.3CS... @
    ea44:	61211101 52221202 33231303 30201000     ..!a.."R..#3.. 0
    ea54:	61514131 02524232 53331303 ffffffff     1AQa2BR...3S....
    ea64:	ffffffff 61211101 50201000 61211101     ......!a.. P..!a
    ea74:	52221202 13534333 61504030 31211101     .."R3CS.0@Pa..!1
    ea84:	32221202 43231303                       .."2..#C

0000ea8c <g_ui8nCEpins>:
    ea8c:	02070707 00080802 01020202 01010101     ................
    ea9c:	01010101 01010101 01010101 01010101     ................
    eaac:	01010101 08010101 01010008 01010101     ................
    eabc:	00000101                                ....

0000eac0 <g_am_hal_mcuctrl_flash_size>:
    eac0:	00004000 00008000 00010000 00020000     .@..............
    ead0:	00040000 00080000 00100000 00200000     .............. .
	...

0000eb00 <g_am_hal_mcuctrl_sram_size>:
    eb00:	00004000 00008000 00010000 00020000     .@..............
    eb10:	00040000 00080000 00100000 00060000     ................
	...

0000eb40 <am_hal_pwrctrl_memory_control>:
	...
    eb54:	00000001 00000001 00000001 00001fff     ................
    eb64:	00001fff 00000003 00000003 00000003     ................
    eb74:	00001fff 00001fff 00000007 00000007     ................
    eb84:	00000007 00001fff 00001fff 0000000f     ................
    eb94:	0000000f 0000000f 00001fff 00001fff     ................
    eba4:	0000001f 0000001f 0000001f 00001fff     ................
    ebb4:	00001fff 0000003f 0000003f 0000003f     ....?...?...?...
    ebc4:	00001fff 00001fff 0000007f 0000007f     ................
    ebd4:	0000007f 00001fff 00001fff 000000ff     ................
    ebe4:	000000ff 000000ff 00001fff 00001fff     ................
    ebf4:	000001ff 000001ff 000001ff 00001fff     ................
    ec04:	00001fff 000003ff 000003ff 000003ff     ................
    ec14:	00001fff 00001fff 000007ff 000007ff     ................
    ec24:	000007ff 00001fff 00001fff 00000fff     ................
    ec34:	00000fff 00000fff 00001fff 00001fff     ................
    ec44:	00001fff 00001fff 00001fff 00001fff     ................
    ec54:	00001fff 00002000 00002000 00002000     ..... ... ... ..
    ec64:	00006000 00006000 00006000 00006000     .`...`...`...`..
    ec74:	00006000 00006000 00006000 c0000000     .`...`...`......
    ec84:	00018000 c0000000 c0000000 00018000     ................
    ec94:	c0007fff 0001ffff c0007fff c0007fff     ................
    eca4:	0001ffff                                ....

0000eca8 <am_hal_pwrctrl_peripheral_control>:
	...
    ecb4:	00000001 00000004 00000004 00000002     ................
    ecc4:	00000008 00000008 00000004 00000008     ................
    ecd4:	00000008 00000008 00000008 00000008     ................
    ece4:	00000010 00000010 00000010 00000020     ............ ...
    ecf4:	00000010 00000010 00000040 00000010     ........@.......
    ed04:	00000010 00000080 00000004 00000004     ................
    ed14:	00000100 00000004 00000004 00000200     ................
    ed24:	00000020 00000020 00000400 00000004      ... ...........
    ed34:	00000004 00000800 00000040 00000040     ........@...@...
    ed44:	00001000 00000080 00000080 00002000     ............. ..
    ed54:	00000100 00000100                       ........
