Source Block: hdl/projects/adrv9001/zed/system_top.v@381:391@HdlStmAssign
 assign spi_en  = vadj_err ? 1'bz : spi_en_s;
 assign spi_dio = vadj_err ? 1'bz : spi_dio_s;

 assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;
 assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;
 assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;
 assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;

endmodule

// ***************************************************************************

Diff Content:
- 386  assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;

Clone Blocks:
Clone Blocks 1:
hdl/projects/adrv9001/zc706/system_top.v@331:341

  );

 assign spi_clk = vadj_err ? 1'bz : spi_clk_s;
 assign spi_en  = vadj_err ? 1'bz : spi_en_s;
 assign spi_dio = vadj_err ? 1'bz : spi_dio_s;

 assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;
 assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;
 assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;
 assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;

Clone Blocks 2:
hdl/projects/adrv9001/zed/system_top.v@379:389

 assign spi_clk = vadj_err ? 1'bz : spi_clk_s;
 assign spi_en  = vadj_err ? 1'bz : spi_en_s;
 assign spi_dio = vadj_err ? 1'bz : spi_dio_s;

 assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;
 assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;
 assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;
 assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;

endmodule

Clone Blocks 3:
hdl/projects/adrv9001/zed/system_top.v@375:385
    .spi1_sdi_i (1'b0),
    .spi1_sdo_i (1'b0),
    .spi1_sdo_o ()
  );

 assign spi_clk = vadj_err ? 1'bz : spi_clk_s;
 assign spi_en  = vadj_err ? 1'bz : spi_en_s;
 assign spi_dio = vadj_err ? 1'bz : spi_dio_s;

 assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;
 assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;

Clone Blocks 4:
hdl/projects/adrv9001/zc706/system_top.v@336:346
 assign spi_dio = vadj_err ? 1'bz : spi_dio_s;

 assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;
 assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;
 assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;
 assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;

endmodule

// ***************************************************************************
// ***************************************************************************

Clone Blocks 5:
hdl/projects/adrv9001/zc706/system_top.v@333:343

 assign spi_clk = vadj_err ? 1'bz : spi_clk_s;
 assign spi_en  = vadj_err ? 1'bz : spi_en_s;
 assign spi_dio = vadj_err ? 1'bz : spi_dio_s;

 assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;
 assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;
 assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;
 assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;

endmodule

Clone Blocks 6:
hdl/projects/adrv9001/zc706/system_top.v@330:340
    .tdd_sync_cntr (tdd_sync_cntr)

  );

 assign spi_clk = vadj_err ? 1'bz : spi_clk_s;
 assign spi_en  = vadj_err ? 1'bz : spi_en_s;
 assign spi_dio = vadj_err ? 1'bz : spi_dio_s;

 assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;
 assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;
 assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;

Clone Blocks 7:
hdl/projects/adrv9001/zed/system_top.v@376:386
    .spi1_sdo_i (1'b0),
    .spi1_sdo_o ()
  );

 assign spi_clk = vadj_err ? 1'bz : spi_clk_s;
 assign spi_en  = vadj_err ? 1'bz : spi_en_s;
 assign spi_dio = vadj_err ? 1'bz : spi_dio_s;

 assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;
 assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;
 assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;

Clone Blocks 8:
hdl/projects/adrv9001/zc706/system_top.v@329:339
    .tdd_sync (tdd_sync_i),
    .tdd_sync_cntr (tdd_sync_cntr)

  );

 assign spi_clk = vadj_err ? 1'bz : spi_clk_s;
 assign spi_en  = vadj_err ? 1'bz : spi_en_s;
 assign spi_dio = vadj_err ? 1'bz : spi_dio_s;

 assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;
 assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;

Clone Blocks 9:
hdl/projects/adrv9001/zed/system_top.v@382:392
 assign spi_dio = vadj_err ? 1'bz : spi_dio_s;

 assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;
 assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;
 assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;
 assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;

endmodule

// ***************************************************************************
// ***************************************************************************

Clone Blocks 10:
hdl/projects/adrv9001/zed/system_top.v@380:390
 assign spi_clk = vadj_err ? 1'bz : spi_clk_s;
 assign spi_en  = vadj_err ? 1'bz : spi_en_s;
 assign spi_dio = vadj_err ? 1'bz : spi_dio_s;

 assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;
 assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;
 assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;
 assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;

endmodule


Clone Blocks 11:
hdl/projects/adrv9001/zed/system_top.v@377:387
    .spi1_sdo_o ()
  );

 assign spi_clk = vadj_err ? 1'bz : spi_clk_s;
 assign spi_en  = vadj_err ? 1'bz : spi_en_s;
 assign spi_dio = vadj_err ? 1'bz : spi_dio_s;

 assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;
 assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;
 assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;
 assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;

Clone Blocks 12:
hdl/projects/adrv9001/zc706/system_top.v@334:344
 assign spi_clk = vadj_err ? 1'bz : spi_clk_s;
 assign spi_en  = vadj_err ? 1'bz : spi_en_s;
 assign spi_dio = vadj_err ? 1'bz : spi_dio_s;

 assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;
 assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;
 assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;
 assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;

endmodule


Clone Blocks 13:
hdl/projects/adrv9001/zc706/system_top.v@335:345
 assign spi_en  = vadj_err ? 1'bz : spi_en_s;
 assign spi_dio = vadj_err ? 1'bz : spi_dio_s;

 assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;
 assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;
 assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;
 assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;

endmodule

// ***************************************************************************

