

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 1000 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               200f3ff8827e85c83ff3eefb99f59c8c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting PTX file and ptxas options    1: lbm.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: lbm.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting specific PTX file named lbm.1.sm_70.ptx 
Extracting specific PTX file named lbm.2.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm2PfS_ : hostFun 0x0x405bab, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lbm.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.1.sm_70.ptx
GPGPU-Sim PTX: Parsing lbm.2.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmgPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmiPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm3PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm4PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm5PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm6PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z27performStreamCollide_kernelPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmoPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmwPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmqPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmuPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmbPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmjPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmdPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmlPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm1PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm2PfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lbm.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from lbm.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm2PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm1PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmlPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmdPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmjPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmbPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmuPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmqPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmwPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmoPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z27performStreamCollide_kernelPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm6PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm5PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm4PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm3PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmiPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmgPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm1PfS_ : hostFun 0x0x405a6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmlPfS_ : hostFun 0x0x40592b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmdPfS_ : hostFun 0x0x4057eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmjPfS_ : hostFun 0x0x4056ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmbPfS_ : hostFun 0x0x40556b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmuPfS_ : hostFun 0x0x40542b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmqPfS_ : hostFun 0x0x4052eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmwPfS_ : hostFun 0x0x4051ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmoPfS_ : hostFun 0x0x40506b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z27performStreamCollide_kernelPfS_ : hostFun 0x0x404f2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm6PfS_ : hostFun 0x0x404deb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm5PfS_ : hostFun 0x0x404cab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm4PfS_ : hostFun 0x0x404b6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm3PfS_ : hostFun 0x0x404a2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmiPfS_ : hostFun 0x0x4048eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmgPfS_ : hostFun 0x0x4047ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60f380; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460f380; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
LBM_allocateGrid: allocated 185.2 MByte
MAIN_printInfo:
	grid size      : 120 x 120 x 150 = 2.16 * 10^6 Cells
	nTimeSteps     : 3000
	result file    : /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/run/long/reference.dat
	action         : store
	simulation type: lid-driven cavity
	obstacle file  : /home/pli11/Videos/parboil_benchmark/parboil/datasets/lbm/long/input/120_120_150_ldc.of

LBM_allocateGrid: allocated 185.2 MByte
LBM_allocateGrid: allocated 185.2 MByte
LBM_showGridStatistics:
	nObstacleCells:  343321 nAccelCells:   26912 nFluidCells: 1789767
	minRho:   1.0000 maxRho:   1.0000 mass: 2.160000e+06
	minU: 0.000000e+00 maxU: 0.000000e+00

event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffed2757e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffed2757e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4047ab (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z32performStreamCollide_kernel_nvmgPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z32performStreamCollide_kernel_nvmgPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32performStreamCollide_kernel_nvmgPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32performStreamCollide_kernel_nvmgPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32performStreamCollide_kernel_nvmgPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32performStreamCollide_kernel_nvmgPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z32performStreamCollide_kernel_nvmgPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (lbm.2.sm_70.ptx:63) @%p2 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (lbm.2.sm_70.ptx:248) shl.b64 %rd27, %rd1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (lbm.2.sm_70.ptx:64) bra.uni BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (lbm.2.sm_70.ptx:79) add.f32 %f58, %f257, %f255;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x170 (lbm.2.sm_70.ptx:76) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (lbm.2.sm_70.ptx:248) shl.b64 %rd27, %rd1, 2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x860 (lbm.2.sm_70.ptx:342) @%p4 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c8 (lbm.2.sm_70.ptx:362) setp.eq.s32%p1, %r7, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa28 (lbm.2.sm_70.ptx:446) @!%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa98 (lbm.2.sm_70.ptx:468) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa30 (lbm.2.sm_70.ptx:447) bra.uni BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa38 (lbm.2.sm_70.ptx:450) mov.u32 %r30, %nctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32performStreamCollide_kernel_nvmgPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32performStreamCollide_kernel_nvmgPfS_'.
GPGPU-Sim PTX: pushing kernel '_Z32performStreamCollide_kernel_nvmgPfS_' to stream 0, gridDim= (120,150,1) blockDim = (120,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: CTA/core = 10, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmgPfS_'
kernel_name = _Z32performStreamCollide_kernel_nvmgPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 75987
gpu_sim_insn = 52912264
gpu_ipc =     696.3331
gpu_tot_sim_cycle = 75987
gpu_tot_sim_insn = 52912264
gpu_tot_ipc =     696.3331
gpu_tot_issued_cta = 1800
gpu_occupancy = 58.1675% 
gpu_tot_occupancy = 58.1675% 
max_total_param_size = 0
gpu_stall_dramfull = 2504609
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      17.9749
partiton_level_parallism_total  =      17.9749
partiton_level_parallism_util =      20.2532
partiton_level_parallism_util_total  =      20.2532
L2_BW  =     645.0563 GB/Sec
L2_BW_total  =     645.0563 GB/Sec
gpu_total_sim_rate=77470
############## bottleneck_stats #############
cycles: core 75987, icnt 75987, l2 75987, dram 57057
gpu_ipc	696.333
gpu_tot_issued_cta = 1800, average cycles = 42
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 507535 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 164273 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.076	80
L1D data util	0.933	80	1.044	63
L1D tag util	0.891	80	0.924	33
L2 data util	0.514	64	0.544	29
L2 tag util	0.281	64	0.301	32
n_l2_access	 1366163
icnt s2m util	0.000	0	0.000	32	flits per packet: -nan
icnt m2s util	0.000	0	0.000	32	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.623	32	0.641	14

latency_dram:	796116474, num_dram_reqs:	1352872
DRAM latency:	3763

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.000
thread slot	0.625
TB slot    	0.312
L1I tag util	0.156	80	0.175	68

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.062	80	0.070	63
sp pipe util	0.056	80	0.065	68
sfu pipe util	0.003	80	0.003	68
ldst mem cycle	0.000	0	0.000	68

smem port	0.000	0

n_reg_bank	16
reg port	0.043	16	0.056	3
L1D tag util	0.891	80	0.924	33
L1D fill util	0.083	80	0.095	63
n_l1d_mshr	4096
L1D mshr util	0.096	80
n_l1d_missq	16
L1D missq util	0.841	80
L1D hit rate	0.000
L1D miss rate	0.262
L1D rsfail rate	0.738
L2 tag util	0.281	64	0.301	32
L2 fill util	0.104	64	0.111	16
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.551	64	0.603	33
L2 missq util	0.007	64	0.007	57
L2 hit rate	0.000
L2 miss rate	0.995
L2 rsfail rate	0.005

dram activity	0.916	32	0.926	8

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 16934336, load_transaction_bytes 16934336, icnt_m2s_bytes 0
n_gmem_load_insns 141090, n_gmem_load_accesses 529198
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.333

run 0.013, fetch 0.001, sync 0.525, control 0.000, data 0.413, struct 0.047
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16573, Miss = 16573, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50695
	L1D_cache_core[1]: Access = 18019, Miss = 18019, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48239
	L1D_cache_core[2]: Access = 16376, Miss = 16376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53399
	L1D_cache_core[3]: Access = 17587, Miss = 17587, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50744
	L1D_cache_core[4]: Access = 16755, Miss = 16755, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50298
	L1D_cache_core[5]: Access = 17532, Miss = 17532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51793
	L1D_cache_core[6]: Access = 18456, Miss = 18456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49393
	L1D_cache_core[7]: Access = 17913, Miss = 17913, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50078
	L1D_cache_core[8]: Access = 17239, Miss = 17239, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48871
	L1D_cache_core[9]: Access = 18293, Miss = 18293, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49054
	L1D_cache_core[10]: Access = 17754, Miss = 17754, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48412
	L1D_cache_core[11]: Access = 18243, Miss = 18243, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50893
	L1D_cache_core[12]: Access = 19263, Miss = 19263, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47858
	L1D_cache_core[13]: Access = 17251, Miss = 17251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49367
	L1D_cache_core[14]: Access = 19454, Miss = 19454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48659
	L1D_cache_core[15]: Access = 17811, Miss = 17811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47364
	L1D_cache_core[16]: Access = 19267, Miss = 19267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49809
	L1D_cache_core[17]: Access = 17775, Miss = 17775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50863
	L1D_cache_core[18]: Access = 17126, Miss = 17126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50881
	L1D_cache_core[19]: Access = 18103, Miss = 18103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50046
	L1D_cache_core[20]: Access = 17283, Miss = 17283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50150
	L1D_cache_core[21]: Access = 18561, Miss = 18561, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47032
	L1D_cache_core[22]: Access = 17481, Miss = 17481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52701
	L1D_cache_core[23]: Access = 18477, Miss = 18477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49927
	L1D_cache_core[24]: Access = 18201, Miss = 18201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48099
	L1D_cache_core[25]: Access = 17542, Miss = 17542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51812
	L1D_cache_core[26]: Access = 18112, Miss = 18112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48605
	L1D_cache_core[27]: Access = 18828, Miss = 18828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50458
	L1D_cache_core[28]: Access = 16268, Miss = 16268, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53213
	L1D_cache_core[29]: Access = 18372, Miss = 18372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50378
	L1D_cache_core[30]: Access = 18022, Miss = 18022, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48669
	L1D_cache_core[31]: Access = 17887, Miss = 17887, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48629
	L1D_cache_core[32]: Access = 18242, Miss = 18242, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48643
	L1D_cache_core[33]: Access = 16389, Miss = 16389, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53840
	L1D_cache_core[34]: Access = 16885, Miss = 16885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50479
	L1D_cache_core[35]: Access = 18538, Miss = 18538, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46505
	L1D_cache_core[36]: Access = 17389, Miss = 17389, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51252
	L1D_cache_core[37]: Access = 16027, Miss = 16027, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52115
	L1D_cache_core[38]: Access = 17149, Miss = 17149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49003
	L1D_cache_core[39]: Access = 17083, Miss = 17083, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52872
	L1D_cache_core[40]: Access = 18440, Miss = 18440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50322
	L1D_cache_core[41]: Access = 18965, Miss = 18965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44979
	L1D_cache_core[42]: Access = 16401, Miss = 16401, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50381
	L1D_cache_core[43]: Access = 16746, Miss = 16746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50930
	L1D_cache_core[44]: Access = 17673, Miss = 17673, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48262
	L1D_cache_core[45]: Access = 17464, Miss = 17464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50019
	L1D_cache_core[46]: Access = 17954, Miss = 17954, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50127
	L1D_cache_core[47]: Access = 18319, Miss = 18319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50686
	L1D_cache_core[48]: Access = 16352, Miss = 16352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52119
	L1D_cache_core[49]: Access = 17455, Miss = 17455, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52488
	L1D_cache_core[50]: Access = 17677, Miss = 17677, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51581
	L1D_cache_core[51]: Access = 17995, Miss = 17995, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48215
	L1D_cache_core[52]: Access = 17818, Miss = 17818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47288
	L1D_cache_core[53]: Access = 17848, Miss = 17848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50753
	L1D_cache_core[54]: Access = 16165, Miss = 16165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53410
	L1D_cache_core[55]: Access = 17624, Miss = 17624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49748
	L1D_cache_core[56]: Access = 17366, Miss = 17366, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51620
	L1D_cache_core[57]: Access = 17910, Miss = 17910, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50005
	L1D_cache_core[58]: Access = 17544, Miss = 17544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50814
	L1D_cache_core[59]: Access = 18386, Miss = 18386, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47717
	L1D_cache_core[60]: Access = 17960, Miss = 17960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47855
	L1D_cache_core[61]: Access = 17986, Miss = 17986, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50719
	L1D_cache_core[62]: Access = 15181, Miss = 15181, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53326
	L1D_cache_core[63]: Access = 19837, Miss = 19837, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45513
	L1D_cache_core[64]: Access = 18203, Miss = 18203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49386
	L1D_cache_core[65]: Access = 18244, Miss = 18244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50428
	L1D_cache_core[66]: Access = 17415, Miss = 17415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50455
	L1D_cache_core[67]: Access = 16813, Miss = 16813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51321
	L1D_cache_core[68]: Access = 19385, Miss = 19385, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47929
	L1D_cache_core[69]: Access = 17714, Miss = 17714, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49650
	L1D_cache_core[70]: Access = 18005, Miss = 18005, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51278
	L1D_cache_core[71]: Access = 16407, Miss = 16407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52242
	L1D_cache_core[72]: Access = 17945, Miss = 17945, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49821
	L1D_cache_core[73]: Access = 18024, Miss = 18024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48584
	L1D_cache_core[74]: Access = 17561, Miss = 17561, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50146
	L1D_cache_core[75]: Access = 18354, Miss = 18354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50370
	L1D_cache_core[76]: Access = 17134, Miss = 17134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50677
	L1D_cache_core[77]: Access = 17388, Miss = 17388, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50279
	L1D_cache_core[78]: Access = 19131, Miss = 19131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48049
	L1D_cache_core[79]: Access = 17769, Miss = 17769, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49267
	L1D_total_cache_accesses = 1418084
	L1D_total_cache_misses = 1418084
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3999857
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.089
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 528034
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1507267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 890050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2492590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 528034
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 890050

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1507267
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2492590
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
511, 452, 452, 462, 496, 450, 449, 460, 664, 607, 607, 627, 496, 449, 449, 460, 621, 566, 566, 586, 599, 554, 566, 586, 476, 431, 429, 440, 508, 470, 525, 535, 557, 532, 546, 550, 403, 396, 396, 402, 
gpgpu_n_tot_thrd_icount = 59037792
gpgpu_n_tot_w_icount = 1844931
gpgpu_n_stall_shd_mem = 5027998
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 527709
gpgpu_n_mem_write_global = 889161
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4227944
gpgpu_n_store_insn = 6241845
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 430800
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5027998
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17636024	W0_Idle:8254	W0_Scoreboard:3218758	W1:60139	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:246370	W24:204715	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:238937	W32:1102323
single_issue_nums: WS0:483531	WS1:448058	WS2:454534	WS3:466361	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4221672 {8:527709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35566440 {40:889161,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20244440 {40:506111,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6774312 {8:846789,}
maxmflatency = 15296 
max_icnt2mem_latency = 13648 
maxmrqlatency = 1737 
max_icnt2sh_latency = 643 
averagemflatency = 3762 
avg_icnt2mem_latency = 3002 
avg_mrq_latency = 181 
avg_icnt2sh_latency = 16 
mrq_lat_table:30358 	25043 	12953 	19972 	42727 	86420 	134703 	169227 	95432 	49611 	3678 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11 	1546 	18706 	340287 	462890 	476681 	52754 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	379 	3776 	7564 	10390 	2759 	50658 	441954 	517493 	315682 	15203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	902181 	177812 	108197 	65110 	31437 	24375 	20544 	20725 	2494 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	16 	52 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        12        24        20        20        16        20        12        20        20        20        16        20        12        12 
dram[1]:        11        11        12        21        17        17        15        15        16        15        14        15        12        18        10        11 
dram[2]:        12        16        20        16        24        20        16        20        12        20        20        20        20        16        12        12 
dram[3]:        11        14        14        14        21        17        15        15        16        15        14        15        15        18        14        14 
dram[4]:        16        16        16        16        20        20        16        20        12        20        20        20        12        16        16        13 
dram[5]:        14        14        14        14        14        17        15        15        16        15        14        15        18        18        14        11 
dram[6]:        20        16        16        16        24        20        16        20        13        20        20        20        12        12        12        16 
dram[7]:        14        14        14        14        21        17        15        15        16        15        14        15        12        18        14        14 
dram[8]:        16        24        16        16        20        20        16        20        12        20        20        20        16        12        12        12 
dram[9]:        14        21        14        18        14        17        15        15        16        15        14        15        14        18        11        11 
dram[10]:        24        16        24        14        20        24        16        20        12        20        20        20        20        16        12        12 
dram[11]:        17        14        21        14        12        21        15        15        16        17        14        15        12        18        10        10 
dram[12]:        16        24        24        16        20        20        16        20        12        20        20        20        16        13        16        12 
dram[13]:        14        14        21        14        12        17        15        15        16        15        14        15        14        18        11        11 
dram[14]:        24        24        12        16        20        20        16        20        16        20        20        20        12        16        16        12 
dram[15]:        14        21        14        14        14        17        15        15        16        15        15        15        12        18        11        11 
dram[16]:        20        20        16        16        20        20        16        20        12        20        20        20        16        16        16        12 
dram[17]:        11        11        14        14        14        17        15        15        16        15        14        15        14        18        11        11 
dram[18]:        24        24        12        12        20        20        16        20        12        20        20        20        12        12        12        12 
dram[19]:         9        21        12        18        12        15        15        15        16        15        14        15        14        18        10        11 
dram[20]:        16        24        20        12        20        20        16        20        16        20        20        20        16        12        12        12 
dram[21]:        14        21        21        14        14        15        15        15        16        17        14        15        14        18        14        14 
dram[22]:        12        16        16        16        20        24        16        20        16        20        20        20        16        16        15        16 
dram[23]:        11        14        18        14        12        18        15        15        16        15        14        15        11        18        11        11 
dram[24]:        12        16        24        12        20        20        16        20        16        20        20        20        20        16        16        12 
dram[25]:        14        14        21        12        14        21        15        15        16        15        14        15        15        18        14        14 
dram[26]:        16        16        16        16        20        24        16        20        12        20        20        20        16        16        16        12 
dram[27]:        14        14        14        14        21        21        15        15        16        15        15        15        14        18        11        14 
dram[28]:        12        12        24        20        20        20        16        20        16        20        20        20        16        12        12        12 
dram[29]:        14        14        21        18        14        15        15        15        16        15        14        15        14        18        14        14 
dram[30]:        16        16        16        12        20        20        16        20        20        20        20        20        12        12        12        12 
dram[31]:        14        10        14        12        14        15        15        15        16        16        14        15        11        18        14        11 
maximum service time to same row:
dram[0]:     19755     14030     19151     16306     21445     13220     10449      5908      6221      6253      7721      7710     12757     13297     16676     16684 
dram[1]:     19318     13025     18621     12189      7634      8283      5948      5967      6269      6321      6848      6902     11390     12048     15536     15529 
dram[2]:     20555     14323     19788     19722     12918     12468      7450      5908      6221      6253      7721      7710     12757     13297     16556     16549 
dram[3]:     19347     13101     13543     15491      7606      8162      5948      6086      6269      6321      6848      6902     11390     12048     15541     15496 
dram[4]:     20507     13861     13804     17348     10361     11839      5854     10380      6221      6253      7721      7710     12757     13297     16609     16621 
dram[5]:     19994     12936     13652     11220      7404      8813      7815      5967      6269      6321      6848      6902     11390     12048     15591     15585 
dram[6]:     20725     14090     14345     17784     10634     11630      7886     15061      6221      6253      7721      7710     12757     13297     16566     16537 
dram[7]:     19961     13182     10799     16888      7285      8346      5948      5967      6269      6321      6848      6902     11390     12048     15476     15452 
dram[8]:     20671     13737     16917     18431     12247      9959     12877      5908      6221      6253      7721      7710     12757     13297     16576     16558 
dram[9]:     19604     12925     13251     14660      7345      8517      5948      5967      6269      6321      6848      6902     11390     12048     15426     15422 
dram[10]:     20475     13038     13612     18845     14803     10784      5854      5908      6221      6253      7721      7710     12757     13297     16470     16458 
dram[11]:     19158     12395     15763     16409      7094      9048      6105      5967      6269      6321      6848      7524     11390     12048     15446     15440 
dram[12]:     20876     13560     19338     16828      8354     11712      7684      5908      6221      6253      7721      7710     12757     13297     16545     16536 
dram[13]:     19225     12234     15169     15282      7116      8922      6524      5967      6269      6321      6848      6902     11390     12048     15430     15425 
dram[14]:     20779     13191     14559     18302     10679     13355     10895      5908      6221      6253      7721      7710     12757     13297     16574     16554 
dram[15]:     19491     12511     12027     16207      6835     10339      5948      5967      6269      6321      6848      6902     11390     12048     15852     15895 
dram[16]:     20748     12580     13308     15427     11557     10103     12169     11231      6221      6253      7721      7710     12757     13297     16545     16530 
dram[17]:     19014     12656     14037     15412      6916      8426      5948      6293      6269      6321      6848      6902     11390     12048     15421     15404 
dram[18]:     20222     13576     16899     19987     11344     12514      5854      5908      6221      6253      7721      7710     12757     13297     16802     16838 
dram[19]:     19526     13327     13528     17981      6184      8554      7406      7800      6269      6321      6848      6979     11390     12048     15707     16176 
dram[20]:     20190     14712     19112     14812      9390     13912      5854      5908      6221      6253      7721      7710     12757     13297     16637     16625 
dram[21]:     18717     13077     14359     16353      8151      8590      5948      5967      6269      6321      7463      7041     11390     12048     15429     15417 
dram[22]:     20221     14267     18214     17279     12894     16539      5854      5908      6221      6253      7721      7710     12757     13297     16604     16597 
dram[23]:     18742     13109     13087     16478      5825      7922      9926      5967      6269      6321      7369      6902     11390     12048     15382     15372 
dram[24]:     20234     14624     16557     18071     15739     12778      5854      8214      6221      6253      7721      7710     12757     13297     16642     16644 
dram[25]:     18451     12775     13083     16047      6260      7907      8249      6341      6269      6321      6868      6902     11390     12048     15446     15434 
dram[26]:     19944     14739     13880     18062     15617     12625      6118      9826      6221      6253      7721      7710     12757     13297     16654     16644 
dram[27]:     18675     13058     10271     13867     10446      8235      5948      7004      6269      6321      6848      6902     11390     12048     15462     15450 
dram[28]:     20058     14608     15657     19394     14633     14190     15497      5908      6221      6253      7721      7710     12757     13297     16665     16666 
dram[29]:     19026     13401     13693     17000      6673      7946      5948      5967      6269      6321      7788      6902     11390     12048     15521     15497 
dram[30]:     20357     14708     18002     17801     16424     13981      5854      5908      6221      6253      7721      7710     12757     13297     16524     16696 
dram[31]:     18524     12752     15177     20226      6459      8369      6277      5967      6269      6321      6848      6902     11390     12048     15521     15631 
average row accesses per activate:
dram[0]:  3.689286  3.714815  3.956897  3.886956  3.960784  3.927481  3.154589  3.069444  3.053097  2.939086  3.030252  2.983305  3.171053  3.323944  3.540943  3.673684 
dram[1]:  3.216216  3.342857  3.475610  3.363636  3.451263  3.381944  2.807059  2.803204  2.667797  2.752613  2.737458  2.733558  2.809174  2.961014  3.127962  3.221106 
dram[2]:  3.718411  3.549153  3.750000  3.672065  3.868726  3.821561  3.104513  3.078704  2.891122  3.063717  2.957096  3.003361  3.108007  3.124294  3.594527  3.569620 
dram[3]:  3.433099  3.651515  3.441406  3.584677  3.521583  3.319865  2.960688  2.973301  2.737847  2.855596  2.839100  2.736577  2.917466  2.943249  3.300752  3.214815 
dram[4]:  3.735714  3.768382  3.667954  3.740891  3.775362  3.883019  3.094340  3.006742  2.883139  2.938879  3.003345  3.013559  3.212644  3.250493  3.751938  3.655353 
dram[5]:  3.325175  3.593156  3.581967  3.477912  3.500000  3.354949  2.805104  2.854167  2.706186  2.730570  2.750842  2.750422  2.816327  2.886320  3.104762  3.442359 
dram[6]:  3.921642  3.590106  3.813008  3.901709  3.934866  3.917293  3.139423  3.208633  2.895973  2.972556  2.920325  2.955298  3.241313  3.238281  3.761155  3.779891 
dram[7]:  3.698473  3.434629  3.573840  3.463710  3.355872  3.571956  2.914842  2.933014  2.736568  2.772329  2.763025  2.784615  2.835821  2.858490  3.435696  3.336787 
dram[8]:  3.860806  3.894737  4.021097  4.096070  4.042146  3.808664  3.087471  3.099768  2.894472  2.986231  2.877221  3.013491  3.251938  3.296223  3.884718  3.910614 
dram[9]:  3.585185  3.632576  3.536585  3.726496  3.507143  3.349153  2.893976  2.715556  2.701544  2.726804  2.871252  2.782906  2.896030  2.972710  3.451444  3.357327 
dram[10]:  3.645985  3.750916  3.825000  3.870833  3.746324  3.802920  3.083135  3.216346  2.963856  2.998270  2.955592  3.049828  3.307540  3.320000  3.567164  3.618182 
dram[11]:  3.405018  3.349091  3.333333  3.540084  3.420290  3.412186  2.854067  2.857809  2.746087  2.842011  2.704433  2.770017  2.916988  2.998016  3.248120  3.300518 
dram[12]:  3.757143  3.876923  4.000000  3.860759  3.906716  3.808118  3.129187  3.041190  2.953846  2.977663  2.884800  3.046472  3.211832  3.318458  3.819149  3.684073 
dram[13]:  3.530686  3.376760  3.498008  3.669456  3.394464  3.482517  2.834112  2.772522  2.674576  2.724138  2.766387  2.775891  2.940270  2.889961  3.213235  3.295918 
dram[14]:  3.977444  3.881919  3.795082  4.016878  3.950570  3.948339  3.119332  3.059908  2.965577  3.024348  2.976860  3.042445  3.123364  3.354125  3.711688  3.818182 
dram[15]:  3.411972  3.479853  3.514286  3.630252  3.464286  3.662963  2.749430  2.813364  2.623333  2.778947  2.768581  2.815199  2.721519  2.931907  3.176471  3.183168 
dram[16]:  3.830935  3.651246  3.840816  3.887500  3.689046  4.019157  3.176755  3.206731  2.972414  3.015625  3.057725  2.962046  3.237452  3.300797  3.614796  3.835165 
dram[17]:  3.468750  3.407534  3.579365  3.586345  3.406143  3.366667  2.820930  2.859123  2.779541  2.760000  2.724080  2.742905  2.846729  2.847170  3.424479  3.465425 
dram[18]:  3.658363  3.650735  3.653226  3.726141  3.694245  3.687050  3.006912  3.134118  2.908938  3.034843  2.963636  2.906301  3.195817  3.290837  3.726562  3.615183 
dram[19]:  3.479705  3.473684  3.481328  3.572034  3.460145  3.662921  2.776498  2.746637  2.687180  2.837500  2.773809  2.808950  2.970588  2.964144  3.264631  3.490358 
dram[20]:  3.803704  3.659420  3.838174  3.710204  3.838951  3.881679  3.104762  3.027273  2.895798  3.081416  2.944171  3.056507  3.222437  3.273453  3.680412  3.735135 
dram[21]:  3.460993  3.285223  3.678112  4.095238  3.407801  3.487365  2.814118  2.840278  2.723661  2.901460  2.843750  2.859895  2.882129  2.972111  3.260546  3.333333 
dram[22]:  3.615942  3.804598  3.995327  4.037383  3.873016  4.016260  3.080378  3.183771  3.029877  3.114695  2.983305  3.086655  3.180422  3.313765  3.652174  3.881216 
dram[23]:  3.444444  3.567669  3.687764  3.699571  3.426056  3.489437  2.809302  2.839081  2.764085  2.802120  2.749158  2.795181  2.903101  3.055441  3.547426  3.563889 
dram[24]:  3.623693  3.671480  3.911392  3.871369  3.883459  3.880597  3.178049  3.116279  3.001739  3.019097  2.965404  3.079310  3.156900  3.179389  3.565432  3.579487 
dram[25]:  3.369963  3.355556  3.446721  3.826484  3.452899  3.561338  2.753456  2.858140  2.691781  2.766551  2.853873  2.801709  2.788497  2.837121  3.218905  3.320955 
dram[26]:  4.026923  3.835878  3.858921  3.863248  3.984733  3.866171  3.072600  3.102088  2.994783  2.929174  2.968281  3.011725  3.234043  3.286282  3.869333  3.901408 
dram[27]:  3.485401  3.446887  3.588235  3.921659  3.478417  3.469751  2.748284  2.795455  2.748252  2.749135  2.818024  2.823834  2.844990  3.021956  3.303030  3.403183 
dram[28]:  3.744681  3.918288  3.879167  3.987124  3.867647  4.297959  3.084706  3.230024  2.991304  3.012111  3.100346  3.025381  3.129214  3.299401  3.582090  3.889197 
dram[29]:  3.721805  3.740310  3.804255  3.933628  3.540351  3.365188  2.861176  2.784580  2.709622  2.826476  2.817241  2.725458  2.870968  2.939453  3.518617  3.626741 
dram[30]:  3.679715  3.843284  3.840164  3.880165  4.038314  3.881919  2.959091  3.104167  2.889816  3.020906  2.983361  3.142857  3.247082  3.281437  3.585608  3.625974 
dram[31]:  3.475177  3.397924  3.754237  3.748936  3.473498  3.580882  2.917275  2.843678  2.732639  2.814159  2.726368  2.880911  2.899431  2.875240  3.411311  3.253769 
average row locality = 670124/210458 = 3.184122
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       905       888       776       760       760       768       904       920      1216      1224      1280      1280      1280      1280      1224      1200 
dram[1]:       819       812       714       707       707       707       791       812      1064      1071      1120      1120      1120      1120      1085      1071 
dram[2]:       917       918       785       769       752       760       904       920      1216      1224      1280      1280      1280      1280      1232      1216 
dram[3]:       845       841       743       740       737       722       798       815      1064      1071      1120      1120      1120      1120      1096      1086 
dram[4]:       936       900       813       776       792       772       908       928      1216      1224      1280      1280      1280      1280      1232      1200 
dram[5]:       829       840       733       717       712       715       802       823      1064      1071      1120      1120      1120      1120      1085      1071 
dram[6]:       928       908       804       772       781       776       904       928      1216      1224      1280      1280      1280      1280      1232      1209 
dram[7]:       849       835       727       717       692       702       793       815      1064      1071      1120      1120      1120      1120      1088      1081 
dram[8]:       936       920       816       796       808       796       904       928      1216      1224      1280      1280      1280      1280      1240      1224 
dram[9]:       855       837       728       728       728       728       797       812      1064      1071      1120      1120      1120      1120      1103      1096 
dram[10]:       900       904       780       792       778       776       896       928      1216      1224      1280      1280      1280      1280      1224      1208 
dram[11]:       810       803       696       694       693       686       784       812      1064      1071      1120      1120      1120      1120      1082      1061 
dram[12]:       924       900       800       780       804       776       908       922      1216      1224      1280      1280      1280      1280      1228      1208 
dram[13]:       852       838       740       736       732       732       805       819      1064      1071      1120      1120      1120      1120      1085      1082 
dram[14]:       932       920       796       808       789       804       904       920      1216      1224      1280      1280      1280      1280      1224      1228 
dram[15]:       847       826       728       721       718       728       802       809      1064      1071      1120      1120      1120      1120      1085      1085 
dram[16]:       936       916       804       788       792       783       909       924      1216      1224      1280      1280      1280      1280      1220      1212 
dram[17]:       875       868       764       757       740       745       805       826      1064      1071      1120      1120      1120      1120      1106      1092 
dram[18]:       908       879       780       756       775       760       896       920      1216      1224      1280      1280      1280      1280      1221      1200 
dram[19]:       826       812       714       700       700       714       798       812      1064      1071      1120      1120      1120      1120      1078      1071 
dram[20]:       924       904       789       784       768       751       896       920      1216      1224      1280      1280      1280      1280      1236      1212 
dram[21]:       843       829       716       715       701       698       788       812      1064      1071      1120      1120      1120      1120      1093      1083 
dram[22]:       900       892       712       733       716       720       896       920      1216      1224      1280      1280      1280      1280      1228      1208 
dram[23]:       840       833       735       721       717       728       798       819      1064      1071      1120      1120      1120      1120      1092      1078 
dram[24]:       916       904       792       788       787       782       896       928      1216      1224      1280      1280      1280      1280      1228      1208 
dram[25]:       819       800       707       699       693       692       787       812      1064      1071      1120      1120      1120      1120      1085      1068 
dram[26]:       924       904       793       767       784       772       904       924      1216      1224      1280      1280      1280      1280      1232      1216 
dram[27]:       842       829       716       707       707       707       791       812      1064      1071      1120      1120      1120      1120      1092      1082 
dram[28]:       937       896       788       792       792       790       904       920      1216      1224      1280      1280      1280      1280      1236      1216 
dram[29]:       854       847       749       749       749       720       805       812      1064      1071      1120      1120      1120      1120      1099      1092 
dram[30]:       912       904       792       792       792       784       896       928      1216      1224      1280      1280      1280      1280      1240      1215 
dram[31]:       854       854       741       734       728       718       792       819      1064      1071      1120      1120      1120      1120      1099      1085 
total dram reads = 507535
bank skew: 1280/686 = 1.87
chip skew: 16928/14736 = 1.15
number of total write accesses:
dram[0]:       505       444       531       513       943      1004      1528      1552      1963      1973      2035      1977      1615      1460       913       809 
dram[1]:       519       481       564       569       982      1048      1567      1596      1970      1975      1988      1933      1575      1535       897       810 
dram[2]:       451       511       512       545       943      1012      1536      1560      1962      1957      1992      1970      1520      1525       881       826 
dram[3]:       510       559       568       606       985      1054      1578      1599      1982      1977      1993      1949      1538      1486       848       839 
dram[4]:       471       475       515       553       943      1012      1536      1560      1969      1960      2003      1955      1540      1429       878       849 
dram[5]:       496       519       564       626       985      1054      1578      1599      1980      1976      1976      1961      1543      1467       865       864 
dram[6]:       471       449       511       525       943      1004      1536      1560      1963      1967      2011      1971      1561      1497       863       811 
dram[7]:       491       549       555       575       986      1047      1576      1600      1987      1978      2005      1956      1536      1515       855       797 
dram[8]:       476       438       527       533       943      1004      1536      1560      1970      1971      1953      1977      1574      1506       847       795 
dram[9]:       557       511       564       580      1000      1047      1577      1599      1974      1991      1950      1957      1568      1551       851       815 
dram[10]:       472       468       515       545       943      1004      1536      1560      1948      1967      2008      1924      1503      1487       826       795 
dram[11]:       575       504       582       581       986      1047      1580      1603      1987      1978      2010      1943      1500      1498       820       816 
dram[12]:       521       444       523       537       951      1004      1536      1560      1972      1959      2035      1918      1572      1400       858       807 
dram[13]:       532       516       582       572       992      1048      1579      1601      1983      1981      2012      1984      1550      1454       891       834 
dram[14]:       482       516       519       553       943      1004      1536      1560      1954      1983      2033      1998      1535      1515       862       790 
dram[15]:       539       520       567       592      1001      1047      1576      1601      1979      1990      1998      1943      1485      1486       826       797 
dram[16]:       497       477       515       541       958      1012      1537      1568      1960      1980      2026      1999      1536      1482       782       808 
dram[17]:       496       522       581       583      1017      1054      1591      1606      1975      1993      1959      2008      1553      1495       852       808 
dram[18]:       490       456       498       529       973      1012      1553      1576      1966      1995      1998      2029      1572      1477       830       800 
dram[19]:       515       449       544       572      1025      1055      1592      1612      1971      2006      1962      1978      1523      1435       782       785 
dram[20]:       438       401       505       537       980      1012      1552      1576      1956      1998      1992      1973      1509      1417       788       735 
dram[21]:       516       496       560       579      1025      1054      1591      1614      1982      2007      1995      1970      1517      1432       845       757 
dram[22]:       447       447       533       517       980      1012      1552      1576      1960      1987      1979      1959      1487      1404       814       807 
dram[23]:       529       474       603       581      1025      1054      1593      1615      1966      2000      1976      1944      1452      1438       852       811 
dram[24]:       507       460       529       553       980      1012      1552      1576      1962      1983      2017      1978      1522      1512       852       791 
dram[25]:       468       453       552       576      1025      1054      1591      1616      1962      1984      1916      1982      1479      1451       796       729 
dram[26]:       478       441       521       517       980      1012      1552      1576      1956      1980      1941      2017      1525      1479       863       771 
dram[27]:       545       509       556       576      1025      1054      1593      1617      1968      2000      1939      1970      1468      1509       856       799 
dram[28]:       501       425       545       521       980      1012      1552      1577      1949      1993      1984      1982      1515      1479       866       811 
dram[29]:       538       467       588       559      1025      1054      1594      1615      1978      1973      1976      1990      1532      1481       859       820 
dram[30]:       473       480       541       546       988      1012      1552      1581      1970      1961      1988      1993      1534      1439       863       814 
dram[31]:       525       522       583       597      1033      1054      1591      1623      1970      2004      2006      2029      1577      1476       877       816 
total dram writes = 634337
bank skew: 2035/401 = 5.07
chip skew: 20283/19369 = 1.05
average mf latency per bank:
dram[0]:       7080      8051      4836      5426      3008      3007      2902      3020      3542      3840      4637      5219      5806      6841      6462      7706
dram[1]:       5819      6058      3656      3951      2593      2577      2704      2761      3301      3440      4360      4699      5135      5387      5665      6085
dram[2]:       8167      7624      5192      5084      3288      3233      3144      3141      3740      3845      5027      5273      6149      6348      7228      7579
dram[3]:       5999      5719      3668      3827      2681      2716      2754      2871      3340      3508      4350      4643      4982      5279      5628      6042
dram[4]:       6920      7519      4501      5002      3065      3204      3061      3264      3766      4012      4762      5133      5751      6607      6476      7089
dram[5]:       5670      5558      3491      3434      2588      2596      2819      2915      3329      3586      4376      4528      4929      5276      5359      5661
dram[6]:       8013      7958      5198      5247      3320      3283      3179      3254      3800      3902      5058      5104      6072      6283      7318      7591
dram[7]:       6014      5461      3629      3659      2658      2593      2805      2836      3399      3405      4320      4340      4924      5032      5862      5742
dram[8]:       7436      7466      4614      4828      3269      3227      3235      3246      3771      3843      5111      5088      6023      6010      6901      6943
dram[9]:       5330      5425      3402      3473      2615      2564      2730      2702      3268      3352      4372      4367      4722      4720      5660      5591
dram[10]:       7712      7121      5155      4799      3239      3248      3061      3185      3746      3841      4926      5130      6284      6259      7233      7330
dram[11]:       4940      4839      3398      3334      2598      2532      2768      2799      3273      3290      4082      4167      4838      4844      5251      5282
dram[12]:       7233      7592      4813      4674      3196      3129      3108      3159      3697      3891      4919      5282      5923      6642      6878      7436
dram[13]:       5725      5208      3474      3330      2560      2558      2821      2888      3497      3551      4507      4484      5291      5388      5861      5818
dram[14]:       7735      6569      4867      4430      3378      3160      3111      3122      3673      3655      4899      4887      6124      5891      7088      6734
dram[15]:       5617      5016      3548      3243      2570      2497      2701      2691      3203      3208      4263      4316      5008      4804      5695      5409
dram[16]:       7801      6879      5196      4710      3354      3213      3154      3212      3774      3891      5036      5014      6218      6260      7641      6979
dram[17]:       5669      5214      3552      3491      2537      2541      2745      2751      3316      3359      4452      4381      5031      5125      5763      5776
dram[18]:       7093      6944      4945      4731      3132      3180      3089      3155      3580      3724      4845      4774      5803      5996      6929      6894
dram[19]:       5737      5663      3746      3530      2575      2577      2737      2773      3298      3337      4408      4400      5128      5240      6035      5988
dram[20]:       7843      7605      5129      4884      3258      3061      3015      2971      3711      3710      5117      5058      6456      6423      7636      7683
dram[21]:       5342      5088      3664      3671      2650      2622      2717      2770      3226      3337      4248      4336      4968      5083      5491      5808
dram[22]:       7369      7161      4591      4724      3097      2961      3001      3013      3551      3657      4928      5077      6143      6590      7167      7225
dram[23]:       5789      6012      3602      3795      2612      2626      2648      2686      3257      3324      4219      4510      5311      5582      5890      6263
dram[24]:       6175      5999      4382      3956      2884      2808      2962      2944      3643      3558      4692      4752      5707      5473      6066      6210
dram[25]:       5079      4900      3466      3158      2493      2467      2667      2580      3334      3281      4271      4143      4730      4619      5296      5345
dram[26]:       6508      6568      4247      4362      2994      2862      2996      3034      3862      3889      5076      5104      5945      6142      6426      6719
dram[27]:       4487      4614      3149      3210      2479      2418      2637      2702      3276      3365      4155      4276      4583      4735      4849      5036
dram[28]:       6343      6506      4256      4070      2829      2881      2958      2969      3598      3690      4884      4816      5706      5853      6322      6251
dram[29]:       4907      5024      3300      3107      2454      2448      2747      2764      3256      3423      4214      4231      4736      4816      5280      5321
dram[30]:       7394      6829      5015      4353      3079      2916      2934      2943      3531      3771      5038      5095      5964      6102      7059      7025
dram[31]:       5046      4643      3362      3045      2457      2386      2679      2590      3185      3219      4191      4104      4556      4662      5328      5138
maximum mf latency per bank:
dram[0]:      10697     10934     10511      9449      8477      9185      9570     10341     10956     11711     11114     12334     10893     11929     10333     11923
dram[1]:      10307      9976      8898      7383      8099      8378      9397      9725     10806     10727     11272     11895     10143     11765     10487     10511
dram[2]:      11407     11694     10538      9526      9528      9553      9468     10185     13507     14183     11824     12188     11664     11717     11465     11484
dram[3]:      10490     10934      9001      7826      8572      8103     11398     13445     13305     13659     11431     12150     10751     10912     10412     10808
dram[4]:      10803     10930      8518      8914      7723      8747     11851     13038     11560     12396     12387     12517     11296     12307     11256     11258
dram[5]:      12090     11126      8024      8026     12105      8463     12558     12909      9575     11832     11593     11630     10959     11329     11162     10963
dram[6]:      12155     11720     10141     11488      9625     10317     11306     11080     12162     13610     11402     12383     11473     12338     11498     12048
dram[7]:      11657     11608      9449      9173      8352     11708     11990     11139     13353     13339     11421     11497     11337     11138     11666     11593
dram[8]:      10805     10079      9082      8252      7065      7352     11575     10078     11977     11998     11130     11114     11260     11755     11148     11226
dram[9]:      10164      8734      6534      7957      9260      8188      8960     10039     10385     10712     10437     11094     10007     11221     10184      9792
dram[10]:      11322     10599     11044     10443     10354     10362      8936     11260     11121     11736     11807     10829     10945     10690     10807     10642
dram[11]:      10818      7999      8029      7845      7998      8353     10862     10773     10086     10084     10559      9982     10559     10414      9709     10328
dram[12]:      11303     11249      8430      9454      7703      7836      8393      8952     11541     12210     11861     11661     11462     11458     11421     11464
dram[13]:      11422     11272      6509      7296      7188      8403     10893     10534     11791     12560     12019     11563     11922     11239     11812     11628
dram[14]:      10938     10863      8369      8227      8212      7951      9501     10193     10931     10984     12112     11941     12146     12066     10773     10819
dram[15]:      10142      9717      7404      7442      7089      7889      9766      9607     10785     11377     11731     11379     10749     10991     10178      9868
dram[16]:       9585      9742      9199      9058      9264      9016      9947      9857     14585     14467     15296     14118     12932     12052     10249     10845
dram[17]:       9414      9208      7758      7746      7880      7924     10072      8722     13943     14996     14393     13754     11944     11208      9538      9937
dram[18]:      10266     10533      7980      9707      7336      8015      8749      8900     10581     10896     11382     11375     10741     11617     10818     10693
dram[19]:      10579     10550      7712      8623      6425      7109     10291      9907     13439     11331     12873     12364     11333     11590     10938     10845
dram[20]:      10503     10294     10274      9342      9398      9443      9331      9612     11207      9940     12246     11245     11711     11815      9956     10423
dram[21]:       9208      9345      8645      7817      7890      7705     10683     11432     10706     11435     11637     11173     11615     10293      9644      9481
dram[22]:      11789     11511      9261      9247      9671      9295     10287     10805     11215     12130     12227     13654     12228     13745     12575     12659
dram[23]:      10399     10523      8269      8267      7945      8252      9555     10310     13066     11416     13072     11869     12483     12474     12032     12053
dram[24]:       8604      8937      8599      7831      6483      6686     10655      8758     10089     10524     10117     10343      9905     10009      9963      9869
dram[25]:       8604      8369      8300      6213      7913      8987      9332      8631     10019      9741      9837      9788      9205      9089      9346     10879
dram[26]:      10236     10922      9175      9174      8870      7389      9258     10504     11003     11241     11519     11869     11735     12146     11116     11713
dram[27]:       8767      9372      6945      7282      7114      8730      9509     10256     10262     10458     10558     10438      9966     10417      9372      9657
dram[28]:      10489     10426      8304      7285      6602      6420     10575     11248     10961     11250     11321     11220     10988     10806     10364     10341
dram[29]:      10359      9536      6827      6887      8964      9600     10368     10489     10204     10564     10271     10340     10491     10510     10400     10705
dram[30]:      10909     10603      7948      7929      7881      7893      9156      9262     12735     12412     12352     12180     12291     12356     12255     12258
dram[31]:      10059     10015      7182      8106      8930      8142      9628      9414     10418     10561     10272     10822     10505     10580     10695     10451
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 173): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=16147 n_act=6534 n_pre=6520 n_ref_event=0 n_req=21797 n_rd=16629 n_rd_L2_A=0 n_write=0 n_wr_bk=19633 bw_util=0.6355
n_activity=52706 dram_eff=0.688
bk0: 900a 39585i bk1: 888a 39492i bk2: 776a 44506i bk3: 756a 43734i bk4: 760a 42944i bk5: 761a 42922i bk6: 904a 34638i bk7: 920a 34009i bk8: 1216a 23822i bk9: 1224a 22395i bk10: 1280a 20602i bk11: 1280a 21051i bk12: 1280a 23837i bk13: 1280a 25243i bk14: 1208a 31371i bk15: 1196a 32843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699213
Row_Buffer_Locality_read = 0.813071
Row_Buffer_Locality_write = 0.327975
Bank_Level_Parallism = 7.840241
Bank_Level_Parallism_Col = 5.242969
Bank_Level_Parallism_Ready = 2.003309
write_to_read_ratio_blp_rw_average = 0.513904
GrpLevelPara = 3.277200 

BW Util details:
bwutil = 0.635540 
total_CMD = 57057 
util_bw = 36262 
Wasted_Col = 15734 
Wasted_Row = 508 
Idle = 4553 

BW Util Bottlenecks: 
RCDc_limit = 13267 
RCDWRc_limit = 10529 
WTRc_limit = 12893 
RTWc_limit = 39229 
CCDLc_limit = 12469 
rwq = 0 
CCDLc_limit_alone = 8210 
WTRc_limit_alone = 11454 
RTWc_limit_alone = 36409 

Commands details: 
total_CMD = 57057 
n_nop = 16147 
Read = 16629 
Write = 0 
L2_Alloc = 0 
L2_WB = 19633 
n_act = 6534 
n_pre = 6520 
n_ref = 0 
n_req = 21797 
total_req = 36262 

Dual Bus Interface Util: 
issued_total_row = 13054 
issued_total_col = 36262 
Row_Bus_Util =  0.228789 
CoL_Bus_Util = 0.635540 
Either_Row_CoL_Bus_Util = 0.717002 
Issued_on_Two_Bus_Simul_Util = 0.147326 
issued_two_Eff = 0.205475 
queue_avg = 52.388523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.3885
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 57): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=17084 n_act=6735 n_pre=6720 n_ref_event=0 n_req=20006 n_rd=14840 n_rd_L2_A=0 n_write=0 n_wr_bk=20005 bw_util=0.6107
n_activity=52337 dram_eff=0.6658
bk0: 819a 38822i bk1: 812a 39118i bk2: 714a 43762i bk3: 707a 43321i bk4: 707a 43180i bk5: 707a 41413i bk6: 791a 34452i bk7: 812a 33806i bk8: 1064a 24644i bk9: 1071a 23782i bk10: 1120a 21507i bk11: 1120a 21520i bk12: 1120a 24080i bk13: 1120a 24956i bk14: 1085a 31412i bk15: 1071a 32122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663351
Row_Buffer_Locality_read = 0.786658
Row_Buffer_Locality_write = 0.309137
Bank_Level_Parallism = 7.879078
Bank_Level_Parallism_Col = 5.170666
Bank_Level_Parallism_Ready = 1.994490
write_to_read_ratio_blp_rw_average = 0.527247
GrpLevelPara = 3.215132 

BW Util details:
bwutil = 0.610705 
total_CMD = 57057 
util_bw = 34845 
Wasted_Col = 16635 
Wasted_Row = 686 
Idle = 4891 

BW Util Bottlenecks: 
RCDc_limit = 14125 
RCDWRc_limit = 11293 
WTRc_limit = 13260 
RTWc_limit = 38220 
CCDLc_limit = 12941 
rwq = 0 
CCDLc_limit_alone = 8576 
WTRc_limit_alone = 11738 
RTWc_limit_alone = 35377 

Commands details: 
total_CMD = 57057 
n_nop = 17084 
Read = 14840 
Write = 0 
L2_Alloc = 0 
L2_WB = 20005 
n_act = 6735 
n_pre = 6720 
n_ref = 0 
n_req = 20006 
total_req = 34845 

Dual Bus Interface Util: 
issued_total_row = 13455 
issued_total_col = 34845 
Row_Bus_Util =  0.235817 
CoL_Bus_Util = 0.610705 
Either_Row_CoL_Bus_Util = 0.700580 
Issued_on_Two_Bus_Simul_Util = 0.145942 
issued_two_Eff = 0.208316 
queue_avg = 48.571465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.5715
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 172): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=16031 n_act=6668 n_pre=6655 n_ref_event=0 n_req=21849 n_rd=16704 n_rd_L2_A=0 n_write=0 n_wr_bk=19532 bw_util=0.6351
n_activity=52791 dram_eff=0.6864
bk0: 912a 40217i bk1: 912a 38199i bk2: 780a 43311i bk3: 762a 43091i bk4: 752a 43167i bk5: 760a 42033i bk6: 904a 34258i bk7: 920a 32906i bk8: 1216a 23016i bk9: 1224a 23120i bk10: 1280a 20995i bk11: 1280a 19852i bk12: 1280a 24459i bk13: 1280a 23608i bk14: 1232a 31190i bk15: 1210a 30803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693734
Row_Buffer_Locality_read = 0.806967
Row_Buffer_Locality_write = 0.321189
Bank_Level_Parallism = 7.971316
Bank_Level_Parallism_Col = 5.325202
Bank_Level_Parallism_Ready = 2.040954
write_to_read_ratio_blp_rw_average = 0.517378
GrpLevelPara = 3.284343 

BW Util details:
bwutil = 0.635084 
total_CMD = 57057 
util_bw = 36236 
Wasted_Col = 15966 
Wasted_Row = 545 
Idle = 4310 

BW Util Bottlenecks: 
RCDc_limit = 13882 
RCDWRc_limit = 10382 
WTRc_limit = 12987 
RTWc_limit = 40629 
CCDLc_limit = 12718 
rwq = 0 
CCDLc_limit_alone = 8133 
WTRc_limit_alone = 11471 
RTWc_limit_alone = 37560 

Commands details: 
total_CMD = 57057 
n_nop = 16031 
Read = 16704 
Write = 0 
L2_Alloc = 0 
L2_WB = 19532 
n_act = 6668 
n_pre = 6655 
n_ref = 0 
n_req = 21849 
total_req = 36236 

Dual Bus Interface Util: 
issued_total_row = 13323 
issued_total_col = 36236 
Row_Bus_Util =  0.233503 
CoL_Bus_Util = 0.635084 
Either_Row_CoL_Bus_Util = 0.719035 
Issued_on_Two_Bus_Simul_Util = 0.149552 
issued_two_Eff = 0.207990 
queue_avg = 51.742134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.7421
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 55): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=17198 n_act=6584 n_pre=6571 n_ref_event=0 n_req=20225 n_rd=14994 n_rd_L2_A=0 n_write=0 n_wr_bk=20029 bw_util=0.6138
n_activity=52143 dram_eff=0.6717
bk0: 845a 39503i bk1: 819a 38756i bk2: 739a 42435i bk3: 736a 42166i bk4: 728a 42211i bk5: 717a 40807i bk6: 798a 34694i bk7: 815a 34217i bk8: 1064a 24156i bk9: 1071a 24240i bk10: 1120a 21323i bk11: 1120a 20942i bk12: 1120a 24498i bk13: 1120a 24406i bk14: 1096a 31167i bk15: 1086a 31391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673605
Row_Buffer_Locality_read = 0.796253
Row_Buffer_Locality_write = 0.318401
Bank_Level_Parallism = 8.021781
Bank_Level_Parallism_Col = 5.370814
Bank_Level_Parallism_Ready = 2.074808
write_to_read_ratio_blp_rw_average = 0.528305
GrpLevelPara = 3.255453 

BW Util details:
bwutil = 0.613825 
total_CMD = 57057 
util_bw = 35023 
Wasted_Col = 16120 
Wasted_Row = 737 
Idle = 5177 

BW Util Bottlenecks: 
RCDc_limit = 13891 
RCDWRc_limit = 10890 
WTRc_limit = 13974 
RTWc_limit = 39149 
CCDLc_limit = 13048 
rwq = 0 
CCDLc_limit_alone = 8346 
WTRc_limit_alone = 12234 
RTWc_limit_alone = 36187 

Commands details: 
total_CMD = 57057 
n_nop = 17198 
Read = 14994 
Write = 0 
L2_Alloc = 0 
L2_WB = 20029 
n_act = 6584 
n_pre = 6571 
n_ref = 0 
n_req = 20225 
total_req = 35023 

Dual Bus Interface Util: 
issued_total_row = 13155 
issued_total_col = 35023 
Row_Bus_Util =  0.230559 
CoL_Bus_Util = 0.613825 
Either_Row_CoL_Bus_Util = 0.698582 
Issued_on_Two_Bus_Simul_Util = 0.145802 
issued_two_Eff = 0.208711 
queue_avg = 48.769318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.7693
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 204): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=15901 n_act=6642 n_pre=6628 n_ref_event=0 n_req=21921 n_rd=16777 n_rd_L2_A=0 n_write=0 n_wr_bk=19599 bw_util=0.6375
n_activity=52836 dram_eff=0.6885
bk0: 924a 39326i bk1: 900a 39775i bk2: 812a 42691i bk3: 776a 42166i bk4: 792a 42195i bk5: 760a 42683i bk6: 908a 34259i bk7: 928a 32804i bk8: 1216a 22524i bk9: 1224a 22179i bk10: 1280a 20523i bk11: 1280a 21147i bk12: 1280a 24366i bk13: 1280a 25143i bk14: 1228a 30480i bk15: 1189a 32434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696320
Row_Buffer_Locality_read = 0.812087
Row_Buffer_Locality_write = 0.315149
Bank_Level_Parallism = 7.957512
Bank_Level_Parallism_Col = 5.320384
Bank_Level_Parallism_Ready = 2.014652
write_to_read_ratio_blp_rw_average = 0.508123
GrpLevelPara = 3.286937 

BW Util details:
bwutil = 0.637538 
total_CMD = 57057 
util_bw = 36376 
Wasted_Col = 15913 
Wasted_Row = 502 
Idle = 4266 

BW Util Bottlenecks: 
RCDc_limit = 13894 
RCDWRc_limit = 10543 
WTRc_limit = 13365 
RTWc_limit = 39995 
CCDLc_limit = 13242 
rwq = 0 
CCDLc_limit_alone = 8567 
WTRc_limit_alone = 11820 
RTWc_limit_alone = 36865 

Commands details: 
total_CMD = 57057 
n_nop = 15901 
Read = 16777 
Write = 0 
L2_Alloc = 0 
L2_WB = 19599 
n_act = 6642 
n_pre = 6628 
n_ref = 0 
n_req = 21921 
total_req = 36376 

Dual Bus Interface Util: 
issued_total_row = 13270 
issued_total_col = 36376 
Row_Bus_Util =  0.232574 
CoL_Bus_Util = 0.637538 
Either_Row_CoL_Bus_Util = 0.721314 
Issued_on_Two_Bus_Simul_Util = 0.148799 
issued_two_Eff = 0.206288 
queue_avg = 52.236588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.2366
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 76): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=17303 n_act=6666 n_pre=6653 n_ref_event=0 n_req=20109 n_rd=14900 n_rd_L2_A=0 n_write=0 n_wr_bk=19926 bw_util=0.6104
n_activity=52519 dram_eff=0.6631
bk0: 827a 40342i bk1: 819a 39622i bk2: 733a 43474i bk3: 712a 42534i bk4: 708a 42504i bk5: 715a 40631i bk6: 802a 34519i bk7: 823a 33881i bk8: 1064a 23483i bk9: 1071a 23927i bk10: 1120a 21868i bk11: 1120a 20696i bk12: 1120a 23972i bk13: 1120a 25018i bk14: 1082a 32097i bk15: 1064a 32208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667199
Row_Buffer_Locality_read = 0.793906
Row_Buffer_Locality_write = 0.300156
Bank_Level_Parallism = 7.881784
Bank_Level_Parallism_Col = 5.248518
Bank_Level_Parallism_Ready = 2.023115
write_to_read_ratio_blp_rw_average = 0.537285
GrpLevelPara = 3.191946 

BW Util details:
bwutil = 0.610372 
total_CMD = 57057 
util_bw = 34826 
Wasted_Col = 16426 
Wasted_Row = 1042 
Idle = 4763 

BW Util Bottlenecks: 
RCDc_limit = 13848 
RCDWRc_limit = 11198 
WTRc_limit = 12659 
RTWc_limit = 36751 
CCDLc_limit = 13163 
rwq = 0 
CCDLc_limit_alone = 8621 
WTRc_limit_alone = 11054 
RTWc_limit_alone = 33814 

Commands details: 
total_CMD = 57057 
n_nop = 17303 
Read = 14900 
Write = 0 
L2_Alloc = 0 
L2_WB = 19926 
n_act = 6666 
n_pre = 6653 
n_ref = 0 
n_req = 20109 
total_req = 34826 

Dual Bus Interface Util: 
issued_total_row = 13319 
issued_total_col = 34826 
Row_Bus_Util =  0.233433 
CoL_Bus_Util = 0.610372 
Either_Row_CoL_Bus_Util = 0.696742 
Issued_on_Two_Bus_Simul_Util = 0.147063 
issued_two_Eff = 0.211073 
queue_avg = 46.688240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.6882
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 173): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=16126 n_act=6569 n_pre=6553 n_ref_event=0 n_req=21896 n_rd=16764 n_rd_L2_A=0 n_write=0 n_wr_bk=19517 bw_util=0.6359
n_activity=52819 dram_eff=0.6869
bk0: 928a 39923i bk1: 900a 40402i bk2: 800a 43642i bk3: 772a 44124i bk4: 776a 42360i bk5: 776a 41640i bk6: 904a 33919i bk7: 928a 32422i bk8: 1216a 22395i bk9: 1224a 21838i bk10: 1280a 20598i bk11: 1280a 19532i bk12: 1280a 23540i bk13: 1280a 24417i bk14: 1220a 30915i bk15: 1200a 33085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699157
Row_Buffer_Locality_read = 0.811464
Row_Buffer_Locality_write = 0.327477
Bank_Level_Parallism = 7.961933
Bank_Level_Parallism_Col = 5.355368
Bank_Level_Parallism_Ready = 2.038891
write_to_read_ratio_blp_rw_average = 0.522898
GrpLevelPara = 3.284049 

BW Util details:
bwutil = 0.635873 
total_CMD = 57057 
util_bw = 36281 
Wasted_Col = 15958 
Wasted_Row = 510 
Idle = 4308 

BW Util Bottlenecks: 
RCDc_limit = 14215 
RCDWRc_limit = 9938 
WTRc_limit = 12007 
RTWc_limit = 41962 
CCDLc_limit = 13089 
rwq = 0 
CCDLc_limit_alone = 8447 
WTRc_limit_alone = 10628 
RTWc_limit_alone = 38699 

Commands details: 
total_CMD = 57057 
n_nop = 16126 
Read = 16764 
Write = 0 
L2_Alloc = 0 
L2_WB = 19517 
n_act = 6569 
n_pre = 6553 
n_ref = 0 
n_req = 21896 
total_req = 36281 

Dual Bus Interface Util: 
issued_total_row = 13122 
issued_total_col = 36281 
Row_Bus_Util =  0.229981 
CoL_Bus_Util = 0.635873 
Either_Row_CoL_Bus_Util = 0.717370 
Issued_on_Two_Bus_Simul_Util = 0.148483 
issued_two_Eff = 0.206982 
queue_avg = 51.784916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.7849
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 216): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=17332 n_act=6572 n_pre=6557 n_ref_event=0 n_req=20083 n_rd=14886 n_rd_L2_A=0 n_write=0 n_wr_bk=19961 bw_util=0.6107
n_activity=52334 dram_eff=0.6659
bk0: 846a 39283i bk1: 835a 39654i bk2: 706a 43637i bk3: 714a 42911i bk4: 692a 42061i bk5: 702a 42049i bk6: 792a 34149i bk7: 815a 33605i bk8: 1064a 24406i bk9: 1071a 22616i bk10: 1120a 21651i bk11: 1120a 20870i bk12: 1120a 24320i bk13: 1120a 25001i bk14: 1088a 31420i bk15: 1081a 32705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672203
Row_Buffer_Locality_read = 0.795769
Row_Buffer_Locality_write = 0.315565
Bank_Level_Parallism = 7.952204
Bank_Level_Parallism_Col = 5.345719
Bank_Level_Parallism_Ready = 2.078716
write_to_read_ratio_blp_rw_average = 0.537706
GrpLevelPara = 3.248475 

BW Util details:
bwutil = 0.610740 
total_CMD = 57057 
util_bw = 34847 
Wasted_Col = 16090 
Wasted_Row = 950 
Idle = 5170 

BW Util Bottlenecks: 
RCDc_limit = 13685 
RCDWRc_limit = 11028 
WTRc_limit = 13285 
RTWc_limit = 38948 
CCDLc_limit = 13353 
rwq = 0 
CCDLc_limit_alone = 8604 
WTRc_limit_alone = 11629 
RTWc_limit_alone = 35855 

Commands details: 
total_CMD = 57057 
n_nop = 17332 
Read = 14886 
Write = 0 
L2_Alloc = 0 
L2_WB = 19961 
n_act = 6572 
n_pre = 6557 
n_ref = 0 
n_req = 20083 
total_req = 34847 

Dual Bus Interface Util: 
issued_total_row = 13129 
issued_total_col = 34847 
Row_Bus_Util =  0.230103 
CoL_Bus_Util = 0.610740 
Either_Row_CoL_Bus_Util = 0.696234 
Issued_on_Two_Bus_Simul_Util = 0.144610 
issued_two_Eff = 0.207703 
queue_avg = 46.609390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.6094
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 171): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=16037 n_act=6537 n_pre=6521 n_ref_event=0 n_req=22013 n_rd=16890 n_rd_L2_A=0 n_write=0 n_wr_bk=19468 bw_util=0.6372
n_activity=52889 dram_eff=0.6874
bk0: 932a 38570i bk1: 920a 41007i bk2: 812a 42647i bk3: 794a 43926i bk4: 804a 43272i bk5: 788a 41674i bk6: 904a 34313i bk7: 928a 32504i bk8: 1216a 22306i bk9: 1224a 22323i bk10: 1280a 20665i bk11: 1280a 19919i bk12: 1280a 24934i bk13: 1280a 24818i bk14: 1240a 31936i bk15: 1208a 32985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702173
Row_Buffer_Locality_read = 0.814975
Row_Buffer_Locality_write = 0.325089
Bank_Level_Parallism = 7.895721
Bank_Level_Parallism_Col = 5.315258
Bank_Level_Parallism_Ready = 2.055834
write_to_read_ratio_blp_rw_average = 0.516041
GrpLevelPara = 3.276567 

BW Util details:
bwutil = 0.637222 
total_CMD = 57057 
util_bw = 36358 
Wasted_Col = 15934 
Wasted_Row = 528 
Idle = 4237 

BW Util Bottlenecks: 
RCDc_limit = 13798 
RCDWRc_limit = 10271 
WTRc_limit = 12718 
RTWc_limit = 40886 
CCDLc_limit = 13500 
rwq = 0 
CCDLc_limit_alone = 8535 
WTRc_limit_alone = 11205 
RTWc_limit_alone = 37434 

Commands details: 
total_CMD = 57057 
n_nop = 16037 
Read = 16890 
Write = 0 
L2_Alloc = 0 
L2_WB = 19468 
n_act = 6537 
n_pre = 6521 
n_ref = 0 
n_req = 22013 
total_req = 36358 

Dual Bus Interface Util: 
issued_total_row = 13058 
issued_total_col = 36358 
Row_Bus_Util =  0.228859 
CoL_Bus_Util = 0.637222 
Either_Row_CoL_Bus_Util = 0.718930 
Issued_on_Two_Bus_Simul_Util = 0.147151 
issued_two_Eff = 0.204681 
queue_avg = 52.217117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.2171
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 175): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=17249 n_act=6582 n_pre=6568 n_ref_event=0 n_req=20222 n_rd=14967 n_rd_L2_A=0 n_write=0 n_wr_bk=20047 bw_util=0.6137
n_activity=52125 dram_eff=0.6717
bk0: 828a 40269i bk1: 830a 39964i bk2: 728a 42290i bk3: 726a 43978i bk4: 727a 41650i bk5: 721a 40934i bk6: 795a 34518i bk7: 812a 32947i bk8: 1064a 24757i bk9: 1071a 22651i bk10: 1120a 22188i bk11: 1120a 21145i bk12: 1120a 24290i bk13: 1120a 23968i bk14: 1092a 31327i bk15: 1093a 31979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673430
Row_Buffer_Locality_read = 0.798237
Row_Buffer_Locality_write = 0.313018
Bank_Level_Parallism = 7.982559
Bank_Level_Parallism_Col = 5.338116
Bank_Level_Parallism_Ready = 2.072885
write_to_read_ratio_blp_rw_average = 0.534295
GrpLevelPara = 3.257144 

BW Util details:
bwutil = 0.613667 
total_CMD = 57057 
util_bw = 35014 
Wasted_Col = 15981 
Wasted_Row = 894 
Idle = 5168 

BW Util Bottlenecks: 
RCDc_limit = 13136 
RCDWRc_limit = 10998 
WTRc_limit = 12804 
RTWc_limit = 38519 
CCDLc_limit = 12456 
rwq = 0 
CCDLc_limit_alone = 8040 
WTRc_limit_alone = 11228 
RTWc_limit_alone = 35679 

Commands details: 
total_CMD = 57057 
n_nop = 17249 
Read = 14967 
Write = 0 
L2_Alloc = 0 
L2_WB = 20047 
n_act = 6582 
n_pre = 6568 
n_ref = 0 
n_req = 20222 
total_req = 35014 

Dual Bus Interface Util: 
issued_total_row = 13150 
issued_total_col = 35014 
Row_Bus_Util =  0.230471 
CoL_Bus_Util = 0.613667 
Either_Row_CoL_Bus_Util = 0.697688 
Issued_on_Two_Bus_Simul_Util = 0.146450 
issued_two_Eff = 0.209908 
queue_avg = 48.573479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.5735
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 174): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=16251 n_act=6546 n_pre=6533 n_ref_event=0 n_req=21812 n_rd=16688 n_rd_L2_A=0 n_write=0 n_wr_bk=19442 bw_util=0.6332
n_activity=52759 dram_eff=0.6848
bk0: 876a 39556i bk1: 900a 39976i bk2: 780a 42631i bk3: 784a 43068i bk4: 768a 42807i bk5: 776a 41508i bk6: 896a 34863i bk7: 928a 33685i bk8: 1216a 24175i bk9: 1224a 22881i bk10: 1280a 20447i bk11: 1280a 20870i bk12: 1280a 24797i bk13: 1280a 23878i bk14: 1224a 31442i bk15: 1196a 32673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698823
Row_Buffer_Locality_read = 0.814032
Row_Buffer_Locality_write = 0.318568
Bank_Level_Parallism = 7.887328
Bank_Level_Parallism_Col = 5.292439
Bank_Level_Parallism_Ready = 2.024910
write_to_read_ratio_blp_rw_average = 0.513479
GrpLevelPara = 3.279792 

BW Util details:
bwutil = 0.633226 
total_CMD = 57057 
util_bw = 36130 
Wasted_Col = 15994 
Wasted_Row = 542 
Idle = 4391 

BW Util Bottlenecks: 
RCDc_limit = 13320 
RCDWRc_limit = 10711 
WTRc_limit = 13154 
RTWc_limit = 39846 
CCDLc_limit = 13160 
rwq = 0 
CCDLc_limit_alone = 8548 
WTRc_limit_alone = 11592 
RTWc_limit_alone = 36796 

Commands details: 
total_CMD = 57057 
n_nop = 16251 
Read = 16688 
Write = 0 
L2_Alloc = 0 
L2_WB = 19442 
n_act = 6546 
n_pre = 6533 
n_ref = 0 
n_req = 21812 
total_req = 36130 

Dual Bus Interface Util: 
issued_total_row = 13079 
issued_total_col = 36130 
Row_Bus_Util =  0.229227 
CoL_Bus_Util = 0.633226 
Either_Row_CoL_Bus_Util = 0.715180 
Issued_on_Two_Bus_Simul_Util = 0.147274 
issued_two_Eff = 0.205926 
queue_avg = 51.964333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.9643
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 183): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=17484 n_act=6577 n_pre=6563 n_ref_event=0 n_req=19915 n_rd=14712 n_rd_L2_A=0 n_write=0 n_wr_bk=19987 bw_util=0.6081
n_activity=52327 dram_eff=0.6631
bk0: 802a 39027i bk1: 791a 40619i bk2: 693a 43227i bk3: 693a 43938i bk4: 693a 42537i bk5: 686a 41500i bk6: 784a 34291i bk7: 812a 33470i bk8: 1064a 24818i bk9: 1071a 24651i bk10: 1120a 20158i bk11: 1120a 21738i bk12: 1120a 26295i bk13: 1120a 27256i bk14: 1082a 32845i bk15: 1061a 33542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669214
Row_Buffer_Locality_read = 0.798097
Row_Buffer_Locality_write = 0.302878
Bank_Level_Parallism = 7.745108
Bank_Level_Parallism_Col = 5.157182
Bank_Level_Parallism_Ready = 2.008127
write_to_read_ratio_blp_rw_average = 0.537443
GrpLevelPara = 3.201610 

BW Util details:
bwutil = 0.608146 
total_CMD = 57057 
util_bw = 34699 
Wasted_Col = 16240 
Wasted_Row = 1079 
Idle = 5039 

BW Util Bottlenecks: 
RCDc_limit = 13120 
RCDWRc_limit = 11210 
WTRc_limit = 12240 
RTWc_limit = 36869 
CCDLc_limit = 12574 
rwq = 0 
CCDLc_limit_alone = 8190 
WTRc_limit_alone = 10752 
RTWc_limit_alone = 33973 

Commands details: 
total_CMD = 57057 
n_nop = 17484 
Read = 14712 
Write = 0 
L2_Alloc = 0 
L2_WB = 19987 
n_act = 6577 
n_pre = 6563 
n_ref = 0 
n_req = 19915 
total_req = 34699 

Dual Bus Interface Util: 
issued_total_row = 13140 
issued_total_col = 34699 
Row_Bus_Util =  0.230296 
CoL_Bus_Util = 0.608146 
Either_Row_CoL_Bus_Util = 0.693570 
Issued_on_Two_Bus_Simul_Util = 0.144873 
issued_two_Eff = 0.208880 
queue_avg = 46.049686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.0497
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 171): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=16117 n_act=6554 n_pre=6540 n_ref_event=0 n_req=21895 n_rd=16755 n_rd_L2_A=0 n_write=0 n_wr_bk=19527 bw_util=0.6359
n_activity=52759 dram_eff=0.6877
bk0: 916a 38171i bk1: 893a 39714i bk2: 800a 43706i bk3: 770a 43104i bk4: 794a 43165i bk5: 765a 42326i bk6: 905a 34172i bk7: 920a 33441i bk8: 1216a 22955i bk9: 1224a 23073i bk10: 1280a 19358i bk11: 1280a 21252i bk12: 1280a 23993i bk13: 1280a 25676i bk14: 1224a 31732i bk15: 1208a 31818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699739
Row_Buffer_Locality_read = 0.815394
Row_Buffer_Locality_write = 0.317492
Bank_Level_Parallism = 7.919303
Bank_Level_Parallism_Col = 5.321081
Bank_Level_Parallism_Ready = 2.013671
write_to_read_ratio_blp_rw_average = 0.509682
GrpLevelPara = 3.284114 

BW Util details:
bwutil = 0.635890 
total_CMD = 57057 
util_bw = 36282 
Wasted_Col = 15840 
Wasted_Row = 544 
Idle = 4391 

BW Util Bottlenecks: 
RCDc_limit = 13267 
RCDWRc_limit = 10423 
WTRc_limit = 13512 
RTWc_limit = 39358 
CCDLc_limit = 13250 
rwq = 0 
CCDLc_limit_alone = 8620 
WTRc_limit_alone = 11873 
RTWc_limit_alone = 36367 

Commands details: 
total_CMD = 57057 
n_nop = 16117 
Read = 16755 
Write = 0 
L2_Alloc = 0 
L2_WB = 19527 
n_act = 6554 
n_pre = 6540 
n_ref = 0 
n_req = 21895 
total_req = 36282 

Dual Bus Interface Util: 
issued_total_row = 13094 
issued_total_col = 36282 
Row_Bus_Util =  0.229490 
CoL_Bus_Util = 0.635890 
Either_Row_CoL_Bus_Util = 0.717528 
Issued_on_Two_Bus_Simul_Util = 0.147852 
issued_two_Eff = 0.206058 
queue_avg = 51.921780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.9218
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 154): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=17060 n_act=6683 n_pre=6674 n_ref_event=0 n_req=20242 n_rd=14990 n_rd_L2_A=0 n_write=0 n_wr_bk=20003 bw_util=0.6133
n_activity=52638 dram_eff=0.6648
bk0: 842a 39647i bk1: 826a 39264i bk2: 732a 43311i bk3: 732a 44350i bk4: 728a 42557i bk5: 728a 41663i bk6: 805a 34103i bk7: 819a 32796i bk8: 1064a 22429i bk9: 1071a 22884i bk10: 1120a 21060i bk11: 1120a 19984i bk12: 1120a 23356i bk13: 1120a 24024i bk14: 1085a 29413i bk15: 1078a 30816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668500
Row_Buffer_Locality_read = 0.792478
Row_Buffer_Locality_write = 0.309726
Bank_Level_Parallism = 8.039949
Bank_Level_Parallism_Col = 5.382009
Bank_Level_Parallism_Ready = 2.104078
write_to_read_ratio_blp_rw_average = 0.532723
GrpLevelPara = 3.253072 

BW Util details:
bwutil = 0.613299 
total_CMD = 57057 
util_bw = 34993 
Wasted_Col = 16557 
Wasted_Row = 866 
Idle = 4641 

BW Util Bottlenecks: 
RCDc_limit = 14177 
RCDWRc_limit = 11335 
WTRc_limit = 13246 
RTWc_limit = 41021 
CCDLc_limit = 12882 
rwq = 0 
CCDLc_limit_alone = 8306 
WTRc_limit_alone = 11686 
RTWc_limit_alone = 38005 

Commands details: 
total_CMD = 57057 
n_nop = 17060 
Read = 14990 
Write = 0 
L2_Alloc = 0 
L2_WB = 20003 
n_act = 6683 
n_pre = 6674 
n_ref = 0 
n_req = 20242 
total_req = 34993 

Dual Bus Interface Util: 
issued_total_row = 13357 
issued_total_col = 34993 
Row_Bus_Util =  0.234099 
CoL_Bus_Util = 0.613299 
Either_Row_CoL_Bus_Util = 0.701001 
Issued_on_Two_Bus_Simul_Util = 0.146397 
issued_two_Eff = 0.208841 
queue_avg = 49.039261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.0393
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 202): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=15876 n_act=6544 n_pre=6531 n_ref_event=0 n_req=22020 n_rd=16854 n_rd_L2_A=0 n_write=0 n_wr_bk=19719 bw_util=0.641
n_activity=52679 dram_eff=0.6943
bk0: 932a 39029i bk1: 916a 39630i bk2: 788a 42394i bk3: 804a 43069i bk4: 788a 42213i bk5: 804a 42341i bk6: 904a 34686i bk7: 920a 33317i bk8: 1216a 23063i bk9: 1224a 22808i bk10: 1280a 20752i bk11: 1280a 20352i bk12: 1280a 24337i bk13: 1280a 25244i bk14: 1210a 31831i bk15: 1228a 32429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702211
Row_Buffer_Locality_read = 0.816159
Row_Buffer_Locality_write = 0.327415
Bank_Level_Parallism = 7.932607
Bank_Level_Parallism_Col = 5.327188
Bank_Level_Parallism_Ready = 2.052580
write_to_read_ratio_blp_rw_average = 0.520697
GrpLevelPara = 3.298637 

BW Util details:
bwutil = 0.640991 
total_CMD = 57057 
util_bw = 36573 
Wasted_Col = 15530 
Wasted_Row = 514 
Idle = 4440 

BW Util Bottlenecks: 
RCDc_limit = 13287 
RCDWRc_limit = 10178 
WTRc_limit = 12804 
RTWc_limit = 39230 
CCDLc_limit = 12737 
rwq = 0 
CCDLc_limit_alone = 8242 
WTRc_limit_alone = 11365 
RTWc_limit_alone = 36174 

Commands details: 
total_CMD = 57057 
n_nop = 15876 
Read = 16854 
Write = 0 
L2_Alloc = 0 
L2_WB = 19719 
n_act = 6544 
n_pre = 6531 
n_ref = 0 
n_req = 22020 
total_req = 36573 

Dual Bus Interface Util: 
issued_total_row = 13075 
issued_total_col = 36573 
Row_Bus_Util =  0.229157 
CoL_Bus_Util = 0.640991 
Either_Row_CoL_Bus_Util = 0.721752 
Issued_on_Two_Bus_Simul_Util = 0.148395 
issued_two_Eff = 0.205605 
queue_avg = 51.419914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.4199
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 75): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=17374 n_act=6681 n_pre=6667 n_ref_event=0 n_req=20116 n_rd=14912 n_rd_L2_A=0 n_write=0 n_wr_bk=19862 bw_util=0.6095
n_activity=51998 dram_eff=0.6688
bk0: 834a 39855i bk1: 818a 40100i bk2: 718a 43554i bk3: 715a 43525i bk4: 715a 41901i bk5: 722a 41987i bk6: 802a 34051i bk7: 809a 34194i bk8: 1064a 23465i bk9: 1071a 23703i bk10: 1120a 21066i bk11: 1120a 20722i bk12: 1120a 23579i bk13: 1120a 24068i bk14: 1082a 31320i bk15: 1082a 32698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666717
Row_Buffer_Locality_read = 0.794851
Row_Buffer_Locality_write = 0.294587
Bank_Level_Parallism = 7.978334
Bank_Level_Parallism_Col = 5.298568
Bank_Level_Parallism_Ready = 2.070743
write_to_read_ratio_blp_rw_average = 0.535528
GrpLevelPara = 3.229859 

BW Util details:
bwutil = 0.609461 
total_CMD = 57057 
util_bw = 34774 
Wasted_Col = 16038 
Wasted_Row = 974 
Idle = 5271 

BW Util Bottlenecks: 
RCDc_limit = 13241 
RCDWRc_limit = 11403 
WTRc_limit = 14177 
RTWc_limit = 36636 
CCDLc_limit = 12649 
rwq = 0 
CCDLc_limit_alone = 8345 
WTRc_limit_alone = 12545 
RTWc_limit_alone = 33964 

Commands details: 
total_CMD = 57057 
n_nop = 17374 
Read = 14912 
Write = 0 
L2_Alloc = 0 
L2_WB = 19862 
n_act = 6681 
n_pre = 6667 
n_ref = 0 
n_req = 20116 
total_req = 34774 

Dual Bus Interface Util: 
issued_total_row = 13348 
issued_total_col = 34774 
Row_Bus_Util =  0.233941 
CoL_Bus_Util = 0.609461 
Either_Row_CoL_Bus_Util = 0.695498 
Issued_on_Two_Bus_Simul_Util = 0.147905 
issued_two_Eff = 0.212660 
queue_avg = 46.735073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.7351
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 189): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=16014 n_act=6543 n_pre=6529 n_ref_event=0 n_req=21959 n_rd=16816 n_rd_L2_A=0 n_write=0 n_wr_bk=19548 bw_util=0.6373
n_activity=52602 dram_eff=0.6913
bk0: 936a 38409i bk1: 904a 38881i bk2: 804a 42607i bk3: 788a 43797i bk4: 788a 41876i bk5: 780a 43558i bk6: 908a 34410i bk7: 924a 34522i bk8: 1216a 24165i bk9: 1224a 22876i bk10: 1280a 20179i bk11: 1280a 19616i bk12: 1280a 23727i bk13: 1280a 24359i bk14: 1220a 32325i bk15: 1204a 32744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701296
Row_Buffer_Locality_read = 0.815625
Row_Buffer_Locality_write = 0.323443
Bank_Level_Parallism = 7.934772
Bank_Level_Parallism_Col = 5.326928
Bank_Level_Parallism_Ready = 2.059124
write_to_read_ratio_blp_rw_average = 0.516042
GrpLevelPara = 3.289958 

BW Util details:
bwutil = 0.637328 
total_CMD = 57057 
util_bw = 36364 
Wasted_Col = 15760 
Wasted_Row = 399 
Idle = 4534 

BW Util Bottlenecks: 
RCDc_limit = 13574 
RCDWRc_limit = 10464 
WTRc_limit = 13629 
RTWc_limit = 39396 
CCDLc_limit = 13260 
rwq = 0 
CCDLc_limit_alone = 8429 
WTRc_limit_alone = 11990 
RTWc_limit_alone = 36204 

Commands details: 
total_CMD = 57057 
n_nop = 16014 
Read = 16816 
Write = 0 
L2_Alloc = 0 
L2_WB = 19548 
n_act = 6543 
n_pre = 6529 
n_ref = 0 
n_req = 21959 
total_req = 36364 

Dual Bus Interface Util: 
issued_total_row = 13072 
issued_total_col = 36364 
Row_Bus_Util =  0.229104 
CoL_Bus_Util = 0.637328 
Either_Row_CoL_Bus_Util = 0.719333 
Issued_on_Two_Bus_Simul_Util = 0.147099 
issued_two_Eff = 0.204493 
queue_avg = 51.862682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8627
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 117): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=16953 n_act=6699 n_pre=6685 n_ref_event=0 n_req=20381 n_rd=15151 n_rd_L2_A=0 n_write=0 n_wr_bk=20028 bw_util=0.6166
n_activity=52602 dram_eff=0.6688
bk0: 872a 39647i bk1: 862a 38321i bk2: 756a 43079i bk3: 746a 42560i bk4: 739a 41189i bk5: 742a 40216i bk6: 805a 34510i bk7: 826a 33544i bk8: 1064a 25118i bk9: 1071a 23350i bk10: 1120a 20919i bk11: 1120a 20401i bk12: 1120a 24211i bk13: 1120a 23038i bk14: 1096a 31648i bk15: 1092a 31843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670437
Row_Buffer_Locality_read = 0.796860
Row_Buffer_Locality_write = 0.300232
Bank_Level_Parallism = 8.015127
Bank_Level_Parallism_Col = 5.363348
Bank_Level_Parallism_Ready = 2.060434
write_to_read_ratio_blp_rw_average = 0.523855
GrpLevelPara = 3.255303 

BW Util details:
bwutil = 0.616559 
total_CMD = 57057 
util_bw = 35179 
Wasted_Col = 16330 
Wasted_Row = 847 
Idle = 4701 

BW Util Bottlenecks: 
RCDc_limit = 13527 
RCDWRc_limit = 11414 
WTRc_limit = 14381 
RTWc_limit = 37744 
CCDLc_limit = 13400 
rwq = 0 
CCDLc_limit_alone = 8623 
WTRc_limit_alone = 12602 
RTWc_limit_alone = 34746 

Commands details: 
total_CMD = 57057 
n_nop = 16953 
Read = 15151 
Write = 0 
L2_Alloc = 0 
L2_WB = 20028 
n_act = 6699 
n_pre = 6685 
n_ref = 0 
n_req = 20381 
total_req = 35179 

Dual Bus Interface Util: 
issued_total_row = 13384 
issued_total_col = 35179 
Row_Bus_Util =  0.234572 
CoL_Bus_Util = 0.616559 
Either_Row_CoL_Bus_Util = 0.702876 
Issued_on_Two_Bus_Simul_Util = 0.148255 
issued_two_Eff = 0.210927 
queue_avg = 47.802021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.802
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 189): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=15972 n_act=6641 n_pre=6627 n_ref_event=0 n_req=21777 n_rd=16604 n_rd_L2_A=0 n_write=0 n_wr_bk=19690 bw_util=0.6361
n_activity=52610 dram_eff=0.6899
bk0: 900a 39529i bk1: 872a 39659i bk2: 772a 43415i bk3: 756a 43725i bk4: 768a 42772i bk5: 756a 42565i bk6: 896a 34115i bk7: 920a 33404i bk8: 1216a 23825i bk9: 1224a 23377i bk10: 1280a 20538i bk11: 1280a 20438i bk12: 1280a 25143i bk13: 1280a 25650i bk14: 1220a 32374i bk15: 1184a 32320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694171
Row_Buffer_Locality_read = 0.810261
Row_Buffer_Locality_write = 0.316963
Bank_Level_Parallism = 7.841932
Bank_Level_Parallism_Col = 5.188896
Bank_Level_Parallism_Ready = 2.008293
write_to_read_ratio_blp_rw_average = 0.519640
GrpLevelPara = 3.283084 

BW Util details:
bwutil = 0.636101 
total_CMD = 57057 
util_bw = 36294 
Wasted_Col = 15764 
Wasted_Row = 451 
Idle = 4548 

BW Util Bottlenecks: 
RCDc_limit = 13358 
RCDWRc_limit = 10708 
WTRc_limit = 12393 
RTWc_limit = 38335 
CCDLc_limit = 12572 
rwq = 0 
CCDLc_limit_alone = 8278 
WTRc_limit_alone = 10908 
RTWc_limit_alone = 35526 

Commands details: 
total_CMD = 57057 
n_nop = 15972 
Read = 16604 
Write = 0 
L2_Alloc = 0 
L2_WB = 19690 
n_act = 6641 
n_pre = 6627 
n_ref = 0 
n_req = 21777 
total_req = 36294 

Dual Bus Interface Util: 
issued_total_row = 13268 
issued_total_col = 36294 
Row_Bus_Util =  0.232539 
CoL_Bus_Util = 0.636101 
Either_Row_CoL_Bus_Util = 0.720069 
Issued_on_Two_Bus_Simul_Util = 0.148571 
issued_two_Eff = 0.206328 
queue_avg = 52.126259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.1263
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 46): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=17737 n_act=6519 n_pre=6504 n_ref_event=0 n_req=19945 n_rd=14804 n_rd_L2_A=0 n_write=0 n_wr_bk=19688 bw_util=0.6045
n_activity=52168 dram_eff=0.6612
bk0: 817a 40613i bk1: 812a 41168i bk2: 702a 43132i bk3: 700a 43220i bk4: 694a 42458i bk5: 708a 42513i bk6: 795a 33331i bk7: 812a 32660i bk8: 1064a 23790i bk9: 1071a 24750i bk10: 1120a 22647i bk11: 1120a 21478i bk12: 1120a 24698i bk13: 1120a 25886i bk14: 1078a 33789i bk15: 1071a 33046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672231
Row_Buffer_Locality_read = 0.793625
Row_Buffer_Locality_write = 0.318441
Bank_Level_Parallism = 7.793373
Bank_Level_Parallism_Col = 5.183121
Bank_Level_Parallism_Ready = 2.011568
write_to_read_ratio_blp_rw_average = 0.537789
GrpLevelPara = 3.233106 

BW Util details:
bwutil = 0.604518 
total_CMD = 57057 
util_bw = 34492 
Wasted_Col = 16236 
Wasted_Row = 1061 
Idle = 5268 

BW Util Bottlenecks: 
RCDc_limit = 13659 
RCDWRc_limit = 11095 
WTRc_limit = 12825 
RTWc_limit = 37448 
CCDLc_limit = 12610 
rwq = 0 
CCDLc_limit_alone = 8248 
WTRc_limit_alone = 11237 
RTWc_limit_alone = 34674 

Commands details: 
total_CMD = 57057 
n_nop = 17737 
Read = 14804 
Write = 0 
L2_Alloc = 0 
L2_WB = 19688 
n_act = 6519 
n_pre = 6504 
n_ref = 0 
n_req = 19945 
total_req = 34492 

Dual Bus Interface Util: 
issued_total_row = 13023 
issued_total_col = 34492 
Row_Bus_Util =  0.228245 
CoL_Bus_Util = 0.604518 
Either_Row_CoL_Bus_Util = 0.689135 
Issued_on_Two_Bus_Simul_Util = 0.143628 
issued_two_Eff = 0.208418 
queue_avg = 48.481766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.4818
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 185): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=16330 n_act=6548 n_pre=6533 n_ref_event=0 n_req=21769 n_rd=16696 n_rd_L2_A=0 n_write=0 n_wr_bk=19282 bw_util=0.6306
n_activity=52767 dram_eff=0.6818
bk0: 912a 39427i bk1: 904a 41074i bk2: 788a 43721i bk3: 764a 43374i bk4: 764a 43321i bk5: 748a 43352i bk6: 896a 34047i bk7: 920a 32588i bk8: 1216a 22455i bk9: 1224a 22743i bk10: 1280a 19908i bk11: 1280a 20435i bk12: 1280a 24327i bk13: 1280a 23775i bk14: 1232a 31768i bk15: 1208a 33371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698254
Row_Buffer_Locality_read = 0.810431
Row_Buffer_Locality_write = 0.324011
Bank_Level_Parallism = 7.872872
Bank_Level_Parallism_Col = 5.282114
Bank_Level_Parallism_Ready = 1.999555
write_to_read_ratio_blp_rw_average = 0.519651
GrpLevelPara = 3.297514 

BW Util details:
bwutil = 0.630562 
total_CMD = 57057 
util_bw = 35978 
Wasted_Col = 16127 
Wasted_Row = 598 
Idle = 4354 

BW Util Bottlenecks: 
RCDc_limit = 13924 
RCDWRc_limit = 10555 
WTRc_limit = 12296 
RTWc_limit = 42392 
CCDLc_limit = 13136 
rwq = 0 
CCDLc_limit_alone = 8246 
WTRc_limit_alone = 10862 
RTWc_limit_alone = 38936 

Commands details: 
total_CMD = 57057 
n_nop = 16330 
Read = 16696 
Write = 0 
L2_Alloc = 0 
L2_WB = 19282 
n_act = 6548 
n_pre = 6533 
n_ref = 0 
n_req = 21769 
total_req = 35978 

Dual Bus Interface Util: 
issued_total_row = 13081 
issued_total_col = 35978 
Row_Bus_Util =  0.229262 
CoL_Bus_Util = 0.630562 
Either_Row_CoL_Bus_Util = 0.713795 
Issued_on_Two_Bus_Simul_Util = 0.146029 
issued_two_Eff = 0.204582 
queue_avg = 52.399567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.3996
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 91): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=17420 n_act=6522 n_pre=6506 n_ref_event=0 n_req=20039 n_rd=14893 n_rd_L2_A=0 n_write=0 n_wr_bk=19940 bw_util=0.6105
n_activity=52177 dram_eff=0.6676
bk0: 843a 39050i bk1: 829a 39577i bk2: 716a 43515i bk3: 715a 44190i bk4: 701a 42189i bk5: 698a 41676i bk6: 788a 33819i bk7: 812a 33365i bk8: 1064a 24063i bk9: 1071a 24298i bk10: 1120a 22843i bk11: 1120a 23133i bk12: 1120a 25357i bk13: 1120a 25292i bk14: 1093a 31257i bk15: 1083a 32374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.674585
Row_Buffer_Locality_read = 0.797220
Row_Buffer_Locality_write = 0.319666
Bank_Level_Parallism = 7.860940
Bank_Level_Parallism_Col = 5.268550
Bank_Level_Parallism_Ready = 2.024632
write_to_read_ratio_blp_rw_average = 0.530418
GrpLevelPara = 3.223518 

BW Util details:
bwutil = 0.610495 
total_CMD = 57057 
util_bw = 34833 
Wasted_Col = 15794 
Wasted_Row = 1142 
Idle = 5288 

BW Util Bottlenecks: 
RCDc_limit = 12974 
RCDWRc_limit = 10977 
WTRc_limit = 12625 
RTWc_limit = 35696 
CCDLc_limit = 12678 
rwq = 0 
CCDLc_limit_alone = 8337 
WTRc_limit_alone = 10946 
RTWc_limit_alone = 33034 

Commands details: 
total_CMD = 57057 
n_nop = 17420 
Read = 14893 
Write = 0 
L2_Alloc = 0 
L2_WB = 19940 
n_act = 6522 
n_pre = 6506 
n_ref = 0 
n_req = 20039 
total_req = 34833 

Dual Bus Interface Util: 
issued_total_row = 13028 
issued_total_col = 34833 
Row_Bus_Util =  0.228333 
CoL_Bus_Util = 0.610495 
Either_Row_CoL_Bus_Util = 0.694691 
Issued_on_Two_Bus_Simul_Util = 0.144137 
issued_two_Eff = 0.207483 
queue_avg = 47.096954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.097
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 173): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=16540 n_act=6376 n_pre=6360 n_ref_event=0 n_req=21532 n_rd=16439 n_rd_L2_A=0 n_write=0 n_wr_bk=19359 bw_util=0.6274
n_activity=52725 dram_eff=0.679
bk0: 882a 41387i bk1: 873a 39765i bk2: 712a 46497i bk3: 724a 45538i bk4: 716a 44437i bk5: 720a 44115i bk6: 896a 34452i bk7: 920a 34558i bk8: 1216a 24278i bk9: 1224a 24758i bk10: 1280a 21216i bk11: 1280a 21713i bk12: 1280a 25040i bk13: 1280a 25450i bk14: 1228a 31110i bk15: 1208a 31700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703000
Row_Buffer_Locality_read = 0.815716
Row_Buffer_Locality_write = 0.334262
Bank_Level_Parallism = 7.574786
Bank_Level_Parallism_Col = 5.067877
Bank_Level_Parallism_Ready = 1.978016
write_to_read_ratio_blp_rw_average = 0.514084
GrpLevelPara = 3.229843 

BW Util details:
bwutil = 0.627408 
total_CMD = 57057 
util_bw = 35798 
Wasted_Col = 16139 
Wasted_Row = 653 
Idle = 4467 

BW Util Bottlenecks: 
RCDc_limit = 12993 
RCDWRc_limit = 10725 
WTRc_limit = 12134 
RTWc_limit = 37807 
CCDLc_limit = 12575 
rwq = 0 
CCDLc_limit_alone = 8363 
WTRc_limit_alone = 10699 
RTWc_limit_alone = 35030 

Commands details: 
total_CMD = 57057 
n_nop = 16540 
Read = 16439 
Write = 0 
L2_Alloc = 0 
L2_WB = 19359 
n_act = 6376 
n_pre = 6360 
n_ref = 0 
n_req = 21532 
total_req = 35798 

Dual Bus Interface Util: 
issued_total_row = 12736 
issued_total_col = 35798 
Row_Bus_Util =  0.223215 
CoL_Bus_Util = 0.627408 
Either_Row_CoL_Bus_Util = 0.710114 
Issued_on_Two_Bus_Simul_Util = 0.140509 
issued_two_Eff = 0.197868 
queue_avg = 50.960144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.9601
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 61): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=17564 n_act=6486 n_pre=6472 n_ref_event=0 n_req=20108 n_rd=14932 n_rd_L2_A=0 n_write=0 n_wr_bk=19795 bw_util=0.6086
n_activity=52290 dram_eff=0.6641
bk0: 831a 40662i bk1: 830a 41214i bk2: 723a 43614i bk3: 718a 42974i bk4: 712a 42125i bk5: 722a 41656i bk6: 798a 33634i bk7: 819a 32994i bk8: 1064a 24563i bk9: 1071a 23698i bk10: 1120a 22552i bk11: 1120a 22805i bk12: 1120a 25017i bk13: 1120a 25933i bk14: 1089a 33166i bk15: 1075a 33521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676262
Row_Buffer_Locality_read = 0.799116
Row_Buffer_Locality_write = 0.316748
Bank_Level_Parallism = 7.754982
Bank_Level_Parallism_Col = 5.205297
Bank_Level_Parallism_Ready = 2.030697
write_to_read_ratio_blp_rw_average = 0.535647
GrpLevelPara = 3.237469 

BW Util details:
bwutil = 0.608637 
total_CMD = 57057 
util_bw = 34727 
Wasted_Col = 16054 
Wasted_Row = 1162 
Idle = 5114 

BW Util Bottlenecks: 
RCDc_limit = 12963 
RCDWRc_limit = 11126 
WTRc_limit = 12928 
RTWc_limit = 36312 
CCDLc_limit = 12616 
rwq = 0 
CCDLc_limit_alone = 8299 
WTRc_limit_alone = 11276 
RTWc_limit_alone = 33647 

Commands details: 
total_CMD = 57057 
n_nop = 17564 
Read = 14932 
Write = 0 
L2_Alloc = 0 
L2_WB = 19795 
n_act = 6486 
n_pre = 6472 
n_ref = 0 
n_req = 20108 
total_req = 34727 

Dual Bus Interface Util: 
issued_total_row = 12958 
issued_total_col = 34727 
Row_Bus_Util =  0.227106 
CoL_Bus_Util = 0.608637 
Either_Row_CoL_Bus_Util = 0.692167 
Issued_on_Two_Bus_Simul_Util = 0.143576 
issued_two_Eff = 0.207429 
queue_avg = 47.530453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.5305
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 183): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=15892 n_act=6601 n_pre=6586 n_ref_event=0 n_req=21924 n_rd=16727 n_rd_L2_A=0 n_write=0 n_wr_bk=19747 bw_util=0.6393
n_activity=52694 dram_eff=0.6922
bk0: 908a 40143i bk1: 896a 41226i bk2: 784a 44264i bk3: 784a 43832i bk4: 772a 42706i bk5: 771a 43085i bk6: 896a 34035i bk7: 928a 33552i bk8: 1216a 23464i bk9: 1224a 23516i bk10: 1280a 20712i bk11: 1280a 20522i bk12: 1280a 24867i bk13: 1280a 25062i bk14: 1228a 32259i bk15: 1200a 33012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697987
Row_Buffer_Locality_read = 0.809407
Row_Buffer_Locality_write = 0.334438
Bank_Level_Parallism = 7.770725
Bank_Level_Parallism_Col = 5.152539
Bank_Level_Parallism_Ready = 2.022920
write_to_read_ratio_blp_rw_average = 0.519821
GrpLevelPara = 3.264534 

BW Util details:
bwutil = 0.639255 
total_CMD = 57057 
util_bw = 36474 
Wasted_Col = 15528 
Wasted_Row = 568 
Idle = 4487 

BW Util Bottlenecks: 
RCDc_limit = 13346 
RCDWRc_limit = 10380 
WTRc_limit = 11883 
RTWc_limit = 37164 
CCDLc_limit = 11871 
rwq = 0 
CCDLc_limit_alone = 7791 
WTRc_limit_alone = 10555 
RTWc_limit_alone = 34412 

Commands details: 
total_CMD = 57057 
n_nop = 15892 
Read = 16727 
Write = 0 
L2_Alloc = 0 
L2_WB = 19747 
n_act = 6601 
n_pre = 6586 
n_ref = 0 
n_req = 21924 
total_req = 36474 

Dual Bus Interface Util: 
issued_total_row = 13187 
issued_total_col = 36474 
Row_Bus_Util =  0.231120 
CoL_Bus_Util = 0.639255 
Either_Row_CoL_Bus_Util = 0.721471 
Issued_on_Two_Bus_Simul_Util = 0.148904 
issued_two_Eff = 0.206389 
queue_avg = 50.757557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.7576
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 198): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=17813 n_act=6569 n_pre=6555 n_ref_event=0 n_req=19857 n_rd=14731 n_rd_L2_A=0 n_write=0 n_wr_bk=19586 bw_util=0.6015
n_activity=52036 dram_eff=0.6595
bk0: 801a 40595i bk1: 791a 40955i bk2: 702a 43979i bk3: 693a 44639i bk4: 693a 42986i bk5: 689a 42578i bk6: 787a 33033i bk7: 812a 33909i bk8: 1064a 23483i bk9: 1071a 22763i bk10: 1120a 22651i bk11: 1120a 22182i bk12: 1120a 24311i bk13: 1120a 24667i bk14: 1085a 32565i bk15: 1063a 32870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668198
Row_Buffer_Locality_read = 0.788817
Row_Buffer_Locality_write = 0.317689
Bank_Level_Parallism = 7.845037
Bank_Level_Parallism_Col = 5.213333
Bank_Level_Parallism_Ready = 2.006557
write_to_read_ratio_blp_rw_average = 0.543189
GrpLevelPara = 3.213015 

BW Util details:
bwutil = 0.601451 
total_CMD = 57057 
util_bw = 34317 
Wasted_Col = 16195 
Wasted_Row = 1055 
Idle = 5490 

BW Util Bottlenecks: 
RCDc_limit = 13866 
RCDWRc_limit = 11244 
WTRc_limit = 12580 
RTWc_limit = 37953 
CCDLc_limit = 13088 
rwq = 0 
CCDLc_limit_alone = 8570 
WTRc_limit_alone = 11019 
RTWc_limit_alone = 34996 

Commands details: 
total_CMD = 57057 
n_nop = 17813 
Read = 14731 
Write = 0 
L2_Alloc = 0 
L2_WB = 19586 
n_act = 6569 
n_pre = 6555 
n_ref = 0 
n_req = 19857 
total_req = 34317 

Dual Bus Interface Util: 
issued_total_row = 13124 
issued_total_col = 34317 
Row_Bus_Util =  0.230016 
CoL_Bus_Util = 0.601451 
Either_Row_CoL_Bus_Util = 0.687803 
Issued_on_Two_Bus_Simul_Util = 0.143663 
issued_two_Eff = 0.208873 
queue_avg = 47.288815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.2888
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 183): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=16147 n_act=6499 n_pre=6485 n_ref_event=0 n_req=21869 n_rd=16732 n_rd_L2_A=0 n_write=0 n_wr_bk=19561 bw_util=0.6361
n_activity=52747 dram_eff=0.6881
bk0: 922a 41251i bk1: 888a 39451i bk2: 790a 43718i bk3: 764a 43191i bk4: 784a 42036i bk5: 772a 41988i bk6: 904a 34179i bk7: 924a 33629i bk8: 1216a 23654i bk9: 1224a 22629i bk10: 1280a 20973i bk11: 1280a 20523i bk12: 1280a 25047i bk13: 1280a 25918i bk14: 1232a 33163i bk15: 1192a 32738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702040
Row_Buffer_Locality_read = 0.815178
Row_Buffer_Locality_write = 0.329331
Bank_Level_Parallism = 7.804912
Bank_Level_Parallism_Col = 5.218842
Bank_Level_Parallism_Ready = 1.990659
write_to_read_ratio_blp_rw_average = 0.511000
GrpLevelPara = 3.282514 

BW Util details:
bwutil = 0.636083 
total_CMD = 57057 
util_bw = 36293 
Wasted_Col = 15788 
Wasted_Row = 531 
Idle = 4445 

BW Util Bottlenecks: 
RCDc_limit = 12909 
RCDWRc_limit = 10424 
WTRc_limit = 13100 
RTWc_limit = 37929 
CCDLc_limit = 12894 
rwq = 0 
CCDLc_limit_alone = 8475 
WTRc_limit_alone = 11482 
RTWc_limit_alone = 35128 

Commands details: 
total_CMD = 57057 
n_nop = 16147 
Read = 16732 
Write = 0 
L2_Alloc = 0 
L2_WB = 19561 
n_act = 6499 
n_pre = 6485 
n_ref = 0 
n_req = 21869 
total_req = 36293 

Dual Bus Interface Util: 
issued_total_row = 12984 
issued_total_col = 36293 
Row_Bus_Util =  0.227562 
CoL_Bus_Util = 0.636083 
Either_Row_CoL_Bus_Util = 0.717002 
Issued_on_Two_Bus_Simul_Util = 0.146643 
issued_two_Eff = 0.204522 
queue_avg = 52.048794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.0488
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 180): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=17543 n_act=6546 n_pre=6532 n_ref_event=0 n_req=20070 n_rd=14854 n_rd_L2_A=0 n_write=0 n_wr_bk=19887 bw_util=0.6089
n_activity=51799 dram_eff=0.6707
bk0: 819a 39426i bk1: 812a 39112i bk2: 714a 42912i bk3: 707a 42673i bk4: 707a 42260i bk5: 707a 41448i bk6: 791a 34111i bk7: 812a 32988i bk8: 1064a 24728i bk9: 1071a 23386i bk10: 1120a 22133i bk11: 1120a 21424i bk12: 1120a 24060i bk13: 1120a 25674i bk14: 1092a 32033i bk15: 1078a 32638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672748
Row_Buffer_Locality_read = 0.797859
Row_Buffer_Locality_write = 0.311845
Bank_Level_Parallism = 8.010755
Bank_Level_Parallism_Col = 5.392120
Bank_Level_Parallism_Ready = 2.061023
write_to_read_ratio_blp_rw_average = 0.538956
GrpLevelPara = 3.253225 

BW Util details:
bwutil = 0.608882 
total_CMD = 57057 
util_bw = 34741 
Wasted_Col = 15616 
Wasted_Row = 1062 
Idle = 5638 

BW Util Bottlenecks: 
RCDc_limit = 12685 
RCDWRc_limit = 11222 
WTRc_limit = 13368 
RTWc_limit = 37946 
CCDLc_limit = 12769 
rwq = 0 
CCDLc_limit_alone = 8189 
WTRc_limit_alone = 11640 
RTWc_limit_alone = 35094 

Commands details: 
total_CMD = 57057 
n_nop = 17543 
Read = 14854 
Write = 0 
L2_Alloc = 0 
L2_WB = 19887 
n_act = 6546 
n_pre = 6532 
n_ref = 0 
n_req = 20070 
total_req = 34741 

Dual Bus Interface Util: 
issued_total_row = 13078 
issued_total_col = 34741 
Row_Bus_Util =  0.229209 
CoL_Bus_Util = 0.608882 
Either_Row_CoL_Bus_Util = 0.692536 
Issued_on_Two_Bus_Simul_Util = 0.145556 
issued_two_Eff = 0.210179 
queue_avg = 46.749775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.7498
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 172): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=16095 n_act=6485 n_pre=6472 n_ref_event=0 n_req=21946 n_rd=16780 n_rd_L2_A=0 n_write=0 n_wr_bk=19612 bw_util=0.6378
n_activity=52736 dram_eff=0.6901
bk0: 924a 38943i bk1: 896a 41390i bk2: 784a 43645i bk3: 788a 44392i bk4: 792a 42128i bk5: 784a 42921i bk6: 904a 33955i bk7: 920a 34117i bk8: 1216a 23714i bk9: 1224a 22996i bk10: 1280a 21475i bk11: 1280a 20956i bk12: 1280a 24354i bk13: 1280a 25657i bk14: 1224a 32334i bk15: 1204a 33914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703546
Row_Buffer_Locality_read = 0.817922
Row_Buffer_Locality_write = 0.326991
Bank_Level_Parallism = 7.757146
Bank_Level_Parallism_Col = 5.176692
Bank_Level_Parallism_Ready = 2.007007
write_to_read_ratio_blp_rw_average = 0.523575
GrpLevelPara = 3.254637 

BW Util details:
bwutil = 0.637818 
total_CMD = 57057 
util_bw = 36392 
Wasted_Col = 15620 
Wasted_Row = 571 
Idle = 4474 

BW Util Bottlenecks: 
RCDc_limit = 13146 
RCDWRc_limit = 10164 
WTRc_limit = 10883 
RTWc_limit = 38389 
CCDLc_limit = 12251 
rwq = 0 
CCDLc_limit_alone = 8083 
WTRc_limit_alone = 9622 
RTWc_limit_alone = 35482 

Commands details: 
total_CMD = 57057 
n_nop = 16095 
Read = 16780 
Write = 0 
L2_Alloc = 0 
L2_WB = 19612 
n_act = 6485 
n_pre = 6472 
n_ref = 0 
n_req = 21946 
total_req = 36392 

Dual Bus Interface Util: 
issued_total_row = 12957 
issued_total_col = 36392 
Row_Bus_Util =  0.227089 
CoL_Bus_Util = 0.637818 
Either_Row_CoL_Bus_Util = 0.717914 
Issued_on_Two_Bus_Simul_Util = 0.146993 
issued_two_Eff = 0.204751 
queue_avg = 51.178787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.1788
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 148): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=17228 n_act=6526 n_pre=6510 n_ref_event=0 n_req=20277 n_rd=15088 n_rd_L2_A=0 n_write=0 n_wr_bk=19927 bw_util=0.6137
n_activity=52192 dram_eff=0.6709
bk0: 854a 40714i bk1: 847a 41513i bk2: 749a 43262i bk3: 749a 44338i bk4: 749a 42595i bk5: 717a 41259i bk6: 805a 33651i bk7: 812a 32931i bk8: 1064a 23828i bk9: 1071a 22911i bk10: 1120a 20489i bk11: 1120a 19388i bk12: 1120a 23371i bk13: 1120a 24903i bk14: 1099a 32425i bk15: 1092a 33583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677762
Row_Buffer_Locality_read = 0.801710
Row_Buffer_Locality_write = 0.315310
Bank_Level_Parallism = 7.941077
Bank_Level_Parallism_Col = 5.324720
Bank_Level_Parallism_Ready = 2.043324
write_to_read_ratio_blp_rw_average = 0.542254
GrpLevelPara = 3.254652 

BW Util details:
bwutil = 0.613685 
total_CMD = 57057 
util_bw = 35015 
Wasted_Col = 15995 
Wasted_Row = 871 
Idle = 5176 

BW Util Bottlenecks: 
RCDc_limit = 13021 
RCDWRc_limit = 11174 
WTRc_limit = 12102 
RTWc_limit = 39613 
CCDLc_limit = 12631 
rwq = 0 
CCDLc_limit_alone = 8120 
WTRc_limit_alone = 10637 
RTWc_limit_alone = 36567 

Commands details: 
total_CMD = 57057 
n_nop = 17228 
Read = 15088 
Write = 0 
L2_Alloc = 0 
L2_WB = 19927 
n_act = 6526 
n_pre = 6510 
n_ref = 0 
n_req = 20277 
total_req = 35015 

Dual Bus Interface Util: 
issued_total_row = 13036 
issued_total_col = 35015 
Row_Bus_Util =  0.228473 
CoL_Bus_Util = 0.613685 
Either_Row_CoL_Bus_Util = 0.698056 
Issued_on_Two_Bus_Simul_Util = 0.144102 
issued_two_Eff = 0.206432 
queue_avg = 48.440262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.4403
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 176): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=15990 n_act=6581 n_pre=6566 n_ref_event=0 n_req=21947 n_rd=16796 n_rd_L2_A=0 n_write=0 n_wr_bk=19530 bw_util=0.6367
n_activity=52711 dram_eff=0.6892
bk0: 912a 40294i bk1: 904a 40876i bk2: 792a 43892i bk3: 792a 43888i bk4: 792a 43339i bk5: 784a 43350i bk6: 896a 33976i bk7: 928a 33217i bk8: 1216a 23315i bk9: 1224a 23151i bk10: 1280a 20983i bk11: 1280a 21117i bk12: 1280a 25291i bk13: 1280a 25435i bk14: 1232a 32472i bk15: 1204a 32263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699173
Row_Buffer_Locality_read = 0.810323
Row_Buffer_Locality_write = 0.332088
Bank_Level_Parallism = 7.758697
Bank_Level_Parallism_Col = 5.167007
Bank_Level_Parallism_Ready = 2.008176
write_to_read_ratio_blp_rw_average = 0.518596
GrpLevelPara = 3.264968 

BW Util details:
bwutil = 0.636662 
total_CMD = 57057 
util_bw = 36326 
Wasted_Col = 15647 
Wasted_Row = 604 
Idle = 4480 

BW Util Bottlenecks: 
RCDc_limit = 13688 
RCDWRc_limit = 10358 
WTRc_limit = 12375 
RTWc_limit = 37604 
CCDLc_limit = 12556 
rwq = 0 
CCDLc_limit_alone = 8096 
WTRc_limit_alone = 10859 
RTWc_limit_alone = 34660 

Commands details: 
total_CMD = 57057 
n_nop = 15990 
Read = 16796 
Write = 0 
L2_Alloc = 0 
L2_WB = 19530 
n_act = 6581 
n_pre = 6566 
n_ref = 0 
n_req = 21947 
total_req = 36326 

Dual Bus Interface Util: 
issued_total_row = 13147 
issued_total_col = 36326 
Row_Bus_Util =  0.230419 
CoL_Bus_Util = 0.636662 
Either_Row_CoL_Bus_Util = 0.719754 
Issued_on_Two_Bus_Simul_Util = 0.147326 
issued_two_Eff = 0.204690 
queue_avg = 52.094677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.0947
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 138): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57057 n_nop=17236 n_act=6591 n_pre=6576 n_ref_event=0 n_req=20287 n_rd=14996 n_rd_L2_A=0 n_write=0 n_wr_bk=20162 bw_util=0.6162
n_activity=52196 dram_eff=0.6736
bk0: 846a 39890i bk1: 849a 40107i bk2: 739a 44136i bk3: 729a 44171i bk4: 719a 42358i bk5: 705a 42276i bk6: 791a 34577i bk7: 819a 32742i bk8: 1064a 23856i bk9: 1071a 22812i bk10: 1120a 20982i bk11: 1120a 20911i bk12: 1120a 24051i bk13: 1120a 25059i bk14: 1099a 32150i bk15: 1085a 33274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673985
Row_Buffer_Locality_read = 0.797680
Row_Buffer_Locality_write = 0.318652
Bank_Level_Parallism = 7.914782
Bank_Level_Parallism_Col = 5.267842
Bank_Level_Parallism_Ready = 2.028585
write_to_read_ratio_blp_rw_average = 0.556995
GrpLevelPara = 3.246475 

BW Util details:
bwutil = 0.616191 
total_CMD = 57057 
util_bw = 35158 
Wasted_Col = 15743 
Wasted_Row = 872 
Idle = 5284 

BW Util Bottlenecks: 
RCDc_limit = 13271 
RCDWRc_limit = 10758 
WTRc_limit = 11502 
RTWc_limit = 39874 
CCDLc_limit = 12970 
rwq = 0 
CCDLc_limit_alone = 8363 
WTRc_limit_alone = 10120 
RTWc_limit_alone = 36649 

Commands details: 
total_CMD = 57057 
n_nop = 17236 
Read = 14996 
Write = 0 
L2_Alloc = 0 
L2_WB = 20162 
n_act = 6591 
n_pre = 6576 
n_ref = 0 
n_req = 20287 
total_req = 35158 

Dual Bus Interface Util: 
issued_total_row = 13167 
issued_total_col = 35158 
Row_Bus_Util =  0.230769 
CoL_Bus_Util = 0.616191 
Either_Row_CoL_Bus_Util = 0.697916 
Issued_on_Two_Bus_Simul_Util = 0.149044 
issued_two_Eff = 0.213556 
queue_avg = 47.297176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.2972

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21866, Miss = 21866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 21506, Miss = 21506, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
L2_cache_bank[2]: Access = 20736, Miss = 20736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 20628, Miss = 20628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 488
L2_cache_bank[4]: Access = 21686, Miss = 21686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 21664, Miss = 21664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 612
L2_cache_bank[6]: Access = 20752, Miss = 20752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 20858, Miss = 20858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[8]: Access = 21867, Miss = 21867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 490
L2_cache_bank[9]: Access = 21606, Miss = 21606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 20771, Miss = 20771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[11]: Access = 20817, Miss = 20817, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15
L2_cache_bank[12]: Access = 21876, Miss = 21876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 21613, Miss = 21613, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 820
L2_cache_bank[14]: Access = 20961, Miss = 20961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 167
L2_cache_bank[15]: Access = 20853, Miss = 20853, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[16]: Access = 21879, Miss = 21879, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 21671, Miss = 21671, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 497
L2_cache_bank[18]: Access = 20945, Miss = 20945, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82
L2_cache_bank[19]: Access = 20902, Miss = 20902, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[20]: Access = 21755, Miss = 21755, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 283
L2_cache_bank[21]: Access = 21736, Miss = 21736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 213
L2_cache_bank[22]: Access = 20872, Miss = 20872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 20736, Miss = 20736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 349
L2_cache_bank[24]: Access = 21957, Miss = 21957, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 435
L2_cache_bank[25]: Access = 21554, Miss = 21554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
L2_cache_bank[26]: Access = 21091, Miss = 21091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 390
L2_cache_bank[27]: Access = 20746, Miss = 20746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
L2_cache_bank[28]: Access = 21934, Miss = 21934, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29
L2_cache_bank[29]: Access = 21854, Miss = 21854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 702
L2_cache_bank[30]: Access = 20927, Miss = 20927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 20701, Miss = 20701, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[32]: Access = 21812, Miss = 21812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1042
L2_cache_bank[33]: Access = 21461, Miss = 21461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 20984, Miss = 20984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 20774, Miss = 20774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[36]: Access = 21814, Miss = 21814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
L2_cache_bank[37]: Access = 21489, Miss = 21489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 20677, Miss = 20677, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 20526, Miss = 20526, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[40]: Access = 21507, Miss = 21507, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[41]: Access = 21367, Miss = 21367, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 20811, Miss = 20811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 20731, Miss = 20731, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[44]: Access = 21214, Miss = 21214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 21316, Miss = 21316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35
L2_cache_bank[46]: Access = 20709, Miss = 20709, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 20756, Miss = 20756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[48]: Access = 21757, Miss = 21757, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 21761, Miss = 21761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
L2_cache_bank[50]: Access = 20550, Miss = 20550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 20550, Miss = 20550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[52]: Access = 21681, Miss = 21681, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 21520, Miss = 21520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 20749, Miss = 20749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 20811, Miss = 20811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[56]: Access = 21621, Miss = 21621, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 141
L2_cache_bank[57]: Access = 21661, Miss = 21661, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 20850, Miss = 20850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 21029, Miss = 21029, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[60]: Access = 21877, Miss = 21877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 21796, Miss = 21796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 20841, Miss = 20841, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 20972, Miss = 20972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_total_cache_accesses = 1359294
L2_total_cache_misses = 1359294
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 6869
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 136671
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 375633
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 199889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 647101
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 846990
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6869
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.104

icnt_total_pkts_mem_to_simt=1352900
icnt_total_pkts_simt_to_mem=1416870
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1416870
Req_Network_cycles = 75987
Req_Network_injected_packets_per_cycle =      18.6462 
Req_Network_conflicts_per_cycle =      52.0642
Req_Network_conflicts_per_cycle_util =      55.8651
Req_Bank_Level_Parallism =      19.4362
Req_Network_in_buffer_full_per_cycle =      53.0183
Req_Network_in_buffer_avg_util =     466.0236
Req_Network_out_buffer_full_per_cycle =       5.6659
Req_Network_out_buffer_avg_util =     227.6862

Reply_Network_injected_packets_num = 1353133
Reply_Network_cycles = 75987
Reply_Network_injected_packets_per_cycle =       17.8074
Reply_Network_conflicts_per_cycle =        5.7546
Reply_Network_conflicts_per_cycle_util =       6.3887
Reply_Bank_Level_Parallism =      19.7666
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.8945
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2226
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 23 sec (683 sec)
gpgpu_simulation_rate = 77470 (inst/sec)
gpgpu_simulation_rate = 111 (cycle/sec)
gpgpu_silicon_slowdown = 10198198x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
