// Seed: 3104171122
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_3 = 0;
  logic id_7 = -1 - 1;
endmodule
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output wire id_2,
    output tri0 id_3,
    input wor id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output supply1 module_1,
    input supply0 id_9,
    output wire id_10
);
  wire id_12;
  ;
  logic [1 : -1] id_13;
  ;
  module_0 modCall_1 (
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12
  );
endmodule
