$date
	Sun Oct 23 03:33:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#601464
b10110 !
1"
#601466
b10110 &
b10110 %
1$
#601467
0"
#601470
b1011 &
b1011 %
#601474
b100010 &
b100010 %
#601478
b10001 &
b10001 %
#601482
b110100 &
b110100 %
#601486
b11010 &
b11010 %
#601490
b1101 &
b1101 %
#601494
b101000 &
b101000 %
#601498
b10100 &
b10100 %
#601502
b1010 &
b1010 %
#601506
b101 &
b101 %
#601510
b10000 &
b10000 %
#601514
b1000 &
b1000 %
#601518
b100 &
b100 %
#601522
b10 &
b10 %
#601526
b1 &
1#
b1 %
#601530
b0 &
b0 %
0#
0$
#1570431
b10100 !
1"
#1570434
b10100 &
b10100 %
1$
#1570435
0"
#1570438
b1010 &
b1010 %
#1570442
b101 &
b101 %
#1570446
b10000 &
b10000 %
#1570450
b1000 &
b1000 %
#1570454
b100 &
b100 %
#1570458
b10 &
b10 %
#1570462
b1 &
1#
b1 %
#1570466
b0 &
b0 %
0#
0$
#2604173
b11010 !
1"
#2604174
b11010 &
b11010 %
1$
#2604175
0"
#2604178
b1101 &
b1101 %
#2604182
b101000 &
b101000 %
#2604186
b10100 &
b10100 %
#2604190
b1010 &
b1010 %
#2604194
b101 &
b101 %
#2604198
b10000 &
b10000 %
#2604202
b1000 &
b1000 %
#2604206
b100 &
b100 %
#2604210
b10 &
b10 %
#2604214
b1 &
1#
b1 %
#2604218
b0 &
b0 %
0#
0$
#4500012
