zynq_example_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/zynq_example/ip/zynq_example_processing_system7_0_0/sim/zynq_example_processing_system7_0_0.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"
zynq_example_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/sim/zynq_example_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"
zynq_example_xbar_0.v,verilog,xil_defaultlib,../../../bd/zynq_example/ip/zynq_example_xbar_0/sim/zynq_example_xbar_0.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"
zynq_example_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/zynq_example/ip/zynq_example_axi_gpio_0_0/sim/zynq_example_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"
zynq_example_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/zynq_example/ip/zynq_example_axi_bram_ctrl_0_0/sim/zynq_example_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"
zynq_example_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/zynq_example/ip/zynq_example_blk_mem_gen_0_0/sim/zynq_example_blk_mem_gen_0_0.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"
zynq_example.v,verilog,xil_defaultlib,../../../bd/zynq_example/sim/zynq_example.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"
zynq_example_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/zynq_example/ip/zynq_example_auto_pc_1/sim/zynq_example_auto_pc_1.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"
zynq_example_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/zynq_example/ip/zynq_example_auto_pc_0/sim/zynq_example_auto_pc_0.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
