$date
	Tue Dec 30 16:59:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mooreoverlappingsequence101_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var reg 2 % next_state [1:0] $end
$var reg 2 & state [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
0$
1#
0"
0!
$end
#5
1"
#10
0"
0#
#15
1"
#20
b1 %
0"
1$
#25
b1 &
1"
#30
b10 %
0"
0$
#35
b0 %
b10 &
1"
#40
b11 %
0"
1$
#45
1!
b1 %
b11 &
1"
#50
b10 %
0"
0$
#55
0!
b0 %
b10 &
1"
#60
b11 %
0"
1$
#65
1!
b1 %
b11 &
1"
#70
0"
#75
0!
b1 &
1"
#80
b10 %
0"
0$
#85
b0 %
b10 &
1"
#90
0"
#95
b0 &
1"
#100
0"
