<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>
defines: 
time_elapsed: 1.084s
ram usage: 36260 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp8hjqou5x/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:1</a>: No timescale set for &#34;explicit&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>: No timescale set for &#34;dff&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>: Compile module &#34;work@dff&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:1</a>: Compile module &#34;work@explicit&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>: Implicit port type (wire) for &#34;q_bar&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:1</a>: Top level module &#34;work@explicit&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp8hjqou5x/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_explicit
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp8hjqou5x/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp8hjqou5x/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@explicit)
 |vpiName:work@explicit
 |uhdmallPackages:
 \_package: builtin, parent:work@explicit
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@dff, file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>, line:19, parent:work@explicit
   |vpiDefName:work@dff
   |vpiFullName:work@dff
   |vpiProcess:
   \_always: , line:26
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:26
       |vpiCondition:
       \_operation: , line:26
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:26
           |vpiName:clk
           |vpiFullName:work@dff.clk
       |vpiStmt:
       \_if_else: , line:27
         |vpiCondition:
         \_operation: , line:27
           |vpiOpType:14
           |vpiOperand:
           \_ref_obj: (rst), line:27
             |vpiName:rst
             |vpiFullName:work@dff.rst
           |vpiOperand:
           \_constant: , line:27
             |vpiConstType:3
             |vpiDecompile:&#39;b1
             |vpiSize:1
             |BIN:1
         |vpiStmt:
         \_begin: , line:27
           |vpiFullName:work@dff
           |vpiStmt:
           \_assignment: , line:28
             |vpiOpType:82
             |vpiLhs:
             \_ref_obj: (q), line:28
               |vpiName:q
               |vpiFullName:work@dff.q
             |vpiRhs:
             \_constant: , line:28
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
         |vpiElseStmt:
         \_if_else: , line:29
           |vpiCondition:
           \_operation: , line:29
             |vpiOpType:14
             |vpiOperand:
             \_ref_obj: (pre), line:29
               |vpiName:pre
               |vpiFullName:work@dff.pre
             |vpiOperand:
             \_constant: , line:29
               |vpiConstType:3
               |vpiDecompile:&#39;b1
               |vpiSize:1
               |BIN:1
           |vpiStmt:
           \_begin: , line:29
             |vpiFullName:work@dff
             |vpiStmt:
             \_assignment: , line:30
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (q), line:30
                 |vpiName:q
                 |vpiFullName:work@dff.q
               |vpiRhs:
               \_constant: , line:30
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
           |vpiElseStmt:
           \_begin: , line:31
             |vpiFullName:work@dff
             |vpiStmt:
             \_assignment: , line:32
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (q), line:32
                 |vpiName:q
                 |vpiFullName:work@dff.q
               |vpiRhs:
               \_ref_obj: (d), line:32
                 |vpiName:d
                 |vpiFullName:work@dff.d
   |vpiPort:
   \_port: (q), line:19
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:22
         |vpiName:q
         |vpiFullName:work@dff.q
         |vpiNetType:48
   |vpiPort:
   \_port: (q_bar), line:19
     |vpiName:q_bar
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q_bar), line:19
         |vpiName:q_bar
         |vpiFullName:work@dff.q_bar
   |vpiPort:
   \_port: (clk), line:19
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:19
         |vpiName:clk
         |vpiFullName:work@dff.clk
   |vpiPort:
   \_port: (d), line:19
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:19
         |vpiName:d
         |vpiFullName:work@dff.d
   |vpiPort:
   \_port: (rst), line:19
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:19
         |vpiName:rst
         |vpiFullName:work@dff.rst
   |vpiPort:
   \_port: (pre), line:19
     |vpiName:pre
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pre), line:19
         |vpiName:pre
         |vpiFullName:work@dff.pre
   |vpiContAssign:
   \_cont_assign: , line:24
     |vpiRhs:
     \_operation: , line:24
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (q), line:24
         |vpiName:q
         |vpiFullName:work@dff.q
     |vpiLhs:
     \_ref_obj: (q_bar), line:24
       |vpiName:q_bar
       |vpiFullName:work@dff.q_bar
   |vpiNet:
   \_logic_net: (q), line:22
   |vpiNet:
   \_logic_net: (q_bar), line:19
   |vpiNet:
   \_logic_net: (clk), line:19
   |vpiNet:
   \_logic_net: (d), line:19
   |vpiNet:
   \_logic_net: (rst), line:19
   |vpiNet:
   \_logic_net: (pre), line:19
 |uhdmallModules:
 \_module: work@explicit, file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>, line:1, parent:work@explicit
   |vpiDefName:work@explicit
   |vpiFullName:work@explicit
   |vpiNet:
   \_logic_net: (clk), line:2
     |vpiName:clk
     |vpiFullName:work@explicit.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (d), line:2
     |vpiName:d
     |vpiFullName:work@explicit.d
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (rst), line:2
     |vpiName:rst
     |vpiFullName:work@explicit.rst
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (pre), line:2
     |vpiName:pre
     |vpiFullName:work@explicit.pre
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (q), line:3
     |vpiName:q
     |vpiFullName:work@explicit.q
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@explicit (work@explicit), file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>, line:1
   |vpiDefName:work@explicit
   |vpiName:work@explicit
   |vpiModule:
   \_module: work@dff (u0), file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>, line:7, parent:work@explicit
     |vpiDefName:work@dff
     |vpiName:u0
     |vpiFullName:work@explicit.u0
     |vpiPort:
     \_port: (q), line:19, parent:u0
       |vpiName:q
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (q), line:8
         |vpiName:q
         |vpiActual:
         \_logic_net: (q), line:3, parent:work@explicit
           |vpiName:q
           |vpiFullName:work@explicit.q
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (q), line:22, parent:u0
           |vpiName:q
           |vpiFullName:work@explicit.u0.q
           |vpiNetType:48
     |vpiPort:
     \_port: (d), line:19, parent:u0
       |vpiName:d
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (d), line:9
         |vpiName:d
         |vpiActual:
         \_logic_net: (d), line:2, parent:work@explicit
           |vpiName:d
           |vpiFullName:work@explicit.d
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (q_bar), line:19, parent:u0
           |vpiName:q_bar
           |vpiFullName:work@explicit.u0.q_bar
     |vpiPort:
     \_port: (clk), line:19, parent:u0
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk), line:10
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:2, parent:work@explicit
           |vpiName:clk
           |vpiFullName:work@explicit.clk
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:19, parent:u0
           |vpiName:clk
           |vpiFullName:work@explicit.u0.clk
     |vpiPort:
     \_port: (q_bar), line:19, parent:u0
       |vpiName:q_bar
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (q_bar), line:11
         |vpiName:q_bar
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (d), line:19, parent:u0
           |vpiName:d
           |vpiFullName:work@explicit.u0.d
     |vpiPort:
     \_port: (rst), line:19, parent:u0
       |vpiName:rst
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (rst), line:12
         |vpiName:rst
         |vpiActual:
         \_logic_net: (rst), line:2, parent:work@explicit
           |vpiName:rst
           |vpiFullName:work@explicit.rst
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (rst), line:19, parent:u0
           |vpiName:rst
           |vpiFullName:work@explicit.u0.rst
     |vpiPort:
     \_port: (pre), line:19, parent:u0
       |vpiName:pre
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (pre), line:13
         |vpiName:pre
         |vpiActual:
         \_logic_net: (pre), line:2, parent:work@explicit
           |vpiName:pre
           |vpiFullName:work@explicit.pre
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (pre), line:19, parent:u0
           |vpiName:pre
           |vpiFullName:work@explicit.u0.pre
     |vpiNet:
     \_logic_net: (q), line:22, parent:u0
     |vpiNet:
     \_logic_net: (q_bar), line:19, parent:u0
     |vpiNet:
     \_logic_net: (clk), line:19, parent:u0
     |vpiNet:
     \_logic_net: (d), line:19, parent:u0
     |vpiNet:
     \_logic_net: (rst), line:19, parent:u0
     |vpiNet:
     \_logic_net: (pre), line:19, parent:u0
     |vpiInstance:
     \_module: work@explicit (work@explicit), file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>, line:1
   |vpiNet:
   \_logic_net: (clk), line:2, parent:work@explicit
   |vpiNet:
   \_logic_net: (d), line:2, parent:work@explicit
   |vpiNet:
   \_logic_net: (rst), line:2, parent:work@explicit
   |vpiNet:
   \_logic_net: (pre), line:2, parent:work@explicit
   |vpiNet:
   \_logic_net: (q), line:3, parent:work@explicit
Object: \work_explicit of type 3000
Object: \work_explicit of type 32
Object: \u0 of type 32
Object: \q of type 44
Object: \d of type 44
Object: \clk of type 44
Object: \q_bar of type 44
Object: \rst of type 44
Object: \pre of type 44
Object: \q of type 36
Object: \q_bar of type 36
Object: \clk of type 36
Object: \d of type 36
Object: \rst of type 36
Object: \pre of type 36
Object: \clk of type 36
Object: \d of type 36
Object: \rst of type 36
Object: \pre of type 36
Object: \q of type 36
Object: \work_dff of type 32
Object: \q of type 44
Object: \q_bar of type 44
Object: \clk of type 44
Object: \d of type 44
Object: \rst of type 44
Object: \pre of type 44
Object:  of type 8
Object: \q_bar of type 608
Object:  of type 39
Object: \q of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 23
Object:  of type 39
Object: \rst of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \q of type 608
Object:  of type 7
Object:  of type 23
Object:  of type 39
Object: \pre of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \q of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \q of type 608
Object: \d of type 608
Object: \q of type 36
Object: \q_bar of type 36
Object: \clk of type 36
Object: \d of type 36
Object: \rst of type 36
Object: \pre of type 36
Object: \work_explicit of type 32
Object: \clk of type 36
Object: \d of type 36
Object: \rst of type 36
Object: \pre of type 36
Object: \q of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_dff&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2786eb0] str=&#39;\work_dff&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&gt; [0x2787150] str=&#39;\q&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&gt; [0x2787560] str=&#39;\d&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&gt; [0x2787750] str=&#39;\clk&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&gt; [0x2787920] str=&#39;\q_bar&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&gt; [0x2787ad0] str=&#39;\rst&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&gt; [0x2787ca0] str=&#39;\pre&#39; input port=6
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>.0-24.0&gt; [0x2789e20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>.0-24.0&gt; [0x278a160] str=&#39;\q_bar&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>.0-24.0&gt; [0x278a310]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>.0-24.0&gt; [0x278a490] str=&#39;\q&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>.0-26.0&gt; [0x278a6b0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>.0-26.0&gt; [0x278a9a0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>.0-26.0&gt; [0x278ab70] str=&#39;\clk&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>.0-26.0&gt; [0x278a810]
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:27</a>.0-27.0&gt; [0x278add0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278aef0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:27</a>.0-27.0&gt; [0x278b010]
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278b1a0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:27</a>.0-27.0&gt; [0x278b340] str=&#39;\rst&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:27</a>.0-27.0&gt; [0x278b6c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278b560]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278b890] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278c040]
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:27</a>.0-27.0&gt; [0x278b9b0]
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:28</a>.0-28.0&gt; [0x278baf0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:28</a>.0-28.0&gt; [0x278bd80] str=&#39;\q&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:28</a>.0-28.0&gt; [0x278c180] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278c350]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278c470]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278e730]
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:29</a>.0-29.0&gt; [0x278c590]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278c6b0]
                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:29</a>.0-29.0&gt; [0x278c7d0]
                        AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278c960]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:29</a>.0-29.0&gt; [0x278cac0] str=&#39;\pre&#39;
                          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:29</a>.0-29.0&gt; [0x278ce70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278cd10]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278d040] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278da20]
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:29</a>.0-29.0&gt; [0x278d160]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:30</a>.0-30.0&gt; [0x278d2a0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:30</a>.0-30.0&gt; [0x278d650] str=&#39;\q&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:30</a>.0-30.0&gt; [0x278db60] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278dd30]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278de50]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278e610]
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:31</a>.0-31.0&gt; [0x278df70]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:32</a>.0-32.0&gt; [0x278e090]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:32</a>.0-32.0&gt; [0x278e240] str=&#39;\q&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:32</a>.0-32.0&gt; [0x278e460] str=&#39;\d&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2786eb0] str=&#39;\work_dff&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&gt; [0x2787150] str=&#39;\q&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&gt; [0x2787560] str=&#39;\d&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&gt; [0x2787750] str=&#39;\clk&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&gt; [0x2787920] str=&#39;\q_bar&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&gt; [0x2787ad0] str=&#39;\rst&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&gt; [0x2787ca0] str=&#39;\pre&#39; input basic_prep port=6 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>.0-24.0&gt; [0x2789e20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>.0-24.0&gt; [0x278a160 -&gt; 0x2787920] str=&#39;\q_bar&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>.0-24.0&gt; [0x278a310] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>.0-24.0&gt; [0x278a490 -&gt; 0x2787150] str=&#39;\q&#39; basic_prep
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>.0-26.0&gt; [0x278a6b0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>.0-26.0&gt; [0x278a9a0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>.0-26.0&gt; [0x278ab70 -&gt; 0x2787750] str=&#39;\clk&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>.0-26.0&gt; [0x278a810] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:27</a>.0-27.0&gt; [0x278add0] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278aef0] basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:27</a>.0-27.0&gt; [0x278b010] basic_prep
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278b1a0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:27</a>.0-27.0&gt; [0x278b340 -&gt; 0x2787ad0] str=&#39;\rst&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:27</a>.0-27.0&gt; [0x278b6c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278b560] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278b890] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278c040] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:27</a>.0-27.0&gt; [0x278b9b0] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:28</a>.0-28.0&gt; [0x278baf0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:28</a>.0-28.0&gt; [0x278bd80 -&gt; 0x2787150] str=&#39;\q&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:28</a>.0-28.0&gt; [0x278c180] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278c350] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278c470] basic_prep
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278e730] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:29</a>.0-29.0&gt; [0x278c590] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278c6b0] basic_prep
                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:29</a>.0-29.0&gt; [0x278c7d0] basic_prep
                        AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278c960] basic_prep
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:29</a>.0-29.0&gt; [0x278cac0 -&gt; 0x2787ca0] str=&#39;\pre&#39; basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:29</a>.0-29.0&gt; [0x278ce70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278cd10] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278d040] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278da20] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:29</a>.0-29.0&gt; [0x278d160] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:30</a>.0-30.0&gt; [0x278d2a0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:30</a>.0-30.0&gt; [0x278d650 -&gt; 0x2787150] str=&#39;\q&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:30</a>.0-30.0&gt; [0x278db60] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278dd30] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278de50] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278e610] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:31</a>.0-31.0&gt; [0x278df70] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:32</a>.0-32.0&gt; [0x278e090] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:32</a>.0-32.0&gt; [0x278e240 -&gt; 0x2787150] str=&#39;\q&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:32</a>.0-32.0&gt; [0x278e460 -&gt; 0x2787560] str=&#39;\d&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_explicit&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2786ab0] str=&#39;\work_explicit&#39;
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2786cf0] str=&#39;\u0&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2787eb0] str=&#39;\work_dff&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2788010] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2788130] str=&#39;\q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2788370] str=&#39;\d&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2788490] str=&#39;\d&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x27886b0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x27887d0] str=&#39;\clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2788a10] str=&#39;\q_bar&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2788b30] str=&#39;\q_bar&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2788dc0] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2788ee0] str=&#39;\rst&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2789120] str=&#39;\pre&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2789240] str=&#39;\pre&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:2</a>.0-2.0&gt; [0x2789630] str=&#39;\clk&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:2</a>.0-2.0&gt; [0x2789750] str=&#39;\d&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:2</a>.0-2.0&gt; [0x2789870] str=&#39;\rst&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:2</a>.0-2.0&gt; [0x2789990] str=&#39;\pre&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:3</a>.0-3.0&gt; [0x2789b70] str=&#39;\q&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2786ab0] str=&#39;\work_explicit&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2786cf0] str=&#39;\u0&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2787eb0] str=&#39;\work_dff&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2788010] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2788130 -&gt; 0x2789b70] str=&#39;\q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2788370] str=&#39;\d&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2788490 -&gt; 0x2789750] str=&#39;\d&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x27886b0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x27887d0 -&gt; 0x2789630] str=&#39;\clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2788a10] str=&#39;\q_bar&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2788b30 -&gt; 0x2795b10] str=&#39;\q_bar&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2788dc0] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2788ee0 -&gt; 0x2789870] str=&#39;\rst&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2789120] str=&#39;\pre&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&gt; [0x2789240 -&gt; 0x2789990] str=&#39;\pre&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:2</a>.0-2.0&gt; [0x2789630] str=&#39;\clk&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:2</a>.0-2.0&gt; [0x2789750] str=&#39;\d&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:2</a>.0-2.0&gt; [0x2789870] str=&#39;\rst&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:2</a>.0-2.0&gt; [0x2789990] str=&#39;\pre&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:3</a>.0-3.0&gt; [0x2789b70] str=&#39;\q&#39; basic_prep range=[0:0]
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:0</a>.0-0.0&gt; [0x2795b10] str=&#39;\q_bar&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>: Warning: Identifier `\q_bar&#39; is implicitly declared.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_explicit
Used module:     \work_dff

2.2. Analyzing design hierarchy..
Top module:  \work_explicit
Used module:     \work_dff
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>$2 in module work_dff.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_dff.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>$2&#39;.
     1/2: $2\q[0:0]
     2/2: $1\q[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_dff.\q&#39; using process `\work_dff.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>$2&#39;.
  created $dff cell `$procdff$14&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\work_dff.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>$2&#39;.
Removing empty process `work_dff.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>$2&#39;.
Cleaned up 2 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_explicit..
Warning: Wire work_explicit.\clk is used but has no driver.
Warning: Wire work_explicit.\q_bar is used but has no driver.
Warning: Wire work_explicit.\rst is used but has no driver.
Warning: Wire work_explicit.\pre is used but has no driver.
checking module work_dff..
Warning: multiple conflicting drivers for work_dff.$not$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>$1_Y:
    port Y[0] of cell $not$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>$1 ($not)
    module input q_bar[0]
Warning: Wire work_dff.\d is used but has no driver.
found and reported 6 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_explicit ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     work_dff                        1

=== work_dff ===

   Number of wires:                 18
   Number of wire bits:             18
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                            1
     $eq                             2
     $mux                            3
     $not                            1

=== design hierarchy ===

   work_explicit                     1
     work_dff                        1

   Number of wires:                 24
   Number of wire bits:             24
   Number of public wires:          12
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                            1
     $eq                             2
     $mux                            3
     $not                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_explicit..
Warning: Wire work_explicit.\clk is used but has no driver.
Warning: Wire work_explicit.\q_bar is used but has no driver.
Warning: Wire work_explicit.\rst is used but has no driver.
Warning: Wire work_explicit.\pre is used but has no driver.
checking module work_dff..
Warning: multiple conflicting drivers for work_dff.$not$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>$1_Y:
    port Y[0] of cell $not$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>$1 ($not)
    module input q_bar[0]
Warning: Wire work_dff.\d is used but has no driver.
found and reported 6 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_dff&#34;: {
      &#34;attributes&#34;: {
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;q&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;d&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;clk&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;q_bar&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;rst&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;pre&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 7 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$eq$slpp_all/surelog.uhdm:0$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 8 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 7 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 9 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>.0-24.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;Y&#34;: [ 5 ]
          }
        },
        &#34;$procdff$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>.0-26.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 4 ],
            &#34;D&#34;: [ 10 ],
            &#34;Q&#34;: [ 2 ]
          }
        },
        &#34;$procmux$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 11 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;S&#34;: [ 8 ],
            &#34;Y&#34;: [ 10 ]
          }
        },
        &#34;$procmux$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3 ],
            &#34;B&#34;: [ &#34;1&#34; ],
            &#34;S&#34;: [ 9 ],
            &#34;Y&#34;: [ 12 ]
          }
        },
        &#34;$procmux$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 12 ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;S&#34;: [ 8 ],
            &#34;Y&#34;: [ 11 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\q[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>.0-26.0&#34;
          }
        },
        &#34;$1\\q[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>.0-26.0&#34;
          }
        },
        &#34;$2\\q[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>.0-26.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>.0-24.0&#34;
          }
        },
        &#34;$procmux$10_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$13_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$7_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&#34;
          }
        },
        &#34;d&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&#34;
          }
        },
        &#34;pre&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&#34;
          }
        },
        &#34;q&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&#34;
          }
        },
        &#34;q_bar&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&#34;
          }
        },
        &#34;rst&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&#34;
          }
        }
      }
    },
    &#34;work_explicit&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
        &#34;u0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_dff&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;clk&#34;: &#34;input&#34;,
            &#34;d&#34;: &#34;output&#34;,
            &#34;pre&#34;: &#34;input&#34;,
            &#34;q&#34;: &#34;output&#34;,
            &#34;q_bar&#34;: &#34;input&#34;,
            &#34;rst&#34;: &#34;input&#34;
          },
          &#34;connections&#34;: {
            &#34;clk&#34;: [ 2 ],
            &#34;d&#34;: [ 3 ],
            &#34;pre&#34;: [ 4 ],
            &#34;q&#34;: [ 5 ],
            &#34;q_bar&#34;: [ 6 ],
            &#34;rst&#34;: [ 7 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:2</a>.0-2.0&#34;
          }
        },
        &#34;d&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:2</a>.0-2.0&#34;
          }
        },
        &#34;pre&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:2</a>.0-2.0&#34;
          }
        },
        &#34;q&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:3</a>.0-3.0&#34;
          }
        },
        &#34;q_bar&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&#34;
          }
        },
        &#34;rst&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:2</a>.0-2.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_dff&#39;.

(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_dff(q, d, clk, q_bar, rst, pre);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>.0-26.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>.0-26.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:26</a>.0-26.0&#34; *)
  wire _02_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _03_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _04_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>.0-24.0&#34; *)
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&#34; *)
  input clk;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&#34; *)
  output d;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&#34; *)
  input pre;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&#34; *)
  output q;
  reg q;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&#34; *)
  input q_bar;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>.0-19.0&#34; *)
  input rst;
  assign _03_ = 32&#39;(rst) == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d1;
  assign _04_ = 32&#39;(pre) == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d1;
  assign _05_ = ~ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:24</a>.0-24.0&#34; *) q;
  always @(posedge clk)
      q &lt;= _07_;
  assign _07_ = _08_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h0 : _02_;
  assign _09_ = _10_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h1 : d;
  assign _11_ = _06_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;hx : _09_;
  assign q_bar = _05_;
  assign _00_ = _01_;
  assign _10_ = _04_;
  assign _06_ = _03_;
  assign _02_ = _11_;
  assign _08_ = _03_;
  assign _01_ = _07_;
endmodule
Dumping module `\work_explicit&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_explicit();
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:2</a>.0-2.0&#34; *)
  wire clk;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:2</a>.0-2.0&#34; *)
  wire d;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:2</a>.0-2.0&#34; *)
  wire pre;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:3</a>.0-3.0&#34; *)
  wire q;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&#34; *)
  wire q_bar;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:2</a>.0-2.0&#34; *)
  wire rst;
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:7</a>.0-7.0&#34; *)
  work_dff u0 (
    .clk(clk),
    .d(d),
    .pre(pre),
    .q(q),
    .q_bar(q_bar),
    .rst(rst)
  );
endmodule

Warnings: 7 unique messages, 13 total
End of script. Logfile hash: 4389be23ef, CPU: user 0.01s system 0.00s, MEM: 14.70 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 33% 2x write_verilog (0 sec), 33% 2x read_uhdm (0 sec), ...

</pre>
</body>