# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.03
# platform  : Linux 4.18.0-513.9.1.el8_9.x86_64
# version   : 2024.03 FCS 64 bits
# build date: 2024.03.27 15:42:27 UTC
# ----------------------------------------
# started   : 2024-05-01 14:42:38 CDT
# hostname  : pal-achieve-07.(none)
# pid       : 95067
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:41865' '-nowindow' '-style' 'windows' '-data' 'AAABLnicdY7NDsFAFIW/IRqx8Bwi4Qm6ti2R2Iq0gwqmKUVseFRvMk6bVtKFezP355xz71wDhC/vPZV1nwoBETP5z8ynLkJD28q+00YW71aGXjPcSAK9IRPOONbsKEiFjIVsOModd+GF+ItiJnfkXLEkwiOWUvel3oq5qR7p1jkrcVaqvXLOo65P2hkzVR1rMww0l4l3HKo//02UdzlNJOpTXWKry7/RHCem' '-proj' '/home/vpulav2/Work/Jasper/communication_controller_100_mb-s_ethernet_mac_layer_switch/eth_rxethmac/eth_rxethmac_goldmine/sessionLogs/session_0' '-init' '-hidden' '/home/vpulav2/Work/Jasper/communication_controller_100_mb-s_ethernet_mac_layer_switch/eth_rxethmac/eth_rxethmac_goldmine/.tmp/.initCmds.tcl' 'FPV_eth_rxethmac.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/vpulav2/Work/Jasper/communication_controller_100_mb-s_ethernet_mac_layer_switch/eth_rxethmac/eth_rxethmac_goldmine/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% 
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/eth_rxethmac.v \
  ${RTL_PATH}/eth_rxstatem.v \
  ${RTL_PATH}/eth_rxcounters.v \
  ${RTL_PATH}/eth_rxaddrcheck.v \
  ${RTL_PATH}/eth_crc.v
[-- (VERI-1482)] Analyzing Verilog file './/eth_rxethmac.v'
[INFO (VERI-1328)] .//eth_rxethmac.v(113): analyzing included file './/timescale.v'
[INFO (VERI-1328)] .//eth_rxethmac.v(114): analyzing included file './/eth_crc.v'
[INFO (VERI-1328)] .//eth_rxethmac.v(115): analyzing included file './/eth_rxstatem.v'
[INFO (VERI-1328)] .//eth_rxstatem.v(85): analyzing included file './/timescale.v'
[INFO (VERI-1328)] .//eth_rxethmac.v(116): analyzing included file './/eth_rxcounters.v'
[INFO (VERI-1328)] .//eth_rxcounters.v(82): analyzing included file './/timescale.v'
[INFO (VERI-1328)] .//eth_rxethmac.v(117): analyzing included file './/eth_rxaddrcheck.v'
[INFO (VERI-1328)] .//eth_rxaddrcheck.v(72): analyzing included file './/timescale.v'
[-- (VERI-1482)] Analyzing Verilog file './/eth_rxstatem.v'
[INFO (VERI-1328)] .//eth_rxstatem.v(85): analyzing included file './/timescale.v'
[WARN (VERI-1206)] .//eth_rxstatem.v(193): overwriting previous definition of module 'eth_rxstatem'
[INFO (VERI-2142)] .//eth_rxstatem.v(193): previous definition of design element 'eth_rxstatem' is here
[-- (VERI-1482)] Analyzing Verilog file './/eth_rxcounters.v'
[INFO (VERI-1328)] .//eth_rxcounters.v(82): analyzing included file './/timescale.v'
[WARN (VERI-1206)] .//eth_rxcounters.v(217): overwriting previous definition of module 'eth_rxcounters'
[INFO (VERI-2142)] .//eth_rxcounters.v(217): previous definition of design element 'eth_rxcounters' is here
[-- (VERI-1482)] Analyzing Verilog file './/eth_rxaddrcheck.v'
[INFO (VERI-1328)] .//eth_rxaddrcheck.v(72): analyzing included file './/timescale.v'
[WARN (VERI-1206)] .//eth_rxaddrcheck.v(214): overwriting previous definition of module 'eth_rxaddrcheck'
[INFO (VERI-2142)] .//eth_rxaddrcheck.v(214): previous definition of design element 'eth_rxaddrcheck' is here
[-- (VERI-1482)] Analyzing Verilog file './/eth_crc.v'
[WARN (VERI-1206)] .//eth_crc.v(142): overwriting previous definition of module 'eth_crc'
[INFO (VERI-2142)] .//eth_crc.v(142): previous definition of design element 'eth_crc' is here
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property_goldmine.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property_goldmine.sva'
% 
% # Elaborate design and properties
% elaborate -top eth_rxethmac
INFO (ISW003): Top module name is "eth_rxethmac".
[INFO (VERI-9030)] .//bindings.sva(13): undeclared symbol 'StartCalc' in bind instance actual, assumed default net type 'wire'
[INFO (VERI-9030)] .//bindings.sva(30): undeclared symbol 'prev_latched_Rx1' in bind instance actual, assumed default net type 'wire'
[INFO (VERI-9030)] .//bindings.sva(38): undeclared symbol 'prev_latched_Rx' in bind instance actual, assumed default net type 'wire'
[INFO (VERI-9030)] .//bindings.sva(56): undeclared symbol 'Sum' in bind instance actual, assumed default net type 'wire'
[INFO (HIER-8002)] .//eth_rxethmac.v(459): Disabling old hierarchical reference handler
[WARN (VERI-2435)] .//bindings.sva(70): port 'Divided_2_MRxClk' is not connected on this instance
[INFO (VERI-1018)] .//eth_rxstatem.v(88): compiling module 'eth_rxstatem'
[INFO (VERI-1018)] .//eth_rxcounters.v(85): compiling module 'eth_rxcounters'
[INFO (VERI-1018)] .//eth_rxaddrcheck.v(75): compiling module 'eth_rxaddrcheck'
[INFO (VERI-1018)] .//eth_crc.v(78): compiling module 'eth_crc'
[INFO (VERI-1018)] .//eth_rxethmac.v(462): compiling module 'eth_l3_checksum'
[WARN (VERI-1060)] .//eth_rxethmac.v(483): 'initial' construct is ignored
[WARN (VERI-1060)] .//eth_rxethmac.v(484): 'initial' construct is ignored
[WARN (VERI-2334)] .//eth_rxethmac.v(488): clock signal 'MRxClk' cannot be used as a data signal
[WARN (VERI-2334)] .//eth_rxethmac.v(498): clock signal 'Divided_2_clk' cannot be used as a data signal
[WARN (VERI-1167)] .//eth_rxethmac.v(527): if-condition does not match any sensitivity list edge
[WARN (VERI-1221)] .//eth_rxethmac.v(530): 'Sum' should be on the sensitivity list
[WARN (VERI-1221)] .//eth_rxethmac.v(530): 'Sum' should be on the sensitivity list
[WARN (VERI-1466)] .//eth_rxethmac.v(531): assignment under multiple clock edges is not supported for synthesis
[WARN (VDB-1000)] .//eth_rxethmac.v(525): net 'Sum[31]' is constantly driven from multiple places
[WARN (VDB-1001)] .//eth_rxethmac.v(540): found another driver here
[INFO (VERI-1018)] .//property_goldmine.sva(1): compiling module 'i_eth_rxethmac'
[INFO (VERI-1018)] .//eth_rxethmac.v(121): compiling module 'eth_rxethmac'
[WARN (VERI-1060)] .//eth_rxethmac.v(210): 'initial' construct is ignored
[WARN (VERI-1330)] .//bindings.sva(13): actual bit length 1 differs from formal bit length 2 for port 'StartCalc'
[WARN (VERI-1330)] .//bindings.sva(30): actual bit length 1 differs from formal bit length 8 for port 'prev_latched_Rx1'
[WARN (VERI-1330)] .//bindings.sva(38): actual bit length 1 differs from formal bit length 8 for port 'prev_latched_Rx'
[WARN (VERI-1330)] .//bindings.sva(56): actual bit length 1 differs from formal bit length 32 for port 'Sum'
[WARN (VERI-8028)] .//bindings.sva(2): missing/open ports on instance v_eth_rxethmac of module i_eth_rxethmac
[WARN (VDB-1002)] .//bindings.sva(13): net 'StartCalc' does not have a driver
[WARN (VDB-1002)] .//bindings.sva(30): net 'prev_latched_Rx1' does not have a driver
[WARN (VDB-1002)] .//bindings.sva(38): net 'prev_latched_Rx' does not have a driver
[WARN (VDB-1002)] .//bindings.sva(56): net 'Sum' does not have a driver
[WARN (VDB-1013)] .//bindings.sva(70): input port 'Divided_2_MRxClk' is not connected on this instance
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          8 (1 packages)
  Single run mode                         On
  Pipeline                                On (7 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      8 (8 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 32. Use "get_design_info -list multiple_driven" for more information.
eth_rxethmac
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock MRxClk
[<embedded>] % reset Reset
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "Reset".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "eth_rxethmac"]
---------------------------
# Flops:         35 (356) (148 property flop bits)
# Latches:       0 (0)
# Gates:         3732 (20066)
# Nets:          4059
# Ports:         31
# RTL Lines:     1691
# RTL Instances: 7
# Embedded Assumptions: 0
# Embedded Assertions:  148
# Embedded Covers:      148
356
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 296 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 124 of 144 design flops, 0 of 0 design latches, 444 of 508 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
INFO (IPF047): 0.0.PRE: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a68:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a146:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a147:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 293
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 95122@pal-achieve-07(local) jg_95067_pal-achieve-07_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 95121@pal-achieve-07(local) jg_95067_pal-achieve-07_1
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a67:precondition1" was covered in 1 cycles in 0.08 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a113:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a144:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a108:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a128:precondition1" was covered in 1 cycles in 0.08 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a125:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a42:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a102:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a54:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a72:precondition1" was covered in 1 cycles in 0.08 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a133:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a45:precondition1" was covered in 1 cycles in 0.08 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a105:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a136:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a37:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a96:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a135:precondition1" was covered in 1 cycles in 0.08 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a115:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a84:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a118:precondition1" was covered in 1 cycles in 0.09 s.
0: ProofGrid usable level: 273
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a20:precondition1" was covered in 1 cycles in 0.11 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a40:precondition1" was covered in 1 cycles in 0.11 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a31:precondition1" was covered in 1 cycles in 0.11 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a55:precondition1" was covered in 1 cycles in 0.11 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a14:precondition1" was covered in 1 cycles in 0.11 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a78:precondition1" was covered in 1 cycles in 0.11 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a77:precondition1" was covered in 1 cycles in 0.11 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a86:precondition1" was covered in 1 cycles in 0.11 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a85:precondition1" was covered in 1 cycles in 0.11 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a139:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a95:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a130:precondition1" was covered in 1 cycles in 0.12 s.
0: ProofGrid usable level: 261
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a110:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a79:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a64:precondition1" was covered in 1 cycles in 0.13 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a117:precondition1" was covered in 1 cycles in 0.13 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a51:precondition1" was covered in 1 cycles in 0.13 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a66:precondition1" was covered in 1 cycles in 0.13 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a43:precondition1" was covered in 1 cycles in 0.13 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a132:precondition1" was covered in 1 cycles in 0.14 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a131:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a103:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a109:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a122:precondition1" was covered in 1 cycles in 0.14 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a119:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a90:precondition1" was covered in 1 cycles in 0.15 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a58:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a18:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a3:precondition1" was covered in 1 cycles in 0.15 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a120:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a63:precondition1" was covered in 1 cycles in 0.15 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a124:precondition1" was covered in 1 cycles in 0.15 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a126:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a61:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a141:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a17:precondition1" was covered in 1 cycles in 0.15 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a127:precondition1" was covered in 1 cycles in 0.16 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a107:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a12:precondition1" was covered in 1 cycles in 0.16 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a111:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a21:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a49:precondition1" was covered in 1 cycles in 0.16 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a2:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a47:precondition1" was covered in 1 cycles in 0.16 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a24:precondition1" was covered in 1 cycles in 0.17 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a19:precondition1" was covered in 1 cycles in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a60:precondition1" was covered in 1 cycles in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a25:precondition1" was covered in 1 cycles in 0.17 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a53:precondition1" was covered in 1 cycles in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a11:precondition1" was covered in 1 cycles in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a22:precondition1" was covered in 1 cycles in 0.17 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a59:precondition1" was covered in 1 cycles in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a28:precondition1" was covered in 1 cycles in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a35:precondition1" was covered in 1 cycles in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a82:precondition1" was covered in 1 cycles in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a81:precondition1" was covered in 1 cycles in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a74:precondition1" was covered in 1 cycles in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a80:precondition1" was covered in 1 cycles in 0.18 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a62:precondition1" was covered in 1 cycles in 0.18 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a138:precondition1" was covered in 1 cycles in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a75:precondition1" was covered in 1 cycles in 0.18 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a106:precondition1" was covered in 1 cycles in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a98:precondition1" was covered in 1 cycles in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a140:precondition1" was covered in 1 cycles in 0.18 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a100:precondition1" was covered in 1 cycles in 0.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a52:precondition1" was covered in 1 cycles in 0.19 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a41:precondition1" was covered in 1 cycles in 0.19 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a48:precondition1" was covered in 1 cycles in 0.19 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a88:precondition1" was covered in 1 cycles in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a29:precondition1" was covered in 1 cycles in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a46:precondition1" was covered in 1 cycles in 0.19 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a89:precondition1" was covered in 1 cycles in 0.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a44:precondition1" was covered in 1 cycles in 0.20 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a6:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a114:precondition1" was covered in 1 cycles in 0.20 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a112:precondition1" was covered in 1 cycles in 0.20 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a30:precondition1" was covered in 1 cycles in 0.20 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a38:precondition1" was covered in 1 cycles in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a142:precondition1" was covered in 1 cycles in 0.22 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a143:precondition1" was covered in 1 cycles in 0.22 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a123:precondition1" was covered in 1 cycles in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a16:precondition1" was covered in 1 cycles in 0.22 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a32:precondition1" was covered in 1 cycles in 0.22 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a23:precondition1" was covered in 1 cycles in 0.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a1:precondition1" was covered in 1 cycles in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a15:precondition1" was covered in 1 cycles in 0.23 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a7:precondition1" was covered in 1 cycles in 0.23 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a8:precondition1" was covered in 1 cycles in 0.23 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a39:precondition1" was covered in 1 cycles in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a33:precondition1" was covered in 1 cycles in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a36:precondition1" was covered in 1 cycles in 0.23 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a76:precondition1" was covered in 1 cycles in 0.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a73:precondition1" was covered in 1 cycles in 0.24 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a50:precondition1" was covered in 1 cycles in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a97:precondition1" was covered in 1 cycles in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a104:precondition1" was covered in 1 cycles in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a99:precondition1" was covered in 1 cycles in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a87:precondition1" was covered in 1 cycles in 0.24 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a57:precondition1" was covered in 1 cycles in 0.24 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a34:precondition1" was covered in 1 cycles in 0.24 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a26:precondition1" was covered in 1 cycles in 0.24 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a134:precondition1" was covered in 1 cycles in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a94:precondition1" was covered in 1 cycles in 0.25 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a145:precondition1" was covered in 1 cycles in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a129:precondition1" was covered in 1 cycles in 0.25 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a93:precondition1" was covered in 1 cycles in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a121:precondition1" was covered in 1 cycles in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a71:precondition1" was covered in 1 cycles in 0.25 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a101:precondition1" was covered in 1 cycles in 0.25 s.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a92:precondition1" was covered in 1 cycles in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a70:precondition1" was covered in 1 cycles in 0.25 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a83:precondition1" was covered in 1 cycles in 0.27 s.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a137:precondition1" was covered in 1 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a69:precondition1" was covered in 1 cycles in 0.27 s.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a65:precondition1" was covered in 1 cycles in 0.27 s.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a56:precondition1" was covered in 1 cycles in 0.27 s.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a10:precondition1" was covered in 1 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a5:precondition1" was covered in 1 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a4:precondition1" was covered in 1 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a0:precondition1" was covered in 1 cycles in 0.27 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a13:precondition1" was covered in 1 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a27:precondition1" was covered in 1 cycles in 0.28 s.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a9:precondition1" was covered in 1 cycles in 0.28 s.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a91:precondition1" was covered in 1 cycles in 0.28 s.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_rxethmac.v_eth_rxethmac.assert_a116:precondition1" was covered in 1 cycles in 0.28 s.
0.0.Ht: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 95144@pal-achieve-07(local) jg_95067_pal-achieve-07_1
0.0.Bm: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Mpcustom4: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 95152@pal-achieve-07(local) jg_95067_pal-achieve-07_1
0.0.Mpcustom4: Proofgrid shell started at 95153@pal-achieve-07(local) jg_95067_pal-achieve-07_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "eth_rxethmac.v_eth_rxethmac.assert_a67"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 12	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "eth_rxethmac.v_eth_rxethmac.assert_a67" was proven in 0.00 s.
0.0.N: Stopped processing property "eth_rxethmac.v_eth_rxethmac.assert_a67"	[0.00 s].
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.N: Starting proof for property "eth_rxethmac.v_eth_rxethmac.assert_a113"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a113" in 0.00 s.
0.0.N: Stopped processing property "eth_rxethmac.v_eth_rxethmac.assert_a113"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.01 s]
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a20" in 0.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a8" in 0.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a14" in 0.00 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a51" in 0.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a48" in 0.00 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a66" in 0.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a53" in 0.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a1" in 0.00 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a43" in 0.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a24" in 0.00 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a58" in 0.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a3" in 0.01 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a37" in 0.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a6" in 0.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a54" in 0.01 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a2" in 0.01 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a19" in 0.01 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a18" in 0.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a60" in 0.02 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a59" in 0.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a64" in 0.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a28" in 0.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a31" in 0.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a35" in 0.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a55" in 0.02 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a40" in 0.02 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a62" in 0.02 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a52" in 0.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a56" in 0.02 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a45" in 0.03 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a41" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a10" in 0.03 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a47" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a25" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a4" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a15" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a0" in 0.03 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a44" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a46" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a13" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a12" in 0.03 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a29" in 0.04 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a42" in 0.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a38" in 0.04 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a30" in 0.04 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a61" in 0.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a21" in 0.04 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a32" in 0.05 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a23" in 0.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a11" in 0.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a22" in 0.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a16" in 0.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a9" in 0.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a27" in 0.05 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a7" in 0.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a5" in 0.05 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a39" in 0.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a34" in 0.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a33" in 0.06 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a50" in 0.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a65" in 0.06 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a57" in 0.06 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a26" in 0.06 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a49" in 0.06 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a63" in 0.07 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a36" in 0.07 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a17" in 0.07 s.
0.0.Ht: Trace Attempt  3	[0.01 s]
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a144" in 0.07 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a128" in 0.07 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a134" in 0.07 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a125" in 0.07 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a102" in 0.07 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a133" in 0.08 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a105" in 0.08 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a115" in 0.08 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a118" in 0.08 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a132" in 0.08 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a112" in 0.08 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a131" in 0.08 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a119" in 0.09 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a120" in 0.09 s.
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a124" in 0.09 s.
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a126" in 0.09 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a127" in 0.10 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a111" in 0.10 s.
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a107" in 0.10 s.
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a114" in 0.10 s.
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a142" in 0.10 s.
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a143" in 0.10 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a123" in 0.11 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a141" in 0.11 s.
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a145" in 0.11 s.
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a129" in 0.11 s.
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a121" in 0.11 s.
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a137" in 0.11 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a140" in 0.12 s.
0.0.Ht: Trace Attempt  4	[0.02 s]
0.0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a78" in 0.12 s.
0.0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a77" in 0.12 s.
0.0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a86" in 0.12 s.
0.0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a84" in 0.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a82" in 0.12 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a85" in 0.13 s.
0.0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a139" in 0.13 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a130" in 0.13 s.
0.0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a136" in 0.13 s.
0.0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a110" in 0.13 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a108" in 0.13 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a103" in 0.13 s.
0.0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a117" in 0.13 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a96" in 0.13 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a95" in 0.14 s.
0.0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a90" in 0.14 s.
0.0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a138" in 0.14 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a99" in 0.14 s.
0.0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a135" in 0.14 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a122" in 0.14 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a106" in 0.14 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a100" in 0.15 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a98" in 0.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a89" in 0.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a94" in 0.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a75" in 0.15 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a79" in 0.15 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a81" in 0.15 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a88" in 0.15 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a76" in 0.16 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a73" in 0.16 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a109" in 0.17 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a97" in 0.17 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a104" in 0.17 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a91" in 0.17 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a87" in 0.17 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a93" in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a74" in 0.17 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a71" in 0.17 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a80" in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a101" in 0.18 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a92" in 0.18 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a72" in 0.18 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a83" in 0.18 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a70" in 0.18 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a69" in 0.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "eth_rxethmac.v_eth_rxethmac.assert_a116" in 0.19 s.
0.0.Ht: Trace Attempt  5	[0.03 s]
0.0.Bm: Trace Attempt  3	[0.24 s]
0.0.Bm: Trace Attempt  4	[0.24 s]
0.0.Bm: Trace Attempt  5	[0.24 s]
0: Running jobs with 5 threads on "pal-achieve-07" with 4 cores.
0: Running jobs with 5 threads on "pal-achieve-07" with 4 cores.
0.0.Oh: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 95154@pal-achieve-07(local) jg_95067_pal-achieve-07_1
0.0.L: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.L: Proofgrid shell started at 95159@pal-achieve-07(local) jg_95067_pal-achieve-07_1
0.0.B: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.B: Proofgrid shell started at 95163@pal-achieve-07(local) jg_95067_pal-achieve-07_1
0.0.AM: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.AM: Proofgrid shell started at 95180@pal-achieve-07(local) jg_95067_pal-achieve-07_1
0.0.N: Starting proof for property "eth_rxethmac.v_eth_rxethmac.assert_a144"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "eth_rxethmac.v_eth_rxethmac.assert_a144"	[0.00 s].
0.0.N: Starting proof for property "eth_rxethmac.v_eth_rxethmac.assert_a133"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "eth_rxethmac.v_eth_rxethmac.assert_a133"	[0.00 s].
0.0.N: Starting proof for property "eth_rxethmac.v_eth_rxethmac.assert_a78"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "eth_rxethmac.v_eth_rxethmac.assert_a78"	[0.00 s].
0.0.N: Starting proof for property "eth_rxethmac.v_eth_rxethmac.assert_a139"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "eth_rxethmac.v_eth_rxethmac.assert_a139"	[0.00 s].
0.0.N: Starting proof for property "eth_rxethmac.v_eth_rxethmac.assert_a110"	[0.00 s].
0.0.N: Stopped processing property "eth_rxethmac.v_eth_rxethmac.assert_a110"	[0.00 s].
0.0.N: Starting proof for property "eth_rxethmac.v_eth_rxethmac.assert_a90"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "eth_rxethmac.v_eth_rxethmac.assert_a90"	[0.00 s].
0.0.N: Starting proof for property "eth_rxethmac.v_eth_rxethmac.assert_a98"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "eth_rxethmac.v_eth_rxethmac.assert_a98"	[0.00 s].
0.0.N: Starting proof for property "eth_rxethmac.v_eth_rxethmac.assert_a73"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "eth_rxethmac.v_eth_rxethmac.assert_a73"	[0.00 s].
0.0.N: Starting proof for property "eth_rxethmac.v_eth_rxethmac.assert_a101"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "eth_rxethmac.v_eth_rxethmac.assert_a101"	[0.00 s].
0.0.N: Starting proof for property "eth_rxethmac.v_eth_rxethmac.assert_a68"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 11	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "eth_rxethmac.v_eth_rxethmac.assert_a68" was proven in 0.00 s.
0.0.N: Stopped processing property "eth_rxethmac.v_eth_rxethmac.assert_a68"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.38 s]
INFO (IPF057): 0.0.Hp: The property "eth_rxethmac.v_eth_rxethmac.assert_a147" was proven in 0.55 s.
0.0.Hp: Trace Attempt  2	[0.38 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.25 s]
0.0.Mpcustom4: Trace Attempt  2	[0.25 s]
0: Running jobs with 6 threads on "pal-achieve-07" with 4 cores.
0: Running jobs with 6 threads on "pal-achieve-07" with 4 cores.
0: Running jobs with 7 threads on "pal-achieve-07" with 4 cores.
0: Running jobs with 7 threads on "pal-achieve-07" with 4 cores.
0: Running jobs with 8 threads on "pal-achieve-07" with 4 cores.
0: Running jobs with 8 threads on "pal-achieve-07" with 4 cores.
0: Running jobs with 9 threads on "pal-achieve-07" with 4 cores.
0: Running jobs with 9 threads on "pal-achieve-07" with 4 cores.
0.0.Mpcustom4: Trace Attempt  3	[0.25 s]
0.0.Mpcustom4: Trace Attempt  3	[0.25 s]
0.0.Mpcustom4: Trace Attempt  4	[0.25 s]
0.0.Mpcustom4: Trace Attempt  4	[0.25 s]
0.0.Mpcustom4: Trace Attempt  4	[0.26 s]
0.0.Mpcustom4: Trace Attempt  5	[0.26 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.00128654s
0.0.Oh: All properties either determined or skipped. [0.01 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "eth_rxethmac.v_eth_rxethmac.assert_a146"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "eth_rxethmac.v_eth_rxethmac.assert_a146"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.AM: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.59 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "eth_rxethmac.v_eth_rxethmac.assert_a146" was proven in 0.00 s.
0.0.N: Stopped processing property "eth_rxethmac.v_eth_rxethmac.assert_a146"	[0.00 s].
0.0.Oh: Exited with Success (@ 0.59 s)
0: ProofGrid usable level: 0
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: Using states from traces to { eth_rxethmac.v_eth_rxethmac.assert_a66 <2> }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { eth_rxethmac.v_eth_rxethmac.assert_a43 <3> }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Stopped processing property "eth_rxethmac.v_eth_rxethmac.assert_a146"	[0.00 s].
0.0.L: All properties determined. [0.02 s]
0.0.B: All properties determined. [0.02 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.59 s]
0.0.Bm: Trace Attempt 34	[0.28 s]
0.0.Bm: All properties determined. [0.28 s]
0.0.Mpcustom4: Trace Attempt 13	[0.26 s]
0.0.Mpcustom4: All properties determined. [0.27 s]
0.0.B: Exited with Success (@ 0.60 s)
0.0.Hp: Exited with Success (@ 0.60 s)
0.0.Bm: Exited with Success (@ 0.60 s)
0.0.Mpcustom4: Exited with Success (@ 0.60 s)
0.0.L: Exited with Success (@ 0.60 s)
0.0.AM: All properties determined. [0.02 s]
0.0.N: All properties determined. [0.01 s]
0.0.AM: Exited with Success (@ 0.60 s)
0.0.N: Exited with Success (@ 0.60 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 185	[0.20 s]
0.0.Ht: All properties determined. [0.34 s]
0.0.Ht: Exited with Success (@ 0.66 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 31.98 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.24        0.29        0.00       54.98 %
     Hp        0.16        0.59        0.00       78.74 %
     Ht        0.34        0.28        0.00       44.91 %
     Bm        0.31        0.28        0.00       47.22 %
    Mpcustom4        0.31        0.03        0.00        8.65 %
     Oh        0.55        0.02        0.00        2.89 %
      L        0.49        0.02        0.00        3.27 %
      B        0.45        0.02        0.00        3.52 %
     AM        0.42        0.02        0.00        3.65 %
    all        0.36        0.17        0.00       31.98 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.28        1.54        0.00

    Data read    : 600.92 kiB
    Data written : 76.51 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 32 times for a total of 0.366 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 296
                 assertions                   : 148
                  - proven                    : 4 (2.7027%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 144 (97.2973%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 148
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 148 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.03 FCS 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: pal-achieve-07.uic.edu
    User Name: vpulav2
    Printed on: Wednesday, May 1, 2024 02:42:40 PM CDT
    Working Directory: /home/vpulav2/Work/Jasper/communication_controller_100_mb-s_ethernet_mac_layer_switch/eth_rxethmac


==============================================================
RESULTS
==============================================================

------------------------------------------------------------------------------------------------------------------
       Name                                                      |    Result    |  Engine  |  Bound  |  Time    
------------------------------------------------------------------------------------------------------------------

---[ <embedded> ]-------------------------------------------------------------------------------------------------
[1]   eth_rxethmac.v_eth_rxethmac.assert_a67                          proven          N      Infinite    0.000 s      
[2]   eth_rxethmac.v_eth_rxethmac.assert_a67:precondition1            covered         Hp            1    0.077 s      
[3]   eth_rxethmac.v_eth_rxethmac.assert_a113                         cex             N             3    0.001 s      
[4]   eth_rxethmac.v_eth_rxethmac.assert_a113:precondition1           covered         Hp            1    0.078 s      
[5]   eth_rxethmac.v_eth_rxethmac.assert_a144                         cex             Ht            3    0.068 s      
[6]   eth_rxethmac.v_eth_rxethmac.assert_a144:precondition1           covered         Hp            1    0.078 s      
[7]   eth_rxethmac.v_eth_rxethmac.assert_a125                         cex             Ht            3    0.074 s      
[8]   eth_rxethmac.v_eth_rxethmac.assert_a125:precondition1           covered         Hp            1    0.079 s      
[9]   eth_rxethmac.v_eth_rxethmac.assert_a133                         cex             Ht            3    0.076 s      
[10]  eth_rxethmac.v_eth_rxethmac.assert_a133:precondition1           covered         Hp            1    0.080 s      
[11]  eth_rxethmac.v_eth_rxethmac.assert_a105                         cex             Ht            3    0.076 s      
[12]  eth_rxethmac.v_eth_rxethmac.assert_a105:precondition1           covered         Hp            1    0.081 s      
[13]  eth_rxethmac.v_eth_rxethmac.assert_a115                         cex             Ht            3    0.077 s      
[14]  eth_rxethmac.v_eth_rxethmac.assert_a115:precondition1           covered         Hp            1    0.093 s      
[15]  eth_rxethmac.v_eth_rxethmac.assert_a20                          cex             Ht            2    0.001 s      
[16]  eth_rxethmac.v_eth_rxethmac.assert_a20:precondition1            covered         Hp            1    0.106 s      
[17]  eth_rxethmac.v_eth_rxethmac.assert_a78                          cex             Ht            4    0.119 s      
[18]  eth_rxethmac.v_eth_rxethmac.assert_a78:precondition1            covered         Hp            1    0.108 s      
[19]  eth_rxethmac.v_eth_rxethmac.assert_a77                          cex             Ht            4    0.121 s      
[20]  eth_rxethmac.v_eth_rxethmac.assert_a77:precondition1            covered         Hp            1    0.108 s      
[21]  eth_rxethmac.v_eth_rxethmac.assert_a86                          cex             Ht            4    0.122 s      
[22]  eth_rxethmac.v_eth_rxethmac.assert_a86:precondition1            covered         Hp            1    0.109 s      
[23]  eth_rxethmac.v_eth_rxethmac.assert_a84                          cex             Ht            4    0.122 s      
[24]  eth_rxethmac.v_eth_rxethmac.assert_a84:precondition1            covered         Hp            1    0.093 s      
[25]  eth_rxethmac.v_eth_rxethmac.assert_a85                          cex             Ht            4    0.128 s      
[26]  eth_rxethmac.v_eth_rxethmac.assert_a85:precondition1            covered         Hp            1    0.109 s      
[27]  eth_rxethmac.v_eth_rxethmac.assert_a139                         cex             Ht            4    0.129 s      
[28]  eth_rxethmac.v_eth_rxethmac.assert_a139:precondition1           covered         Hp            1    0.116 s      
[29]  eth_rxethmac.v_eth_rxethmac.assert_a136                         cex             Ht            4    0.130 s      
[30]  eth_rxethmac.v_eth_rxethmac.assert_a136:precondition1           covered         Hp            1    0.081 s      
[31]  eth_rxethmac.v_eth_rxethmac.assert_a110                         cex             Ht            4    0.131 s      
[32]  eth_rxethmac.v_eth_rxethmac.assert_a110:precondition1           covered         Hp            1    0.129 s      
[33]  eth_rxethmac.v_eth_rxethmac.assert_a117                         cex             Ht            4    0.132 s      
[34]  eth_rxethmac.v_eth_rxethmac.assert_a117:precondition1           covered         Hp            1    0.130 s      
[35]  eth_rxethmac.v_eth_rxethmac.assert_a51                          cex             Ht            2    0.003 s      
[36]  eth_rxethmac.v_eth_rxethmac.assert_a51:precondition1            covered         Hp            1    0.130 s      
[37]  eth_rxethmac.v_eth_rxethmac.assert_a66                          cex             Ht            2    0.003 s      
[38]  eth_rxethmac.v_eth_rxethmac.assert_a66:precondition1            covered         Hp            1    0.131 s      
[39]  eth_rxethmac.v_eth_rxethmac.assert_a43                          cex             Ht            2    0.004 s      
[40]  eth_rxethmac.v_eth_rxethmac.assert_a43:precondition1            covered         Hp            1    0.131 s      
[41]  eth_rxethmac.v_eth_rxethmac.assert_a132                         cex             Ht            3    0.079 s      
[42]  eth_rxethmac.v_eth_rxethmac.assert_a132:precondition1           covered         Hp            1    0.143 s      
[43]  eth_rxethmac.v_eth_rxethmac.assert_a131                         cex             Ht            3    0.085 s      
[44]  eth_rxethmac.v_eth_rxethmac.assert_a131:precondition1           covered         Hp            1    0.144 s      
[45]  eth_rxethmac.v_eth_rxethmac.assert_a119                         cex             Ht            3    0.086 s      
[46]  eth_rxethmac.v_eth_rxethmac.assert_a119:precondition1           covered         Hp            1    0.145 s      
[47]  eth_rxethmac.v_eth_rxethmac.assert_a58                          cex             Ht            2    0.010 s      
[48]  eth_rxethmac.v_eth_rxethmac.assert_a58:precondition1            covered         Hp            1    0.146 s      
[49]  eth_rxethmac.v_eth_rxethmac.assert_a37                          cex             Ht            2    0.011 s      
[50]  eth_rxethmac.v_eth_rxethmac.assert_a37:precondition1            covered         Hp            1    0.081 s      
[51]  eth_rxethmac.v_eth_rxethmac.assert_a120                         cex             Ht            3    0.086 s      
[52]  eth_rxethmac.v_eth_rxethmac.assert_a120:precondition1           covered         Hp            1    0.147 s      
[53]  eth_rxethmac.v_eth_rxethmac.assert_a124                         cex             Ht            3    0.087 s      
[54]  eth_rxethmac.v_eth_rxethmac.assert_a124:precondition1           covered         Hp            1    0.154 s      
[55]  eth_rxethmac.v_eth_rxethmac.assert_a126                         cex             Ht            3    0.088 s      
[56]  eth_rxethmac.v_eth_rxethmac.assert_a126:precondition1           covered         Hp            1    0.155 s      
[57]  eth_rxethmac.v_eth_rxethmac.assert_a127                         cex             Ht            3    0.095 s      
[58]  eth_rxethmac.v_eth_rxethmac.assert_a127:precondition1           covered         Hp            1    0.156 s      
[59]  eth_rxethmac.v_eth_rxethmac.assert_a107                         cex             Ht            3    0.097 s      
[60]  eth_rxethmac.v_eth_rxethmac.assert_a107:precondition1           covered         Hp            1    0.156 s      
[61]  eth_rxethmac.v_eth_rxethmac.assert_a111                         cex             Ht            3    0.095 s      
[62]  eth_rxethmac.v_eth_rxethmac.assert_a111:precondition1           covered         Hp            1    0.157 s      
[63]  eth_rxethmac.v_eth_rxethmac.assert_a2                           cex             Ht            2    0.012 s      
[64]  eth_rxethmac.v_eth_rxethmac.assert_a2:precondition1             covered         Hp            1    0.164 s      
[65]  eth_rxethmac.v_eth_rxethmac.assert_a24                          cex             Ht            2    0.004 s      
[66]  eth_rxethmac.v_eth_rxethmac.assert_a24:precondition1            covered         Hp            1    0.165 s      
[67]  eth_rxethmac.v_eth_rxethmac.assert_a19                          cex             Ht            2    0.012 s      
[68]  eth_rxethmac.v_eth_rxethmac.assert_a19:precondition1            covered         Hp            1    0.166 s      
[69]  eth_rxethmac.v_eth_rxethmac.assert_a18                          cex             Ht            2    0.013 s      
[70]  eth_rxethmac.v_eth_rxethmac.assert_a18:precondition1            covered         Hp            1    0.146 s      
[71]  eth_rxethmac.v_eth_rxethmac.assert_a60                          cex             Ht            2    0.020 s      
[72]  eth_rxethmac.v_eth_rxethmac.assert_a60:precondition1            covered         Hp            1    0.166 s      
[73]  eth_rxethmac.v_eth_rxethmac.assert_a108                         cex             Ht            4    0.131 s      
[74]  eth_rxethmac.v_eth_rxethmac.assert_a108:precondition1           covered         Hp            1    0.078 s      
[75]  eth_rxethmac.v_eth_rxethmac.assert_a53                          cex             Ht            2    0.003 s      
[76]  eth_rxethmac.v_eth_rxethmac.assert_a53:precondition1            covered         Hp            1    0.167 s      
[77]  eth_rxethmac.v_eth_rxethmac.assert_a59                          cex             Ht            2    0.021 s      
[78]  eth_rxethmac.v_eth_rxethmac.assert_a59:precondition1            covered         Hp            1    0.167 s      
[79]  eth_rxethmac.v_eth_rxethmac.assert_a40                          cex             Ht            2    0.022 s      
[80]  eth_rxethmac.v_eth_rxethmac.assert_a40:precondition1            covered         Hp            1    0.106 s      
[81]  eth_rxethmac.v_eth_rxethmac.assert_a95                          cex             Ht            4    0.139 s      
[82]  eth_rxethmac.v_eth_rxethmac.assert_a95:precondition1            covered         Hp            1    0.116 s      
[83]  eth_rxethmac.v_eth_rxethmac.assert_a96                          cex             Ht            4    0.132 s      
[84]  eth_rxethmac.v_eth_rxethmac.assert_a96:precondition1            covered         Hp            1    0.081 s      
[85]  eth_rxethmac.v_eth_rxethmac.assert_a90                          cex             Ht            4    0.140 s      
[86]  eth_rxethmac.v_eth_rxethmac.assert_a90:precondition1            covered         Hp            1    0.145 s      
[87]  eth_rxethmac.v_eth_rxethmac.assert_a82                          cex             Ht            4    0.122 s      
[88]  eth_rxethmac.v_eth_rxethmac.assert_a82:precondition1            covered         Hp            1    0.182 s      
[89]  eth_rxethmac.v_eth_rxethmac.assert_a62                          cex             Ht            2    0.023 s      
[90]  eth_rxethmac.v_eth_rxethmac.assert_a62:precondition1            covered         Hp            1    0.183 s      
[91]  eth_rxethmac.v_eth_rxethmac.assert_a138                         cex             Ht            4    0.141 s      
[92]  eth_rxethmac.v_eth_rxethmac.assert_a138:precondition1           covered         Hp            1    0.184 s      
[93]  eth_rxethmac.v_eth_rxethmac.assert_a130                         cex             Ht            4    0.129 s      
[94]  eth_rxethmac.v_eth_rxethmac.assert_a130:precondition1           covered         Hp            1    0.116 s      
[95]  eth_rxethmac.v_eth_rxethmac.assert_a135                         cex             Ht            4    0.142 s      
[96]  eth_rxethmac.v_eth_rxethmac.assert_a135:precondition1           covered         Hp            1    0.081 s      
[97]  eth_rxethmac.v_eth_rxethmac.assert_a106                         cex             Ht            4    0.142 s      
[98]  eth_rxethmac.v_eth_rxethmac.assert_a106:precondition1           covered         Hp            1    0.184 s      
[99]  eth_rxethmac.v_eth_rxethmac.assert_a103                         cex             Ht            4    0.131 s      
[100] eth_rxethmac.v_eth_rxethmac.assert_a103:precondition1           covered         Hp            1    0.144 s      
[101] eth_rxethmac.v_eth_rxethmac.assert_a100                         cex             Ht            4    0.149 s      
[102] eth_rxethmac.v_eth_rxethmac.assert_a100:precondition1           covered         Hp            1    0.185 s      
[103] eth_rxethmac.v_eth_rxethmac.assert_a52                          cex             Ht            2    0.023 s      
[104] eth_rxethmac.v_eth_rxethmac.assert_a52:precondition1            covered         Hp            1    0.191 s      
[105] eth_rxethmac.v_eth_rxethmac.assert_a45                          cex             Ht            2    0.031 s      
[106] eth_rxethmac.v_eth_rxethmac.assert_a45:precondition1            covered         Hp            1    0.080 s      
[107] eth_rxethmac.v_eth_rxethmac.assert_a41                          cex             Ht            2    0.032 s      
[108] eth_rxethmac.v_eth_rxethmac.assert_a41:precondition1            covered         Hp            1    0.192 s      
[109] eth_rxethmac.v_eth_rxethmac.assert_a48                          cex             Ht            2    0.003 s      
[110] eth_rxethmac.v_eth_rxethmac.assert_a48:precondition1            covered         Hp            1    0.192 s      
[111] eth_rxethmac.v_eth_rxethmac.assert_a98                          cex             Ht            4    0.151 s      
[112] eth_rxethmac.v_eth_rxethmac.assert_a98:precondition1            covered         Hp            1    0.184 s      
[113] eth_rxethmac.v_eth_rxethmac.assert_a79                          cex             Ht            4    0.152 s      
[114] eth_rxethmac.v_eth_rxethmac.assert_a79:precondition1            covered         Hp            1    0.129 s      
[115] eth_rxethmac.v_eth_rxethmac.assert_a81                          cex             Ht            4    0.153 s      
[116] eth_rxethmac.v_eth_rxethmac.assert_a81:precondition1            covered         Hp            1    0.182 s      
[117] eth_rxethmac.v_eth_rxethmac.assert_a88                          cex             Ht            4    0.154 s      
[118] eth_rxethmac.v_eth_rxethmac.assert_a88:precondition1            covered         Hp            1    0.193 s      
[119] eth_rxethmac.v_eth_rxethmac.assert_a89                          cex             Ht            4    0.151 s      
[120] eth_rxethmac.v_eth_rxethmac.assert_a89:precondition1            covered         Hp            1    0.194 s      
[121] eth_rxethmac.v_eth_rxethmac.assert_a64                          cex             Ht            2    0.021 s      
[122] eth_rxethmac.v_eth_rxethmac.assert_a64:precondition1            covered         Hp            1    0.129 s      
[123] eth_rxethmac.v_eth_rxethmac.assert_a47                          cex             Ht            2    0.033 s      
[124] eth_rxethmac.v_eth_rxethmac.assert_a47:precondition1            covered         Hp            1    0.164 s      
[125] eth_rxethmac.v_eth_rxethmac.assert_a44                          cex             Ht            2    0.035 s      
[126] eth_rxethmac.v_eth_rxethmac.assert_a44:precondition1            covered         Hp            1    0.202 s      
[127] eth_rxethmac.v_eth_rxethmac.assert_a29                          cex             Ht            2    0.036 s      
[128] eth_rxethmac.v_eth_rxethmac.assert_a29:precondition1            covered         Hp            1    0.193 s      
[129] eth_rxethmac.v_eth_rxethmac.assert_a6                           cex             Ht            2    0.011 s      
[130] eth_rxethmac.v_eth_rxethmac.assert_a6:precondition1             covered         Hp            1    0.202 s      
[131] eth_rxethmac.v_eth_rxethmac.assert_a42                          cex             Ht            2    0.042 s      
[132] eth_rxethmac.v_eth_rxethmac.assert_a42:precondition1            covered         Hp            1    0.079 s      
[133] eth_rxethmac.v_eth_rxethmac.assert_a128                         cex             Ht            3    0.068 s      
[134] eth_rxethmac.v_eth_rxethmac.assert_a128:precondition1           covered         Hp            1    0.078 s      
[135] eth_rxethmac.v_eth_rxethmac.assert_a102                         cex             Ht            3    0.074 s      
[136] eth_rxethmac.v_eth_rxethmac.assert_a102:precondition1           covered         Hp            1    0.079 s      
[137] eth_rxethmac.v_eth_rxethmac.assert_a112                         cex             Ht            3    0.079 s      
[138] eth_rxethmac.v_eth_rxethmac.assert_a112:precondition1           covered         Hp            1    0.203 s      
[139] eth_rxethmac.v_eth_rxethmac.assert_a114                         cex             Ht            3    0.099 s      
[140] eth_rxethmac.v_eth_rxethmac.assert_a114:precondition1           covered         Hp            1    0.202 s      
[141] eth_rxethmac.v_eth_rxethmac.assert_a30                          cex             Ht            2    0.044 s      
[142] eth_rxethmac.v_eth_rxethmac.assert_a30:precondition1            covered         Hp            1    0.204 s      
[143] eth_rxethmac.v_eth_rxethmac.assert_a38                          cex             Ht            2    0.042 s      
[144] eth_rxethmac.v_eth_rxethmac.assert_a38:precondition1            covered         Hp            1    0.204 s      
[145] eth_rxethmac.v_eth_rxethmac.assert_a142                         cex             Ht            3    0.099 s      
[146] eth_rxethmac.v_eth_rxethmac.assert_a142:precondition1           covered         Hp            1    0.218 s      
[147] eth_rxethmac.v_eth_rxethmac.assert_a143                         cex             Ht            3    0.100 s      
[148] eth_rxethmac.v_eth_rxethmac.assert_a143:precondition1           covered         Hp            1    0.218 s      
[149] eth_rxethmac.v_eth_rxethmac.assert_a123                         cex             Ht            3    0.107 s      
[150] eth_rxethmac.v_eth_rxethmac.assert_a123:precondition1           covered         Hp            1    0.219 s      
[151] eth_rxethmac.v_eth_rxethmac.assert_a61                          cex             Ht            2    0.045 s      
[152] eth_rxethmac.v_eth_rxethmac.assert_a61:precondition1            covered         Hp            1    0.155 s      
[153] eth_rxethmac.v_eth_rxethmac.assert_a32                          cex             Ht            2    0.045 s      
[154] eth_rxethmac.v_eth_rxethmac.assert_a32:precondition1            covered         Hp            1    0.220 s      
[155] eth_rxethmac.v_eth_rxethmac.assert_a21                          cex             Ht            2    0.045 s      
[156] eth_rxethmac.v_eth_rxethmac.assert_a21:precondition1            covered         Hp            1    0.157 s      
[157] eth_rxethmac.v_eth_rxethmac.assert_a23                          cex             Ht            2    0.046 s      
[158] eth_rxethmac.v_eth_rxethmac.assert_a23:precondition1            covered         Hp            1    0.220 s      
[159] eth_rxethmac.v_eth_rxethmac.assert_a28                          cex             Ht            2    0.021 s      
[160] eth_rxethmac.v_eth_rxethmac.assert_a28:precondition1            covered         Hp            1    0.167 s      
[161] eth_rxethmac.v_eth_rxethmac.assert_a11                          cex             Ht            2    0.046 s      
[162] eth_rxethmac.v_eth_rxethmac.assert_a11:precondition1            covered         Hp            1    0.167 s      
[163] eth_rxethmac.v_eth_rxethmac.assert_a1                           cex             Ht            2    0.003 s      
[164] eth_rxethmac.v_eth_rxethmac.assert_a1:precondition1             covered         Hp            1    0.229 s      
[165] eth_rxethmac.v_eth_rxethmac.assert_a7                           cex             Ht            2    0.054 s      
[166] eth_rxethmac.v_eth_rxethmac.assert_a7:precondition1             covered         Hp            1    0.230 s      
[167] eth_rxethmac.v_eth_rxethmac.assert_a8                           cex             Ht            2    0.001 s      
[168] eth_rxethmac.v_eth_rxethmac.assert_a8:precondition1             covered         Hp            1    0.231 s      
[169] eth_rxethmac.v_eth_rxethmac.assert_a31                          cex             Ht            2    0.021 s      
[170] eth_rxethmac.v_eth_rxethmac.assert_a31:precondition1            covered         Hp            1    0.106 s      
[171] eth_rxethmac.v_eth_rxethmac.assert_a39                          cex             Ht            2    0.055 s      
[172] eth_rxethmac.v_eth_rxethmac.assert_a39:precondition1            covered         Hp            1    0.231 s      
[173] eth_rxethmac.v_eth_rxethmac.assert_a76                          cex             Ht            4    0.160 s      
[174] eth_rxethmac.v_eth_rxethmac.assert_a76:precondition1            covered         Hp            1    0.232 s      
[175] eth_rxethmac.v_eth_rxethmac.assert_a73                          cex             Ht            4    0.164 s      
[176] eth_rxethmac.v_eth_rxethmac.assert_a73:precondition1            covered         Hp            1    0.239 s      
[177] eth_rxethmac.v_eth_rxethmac.assert_a109                         cex             Ht            4    0.167 s      
[178] eth_rxethmac.v_eth_rxethmac.assert_a109:precondition1           covered         Hp            1    0.144 s      
[179] eth_rxethmac.v_eth_rxethmac.assert_a50                          cex             Ht            2    0.056 s      
[180] eth_rxethmac.v_eth_rxethmac.assert_a50:precondition1            covered         Hp            1    0.239 s      
[181] eth_rxethmac.v_eth_rxethmac.assert_a57                          cex             Ht            2    0.057 s      
[182] eth_rxethmac.v_eth_rxethmac.assert_a57:precondition1            covered         Hp            1    0.240 s      
[183] eth_rxethmac.v_eth_rxethmac.assert_a34                          cex             Ht            2    0.055 s      
[184] eth_rxethmac.v_eth_rxethmac.assert_a34:precondition1            covered         Hp            1    0.241 s      
[185] eth_rxethmac.v_eth_rxethmac.assert_a54                          cex             Ht            2    0.011 s      
[186] eth_rxethmac.v_eth_rxethmac.assert_a54:precondition1            covered         Hp            1    0.079 s      
[187] eth_rxethmac.v_eth_rxethmac.assert_a26                          cex             Ht            2    0.058 s      
[188] eth_rxethmac.v_eth_rxethmac.assert_a26:precondition1            covered         Hp            1    0.242 s      
[189] eth_rxethmac.v_eth_rxethmac.assert_a97                          cex             Ht            4    0.169 s      
[190] eth_rxethmac.v_eth_rxethmac.assert_a97:precondition1            covered         Hp            1    0.239 s      
[191] eth_rxethmac.v_eth_rxethmac.assert_a134                         cex             Ht            3    0.068 s      
[192] eth_rxethmac.v_eth_rxethmac.assert_a134:precondition1           covered         Hp            1    0.249 s      
[193] eth_rxethmac.v_eth_rxethmac.assert_a104                         cex             Ht            4    0.169 s      
[194] eth_rxethmac.v_eth_rxethmac.assert_a104:precondition1           covered         Hp            1    0.239 s      
[195] eth_rxethmac.v_eth_rxethmac.assert_a49                          cex             Ht            2    0.064 s      
[196] eth_rxethmac.v_eth_rxethmac.assert_a49:precondition1            covered         Hp            1    0.157 s      
[197] eth_rxethmac.v_eth_rxethmac.assert_a145                         cex             Ht            3    0.110 s      
[198] eth_rxethmac.v_eth_rxethmac.assert_a145:precondition1           covered         Hp            1    0.250 s      
[199] eth_rxethmac.v_eth_rxethmac.assert_a99                          cex             Ht            4    0.141 s      
[200] eth_rxethmac.v_eth_rxethmac.assert_a99:precondition1            covered         Hp            1    0.239 s      
[201] eth_rxethmac.v_eth_rxethmac.assert_a94                          cex             Ht            4    0.151 s      
[202] eth_rxethmac.v_eth_rxethmac.assert_a94:precondition1            covered         Hp            1    0.249 s      
[203] eth_rxethmac.v_eth_rxethmac.assert_a93                          cex             Ht            4    0.170 s      
[204] eth_rxethmac.v_eth_rxethmac.assert_a93:precondition1            covered         Hp            1    0.251 s      
[205] eth_rxethmac.v_eth_rxethmac.assert_a74                          cex             Ht            4    0.171 s      
[206] eth_rxethmac.v_eth_rxethmac.assert_a74:precondition1            covered         Hp            1    0.182 s      
[207] eth_rxethmac.v_eth_rxethmac.assert_a122                         cex             Ht            4    0.142 s      
[208] eth_rxethmac.v_eth_rxethmac.assert_a122:precondition1           covered         Hp            1    0.144 s      
[209] eth_rxethmac.v_eth_rxethmac.assert_a101                         cex             Ht            4    0.181 s      
[210] eth_rxethmac.v_eth_rxethmac.assert_a101:precondition1           covered         Hp            1    0.252 s      
[211] eth_rxethmac.v_eth_rxethmac.assert_a46                          cex             Ht            2    0.035 s      
[212] eth_rxethmac.v_eth_rxethmac.assert_a46:precondition1            covered         Hp            1    0.193 s      
[213] eth_rxethmac.v_eth_rxethmac.assert_a92                          cex             Ht            4    0.182 s      
[214] eth_rxethmac.v_eth_rxethmac.assert_a92:precondition1            covered         Hp            1    0.253 s      
[215] eth_rxethmac.v_eth_rxethmac.assert_a75                          cex             Ht            4    0.151 s      
[216] eth_rxethmac.v_eth_rxethmac.assert_a75:precondition1            covered         Hp            1    0.184 s      
[217] eth_rxethmac.v_eth_rxethmac.assert_a72                          cex             Ht            4    0.183 s      
[218] eth_rxethmac.v_eth_rxethmac.assert_a72:precondition1            covered         Hp            1    0.079 s      
[219] eth_rxethmac.v_eth_rxethmac.assert_a83                          cex             Ht            4    0.183 s      
[220] eth_rxethmac.v_eth_rxethmac.assert_a83:precondition1            covered         Hp            1    0.266 s      
[221] eth_rxethmac.v_eth_rxethmac.assert_a129                         cex             Ht            3    0.111 s      
[222] eth_rxethmac.v_eth_rxethmac.assert_a129:precondition1           covered         Hp            1    0.250 s      
[223] eth_rxethmac.v_eth_rxethmac.assert_a121                         cex             Ht            3    0.112 s      
[224] eth_rxethmac.v_eth_rxethmac.assert_a121:precondition1           covered         Hp            1    0.251 s      
[225] eth_rxethmac.v_eth_rxethmac.assert_a137                         cex             Ht            3    0.113 s      
[226] eth_rxethmac.v_eth_rxethmac.assert_a137:precondition1           covered         Hp            1    0.267 s      
[227] eth_rxethmac.v_eth_rxethmac.assert_a118                         cex             Ht            3    0.077 s      
[228] eth_rxethmac.v_eth_rxethmac.assert_a118:precondition1           covered         Hp            1    0.093 s      
[229] eth_rxethmac.v_eth_rxethmac.assert_a140                         cex             Ht            3    0.117 s      
[230] eth_rxethmac.v_eth_rxethmac.assert_a140:precondition1           covered         Hp            1    0.184 s      
[231] eth_rxethmac.v_eth_rxethmac.assert_a141                         cex             Ht            3    0.107 s      
[232] eth_rxethmac.v_eth_rxethmac.assert_a141:precondition1           covered         Hp            1    0.155 s      
[233] eth_rxethmac.v_eth_rxethmac.assert_a65                          cex             Ht            2    0.056 s      
[234] eth_rxethmac.v_eth_rxethmac.assert_a65:precondition1            covered         Hp            1    0.267 s      
[235] eth_rxethmac.v_eth_rxethmac.assert_a33                          cex             Ht            2    0.055 s      
[236] eth_rxethmac.v_eth_rxethmac.assert_a33:precondition1            covered         Hp            1    0.231 s      
[237] eth_rxethmac.v_eth_rxethmac.assert_a35                          cex             Ht            2    0.021 s      
[238] eth_rxethmac.v_eth_rxethmac.assert_a35:precondition1            covered         Hp            1    0.167 s      
[239] eth_rxethmac.v_eth_rxethmac.assert_a63                          cex             Ht            2    0.065 s      
[240] eth_rxethmac.v_eth_rxethmac.assert_a63:precondition1            covered         Hp            1    0.147 s      
[241] eth_rxethmac.v_eth_rxethmac.assert_a56                          cex             Ht            2    0.023 s      
[242] eth_rxethmac.v_eth_rxethmac.assert_a56:precondition1            covered         Hp            1    0.268 s      
[243] eth_rxethmac.v_eth_rxethmac.assert_a36                          cex             Ht            2    0.066 s      
[244] eth_rxethmac.v_eth_rxethmac.assert_a36:precondition1            covered         Hp            1    0.231 s      
[245] eth_rxethmac.v_eth_rxethmac.assert_a71                          cex             Ht            4    0.171 s      
[246] eth_rxethmac.v_eth_rxethmac.assert_a71:precondition1            covered         Hp            1    0.251 s      
[247] eth_rxethmac.v_eth_rxethmac.assert_a70                          cex             Ht            4    0.184 s      
[248] eth_rxethmac.v_eth_rxethmac.assert_a70:precondition1            covered         Hp            1    0.253 s      
[249] eth_rxethmac.v_eth_rxethmac.assert_a80                          cex             Ht            4    0.171 s      
[250] eth_rxethmac.v_eth_rxethmac.assert_a80:precondition1            covered         Hp            1    0.182 s      
[251] eth_rxethmac.v_eth_rxethmac.assert_a69                          cex             Ht            4    0.184 s      
[252] eth_rxethmac.v_eth_rxethmac.assert_a69:precondition1            covered         Hp            1    0.267 s      
[253] eth_rxethmac.v_eth_rxethmac.assert_a55                          cex             Ht            2    0.021 s      
[254] eth_rxethmac.v_eth_rxethmac.assert_a55:precondition1            covered         Hp            1    0.106 s      
[255] eth_rxethmac.v_eth_rxethmac.assert_a14                          cex             Ht            2    0.001 s      
[256] eth_rxethmac.v_eth_rxethmac.assert_a14:precondition1            covered         Hp            1    0.106 s      
[257] eth_rxethmac.v_eth_rxethmac.assert_a22                          cex             Ht            2    0.046 s      
[258] eth_rxethmac.v_eth_rxethmac.assert_a22:precondition1            covered         Hp            1    0.167 s      
[259] eth_rxethmac.v_eth_rxethmac.assert_a25                          cex             Ht            2    0.033 s      
[260] eth_rxethmac.v_eth_rxethmac.assert_a25:precondition1            covered         Hp            1    0.166 s      
[261] eth_rxethmac.v_eth_rxethmac.assert_a17                          cex             Ht            2    0.067 s      
[262] eth_rxethmac.v_eth_rxethmac.assert_a17:precondition1            covered         Hp            1    0.155 s      
[263] eth_rxethmac.v_eth_rxethmac.assert_a16                          cex             Ht            2    0.046 s      
[264] eth_rxethmac.v_eth_rxethmac.assert_a16:precondition1            covered         Hp            1    0.219 s      
[265] eth_rxethmac.v_eth_rxethmac.assert_a10                          cex             Ht            2    0.032 s      
[266] eth_rxethmac.v_eth_rxethmac.assert_a10:precondition1            covered         Hp            1    0.269 s      
[267] eth_rxethmac.v_eth_rxethmac.assert_a13                          cex             Ht            2    0.035 s      
[268] eth_rxethmac.v_eth_rxethmac.assert_a13:precondition1            covered         Hp            1    0.278 s      
[269] eth_rxethmac.v_eth_rxethmac.assert_a12                          cex             Ht            2    0.035 s      
[270] eth_rxethmac.v_eth_rxethmac.assert_a12:precondition1            covered         Hp            1    0.156 s      
[271] eth_rxethmac.v_eth_rxethmac.assert_a3                           cex             Ht            2    0.010 s      
[272] eth_rxethmac.v_eth_rxethmac.assert_a3:precondition1             covered         Hp            1    0.146 s      
[273] eth_rxethmac.v_eth_rxethmac.assert_a5                           cex             Ht            2    0.054 s      
[274] eth_rxethmac.v_eth_rxethmac.assert_a5:precondition1             covered         Hp            1    0.269 s      
[275] eth_rxethmac.v_eth_rxethmac.assert_a4                           cex             Ht            2    0.033 s      
[276] eth_rxethmac.v_eth_rxethmac.assert_a4:precondition1             covered         Hp            1    0.269 s      
[277] eth_rxethmac.v_eth_rxethmac.assert_a9                           cex             Ht            2    0.046 s      
[278] eth_rxethmac.v_eth_rxethmac.assert_a9:precondition1             covered         Hp            1    0.280 s      
[279] eth_rxethmac.v_eth_rxethmac.assert_a91                          cex             Ht            4    0.169 s      
[280] eth_rxethmac.v_eth_rxethmac.assert_a91:precondition1            covered         Hp            1    0.281 s      
[281] eth_rxethmac.v_eth_rxethmac.assert_a116                         cex             Ht            4    0.192 s      
[282] eth_rxethmac.v_eth_rxethmac.assert_a116:precondition1           covered         Hp            1    0.281 s      
[283] eth_rxethmac.v_eth_rxethmac.assert_a27                          cex             Ht            2    0.046 s      
[284] eth_rxethmac.v_eth_rxethmac.assert_a27:precondition1            covered         Hp            1    0.278 s      
[285] eth_rxethmac.v_eth_rxethmac.assert_a15                          cex             Ht            2    0.033 s      
[286] eth_rxethmac.v_eth_rxethmac.assert_a15:precondition1            covered         Hp            1    0.229 s      
[287] eth_rxethmac.v_eth_rxethmac.assert_a87                          cex             Ht            4    0.169 s      
[288] eth_rxethmac.v_eth_rxethmac.assert_a87:precondition1            covered         Hp            1    0.239 s      
[289] eth_rxethmac.v_eth_rxethmac.assert_a68                          proven          N      Infinite    0.000 s      
[290] eth_rxethmac.v_eth_rxethmac.assert_a68:precondition1            covered         PRE           1    0.000 s      
[291] eth_rxethmac.v_eth_rxethmac.assert_a0                           cex             Ht            2    0.033 s      
[292] eth_rxethmac.v_eth_rxethmac.assert_a0:precondition1             covered         Hp            1    0.269 s      
[293] eth_rxethmac.v_eth_rxethmac.assert_a146                         proven          N      Infinite    0.000 s      
[294] eth_rxethmac.v_eth_rxethmac.assert_a146:precondition1           covered         PRE           1    0.000 s      
[295] eth_rxethmac.v_eth_rxethmac.assert_a147                         proven          Hp     Infinite    0.549 s      
[296] eth_rxethmac.v_eth_rxethmac.assert_a147:precondition1           covered         PRE           1    0.000 s      

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[<embedded>] % 
[<embedded>] % 
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.431 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
