
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.27

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_in[1] (input port clocked by core_clock)
Endpoint: data_out[23] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     4    0.04    0.00    0.00    0.20 v data_in[1] (in)
                                         data_in[1] (net)
                  0.00    0.00    0.20 v _0962_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.10    0.07    0.27 ^ _0962_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _0421_ (net)
                  0.10    0.00    0.27 ^ _0968_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.00    0.06    0.07    0.34 v _0968_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         data_out[23] (net)
                  0.06    0.00    0.34 v data_out[23] (out)
                                  0.34   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rotate_amount[0] (input port clocked by core_clock)
Endpoint: data_out[2] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.06    0.00    0.00    0.20 v rotate_amount[0] (in)
                                         rotate_amount[0] (net)
                  0.00    0.00    0.20 v _0501_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
    10    0.11    0.30    0.18    0.38 ^ _0501_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0474_ (net)
                  0.30    0.00    0.38 ^ _0502_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.11    0.29    0.29    0.67 ^ _0502_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _0475_ (net)
                  0.29    0.00    0.67 ^ _0503_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.12    0.48    0.37    1.05 ^ _0503_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0497_ (net)
                  0.48    0.00    1.05 ^ _1032_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.08    0.40    0.56    1.61 v _1032_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0500_ (net)
                  0.40    0.00    1.61 v _0512_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.19    0.10    0.25    1.86 v _0512_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _0483_ (net)
                  0.10    0.00    1.86 v _0513_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.11    0.07    0.15    2.00 v _0513_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _0484_ (net)
                  0.07    0.00    2.00 v _0688_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.10    0.22    2.22 v _0688_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0161_ (net)
                  0.10    0.00    2.22 v _0689_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.14    0.37    2.60 v _0689_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0162_ (net)
                  0.14    0.00    2.60 v _0707_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     2    0.02    0.17    0.34    2.94 v _0707_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _0180_ (net)
                  0.17    0.00    2.94 v _0928_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.25    3.19 v _0928_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0393_ (net)
                  0.11    0.00    3.19 v _1008_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.15    3.35 v _1008_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0460_ (net)
                  0.05    0.00    3.35 v _1009_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.19    3.53 v _1009_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         data_out[2] (net)
                  0.05    0.00    3.53 v data_out[2] (out)
                                  3.53   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rotate_amount[0] (input port clocked by core_clock)
Endpoint: data_out[2] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.06    0.00    0.00    0.20 v rotate_amount[0] (in)
                                         rotate_amount[0] (net)
                  0.00    0.00    0.20 v _0501_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
    10    0.11    0.30    0.18    0.38 ^ _0501_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0474_ (net)
                  0.30    0.00    0.38 ^ _0502_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.11    0.29    0.29    0.67 ^ _0502_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _0475_ (net)
                  0.29    0.00    0.67 ^ _0503_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.12    0.48    0.37    1.05 ^ _0503_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0497_ (net)
                  0.48    0.00    1.05 ^ _1032_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.08    0.40    0.56    1.61 v _1032_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0500_ (net)
                  0.40    0.00    1.61 v _0512_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.19    0.10    0.25    1.86 v _0512_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _0483_ (net)
                  0.10    0.00    1.86 v _0513_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.11    0.07    0.15    2.00 v _0513_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _0484_ (net)
                  0.07    0.00    2.00 v _0688_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.10    0.22    2.22 v _0688_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0161_ (net)
                  0.10    0.00    2.22 v _0689_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.14    0.37    2.60 v _0689_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0162_ (net)
                  0.14    0.00    2.60 v _0707_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     2    0.02    0.17    0.34    2.94 v _0707_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _0180_ (net)
                  0.17    0.00    2.94 v _0928_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.25    3.19 v _0928_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0393_ (net)
                  0.11    0.00    3.19 v _1008_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.15    3.35 v _1008_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0460_ (net)
                  0.05    0.00    3.35 v _1009_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.19    3.53 v _1009_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         data_out[2] (net)
                  0.05    0.00    3.53 v data_out[2] (out)
                                  3.53   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          8.20e-03   4.36e-03   1.32e-07   1.26e-02 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.20e-03   4.36e-03   1.32e-07   1.26e-02 100.0%
                          65.3%      34.7%       0.0%
