# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../guia_12.srcs/sources_1/new/genSec2.vhd" \
"../../../../guia_12.srcs/sim_1/imports/capitulo12/genSec2_tb.vhd" \

# Do not sort compile order
nosort
