
*** Running vivado
    with args -log hls_prova3_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hls_prova3_wrapper.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source hls_prova3_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/kidre/Dati/GIT_TEST/bare-metalProva/SmartCamera'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/kidre/Dati/GIT_TEST/IP_HLS_PROVA/axi_prova'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:ddr_to_axis_reader:1.0'. The one found in IP location '/media/kidre/Dati/GIT_TEST/bare-metalProva/SmartCamera/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/impl/ip' will take precedence over the same IP in location /media/kidre/Dati/GIT_TEST/bare-metalProva/SmartCamera/HLS_COMMON/DDR/DDR_TO_AXIS_READER_VGA64/solution1/impl/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:axis_to_ddr_writer:1.0'. The one found in IP location '/media/kidre/Dati/GIT_TEST/bare-metalProva/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/impl/ip' will take precedence over the same IP in location /media/kidre/Dati/GIT_TEST/bare-metalProva/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_VGA64/solution1/impl/ip
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_processing_system7:fixedio:1.0'. The one found in location '/media/kidre/Dati/GIT_TEST/bare-metalProva/SmartCamera/HLS_COMMON/VIVADO/PATTERN_GENERATOR_TEST/PATTERN_GENERATOR_TEST.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_v5_5/fixedio.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2018.1/data/ip/xilinx/processing_system7_v5_5/fixedio.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_processing_system7:hpstatusctrl:1.0'. The one found in location '/media/kidre/Dati/GIT_TEST/bare-metalProva/SmartCamera/HLS_COMMON/VIVADO/PATTERN_GENERATOR_TEST/PATTERN_GENERATOR_TEST.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_v5_5/hpstatusctrl.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2018.1/data/ip/xilinx/processing_system7_v5_5/hpstatusctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_processing_system7:usbctrl:1.0'. The one found in location '/media/kidre/Dati/GIT_TEST/bare-metalProva/SmartCamera/HLS_COMMON/VIVADO/PATTERN_GENERATOR_TEST/PATTERN_GENERATOR_TEST.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_v5_5/usbctrl.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2018.1/data/ip/xilinx/processing_system7_v5_5/usbctrl.xml'
add_files: Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1559.684 ; gain = 354.961 ; free physical = 3630 ; free virtual = 15454
Command: link_design -top hls_prova3_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_ENABLE_RAW_STREAM_0/hls_prova3_ENABLE_RAW_STREAM_0.dcp' for cell 'hls_prova3_i/ENABLE_RAW_STREAM'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axi_gpio_frame_intr_0/hls_prova3_axi_gpio_frame_intr_0.dcp' for cell 'hls_prova3_i/axi_gpio_frame_intr'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axi_gpio_pl_reset_0/hls_prova3_axi_gpio_pl_reset_0.dcp' for cell 'hls_prova3_i/axi_gpio_pl_reset'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_clk_wiz_0_0/hls_prova3_clk_wiz_0_0.dcp' for cell 'hls_prova3_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_const_true_0/hls_prova3_const_true_0.dcp' for cell 'hls_prova3_i/const_true'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_proc_sys_reset_0_0/hls_prova3_proc_sys_reset_0_0.dcp' for cell 'hls_prova3_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_reset_100M_0/hls_prova3_reset_100M_0.dcp' for cell 'hls_prova3_i/reset_100M'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_reset_24M_0/hls_prova3_reset_24M_0.dcp' for cell 'hls_prova3_i/reset_24M'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_zynq_ultra_ps_e_0_0/hls_prova3_zynq_ultra_ps_e_0_0.dcp' for cell 'hls_prova3_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_LF_valid_to_AXIS_0/hls_prova3_LF_valid_to_AXIS_0.dcp' for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_c_counter_binary_0_0/hls_prova3_c_counter_binary_0_0.dcp' for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_ddr_to_axis_reader_SD_0_0/hls_prova3_ddr_to_axis_reader_SD_0_0.dcp' for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_mux_sd_ov_1_0/hls_prova3_mux_sd_ov_1_0.dcp' for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_ov7670_LUMA_CHROMA_0_0/hls_prova3_ov7670_LUMA_CHROMA_0_0.dcp' for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_ov7670_interface_0_0/hls_prova3_ov7670_interface_0_0.dcp' for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_xbar_0/hls_prova3_xbar_0.dcp' for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_auto_ds_0/hls_prova3_auto_ds_0.dcp' for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_auto_pc_0/hls_prova3_auto_pc_0.dcp' for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axi_write_prova_0_0/hls_prova3_axi_write_prova_0_0.dcp' for cell 'hls_prova3_i/VDMA/axi_write_prova_0'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_pipeline_to_writer_0/hls_prova3_axis_data_fifo_pipeline_to_writer_0.dcp' for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_raw_CHROMA_0/hls_prova3_axis_data_fifo_raw_CHROMA_0.dcp' for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_raw_LUMA_0/hls_prova3_axis_data_fifo_raw_LUMA_0.dcp' for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_to_ddr_writer_CHROMA_0/hls_prova3_axis_to_ddr_writer_CHROMA_0.dcp' for cell 'hls_prova3_i/VDMA/axis_to_ddr_writer_CHROMA'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_to_ddr_writer_LUMA_0/hls_prova3_axis_to_ddr_writer_LUMA_0.dcp' for cell 'hls_prova3_i/VDMA/axis_to_ddr_writer_LUMA'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_ddr_to_axis_reader_0_0/hls_prova3_ddr_to_axis_reader_0_0.dcp' for cell 'hls_prova3_i/VDMA/ddr_to_axis_reader_0'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_xbar_1/hls_prova3_xbar_1.dcp' for cell 'hls_prova3_i/VDMA/axi_mem_intercon_writer/xbar'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_auto_us_0/hls_prova3_auto_us_0.dcp' for cell 'hls_prova3_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_xbar_2/hls_prova3_xbar_2.dcp' for cell 'hls_prova3_i/processing_system7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_auto_ds_1/hls_prova3_auto_ds_1.dcp' for cell 'hls_prova3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_auto_pc_1/hls_prova3_auto_pc_1.dcp' for cell 'hls_prova3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 330 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. hls_prova3_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'hls_prova3_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_clk_wiz_0_0/hls_prova3_clk_wiz_0_0/prova_gpio_clk_wiz_0_0.edf:293]
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axi_gpio_frame_intr_0/hls_prova3_axi_gpio_frame_intr_0_board.xdc] for cell 'hls_prova3_i/axi_gpio_frame_intr/U0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axi_gpio_frame_intr_0/hls_prova3_axi_gpio_frame_intr_0_board.xdc] for cell 'hls_prova3_i/axi_gpio_frame_intr/U0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axi_gpio_frame_intr_0/hls_prova3_axi_gpio_frame_intr_0.xdc] for cell 'hls_prova3_i/axi_gpio_frame_intr/U0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axi_gpio_frame_intr_0/hls_prova3_axi_gpio_frame_intr_0.xdc] for cell 'hls_prova3_i/axi_gpio_frame_intr/U0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axi_gpio_pl_reset_0/hls_prova3_axi_gpio_pl_reset_0_board.xdc] for cell 'hls_prova3_i/axi_gpio_pl_reset/U0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axi_gpio_pl_reset_0/hls_prova3_axi_gpio_pl_reset_0_board.xdc] for cell 'hls_prova3_i/axi_gpio_pl_reset/U0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axi_gpio_pl_reset_0/hls_prova3_axi_gpio_pl_reset_0.xdc] for cell 'hls_prova3_i/axi_gpio_pl_reset/U0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axi_gpio_pl_reset_0/hls_prova3_axi_gpio_pl_reset_0.xdc] for cell 'hls_prova3_i/axi_gpio_pl_reset/U0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_clk_wiz_0_0/hls_prova3_clk_wiz_0_0_board.xdc] for cell 'hls_prova3_i/clk_wiz_0/inst'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_clk_wiz_0_0/hls_prova3_clk_wiz_0_0_board.xdc] for cell 'hls_prova3_i/clk_wiz_0/inst'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_clk_wiz_0_0/hls_prova3_clk_wiz_0_0.xdc] for cell 'hls_prova3_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_clk_wiz_0_0/hls_prova3_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_clk_wiz_0_0/hls_prova3_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3044.336 ; gain = 607.109 ; free physical = 2070 ; free virtual = 13906
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_clk_wiz_0_0/hls_prova3_clk_wiz_0_0.xdc] for cell 'hls_prova3_i/clk_wiz_0/inst'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_proc_sys_reset_0_0/hls_prova3_proc_sys_reset_0_0_board.xdc] for cell 'hls_prova3_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_proc_sys_reset_0_0/hls_prova3_proc_sys_reset_0_0_board.xdc] for cell 'hls_prova3_i/proc_sys_reset_0/U0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_proc_sys_reset_0_0/hls_prova3_proc_sys_reset_0_0.xdc] for cell 'hls_prova3_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_proc_sys_reset_0_0/hls_prova3_proc_sys_reset_0_0.xdc] for cell 'hls_prova3_i/proc_sys_reset_0/U0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_reset_100M_0/hls_prova3_reset_100M_0_board.xdc] for cell 'hls_prova3_i/reset_100M/U0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_reset_100M_0/hls_prova3_reset_100M_0_board.xdc] for cell 'hls_prova3_i/reset_100M/U0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_reset_100M_0/hls_prova3_reset_100M_0.xdc] for cell 'hls_prova3_i/reset_100M/U0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_reset_100M_0/hls_prova3_reset_100M_0.xdc] for cell 'hls_prova3_i/reset_100M/U0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_reset_24M_0/hls_prova3_reset_24M_0_board.xdc] for cell 'hls_prova3_i/reset_24M/U0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_reset_24M_0/hls_prova3_reset_24M_0_board.xdc] for cell 'hls_prova3_i/reset_24M/U0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_reset_24M_0/hls_prova3_reset_24M_0.xdc] for cell 'hls_prova3_i/reset_24M/U0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_reset_24M_0/hls_prova3_reset_24M_0.xdc] for cell 'hls_prova3_i/reset_24M/U0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_zynq_ultra_ps_e_0_0/hls_prova3_zynq_ultra_ps_e_0_0.xdc] for cell 'hls_prova3_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_zynq_ultra_ps_e_0_0/hls_prova3_zynq_ultra_ps_e_0_0.xdc] for cell 'hls_prova3_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_pipeline_to_writer_0/hls_prova3_axis_data_fifo_pipeline_to_writer_0/hls_prova3_axis_data_fifo_pipeline_to_writer_0.xdc] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_pipeline_to_writer_0/hls_prova3_axis_data_fifo_pipeline_to_writer_0/hls_prova3_axis_data_fifo_pipeline_to_writer_0.xdc] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_raw_CHROMA_0/hls_prova3_axis_data_fifo_raw_CHROMA_0/hls_prova3_axis_data_fifo_raw_CHROMA_0.xdc] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_raw_CHROMA_0/hls_prova3_axis_data_fifo_raw_CHROMA_0/hls_prova3_axis_data_fifo_raw_CHROMA_0.xdc] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_raw_LUMA_0/hls_prova3_axis_data_fifo_raw_LUMA_0/hls_prova3_axis_data_fifo_raw_LUMA_0.xdc] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_raw_LUMA_0/hls_prova3_axis_data_fifo_raw_LUMA_0/hls_prova3_axis_data_fifo_raw_LUMA_0.xdc] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/constrs_1/new/design_1_wrapper.xdc]
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/constrs_1/new/design_1_wrapper.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_auto_ds_1/hls_prova3_auto_ds_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_pipeline_to_writer_0/hls_prova3_axis_data_fifo_pipeline_to_writer_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_raw_CHROMA_0/hls_prova3_axis_data_fifo_raw_CHROMA_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_raw_LUMA_0/hls_prova3_axis_data_fifo_raw_LUMA_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_auto_ds_0/hls_prova3_auto_ds_0.dcp'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_auto_ds_1/hls_prova3_auto_ds_1_clocks.xdc] for cell 'hls_prova3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_auto_ds_1/hls_prova3_auto_ds_1_clocks.xdc] for cell 'hls_prova3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_pipeline_to_writer_0/hls_prova3_axis_data_fifo_pipeline_to_writer_0/hls_prova3_axis_data_fifo_pipeline_to_writer_0_clocks.xdc] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_pipeline_to_writer_0/hls_prova3_axis_data_fifo_pipeline_to_writer_0/hls_prova3_axis_data_fifo_pipeline_to_writer_0_clocks.xdc] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_raw_CHROMA_0/hls_prova3_axis_data_fifo_raw_CHROMA_0/hls_prova3_axis_data_fifo_raw_CHROMA_0_clocks.xdc] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_raw_CHROMA_0/hls_prova3_axis_data_fifo_raw_CHROMA_0/hls_prova3_axis_data_fifo_raw_CHROMA_0_clocks.xdc] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_raw_LUMA_0/hls_prova3_axis_data_fifo_raw_LUMA_0/hls_prova3_axis_data_fifo_raw_LUMA_0_clocks.xdc] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_axis_data_fifo_raw_LUMA_0/hls_prova3_axis_data_fifo_raw_LUMA_0/hls_prova3_axis_data_fifo_raw_LUMA_0_clocks.xdc] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_auto_us_0/hls_prova3_auto_us_0_clocks.xdc] for cell 'hls_prova3_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_auto_us_0/hls_prova3_auto_us_0_clocks.xdc] for cell 'hls_prova3_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_auto_ds_0/hls_prova3_auto_ds_0_clocks.xdc] for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/hls_prova3/ip/hls_prova3_auto_ds_0/hls_prova3_auto_ds_0_clocks.xdc] for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hls_prova3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hls_prova3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hls_prova3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hls_prova3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hls_prova3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hls_prova3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 11 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 11 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

48 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 3380.500 ; gain = 1820.816 ; free physical = 2092 ; free virtual = 13929
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.500 ; gain = 0.000 ; free physical = 2083 ; free virtual = 13921
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 28 inverter(s) to 4803 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 205a626e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.500 ; gain = 0.000 ; free physical = 2082 ; free virtual = 13921
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 6 load pin(s).
Phase 2 Constant propagation | Checksum: 1c014fb6b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3380.500 ; gain = 0.000 ; free physical = 2082 ; free virtual = 13921
INFO: [Opt 31-389] Phase Constant propagation created 289 cells and removed 1318 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 210380df0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3380.500 ; gain = 0.000 ; free physical = 2082 ; free virtual = 13920
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 2131 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18901cdea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3380.500 ; gain = 0.000 ; free physical = 2082 ; free virtual = 13921
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18901cdea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3380.500 ; gain = 0.000 ; free physical = 2082 ; free virtual = 13920
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 210380df0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3380.500 ; gain = 0.000 ; free physical = 2081 ; free virtual = 13920
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3380.500 ; gain = 0.000 ; free physical = 2081 ; free virtual = 13920
Ending Logic Optimization Task | Checksum: 210380df0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3380.500 ; gain = 0.000 ; free physical = 2081 ; free virtual = 13920

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.587 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 5 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 5 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 11 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 1605a99d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 4403.969 ; gain = 0.000 ; free physical = 1418 ; free virtual = 13393
Ending Power Optimization Task | Checksum: 1605a99d5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 4403.969 ; gain = 1023.469 ; free physical = 1433 ; free virtual = 13407
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 4403.969 ; gain = 1023.469 ; free physical = 1433 ; free virtual = 13407
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4403.969 ; gain = 0.000 ; free physical = 1426 ; free virtual = 13404
INFO: [Common 17-1381] The checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/impl_1/hls_prova3_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4403.969 ; gain = 0.000 ; free physical = 1426 ; free virtual = 13406
INFO: [runtcl-4] Executing : report_drc -file hls_prova3_wrapper_drc_opted.rpt -pb hls_prova3_wrapper_drc_opted.pb -rpx hls_prova3_wrapper_drc_opted.rpx
Command: report_drc -file hls_prova3_wrapper_drc_opted.rpt -pb hls_prova3_wrapper_drc_opted.pb -rpx hls_prova3_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/impl_1/hls_prova3_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4403.969 ; gain = 0.000 ; free physical = 1417 ; free virtual = 13398
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fe229a2b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4403.969 ; gain = 0.000 ; free physical = 1417 ; free virtual = 13398
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4403.969 ; gain = 0.000 ; free physical = 1424 ; free virtual = 13404

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/frame_valid_V[0]_INST_0' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg {FDRE}
	hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3] {FDRE}
	hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1] {FDRE}
	hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4] {FDRE}
	hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 111874d22

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4403.969 ; gain = 0.000 ; free physical = 1394 ; free virtual = 13379

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16a928cfc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4403.969 ; gain = 0.000 ; free physical = 1366 ; free virtual = 13352

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16a928cfc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4403.969 ; gain = 0.000 ; free physical = 1365 ; free virtual = 13351
Phase 1 Placer Initialization | Checksum: 16a928cfc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4403.969 ; gain = 0.000 ; free physical = 1365 ; free virtual = 13351

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 106fcb780

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1332 ; free virtual = 13323

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 106fcb780

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1332 ; free virtual = 13323

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12c58d673

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1329 ; free virtual = 13321

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1739f9894

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1329 ; free virtual = 13321

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 178786006

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1329 ; free virtual = 13321

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 18005d19b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1322 ; free virtual = 13313

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 140d3adcf

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1319 ; free virtual = 13311

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1a28b7f50

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1320 ; free virtual = 13312

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1c22ba6f9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1313 ; free virtual = 13305

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1466ea8f6

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1313 ; free virtual = 13305

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: b3cc994e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1312 ; free virtual = 13304

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 197fa6f36

Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1317 ; free virtual = 13309
Phase 3 Detail Placement | Checksum: 197fa6f36

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1317 ; free virtual = 13309

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 240332afe

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-35] Processed net hls_prova3_i/reset_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 1668 loads.
INFO: [Place 46-35] Processed net hls_prova3_i/reset_24M/U0/peripheral_aresetn[0], inserted BUFG to drive 1049 loads.
INFO: [Place 46-31] BUFG insertion identified 2 candidate nets, 2 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: d2d5671f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:34 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1321 ; free virtual = 13313
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.105. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17927640c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:34 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1321 ; free virtual = 13313
Phase 4.1 Post Commit Optimization | Checksum: 17927640c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:34 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1321 ; free virtual = 13313

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17927640c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:34 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1326 ; free virtual = 13319

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24e41697c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:36 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1320 ; free virtual = 13312

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2013c95f5

Time (s): cpu = 00:01:15 ; elapsed = 00:00:36 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1320 ; free virtual = 13312
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2013c95f5

Time (s): cpu = 00:01:15 ; elapsed = 00:00:36 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1320 ; free virtual = 13312
Ending Placer Task | Checksum: 120f51fe2

Time (s): cpu = 00:01:15 ; elapsed = 00:00:36 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1349 ; free virtual = 13342
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:40 . Memory (MB): peak = 4411.973 ; gain = 8.004 ; free physical = 1349 ; free virtual = 13342
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1313 ; free virtual = 13335
INFO: [Common 17-1381] The checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/impl_1/hls_prova3_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1338 ; free virtual = 13340
INFO: [runtcl-4] Executing : report_io -file hls_prova3_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1316 ; free virtual = 13318
INFO: [runtcl-4] Executing : report_utilization -file hls_prova3_wrapper_utilization_placed.rpt -pb hls_prova3_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.54 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1328 ; free virtual = 13330
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hls_prova3_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1327 ; free virtual = 13330
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 12342b2a ConstDB: 0 ShapeSum: 39a6ef48 RouteDB: d51a0570

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1379b4f19

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1171 ; free virtual = 13176
Post Restoration Checksum: NetGraph: f2c63af1 NumContArr: 5b9a1066 Constraints: 332cdb19 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1818d2670

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1172 ; free virtual = 13177

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1818d2670

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1132 ; free virtual = 13138

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1818d2670

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1132 ; free virtual = 13138

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1b168667b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1090 ; free virtual = 13096

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2288e31cd

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1123 ; free virtual = 13130
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.162  | TNS=0.000  | WHS=-0.037 | THS=-1.709 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1ad1294f7

Time (s): cpu = 00:01:22 ; elapsed = 00:00:54 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1119 ; free virtual = 13126
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.162  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1ad1294f7

Time (s): cpu = 00:01:22 ; elapsed = 00:00:54 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1119 ; free virtual = 13126
Phase 2 Router Initialization | Checksum: 239e27953

Time (s): cpu = 00:01:22 ; elapsed = 00:00:54 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1119 ; free virtual = 13126

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bed3ce4c

Time (s): cpu = 00:01:34 ; elapsed = 00:00:57 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1114 ; free virtual = 13121

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2683
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.779  | TNS=0.000  | WHS=-0.020 | THS=-0.020 |

Phase 4.1 Global Iteration 0 | Checksum: 2a048a02f

Time (s): cpu = 00:02:21 ; elapsed = 00:01:09 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1108 ; free virtual = 13116

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 3202959d3

Time (s): cpu = 00:02:21 ; elapsed = 00:01:09 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1108 ; free virtual = 13116
Phase 4 Rip-up And Reroute | Checksum: 3202959d3

Time (s): cpu = 00:02:21 ; elapsed = 00:01:09 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1108 ; free virtual = 13116

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 30a9d40b6

Time (s): cpu = 00:02:28 ; elapsed = 00:01:11 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1111 ; free virtual = 13118
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.779  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2c341c368

Time (s): cpu = 00:02:28 ; elapsed = 00:01:11 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1111 ; free virtual = 13119

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2c341c368

Time (s): cpu = 00:02:28 ; elapsed = 00:01:11 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1111 ; free virtual = 13119
Phase 5 Delay and Skew Optimization | Checksum: 2c341c368

Time (s): cpu = 00:02:28 ; elapsed = 00:01:11 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1111 ; free virtual = 13119

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 263a0cbeb

Time (s): cpu = 00:02:32 ; elapsed = 00:01:13 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1111 ; free virtual = 13118
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.779  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21f06b825

Time (s): cpu = 00:02:33 ; elapsed = 00:01:13 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1111 ; free virtual = 13118
Phase 6 Post Hold Fix | Checksum: 21f06b825

Time (s): cpu = 00:02:33 ; elapsed = 00:01:13 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1111 ; free virtual = 13118

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.98784 %
  Global Horizontal Routing Utilization  = 2.66573 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2ac60205f

Time (s): cpu = 00:02:33 ; elapsed = 00:01:14 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1110 ; free virtual = 13117

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2ac60205f

Time (s): cpu = 00:02:33 ; elapsed = 00:01:14 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1109 ; free virtual = 13117

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2ac60205f

Time (s): cpu = 00:02:34 ; elapsed = 00:01:15 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1109 ; free virtual = 13116

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.779  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2ac60205f

Time (s): cpu = 00:02:34 ; elapsed = 00:01:15 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1110 ; free virtual = 13118
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:34 ; elapsed = 00:01:15 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1160 ; free virtual = 13167

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:42 ; elapsed = 00:01:18 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1160 ; free virtual = 13167
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1116 ; free virtual = 13160
INFO: [Common 17-1381] The checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/impl_1/hls_prova3_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1146 ; free virtual = 13165
INFO: [runtcl-4] Executing : report_drc -file hls_prova3_wrapper_drc_routed.rpt -pb hls_prova3_wrapper_drc_routed.pb -rpx hls_prova3_wrapper_drc_routed.rpx
Command: report_drc -file hls_prova3_wrapper_drc_routed.rpt -pb hls_prova3_wrapper_drc_routed.pb -rpx hls_prova3_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/impl_1/hls_prova3_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file hls_prova3_wrapper_methodology_drc_routed.rpt -pb hls_prova3_wrapper_methodology_drc_routed.pb -rpx hls_prova3_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file hls_prova3_wrapper_methodology_drc_routed.rpt -pb hls_prova3_wrapper_methodology_drc_routed.pb -rpx hls_prova3_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/impl_1/hls_prova3_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 1044 ; free virtual = 13065
INFO: [runtcl-4] Executing : report_power -file hls_prova3_wrapper_power_routed.rpt -pb hls_prova3_wrapper_power_summary_routed.pb -rpx hls_prova3_wrapper_power_routed.rpx
Command: report_power -file hls_prova3_wrapper_power_routed.rpt -pb hls_prova3_wrapper_power_summary_routed.pb -rpx hls_prova3_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 991 ; free virtual = 13023
INFO: [runtcl-4] Executing : report_route_status -file hls_prova3_wrapper_route_status.rpt -pb hls_prova3_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hls_prova3_wrapper_timing_summary_routed.rpt -pb hls_prova3_wrapper_timing_summary_routed.pb -rpx hls_prova3_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hls_prova3_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file hls_prova3_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 984 ; free virtual = 13019
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force hls_prova3_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2 input hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2__0 input hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2__1 input hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP hls_prova3_i/VDMA/axi_write_prova_0/inst/r_V_fu_444_p2 input hls_prova3_i/VDMA/axi_write_prova_0/inst/r_V_fu_444_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP hls_prova3_i/VDMA/axi_write_prova_0/inst/r_V_fu_444_p2__0 input hls_prova3_i/VDMA/axi_write_prova_0/inst/r_V_fu_444_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP hls_prova3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2 input hls_prova3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2 output hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2__0 output hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2__1 output hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP hls_prova3_i/VDMA/axi_write_prova_0/inst/r_V_fu_444_p2 output hls_prova3_i/VDMA/axi_write_prova_0/inst/r_V_fu_444_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP hls_prova3_i/VDMA/axi_write_prova_0/inst/r_V_fu_444_p2__0 output hls_prova3_i/VDMA/axi_write_prova_0/inst/r_V_fu_444_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP hls_prova3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/r_V_fu_404_p2 output hls_prova3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/r_V_fu_404_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP hls_prova3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/r_V_fu_404_p2__0 output hls_prova3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/r_V_fu_404_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP hls_prova3_i/VDMA/axis_to_ddr_writer_LUMA/inst/r_V_fu_404_p2 output hls_prova3_i/VDMA/axis_to_ddr_writer_LUMA/inst/r_V_fu_404_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP hls_prova3_i/VDMA/axis_to_ddr_writer_LUMA/inst/r_V_fu_404_p2__0 output hls_prova3_i/VDMA/axis_to_ddr_writer_LUMA/inst/r_V_fu_404_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP hls_prova3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2 output hls_prova3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP hls_prova3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0 output hls_prova3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2 multiplier stage hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2__0 multiplier stage hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2__1 multiplier stage hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_s_fu_587_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP hls_prova3_i/VDMA/axi_write_prova_0/inst/r_V_fu_444_p2 multiplier stage hls_prova3_i/VDMA/axi_write_prova_0/inst/r_V_fu_444_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP hls_prova3_i/VDMA/axi_write_prova_0/inst/r_V_fu_444_p2__0 multiplier stage hls_prova3_i/VDMA/axi_write_prova_0/inst/r_V_fu_444_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP hls_prova3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/r_V_fu_404_p2 multiplier stage hls_prova3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/r_V_fu_404_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP hls_prova3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/r_V_fu_404_p2__0 multiplier stage hls_prova3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/r_V_fu_404_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP hls_prova3_i/VDMA/axis_to_ddr_writer_LUMA/inst/r_V_fu_404_p2 multiplier stage hls_prova3_i/VDMA/axis_to_ddr_writer_LUMA/inst/r_V_fu_404_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP hls_prova3_i/VDMA/axis_to_ddr_writer_LUMA/inst/r_V_fu_404_p2__0 multiplier stage hls_prova3_i/VDMA/axis_to_ddr_writer_LUMA/inst/r_V_fu_404_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP hls_prova3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2 multiplier stage hls_prova3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP hls_prova3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0 multiplier stage hls_prova3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/frame_valid_V[0] is a gated clock net sourced by a combinational pin hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/frame_valid_V[0]_INST_0/O, cell hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/frame_valid_V[0]_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/frame_valid_V[0]_INST_0 is driving clock pin of 5 cells. This could lead to large hold time violations. First few involved cells are:
    hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg {FDRE}
    hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3] {FDRE}
    hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1] {FDRE}
    hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4] {FDRE}
    hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2] {FDRE}
WARNING: [DRC RTSTAT-10] No routable loads: 39 net(s) have no routable loads. The problem bus(es) and/or net(s) are hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, hls_prova3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hls_prova3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hls_prova3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hls_prova3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hls_prova3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hls_prova3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, hls_prova3_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, hls_prova3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 39 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 31 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hls_prova3_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
146 Infos, 38 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 4411.973 ; gain = 0.000 ; free physical = 956 ; free virtual = 13005
INFO: [Common 17-206] Exiting Vivado at Fri Sep  4 13:09:34 2020...
