// Seed: 3266284546
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output supply1 id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    output id_5
);
  assign id_5 = 1;
  logic id_6;
  generate
    if (1 - 1) begin : id_7
      assign id_1[1] = id_6;
    end else begin
      logic id_8;
    end
  endgenerate
  defparam id_9.id_10 = 1'd0 | (1'b0);
endmodule
