<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&size=20&duration=2000&pause=1000&color=228B22&center=true&vCenter=true&multiline=true&width=1000&height=100&lines=Welcome+to+my+GitHub+Profile;B.Tech+in+Electronics+%26+Communication+Engg+%5B2022-2026%5D;Aspiring+VLSI+Design+%26+Verification+Engineer" alt="Typing SVG">
</p>

---

<h3 align="center">ðŸš€ Current Focus: VLSI Design & Verification Projects </h3>

I am an Electronics and Communication Engineering undergraduate from Aditya College of Engineering, passionate about **VLSI Design** and **Functional Verification**.  
I work extensively with **Verilog**, **SystemVerilog**, and **UVM** using tools like **Cadence**, **QuestaSim**, and **Vivado**.

---

<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&weight=500&size=30&duration=3000&pause=500&color=34F7F1&center=true&vCenter=true&width=600&lines=RTL+Design+Engineer;Trained+Design+and+Verification+Engineer;UVM+Learner" alt="Dynamic Typing SVG" />
</p>

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=22MH1A04H3&label=Profile%20Views&color=0e75b6&style=flat" alt="Profile Views" />
</p>

---

### ðŸ“Š GitHub Stats
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=22MH1A04H3&theme=dark&show_icons=true" width="400"/>
  <img src="https://streak-stats.demolab.com?user=22MH1A04H3&theme=dark" width="400"/>
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs?username=22MH1A04H3&show_icons=true&locale=en&layout=compact&theme=dark" width="400"/>
</p>

<img src="https://github-readme-activity-graph.vercel.app/graph?username=22MH1A04H3&bg_color=0d1117&color=39ff14&line=39ff14&point=ffffff&area=true&area_color=1f6feb" width="100%" alt="Contribution Graph"/>

---

### ðŸ“‚ Featured Projects
- **[RISC-V Processor Design & Verification](https://github.com/22MH1A04H3/risc-v)** â€“ Custom 5-stage pipeline processor in Verilog.
- **[UART Protocol Design & Verification](https://github.com/22MH1A04H3/100_Days_of_Verilog/tree/main/Protocols)** â€“ Complete UART TX/RX with configurable baud rate.
- **[Floating Point Adder (FPU)](https://github.com/22MH1A04H3/100_Days_of_Verilog/tree/main/Day45)** â€“ IEEE 754 Single Precision Adder.

---

### ðŸ›  Skills
- **HDLs & Languages**: Verilog, SystemVerilog, VHDL, C, Python  
- **Verification**: UVM, Assertions, Testbench creation  
- **EDA Tools**: Cadence Xcelium, QuestaSim, Vivado, EDA Playground  
- **Scripting**: Python, Shell, TCL  
- **Protocols**: AMBA (AXI, AHB), UART, I2C, SPI  
- **Others**: Git, Linux, Waveform Debugging  

---

### ðŸ“œ Certifications
- Cadence: *Semiconductor 101*, *Digital IC Fundamentals*, *SystemVerilog Fundamentals*  
- NPTEL: *Digital Design with Verilog* (73%)  
- Cisco: *Programming Essentials in C*  
- Pearson: *HTML & CSS*  

---

### ðŸ“« How to Reach Me
<p align="left">
  <a href="mailto:devdasu090@gmail.com">
    <img src="https://img.shields.io/badge/Gmail-D14836?style=flat-square&logo=gmail&logoColor=white" />
  </a>
  <a href="https://linkedin.com/in/dasu-koda-in">
    <img src="https://img.shields.io/badge/LinkedIn-blue?style=flat-square&logo=linkedin&logoColor=white" />
  </a>
  <a href="https://github.com/22MH1A04H3">
    <img src="https://img.shields.io/badge/GitHub-181717?style=flat-square&logo=github&logoColor=white" />
  </a>
</p>

---

### ðŸŒŸ Achievements
- **700+ GitHub contributions** in the last year  
- **1+ Verilog problems** solved on HDLBits  
- Daily practice of RTL design as part of **#100DaysOfVerilog**  
- SystemVerilog learner focusing on functional verification  

---
