/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.54
Hash     : 48b2de3
Date     : May 14 2024
Type     : Engineering
Log Time   : Tue May 14 12:11:45 2024 GMT
#Unconstrained setup timing startpoint/endpoint

timing_node_id node_type node_name
-------------- --------- ---------
2 .input $iopadmap$ADDRA[0].inpad[0]
3 .input $iopadmap$ADDRA[1].inpad[0]
4 .input $iopadmap$ADDRA[2].inpad[0]
5 .input $iopadmap$ADDRA[3].inpad[0]
6 .input $iopadmap$ADDRA[4].inpad[0]
7 .input $iopadmap$ADDRA[5].inpad[0]
8 .input $iopadmap$ADDRA[6].inpad[0]
9 .input $iopadmap$ADDRA[7].inpad[0]
10 .input $iopadmap$ADDRA[8].inpad[0]
11 .input $iopadmap$ADDRB[0].inpad[0]
12 .input $iopadmap$ADDRB[1].inpad[0]
13 .input $iopadmap$ADDRB[2].inpad[0]
14 .input $iopadmap$ADDRB[3].inpad[0]
15 .input $iopadmap$ADDRB[4].inpad[0]
16 .input $iopadmap$ADDRB[5].inpad[0]
17 .input $iopadmap$ADDRB[6].inpad[0]
18 .input $iopadmap$ADDRB[7].inpad[0]
19 .input $iopadmap$ADDRB[8].inpad[0]
20 .input $iopadmap$DIN[0].inpad[0]
21 .input $iopadmap$DIN[1].inpad[0]
22 .input $iopadmap$DIN[2].inpad[0]
23 .input $iopadmap$DIN[3].inpad[0]
24 .input $iopadmap$DIN[4].inpad[0]
25 .input $iopadmap$DIN[5].inpad[0]
26 .input $iopadmap$DIN[6].inpad[0]
27 .input $iopadmap$DIN[7].inpad[0]
28 .input $iopadmap$DIN[8].inpad[0]
29 .input $iopadmap$DIN[9].inpad[0]
30 .input $iopadmap$DIN[10].inpad[0]
31 .input $iopadmap$DIN[11].inpad[0]
32 .input $iopadmap$DIN[12].inpad[0]
33 .input $iopadmap$DIN[13].inpad[0]
34 .input $iopadmap$DIN[14].inpad[0]
35 .input $iopadmap$DIN[15].inpad[0]
36 .input $iopadmap$DIN[16].inpad[0]
37 .input $iopadmap$DIN[17].inpad[0]
38 .input $iopadmap$DIN[18].inpad[0]
39 .input $iopadmap$DIN[19].inpad[0]
40 .input $iopadmap$DIN[20].inpad[0]
41 .input $iopadmap$DIN[21].inpad[0]
42 .input $iopadmap$DIN[22].inpad[0]
43 .input $iopadmap$DIN[23].inpad[0]
44 .input $iopadmap$DIN[24].inpad[0]
45 .input $iopadmap$DIN[25].inpad[0]
46 .input $iopadmap$DIN[26].inpad[0]
47 .input $iopadmap$DIN[27].inpad[0]
48 .input $iopadmap$DIN[28].inpad[0]
49 .input $iopadmap$DIN[29].inpad[0]
50 .input $iopadmap$DIN[30].inpad[0]
51 .input $iopadmap$DIN[31].inpad[0]
52 .input $iopadmap$DIN[32].inpad[0]
53 .input $iopadmap$DIN[33].inpad[0]
54 .input $iopadmap$DIN[34].inpad[0]
55 .input $iopadmap$DIN[35].inpad[0]
56 .input $iopadmap$RE.inpad[0]
57 .input $iopadmap$WE.inpad[0]
474 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[14]
476 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B1[11]
477 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[8]
478 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[10]
479 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[16]
480 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[15]
481 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[12]
482 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[17]
483 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[11]
484 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[7]
485 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[5]
486 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[6]
487 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[4]
488 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[2]
489 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[1]
490 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B1[10]
491 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B1[8]
493 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B1[6]
494 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B1[7]
495 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[3]
496 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B1[13]
497 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B1[12]
498 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].BE_B1[1]
499 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].BE_B1[0]
500 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B1[9]
501 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B1[5]
505 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[13]
507 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WEN_B1[0]
508 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[0]
509 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B1[9]
511 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].BE_B2[0]
513 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[8]
514 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WEN_B2[0]
515 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B2[6]
516 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B2[9]
517 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B2[10]
518 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[0]
520 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[9]
521 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].BE_B2[1]
523 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B2[5]
524 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B2[11]
525 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[4]
526 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[12]
527 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B2[13]
528 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[5]
529 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[15]
530 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[10]
531 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[14]
533 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[6]
535 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[17]
536 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[16]
537 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B2[7]
538 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[1]
539 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[3]
540 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B2[8]
541 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[7]
543 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[11]
544 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[13]
545 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].WDATA_B2[2]
546 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_B2[12]
584 dffre emulate_reset_emu_init_sel_73.E[0]
586 dffre $auto$memory_libmap.cc:2437:execute$69.D[0]
593 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A2[8]
598 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].REN_A2[0]
601 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A2[7]
603 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A2[12]
604 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A2[10]
610 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A2[9]
613 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A2[13]
617 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A2[11]
622 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A2[6]
623 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A2[5]
626 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A1[13]
629 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A1[6]
631 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A1[10]
632 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A1[5]
634 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A1[12]
639 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A1[11]
640 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A1[9]
652 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].REN_A1[0]
657 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A1[7]
662 RS_TDP36K $techmap88\RAM.0.0.DOBDO[32].ADDR_A1[8]
664 dffre $abc$485$lo00.E[0]
665 dffre $abc$485$lo01.E[0]
666 dffre $abc$485$lo02.E[0]
667 dffre $abc$485$lo03.E[0]
668 dffre $abc$485$lo04.E[0]
669 dffre $abc$485$lo05.E[0]
670 dffre $abc$485$lo06.E[0]
671 dffre $abc$485$lo07.E[0]
672 dffre $abc$485$lo08.E[0]
673 dffre $abc$485$lo09.E[0]
674 dffre $abc$485$lo10.E[0]
675 dffre $abc$485$lo11.E[0]
676 dffre $abc$485$lo12.E[0]
677 dffre $abc$485$lo13.E[0]
678 dffre $abc$485$lo14.E[0]
679 dffre $abc$485$lo15.E[0]
680 dffre $abc$485$lo16.E[0]
681 dffre $abc$485$lo17.E[0]
682 dffre $abc$485$lo18.E[0]
683 dffre $abc$485$lo19.E[0]
684 dffre $abc$485$lo20.E[0]
685 dffre $abc$485$lo21.E[0]
686 dffre $abc$485$lo22.E[0]
687 dffre $abc$485$lo23.E[0]
688 dffre $abc$485$lo24.E[0]
689 dffre $abc$485$lo25.E[0]
690 dffre $abc$485$lo26.E[0]
691 dffre $abc$485$lo27.E[0]
692 dffre $abc$485$lo28.E[0]
693 dffre $abc$485$lo29.E[0]
694 dffre $abc$485$lo30.E[0]
695 dffre $abc$485$lo31.E[0]
696 dffre $abc$485$lo32.E[0]
697 dffre $abc$485$lo33.E[0]
698 dffre $abc$485$lo34.E[0]
699 dffre $abc$485$lo35.E[0]
700 .output out:$auto$rs_design_edit.cc:841:execute$3531.outpad[0]
701 .output out:$auto$rs_design_edit.cc:841:execute$3532.outpad[0]
702 .output out:$auto$rs_design_edit.cc:841:execute$3533.outpad[0]
703 .output out:$auto$rs_design_edit.cc:841:execute$3534.outpad[0]
704 .output out:$auto$rs_design_edit.cc:841:execute$3535.outpad[0]
705 .output out:$auto$rs_design_edit.cc:841:execute$3536.outpad[0]
706 .output out:$auto$rs_design_edit.cc:841:execute$3537.outpad[0]
707 .output out:$auto$rs_design_edit.cc:841:execute$3538.outpad[0]
708 .output out:$auto$rs_design_edit.cc:841:execute$3539.outpad[0]
709 .output out:$auto$rs_design_edit.cc:841:execute$3540.outpad[0]
710 .output out:$auto$rs_design_edit.cc:841:execute$3541.outpad[0]
711 .output out:$auto$rs_design_edit.cc:841:execute$3542.outpad[0]
712 .output out:$auto$rs_design_edit.cc:841:execute$3543.outpad[0]
713 .output out:$auto$rs_design_edit.cc:841:execute$3544.outpad[0]
714 .output out:$auto$rs_design_edit.cc:841:execute$3545.outpad[0]
715 .output out:$auto$rs_design_edit.cc:841:execute$3546.outpad[0]
716 .output out:$auto$rs_design_edit.cc:841:execute$3547.outpad[0]
717 .output out:$auto$rs_design_edit.cc:841:execute$3548.outpad[0]
718 .output out:$auto$rs_design_edit.cc:841:execute$3549.outpad[0]
719 .output out:$auto$rs_design_edit.cc:841:execute$3550.outpad[0]
720 .output out:$auto$rs_design_edit.cc:841:execute$3551.outpad[0]
721 .output out:$auto$rs_design_edit.cc:841:execute$3552.outpad[0]
722 .output out:$auto$rs_design_edit.cc:841:execute$3553.outpad[0]
723 .output out:$auto$rs_design_edit.cc:841:execute$3554.outpad[0]
724 .output out:$auto$rs_design_edit.cc:841:execute$3555.outpad[0]
725 .output out:$auto$rs_design_edit.cc:841:execute$3556.outpad[0]
726 .output out:$auto$rs_design_edit.cc:841:execute$3557.outpad[0]
727 .output out:$auto$rs_design_edit.cc:841:execute$3558.outpad[0]
728 .output out:$auto$rs_design_edit.cc:841:execute$3559.outpad[0]
729 .output out:$auto$rs_design_edit.cc:841:execute$3560.outpad[0]
730 .output out:$auto$rs_design_edit.cc:841:execute$3561.outpad[0]
731 .output out:$auto$rs_design_edit.cc:841:execute$3562.outpad[0]
732 .output out:$auto$rs_design_edit.cc:841:execute$3563.outpad[0]
733 .output out:$auto$rs_design_edit.cc:841:execute$3564.outpad[0]
734 .output out:$auto$rs_design_edit.cc:841:execute$3565.outpad[0]
735 .output out:$auto$rs_design_edit.cc:841:execute$3566.outpad[0]
736 .output out:$auto$rs_design_edit.cc:841:execute$3567.outpad[0]
737 .output out:$auto$rs_design_edit.cc:841:execute$3568.outpad[0]
738 .output out:$auto$rs_design_edit.cc:841:execute$3569.outpad[0]
739 .output out:$auto$rs_design_edit.cc:841:execute$3570.outpad[0]
740 .output out:$auto$rs_design_edit.cc:841:execute$3571.outpad[0]
741 .output out:$auto$rs_design_edit.cc:841:execute$3572.outpad[0]
742 .output out:$auto$rs_design_edit.cc:841:execute$3573.outpad[0]
743 .output out:$auto$rs_design_edit.cc:841:execute$3574.outpad[0]
744 .output out:$auto$rs_design_edit.cc:841:execute$3575.outpad[0]
745 .output out:$auto$rs_design_edit.cc:841:execute$3576.outpad[0]
746 .output out:$auto$rs_design_edit.cc:841:execute$3577.outpad[0]
747 .output out:$auto$rs_design_edit.cc:841:execute$3578.outpad[0]
748 .output out:$auto$rs_design_edit.cc:841:execute$3579.outpad[0]
749 .output out:$auto$rs_design_edit.cc:841:execute$3580.outpad[0]
750 .output out:$auto$rs_design_edit.cc:841:execute$3581.outpad[0]
751 .output out:$auto$rs_design_edit.cc:841:execute$3582.outpad[0]
752 .output out:$auto$rs_design_edit.cc:841:execute$3583.outpad[0]
753 .output out:$auto$rs_design_edit.cc:841:execute$3584.outpad[0]
754 .output out:$auto$rs_design_edit.cc:841:execute$3585.outpad[0]
755 .output out:$auto$rs_design_edit.cc:841:execute$3586.outpad[0]
756 .output out:$auto$rs_design_edit.cc:841:execute$3587.outpad[0]
757 .output out:$auto$rs_design_edit.cc:841:execute$3588.outpad[0]
758 .output out:$iopadmap$DOUT[20].outpad[0]
760 .output out:$iopadmap$DOUT[24].outpad[0]
762 .output out:$iopadmap$DOUT[34].outpad[0]
764 .output out:$iopadmap$DOUT[31].outpad[0]
766 .output out:$iopadmap$DOUT[23].outpad[0]
768 .output out:$iopadmap$DOUT[25].outpad[0]
770 .output out:$iopadmap$DOUT[28].outpad[0]
772 .output out:$iopadmap$DOUT[26].outpad[0]
774 .output out:$iopadmap$DOUT[35].outpad[0]
776 .output out:$iopadmap$DOUT[27].outpad[0]
778 .output out:$iopadmap$DOUT[30].outpad[0]
780 .output out:$iopadmap$DOUT[33].outpad[0]
782 .output out:$iopadmap$DOUT[32].outpad[0]
784 .output out:$iopadmap$DOUT[22].outpad[0]
786 .output out:$iopadmap$DOUT[18].outpad[0]
788 .output out:$iopadmap$DOUT[19].outpad[0]
790 .output out:$iopadmap$DOUT[21].outpad[0]
792 .output out:$iopadmap$DOUT[29].outpad[0]
794 .output out:$iopadmap$DOUT[17].outpad[0]
796 .output out:$iopadmap$DOUT[8].outpad[0]
798 .output out:$iopadmap$DOUT[16].outpad[0]
800 .output out:$iopadmap$DOUT[14].outpad[0]
802 .output out:$iopadmap$DOUT[13].outpad[0]
804 .output out:$iopadmap$DOUT[12].outpad[0]
806 .output out:$iopadmap$DOUT[11].outpad[0]
808 .output out:$iopadmap$DOUT[10].outpad[0]
810 .output out:$iopadmap$DOUT[5].outpad[0]
812 .output out:$iopadmap$DOUT[4].outpad[0]
814 .output out:$iopadmap$DOUT[2].outpad[0]
816 .output out:$iopadmap$DOUT[3].outpad[0]
818 .output out:$iopadmap$DOUT[1].outpad[0]
820 .output out:$iopadmap$DOUT[9].outpad[0]
822 .output out:$iopadmap$DOUT[7].outpad[0]
824 .output out:$iopadmap$DOUT[15].outpad[0]
826 .output out:$iopadmap$DOUT[0].outpad[0]
828 .output out:$iopadmap$DOUT[6].outpad[0]

#End of unconstrained setup startpoint/endpoint report
