****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Sat May 20 16:59:17 2023
****************************************

  Timing Path Group 'INPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   4.173
  Critical Path Slack:                    7.731
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                5108.223
  Critical Path Slack:                -5108.823
  Total Negative Slack:             -339381.281
  No. of Violating Paths:                   110
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                  17.801
  Critical Path Slack:                  -12.365
  Total Negative Slack:                 -13.554
  No. of Violating Paths:                     2
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                  16.817
  Critical Path Slack:                  -13.965
  Total Negative Slack:                 -17.705
  No. of Violating Paths:                     2
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                  17.266
  Critical Path Slack:                  -12.118
  Total Negative Slack:                 -13.876
  No. of Violating Paths:                     2
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   7.283
  Critical Path Slack:                   -3.839
  Total Negative Slack:                  -3.839
  No. of Violating Paths:                     1
  ---------------------------------------------

  Timing Path Group 'ate_clk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                8697.351
  Critical Path Slack:                -8542.747
  Total Negative Slack:            -2497962.000
  No. of Violating Paths:                  4460
  ---------------------------------------------

  Timing Path Group 'group_pclk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   4.280
  Critical Path Slack:                    6.369
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sdram' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   3.929
  Critical Path Slack:                    3.036
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   3.788
  Critical Path Slack:                    8.553
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys2x' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   5.936
  Critical Path Slack:                    1.623
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3295
  Leaf Cell Count:                        48424
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              68088.555
  Total cell area:                   390720.500
  Design Area:                       458809.062
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           191958
  sequential_clock_pulse_width Count:      2863
  max_capacitance Count:                      2
  min_capacitance Count:                     16
  sequential_clock_pulse_width Cost: -90928.828
  max_capacitance Cost:                -156.447
  min_capacitance Cost:                  -1.424
  Total DRC Cost:                    -91086.695
  ---------------------------------------------

1
