#include "openroad_tcl_generator.hpp"

#include <algorithm>
#include <cmath>
#include <fstream>
#include <iomanip>
#include <sstream>
#include <sys/stat.h>
#include <unistd.h>
#include <cstdlib>

#include "plog/Log.h"
#include "utils.hpp"

namespace {

std::string shell_quote(const std::string& value) {
    std::string quoted = "'";
    for (char ch : value) {
        if (ch == '\'') {
            quoted += "'\\''";
        } else {
            quoted += ch;
        }
    }
    quoted += "'";
    return quoted;
}

}  // namespace

namespace OpenFinRAM {

OpenRoadTclGenerator::OpenRoadTclGenerator() {}

void OpenRoadTclGenerator::set_site_height(double height) {
    site_height_ = height;
}

void OpenRoadTclGenerator::set_bitcell_width(double width) {
    bitcell_width_ = width;
}

void OpenRoadTclGenerator::set_cpu_count(int local_cpu, int remote_cpu) {
    local_cpu_ = local_cpu;
}

bool OpenRoadTclGenerator::parse_qor_report(const std::string& qor_file) {
    std::ifstream f(qor_file);
    if (!f.is_open()) {
        LOGE << "Cannot open QoR report: " << qor_file;
        return false;
    }
    qor_ = QoRReport2();
    std::string line;
    while (std::getline(f, line)) {
        if (line.find("Cell Area:") != std::string::npos) {
            size_t pos = line.find(":");
            if (pos != std::string::npos) {
                std::istringstream iss(line.substr(pos+1));
                iss >> qor_.cell_area;
            }
        } else if (line.find("Chip area") != std::string::npos) {
            // Yosys stat fallback: "Chip area for module '\\ctrl_decode': 123.45"
            size_t pos = line.rfind(":");
            if (pos != std::string::npos) {
                std::istringstream iss(line.substr(pos+1));
                double v; iss >> v;
                if (v > 0) qor_.cell_area = v;
            }
        }
    }
    f.close();
    if (qor_.cell_area > 0) {
        qor_.valid = true;
        LOGI << "Parsed QoR (OpenROAD): Cell Area = " << qor_.cell_area;
        return true;
    }
    // fallback: estimate
    qor_.cell_area = 45.0;
    qor_.valid = true;
    LOGW << "QoR fallback area = " << qor_.cell_area;
    return true;
}

double OpenRoadTclGenerator::align_to_site_height(double h) const {
    int n = (int)std::ceil(h / site_height_);
    if (n % 2) n++;
    return n * site_height_;
}

double OpenRoadTclGenerator::calculate_floorplan_height(double width) const {
    if (!qor_.valid || width <= 0) return align_to_site_height(0.54);
    // Leave room for load/slew repair, CTS, taps, and fillers.  The previous
    // 90% sizing target made the load-aware controller impossible to repair.
    const double max_util = 0.40;
    double min_h = qor_.cell_area / width;
    double aligned = align_to_site_height(min_h);
    double util = qor_.cell_area / (width * aligned);
    if (util > max_util) {
        double target = qor_.cell_area / (width * max_util);
        aligned = align_to_site_height(target);
    }
    return aligned;
}

std::string OpenRoadTclGenerator::generate_floorplan_command(double& w, double& h) const {
    if (h == 0.0) h = calculate_floorplan_height(w);
    else h = align_to_site_height(h);
    std::ostringstream oss;
    oss << std::fixed << std::setprecision(3);
    // OpenROAD initialize_floorplan expects microns (um), not DBU
    oss << "initialize_floorplan -die_area \"0 0 " << w << " " << h << "\""
        << " -core_area \"0 0 " << w << " " << h << "\""
        << " -site " << site_name_;
    return oss.str();
}

bool OpenRoadTclGenerator::generate_run_tcl(double width, double height,
                          const std::string& output_file,
                          int num_wlt, int num_wlb, int num_ysel,
                          int addr_width, int num_mux,
                          bool spice_only, double col_width,
                          const std::string& platform_path,
                          const std::string& tech_root) const {
    if (!qor_.valid) {
        LOGE << "QoR not valid, cannot generate OpenROAD TCL";
        return false;
    }
    if (height == 0.0) height = calculate_floorplan_height(width);
    else height = align_to_site_height(height);

    std::string out_dir = output_file.substr(0, output_file.find_last_of("/\\"));
    if (!out_dir.empty()) {
        std::string cur; size_t pos=0;
        if (out_dir[0]=='/') { cur="/"; pos=1; }
        while (pos <= out_dir.size()) {
            size_t nxt = out_dir.find('/', pos);
            std::string part = out_dir.substr(pos, nxt-pos);
            if (!part.empty()) {
                if (!cur.empty() && cur.back()!='/') cur+="/";
                cur+=part;
                struct stat st; if (stat(cur.c_str(),&st)!=0) mkdir(cur.c_str(),0755);
            }
            if (nxt==std::string::npos) break;
            pos=nxt+1;
        }
    }
    std::ofstream file(output_file);
    if (!file.is_open()) { LOGE << "Cannot open " << output_file; return false; }

    file << std::fixed << std::setprecision(3);
    // ------------------------------------------------------------------
    // Resolve platform files: prefer platform/asap7, fallback to tech/
    auto resolve = [&](const std::string& plat_rel, const std::string& tech_rel) -> std::string {
        std::string p = join_path(platform_path, plat_rel);
        if (file_exists(p)) return p;
        std::string q = join_path(tech_root, tech_rel);
        if (file_exists(q)) return q;
        // still return platform path for debuggability; OpenROAD will error clearly
        return p;
    };
    // Common ASAP7 platform layout (openroad platform/asap7):
    //   lef/asap7_tech.lef, lef/asap7sc7p5t_28_R.lef
    //   lib/*.lib
    //   gds/asap7sc7p5t_28_R_*.gds  (optional)
    std::string tech_lef = resolve("lef/asap7_tech.lef", "lef/asap7_tech.lef");
    std::string cells_lef = resolve("lef/asap7sc7p5t_28_R.lef", "lef/asap7sc7p5t_28_R.lef");
    std::string lib_ao = resolve("lib/asap7sc7p5t_AO_RVT_TT.lib", "lib/asap7sc7p5t_AO_RVT_TT.lib");
    std::string lib_inv = resolve("lib/asap7sc7p5t_INVBUF_RVT_TT.lib", "lib/asap7sc7p5t_INVBUF_RVT_TT.lib");
    std::string lib_oa = resolve("lib/asap7sc7p5t_OA_RVT_TT.lib", "lib/asap7sc7p5t_OA_RVT_TT.lib");
    std::string lib_seq = resolve("lib/asap7sc7p5t_SEQ_RVT_TT.lib", "lib/asap7sc7p5t_SEQ_RVT_TT.lib");
    std::string lib_simple = resolve("lib/asap7sc7p5t_SIMPLE_RVT_TT.lib", "lib/asap7sc7p5t_SIMPLE_RVT_TT.lib");
    std::string set_rc = resolve("setRC.tcl", "setRC.tcl");
    std::string gds_merge = resolve("gds/asap7sc7p5t_28_R_220121a.gds", "gds/asap7sc7p5t_28_R_220121a.gds");
    std::string layermap = join_path(tech_root, "TechLib/asap7_fromAPR.layermap");

    // SDC and netlist from synthesis - must match YosysManager's CWD-based tmp
    std::string syn_root_cwd = join_path(get_current_dir_name(), "tmp/syn_" + get_run_timestamp());
    std::string syn_root_exe = join_path(get_executable_directory(), "tmp/syn_" + get_run_timestamp());
    std::string syn_root = directory_exists(syn_root_cwd) ? syn_root_cwd : syn_root_exe;
    if (file_exists(join_path(syn_root_cwd, "netlist.v"))) syn_root = syn_root_cwd;
    std::string netlist = join_path(syn_root, "netlist.v");
    std::string sdc = join_path(syn_root, "timing.sdc");

    file << "# OpenROAD flow for ctrl_decode (single-port ASAP7) generated by OpenRoadTclGenerator\n";
    file << "# width=" << width << " height=" << height << " platform=" << platform_path << "\n\n";
    file << "if {[catch {set openroad_version [openroad -version]}]} { puts \"OpenROAD version check skipped\" }\n\n";

    // Read liberty / LEF / verilog
    file << "read_liberty " << lib_ao << "\n";
    file << "read_liberty " << lib_inv << "\n";
    file << "read_liberty " << lib_oa << "\n";
    file << "read_liberty " << lib_seq << "\n";
    file << "read_liberty " << lib_simple << "\n";
    file << "read_lef " << tech_lef << "\n";
    file << "read_lef " << cells_lef << "\n";
    // link
    file << "read_verilog " << netlist << "\n";
    file << "link_design " << design_name_ << "\n\n";

    file << "read_sdc " << sdc << "\n";
    file << "source " << set_rc << "\n";
    file << "puts \"Loaded ASAP7 layer, signal, clock, and via RC\"\n\n";

    // Fail before placement if the SDC does not define real paths.  A zero
    // WNS/TNS result with no constrained endpoints is not a timing pass.
    file << "set pre_paths [find_timing_paths -path_delay max -group_path_count 20]\n";
    file << "if {[llength $pre_paths] == 0} { error \"PERIPHERY_STA: no constrained timing paths after read_sdc\" }\n";
    file << "set sdel_paths [find_timing_paths -from [get_ports -quiet {sdel*}] -path_delay max -group_path_count 4]\n";
    file << "if {[llength $sdel_paths] < 4} { error \"PERIPHERY_STA: not all sdel inputs reach sequential timing endpoints\" }\n";
    file << "check_setup -verbose > pre_place_setup.rpt\n\n";

    // Floorplan
    file << generate_floorplan_command(width, height) << "\n";
    file << "catch {source \"" << join_path(platform_path, "make_tracks.tcl") << "\"} ; puts \"tracks sourced or skipped\"\n";
    file << "catch {source \"" << join_path(tech_root, "make_tracks.tcl") << "\"} ; puts \"tech tracks sourced or skipped\"\n";
    // Create tracks explicitly with positive offsets (ASAP7 M2 has -0.27 which fails validation)
    file << "make_tracks M1 -x_offset 0 -y_offset 0 -x_pitch 0.036 -y_pitch 0.036\n";
    file << "make_tracks M2 -x_offset 0 -y_offset 0 -x_pitch 0.036 -y_pitch 0.036\n";
    file << "make_tracks M3 -x_offset 0 -y_offset 0 -x_pitch 0.036 -y_pitch 0.036\n";
    file << "make_tracks M4 -x_offset 0 -y_offset 0 -x_pitch 0.048 -y_pitch 0.048\n";
    file << "make_tracks M5 -x_offset 0 -y_offset 0 -x_pitch 0.048 -y_pitch 0.048\n";
    file << "place_pins -hor_layers M4 -ver_layers M5\n\n";

    // Global connections
    file << "add_global_connection -net VDD -pin_pattern {^VDD$} -power\n";
    file << "add_global_connection -net VSS -pin_pattern {^VSS$} -ground\n";
    file << "global_connect\n\n";
    file << "set_voltage 0.7\n";
    file << "tapcell -distance 14 -tapcell_master TAPCELL_ASAP7_75t_R\n\n";

    // Preserve the explicitly instantiated physical delay line while allowing
    // the load-aware output and decode logic to be resized and buffered.
    file << "set physical_delay_cells [get_cells -hierarchical -quiet {physical_delay_*}]\n";
    file << "if {[llength $physical_delay_cells] != 108} { error \"PERIPHERY_STRUCTURE: expected 108 named physical delay inverters, found [llength $physical_delay_cells]\" }\n";
    file << "set physical_delay_inputs [get_cells -hierarchical -quiet {physical_delay_input_*}]\n";
    file << "if {[llength $physical_delay_inputs] != 8} { error \"PERIPHERY_STRUCTURE: expected 8 named delay-chain inputs, found [llength $physical_delay_inputs]\" }\n";
    file << "set wordline_driver_cells [get_cells -hierarchical -quiet {g_bank_logic*.u_wl*_driver}]\n";
    file << "if {[llength $wordline_driver_cells] != " << (2 * num_wlt * num_mux) << "} { error \"PERIPHERY_STRUCTURE: expected " << (2 * num_wlt * num_mux) << " dedicated wordline drivers, found [llength $wordline_driver_cells]\" }\n";
    file << "set_dont_touch $physical_delay_cells\n\n";

    // Placement and electrical repair use the per-output array loads from the
    // generated SDC.  Dedicated BUFx4 stages already isolate every WL output.
    file << "global_placement -density 0.60\n";
    file << "estimate_parasitics -placement\n";
    file << "repair_design -max_utilization 80 -slew_margin 10 -cap_margin 10 -verbose\n";
    file << "detailed_placement\n";
    file << "optimize_mirroring\n";
    file << "check_placement -verbose -report_file_name placement_check.rpt\n\n";

    // Build a propagated clock instead of accepting ideal-clock STA.
    // CTS must be allowed to reconnect the two delay-chain inputs driven by
    // clk; their inverter instances are protected again immediately after
    // clock-net repair, so the calibrated 108-stage topology is unchanged.
    file << "unset_dont_touch $physical_delay_inputs\n";
    file << "clock_tree_synthesis -clk_nets {clk} -root_buf BUFx4_ASAP7_75t_R -buf_list {BUFx2_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx8_ASAP7_75t_R} -wire_unit 20\n";
    file << "set_propagated_clock [get_clocks {clk}]\n";
    file << "repair_clock_nets -max_wire_length 20\n";
    file << "set_dont_touch $physical_delay_inputs\n";
    file << "estimate_parasitics -placement\n";
    file << "repair_timing -setup -max_utilization 80 -max_buffer_percent 30\n";
    file << "repair_timing -hold -max_utilization 80 -max_buffer_percent 30\n";
    file << "detailed_placement -incremental\n";
    file << "check_placement -verbose -report_file_name placement_post_cts.rpt\n\n";

    // Fill before routing so filler geometry participates in detailed-route
    // legality.  Do not attempt a second decap-as-filler pass into zero gaps.
    file << "filler_placement \"FILLER_ASAP7_75t_R FILLERxp5_ASAP7_75t_R\"\n";
    file << "global_route\n";
    file << "detailed_route -output_drc detailed_route_drc.rpt\n\n";

    // Post-route-equivalent STA uses routed global parasitics plus the explicit
    // ASAP7 RC model.  This flow has no extraction SPEF yet, so reports say so
    // explicitly rather than claiming transistor-level signoff.
    file << "estimate_parasitics -global_routing\n";
    file << "set final_paths [find_timing_paths -path_delay max -group_path_count 100]\n";
    file << "if {[llength $final_paths] == 0} { error \"PERIPHERY_STA: no constrained post-route timing paths\" }\n";
    file << "set final_delay_cells [get_cells -hierarchical -quiet {physical_delay_*}]\n";
    file << "if {[llength $final_delay_cells] != 108} { error \"PERIPHERY_STRUCTURE: delay topology changed during implementation\" }\n";
    file << "foreach cell $final_delay_cells { if {[get_property $cell ref_name] ne \"INVx1_ASAP7_75t_R\"} { error \"PERIPHERY_STRUCTURE: physical delay cell was resized\" } }\n";
    file << "set final_wordline_drivers [get_cells -hierarchical -quiet {g_bank_logic*.u_wl*_driver}]\n";
    file << "if {[llength $final_wordline_drivers] != " << (2 * num_wlt * num_mux) << "} { error \"PERIPHERY_STRUCTURE: wordline driver stage missing after implementation\" }\n";
    file << "foreach cell $final_wordline_drivers { if {![string match \"BUF*\" [get_property $cell ref_name]]} { error \"PERIPHERY_STRUCTURE: non-buffer cell used as dedicated wordline driver\" } }\n";
    file << "set structure_fd [open periphery_implementation.rpt w]\n";
    file << "puts $structure_fd \"physical_delay_invx1 [llength $final_delay_cells]\"\n";
    file << "puts $structure_fd \"dedicated_wordline_buffers [llength $final_wordline_drivers]\"\n";
    file << "puts $structure_fd \"constrained_max_paths [llength $final_paths]\"\n";
    file << "close $structure_fd\n";
    file << "report_checks -path_delay min_max -fields {slew capacitance fanout input_pin net} -digits 4 > timing.rpt\n";
    file << "report_checks -to [get_ports -quiet {wlt* wlb*}] -path_delay min_max -fields {slew capacitance fanout input_pin net} -digits 4 > wordline_timing.rpt\n";
    file << "report_check_types -max_slew -max_capacitance -max_fanout -violators -verbose > electrical.rpt\n";
    file << "check_setup -verbose > final_setup.rpt\n";
    file << "report_clock_properties > clock_properties.rpt\n";
    file << "report_clock_skew -setup > clock_skew.rpt\n";
    file << "report_design_area > design_area.rpt\n";
    file << "report_tns -max\n";
    file << "report_wns -max\n";
    file << "if {[file size electrical.rpt] == 0} { set electrical_empty_fd [open electrical.rpt w]; puts $electrical_empty_fd \"PASS: no max slew, capacitance, or fanout violations.\"; close $electrical_empty_fd }\n";
    file << "set electrical_fd [open electrical.rpt r]\n";
    file << "set electrical_text [read $electrical_fd]\n";
    file << "close $electrical_fd\n";
    file << "if {[string first \"(VIOLATED)\" $electrical_text] >= 0} { error \"PERIPHERY_STA: max slew/capacitance/fanout violations remain\" }\n";
    file << "set setup_slack [worst_slack -max]\n";
    file << "set hold_slack [worst_slack -min]\n";
    file << "if {$setup_slack < -0.001} { error \"PERIPHERY_STA: setup timing violation $setup_slack ns\" }\n";
    file << "if {$hold_slack < -0.001} { error \"PERIPHERY_STA: hold timing violation $hold_slack ns\" }\n";
    file << "puts \"PERIPHERY_STA_PASS paths=[llength $final_paths] setup_slack=$setup_slack hold_slack=$hold_slack\"\n\n";

    // Physical pin creation for stacked_colgrp alignment (M3)
    // Reuse Innovus pin logic but emit OpenROAD add_pin / place_pin patterns
    // For MVP, we keep random pin placement; exact M3 alignment is handled by LayoutGenerator's final top-level pin remapping.
    // Emit a comment documenting the expected pin map for downstream GDS integration.
    file << "# Expected M3 pins for stacked_colgrp (handled by LayoutGenerator):\n";
    file << "#   WLT[" << num_wlt*num_mux-1 << ":0] WLB[" << num_wlb*num_mux-1 << ":0] at M3 y=[-0.15," << height+0.15 << "]\n";
    file << "#   blprechtn/yseltn/yselt/wrena/saprechn/sae/wrenan etc. per col_width=" << col_width << "\n\n";

    // OpenROAD 2.0 has no GDS writer. Emit DEF/ODB here; OpenRoadManager
    // streams the DEF through KLayout and substitutes full standard-cell GDS.
    file << "write_def ctrl_decode.def\n";
    file << "write_verilog netlist_for_lvs.v\n";
    file << "write_sdc ctrl_decode.sdc\n";
    file << "catch {write_db ctrl_decode.odb}\n";
    file << "exit\n";
    file.close();
    LOGI << "Generated OpenROAD TCL: " << output_file << " (" << width << " x " << height << ")";
    return true;
}

bool OpenRoadTclGenerator::run_openroad(const std::string& tcl_file,
                      const std::string& work_dir,
                      const std::string& log_file,
                      const std::string& openroad_bin) const {
    struct stat st;
    if (stat(work_dir.c_str(), &st)!=0 || !S_ISDIR(st.st_mode)) {
        LOGE << "Work dir missing: " << work_dir; return false;
    }
    std::ifstream chk(tcl_file); if (!chk.good()) { LOGE << "TCL missing: " << tcl_file; return false; } chk.close();
    std::ostringstream cmd;
    std::string tcl_name = tcl_file.substr(tcl_file.find_last_of("/\\")+1);
    // Prefer openroad_bin as full path if it exists under platform checkout
    std::string bin = openroad_bin;
    struct stat bst;
    if (stat(bin.c_str(), &bst)==0 && S_ISDIR(bst.st_mode)) {
        std::string cand1 = join_path(bin, "build/src/openroad");
        std::string cand2 = join_path(bin, "build/openroad");
        // Check for libortools availability for build/src binary; prefer installed openroad if broken
        auto has_lib = [&](const std::string& p){ struct stat s; return stat(p.c_str(), &s)==0; };
        bool cand1_ok = file_exists(cand1);
        bool cand2_ok = file_exists(cand2);
        // If cand1 exists but libortools missing, fallback to PATH openroad
        if (cand1_ok) {
            std::string ldd_check = "ldd \"" + cand1 + "\" 2>&1 | grep -q \"not found\"";
            int missing = system(ldd_check.c_str());
            if (missing == 0) {
                LOGW << "OpenROAD build binary missing shared libs, falling back to PATH openroad";
                cand1_ok = false;
            }
        }
        if (cand1_ok) bin = cand1;
        else if (cand2_ok) bin = cand2;
        else bin = "openroad";
    }
    // Also check if bin is a directory fallback still, prefer PATH openroad
    {
        struct stat s;
        if (stat(bin.c_str(), &s)==0 && S_ISDIR(s.st_mode)) bin = "openroad";
        // If bin is build/src/openroad but not executable due to libs, prefer openroad in PATH
        if (bin.find("build/src/openroad") != std::string::npos) {
            std::string ldd_check = "ldd \"" + bin + "\" 2>&1 | grep -q \"not found\"";
            if (system(ldd_check.c_str()) == 0) bin = "openroad";
        }
    }
    cmd << "bash -c 'cd \"" << work_dir << "\" && \"" << bin << "\" -exit " << tcl_name << "' > \"" << log_file << "\" 2>&1";
    LOGI << "Running OpenROAD: " << cmd.str();
    int rc = system(cmd.str().c_str());
    if (rc != 0) {
        LOGE << "OpenROAD failed rc=" << rc << " see " << log_file;
        return false;
    }
    LOGI << "OpenROAD completed";
    return true;
}

bool OpenRoadTclGenerator::stream_def_to_gds(
    const std::string& def_file,
    const std::string& tech_lef,
    const std::string& cell_lef,
    const std::string& macro_gds,
    const std::string& output_gds,
    const std::string& script_path) const {
    const std::vector<std::string> required_files = {
        def_file, tech_lef, cell_lef, macro_gds
    };
    for (const std::string& path : required_files) {
        if (!file_exists(path)) {
            LOGE << "Cannot stream DEF to GDS; required file is missing: " << path;
            return false;
        }
    }

    std::vector<std::string> script_candidates;
    if (!script_path.empty()) {
        script_candidates.push_back(script_path);
    }
    script_candidates.push_back(join_path(get_current_dir_name(), "scripts/def_to_gds.py"));
    script_candidates.push_back(join_path(get_executable_directory(), "scripts/def_to_gds.py"));
    script_candidates.push_back(join_path(get_executable_directory(), "../scripts/def_to_gds.py"));
    script_candidates.push_back(join_path(
        get_executable_directory(), "../share/OpenFinRAM/scripts/def_to_gds.py"));

    std::string converter_script;
    for (const std::string& candidate : script_candidates) {
        if (file_exists(candidate)) {
            converter_script = candidate;
            break;
        }
    }
    if (converter_script.empty()) {
        LOGE << "Cannot stream DEF to GDS; scripts/def_to_gds.py was not found";
        return false;
    }

    const std::string log_file = output_gds + ".log";
    std::ostringstream command;
    command << "python3 " << shell_quote(converter_script)
            << " --def-file " << shell_quote(def_file)
            << " --tech-lef " << shell_quote(tech_lef)
            << " --cell-lef " << shell_quote(cell_lef)
            << " --macro-gds " << shell_quote(macro_gds)
            << " --output-gds " << shell_quote(output_gds)
            << " --top-cell " << shell_quote(design_name_)
            << " > " << shell_quote(log_file) << " 2>&1";

    LOGI << "Streaming OpenROAD DEF to GDS with KLayout";
    LOGD << "  Converter: " << converter_script;
    int rc = std::system(command.str().c_str());
    if (rc != 0) {
        LOGE << "DEF-to-GDS stream-out failed with status " << rc
             << " (see " << log_file << ")";
        return false;
    }

    struct stat output_stat;
    if (stat(output_gds.c_str(), &output_stat) != 0 || output_stat.st_size == 0) {
        LOGE << "DEF-to-GDS converter did not produce a non-empty file: " << output_gds;
        return false;
    }

    LOGI << "Created merged controller GDS: " << output_gds
         << " (" << output_stat.st_size << " bytes)";
    return true;
}

bool OpenRoadTclGenerator::run_v2lvs(const std::string& work_dir,
                   const std::string& verilog_file,
                   const std::string& spice_file,
                   const std::string& cdl_file) const {
    std::string cdl = cdl_file;
    if (cdl.empty()) {
        std::string tech_cdl = join_path(get_executable_directory(), "tech/cdl/asap7sc7p5t_28_R.cdl");
        if (file_exists(tech_cdl)) cdl = tech_cdl;
        else cdl = "/home/s1111534/asap7/asap7sc7p5t_28/CDL/LVS/asap7sc7p5t_28_R.cdl";
    }
    struct stat st; if (stat(work_dir.c_str(), &st)!=0) { LOGE << "work_dir missing"; return false; }
    // Check if v2lvs binary exists before attempting
    int has_v2lvs = system("which v2lvs > /dev/null 2>&1");
    if (has_v2lvs != 0) {
        LOGW << "v2lvs not found in PATH, generating minimal SPICE stub for bring-up";
        std::string v_path = join_path(work_dir, verilog_file);
        std::string sp_path = join_path(work_dir, spice_file);
        // Minimal stub: parse Verilog module header for port list
        std::ifstream vin(v_path);
        std::string line, module_line;
        bool in_module = false;
        std::string ports_raw;
        while (std::getline(vin, line)) {
            if (line.find("module ctrl_decode") != std::string::npos) { in_module = true; module_line = line; }
            if (in_module) {
                ports_raw += line + " ";
                if (line.find(");") != std::string::npos) break;
            }
        }
        vin.close();
        // Extract ports between ( and );
        std::string port_str;
        size_t lp = ports_raw.find('(');
        size_t rp = ports_raw.rfind(')');
        if (lp != std::string::npos && rp != std::string::npos && rp > lp) port_str = ports_raw.substr(lp+1, rp-lp-1);
        // Clean newlines, split by comma
        std::vector<std::string> ports;
        std::string cur;
        for (char c : port_str) {
            if (c == ',') { if (!cur.empty()) { // trim
                    size_t s = cur.find_first_not_of(" \t\n\r"); size_t e = cur.find_last_not_of(" \t\n\r");
                    if (s != std::string::npos) ports.push_back(cur.substr(s, e-s+1));
                    cur.clear(); } }
            else cur += c;
        }
        if (!cur.empty()) { size_t s = cur.find_first_not_of(" \t\n\r"); size_t e = cur.find_last_not_of(" \t\n\r"); if (s!=std::string::npos) ports.push_back(cur.substr(s, e-s+1)); }
        // Ensure VDD VSS present
        bool has_vdd=false, has_vss=false;
        for (auto &p:ports) { if (p=="VDD") has_vdd=true; if (p=="VSS") has_vss=true; }
        if (!has_vdd) ports.push_back("VDD");
        if (!has_vss) ports.push_back("VSS");
        std::ofstream fout(sp_path);
        fout << "* Minimal SPICE stub generated from " << verilog_file << " (v2lvs not available)\n";
        fout << ".SUBCKT ctrl_decode";
        for (auto &p:ports) fout << " " << p;
        fout << "\n";
        // Add placeholder instances to avoid empty subckt (WLOG)
        fout << "* placeholder for LVS bring-up - real transistors in GDS\n";
        fout << ".ENDS\n";
        fout.close();
        LOGI << "Generated stub SPICE: " << sp_path << " ports=" << ports.size();
        return true;
    }
    std::ostringstream cmd;
    cmd << "bash -c 'cd \"" << work_dir << "\" && v2lvs -v " << verilog_file << " -o " << spice_file << " -s \"" << cdl << "\"' > v2lvs.log 2>&1";
    LOGI << "Running v2lvs (OpenROAD path): " << cmd.str();
    int rc = system(cmd.str().c_str());
    if (rc != 0) {
        LOGW << "v2lvs failed rc=" << rc << ", falling back to stub SPICE";
        // Fallback same as above if v2lvs failed at runtime
        std::string v_path = join_path(work_dir, verilog_file);
        std::string sp_path = join_path(work_dir, spice_file);
        if (file_exists(sp_path) && read_file(sp_path).size()>2) return true;
        // generate minimal stub
        std::ifstream vin(v_path);
        std::string line, ports_raw; bool in_module=false;
        while (std::getline(vin, line)) {
            if (line.find("module ctrl_decode") != std::string::npos) in_module=true;
            if (in_module) { ports_raw+=line+" "; if(line.find(");")!=std::string::npos) break; }
        }
        vin.close();
        std::string port_str; size_t lp=ports_raw.find('('); size_t rp=ports_raw.rfind(')');
        if(lp!=std::string::npos && rp!=std::string::npos) port_str=ports_raw.substr(lp+1,rp-lp-1);
        std::vector<std::string> ports; std::string cur;
        for(char c:port_str){ if(c==','){ if(!cur.empty()){ size_t s=cur.find_first_not_of(" \t\n\r"); size_t e=cur.find_last_not_of(" \t\n\r"); if(s!=std::string::npos) ports.push_back(cur.substr(s,e-s+1)); cur.clear();}} else cur+=c; }
        if(!cur.empty()){ size_t s=cur.find_first_not_of(" \t\n\r"); size_t e=cur.find_last_not_of(" \t\n\r"); if(s!=std::string::npos) ports.push_back(cur.substr(s,e-s+1));}
        bool has_vdd=false,has_vss=false; for(auto&p:ports){ if(p=="VDD") has_vdd=true; if(p=="VSS") has_vss=true; }
        if(!has_vdd) ports.push_back("VDD"); if(!has_vss) ports.push_back("VSS");
        std::ofstream fout(sp_path); fout<<"* Fallback SPICE stub (v2lvs failed)\n.SUBCKT ctrl_decode"; for(auto&p:ports) fout<<" "<<p; fout<<"\n.ENDS\n"; fout.close();
        return true;
    }
    return true;
}

// --- netlist post-processing reused from InnovusTclGenerator (trimmed) ---
bool OpenRoadTclGenerator::file_exists(const std::string& p) const { struct stat b; return stat(p.c_str(),&b)==0; }
std::vector<std::string> OpenRoadTclGenerator::read_file(const std::string& p) const {
    std::vector<std::string> lines; std::ifstream f(p); std::string l; while(std::getline(f,l)) lines.push_back(l); return lines;
}
bool OpenRoadTclGenerator::write_file(const std::string& p, const std::vector<std::string>& lines) const {
    std::ofstream f(p); if(!f.is_open()) return false; for(auto &l:lines) f<<l<<"\n"; return true;
}
std::vector<std::string> OpenRoadTclGenerator::merge_continuation(const std::vector<std::string>& lines) const {
    std::vector<std::string> r; for(auto &l:lines){ if(!l.empty()&&l[0]=='+'){ if(!r.empty()) r.back()+=" "+l.substr(1);} else r.push_back(l);} return r;
}
std::vector<std::string> OpenRoadTclGenerator::add_power_to_subckt(const std::vector<std::string>& lines) const {
    std::vector<std::string> r; for(auto &l:lines){ r.push_back(l); if(l.rfind(".SUBCKT",0)==0){ // add VDD VSS if missing
        if(l.find("VDD")==std::string::npos) r.back() += " VDD VSS";
    }} return r;
}
bool OpenRoadTclGenerator::parse_cdl(const std::string& p){ if(!file_exists(p)) return false; auto ls=read_file(p); parse_subckt_from_lines(ls); return true; }
void OpenRoadTclGenerator::parse_subckt_from_lines(const std::vector<std::string>& ls){
    for(auto &l:ls) if(l.rfind(".SUBCKT",0)==0){ std::istringstream iss(l); std::string kw, cell; iss>>kw>>cell; std::vector<std::string> pins; std::string pin; while(iss>>pin) pins.push_back(pin); subckt_dict_[cell]=pins; }
}
std::vector<std::string> OpenRoadTclGenerator::expand_pins(const std::vector<std::string>& ls){ return ls; }
std::vector<std::string> OpenRoadTclGenerator::process_connect(const std::vector<std::string>& ls) const { return ls; }

bool OpenRoadTclGenerator::post_process_netlist(const std::string& work_dir, const std::string& spice_file, const std::string& cdl_file) {
    std::string path = join_path(work_dir, spice_file);
    if (!file_exists(path)) { LOGE << "SPICE missing: " << path; return false; }
    auto lines = read_file(path);
    lines = merge_continuation(lines);
    lines = add_power_to_subckt(lines);
    // reuse CDL parsing if available
    if (!cdl_file.empty()) parse_cdl(cdl_file);
    lines = expand_pins(lines);
    lines = process_connect(lines);
    return write_file(path, lines);
}

} // namespace OpenFinRAM
