// Seed: 1197164651
program module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input wor id_3
    , id_7,
    input supply0 id_4,
    output wire id_5
);
  wire id_8 = $clog2(65);
  ;
  assign id_7 = -1;
  assign module_1.id_8 = 0;
endprogram
module module_1 (
    input tri0 id_0
    , id_11,
    output wor id_1,
    input uwire id_2,
    output tri id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input wire id_7,
    input tri1 id_8,
    output supply1 id_9
);
  wire id_12;
  wire id_13;
  always disable id_14;
  always @(posedge -1) #1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_1,
      id_7,
      id_5,
      id_9
  );
endmodule
