[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/OpTypespec/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 143
LIB: work
FILE: ${SURELOG_DIR}/tests/OpTypespec/dut.sv
n<> u<142> t<Top_level_rule> c<1> l<1:1> el<22:1>
  n<> u<1> t<Null_rule> p<142> s<141> l<1:1>
  n<> u<141> t<Source_text> p<142> c<39> l<1:1> el<21:10>
    n<> u<39> t<Description> p<141> c<38> s<140> l<1:1> el<6:10>
      n<> u<38> t<Module_declaration> p<39> c<36> l<1:1> el<6:10>
        n<> u<36> t<Module_nonansi_header> p<38> c<2> s<37> l<1:1> el<4:4>
          n<module> u<2> t<Module_keyword> p<36> s<3> l<1:1> el<1:7>
          n<ibex_csr> u<3> t<STRING_CONST> p<36> s<34> l<1:8> el<1:16>
          n<> u<34> t<Parameter_port_list> p<36> c<33> s<35> l<1:17> el<3:2>
            n<> u<33> t<Parameter_port_declaration> p<34> c<32> l<2:1> el<2:42>
              n<> u<32> t<Parameter_declaration> p<33> c<22> l<2:1> el<2:42>
                n<> u<22> t<Data_type_or_implicit> p<32> c<21> s<31> l<2:11> el<2:26>
                  n<> u<21> t<Data_type> p<22> c<4> l<2:11> el<2:26>
                    n<> u<4> t<IntVec_TypeBit> p<21> s<20> l<2:11> el<2:14>
                    n<> u<20> t<Packed_dimension> p<21> c<19> l<2:15> el<2:26>
                      n<> u<19> t<Constant_range> p<20> c<14> l<2:16> el<2:25>
                        n<> u<14> t<Constant_expression> p<19> c<8> s<18> l<2:16> el<2:23>
                          n<> u<8> t<Constant_expression> p<14> c<7> s<13> l<2:16> el<2:21>
                            n<> u<7> t<Constant_primary> p<8> c<6> l<2:16> el<2:21>
                              n<> u<6> t<Primary_literal> p<7> c<5> l<2:16> el<2:21>
                                n<Width> u<5> t<STRING_CONST> p<6> l<2:16> el<2:21>
                          n<> u<13> t<BinOp_Minus> p<14> s<12> l<2:21> el<2:22>
                          n<> u<12> t<Constant_expression> p<14> c<11> l<2:22> el<2:23>
                            n<> u<11> t<Constant_primary> p<12> c<10> l<2:22> el<2:23>
                              n<> u<10> t<Primary_literal> p<11> c<9> l<2:22> el<2:23>
                                n<1> u<9> t<INT_CONST> p<10> l<2:22> el<2:23>
                        n<> u<18> t<Constant_expression> p<19> c<17> l<2:24> el<2:25>
                          n<> u<17> t<Constant_primary> p<18> c<16> l<2:24> el<2:25>
                            n<> u<16> t<Primary_literal> p<17> c<15> l<2:24> el<2:25>
                              n<0> u<15> t<INT_CONST> p<16> l<2:24> el<2:25>
                n<> u<31> t<List_of_param_assignments> p<32> c<30> l<2:27> el<2:42>
                  n<> u<30> t<Param_assignment> p<31> c<23> l<2:27> el<2:42>
                    n<ResetValue> u<23> t<STRING_CONST> p<30> s<29> l<2:27> el<2:37>
                    n<> u<29> t<Constant_param_expression> p<30> c<28> l<2:40> el<2:42>
                      n<> u<28> t<Constant_mintypmax_expression> p<29> c<27> l<2:40> el<2:42>
                        n<> u<27> t<Constant_expression> p<28> c<26> l<2:40> el<2:42>
                          n<> u<26> t<Constant_primary> p<27> c<25> l<2:40> el<2:42>
                            n<> u<25> t<Primary_literal> p<26> c<24> l<2:40> el<2:42>
                              n<> u<24> t<Number_Tick0> p<25> l<2:40> el<2:42>
          n<> u<35> t<List_of_ports> p<36> l<4:1> el<4:3>
        n<> u<37> t<ENDMODULE> p<38> l<6:1> el<6:10>
    n<> u<140> t<Description> p<141> c<139> l<8:1> el<21:10>
      n<> u<139> t<Module_declaration> p<140> c<43> l<8:1> el<21:10>
        n<> u<43> t<Module_nonansi_header> p<139> c<40> s<70> l<8:1> el<8:14>
          n<module> u<40> t<Module_keyword> p<43> s<41> l<8:1> el<8:7>
          n<dut> u<41> t<STRING_CONST> p<43> s<42> l<8:8> el<8:11>
          n<> u<42> t<List_of_ports> p<43> l<8:11> el<8:13>
        n<> u<70> t<Module_item> p<139> c<69> s<111> l<9:1> el<12:13>
          n<> u<69> t<Non_port_module_item> p<70> c<68> l<9:1> el<12:13>
            n<> u<68> t<Module_or_generate_item> p<69> c<67> l<9:1> el<12:13>
              n<> u<67> t<Module_common_item> p<68> c<66> l<9:1> el<12:13>
                n<> u<66> t<Module_or_generate_item_declaration> p<67> c<65> l<9:1> el<12:13>
                  n<> u<65> t<Package_or_generate_item_declaration> p<66> c<64> l<9:1> el<12:13>
                    n<> u<64> t<Data_declaration> p<65> c<63> l<9:1> el<12:13>
                      n<> u<63> t<Type_declaration> p<64> c<61> l<9:1> el<12:13>
                        n<> u<61> t<Data_type> p<63> c<45> s<62> l<9:9> el<12:2>
                          n<> u<45> t<Struct_union> p<61> c<44> s<46> l<9:9> el<9:15>
                            n<> u<44> t<Struct_keyword> p<45> l<9:9> el<9:15>
                          n<> u<46> t<Packed_keyword> p<61> s<53> l<9:16> el<9:22>
                          n<> u<53> t<Struct_union_member> p<61> c<49> s<60> l<10:3> el<10:23>
                            n<> u<49> t<Data_type_or_void> p<53> c<48> s<52> l<10:3> el<10:8>
                              n<> u<48> t<Data_type> p<49> c<47> l<10:3> el<10:8>
                                n<> u<47> t<IntVec_TypeLogic> p<48> l<10:3> el<10:8>
                            n<> u<52> t<List_of_variable_decl_assignments> p<53> c<51> l<10:18> el<10:22>
                              n<> u<51> t<Variable_decl_assignment> p<52> c<50> l<10:18> el<10:22>
                                n<lock> u<50> t<STRING_CONST> p<51> l<10:18> el<10:22>
                          n<> u<60> t<Struct_union_member> p<61> c<56> l<11:3> el<11:23>
                            n<> u<56> t<Data_type_or_void> p<60> c<55> s<59> l<11:3> el<11:8>
                              n<> u<55> t<Data_type> p<56> c<54> l<11:3> el<11:8>
                                n<> u<54> t<IntVec_TypeLogic> p<55> l<11:3> el<11:8>
                            n<> u<59> t<List_of_variable_decl_assignments> p<60> c<58> l<11:18> el<11:22>
                              n<> u<58> t<Variable_decl_assignment> p<59> c<57> l<11:18> el<11:22>
                                n<read> u<57> t<STRING_CONST> p<58> l<11:18> el<11:22>
                        n<pmp_cfg_t> u<62> t<STRING_CONST> p<63> l<12:3> el<12:12>
        n<> u<111> t<Module_item> p<139> c<110> s<137> l<14:1> el<16:3>
          n<> u<110> t<Non_port_module_item> p<111> c<109> l<14:1> el<16:3>
            n<> u<109> t<Module_or_generate_item> p<110> c<108> l<14:1> el<16:3>
              n<> u<108> t<Module_common_item> p<109> c<107> l<14:1> el<16:3>
                n<> u<107> t<Module_or_generate_item_declaration> p<108> c<106> l<14:1> el<16:3>
                  n<> u<106> t<Package_or_generate_item_declaration> p<107> c<105> l<14:1> el<16:3>
                    n<> u<105> t<Local_parameter_declaration> p<106> c<73> l<14:1> el<16:2>
                      n<> u<73> t<Data_type_or_implicit> p<105> c<72> s<104> l<14:12> el<14:21>
                        n<pmp_cfg_t> u<72> t<Data_type> p<73> c<71> l<14:12> el<14:21>
                          n<pmp_cfg_t> u<71> t<STRING_CONST> p<72> l<14:12> el<14:21>
                      n<> u<104> t<List_of_param_assignments> p<105> c<103> l<14:22> el<16:2>
                        n<> u<103> t<Param_assignment> p<104> c<74> l<14:22> el<16:2>
                          n<pmp_cfg_rst> u<74> t<STRING_CONST> p<103> s<79> l<14:22> el<14:33>
                          n<> u<79> t<Unpacked_dimension> p<103> c<78> s<102> l<14:33> el<14:36>
                            n<> u<78> t<Constant_expression> p<79> c<77> l<14:34> el<14:35>
                              n<> u<77> t<Constant_primary> p<78> c<76> l<14:34> el<14:35>
                                n<> u<76> t<Primary_literal> p<77> c<75> l<14:34> el<14:35>
                                  n<1> u<75> t<INT_CONST> p<76> l<14:34> el<14:35>
                          n<> u<102> t<Constant_param_expression> p<103> c<101> l<14:39> el<16:2>
                            n<> u<101> t<Constant_mintypmax_expression> p<102> c<100> l<14:39> el<16:2>
                              n<> u<100> t<Constant_expression> p<101> c<99> l<14:39> el<16:2>
                                n<> u<99> t<Constant_primary> p<100> c<98> l<14:39> el<16:2>
                                  n<> u<98> t<Constant_assignment_pattern_expression> p<99> c<97> l<14:39> el<16:2>
                                    n<> u<97> t<Assignment_pattern_expression> p<98> c<96> l<14:39> el<16:2>
                                      n<> u<96> t<Assignment_pattern> p<97> c<95> l<14:39> el<16:2>
                                        n<> u<95> t<Expression> p<96> c<94> l<15:3> el<15:28>
                                          n<> u<94> t<Primary> p<95> c<93> l<15:3> el<15:28>
                                            n<> u<93> t<Assignment_pattern_expression> p<94> c<92> l<15:3> el<15:28>
                                              n<> u<92> t<Assignment_pattern> p<93> c<81> l<15:3> el<15:28>
                                                n<> u<81> t<Structure_pattern_key> p<92> c<80> s<85> l<15:5> el<15:9>
                                                  n<lock> u<80> t<STRING_CONST> p<81> l<15:5> el<15:9>
                                                n<> u<85> t<Expression> p<92> c<84> s<87> l<15:11> el<15:15>
                                                  n<> u<84> t<Primary> p<85> c<83> l<15:11> el<15:15>
                                                    n<> u<83> t<Primary_literal> p<84> c<82> l<15:11> el<15:15>
                                                      n<> u<82> t<Number_1Tickb0> p<83> l<15:11> el<15:15>
                                                n<> u<87> t<Structure_pattern_key> p<92> c<86> s<91> l<15:17> el<15:21>
                                                  n<read> u<86> t<STRING_CONST> p<87> l<15:17> el<15:21>
                                                n<> u<91> t<Expression> p<92> c<90> l<15:23> el<15:27>
                                                  n<> u<90> t<Primary> p<91> c<89> l<15:23> el<15:27>
                                                    n<> u<89> t<Primary_literal> p<90> c<88> l<15:23> el<15:27>
                                                      n<> u<88> t<Number_1Tickb0> p<89> l<15:23> el<15:27>
        n<> u<137> t<Module_item> p<139> c<136> s<138> l<18:3> el<20:22>
          n<> u<136> t<Non_port_module_item> p<137> c<135> l<18:3> el<20:22>
            n<> u<135> t<Module_or_generate_item> p<136> c<134> l<18:3> el<20:22>
              n<> u<134> t<Module_instantiation> p<135> c<112> l<18:3> el<20:22>
                n<ibex_csr> u<112> t<STRING_CONST> p<134> s<128> l<18:3> el<18:11>
                n<> u<128> t<Parameter_value_assignment> p<134> c<127> s<133> l<18:12> el<20:4>
                  n<> u<127> t<List_of_parameter_assignments> p<128> c<126> l<19:5> el<19:32>
                    n<> u<126> t<Named_parameter_assignment> p<127> c<113> l<19:5> el<19:32>
                      n<ResetValue> u<113> t<STRING_CONST> p<126> s<125> l<19:6> el<19:16>
                      n<> u<125> t<Param_expression> p<126> c<124> l<19:17> el<19:31>
                        n<> u<124> t<Mintypmax_expression> p<125> c<123> l<19:17> el<19:31>
                          n<> u<123> t<Expression> p<124> c<122> l<19:17> el<19:31>
                            n<> u<122> t<Primary> p<123> c<121> l<19:17> el<19:31>
                              n<> u<121> t<Complex_func_call> p<122> c<114> l<19:17> el<19:31>
                                n<pmp_cfg_rst> u<114> t<STRING_CONST> p<121> s<120> l<19:17> el<19:28>
                                n<> u<120> t<Select> p<121> c<119> l<19:28> el<19:31>
                                  n<> u<119> t<Bit_select> p<120> c<118> l<19:28> el<19:31>
                                    n<> u<118> t<Expression> p<119> c<117> l<19:29> el<19:30>
                                      n<> u<117> t<Primary> p<118> c<116> l<19:29> el<19:30>
                                        n<> u<116> t<Primary_literal> p<117> c<115> l<19:29> el<19:30>
                                          n<0> u<115> t<INT_CONST> p<116> l<19:29> el<19:30>
                n<> u<133> t<Hierarchical_instance> p<134> c<130> l<20:5> el<20:21>
                  n<> u<130> t<Name_of_instance> p<133> c<129> s<132> l<20:5> el<20:18>
                    n<u_pmp_cfg_csr> u<129> t<STRING_CONST> p<130> l<20:5> el<20:18>
                  n<> u<132> t<List_of_port_connections> p<133> c<131> l<20:20> el<20:20>
                    n<> u<131> t<Ordered_port_connection> p<132> l<20:20> el<20:20>
        n<> u<138> t<ENDMODULE> p<139> l<21:1> el<21:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/OpTypespec/dut.sv:1:1: No timescale set for "ibex_csr".
[WRN:PA0205] ${SURELOG_DIR}/tests/OpTypespec/dut.sv:8:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/OpTypespec/dut.sv:8:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/OpTypespec/dut.sv:1:1: Compile module "work@ibex_csr".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          1
BitTypespec                                            1
Constant                                               6
Design                                                 1
LogicTypespec                                          2
Module                                                 2
ModuleTypespec                                         1
Operation                                              4
PackedArrayTypespec                                    1
ParamAssign                                            2
Parameter                                              2
Range                                                  2
RefModule                                              1
RefObj                                                 1
RefTypespec                                            9
StringTypespec                                         2
StructTypespec                                         1
TaggedPattern                                          2
TypedefTypespec                                        1
TypespecMember                                         2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OpTypespec/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiParameter:
  \_Parameter: (work@dut.pmp_cfg_rst), line:14:22, endln:16:2
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.pmp_cfg_rst.pmp_cfg_t), line:14:12, endln:14:21
      |vpiParent:
      \_Parameter: (work@dut.pmp_cfg_rst), line:14:22, endln:16:2
      |vpiName:pmp_cfg_t
      |vpiFullName:work@dut.pmp_cfg_rst.pmp_cfg_t
      |vpiActual:
      \_ArrayTypespec: , line:14:12, endln:16:2
    |vpiLocalParam:1
    |vpiName:pmp_cfg_rst
    |vpiFullName:work@dut.pmp_cfg_rst
  |vpiParamAssign:
  \_ParamAssign: , line:14:22, endln:16:2
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
    |vpiRhs:
    \_Operation: , line:14:39, endln:16:2
      |vpiParent:
      \_ParamAssign: , line:14:22, endln:16:2
      |vpiOpType:75
      |vpiOperand:
      \_Operation: , line:15:3, endln:15:28
        |vpiParent:
        \_Operation: , line:14:39, endln:16:2
        |vpiOpType:75
        |vpiOperand:
        \_TaggedPattern: , line:15:5, endln:15:15
          |vpiParent:
          \_Operation: , line:15:3, endln:15:28
          |vpiPattern:
          \_Constant: , line:15:11, endln:15:15
            |vpiParent:
            \_TaggedPattern: , line:15:5, endln:15:15
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiTypespec:
          \_RefTypespec: (work@dut.lock), line:15:5, endln:15:9
            |vpiParent:
            \_TaggedPattern: , line:15:5, endln:15:15
            |vpiName:lock
            |vpiFullName:work@dut.lock
            |vpiActual:
            \_StringTypespec: , line:15:5, endln:15:9
        |vpiOperand:
        \_TaggedPattern: , line:15:17, endln:15:27
          |vpiParent:
          \_Operation: , line:15:3, endln:15:28
          |vpiPattern:
          \_Constant: , line:15:23, endln:15:27
            |vpiParent:
            \_TaggedPattern: , line:15:17, endln:15:27
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiTypespec:
          \_RefTypespec: (work@dut.read), line:15:17, endln:15:21
            |vpiParent:
            \_TaggedPattern: , line:15:17, endln:15:27
            |vpiName:read
            |vpiFullName:work@dut.read
            |vpiActual:
            \_StringTypespec: , line:15:17, endln:15:21
    |vpiLhs:
    \_Parameter: (work@dut.pmp_cfg_rst), line:14:22, endln:16:2
  |vpiTypedef:
  \_TypedefTypespec: (pmp_cfg_t), line:12:3, endln:12:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
    |vpiName:pmp_cfg_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@dut.pmp_cfg_t), line:9:9, endln:12:2
      |vpiParent:
      \_TypedefTypespec: (pmp_cfg_t), line:12:3, endln:12:12
      |vpiFullName:work@dut.pmp_cfg_t
      |vpiActual:
      \_StructTypespec: , line:9:9, endln:12:2
  |vpiTypedef:
  \_StructTypespec: , line:9:9, endln:12:2
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (lock), line:10:18, endln:10:22
      |vpiParent:
      \_StructTypespec: , line:9:9, endln:12:2
      |vpiName:lock
      |vpiTypespec:
      \_RefTypespec: (work@dut.lock), line:10:3, endln:10:8
        |vpiParent:
        \_TypespecMember: (lock), line:10:18, endln:10:22
        |vpiFullName:work@dut.lock
        |vpiActual:
        \_LogicTypespec: , line:10:3, endln:10:8
    |vpiTypespecMember:
    \_TypespecMember: (read), line:11:18, endln:11:22
      |vpiParent:
      \_StructTypespec: , line:9:9, endln:12:2
      |vpiName:read
      |vpiTypespec:
      \_RefTypespec: (work@dut.read), line:11:3, endln:11:8
        |vpiParent:
        \_TypespecMember: (read), line:11:18, endln:11:22
        |vpiFullName:work@dut.read
        |vpiActual:
        \_LogicTypespec: , line:11:3, endln:11:8
  |vpiTypedef:
  \_LogicTypespec: , line:10:3, endln:10:8
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
  |vpiTypedef:
  \_LogicTypespec: , line:11:3, endln:11:8
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
  |vpiTypedef:
  \_ArrayTypespec: , line:14:12, endln:16:2
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:14:33, endln:14:36
      |vpiParent:
      \_ArrayTypespec: , line:14:12, endln:16:2
      |vpiRightRange:
      \_Operation: , line:14:34, endln:14:35
        |vpiParent:
        \_Range: , line:14:33, endln:14:36
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:14:34, endln:14:35
          |vpiParent:
          \_Operation: , line:14:34, endln:14:35
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut.pmp_cfg_t), line:14:12, endln:14:21
      |vpiParent:
      \_ArrayTypespec: , line:14:12, endln:16:2
      |vpiName:pmp_cfg_t
      |vpiFullName:work@dut.pmp_cfg_t
      |vpiActual:
      \_TypedefTypespec: (pmp_cfg_t), line:12:3, endln:12:12
  |vpiTypedef:
  \_StringTypespec: , line:15:5, endln:15:9
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
  |vpiTypedef:
  \_StringTypespec: , line:15:17, endln:15:21
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
  |vpiTypedef:
  \_ModuleTypespec: (ibex_csr), line:18:3, endln:18:11
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
    |vpiName:ibex_csr
  |vpiImportTypespec:
  \_TypedefTypespec: (pmp_cfg_t), line:12:3, endln:12:12
  |vpiImportTypespec:
  \_StructTypespec: , line:9:9, endln:12:2
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:3, endln:10:8
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:3, endln:11:8
  |vpiImportTypespec:
  \_ArrayTypespec: , line:14:12, endln:16:2
  |vpiImportTypespec:
  \_StringTypespec: , line:15:5, endln:15:9
  |vpiImportTypespec:
  \_StringTypespec: , line:15:17, endln:15:21
  |vpiImportTypespec:
  \_ModuleTypespec: (ibex_csr), line:18:3, endln:18:11
  |vpiDefName:work@dut
  |vpiRefModule:
  \_RefModule: work@ibex_csr (u_pmp_cfg_csr), line:18:3, endln:18:11
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
    |vpiName:u_pmp_cfg_csr
    |vpiDefName:work@ibex_csr
    |vpiActual:
    \_Module: work@ibex_csr (work@ibex_csr), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:1:1, endln:6:10
|vpiAllModules:
\_Module: work@ibex_csr (work@ibex_csr), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@ibex_csr
  |vpiParameter:
  \_Parameter: (work@ibex_csr.ResetValue), line:2:27, endln:2:42
    |vpiParent:
    \_Module: work@ibex_csr (work@ibex_csr), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:1:1, endln:6:10
    |BIN:0
    |vpiTypespec:
    \_RefTypespec: (work@ibex_csr.ResetValue), line:2:11, endln:2:26
      |vpiParent:
      \_Parameter: (work@ibex_csr.ResetValue), line:2:27, endln:2:42
      |vpiFullName:work@ibex_csr.ResetValue
      |vpiActual:
      \_PackedArrayTypespec: , line:2:11, endln:2:26
    |vpiName:ResetValue
    |vpiFullName:work@ibex_csr.ResetValue
  |vpiParamAssign:
  \_ParamAssign: , line:2:27, endln:2:42
    |vpiParent:
    \_Module: work@ibex_csr (work@ibex_csr), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:1:1, endln:6:10
    |vpiRhs:
    \_Constant: , line:2:40, endln:2:42
      |vpiParent:
      \_ParamAssign: , line:2:27, endln:2:42
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@ibex_csr.ResetValue), line:2:27, endln:2:42
  |vpiTypedef:
  \_BitTypespec: , line:2:11, endln:2:14
    |vpiParent:
    \_Module: work@ibex_csr (work@ibex_csr), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:1:1, endln:6:10
  |vpiTypedef:
  \_PackedArrayTypespec: , line:2:11, endln:2:26
    |vpiParent:
    \_Module: work@ibex_csr (work@ibex_csr), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:1:1, endln:6:10
    |vpiRange:
    \_Range: , line:2:15, endln:2:26
      |vpiParent:
      \_PackedArrayTypespec: , line:2:11, endln:2:26
      |vpiLeftRange:
      \_Operation: , line:2:16, endln:2:23
        |vpiParent:
        \_Range: , line:2:15, endln:2:26
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@ibex_csr.Width), line:2:16, endln:2:21
          |vpiParent:
          \_Operation: , line:2:16, endln:2:23
          |vpiName:Width
          |vpiFullName:work@ibex_csr.Width
          |vpiActual:
          \_LogicNet: (work@ibex_csr.Width), line:2:16, endln:2:21
        |vpiOperand:
        \_Constant: , line:2:22, endln:2:23
          |vpiParent:
          \_Operation: , line:2:16, endln:2:23
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:24, endln:2:25
        |vpiParent:
        \_Range: , line:2:15, endln:2:26
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@ibex_csr), line:2:11, endln:2:14
      |vpiParent:
      \_PackedArrayTypespec: , line:2:11, endln:2:26
      |vpiFullName:work@ibex_csr
      |vpiActual:
      \_BitTypespec: , line:2:11, endln:2:14
  |vpiImportTypespec:
  \_BitTypespec: , line:2:11, endln:2:14
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:2:11, endln:2:26
  |vpiImportTypespec:
  \_LogicNet: (work@ibex_csr.Width), line:2:16, endln:2:21
    |vpiParent:
    \_Module: work@ibex_csr (work@ibex_csr), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:1:1, endln:6:10
    |vpiName:Width
    |vpiFullName:work@ibex_csr.Width
    |vpiNetType:1
  |vpiDefName:work@ibex_csr
  |vpiNet:
  \_LogicNet: (work@ibex_csr.Width), line:2:16, endln:2:21
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
