================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Jul 18 13:36:30 CST 2023
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         rgb2grey
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              352
FF:               470
DSP:              7
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 6.372       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+-------+---------+----------+-------------------------------------------------------------------------------+
| Name                                                                  | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl  | Latency | Variable | Source                                                                        |
+-----------------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+-------+---------+----------+-------------------------------------------------------------------------------+
| inst                                                                  | 352 | 470 | 7   |      |      |     |        |       |         |          |                                                                               |
|   (inst)                                                              | 64  | 168 | 2   |      |      |     |        |       |         |          |                                                                               |
|   CTRL_s_axi_U                                                        | 94  | 118 |     |      |      |     |        |       |         |          |                                                                               |
|   grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76     | 108 | 138 | 3   |      |      |     |        |       |         |          |                                                                               |
|     (grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76) | 91  | 136 |     |      |      |     |        |       |         |          |                                                                               |
|     flow_control_loop_pipe_sequential_init_U                          | 13  | 2   |     |      |      |     |        |       |         |          |                                                                               |
|     mac_muladd_8ns_5ns_16ns_16_4_1_U3                                 | 1   |     | 1   |      |      |     |        |       |         |          |                                                                               |
|       bind_op mul                                                     |     |     |     |      |      |     |        | dsp48 | 3       | ret_V_3  | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 |
|       bind_op add                                                     |     |     |     |      |      |     |        | dsp48 | 3       | ret_V_4  | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 |
|     mac_muladd_8ns_7ns_16ns_16_4_1_U2                                 | 3   |     | 2   |      |      |     |        |       |         |          |                                                                               |
|       bind_op mul                                                     |     |     |     |      |      |     |        | dsp48 | 3       | ret_V_5  | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 |
|       bind_op add                                                     |     |     |     |      |      |     |        | dsp48 | 3       | ret_V    | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 |
|   mul_32ns_32ns_64_1_1_U19                                            | 59  |     | 2   |      |      |     |        |       |         |          |                                                                               |
|     bind_op mul                                                       |     |     |     |      |      |     |        | auto  | 0       | mul_ln4  | ../src/top.cpp:4                                                              |
|   regslice_both_dst_V_data_V_U                                        | 9   | 20  |     |      |      |     |        |       |         |          |                                                                               |
|   regslice_both_dst_V_last_V_U                                        | 5   | 6   |     |      |      |     |        |       |         |          |                                                                               |
|   regslice_both_src_V_data_V_U                                        | 13  | 20  |     |      |      |     |        |       |         |          |                                                                               |
+-----------------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+-------+---------+----------+-------------------------------------------------------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.66%  | OK     |
| FD                                                        | 50%       | 0.44%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 3.18%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 3.18%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 16     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------+-----------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN               | ENDPOINT PIN                                                                      | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                              |                                                                                   |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------+-----------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.628 | mul_ln4_reg_137_reg[16]__0/C | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[10]/R |           16 |         32 |          5.874 |          3.406 |        2.468 |
| Path2 | 3.628 | mul_ln4_reg_137_reg[16]__0/C | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[11]/R |           16 |         32 |          5.874 |          3.406 |        2.468 |
| Path3 | 3.628 | mul_ln4_reg_137_reg[16]__0/C | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[12]/R |           16 |         32 |          5.874 |          3.406 |        2.468 |
| Path4 | 3.628 | mul_ln4_reg_137_reg[16]__0/C | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[13]/R |           16 |         32 |          5.874 |          3.406 |        2.468 |
| Path5 | 3.628 | mul_ln4_reg_137_reg[16]__0/C | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[14]/R |           16 |         32 |          5.874 |          3.406 |        2.468 |
+-------+-------+------------------------------+-----------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                              | Primitive Type       |
    +--------------------------------------------------------------------------------------------------------------------------+----------------------+
    | mul_ln4_reg_137_reg[16]__0                                                                                               | FLOP_LATCH.flop.FDRE |
    | mul_32ns_32ns_64_1_1_U19/dout_carry                                                                                      | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__0                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__1                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__2                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__3                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__4                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__5                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__6                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__7                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__8                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__9                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__10                                                                                  | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1                                                                | LUT.others.LUT2      |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4                             | CARRY.others.CARRY4  |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1                                           | LUT.others.LUT6      |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1 | LUT.others.LUT2      |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[10]                                          | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                              | Primitive Type       |
    +--------------------------------------------------------------------------------------------------------------------------+----------------------+
    | mul_ln4_reg_137_reg[16]__0                                                                                               | FLOP_LATCH.flop.FDRE |
    | mul_32ns_32ns_64_1_1_U19/dout_carry                                                                                      | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__0                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__1                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__2                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__3                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__4                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__5                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__6                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__7                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__8                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__9                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__10                                                                                  | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1                                                                | LUT.others.LUT2      |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4                             | CARRY.others.CARRY4  |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1                                           | LUT.others.LUT6      |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1 | LUT.others.LUT2      |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[11]                                          | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                              | Primitive Type       |
    +--------------------------------------------------------------------------------------------------------------------------+----------------------+
    | mul_ln4_reg_137_reg[16]__0                                                                                               | FLOP_LATCH.flop.FDRE |
    | mul_32ns_32ns_64_1_1_U19/dout_carry                                                                                      | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__0                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__1                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__2                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__3                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__4                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__5                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__6                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__7                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__8                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__9                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__10                                                                                  | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1                                                                | LUT.others.LUT2      |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4                             | CARRY.others.CARRY4  |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1                                           | LUT.others.LUT6      |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1 | LUT.others.LUT2      |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[12]                                          | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                              | Primitive Type       |
    +--------------------------------------------------------------------------------------------------------------------------+----------------------+
    | mul_ln4_reg_137_reg[16]__0                                                                                               | FLOP_LATCH.flop.FDRE |
    | mul_32ns_32ns_64_1_1_U19/dout_carry                                                                                      | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__0                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__1                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__2                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__3                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__4                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__5                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__6                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__7                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__8                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__9                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__10                                                                                  | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1                                                                | LUT.others.LUT2      |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4                             | CARRY.others.CARRY4  |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1                                           | LUT.others.LUT6      |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1 | LUT.others.LUT2      |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[13]                                          | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                              | Primitive Type       |
    +--------------------------------------------------------------------------------------------------------------------------+----------------------+
    | mul_ln4_reg_137_reg[16]__0                                                                                               | FLOP_LATCH.flop.FDRE |
    | mul_32ns_32ns_64_1_1_U19/dout_carry                                                                                      | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__0                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__1                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__2                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__3                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__4                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__5                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__6                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__7                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__8                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__9                                                                                   | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/dout_carry__10                                                                                  | CARRY.others.CARRY4  |
    | mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1                                                                | LUT.others.LUT2      |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4                             | CARRY.others.CARRY4  |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1                                           | LUT.others.LUT6      |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1 | LUT.others.LUT2      |
    | grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[14]                                          | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------+
| Report Type              | Report Location                                                     |
+--------------------------+---------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/rgb2gray_top_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/rgb2gray_top_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/rgb2gray_top_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/rgb2gray_top_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/rgb2gray_top_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/rgb2gray_top_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------------+


