{"vcs1":{"timestamp_begin":1727620448.517137016, "rt":1.80, "ut":0.68, "st":0.35}}
{"vcselab":{"timestamp_begin":1727620450.412540830, "rt":0.91, "ut":0.20, "st":0.06}}
{"link":{"timestamp_begin":1727620451.431846130, "rt":0.45, "ut":0.25, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727620447.774070824}
{"VCS_COMP_START_TIME": 1727620447.774070824}
{"VCS_COMP_END_TIME": 1727620453.551958514}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 352580}}
{"stitch_vcselab": {"peak_mem": 225804}}
