vhdl work "D:\OneDriveTrabajo\Clases\GitHub_Clases\FPGA\1_sep2021\DivisorFreq\DivisorFreq.vhd"
