

================================================================
== Vitis HLS Report for 'node12'
================================================================
* Date:           Tue Sep 24 20:57:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.480 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515|  1.715 us|  1.715 us|  515|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop56_loop57  |      513|      513|         3|          1|          1|   512|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      109|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      216|    -|
|Register             |        -|     -|       35|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       35|      325|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln422_1_fu_484_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln422_fu_496_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln423_fu_546_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln427_fu_540_p2               |         +|   0|  0|  16|           9|           9|
    |ap_condition_353                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln422_fu_478_p2              |      icmp|   0|  0|  18|          10|          11|
    |icmp_ln423_fu_502_p2              |      icmp|   0|  0|  14|           6|           7|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |select_ln422_1_fu_520_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln422_fu_508_p3            |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 109|          52|          41|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_v165_load            |   9|          2|    5|         10|
    |ap_sig_allocacmp_v166_load            |   9|          2|    6|         12|
    |indvar_flatten_fu_120                 |   9|          2|   10|         20|
    |v165_fu_116                           |   9|          2|    5|         10|
    |v166_fu_112                           |   9|          2|    6|         12|
    |v275_0_0_blk_n                        |   9|          2|    1|          2|
    |v275_0_1_blk_n                        |   9|          2|    1|          2|
    |v275_1_0_blk_n                        |   9|          2|    1|          2|
    |v275_1_1_blk_n                        |   9|          2|    1|          2|
    |v275_2_0_blk_n                        |   9|          2|    1|          2|
    |v275_2_1_blk_n                        |   9|          2|    1|          2|
    |v275_3_0_blk_n                        |   9|          2|    1|          2|
    |v275_3_1_blk_n                        |   9|          2|    1|          2|
    |v275_4_0_blk_n                        |   9|          2|    1|          2|
    |v275_4_1_blk_n                        |   9|          2|    1|          2|
    |v275_5_0_blk_n                        |   9|          2|    1|          2|
    |v275_5_1_blk_n                        |   9|          2|    1|          2|
    |v275_6_0_blk_n                        |   9|          2|    1|          2|
    |v275_6_1_blk_n                        |   9|          2|    1|          2|
    |v275_7_0_blk_n                        |   9|          2|    1|          2|
    |v275_7_1_blk_n                        |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 216|         48|   60|        120|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln427_reg_611                 |   9|   0|    9|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_120             |  10|   0|   10|          0|
    |v165_fu_116                       |   5|   0|    5|          0|
    |v166_fu_112                       |   6|   0|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  35|   0|   35|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        node12|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        node12|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        node12|  return value|
|v275_0_0_din             |  out|   32|     ap_fifo|      v275_0_0|       pointer|
|v275_0_0_num_data_valid  |   in|   10|     ap_fifo|      v275_0_0|       pointer|
|v275_0_0_fifo_cap        |   in|   10|     ap_fifo|      v275_0_0|       pointer|
|v275_0_0_full_n          |   in|    1|     ap_fifo|      v275_0_0|       pointer|
|v275_0_0_write           |  out|    1|     ap_fifo|      v275_0_0|       pointer|
|v275_0_1_din             |  out|   32|     ap_fifo|      v275_0_1|       pointer|
|v275_0_1_num_data_valid  |   in|   10|     ap_fifo|      v275_0_1|       pointer|
|v275_0_1_fifo_cap        |   in|   10|     ap_fifo|      v275_0_1|       pointer|
|v275_0_1_full_n          |   in|    1|     ap_fifo|      v275_0_1|       pointer|
|v275_0_1_write           |  out|    1|     ap_fifo|      v275_0_1|       pointer|
|v275_1_0_din             |  out|   32|     ap_fifo|      v275_1_0|       pointer|
|v275_1_0_num_data_valid  |   in|   10|     ap_fifo|      v275_1_0|       pointer|
|v275_1_0_fifo_cap        |   in|   10|     ap_fifo|      v275_1_0|       pointer|
|v275_1_0_full_n          |   in|    1|     ap_fifo|      v275_1_0|       pointer|
|v275_1_0_write           |  out|    1|     ap_fifo|      v275_1_0|       pointer|
|v275_1_1_din             |  out|   32|     ap_fifo|      v275_1_1|       pointer|
|v275_1_1_num_data_valid  |   in|   10|     ap_fifo|      v275_1_1|       pointer|
|v275_1_1_fifo_cap        |   in|   10|     ap_fifo|      v275_1_1|       pointer|
|v275_1_1_full_n          |   in|    1|     ap_fifo|      v275_1_1|       pointer|
|v275_1_1_write           |  out|    1|     ap_fifo|      v275_1_1|       pointer|
|v275_2_0_din             |  out|   32|     ap_fifo|      v275_2_0|       pointer|
|v275_2_0_num_data_valid  |   in|   10|     ap_fifo|      v275_2_0|       pointer|
|v275_2_0_fifo_cap        |   in|   10|     ap_fifo|      v275_2_0|       pointer|
|v275_2_0_full_n          |   in|    1|     ap_fifo|      v275_2_0|       pointer|
|v275_2_0_write           |  out|    1|     ap_fifo|      v275_2_0|       pointer|
|v275_2_1_din             |  out|   32|     ap_fifo|      v275_2_1|       pointer|
|v275_2_1_num_data_valid  |   in|   10|     ap_fifo|      v275_2_1|       pointer|
|v275_2_1_fifo_cap        |   in|   10|     ap_fifo|      v275_2_1|       pointer|
|v275_2_1_full_n          |   in|    1|     ap_fifo|      v275_2_1|       pointer|
|v275_2_1_write           |  out|    1|     ap_fifo|      v275_2_1|       pointer|
|v275_3_0_din             |  out|   32|     ap_fifo|      v275_3_0|       pointer|
|v275_3_0_num_data_valid  |   in|   10|     ap_fifo|      v275_3_0|       pointer|
|v275_3_0_fifo_cap        |   in|   10|     ap_fifo|      v275_3_0|       pointer|
|v275_3_0_full_n          |   in|    1|     ap_fifo|      v275_3_0|       pointer|
|v275_3_0_write           |  out|    1|     ap_fifo|      v275_3_0|       pointer|
|v275_3_1_din             |  out|   32|     ap_fifo|      v275_3_1|       pointer|
|v275_3_1_num_data_valid  |   in|   10|     ap_fifo|      v275_3_1|       pointer|
|v275_3_1_fifo_cap        |   in|   10|     ap_fifo|      v275_3_1|       pointer|
|v275_3_1_full_n          |   in|    1|     ap_fifo|      v275_3_1|       pointer|
|v275_3_1_write           |  out|    1|     ap_fifo|      v275_3_1|       pointer|
|v275_4_0_din             |  out|   32|     ap_fifo|      v275_4_0|       pointer|
|v275_4_0_num_data_valid  |   in|   10|     ap_fifo|      v275_4_0|       pointer|
|v275_4_0_fifo_cap        |   in|   10|     ap_fifo|      v275_4_0|       pointer|
|v275_4_0_full_n          |   in|    1|     ap_fifo|      v275_4_0|       pointer|
|v275_4_0_write           |  out|    1|     ap_fifo|      v275_4_0|       pointer|
|v275_4_1_din             |  out|   32|     ap_fifo|      v275_4_1|       pointer|
|v275_4_1_num_data_valid  |   in|   10|     ap_fifo|      v275_4_1|       pointer|
|v275_4_1_fifo_cap        |   in|   10|     ap_fifo|      v275_4_1|       pointer|
|v275_4_1_full_n          |   in|    1|     ap_fifo|      v275_4_1|       pointer|
|v275_4_1_write           |  out|    1|     ap_fifo|      v275_4_1|       pointer|
|v275_5_0_din             |  out|   32|     ap_fifo|      v275_5_0|       pointer|
|v275_5_0_num_data_valid  |   in|   10|     ap_fifo|      v275_5_0|       pointer|
|v275_5_0_fifo_cap        |   in|   10|     ap_fifo|      v275_5_0|       pointer|
|v275_5_0_full_n          |   in|    1|     ap_fifo|      v275_5_0|       pointer|
|v275_5_0_write           |  out|    1|     ap_fifo|      v275_5_0|       pointer|
|v275_5_1_din             |  out|   32|     ap_fifo|      v275_5_1|       pointer|
|v275_5_1_num_data_valid  |   in|   10|     ap_fifo|      v275_5_1|       pointer|
|v275_5_1_fifo_cap        |   in|   10|     ap_fifo|      v275_5_1|       pointer|
|v275_5_1_full_n          |   in|    1|     ap_fifo|      v275_5_1|       pointer|
|v275_5_1_write           |  out|    1|     ap_fifo|      v275_5_1|       pointer|
|v275_6_0_din             |  out|   32|     ap_fifo|      v275_6_0|       pointer|
|v275_6_0_num_data_valid  |   in|   10|     ap_fifo|      v275_6_0|       pointer|
|v275_6_0_fifo_cap        |   in|   10|     ap_fifo|      v275_6_0|       pointer|
|v275_6_0_full_n          |   in|    1|     ap_fifo|      v275_6_0|       pointer|
|v275_6_0_write           |  out|    1|     ap_fifo|      v275_6_0|       pointer|
|v275_6_1_din             |  out|   32|     ap_fifo|      v275_6_1|       pointer|
|v275_6_1_num_data_valid  |   in|   10|     ap_fifo|      v275_6_1|       pointer|
|v275_6_1_fifo_cap        |   in|   10|     ap_fifo|      v275_6_1|       pointer|
|v275_6_1_full_n          |   in|    1|     ap_fifo|      v275_6_1|       pointer|
|v275_6_1_write           |  out|    1|     ap_fifo|      v275_6_1|       pointer|
|v275_7_0_din             |  out|   32|     ap_fifo|      v275_7_0|       pointer|
|v275_7_0_num_data_valid  |   in|   10|     ap_fifo|      v275_7_0|       pointer|
|v275_7_0_fifo_cap        |   in|   10|     ap_fifo|      v275_7_0|       pointer|
|v275_7_0_full_n          |   in|    1|     ap_fifo|      v275_7_0|       pointer|
|v275_7_0_write           |  out|    1|     ap_fifo|      v275_7_0|       pointer|
|v275_7_1_din             |  out|   32|     ap_fifo|      v275_7_1|       pointer|
|v275_7_1_num_data_valid  |   in|   10|     ap_fifo|      v275_7_1|       pointer|
|v275_7_1_fifo_cap        |   in|   10|     ap_fifo|      v275_7_1|       pointer|
|v275_7_1_full_n          |   in|    1|     ap_fifo|      v275_7_1|       pointer|
|v275_7_1_write           |  out|    1|     ap_fifo|      v275_7_1|       pointer|
|v256_0_0_address0        |  out|    9|   ap_memory|      v256_0_0|         array|
|v256_0_0_ce0             |  out|    1|   ap_memory|      v256_0_0|         array|
|v256_0_0_q0              |   in|   32|   ap_memory|      v256_0_0|         array|
|v256_0_1_address0        |  out|    9|   ap_memory|      v256_0_1|         array|
|v256_0_1_ce0             |  out|    1|   ap_memory|      v256_0_1|         array|
|v256_0_1_q0              |   in|   32|   ap_memory|      v256_0_1|         array|
|v256_0_2_address0        |  out|    9|   ap_memory|      v256_0_2|         array|
|v256_0_2_ce0             |  out|    1|   ap_memory|      v256_0_2|         array|
|v256_0_2_q0              |   in|   32|   ap_memory|      v256_0_2|         array|
|v256_0_3_address0        |  out|    9|   ap_memory|      v256_0_3|         array|
|v256_0_3_ce0             |  out|    1|   ap_memory|      v256_0_3|         array|
|v256_0_3_q0              |   in|   32|   ap_memory|      v256_0_3|         array|
|v256_0_4_address0        |  out|    9|   ap_memory|      v256_0_4|         array|
|v256_0_4_ce0             |  out|    1|   ap_memory|      v256_0_4|         array|
|v256_0_4_q0              |   in|   32|   ap_memory|      v256_0_4|         array|
|v256_0_5_address0        |  out|    9|   ap_memory|      v256_0_5|         array|
|v256_0_5_ce0             |  out|    1|   ap_memory|      v256_0_5|         array|
|v256_0_5_q0              |   in|   32|   ap_memory|      v256_0_5|         array|
|v256_0_6_address0        |  out|    9|   ap_memory|      v256_0_6|         array|
|v256_0_6_ce0             |  out|    1|   ap_memory|      v256_0_6|         array|
|v256_0_6_q0              |   in|   32|   ap_memory|      v256_0_6|         array|
|v256_0_7_address0        |  out|    9|   ap_memory|      v256_0_7|         array|
|v256_0_7_ce0             |  out|    1|   ap_memory|      v256_0_7|         array|
|v256_0_7_q0              |   in|   32|   ap_memory|      v256_0_7|         array|
|v256_1_0_address0        |  out|    9|   ap_memory|      v256_1_0|         array|
|v256_1_0_ce0             |  out|    1|   ap_memory|      v256_1_0|         array|
|v256_1_0_q0              |   in|   32|   ap_memory|      v256_1_0|         array|
|v256_1_1_address0        |  out|    9|   ap_memory|      v256_1_1|         array|
|v256_1_1_ce0             |  out|    1|   ap_memory|      v256_1_1|         array|
|v256_1_1_q0              |   in|   32|   ap_memory|      v256_1_1|         array|
|v256_1_2_address0        |  out|    9|   ap_memory|      v256_1_2|         array|
|v256_1_2_ce0             |  out|    1|   ap_memory|      v256_1_2|         array|
|v256_1_2_q0              |   in|   32|   ap_memory|      v256_1_2|         array|
|v256_1_3_address0        |  out|    9|   ap_memory|      v256_1_3|         array|
|v256_1_3_ce0             |  out|    1|   ap_memory|      v256_1_3|         array|
|v256_1_3_q0              |   in|   32|   ap_memory|      v256_1_3|         array|
|v256_1_4_address0        |  out|    9|   ap_memory|      v256_1_4|         array|
|v256_1_4_ce0             |  out|    1|   ap_memory|      v256_1_4|         array|
|v256_1_4_q0              |   in|   32|   ap_memory|      v256_1_4|         array|
|v256_1_5_address0        |  out|    9|   ap_memory|      v256_1_5|         array|
|v256_1_5_ce0             |  out|    1|   ap_memory|      v256_1_5|         array|
|v256_1_5_q0              |   in|   32|   ap_memory|      v256_1_5|         array|
|v256_1_6_address0        |  out|    9|   ap_memory|      v256_1_6|         array|
|v256_1_6_ce0             |  out|    1|   ap_memory|      v256_1_6|         array|
|v256_1_6_q0              |   in|   32|   ap_memory|      v256_1_6|         array|
|v256_1_7_address0        |  out|    9|   ap_memory|      v256_1_7|         array|
|v256_1_7_ce0             |  out|    1|   ap_memory|      v256_1_7|         array|
|v256_1_7_q0              |   in|   32|   ap_memory|      v256_1_7|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

