INFO:sim:172 - Generating IP...
Resolving generics for 'ip_ram_output_code'...
Applying external generics to 'ip_ram_output_code'...
Delivering associated files for 'ip_ram_output_code'...
Delivering EJava files for 'ip_ram_output_code'...
Generating implementation netlist for 'ip_ram_output_code'...
INFO:sim - Pre-processing HDL files for 'ip_ram_output_code'...
Running synthesis for 'ip_ram_output_code'
Running ngcbuild...
Writing VEO instantiation template for 'ip_ram_output_code'...
Writing Verilog behavioral simulation model for 'ip_ram_output_code'...
WARNING:sim - Overwriting existing file
   C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/ipcore_dir/tm
   p/_cg/ip_ram_output_code/doc/blk_mem_gen_v7_3_vinfo.html with file from view
   xilinx_documentation
Delivered 1 file into directory
C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/ipcore_dir/tmp/_
cg/ip_ram_output_code
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ip_ram_output_code'...
Generating metadata file...
Generating ISE project file for 'ip_ram_output_code'...
Generating ISE project...
XCO file found: ip_ram_output_code.xco
XMDF file found: ip_ram_output_code_xmdf.tcl
Adding
C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/ipcore_dir/tmp/_
cg/ip_ram_output_code.asy -view all -origin_type imported
Adding
C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/ipcore_dir/tmp/_
cg/ip_ram_output_code.ngc -view all -origin_type created
Checking file
"C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/ipcore_dir/tmp/
_cg/ip_ram_output_code.ngc" for project device match ...
File
"C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/ipcore_dir/tmp/
_cg/ip_ram_output_code.ngc" device information matches project device.
Adding
C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/ipcore_dir/tmp/_
cg/ip_ram_output_code.sym -view all -origin_type imported
Adding
C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/ipcore_dir/tmp/_
cg/ip_ram_output_code.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/ipcore_dir/t
   mp/_cg/ip_ram_output_code.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/ipcore_dir/tmp/_
cg/ip_ram_output_code.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ip_ram_output_code"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ip_ram_output_code'.
