Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Wed Sep 20 10:23:43 2023

Timing Constraint:
NULL


IO Constraint :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME     | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Y[0]         | output            | M14     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| Y[1]         | output            | L14     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| Y[2]         | output            | P15     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| Y[3]         | output            | P16     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| A[0]         | input             | N5      | 1.5       | LVCMOS15       |           | PULLUP         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| A[1]         | input             | P6      | 1.5       | LVCMOS15       |           | PULLUP         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| A[2]         | input             | R7      | 1.5       | LVCMOS15       |           | PULLUP         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| A[3]         | input             | T7      | 1.5       | LVCMOS15       |           | PULLUP         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
NULL

Reset Signal:
NULL

CE Signal:
NULL

Other High Fanout Signal:
+--------------------------------------------+
| Net_Name     | Driver        | Fanout     
+--------------------------------------------+
| Y[0]         | Y_obuf[0]     | 1          
| Y[1]         | Y_obuf[1]     | 1          
| Y[2]         | Y_obuf[2]     | 1          
| Y[3]         | Y_obuf[3]     | 1          
| nt_A[0]      | A_ibuf[0]     | 1          
| nt_A[1]      | A_ibuf[1]     | 1          
| nt_A[2]      | A_ibuf[2]     | 1          
| nt_A[3]      | A_ibuf[3]     | 1          
| nt_Y[0]      | N0[0]         | 1          
| nt_Y[1]      | N0[1]         | 1          
| nt_Y[2]      | N0[2]         | 1          
| nt_Y[3]      | N0[3]         | 1          
+--------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 0        | 33840         | 0                  
| LUT                   | 4        | 22560         | 1                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0        | 60            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 8        | 226           | 4                  
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 4             | 0                  
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 0        | 30            | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.00 sec.


Inputs and Outputs :
+------------------------------------------------------------------------------------+
| Type       | File Name                                                            
+------------------------------------------------------------------------------------+
| Input      | D:/Desktop/25G/2_gate/3_not_gate/prj/synthesize/not_gate_syn.adf     
| Output     | D:/Desktop/25G/2_gate/3_not_gate/prj/device_map/not_gate_map.adf     
|            | D:/Desktop/25G/2_gate/3_not_gate/prj/device_map/not_gate_dmr.prt     
|            | D:/Desktop/25G/2_gate/3_not_gate/prj/device_map/not_gate.dmr         
|            | D:/Desktop/25G/2_gate/3_not_gate/prj/device_map/dmr.db               
+------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 206 MB
Total CPU time to dev_map completion : 0h:0m:2s
Process Total CPU time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:4s
