library ieee;
use ieee.std_logic_1164.all;

entity Demux_B is
  port (
    s0, s1 : in std_logic;
    Q0, Q1, Q2, Q3 : out std_logic
    );
end Demux_B;

architecture behavioral of Demux_B is
begin
process(s0, s1)
	begin
	if(s0='0' and s1='0') then
		Q0 <= '1';
	elsif(s0='0' and s1='1') then
		Q1 <='1';
	elsif(s0='1' and s1='0') then
		Q2 <='1';
	else(s0='1' and s1='1')	then
		Q3 <='0';
	end if;
end process;

end behavioral;