
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.20000000000000000000;
1.20000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_16_1";
mvm_20_20_16_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_16_1' with
	the parameters "20,20,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b16_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "1,20,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "16,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 816 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b16_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b16_g1'
  Processing 'mvm_20_20_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:43  199134.2      0.90     437.6   11367.3                          
    0:00:43  199134.2      0.90     437.6   11367.3                          
    0:00:44  199469.4      0.90     437.6   11367.3                          
    0:00:44  199796.6      0.90     437.6   11367.3                          
    0:00:44  200123.8      0.90     437.6   11367.3                          
    0:00:44  200450.9      0.90     437.6   11367.3                          
    0:00:44  200778.1      0.90     437.6   11367.3                          
    0:01:06  193538.9      0.36     167.3    2952.9                          
    0:01:06  193538.9      0.36     167.3    2952.9                          
    0:01:06  193538.9      0.36     167.3    2952.9                          
    0:01:07  193538.1      0.36     167.2    2952.9                          
    0:01:07  193538.1      0.36     167.2    2952.9                          
    0:01:08  193538.1      0.36     167.2    2952.9                          
    0:01:28  153907.1      0.41     114.8       0.0                          
    0:01:32  153750.7      0.37     110.8       0.0                          
    0:01:36  153757.0      0.35     108.5       0.0                          
    0:01:39  153754.4      0.35     108.2       0.0                          
    0:01:40  153754.9      0.34     107.5       0.0                          
    0:01:41  153759.4      0.34     106.2       0.0                          
    0:01:42  153764.2      0.34     104.6       0.0                          
    0:01:43  153779.7      0.33     102.5       0.0                          
    0:01:44  153781.8      0.33      99.5       0.0                          
    0:01:45  153782.3      0.33      98.5       0.0                          
    0:01:45  153790.8      0.32      98.2       0.0                          
    0:01:46  153795.1      0.32      97.8       0.0                          
    0:01:46  153804.4      0.32      97.1       0.0                          
    0:01:47  153806.3      0.32      96.3       0.0                          
    0:01:47  153810.2      0.31      95.0       0.0                          
    0:01:48  153818.2      0.31      93.2       0.0                          
    0:01:48  153823.0      0.31      92.1       0.0                          
    0:01:49  153826.2      0.30      90.4       0.0                          
    0:01:49  153830.2      0.30      89.6       0.0                          
    0:01:50  153659.7      0.30      89.6       0.0                          
    0:01:50  153659.7      0.30      89.6       0.0                          
    0:01:50  153659.7      0.30      89.6       0.0                          
    0:01:50  153659.7      0.30      89.6       0.0                          
    0:01:50  153659.7      0.30      89.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:51  153659.7      0.30      89.6       0.0                          
    0:01:51  153672.5      0.29      88.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:01:51  153676.2      0.29      87.7       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:51  153681.0      0.28      87.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[26]/D
    0:01:51  153685.2      0.28      86.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[21]/D
    0:01:51  153688.9      0.27      85.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[20]/D
    0:01:51  153692.7      0.27      85.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:51  153698.8      0.26      83.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:51  153703.0      0.26      81.7       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:52  153708.9      0.25      80.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:52  153713.4      0.25      80.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:52  153717.9      0.25      80.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:52  153722.7      0.24      79.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:52  153727.5      0.24      78.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:01:52  153732.0      0.24      77.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:01:52  153745.6      0.24      76.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[20]/D
    0:01:52  153757.8      0.23      74.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:52  153769.8      0.23      74.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[26]/D
    0:01:53  153779.9      0.23      73.0       0.0 path/path/path/genblk1.add_in_reg[21]/D
    0:01:53  153786.3      0.23      72.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:53  153796.9      0.22      71.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:01:53  153801.2      0.22      70.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[26]/D
    0:01:53  153814.0      0.22      69.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:53  153824.3      0.22      68.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[26]/D
    0:01:53  153838.7      0.21      67.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:53  153846.2      0.21      66.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:01:53  153852.0      0.21      66.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:53  153857.1      0.20      65.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[26]/D
    0:01:53  153865.6      0.20      65.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[26]/D
    0:01:54  153877.5      0.20      64.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:54  153881.5      0.20      63.7       0.0 path/path/path/genblk1.add_in_reg[28]/D
    0:01:54  153890.3      0.19      63.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[26]/D
    0:01:54  153896.4      0.19      62.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:01:54  153907.6      0.19      62.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:01:54  153914.0      0.19      62.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:54  153924.9      0.19      61.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:01:54  153936.9      0.18      61.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:54  153942.2      0.18      60.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:54  153951.0      0.18      59.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[21]/D
    0:01:55  153962.9      0.18      59.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:01:55  153976.8      0.18      58.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:01:55  153984.7      0.18      58.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[26]/D
    0:01:55  153997.5      0.18      57.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:55  154004.4      0.18      57.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[21]/D
    0:01:55  154008.9      0.17      57.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:55  154012.9      0.17      57.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:55  154020.1      0.17      56.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[28]/D
    0:01:55  154027.6      0.17      56.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:55  154033.7      0.17      56.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:55  154040.3      0.17      55.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:01:55  154048.8      0.17      55.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:01:56  154060.5      0.16      55.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[27]/D
    0:01:56  154073.0      0.16      54.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:01:56  154081.0      0.16      54.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:01:56  154084.0      0.16      53.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:01:56  154091.7      0.16      53.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:01:56  154097.5      0.16      53.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:56  154107.4      0.16      53.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:56  154112.9      0.16      53.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:01:56  154120.1      0.16      52.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[27]/D
    0:01:56  154128.4      0.16      52.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:01:56  154131.8      0.15      52.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:01:56  154140.9      0.15      52.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[18]/D
    0:01:57  154148.3      0.15      52.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:01:57  154151.5      0.15      52.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[21]/D
    0:01:57  154158.7      0.15      51.6       0.0 path/path/path/genblk1.add_in_reg[28]/D
    0:01:57  154165.4      0.15      51.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:57  154170.9      0.15      51.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[20]/D
    0:01:57  154176.3      0.15      51.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:01:57  154179.7      0.15      51.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[20]/D
    0:01:57  154184.2      0.15      51.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[20]/D
    0:01:57  154184.5      0.15      50.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[24]/D
    0:01:57  154189.3      0.15      50.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[20]/D
    0:01:57  154194.6      0.15      50.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:01:57  154197.0      0.15      50.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[21]/D
    0:01:57  154200.5      0.15      50.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[21]/D
    0:01:58  154205.8      0.15      50.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:01:58  154211.4      0.15      50.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:58  154217.5      0.15      50.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:01:58  154219.9      0.15      50.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[17]/D
    0:01:58  154226.8      0.15      49.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:01:58  154234.5      0.15      49.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:01:58  154237.4      0.14      49.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[26]/D
    0:01:58  154243.0      0.14      49.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:01:58  154247.8      0.14      49.2       0.0 path/path/path/genblk1.add_in_reg[17]/D
    0:01:58  154253.7      0.14      49.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:01:58  154257.7      0.14      49.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:58  154261.9      0.14      48.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:01:59  154267.2      0.14      48.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:01:59  154276.0      0.14      48.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:59  154284.0      0.14      48.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:01:59  154287.7      0.14      48.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:01:59  154293.8      0.14      48.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[20]/D
    0:01:59  154295.2      0.14      48.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:59  154303.7      0.14      47.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:01:59  154311.9      0.14      47.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:01:59  154319.1      0.14      47.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:01:59  154326.5      0.14      47.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:59  154334.5      0.14      47.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:01:59  154342.5      0.14      47.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[20]/D
    0:01:59  154346.0      0.14      46.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:01:59  154353.9      0.14      46.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[18]/D
    0:02:00  154359.5      0.14      46.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[28]/D
    0:02:00  154365.6      0.13      46.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[18]/D
    0:02:00  154371.8      0.13      46.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:02:00  154378.2      0.13      46.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:02:00  154387.5      0.13      46.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:00  154392.5      0.13      46.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:00  154394.9      0.13      45.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:00  154398.1      0.13      45.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:00  154402.4      0.13      45.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:02:00  154407.1      0.13      45.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:00  154416.7      0.13      45.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:00  154421.8      0.13      45.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[21]/D
    0:02:00  154429.2      0.13      44.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:01  154435.3      0.13      44.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:01  154438.3      0.13      44.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:01  154443.1      0.13      44.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[21]/D
    0:02:01  154447.8      0.13      44.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:02:01  154452.6      0.13      44.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:02:01  154461.9      0.13      44.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[29]/D
    0:02:01  154465.9      0.13      44.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:01  154472.6      0.13      44.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:02:01  154477.9      0.13      44.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[27]/D
    0:02:01  154486.1      0.13      44.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[21]/D
    0:02:01  154491.2      0.13      44.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:02:01  154497.9      0.13      44.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:02:01  154499.2      0.13      44.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[27]/D
    0:02:01  154502.6      0.13      44.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:01  154505.8      0.13      43.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:02:02  154510.4      0.13      43.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[27]/D
    0:02:02  154514.6      0.13      43.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[27]/D
    0:02:02  154518.1      0.13      43.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:02  154522.1      0.13      43.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:02  154524.2      0.13      43.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:02:02  154526.3      0.13      43.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:02  154526.8      0.12      43.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:02  154531.6      0.12      43.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:02  154533.0      0.12      43.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[17]/D
    0:02:02  154534.8      0.12      43.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:02:02  154539.3      0.12      43.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[21]/D
    0:02:02  154542.3      0.12      43.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[20]/D
    0:02:02  154547.6      0.12      43.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:02  154549.5      0.12      42.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[20]/D
    0:02:02  154551.3      0.12      42.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[21]/D
    0:02:03  154555.0      0.12      42.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:02:03  154558.5      0.12      42.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:03  154562.8      0.12      42.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:02:03  154565.4      0.12      42.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:02:03  154565.1      0.12      42.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:03  154567.3      0.12      42.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:02:03  154569.7      0.12      42.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:03  154574.2      0.12      42.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:02:03  154580.0      0.12      42.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[27]/D
    0:02:03  154583.8      0.12      42.2       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:03  154589.1      0.12      42.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[21]/D
    0:02:03  154594.1      0.12      42.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:02:03  154596.0      0.12      42.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[18]/D
    0:02:03  154600.0      0.12      42.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:03  154602.1      0.12      42.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:04  154601.9      0.12      42.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:02:04  154602.7      0.12      41.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:02:04  154606.1      0.12      41.8       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:02:04  154608.2      0.12      41.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:04  154611.4      0.12      41.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:02:04  154613.8      0.12      41.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:04  154615.7      0.12      41.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:04  154618.3      0.12      41.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:04  154620.5      0.12      41.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:02:04  154623.4      0.12      41.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:02:04  154626.6      0.12      41.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:04  154628.5      0.12      41.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:04  154632.2      0.12      41.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[21]/D
    0:02:04  154635.9      0.12      41.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:02:05  154637.8      0.12      41.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:05  154643.6      0.12      41.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:02:05  154645.5      0.12      41.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[21]/D
    0:02:05  154649.2      0.12      41.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:02:05  154652.4      0.12      41.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[17]/D
    0:02:05  154654.3      0.12      41.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:05  154655.6      0.12      41.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[29]/D
    0:02:05  154656.4      0.12      41.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[29]/D
    0:02:05  154657.7      0.12      41.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:05  154661.2      0.12      40.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:05  154664.9      0.12      40.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:02:05  154668.1      0.12      40.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:05  154667.8      0.12      40.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:05  154671.5      0.12      40.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:06  154675.0      0.12      40.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[21]/D
    0:02:06  154678.7      0.12      40.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[29]/D
    0:02:06  154679.8      0.11      40.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[20]/D
    0:02:06  154681.7      0.11      40.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[26]/D
    0:02:06  154685.4      0.11      40.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[29]/D
    0:02:06  154694.4      0.11      40.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[26]/D
    0:02:06  154701.3      0.11      40.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  154712.2      0.11      40.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:06  154714.4      0.11      40.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[28]/D
    0:02:06  154714.4      0.11      40.3       0.0                          
    0:02:08  151213.3      0.11      40.3       0.0                          
    0:02:09  151215.4      0.11      40.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:02:09  151222.3      0.11      40.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:09  151224.2      0.11      40.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:02:09  151225.5      0.11      40.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:09  151238.8      0.11      39.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151243.9      0.11      39.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:09  151244.1      0.11      39.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:09  151248.7      0.11      39.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[24]/D
    0:02:09  151251.3      0.11      39.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[27]/D
    0:02:09  151261.7      0.11      39.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:02:09  151263.3      0.11      39.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[26]/D
    0:02:09  151268.3      0.11      39.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:10  151271.3      0.11      39.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:10  151272.9      0.11      39.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[26]/D
    0:02:10  151281.6      0.11      39.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:10  151286.2      0.11      39.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:10  151292.0      0.11      39.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:10  151295.7      0.11      39.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:02:10  151299.7      0.11      38.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:10  151298.9      0.11      38.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:02:10  151305.3      0.11      38.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[20]/D
    0:02:10  151312.5      0.11      38.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:02:10  151314.1      0.11      38.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:10  151315.7      0.11      38.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[20]/D
    0:02:11  151317.0      0.11      38.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:11  151317.0      0.11      38.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:11  151321.3      0.11      38.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:02:11  151325.8      0.11      38.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:11  151327.1      0.11      38.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:02:11  151329.3      0.11      38.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:11  151331.7      0.11      38.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:11  151334.0      0.11      38.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[20]/D
    0:02:11  151337.5      0.11      38.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:02:11  151340.7      0.11      38.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:11  151344.2      0.11      38.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151351.1      0.11      38.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[20]/D
    0:02:11  151354.5      0.11      38.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:02:11  151356.7      0.11      38.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:12  151359.8      0.11      38.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[24]/D
    0:02:12  151363.8      0.11      37.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:12  151365.2      0.11      37.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[26]/D
    0:02:12  151370.8      0.11      37.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:12  151373.7      0.11      37.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:02:12  151381.1      0.11      37.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:12  151389.6      0.11      37.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:12  151391.5      0.11      37.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:12  151392.3      0.11      37.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:02:12  151393.4      0.11      37.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:12  151395.0      0.11      37.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:12  151397.1      0.11      37.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:02:12  151399.2      0.11      37.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:02:12  151400.3      0.11      37.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[20]/D
    0:02:12  151402.9      0.11      36.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[17]/D
    0:02:13  151405.1      0.11      36.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[20]/D
    0:02:13  151407.7      0.11      36.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:02:13  151411.7      0.11      36.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:02:13  151413.3      0.11      36.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:13  151418.6      0.11      36.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:13  151425.0      0.11      36.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:02:13  151428.5      0.11      36.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[21]/D
    0:02:13  151430.6      0.11      36.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:02:13  151433.3      0.11      36.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:02:13  151430.6      0.11      36.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:13  151432.2      0.11      36.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:02:13  151434.1      0.11      36.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:02:13  151435.9      0.11      36.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:02:14  151440.2      0.10      36.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:02:14  151443.9      0.10      36.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[29]/D
    0:02:14  151447.1      0.10      36.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:02:14  151449.5      0.10      36.2       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:02:14  151453.5      0.10      36.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:14  151454.5      0.10      36.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:14  151456.1      0.10      36.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:14  151458.8      0.10      36.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:14  151463.3      0.10      35.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:14  151466.2      0.10      35.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[21]/D
    0:02:14  151470.2      0.10      35.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:02:14  151476.1      0.10      35.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  151480.1      0.10      35.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:02:14  151480.6      0.10      35.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:14  151484.9      0.10      35.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:15  151488.1      0.10      35.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:15  151491.0      0.10      35.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[21]/D
    0:02:15  151492.8      0.10      35.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:02:15  151495.5      0.10      35.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[24]/D
    0:02:15  151497.6      0.10      35.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[21]/D
    0:02:15  151498.7      0.10      35.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:02:15  151499.5      0.10      35.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:02:15  151502.4      0.10      35.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:02:15  151503.0      0.10      35.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:15  151503.0      0.10      35.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:15  151505.9      0.10      34.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[29]/D
    0:02:15  151510.1      0.10      34.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[21]/D
    0:02:15  151510.4      0.10      34.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:02:15  151511.5      0.10      34.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:16  151517.6      0.10      34.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:16  151518.7      0.10      34.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[21]/D
    0:02:16  151521.8      0.10      34.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:16  151527.2      0.10      34.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:16  151531.7      0.10      34.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:16  151532.7      0.10      34.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:16  151535.1      0.10      34.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:16  151536.2      0.10      34.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:16  151535.9      0.10      34.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[24]/D
    0:02:16  151538.3      0.10      34.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:02:16  151540.7      0.10      34.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:02:16  151542.9      0.10      34.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:16  151543.1      0.10      34.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:16  151548.2      0.10      34.4       0.0 path/path/path/genblk1.add_in_reg[21]/D
    0:02:17  151544.7      0.10      34.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:17  151544.7      0.10      34.4       0.0                          
    0:02:17  151544.7      0.10      34.4       0.0                          
    0:02:22  149158.7      0.10      34.3       0.0                          
    0:02:24  147753.4      0.10      34.3       0.0                          
    0:02:24  147749.7      0.10      34.3       0.0                          
    0:02:25  147748.1      0.10      34.3       0.0                          
    0:02:25  147746.5      0.10      34.3       0.0                          
    0:02:25  147746.5      0.10      34.3       0.0                          
    0:02:25  147781.4      0.10      34.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:26  147875.0      0.10      33.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:26  147882.2      0.10      33.7       0.0                          
    0:02:28  147611.9      0.11      34.4       0.0                          
    0:02:28  147605.5      0.11      34.4       0.0                          
    0:02:28  147605.5      0.11      34.4       0.0                          
    0:02:28  147605.5      0.11      34.4       0.0                          
    0:02:28  147605.5      0.11      34.4       0.0                          
    0:02:28  147605.5      0.11      34.4       0.0                          
    0:02:28  147605.5      0.11      34.4       0.0                          
    0:02:28  147613.2      0.10      34.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[20]/D
    0:02:29  147615.6      0.10      34.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:29  147616.4      0.10      34.1       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:02:29  147617.0      0.10      34.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:29  147617.8      0.10      34.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:29  147620.7      0.10      34.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[26]/D
    0:02:29  147623.6      0.10      33.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:29  147627.3      0.10      33.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:02:29  147635.1      0.10      33.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:29  147645.2      0.10      33.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:29  147649.7      0.10      33.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:29  147652.1      0.10      33.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[17]/D
    0:02:30  147654.5      0.10      33.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:30  147659.5      0.10      33.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:30  147661.4      0.10      33.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:30  147662.7      0.10      33.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:02:30  147663.0      0.10      33.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[24]/D
    0:02:30  147667.5      0.10      33.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:30  147673.1      0.10      33.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:02:30  147677.6      0.10      33.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:30  147690.4      0.10      33.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:30  147693.6      0.10      33.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[26]/D
    0:02:30  147694.6      0.10      33.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:02:30  147697.0      0.10      33.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:30  147700.8      0.10      33.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:31  147705.8      0.10      32.9       0.0 path/path/path/genblk1.add_in_reg[18]/D
    0:02:31  147706.6      0.10      32.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:31  147710.3      0.10      32.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:31  147713.8      0.10      32.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:31  147715.9      0.10      32.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[18]/D
    0:02:31  147721.2      0.10      32.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:31  147724.4      0.10      32.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[27]/D
    0:02:31  147729.2      0.10      32.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[28]/D
    0:02:31  147732.7      0.10      32.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[26]/D
    0:02:31  147735.1      0.10      32.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:31  147741.2      0.10      32.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[27]/D
    0:02:31  147746.5      0.10      32.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:32  147750.5      0.10      32.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  147755.3      0.10      31.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  147758.7      0.10      31.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:32  147764.3      0.10      31.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:32  147772.6      0.09      31.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:32  147773.9      0.09      31.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[20]/D
    0:02:32  147776.8      0.09      31.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:32  147777.1      0.09      31.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:02:32  147784.3      0.09      31.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:02:32  147786.1      0.09      31.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[29]/D
    0:02:32  147789.1      0.09      31.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[20]/D
    0:02:32  147795.7      0.09      31.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:32  147798.4      0.09      31.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:32  147801.0      0.09      31.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:02:33  147800.8      0.09      31.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:33  147807.7      0.09      31.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:02:33  147808.7      0.09      31.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:33  147810.1      0.09      31.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:33  147813.3      0.09      30.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:33  147817.3      0.09      30.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[20]/D
    0:02:33  147818.9      0.09      30.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:33  147821.5      0.09      30.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:33  147825.0      0.09      30.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:33  147826.0      0.09      30.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:02:33  147826.6      0.09      30.7       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:33  147831.1      0.09      30.7       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:33  147833.2      0.09      30.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:34  147835.3      0.09      30.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[28]/D
    0:02:34  147835.6      0.09      30.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:02:34  147837.7      0.09      30.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:34  147839.3      0.09      30.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:34  147843.1      0.09      30.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:34  147843.3      0.09      30.6       0.0                          
    0:02:34  147833.8      0.09      30.5       0.0                          
    0:02:37  147813.8      0.09      30.5       0.0                          
    0:02:38  147802.6      0.09      30.5       0.0                          
    0:02:38  147793.9      0.09      30.5       0.0                          
    0:02:38  147790.1      0.09      30.5       0.0                          
    0:02:38  147785.9      0.09      30.5       0.0                          
    0:02:38  147779.5      0.09      30.5       0.0                          
    0:02:39  147774.7      0.09      30.5       0.0                          
    0:02:39  147766.2      0.09      30.5       0.0                          
    0:02:39  147760.9      0.09      30.5       0.0                          
    0:02:39  147624.4      0.09      30.5       0.0                          
    0:02:39  147472.8      0.09      30.5       0.0                          
    0:02:40  147320.4      0.09      30.5       0.0                          
    0:02:40  147166.4      0.09      30.5       0.0                          
    0:02:41  147014.7      0.09      30.5       0.0                          
    0:02:41  146862.3      0.09      30.5       0.0                          
    0:02:41  146708.3      0.09      30.5       0.0                          
    0:02:42  146678.5      0.09      30.5       0.0                          
    0:02:42  146673.7      0.09      30.5       0.0                          
    0:02:43  146667.3      0.09      30.5       0.0                          
    0:02:43  146663.9      0.09      30.5       0.0                          
    0:02:43  146661.8      0.09      30.4       0.0                          
    0:02:43  146659.6      0.09      30.4       0.0                          
    0:02:43  146657.2      0.09      30.4       0.0                          
    0:02:43  146654.6      0.09      30.4       0.0                          
    0:02:43  146653.2      0.09      30.4       0.0                          
    0:02:45  146621.6      0.09      30.4       0.0                          
    0:02:45  146616.5      0.09      30.4       0.0                          
    0:02:47  146616.5      0.09      30.4       0.0                          
    0:02:48  146562.8      0.10      31.4       0.0                          
    0:02:48  146559.9      0.10      31.4       0.0                          
    0:02:48  146559.9      0.10      31.4       0.0                          
    0:02:48  146559.9      0.10      31.4       0.0                          
    0:02:48  146559.9      0.10      31.4       0.0                          
    0:02:48  146559.9      0.10      31.4       0.0                          
    0:02:48  146559.9      0.10      31.4       0.0                          
    0:02:49  146564.9      0.10      31.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:49  146635.2      0.10      30.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:02:49  146680.9      0.09      30.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[26]/D
    0:02:49  146684.4      0.09      30.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:02:49  146690.2      0.09      30.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:49  146693.4      0.09      30.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[20]/D
    0:02:50  146699.8      0.09      30.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:50  146704.8      0.09      30.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[27]/D
    0:02:50  146709.4      0.09      30.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:50  146715.2      0.09      30.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[27]/D
    0:02:50  146715.5      0.09      30.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:02:50  146717.9      0.09      30.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[24]/D
    0:02:50  146723.2      0.09      29.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:50  146730.7      0.09      29.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:02:50  146737.3      0.09      29.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:50  146740.2      0.09      29.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:50  146747.1      0.09      29.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:51  146750.1      0.09      29.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[21]/D
    0:02:51  146754.1      0.09      29.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:02:51  146756.5      0.09      29.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[24]/D
    0:02:51  146757.3      0.09      29.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:02:51  146763.1      0.09      29.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:51  146767.6      0.09      29.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:51  146772.1      0.09      29.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:51  146773.7      0.09      29.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:51  146777.7      0.09      29.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:51  146780.1      0.09      29.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[20]/D
    0:02:51  146785.7      0.09      29.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:52  146790.5      0.09      29.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[21]/D
    0:02:52  146792.9      0.09      29.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:52  146795.3      0.09      29.1       0.0 path/path/path/genblk1.add_in_reg[21]/D
    0:02:52  146798.5      0.09      29.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[21]/D
    0:02:52  146800.3      0.09      28.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:52  146801.4      0.09      28.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:52  146804.3      0.09      28.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[24]/D
    0:02:52  146813.9      0.09      28.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  146817.9      0.09      28.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:52  146819.0      0.09      28.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:52  146819.5      0.09      28.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[20]/D
    0:02:52  146820.8      0.09      28.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:02:53  146821.6      0.09      28.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:53  146821.6      0.09      28.6       0.0                          
    0:02:53  146823.8      0.09      28.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[24]/D
    0:02:53  146826.4      0.09      28.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:53  146829.3      0.09      28.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:53  146831.2      0.09      28.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[20]/D
    0:02:53  146834.1      0.09      28.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:53  146837.6      0.09      28.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:02:53  146841.6      0.09      28.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[21]/D
    0:02:53  146843.7      0.09      28.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:54  146845.0      0.09      28.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:54  146846.4      0.09      28.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:02:54  146849.6      0.09      28.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:54  146856.2      0.09      28.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[26]/D
    0:02:54  146858.1      0.09      28.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[24]/D
    0:02:54  146861.5      0.09      28.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[26]/D
    0:02:54  146863.9      0.09      28.2       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:54  146866.0      0.09      28.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:54  146870.8      0.09      28.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[26]/D
    0:02:54  146874.3      0.09      28.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:54  146877.0      0.09      28.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:02:54  146877.5      0.09      28.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:54  146880.7      0.08      27.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[26]/D
    0:02:55  146882.3      0.08      27.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:55  146884.4      0.08      27.9       0.0 path/path/path/genblk1.add_in_reg[29]/D
    0:02:55  146887.3      0.08      27.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:55  146888.9      0.08      27.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:55  146892.9      0.08      27.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  146899.3      0.08      27.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  146901.4      0.08      27.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:55  146901.7      0.08      27.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:55  146902.8      0.08      27.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[28]/D
    0:02:55  146909.9      0.08      27.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:55  146913.4      0.08      27.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:55  146915.8      0.08      27.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:55  146920.0      0.08      27.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:56  146922.4      0.08      27.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:56  146926.2      0.08      27.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:56  146926.2      0.08      27.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:56  146930.4      0.08      27.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:56  146932.0      0.08      27.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[20]/D
    0:02:56  146935.5      0.08      27.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:56  146937.3      0.08      27.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[24]/D
    0:02:56  146941.1      0.08      27.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:56  146948.2      0.08      27.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[26]/D
    0:02:56  146950.4      0.08      27.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[27]/D
    0:02:56  146956.0      0.08      27.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[21]/D
    0:02:56  146957.3      0.08      26.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[25]/D
    0:02:57  146958.6      0.08      26.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:57  146959.7      0.08      26.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:57  146960.7      0.08      26.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:57  146963.9      0.08      26.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[24]/D
    0:02:57  146967.9      0.08      26.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:57  146971.6      0.08      26.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[24]/D
    0:02:57  146972.4      0.08      26.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[26]/D
    0:02:57  146980.2      0.08      26.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:57  146985.7      0.08      26.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:02:57  146992.1      0.08      26.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:57  146995.1      0.08      26.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[27]/D
    0:02:57  146998.0      0.08      26.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[26]/D
    0:02:57  147002.2      0.08      26.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:02:58  147006.0      0.08      26.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:02:58  147008.4      0.08      26.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:58  147011.5      0.08      26.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:58  147017.7      0.08      26.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:58  147022.2      0.08      26.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:58  147025.9      0.08      25.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:02:58  147032.0      0.08      25.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[21]/D
    0:02:58  147044.8      0.08      25.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:59  147045.6      0.08      25.6       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1472 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 17768 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:25:05 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              63844.522496
Buf/Inv area:                     4059.426019
Noncombinational area:           83201.073130
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                147045.595626
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:25:12 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  80.3639 mW   (93%)
  Net Switching Power  =   6.1824 mW    (7%)
                         ---------
Total Dynamic Power    =  86.5463 mW  (100%)

Cell Leakage Power     =   3.1161 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       7.7923e+04          919.8738        1.4028e+06        8.0245e+04  (  89.50%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.4370e+03        5.2625e+03        1.7133e+06        9.4128e+03  (  10.50%)
--------------------------------------------------------------------------------------------------
Total          8.0360e+04 uW     6.1824e+03 uW     3.1161e+06 nW     8.9658e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:25:13 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[16].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[16].path/path/genblk1.add_in_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[16].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[14]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[16].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[14]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[16].path/Mat_a_Mem/Mem/U548/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[16].path/Mat_a_Mem/Mem/data_out[14] (memory_b16_SIZE20_LOGSIZE5_8)
                                                          0.00       0.23 f
  path/genblk1[16].path/Mat_a_Mem/data_out[14] (seqMemory_b16_SIZE20_8)
                                                          0.00       0.23 f
  path/genblk1[16].path/path/in0[14] (mac_b16_g1_4)       0.00       0.23 f
  path/genblk1[16].path/path/mult_21/a[14] (mac_b16_g1_4_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[16].path/path/mult_21/U1157/Z (XOR2_X1)
                                                          0.07       0.30 f
  path/genblk1[16].path/path/mult_21/U1156/ZN (NAND2_X1)
                                                          0.04       0.34 r
  path/genblk1[16].path/path/mult_21/U832/Z (BUF_X1)      0.04       0.38 r
  path/genblk1[16].path/path/mult_21/U1351/ZN (OAI22_X1)
                                                          0.03       0.41 f
  path/genblk1[16].path/path/mult_21/U399/CO (FA_X1)      0.10       0.52 f
  path/genblk1[16].path/path/mult_21/U391/S (FA_X1)       0.14       0.65 r
  path/genblk1[16].path/path/mult_21/U389/S (FA_X1)       0.12       0.77 f
  path/genblk1[16].path/path/mult_21/U826/S (FA_X1)       0.14       0.92 r
  path/genblk1[16].path/path/mult_21/U963/ZN (NOR2_X1)
                                                          0.02       0.94 f
  path/genblk1[16].path/path/mult_21/U1224/ZN (NOR2_X1)
                                                          0.05       0.99 r
  path/genblk1[16].path/path/mult_21/U1211/ZN (NAND2_X1)
                                                          0.04       1.03 f
  path/genblk1[16].path/path/mult_21/U1003/ZN (OAI21_X1)
                                                          0.06       1.09 r
  path/genblk1[16].path/path/mult_21/U1527/ZN (AOI21_X1)
                                                          0.04       1.13 f
  path/genblk1[16].path/path/mult_21/U1517/ZN (OAI21_X1)
                                                          0.05       1.18 r
  path/genblk1[16].path/path/mult_21/U1288/ZN (XNOR2_X1)
                                                          0.06       1.24 r
  path/genblk1[16].path/path/mult_21/product[22] (mac_b16_g1_4_DW_mult_tc_1)
                                                          0.00       1.24 r
  path/genblk1[16].path/path/genblk1.add_in_reg[22]/D (DFF_X1)
                                                          0.01       1.25 r
  data arrival time                                                  1.25

  clock clk (rise edge)                                   1.20       1.20
  clock network delay (ideal)                             0.00       1.20
  path/genblk1[16].path/path/genblk1.add_in_reg[22]/CK (DFF_X1)
                                                          0.00       1.20 r
  library setup time                                     -0.03       1.17
  data required time                                                 1.17
  --------------------------------------------------------------------------
  data required time                                                 1.17
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
