<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-exynos › include › mach › irqs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2010-2012 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> * EXYNOS - IRQ definitions</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_ARCH_IRQS_H</span>
<span class="cp">#define __ASM_ARCH_IRQS_H __FILE__</span>

<span class="cp">#include &lt;plat/irqs.h&gt;</span>

<span class="cm">/* PPI: Private Peripheral Interrupt */</span>

<span class="cp">#define IRQ_PPI(x)			(x + 16)</span>

<span class="cm">/* SPI: Shared Peripheral Interrupt */</span>

<span class="cp">#define IRQ_SPI(x)			(x + 32)</span>

<span class="cm">/* COMBINER */</span>

<span class="cp">#define MAX_IRQ_IN_COMBINER		8</span>
<span class="cp">#define COMBINER_GROUP(x)		((x) * MAX_IRQ_IN_COMBINER + IRQ_SPI(128))</span>
<span class="cp">#define COMBINER_IRQ(x, y)		(COMBINER_GROUP(x) + y)</span>

<span class="cm">/* For EXYNOS4 and EXYNOS5 */</span>

<span class="cp">#define EXYNOS_IRQ_MCT_LOCALTIMER	IRQ_PPI(12)</span>

<span class="cp">#define EXYNOS_IRQ_EINT16_31		IRQ_SPI(32)</span>

<span class="cm">/* For EXYNOS4 SoCs */</span>

<span class="cp">#define EXYNOS4_IRQ_EINT0		IRQ_SPI(16)</span>
<span class="cp">#define EXYNOS4_IRQ_EINT1		IRQ_SPI(17)</span>
<span class="cp">#define EXYNOS4_IRQ_EINT2		IRQ_SPI(18)</span>
<span class="cp">#define EXYNOS4_IRQ_EINT3		IRQ_SPI(19)</span>
<span class="cp">#define EXYNOS4_IRQ_EINT4		IRQ_SPI(20)</span>
<span class="cp">#define EXYNOS4_IRQ_EINT5		IRQ_SPI(21)</span>
<span class="cp">#define EXYNOS4_IRQ_EINT6		IRQ_SPI(22)</span>
<span class="cp">#define EXYNOS4_IRQ_EINT7		IRQ_SPI(23)</span>
<span class="cp">#define EXYNOS4_IRQ_EINT8		IRQ_SPI(24)</span>
<span class="cp">#define EXYNOS4_IRQ_EINT9		IRQ_SPI(25)</span>
<span class="cp">#define EXYNOS4_IRQ_EINT10		IRQ_SPI(26)</span>
<span class="cp">#define EXYNOS4_IRQ_EINT11		IRQ_SPI(27)</span>
<span class="cp">#define EXYNOS4_IRQ_EINT12		IRQ_SPI(28)</span>
<span class="cp">#define EXYNOS4_IRQ_EINT13		IRQ_SPI(29)</span>
<span class="cp">#define EXYNOS4_IRQ_EINT14		IRQ_SPI(30)</span>
<span class="cp">#define EXYNOS4_IRQ_EINT15		IRQ_SPI(31)</span>

<span class="cp">#define EXYNOS4_IRQ_MDMA0		IRQ_SPI(33)</span>
<span class="cp">#define EXYNOS4_IRQ_MDMA1		IRQ_SPI(34)</span>
<span class="cp">#define EXYNOS4_IRQ_PDMA0		IRQ_SPI(35)</span>
<span class="cp">#define EXYNOS4_IRQ_PDMA1		IRQ_SPI(36)</span>
<span class="cp">#define EXYNOS4_IRQ_TIMER0_VIC		IRQ_SPI(37)</span>
<span class="cp">#define EXYNOS4_IRQ_TIMER1_VIC		IRQ_SPI(38)</span>
<span class="cp">#define EXYNOS4_IRQ_TIMER2_VIC		IRQ_SPI(39)</span>
<span class="cp">#define EXYNOS4_IRQ_TIMER3_VIC		IRQ_SPI(40)</span>
<span class="cp">#define EXYNOS4_IRQ_TIMER4_VIC		IRQ_SPI(41)</span>
<span class="cp">#define EXYNOS4_IRQ_MCT_L0		IRQ_SPI(42)</span>
<span class="cp">#define EXYNOS4_IRQ_WDT			IRQ_SPI(43)</span>
<span class="cp">#define EXYNOS4_IRQ_RTC_ALARM		IRQ_SPI(44)</span>
<span class="cp">#define EXYNOS4_IRQ_RTC_TIC		IRQ_SPI(45)</span>
<span class="cp">#define EXYNOS4_IRQ_GPIO_XB		IRQ_SPI(46)</span>
<span class="cp">#define EXYNOS4_IRQ_GPIO_XA		IRQ_SPI(47)</span>
<span class="cp">#define EXYNOS4_IRQ_MCT_L1		IRQ_SPI(48)</span>

<span class="cp">#define EXYNOS4_IRQ_UART0		IRQ_SPI(52)</span>
<span class="cp">#define EXYNOS4_IRQ_UART1		IRQ_SPI(53)</span>
<span class="cp">#define EXYNOS4_IRQ_UART2		IRQ_SPI(54)</span>
<span class="cp">#define EXYNOS4_IRQ_UART3		IRQ_SPI(55)</span>
<span class="cp">#define EXYNOS4_IRQ_UART4		IRQ_SPI(56)</span>
<span class="cp">#define EXYNOS4_IRQ_MCT_G0		IRQ_SPI(57)</span>
<span class="cp">#define EXYNOS4_IRQ_IIC			IRQ_SPI(58)</span>
<span class="cp">#define EXYNOS4_IRQ_IIC1		IRQ_SPI(59)</span>
<span class="cp">#define EXYNOS4_IRQ_IIC2		IRQ_SPI(60)</span>
<span class="cp">#define EXYNOS4_IRQ_IIC3		IRQ_SPI(61)</span>
<span class="cp">#define EXYNOS4_IRQ_IIC4		IRQ_SPI(62)</span>
<span class="cp">#define EXYNOS4_IRQ_IIC5		IRQ_SPI(63)</span>
<span class="cp">#define EXYNOS4_IRQ_IIC6		IRQ_SPI(64)</span>
<span class="cp">#define EXYNOS4_IRQ_IIC7		IRQ_SPI(65)</span>
<span class="cp">#define EXYNOS4_IRQ_SPI0		IRQ_SPI(66)</span>
<span class="cp">#define EXYNOS4_IRQ_SPI1		IRQ_SPI(67)</span>
<span class="cp">#define EXYNOS4_IRQ_SPI2		IRQ_SPI(68)</span>

<span class="cp">#define EXYNOS4_IRQ_USB_HOST		IRQ_SPI(70)</span>
<span class="cp">#define EXYNOS4_IRQ_USB_HSOTG		IRQ_SPI(71)</span>
<span class="cp">#define EXYNOS4_IRQ_MODEM_IF		IRQ_SPI(72)</span>
<span class="cp">#define EXYNOS4_IRQ_HSMMC0		IRQ_SPI(73)</span>
<span class="cp">#define EXYNOS4_IRQ_HSMMC1		IRQ_SPI(74)</span>
<span class="cp">#define EXYNOS4_IRQ_HSMMC2		IRQ_SPI(75)</span>
<span class="cp">#define EXYNOS4_IRQ_HSMMC3		IRQ_SPI(76)</span>
<span class="cp">#define EXYNOS4_IRQ_DWMCI		IRQ_SPI(77)</span>

<span class="cp">#define EXYNOS4_IRQ_MIPI_CSIS0		IRQ_SPI(78)</span>
<span class="cp">#define EXYNOS4_IRQ_MIPI_CSIS1		IRQ_SPI(80)</span>

<span class="cp">#define EXYNOS4_IRQ_ONENAND_AUDI	IRQ_SPI(82)</span>
<span class="cp">#define EXYNOS4_IRQ_ROTATOR		IRQ_SPI(83)</span>
<span class="cp">#define EXYNOS4_IRQ_FIMC0		IRQ_SPI(84)</span>
<span class="cp">#define EXYNOS4_IRQ_FIMC1		IRQ_SPI(85)</span>
<span class="cp">#define EXYNOS4_IRQ_FIMC2		IRQ_SPI(86)</span>
<span class="cp">#define EXYNOS4_IRQ_FIMC3		IRQ_SPI(87)</span>
<span class="cp">#define EXYNOS4_IRQ_JPEG		IRQ_SPI(88)</span>
<span class="cp">#define EXYNOS4_IRQ_2D			IRQ_SPI(89)</span>
<span class="cp">#define EXYNOS4_IRQ_PCIE		IRQ_SPI(90)</span>

<span class="cp">#define EXYNOS4_IRQ_MIXER		IRQ_SPI(91)</span>
<span class="cp">#define EXYNOS4_IRQ_HDMI		IRQ_SPI(92)</span>
<span class="cp">#define EXYNOS4_IRQ_IIC_HDMIPHY		IRQ_SPI(93)</span>
<span class="cp">#define EXYNOS4_IRQ_MFC			IRQ_SPI(94)</span>
<span class="cp">#define EXYNOS4_IRQ_SDO			IRQ_SPI(95)</span>

<span class="cp">#define EXYNOS4_IRQ_AUDIO_SS		IRQ_SPI(96)</span>
<span class="cp">#define EXYNOS4_IRQ_I2S0		IRQ_SPI(97)</span>
<span class="cp">#define EXYNOS4_IRQ_I2S1		IRQ_SPI(98)</span>
<span class="cp">#define EXYNOS4_IRQ_I2S2		IRQ_SPI(99)</span>
<span class="cp">#define EXYNOS4_IRQ_AC97		IRQ_SPI(100)</span>

<span class="cp">#define EXYNOS4_IRQ_SPDIF		IRQ_SPI(104)</span>
<span class="cp">#define EXYNOS4_IRQ_ADC0		IRQ_SPI(105)</span>
<span class="cp">#define EXYNOS4_IRQ_PEN0		IRQ_SPI(106)</span>
<span class="cp">#define EXYNOS4_IRQ_ADC1		IRQ_SPI(107)</span>
<span class="cp">#define EXYNOS4_IRQ_PEN1		IRQ_SPI(108)</span>
<span class="cp">#define EXYNOS4_IRQ_KEYPAD		IRQ_SPI(109)</span>
<span class="cp">#define EXYNOS4_IRQ_PMU			IRQ_SPI(110)</span>
<span class="cp">#define EXYNOS4_IRQ_GPS			IRQ_SPI(111)</span>
<span class="cp">#define EXYNOS4_IRQ_INTFEEDCTRL_SSS	IRQ_SPI(112)</span>
<span class="cp">#define EXYNOS4_IRQ_SLIMBUS		IRQ_SPI(113)</span>

<span class="cp">#define EXYNOS4_IRQ_TSI			IRQ_SPI(115)</span>
<span class="cp">#define EXYNOS4_IRQ_SATA		IRQ_SPI(116)</span>

<span class="cp">#define EXYNOS4_IRQ_SYSMMU_MDMA0_0	COMBINER_IRQ(4, 0)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_SSS_0	COMBINER_IRQ(4, 1)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_FIMC0_0	COMBINER_IRQ(4, 2)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_FIMC1_0	COMBINER_IRQ(4, 3)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_FIMC2_0	COMBINER_IRQ(4, 4)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_FIMC3_0	COMBINER_IRQ(4, 5)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_JPEG_0	COMBINER_IRQ(4, 6)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_2D_0		COMBINER_IRQ(4, 7)</span>

<span class="cp">#define EXYNOS4_IRQ_SYSMMU_ROTATOR_0	COMBINER_IRQ(5, 0)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_MDMA1_0	COMBINER_IRQ(5, 1)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_LCD0_M0_0	COMBINER_IRQ(5, 2)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_LCD1_M1_0	COMBINER_IRQ(5, 3)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_TV_M0_0	COMBINER_IRQ(5, 4)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_MFC_M0_0	COMBINER_IRQ(5, 5)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_MFC_M1_0	COMBINER_IRQ(5, 6)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_PCIE_0	COMBINER_IRQ(5, 7)</span>

<span class="cp">#define EXYNOS4_IRQ_SYSMMU_FIMC_LITE0_0	COMBINER_IRQ(16, 0)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_FIMC_LITE1_0	COMBINER_IRQ(16, 1)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_FIMC_ISP_0	COMBINER_IRQ(16, 2)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_FIMC_DRC_0	COMBINER_IRQ(16, 3)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_FIMC_FD_0	COMBINER_IRQ(16, 4)</span>
<span class="cp">#define EXYNOS4_IRQ_SYSMMU_FIMC_CX_0	COMBINER_IRQ(16, 5)</span>

<span class="cp">#define EXYNOS4_IRQ_FIMD0_FIFO		COMBINER_IRQ(11, 0)</span>
<span class="cp">#define EXYNOS4_IRQ_FIMD0_VSYNC		COMBINER_IRQ(11, 1)</span>
<span class="cp">#define EXYNOS4_IRQ_FIMD0_SYSTEM	COMBINER_IRQ(11, 2)</span>

<span class="cp">#define EXYNOS4_MAX_COMBINER_NR		16</span>

<span class="cp">#define EXYNOS4_IRQ_GPIO1_NR_GROUPS	16</span>
<span class="cp">#define EXYNOS4_IRQ_GPIO2_NR_GROUPS	9</span>

<span class="cm">/*</span>
<span class="cm"> * For Compatibility:</span>
<span class="cm"> * the default is for EXYNOS4, and</span>
<span class="cm"> * for exynos5, should be re-mapped at function</span>
<span class="cm"> */</span>

<span class="cp">#define IRQ_TIMER0_VIC			EXYNOS4_IRQ_TIMER0_VIC</span>
<span class="cp">#define IRQ_TIMER1_VIC			EXYNOS4_IRQ_TIMER1_VIC</span>
<span class="cp">#define IRQ_TIMER2_VIC			EXYNOS4_IRQ_TIMER2_VIC</span>
<span class="cp">#define IRQ_TIMER3_VIC			EXYNOS4_IRQ_TIMER3_VIC</span>
<span class="cp">#define IRQ_TIMER4_VIC			EXYNOS4_IRQ_TIMER4_VIC</span>

<span class="cp">#define IRQ_WDT				EXYNOS4_IRQ_WDT</span>
<span class="cp">#define IRQ_RTC_ALARM			EXYNOS4_IRQ_RTC_ALARM</span>
<span class="cp">#define IRQ_RTC_TIC			EXYNOS4_IRQ_RTC_TIC</span>
<span class="cp">#define IRQ_GPIO_XB			EXYNOS4_IRQ_GPIO_XB</span>
<span class="cp">#define IRQ_GPIO_XA			EXYNOS4_IRQ_GPIO_XA</span>

<span class="cp">#define IRQ_IIC				EXYNOS4_IRQ_IIC</span>
<span class="cp">#define IRQ_IIC1			EXYNOS4_IRQ_IIC1</span>
<span class="cp">#define IRQ_IIC3			EXYNOS4_IRQ_IIC3</span>
<span class="cp">#define IRQ_IIC5			EXYNOS4_IRQ_IIC5</span>
<span class="cp">#define IRQ_IIC6			EXYNOS4_IRQ_IIC6</span>
<span class="cp">#define IRQ_IIC7			EXYNOS4_IRQ_IIC7</span>

<span class="cp">#define IRQ_USB_HOST			EXYNOS4_IRQ_USB_HOST</span>
<span class="cp">#define IRQ_OTG				EXYNOS4_IRQ_USB_HSOTG</span>

<span class="cp">#define IRQ_HSMMC0			EXYNOS4_IRQ_HSMMC0</span>
<span class="cp">#define IRQ_HSMMC1			EXYNOS4_IRQ_HSMMC1</span>
<span class="cp">#define IRQ_HSMMC2			EXYNOS4_IRQ_HSMMC2</span>
<span class="cp">#define IRQ_HSMMC3			EXYNOS4_IRQ_HSMMC3</span>

<span class="cp">#define IRQ_MIPI_CSIS0			EXYNOS4_IRQ_MIPI_CSIS0</span>

<span class="cp">#define IRQ_ONENAND_AUDI		EXYNOS4_IRQ_ONENAND_AUDI</span>

<span class="cp">#define IRQ_FIMC0			EXYNOS4_IRQ_FIMC0</span>
<span class="cp">#define IRQ_FIMC1			EXYNOS4_IRQ_FIMC1</span>
<span class="cp">#define IRQ_FIMC2			EXYNOS4_IRQ_FIMC2</span>
<span class="cp">#define IRQ_FIMC3			EXYNOS4_IRQ_FIMC3</span>
<span class="cp">#define IRQ_JPEG			EXYNOS4_IRQ_JPEG</span>
<span class="cp">#define IRQ_2D				EXYNOS4_IRQ_2D</span>

<span class="cp">#define IRQ_MIXER			EXYNOS4_IRQ_MIXER</span>
<span class="cp">#define IRQ_HDMI			EXYNOS4_IRQ_HDMI</span>
<span class="cp">#define IRQ_IIC_HDMIPHY			EXYNOS4_IRQ_IIC_HDMIPHY</span>
<span class="cp">#define IRQ_MFC				EXYNOS4_IRQ_MFC</span>
<span class="cp">#define IRQ_SDO				EXYNOS4_IRQ_SDO</span>

<span class="cp">#define IRQ_I2S0			EXYNOS4_IRQ_I2S0</span>

<span class="cp">#define IRQ_ADC				EXYNOS4_IRQ_ADC0</span>
<span class="cp">#define IRQ_TC				EXYNOS4_IRQ_PEN0</span>

<span class="cp">#define IRQ_KEYPAD			EXYNOS4_IRQ_KEYPAD</span>
<span class="cp">#define IRQ_PMU				EXYNOS4_IRQ_PMU</span>

<span class="cp">#define IRQ_FIMD0_FIFO			EXYNOS4_IRQ_FIMD0_FIFO</span>
<span class="cp">#define IRQ_FIMD0_VSYNC			EXYNOS4_IRQ_FIMD0_VSYNC</span>
<span class="cp">#define IRQ_FIMD0_SYSTEM		EXYNOS4_IRQ_FIMD0_SYSTEM</span>

<span class="cp">#define IRQ_GPIO1_NR_GROUPS		EXYNOS4_IRQ_GPIO1_NR_GROUPS</span>
<span class="cp">#define IRQ_GPIO2_NR_GROUPS		EXYNOS4_IRQ_GPIO2_NR_GROUPS</span>

<span class="cm">/* For EXYNOS5 SoCs */</span>

<span class="cp">#define EXYNOS5_IRQ_MDMA0		IRQ_SPI(33)</span>
<span class="cp">#define EXYNOS5_IRQ_PDMA0		IRQ_SPI(34)</span>
<span class="cp">#define EXYNOS5_IRQ_PDMA1		IRQ_SPI(35)</span>
<span class="cp">#define EXYNOS5_IRQ_TIMER0_VIC		IRQ_SPI(36)</span>
<span class="cp">#define EXYNOS5_IRQ_TIMER1_VIC		IRQ_SPI(37)</span>
<span class="cp">#define EXYNOS5_IRQ_TIMER2_VIC		IRQ_SPI(38)</span>
<span class="cp">#define EXYNOS5_IRQ_TIMER3_VIC		IRQ_SPI(39)</span>
<span class="cp">#define EXYNOS5_IRQ_TIMER4_VIC		IRQ_SPI(40)</span>
<span class="cp">#define EXYNOS5_IRQ_RTIC		IRQ_SPI(41)</span>
<span class="cp">#define EXYNOS5_IRQ_WDT			IRQ_SPI(42)</span>
<span class="cp">#define EXYNOS5_IRQ_RTC_ALARM		IRQ_SPI(43)</span>
<span class="cp">#define EXYNOS5_IRQ_RTC_TIC		IRQ_SPI(44)</span>
<span class="cp">#define EXYNOS5_IRQ_GPIO_XB		IRQ_SPI(45)</span>
<span class="cp">#define EXYNOS5_IRQ_GPIO_XA		IRQ_SPI(46)</span>
<span class="cp">#define EXYNOS5_IRQ_GPIO		IRQ_SPI(47)</span>
<span class="cp">#define EXYNOS5_IRQ_IEM_IEC		IRQ_SPI(48)</span>
<span class="cp">#define EXYNOS5_IRQ_IEM_APC		IRQ_SPI(49)</span>
<span class="cp">#define EXYNOS5_IRQ_GPIO_C2C		IRQ_SPI(50)</span>
<span class="cp">#define EXYNOS5_IRQ_UART0		IRQ_SPI(51)</span>
<span class="cp">#define EXYNOS5_IRQ_UART1		IRQ_SPI(52)</span>
<span class="cp">#define EXYNOS5_IRQ_UART2		IRQ_SPI(53)</span>
<span class="cp">#define EXYNOS5_IRQ_UART3		IRQ_SPI(54)</span>
<span class="cp">#define EXYNOS5_IRQ_UART4		IRQ_SPI(55)</span>
<span class="cp">#define EXYNOS5_IRQ_IIC			IRQ_SPI(56)</span>
<span class="cp">#define EXYNOS5_IRQ_IIC1		IRQ_SPI(57)</span>
<span class="cp">#define EXYNOS5_IRQ_IIC2		IRQ_SPI(58)</span>
<span class="cp">#define EXYNOS5_IRQ_IIC3		IRQ_SPI(59)</span>
<span class="cp">#define EXYNOS5_IRQ_IIC4		IRQ_SPI(60)</span>
<span class="cp">#define EXYNOS5_IRQ_IIC5		IRQ_SPI(61)</span>
<span class="cp">#define EXYNOS5_IRQ_IIC6		IRQ_SPI(62)</span>
<span class="cp">#define EXYNOS5_IRQ_IIC7		IRQ_SPI(63)</span>
<span class="cp">#define EXYNOS5_IRQ_IIC_HDMIPHY		IRQ_SPI(64)</span>
<span class="cp">#define EXYNOS5_IRQ_TMU			IRQ_SPI(65)</span>
<span class="cp">#define EXYNOS5_IRQ_FIQ_0		IRQ_SPI(66)</span>
<span class="cp">#define EXYNOS5_IRQ_FIQ_1		IRQ_SPI(67)</span>
<span class="cp">#define EXYNOS5_IRQ_SPI0		IRQ_SPI(68)</span>
<span class="cp">#define EXYNOS5_IRQ_SPI1		IRQ_SPI(69)</span>
<span class="cp">#define EXYNOS5_IRQ_SPI2		IRQ_SPI(70)</span>
<span class="cp">#define EXYNOS5_IRQ_USB_HOST		IRQ_SPI(71)</span>
<span class="cp">#define EXYNOS5_IRQ_USB3_DRD		IRQ_SPI(72)</span>
<span class="cp">#define EXYNOS5_IRQ_MIPI_HSI		IRQ_SPI(73)</span>
<span class="cp">#define EXYNOS5_IRQ_USB_HSOTG		IRQ_SPI(74)</span>
<span class="cp">#define EXYNOS5_IRQ_HSMMC0		IRQ_SPI(75)</span>
<span class="cp">#define EXYNOS5_IRQ_HSMMC1		IRQ_SPI(76)</span>
<span class="cp">#define EXYNOS5_IRQ_HSMMC2		IRQ_SPI(77)</span>
<span class="cp">#define EXYNOS5_IRQ_HSMMC3		IRQ_SPI(78)</span>
<span class="cp">#define EXYNOS5_IRQ_MIPICSI0		IRQ_SPI(79)</span>
<span class="cp">#define EXYNOS5_IRQ_MIPICSI1		IRQ_SPI(80)</span>
<span class="cp">#define EXYNOS5_IRQ_EFNFCON_DMA_ABORT	IRQ_SPI(81)</span>
<span class="cp">#define EXYNOS5_IRQ_MIPIDSI0		IRQ_SPI(82)</span>
<span class="cp">#define EXYNOS5_IRQ_WDT_IOP		IRQ_SPI(83)</span>
<span class="cp">#define EXYNOS5_IRQ_ROTATOR		IRQ_SPI(84)</span>
<span class="cp">#define EXYNOS5_IRQ_GSC0		IRQ_SPI(85)</span>
<span class="cp">#define EXYNOS5_IRQ_GSC1		IRQ_SPI(86)</span>
<span class="cp">#define EXYNOS5_IRQ_GSC2		IRQ_SPI(87)</span>
<span class="cp">#define EXYNOS5_IRQ_GSC3		IRQ_SPI(88)</span>
<span class="cp">#define EXYNOS5_IRQ_JPEG		IRQ_SPI(89)</span>
<span class="cp">#define EXYNOS5_IRQ_EFNFCON_DMA		IRQ_SPI(90)</span>
<span class="cp">#define EXYNOS5_IRQ_2D			IRQ_SPI(91)</span>
<span class="cp">#define EXYNOS5_IRQ_EFNFCON_0		IRQ_SPI(92)</span>
<span class="cp">#define EXYNOS5_IRQ_EFNFCON_1		IRQ_SPI(93)</span>
<span class="cp">#define EXYNOS5_IRQ_MIXER		IRQ_SPI(94)</span>
<span class="cp">#define EXYNOS5_IRQ_HDMI		IRQ_SPI(95)</span>
<span class="cp">#define EXYNOS5_IRQ_MFC			IRQ_SPI(96)</span>
<span class="cp">#define EXYNOS5_IRQ_AUDIO_SS		IRQ_SPI(97)</span>
<span class="cp">#define EXYNOS5_IRQ_I2S0		IRQ_SPI(98)</span>
<span class="cp">#define EXYNOS5_IRQ_I2S1		IRQ_SPI(99)</span>
<span class="cp">#define EXYNOS5_IRQ_I2S2		IRQ_SPI(100)</span>
<span class="cp">#define EXYNOS5_IRQ_AC97		IRQ_SPI(101)</span>
<span class="cp">#define EXYNOS5_IRQ_PCM0		IRQ_SPI(102)</span>
<span class="cp">#define EXYNOS5_IRQ_PCM1		IRQ_SPI(103)</span>
<span class="cp">#define EXYNOS5_IRQ_PCM2		IRQ_SPI(104)</span>
<span class="cp">#define EXYNOS5_IRQ_SPDIF		IRQ_SPI(105)</span>
<span class="cp">#define EXYNOS5_IRQ_ADC0		IRQ_SPI(106)</span>
<span class="cp">#define EXYNOS5_IRQ_ADC1		IRQ_SPI(107)</span>
<span class="cp">#define EXYNOS5_IRQ_SATA_PHY		IRQ_SPI(108)</span>
<span class="cp">#define EXYNOS5_IRQ_SATA_PMEMREQ	IRQ_SPI(109)</span>
<span class="cp">#define EXYNOS5_IRQ_CAM_C		IRQ_SPI(110)</span>
<span class="cp">#define EXYNOS5_IRQ_EAGLE_PMU		IRQ_SPI(111)</span>
<span class="cp">#define EXYNOS5_IRQ_INTFEEDCTRL_SSS	IRQ_SPI(112)</span>
<span class="cp">#define EXYNOS5_IRQ_DP1_INTP1		IRQ_SPI(113)</span>
<span class="cp">#define EXYNOS5_IRQ_CEC			IRQ_SPI(114)</span>
<span class="cp">#define EXYNOS5_IRQ_SATA		IRQ_SPI(115)</span>

<span class="cp">#define EXYNOS5_IRQ_MCT_L0		IRQ_SPI(120)</span>
<span class="cp">#define EXYNOS5_IRQ_MCT_L1		IRQ_SPI(121)</span>
<span class="cp">#define EXYNOS5_IRQ_MMC44		IRQ_SPI(123)</span>
<span class="cp">#define EXYNOS5_IRQ_MDMA1		IRQ_SPI(124)</span>
<span class="cp">#define EXYNOS5_IRQ_FIMC_LITE0		IRQ_SPI(125)</span>
<span class="cp">#define EXYNOS5_IRQ_FIMC_LITE1		IRQ_SPI(126)</span>
<span class="cp">#define EXYNOS5_IRQ_RP_TIMER		IRQ_SPI(127)</span>

<span class="cp">#define EXYNOS5_IRQ_PMU			COMBINER_IRQ(1, 2)</span>

<span class="cp">#define EXYNOS5_IRQ_SYSMMU_GSC0_0	COMBINER_IRQ(2, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_GSC0_1	COMBINER_IRQ(2, 1)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_GSC1_0	COMBINER_IRQ(2, 2)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_GSC1_1	COMBINER_IRQ(2, 3)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_GSC2_0	COMBINER_IRQ(2, 4)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_GSC2_1	COMBINER_IRQ(2, 5)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_GSC3_0	COMBINER_IRQ(2, 6)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_GSC3_1	COMBINER_IRQ(2, 7)</span>

<span class="cp">#define EXYNOS5_IRQ_SYSMMU_LITE2_0	COMBINER_IRQ(3, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_LITE2_1	COMBINER_IRQ(3, 1)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_FIMD1_0	COMBINER_IRQ(3, 2)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_FIMD1_1	COMBINER_IRQ(3, 3)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_LITE0_0	COMBINER_IRQ(3, 4)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_LITE0_1	COMBINER_IRQ(3, 5)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_SCALERPISP_0	COMBINER_IRQ(3, 6)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_SCALERPISP_1	COMBINER_IRQ(3, 7)</span>

<span class="cp">#define EXYNOS5_IRQ_SYSMMU_ROTATOR_0	COMBINER_IRQ(4, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_ROTATOR_1	COMBINER_IRQ(4, 1)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_JPEG_0	COMBINER_IRQ(4, 2)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_JPEG_1	COMBINER_IRQ(4, 3)</span>

<span class="cp">#define EXYNOS5_IRQ_SYSMMU_FD_0		COMBINER_IRQ(5, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_FD_1		COMBINER_IRQ(5, 1)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_SCALERCISP_0	COMBINER_IRQ(5, 2)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_SCALERCISP_1	COMBINER_IRQ(5, 3)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_MCUISP_0	COMBINER_IRQ(5, 4)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_MCUISP_1	COMBINER_IRQ(5, 5)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_3DNR_0	COMBINER_IRQ(5, 6)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_3DNR_1	COMBINER_IRQ(5, 7)</span>

<span class="cp">#define EXYNOS5_IRQ_SYSMMU_ARM_0	COMBINER_IRQ(6, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_ARM_1	COMBINER_IRQ(6, 1)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_MFC_R_0	COMBINER_IRQ(6, 2)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_MFC_R_1	COMBINER_IRQ(6, 3)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_RTIC_0	COMBINER_IRQ(6, 4)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_RTIC_1	COMBINER_IRQ(6, 5)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_SSS_0	COMBINER_IRQ(6, 6)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_SSS_1	COMBINER_IRQ(6, 7)</span>

<span class="cp">#define EXYNOS5_IRQ_SYSMMU_MDMA0_0	COMBINER_IRQ(7, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_MDMA0_1	COMBINER_IRQ(7, 1)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_MDMA1_0	COMBINER_IRQ(7, 2)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_MDMA1_1	COMBINER_IRQ(7, 3)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_TV_0		COMBINER_IRQ(7, 4)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_TV_1		COMBINER_IRQ(7, 5)</span>

<span class="cp">#define EXYNOS5_IRQ_SYSMMU_MFC_L_0	COMBINER_IRQ(8, 5)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_MFC_L_1	COMBINER_IRQ(8, 6)</span>

<span class="cp">#define EXYNOS5_IRQ_SYSMMU_DIS1_0	COMBINER_IRQ(9, 4)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_DIS1_1	COMBINER_IRQ(9, 5)</span>

<span class="cp">#define EXYNOS5_IRQ_DP			COMBINER_IRQ(10, 3)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_DIS0_0	COMBINER_IRQ(10, 4)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_DIS0_1	COMBINER_IRQ(10, 5)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_ISP_0	COMBINER_IRQ(10, 6)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_ISP_1	COMBINER_IRQ(10, 7)</span>

<span class="cp">#define EXYNOS5_IRQ_SYSMMU_ODC_0	COMBINER_IRQ(11, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_ODC_1	COMBINER_IRQ(11, 1)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_DRC_0	COMBINER_IRQ(11, 6)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_DRC_1	COMBINER_IRQ(11, 7)</span>

<span class="cp">#define EXYNOS5_IRQ_MDMA1_ABORT		COMBINER_IRQ(13, 1)</span>

<span class="cp">#define EXYNOS5_IRQ_MDMA0_ABORT		COMBINER_IRQ(15, 3)</span>

<span class="cp">#define EXYNOS5_IRQ_FIMD1_FIFO		COMBINER_IRQ(18, 4)</span>
<span class="cp">#define EXYNOS5_IRQ_FIMD1_VSYNC		COMBINER_IRQ(18, 5)</span>
<span class="cp">#define EXYNOS5_IRQ_FIMD1_SYSTEM	COMBINER_IRQ(18, 6)</span>

<span class="cp">#define EXYNOS5_IRQ_ARMIOP_GIC		COMBINER_IRQ(19, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_ARMISP_GIC		COMBINER_IRQ(19, 1)</span>
<span class="cp">#define EXYNOS5_IRQ_IOP_GIC		COMBINER_IRQ(19, 3)</span>
<span class="cp">#define EXYNOS5_IRQ_ISP_GIC		COMBINER_IRQ(19, 4)</span>

<span class="cp">#define EXYNOS5_IRQ_PMU_CPU1		COMBINER_IRQ(22, 4)</span>

<span class="cp">#define EXYNOS5_IRQ_EINT0		COMBINER_IRQ(23, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_MCT_G0		COMBINER_IRQ(23, 3)</span>
<span class="cp">#define EXYNOS5_IRQ_MCT_G1		COMBINER_IRQ(23, 4)</span>

<span class="cp">#define EXYNOS5_IRQ_EINT1		COMBINER_IRQ(24, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_LITE1_0	COMBINER_IRQ(24, 1)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_LITE1_1	COMBINER_IRQ(24, 2)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_2D_0		COMBINER_IRQ(24, 5)</span>
<span class="cp">#define EXYNOS5_IRQ_SYSMMU_2D_1		COMBINER_IRQ(24, 6)</span>

<span class="cp">#define EXYNOS5_IRQ_EINT2		COMBINER_IRQ(25, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_EINT3		COMBINER_IRQ(25, 1)</span>

<span class="cp">#define EXYNOS5_IRQ_EINT4		COMBINER_IRQ(26, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_EINT5		COMBINER_IRQ(26, 1)</span>

<span class="cp">#define EXYNOS5_IRQ_EINT6		COMBINER_IRQ(27, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_EINT7		COMBINER_IRQ(27, 1)</span>

<span class="cp">#define EXYNOS5_IRQ_EINT8		COMBINER_IRQ(28, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_EINT9		COMBINER_IRQ(28, 1)</span>

<span class="cp">#define EXYNOS5_IRQ_EINT10		COMBINER_IRQ(29, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_EINT11		COMBINER_IRQ(29, 1)</span>

<span class="cp">#define EXYNOS5_IRQ_EINT12		COMBINER_IRQ(30, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_EINT13		COMBINER_IRQ(30, 1)</span>

<span class="cp">#define EXYNOS5_IRQ_EINT14		COMBINER_IRQ(31, 0)</span>
<span class="cp">#define EXYNOS5_IRQ_EINT15		COMBINER_IRQ(31, 1)</span>

<span class="cp">#define EXYNOS5_MAX_COMBINER_NR		32</span>

<span class="cp">#define EXYNOS5_IRQ_GPIO1_NR_GROUPS	14</span>
<span class="cp">#define EXYNOS5_IRQ_GPIO2_NR_GROUPS	9</span>
<span class="cp">#define EXYNOS5_IRQ_GPIO3_NR_GROUPS	5</span>
<span class="cp">#define EXYNOS5_IRQ_GPIO4_NR_GROUPS	1</span>

<span class="cp">#define MAX_COMBINER_NR			(EXYNOS4_MAX_COMBINER_NR &gt; EXYNOS5_MAX_COMBINER_NR ? \</span>
<span class="cp">					EXYNOS4_MAX_COMBINER_NR : EXYNOS5_MAX_COMBINER_NR)</span>

<span class="cp">#define S5P_EINT_BASE1			COMBINER_IRQ(MAX_COMBINER_NR, 0)</span>
<span class="cp">#define S5P_EINT_BASE2			(S5P_EINT_BASE1 + 16)</span>
<span class="cp">#define S5P_GPIOINT_BASE		(S5P_EINT_BASE1 + 32)</span>
<span class="cp">#define IRQ_GPIO_END			(S5P_GPIOINT_BASE + S5P_GPIOINT_COUNT)</span>
<span class="cp">#define IRQ_TIMER_BASE			(IRQ_GPIO_END + 64)</span>

<span class="cm">/* Set the default NR_IRQS */</span>

<span class="cp">#define NR_IRQS				(IRQ_TIMER_BASE + IRQ_TIMER_COUNT)</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_IRQS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
