// ===========================================================
// RTL generated by ActiveCore framework
// Date: 2021-09-03 14:57:06
// Copyright Alexander Antonov <antonov.alex.alex@gmail.com>
// ===========================================================

`include "riscv_6stage.svh"

module riscv_6stage (
	input logic unsigned [0:0] clk_i
	, input logic unsigned [0:0] rst_i
	, output logic unsigned [0:0] genmcopipe_instr_mem_req_genfifo_req_o
	, output genpmodule_riscv_6stage_genmcopipe_instr_mem_genstruct_fifo_wdata genmcopipe_instr_mem_req_genfifo_wdata_bo
	, input logic unsigned [0:0] genmcopipe_instr_mem_req_genfifo_ack_i
	, output logic unsigned [0:0] genmcopipe_data_mem_req_genfifo_req_o
	, output genpmodule_riscv_6stage_genmcopipe_data_mem_genstruct_fifo_wdata genmcopipe_data_mem_req_genfifo_wdata_bo
	, input logic unsigned [0:0] genmcopipe_data_mem_req_genfifo_ack_i
	, input logic unsigned [0:0] irq_fifo_genfifo_req_i
	, input logic unsigned [7:0] irq_fifo_genfifo_rdata_bi
	, output logic unsigned [0:0] irq_fifo_genfifo_ack_o
	, input logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_req_i
	, input logic unsigned [31:0] genmcopipe_instr_mem_resp_genfifo_rdata_bi
	, output logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_ack_o
	, input logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_req_i
	, input logic unsigned [31:0] genmcopipe_data_mem_resp_genfifo_rdata_bi
	, output logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_ack_o
);

typedef struct packed {
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [31:0] nextinstr_addr;
} genpstage_IADDR_TRX_LOCAL_STRUCT;

typedef struct packed {
	logic unsigned [0:0] instr_req_done;
	riscv_6stage_busreq_mem_struct instr_busreq;
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [31:0] nextinstr_addr;
} genpstage_IFETCH_TRX_LOCAL_STRUCT;

typedef struct packed {
	logic unsigned [31:0] instr_code;
	logic unsigned [6:0] opcode;
	logic unsigned [0:0] alu_unsigned;
	logic unsigned [4:0] rs1_addr;
	logic unsigned [4:0] rs2_addr;
	logic unsigned [4:0] rd_addr;
	logic unsigned [2:0] funct3;
	logic unsigned [6:0] funct7;
	logic unsigned [4:0] shamt;
	logic unsigned [3:0] pred;
	logic unsigned [3:0] succ;
	logic unsigned [11:0] csrnum;
	logic unsigned [4:0] zimm;
	logic unsigned [31:0] immediate_I;
	logic unsigned [31:0] immediate_S;
	logic unsigned [31:0] immediate_B;
	logic unsigned [31:0] immediate_U;
	logic unsigned [31:0] immediate_J;
	logic unsigned [1:0] op1_source;
	logic unsigned [0:0] rd_req;
	logic unsigned [2:0] rd_source;
	logic unsigned [31:0] immediate;
	logic unsigned [1:0] op2_source;
	logic unsigned [0:0] alu_req;
	logic unsigned [3:0] alu_opcode;
	logic unsigned [0:0] jump_req;
	logic unsigned [0:0] jump_src;
	logic unsigned [0:0] rs1_req;
	logic unsigned [0:0] rs2_req;
	logic unsigned [0:0] jump_req_cond;
	logic unsigned [0:0] mem_req;
	logic unsigned [0:0] mem_cmd;
	logic unsigned [0:0] fencereq;
	logic unsigned [0:0] ebreakreq;
	logic unsigned [0:0] ecallreq;
	logic unsigned [0:0] csrreq;
	logic unsigned [3:0] mem_be;
	logic unsigned [0:0] load_signext;
	logic unsigned [0:0] mret_req;
	logic unsigned [31:0] rs1_rdata;
	logic unsigned [31:0] rs2_rdata;
	logic unsigned [31:0] csr_rdata;
	logic unsigned [31:0] alu_op1;
	logic unsigned [31:0] alu_op2;
	logic unsigned [32:0] alu_op1_wide;
	logic unsigned [32:0] alu_op2_wide;
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [31:0] nextinstr_addr;
} genpstage_IDECODE_TRX_LOCAL_STRUCT;

typedef struct packed {
	logic unsigned [7:0] irq_mcause;
	logic unsigned [0:0] irq_recv;
	logic unsigned [0:0] jump_req;
	logic unsigned [0:0] jump_req_cond;
	logic unsigned [0:0] jump_src;
	logic unsigned [0:0] rs1_req;
	logic unsigned [0:0] rs2_req;
	logic unsigned [0:0] rd_req;
	logic unsigned [31:0] immediate;
	logic unsigned [0:0] fencereq;
	logic unsigned [0:0] ecallreq;
	logic unsigned [0:0] ebreakreq;
	logic unsigned [0:0] csrreq;
	logic unsigned [0:0] alu_req;
	logic unsigned [0:0] mem_req;
	logic unsigned [32:0] alu_result_wide;
	logic unsigned [31:0] alu_result;
	logic unsigned [0:0] alu_CF;
	logic unsigned [0:0] alu_SF;
	logic unsigned [0:0] alu_ZF;
	logic unsigned [0:0] alu_OF;
	logic unsigned [0:0] alu_overflow;
	logic unsigned [31:0] rd_wdata;
	logic unsigned [0:0] rd_rdy;
	logic unsigned [4:0] rd_addr;
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [0:0] mret_req;
	logic unsigned [32:0] alu_op1_wide;
	logic unsigned [3:0] alu_opcode;
	logic unsigned [32:0] alu_op2_wide;
	logic unsigned [31:0] alu_op1;
	logic unsigned [31:0] alu_op2;
	logic unsigned [0:0] alu_unsigned;
	logic unsigned [2:0] rd_source;
	logic unsigned [31:0] nextinstr_addr;
	logic unsigned [31:0] csr_rdata;
	logic unsigned [2:0] funct3;
	logic unsigned [0:0] mem_cmd;
	logic unsigned [3:0] mem_be;
	logic unsigned [0:0] load_signext;
	logic unsigned [31:0] rs2_rdata;
} genpstage_EXEC_TRX_LOCAL_STRUCT;

typedef struct packed {
	logic unsigned [31:0] curinstraddr_imm;
	logic unsigned [31:0] jump_vector;
	logic unsigned [0:0] jump_req;
	logic unsigned [31:0] mem_addr;
	logic unsigned [31:0] mem_wdata;
	logic unsigned [0:0] jump_req_done;
	riscv_6stage_busreq_mem_struct data_busreq;
	logic unsigned [0:0] data_req_done;
	logic unsigned [0:0] rd_req;
	logic unsigned [4:0] rd_addr;
	logic unsigned [0:0] rd_rdy;
	logic unsigned [31:0] rd_wdata;
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [31:0] immediate;
	logic unsigned [0:0] jump_src;
	logic unsigned [31:0] alu_result;
	logic unsigned [0:0] jump_req_cond;
	logic unsigned [2:0] funct3;
	logic unsigned [0:0] alu_ZF;
	logic unsigned [0:0] alu_CF;
	logic unsigned [31:0] rs2_rdata;
	logic unsigned [0:0] mem_req;
	logic unsigned [3:0] mem_be;
	logic unsigned [0:0] mem_cmd;
	logic unsigned [2:0] rd_source;
	logic unsigned [0:0] load_signext;
} genpstage_MEM_TRX_LOCAL_STRUCT;

typedef struct packed {
	logic unsigned [31:0] mem_rdata;
	logic unsigned [0:0] rd_rdy;
	logic unsigned [31:0] rd_wdata;
	logic unsigned [0:0] rd_req;
	logic unsigned [4:0] rd_addr;
	logic unsigned [0:0] mem_req;
	logic unsigned [0:0] mem_cmd;
	logic unsigned [3:0] mem_be;
	logic unsigned [0:0] load_signext;
	logic unsigned [2:0] rd_source;
} genpstage_WB_TRX_LOCAL_STRUCT;

typedef struct packed {
	logic unsigned [0:0] if_id;
	logic unsigned [0:0] resp_done;
	logic unsigned [31:0] rdata;
	logic unsigned [0:0] rdreq_pending;
	logic unsigned [0:0] tid;
} genmcopipe_handle_data_mem_struct;

typedef struct packed {
	logic unsigned [0:0] rd_req;
	logic unsigned [4:0] rd_addr;
	logic unsigned [0:0] rd_rdy;
	logic unsigned [31:0] rd_wdata;
	logic unsigned [0:0] mem_req;
	logic unsigned [0:0] mem_cmd;
	logic unsigned [3:0] mem_be;
	logic unsigned [0:0] load_signext;
	logic unsigned [2:0] rd_source;
	genmcopipe_handle_data_mem_struct genmcopipe_handle_data_mem;
} genpstage_WB_TRX_BUF_STRUCT;

typedef struct packed {
	logic unsigned [0:0] rd_req;
	logic unsigned [4:0] rd_addr;
	logic unsigned [0:0] rd_rdy;
	logic unsigned [31:0] rd_wdata;
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [31:0] immediate;
	logic unsigned [0:0] jump_src;
	logic unsigned [31:0] alu_result;
	logic unsigned [0:0] jump_req_cond;
	logic unsigned [2:0] funct3;
	logic unsigned [0:0] alu_ZF;
	logic unsigned [0:0] alu_CF;
	logic unsigned [31:0] rs2_rdata;
	logic unsigned [0:0] jump_req;
	logic unsigned [0:0] mem_req;
	logic unsigned [3:0] mem_be;
	logic unsigned [0:0] mem_cmd;
	logic unsigned [0:0] load_signext;
	logic unsigned [2:0] rd_source;
	logic unsigned [0:0] jump_req_done;
	logic unsigned [0:0] data_req_done;
	genmcopipe_handle_data_mem_struct genmcopipe_handle_data_mem;
} genpstage_MEM_TRX_BUF_STRUCT;

typedef struct packed {
	logic unsigned [0:0] rd_req;
	logic unsigned [4:0] rd_addr;
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [0:0] mret_req;
	logic unsigned [32:0] alu_op1_wide;
	logic unsigned [0:0] alu_req;
	logic unsigned [3:0] alu_opcode;
	logic unsigned [32:0] alu_op2_wide;
	logic unsigned [31:0] alu_op1;
	logic unsigned [31:0] alu_op2;
	logic unsigned [0:0] alu_unsigned;
	logic unsigned [2:0] rd_source;
	logic unsigned [31:0] immediate;
	logic unsigned [31:0] nextinstr_addr;
	logic unsigned [31:0] csr_rdata;
	logic unsigned [0:0] jump_src;
	logic unsigned [0:0] jump_req_cond;
	logic unsigned [2:0] funct3;
	logic unsigned [31:0] rs2_rdata;
	logic unsigned [0:0] jump_req;
	logic unsigned [0:0] mem_req;
	logic unsigned [3:0] mem_be;
	logic unsigned [0:0] mem_cmd;
	logic unsigned [0:0] load_signext;
	logic unsigned [0:0] irq_recv;
	logic unsigned [7:0] irq_mcause;
} genpstage_EXEC_TRX_BUF_STRUCT;

typedef struct packed {
	logic unsigned [0:0] if_id;
	logic unsigned [0:0] resp_done;
	logic unsigned [31:0] rdata;
	logic unsigned [0:0] rdreq_pending;
	logic unsigned [0:0] tid;
} genmcopipe_handle_instr_mem_struct;

typedef struct packed {
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [31:0] nextinstr_addr;
	logic unsigned [31:0] rs1_rdata;
	logic unsigned [31:0] rs2_rdata;
	genmcopipe_handle_instr_mem_struct genmcopipe_handle_instr_mem;
} genpstage_IDECODE_TRX_BUF_STRUCT;

typedef struct packed {
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [31:0] nextinstr_addr;
	logic unsigned [0:0] instr_req_done;
	genmcopipe_handle_instr_mem_struct genmcopipe_handle_instr_mem;
} genpstage_IFETCH_TRX_BUF_STRUCT;

typedef struct packed {
	logic unsigned [0:0] DUMMY;
} genpstage_IADDR_TRX_BUF_STRUCT;


logic unsigned [0:0] genmcopipe_instr_mem_wr_ptr_next;
logic unsigned [0:0] genmcopipe_instr_mem_rd_ptr_next;
logic unsigned [0:0] genmcopipe_data_mem_wr_ptr_next;
logic unsigned [0:0] genmcopipe_data_mem_rd_ptr_next;
logic unsigned [0:0] genpstage_IADDR_genpctrl_flushreq;
genpstage_IADDR_TRX_LOCAL_STRUCT genpstage_IADDR_TRX_LOCAL;
logic unsigned [0:0] genpstage_IADDR_genctrl_active;
logic unsigned [0:0] genpstage_IADDR_genctrl_working;
logic unsigned [0:0] genpstage_IADDR_genctrl_succ;
logic unsigned [0:0] genpstage_IADDR_genctrl_occupied;
logic unsigned [0:0] genpstage_IADDR_genctrl_rdy;
logic unsigned [0:0] genpstage_IADDR_genctrl_new;
logic unsigned [0:0] genpstage_IADDR_genctrl_finish;
logic unsigned [0:0] gen202_pipex_succreq;
logic unsigned [31:0] gen203_pipex_succbuf;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_flushreq;
genpstage_IFETCH_TRX_LOCAL_STRUCT genpstage_IFETCH_TRX_LOCAL;
logic unsigned [0:0] genpstage_IFETCH_genctrl_active;
logic unsigned [0:0] genpstage_IFETCH_genctrl_working;
logic unsigned [0:0] genpstage_IFETCH_genctrl_succ;
logic unsigned [0:0] genpstage_IFETCH_genctrl_occupied;
logic unsigned [0:0] genpstage_IFETCH_genctrl_rdy;
logic unsigned [0:0] genpstage_IFETCH_genctrl_new;
logic unsigned [0:0] genpstage_IFETCH_genctrl_finish;
logic unsigned [0:0] genpstage_IDECODE_genpctrl_flushreq;
genpstage_IDECODE_TRX_LOCAL_STRUCT genpstage_IDECODE_TRX_LOCAL;
logic unsigned [0:0] genpstage_IDECODE_genctrl_active;
logic unsigned [0:0] genpstage_IDECODE_genctrl_working;
logic unsigned [0:0] genpstage_IDECODE_genctrl_succ;
logic unsigned [0:0] genpstage_IDECODE_genctrl_occupied;
logic unsigned [0:0] genpstage_IDECODE_genctrl_rdy;
logic unsigned [0:0] genpstage_IDECODE_genctrl_new;
logic unsigned [0:0] genpstage_IDECODE_genctrl_finish;
logic unsigned [0:0] genpstage_EXEC_genpctrl_flushreq;
genpstage_EXEC_TRX_LOCAL_STRUCT genpstage_EXEC_TRX_LOCAL;
logic unsigned [0:0] genpstage_EXEC_genctrl_active;
logic unsigned [0:0] genpstage_EXEC_genctrl_working;
logic unsigned [0:0] genpstage_EXEC_genctrl_succ;
logic unsigned [0:0] genpstage_EXEC_genctrl_occupied;
logic unsigned [0:0] genpstage_EXEC_genctrl_rdy;
logic unsigned [0:0] genpstage_EXEC_genctrl_new;
logic unsigned [0:0] genpstage_EXEC_genctrl_finish;
logic unsigned [0:0] genpstage_MEM_genpctrl_flushreq;
genpstage_MEM_TRX_LOCAL_STRUCT genpstage_MEM_TRX_LOCAL;
logic unsigned [0:0] genpstage_MEM_genctrl_active;
logic unsigned [0:0] genpstage_MEM_genctrl_working;
logic unsigned [0:0] genpstage_MEM_genctrl_succ;
logic unsigned [0:0] genpstage_MEM_genctrl_occupied;
logic unsigned [0:0] genpstage_MEM_genctrl_rdy;
logic unsigned [0:0] genpstage_MEM_genctrl_new;
logic unsigned [0:0] genpstage_MEM_genctrl_finish;
logic unsigned [0:0] genpstage_WB_genpctrl_flushreq;
genpstage_WB_TRX_LOCAL_STRUCT genpstage_WB_TRX_LOCAL;
logic unsigned [0:0] genpstage_WB_genctrl_active;
logic unsigned [0:0] genpstage_WB_genctrl_working;
logic unsigned [0:0] genpstage_WB_genctrl_succ;
logic unsigned [0:0] genpstage_WB_genctrl_occupied;
logic unsigned [0:0] genpstage_WB_genctrl_rdy;
logic unsigned [0:0] genpstage_WB_genctrl_new;
logic unsigned [0:0] genpstage_WB_genctrl_finish;
logic unsigned [0:0] gen204_pipex_var;
logic unsigned [32:0] gen205_pipex_var;
logic unsigned [0:0] gen206_pipex_var;
logic unsigned [0:0] gen207_pipex_var;
logic unsigned [0:0] gen208_pipex_var;
logic unsigned [0:0] gen209_pipex_var;
logic unsigned [0:0] gen210_pipex_var;
logic unsigned [0:0] gen211_pipex_var;
logic unsigned [0:0] gen212_pipex_var;
logic unsigned [0:0] gen213_pipex_var;
logic unsigned [0:0] gen214_pipex_var;
logic unsigned [0:0] gen215_pipex_var;
logic unsigned [0:0] gen216_pipex_var;
logic unsigned [31:20] gen217_pipex_var;
logic unsigned [0:0] gen218_pipex_var;
logic unsigned [31:0] gen219_pipex_var;
logic unsigned [11:0] gen220_pipex_var;
logic unsigned [0:0] gen221_pipex_var;
logic unsigned [31:0] gen222_pipex_var;
logic unsigned [12:0] gen223_pipex_var;
logic unsigned [0:0] gen224_pipex_var;
logic unsigned [31:0] gen225_pipex_var;
logic unsigned [31:0] gen226_pipex_var;
logic unsigned [20:0] gen227_pipex_var;
logic unsigned [0:0] gen228_pipex_var;
logic unsigned [31:0] gen229_pipex_var;
logic unsigned [0:0] gen230_pipex_var;
logic unsigned [0:0] gen231_pipex_var;
logic unsigned [0:0] gen232_pipex_var;
logic unsigned [0:0] gen233_pipex_var;
logic unsigned [31:0] gen234_pipex_var;
logic unsigned [0:0] gen235_pipex_var;
logic unsigned [0:0] gen236_pipex_var;
logic unsigned [31:0] gen237_pipex_var;
logic unsigned [0:0] gen238_pipex_var;
logic unsigned [0:0] gen239_pipex_var;
logic unsigned [0:0] gen240_pipex_var;
logic unsigned [0:0] gen241_pipex_var;
logic unsigned [0:0] gen242_pipex_var;
logic unsigned [0:0] gen243_pipex_var;
logic unsigned [31:0] gen244_pipex_var;
logic unsigned [31:0] gen245_pipex_var;
logic unsigned [31:0] gen246_pipex_var;
logic unsigned [0:0] gen247_pipex_var;
logic unsigned [0:0] gen248_pipex_var;
logic unsigned [0:0] gen249_pipex_var;
logic unsigned [0:0] gen250_pipex_var;
logic unsigned [0:0] gen251_pipex_var;
logic unsigned [31:0] gen252_pipex_var [31:1];
logic unsigned [31:0] gen253_pipex_var [31:1];
logic unsigned [0:0] gen254_pipex_var;
logic unsigned [0:0] gen255_pipex_var;
logic unsigned [0:0] gen256_pipex_var;
logic unsigned [0:0] gen257_pipex_var;
logic unsigned [0:0] gen258_pipex_var;
logic unsigned [0:0] gen259_pipex_var;
logic unsigned [0:0] gen260_pipex_var;
logic unsigned [0:0] gen261_pipex_var;
logic unsigned [0:0] gen262_pipex_var;
logic unsigned [0:0] gen263_pipex_var;
logic unsigned [4:0] gen264_pipex_var;
logic unsigned [0:0] gen265_pipex_var;
logic unsigned [0:0] gen266_pipex_var;
logic unsigned [0:0] gen267_pipex_var;
logic unsigned [0:0] gen268_pipex_var;
logic unsigned [31:0] gen269_pipex_var;
logic unsigned [0:0] gen270_pipex_var;
logic unsigned [0:0] gen271_pipex_var;
logic unsigned [4:0] gen272_pipex_var;
logic unsigned [0:0] gen273_pipex_var;
logic unsigned [0:0] gen274_pipex_var;
logic unsigned [0:0] gen275_pipex_var;
logic unsigned [0:0] gen276_pipex_var;
logic unsigned [31:0] gen277_pipex_var;
logic unsigned [0:0] gen278_pipex_var;
logic unsigned [0:0] gen279_pipex_var;
logic unsigned [0:0] gen280_pipex_var;
logic unsigned [0:0] gen281_pipex_var;
logic unsigned [0:0] gen282_pipex_var;
logic unsigned [0:0] gen283_pipex_var;
logic unsigned [4:0] gen284_pipex_var;
logic unsigned [0:0] gen285_pipex_var;
logic unsigned [0:0] gen286_pipex_var;
logic unsigned [0:0] gen287_pipex_var;
logic unsigned [0:0] gen288_pipex_var;
logic unsigned [31:0] gen289_pipex_var;
logic unsigned [0:0] gen290_pipex_var;
logic unsigned [0:0] gen291_pipex_var;
logic unsigned [4:0] gen292_pipex_var;
logic unsigned [0:0] gen293_pipex_var;
logic unsigned [0:0] gen294_pipex_var;
logic unsigned [0:0] gen295_pipex_var;
logic unsigned [0:0] gen296_pipex_var;
logic unsigned [31:0] gen297_pipex_var;
logic unsigned [0:0] gen298_pipex_var;
logic unsigned [0:0] gen299_pipex_var;
logic unsigned [0:0] gen300_pipex_var;
logic unsigned [0:0] gen301_pipex_var;
logic unsigned [0:0] gen302_pipex_var;
logic unsigned [0:0] gen303_pipex_var;
logic unsigned [4:0] gen304_pipex_var;
logic unsigned [0:0] gen305_pipex_var;
logic unsigned [0:0] gen306_pipex_var;
logic unsigned [0:0] gen307_pipex_var;
logic unsigned [0:0] gen308_pipex_var;
logic unsigned [31:0] gen309_pipex_var;
logic unsigned [0:0] gen310_pipex_var;
logic unsigned [0:0] gen311_pipex_var;
logic unsigned [4:0] gen312_pipex_var;
logic unsigned [0:0] gen313_pipex_var;
logic unsigned [0:0] gen314_pipex_var;
logic unsigned [0:0] gen315_pipex_var;
logic unsigned [0:0] gen316_pipex_var;
logic unsigned [31:0] gen317_pipex_var;
logic unsigned [0:0] gen318_pipex_var;
logic unsigned [0:0] gen319_pipex_var;
logic unsigned [32:0] gen320_pipex_var;
logic unsigned [32:0] gen321_pipex_var;
logic unsigned [0:0] gen322_pipex_var;
logic unsigned [0:0] gen323_pipex_var;
logic unsigned [32:0] gen324_pipex_var;
logic unsigned [0:0] gen325_pipex_var;
logic unsigned [32:0] gen326_pipex_var;
logic unsigned [0:0] gen327_pipex_var;
logic unsigned [0:0] gen328_pipex_var;
logic unsigned [0:0] gen329_pipex_var;
logic unsigned [0:0] gen330_pipex_var;
logic unsigned [0:0] gen331_pipex_var;
logic unsigned [0:0] gen332_pipex_var;
logic unsigned [0:0] gen333_pipex_var;
logic unsigned [0:0] gen334_pipex_var;
logic unsigned [33:0] gen335_pipex_var;
logic unsigned [33:0] gen336_pipex_var;
logic unsigned [32:0] gen337_pipex_var;
logic unsigned [32:0] gen338_pipex_var;
logic unsigned [32:0] gen339_pipex_var;
logic unsigned [63:0] gen340_pipex_var;
logic unsigned [63:0] gen341_pipex_var;
logic unsigned [31:0] gen342_pipex_var;
logic unsigned [0:0] gen343_pipex_var;
logic unsigned [63:0] gen344_pipex_var;
logic unsigned [63:0] gen345_pipex_var;
logic unsigned [32:0] gen346_pipex_var;
logic unsigned [32:0] gen347_pipex_var;
logic unsigned [32:0] gen348_pipex_var;
logic unsigned [0:0] gen349_pipex_var;
logic unsigned [0:0] gen350_pipex_var;
logic unsigned [0:0] gen351_pipex_var;
logic unsigned [0:0] gen352_pipex_var;
logic unsigned [0:0] gen353_pipex_var;
logic unsigned [0:0] gen354_pipex_var;
logic unsigned [0:0] gen355_pipex_var;
logic unsigned [0:0] gen356_pipex_var;
logic unsigned [0:0] gen357_pipex_var;
logic unsigned [0:0] gen358_pipex_var;
logic unsigned [0:0] gen359_pipex_var;
logic unsigned [0:0] gen360_pipex_var;
logic unsigned [32:0] gen361_pipex_var;
logic unsigned [0:0] gen362_pipex_var;
logic unsigned [0:0] gen363_pipex_var;
logic unsigned [0:0] gen364_pipex_var;
logic unsigned [0:0] gen365_pipex_var;
logic unsigned [0:0] gen366_pipex_var;
logic unsigned [0:0] gen367_pipex_var;
logic unsigned [0:0] gen368_pipex_var;
logic unsigned [0:0] gen369_pipex_var;
logic unsigned [0:0] gen370_pipex_var;
logic unsigned [0:0] gen371_pipex_var;
logic unsigned [0:0] gen372_pipex_var;
logic unsigned [0:0] gen373_pipex_var;
logic unsigned [0:0] gen374_pipex_var;
logic unsigned [0:0] gen375_pipex_var;
logic unsigned [0:0] gen376_pipex_var;
logic unsigned [0:0] gen377_pipex_var;
logic unsigned [0:0] gen378_pipex_var;
logic unsigned [0:0] gen379_pipex_var;
logic unsigned [0:0] gen380_pipex_var;
logic unsigned [0:0] gen381_pipex_var;
logic unsigned [0:0] gen382_pipex_var;
logic unsigned [0:0] gen383_pipex_var;
logic unsigned [0:0] gen384_pipex_var;
logic unsigned [0:0] gen385_pipex_var;
logic unsigned [0:0] gen386_pipex_var;
logic unsigned [0:0] gen387_pipex_var;
logic unsigned [0:0] gen388_pipex_var;
logic unsigned [7:0] gen389_pipex_var;
logic unsigned [0:0] gen390_pipex_var;
logic unsigned [31:0] gen391_pipex_var;
logic unsigned [0:0] gen392_pipex_var;
logic unsigned [31:0] gen393_pipex_var;
logic unsigned [0:0] gen394_pipex_var;
logic unsigned [0:0] gen395_pipex_var;
logic unsigned [0:0] gen396_pipex_var;
logic unsigned [15:0] gen397_pipex_var;
logic unsigned [0:0] gen398_pipex_var;
logic unsigned [31:0] gen399_pipex_var;
logic unsigned [0:0] gen400_pipex_var;
logic unsigned [31:0] gen401_pipex_var;
logic unsigned [0:0] gen402_pipex_var;
logic unsigned [0:0] gen403_pipex_var;
logic unsigned [0:0] gen404_pipex_var;
logic unsigned [0:0] gen405_pipex_var;
logic unsigned [31:0] gen406_pipex_mcopipe_rdata;
logic unsigned [31:0] gen407_pipex_mcopipe_rdata;
genpmodule_riscv_6stage_genmcopipe_data_mem_genstruct_fifo_wdata gen408_pipex_req_struct;
genpstage_WB_TRX_BUF_STRUCT genpstage_WB_push_trx;
genpstage_MEM_TRX_BUF_STRUCT genpstage_MEM_push_trx;
logic unsigned [31:0] gen409_pipex_mcopipe_rdata;
genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_push_trx;
logic unsigned [31:0] gen410_pipex_mcopipe_rdata;
genpmodule_riscv_6stage_genmcopipe_instr_mem_genstruct_fifo_wdata gen411_pipex_req_struct;
genpstage_IDECODE_TRX_BUF_STRUCT genpstage_IDECODE_push_trx;
genpstage_IFETCH_TRX_BUF_STRUCT genpstage_IFETCH_push_trx;
logic unsigned [0:0] gen251_cyclix_var;
logic unsigned [0:0] gen252_cyclix_var;
logic unsigned [0:0] gen253_cyclix_var;
logic unsigned [0:0] gen254_cyclix_var;
logic unsigned [0:0] gen255_cyclix_var;
logic unsigned [0:0] gen256_cyclix_var;
logic unsigned [0:0] gen257_cyclix_var;
logic unsigned [0:0] gen258_cyclix_var;
logic unsigned [0:0] gen259_cyclix_var;
logic unsigned [0:0] gen260_cyclix_var;
logic unsigned [0:0] gen261_cyclix_var;
logic unsigned [0:0] gen262_cyclix_var;
logic unsigned [0:0] gen263_cyclix_var;
logic unsigned [0:0] gen264_cyclix_var;
logic unsigned [0:0] gen265_cyclix_var;
logic unsigned [0:0] gen266_cyclix_var;
logic unsigned [0:0] gen267_cyclix_var;
logic unsigned [0:0] gen268_cyclix_var;
logic unsigned [0:0] gen269_cyclix_var;
logic unsigned [0:0] gen270_cyclix_var;
logic unsigned [0:0] gen271_cyclix_var;
logic unsigned [0:0] gen272_cyclix_var;
logic unsigned [0:0] gen273_cyclix_var;
logic unsigned [0:0] gen274_cyclix_var;
logic unsigned [0:0] gen275_cyclix_var;
logic unsigned [0:0] gen276_cyclix_var;
logic unsigned [0:0] gen277_cyclix_var;
logic unsigned [0:0] gen278_cyclix_var;
logic unsigned [0:0] gen279_cyclix_var;
logic unsigned [0:0] gen280_cyclix_var;
logic unsigned [0:0] gen281_cyclix_var;
logic unsigned [0:0] gen282_cyclix_var;
logic unsigned [0:0] gen283_cyclix_var;
logic unsigned [0:0] gen284_cyclix_var;
logic unsigned [0:0] gen285_cyclix_var;
logic unsigned [0:0] gen286_cyclix_var;
logic unsigned [0:0] gen287_cyclix_var;
logic unsigned [0:0] gen288_cyclix_var;
logic unsigned [0:0] gen289_cyclix_var;
logic unsigned [0:0] gen290_cyclix_var;
logic unsigned [0:0] gen291_cyclix_var;
logic unsigned [0:0] gen292_cyclix_var;
logic unsigned [0:0] gen293_cyclix_var;
logic unsigned [0:0] gen294_cyclix_var;
logic unsigned [0:0] gen295_cyclix_var;
logic unsigned [0:0] gen296_cyclix_var;
logic unsigned [0:0] gen297_cyclix_var;
logic unsigned [0:0] gen298_cyclix_var;
logic unsigned [0:0] gen299_cyclix_var;
logic unsigned [0:0] gen300_cyclix_var;
logic unsigned [0:0] gen301_cyclix_var;
logic unsigned [0:0] gen302_cyclix_var;
logic unsigned [0:0] gen303_cyclix_var;
logic unsigned [0:0] gen304_cyclix_var;
logic unsigned [0:0] gen305_cyclix_var;
logic unsigned [0:0] gen306_cyclix_var;
logic unsigned [0:0] gen307_cyclix_var;
logic unsigned [0:0] gen308_cyclix_var;
logic unsigned [0:0] gen309_cyclix_var;
logic unsigned [0:0] gen310_cyclix_var;
logic unsigned [0:0] gen311_cyclix_var;
logic unsigned [0:0] gen312_cyclix_var;
logic unsigned [0:0] gen313_cyclix_var;
logic unsigned [0:0] gen314_cyclix_var;
logic unsigned [0:0] gen315_cyclix_var;
logic unsigned [0:0] gen316_cyclix_var;
logic unsigned [0:0] gen317_cyclix_var;
logic unsigned [0:0] gen318_cyclix_var;
logic unsigned [0:0] gen319_cyclix_var;
logic unsigned [0:0] gen320_cyclix_var;
logic unsigned [0:0] gen321_cyclix_var;
logic unsigned [0:0] gen322_cyclix_var;
logic unsigned [0:0] gen323_cyclix_var;
logic unsigned [0:0] gen324_cyclix_var;
logic unsigned [0:0] gen325_cyclix_var;
logic unsigned [0:0] gen326_cyclix_var;
logic unsigned [0:0] gen327_cyclix_var;
logic unsigned [0:0] gen328_cyclix_var;
logic unsigned [0:0] gen329_cyclix_var;
logic unsigned [0:0] gen330_cyclix_var;
logic unsigned [0:0] gen331_cyclix_var;
logic unsigned [0:0] gen332_cyclix_var;
logic unsigned [0:0] gen333_cyclix_var;
logic unsigned [0:0] gen334_cyclix_var;
logic unsigned [0:0] gen335_cyclix_var;
logic unsigned [0:0] gen336_cyclix_var;
logic unsigned [0:0] gen337_cyclix_var;
logic unsigned [0:0] gen338_cyclix_var;
logic unsigned [0:0] gen339_cyclix_var;
logic unsigned [0:0] gen340_cyclix_var;
logic unsigned [0:0] gen341_cyclix_var;
logic unsigned [0:0] gen342_cyclix_var;
logic unsigned [0:0] gen343_cyclix_var;
logic unsigned [0:0] gen344_cyclix_var;
logic unsigned [0:0] gen345_cyclix_var;
logic unsigned [0:0] gen346_cyclix_var;
logic unsigned [0:0] gen347_cyclix_var;
logic unsigned [0:0] gen348_cyclix_var;
logic unsigned [0:0] gen349_cyclix_var;
logic unsigned [0:0] gen350_cyclix_var;
logic unsigned [0:0] gen351_cyclix_var;
logic unsigned [0:0] gen352_cyclix_var;
logic unsigned [0:0] gen353_cyclix_var;
logic unsigned [0:0] gen354_cyclix_var;
logic unsigned [0:0] gen355_cyclix_var;
logic unsigned [0:0] gen356_cyclix_var;
logic unsigned [0:0] gen357_cyclix_var;
logic unsigned [0:0] gen358_cyclix_var;
logic unsigned [0:0] gen359_cyclix_var;
logic unsigned [0:0] gen360_cyclix_var;
logic unsigned [0:0] gen361_cyclix_var;
logic unsigned [0:0] gen362_cyclix_var;
logic unsigned [0:0] gen363_cyclix_var;
logic unsigned [0:0] gen364_cyclix_var;
logic unsigned [0:0] gen365_cyclix_var;
logic unsigned [0:0] gen366_cyclix_var;
logic unsigned [0:0] gen367_cyclix_var;
logic unsigned [0:0] gen368_cyclix_var;
logic unsigned [0:0] gen369_cyclix_var;
logic unsigned [0:0] gen370_cyclix_var;
logic unsigned [0:0] gen371_cyclix_var;
logic unsigned [0:0] gen372_cyclix_var;
logic unsigned [0:0] gen373_cyclix_var;
logic unsigned [0:0] gen374_cyclix_var;
logic unsigned [0:0] gen375_cyclix_var;
logic unsigned [0:0] gen376_cyclix_var;
logic unsigned [0:0] gen377_cyclix_var;
logic unsigned [0:0] gen378_cyclix_var;
logic unsigned [0:0] gen379_cyclix_var;
logic unsigned [0:0] gen380_cyclix_var;
logic unsigned [0:0] gen381_cyclix_var;
logic unsigned [0:0] gen382_cyclix_var;
logic unsigned [31:0] gen383_cyclix_var [31:1];
logic unsigned [0:0] gen384_cyclix_var;
logic unsigned [0:0] gen385_cyclix_var;
logic unsigned [0:0] gen386_cyclix_var;
logic unsigned [0:0] gen387_cyclix_var;
logic unsigned [0:0] gen388_cyclix_var;
logic unsigned [0:0] gen389_cyclix_var;
logic unsigned [0:0] gen390_cyclix_var;
logic unsigned [0:0] gen391_cyclix_var;
logic unsigned [0:0] gen392_cyclix_var;
logic unsigned [0:0] gen393_cyclix_var;
logic unsigned [0:0] gen394_cyclix_var;
logic unsigned [0:0] gen395_cyclix_var;
logic unsigned [0:0] gen396_cyclix_var;
logic unsigned [0:0] gen397_cyclix_var;
logic unsigned [0:0] gen398_cyclix_var;
logic unsigned [0:0] gen399_cyclix_var;
logic unsigned [0:0] gen400_cyclix_var;
logic unsigned [0:0] gen401_cyclix_var;
logic unsigned [0:0] gen402_cyclix_var;
logic unsigned [0:0] gen403_cyclix_var;
logic unsigned [0:0] gen404_cyclix_var;
logic unsigned [0:0] gen405_cyclix_var;
logic unsigned [0:0] gen406_cyclix_var;
logic unsigned [0:0] gen407_cyclix_var;
logic unsigned [0:0] gen408_cyclix_var;
logic unsigned [0:0] gen409_cyclix_var;
logic unsigned [0:0] gen410_cyclix_var;
logic unsigned [0:0] gen411_cyclix_var;
logic unsigned [0:0] gen412_cyclix_var;
logic unsigned [0:0] gen413_cyclix_var;
logic unsigned [0:0] gen414_cyclix_var;
logic unsigned [0:0] gen415_cyclix_var;
logic unsigned [0:0] gen416_cyclix_var;
logic unsigned [0:0] gen417_cyclix_var;
logic unsigned [0:0] gen418_cyclix_var;
logic unsigned [0:0] gen419_cyclix_var;
logic unsigned [0:0] gen420_cyclix_var;
logic unsigned [0:0] gen421_cyclix_var;
logic unsigned [0:0] gen422_cyclix_var;
logic unsigned [0:0] gen423_cyclix_var;
logic unsigned [0:0] gen424_cyclix_var;
logic unsigned [0:0] gen425_cyclix_var;
logic unsigned [0:0] gen426_cyclix_var;
logic unsigned [0:0] gen427_cyclix_var;
logic unsigned [0:0] gen428_cyclix_var;
logic unsigned [0:0] gen429_cyclix_var;
logic unsigned [0:0] gen430_cyclix_var;
logic unsigned [0:0] gen431_cyclix_var;
logic unsigned [0:0] gen432_cyclix_var;
logic unsigned [0:0] gen433_cyclix_var;
logic unsigned [0:0] gen434_cyclix_var;
logic unsigned [0:0] gen435_cyclix_var;
logic unsigned [0:0] gen436_cyclix_var;
logic unsigned [0:0] gen437_cyclix_var;
logic unsigned [0:0] gen438_cyclix_var;
logic unsigned [0:0] gen439_cyclix_var;
logic unsigned [0:0] gen440_cyclix_var;
logic unsigned [0:0] gen441_cyclix_var;
logic unsigned [0:0] gen442_cyclix_var;
logic unsigned [0:0] gen443_cyclix_var;
logic unsigned [0:0] gen444_cyclix_var;
logic unsigned [0:0] gen445_cyclix_var;
logic unsigned [0:0] gen446_cyclix_var;
logic unsigned [0:0] gen447_cyclix_var;
logic unsigned [0:0] gen448_cyclix_var;
logic unsigned [0:0] gen449_cyclix_var;
logic unsigned [0:0] gen450_cyclix_var;
logic unsigned [0:0] gen451_cyclix_var;
logic unsigned [0:0] gen452_cyclix_var;
logic unsigned [0:0] gen453_cyclix_var;
logic unsigned [0:0] gen454_cyclix_var;
logic unsigned [0:0] gen455_cyclix_var;
logic unsigned [0:0] gen456_cyclix_var;
logic unsigned [0:0] gen457_cyclix_var;
logic unsigned [0:0] gen458_cyclix_var;
logic unsigned [0:0] gen459_cyclix_var;
logic unsigned [0:0] gen460_cyclix_var;
logic unsigned [0:0] gen461_cyclix_var;
logic unsigned [0:0] gen462_cyclix_var;
logic unsigned [0:0] gen463_cyclix_var;
logic unsigned [0:0] gen464_cyclix_var;
logic unsigned [0:0] gen465_cyclix_var;
logic unsigned [0:0] gen466_cyclix_var;
logic unsigned [0:0] gen467_cyclix_var;
logic unsigned [0:0] gen468_cyclix_var;
logic unsigned [0:0] gen469_cyclix_var;
logic unsigned [0:0] gen470_cyclix_var;
logic unsigned [0:0] gen471_cyclix_var;
logic unsigned [0:0] gen472_cyclix_var;
logic unsigned [0:0] gen473_cyclix_var;
logic unsigned [0:0] gen474_cyclix_var;
logic unsigned [0:0] gen475_cyclix_var;
logic unsigned [0:0] gen476_cyclix_var;
logic unsigned [0:0] gen477_cyclix_var;
logic unsigned [0:0] gen478_cyclix_var;
logic unsigned [0:0] gen479_cyclix_var;
logic unsigned [0:0] gen480_cyclix_var;
logic unsigned [0:0] gen481_cyclix_var;
logic unsigned [0:0] gen482_cyclix_var;
logic unsigned [0:0] gen483_cyclix_var;
logic unsigned [0:0] gen484_cyclix_var;
logic unsigned [0:0] gen485_cyclix_var;
logic unsigned [0:0] gen486_cyclix_var;
logic unsigned [0:0] gen487_cyclix_var;
logic unsigned [0:0] gen488_cyclix_var;
logic unsigned [0:0] gen489_cyclix_var;
logic unsigned [0:0] gen490_cyclix_var;
logic unsigned [0:0] gen491_cyclix_var;
logic unsigned [0:0] gen492_cyclix_var;
logic unsigned [0:0] gen493_cyclix_var;
logic unsigned [0:0] gen494_cyclix_var;
logic unsigned [0:0] gen495_cyclix_var;
logic unsigned [0:0] gen496_cyclix_var;
logic unsigned [0:0] gen497_cyclix_var;
logic unsigned [0:0] gen498_cyclix_var;
logic unsigned [0:0] gen499_cyclix_var;
logic unsigned [0:0] gen500_cyclix_var;
logic unsigned [0:0] gen501_cyclix_var;
logic unsigned [31:0] genpsticky_glbl_pc;
logic unsigned [31:0] genpsticky_glbl_regfile [31:1];
logic unsigned [0:0] genpsticky_glbl_jump_req_cmd;
logic unsigned [31:0] genpsticky_glbl_jump_vector_cmd;
logic unsigned [7:0] genpsticky_glbl_CSR_MCAUSE;
logic unsigned [0:0] genpsticky_glbl_MIRQEN;
logic unsigned [31:0] genpsticky_glbl_MRETADDR;
logic unsigned [0:0] genmcopipe_instr_mem_wr_done;
logic unsigned [0:0] genmcopipe_instr_mem_rd_done;
logic unsigned [0:0] genmcopipe_instr_mem_full_flag;
logic unsigned [0:0] genmcopipe_instr_mem_empty_flag;
logic unsigned [0:0] genmcopipe_instr_mem_wr_ptr;
logic unsigned [0:0] genmcopipe_instr_mem_rd_ptr;
logic unsigned [0:0] genmcopipe_data_mem_wr_done;
logic unsigned [0:0] genmcopipe_data_mem_rd_done;
logic unsigned [0:0] genmcopipe_data_mem_full_flag;
logic unsigned [0:0] genmcopipe_data_mem_empty_flag;
logic unsigned [0:0] genmcopipe_data_mem_wr_ptr;
logic unsigned [0:0] genmcopipe_data_mem_rd_ptr;
genpstage_IADDR_TRX_BUF_STRUCT genpstage_IADDR_TRX_BUF [0:0];
logic unsigned [0:0] genpstage_IADDR_TRX_BUF_COUNTER;
logic unsigned [0:0] genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY;
logic unsigned [0:0] genpstage_IADDR_TRX_BUF_COUNTER_FULL;
logic unsigned [0:0] genpstage_IADDR_genctrl_stalled_glbl;
genpstage_IFETCH_TRX_BUF_STRUCT genpstage_IFETCH_TRX_BUF [0:0];
logic unsigned [0:0] genpstage_IFETCH_TRX_BUF_COUNTER;
logic unsigned [0:0] genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
logic unsigned [0:0] genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
logic unsigned [0:0] genpstage_IFETCH_genctrl_stalled_glbl;
genpstage_IDECODE_TRX_BUF_STRUCT genpstage_IDECODE_TRX_BUF [0:0];
logic unsigned [0:0] genpstage_IDECODE_TRX_BUF_COUNTER;
logic unsigned [0:0] genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
logic unsigned [0:0] genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
logic unsigned [0:0] genpstage_IDECODE_genctrl_stalled_glbl;
genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_TRX_BUF [0:0];
logic unsigned [0:0] genpstage_EXEC_TRX_BUF_COUNTER;
logic unsigned [0:0] genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
logic unsigned [0:0] genpstage_EXEC_TRX_BUF_COUNTER_FULL;
logic unsigned [0:0] genpstage_EXEC_genctrl_stalled_glbl;
genpstage_MEM_TRX_BUF_STRUCT genpstage_MEM_TRX_BUF [0:0];
logic unsigned [0:0] genpstage_MEM_TRX_BUF_COUNTER;
logic unsigned [0:0] genpstage_MEM_TRX_BUF_COUNTER_NEMPTY;
logic unsigned [0:0] genpstage_MEM_TRX_BUF_COUNTER_FULL;
logic unsigned [0:0] genpstage_MEM_genctrl_stalled_glbl;
genpstage_WB_TRX_BUF_STRUCT genpstage_WB_TRX_BUF [0:0];
logic unsigned [0:0] genpstage_WB_TRX_BUF_COUNTER;
logic unsigned [0:0] genpstage_WB_TRX_BUF_COUNTER_NEMPTY;
logic unsigned [0:0] genpstage_WB_TRX_BUF_COUNTER_FULL;
logic unsigned [0:0] genpstage_WB_genctrl_stalled_glbl;
logic unsigned [0:0] genmcopipe_instr_mem_req_genfifo_reqbuf_req;
logic unsigned [0:0] genmcopipe_data_mem_req_genfifo_reqbuf_req;
logic unsigned [0:0] irq_fifo_genfifo_buf_ack;
logic unsigned [0:0] irq_fifo_genfifo_buf_req;
logic unsigned [7:0] irq_fifo_genfifo_buf_rdata;
logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_buf_ack;
logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_buf_req;
logic unsigned [31:0] genmcopipe_instr_mem_resp_genfifo_buf_rdata;
logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_buf_ack;
logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_buf_req;
logic unsigned [31:0] genmcopipe_data_mem_resp_genfifo_buf_rdata;
logic unsigned [0:0] gen0_rtl_var;
logic unsigned [0:0] gen1_rtl_var;
logic unsigned [0:0] gen2_rtl_var;
logic unsigned [0:0] gen3_rtl_var;
logic unsigned [0:0] gen4_rtl_var;
logic unsigned [0:0] gen5_rtl_var;
logic unsigned [0:0] gen6_rtl_var;
logic unsigned [0:0] gen7_rtl_var;
logic unsigned [0:0] gen8_rtl_var;
logic unsigned [0:0] gen9_rtl_var;
logic unsigned [0:0] gen10_rtl_var;
logic unsigned [0:0] gen11_rtl_var;
logic unsigned [0:0] gen12_rtl_var;
logic unsigned [0:0] gen13_rtl_var;
logic unsigned [0:0] gen14_rtl_var;
logic unsigned [0:0] gen15_rtl_var;
logic unsigned [0:0] gen16_rtl_var;
logic unsigned [0:0] gen17_rtl_var;
logic unsigned [0:0] gen18_rtl_var;
logic unsigned [0:0] gen19_rtl_var;
logic unsigned [0:0] gen20_rtl_var;
logic unsigned [0:0] gen21_rtl_var;
logic unsigned [0:0] gen22_rtl_var;
logic unsigned [0:0] gen23_rtl_var;
logic unsigned [0:0] gen24_rtl_var;
logic unsigned [0:0] gen25_rtl_var;
logic unsigned [0:0] gen26_rtl_var;
logic unsigned [0:0] gen27_rtl_var;
logic unsigned [0:0] gen28_rtl_var;
logic unsigned [0:0] gen29_rtl_var;
logic unsigned [0:0] gen30_rtl_var;
logic unsigned [0:0] gen31_rtl_var;
logic unsigned [0:0] gen32_rtl_var;
logic unsigned [0:0] gen33_rtl_var;
logic unsigned [0:0] gen34_rtl_var;
logic unsigned [0:0] gen35_rtl_var;
logic unsigned [0:0] gen36_rtl_var;
logic unsigned [0:0] gen37_rtl_var;
logic unsigned [0:0] gen38_rtl_var;
logic unsigned [0:0] gen39_rtl_var;
logic unsigned [0:0] gen40_rtl_var;
logic unsigned [0:0] gen41_rtl_var;
logic unsigned [0:0] gen42_rtl_var;
logic unsigned [0:0] gen43_rtl_var;
logic unsigned [0:0] gen44_rtl_var;
logic unsigned [0:0] gen45_rtl_var;
logic unsigned [0:0] gen46_rtl_var;
logic unsigned [0:0] gen47_rtl_var;
logic unsigned [0:0] gen48_rtl_var;
logic unsigned [0:0] gen49_rtl_var;
logic unsigned [0:0] gen50_rtl_var;
logic unsigned [0:0] gen51_rtl_var;
logic unsigned [0:0] gen52_rtl_var;
logic unsigned [0:0] gen53_rtl_var;
logic unsigned [0:0] gen54_rtl_var;
logic unsigned [0:0] gen55_rtl_var;
logic unsigned [0:0] gen56_rtl_var;
logic unsigned [0:0] gen57_rtl_var;
logic unsigned [0:0] gen58_rtl_var;
logic unsigned [0:0] gen59_rtl_var;
logic unsigned [0:0] gen60_rtl_var;
logic unsigned [0:0] gen61_rtl_var;
logic unsigned [0:0] gen62_rtl_var;
logic unsigned [0:0] gen63_rtl_var;
logic unsigned [0:0] gen64_rtl_var;
logic unsigned [0:0] gen65_rtl_var;
logic unsigned [0:0] gen66_rtl_var;
logic unsigned [0:0] gen67_rtl_var;
logic unsigned [0:0] gen68_rtl_var;
logic unsigned [0:0] gen69_rtl_var;
logic unsigned [0:0] gen70_rtl_var;
logic unsigned [0:0] gen71_rtl_var;
logic unsigned [0:0] gen72_rtl_var;
logic unsigned [0:0] gen73_rtl_var;
logic unsigned [0:0] gen74_rtl_var;
logic unsigned [0:0] gen75_rtl_var;
logic unsigned [0:0] gen76_rtl_var;
logic unsigned [0:0] gen77_rtl_var;
logic unsigned [0:0] gen78_rtl_var;
logic unsigned [0:0] gen79_rtl_var;
logic unsigned [0:0] gen80_rtl_var;
logic unsigned [0:0] gen81_rtl_var;
logic unsigned [0:0] gen82_rtl_var;
logic unsigned [0:0] gen83_rtl_var;
logic unsigned [0:0] gen84_rtl_var;
logic unsigned [0:0] gen85_rtl_var;
logic unsigned [0:0] gen86_rtl_var;
logic unsigned [0:0] gen87_rtl_var;
logic unsigned [0:0] gen88_rtl_var;
logic unsigned [0:0] gen89_rtl_var;
logic unsigned [0:0] gen90_rtl_var;
logic unsigned [0:0] gen91_rtl_var;
logic unsigned [0:0] gen92_rtl_var;
logic unsigned [0:0] gen93_rtl_var;
logic unsigned [0:0] gen94_rtl_var;
logic unsigned [0:0] gen95_rtl_var;
logic unsigned [0:0] gen96_rtl_var;
logic unsigned [0:0] gen97_rtl_var;
logic unsigned [0:0] gen98_rtl_var;
logic unsigned [0:0] gen99_rtl_var;
logic unsigned [0:0] gen100_rtl_var;
logic unsigned [0:0] gen101_rtl_var;
logic unsigned [0:0] gen102_rtl_var;
logic unsigned [0:0] gen103_rtl_var;
logic unsigned [0:0] gen104_rtl_var;
logic unsigned [0:0] gen105_rtl_var;
logic unsigned [0:0] gen106_rtl_var;
logic unsigned [0:0] gen107_rtl_var;
logic unsigned [0:0] gen108_rtl_var;
logic unsigned [0:0] gen109_rtl_var;
logic unsigned [0:0] gen110_rtl_var;
logic unsigned [0:0] gen111_rtl_var;
logic unsigned [0:0] gen112_rtl_var;
logic unsigned [0:0] gen113_rtl_var;
logic unsigned [0:0] gen114_rtl_var;
logic unsigned [0:0] gen115_rtl_var;
logic unsigned [0:0] gen116_rtl_var;
logic unsigned [0:0] gen117_rtl_var;
logic unsigned [0:0] gen118_rtl_var;
logic unsigned [0:0] gen119_rtl_var;
logic unsigned [0:0] gen120_rtl_var;
logic unsigned [0:0] gen121_rtl_var;
logic unsigned [0:0] gen122_rtl_var;
logic unsigned [0:0] gen123_rtl_var;
logic unsigned [0:0] gen124_rtl_var;
logic unsigned [0:0] gen125_rtl_var;
logic unsigned [0:0] gen126_rtl_var;
logic unsigned [0:0] gen127_rtl_var;
logic unsigned [0:0] gen128_rtl_var;
logic unsigned [0:0] gen129_rtl_var;
logic unsigned [0:0] gen130_rtl_var;
logic unsigned [0:0] gen131_rtl_var;
logic unsigned [0:0] gen132_rtl_var;
logic unsigned [0:0] gen133_rtl_var;
logic unsigned [0:0] gen134_rtl_var;
logic unsigned [0:0] gen135_rtl_var;
logic unsigned [0:0] gen136_rtl_var;
logic unsigned [0:0] gen137_rtl_var;
logic unsigned [0:0] gen138_rtl_var;
logic unsigned [0:0] gen139_rtl_var;
logic unsigned [0:0] gen140_rtl_var;
logic unsigned [0:0] gen141_rtl_var;
logic unsigned [0:0] gen142_rtl_var;
logic unsigned [0:0] gen143_rtl_var;
logic unsigned [0:0] gen144_rtl_var;
logic unsigned [0:0] gen145_rtl_var;
logic unsigned [0:0] gen146_rtl_var;
logic unsigned [0:0] gen147_rtl_var;
logic unsigned [0:0] gen148_rtl_var;
logic unsigned [0:0] gen149_rtl_var;
logic unsigned [0:0] gen150_rtl_var;
logic unsigned [0:0] gen151_rtl_var;
logic unsigned [0:0] gen152_rtl_var;
logic unsigned [0:0] gen153_rtl_var;
logic unsigned [0:0] gen154_rtl_var;
logic unsigned [0:0] gen155_rtl_var;
logic unsigned [0:0] gen156_rtl_var;
logic unsigned [0:0] gen157_rtl_var;
logic unsigned [0:0] gen158_rtl_var;
logic unsigned [0:0] gen159_rtl_var;
logic unsigned [0:0] gen160_rtl_var;
logic unsigned [0:0] gen161_rtl_var;
logic unsigned [0:0] gen162_rtl_var;
logic unsigned [0:0] gen163_rtl_var;
logic unsigned [0:0] gen164_rtl_var;
logic unsigned [0:0] gen165_rtl_var;
logic unsigned [0:0] gen166_rtl_var;
logic unsigned [0:0] gen167_rtl_var;
logic unsigned [0:0] gen168_rtl_var;
logic unsigned [0:0] gen169_rtl_var;
logic unsigned [0:0] gen170_rtl_var;
logic unsigned [0:0] gen171_rtl_var;
logic unsigned [0:0] gen172_rtl_var;
logic unsigned [0:0] gen173_rtl_var;
logic unsigned [0:0] gen174_rtl_var;
logic unsigned [0:0] gen175_rtl_var;
logic unsigned [0:0] gen176_rtl_var;
logic unsigned [0:0] gen177_rtl_var;
logic unsigned [0:0] gen178_rtl_var;
logic unsigned [0:0] gen179_rtl_var;
logic unsigned [0:0] gen180_rtl_var;
logic unsigned [0:0] gen181_rtl_var;
logic unsigned [0:0] gen182_rtl_var;
logic unsigned [0:0] gen183_rtl_var;
logic unsigned [0:0] gen184_rtl_var;
logic unsigned [0:0] gen185_rtl_var;
logic unsigned [0:0] gen186_rtl_var;
logic unsigned [0:0] gen187_rtl_var;
logic unsigned [0:0] gen188_rtl_var;
logic unsigned [0:0] gen189_rtl_var;
logic unsigned [0:0] gen190_rtl_var;
logic unsigned [0:0] gen191_rtl_var;
logic unsigned [0:0] gen192_rtl_var;
logic unsigned [0:0] gen193_rtl_var;
logic unsigned [0:0] gen194_rtl_var;
logic unsigned [0:0] gen195_rtl_var;
logic unsigned [0:0] gen196_rtl_var;
logic unsigned [0:0] gen197_rtl_var;
logic unsigned [0:0] gen198_rtl_var;
logic unsigned [0:0] gen199_rtl_var;
logic unsigned [0:0] gen200_rtl_var;
logic unsigned [0:0] gen201_rtl_var;
logic unsigned [0:0] gen202_rtl_var;
logic unsigned [0:0] gen203_rtl_var;
logic unsigned [0:0] gen204_rtl_var;
logic unsigned [0:0] gen205_rtl_var;
logic unsigned [0:0] gen206_rtl_var;
logic unsigned [0:0] gen207_rtl_var;
logic unsigned [0:0] gen208_rtl_var;
logic unsigned [0:0] gen209_rtl_var;
logic unsigned [0:0] gen210_rtl_var;
logic unsigned [0:0] gen211_rtl_var;
logic unsigned [0:0] gen212_rtl_var;
logic unsigned [0:0] gen213_rtl_var;
logic unsigned [0:0] gen214_rtl_var;
logic unsigned [0:0] gen215_rtl_var;
logic unsigned [0:0] gen216_rtl_var;
logic unsigned [0:0] gen217_rtl_var;
logic unsigned [0:0] gen218_rtl_var;
logic unsigned [0:0] gen219_rtl_var;
logic unsigned [0:0] gen220_rtl_var;
logic unsigned [0:0] gen221_rtl_var;
logic unsigned [0:0] gen222_rtl_var;
logic unsigned [0:0] gen223_rtl_var;
logic unsigned [0:0] gen224_rtl_var;
logic unsigned [0:0] gen225_rtl_var;
logic unsigned [0:0] gen226_rtl_var;
logic unsigned [0:0] gen227_rtl_var;
logic unsigned [0:0] gen228_rtl_var;
logic unsigned [0:0] gen229_rtl_var;
logic unsigned [0:0] gen230_rtl_var;
logic unsigned [0:0] gen231_rtl_var;
logic unsigned [0:0] gen232_rtl_var;
logic unsigned [0:0] gen233_rtl_var;
logic unsigned [0:0] gen234_rtl_var;
logic unsigned [0:0] gen235_rtl_var;
logic unsigned [0:0] gen236_rtl_var;
logic unsigned [0:0] gen237_rtl_var;
logic unsigned [0:0] gen238_rtl_var;

logic unsigned [31:0] gensticky_genpsticky_glbl_pc;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_pc <= 32'd512;
		end
	else
		begin
		gensticky_genpsticky_glbl_pc <= genpsticky_glbl_pc;
		end

logic unsigned [31:0] gensticky_genpsticky_glbl_regfile [31:1];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_regfile[1] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[2] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[3] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[4] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[5] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[6] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[7] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[8] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[9] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[10] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[11] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[12] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[13] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[14] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[15] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[16] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[17] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[18] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[19] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[20] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[21] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[22] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[23] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[24] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[25] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[26] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[27] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[28] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[29] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[30] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[31] <= 32'd0;
		end
	else
		begin
		gensticky_genpsticky_glbl_regfile[1] <= genpsticky_glbl_regfile[1];
		gensticky_genpsticky_glbl_regfile[2] <= genpsticky_glbl_regfile[2];
		gensticky_genpsticky_glbl_regfile[3] <= genpsticky_glbl_regfile[3];
		gensticky_genpsticky_glbl_regfile[4] <= genpsticky_glbl_regfile[4];
		gensticky_genpsticky_glbl_regfile[5] <= genpsticky_glbl_regfile[5];
		gensticky_genpsticky_glbl_regfile[6] <= genpsticky_glbl_regfile[6];
		gensticky_genpsticky_glbl_regfile[7] <= genpsticky_glbl_regfile[7];
		gensticky_genpsticky_glbl_regfile[8] <= genpsticky_glbl_regfile[8];
		gensticky_genpsticky_glbl_regfile[9] <= genpsticky_glbl_regfile[9];
		gensticky_genpsticky_glbl_regfile[10] <= genpsticky_glbl_regfile[10];
		gensticky_genpsticky_glbl_regfile[11] <= genpsticky_glbl_regfile[11];
		gensticky_genpsticky_glbl_regfile[12] <= genpsticky_glbl_regfile[12];
		gensticky_genpsticky_glbl_regfile[13] <= genpsticky_glbl_regfile[13];
		gensticky_genpsticky_glbl_regfile[14] <= genpsticky_glbl_regfile[14];
		gensticky_genpsticky_glbl_regfile[15] <= genpsticky_glbl_regfile[15];
		gensticky_genpsticky_glbl_regfile[16] <= genpsticky_glbl_regfile[16];
		gensticky_genpsticky_glbl_regfile[17] <= genpsticky_glbl_regfile[17];
		gensticky_genpsticky_glbl_regfile[18] <= genpsticky_glbl_regfile[18];
		gensticky_genpsticky_glbl_regfile[19] <= genpsticky_glbl_regfile[19];
		gensticky_genpsticky_glbl_regfile[20] <= genpsticky_glbl_regfile[20];
		gensticky_genpsticky_glbl_regfile[21] <= genpsticky_glbl_regfile[21];
		gensticky_genpsticky_glbl_regfile[22] <= genpsticky_glbl_regfile[22];
		gensticky_genpsticky_glbl_regfile[23] <= genpsticky_glbl_regfile[23];
		gensticky_genpsticky_glbl_regfile[24] <= genpsticky_glbl_regfile[24];
		gensticky_genpsticky_glbl_regfile[25] <= genpsticky_glbl_regfile[25];
		gensticky_genpsticky_glbl_regfile[26] <= genpsticky_glbl_regfile[26];
		gensticky_genpsticky_glbl_regfile[27] <= genpsticky_glbl_regfile[27];
		gensticky_genpsticky_glbl_regfile[28] <= genpsticky_glbl_regfile[28];
		gensticky_genpsticky_glbl_regfile[29] <= genpsticky_glbl_regfile[29];
		gensticky_genpsticky_glbl_regfile[30] <= genpsticky_glbl_regfile[30];
		gensticky_genpsticky_glbl_regfile[31] <= genpsticky_glbl_regfile[31];
		end

logic unsigned [0:0] gensticky_genpsticky_glbl_jump_req_cmd;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_jump_req_cmd <= 32'd0;
		end
	else
		begin
		gensticky_genpsticky_glbl_jump_req_cmd <= genpsticky_glbl_jump_req_cmd;
		end

logic unsigned [31:0] gensticky_genpsticky_glbl_jump_vector_cmd;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_jump_vector_cmd <= 32'd0;
		end
	else
		begin
		gensticky_genpsticky_glbl_jump_vector_cmd <= genpsticky_glbl_jump_vector_cmd;
		end

logic unsigned [7:0] gensticky_genpsticky_glbl_CSR_MCAUSE;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_CSR_MCAUSE <= 32'd0;
		end
	else
		begin
		gensticky_genpsticky_glbl_CSR_MCAUSE <= genpsticky_glbl_CSR_MCAUSE;
		end

logic unsigned [0:0] gensticky_genpsticky_glbl_MIRQEN;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_MIRQEN <= 32'd1;
		end
	else
		begin
		gensticky_genpsticky_glbl_MIRQEN <= genpsticky_glbl_MIRQEN;
		end

logic unsigned [31:0] gensticky_genpsticky_glbl_MRETADDR;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_MRETADDR <= 32'd0;
		end
	else
		begin
		gensticky_genpsticky_glbl_MRETADDR <= genpsticky_glbl_MRETADDR;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_wr_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_wr_done <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_wr_done <= genmcopipe_instr_mem_wr_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_rd_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_rd_done <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_rd_done <= genmcopipe_instr_mem_rd_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_full_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_full_flag <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_full_flag <= genmcopipe_instr_mem_full_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_empty_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_empty_flag <= 32'd1;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_empty_flag <= genmcopipe_instr_mem_empty_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_wr_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_wr_ptr <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_wr_ptr <= genmcopipe_instr_mem_wr_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_rd_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_rd_ptr <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_rd_ptr <= genmcopipe_instr_mem_rd_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_wr_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_wr_done <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_wr_done <= genmcopipe_data_mem_wr_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_rd_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_rd_done <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_rd_done <= genmcopipe_data_mem_rd_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_full_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_full_flag <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_full_flag <= genmcopipe_data_mem_full_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_empty_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_empty_flag <= 32'd1;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_empty_flag <= genmcopipe_data_mem_empty_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_wr_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_wr_ptr <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_wr_ptr <= genmcopipe_data_mem_wr_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_rd_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_rd_ptr <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_rd_ptr <= genmcopipe_data_mem_rd_ptr;
		end

genpstage_IADDR_TRX_BUF_STRUCT gensticky_genpstage_IADDR_TRX_BUF [0:0];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IADDR_TRX_BUF <= '{default:32'd0};
		end
	else
		begin
		gensticky_genpstage_IADDR_TRX_BUF <= genpstage_IADDR_TRX_BUF;
		end

logic unsigned [0:0] gensticky_genpstage_IADDR_TRX_BUF_COUNTER;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IADDR_TRX_BUF_COUNTER <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IADDR_TRX_BUF_COUNTER <= genpstage_IADDR_TRX_BUF_COUNTER;
		end

logic unsigned [0:0] gensticky_genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY <= genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY;
		end

logic unsigned [0:0] gensticky_genpstage_IADDR_TRX_BUF_COUNTER_FULL;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IADDR_TRX_BUF_COUNTER_FULL <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IADDR_TRX_BUF_COUNTER_FULL <= genpstage_IADDR_TRX_BUF_COUNTER_FULL;
		end

logic unsigned [0:0] gensticky_genpstage_IADDR_genctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IADDR_genctrl_stalled_glbl <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IADDR_genctrl_stalled_glbl <= genpstage_IADDR_genctrl_stalled_glbl;
		end

genpstage_IFETCH_TRX_BUF_STRUCT gensticky_genpstage_IFETCH_TRX_BUF [0:0];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_TRX_BUF <= '{default:32'd0};
		end
	else
		begin
		gensticky_genpstage_IFETCH_TRX_BUF <= genpstage_IFETCH_TRX_BUF;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_TRX_BUF_COUNTER;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_TRX_BUF_COUNTER <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_TRX_BUF_COUNTER <= genpstage_IFETCH_TRX_BUF_COUNTER;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY <= genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_FULL <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_FULL <= genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_genctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genctrl_stalled_glbl <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genctrl_stalled_glbl <= genpstage_IFETCH_genctrl_stalled_glbl;
		end

genpstage_IDECODE_TRX_BUF_STRUCT gensticky_genpstage_IDECODE_TRX_BUF [0:0];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_TRX_BUF <= '{default:32'd0};
		end
	else
		begin
		gensticky_genpstage_IDECODE_TRX_BUF <= genpstage_IDECODE_TRX_BUF;
		end

logic unsigned [0:0] gensticky_genpstage_IDECODE_TRX_BUF_COUNTER;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_TRX_BUF_COUNTER <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_TRX_BUF_COUNTER <= genpstage_IDECODE_TRX_BUF_COUNTER;
		end

logic unsigned [0:0] gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY <= genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
		end

logic unsigned [0:0] gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL <= genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
		end

logic unsigned [0:0] gensticky_genpstage_IDECODE_genctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_genctrl_stalled_glbl <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_genctrl_stalled_glbl <= genpstage_IDECODE_genctrl_stalled_glbl;
		end

genpstage_EXEC_TRX_BUF_STRUCT gensticky_genpstage_EXEC_TRX_BUF [0:0];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_TRX_BUF <= '{default:32'd0};
		end
	else
		begin
		gensticky_genpstage_EXEC_TRX_BUF <= genpstage_EXEC_TRX_BUF;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_TRX_BUF_COUNTER;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER <= genpstage_EXEC_TRX_BUF_COUNTER;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY <= genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL <= genpstage_EXEC_TRX_BUF_COUNTER_FULL;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_genctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_genctrl_stalled_glbl <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_EXEC_genctrl_stalled_glbl <= genpstage_EXEC_genctrl_stalled_glbl;
		end

genpstage_MEM_TRX_BUF_STRUCT gensticky_genpstage_MEM_TRX_BUF [0:0];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_TRX_BUF <= '{default:32'd0};
		end
	else
		begin
		gensticky_genpstage_MEM_TRX_BUF <= genpstage_MEM_TRX_BUF;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_TRX_BUF_COUNTER;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_TRX_BUF_COUNTER <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_MEM_TRX_BUF_COUNTER <= genpstage_MEM_TRX_BUF_COUNTER;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY <= genpstage_MEM_TRX_BUF_COUNTER_NEMPTY;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_TRX_BUF_COUNTER_FULL;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_TRX_BUF_COUNTER_FULL <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_MEM_TRX_BUF_COUNTER_FULL <= genpstage_MEM_TRX_BUF_COUNTER_FULL;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_genctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_genctrl_stalled_glbl <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_MEM_genctrl_stalled_glbl <= genpstage_MEM_genctrl_stalled_glbl;
		end

genpstage_WB_TRX_BUF_STRUCT gensticky_genpstage_WB_TRX_BUF [0:0];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_TRX_BUF <= '{default:32'd0};
		end
	else
		begin
		gensticky_genpstage_WB_TRX_BUF <= genpstage_WB_TRX_BUF;
		end

logic unsigned [0:0] gensticky_genpstage_WB_TRX_BUF_COUNTER;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_TRX_BUF_COUNTER <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_WB_TRX_BUF_COUNTER <= genpstage_WB_TRX_BUF_COUNTER;
		end

logic unsigned [0:0] gensticky_genpstage_WB_TRX_BUF_COUNTER_NEMPTY;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_TRX_BUF_COUNTER_NEMPTY <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_WB_TRX_BUF_COUNTER_NEMPTY <= genpstage_WB_TRX_BUF_COUNTER_NEMPTY;
		end

logic unsigned [0:0] gensticky_genpstage_WB_TRX_BUF_COUNTER_FULL;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_TRX_BUF_COUNTER_FULL <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_WB_TRX_BUF_COUNTER_FULL <= genpstage_WB_TRX_BUF_COUNTER_FULL;
		end

logic unsigned [0:0] gensticky_genpstage_WB_genctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_genctrl_stalled_glbl <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_WB_genctrl_stalled_glbl <= genpstage_WB_genctrl_stalled_glbl;
		end


always @*
	begin
	irq_fifo_genfifo_ack_o = irq_fifo_genfifo_buf_ack;
	end

always @*
	begin
	genmcopipe_instr_mem_resp_genfifo_ack_o = genmcopipe_instr_mem_resp_genfifo_buf_ack;
	end

always @*
	begin
	genmcopipe_data_mem_resp_genfifo_ack_o = genmcopipe_data_mem_resp_genfifo_buf_ack;
	end

always @*
	begin
	genpstage_WB_genctrl_new = 32'd0;
	genpstage_WB_genctrl_stalled_glbl = 32'd0;
	genpstage_WB_genctrl_active = 32'd0;
	gen259_cyclix_var = 32'd0;
	gen406_pipex_mcopipe_rdata = 32'd0;
	genmcopipe_data_mem_resp_genfifo_buf_req = 32'd0;
	genmcopipe_data_mem_resp_genfifo_buf_ack = 32'd0;
	gen8_rtl_var = 32'd0;
	genpstage_WB_TRX_BUF = '{default:32'd0};
	genmcopipe_data_mem_rd_done = 32'd0;
	gen6_rtl_var = 32'd0;
	gen7_rtl_var = 32'd0;
	gen260_cyclix_var = 32'd0;
	gen9_rtl_var = 32'd0;
	gen257_cyclix_var = 32'd0;
	gen258_cyclix_var = 32'd0;
	gen5_rtl_var = 32'd0;
	gen255_cyclix_var = 32'd0;
	gen256_cyclix_var = 32'd0;
	gen4_rtl_var = 32'd0;
	genpstage_WB_TRX_LOCAL = '{default:32'd0};
	gen254_cyclix_var = 32'd0;
	gen3_rtl_var = 32'd0;
	gen261_cyclix_var = 32'd0;
	gen10_rtl_var = 32'd0;
	gen267_cyclix_var = 32'd0;
	gen16_rtl_var = 32'd0;
	gen264_cyclix_var = 32'd0;
	gen13_rtl_var = 32'd0;
	gen383_pipex_var = 32'd0;
	gen384_pipex_var = 32'd0;
	gen265_cyclix_var = 32'd0;
	gen14_rtl_var = 32'd0;
	gen385_pipex_var = 32'd0;
	gen266_cyclix_var = 32'd0;
	gen15_rtl_var = 32'd0;
	gen381_pipex_var = 32'd0;
	gen382_pipex_var = 32'd0;
	gen263_cyclix_var = 32'd0;
	gen12_rtl_var = 32'd0;
	gen389_pipex_var = 32'd0;
	gen390_pipex_var = 32'd0;
	gen391_pipex_var = 32'd0;
	gen393_pipex_var = 32'd0;
	gen388_pipex_var = 32'd0;
	gen269_cyclix_var = 32'd0;
	gen18_rtl_var = 32'd0;
	gen392_pipex_var = 32'd0;
	gen270_cyclix_var = 32'd0;
	gen19_rtl_var = 32'd0;
	gen397_pipex_var = 32'd0;
	gen398_pipex_var = 32'd0;
	gen399_pipex_var = 32'd0;
	gen401_pipex_var = 32'd0;
	gen396_pipex_var = 32'd0;
	gen272_cyclix_var = 32'd0;
	gen21_rtl_var = 32'd0;
	gen400_pipex_var = 32'd0;
	gen273_cyclix_var = 32'd0;
	gen22_rtl_var = 32'd0;
	genpsticky_glbl_regfile[1] = 32'd0;
	genpsticky_glbl_regfile[2] = 32'd0;
	genpsticky_glbl_regfile[3] = 32'd0;
	genpsticky_glbl_regfile[4] = 32'd0;
	genpsticky_glbl_regfile[5] = 32'd0;
	genpsticky_glbl_regfile[6] = 32'd0;
	genpsticky_glbl_regfile[7] = 32'd0;
	genpsticky_glbl_regfile[8] = 32'd0;
	genpsticky_glbl_regfile[9] = 32'd0;
	genpsticky_glbl_regfile[10] = 32'd0;
	genpsticky_glbl_regfile[11] = 32'd0;
	genpsticky_glbl_regfile[12] = 32'd0;
	genpsticky_glbl_regfile[13] = 32'd0;
	genpsticky_glbl_regfile[14] = 32'd0;
	genpsticky_glbl_regfile[15] = 32'd0;
	genpsticky_glbl_regfile[16] = 32'd0;
	genpsticky_glbl_regfile[17] = 32'd0;
	genpsticky_glbl_regfile[18] = 32'd0;
	genpsticky_glbl_regfile[19] = 32'd0;
	genpsticky_glbl_regfile[20] = 32'd0;
	genpsticky_glbl_regfile[21] = 32'd0;
	genpsticky_glbl_regfile[22] = 32'd0;
	genpsticky_glbl_regfile[23] = 32'd0;
	genpsticky_glbl_regfile[24] = 32'd0;
	genpsticky_glbl_regfile[25] = 32'd0;
	genpsticky_glbl_regfile[26] = 32'd0;
	genpsticky_glbl_regfile[27] = 32'd0;
	genpsticky_glbl_regfile[28] = 32'd0;
	genpsticky_glbl_regfile[29] = 32'd0;
	genpsticky_glbl_regfile[30] = 32'd0;
	genpsticky_glbl_regfile[31] = 32'd0;
	genpstage_WB_genctrl_finish = 32'd0;
	genpstage_WB_genctrl_succ = 32'd0;
	gen279_cyclix_var = 32'd0;
	gen28_rtl_var = 32'd0;
	genpstage_WB_TRX_BUF_COUNTER_FULL = 32'd0;
	genpstage_WB_TRX_BUF_COUNTER_NEMPTY = 32'd0;
	genpstage_WB_TRX_BUF_COUNTER = 32'd0;
	genpstage_MEM_genctrl_new = 32'd0;
	genpstage_MEM_genctrl_stalled_glbl = 32'd0;
	genpstage_MEM_genctrl_active = 32'd0;
	genpstage_MEM_TRX_BUF = '{default:32'd0};
	gen290_cyclix_var = 32'd0;
	gen407_pipex_mcopipe_rdata = 32'd0;
	gen38_rtl_var = 32'd0;
	gen36_rtl_var = 32'd0;
	gen37_rtl_var = 32'd0;
	gen291_cyclix_var = 32'd0;
	gen39_rtl_var = 32'd0;
	gen288_cyclix_var = 32'd0;
	gen289_cyclix_var = 32'd0;
	gen35_rtl_var = 32'd0;
	gen286_cyclix_var = 32'd0;
	gen287_cyclix_var = 32'd0;
	gen34_rtl_var = 32'd0;
	gen284_cyclix_var = 32'd0;
	gen32_rtl_var = 32'd0;
	genpstage_MEM_TRX_LOCAL = '{default:32'd0};
	gen285_cyclix_var = 32'd0;
	gen33_rtl_var = 32'd0;
	gen292_cyclix_var = 32'd0;
	gen40_rtl_var = 32'd0;
	gen363_pipex_var = 32'd0;
	gen294_cyclix_var = 32'd0;
	gen42_rtl_var = 32'd0;
	gen364_pipex_var = 32'd0;
	gen365_pipex_var = 32'd0;
	gen295_cyclix_var = 32'd0;
	gen43_rtl_var = 32'd0;
	gen366_pipex_var = 32'd0;
	gen296_cyclix_var = 32'd0;
	gen44_rtl_var = 32'd0;
	gen367_pipex_var = 32'd0;
	gen368_pipex_var = 32'd0;
	gen297_cyclix_var = 32'd0;
	gen45_rtl_var = 32'd0;
	gen369_pipex_var = 32'd0;
	gen298_cyclix_var = 32'd0;
	gen46_rtl_var = 32'd0;
	gen370_pipex_var = 32'd0;
	gen371_pipex_var = 32'd0;
	gen299_cyclix_var = 32'd0;
	gen47_rtl_var = 32'd0;
	genpsticky_glbl_jump_req_cmd = 32'd0;
	genpsticky_glbl_jump_vector_cmd = 32'd0;
	gen301_cyclix_var = 32'd0;
	gen49_rtl_var = 32'd0;
	gen302_cyclix_var = 32'd0;
	gen50_rtl_var = 32'd0;
	gen303_cyclix_var = 32'd0;
	gen51_rtl_var = 32'd0;
	gen309_cyclix_var = 32'd0;
	genmcopipe_data_mem_req_genfifo_wdata_bo = '{default:32'd0};
	genmcopipe_data_mem_req_genfifo_req_o = 32'd0;
	gen58_rtl_var = 32'd0;
	gen59_rtl_var = 32'd0;
	genmcopipe_data_mem_req_genfifo_reqbuf_req = 32'd0;
	genmcopipe_data_mem_wr_done = 32'd0;
	gen377_pipex_var = 32'd0;
	gen311_cyclix_var = 32'd0;
	gen312_cyclix_var = 32'd0;
	gen61_rtl_var = 32'd0;
	gen408_pipex_req_struct = '{default:32'd0};
	gen56_rtl_var = 32'd0;
	gen57_rtl_var = 32'd0;
	gen310_cyclix_var = 32'd0;
	gen60_rtl_var = 32'd0;
	gen307_cyclix_var = 32'd0;
	gen308_cyclix_var = 32'd0;
	gen55_rtl_var = 32'd0;
	gen306_cyclix_var = 32'd0;
	gen54_rtl_var = 32'd0;
	gen313_cyclix_var = 32'd0;
	gen62_rtl_var = 32'd0;
	gen315_cyclix_var = 32'd0;
	gen64_rtl_var = 32'd0;
	gen375_pipex_var = 32'd0;
	gen376_pipex_var = 32'd0;
	gen305_cyclix_var = 32'd0;
	gen53_rtl_var = 32'd0;
	gen378_pipex_var = 32'd0;
	gen379_pipex_var = 32'd0;
	gen314_cyclix_var = 32'd0;
	gen63_rtl_var = 32'd0;
	gen318_cyclix_var = 32'd0;
	gen66_rtl_var = 32'd0;
	genpstage_MEM_genctrl_finish = 32'd0;
	genpstage_MEM_genctrl_succ = 32'd0;
	genpstage_WB_push_trx = '{default:32'd0};
	gen323_cyclix_var = 32'd0;
	gen71_rtl_var = 32'd0;
	gen322_cyclix_var = 32'd0;
	gen70_rtl_var = 32'd0;
	genpstage_MEM_TRX_BUF_COUNTER_FULL = 32'd0;
	genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = 32'd0;
	genpstage_MEM_TRX_BUF_COUNTER = 32'd0;
	genpstage_EXEC_genctrl_new = 32'd0;
	genpstage_EXEC_genctrl_stalled_glbl = 32'd0;
	genpstage_EXEC_genctrl_active = 32'd0;
	genpstage_EXEC_TRX_BUF = '{default:32'd0};
	gen328_cyclix_var = 32'd0;
	gen75_rtl_var = 32'd0;
	genpstage_EXEC_TRX_LOCAL = '{default:32'd0};
	gen329_cyclix_var = 32'd0;
	gen76_rtl_var = 32'd0;
	gen334_cyclix_var = 32'd0;
	irq_fifo_genfifo_buf_req = 32'd0;
	irq_fifo_genfifo_buf_ack = 32'd0;
	gen83_rtl_var = 32'd0;
	gen81_rtl_var = 32'd0;
	gen82_rtl_var = 32'd0;
	gen331_pipex_var = 32'd0;
	gen333_cyclix_var = 32'd0;
	gen80_rtl_var = 32'd0;
	gen335_cyclix_var = 32'd0;
	gen84_rtl_var = 32'd0;
	gen336_cyclix_var = 32'd0;
	gen85_rtl_var = 32'd0;
	genpsticky_glbl_MIRQEN = 32'd1;
	genpsticky_glbl_CSR_MCAUSE = 32'd0;
	genpsticky_glbl_MRETADDR = 32'd0;
	gen338_cyclix_var = 32'd0;
	gen87_rtl_var = 32'd0;
	gen339_cyclix_var = 32'd0;
	gen88_rtl_var = 32'd0;
	gen340_cyclix_var = 32'd0;
	gen89_rtl_var = 32'd0;
	gen329_pipex_var = 32'd0;
	gen330_pipex_var = 32'd0;
	gen332_cyclix_var = 32'd0;
	gen79_rtl_var = 32'd0;
	gen332_pipex_var = 32'd0;
	gen337_cyclix_var = 32'd0;
	gen86_rtl_var = 32'd0;
	gen342_cyclix_var = 32'd0;
	gen91_rtl_var = 32'd0;
	gen335_pipex_var = 32'd0;
	gen336_pipex_var = 32'd0;
	gen337_pipex_var = 32'd0;
	gen338_pipex_var = 32'd0;
	gen339_pipex_var = 32'd0;
	gen340_pipex_var = 32'd0;
	gen341_pipex_var = 32'd0;
	gen342_pipex_var = 32'd0;
	gen343_pipex_var = 32'd0;
	gen344_pipex_var = 32'd0;
	gen345_pipex_var = 32'd0;
	gen346_pipex_var = 32'd0;
	gen347_pipex_var = 32'd0;
	gen348_pipex_var = 32'd0;
	gen349_pipex_var = 32'd0;
	gen350_pipex_var = 32'd0;
	gen351_pipex_var = 32'd0;
	gen352_pipex_var = 32'd0;
	gen353_pipex_var = 32'd0;
	gen354_pipex_var = 32'd0;
	gen355_pipex_var = 32'd0;
	gen356_pipex_var = 32'd0;
	gen357_pipex_var = 32'd0;
	gen358_pipex_var = 32'd0;
	gen359_pipex_var = 32'd0;
	gen344_cyclix_var = 32'd0;
	gen93_rtl_var = 32'd0;
	gen360_pipex_var = 32'd0;
	gen345_cyclix_var = 32'd0;
	gen94_rtl_var = 32'd0;
	gen348_cyclix_var = 32'd0;
	gen96_rtl_var = 32'd0;
	genpstage_EXEC_genctrl_finish = 32'd0;
	genpstage_EXEC_genctrl_succ = 32'd0;
	genpstage_MEM_push_trx = '{default:32'd0};
	gen353_cyclix_var = 32'd0;
	gen101_rtl_var = 32'd0;
	gen352_cyclix_var = 32'd0;
	gen100_rtl_var = 32'd0;
	genpstage_EXEC_TRX_BUF_COUNTER_FULL = 32'd0;
	genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = 32'd0;
	genpstage_EXEC_TRX_BUF_COUNTER = 32'd0;
	genpstage_IDECODE_genctrl_new = 32'd0;
	genpstage_IDECODE_genctrl_stalled_glbl = 32'd0;
	genpstage_IDECODE_genctrl_active = 32'd0;
	genpstage_IDECODE_TRX_BUF = '{default:32'd0};
	gen364_cyclix_var = 32'd0;
	gen409_pipex_mcopipe_rdata = 32'd0;
	genmcopipe_instr_mem_resp_genfifo_buf_req = 32'd0;
	genmcopipe_instr_mem_resp_genfifo_buf_ack = 32'd0;
	gen111_rtl_var = 32'd0;
	genmcopipe_instr_mem_rd_done = 32'd0;
	gen109_rtl_var = 32'd0;
	gen110_rtl_var = 32'd0;
	gen365_cyclix_var = 32'd0;
	gen112_rtl_var = 32'd0;
	gen362_cyclix_var = 32'd0;
	gen363_cyclix_var = 32'd0;
	gen108_rtl_var = 32'd0;
	gen360_cyclix_var = 32'd0;
	gen361_cyclix_var = 32'd0;
	gen107_rtl_var = 32'd0;
	gen358_cyclix_var = 32'd0;
	gen105_rtl_var = 32'd0;
	genpstage_IDECODE_TRX_LOCAL = '{default:32'd0};
	gen359_cyclix_var = 32'd0;
	gen106_rtl_var = 32'd0;
	gen366_cyclix_var = 32'd0;
	gen113_rtl_var = 32'd0;
	gen370_cyclix_var = 32'd0;
	gen117_rtl_var = 32'd0;
	gen234_pipex_var = 32'd0;
	gen235_pipex_var = 32'd0;
	gen372_cyclix_var = 32'd0;
	gen119_rtl_var = 32'd0;
	gen236_pipex_var = 32'd0;
	gen373_cyclix_var = 32'd0;
	gen120_rtl_var = 32'd0;
	gen237_pipex_var = 32'd0;
	gen238_pipex_var = 32'd0;
	gen374_cyclix_var = 32'd0;
	gen121_rtl_var = 32'd0;
	gen239_pipex_var = 32'd0;
	gen375_cyclix_var = 32'd0;
	gen122_rtl_var = 32'd0;
	gen240_pipex_var = 32'd0;
	gen376_cyclix_var = 32'd0;
	gen123_rtl_var = 32'd0;
	gen241_pipex_var = 32'd0;
	gen377_cyclix_var = 32'd0;
	gen124_rtl_var = 32'd0;
	gen242_pipex_var = 32'd0;
	gen378_cyclix_var = 32'd0;
	gen125_rtl_var = 32'd0;
	gen243_pipex_var = 32'd0;
	gen379_cyclix_var = 32'd0;
	gen126_rtl_var = 32'd0;
	gen244_pipex_var = 32'd0;
	gen245_pipex_var = 32'd0;
	gen246_pipex_var = 32'd0;
	gen230_pipex_var = 32'd0;
	gen231_pipex_var = 32'd0;
	gen232_pipex_var = 32'd0;
	gen233_pipex_var = 32'd0;
	gen371_cyclix_var = 32'd0;
	gen118_rtl_var = 32'd0;
	gen269_pipex_var = 32'd0;
	gen391_cyclix_var = 32'd0;
	gen137_rtl_var = 32'd0;
	gen393_cyclix_var = 32'd0;
	gen139_rtl_var = 32'd0;
	gen267_pipex_var = 32'd0;
	gen268_pipex_var = 32'd0;
	gen390_cyclix_var = 32'd0;
	gen136_rtl_var = 32'd0;
	gen270_pipex_var = 32'd0;
	gen392_cyclix_var = 32'd0;
	gen138_rtl_var = 32'd0;
	gen264_pipex_var = 32'd0;
	gen265_pipex_var = 32'd0;
	gen266_pipex_var = 32'd0;
	gen389_cyclix_var = 32'd0;
	gen135_rtl_var = 32'd0;
	gen277_pipex_var = 32'd0;
	gen397_cyclix_var = 32'd0;
	gen143_rtl_var = 32'd0;
	gen399_cyclix_var = 32'd0;
	gen145_rtl_var = 32'd0;
	gen275_pipex_var = 32'd0;
	gen276_pipex_var = 32'd0;
	gen396_cyclix_var = 32'd0;
	gen142_rtl_var = 32'd0;
	gen278_pipex_var = 32'd0;
	gen398_cyclix_var = 32'd0;
	gen144_rtl_var = 32'd0;
	gen272_pipex_var = 32'd0;
	gen273_pipex_var = 32'd0;
	gen274_pipex_var = 32'd0;
	gen395_cyclix_var = 32'd0;
	gen141_rtl_var = 32'd0;
	gen263_pipex_var = 32'd0;
	gen388_cyclix_var = 32'd0;
	gen134_rtl_var = 32'd0;
	gen271_pipex_var = 32'd0;
	gen394_cyclix_var = 32'd0;
	gen140_rtl_var = 32'd0;
	gen289_pipex_var = 32'd0;
	gen404_cyclix_var = 32'd0;
	gen150_rtl_var = 32'd0;
	gen406_cyclix_var = 32'd0;
	gen152_rtl_var = 32'd0;
	gen287_pipex_var = 32'd0;
	gen288_pipex_var = 32'd0;
	gen403_cyclix_var = 32'd0;
	gen149_rtl_var = 32'd0;
	gen290_pipex_var = 32'd0;
	gen405_cyclix_var = 32'd0;
	gen151_rtl_var = 32'd0;
	gen284_pipex_var = 32'd0;
	gen285_pipex_var = 32'd0;
	gen286_pipex_var = 32'd0;
	gen402_cyclix_var = 32'd0;
	gen148_rtl_var = 32'd0;
	gen297_pipex_var = 32'd0;
	gen410_cyclix_var = 32'd0;
	gen156_rtl_var = 32'd0;
	gen412_cyclix_var = 32'd0;
	gen158_rtl_var = 32'd0;
	gen295_pipex_var = 32'd0;
	gen296_pipex_var = 32'd0;
	gen409_cyclix_var = 32'd0;
	gen155_rtl_var = 32'd0;
	gen298_pipex_var = 32'd0;
	gen411_cyclix_var = 32'd0;
	gen157_rtl_var = 32'd0;
	gen292_pipex_var = 32'd0;
	gen293_pipex_var = 32'd0;
	gen294_pipex_var = 32'd0;
	gen408_cyclix_var = 32'd0;
	gen154_rtl_var = 32'd0;
	gen283_pipex_var = 32'd0;
	gen401_cyclix_var = 32'd0;
	gen147_rtl_var = 32'd0;
	gen291_pipex_var = 32'd0;
	gen407_cyclix_var = 32'd0;
	gen153_rtl_var = 32'd0;
	gen309_pipex_var = 32'd0;
	gen417_cyclix_var = 32'd0;
	gen163_rtl_var = 32'd0;
	gen419_cyclix_var = 32'd0;
	gen165_rtl_var = 32'd0;
	gen307_pipex_var = 32'd0;
	gen308_pipex_var = 32'd0;
	gen416_cyclix_var = 32'd0;
	gen162_rtl_var = 32'd0;
	gen310_pipex_var = 32'd0;
	gen418_cyclix_var = 32'd0;
	gen164_rtl_var = 32'd0;
	gen304_pipex_var = 32'd0;
	gen305_pipex_var = 32'd0;
	gen306_pipex_var = 32'd0;
	gen415_cyclix_var = 32'd0;
	gen161_rtl_var = 32'd0;
	gen317_pipex_var = 32'd0;
	gen423_cyclix_var = 32'd0;
	gen169_rtl_var = 32'd0;
	gen425_cyclix_var = 32'd0;
	gen171_rtl_var = 32'd0;
	gen315_pipex_var = 32'd0;
	gen316_pipex_var = 32'd0;
	gen422_cyclix_var = 32'd0;
	gen168_rtl_var = 32'd0;
	gen318_pipex_var = 32'd0;
	gen424_cyclix_var = 32'd0;
	gen170_rtl_var = 32'd0;
	gen312_pipex_var = 32'd0;
	gen313_pipex_var = 32'd0;
	gen314_pipex_var = 32'd0;
	gen421_cyclix_var = 32'd0;
	gen167_rtl_var = 32'd0;
	gen303_pipex_var = 32'd0;
	gen414_cyclix_var = 32'd0;
	gen160_rtl_var = 32'd0;
	gen311_pipex_var = 32'd0;
	gen420_cyclix_var = 32'd0;
	gen166_rtl_var = 32'd0;
	gen320_pipex_var = 32'd0;
	gen321_pipex_var = 32'd0;
	gen323_pipex_var = 32'd0;
	gen324_pipex_var = 32'd0;
	gen325_pipex_var = 32'd0;
	gen326_pipex_var = 32'd0;
	gen430_cyclix_var = 32'd0;
	gen175_rtl_var = 32'd0;
	genpstage_IDECODE_genctrl_finish = 32'd0;
	genpstage_IDECODE_genctrl_succ = 32'd0;
	genpstage_EXEC_push_trx = '{default:32'd0};
	gen435_cyclix_var = 32'd0;
	gen180_rtl_var = 32'd0;
	gen434_cyclix_var = 32'd0;
	gen179_rtl_var = 32'd0;
	genpstage_IDECODE_TRX_BUF_COUNTER_FULL = 32'd0;
	genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = 32'd0;
	genpstage_IDECODE_TRX_BUF_COUNTER = 32'd0;
	genpstage_IFETCH_genctrl_new = 32'd0;
	genpstage_IFETCH_genctrl_stalled_glbl = 32'd0;
	genpstage_IFETCH_genctrl_active = 32'd0;
	genpstage_IFETCH_TRX_BUF = '{default:32'd0};
	gen446_cyclix_var = 32'd0;
	gen410_pipex_mcopipe_rdata = 32'd0;
	gen190_rtl_var = 32'd0;
	gen188_rtl_var = 32'd0;
	gen189_rtl_var = 32'd0;
	gen447_cyclix_var = 32'd0;
	gen191_rtl_var = 32'd0;
	gen444_cyclix_var = 32'd0;
	gen445_cyclix_var = 32'd0;
	gen187_rtl_var = 32'd0;
	gen442_cyclix_var = 32'd0;
	gen443_cyclix_var = 32'd0;
	gen186_rtl_var = 32'd0;
	gen440_cyclix_var = 32'd0;
	gen184_rtl_var = 32'd0;
	genpstage_IFETCH_TRX_LOCAL = '{default:32'd0};
	gen441_cyclix_var = 32'd0;
	gen185_rtl_var = 32'd0;
	gen448_cyclix_var = 32'd0;
	gen192_rtl_var = 32'd0;
	gen451_cyclix_var = 32'd0;
	gen195_rtl_var = 32'd0;
	gen456_cyclix_var = 32'd0;
	genmcopipe_instr_mem_req_genfifo_wdata_bo = '{default:32'd0};
	genmcopipe_instr_mem_req_genfifo_req_o = 32'd0;
	gen201_rtl_var = 32'd0;
	gen202_rtl_var = 32'd0;
	genmcopipe_instr_mem_req_genfifo_reqbuf_req = 32'd0;
	genmcopipe_instr_mem_wr_done = 32'd0;
	gen210_pipex_var = 32'd0;
	gen458_cyclix_var = 32'd0;
	gen459_cyclix_var = 32'd0;
	gen204_rtl_var = 32'd0;
	gen411_pipex_req_struct = '{default:32'd0};
	gen199_rtl_var = 32'd0;
	gen200_rtl_var = 32'd0;
	gen457_cyclix_var = 32'd0;
	gen203_rtl_var = 32'd0;
	gen454_cyclix_var = 32'd0;
	gen455_cyclix_var = 32'd0;
	gen198_rtl_var = 32'd0;
	gen453_cyclix_var = 32'd0;
	gen197_rtl_var = 32'd0;
	gen460_cyclix_var = 32'd0;
	gen205_rtl_var = 32'd0;
	gen462_cyclix_var = 32'd0;
	gen207_rtl_var = 32'd0;
	gen465_cyclix_var = 32'd0;
	gen209_rtl_var = 32'd0;
	genpstage_IFETCH_genctrl_finish = 32'd0;
	genpstage_IFETCH_genctrl_succ = 32'd0;
	genpstage_IDECODE_push_trx = '{default:32'd0};
	gen470_cyclix_var = 32'd0;
	gen214_rtl_var = 32'd0;
	gen469_cyclix_var = 32'd0;
	gen213_rtl_var = 32'd0;
	genpstage_IFETCH_TRX_BUF_COUNTER_FULL = 32'd0;
	genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = 32'd0;
	genpstage_IFETCH_TRX_BUF_COUNTER = 32'd0;
	genpstage_IADDR_genctrl_new = 32'd0;
	genpstage_IADDR_genctrl_stalled_glbl = 32'd0;
	genpstage_IADDR_genctrl_active = 32'd0;
	genpstage_IADDR_TRX_LOCAL = '{default:32'd0};
	gen475_cyclix_var = 32'd0;
	gen218_rtl_var = 32'd0;
	genpsticky_glbl_pc = 32'd512;
	gen477_cyclix_var = 32'd0;
	gen220_rtl_var = 32'd0;
	gen478_cyclix_var = 32'd0;
	gen221_rtl_var = 32'd0;
	gen481_cyclix_var = 32'd0;
	gen223_rtl_var = 32'd0;
	genpstage_IADDR_genctrl_finish = 32'd0;
	genpstage_IADDR_genctrl_succ = 32'd0;
	gen485_cyclix_var = 32'd0;
	gen227_rtl_var = 32'd0;
	genpstage_IFETCH_push_trx = '{default:32'd0};
	gen488_cyclix_var = 32'd0;
	gen230_rtl_var = 32'd0;
	gen487_cyclix_var = 32'd0;
	gen229_rtl_var = 32'd0;
	genpstage_IADDR_TRX_BUF = '{default:32'd0};
	genpstage_IADDR_TRX_BUF_COUNTER_FULL = 32'd0;
	genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY = 32'd0;
	genpstage_IADDR_TRX_BUF_COUNTER = 32'd0;
	genmcopipe_instr_mem_empty_flag = 32'd1;
	genmcopipe_instr_mem_rd_ptr = 32'd0;
	genmcopipe_instr_mem_full_flag = 32'd0;
	gen491_cyclix_var = 32'd0;
	gen492_cyclix_var = 32'd0;
	gen232_rtl_var = 32'd0;
	genmcopipe_instr_mem_wr_ptr = 32'd0;
	gen494_cyclix_var = 32'd0;
	gen495_cyclix_var = 32'd0;
	gen234_rtl_var = 32'd0;
	genmcopipe_data_mem_empty_flag = 32'd1;
	genmcopipe_data_mem_rd_ptr = 32'd0;
	genmcopipe_data_mem_full_flag = 32'd0;
	gen497_cyclix_var = 32'd0;
	gen498_cyclix_var = 32'd0;
	gen236_rtl_var = 32'd0;
	genmcopipe_data_mem_wr_ptr = 32'd0;
	gen500_cyclix_var = 32'd0;
	gen501_cyclix_var = 32'd0;
	gen238_rtl_var = 32'd0;
	genmcopipe_instr_mem_wr_done = gensticky_genmcopipe_instr_mem_wr_done;
	genmcopipe_instr_mem_rd_done = gensticky_genmcopipe_instr_mem_rd_done;
	genmcopipe_data_mem_wr_done = gensticky_genmcopipe_data_mem_wr_done;
	genmcopipe_data_mem_rd_done = gensticky_genmcopipe_data_mem_rd_done;
	genpstage_WB_genctrl_stalled_glbl = gensticky_genpstage_WB_genctrl_stalled_glbl;
	genpstage_WB_TRX_BUF = gensticky_genpstage_WB_TRX_BUF;
	genpsticky_glbl_regfile[1] = gensticky_genpsticky_glbl_regfile[1];
	genpsticky_glbl_regfile[2] = gensticky_genpsticky_glbl_regfile[2];
	genpsticky_glbl_regfile[3] = gensticky_genpsticky_glbl_regfile[3];
	genpsticky_glbl_regfile[4] = gensticky_genpsticky_glbl_regfile[4];
	genpsticky_glbl_regfile[5] = gensticky_genpsticky_glbl_regfile[5];
	genpsticky_glbl_regfile[6] = gensticky_genpsticky_glbl_regfile[6];
	genpsticky_glbl_regfile[7] = gensticky_genpsticky_glbl_regfile[7];
	genpsticky_glbl_regfile[8] = gensticky_genpsticky_glbl_regfile[8];
	genpsticky_glbl_regfile[9] = gensticky_genpsticky_glbl_regfile[9];
	genpsticky_glbl_regfile[10] = gensticky_genpsticky_glbl_regfile[10];
	genpsticky_glbl_regfile[11] = gensticky_genpsticky_glbl_regfile[11];
	genpsticky_glbl_regfile[12] = gensticky_genpsticky_glbl_regfile[12];
	genpsticky_glbl_regfile[13] = gensticky_genpsticky_glbl_regfile[13];
	genpsticky_glbl_regfile[14] = gensticky_genpsticky_glbl_regfile[14];
	genpsticky_glbl_regfile[15] = gensticky_genpsticky_glbl_regfile[15];
	genpsticky_glbl_regfile[16] = gensticky_genpsticky_glbl_regfile[16];
	genpsticky_glbl_regfile[17] = gensticky_genpsticky_glbl_regfile[17];
	genpsticky_glbl_regfile[18] = gensticky_genpsticky_glbl_regfile[18];
	genpsticky_glbl_regfile[19] = gensticky_genpsticky_glbl_regfile[19];
	genpsticky_glbl_regfile[20] = gensticky_genpsticky_glbl_regfile[20];
	genpsticky_glbl_regfile[21] = gensticky_genpsticky_glbl_regfile[21];
	genpsticky_glbl_regfile[22] = gensticky_genpsticky_glbl_regfile[22];
	genpsticky_glbl_regfile[23] = gensticky_genpsticky_glbl_regfile[23];
	genpsticky_glbl_regfile[24] = gensticky_genpsticky_glbl_regfile[24];
	genpsticky_glbl_regfile[25] = gensticky_genpsticky_glbl_regfile[25];
	genpsticky_glbl_regfile[26] = gensticky_genpsticky_glbl_regfile[26];
	genpsticky_glbl_regfile[27] = gensticky_genpsticky_glbl_regfile[27];
	genpsticky_glbl_regfile[28] = gensticky_genpsticky_glbl_regfile[28];
	genpsticky_glbl_regfile[29] = gensticky_genpsticky_glbl_regfile[29];
	genpsticky_glbl_regfile[30] = gensticky_genpsticky_glbl_regfile[30];
	genpsticky_glbl_regfile[31] = gensticky_genpsticky_glbl_regfile[31];
	genpstage_WB_TRX_BUF_COUNTER_FULL = gensticky_genpstage_WB_TRX_BUF_COUNTER_FULL;
	genpstage_WB_TRX_BUF_COUNTER_NEMPTY = gensticky_genpstage_WB_TRX_BUF_COUNTER_NEMPTY;
	genpstage_WB_TRX_BUF_COUNTER = gensticky_genpstage_WB_TRX_BUF_COUNTER;
	genpstage_MEM_genctrl_stalled_glbl = gensticky_genpstage_MEM_genctrl_stalled_glbl;
	genpstage_MEM_TRX_BUF = gensticky_genpstage_MEM_TRX_BUF;
	genpsticky_glbl_jump_req_cmd = gensticky_genpsticky_glbl_jump_req_cmd;
	genpsticky_glbl_jump_vector_cmd = gensticky_genpsticky_glbl_jump_vector_cmd;
	genpstage_MEM_TRX_BUF_COUNTER_FULL = gensticky_genpstage_MEM_TRX_BUF_COUNTER_FULL;
	genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY;
	genpstage_MEM_TRX_BUF_COUNTER = gensticky_genpstage_MEM_TRX_BUF_COUNTER;
	genpstage_EXEC_genctrl_stalled_glbl = gensticky_genpstage_EXEC_genctrl_stalled_glbl;
	genpstage_EXEC_TRX_BUF = gensticky_genpstage_EXEC_TRX_BUF;
	genpsticky_glbl_MIRQEN = gensticky_genpsticky_glbl_MIRQEN;
	genpsticky_glbl_CSR_MCAUSE = gensticky_genpsticky_glbl_CSR_MCAUSE;
	genpsticky_glbl_MRETADDR = gensticky_genpsticky_glbl_MRETADDR;
	genpstage_EXEC_TRX_BUF_COUNTER_FULL = gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL;
	genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
	genpstage_EXEC_TRX_BUF_COUNTER = gensticky_genpstage_EXEC_TRX_BUF_COUNTER;
	genpstage_IDECODE_genctrl_stalled_glbl = gensticky_genpstage_IDECODE_genctrl_stalled_glbl;
	genpstage_IDECODE_TRX_BUF = gensticky_genpstage_IDECODE_TRX_BUF;
	genpstage_IDECODE_TRX_BUF_COUNTER_FULL = gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
	genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
	genpstage_IDECODE_TRX_BUF_COUNTER = gensticky_genpstage_IDECODE_TRX_BUF_COUNTER;
	genpstage_IFETCH_genctrl_stalled_glbl = gensticky_genpstage_IFETCH_genctrl_stalled_glbl;
	genpstage_IFETCH_TRX_BUF = gensticky_genpstage_IFETCH_TRX_BUF;
	genpstage_IFETCH_TRX_BUF_COUNTER_FULL = gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
	genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
	genpstage_IFETCH_TRX_BUF_COUNTER = gensticky_genpstage_IFETCH_TRX_BUF_COUNTER;
	genpstage_IADDR_genctrl_stalled_glbl = gensticky_genpstage_IADDR_genctrl_stalled_glbl;
	genpsticky_glbl_pc = gensticky_genpsticky_glbl_pc;
	genpstage_IADDR_TRX_BUF = gensticky_genpstage_IADDR_TRX_BUF;
	genpstage_IADDR_TRX_BUF_COUNTER_FULL = gensticky_genpstage_IADDR_TRX_BUF_COUNTER_FULL;
	genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY = gensticky_genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY;
	genpstage_IADDR_TRX_BUF_COUNTER = gensticky_genpstage_IADDR_TRX_BUF_COUNTER;
	genmcopipe_instr_mem_rd_ptr = gensticky_genmcopipe_instr_mem_rd_ptr;
	genmcopipe_instr_mem_full_flag = gensticky_genmcopipe_instr_mem_full_flag;
	genmcopipe_instr_mem_empty_flag = gensticky_genmcopipe_instr_mem_empty_flag;
	genmcopipe_instr_mem_wr_ptr = gensticky_genmcopipe_instr_mem_wr_ptr;
	genmcopipe_data_mem_rd_ptr = gensticky_genmcopipe_data_mem_rd_ptr;
	genmcopipe_data_mem_full_flag = gensticky_genmcopipe_data_mem_full_flag;
	genmcopipe_data_mem_empty_flag = gensticky_genmcopipe_data_mem_empty_flag;
	genmcopipe_data_mem_wr_ptr = gensticky_genmcopipe_data_mem_wr_ptr;
	// Buffering globals
	gen383_cyclix_var[1] = genpsticky_glbl_regfile[1];
	gen383_cyclix_var[2] = genpsticky_glbl_regfile[2];
	gen383_cyclix_var[3] = genpsticky_glbl_regfile[3];
	gen383_cyclix_var[4] = genpsticky_glbl_regfile[4];
	gen383_cyclix_var[5] = genpsticky_glbl_regfile[5];
	gen383_cyclix_var[6] = genpsticky_glbl_regfile[6];
	gen383_cyclix_var[7] = genpsticky_glbl_regfile[7];
	gen383_cyclix_var[8] = genpsticky_glbl_regfile[8];
	gen383_cyclix_var[9] = genpsticky_glbl_regfile[9];
	gen383_cyclix_var[10] = genpsticky_glbl_regfile[10];
	gen383_cyclix_var[11] = genpsticky_glbl_regfile[11];
	gen383_cyclix_var[12] = genpsticky_glbl_regfile[12];
	gen383_cyclix_var[13] = genpsticky_glbl_regfile[13];
	gen383_cyclix_var[14] = genpsticky_glbl_regfile[14];
	gen383_cyclix_var[15] = genpsticky_glbl_regfile[15];
	gen383_cyclix_var[16] = genpsticky_glbl_regfile[16];
	gen383_cyclix_var[17] = genpsticky_glbl_regfile[17];
	gen383_cyclix_var[18] = genpsticky_glbl_regfile[18];
	gen383_cyclix_var[19] = genpsticky_glbl_regfile[19];
	gen383_cyclix_var[20] = genpsticky_glbl_regfile[20];
	gen383_cyclix_var[21] = genpsticky_glbl_regfile[21];
	gen383_cyclix_var[22] = genpsticky_glbl_regfile[22];
	gen383_cyclix_var[23] = genpsticky_glbl_regfile[23];
	gen383_cyclix_var[24] = genpsticky_glbl_regfile[24];
	gen383_cyclix_var[25] = genpsticky_glbl_regfile[25];
	gen383_cyclix_var[26] = genpsticky_glbl_regfile[26];
	gen383_cyclix_var[27] = genpsticky_glbl_regfile[27];
	gen383_cyclix_var[28] = genpsticky_glbl_regfile[28];
	gen383_cyclix_var[29] = genpsticky_glbl_regfile[29];
	gen383_cyclix_var[30] = genpsticky_glbl_regfile[30];
	gen383_cyclix_var[31] = genpsticky_glbl_regfile[31];
	// fifo_in buffering
	irq_fifo_genfifo_buf_req = irq_fifo_genfifo_req_i;
	irq_fifo_genfifo_buf_rdata = irq_fifo_genfifo_rdata_bi;
	genmcopipe_instr_mem_resp_genfifo_buf_req = genmcopipe_instr_mem_resp_genfifo_req_i;
	genmcopipe_instr_mem_resp_genfifo_buf_rdata = genmcopipe_instr_mem_resp_genfifo_rdata_bi;
	genmcopipe_data_mem_resp_genfifo_buf_req = genmcopipe_data_mem_resp_genfifo_req_i;
	genmcopipe_data_mem_resp_genfifo_buf_rdata = genmcopipe_data_mem_resp_genfifo_rdata_bi;
	// subproc fifo_in buffering
	// mcopipe processing
	genmcopipe_instr_mem_wr_done = 32'd0;
	genmcopipe_instr_mem_rd_done = 32'd0;
	genmcopipe_instr_mem_wr_ptr_next = (genmcopipe_instr_mem_wr_ptr + 32'd1);
	genmcopipe_instr_mem_rd_ptr_next = (genmcopipe_instr_mem_rd_ptr + 32'd1);
	genmcopipe_data_mem_wr_done = 32'd0;
	genmcopipe_data_mem_rd_done = 32'd0;
	genmcopipe_data_mem_wr_ptr_next = (genmcopipe_data_mem_wr_ptr + 32'd1);
	genmcopipe_data_mem_rd_ptr_next = (genmcopipe_data_mem_rd_ptr + 32'd1);
	// logic of stages
	// #### Stage processing: WB ####
	genpstage_WB_genctrl_succ = 32'd0;
	genpstage_WB_genctrl_working = 32'd0;
	gen251_cyclix_var = genpstage_WB_genctrl_stalled_glbl;
	gen0_rtl_var = gen251_cyclix_var;
	if (gen0_rtl_var)
		begin
		genpstage_WB_genctrl_new = 32'd0;
		genpstage_WB_genctrl_stalled_glbl = 32'd0;
		genpstage_WB_genctrl_active = 32'd1;
		end
	gen252_cyclix_var = 1'd0;
	gen252_cyclix_var = (gen252_cyclix_var || gen251_cyclix_var);
	gen252_cyclix_var = !gen252_cyclix_var;
	gen1_rtl_var = gen252_cyclix_var;
	if (gen1_rtl_var)
		begin
		genpstage_WB_genctrl_active = genpstage_WB_TRX_BUF_COUNTER_NEMPTY;
		genpstage_WB_genctrl_new = genpstage_WB_genctrl_active;
		end
	genpstage_WB_genctrl_occupied = genpstage_WB_genctrl_active;
	genpstage_WB_genctrl_finish = 32'd0;
	genpstage_WB_genpctrl_flushreq = 32'd0;
	gen253_cyclix_var = genpstage_WB_genctrl_occupied;
	gen2_rtl_var = gen253_cyclix_var;
	if (gen2_rtl_var)
		begin
		// Initializing new newaccums descriptors ####
		// Fetching locals from src_glbls
		genpstage_WB_TRX_LOCAL.mem_rdata = 32'd0;
		genpstage_WB_TRX_LOCAL.rd_rdy = genpstage_WB_TRX_BUF[0].rd_rdy;
		genpstage_WB_TRX_LOCAL.rd_wdata = genpstage_WB_TRX_BUF[0].rd_wdata;
		genpstage_WB_TRX_LOCAL.rd_req = genpstage_WB_TRX_BUF[0].rd_req;
		genpstage_WB_TRX_LOCAL.rd_addr = genpstage_WB_TRX_BUF[0].rd_addr;
		genpstage_WB_TRX_LOCAL.mem_req = genpstage_WB_TRX_BUF[0].mem_req;
		genpstage_WB_TRX_LOCAL.mem_cmd = genpstage_WB_TRX_BUF[0].mem_cmd;
		genpstage_WB_TRX_LOCAL.mem_be = genpstage_WB_TRX_BUF[0].mem_be;
		genpstage_WB_TRX_LOCAL.load_signext = genpstage_WB_TRX_BUF[0].load_signext;
		genpstage_WB_TRX_LOCAL.rd_source = genpstage_WB_TRX_BUF[0].rd_source;
		// Acquiring mcopipe rdata
		gen254_cyclix_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
		gen3_rtl_var = gen254_cyclix_var;
		if (gen3_rtl_var)
			begin
			gen255_cyclix_var = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.if_id == 1'd0);
			gen256_cyclix_var = gen255_cyclix_var;
			gen4_rtl_var = gen256_cyclix_var;
			if (gen4_rtl_var)
				begin
				gen257_cyclix_var = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.tid == genmcopipe_data_mem_rd_ptr);
				gen258_cyclix_var = gen257_cyclix_var;
				gen5_rtl_var = gen258_cyclix_var;
				if (gen5_rtl_var)
					begin
					gen6_rtl_var = !rst_i;
					gen7_rtl_var = gen6_rtl_var;
					if (gen7_rtl_var)
						begin
						gen259_cyclix_var = 32'd0;
						gen8_rtl_var = genmcopipe_data_mem_resp_genfifo_buf_req;
						if (gen8_rtl_var)
							begin
							gen259_cyclix_var = 32'd1;
							gen406_pipex_mcopipe_rdata = genmcopipe_data_mem_resp_genfifo_buf_rdata;
							genmcopipe_data_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_data_mem_resp_genfifo_buf_ack = 32'd1;
							end
						end
					gen260_cyclix_var = gen259_cyclix_var;
					gen9_rtl_var = gen260_cyclix_var;
					if (gen9_rtl_var)
						begin
						genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending = 32'd0;
						genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done = 32'd1;
						genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.rdata = gen406_pipex_mcopipe_rdata;
						genmcopipe_data_mem_rd_done = 32'd1;
						end
					end
				end
			end
		// Pipeline flush processing
		gen261_cyclix_var = genpstage_WB_genpctrl_flushreq;
		gen10_rtl_var = gen261_cyclix_var;
		if (gen10_rtl_var)
			begin
			genpstage_WB_genctrl_active = 32'd0;
			end
		end
	// Saving succ targets
	// Generating payload
	gen380_pipex_var = genpstage_WB_TRX_LOCAL.mem_req;
	gen262_cyclix_var = gen380_pipex_var;
	gen11_rtl_var = gen262_cyclix_var;
	if (gen11_rtl_var)
		begin
		gen381_pipex_var = ~genpstage_WB_TRX_LOCAL.mem_cmd;
		gen382_pipex_var = gen381_pipex_var;
		gen263_cyclix_var = gen382_pipex_var;
		gen12_rtl_var = gen263_cyclix_var;
		if (gen12_rtl_var)
			begin
			gen264_cyclix_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
			gen13_rtl_var = gen264_cyclix_var;
			if (gen13_rtl_var)
				begin
				genpstage_WB_TRX_LOCAL.mem_rdata = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.rdata;
				end
			gen383_pipex_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
			gen384_pipex_var = gen383_pipex_var;
			gen265_cyclix_var = gen384_pipex_var;
			gen14_rtl_var = gen265_cyclix_var;
			if (gen14_rtl_var)
				begin
				genpstage_WB_TRX_LOCAL.rd_rdy = 32'd1;
				end
			gen385_pipex_var = 1'd0;
			gen385_pipex_var = (gen385_pipex_var || gen384_pipex_var);
			gen385_pipex_var = !gen385_pipex_var;
			gen266_cyclix_var = gen385_pipex_var;
			gen15_rtl_var = gen266_cyclix_var;
			if (gen15_rtl_var)
				begin
				gen267_cyclix_var = genpstage_WB_genctrl_active;
				gen16_rtl_var = gen267_cyclix_var;
				if (gen16_rtl_var)
					begin
					genpstage_WB_genctrl_stalled_glbl = 32'd1;
					end
				genpstage_WB_genctrl_active = 32'd0;
				end
			end
		end
	gen386_pipex_var = (genpstage_WB_TRX_LOCAL.mem_be == 32'd1);
	gen387_pipex_var = gen386_pipex_var;
	gen268_cyclix_var = gen387_pipex_var;
	gen17_rtl_var = gen268_cyclix_var;
	if (gen17_rtl_var)
		begin
		gen388_pipex_var = genpstage_WB_TRX_LOCAL.load_signext;
		gen269_cyclix_var = gen388_pipex_var;
		gen18_rtl_var = gen269_cyclix_var;
		if (gen18_rtl_var)
			begin
			gen389_pipex_var = genpstage_WB_TRX_LOCAL.mem_rdata[7:0];
			gen390_pipex_var = gen389_pipex_var[32'd7];
			gen391_pipex_var = {gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, gen390_pipex_var, genpstage_WB_TRX_LOCAL.mem_rdata[7:0]};
			genpstage_WB_TRX_LOCAL.mem_rdata = gen391_pipex_var;
			end
		gen392_pipex_var = 1'd0;
		gen392_pipex_var = (gen392_pipex_var || gen388_pipex_var);
		gen392_pipex_var = !gen392_pipex_var;
		gen270_cyclix_var = gen392_pipex_var;
		gen19_rtl_var = gen270_cyclix_var;
		if (gen19_rtl_var)
			begin
			gen393_pipex_var = {24'd0, genpstage_WB_TRX_LOCAL.mem_rdata[7:0]};
			genpstage_WB_TRX_LOCAL.mem_rdata = gen393_pipex_var;
			end
		end
	gen394_pipex_var = (genpstage_WB_TRX_LOCAL.mem_be == 32'd3);
	gen395_pipex_var = gen394_pipex_var;
	gen271_cyclix_var = gen395_pipex_var;
	gen20_rtl_var = gen271_cyclix_var;
	if (gen20_rtl_var)
		begin
		gen396_pipex_var = genpstage_WB_TRX_LOCAL.load_signext;
		gen272_cyclix_var = gen396_pipex_var;
		gen21_rtl_var = gen272_cyclix_var;
		if (gen21_rtl_var)
			begin
			gen397_pipex_var = genpstage_WB_TRX_LOCAL.mem_rdata[15:0];
			gen398_pipex_var = gen397_pipex_var[32'd15];
			gen399_pipex_var = {gen398_pipex_var, gen398_pipex_var, gen398_pipex_var, gen398_pipex_var, gen398_pipex_var, gen398_pipex_var, gen398_pipex_var, gen398_pipex_var, gen398_pipex_var, gen398_pipex_var, gen398_pipex_var, gen398_pipex_var, gen398_pipex_var, gen398_pipex_var, gen398_pipex_var, gen398_pipex_var, genpstage_WB_TRX_LOCAL.mem_rdata[15:0]};
			genpstage_WB_TRX_LOCAL.mem_rdata = gen399_pipex_var;
			end
		gen400_pipex_var = 1'd0;
		gen400_pipex_var = (gen400_pipex_var || gen396_pipex_var);
		gen400_pipex_var = !gen400_pipex_var;
		gen273_cyclix_var = gen400_pipex_var;
		gen22_rtl_var = gen273_cyclix_var;
		if (gen22_rtl_var)
			begin
			gen401_pipex_var = {16'd0, genpstage_WB_TRX_LOCAL.mem_rdata[15:0]};
			genpstage_WB_TRX_LOCAL.mem_rdata = gen401_pipex_var;
			end
		end
	gen402_pipex_var = (genpstage_WB_TRX_LOCAL.rd_source == 32'd5);
	gen403_pipex_var = gen402_pipex_var;
	gen274_cyclix_var = gen403_pipex_var;
	gen23_rtl_var = gen274_cyclix_var;
	if (gen23_rtl_var)
		begin
		genpstage_WB_TRX_LOCAL.rd_wdata = genpstage_WB_TRX_LOCAL.mem_rdata;
		end
	gen404_pipex_var = (genpstage_WB_TRX_LOCAL.rd_req && genpstage_WB_TRX_LOCAL.rd_rdy);
	gen405_pipex_var = gen404_pipex_var;
	gen275_cyclix_var = gen405_pipex_var;
	gen24_rtl_var = gen275_cyclix_var;
	if (gen24_rtl_var)
		begin
		genpsticky_glbl_regfile[genpstage_WB_TRX_LOCAL.rd_addr] = genpstage_WB_TRX_LOCAL.rd_wdata;
		end
	// Processing of next pstage busyness
	// pctrl_finish and pctrl_succ formation
	gen276_cyclix_var = genpstage_WB_genctrl_stalled_glbl;
	gen25_rtl_var = gen276_cyclix_var;
	if (gen25_rtl_var)
		begin
		genpstage_WB_genctrl_finish = 32'd0;
		genpstage_WB_genctrl_succ = 32'd0;
		end
	gen277_cyclix_var = 1'd0;
	gen277_cyclix_var = (gen277_cyclix_var || gen276_cyclix_var);
	gen277_cyclix_var = !gen277_cyclix_var;
	gen26_rtl_var = gen277_cyclix_var;
	if (gen26_rtl_var)
		begin
		genpstage_WB_genctrl_finish = genpstage_WB_genctrl_occupied;
		genpstage_WB_genctrl_succ = genpstage_WB_genctrl_active;
		end
	// credit counter processing
	// asserting succ signals
	// processing context in case transaction is ready to propagate
	gen278_cyclix_var = genpstage_WB_genctrl_finish;
	gen27_rtl_var = gen278_cyclix_var;
	if (gen27_rtl_var)
		begin
		// programming next stage in case transaction is able to propagate
		gen279_cyclix_var = genpstage_WB_genctrl_succ;
		gen28_rtl_var = gen279_cyclix_var;
		if (gen28_rtl_var)
			begin
			end
		genpstage_WB_genctrl_stalled_glbl = 32'd0;
		genpstage_WB_genctrl_active = 32'd0;
		genpstage_WB_TRX_BUF[0] = '{default:32'd0};
		genpstage_WB_TRX_BUF_COUNTER_FULL = 32'd0;
		genpstage_WB_TRX_BUF_COUNTER_NEMPTY = 32'd0;
		genpstage_WB_TRX_BUF_COUNTER = (genpstage_WB_TRX_BUF_COUNTER - 32'd1);
		end
	gen280_cyclix_var = ~genpstage_WB_TRX_BUF_COUNTER_FULL;
	genpstage_WB_genctrl_rdy = gen280_cyclix_var;
	genpstage_WB_genctrl_working = (genpstage_WB_genctrl_succ | genpstage_WB_genctrl_stalled_glbl);
	// #### Stage processing: MEM ####
	genpstage_MEM_genctrl_succ = 32'd0;
	genpstage_MEM_genctrl_working = 32'd0;
	gen281_cyclix_var = genpstage_MEM_genctrl_stalled_glbl;
	gen29_rtl_var = gen281_cyclix_var;
	if (gen29_rtl_var)
		begin
		genpstage_MEM_genctrl_new = 32'd0;
		genpstage_MEM_genctrl_stalled_glbl = 32'd0;
		genpstage_MEM_genctrl_active = 32'd1;
		end
	gen282_cyclix_var = 1'd0;
	gen282_cyclix_var = (gen282_cyclix_var || gen281_cyclix_var);
	gen282_cyclix_var = !gen282_cyclix_var;
	gen30_rtl_var = gen282_cyclix_var;
	if (gen30_rtl_var)
		begin
		genpstage_MEM_genctrl_active = genpstage_MEM_TRX_BUF_COUNTER_NEMPTY;
		genpstage_MEM_genctrl_new = genpstage_MEM_genctrl_active;
		end
	genpstage_MEM_genctrl_occupied = genpstage_MEM_genctrl_active;
	genpstage_MEM_genctrl_finish = 32'd0;
	genpstage_MEM_genpctrl_flushreq = 32'd0;
	genpstage_MEM_genpctrl_flushreq = (genpstage_MEM_genpctrl_flushreq | genpstage_WB_genpctrl_flushreq);
	gen283_cyclix_var = genpstage_MEM_genctrl_occupied;
	gen31_rtl_var = gen283_cyclix_var;
	if (gen31_rtl_var)
		begin
		// Initializing new newaccums descriptors ####
		gen284_cyclix_var = genpstage_MEM_genctrl_new;
		gen32_rtl_var = gen284_cyclix_var;
		if (gen32_rtl_var)
			begin
			genpstage_MEM_TRX_BUF[0].jump_req_done = 32'd0;
			genpstage_MEM_TRX_BUF[0].data_req_done = 32'd0;
			end
		// Fetching locals from src_glbls
		genpstage_MEM_TRX_LOCAL.curinstraddr_imm = 32'd0;
		genpstage_MEM_TRX_LOCAL.jump_vector = 32'd0;
		genpstage_MEM_TRX_LOCAL.jump_req = genpstage_MEM_TRX_BUF[0].jump_req;
		genpstage_MEM_TRX_LOCAL.mem_addr = 32'd0;
		genpstage_MEM_TRX_LOCAL.mem_wdata = 32'd0;
		genpstage_MEM_TRX_LOCAL.jump_req_done = genpstage_MEM_TRX_BUF[0].jump_req_done;
		genpstage_MEM_TRX_LOCAL.data_busreq = '{default:32'd0};
		genpstage_MEM_TRX_LOCAL.data_req_done = genpstage_MEM_TRX_BUF[0].data_req_done;
		genpstage_MEM_TRX_LOCAL.rd_req = genpstage_MEM_TRX_BUF[0].rd_req;
		genpstage_MEM_TRX_LOCAL.rd_addr = genpstage_MEM_TRX_BUF[0].rd_addr;
		genpstage_MEM_TRX_LOCAL.rd_rdy = genpstage_MEM_TRX_BUF[0].rd_rdy;
		genpstage_MEM_TRX_LOCAL.rd_wdata = genpstage_MEM_TRX_BUF[0].rd_wdata;
		genpstage_MEM_TRX_LOCAL.curinstr_addr = genpstage_MEM_TRX_BUF[0].curinstr_addr;
		genpstage_MEM_TRX_LOCAL.immediate = genpstage_MEM_TRX_BUF[0].immediate;
		genpstage_MEM_TRX_LOCAL.jump_src = genpstage_MEM_TRX_BUF[0].jump_src;
		genpstage_MEM_TRX_LOCAL.alu_result = genpstage_MEM_TRX_BUF[0].alu_result;
		genpstage_MEM_TRX_LOCAL.jump_req_cond = genpstage_MEM_TRX_BUF[0].jump_req_cond;
		genpstage_MEM_TRX_LOCAL.funct3 = genpstage_MEM_TRX_BUF[0].funct3;
		genpstage_MEM_TRX_LOCAL.alu_ZF = genpstage_MEM_TRX_BUF[0].alu_ZF;
		genpstage_MEM_TRX_LOCAL.alu_CF = genpstage_MEM_TRX_BUF[0].alu_CF;
		genpstage_MEM_TRX_LOCAL.rs2_rdata = genpstage_MEM_TRX_BUF[0].rs2_rdata;
		genpstage_MEM_TRX_LOCAL.mem_req = genpstage_MEM_TRX_BUF[0].mem_req;
		genpstage_MEM_TRX_LOCAL.mem_be = genpstage_MEM_TRX_BUF[0].mem_be;
		genpstage_MEM_TRX_LOCAL.mem_cmd = genpstage_MEM_TRX_BUF[0].mem_cmd;
		genpstage_MEM_TRX_LOCAL.rd_source = genpstage_MEM_TRX_BUF[0].rd_source;
		genpstage_MEM_TRX_LOCAL.load_signext = genpstage_MEM_TRX_BUF[0].load_signext;
		// Acquiring mcopipe rdata
		gen285_cyclix_var = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
		gen33_rtl_var = gen285_cyclix_var;
		if (gen33_rtl_var)
			begin
			gen286_cyclix_var = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.if_id == 1'd0);
			gen287_cyclix_var = gen286_cyclix_var;
			gen34_rtl_var = gen287_cyclix_var;
			if (gen34_rtl_var)
				begin
				gen288_cyclix_var = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.tid == genmcopipe_data_mem_rd_ptr);
				gen289_cyclix_var = gen288_cyclix_var;
				gen35_rtl_var = gen289_cyclix_var;
				if (gen35_rtl_var)
					begin
					gen36_rtl_var = !rst_i;
					gen37_rtl_var = gen36_rtl_var;
					if (gen37_rtl_var)
						begin
						gen290_cyclix_var = 32'd0;
						gen38_rtl_var = genmcopipe_data_mem_resp_genfifo_buf_req;
						if (gen38_rtl_var)
							begin
							gen290_cyclix_var = 32'd1;
							gen407_pipex_mcopipe_rdata = genmcopipe_data_mem_resp_genfifo_buf_rdata;
							genmcopipe_data_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_data_mem_resp_genfifo_buf_ack = 32'd1;
							end
						end
					gen291_cyclix_var = gen290_cyclix_var;
					gen39_rtl_var = gen291_cyclix_var;
					if (gen39_rtl_var)
						begin
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending = 32'd0;
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done = 32'd1;
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdata = gen407_pipex_mcopipe_rdata;
						genmcopipe_data_mem_rd_done = 32'd1;
						end
					end
				end
			end
		// Pipeline flush processing
		gen292_cyclix_var = genpstage_MEM_genpctrl_flushreq;
		gen40_rtl_var = gen292_cyclix_var;
		if (gen40_rtl_var)
			begin
			genpstage_MEM_genctrl_active = 32'd0;
			end
		end
	// Saving succ targets
	// Generating payload
	gen361_pipex_var = (genpstage_MEM_TRX_LOCAL.curinstr_addr + genpstage_MEM_TRX_LOCAL.immediate);
	genpstage_MEM_TRX_LOCAL.curinstraddr_imm = gen361_pipex_var;
	case (genpstage_MEM_TRX_LOCAL.jump_src)
		32'd0:
			begin
			genpstage_MEM_TRX_LOCAL.jump_vector = genpstage_MEM_TRX_LOCAL.immediate;
			end
		32'd1:
			begin
			genpstage_MEM_TRX_LOCAL.jump_vector = genpstage_MEM_TRX_LOCAL.alu_result;
			end
	endcase
	gen362_pipex_var = genpstage_MEM_TRX_LOCAL.jump_req_cond;
	gen293_cyclix_var = gen362_pipex_var;
	gen41_rtl_var = gen293_cyclix_var;
	if (gen41_rtl_var)
		begin
		case (genpstage_MEM_TRX_LOCAL.funct3)
			32'd0:
				begin
				gen363_pipex_var = genpstage_MEM_TRX_LOCAL.alu_ZF;
				gen294_cyclix_var = gen363_pipex_var;
				gen42_rtl_var = gen294_cyclix_var;
				if (gen42_rtl_var)
					begin
					genpstage_MEM_TRX_LOCAL.jump_req = 32'd1;
					genpstage_MEM_TRX_LOCAL.jump_vector = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					end
				end
			32'd1:
				begin
				gen364_pipex_var = ~genpstage_MEM_TRX_LOCAL.alu_ZF;
				gen365_pipex_var = gen364_pipex_var;
				gen295_cyclix_var = gen365_pipex_var;
				gen43_rtl_var = gen295_cyclix_var;
				if (gen43_rtl_var)
					begin
					genpstage_MEM_TRX_LOCAL.jump_req = 32'd1;
					genpstage_MEM_TRX_LOCAL.jump_vector = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					end
				end
			32'd4:
				begin
				gen366_pipex_var = genpstage_MEM_TRX_LOCAL.alu_CF;
				gen296_cyclix_var = gen366_pipex_var;
				gen44_rtl_var = gen296_cyclix_var;
				if (gen44_rtl_var)
					begin
					genpstage_MEM_TRX_LOCAL.jump_req = 32'd1;
					genpstage_MEM_TRX_LOCAL.jump_vector = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					end
				end
			32'd5:
				begin
				gen367_pipex_var = ~genpstage_MEM_TRX_LOCAL.alu_CF;
				gen368_pipex_var = gen367_pipex_var;
				gen297_cyclix_var = gen368_pipex_var;
				gen45_rtl_var = gen297_cyclix_var;
				if (gen45_rtl_var)
					begin
					genpstage_MEM_TRX_LOCAL.jump_req = 32'd1;
					genpstage_MEM_TRX_LOCAL.jump_vector = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					end
				end
			32'd6:
				begin
				gen369_pipex_var = genpstage_MEM_TRX_LOCAL.alu_CF;
				gen298_cyclix_var = gen369_pipex_var;
				gen46_rtl_var = gen298_cyclix_var;
				if (gen46_rtl_var)
					begin
					genpstage_MEM_TRX_LOCAL.jump_req = 32'd1;
					genpstage_MEM_TRX_LOCAL.jump_vector = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					end
				end
			32'd7:
				begin
				gen370_pipex_var = ~genpstage_MEM_TRX_LOCAL.alu_CF;
				gen371_pipex_var = gen370_pipex_var;
				gen299_cyclix_var = gen371_pipex_var;
				gen47_rtl_var = gen299_cyclix_var;
				if (gen47_rtl_var)
					begin
					genpstage_MEM_TRX_LOCAL.jump_req = 32'd1;
					genpstage_MEM_TRX_LOCAL.jump_vector = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					end
				end
		endcase
		end
	genpstage_MEM_TRX_LOCAL.mem_addr = genpstage_MEM_TRX_LOCAL.alu_result;
	genpstage_MEM_TRX_LOCAL.mem_wdata = genpstage_MEM_TRX_LOCAL.rs2_rdata;
	gen372_pipex_var = ~genpstage_MEM_TRX_LOCAL.jump_req_done;
	gen373_pipex_var = gen372_pipex_var;
	gen300_cyclix_var = gen373_pipex_var;
	gen48_rtl_var = gen300_cyclix_var;
	if (gen48_rtl_var)
		begin
		gen301_cyclix_var = genpstage_MEM_genctrl_active;
		gen49_rtl_var = gen301_cyclix_var;
		if (gen49_rtl_var)
			begin
			genpsticky_glbl_jump_req_cmd = genpstage_MEM_TRX_LOCAL.jump_req;
			end
		gen302_cyclix_var = genpstage_MEM_genctrl_active;
		gen50_rtl_var = gen302_cyclix_var;
		if (gen50_rtl_var)
			begin
			genpsticky_glbl_jump_vector_cmd = genpstage_MEM_TRX_LOCAL.jump_vector;
			end
		genpstage_MEM_TRX_LOCAL.jump_req_done = 32'd1;
		gen303_cyclix_var = genpstage_MEM_genctrl_active;
		gen51_rtl_var = gen303_cyclix_var;
		if (gen51_rtl_var)
			begin
			genpstage_MEM_TRX_BUF[0].jump_req_done = 32'd1;
			end
		end
	gen374_pipex_var = genpstage_MEM_TRX_LOCAL.mem_req;
	gen304_cyclix_var = gen374_pipex_var;
	gen52_rtl_var = gen304_cyclix_var;
	if (gen52_rtl_var)
		begin
		gen375_pipex_var = ~genpstage_MEM_TRX_LOCAL.data_req_done;
		gen376_pipex_var = gen375_pipex_var;
		gen305_cyclix_var = gen376_pipex_var;
		gen53_rtl_var = gen305_cyclix_var;
		if (gen53_rtl_var)
			begin
			genpstage_MEM_TRX_LOCAL.data_busreq.addr = genpstage_MEM_TRX_LOCAL.mem_addr;
			genpstage_MEM_TRX_LOCAL.data_busreq.be = genpstage_MEM_TRX_LOCAL.mem_be;
			genpstage_MEM_TRX_LOCAL.data_busreq.wdata = genpstage_MEM_TRX_LOCAL.mem_wdata;
			gen306_cyclix_var = genpstage_MEM_genctrl_active;
			gen54_rtl_var = gen306_cyclix_var;
			if (gen54_rtl_var)
				begin
				gen307_cyclix_var = ~genmcopipe_data_mem_full_flag;
				gen308_cyclix_var = gen307_cyclix_var;
				gen55_rtl_var = gen308_cyclix_var;
				if (gen55_rtl_var)
					begin
					gen408_pipex_req_struct.we = genpstage_MEM_TRX_LOCAL.mem_cmd;
					gen408_pipex_req_struct.wdata = genpstage_MEM_TRX_LOCAL.data_busreq;
					gen56_rtl_var = !rst_i;
					gen57_rtl_var = gen56_rtl_var;
					if (gen57_rtl_var)
						begin
						genmcopipe_data_mem_req_genfifo_req_o = 32'd1;
						gen58_rtl_var = genmcopipe_data_mem_req_genfifo_reqbuf_req;
						if (gen58_rtl_var)
							begin
							gen309_cyclix_var = 32'd0;
							end
						gen59_rtl_var = 1'd0;
						gen59_rtl_var = (gen59_rtl_var || gen58_rtl_var);
						gen59_rtl_var = !gen59_rtl_var;
						if (gen59_rtl_var)
							begin
							genmcopipe_data_mem_req_genfifo_wdata_bo = gen408_pipex_req_struct;
							gen309_cyclix_var = genmcopipe_data_mem_req_genfifo_ack_i;
							end
						genmcopipe_data_mem_req_genfifo_reqbuf_req = 32'd1;
						end
					gen310_cyclix_var = gen309_cyclix_var;
					gen60_rtl_var = gen310_cyclix_var;
					if (gen60_rtl_var)
						begin
						gen377_pipex_var = 32'd1;
						gen311_cyclix_var = !genpstage_MEM_TRX_LOCAL.mem_cmd;
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending = gen311_cyclix_var;
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.tid = genmcopipe_data_mem_wr_ptr;
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.if_id = 1'd0;
						gen312_cyclix_var = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
						gen61_rtl_var = gen312_cyclix_var;
						if (gen61_rtl_var)
							begin
							genmcopipe_data_mem_wr_done = 32'd1;
							end
						end
					end
				end
			genpstage_MEM_TRX_LOCAL.data_req_done = gen377_pipex_var;
			gen313_cyclix_var = genpstage_MEM_genctrl_active;
			gen62_rtl_var = gen313_cyclix_var;
			if (gen62_rtl_var)
				begin
				genpstage_MEM_TRX_BUF[0].data_req_done = gen377_pipex_var;
				end
			end
		gen378_pipex_var = ~genpstage_MEM_TRX_LOCAL.data_req_done;
		gen379_pipex_var = gen378_pipex_var;
		gen314_cyclix_var = gen379_pipex_var;
		gen63_rtl_var = gen314_cyclix_var;
		if (gen63_rtl_var)
			begin
			gen315_cyclix_var = genpstage_MEM_genctrl_active;
			gen64_rtl_var = gen315_cyclix_var;
			if (gen64_rtl_var)
				begin
				genpstage_MEM_genctrl_stalled_glbl = 32'd1;
				end
			genpstage_MEM_genctrl_active = 32'd0;
			end
		end
	// Processing of next pstage busyness
	gen316_cyclix_var = ~genpstage_WB_genctrl_rdy;
	gen317_cyclix_var = gen316_cyclix_var;
	gen65_rtl_var = gen317_cyclix_var;
	if (gen65_rtl_var)
		begin
		gen318_cyclix_var = genpstage_MEM_genctrl_active;
		gen66_rtl_var = gen318_cyclix_var;
		if (gen66_rtl_var)
			begin
			genpstage_MEM_genctrl_stalled_glbl = 32'd1;
			end
		genpstage_MEM_genctrl_active = 32'd0;
		end
	// pctrl_finish and pctrl_succ formation
	gen319_cyclix_var = genpstage_MEM_genctrl_stalled_glbl;
	gen67_rtl_var = gen319_cyclix_var;
	if (gen67_rtl_var)
		begin
		genpstage_MEM_genctrl_finish = 32'd0;
		genpstage_MEM_genctrl_succ = 32'd0;
		end
	gen320_cyclix_var = 1'd0;
	gen320_cyclix_var = (gen320_cyclix_var || gen319_cyclix_var);
	gen320_cyclix_var = !gen320_cyclix_var;
	gen68_rtl_var = gen320_cyclix_var;
	if (gen68_rtl_var)
		begin
		genpstage_MEM_genctrl_finish = genpstage_MEM_genctrl_occupied;
		genpstage_MEM_genctrl_succ = genpstage_MEM_genctrl_active;
		end
	// credit counter processing
	// asserting succ signals
	// processing context in case transaction is ready to propagate
	gen321_cyclix_var = genpstage_MEM_genctrl_finish;
	gen69_rtl_var = gen321_cyclix_var;
	if (gen69_rtl_var)
		begin
		// programming next stage in case transaction is able to propagate
		gen322_cyclix_var = genpstage_MEM_genctrl_succ;
		gen70_rtl_var = gen322_cyclix_var;
		if (gen70_rtl_var)
			begin
			gen323_cyclix_var = genpstage_WB_genctrl_rdy;
			gen71_rtl_var = gen323_cyclix_var;
			if (gen71_rtl_var)
				begin
				// propagating transaction context
				genpstage_WB_push_trx.rd_req = genpstage_MEM_TRX_LOCAL.rd_req;
				genpstage_WB_push_trx.rd_addr = genpstage_MEM_TRX_LOCAL.rd_addr;
				genpstage_WB_push_trx.rd_rdy = genpstage_MEM_TRX_LOCAL.rd_rdy;
				genpstage_WB_push_trx.rd_wdata = genpstage_MEM_TRX_LOCAL.rd_wdata;
				genpstage_WB_push_trx.mem_req = genpstage_MEM_TRX_LOCAL.mem_req;
				genpstage_WB_push_trx.mem_cmd = genpstage_MEM_TRX_LOCAL.mem_cmd;
				genpstage_WB_push_trx.mem_be = genpstage_MEM_TRX_LOCAL.mem_be;
				genpstage_WB_push_trx.load_signext = genpstage_MEM_TRX_LOCAL.load_signext;
				genpstage_WB_push_trx.rd_source = genpstage_MEM_TRX_LOCAL.rd_source;
				genpstage_WB_push_trx.genmcopipe_handle_data_mem.if_id = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.if_id;
				genpstage_WB_push_trx.genmcopipe_handle_data_mem.resp_done = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
				genpstage_WB_push_trx.genmcopipe_handle_data_mem.rdata = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdata;
				genpstage_WB_push_trx.genmcopipe_handle_data_mem.rdreq_pending = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
				genpstage_WB_push_trx.genmcopipe_handle_data_mem.tid = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.tid;
				genpstage_WB_TRX_BUF[0] = genpstage_WB_push_trx;
				genpstage_WB_TRX_BUF_COUNTER_NEMPTY = 32'd1;
				genpstage_WB_TRX_BUF_COUNTER_FULL = 32'd1;
				genpstage_WB_TRX_BUF_COUNTER = (genpstage_WB_TRX_BUF_COUNTER + 32'd1);
				end
			end
		genpstage_MEM_genctrl_stalled_glbl = 32'd0;
		genpstage_MEM_genctrl_active = 32'd0;
		genpstage_MEM_TRX_BUF[0] = '{default:32'd0};
		genpstage_MEM_TRX_BUF_COUNTER_FULL = 32'd0;
		genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = 32'd0;
		genpstage_MEM_TRX_BUF_COUNTER = (genpstage_MEM_TRX_BUF_COUNTER - 32'd1);
		end
	gen324_cyclix_var = ~genpstage_MEM_TRX_BUF_COUNTER_FULL;
	genpstage_MEM_genctrl_rdy = gen324_cyclix_var;
	genpstage_MEM_genctrl_working = (genpstage_MEM_genctrl_succ | genpstage_MEM_genctrl_stalled_glbl);
	// #### Stage processing: EXEC ####
	genpstage_EXEC_genctrl_succ = 32'd0;
	genpstage_EXEC_genctrl_working = 32'd0;
	gen325_cyclix_var = genpstage_EXEC_genctrl_stalled_glbl;
	gen72_rtl_var = gen325_cyclix_var;
	if (gen72_rtl_var)
		begin
		genpstage_EXEC_genctrl_new = 32'd0;
		genpstage_EXEC_genctrl_stalled_glbl = 32'd0;
		genpstage_EXEC_genctrl_active = 32'd1;
		end
	gen326_cyclix_var = 1'd0;
	gen326_cyclix_var = (gen326_cyclix_var || gen325_cyclix_var);
	gen326_cyclix_var = !gen326_cyclix_var;
	gen73_rtl_var = gen326_cyclix_var;
	if (gen73_rtl_var)
		begin
		genpstage_EXEC_genctrl_active = genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
		genpstage_EXEC_genctrl_new = genpstage_EXEC_genctrl_active;
		end
	genpstage_EXEC_genctrl_occupied = genpstage_EXEC_genctrl_active;
	genpstage_EXEC_genctrl_finish = 32'd0;
	genpstage_EXEC_genpctrl_flushreq = 32'd0;
	genpstage_EXEC_genpctrl_flushreq = (genpstage_EXEC_genpctrl_flushreq | genpstage_MEM_genpctrl_flushreq);
	gen327_cyclix_var = genpstage_EXEC_genctrl_occupied;
	gen74_rtl_var = gen327_cyclix_var;
	if (gen74_rtl_var)
		begin
		// Initializing new newaccums descriptors ####
		gen328_cyclix_var = genpstage_EXEC_genctrl_new;
		gen75_rtl_var = gen328_cyclix_var;
		if (gen75_rtl_var)
			begin
			genpstage_EXEC_TRX_BUF[0].irq_recv = 32'd0;
			genpstage_EXEC_TRX_BUF[0].irq_mcause = 32'd0;
			end
		// Fetching locals from src_glbls
		genpstage_EXEC_TRX_LOCAL.irq_mcause = genpstage_EXEC_TRX_BUF[0].irq_mcause;
		genpstage_EXEC_TRX_LOCAL.irq_recv = genpstage_EXEC_TRX_BUF[0].irq_recv;
		genpstage_EXEC_TRX_LOCAL.jump_req = genpstage_EXEC_TRX_BUF[0].jump_req;
		genpstage_EXEC_TRX_LOCAL.jump_req_cond = genpstage_EXEC_TRX_BUF[0].jump_req_cond;
		genpstage_EXEC_TRX_LOCAL.jump_src = genpstage_EXEC_TRX_BUF[0].jump_src;
		genpstage_EXEC_TRX_LOCAL.rs1_req = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rs2_req = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rd_req = genpstage_EXEC_TRX_BUF[0].rd_req;
		genpstage_EXEC_TRX_LOCAL.immediate = genpstage_EXEC_TRX_BUF[0].immediate;
		genpstage_EXEC_TRX_LOCAL.fencereq = 32'd0;
		genpstage_EXEC_TRX_LOCAL.ecallreq = 32'd0;
		genpstage_EXEC_TRX_LOCAL.ebreakreq = 32'd0;
		genpstage_EXEC_TRX_LOCAL.csrreq = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_req = genpstage_EXEC_TRX_BUF[0].alu_req;
		genpstage_EXEC_TRX_LOCAL.mem_req = genpstage_EXEC_TRX_BUF[0].mem_req;
		genpstage_EXEC_TRX_LOCAL.alu_result_wide = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_result = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_CF = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_SF = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_ZF = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_OF = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_overflow = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rd_wdata = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rd_addr = genpstage_EXEC_TRX_BUF[0].rd_addr;
		genpstage_EXEC_TRX_LOCAL.curinstr_addr = genpstage_EXEC_TRX_BUF[0].curinstr_addr;
		genpstage_EXEC_TRX_LOCAL.mret_req = genpstage_EXEC_TRX_BUF[0].mret_req;
		genpstage_EXEC_TRX_LOCAL.alu_op1_wide = genpstage_EXEC_TRX_BUF[0].alu_op1_wide;
		genpstage_EXEC_TRX_LOCAL.alu_opcode = genpstage_EXEC_TRX_BUF[0].alu_opcode;
		genpstage_EXEC_TRX_LOCAL.alu_op2_wide = genpstage_EXEC_TRX_BUF[0].alu_op2_wide;
		genpstage_EXEC_TRX_LOCAL.alu_op1 = genpstage_EXEC_TRX_BUF[0].alu_op1;
		genpstage_EXEC_TRX_LOCAL.alu_op2 = genpstage_EXEC_TRX_BUF[0].alu_op2;
		genpstage_EXEC_TRX_LOCAL.alu_unsigned = genpstage_EXEC_TRX_BUF[0].alu_unsigned;
		genpstage_EXEC_TRX_LOCAL.rd_source = genpstage_EXEC_TRX_BUF[0].rd_source;
		genpstage_EXEC_TRX_LOCAL.nextinstr_addr = genpstage_EXEC_TRX_BUF[0].nextinstr_addr;
		genpstage_EXEC_TRX_LOCAL.csr_rdata = genpstage_EXEC_TRX_BUF[0].csr_rdata;
		genpstage_EXEC_TRX_LOCAL.funct3 = genpstage_EXEC_TRX_BUF[0].funct3;
		genpstage_EXEC_TRX_LOCAL.mem_cmd = genpstage_EXEC_TRX_BUF[0].mem_cmd;
		genpstage_EXEC_TRX_LOCAL.mem_be = genpstage_EXEC_TRX_BUF[0].mem_be;
		genpstage_EXEC_TRX_LOCAL.load_signext = genpstage_EXEC_TRX_BUF[0].load_signext;
		genpstage_EXEC_TRX_LOCAL.rs2_rdata = genpstage_EXEC_TRX_BUF[0].rs2_rdata;
		// Acquiring mcopipe rdata
		// Pipeline flush processing
		gen329_cyclix_var = genpstage_EXEC_genpctrl_flushreq;
		gen76_rtl_var = gen329_cyclix_var;
		if (gen76_rtl_var)
			begin
			genpstage_EXEC_genctrl_active = 32'd0;
			end
		end
	// Saving succ targets
	// Generating payload
	gen327_pipex_var = genpsticky_glbl_jump_req_cmd;
	gen330_cyclix_var = gen327_pipex_var;
	gen77_rtl_var = gen330_cyclix_var;
	if (gen77_rtl_var)
		begin
		genpstage_EXEC_genctrl_active = 32'd0;
		end
	gen328_pipex_var = genpsticky_glbl_MIRQEN;
	gen331_cyclix_var = gen328_pipex_var;
	gen78_rtl_var = gen331_cyclix_var;
	if (gen78_rtl_var)
		begin
		gen329_pipex_var = ~genpstage_EXEC_TRX_LOCAL.irq_recv;
		gen330_pipex_var = gen329_pipex_var;
		gen332_cyclix_var = gen330_pipex_var;
		gen79_rtl_var = gen332_cyclix_var;
		if (gen79_rtl_var)
			begin
			gen333_cyclix_var = genpstage_EXEC_genctrl_active;
			gen80_rtl_var = gen333_cyclix_var;
			if (gen80_rtl_var)
				begin
				gen81_rtl_var = !rst_i;
				gen82_rtl_var = gen81_rtl_var;
				if (gen82_rtl_var)
					begin
					gen334_cyclix_var = 32'd0;
					gen83_rtl_var = irq_fifo_genfifo_buf_req;
					if (gen83_rtl_var)
						begin
						gen334_cyclix_var = 32'd1;
						genpstage_EXEC_TRX_LOCAL.irq_mcause = irq_fifo_genfifo_buf_rdata;
						irq_fifo_genfifo_buf_req = 32'd0;
						irq_fifo_genfifo_buf_ack = 32'd1;
						end
					end
				gen331_pipex_var = gen334_cyclix_var;
				end
			genpstage_EXEC_TRX_LOCAL.irq_recv = gen331_pipex_var;
			gen335_cyclix_var = genpstage_EXEC_genctrl_active;
			gen84_rtl_var = gen335_cyclix_var;
			if (gen84_rtl_var)
				begin
				genpstage_EXEC_TRX_BUF[0].irq_recv = gen331_pipex_var;
				end
			genpstage_EXEC_TRX_LOCAL.irq_mcause = genpstage_EXEC_TRX_LOCAL.irq_mcause;
			gen336_cyclix_var = genpstage_EXEC_genctrl_active;
			gen85_rtl_var = gen336_cyclix_var;
			if (gen85_rtl_var)
				begin
				genpstage_EXEC_TRX_BUF[0].irq_mcause = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				end
			end
		gen332_pipex_var = genpstage_EXEC_TRX_LOCAL.irq_recv;
		gen337_cyclix_var = gen332_pipex_var;
		gen86_rtl_var = gen337_cyclix_var;
		if (gen86_rtl_var)
			begin
			genpstage_EXEC_TRX_LOCAL.jump_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.jump_req_cond = 32'd0;
			genpstage_EXEC_TRX_LOCAL.jump_src = 32'd0;
			genpstage_EXEC_TRX_LOCAL.rs1_req = 32'd0;
			genpstage_EXEC_TRX_LOCAL.rs2_req = 32'd0;
			genpstage_EXEC_TRX_LOCAL.rd_req = 32'd0;
			genpstage_EXEC_TRX_LOCAL.immediate = 32'd128;
			genpstage_EXEC_TRX_LOCAL.fencereq = 32'd0;
			genpstage_EXEC_TRX_LOCAL.ecallreq = 32'd0;
			genpstage_EXEC_TRX_LOCAL.ebreakreq = 32'd0;
			genpstage_EXEC_TRX_LOCAL.csrreq = 32'd0;
			genpstage_EXEC_TRX_LOCAL.alu_req = 32'd0;
			genpstage_EXEC_TRX_LOCAL.mem_req = 32'd0;
			gen338_cyclix_var = genpstage_EXEC_genctrl_active;
			gen87_rtl_var = gen338_cyclix_var;
			if (gen87_rtl_var)
				begin
				genpsticky_glbl_MIRQEN = 32'd0;
				end
			gen339_cyclix_var = genpstage_EXEC_genctrl_active;
			gen88_rtl_var = gen339_cyclix_var;
			if (gen88_rtl_var)
				begin
				genpsticky_glbl_CSR_MCAUSE = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				end
			gen340_cyclix_var = genpstage_EXEC_genctrl_active;
			gen89_rtl_var = gen340_cyclix_var;
			if (gen89_rtl_var)
				begin
				genpsticky_glbl_MRETADDR = genpstage_EXEC_TRX_LOCAL.curinstr_addr;
				end
			end
		end
	gen333_pipex_var = genpstage_EXEC_TRX_LOCAL.mret_req;
	gen341_cyclix_var = gen333_pipex_var;
	gen90_rtl_var = gen341_cyclix_var;
	if (gen90_rtl_var)
		begin
		gen342_cyclix_var = genpstage_EXEC_genctrl_active;
		gen91_rtl_var = gen342_cyclix_var;
		if (gen91_rtl_var)
			begin
			genpsticky_glbl_MIRQEN = 32'd1;
			end
		end
	genpstage_EXEC_TRX_LOCAL.alu_result_wide = genpstage_EXEC_TRX_LOCAL.alu_op1_wide;
	gen334_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_req;
	gen343_cyclix_var = gen334_pipex_var;
	gen92_rtl_var = gen343_cyclix_var;
	if (gen92_rtl_var)
		begin
		case (genpstage_EXEC_TRX_LOCAL.alu_opcode)
			32'd0:
				begin
				gen335_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide + genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen335_pipex_var;
				end
			32'd1:
				begin
				gen336_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide - genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen336_pipex_var;
				end
			32'd2:
				begin
				gen337_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide & genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen337_pipex_var;
				end
			32'd3:
				begin
				gen338_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide | genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen338_pipex_var;
				end
			32'd4:
				begin
				gen339_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide << genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen339_pipex_var;
				end
			32'd5:
				begin
				gen340_pipex_var = {32'd0, genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0]};
				gen341_pipex_var = (gen340_pipex_var >> genpstage_EXEC_TRX_LOCAL.alu_op2_wide[4:0]);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen341_pipex_var;
				end
			32'd6:
				begin
				gen342_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0];
				gen343_pipex_var = gen342_pipex_var[32'd31];
				gen344_pipex_var = {gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, gen343_pipex_var, genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0]};
				gen345_pipex_var = (gen344_pipex_var >>> genpstage_EXEC_TRX_LOCAL.alu_op2_wide[4:0]);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen345_pipex_var;
				end
			32'd7:
				begin
				gen346_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide ^ genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen346_pipex_var;
				end
			32'd8:
				begin
				gen347_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op2_wide;
				gen348_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide & gen347_pipex_var);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen348_pipex_var;
				end
		endcase
		genpstage_EXEC_TRX_LOCAL.alu_result = genpstage_EXEC_TRX_LOCAL.alu_result_wide[31:0];
		genpstage_EXEC_TRX_LOCAL.alu_CF = genpstage_EXEC_TRX_LOCAL.alu_result_wide[32];
		genpstage_EXEC_TRX_LOCAL.alu_SF = genpstage_EXEC_TRX_LOCAL.alu_result_wide[31];
		gen349_pipex_var = |genpstage_EXEC_TRX_LOCAL.alu_result;
		gen350_pipex_var = ~gen349_pipex_var;
		genpstage_EXEC_TRX_LOCAL.alu_ZF = gen350_pipex_var;
		gen351_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op1[31];
		gen352_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op2[31];
		gen353_pipex_var = (gen351_pipex_var & gen352_pipex_var);
		gen354_pipex_var = (gen353_pipex_var & genpstage_EXEC_TRX_LOCAL.alu_result[31]);
		gen355_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_result[31];
		gen356_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1[31] & genpstage_EXEC_TRX_LOCAL.alu_op2[31]);
		gen357_pipex_var = (gen356_pipex_var & gen355_pipex_var);
		gen358_pipex_var = (gen354_pipex_var | gen357_pipex_var);
		genpstage_EXEC_TRX_LOCAL.alu_OF = gen358_pipex_var;
		gen359_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_unsigned;
		gen344_cyclix_var = gen359_pipex_var;
		gen93_rtl_var = gen344_cyclix_var;
		if (gen93_rtl_var)
			begin
			genpstage_EXEC_TRX_LOCAL.alu_overflow = genpstage_EXEC_TRX_LOCAL.alu_CF;
			end
		gen360_pipex_var = 1'd0;
		gen360_pipex_var = (gen360_pipex_var || gen359_pipex_var);
		gen360_pipex_var = !gen360_pipex_var;
		gen345_cyclix_var = gen360_pipex_var;
		gen94_rtl_var = gen345_cyclix_var;
		if (gen94_rtl_var)
			begin
			genpstage_EXEC_TRX_LOCAL.alu_overflow = genpstage_EXEC_TRX_LOCAL.alu_OF;
			end
		end
	case (genpstage_EXEC_TRX_LOCAL.rd_source)
		32'd0:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.immediate;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
		32'd1:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.alu_result;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
		32'd2:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.alu_CF;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
		32'd3:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.alu_OF;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
		32'd4:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.nextinstr_addr;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
		32'd6:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.csr_rdata;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
	endcase
	// Processing of next pstage busyness
	gen346_cyclix_var = ~genpstage_MEM_genctrl_rdy;
	gen347_cyclix_var = gen346_cyclix_var;
	gen95_rtl_var = gen347_cyclix_var;
	if (gen95_rtl_var)
		begin
		gen348_cyclix_var = genpstage_EXEC_genctrl_active;
		gen96_rtl_var = gen348_cyclix_var;
		if (gen96_rtl_var)
			begin
			genpstage_EXEC_genctrl_stalled_glbl = 32'd1;
			end
		genpstage_EXEC_genctrl_active = 32'd0;
		end
	// pctrl_finish and pctrl_succ formation
	gen349_cyclix_var = genpstage_EXEC_genctrl_stalled_glbl;
	gen97_rtl_var = gen349_cyclix_var;
	if (gen97_rtl_var)
		begin
		genpstage_EXEC_genctrl_finish = 32'd0;
		genpstage_EXEC_genctrl_succ = 32'd0;
		end
	gen350_cyclix_var = 1'd0;
	gen350_cyclix_var = (gen350_cyclix_var || gen349_cyclix_var);
	gen350_cyclix_var = !gen350_cyclix_var;
	gen98_rtl_var = gen350_cyclix_var;
	if (gen98_rtl_var)
		begin
		genpstage_EXEC_genctrl_finish = genpstage_EXEC_genctrl_occupied;
		genpstage_EXEC_genctrl_succ = genpstage_EXEC_genctrl_active;
		end
	// credit counter processing
	// asserting succ signals
	// processing context in case transaction is ready to propagate
	gen351_cyclix_var = genpstage_EXEC_genctrl_finish;
	gen99_rtl_var = gen351_cyclix_var;
	if (gen99_rtl_var)
		begin
		// programming next stage in case transaction is able to propagate
		gen352_cyclix_var = genpstage_EXEC_genctrl_succ;
		gen100_rtl_var = gen352_cyclix_var;
		if (gen100_rtl_var)
			begin
			gen353_cyclix_var = genpstage_MEM_genctrl_rdy;
			gen101_rtl_var = gen353_cyclix_var;
			if (gen101_rtl_var)
				begin
				// propagating transaction context
				genpstage_MEM_push_trx.rd_req = genpstage_EXEC_TRX_LOCAL.rd_req;
				genpstage_MEM_push_trx.rd_addr = genpstage_EXEC_TRX_LOCAL.rd_addr;
				genpstage_MEM_push_trx.rd_rdy = genpstage_EXEC_TRX_LOCAL.rd_rdy;
				genpstage_MEM_push_trx.rd_wdata = genpstage_EXEC_TRX_LOCAL.rd_wdata;
				genpstage_MEM_push_trx.curinstr_addr = genpstage_EXEC_TRX_LOCAL.curinstr_addr;
				genpstage_MEM_push_trx.immediate = genpstage_EXEC_TRX_LOCAL.immediate;
				genpstage_MEM_push_trx.jump_src = genpstage_EXEC_TRX_LOCAL.jump_src;
				genpstage_MEM_push_trx.alu_result = genpstage_EXEC_TRX_LOCAL.alu_result;
				genpstage_MEM_push_trx.jump_req_cond = genpstage_EXEC_TRX_LOCAL.jump_req_cond;
				genpstage_MEM_push_trx.funct3 = genpstage_EXEC_TRX_LOCAL.funct3;
				genpstage_MEM_push_trx.alu_ZF = genpstage_EXEC_TRX_LOCAL.alu_ZF;
				genpstage_MEM_push_trx.alu_CF = genpstage_EXEC_TRX_LOCAL.alu_CF;
				genpstage_MEM_push_trx.rs2_rdata = genpstage_EXEC_TRX_LOCAL.rs2_rdata;
				genpstage_MEM_push_trx.jump_req = genpstage_EXEC_TRX_LOCAL.jump_req;
				genpstage_MEM_push_trx.mem_req = genpstage_EXEC_TRX_LOCAL.mem_req;
				genpstage_MEM_push_trx.mem_be = genpstage_EXEC_TRX_LOCAL.mem_be;
				genpstage_MEM_push_trx.mem_cmd = genpstage_EXEC_TRX_LOCAL.mem_cmd;
				genpstage_MEM_push_trx.load_signext = genpstage_EXEC_TRX_LOCAL.load_signext;
				genpstage_MEM_push_trx.rd_source = genpstage_EXEC_TRX_LOCAL.rd_source;
				genpstage_MEM_TRX_BUF[0] = genpstage_MEM_push_trx;
				genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = 32'd1;
				genpstage_MEM_TRX_BUF_COUNTER_FULL = 32'd1;
				genpstage_MEM_TRX_BUF_COUNTER = (genpstage_MEM_TRX_BUF_COUNTER + 32'd1);
				end
			end
		genpstage_EXEC_genctrl_stalled_glbl = 32'd0;
		genpstage_EXEC_genctrl_active = 32'd0;
		genpstage_EXEC_TRX_BUF[0] = '{default:32'd0};
		genpstage_EXEC_TRX_BUF_COUNTER_FULL = 32'd0;
		genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = 32'd0;
		genpstage_EXEC_TRX_BUF_COUNTER = (genpstage_EXEC_TRX_BUF_COUNTER - 32'd1);
		end
	gen354_cyclix_var = ~genpstage_EXEC_TRX_BUF_COUNTER_FULL;
	genpstage_EXEC_genctrl_rdy = gen354_cyclix_var;
	genpstage_EXEC_genctrl_working = (genpstage_EXEC_genctrl_succ | genpstage_EXEC_genctrl_stalled_glbl);
	// #### Stage processing: IDECODE ####
	genpstage_IDECODE_genctrl_succ = 32'd0;
	genpstage_IDECODE_genctrl_working = 32'd0;
	gen355_cyclix_var = genpstage_IDECODE_genctrl_stalled_glbl;
	gen102_rtl_var = gen355_cyclix_var;
	if (gen102_rtl_var)
		begin
		genpstage_IDECODE_genctrl_new = 32'd0;
		genpstage_IDECODE_genctrl_stalled_glbl = 32'd0;
		genpstage_IDECODE_genctrl_active = 32'd1;
		end
	gen356_cyclix_var = 1'd0;
	gen356_cyclix_var = (gen356_cyclix_var || gen355_cyclix_var);
	gen356_cyclix_var = !gen356_cyclix_var;
	gen103_rtl_var = gen356_cyclix_var;
	if (gen103_rtl_var)
		begin
		genpstage_IDECODE_genctrl_active = genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
		genpstage_IDECODE_genctrl_new = genpstage_IDECODE_genctrl_active;
		end
	genpstage_IDECODE_genctrl_occupied = genpstage_IDECODE_genctrl_active;
	genpstage_IDECODE_genctrl_finish = 32'd0;
	genpstage_IDECODE_genpctrl_flushreq = 32'd0;
	genpstage_IDECODE_genpctrl_flushreq = (genpstage_IDECODE_genpctrl_flushreq | genpstage_EXEC_genpctrl_flushreq);
	gen357_cyclix_var = genpstage_IDECODE_genctrl_occupied;
	gen104_rtl_var = gen357_cyclix_var;
	if (gen104_rtl_var)
		begin
		// Initializing new newaccums descriptors ####
		gen358_cyclix_var = genpstage_IDECODE_genctrl_new;
		gen105_rtl_var = gen358_cyclix_var;
		if (gen105_rtl_var)
			begin
			genpstage_IDECODE_TRX_BUF[0].rs1_rdata = 32'd0;
			genpstage_IDECODE_TRX_BUF[0].rs2_rdata = 32'd0;
			end
		// Fetching locals from src_glbls
		genpstage_IDECODE_TRX_LOCAL.instr_code = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.opcode = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.alu_unsigned = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.rs1_addr = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.rs2_addr = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.rd_addr = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.funct3 = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.funct7 = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.shamt = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.pred = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.succ = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.csrnum = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.zimm = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.immediate_I = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.immediate_S = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.immediate_B = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.immediate_U = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.immediate_J = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
		genpstage_IDECODE_TRX_LOCAL.immediate = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.jump_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.jump_src = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.rs2_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.jump_req_cond = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.mem_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.mem_cmd = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.fencereq = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.ebreakreq = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.ecallreq = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.csrreq = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.mem_be = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.load_signext = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.mret_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.rs1_rdata = genpstage_IDECODE_TRX_BUF[0].rs1_rdata;
		genpstage_IDECODE_TRX_LOCAL.rs2_rdata = genpstage_IDECODE_TRX_BUF[0].rs2_rdata;
		genpstage_IDECODE_TRX_LOCAL.csr_rdata = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.alu_op1 = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.alu_op2 = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.alu_op1_wide = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.alu_op2_wide = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.curinstr_addr = genpstage_IDECODE_TRX_BUF[0].curinstr_addr;
		genpstage_IDECODE_TRX_LOCAL.nextinstr_addr = genpstage_IDECODE_TRX_BUF[0].nextinstr_addr;
		// Acquiring mcopipe rdata
		gen359_cyclix_var = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
		gen106_rtl_var = gen359_cyclix_var;
		if (gen106_rtl_var)
			begin
			gen360_cyclix_var = (genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id == 1'd0);
			gen361_cyclix_var = gen360_cyclix_var;
			gen107_rtl_var = gen361_cyclix_var;
			if (gen107_rtl_var)
				begin
				gen362_cyclix_var = (genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.tid == genmcopipe_instr_mem_rd_ptr);
				gen363_cyclix_var = gen362_cyclix_var;
				gen108_rtl_var = gen363_cyclix_var;
				if (gen108_rtl_var)
					begin
					gen109_rtl_var = !rst_i;
					gen110_rtl_var = gen109_rtl_var;
					if (gen110_rtl_var)
						begin
						gen364_cyclix_var = 32'd0;
						gen111_rtl_var = genmcopipe_instr_mem_resp_genfifo_buf_req;
						if (gen111_rtl_var)
							begin
							gen364_cyclix_var = 32'd1;
							gen409_pipex_mcopipe_rdata = genmcopipe_instr_mem_resp_genfifo_buf_rdata;
							genmcopipe_instr_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_instr_mem_resp_genfifo_buf_ack = 32'd1;
							end
						end
					gen365_cyclix_var = gen364_cyclix_var;
					gen112_rtl_var = gen365_cyclix_var;
					if (gen112_rtl_var)
						begin
						genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending = 32'd0;
						genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done = 32'd1;
						genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata = gen409_pipex_mcopipe_rdata;
						genmcopipe_instr_mem_rd_done = 32'd1;
						end
					end
				end
			end
		// Pipeline flush processing
		gen366_cyclix_var = genpstage_IDECODE_genpctrl_flushreq;
		gen113_rtl_var = gen366_cyclix_var;
		if (gen113_rtl_var)
			begin
			genpstage_IDECODE_genctrl_active = 32'd0;
			end
		end
	// Saving succ targets
	// Generating payload
	gen213_pipex_var = genpsticky_glbl_jump_req_cmd;
	gen367_cyclix_var = gen213_pipex_var;
	gen114_rtl_var = gen367_cyclix_var;
	if (gen114_rtl_var)
		begin
		genpstage_IDECODE_genctrl_active = 32'd0;
		end
	gen368_cyclix_var = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
	gen115_rtl_var = gen368_cyclix_var;
	if (gen115_rtl_var)
		begin
		genpstage_IDECODE_TRX_LOCAL.instr_code = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata;
		end
	gen214_pipex_var = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
	gen215_pipex_var = ~gen214_pipex_var;
	gen216_pipex_var = gen215_pipex_var;
	gen369_cyclix_var = gen216_pipex_var;
	gen116_rtl_var = gen369_cyclix_var;
	if (gen116_rtl_var)
		begin
		gen370_cyclix_var = genpstage_IDECODE_genctrl_active;
		gen117_rtl_var = gen370_cyclix_var;
		if (gen117_rtl_var)
			begin
			genpstage_IDECODE_genctrl_stalled_glbl = 32'd1;
			end
		genpstage_IDECODE_genctrl_active = 32'd0;
		end
	genpstage_IDECODE_TRX_LOCAL.opcode = genpstage_IDECODE_TRX_LOCAL.instr_code[6:0];
	genpstage_IDECODE_TRX_LOCAL.alu_unsigned = 32'd0;
	genpstage_IDECODE_TRX_LOCAL.rs1_addr = genpstage_IDECODE_TRX_LOCAL.instr_code[19:15];
	genpstage_IDECODE_TRX_LOCAL.rs2_addr = genpstage_IDECODE_TRX_LOCAL.instr_code[24:20];
	genpstage_IDECODE_TRX_LOCAL.rd_addr = genpstage_IDECODE_TRX_LOCAL.instr_code[11:7];
	genpstage_IDECODE_TRX_LOCAL.funct3 = genpstage_IDECODE_TRX_LOCAL.instr_code[14:12];
	genpstage_IDECODE_TRX_LOCAL.funct7 = genpstage_IDECODE_TRX_LOCAL.instr_code[31:25];
	genpstage_IDECODE_TRX_LOCAL.shamt = genpstage_IDECODE_TRX_LOCAL.instr_code[24:20];
	genpstage_IDECODE_TRX_LOCAL.pred = genpstage_IDECODE_TRX_LOCAL.instr_code[27:24];
	genpstage_IDECODE_TRX_LOCAL.succ = genpstage_IDECODE_TRX_LOCAL.instr_code[23:20];
	genpstage_IDECODE_TRX_LOCAL.csrnum = genpstage_IDECODE_TRX_LOCAL.instr_code[31:20];
	genpstage_IDECODE_TRX_LOCAL.zimm = genpstage_IDECODE_TRX_LOCAL.instr_code[19:15];
	gen217_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31:20];
	gen218_pipex_var = gen217_pipex_var[32'd31];
	gen219_pipex_var = {gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, genpstage_IDECODE_TRX_LOCAL.instr_code[31:20]};
	genpstage_IDECODE_TRX_LOCAL.immediate_I = gen219_pipex_var;
	gen220_pipex_var = {genpstage_IDECODE_TRX_LOCAL.instr_code[31:25], genpstage_IDECODE_TRX_LOCAL.instr_code[11:7]};
	gen221_pipex_var = gen220_pipex_var[32'd11];
	gen222_pipex_var = {gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen221_pipex_var, gen220_pipex_var};
	genpstage_IDECODE_TRX_LOCAL.immediate_S = gen222_pipex_var;
	gen223_pipex_var = {genpstage_IDECODE_TRX_LOCAL.instr_code[31], genpstage_IDECODE_TRX_LOCAL.instr_code[7], genpstage_IDECODE_TRX_LOCAL.instr_code[30:25], genpstage_IDECODE_TRX_LOCAL.instr_code[11:8], 1'd0};
	gen224_pipex_var = gen223_pipex_var[32'd12];
	gen225_pipex_var = {gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen224_pipex_var, gen223_pipex_var};
	genpstage_IDECODE_TRX_LOCAL.immediate_B = gen225_pipex_var;
	gen226_pipex_var = {genpstage_IDECODE_TRX_LOCAL.instr_code[31:12], 12'd0};
	genpstage_IDECODE_TRX_LOCAL.immediate_U = gen226_pipex_var;
	gen227_pipex_var = {genpstage_IDECODE_TRX_LOCAL.instr_code[31], genpstage_IDECODE_TRX_LOCAL.instr_code[19:12], genpstage_IDECODE_TRX_LOCAL.instr_code[20], genpstage_IDECODE_TRX_LOCAL.instr_code[30:21], 1'd0};
	gen228_pipex_var = gen227_pipex_var[32'd20];
	gen229_pipex_var = {gen228_pipex_var, gen228_pipex_var, gen228_pipex_var, gen228_pipex_var, gen228_pipex_var, gen228_pipex_var, gen228_pipex_var, gen228_pipex_var, gen228_pipex_var, gen228_pipex_var, gen228_pipex_var, gen227_pipex_var};
	genpstage_IDECODE_TRX_LOCAL.immediate_J = gen229_pipex_var;
	case (genpstage_IDECODE_TRX_LOCAL.opcode)
		32'd55:
			begin
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.immediate = genpstage_IDECODE_TRX_LOCAL.immediate_U;
			end
		32'd23:
			begin
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd2;
			genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.immediate = genpstage_IDECODE_TRX_LOCAL.immediate_U;
			end
		32'd111:
			begin
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd2;
			genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd4;
			genpstage_IDECODE_TRX_LOCAL.jump_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.jump_src = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.immediate = genpstage_IDECODE_TRX_LOCAL.immediate_J;
			end
		32'd103:
			begin
			genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd4;
			genpstage_IDECODE_TRX_LOCAL.jump_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.jump_src = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.immediate = genpstage_IDECODE_TRX_LOCAL.immediate_I;
			end
		32'd99:
			begin
			genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rs2_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.jump_req_cond = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.jump_src = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.immediate = genpstage_IDECODE_TRX_LOCAL.immediate_B;
			gen230_pipex_var = (genpstage_IDECODE_TRX_LOCAL.funct3 == 32'd6);
			gen231_pipex_var = (genpstage_IDECODE_TRX_LOCAL.funct3 == 32'd7);
			gen232_pipex_var = (gen230_pipex_var | gen231_pipex_var);
			gen233_pipex_var = gen232_pipex_var;
			gen371_cyclix_var = gen233_pipex_var;
			gen118_rtl_var = gen371_cyclix_var;
			if (gen118_rtl_var)
				begin
				genpstage_IDECODE_TRX_LOCAL.alu_unsigned = 32'd1;
				end
			end
		32'd3:
			begin
			genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd5;
			genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.mem_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.mem_cmd = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.immediate = genpstage_IDECODE_TRX_LOCAL.immediate_I;
			end
		32'd35:
			begin
			genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rs2_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.mem_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.mem_cmd = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.immediate = genpstage_IDECODE_TRX_LOCAL.immediate_S;
			end
		32'd19:
			begin
			genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.immediate = genpstage_IDECODE_TRX_LOCAL.immediate_I;
			genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
			case (genpstage_IDECODE_TRX_LOCAL.funct3)
				32'd0:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd0;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd1:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd4;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					gen234_pipex_var = {27'd0, genpstage_IDECODE_TRX_LOCAL.instr_code[24:20]};
					genpstage_IDECODE_TRX_LOCAL.immediate = gen234_pipex_var;
					end
				32'd2:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd2;
					end
				32'd3:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.alu_unsigned = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd2;
					end
				32'd4:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd7;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd5:
					begin
					gen235_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[30];
					gen372_cyclix_var = gen235_pipex_var;
					gen119_rtl_var = gen372_cyclix_var;
					if (gen119_rtl_var)
						begin
						genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd6;
						end
					gen236_pipex_var = 1'd0;
					gen236_pipex_var = (gen236_pipex_var || gen235_pipex_var);
					gen236_pipex_var = !gen236_pipex_var;
					gen373_cyclix_var = gen236_pipex_var;
					gen120_rtl_var = gen373_cyclix_var;
					if (gen120_rtl_var)
						begin
						genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd5;
						end
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					gen237_pipex_var = {27'd0, genpstage_IDECODE_TRX_LOCAL.instr_code[24:20]};
					genpstage_IDECODE_TRX_LOCAL.immediate = gen237_pipex_var;
					end
				32'd6:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd3;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd7:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd2;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
			endcase
			end
		32'd51:
			begin
			genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rs2_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
			case (genpstage_IDECODE_TRX_LOCAL.funct3)
				32'd0:
					begin
					gen238_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[30];
					gen374_cyclix_var = gen238_pipex_var;
					gen121_rtl_var = gen374_cyclix_var;
					if (gen121_rtl_var)
						begin
						genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd1;
						end
					gen239_pipex_var = 1'd0;
					gen239_pipex_var = (gen239_pipex_var || gen238_pipex_var);
					gen239_pipex_var = !gen239_pipex_var;
					gen375_cyclix_var = gen239_pipex_var;
					gen122_rtl_var = gen375_cyclix_var;
					if (gen122_rtl_var)
						begin
						genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd0;
						end
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd1:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd4;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd2:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd2;
					end
				32'd3:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.alu_unsigned = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd2;
					end
				32'd4:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd7;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd5:
					begin
					gen240_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[30];
					gen376_cyclix_var = gen240_pipex_var;
					gen123_rtl_var = gen376_cyclix_var;
					if (gen123_rtl_var)
						begin
						genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd6;
						end
					gen241_pipex_var = 1'd0;
					gen241_pipex_var = (gen241_pipex_var || gen240_pipex_var);
					gen241_pipex_var = !gen241_pipex_var;
					gen377_cyclix_var = gen241_pipex_var;
					gen124_rtl_var = gen377_cyclix_var;
					if (gen124_rtl_var)
						begin
						genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd5;
						end
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd6:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd3;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd7:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd2;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
			endcase
			end
		32'd15:
			begin
			genpstage_IDECODE_TRX_LOCAL.fencereq = 32'd1;
			end
		32'd115:
			begin
			case (genpstage_IDECODE_TRX_LOCAL.funct3)
				32'd0:
					begin
					gen242_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[20];
					gen378_cyclix_var = gen242_pipex_var;
					gen125_rtl_var = gen378_cyclix_var;
					if (gen125_rtl_var)
						begin
						genpstage_IDECODE_TRX_LOCAL.ebreakreq = 32'd1;
						end
					gen243_pipex_var = 1'd0;
					gen243_pipex_var = (gen243_pipex_var || gen242_pipex_var);
					gen243_pipex_var = !gen243_pipex_var;
					gen379_cyclix_var = gen243_pipex_var;
					gen126_rtl_var = gen379_cyclix_var;
					if (gen126_rtl_var)
						begin
						genpstage_IDECODE_TRX_LOCAL.ecallreq = 32'd1;
						end
					end
				32'd1:
					begin
					genpstage_IDECODE_TRX_LOCAL.csrreq = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd6;
					genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
					genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd2;
					end
				32'd2:
					begin
					genpstage_IDECODE_TRX_LOCAL.csrreq = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd6;
					genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd3;
					genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
					genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd2;
					end
				32'd3:
					begin
					genpstage_IDECODE_TRX_LOCAL.csrreq = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd6;
					genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd8;
					genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
					genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd2;
					end
				32'd5:
					begin
					genpstage_IDECODE_TRX_LOCAL.csrreq = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd2;
					gen244_pipex_var = {27'd0, genpstage_IDECODE_TRX_LOCAL.zimm};
					genpstage_IDECODE_TRX_LOCAL.immediate = gen244_pipex_var;
					end
				32'd6:
					begin
					genpstage_IDECODE_TRX_LOCAL.csrreq = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd6;
					genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd8;
					genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd2;
					gen245_pipex_var = {27'd0, genpstage_IDECODE_TRX_LOCAL.zimm};
					genpstage_IDECODE_TRX_LOCAL.immediate = gen245_pipex_var;
					end
				32'd7:
					begin
					genpstage_IDECODE_TRX_LOCAL.csrreq = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd6;
					genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd8;
					genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd2;
					gen246_pipex_var = {27'd0, genpstage_IDECODE_TRX_LOCAL.zimm};
					genpstage_IDECODE_TRX_LOCAL.immediate = gen246_pipex_var;
					end
			endcase
			end
	endcase
	gen247_pipex_var = genpstage_IDECODE_TRX_LOCAL.mem_req;
	gen380_cyclix_var = gen247_pipex_var;
	gen127_rtl_var = gen380_cyclix_var;
	if (gen127_rtl_var)
		begin
		case (genpstage_IDECODE_TRX_LOCAL.funct3)
			32'd0:
				begin
				genpstage_IDECODE_TRX_LOCAL.mem_be = 32'd1;
				genpstage_IDECODE_TRX_LOCAL.load_signext = 32'd1;
				end
			32'd1:
				begin
				genpstage_IDECODE_TRX_LOCAL.mem_be = 32'd3;
				genpstage_IDECODE_TRX_LOCAL.load_signext = 32'd1;
				end
			32'd2:
				begin
				genpstage_IDECODE_TRX_LOCAL.mem_be = 32'd15;
				end
			32'd4:
				begin
				genpstage_IDECODE_TRX_LOCAL.mem_be = 32'd1;
				end
			32'd5:
				begin
				genpstage_IDECODE_TRX_LOCAL.mem_be = 32'd3;
				end
		endcase
		end
	gen248_pipex_var = (genpstage_IDECODE_TRX_LOCAL.instr_code == 32'd807403635);
	gen249_pipex_var = gen248_pipex_var;
	gen381_cyclix_var = gen249_pipex_var;
	gen128_rtl_var = gen381_cyclix_var;
	if (gen128_rtl_var)
		begin
		genpstage_IDECODE_TRX_LOCAL.mret_req = 32'd1;
		genpstage_IDECODE_TRX_LOCAL.jump_req = 32'd1;
		genpstage_IDECODE_TRX_LOCAL.jump_req_cond = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.jump_src = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.immediate = genpsticky_glbl_MRETADDR;
		end
	gen250_pipex_var = (genpstage_IDECODE_TRX_LOCAL.rd_addr == 32'd0);
	gen251_pipex_var = gen250_pipex_var;
	gen382_cyclix_var = gen251_pipex_var;
	gen129_rtl_var = gen382_cyclix_var;
	if (gen129_rtl_var)
		begin
		genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd0;
		end
	gen252_pipex_var[1] = gen383_cyclix_var[1];
	gen252_pipex_var[2] = gen383_cyclix_var[2];
	gen252_pipex_var[3] = gen383_cyclix_var[3];
	gen252_pipex_var[4] = gen383_cyclix_var[4];
	gen252_pipex_var[5] = gen383_cyclix_var[5];
	gen252_pipex_var[6] = gen383_cyclix_var[6];
	gen252_pipex_var[7] = gen383_cyclix_var[7];
	gen252_pipex_var[8] = gen383_cyclix_var[8];
	gen252_pipex_var[9] = gen383_cyclix_var[9];
	gen252_pipex_var[10] = gen383_cyclix_var[10];
	gen252_pipex_var[11] = gen383_cyclix_var[11];
	gen252_pipex_var[12] = gen383_cyclix_var[12];
	gen252_pipex_var[13] = gen383_cyclix_var[13];
	gen252_pipex_var[14] = gen383_cyclix_var[14];
	gen252_pipex_var[15] = gen383_cyclix_var[15];
	gen252_pipex_var[16] = gen383_cyclix_var[16];
	gen252_pipex_var[17] = gen383_cyclix_var[17];
	gen252_pipex_var[18] = gen383_cyclix_var[18];
	gen252_pipex_var[19] = gen383_cyclix_var[19];
	gen252_pipex_var[20] = gen383_cyclix_var[20];
	gen252_pipex_var[21] = gen383_cyclix_var[21];
	gen252_pipex_var[22] = gen383_cyclix_var[22];
	gen252_pipex_var[23] = gen383_cyclix_var[23];
	gen252_pipex_var[24] = gen383_cyclix_var[24];
	gen252_pipex_var[25] = gen383_cyclix_var[25];
	gen252_pipex_var[26] = gen383_cyclix_var[26];
	gen252_pipex_var[27] = gen383_cyclix_var[27];
	gen252_pipex_var[28] = gen383_cyclix_var[28];
	gen252_pipex_var[29] = gen383_cyclix_var[29];
	gen252_pipex_var[30] = gen383_cyclix_var[30];
	gen252_pipex_var[31] = gen383_cyclix_var[31];
	genpstage_IDECODE_TRX_LOCAL.rs1_rdata = gen252_pipex_var[genpstage_IDECODE_TRX_LOCAL.rs1_addr];
	gen253_pipex_var[1] = gen383_cyclix_var[1];
	gen253_pipex_var[2] = gen383_cyclix_var[2];
	gen253_pipex_var[3] = gen383_cyclix_var[3];
	gen253_pipex_var[4] = gen383_cyclix_var[4];
	gen253_pipex_var[5] = gen383_cyclix_var[5];
	gen253_pipex_var[6] = gen383_cyclix_var[6];
	gen253_pipex_var[7] = gen383_cyclix_var[7];
	gen253_pipex_var[8] = gen383_cyclix_var[8];
	gen253_pipex_var[9] = gen383_cyclix_var[9];
	gen253_pipex_var[10] = gen383_cyclix_var[10];
	gen253_pipex_var[11] = gen383_cyclix_var[11];
	gen253_pipex_var[12] = gen383_cyclix_var[12];
	gen253_pipex_var[13] = gen383_cyclix_var[13];
	gen253_pipex_var[14] = gen383_cyclix_var[14];
	gen253_pipex_var[15] = gen383_cyclix_var[15];
	gen253_pipex_var[16] = gen383_cyclix_var[16];
	gen253_pipex_var[17] = gen383_cyclix_var[17];
	gen253_pipex_var[18] = gen383_cyclix_var[18];
	gen253_pipex_var[19] = gen383_cyclix_var[19];
	gen253_pipex_var[20] = gen383_cyclix_var[20];
	gen253_pipex_var[21] = gen383_cyclix_var[21];
	gen253_pipex_var[22] = gen383_cyclix_var[22];
	gen253_pipex_var[23] = gen383_cyclix_var[23];
	gen253_pipex_var[24] = gen383_cyclix_var[24];
	gen253_pipex_var[25] = gen383_cyclix_var[25];
	gen253_pipex_var[26] = gen383_cyclix_var[26];
	gen253_pipex_var[27] = gen383_cyclix_var[27];
	gen253_pipex_var[28] = gen383_cyclix_var[28];
	gen253_pipex_var[29] = gen383_cyclix_var[29];
	gen253_pipex_var[30] = gen383_cyclix_var[30];
	gen253_pipex_var[31] = gen383_cyclix_var[31];
	genpstage_IDECODE_TRX_LOCAL.rs2_rdata = gen253_pipex_var[genpstage_IDECODE_TRX_LOCAL.rs2_addr];
	gen254_pipex_var = (genpstage_IDECODE_TRX_LOCAL.rs1_addr == 32'd0);
	gen255_pipex_var = gen254_pipex_var;
	gen384_cyclix_var = gen255_pipex_var;
	gen130_rtl_var = gen384_cyclix_var;
	if (gen130_rtl_var)
		begin
		genpstage_IDECODE_TRX_LOCAL.rs1_rdata = 32'd0;
		end
	gen256_pipex_var = (genpstage_IDECODE_TRX_LOCAL.rs2_addr == 32'd0);
	gen257_pipex_var = gen256_pipex_var;
	gen385_cyclix_var = gen257_pipex_var;
	gen131_rtl_var = gen385_cyclix_var;
	if (gen131_rtl_var)
		begin
		genpstage_IDECODE_TRX_LOCAL.rs2_rdata = 32'd0;
		end
	gen258_pipex_var = genpstage_IDECODE_TRX_LOCAL.csrreq;
	gen386_cyclix_var = gen258_pipex_var;
	gen132_rtl_var = gen386_cyclix_var;
	if (gen132_rtl_var)
		begin
		genpstage_IDECODE_TRX_LOCAL.csr_rdata = genpsticky_glbl_CSR_MCAUSE;
		end
	gen259_pipex_var = genpstage_WB_genctrl_working;
	gen260_pipex_var = genpstage_WB_TRX_LOCAL.rd_req;
	gen261_pipex_var = (gen259_pipex_var & gen260_pipex_var);
	gen262_pipex_var = gen261_pipex_var;
	gen387_cyclix_var = gen262_pipex_var;
	gen133_rtl_var = gen387_cyclix_var;
	if (gen133_rtl_var)
		begin
		gen263_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs1_req;
		gen388_cyclix_var = gen263_pipex_var;
		gen134_rtl_var = gen388_cyclix_var;
		if (gen134_rtl_var)
			begin
			gen264_pipex_var = genpstage_WB_TRX_LOCAL.rd_addr;
			gen265_pipex_var = (gen264_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs1_addr);
			gen266_pipex_var = gen265_pipex_var;
			gen389_cyclix_var = gen266_pipex_var;
			gen135_rtl_var = gen389_cyclix_var;
			if (gen135_rtl_var)
				begin
				gen267_pipex_var = genpstage_WB_TRX_LOCAL.rd_rdy;
				gen268_pipex_var = gen267_pipex_var;
				gen390_cyclix_var = gen268_pipex_var;
				gen136_rtl_var = gen390_cyclix_var;
				if (gen136_rtl_var)
					begin
					gen269_pipex_var = genpstage_WB_TRX_LOCAL.rd_wdata;
					genpstage_IDECODE_TRX_LOCAL.rs1_rdata = gen269_pipex_var;
					gen391_cyclix_var = genpstage_IDECODE_genctrl_active;
					gen137_rtl_var = gen391_cyclix_var;
					if (gen137_rtl_var)
						begin
						genpstage_IDECODE_TRX_BUF[0].rs1_rdata = gen269_pipex_var;
						end
					end
				gen270_pipex_var = 1'd0;
				gen270_pipex_var = (gen270_pipex_var || gen268_pipex_var);
				gen270_pipex_var = !gen270_pipex_var;
				gen392_cyclix_var = gen270_pipex_var;
				gen138_rtl_var = gen392_cyclix_var;
				if (gen138_rtl_var)
					begin
					gen393_cyclix_var = genpstage_IDECODE_genctrl_active;
					gen139_rtl_var = gen393_cyclix_var;
					if (gen139_rtl_var)
						begin
						genpstage_IDECODE_genctrl_stalled_glbl = 32'd1;
						end
					genpstage_IDECODE_genctrl_active = 32'd0;
					end
				end
			end
		gen271_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs2_req;
		gen394_cyclix_var = gen271_pipex_var;
		gen140_rtl_var = gen394_cyclix_var;
		if (gen140_rtl_var)
			begin
			gen272_pipex_var = genpstage_WB_TRX_LOCAL.rd_addr;
			gen273_pipex_var = (gen272_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs2_addr);
			gen274_pipex_var = gen273_pipex_var;
			gen395_cyclix_var = gen274_pipex_var;
			gen141_rtl_var = gen395_cyclix_var;
			if (gen141_rtl_var)
				begin
				gen275_pipex_var = genpstage_WB_TRX_LOCAL.rd_rdy;
				gen276_pipex_var = gen275_pipex_var;
				gen396_cyclix_var = gen276_pipex_var;
				gen142_rtl_var = gen396_cyclix_var;
				if (gen142_rtl_var)
					begin
					gen277_pipex_var = genpstage_WB_TRX_LOCAL.rd_wdata;
					genpstage_IDECODE_TRX_LOCAL.rs2_rdata = gen277_pipex_var;
					gen397_cyclix_var = genpstage_IDECODE_genctrl_active;
					gen143_rtl_var = gen397_cyclix_var;
					if (gen143_rtl_var)
						begin
						genpstage_IDECODE_TRX_BUF[0].rs2_rdata = gen277_pipex_var;
						end
					end
				gen278_pipex_var = 1'd0;
				gen278_pipex_var = (gen278_pipex_var || gen276_pipex_var);
				gen278_pipex_var = !gen278_pipex_var;
				gen398_cyclix_var = gen278_pipex_var;
				gen144_rtl_var = gen398_cyclix_var;
				if (gen144_rtl_var)
					begin
					gen399_cyclix_var = genpstage_IDECODE_genctrl_active;
					gen145_rtl_var = gen399_cyclix_var;
					if (gen145_rtl_var)
						begin
						genpstage_IDECODE_genctrl_stalled_glbl = 32'd1;
						end
					genpstage_IDECODE_genctrl_active = 32'd0;
					end
				end
			end
		end
	gen279_pipex_var = genpstage_MEM_genctrl_working;
	gen280_pipex_var = genpstage_MEM_TRX_LOCAL.rd_req;
	gen281_pipex_var = (gen279_pipex_var & gen280_pipex_var);
	gen282_pipex_var = gen281_pipex_var;
	gen400_cyclix_var = gen282_pipex_var;
	gen146_rtl_var = gen400_cyclix_var;
	if (gen146_rtl_var)
		begin
		gen283_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs1_req;
		gen401_cyclix_var = gen283_pipex_var;
		gen147_rtl_var = gen401_cyclix_var;
		if (gen147_rtl_var)
			begin
			gen284_pipex_var = genpstage_MEM_TRX_LOCAL.rd_addr;
			gen285_pipex_var = (gen284_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs1_addr);
			gen286_pipex_var = gen285_pipex_var;
			gen402_cyclix_var = gen286_pipex_var;
			gen148_rtl_var = gen402_cyclix_var;
			if (gen148_rtl_var)
				begin
				gen287_pipex_var = genpstage_MEM_TRX_LOCAL.rd_rdy;
				gen288_pipex_var = gen287_pipex_var;
				gen403_cyclix_var = gen288_pipex_var;
				gen149_rtl_var = gen403_cyclix_var;
				if (gen149_rtl_var)
					begin
					gen289_pipex_var = genpstage_MEM_TRX_LOCAL.rd_wdata;
					genpstage_IDECODE_TRX_LOCAL.rs1_rdata = gen289_pipex_var;
					gen404_cyclix_var = genpstage_IDECODE_genctrl_active;
					gen150_rtl_var = gen404_cyclix_var;
					if (gen150_rtl_var)
						begin
						genpstage_IDECODE_TRX_BUF[0].rs1_rdata = gen289_pipex_var;
						end
					end
				gen290_pipex_var = 1'd0;
				gen290_pipex_var = (gen290_pipex_var || gen288_pipex_var);
				gen290_pipex_var = !gen290_pipex_var;
				gen405_cyclix_var = gen290_pipex_var;
				gen151_rtl_var = gen405_cyclix_var;
				if (gen151_rtl_var)
					begin
					gen406_cyclix_var = genpstage_IDECODE_genctrl_active;
					gen152_rtl_var = gen406_cyclix_var;
					if (gen152_rtl_var)
						begin
						genpstage_IDECODE_genctrl_stalled_glbl = 32'd1;
						end
					genpstage_IDECODE_genctrl_active = 32'd0;
					end
				end
			end
		gen291_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs2_req;
		gen407_cyclix_var = gen291_pipex_var;
		gen153_rtl_var = gen407_cyclix_var;
		if (gen153_rtl_var)
			begin
			gen292_pipex_var = genpstage_MEM_TRX_LOCAL.rd_addr;
			gen293_pipex_var = (gen292_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs2_addr);
			gen294_pipex_var = gen293_pipex_var;
			gen408_cyclix_var = gen294_pipex_var;
			gen154_rtl_var = gen408_cyclix_var;
			if (gen154_rtl_var)
				begin
				gen295_pipex_var = genpstage_MEM_TRX_LOCAL.rd_rdy;
				gen296_pipex_var = gen295_pipex_var;
				gen409_cyclix_var = gen296_pipex_var;
				gen155_rtl_var = gen409_cyclix_var;
				if (gen155_rtl_var)
					begin
					gen297_pipex_var = genpstage_MEM_TRX_LOCAL.rd_wdata;
					genpstage_IDECODE_TRX_LOCAL.rs2_rdata = gen297_pipex_var;
					gen410_cyclix_var = genpstage_IDECODE_genctrl_active;
					gen156_rtl_var = gen410_cyclix_var;
					if (gen156_rtl_var)
						begin
						genpstage_IDECODE_TRX_BUF[0].rs2_rdata = gen297_pipex_var;
						end
					end
				gen298_pipex_var = 1'd0;
				gen298_pipex_var = (gen298_pipex_var || gen296_pipex_var);
				gen298_pipex_var = !gen298_pipex_var;
				gen411_cyclix_var = gen298_pipex_var;
				gen157_rtl_var = gen411_cyclix_var;
				if (gen157_rtl_var)
					begin
					gen412_cyclix_var = genpstage_IDECODE_genctrl_active;
					gen158_rtl_var = gen412_cyclix_var;
					if (gen158_rtl_var)
						begin
						genpstage_IDECODE_genctrl_stalled_glbl = 32'd1;
						end
					genpstage_IDECODE_genctrl_active = 32'd0;
					end
				end
			end
		end
	gen299_pipex_var = genpstage_EXEC_genctrl_working;
	gen300_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_req;
	gen301_pipex_var = (gen299_pipex_var & gen300_pipex_var);
	gen302_pipex_var = gen301_pipex_var;
	gen413_cyclix_var = gen302_pipex_var;
	gen159_rtl_var = gen413_cyclix_var;
	if (gen159_rtl_var)
		begin
		gen303_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs1_req;
		gen414_cyclix_var = gen303_pipex_var;
		gen160_rtl_var = gen414_cyclix_var;
		if (gen160_rtl_var)
			begin
			gen304_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_addr;
			gen305_pipex_var = (gen304_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs1_addr);
			gen306_pipex_var = gen305_pipex_var;
			gen415_cyclix_var = gen306_pipex_var;
			gen161_rtl_var = gen415_cyclix_var;
			if (gen161_rtl_var)
				begin
				gen307_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_rdy;
				gen308_pipex_var = gen307_pipex_var;
				gen416_cyclix_var = gen308_pipex_var;
				gen162_rtl_var = gen416_cyclix_var;
				if (gen162_rtl_var)
					begin
					gen309_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_wdata;
					genpstage_IDECODE_TRX_LOCAL.rs1_rdata = gen309_pipex_var;
					gen417_cyclix_var = genpstage_IDECODE_genctrl_active;
					gen163_rtl_var = gen417_cyclix_var;
					if (gen163_rtl_var)
						begin
						genpstage_IDECODE_TRX_BUF[0].rs1_rdata = gen309_pipex_var;
						end
					end
				gen310_pipex_var = 1'd0;
				gen310_pipex_var = (gen310_pipex_var || gen308_pipex_var);
				gen310_pipex_var = !gen310_pipex_var;
				gen418_cyclix_var = gen310_pipex_var;
				gen164_rtl_var = gen418_cyclix_var;
				if (gen164_rtl_var)
					begin
					gen419_cyclix_var = genpstage_IDECODE_genctrl_active;
					gen165_rtl_var = gen419_cyclix_var;
					if (gen165_rtl_var)
						begin
						genpstage_IDECODE_genctrl_stalled_glbl = 32'd1;
						end
					genpstage_IDECODE_genctrl_active = 32'd0;
					end
				end
			end
		gen311_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs2_req;
		gen420_cyclix_var = gen311_pipex_var;
		gen166_rtl_var = gen420_cyclix_var;
		if (gen166_rtl_var)
			begin
			gen312_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_addr;
			gen313_pipex_var = (gen312_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs2_addr);
			gen314_pipex_var = gen313_pipex_var;
			gen421_cyclix_var = gen314_pipex_var;
			gen167_rtl_var = gen421_cyclix_var;
			if (gen167_rtl_var)
				begin
				gen315_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_rdy;
				gen316_pipex_var = gen315_pipex_var;
				gen422_cyclix_var = gen316_pipex_var;
				gen168_rtl_var = gen422_cyclix_var;
				if (gen168_rtl_var)
					begin
					gen317_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_wdata;
					genpstage_IDECODE_TRX_LOCAL.rs2_rdata = gen317_pipex_var;
					gen423_cyclix_var = genpstage_IDECODE_genctrl_active;
					gen169_rtl_var = gen423_cyclix_var;
					if (gen169_rtl_var)
						begin
						genpstage_IDECODE_TRX_BUF[0].rs2_rdata = gen317_pipex_var;
						end
					end
				gen318_pipex_var = 1'd0;
				gen318_pipex_var = (gen318_pipex_var || gen316_pipex_var);
				gen318_pipex_var = !gen318_pipex_var;
				gen424_cyclix_var = gen318_pipex_var;
				gen170_rtl_var = gen424_cyclix_var;
				if (gen170_rtl_var)
					begin
					gen425_cyclix_var = genpstage_IDECODE_genctrl_active;
					gen171_rtl_var = gen425_cyclix_var;
					if (gen171_rtl_var)
						begin
						genpstage_IDECODE_genctrl_stalled_glbl = 32'd1;
						end
					genpstage_IDECODE_genctrl_active = 32'd0;
					end
				end
			end
		end
	genpstage_IDECODE_TRX_LOCAL.alu_op1 = genpstage_IDECODE_TRX_LOCAL.rs1_rdata;
	case (genpstage_IDECODE_TRX_LOCAL.op1_source)
		32'd1:
			begin
			genpstage_IDECODE_TRX_LOCAL.alu_op1 = genpstage_IDECODE_TRX_LOCAL.immediate;
			end
		32'd2:
			begin
			genpstage_IDECODE_TRX_LOCAL.alu_op1 = genpstage_IDECODE_TRX_LOCAL.curinstr_addr;
			end
	endcase
	genpstage_IDECODE_TRX_LOCAL.alu_op2 = genpstage_IDECODE_TRX_LOCAL.rs2_rdata;
	case (genpstage_IDECODE_TRX_LOCAL.op2_source)
		32'd1:
			begin
			genpstage_IDECODE_TRX_LOCAL.alu_op2 = genpstage_IDECODE_TRX_LOCAL.immediate;
			end
		32'd2:
			begin
			genpstage_IDECODE_TRX_LOCAL.alu_op2 = genpstage_IDECODE_TRX_LOCAL.csr_rdata;
			end
	endcase
	gen319_pipex_var = genpstage_IDECODE_TRX_LOCAL.alu_unsigned;
	gen426_cyclix_var = gen319_pipex_var;
	gen172_rtl_var = gen426_cyclix_var;
	if (gen172_rtl_var)
		begin
		gen320_pipex_var = {1'd0, genpstage_IDECODE_TRX_LOCAL.alu_op1};
		genpstage_IDECODE_TRX_LOCAL.alu_op1_wide = gen320_pipex_var;
		gen321_pipex_var = {1'd0, genpstage_IDECODE_TRX_LOCAL.alu_op2};
		genpstage_IDECODE_TRX_LOCAL.alu_op2_wide = gen321_pipex_var;
		end
	gen322_pipex_var = 1'd0;
	gen322_pipex_var = (gen322_pipex_var || gen319_pipex_var);
	gen322_pipex_var = !gen322_pipex_var;
	gen427_cyclix_var = gen322_pipex_var;
	gen173_rtl_var = gen427_cyclix_var;
	if (gen173_rtl_var)
		begin
		gen323_pipex_var = genpstage_IDECODE_TRX_LOCAL.alu_op1[32'd31];
		gen324_pipex_var = {gen323_pipex_var, genpstage_IDECODE_TRX_LOCAL.alu_op1};
		genpstage_IDECODE_TRX_LOCAL.alu_op1_wide = gen324_pipex_var;
		gen325_pipex_var = genpstage_IDECODE_TRX_LOCAL.alu_op2[32'd31];
		gen326_pipex_var = {gen325_pipex_var, genpstage_IDECODE_TRX_LOCAL.alu_op2};
		genpstage_IDECODE_TRX_LOCAL.alu_op2_wide = gen326_pipex_var;
		end
	// Processing of next pstage busyness
	gen428_cyclix_var = ~genpstage_EXEC_genctrl_rdy;
	gen429_cyclix_var = gen428_cyclix_var;
	gen174_rtl_var = gen429_cyclix_var;
	if (gen174_rtl_var)
		begin
		gen430_cyclix_var = genpstage_IDECODE_genctrl_active;
		gen175_rtl_var = gen430_cyclix_var;
		if (gen175_rtl_var)
			begin
			genpstage_IDECODE_genctrl_stalled_glbl = 32'd1;
			end
		genpstage_IDECODE_genctrl_active = 32'd0;
		end
	// pctrl_finish and pctrl_succ formation
	gen431_cyclix_var = genpstage_IDECODE_genctrl_stalled_glbl;
	gen176_rtl_var = gen431_cyclix_var;
	if (gen176_rtl_var)
		begin
		genpstage_IDECODE_genctrl_finish = 32'd0;
		genpstage_IDECODE_genctrl_succ = 32'd0;
		end
	gen432_cyclix_var = 1'd0;
	gen432_cyclix_var = (gen432_cyclix_var || gen431_cyclix_var);
	gen432_cyclix_var = !gen432_cyclix_var;
	gen177_rtl_var = gen432_cyclix_var;
	if (gen177_rtl_var)
		begin
		genpstage_IDECODE_genctrl_finish = genpstage_IDECODE_genctrl_occupied;
		genpstage_IDECODE_genctrl_succ = genpstage_IDECODE_genctrl_active;
		end
	// credit counter processing
	// asserting succ signals
	// processing context in case transaction is ready to propagate
	gen433_cyclix_var = genpstage_IDECODE_genctrl_finish;
	gen178_rtl_var = gen433_cyclix_var;
	if (gen178_rtl_var)
		begin
		// programming next stage in case transaction is able to propagate
		gen434_cyclix_var = genpstage_IDECODE_genctrl_succ;
		gen179_rtl_var = gen434_cyclix_var;
		if (gen179_rtl_var)
			begin
			gen435_cyclix_var = genpstage_EXEC_genctrl_rdy;
			gen180_rtl_var = gen435_cyclix_var;
			if (gen180_rtl_var)
				begin
				// propagating transaction context
				genpstage_EXEC_push_trx.rd_req = genpstage_IDECODE_TRX_LOCAL.rd_req;
				genpstage_EXEC_push_trx.rd_addr = genpstage_IDECODE_TRX_LOCAL.rd_addr;
				genpstage_EXEC_push_trx.curinstr_addr = genpstage_IDECODE_TRX_LOCAL.curinstr_addr;
				genpstage_EXEC_push_trx.mret_req = genpstage_IDECODE_TRX_LOCAL.mret_req;
				genpstage_EXEC_push_trx.alu_op1_wide = genpstage_IDECODE_TRX_LOCAL.alu_op1_wide;
				genpstage_EXEC_push_trx.alu_req = genpstage_IDECODE_TRX_LOCAL.alu_req;
				genpstage_EXEC_push_trx.alu_opcode = genpstage_IDECODE_TRX_LOCAL.alu_opcode;
				genpstage_EXEC_push_trx.alu_op2_wide = genpstage_IDECODE_TRX_LOCAL.alu_op2_wide;
				genpstage_EXEC_push_trx.alu_op1 = genpstage_IDECODE_TRX_LOCAL.alu_op1;
				genpstage_EXEC_push_trx.alu_op2 = genpstage_IDECODE_TRX_LOCAL.alu_op2;
				genpstage_EXEC_push_trx.alu_unsigned = genpstage_IDECODE_TRX_LOCAL.alu_unsigned;
				genpstage_EXEC_push_trx.rd_source = genpstage_IDECODE_TRX_LOCAL.rd_source;
				genpstage_EXEC_push_trx.immediate = genpstage_IDECODE_TRX_LOCAL.immediate;
				genpstage_EXEC_push_trx.nextinstr_addr = genpstage_IDECODE_TRX_LOCAL.nextinstr_addr;
				genpstage_EXEC_push_trx.csr_rdata = genpstage_IDECODE_TRX_LOCAL.csr_rdata;
				genpstage_EXEC_push_trx.jump_src = genpstage_IDECODE_TRX_LOCAL.jump_src;
				genpstage_EXEC_push_trx.jump_req_cond = genpstage_IDECODE_TRX_LOCAL.jump_req_cond;
				genpstage_EXEC_push_trx.funct3 = genpstage_IDECODE_TRX_LOCAL.funct3;
				genpstage_EXEC_push_trx.rs2_rdata = genpstage_IDECODE_TRX_LOCAL.rs2_rdata;
				genpstage_EXEC_push_trx.jump_req = genpstage_IDECODE_TRX_LOCAL.jump_req;
				genpstage_EXEC_push_trx.mem_req = genpstage_IDECODE_TRX_LOCAL.mem_req;
				genpstage_EXEC_push_trx.mem_be = genpstage_IDECODE_TRX_LOCAL.mem_be;
				genpstage_EXEC_push_trx.mem_cmd = genpstage_IDECODE_TRX_LOCAL.mem_cmd;
				genpstage_EXEC_push_trx.load_signext = genpstage_IDECODE_TRX_LOCAL.load_signext;
				genpstage_EXEC_TRX_BUF[0] = genpstage_EXEC_push_trx;
				genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = 32'd1;
				genpstage_EXEC_TRX_BUF_COUNTER_FULL = 32'd1;
				genpstage_EXEC_TRX_BUF_COUNTER = (genpstage_EXEC_TRX_BUF_COUNTER + 32'd1);
				end
			end
		genpstage_IDECODE_genctrl_stalled_glbl = 32'd0;
		genpstage_IDECODE_genctrl_active = 32'd0;
		genpstage_IDECODE_TRX_BUF[0] = '{default:32'd0};
		genpstage_IDECODE_TRX_BUF_COUNTER_FULL = 32'd0;
		genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = 32'd0;
		genpstage_IDECODE_TRX_BUF_COUNTER = (genpstage_IDECODE_TRX_BUF_COUNTER - 32'd1);
		end
	gen436_cyclix_var = ~genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
	genpstage_IDECODE_genctrl_rdy = gen436_cyclix_var;
	genpstage_IDECODE_genctrl_working = (genpstage_IDECODE_genctrl_succ | genpstage_IDECODE_genctrl_stalled_glbl);
	// #### Stage processing: IFETCH ####
	genpstage_IFETCH_genctrl_succ = 32'd0;
	genpstage_IFETCH_genctrl_working = 32'd0;
	gen437_cyclix_var = genpstage_IFETCH_genctrl_stalled_glbl;
	gen181_rtl_var = gen437_cyclix_var;
	if (gen181_rtl_var)
		begin
		genpstage_IFETCH_genctrl_new = 32'd0;
		genpstage_IFETCH_genctrl_stalled_glbl = 32'd0;
		genpstage_IFETCH_genctrl_active = 32'd1;
		end
	gen438_cyclix_var = 1'd0;
	gen438_cyclix_var = (gen438_cyclix_var || gen437_cyclix_var);
	gen438_cyclix_var = !gen438_cyclix_var;
	gen182_rtl_var = gen438_cyclix_var;
	if (gen182_rtl_var)
		begin
		genpstage_IFETCH_genctrl_active = genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
		genpstage_IFETCH_genctrl_new = genpstage_IFETCH_genctrl_active;
		end
	genpstage_IFETCH_genctrl_occupied = genpstage_IFETCH_genctrl_active;
	genpstage_IFETCH_genctrl_finish = 32'd0;
	genpstage_IFETCH_genpctrl_flushreq = 32'd0;
	genpstage_IFETCH_genpctrl_flushreq = (genpstage_IFETCH_genpctrl_flushreq | genpstage_IDECODE_genpctrl_flushreq);
	gen439_cyclix_var = genpstage_IFETCH_genctrl_occupied;
	gen183_rtl_var = gen439_cyclix_var;
	if (gen183_rtl_var)
		begin
		// Initializing new newaccums descriptors ####
		gen440_cyclix_var = genpstage_IFETCH_genctrl_new;
		gen184_rtl_var = gen440_cyclix_var;
		if (gen184_rtl_var)
			begin
			genpstage_IFETCH_TRX_BUF[0].instr_req_done = 32'd0;
			end
		// Fetching locals from src_glbls
		genpstage_IFETCH_TRX_LOCAL.instr_req_done = genpstage_IFETCH_TRX_BUF[0].instr_req_done;
		genpstage_IFETCH_TRX_LOCAL.instr_busreq = '{default:32'd0};
		genpstage_IFETCH_TRX_LOCAL.curinstr_addr = genpstage_IFETCH_TRX_BUF[0].curinstr_addr;
		genpstage_IFETCH_TRX_LOCAL.nextinstr_addr = genpstage_IFETCH_TRX_BUF[0].nextinstr_addr;
		// Acquiring mcopipe rdata
		gen441_cyclix_var = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
		gen185_rtl_var = gen441_cyclix_var;
		if (gen185_rtl_var)
			begin
			gen442_cyclix_var = (genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id == 1'd0);
			gen443_cyclix_var = gen442_cyclix_var;
			gen186_rtl_var = gen443_cyclix_var;
			if (gen186_rtl_var)
				begin
				gen444_cyclix_var = (genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.tid == genmcopipe_instr_mem_rd_ptr);
				gen445_cyclix_var = gen444_cyclix_var;
				gen187_rtl_var = gen445_cyclix_var;
				if (gen187_rtl_var)
					begin
					gen188_rtl_var = !rst_i;
					gen189_rtl_var = gen188_rtl_var;
					if (gen189_rtl_var)
						begin
						gen446_cyclix_var = 32'd0;
						gen190_rtl_var = genmcopipe_instr_mem_resp_genfifo_buf_req;
						if (gen190_rtl_var)
							begin
							gen446_cyclix_var = 32'd1;
							gen410_pipex_mcopipe_rdata = genmcopipe_instr_mem_resp_genfifo_buf_rdata;
							genmcopipe_instr_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_instr_mem_resp_genfifo_buf_ack = 32'd1;
							end
						end
					gen447_cyclix_var = gen446_cyclix_var;
					gen191_rtl_var = gen447_cyclix_var;
					if (gen191_rtl_var)
						begin
						genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending = 32'd0;
						genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done = 32'd1;
						genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata = gen410_pipex_mcopipe_rdata;
						genmcopipe_instr_mem_rd_done = 32'd1;
						end
					end
				end
			end
		// Pipeline flush processing
		gen448_cyclix_var = genpstage_IFETCH_genpctrl_flushreq;
		gen192_rtl_var = gen448_cyclix_var;
		if (gen192_rtl_var)
			begin
			genpstage_IFETCH_genctrl_active = 32'd0;
			end
		end
	// Saving succ targets
	// Generating payload
	gen206_pipex_var = genpsticky_glbl_jump_req_cmd;
	gen449_cyclix_var = gen206_pipex_var;
	gen193_rtl_var = gen449_cyclix_var;
	if (gen193_rtl_var)
		begin
		genpstage_IFETCH_genctrl_active = 32'd0;
		end
	gen207_pipex_var = genpsticky_glbl_jump_req_cmd;
	gen450_cyclix_var = gen207_pipex_var;
	gen194_rtl_var = gen450_cyclix_var;
	if (gen194_rtl_var)
		begin
		genpstage_IFETCH_TRX_LOCAL.instr_req_done = 32'd0;
		gen451_cyclix_var = genpstage_IFETCH_genctrl_active;
		gen195_rtl_var = gen451_cyclix_var;
		if (gen195_rtl_var)
			begin
			genpstage_IFETCH_TRX_BUF[0].instr_req_done = 32'd0;
			end
		end
	genpstage_IFETCH_TRX_LOCAL.instr_busreq.addr = genpstage_IFETCH_TRX_LOCAL.curinstr_addr;
	genpstage_IFETCH_TRX_LOCAL.instr_busreq.be = 32'd15;
	genpstage_IFETCH_TRX_LOCAL.instr_busreq.wdata = 32'd0;
	gen208_pipex_var = ~genpstage_IFETCH_TRX_LOCAL.instr_req_done;
	gen209_pipex_var = gen208_pipex_var;
	gen452_cyclix_var = gen209_pipex_var;
	gen196_rtl_var = gen452_cyclix_var;
	if (gen196_rtl_var)
		begin
		gen453_cyclix_var = genpstage_IFETCH_genctrl_active;
		gen197_rtl_var = gen453_cyclix_var;
		if (gen197_rtl_var)
			begin
			gen454_cyclix_var = ~genmcopipe_instr_mem_full_flag;
			gen455_cyclix_var = gen454_cyclix_var;
			gen198_rtl_var = gen455_cyclix_var;
			if (gen198_rtl_var)
				begin
				gen411_pipex_req_struct.we = 1'd0;
				gen411_pipex_req_struct.wdata = genpstage_IFETCH_TRX_LOCAL.instr_busreq;
				gen199_rtl_var = !rst_i;
				gen200_rtl_var = gen199_rtl_var;
				if (gen200_rtl_var)
					begin
					genmcopipe_instr_mem_req_genfifo_req_o = 32'd1;
					gen201_rtl_var = genmcopipe_instr_mem_req_genfifo_reqbuf_req;
					if (gen201_rtl_var)
						begin
						gen456_cyclix_var = 32'd0;
						end
					gen202_rtl_var = 1'd0;
					gen202_rtl_var = (gen202_rtl_var || gen201_rtl_var);
					gen202_rtl_var = !gen202_rtl_var;
					if (gen202_rtl_var)
						begin
						genmcopipe_instr_mem_req_genfifo_wdata_bo = gen411_pipex_req_struct;
						gen456_cyclix_var = genmcopipe_instr_mem_req_genfifo_ack_i;
						end
					genmcopipe_instr_mem_req_genfifo_reqbuf_req = 32'd1;
					end
				gen457_cyclix_var = gen456_cyclix_var;
				gen203_rtl_var = gen457_cyclix_var;
				if (gen203_rtl_var)
					begin
					gen210_pipex_var = 32'd1;
					gen458_cyclix_var = !1'd0;
					genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending = gen458_cyclix_var;
					genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.tid = genmcopipe_instr_mem_wr_ptr;
					genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id = 1'd0;
					gen459_cyclix_var = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
					gen204_rtl_var = gen459_cyclix_var;
					if (gen204_rtl_var)
						begin
						genmcopipe_instr_mem_wr_done = 32'd1;
						end
					end
				end
			end
		genpstage_IFETCH_TRX_LOCAL.instr_req_done = gen210_pipex_var;
		gen460_cyclix_var = genpstage_IFETCH_genctrl_active;
		gen205_rtl_var = gen460_cyclix_var;
		if (gen205_rtl_var)
			begin
			genpstage_IFETCH_TRX_BUF[0].instr_req_done = gen210_pipex_var;
			end
		end
	gen211_pipex_var = ~genpstage_IFETCH_TRX_LOCAL.instr_req_done;
	gen212_pipex_var = gen211_pipex_var;
	gen461_cyclix_var = gen212_pipex_var;
	gen206_rtl_var = gen461_cyclix_var;
	if (gen206_rtl_var)
		begin
		gen462_cyclix_var = genpstage_IFETCH_genctrl_active;
		gen207_rtl_var = gen462_cyclix_var;
		if (gen207_rtl_var)
			begin
			genpstage_IFETCH_genctrl_stalled_glbl = 32'd1;
			end
		genpstage_IFETCH_genctrl_active = 32'd0;
		end
	// Processing of next pstage busyness
	gen463_cyclix_var = ~genpstage_IDECODE_genctrl_rdy;
	gen464_cyclix_var = gen463_cyclix_var;
	gen208_rtl_var = gen464_cyclix_var;
	if (gen208_rtl_var)
		begin
		gen465_cyclix_var = genpstage_IFETCH_genctrl_active;
		gen209_rtl_var = gen465_cyclix_var;
		if (gen209_rtl_var)
			begin
			genpstage_IFETCH_genctrl_stalled_glbl = 32'd1;
			end
		genpstage_IFETCH_genctrl_active = 32'd0;
		end
	// pctrl_finish and pctrl_succ formation
	gen466_cyclix_var = genpstage_IFETCH_genctrl_stalled_glbl;
	gen210_rtl_var = gen466_cyclix_var;
	if (gen210_rtl_var)
		begin
		genpstage_IFETCH_genctrl_finish = 32'd0;
		genpstage_IFETCH_genctrl_succ = 32'd0;
		end
	gen467_cyclix_var = 1'd0;
	gen467_cyclix_var = (gen467_cyclix_var || gen466_cyclix_var);
	gen467_cyclix_var = !gen467_cyclix_var;
	gen211_rtl_var = gen467_cyclix_var;
	if (gen211_rtl_var)
		begin
		genpstage_IFETCH_genctrl_finish = genpstage_IFETCH_genctrl_occupied;
		genpstage_IFETCH_genctrl_succ = genpstage_IFETCH_genctrl_active;
		end
	// credit counter processing
	// asserting succ signals
	// processing context in case transaction is ready to propagate
	gen468_cyclix_var = genpstage_IFETCH_genctrl_finish;
	gen212_rtl_var = gen468_cyclix_var;
	if (gen212_rtl_var)
		begin
		// programming next stage in case transaction is able to propagate
		gen469_cyclix_var = genpstage_IFETCH_genctrl_succ;
		gen213_rtl_var = gen469_cyclix_var;
		if (gen213_rtl_var)
			begin
			gen470_cyclix_var = genpstage_IDECODE_genctrl_rdy;
			gen214_rtl_var = gen470_cyclix_var;
			if (gen214_rtl_var)
				begin
				// propagating transaction context
				genpstage_IDECODE_push_trx.curinstr_addr = genpstage_IFETCH_TRX_LOCAL.curinstr_addr;
				genpstage_IDECODE_push_trx.nextinstr_addr = genpstage_IFETCH_TRX_LOCAL.nextinstr_addr;
				genpstage_IDECODE_push_trx.genmcopipe_handle_instr_mem.if_id = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id;
				genpstage_IDECODE_push_trx.genmcopipe_handle_instr_mem.resp_done = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
				genpstage_IDECODE_push_trx.genmcopipe_handle_instr_mem.rdata = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata;
				genpstage_IDECODE_push_trx.genmcopipe_handle_instr_mem.rdreq_pending = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
				genpstage_IDECODE_push_trx.genmcopipe_handle_instr_mem.tid = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.tid;
				genpstage_IDECODE_TRX_BUF[0] = genpstage_IDECODE_push_trx;
				genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = 32'd1;
				genpstage_IDECODE_TRX_BUF_COUNTER_FULL = 32'd1;
				genpstage_IDECODE_TRX_BUF_COUNTER = (genpstage_IDECODE_TRX_BUF_COUNTER + 32'd1);
				end
			end
		genpstage_IFETCH_genctrl_stalled_glbl = 32'd0;
		genpstage_IFETCH_genctrl_active = 32'd0;
		genpstage_IFETCH_TRX_BUF[0] = '{default:32'd0};
		genpstage_IFETCH_TRX_BUF_COUNTER_FULL = 32'd0;
		genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = 32'd0;
		genpstage_IFETCH_TRX_BUF_COUNTER = (genpstage_IFETCH_TRX_BUF_COUNTER - 32'd1);
		end
	gen471_cyclix_var = ~genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
	genpstage_IFETCH_genctrl_rdy = gen471_cyclix_var;
	genpstage_IFETCH_genctrl_working = (genpstage_IFETCH_genctrl_succ | genpstage_IFETCH_genctrl_stalled_glbl);
	// #### Stage processing: IADDR ####
	genpstage_IADDR_genctrl_succ = 32'd0;
	genpstage_IADDR_genctrl_working = 32'd0;
	gen472_cyclix_var = genpstage_IADDR_genctrl_stalled_glbl;
	gen215_rtl_var = gen472_cyclix_var;
	if (gen215_rtl_var)
		begin
		genpstage_IADDR_genctrl_new = 32'd0;
		genpstage_IADDR_genctrl_stalled_glbl = 32'd0;
		genpstage_IADDR_genctrl_active = 32'd1;
		end
	gen473_cyclix_var = 1'd0;
	gen473_cyclix_var = (gen473_cyclix_var || gen472_cyclix_var);
	gen473_cyclix_var = !gen473_cyclix_var;
	gen216_rtl_var = gen473_cyclix_var;
	if (gen216_rtl_var)
		begin
		genpstage_IADDR_genctrl_active = 32'd1;
		genpstage_IADDR_genctrl_new = genpstage_IADDR_genctrl_active;
		end
	genpstage_IADDR_genctrl_occupied = genpstage_IADDR_genctrl_active;
	genpstage_IADDR_genctrl_finish = 32'd0;
	genpstage_IADDR_genpctrl_flushreq = 32'd0;
	genpstage_IADDR_genpctrl_flushreq = (genpstage_IADDR_genpctrl_flushreq | genpstage_IFETCH_genpctrl_flushreq);
	gen474_cyclix_var = genpstage_IADDR_genctrl_occupied;
	gen217_rtl_var = gen474_cyclix_var;
	if (gen217_rtl_var)
		begin
		// Initializing new newaccums descriptors ####
		// Fetching locals from src_glbls
		genpstage_IADDR_TRX_LOCAL.curinstr_addr = 32'd0;
		genpstage_IADDR_TRX_LOCAL.nextinstr_addr = 32'd0;
		// Acquiring mcopipe rdata
		// Pipeline flush processing
		gen475_cyclix_var = genpstage_IADDR_genpctrl_flushreq;
		gen218_rtl_var = gen475_cyclix_var;
		if (gen218_rtl_var)
			begin
			end
		end
	// Saving succ targets
	gen203_pipex_succbuf = genpsticky_glbl_pc;
	// Generating payload
	gen204_pipex_var = genpsticky_glbl_jump_req_cmd;
	gen476_cyclix_var = gen204_pipex_var;
	gen219_rtl_var = gen476_cyclix_var;
	if (gen219_rtl_var)
		begin
		gen477_cyclix_var = genpstage_IADDR_genctrl_active;
		gen220_rtl_var = gen477_cyclix_var;
		if (gen220_rtl_var)
			begin
			genpsticky_glbl_pc = genpsticky_glbl_jump_vector_cmd;
			end
		gen478_cyclix_var = genpstage_IADDR_genctrl_active;
		gen221_rtl_var = gen478_cyclix_var;
		if (gen221_rtl_var)
			begin
			genpsticky_glbl_jump_req_cmd = 32'd0;
			end
		end
	genpstage_IADDR_TRX_LOCAL.curinstr_addr = genpsticky_glbl_pc;
	gen205_pipex_var = (genpstage_IADDR_TRX_LOCAL.curinstr_addr + 32'd4);
	genpstage_IADDR_TRX_LOCAL.nextinstr_addr = gen205_pipex_var;
	gen202_pipex_succreq = 32'd1;
	gen203_pipex_succbuf = genpstage_IADDR_TRX_LOCAL.nextinstr_addr;
	// Processing of next pstage busyness
	gen479_cyclix_var = ~genpstage_IFETCH_genctrl_rdy;
	gen480_cyclix_var = gen479_cyclix_var;
	gen222_rtl_var = gen480_cyclix_var;
	if (gen222_rtl_var)
		begin
		gen481_cyclix_var = genpstage_IADDR_genctrl_active;
		gen223_rtl_var = gen481_cyclix_var;
		if (gen223_rtl_var)
			begin
			genpstage_IADDR_genctrl_stalled_glbl = 32'd1;
			end
		genpstage_IADDR_genctrl_active = 32'd0;
		end
	// pctrl_finish and pctrl_succ formation
	gen482_cyclix_var = genpstage_IADDR_genctrl_stalled_glbl;
	gen224_rtl_var = gen482_cyclix_var;
	if (gen224_rtl_var)
		begin
		genpstage_IADDR_genctrl_finish = 32'd0;
		genpstage_IADDR_genctrl_succ = 32'd0;
		end
	gen483_cyclix_var = 1'd0;
	gen483_cyclix_var = (gen483_cyclix_var || gen482_cyclix_var);
	gen483_cyclix_var = !gen483_cyclix_var;
	gen225_rtl_var = gen483_cyclix_var;
	if (gen225_rtl_var)
		begin
		genpstage_IADDR_genctrl_finish = genpstage_IADDR_genctrl_occupied;
		genpstage_IADDR_genctrl_succ = genpstage_IADDR_genctrl_active;
		end
	// credit counter processing
	// asserting succ signals
	gen484_cyclix_var = genpstage_IADDR_genctrl_succ;
	gen226_rtl_var = gen484_cyclix_var;
	if (gen226_rtl_var)
		begin
		gen485_cyclix_var = gen202_pipex_succreq;
		gen227_rtl_var = gen485_cyclix_var;
		if (gen227_rtl_var)
			begin
			genpsticky_glbl_pc = gen203_pipex_succbuf;
			end
		end
	// processing context in case transaction is ready to propagate
	gen486_cyclix_var = genpstage_IADDR_genctrl_finish;
	gen228_rtl_var = gen486_cyclix_var;
	if (gen228_rtl_var)
		begin
		// programming next stage in case transaction is able to propagate
		gen487_cyclix_var = genpstage_IADDR_genctrl_succ;
		gen229_rtl_var = gen487_cyclix_var;
		if (gen229_rtl_var)
			begin
			gen488_cyclix_var = genpstage_IFETCH_genctrl_rdy;
			gen230_rtl_var = gen488_cyclix_var;
			if (gen230_rtl_var)
				begin
				// propagating transaction context
				genpstage_IFETCH_push_trx.curinstr_addr = genpstage_IADDR_TRX_LOCAL.curinstr_addr;
				genpstage_IFETCH_push_trx.nextinstr_addr = genpstage_IADDR_TRX_LOCAL.nextinstr_addr;
				genpstage_IFETCH_TRX_BUF[0] = genpstage_IFETCH_push_trx;
				genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = 32'd1;
				genpstage_IFETCH_TRX_BUF_COUNTER_FULL = 32'd1;
				genpstage_IFETCH_TRX_BUF_COUNTER = (genpstage_IFETCH_TRX_BUF_COUNTER + 32'd1);
				end
			end
		genpstage_IADDR_genctrl_stalled_glbl = 32'd0;
		genpstage_IADDR_genctrl_active = 32'd0;
		genpstage_IADDR_TRX_BUF[0] = '{default:32'd0};
		genpstage_IADDR_TRX_BUF_COUNTER_FULL = 32'd0;
		genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY = 32'd0;
		genpstage_IADDR_TRX_BUF_COUNTER = (genpstage_IADDR_TRX_BUF_COUNTER - 32'd1);
		end
	gen489_cyclix_var = ~genpstage_IADDR_TRX_BUF_COUNTER_FULL;
	genpstage_IADDR_genctrl_rdy = gen489_cyclix_var;
	genpstage_IADDR_genctrl_working = (genpstage_IADDR_genctrl_succ | genpstage_IADDR_genctrl_stalled_glbl);
	gen490_cyclix_var = genmcopipe_instr_mem_rd_done;
	gen231_rtl_var = gen490_cyclix_var;
	if (gen231_rtl_var)
		begin
		genmcopipe_instr_mem_rd_ptr = genmcopipe_instr_mem_rd_ptr_next;
		genmcopipe_instr_mem_full_flag = 32'd0;
		gen491_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
		gen492_cyclix_var = gen491_cyclix_var;
		gen232_rtl_var = gen492_cyclix_var;
		if (gen232_rtl_var)
			begin
			genmcopipe_instr_mem_empty_flag = 32'd1;
			end
		end
	gen493_cyclix_var = genmcopipe_instr_mem_wr_done;
	gen233_rtl_var = gen493_cyclix_var;
	if (gen233_rtl_var)
		begin
		genmcopipe_instr_mem_wr_ptr = genmcopipe_instr_mem_wr_ptr_next;
		genmcopipe_instr_mem_empty_flag = 32'd0;
		gen494_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
		gen495_cyclix_var = gen494_cyclix_var;
		gen234_rtl_var = gen495_cyclix_var;
		if (gen234_rtl_var)
			begin
			genmcopipe_instr_mem_full_flag = 32'd1;
			end
		end
	gen496_cyclix_var = genmcopipe_data_mem_rd_done;
	gen235_rtl_var = gen496_cyclix_var;
	if (gen235_rtl_var)
		begin
		genmcopipe_data_mem_rd_ptr = genmcopipe_data_mem_rd_ptr_next;
		genmcopipe_data_mem_full_flag = 32'd0;
		gen497_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
		gen498_cyclix_var = gen497_cyclix_var;
		gen236_rtl_var = gen498_cyclix_var;
		if (gen236_rtl_var)
			begin
			genmcopipe_data_mem_empty_flag = 32'd1;
			end
		end
	gen499_cyclix_var = genmcopipe_data_mem_wr_done;
	gen237_rtl_var = gen499_cyclix_var;
	if (gen237_rtl_var)
		begin
		genmcopipe_data_mem_wr_ptr = genmcopipe_data_mem_wr_ptr_next;
		genmcopipe_data_mem_empty_flag = 32'd0;
		gen500_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
		gen501_cyclix_var = gen500_cyclix_var;
		gen238_rtl_var = gen501_cyclix_var;
		if (gen238_rtl_var)
			begin
			genmcopipe_data_mem_full_flag = 32'd1;
			end
		end
	end


endmodule
