
AVRASM ver. 2.1.30  E:\Active Projects\DelayRemove\Tests\LibV2TestZ\xmega128a1test1\List\xt1.asm Fri Dec 09 17:48:32 2011

E:\Active Projects\DelayRemove\Tests\LibV2TestZ\xmega128a1test1\List\xt1.asm(1158): warning: Register r2 already defined by the .DEF directive
E:\Active Projects\DelayRemove\Tests\LibV2TestZ\xmega128a1test1\List\xt1.asm(1159): warning: Register r4 already defined by the .DEF directive
E:\Active Projects\DelayRemove\Tests\LibV2TestZ\xmega128a1test1\List\xt1.asm(1160): warning: Register r6 already defined by the .DEF directive
E:\Active Projects\DelayRemove\Tests\LibV2TestZ\xmega128a1test1\List\xt1.asm(1161): warning: Register r8 already defined by the .DEF directive
E:\Active Projects\DelayRemove\Tests\LibV2TestZ\xmega128a1test1\List\xt1.asm(1162): warning: Register r10 already defined by the .DEF directive
E:\Active Projects\DelayRemove\Tests\LibV2TestZ\xmega128a1test1\List\xt1.asm(1163): warning: Register r13 already defined by the .DEF directive
E:\Active Projects\DelayRemove\Tests\LibV2TestZ\xmega128a1test1\List\xt1.asm(1164): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATxmega128A1
                 ;Program type             : Application
                 ;Clock frequency          : 32.000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 2048 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATxmega128A1
                 	#pragma AVRPART MEMORY PROG_FLASH 135168
                 	#pragma AVRPART MEMORY EEPROM 2048
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 16383
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x2000
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU CCP=0x34
                 	.EQU RAMPD=0x38
                 	.EQU RAMPX=0x39
                 	.EQU RAMPY=0x3A
                 	.EQU RAMPZ=0x3B
                 	.EQU EIND=0x3C
                 	.EQU WDT_CTRL=0x80
                 	.EQU PMIC_CTRL=0xA2
                 	.EQU NVM_ADDR0=0X01C0
                 	.EQU NVM_ADDR1=NVM_ADDR0+1
                 	.EQU NVM_ADDR2=NVM_ADDR1+1
                 	.EQU NVM_DATA0=NVM_ADDR0+4
                 	.EQU NVM_CMD=NVM_ADDR0+0xA
                 	.EQU NVM_CTRLA=NVM_ADDR0+0xB
                 	.EQU NVM_CTRLB=NVM_ADDR0+0xC
                 	.EQU NVM_STATUS=NVM_ADDR0+0xF
                 	.EQU PORTCFG_MPCMASK=0xB0
                 	.EQU PORTH_DIR=0x6E0
                 	.EQU PORTH_OUT=0x6E4
                 	.EQU PORTH_PIN0CTRL=0x6F0
                 	.EQU PORTJ_DIR=0x700
                 	.EQU PORTJ_OUT=0x704
                 	.EQU PORTJ_PIN0CTRL=0x710
                 	.EQU PORTK_DIR=0x720
                 	.EQU PORTK_OUT=0x724
                 	.EQU PORTK_PIN0CTRL=0x730
                 	.EQU EBI_CTRL=0x0440
                 	.EQU EBI_SDRAMCTRLA=EBI_CTRL+1
                 	.EQU EBI_REFRESHL=EBI_CTRL+4
                 	.EQU EBI_REFRESHH=EBI_CTRL+5
                 	.EQU EBI_INITDLYL=EBI_CTRL+6
                 	.EQU EBI_INITDLYH=EBI_CTRL+7
                 	.EQU EBI_SDRAMCTRLB=EBI_CTRL+8
                 	.EQU EBI_SDRAMCTRLC=EBI_CTRL+9
                 	.EQU EBI_CS0_CTRLA=EBI_CTRL+0x10
                 	.EQU EBI_CS0_CTRLB=EBI_CS0_CTRLA+1
                 	.EQU EBI_CS0_BASEADDRL=EBI_CS0_CTRLA+2
                 	.EQU EBI_CS0_BASEADDRH=EBI_CS0_CTRLA+3
                 	.EQU EBI_CS1_CTRLA=EBI_CTRL+0x14
                 	.EQU EBI_CS1_CTRLB=EBI_CS1_CTRLA+1
                 	.EQU EBI_CS1_BASEADDRL=EBI_CS1_CTRLA+2
                 	.EQU EBI_CS1_BASEADDRH=EBI_CS1_CTRLA+3
                 	.EQU EBI_CS2_CTRLA=EBI_CTRL+0x18
                 	.EQU EBI_CS2_CTRLB=EBI_CS2_CTRLA+1
                 	.EQU EBI_CS2_BASEADDRL=EBI_CS2_CTRLA+2
                 	.EQU EBI_CS2_BASEADDRH=EBI_CS2_CTRLA+3
                 	.EQU EBI_CS3_CTRLA=EBI_CTRL+0x1C
                 	.EQU EBI_CS3_CTRLB=EBI_CS3_CTRLA+1
                 	.EQU EBI_CS3_BASEADDRL=EBI_CS3_CTRLA+2
                 	.EQU EBI_CS3_BASEADDRH=EBI_CS3_CTRLA+3
                 	.EQU EBI_SDCAS_bp=3
                 	.EQU EBI_SDCAS_bm=8
                 	.EQU EBI_SDROW_bp=2
                 	.EQU EBI_SDROW_bm=4
                 	.EQU EBI_SDCOL_bp=0
                 	.EQU EBI_MRDLY_bp=6
                 	.EQU EBI_ROWCYCDLY_bp=3
                 	.EQU EBI_RPDLY_bp=0
                 	.EQU EBI_WRDLY_bp=6
                 	.EQU EBI_ESRDLY_bp=3
                 	.EQU EBI_ROWCOLDLY_bp=0
                 	.EQU EBI_CS_SDSREN_bm=4
                 	.EQU EBI_CS_ASPACE_256B_gc=0x00<<2
                 	.EQU EBI_CS_ASPACE_512B_gc=0x01<<2
                 	.EQU EBI_CS_ASPACE_1KB_gc=0x02<<2
                 	.EQU EBI_CS_ASPACE_2KB_gc=0x03<<2
                 	.EQU EBI_CS_ASPACE_4KB_gc=0x04<<2
                 	.EQU EBI_CS_ASPACE_8KB_gc=0x05<<2
                 	.EQU EBI_CS_ASPACE_16KB_gc=0x06<<2
                 	.EQU EBI_CS_ASPACE_32KB_gc=0x07<<2
                 	.EQU EBI_CS_ASPACE_64KB_gc=0x08<<2
                 	.EQU EBI_CS_ASPACE_128KB_gc=0x09<<2
                 	.EQU EBI_CS_ASPACE_256KB_gc=0x0A<<2
                 	.EQU EBI_CS_ASPACE_512KB_gc=0x0B<<2
                 	.EQU EBI_CS_ASPACE_1MB_gc=0x0C<<2
                 	.EQU EBI_CS_ASPACE_2MB_gc=0x0D<<2
                 	.EQU EBI_CS_ASPACE_4MB_gc=0x0E<<2
                 	.EQU EBI_CS_ASPACE_8MB_gc=0x0F<<2
                 	.EQU EBI_CS_ASPACE_16M_gc=0x10<<2
                 	.EQU EBI_CS_MODE_DISABLED_gc=0x00
                 	.EQU EBI_CS_MODE_SRAM_gc=0x01
                 	.EQU EBI_CS_MODE_LPC_gc=0x02
                 	.EQU EBI_CS_MODE_SDRAM_gc=0x03
                 	.EQU EBI_SDDATAW_4BIT_gc=0x00<<6
                 	.EQU EBI_SDDATAW_8BIT_gc=0x01<<6
                 	.EQU EBI_LPCMODE_ALE1_gc=0x00<<4
                 	.EQU EBI_LPCMODE_ALE12_gc=0x02<<4
                 	.EQU EBI_SRMODE_ALE1_gc=0x00<<2
                 	.EQU EBI_SRMODE_ALE2_gc=0x01<<2
                 	.EQU EBI_SRMODE_ALE12_gc=0x02<<2
                 	.EQU EBI_SRMODE_NOALE_gc=0x03<<2
                 	.EQU EBI_IFMODE_DISABLED_gc=0x00
                 	.EQU EBI_IFMODE_3PORT_gc=0x01
                 	.EQU EBI_IFMODE_4PORT_gc=0x02
                 	.EQU EBI_IFMODE_2PORT_gc=0x03
                 	.EQU EBI_SDCOL_8BIT_gc=0x00
                 	.EQU EBI_SDCOL_9BIT_gc=0x01
                 	.EQU EBI_SDCOL_10BIT_gc=0x02
                 	.EQU EBI_SDCOL_11BIT_gc=0x03
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIO0=0x00
                 	.EQU GPIO1=0x01
                 	.EQU GPIO2=0x02
                 	.EQU GPIO3=0x03
                 	.EQU GPIO4=0x04
                 	.EQU GPIO5=0x05
                 	.EQU GPIO6=0x06
                 	.EQU GPIO7=0x07
                 	.EQU GPIO8=0x08
                 	.EQU GPIO9=0x09
                 	.EQU GPIO10=0x0A
                 	.EQU GPIO11=0x0B
                 	.EQU GPIO12=0x0C
                 	.EQU GPIO13=0x0D
                 	.EQU GPIO14=0x0E
                 	.EQU GPIO15=0x0F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x2000
                 	.EQU __SRAM_END=0x3FFF
                 	.EQU __DSTACK_SIZE=0x0800
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _CaseAddressIndex=R2
                 	.DEF _timer_interrupt_enable=R4
                 	.DEF _timer_interrupt_disable=R6
                 	.DEF _set_delay_7us=R8
                 	.DEF _set_delay_10ms=R10
                 	.DEF _StackPointer=R13
                 	.DEF _GlcdPage=R12
                 
                 ;GPIO0-GPIO15 INITIALIZATION VALUES
                 	.EQU __GPIO0_INIT=0x00
                 	.EQU __GPIO1_INIT=0x00
                 	.EQU __GPIO2_INIT=0x00
                 	.EQU __GPIO3_INIT=0x00
                 	.EQU __GPIO4_INIT=0x00
                 	.EQU __GPIO5_INIT=0x00
                 	.EQU __GPIO6_INIT=0x00
                 	.EQU __GPIO7_INIT=0x00
                 	.EQU __GPIO8_INIT=0x00
                 	.EQU __GPIO9_INIT=0x00
                 	.EQU __GPIO10_INIT=0x00
                 	.EQU __GPIO11_INIT=0x00
                 	.EQU __GPIO12_INIT=0x00
                 	.EQU __GPIO13_INIT=0x00
                 	.EQU __GPIO14_INIT=0x00
                 	.EQU __GPIO15_INIT=0x00
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION VALUES
                 	.EQU __R2_INIT=0x00
                 	.EQU __R3_INIT=0x00
                 	.EQU __R4_INIT=0x00
                 	.EQU __R5_INIT=0x00
                 	.EQU __R6_INIT=0x00
                 	.EQU __R7_INIT=0x00
                 	.EQU __R8_INIT=0x00
                 	.EQU __R9_INIT=0x00
                 	.EQU __R10_INIT=0x00
                 	.EQU __R11_INIT=0x00
                 	.EQU __R12_INIT=0x00
                 	.EQU __R13_INIT=0xFF
                 	.EQU __R14_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 041f 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0a41 	JMP  _tcc0_overflow_isr
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0a9f 	JMP  _tcc1_overflow_isr
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
000046 940c 0000 	JMP  0x00
000048 940c 0000 	JMP  0x00
00004a 940c 0000 	JMP  0x00
00004c 940c 0000 	JMP  0x00
00004e 940c 0000 	JMP  0x00
000050 940c 0000 	JMP  0x00
000052 940c 0000 	JMP  0x00
000054 940c 0000 	JMP  0x00
000056 940c 0000 	JMP  0x00
000058 940c 0000 	JMP  0x00
00005a 940c 0000 	JMP  0x00
00005c 940c 0000 	JMP  0x00
00005e 940c 0000 	JMP  0x00
000060 940c 0000 	JMP  0x00
000062 940c 0000 	JMP  0x00
000064 940c 0000 	JMP  0x00
000066 940c 0000 	JMP  0x00
000068 940c 0000 	JMP  0x00
00006a 940c 0000 	JMP  0x00
00006c 940c 0000 	JMP  0x00
00006e 940c 0000 	JMP  0x00
000070 940c 0000 	JMP  0x00
000072 940c 0000 	JMP  0x00
000074 940c 0000 	JMP  0x00
000076 940c 0000 	JMP  0x00
000078 940c 0000 	JMP  0x00
00007a 940c 0000 	JMP  0x00
00007c 940c 0000 	JMP  0x00
00007e 940c 0000 	JMP  0x00
000080 940c 0000 	JMP  0x00
000082 940c 0000 	JMP  0x00
000084 940c 0000 	JMP  0x00
000086 940c 0000 	JMP  0x00
000088 940c 0000 	JMP  0x00
00008a 940c 0000 	JMP  0x00
00008c 940c 0000 	JMP  0x00
00008e 940c 0000 	JMP  0x00
000090 940c 0000 	JMP  0x00
000092 940c 0000 	JMP  0x00
000094 940c 0000 	JMP  0x00
000096 940c 0000 	JMP  0x00
000098 940c 0000 	JMP  0x00
00009a 940c 0000 	JMP  0x00
00009c 940c 0000 	JMP  0x00
00009e 940c 0000 	JMP  0x00
0000a0 940c 0000 	JMP  0x00
0000a2 940c 0000 	JMP  0x00
0000a4 940c 0000 	JMP  0x00
0000a6 940c 0000 	JMP  0x00
0000a8 940c 0000 	JMP  0x00
0000aa 940c 0000 	JMP  0x00
0000ac 940c 0000 	JMP  0x00
0000ae 940c 0000 	JMP  0x00
0000b0 940c 0000 	JMP  0x00
0000b2 940c 0000 	JMP  0x00
0000b4 940c 0000 	JMP  0x00
0000b6 940c 0000 	JMP  0x00
0000b8 940c 0000 	JMP  0x00
0000ba 940c 0000 	JMP  0x00
0000bc 940c 0000 	JMP  0x00
0000be 940c 0000 	JMP  0x00
0000c0 940c 0000 	JMP  0x00
0000c2 940c 0000 	JMP  0x00
0000c4 940c 0000 	JMP  0x00
0000c6 940c 0000 	JMP  0x00
0000c8 940c 0000 	JMP  0x00
0000ca 940c 0000 	JMP  0x00
0000cc 940c 0000 	JMP  0x00
0000ce 940c 0000 	JMP  0x00
0000d0 940c 0000 	JMP  0x00
0000d2 940c 0000 	JMP  0x00
0000d4 940c 0000 	JMP  0x00
0000d6 940c 0000 	JMP  0x00
0000d8 940c 0000 	JMP  0x00
0000da 940c 0000 	JMP  0x00
0000dc 940c 0000 	JMP  0x00
0000de 940c 0000 	JMP  0x00
0000e0 940c 0000 	JMP  0x00
0000e2 940c 0000 	JMP  0x00
0000e4 940c 0000 	JMP  0x00
0000e6 940c 0000 	JMP  0x00
0000e8 940c 0000 	JMP  0x00
0000ea 940c 0000 	JMP  0x00
0000ec 940c 0000 	JMP  0x00
0000ee 940c 0000 	JMP  0x00
0000f0 940c 0000 	JMP  0x00
0000f2 940c 0000 	JMP  0x00
0000f4 940c 0000 	JMP  0x00
0000f6 940c 0000 	JMP  0x00
0000f8 940c 0000 	JMP  0x00
                 
                 _glcd_font:
0000fa 0000
0000fb 0000
0000fc 0000
0000fd 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0000fe 005f
0000ff 0000
000100 0000
000101 005f      	.DB  0x5F,0x0,0x0,0x0,0x0,0x0,0x5F,0x0
000102 0000
000103 7f14
000104 7f14
000105 0014      	.DB  0x0,0x0,0x14,0x7F,0x14,0x7F,0x14,0x0
000106 2a24
000107 2a7f
000108 0012
000109 1323      	.DB  0x24,0x2A,0x7F,0x2A,0x12,0x0,0x23,0x13
00010a 6408
00010b 0062
00010c 4936
00010d 2255      	.DB  0x8,0x64,0x62,0x0,0x36,0x49,0x55,0x22
00010e 0050
00010f 0500
000110 0003
000111 0000      	.DB  0x50,0x0,0x0,0x5,0x3,0x0,0x0,0x0
000112 1c00
000113 4122
000114 0000
000115 4100      	.DB  0x0,0x1C,0x22,0x41,0x0,0x0,0x0,0x41
000116 1c22
000117 0000
000118 2a08
000119 2a1c      	.DB  0x22,0x1C,0x0,0x0,0x8,0x2A,0x1C,0x2A
00011a 0008
00011b 0808
00011c 083e
00011d 0008      	.DB  0x8,0x0,0x8,0x8,0x3E,0x8,0x8,0x0
00011e 5000
00011f 0030
000120 0000
000121 0808      	.DB  0x0,0x50,0x30,0x0,0x0,0x0,0x8,0x8
000122 0808
000123 0008
000124 3000
000125 0030      	.DB  0x8,0x8,0x8,0x0,0x0,0x30,0x30,0x0
000126 0000
000127 1020
000128 0408
000129 0002      	.DB  0x0,0x0,0x20,0x10,0x8,0x4,0x2,0x0
00012a 513e
00012b 4549
00012c 003e
00012d 4200      	.DB  0x3E,0x51,0x49,0x45,0x3E,0x0,0x0,0x42
00012e 407f
00012f 0000
000130 6142
000131 4951      	.DB  0x7F,0x40,0x0,0x0,0x42,0x61,0x51,0x49
000132 0046
000133 4121
000134 4b45
000135 0031      	.DB  0x46,0x0,0x21,0x41,0x45,0x4B,0x31,0x0
000136 1418
000137 7f12
000138 0010
000139 4527      	.DB  0x18,0x14,0x12,0x7F,0x10,0x0,0x27,0x45
00013a 4545
00013b 0039
00013c 4a3c
00013d 4949      	.DB  0x45,0x45,0x39,0x0,0x3C,0x4A,0x49,0x49
00013e 0030
00013f 7101
000140 0509
000141 0003      	.DB  0x30,0x0,0x1,0x71,0x9,0x5,0x3,0x0
000142 4936
000143 4949
000144 0036
000145 4906      	.DB  0x36,0x49,0x49,0x49,0x36,0x0,0x6,0x49
000146 2949
000147 001e
000148 3600
000149 0036      	.DB  0x49,0x29,0x1E,0x0,0x0,0x36,0x36,0x0
00014a 0000
00014b 5600
00014c 0036
00014d 0000      	.DB  0x0,0x0,0x0,0x56,0x36,0x0,0x0,0x0
00014e 0800
00014f 2214
000150 0041
000151 1414      	.DB  0x0,0x8,0x14,0x22,0x41,0x0,0x14,0x14
000152 1414
000153 0014
000154 2241
000155 0814      	.DB  0x14,0x14,0x14,0x0,0x41,0x22,0x14,0x8
000156 0000
000157 0102
000158 0951
000159 0006      	.DB  0x0,0x0,0x2,0x1,0x51,0x9,0x6,0x0
00015a 4932
00015b 4179
00015c 003e
00015d 117e      	.DB  0x32,0x49,0x79,0x41,0x3E,0x0,0x7E,0x11
00015e 1111
00015f 007e
000160 497f
000161 4949      	.DB  0x11,0x11,0x7E,0x0,0x7F,0x49,0x49,0x49
000162 0036
000163 413e
000164 4141
000165 0022      	.DB  0x36,0x0,0x3E,0x41,0x41,0x41,0x22,0x0
000166 417f
000167 2241
000168 001c
000169 497f      	.DB  0x7F,0x41,0x41,0x22,0x1C,0x0,0x7F,0x49
00016a 4949
00016b 0041
00016c 097f
00016d 0109      	.DB  0x49,0x49,0x41,0x0,0x7F,0x9,0x9,0x1
00016e 0001
00016f 413e
000170 5141
000171 0032      	.DB  0x1,0x0,0x3E,0x41,0x41,0x51,0x32,0x0
000172 087f
000173 0808
000174 007f
000175 4100      	.DB  0x7F,0x8,0x8,0x8,0x7F,0x0,0x0,0x41
000176 417f
000177 0000
000178 4020
000179 3f41      	.DB  0x7F,0x41,0x0,0x0,0x20,0x40,0x41,0x3F
00017a 0001
00017b 087f
00017c 2214
00017d 0041      	.DB  0x1,0x0,0x7F,0x8,0x14,0x22,0x41,0x0
00017e 407f
00017f 4040
000180 0040
000181 027f      	.DB  0x7F,0x40,0x40,0x40,0x40,0x0,0x7F,0x2
000182 0204
000183 007f
000184 047f
000185 1008      	.DB  0x4,0x2,0x7F,0x0,0x7F,0x4,0x8,0x10
000186 007f
000187 413e
000188 4141
000189 003e      	.DB  0x7F,0x0,0x3E,0x41,0x41,0x41,0x3E,0x0
00018a 097f
00018b 0909
00018c 0006
00018d 413e      	.DB  0x7F,0x9,0x9,0x9,0x6,0x0,0x3E,0x41
00018e 2151
00018f 005e
000190 097f
000191 2919      	.DB  0x51,0x21,0x5E,0x0,0x7F,0x9,0x19,0x29
000192 0046
000193 4946
000194 4949
000195 0031      	.DB  0x46,0x0,0x46,0x49,0x49,0x49,0x31,0x0
000196 0101
000197 017f
000198 0001
000199 403f      	.DB  0x1,0x1,0x7F,0x1,0x1,0x0,0x3F,0x40
00019a 4040
00019b 003f
00019c 201f
00019d 2040      	.DB  0x40,0x40,0x3F,0x0,0x1F,0x20,0x40,0x20
00019e 001f
00019f 207f
0001a0 2018
0001a1 007f      	.DB  0x1F,0x0,0x7F,0x20,0x18,0x20,0x7F,0x0
0001a2 1463
0001a3 1408
0001a4 0063
0001a5 0403      	.DB  0x63,0x14,0x8,0x14,0x63,0x0,0x3,0x4
0001a6 0478
0001a7 0003
0001a8 5161
0001a9 4549      	.DB  0x78,0x4,0x3,0x0,0x61,0x51,0x49,0x45
0001aa 0043
0001ab 0000
0001ac 417f
0001ad 0041      	.DB  0x43,0x0,0x0,0x0,0x7F,0x41,0x41,0x0
0001ae 0402
0001af 1008
0001b0 0020
0001b1 4141      	.DB  0x2,0x4,0x8,0x10,0x20,0x0,0x41,0x41
0001b2 007f
0001b3 0000
0001b4 0204
0001b5 0201      	.DB  0x7F,0x0,0x0,0x0,0x4,0x2,0x1,0x2
0001b6 0004
0001b7 4040
0001b8 4040
0001b9 0040      	.DB  0x4,0x0,0x40,0x40,0x40,0x40,0x40,0x0
0001ba 0100
0001bb 0402
0001bc 0000
0001bd 5420      	.DB  0x0,0x1,0x2,0x4,0x0,0x0,0x20,0x54
0001be 5454
0001bf 0078
0001c0 487f
0001c1 4444      	.DB  0x54,0x54,0x78,0x0,0x7F,0x48,0x44,0x44
0001c2 0038
0001c3 4438
0001c4 4444
0001c5 0020      	.DB  0x38,0x0,0x38,0x44,0x44,0x44,0x20,0x0
0001c6 4438
0001c7 4844
0001c8 007f
0001c9 5438      	.DB  0x38,0x44,0x44,0x48,0x7F,0x0,0x38,0x54
0001ca 5454
0001cb 0018
0001cc 7e08
0001cd 0109      	.DB  0x54,0x54,0x18,0x0,0x8,0x7E,0x9,0x1
0001ce 0002
0001cf 1408
0001d0 5454
0001d1 003c      	.DB  0x2,0x0,0x8,0x14,0x54,0x54,0x3C,0x0
0001d2 087f
0001d3 0404
0001d4 0078
0001d5 4400      	.DB  0x7F,0x8,0x4,0x4,0x78,0x0,0x0,0x44
0001d6 407d
0001d7 0000
0001d8 4020
0001d9 3d44      	.DB  0x7D,0x40,0x0,0x0,0x20,0x40,0x44,0x3D
0001da 0000
0001db 7f00
0001dc 2810
0001dd 0044      	.DB  0x0,0x0,0x0,0x7F,0x10,0x28,0x44,0x0
0001de 4100
0001df 407f
0001e0 0000
0001e1 047c      	.DB  0x0,0x41,0x7F,0x40,0x0,0x0,0x7C,0x4
0001e2 0418
0001e3 0078
0001e4 087c
0001e5 0404      	.DB  0x18,0x4,0x78,0x0,0x7C,0x8,0x4,0x4
0001e6 0078
0001e7 4438
0001e8 4444
0001e9 0038      	.DB  0x78,0x0,0x38,0x44,0x44,0x44,0x38,0x0
0001ea 147c
0001eb 1414
0001ec 0008
0001ed 1408      	.DB  0x7C,0x14,0x14,0x14,0x8,0x0,0x8,0x14
0001ee 1814
0001ef 007c
0001f0 087c
0001f1 0404      	.DB  0x14,0x18,0x7C,0x0,0x7C,0x8,0x4,0x4
0001f2 0008
0001f3 5448
0001f4 5454
0001f5 0020      	.DB  0x8,0x0,0x48,0x54,0x54,0x54,0x20,0x0
0001f6 3f04
0001f7 4044
0001f8 0020
0001f9 403c      	.DB  0x4,0x3F,0x44,0x40,0x20,0x0,0x3C,0x40
0001fa 2040
0001fb 007c
0001fc 201c
0001fd 2040      	.DB  0x40,0x20,0x7C,0x0,0x1C,0x20,0x40,0x20
0001fe 001c
0001ff 403c
000200 4030
000201 003c      	.DB  0x1C,0x0,0x3C,0x40,0x30,0x40,0x3C,0x0
000202 2844
000203 2810
000204 0044
000205 500c      	.DB  0x44,0x28,0x10,0x28,0x44,0x0,0xC,0x50
000206 5050
000207 003c
000208 6444
000209 4c54      	.DB  0x50,0x50,0x3C,0x0,0x44,0x64,0x54,0x4C
00020a 0044      	.DB  0x44,0x0
                 _picture:
00020b 0000
00020c 0000
00020d 0000
00020e 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00020f 0000
000210 f8c0
000211 ffff
000212 ffff      	.DB  0x0,0x0,0xC0,0xF8,0xFF,0xFF,0xFF,0xFF
000213 ffff
000214 c0f8
000215 0000
000216 0000      	.DB  0xFF,0xFF,0xF8,0xC0,0x0,0x0,0x0,0x0
000217 0000
000218 0000
000219 0000
00021a 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00021b 0000
00021c 0000
00021d 0000
00021e 8000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x80
00021f e0c0
000220 f8f0
000221 fefc
000222 3f7f      	.DB  0xC0,0xE0,0xF0,0xF8,0xFC,0xFE,0x7F,0x3F
000223 8f1f
000224 df8f
000225 ffff
000226 fcfe      	.DB  0x1F,0x8F,0x8F,0xDF,0xFF,0xFF,0xFE,0xFC
000227 f0f8
000228 e0e0
000229 e0e0
00022a c0e0      	.DB  0xF8,0xF0,0xE0,0xE0,0xE0,0xE0,0xE0,0xC0
00022b c0c0
00022c e0c0
00022d f0e0
00022e f0f0      	.DB  0xC0,0xC0,0xC0,0xE0,0xE0,0xF0,0xF0,0xF0
00022f f8f8
000230 f8f8
000231 f8f8
000232 f0f8      	.DB  0xF8,0xF8,0xF8,0xF8,0xF8,0xF8,0xF8,0xF0
000233 f0f0
000234 fcf8
000235 fefe
000236 fcfe      	.DB  0xF0,0xF0,0xF8,0xFC,0xFE,0xFE,0xFE,0xFC
000237 f8f8
000238 f8f8
000239 f8f8
00023a f0f8      	.DB  0xF8,0xF8,0xF8,0xF8,0xF8,0xF8,0xF8,0xF0
00023b f0f0
00023c c0e0
00023d 80c0
00023e 0000      	.DB  0xF0,0xF0,0xE0,0xC0,0xC0,0x80,0x0,0x0
00023f 0000
000240 0000
000241 0000
000242 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000243 0000
000244 0000
000245 f8c0
000246 fefc      	.DB  0x0,0x0,0x0,0x0,0xC0,0xF8,0xFC,0xFE
000247 fcfe
000248 c0f8
000249 0000
00024a 0000      	.DB  0xFE,0xFC,0xF8,0xC0,0x0,0x0,0x0,0x0
00024b f0f0
00024c f8f8
00024d fcf8
00024e fcfc      	.DB  0xF0,0xF0,0xF8,0xF8,0xF8,0xFC,0xFC,0xFC
00024f befe
000250 bfbf
000251 1f1f
000252 0303      	.DB  0xFE,0xBE,0xBF,0xBF,0x1F,0x1F,0x3,0x3
000253 1f1f
000254 bfbf
000255 febe
000256 fcfc      	.DB  0x1F,0x1F,0xBF,0xBF,0xBE,0xFE,0xFC,0xFC
000257 f8fc
000258 f8f8
000259 fcf8
00025a fefc      	.DB  0xFC,0xF8,0xF8,0xF8,0xF8,0xFC,0xFC,0xFE
00025b 3e3e
00025c 1f1f
00025d 1f1f
00025e 1f1f      	.DB  0x3E,0x3E,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F
00025f 1f1f
000260 1f1f
000261 7f3f
000262 fffe      	.DB  0x1F,0x1F,0x1F,0x1F,0x3F,0x7F,0xFE,0xFF
000263 ffff
000264 ffff
000265 ffff
000266 3f7f      	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x7F,0x3F
000267 0f1f
000268 0307
000269 0303
00026a 1f0f      	.DB  0x1F,0xF,0x7,0x3,0x3,0x3,0xF,0x1F
00026b 1f1f
00026c 0f1f
00026d 030f
00026e 0101      	.DB  0x1F,0x1F,0x1F,0xF,0xF,0x3,0x1,0x1
00026f 1c00
000270 7f3e
000271 ffff
000272 ffff      	.DB  0x0,0x1C,0x3E,0x7F,0xFF,0xFF,0xFF,0xFF
000273 efff
000274 8fcf
000275 070f
000276 8101      	.DB  0xFF,0xEF,0xCF,0x8F,0xF,0x7,0x1,0x81
000277 e3c1
000278 fff7
000279 ffff
00027a 7fff      	.DB  0xC1,0xE3,0xF7,0xFF,0xFF,0xFF,0xFF,0x7F
00027b 1f3f
00027c 0f07
00027d 7f3f
00027e 7e7f      	.DB  0x3F,0x1F,0x7,0xF,0x3F,0x7F,0x7F,0x7E
00027f fc7c
000280 f8f8
000281 fcf0
000282 befe      	.DB  0x7C,0xFC,0xF8,0xF8,0xF0,0xFC,0xFE,0xBE
000283 7f3e
000284 7f7f
000285 ffff
000286 ffff      	.DB  0x3E,0x7F,0x7F,0x7F,0xFF,0xFF,0xFF,0xFF
000287 fff7
000288 ffff
000289 7f7f
00028a 3e7f      	.DB  0xF7,0xFF,0xFF,0xFF,0x7F,0x7F,0x7F,0x3E
00028b 0101
00028c 0303
00028d 0703
00028e 0707      	.DB  0x1,0x1,0x3,0x3,0x3,0x7,0x7,0x7
00028f 0f0f
000290 ff7f
000291 ffff
000292 f8f8      	.DB  0xF,0xF,0x7F,0xFF,0xFF,0xFF,0xF8,0xF8
000293 fffe
000294 ffff
000295 ffff
000296 fff7      	.DB  0xFE,0xFF,0xFF,0xFF,0xFF,0xFF,0xF7,0xFF
000297 ffff
000298 ffff
000299 0103
00029a 0001      	.DB  0xFF,0xFF,0xFF,0xFF,0x3,0x1,0x1,0x0
00029b 0000
00029c 0000
00029d 0000
00029e 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00029f 0000
0002a0 0000
0002a1 0000
0002a2 0100      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x1
0002a3 0301
0002a4 0103
0002a5 0001
0002a6 0000      	.DB  0x1,0x3,0x3,0x1,0x1,0x0,0x0,0x0
0002a7 0000
0002a8 0000
0002a9 0000
0002aa 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0002ab 0000
0002ac 0000
0002ad 0000
0002ae 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0002af 0000
0002b0 0000
0002b1 0000
0002b2 0301      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x1,0x3
0002b3 0f07
0002b4 1f0f
0002b5 3f3f
0002b6 1f3f      	.DB  0x7,0xF,0xF,0x1F,0x3F,0x3F,0x3F,0x1F
0002b7 0f0f
0002b8 0307
0002b9 0001
0002ba 0000      	.DB  0xF,0xF,0x7,0x3,0x1,0x0,0x0,0x0
0002bb 0000
0002bc 0000
0002bd 0000
0002be 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0002bf 8000
0002c0 e3c1
0002c1 ffff
0002c2 ffff      	.DB  0x0,0x80,0xC1,0xE3,0xFF,0xFF,0xFF,0xFF
0002c3 00fe
0002c4 0000
0002c5 0f01
0002c6 3f1f      	.DB  0xFE,0x0,0x0,0x0,0x1,0xF,0x1F,0x3F
0002c7 3f3f
0002c8 010f
0002c9 0000
0002ca 0000      	.DB  0x3F,0x3F,0xF,0x1,0x0,0x0,0x0,0x0
0002cb 0000
0002cc 0000
0002cd e0c0
0002ce f0f0      	.DB  0x0,0x0,0x0,0x0,0xC0,0xE0,0xF0,0xF0
0002cf c0e0
0002d0 0300
0002d1 7f1f
0002d2 ffff      	.DB  0xE0,0xC0,0x0,0x3,0x1F,0x7F,0xFF,0xFF
0002d3 ffff
0002d4 c3e7
0002d5 8181
0002d6 0101      	.DB  0xFF,0xFF,0xE7,0xC3,0x81,0x81,0x1,0x1
0002d7 0101
0002d8 0101
0002d9 0000
0002da 0000      	.DB  0x1,0x1,0x1,0x1,0x0,0x0,0x0,0x0
0002db 8000
0002dc ffe1
0002dd 819f
0002de 7fc1      	.DB  0x0,0x80,0xE1,0xFF,0x9F,0x81,0xC1,0x7F
0002df 001e
0002e0 f870
0002e1 949c
0002e2 dc94      	.DB  0x1E,0x0,0x70,0xF8,0x9C,0x94,0x94,0xDC
0002e3 0058
0002e4 8180
0002e5 fff1
0002e6 808f      	.DB  0x58,0x0,0x80,0x81,0xF1,0xFF,0x8F,0x80
0002e7 0000
0002e8 f0e0
0002e9 9494
0002ea fcf4      	.DB  0x0,0x0,0xE0,0xF0,0x94,0x94,0xF4,0xFC
0002eb 0098
0002ec 1c04
0002ed c4fc
0002ee 3c60      	.DB  0x98,0x0,0x4,0x1C,0xFC,0xC4,0x60,0x3C
0002ef 040c
0002f0 0000
0002f1 0000
0002f2 0000      	.DB  0xC,0x4,0x0,0x0,0x0,0x0,0x0,0x0
0002f3 8000
0002f4 ffe1
0002f5 119f
0002f6 f931      	.DB  0x0,0x80,0xE1,0xFF,0x9F,0x11,0x31,0xF9
0002f7 86cf
0002f8 0000
0002f9 e0f0
0002fa e0e0      	.DB  0xCF,0x86,0x0,0x0,0xF0,0xE0,0xE0,0xE0
0002fb 80c0
0002fc 0080
0002fd 0000
0002fe 8000      	.DB  0xC0,0x80,0x80,0x0,0x0,0x0,0x0,0x80
0002ff cfc7
000300 8fcf
000301 f787
000302 ffff      	.DB  0xC7,0xCF,0xCF,0x8F,0x87,0xF7,0xFF,0xFF
000303 ffff
000304 00fc
000305 0000
000306 0000      	.DB  0xFF,0xFF,0xFC,0x0,0x0,0x0,0x0,0x0
000307 0000
000308 0000
000309 0000
00030a 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00030b 3e3e
00030c 7f3e
00030d ffff
00030e ffff      	.DB  0x3E,0x3E,0x3E,0x7F,0xFF,0xFF,0xFF,0xFF
00030f ffff
000310 3e7f
000311 3e3e
000312 f1fc      	.DB  0xFF,0xFF,0x7F,0x3E,0x3E,0x3E,0xFC,0xF1
000313 fffb
000314 ffff
000315 1fff
000316 1f1f      	.DB  0xFB,0xFF,0xFF,0xFF,0xFF,0x1F,0x1F,0x1F
000317 1f1f
000318 0c1f
000319 0000
00031a 0000      	.DB  0x1F,0x1F,0x1F,0xC,0x0,0x0,0x0,0x0
00031b 0000
00031c 0000
00031d 0000
00031e 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00031f 0000
000320 0000
000321 0000
000322 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000323 0000
000324 0000
000325 0000
000326 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000327 0000
000328 0000
000329 0000
00032a 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00032b 0200
00032c 0202
00032d 0203
00032e 0000      	.DB  0x0,0x2,0x2,0x2,0x3,0x2,0x0,0x0
00032f 0000
000330 0000
000331 0000
000332 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000333 0000
000334 0000
000335 0000
000336 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000337 0000
000338 0000
000339 0303
00033a 0707      	.DB  0x0,0x0,0x0,0x0,0x3,0x3,0x7,0x7
00033b ff1f
00033c ffff
00033d f8fc
00033e fff8      	.DB  0x1F,0xFF,0xFF,0xFF,0xFC,0xF8,0xF8,0xFF
00033f ffff
000340 ffff
000341 ffff
000342 3f7f      	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x7F,0x3F
000343 ff7f
000344 fcff
000345 f0f8
000346 f0f0      	.DB  0x7F,0xFF,0xFF,0xFC,0xF8,0xF0,0xF0,0xF0
000347 e0e0
000348 c0e0
000349 0000
00034a 0000      	.DB  0xE0,0xE0,0xE0,0xC0,0x0,0x0,0x0,0x0
00034b 0000
00034c 0000
00034d 0301
00034e 0707      	.DB  0x0,0x0,0x0,0x0,0x1,0x3,0x7,0x7
00034f 7937
000350 fcfc
000351 fefc
000352 ffff      	.DB  0x37,0x79,0xFC,0xFC,0xFC,0xFE,0xFF,0xFF
000353 ffff
000354 ffff
000355 ffff
000356 fcfe      	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0xFC
000357 fc7c
000358 f8f8
000359 f8f8
00035a fcfc      	.DB  0x7C,0xFC,0xF8,0xF8,0xF8,0xF8,0xFC,0xFC
00035b fcfc
00035c 00b8
00035d 0000
00035e 0000      	.DB  0xFC,0xFC,0xB8,0x0,0x0,0x0,0x0,0x0
00035f 0000
000360 0000
000361 0000
000362 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000363 c000
000364 e0e0
000365 c0e0
000366 0080      	.DB  0x0,0xC0,0xE0,0xE0,0xE0,0xC0,0x80,0x0
000367 0000
000368 0000
000369 0000
00036a 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00036b e0c0
00036c e0e0
00036d 00c0
00036e 0000      	.DB  0xC0,0xE0,0xE0,0xE0,0xC0,0x0,0x0,0x0
00036f 0000
000370 0000
000371 8000
000372 f8e0      	.DB  0x0,0x0,0x0,0x0,0x0,0x80,0xE0,0xF8
000373 fcfc
000374 f8fc
000375 e0e0
000376 e0e0      	.DB  0xFC,0xFC,0xFC,0xF8,0xE0,0xE0,0xE0,0xE0
000377 e0e0
000378 f0e0
000379 f0f0
00037a fcf8      	.DB  0xE0,0xE0,0xE0,0xF0,0xF0,0xF0,0xF8,0xFC
00037b fffe
00037c ffff
00037d ffff
00037e ffff      	.DB  0xFE,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
00037f 0f7f
000380 ff7f
000381 ffff
000382 feff      	.DB  0x7F,0xF,0x7F,0xFF,0xFF,0xFF,0xFF,0xFE
000383 ffff
000384 dfff
000385 878f
000386 0707      	.DB  0xFF,0xFF,0xFF,0xDF,0x8F,0x87,0x7,0x7
000387 0307
000388 0103
000389 0000
00038a 0000      	.DB  0x7,0x3,0x3,0x1,0x0,0x0,0x0,0x0
00038b 0000
00038c 0000
00038d 0000
00038e 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00038f 0000
000390 0000
000391 0100
000392 7f1f      	.DB  0x0,0x0,0x0,0x0,0x0,0x1,0x1F,0x7F
000393 7f7f
000394 1f3f
000395 0001
000396 0000      	.DB  0x7F,0x7F,0x3F,0x1F,0x1,0x0,0x0,0x0
000397 8000
000398 f9c0
000399 ffff
00039a ffff      	.DB  0x0,0x80,0xC0,0xF9,0xFF,0xFF,0xFF,0xFF
00039b dfff
00039c dfdf
00039d dfdf
00039e ffdf      	.DB  0xFF,0xDF,0xDF,0xDF,0xDF,0xDF,0xDF,0xFF
00039f ffff
0003a0 ffff
0003a1 1f1f
0003a2 1f1f      	.DB  0xFF,0xFF,0xFF,0xFF,0x1F,0x1F,0x1F,0x1F
0003a3 0f1f
0003a4 0f0f
0003a5 1f0f
0003a6 3f1f      	.DB  0x1F,0xF,0xF,0xF,0xF,0x1F,0x1F,0x3F
0003a7 fe7e
0003a8 fcfc
0003a9 f8fc
0003aa fef8      	.DB  0x7E,0xFE,0xFC,0xFC,0xFC,0xF8,0xF8,0xFE
0003ab ffff
0003ac ffff
0003ad feff
0003ae f8f8      	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0xF8,0xF8
0003af fcfc
0003b0 fefe
0003b1 1f7f
0003b2 0f1f      	.DB  0xFC,0xFC,0xFE,0xFE,0x7F,0x1F,0x1F,0xF
0003b3 8307
0003b4 8381
0003b5 8383
0003b6 c3c3      	.DB  0x7,0x83,0x81,0x83,0x83,0x83,0xC3,0xC3
0003b7 fffb
0003b8 ffff
0003b9 ffff
0003ba ffff      	.DB  0xFB,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0003bb ffff
0003bc ffff
0003bd f9ff
0003be f0f9      	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0xF9,0xF9,0xF0
0003bf 00e0
0003c0 f0e0
0003c1 fff9
0003c2 ffff      	.DB  0xE0,0x0,0xE0,0xF0,0xF9,0xFF,0xFF,0xFF
0003c3 7f7f
0003c4 3f3f
0003c5 1f1f
0003c6 060f      	.DB  0x7F,0x7F,0x3F,0x3F,0x1F,0x1F,0xF,0x6
0003c7 0000
0003c8 0000
0003c9 0000
0003ca 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0003cb 0000
0003cc 0000
0003cd 0000
0003ce 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0003cf 0000
0003d0 0000
0003d1 0000
0003d2 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0003d3 0000
0003d4 0000
0003d5 7e3c
0003d6 fefe      	.DB  0x0,0x0,0x0,0x0,0x3C,0x7E,0xFE,0xFE
0003d7 ffff
0003d8 ffff
0003d9 7f7f
0003da 3f3f      	.DB  0xFF,0xFF,0xFF,0xFF,0x7F,0x7F,0x3F,0x3F
0003db 1f3f
0003dc 071f
0003dd 0707
0003de 0707      	.DB  0x3F,0x1F,0x1F,0x7,0x7,0x7,0x7,0x7
0003df 0307
0003e0 0103
0003e1 0000
0003e2 0000      	.DB  0x7,0x3,0x3,0x1,0x0,0x0,0x0,0x0
0003e3 0000
0003e4 0000
0003e5 0000
0003e6 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0003e7 0000
0003e8 e100
0003e9 ffff
0003ea ffff      	.DB  0x0,0x0,0x0,0xE1,0xFF,0xFF,0xFF,0xFF
0003eb 7fff
0003ec 7f3e
0003ed ffff
0003ee ffff      	.DB  0xFF,0x7F,0x3E,0x7F,0xFF,0xFF,0xFF,0xFF
0003ef e1ff
0003f0 0001
0003f1 0000
0003f2 0600      	.DB  0xFF,0xE1,0x1,0x0,0x0,0x0,0x0,0x6
0003f3 1f0f
0003f4 1f1f
0003f5 3f1f
0003f6 3f3f      	.DB  0xF,0x1F,0x1F,0x1F,0x1F,0x3F,0x3F,0x3F
0003f7 ffff
0003f8 f9ff
0003f9 ffff
0003fa 7fff      	.DB  0xFF,0xFF,0xFF,0xF9,0xFF,0xFF,0xFF,0x7F
0003fb 3f3f
0003fc 1f1f
0003fd 1f1f
0003fe ffff      	.DB  0x3F,0x3F,0x1F,0x1F,0x1F,0x1F,0xFF,0xFF
0003ff ffff
000400 ffff
000401 1fff
000402 0000      	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0x1F,0x0,0x0
000403 0000
000404 0000
000405 0000
000406 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000407 0000
000408 0000
000409 0000
00040a 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
                 _tbl10_G100:
00040b 2710
00040c 03e8
00040d 0064
00040e 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00040f 0001      	.DB  0x1,0x0
                 _tbl16_G100:
000410 1000
000411 0100
000412 0010
000413 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x14A:
E:\Active Projects\DelayRemove\Tests\LibV2TestZ\xmega128a1test1\List\xt1.asm(1538): warning: .cseg .db misalignment - padding zero byte
000414 0001      	.DB  0x1
                 _0x0:
000415 7830
000416 3025
000417 5834
000418 3025      	.DB  0x30,0x78,0x25,0x30,0x34,0x58,0x25,0x30
000419 5834
E:\Active Projects\DelayRemove\Tests\LibV2TestZ\xmega128a1test1\List\xt1.asm(1541): warning: .cseg .db misalignment - padding zero byte
00041a 0000      	.DB  0x34,0x58,0x0
                 
                 __GLOBAL_INI_TBL:
00041b 0001      	.DW  0x01
00041c 286e      	.DW  _CTRLA_value
00041d 0828      	.DW  _0x14A*2
                 
                 _0xFFFFFFFF:
00041e 0000      	.DW  0
                 
                 __RESET:
00041f 94f8      	CLI
000420 27ee      	CLR  R30
000421 bfe8      	OUT  RAMPD,R30
000422 bfe9      	OUT  RAMPX,R30
000423 bfea      	OUT  RAMPY,R30
                 
                 ;MEMORY MAPPED EEPROM ACCESS IS USED
000424 91f0 01cc 	LDS  R31,NVM_CTRLB
000426 60f8      	ORI  R31,0x08
000427 93f0 01cc 	STS  NVM_CTRLB,R31
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000429 edf8      	LDI  R31,0xD8
00042a bff4      	OUT  CCP,R31
00042b 93e0 00a2 	STS  PMIC_CTRL,R30
                 
                 ;NO EXTERNAL RAM IS USED
00042d 93e0 0440 	STS  EBI_CTRL,R30
                 
                 ;DISABLE WATCHDOG
00042f 91a0 0080 	LDS  R26,WDT_CTRL
000431 7fad      	CBR  R26,2
000432 60a1      	SBR  R26,1
000433 bff4      	OUT  CCP,R31
000434 93a0 0080 	STS  WDT_CTRL,R26
                 
                 ;CLEAR SRAM
000436 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000437 e290      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000438 e0a0      	LDI  R26,LOW(__SRAM_START)
000439 e2b0      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
00043a 93ed      	ST   X+,R30
00043b 9701      	SBIW R24,1
00043c f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00043d e3e6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00043e e0f8      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00043f 9185      	LPM  R24,Z+
000440 9195      	LPM  R25,Z+
000441 9700      	SBIW R24,0
000442 f061      	BREQ __GLOBAL_INI_END
000443 91a5      	LPM  R26,Z+
000444 91b5      	LPM  R27,Z+
000445 9005      	LPM  R0,Z+
000446 9015      	LPM  R1,Z+
000447 01bf      	MOVW R22,R30
000448 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000449 9005      	LPM  R0,Z+
00044a 920d      	ST   X+,R0
00044b 9701      	SBIW R24,1
00044c f7e1      	BRNE __GLOBAL_INI_LOOP
00044d 01fb      	MOVW R30,R22
00044e cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
00044f bf8b      	OUT  RAMPZ,R24
                 
                 ;GPIO0-GPIO15 INITIALIZATION
000450 e0e0      	LDI  R30,__GPIO0_INIT
000451 b9e0      	OUT  GPIO0,R30
                 	;__GPIO1_INIT = __GPIO0_INIT
000452 b9e1      	OUT  GPIO1,R30
                 	;__GPIO2_INIT = __GPIO0_INIT
000453 b9e2      	OUT  GPIO2,R30
                 	;__GPIO3_INIT = __GPIO0_INIT
000454 b9e3      	OUT  GPIO3,R30
                 	;__GPIO4_INIT = __GPIO0_INIT
000455 b9e4      	OUT  GPIO4,R30
                 	;__GPIO5_INIT = __GPIO0_INIT
000456 b9e5      	OUT  GPIO5,R30
                 	;__GPIO6_INIT = __GPIO0_INIT
000457 b9e6      	OUT  GPIO6,R30
                 	;__GPIO7_INIT = __GPIO0_INIT
000458 b9e7      	OUT  GPIO7,R30
                 	;__GPIO8_INIT = __GPIO0_INIT
000459 b9e8      	OUT  GPIO8,R30
                 	;__GPIO9_INIT = __GPIO0_INIT
00045a b9e9      	OUT  GPIO9,R30
                 	;__GPIO10_INIT = __GPIO0_INIT
00045b b9ea      	OUT  GPIO10,R30
                 	;__GPIO11_INIT = __GPIO0_INIT
00045c b9eb      	OUT  GPIO11,R30
                 	;__GPIO12_INIT = __GPIO0_INIT
00045d b9ec      	OUT  GPIO12,R30
                 	;__GPIO13_INIT = __GPIO0_INIT
00045e b9ed      	OUT  GPIO13,R30
                 	;__GPIO14_INIT = __GPIO0_INIT
00045f b9ee      	OUT  GPIO14,R30
                 	;__GPIO15_INIT = __GPIO0_INIT
000460 b9ef      	OUT  GPIO15,R30
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 	;__R2_INIT = __GPIO0_INIT
000461 2e2e      	MOV  R2,R30
                 	;__R3_INIT = __GPIO0_INIT
000462 2e3e      	MOV  R3,R30
                 	;__R4_INIT = __GPIO0_INIT
000463 2e4e      	MOV  R4,R30
                 	;__R5_INIT = __GPIO0_INIT
000464 2e5e      	MOV  R5,R30
                 	;__R6_INIT = __GPIO0_INIT
000465 2e6e      	MOV  R6,R30
                 	;__R7_INIT = __GPIO0_INIT
000466 2e7e      	MOV  R7,R30
                 	;__R8_INIT = __GPIO0_INIT
000467 2e8e      	MOV  R8,R30
                 	;__R9_INIT = __GPIO0_INIT
000468 2e9e      	MOV  R9,R30
                 	;__R10_INIT = __GPIO0_INIT
000469 2eae      	MOV  R10,R30
                 	;__R11_INIT = __GPIO0_INIT
00046a 2ebe      	MOV  R11,R30
                 	;__R12_INIT = __GPIO0_INIT
00046b 2ece      	MOV  R12,R30
00046c efef      	LDI  R30,__R13_INIT
00046d 2ede      	MOV  R13,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00046e efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00046f bfed      	OUT  SPL,R30
000470 e3ef      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000471 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000472 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000473 e2d8      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000474 940c 0ad0 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x2800
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ; Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 8/25/2011
                 ;Author  : NeVaDa
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATxmega128A1
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 32.000000 MHz
                 ;Memory model            : Small
                 ;Data Stack size         : 2048
                 ;*****************************************************/
                 ;
                 ;// I/O Registers definitions
                 ;#include <io.h>
                 ;#include <stdio.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;
                 ;//#define Debugging
                 ;
                 ;#ifndef _ATXMEGA_DEVICE_
                 ;#include <iobits.h>
                 ;#endif
                 ;
                 ;// Global Variables
                 ;static unsigned char *glcd_data_address;
                 ;static unsigned char *glcd_rs_address;
                 ;#ifdef _ATXMEGA_DEVICE_
                 ;static unsigned char glcd_rs_bit_msk;
                 ;#else
                 ;static unsigned char glcd_rs_bit_pos;
                 ;#endif
                 ;static unsigned char *glcd_rw_address;
                 ;#ifdef _ATXMEGA_DEVICE_
                 ;static unsigned char glcd_rw_bit_msk;
                 ;#else
                 ;static unsigned char glcd_rw_bit_pos;
                 ;#endif
                 ;static unsigned char *glcd_en_address;
                 ;#ifdef _ATXMEGA_DEVICE_
                 ;static unsigned char glcd_en_bit_msk;
                 ;#else
                 ;static unsigned char glcd_en_bit_pos;
                 ;#endif
                 ;static unsigned char *glcd_cs1_address;
                 ;#ifdef _ATXMEGA_DEVICE_
                 ;static unsigned char glcd_cs1_bit_msk;
                 ;#else
                 ;static unsigned char glcd_cs1_bit_pos;
                 ;#endif
                 ;static unsigned char *glcd_cs2_address;
                 ;#ifdef _ATXMEGA_DEVICE_
                 ;static unsigned char glcd_cs2_bit_msk;
                 ;#else
                 ;static unsigned char glcd_cs2_bit_pos;
                 ;#endif
                 ;static unsigned char *glcd_rst_address;
                 ;#ifdef _ATXMEGA_DEVICE_
                 ;static unsigned char glcd_rst_bit_msk;
                 ;#else
                 ;static unsigned char glcd_rst_bit_pos;
                 ;#endif
                 ;
                 ;flash char glcd_font [91][6] =
                 ;{
                 ;    { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 },   // sp
                 ;    { 0x00, 0x00, 0x5F, 0x00, 0x00, 0x00 },   // !
                 ;    { 0x00, 0x00, 0x5F, 0x00, 0x00, 0x00 },   // "
                 ;    { 0x14, 0x7F, 0x14, 0x7F, 0x14, 0x00 },   // #
                 ;    { 0x24, 0x2A, 0x7F, 0x2A, 0x12, 0x00 },   // $
                 ;    { 0x23, 0x13, 0x08, 0x64, 0x62, 0x00 },   // %
                 ;    { 0x36, 0x49, 0x55, 0x22, 0x50, 0x00 },   // &
                 ;    { 0x00, 0x05, 0x03, 0x00, 0x00, 0x00 },   // '
                 ;    { 0x00, 0x1C, 0x22, 0x41, 0x00, 0x00 },   // (
                 ;    { 0x00, 0x41, 0x22, 0x1C, 0x00, 0x00 },   // )
                 ;    { 0x08, 0x2A, 0x1C, 0x2A, 0x08, 0x00 },   // *
                 ;    { 0x08, 0x08, 0x3E, 0x08, 0x08, 0x00 },   // +
                 ;    { 0x00, 0x50, 0x30, 0x00, 0x00, 0x00 },   // ,
                 ;    { 0x08, 0x08, 0x08, 0x08, 0x08, 0x00 },   // -
                 ;    { 0x00, 0x30, 0x30, 0x00, 0x00, 0x00 },   // .
                 ;    { 0x20, 0x10, 0x08, 0x04, 0x02, 0x00 },   // /
                 ;    { 0x3E, 0x51, 0x49, 0x45, 0x3E, 0x00 },   // 0
                 ;    { 0x00, 0x42, 0x7F, 0x40, 0x00, 0x00 },   // 1
                 ;    { 0x42, 0x61, 0x51, 0x49, 0x46, 0x00 },   // 2
                 ;    { 0x21, 0x41, 0x45, 0x4B, 0x31, 0x00 },   // 3
                 ;    { 0x18, 0x14, 0x12, 0x7F, 0x10, 0x00 },   // 4
                 ;    { 0x27, 0x45, 0x45, 0x45, 0x39, 0x00 },   // 5
                 ;    { 0x3C, 0x4A, 0x49, 0x49, 0x30, 0x00 },   // 6
                 ;    { 0x01, 0x71, 0x09, 0x05, 0x03, 0x00 },   // 7
                 ;    { 0x36, 0x49, 0x49, 0x49, 0x36, 0x00 },   // 8
                 ;    { 0x06, 0x49, 0x49, 0x29, 0x1E, 0x00 },   // 9
                 ;    { 0x00, 0x36, 0x36, 0x00, 0x00, 0x00 },   // :
                 ;    { 0x00, 0x56, 0x36, 0x00, 0x00, 0x00 },   // ;
                 ;    { 0x00, 0x08, 0x14, 0x22, 0x41, 0x00 },   // <
                 ;    { 0x14, 0x14, 0x14, 0x14, 0x14, 0x00 },   // =
                 ;    { 0x41, 0x22, 0x14, 0x08, 0x00, 0x00 },   // >
                 ;    { 0x02, 0x01, 0x51, 0x09, 0x06, 0x00 },   // ?
                 ;    { 0x32, 0x49, 0x79, 0x41, 0x3E, 0x00 },   // @
                 ;    { 0x7E, 0x11, 0x11, 0x11, 0x7E, 0x00 },   // A
                 ;    { 0x7F, 0x49, 0x49, 0x49, 0x36, 0x00 },   // B
                 ;    { 0x3E, 0x41, 0x41, 0x41, 0x22, 0x00 },   // C
                 ;    { 0x7F, 0x41, 0x41, 0x22, 0x1C, 0x00 },   // D
                 ;    { 0x7F, 0x49, 0x49, 0x49, 0x41, 0x00 },   // E
                 ;    { 0x7F, 0x09, 0x09, 0x01, 0x01, 0x00 },   // F
                 ;    { 0x3E, 0x41, 0x41, 0x51, 0x32, 0x00 },   // G
                 ;    { 0x7F, 0x08, 0x08, 0x08, 0x7F, 0x00 },   // H
                 ;    { 0x00, 0x41, 0x7F, 0x41, 0x00, 0x00 },   // I
                 ;    { 0x20, 0x40, 0x41, 0x3F, 0x01, 0x00 },   // J
                 ;    { 0x7F, 0x08, 0x14, 0x22, 0x41, 0x00 },   // K
                 ;    { 0x7F, 0x40, 0x40, 0x40, 0x40, 0x00 },   // L
                 ;    { 0x7F, 0x02, 0x04, 0x02, 0x7F, 0x00 },   // M
                 ;    { 0x7F, 0x04, 0x08, 0x10, 0x7F, 0x00 },   // N
                 ;    { 0x3E, 0x41, 0x41, 0x41, 0x3E, 0x00 },   // O
                 ;    { 0x7F, 0x09, 0x09, 0x09, 0x06, 0x00 },   // P
                 ;    { 0x3E, 0x41, 0x51, 0x21, 0x5E, 0x00 },   // Q
                 ;    { 0x7F, 0x09, 0x19, 0x29, 0x46, 0x00 },   // R
                 ;    { 0x46, 0x49, 0x49, 0x49, 0x31, 0x00 },   // S
                 ;    { 0x01, 0x01, 0x7F, 0x01, 0x01, 0x00 },   // T
                 ;    { 0x3F, 0x40, 0x40, 0x40, 0x3F, 0x00 },   // U
                 ;    { 0x1F, 0x20, 0x40, 0x20, 0x1F, 0x00 },   // V
                 ;    { 0x7F, 0x20, 0x18, 0x20, 0x7F, 0x00 },   // W
                 ;    { 0x63, 0x14, 0x08, 0x14, 0x63, 0x00 },   // X
                 ;    { 0x03, 0x04, 0x78, 0x04, 0x03, 0x00 },   // Y
                 ;    { 0x61, 0x51, 0x49, 0x45, 0x43, 0x00 },   // Z
                 ;    { 0x00, 0x00, 0x7F, 0x41, 0x41, 0x00 },   // [
                 ;    { 0x02, 0x04, 0x08, 0x10, 0x20, 0x00 },   // 55
                 ;    { 0x41, 0x41, 0x7F, 0x00, 0x00, 0x00 },   // ]
                 ;    { 0x04, 0x02, 0x01, 0x02, 0x04, 0x00 },   // ^
                 ;    { 0x40, 0x40, 0x40, 0x40, 0x40, 0x00 },   // _
                 ;    { 0x00, 0x01, 0x02, 0x04, 0x00, 0x00 },   // '
                 ;    { 0x20, 0x54, 0x54, 0x54, 0x78, 0x00 },   // a
                 ;    { 0x7F, 0x48, 0x44, 0x44, 0x38, 0x00 },   // b
                 ;    { 0x38, 0x44, 0x44, 0x44, 0x20, 0x00 },   // c
                 ;    { 0x38, 0x44, 0x44, 0x48, 0x7F, 0x00 },   // d
                 ;    { 0x38, 0x54, 0x54, 0x54, 0x18, 0x00 },   // e
                 ;    { 0x08, 0x7E, 0x09, 0x01, 0x02, 0x00 },   // f
                 ;    { 0x08, 0x14, 0x54, 0x54, 0x3C, 0x00 },   // g
                 ;    { 0x7F, 0x08, 0x04, 0x04, 0x78, 0x00 },   // h
                 ;    { 0x00, 0x44, 0x7D, 0x40, 0x00, 0x00 },   // i
                 ;    { 0x20, 0x40, 0x44, 0x3D, 0x00, 0x00 },   // j
                 ;    { 0x00, 0x7F, 0x10, 0x28, 0x44, 0x00 },   // k
                 ;    { 0x00, 0x41, 0x7F, 0x40, 0x00, 0x00 },   // l
                 ;    { 0x7C, 0x04, 0x18, 0x04, 0x78, 0x00 },   // m
                 ;    { 0x7C, 0x08, 0x04, 0x04, 0x78, 0x00 },   // n
                 ;    { 0x38, 0x44, 0x44, 0x44, 0x38, 0x00 },   // o
                 ;    { 0x7C, 0x14, 0x14, 0x14, 0x08, 0x00 },   // p
                 ;    { 0x08, 0x14, 0x14, 0x18, 0x7C, 0x00 },   // q
                 ;    { 0x7C, 0x08, 0x04, 0x04, 0x08, 0x00 },   // r
                 ;    { 0x48, 0x54, 0x54, 0x54, 0x20, 0x00 },   // s
                 ;    { 0x04, 0x3F, 0x44, 0x40, 0x20, 0x00 },   // t
                 ;    { 0x3C, 0x40, 0x40, 0x20, 0x7C, 0x00 },   // u
                 ;    { 0x1C, 0x20, 0x40, 0x20, 0x1C, 0x00 },   // v
                 ;    { 0x3C, 0x40, 0x30, 0x40, 0x3C, 0x00 },   // w
                 ;    { 0x44, 0x28, 0x10, 0x28, 0x44, 0x00 },   // x
                 ;    { 0x0C, 0x50, 0x50, 0x50, 0x3C, 0x00 },   // y
                 ;    { 0x44, 0x64, 0x54, 0x4C, 0x44, 0x00 }    // z
                 ;};
                 ;
                 ;// Bit Control
                 ;#ifdef _ATXMEGA_DEVICE_
                 ;#define set_rs  *(glcd_rs_address  + 0x01) = glcd_rs_bit_msk
                 ;#define set_rw  *(glcd_rw_address  + 0x01) = glcd_rw_bit_msk
                 ;#define set_en  *(glcd_en_address  + 0x01) = glcd_en_bit_msk
                 ;#define set_cs1 *(glcd_cs1_address + 0x01) = glcd_cs1_bit_msk
                 ;#define set_cs2 *(glcd_cs2_address + 0x01) = glcd_cs2_bit_msk
                 ;#define set_rst *(glcd_rst_address + 0x01) = glcd_rst_bit_msk
                 ;#define clr_rs  *(glcd_rs_address  + 0x02) = glcd_rs_bit_msk
                 ;#define clr_rw  *(glcd_rw_address  + 0x02) = glcd_rw_bit_msk
                 ;#define clr_en  *(glcd_en_address  + 0x02) = glcd_en_bit_msk
                 ;#define clr_cs1 *(glcd_cs1_address + 0x02) = glcd_cs1_bit_msk
                 ;#define clr_cs2 *(glcd_cs2_address + 0x02) = glcd_cs2_bit_msk
                 ;#define clr_rst *(glcd_rst_address + 0x02) = glcd_rst_bit_msk
                 ;#define tgl_rs  *(glcd_rs_address  + 0x03) = glcd_rs_bit_msk
                 ;#define tgl_rw  *(glcd_rw_address  + 0x03) = glcd_rw_bit_msk
                 ;#define tgl_en  *(glcd_en_address  + 0x03) = glcd_en_bit_msk
                 ;#define tgl_cs1 *(glcd_cs1_address + 0x03) = glcd_cs1_bit_msk
                 ;#define tgl_cs2 *(glcd_cs2_address + 0x03) = glcd_cs2_bit_msk
                 ;#define tgl_rst *(glcd_rst_address + 0x03) = glcd_rst_bit_msk
                 ;#else
                 ;#define set_rs  SETBIT(*glcd_rs_address, glcd_rs_bit_pos)
                 ;#define set_rw  SETBIT(*glcd_rw_address, glcd_rw_bit_pos)
                 ;#define set_en  SETBIT(*glcd_en_address, glcd_en_bit_pos)
                 ;#define set_cs1 SETBIT(*glcd_cs1_address,glcd_cs1_bit_pos)
                 ;#define set_cs2 SETBIT(*glcd_cs2_address,glcd_cs2_bit_pos)
                 ;#define set_rst SETBIT(*glcd_rst_address,glcd_rst_bit_pos)
                 ;#define clr_rs  CLRBIT(*glcd_rs_address, glcd_rs_bit_pos)
                 ;#define clr_rw  CLRBIT(*glcd_rw_address, glcd_rw_bit_pos)
                 ;#define clr_en  CLRBIT(*glcd_en_address, glcd_en_bit_pos)
                 ;#define clr_cs1 CLRBIT(*glcd_cs1_address,glcd_cs1_bit_pos)
                 ;#define clr_cs2 CLRBIT(*glcd_cs2_address,glcd_cs2_bit_pos)
                 ;#define clr_rst CLRBIT(*glcd_rst_address,glcd_rst_bit_pos)
                 ;#define tgl_rs  TGLBIT(*glcd_rs_address, glcd_rs_bit_pos)
                 ;#define tgl_rw  TGLBIT(*glcd_rw_address, glcd_rw_bit_pos)
                 ;#define tgl_en  TGLBIT(*glcd_en_address, glcd_en_bit_pos)
                 ;#define tgl_cs1 TGLBIT(*glcd_cs1_address,glcd_cs1_bit_pos)
                 ;#define tgl_cs2 TGLBIT(*glcd_cs2_address,glcd_cs2_bit_pos)
                 ;#define tgl_rst TGLBIT(*glcd_rst_address,glcd_rst_bit_pos)
                 ;#endif
                 ;
                 ;#define NumberOfCases 33
                 ;         unsigned int  CaseAddress[NumberOfCases];
                 ;register unsigned int  CaseAddressIndex @0x02; //R3:R2
                 ;#define  GotoAddress   CaseAddressIndex
                 ;
                 ;// External (user's) functions
                 ;void glcd_define (unsigned char *glcd_data_port_address,
                 ; 0000 00DA                   unsigned char *glcd_rs_port_address,  unsigned char glcd_rs_pin,
                 ; 0000 00DB                   unsigned char *glcd_rw_port_address,  unsigned char glcd_rw_pin,
                 ; 0000 00DC                   unsigned char *glcd_en_port_address,  unsigned char glcd_en_pin,
                 ; 0000 00DD                   unsigned char *glcd_cs1_port_address, unsigned char glcd_cs1_pin,
                 ; 0000 00DE                   unsigned char *glcd_cs2_port_address, unsigned char glcd_cs2_pin,
                 ; 0000 00DF                   unsigned char *glcd_rst_port_address, unsigned char glcd_rst_pin)
                 ; 0000 00E0 {
                 
                 	.CSEG
                 ; 0000 00E1     glcd_data_address = glcd_data_port_address;
                 ;	*glcd_data_port_address -> Y+18
                 ;	*glcd_rs_port_address -> Y+16
                 ;	glcd_rs_pin -> Y+15
                 ;	*glcd_rw_port_address -> Y+13
                 ;	glcd_rw_pin -> Y+12
                 ;	*glcd_en_port_address -> Y+10
                 ;	glcd_en_pin -> Y+9
                 ;	*glcd_cs1_port_address -> Y+7
                 ;	glcd_cs1_pin -> Y+6
                 ;	*glcd_cs2_port_address -> Y+4
                 ;	glcd_cs2_pin -> Y+3
                 ;	*glcd_rst_port_address -> Y+1
                 ;	glcd_rst_pin -> Y+0
                 ; 0000 00E2     glcd_rs_address   = glcd_rs_port_address;
                 ; 0000 00E3     glcd_rw_address   = glcd_rw_port_address;
                 ; 0000 00E4     glcd_en_address   = glcd_en_port_address;
                 ; 0000 00E5     glcd_cs1_address  = glcd_cs1_port_address;
                 ; 0000 00E6     glcd_cs2_address  = glcd_cs2_port_address;
                 ; 0000 00E7     glcd_rst_address  = glcd_rst_port_address;
                 ; 0000 00E8 #ifdef _ATXMEGA_DEVICE_
                 ; 0000 00E9     glcd_rs_bit_msk  = 0b00000001 << glcd_rs_pin;
                 ; 0000 00EA     glcd_rw_bit_msk  = 0b00000001 << glcd_rw_pin;
                 ; 0000 00EB     glcd_en_bit_msk  = 0b00000001 << glcd_en_pin;
                 ; 0000 00EC     glcd_cs1_bit_msk = 0b00000001 << glcd_cs1_pin;
                 ; 0000 00ED     glcd_cs2_bit_msk = 0b00000001 << glcd_cs2_pin;
                 ; 0000 00EE     glcd_rst_bit_msk = 0b00000001 << glcd_rst_pin;
                 ; 0000 00EF     // Set all the pins as output
                 ; 0000 00F0     *(glcd_data_address - 0x03) = 0xFF;
                 ; 0000 00F1     *(glcd_rs_address - 0x03)   = glcd_rs_bit_msk;
                 ; 0000 00F2     clr_rw;
                 ; 0000 00F3     *(glcd_rw_address - 0x03)   = glcd_rw_bit_msk;
                 ; 0000 00F4     *(glcd_en_address - 0x03)   = glcd_en_bit_msk;
                 ; 0000 00F5     *(glcd_cs1_address - 0x03)  = glcd_cs1_bit_msk;
                 ; 0000 00F6     *(glcd_cs2_address - 0x03)  = glcd_cs2_bit_msk;
                 ; 0000 00F7     *(glcd_rst_address - 0x03)  = glcd_rst_bit_msk;
                 ; 0000 00F8 #else
                 ; 0000 00F9     glcd_rs_bit_pos  = glcd_rs_pin;
                 ; 0000 00FA     glcd_rw_bit_pos  = glcd_rw_pin;
                 ; 0000 00FB     glcd_en_bit_pos  = glcd_en_pin;
                 ; 0000 00FC     glcd_cs1_bit_pos = glcd_cs1_pin;
                 ; 0000 00FD     glcd_cs2_bit_pos = glcd_cs2_pin;
                 ; 0000 00FE     glcd_rst_bit_pos = glcd_rst_pin;
                 ; 0000 00FF     // Sets the pins as output
                 ; 0000 0100     *(glcd_data_address - 1) = 0xFF;
                 ; 0000 0101     SETBIT (*(glcd_rs_address - 0x01),glcd_rs_bit_pos);
                 ; 0000 0102     SETBIT (*(glcd_rw_address - 0x01),glcd_rw_bit_pos);
                 ; 0000 0103     clr_rw;
                 ; 0000 0104     SETBIT (*(glcd_en_address - 0x01),glcd_en_bit_pos);
                 ; 0000 0105     SETBIT (*(glcd_cs1_address - 0x01),glcd_cs1_bit_pos);
                 ; 0000 0106     SETBIT (*(glcd_cs2_address - 0x01),glcd_cs2_bit_pos);
                 ; 0000 0107     SETBIT (*(glcd_rst_address - 0x01),glcd_rst_bit_pos);
                 ; 0000 0108 #endif
                 ; 0000 0109 #asm
                 ; 0000 010A     LDI        R30, LOW(_CaseAddress)
                 ; 0000 010B     LDI     R31, HIGH(_CaseAddress)
                 ; 0000 010C     ;//Save R16, R17
                 ; 0000 010D     PUSH    R16
                 ; 0000 010E     PUSH    R17
                 ; 0000 010F     ;//Load #1 case for delay function
                 ; 0000 0110     LDI     R16, LOW(DelayLabel1)
                 ; 0000 0111     LDI        R17, HIGH(DelayLabel1)
                 ; 0000 0112     ST        Z+,  R16
                 ; 0000 0113     ST        Z+,  R17
                 ; 0000 0114     ;//Load #2 case for delay function
                 ; 0000 0115     LDI     R16, LOW(DelayLabel2)
                 ; 0000 0116     LDI        R17, HIGH(DelayLabel2)
                 ; 0000 0117     ST        Z+,  R16
                 ; 0000 0118     ST        Z+,  R17
                 ; 0000 0119 
                 ; 0000 011A     LDI     R16, LOW(GlcdUnlockLockLabel1)
                 ; 0000 011B     LDI        R17, HIGH(GlcdUnlockLockLabel1)
                 ; 0000 011C     ST        Z+,  R16
                 ; 0000 011D     ST        Z+,  R17
                 ; 0000 011E 
                 ; 0000 011F     LDI     R16, LOW(GlcdUnlockLockLabel2)
                 ; 0000 0120     LDI        R17, HIGH(GlcdUnlockLockLabel2)
                 ; 0000 0121     ST        Z+,  R16
                 ; 0000 0122     ST        Z+,  R17
                 ; 0000 0123 
                 ; 0000 0124     LDI     R16, LOW(GlcdUnlockLockLabel3)
                 ; 0000 0125     LDI        R17, HIGH(GlcdUnlockLockLabel3)
                 ; 0000 0126     ST        Z+,  R16
                 ; 0000 0127     ST        Z+,  R17
                 ; 0000 0128 
                 ; 0000 0129     LDI     R16, LOW(GlcdInitLabel1)
                 ; 0000 012A     LDI        R17, HIGH(GlcdInitLabel1)
                 ; 0000 012B     ST        Z+,  R16
                 ; 0000 012C     ST        Z+,  R17
                 ; 0000 012D 
                 ; 0000 012E     LDI     R16, LOW(GlcdInitLabel2)
                 ; 0000 012F     LDI        R17, HIGH(GlcdInitLabel2)
                 ; 0000 0130     ST        Z+,  R16
                 ; 0000 0131     ST        Z+,  R17
                 ; 0000 0132 
                 ; 0000 0133     LDI     R16, LOW(GlcdInitLabel3)
                 ; 0000 0134     LDI        R17, HIGH(GlcdInitLabel3)
                 ; 0000 0135     ST        Z+,  R16
                 ; 0000 0136     ST        Z+,  R17
                 ; 0000 0137 
                 ; 0000 0138     LDI     R16, LOW(GlcdInitLabel4)
                 ; 0000 0139     LDI        R17, HIGH(GlcdInitLabel4)
                 ; 0000 013A     ST        Z+,  R16
                 ; 0000 013B     ST        Z+,  R17
                 ; 0000 013C 
                 ; 0000 013D     LDI     R16, LOW(GlcdInitLabel5)
                 ; 0000 013E     LDI        R17, HIGH(GlcdInitLabel5)
                 ; 0000 013F     ST        Z+,  R16
                 ; 0000 0140     ST        Z+,  R17
                 ; 0000 0141 
                 ; 0000 0142     LDI     R16, LOW(GlcdInitLabel6)
                 ; 0000 0143     LDI        R17, HIGH(GlcdInitLabel6)
                 ; 0000 0144     ST        Z+,  R16
                 ; 0000 0145     ST        Z+,  R17
                 ; 0000 0146 
                 ; 0000 0147     LDI     R16, LOW(GlcdInitLabel7)
                 ; 0000 0148     LDI        R17, HIGH(GlcdInitLabel7)
                 ; 0000 0149     ST        Z+,  R16
                 ; 0000 014A     ST        Z+,  R17
                 ; 0000 014B 
                 ; 0000 014C     LDI     R16, LOW(GlcdInitLabel8)
                 ; 0000 014D     LDI        R17, HIGH(GlcdInitLabel8)
                 ; 0000 014E     ST        Z+,  R16
                 ; 0000 014F     ST        Z+,  R17
                 ; 0000 0150 
                 ; 0000 0151     LDI     R16, LOW(GlcdWriteByteLabel1)
                 ; 0000 0152     LDI        R17, HIGH(GlcdWriteByteLabel1)
                 ; 0000 0153     ST        Z+,  R16
                 ; 0000 0154     ST        Z+,  R17
                 ; 0000 0155 
                 ; 0000 0156     LDI     R16, LOW(GlcdWriteByteLabel2)
                 ; 0000 0157     LDI        R17, HIGH(GlcdWriteByteLabel2)
                 ; 0000 0158     ST        Z+,  R16
                 ; 0000 0159     ST        Z+,  R17
                 ; 0000 015A 
                 ; 0000 015B     LDI     R16, LOW(GlcdWriteByteLabel3)
                 ; 0000 015C     LDI        R17, HIGH(GlcdWriteByteLabel3)
                 ; 0000 015D     ST        Z+,  R16
                 ; 0000 015E     ST        Z+,  R17
                 ; 0000 015F 
                 ; 0000 0160     LDI     R16, LOW(GlcdWriteByteLabel4)
                 ; 0000 0161     LDI        R17, HIGH(GlcdWriteByteLabel4)
                 ; 0000 0162     ST        Z+,  R16
                 ; 0000 0163     ST        Z+,  R17
                 ; 0000 0164 
                 ; 0000 0165     LDI     R16, LOW(GlcdClearPageLabel1)
                 ; 0000 0166     LDI        R17, HIGH(GlcdClearPageLabel1)
                 ; 0000 0167     ST        Z+,  R16
                 ; 0000 0168     ST        Z+,  R17
                 ; 0000 0169 
                 ; 0000 016A     LDI     R16, LOW(GlcdClearPageLabel2)
                 ; 0000 016B     LDI        R17, HIGH(GlcdClearPageLabel2)
                 ; 0000 016C     ST        Z+,  R16
                 ; 0000 016D     ST        Z+,  R17
                 ; 0000 016E 
                 ; 0000 016F     LDI     R16, LOW(GlcdPutcharLabel1)
                 ; 0000 0170     LDI        R17, HIGH(GlcdPutcharLabel1)
                 ; 0000 0171     ST        Z+,  R16
                 ; 0000 0172     ST        Z+,  R17
                 ; 0000 0173 
                 ; 0000 0174     LDI     R16, LOW(GlcdPutcharLabel2)
                 ; 0000 0175     LDI        R17, HIGH(GlcdPutcharLabel2)
                 ; 0000 0176     ST        Z+,  R16
                 ; 0000 0177     ST        Z+,  R17
                 ; 0000 0178 
                 ; 0000 0179     LDI     R16, LOW(GlcdPutsLabel1)
                 ; 0000 017A     LDI        R17, HIGH(GlcdPutsLabel1)
                 ; 0000 017B     ST        Z+,  R16
                 ; 0000 017C     ST        Z+,  R17
                 ; 0000 017D 
                 ; 0000 017E     LDI     R16, LOW(GlcdPutsLabel2)
                 ; 0000 017F     LDI        R17, HIGH(GlcdPutsLabel2)
                 ; 0000 0180     ST        Z+,  R16
                 ; 0000 0181     ST        Z+,  R17
                 ; 0000 0182 
                 ; 0000 0183     LDI     R16, LOW(GlcdPutsCenterLabel1)
                 ; 0000 0184     LDI        R17, HIGH(GlcdPutsCenterLabel1)
                 ; 0000 0185     ST        Z+,  R16
                 ; 0000 0186     ST        Z+,  R17
                 ; 0000 0187 
                 ; 0000 0188     LDI     R16, LOW(GlcdPutsCenterLabel2)
                 ; 0000 0189     LDI        R17, HIGH(GlcdPutsCenterLabel2)
                 ; 0000 018A     ST        Z+,  R16
                 ; 0000 018B     ST        Z+,  R17
                 ; 0000 018C 
                 ; 0000 018D     LDI     R16, LOW(GlcdPutsfLabel1)
                 ; 0000 018E     LDI        R17, HIGH(GlcdPutsfLabel1)
                 ; 0000 018F     ST        Z+,  R16
                 ; 0000 0190     ST        Z+,  R17
                 ; 0000 0191 
                 ; 0000 0192     LDI     R16, LOW(GlcdPutsfLabel2)
                 ; 0000 0193     LDI        R17, HIGH(GlcdPutsfLabel2)
                 ; 0000 0194     ST        Z+,  R16
                 ; 0000 0195     ST        Z+,  R17
                 ; 0000 0196 
                 ; 0000 0197     LDI     R16, LOW(GlcdPutsfCenterLabel1)
                 ; 0000 0198     LDI        R17, HIGH(GlcdPutsfCenterLabel1)
                 ; 0000 0199     ST        Z+,  R16
                 ; 0000 019A     ST        Z+,  R17
                 ; 0000 019B 
                 ; 0000 019C     LDI     R16, LOW(GlcdPutsfCenterLabel2)
                 ; 0000 019D     LDI        R17, HIGH(GlcdPutsfCenterLabel2)
                 ; 0000 019E     ST        Z+,  R16
                 ; 0000 019F     ST        Z+,  R17
                 ; 0000 01A0 
                 ; 0000 01A1     LDI     R16, LOW(GlcdClearLabel1)
                 ; 0000 01A2     LDI        R17, HIGH(GlcdClearLabel1)
                 ; 0000 01A3     ST        Z+,  R16
                 ; 0000 01A4     ST        Z+,  R17
                 ; 0000 01A5 
                 ; 0000 01A6     LDI     R16, LOW(GlcdClearLabel2)
                 ; 0000 01A7     LDI        R17, HIGH(GlcdClearLabel2)
                 ; 0000 01A8     ST        Z+,  R16
                 ; 0000 01A9     ST        Z+,  R17
                 ; 0000 01AA 
                 ; 0000 01AB     LDI     R16, LOW(GlcdPutbmpLabel1)
                 ; 0000 01AC     LDI        R17, HIGH(GlcdPutbmpLabel1)
                 ; 0000 01AD     ST        Z+,  R16
                 ; 0000 01AE     ST        Z+,  R17
                 ; 0000 01AF 
                 ; 0000 01B0     LDI     R16, LOW(GlcdPutbmpLabel2)
                 ; 0000 01B1     LDI        R17, HIGH(GlcdPutbmpLabel2)
                 ; 0000 01B2     ST        Z+,  R16
                 ; 0000 01B3     ST        Z+,  R17
                 ; 0000 01B4 
                 ; 0000 01B5     POP        R17
                 ; 0000 01B6     POP        R16
                 ; 0000 01B7 #endasm
                 ; 0000 01B8 }
                 ;
                 ;// Timer function pointers
                 ;void (*timer_interrupt_enable) (void);
                 ;
                 ;void (*timer_interrupt_disable) (void);
                 ;
                 ;void (*set_delay_7us) (void);
                 ;
                 ;void (*set_delay_10ms) (void);
                 ;
                 ;#define StackSize     10
                 ;enum cases
                 ;{
                 ;    DelayCase1 = 0,
                 ;    DelayCase2,
                 ;    GlcdUnlockLockCase1,
                 ;    GlcdUnlockLockCase2,
                 ;    GlcdUnlockLockCase3,
                 ;    GlcdInitCase1,
                 ;    GlcdInitCase2,
                 ;    GlcdInitCase3,
                 ;    GlcdInitCase4,
                 ;    GlcdInitCase5,
                 ;    GlcdInitCase6,
                 ;    GlcdInitCase7,
                 ;    GlcdInitCase8,
                 ;    GlcdWriteByteCase1,
                 ;    GlcdWriteByteCase2,
                 ;    GlcdWriteByteCase3,
                 ;    GlcdWriteByteCase4,
                 ;    GlcdClearPageCase1,
                 ;    GlcdClearPageCase2,
                 ;    GlcdPutcharCase1,
                 ;    GlcdPutcharCase2,
                 ;    GlcdPutsCase1,
                 ;    GlcdPutsCase2,
                 ;    GlcdPutsCenterCase1,
                 ;    GlcdPutsCenterCase2,
                 ;    GlcdPutsfCase1,
                 ;    GlcdPutsfCase2,
                 ;    GlcdPutsfCenterCase1,
                 ;    GlcdPutsfCenterCase2,
                 ;    GlcdClearCase1,
                 ;    GlcdClearCase2,
                 ;    GlcdPutbmpCase1,
                 ;    GlcdPutbmpCase2
                 ;} CaseStack[StackSize];
                 ;unsigned char StackPointer = 0xFF;
                 ;#define GlcdBusy (~StackPointer)
                 ;
                 ;unsigned char PushCase (enum cases Case)
                 ; 0000 01EC {
                 ; 0000 01ED     if (((StackPointer + 1) < StackSize) || (StackPointer == 0xFF) )
                 ;	Case -> Y+0
                 ; 0000 01EE     {
                 ; 0000 01EF         StackPointer++;
                 ; 0000 01F0         CaseStack[StackPointer] = Case;
                 ; 0000 01F1         return 0;
                 ; 0000 01F2     }
                 ; 0000 01F3     else
                 ; 0000 01F4         return 1;
                 ; 0000 01F5 }
                 ;
                 ;unsigned char PopCase (void)
                 ; 0000 01F8 {
                 _PopCase:
                 ; 0000 01F9     if (~StackPointer)
000476 2ded      	MOV  R30,R13
000477 95e0      	COM  R30
000478 30e0      	CPI  R30,0
000479 f019      	BREQ _0x7
                 ; 0000 01FA     {
                 ; 0000 01FB         StackPointer--;
00047a 94da      	DEC  R13
                 ; 0000 01FC         return 0;
00047b e0e0      	LDI  R30,LOW(0)
00047c 9508      	RET
                 ; 0000 01FD     }
                 ; 0000 01FE     else
                 _0x7:
                 ; 0000 01FF         return 1;
00047d e0e1      	LDI  R30,LOW(1)
00047e 9508      	RET
                 ; 0000 0200 }
00047f 9508      	RET
                 ;
                 ;unsigned char strlen_char (unsigned char *str)
                 ; 0000 0203 {
                 _strlen_char:
                 ; 0000 0204     unsigned char i;
                 ; 0000 0205     for (i = 0; *str++ != 0;i++);
000480 931a      	ST   -Y,R17
                 ;	*str -> Y+1
                 ;	i -> R17
000481 e010      	LDI  R17,LOW(0)
                 _0xA:
000482 81a9      	LDD  R26,Y+1
000483 81ba      	LDD  R27,Y+1+1
000484 91ed      	LD   R30,X+
000485 83a9      	STD  Y+1,R26
000486 83ba      	STD  Y+1+1,R27
000487 30e0      	CPI  R30,0
000488 f011      	BREQ _0xB
000489 5f1f      	SUBI R17,-1
00048a cff7      	RJMP _0xA
                 _0xB:
                 ; 0000 0206     return i;
00048b 2fe1      	MOV  R30,R17
00048c 8118      	LDD  R17,Y+0
00048d 940c 07c5 	JMP  _0x206000A
                 ; 0000 0207 }
                 ;
                 ;unsigned char strlenf_char (flash unsigned char *str)
                 ; 0000 020A {
                 _strlenf_char:
                 ; 0000 020B     unsigned char i;
                 ; 0000 020C     for (i = 0; *str++ != 0;i++);
00048f 931a      	ST   -Y,R17
                 ;	*str -> Y+1
                 ;	i -> R17
000490 e010      	LDI  R17,LOW(0)
                 _0xD:
000491 81e9      	LDD  R30,Y+1
000492 81fa      	LDD  R31,Y+1+1
000493 9631      	ADIW R30,1
000494 83e9      	STD  Y+1,R30
000495 83fa      	STD  Y+1+1,R31
000496 9731      	SBIW R30,1
000497 91e4      	LPM  R30,Z
000498 30e0      	CPI  R30,0
000499 f011      	BREQ _0xE
00049a 5f1f      	SUBI R17,-1
00049b cff5      	RJMP _0xD
                 _0xE:
                 ; 0000 020D     return i;
00049c 2fe1      	MOV  R30,R17
00049d 8118      	LDD  R17,Y+0
00049e 940c 07c5 	JMP  _0x206000A
                 ; 0000 020E }
                 ;
                 ;#define IndirectGoto    do\
                 ;                        {\
                 ;                            #asm("MOV    R30, R2")\
                 ;                            #asm("MOV    R31, R3")\
                 ;                            #asm("IJMP")\
                 ;                        } while (0)
                 ;
                 ;#define GotoNextCase    if ((~StackPointer))\
                 ;                        {\
                 ;                            GotoAddress = CaseAddress[CaseStack[StackPointer]];\
                 ;                            IndirectGoto;\
                 ;                        }\
                 ;                        else\
                 ;                            return
                 ;
                 ;#define SetCurrentCase(CCase)    CaseStack[StackPointer] = CCase
                 ;
                 ;#define StackPlus(Case,Label)   do\
                 ;                                {\
                 ;                                    SetCurrentCase(Case);\
                 ;                                    StackPointer++;\
                 ;                                    goto Label;\
                 ;                                }\
                 ;                                while (0)
                 ;
                 ;#define StackMinus()            do\
                 ;                                {\
                 ;                                    PopCase();\
                 ;                                    GotoNextCase;\
                 ;                                }\
                 ;                                while (0)
                 ;
                 ;#define DebugDisplay(Pos,Char)  do\
                 ;                                {\
                 ;                                    lcd_gotoxy(0,0);\
                 ;                                    lcd_putsf("          ");\
                 ;                                    lcd_gotoxy(Pos,0);\
                 ;                                    lcd_putchar(Char);\
                 ;                                }\
                 ;                                while (0)
                 ;
                 ;unsigned char GlcdPage;
                 ;unsigned char GlcdColumn;
                 ;unsigned char GlcdDataByte;
                 ;unsigned char GlcdChar;
                 ;unsigned char *GlcdString;
                 ;flash unsigned char *GlcdFlashString;
                 ;flash unsigned char *GlcdFlashPointer;
                 ;
                 ;void glcd_timer_isr (void)
                 ; 0000 0242 {
                 _glcd_timer_isr:
                 ; 0000 0243     static unsigned char i;
                 ; 0000 0244     static unsigned int  j;
                 ; 0000 0245     if (StackPointer != 0xFF)
0004a0 efef      	LDI  R30,LOW(255)
0004a1 15ed      	CP   R30,R13
0004a2 f411      	BRNE PC+3
0004a3 940c 06f6 	JMP _0xF
                 ; 0000 0246     {
                 ; 0000 0247         if (StackPointer == 0x00)
0004a5 20dd      	TST  R13
0004a6 f459      	BRNE _0x10
                 ; 0000 0248         {
                 ; 0000 0249             GotoNextCase;
0004a7 2ded      	MOV  R30,R13
0004a8 95e0      	COM  R30
0004a9 30e0      	CPI  R30,0
0004aa f031      	BREQ _0x11
0004ab 940e 0d0a 	CALL SUBOPT_0x0
0004ad 2de2      	MOV    R30, R2
0004ae 2df3      	MOV    R31, R3
0004af 9409      	IJMP
0004b0 c001      	RJMP _0x15
                 _0x11:
0004b1 9508      	RET
                 ; 0000 024A         }
                 _0x15:
                 ; 0000 024B /////////////////////////////////////////////////////////////////////////
                 ; 0000 024C #asm
                 _0x10:
                 ; 0000 024D DelayLabel2:
                 DelayLabel2:
                 ; 0000 024E #endasm
                 ; 0000 024F DelayLabel2:
                 ; 0000 0250         (*timer_interrupt_disable)();
0004b2 01f3      	MOVW R30,R6
0004b3 9509      	ICALL
                 ; 0000 0251 #ifdef Debugging
                 ; 0000 0252         DebugDisplay(0x0,'2');
                 ; 0000 0253         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 0254 #endif
                 ; 0000 0255         StackMinus();
0004b4 940e 0d19 	CALL SUBOPT_0x1
0004b6 f031      	BREQ _0x1A
0004b7 940e 0d0a 	CALL SUBOPT_0x0
0004b9 2de2      	MOV    R30, R2
0004ba 2df3      	MOV    R31, R3
0004bb 9409      	IJMP
0004bc c001      	RJMP _0x1E
                 _0x1A:
0004bd 9508      	RET
                 _0x1E:
                 ; 0000 0256 #asm
                 ; 0000 0257 DelayLabel1:
                 DelayLabel1:
                 ; 0000 0258 #endasm
                 ; 0000 0259 DelayLabel1:
                 _0x1F:
                 ; 0000 025A #ifdef Debugging
                 ; 0000 025B         DebugDisplay(0x0,'1');
                 ; 0000 025C         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 025D #endif
                 ; 0000 025E         SetCurrentCase(DelayCase2);
0004be 940e 0d1f 	CALL SUBOPT_0x2
0004c0 e0a1      	LDI  R26,LOW(1)
0004c1 83a0      	STD  Z+0,R26
                 ; 0000 025F         (*timer_interrupt_enable)();
0004c2 01f2      	MOVW R30,R4
0004c3 9509      	ICALL
                 ; 0000 0260         return;
0004c4 9508      	RET
                 ; 0000 0261 #asm
                 ; 0000 0262 GlcdUnlockLockLabel3:
                 GlcdUnlockLockLabel3:
                 ; 0000 0263 #endasm
                 ; 0000 0264 GlcdUnlockLockLabel3:
                 ; 0000 0265 #ifdef Debugging
                 ; 0000 0266         DebugDisplay(0x1,'3');
                 ; 0000 0267         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 0268 #endif
                 ; 0000 0269         clr_en;
0004c5 940e 0d24 	CALL SUBOPT_0x3
                 ; 0000 026A         StackMinus();
0004c7 940e 0d19 	CALL SUBOPT_0x1
0004c9 f031      	BREQ _0x24
0004ca 940e 0d0a 	CALL SUBOPT_0x0
0004cc 2de2      	MOV    R30, R2
0004cd 2df3      	MOV    R31, R3
0004ce 9409      	IJMP
0004cf c001      	RJMP _0x28
                 _0x24:
0004d0 9508      	RET
                 _0x28:
                 ; 0000 026B #asm
                 ; 0000 026C GlcdUnlockLockLabel2:
                 GlcdUnlockLockLabel2:
                 ; 0000 026D #endasm
                 ; 0000 026E GlcdUnlockLockLabel2:
                 ; 0000 026F #ifdef Debugging
                 ; 0000 0270         DebugDisplay(0x1,'2');
                 ; 0000 0271         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 0272 #endif
                 ; 0000 0273         set_en;
0004d1 940e 0d2d 	CALL SUBOPT_0x4
                 ; 0000 0274         StackPlus(GlcdUnlockLockCase3,DelayLabel1);
0004d3 940e 0d1f 	CALL SUBOPT_0x2
0004d5 e0a4      	LDI  R26,LOW(4)
0004d6 83a0      	STD  Z+0,R26
0004d7 94d3      	INC  R13
0004d8 cfe5      	RJMP _0x1F
                 ; 0000 0275 #asm
                 ; 0000 0276 GlcdUnlockLockLabel1:
                 GlcdUnlockLockLabel1:
                 ; 0000 0277 #endasm
                 ; 0000 0278 GlcdUnlockLockLabel1:
                 _0x2D:
                 ; 0000 0279 #ifdef Debugging
                 ; 0000 027A         DebugDisplay(0x1,'1');
                 ; 0000 027B         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 027C #endif
                 ; 0000 027D         (*set_delay_7us)();
0004d9 01f4      	MOVW R30,R8
0004da 9509      	ICALL
                 ; 0000 027E         StackPlus(GlcdUnlockLockCase2,DelayLabel1);
0004db 940e 0d1f 	CALL SUBOPT_0x2
0004dd e0a3      	LDI  R26,LOW(3)
0004de 83a0      	STD  Z+0,R26
0004df 94d3      	INC  R13
0004e0 cfdd      	RJMP _0x1F
                 ; 0000 027F #asm
                 ; 0000 0280 GlcdInitLabel8:
                 GlcdInitLabel8:
                 ; 0000 0281 #endasm
                 ; 0000 0282 GlcdInitLabel8:
                 ; 0000 0283 #ifdef Debugging
                 ; 0000 0284         DebugDisplay(0x2,'8');
                 ; 0000 0285         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 0286 #endif
                 ; 0000 0287         StackMinus();
0004e1 940e 0d19 	CALL SUBOPT_0x1
0004e3 f031      	BREQ _0x35
0004e4 940e 0d0a 	CALL SUBOPT_0x0
0004e6 2de2      	MOV    R30, R2
0004e7 2df3      	MOV    R31, R3
0004e8 9409      	IJMP
0004e9 c001      	RJMP _0x39
                 _0x35:
0004ea 9508      	RET
                 _0x39:
                 ; 0000 0288 #asm
                 ; 0000 0289 GlcdInitLabel7:
                 GlcdInitLabel7:
                 ; 0000 028A #endasm
                 ; 0000 028B GlcdInitLabel7:
                 ; 0000 028C #ifdef Debugging
                 ; 0000 028D         DebugDisplay(0x2,'7');
                 ; 0000 028E         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 028F #endif
                 ; 0000 0290         tgl_cs1;
0004eb 940e 0d36 	CALL SUBOPT_0x5
                 ; 0000 0291         tgl_cs2;
                 ; 0000 0292         *glcd_data_address = 0x3E;
0004ed 940e 0d47 	CALL SUBOPT_0x6
0004ef e3ee      	LDI  R30,LOW(62)
0004f0 93ec      	ST   X,R30
                 ; 0000 0293         StackPlus(GlcdInitCase4,GlcdUnlockLockLabel1);
0004f1 940e 0d1f 	CALL SUBOPT_0x2
0004f3 e0a8      	LDI  R26,LOW(8)
0004f4 83a0      	STD  Z+0,R26
0004f5 94d3      	INC  R13
0004f6 cfe2      	RJMP _0x2D
                 ; 0000 0294 #asm
                 ; 0000 0295 GlcdInitLabel6:
                 GlcdInitLabel6:
                 ; 0000 0296 #endasm
                 ; 0000 0297 GlcdInitLabel6:
                 ; 0000 0298 #ifdef Debugging
                 ; 0000 0299         DebugDisplay(0x2,'6');
                 ; 0000 029A         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 029B #endif
                 ; 0000 029C         *glcd_data_address = 0x3F;
0004f7 940e 0d47 	CALL SUBOPT_0x6
0004f9 e3ef      	LDI  R30,LOW(63)
0004fa 93ec      	ST   X,R30
                 ; 0000 029D         i++;
0004fb 91e0 2869 	LDS  R30,_i_S0000005000
0004fd 5fef      	SUBI R30,-LOW(1)
0004fe 940e 0d4c 	CALL SUBOPT_0x7
                 ; 0000 029E         if (i < 2)
000500 30a2      	CPI  R26,LOW(0x2)
000501 f420      	BRSH _0x3F
                 ; 0000 029F             SetCurrentCase(GlcdInitCase7);
000502 940e 0d1f 	CALL SUBOPT_0x2
000504 e0ab      	LDI  R26,LOW(11)
000505 c003      	RJMP _0x14F
                 ; 0000 02A0         else
                 _0x3F:
                 ; 0000 02A1             SetCurrentCase(GlcdInitCase8);
000506 940e 0d1f 	CALL SUBOPT_0x2
000508 e0ac      	LDI  R26,LOW(12)
                 _0x14F:
000509 83a0      	STD  Z+0,R26
                 ; 0000 02A2         StackPointer++;
00050a 94d3      	INC  R13
                 ; 0000 02A3         #asm("JMP GlcdUnlockLockLabel1")
00050b 940c 04d9 	JMP GlcdUnlockLockLabel1
                 ; 0000 02A4 #asm
                 ; 0000 02A5 GlcdInitLabel5:
                 GlcdInitLabel5:
                 ; 0000 02A6 #endasm
                 ; 0000 02A7 GlcdInitLabel5:
                 ; 0000 02A8 #ifdef Debugging
                 ; 0000 02A9         DebugDisplay(0x2,'5');
                 ; 0000 02AA         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 02AB #endif
                 ; 0000 02AC         *glcd_data_address = 0xB8;
00050d 940e 0d47 	CALL SUBOPT_0x6
00050f ebe8      	LDI  R30,LOW(184)
000510 93ec      	ST   X,R30
                 ; 0000 02AD         StackPlus(GlcdInitCase6,GlcdUnlockLockLabel1);
000511 940e 0d1f 	CALL SUBOPT_0x2
000513 e0aa      	LDI  R26,LOW(10)
000514 83a0      	STD  Z+0,R26
000515 94d3      	INC  R13
000516 cfc2      	RJMP _0x2D
                 ; 0000 02AE #asm
                 ; 0000 02AF GlcdInitLabel4:
                 GlcdInitLabel4:
                 ; 0000 02B0 #endasm
                 ; 0000 02B1 GlcdInitLabel4:
                 ; 0000 02B2 #ifdef Debugging
                 ; 0000 02B3         DebugDisplay(0x2,'4');
                 ; 0000 02B4         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 02B5 #endif
                 ; 0000 02B6         *glcd_data_address = 0x40;
000517 940e 0d47 	CALL SUBOPT_0x6
000519 e4e0      	LDI  R30,LOW(64)
00051a 93ec      	ST   X,R30
                 ; 0000 02B7         StackPlus(GlcdInitCase5,GlcdUnlockLockLabel1);
00051b 940e 0d1f 	CALL SUBOPT_0x2
00051d e0a9      	LDI  R26,LOW(9)
00051e 83a0      	STD  Z+0,R26
00051f 94d3      	INC  R13
000520 cfb8      	RJMP _0x2D
                 ; 0000 02B8 #asm
                 ; 0000 02B9 GlcdInitLabel3:
                 GlcdInitLabel3:
                 ; 0000 02BA #endasm
                 ; 0000 02BB GlcdInitLabel3:
                 ; 0000 02BC #ifdef Debugging
                 ; 0000 02BD         DebugDisplay(0x2,'3');
                 ; 0000 02BE         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 02BF #endif
                 ; 0000 02C0         clr_rs;
000521 940e 0d51 	CALL SUBOPT_0x8
                 ; 0000 02C1         clr_cs1;
000523 940e 0d5a 	CALL SUBOPT_0x9
                 ; 0000 02C2         set_cs2;
                 ; 0000 02C3         *glcd_data_address = 0x3E;
000525 940e 0d47 	CALL SUBOPT_0x6
000527 e3ee      	LDI  R30,LOW(62)
000528 93ec      	ST   X,R30
                 ; 0000 02C4         StackPlus(GlcdInitCase4,GlcdUnlockLockLabel1);
000529 940e 0d1f 	CALL SUBOPT_0x2
00052b e0a8      	LDI  R26,LOW(8)
00052c 83a0      	STD  Z+0,R26
00052d 94d3      	INC  R13
00052e cfaa      	RJMP _0x2D
                 ; 0000 02C5 #asm
                 ; 0000 02C6 GlcdInitLabel2:
                 GlcdInitLabel2:
                 ; 0000 02C7 #endasm
                 ; 0000 02C8 GlcdInitLabel2:
                 ; 0000 02C9 #ifdef Debugging
                 ; 0000 02CA         DebugDisplay(0x2,'2');
                 ; 0000 02CB         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 02CC #endif
                 ; 0000 02CD         set_rst;
00052f 940e 0d6b 	CALL SUBOPT_0xA
                 ; 0000 02CE         StackPlus(GlcdInitCase3,DelayLabel1);
000531 940e 0d1f 	CALL SUBOPT_0x2
000533 e0a7      	LDI  R26,LOW(7)
000534 83a0      	STD  Z+0,R26
000535 94d3      	INC  R13
000536 940c 04be 	JMP  _0x1F
                 ; 0000 02CF #asm
                 ; 0000 02D0 GlcdInitLabel1:
                 GlcdInitLabel1:
                 ; 0000 02D1 #endasm
                 ; 0000 02D2 GlcdInitLabel1:
                 ; 0000 02D3         i = 0;
000538 e0e0      	LDI  R30,LOW(0)
000539 93e0 2869 	STS  _i_S0000005000,R30
                 ; 0000 02D4         clr_rst;
00053b 940e 0d74 	CALL SUBOPT_0xB
                 ; 0000 02D5         (*set_delay_10ms)();
00053d 01f5      	MOVW R30,R10
00053e 9509      	ICALL
                 ; 0000 02D6 #ifdef Debugging
                 ; 0000 02D7         DebugDisplay(0x2,'1');
                 ; 0000 02D8         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 02D9 #endif
                 ; 0000 02DA         StackPlus(GlcdInitCase2,DelayLabel1);
00053f 940e 0d1f 	CALL SUBOPT_0x2
000541 e0a6      	LDI  R26,LOW(6)
000542 83a0      	STD  Z+0,R26
000543 94d3      	INC  R13
000544 940c 04be 	JMP  _0x1F
                 ; 0000 02DB #asm
                 ; 0000 02DC GlcdWriteByteLabel4:
                 GlcdWriteByteLabel4:
                 ; 0000 02DD #endasm
                 ; 0000 02DE GlcdWriteByteLabel4:
                 ; 0000 02DF #ifdef Debugging
                 ; 0000 02E0         DebugDisplay(0x3,'4');
                 ; 0000 02E1         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 02E2 #endif
                 ; 0000 02E3         StackMinus();
000546 940e 0d19 	CALL SUBOPT_0x1
000548 f031      	BREQ _0x59
000549 940e 0d0a 	CALL SUBOPT_0x0
00054b 2de2      	MOV    R30, R2
00054c 2df3      	MOV    R31, R3
00054d 9409      	IJMP
00054e c001      	RJMP _0x5D
                 _0x59:
00054f 9508      	RET
                 _0x5D:
                 ; 0000 02E4 #asm
                 ; 0000 02E5 GlcdWriteByteLabel3:
                 GlcdWriteByteLabel3:
                 ; 0000 02E6 #endasm
                 ; 0000 02E7 GlcdWriteByteLabel3:
                 ; 0000 02E8 #ifdef Debugging
                 ; 0000 02E9         DebugDisplay(0x3,'3');
                 ; 0000 02EA         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 02EB #endif
                 ; 0000 02EC         set_rs;
000550 940e 0d7d 	CALL SUBOPT_0xC
                 ; 0000 02ED         clr_rw;
                 ; 0000 02EE         *glcd_data_address = GlcdDataByte;
000552 91e0 2861 	LDS  R30,_GlcdDataByte
000554 940e 0d47 	CALL SUBOPT_0x6
000556 93ec      	ST   X,R30
                 ; 0000 02EF         StackPlus(GlcdWriteByteCase4,GlcdUnlockLockLabel1);
000557 940e 0d1f 	CALL SUBOPT_0x2
000559 e1a0      	LDI  R26,LOW(16)
00055a 83a0      	STD  Z+0,R26
00055b 94d3      	INC  R13
00055c 940c 04d9 	JMP  _0x2D
                 ; 0000 02F0 #asm
                 ; 0000 02F1 GlcdWriteByteLabel2:
                 GlcdWriteByteLabel2:
                 ; 0000 02F2 #endasm
                 ; 0000 02F3 GlcdWriteByteLabel2:
                 ; 0000 02F4 #ifdef Debugging
                 ; 0000 02F5         DebugDisplay(0x3,'2');
                 ; 0000 02F6         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 02F7 #endif
                 ; 0000 02F8         clr_rs;
00055e 940e 0d51 	CALL SUBOPT_0x8
                 ; 0000 02F9         clr_rw;
000560 940e 0d8e 	CALL SUBOPT_0xD
                 ; 0000 02FA         *glcd_data_address = 0x40 | GlcdColumn;
000562 91e0 2860 	LDS  R30,_GlcdColumn
000564 64e0      	ORI  R30,0x40
000565 940e 0d47 	CALL SUBOPT_0x6
000567 93ec      	ST   X,R30
                 ; 0000 02FB         StackPlus(GlcdWriteByteCase3,GlcdUnlockLockLabel1);
000568 940e 0d1f 	CALL SUBOPT_0x2
00056a e0af      	LDI  R26,LOW(15)
00056b 83a0      	STD  Z+0,R26
00056c 94d3      	INC  R13
00056d 940c 04d9 	JMP  _0x2D
                 ; 0000 02FC #asm
                 ; 0000 02FD GlcdWriteByteLabel1:
                 GlcdWriteByteLabel1:
                 ; 0000 02FE #endasm
                 ; 0000 02FF GlcdWriteByteLabel1:
                 _0x66:
                 ; 0000 0300 #ifdef Debugging
                 ; 0000 0301         DebugDisplay(0x3,'1');
                 ; 0000 0302         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 0303 #endif
                 ; 0000 0304         if(GlcdColumn >= 64)
00056f 91a0 2860 	LDS  R26,_GlcdColumn
000571 34a0      	CPI  R26,LOW(0x40)
000572 f018      	BRLO _0x67
                 ; 0000 0305         {
                 ; 0000 0306             clr_cs1;
000573 940e 0d5a 	CALL SUBOPT_0x9
                 ; 0000 0307             set_cs2;
                 ; 0000 0308         }
                 ; 0000 0309         else
000575 c002      	RJMP _0x68
                 _0x67:
                 ; 0000 030A         {
                 ; 0000 030B             set_cs1;
000576 940e 0d97 	CALL SUBOPT_0xE
                 ; 0000 030C             clr_cs2;
                 ; 0000 030D         }
                 _0x68:
                 ; 0000 030E         clr_rs;
000578 940e 0d51 	CALL SUBOPT_0x8
                 ; 0000 030F         clr_rw;
00057a 940e 0d8e 	CALL SUBOPT_0xD
                 ; 0000 0310         *glcd_data_address = 0xB8 | GlcdPage;
00057c 2dec      	MOV  R30,R12
00057d 6be8      	ORI  R30,LOW(0xB8)
00057e 940e 0d47 	CALL SUBOPT_0x6
000580 93ec      	ST   X,R30
                 ; 0000 0311         StackPlus(GlcdWriteByteCase2,GlcdUnlockLockLabel1);
000581 940e 0d1f 	CALL SUBOPT_0x2
000583 e0ae      	LDI  R26,LOW(14)
000584 83a0      	STD  Z+0,R26
000585 94d3      	INC  R13
000586 940c 04d9 	JMP  _0x2D
                 ; 0000 0312 #asm
                 ; 0000 0313 GlcdClearPageLabel2:
                 GlcdClearPageLabel2:
                 ; 0000 0314 #endasm
                 ; 0000 0315 GlcdClearPageLabel2:
                 ; 0000 0316 #ifdef Debugging
                 ; 0000 0317         DebugDisplay(0x4,'2');
                 ; 0000 0318         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 0319 #endif
                 ; 0000 031A         GlcdColumn++;
000588 940e 0da8 	CALL SUBOPT_0xF
                 ; 0000 031B         if (GlcdColumn < 128)
00058a 91a0 2860 	LDS  R26,_GlcdColumn
00058c 38a0      	CPI  R26,LOW(0x80)
00058d f430      	BRSH _0x6D
                 ; 0000 031C             StackPlus(GlcdClearPageCase2,GlcdWriteByteLabel1);
00058e 940e 0d1f 	CALL SUBOPT_0x2
000590 e1a2      	LDI  R26,LOW(18)
000591 83a0      	STD  Z+0,R26
000592 94d3      	INC  R13
000593 cfdb      	RJMP _0x66
                 ; 0000 031D         else
                 _0x6D:
                 ; 0000 031E         {
                 ; 0000 031F             StackMinus();
000594 940e 0d19 	CALL SUBOPT_0x1
000596 f031      	BREQ _0x75
000597 940e 0d0a 	CALL SUBOPT_0x0
000599 2de2      	MOV    R30, R2
00059a 2df3      	MOV    R31, R3
00059b 9409      	IJMP
00059c c001      	RJMP _0x79
                 _0x75:
00059d 9508      	RET
                 _0x79:
                 ; 0000 0320         }
                 ; 0000 0321 #asm
                 ; 0000 0322 GlcdClearPageLabel1:
                 GlcdClearPageLabel1:
                 ; 0000 0323 #endasm
                 ; 0000 0324 GlcdClearPageLabel1:
                 ; 0000 0325 #ifdef Debugging
                 ; 0000 0326         DebugDisplay(0x4,'1');
                 ; 0000 0327         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 0328 #endif
                 ; 0000 0329         GlcdColumn = 0;
00059e e0e0      	LDI  R30,LOW(0)
00059f 93e0 2860 	STS  _GlcdColumn,R30
                 ; 0000 032A         GlcdDataByte = 0x00;
0005a1 93e0 2861 	STS  _GlcdDataByte,R30
                 ; 0000 032B         StackPlus(GlcdClearPageCase2,GlcdWriteByteLabel1);
0005a3 940e 0d1f 	CALL SUBOPT_0x2
0005a5 e1a2      	LDI  R26,LOW(18)
0005a6 83a0      	STD  Z+0,R26
0005a7 94d3      	INC  R13
0005a8 cfc6      	RJMP _0x66
                 ; 0000 032C #asm
                 ; 0000 032D GlcdPutcharLabel2:
                 GlcdPutcharLabel2:
                 ; 0000 032E #endasm
                 ; 0000 032F GlcdPutcharLabel2:
                 ; 0000 0330 #ifdef Debugging
                 ; 0000 0331         DebugDisplay(0x5,'2');
                 ; 0000 0332         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 0333 #endif
                 ; 0000 0334         if (++i < 6)
0005a9 91a0 2869 	LDS  R26,_i_S0000005000
0005ab 5faf      	SUBI R26,-LOW(1)
0005ac 93a0 2869 	STS  _i_S0000005000,R26
0005ae 30a6      	CPI  R26,LOW(0x6)
0005af f490      	BRSH _0x7F
                 ; 0000 0335         {
                 ; 0000 0336             GlcdDataByte = glcd_font[GlcdChar][i];
0005b0 940e 0dae 	CALL SUBOPT_0x10
0005b2 01df      	MOVW R26,R30
0005b3 940e 0db6 	CALL SUBOPT_0x11
0005b5 0fea      	ADD  R30,R26
0005b6 1ffb      	ADC  R31,R27
0005b7 9004      	LPM  R0,Z
0005b8 9200 2861 	STS  _GlcdDataByte,R0
                 ; 0000 0337             GlcdColumn++;
0005ba 940e 0da8 	CALL SUBOPT_0xF
                 ; 0000 0338             StackPlus(GlcdPutcharCase2,GlcdWriteByteLabel1);
0005bc 940e 0d1f 	CALL SUBOPT_0x2
0005be e1a4      	LDI  R26,LOW(20)
0005bf 83a0      	STD  Z+0,R26
0005c0 94d3      	INC  R13
0005c1 cfad      	RJMP _0x66
                 ; 0000 0339         }
                 ; 0000 033A         else
                 _0x7F:
                 ; 0000 033B         {
                 ; 0000 033C             StackMinus();
0005c2 940e 0d19 	CALL SUBOPT_0x1
0005c4 f031      	BREQ _0x87
0005c5 940e 0d0a 	CALL SUBOPT_0x0
0005c7 2de2      	MOV    R30, R2
0005c8 2df3      	MOV    R31, R3
0005c9 9409      	IJMP
0005ca c001      	RJMP _0x8B
                 _0x87:
0005cb 9508      	RET
                 _0x8B:
                 ; 0000 033D         }
                 ; 0000 033E #asm
                 ; 0000 033F GlcdPutcharLabel1:
                 GlcdPutcharLabel1:
                 ; 0000 0340 #endasm
                 ; 0000 0341 GlcdPutcharLabel1:
                 _0x8C:
                 ; 0000 0342 #ifdef Debugging
                 ; 0000 0343         DebugDisplay(0x5,'1');
                 ; 0000 0344         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 0345 #endif
                 ; 0000 0346         i = 0;
0005cc e0e0      	LDI  R30,LOW(0)
0005cd 93e0 2869 	STS  _i_S0000005000,R30
                 ; 0000 0347         GlcdChar -= 0x20;
0005cf 91e0 2862 	LDS  R30,_GlcdChar
0005d1 e0f0      	LDI  R31,0
0005d2 97b0      	SBIW R30,32
0005d3 93e0 2862 	STS  _GlcdChar,R30
                 ; 0000 0348         GlcdDataByte = glcd_font[GlcdChar][0];
0005d5 940e 0dae 	CALL SUBOPT_0x10
0005d7 9004      	LPM  R0,Z
0005d8 9200 2861 	STS  _GlcdDataByte,R0
                 ; 0000 0349         StackPlus(GlcdPutcharCase2,GlcdWriteByteLabel1);
0005da 940e 0d1f 	CALL SUBOPT_0x2
0005dc e1a4      	LDI  R26,LOW(20)
0005dd 83a0      	STD  Z+0,R26
0005de 94d3      	INC  R13
0005df cf8f      	RJMP _0x66
                 ; 0000 034A #asm
                 ; 0000 034B GlcdPutsLabel2:
                 GlcdPutsLabel2:
                 ; 0000 034C #endasm
                 ; 0000 034D GlcdPutsLabel2:
                 ; 0000 034E #ifdef Debugging
                 ; 0000 034F         DebugDisplay(0x6,'2');
                 ; 0000 0350         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 0351 #endif
                 ; 0000 0352         if (*GlcdString)
0005e0 940e 0dba 	CALL SUBOPT_0x12
0005e2 91ec      	LD   R30,X
0005e3 30e0      	CPI  R30,0
0005e4 f051      	BREQ _0x91
                 ; 0000 0353         {
                 ; 0000 0354             GlcdColumn++;
0005e5 940e 0da8 	CALL SUBOPT_0xF
                 ; 0000 0355             GlcdChar = *GlcdString++;
0005e7 940e 0dbf 	CALL SUBOPT_0x13
                 ; 0000 0356             StackPlus(GlcdPutsCase2,GlcdPutcharLabel1);
0005e9 940e 0d1f 	CALL SUBOPT_0x2
0005eb e1a6      	LDI  R26,LOW(22)
0005ec 83a0      	STD  Z+0,R26
0005ed 94d3      	INC  R13
0005ee cfdd      	RJMP _0x8C
                 ; 0000 0357         }
                 ; 0000 0358         else
                 _0x91:
                 ; 0000 0359         {
                 ; 0000 035A             StackMinus();
0005ef 940e 0d19 	CALL SUBOPT_0x1
0005f1 f031      	BREQ _0x99
0005f2 940e 0d0a 	CALL SUBOPT_0x0
0005f4 2de2      	MOV    R30, R2
0005f5 2df3      	MOV    R31, R3
0005f6 9409      	IJMP
0005f7 c001      	RJMP _0x9D
                 _0x99:
0005f8 9508      	RET
                 _0x9D:
                 ; 0000 035B         }
                 ; 0000 035C #asm
                 ; 0000 035D GlcdPutsLabel1:
                 GlcdPutsLabel1:
                 ; 0000 035E #endasm
                 ; 0000 035F GlcdPutsLabel1:
                 _0x9E:
                 ; 0000 0360 #ifdef Debugging
                 ; 0000 0361         DebugDisplay(0x6,'1');
                 ; 0000 0362         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 0363 #endif
                 ; 0000 0364         if (*GlcdString)
0005f9 940e 0dba 	CALL SUBOPT_0x12
0005fb 91ec      	LD   R30,X
0005fc 30e0      	CPI  R30,0
0005fd f041      	BREQ _0x9F
                 ; 0000 0365         {
                 ; 0000 0366             GlcdChar = *GlcdString++;
0005fe 940e 0dbf 	CALL SUBOPT_0x13
                 ; 0000 0367             StackPlus(GlcdPutsCase2,GlcdPutcharLabel1);
000600 940e 0d1f 	CALL SUBOPT_0x2
000602 e1a6      	LDI  R26,LOW(22)
000603 83a0      	STD  Z+0,R26
000604 94d3      	INC  R13
000605 cfc6      	RJMP _0x8C
                 ; 0000 0368         }
                 ; 0000 0369         else
                 _0x9F:
                 ; 0000 036A         {
                 ; 0000 036B             StackMinus();
000606 940e 0d19 	CALL SUBOPT_0x1
000608 f031      	BREQ _0xA7
000609 940e 0d0a 	CALL SUBOPT_0x0
00060b 2de2      	MOV    R30, R2
00060c 2df3      	MOV    R31, R3
00060d 9409      	IJMP
00060e c001      	RJMP _0xAB
                 _0xA7:
00060f 9508      	RET
                 _0xAB:
                 ; 0000 036C         }
                 ; 0000 036D #asm
                 ; 0000 036E GlcdPutsCenterLabel2:
                 GlcdPutsCenterLabel2:
                 ; 0000 036F #endasm
                 ; 0000 0370 GlcdPutsCenterLabel2:
                 ; 0000 0371 #ifdef Debugging
                 ; 0000 0372         DebugDisplay(0x7,'2');
                 ; 0000 0373         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 0374 #endif
                 ; 0000 0375         StackMinus();
000610 940e 0d19 	CALL SUBOPT_0x1
000612 f031      	BREQ _0xB0
000613 940e 0d0a 	CALL SUBOPT_0x0
000615 2de2      	MOV    R30, R2
000616 2df3      	MOV    R31, R3
000617 9409      	IJMP
000618 c001      	RJMP _0xB4
                 _0xB0:
000619 9508      	RET
                 _0xB4:
                 ; 0000 0376 #asm
                 ; 0000 0377 GlcdPutsCenterLabel1:
                 GlcdPutsCenterLabel1:
                 ; 0000 0378 #endasm
                 ; 0000 0379 GlcdPutsCenterLabel1:
                 ; 0000 037A #ifdef Debugging
                 ; 0000 037B         DebugDisplay(0x7,'1');
                 ; 0000 037C         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 037D #endif
                 ; 0000 037E         i = strlen_char(GlcdString);
00061a 91e0 2863 	LDS  R30,_GlcdString
00061c 91f0 2864 	LDS  R31,_GlcdString+1
00061e 93fa      	ST   -Y,R31
00061f 93ea      	ST   -Y,R30
000620 940e 0480 	CALL _strlen_char
000622 940e 0dc8 	CALL SUBOPT_0x14
                 ; 0000 037F         i = i * 6;
                 ; 0000 0380         i = 128 - i;
000624 940e 0dd0 	CALL SUBOPT_0x15
                 ; 0000 0381         GlcdColumn = i / 2;
000626 940e 0dd7 	CALL SUBOPT_0x16
                 ; 0000 0382         StackPlus(GlcdPutsCenterCase2,GlcdPutsLabel1);
000628 940e 0d1f 	CALL SUBOPT_0x2
00062a e1a8      	LDI  R26,LOW(24)
00062b 83a0      	STD  Z+0,R26
00062c 94d3      	INC  R13
00062d cfcb      	RJMP _0x9E
                 ; 0000 0383 #asm
                 ; 0000 0384 GlcdPutsfLabel2:
                 GlcdPutsfLabel2:
                 ; 0000 0385 #endasm
                 ; 0000 0386 GlcdPutsfLabel2:
                 ; 0000 0387 #ifdef Debugging
                 ; 0000 0388         DebugDisplay(0x8,'2');
                 ; 0000 0389         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 038A #endif
                 ; 0000 038B         if (*GlcdFlashString)
00062e 940e 0ddf 	CALL SUBOPT_0x17
000630 91e4      	LPM  R30,Z
000631 30e0      	CPI  R30,0
000632 f051      	BREQ _0xBA
                 ; 0000 038C         {
                 ; 0000 038D             GlcdColumn++;
000633 940e 0da8 	CALL SUBOPT_0xF
                 ; 0000 038E             GlcdChar = *GlcdFlashString++;
000635 940e 0de4 	CALL SUBOPT_0x18
                 ; 0000 038F             StackPlus(GlcdPutsfCase2,GlcdPutcharLabel1);
000637 940e 0d1f 	CALL SUBOPT_0x2
000639 e1aa      	LDI  R26,LOW(26)
00063a 83a0      	STD  Z+0,R26
00063b 94d3      	INC  R13
00063c cf8f      	RJMP _0x8C
                 ; 0000 0390         }
                 ; 0000 0391         else
                 _0xBA:
                 ; 0000 0392         {
                 ; 0000 0393             StackMinus();
00063d 940e 0d19 	CALL SUBOPT_0x1
00063f f031      	BREQ _0xC2
000640 940e 0d0a 	CALL SUBOPT_0x0
000642 2de2      	MOV    R30, R2
000643 2df3      	MOV    R31, R3
000644 9409      	IJMP
000645 c001      	RJMP _0xC6
                 _0xC2:
000646 9508      	RET
                 _0xC6:
                 ; 0000 0394         }
                 ; 0000 0395 #asm
                 ; 0000 0396 GlcdPutsfLabel1:
                 GlcdPutsfLabel1:
                 ; 0000 0397 #endasm
                 ; 0000 0398 GlcdPutsfLabel1:
                 _0xC7:
                 ; 0000 0399 #ifdef Debugging
                 ; 0000 039A         DebugDisplay(0x8,'1');
                 ; 0000 039B         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 039C #endif
                 ; 0000 039D         if (*GlcdFlashString)
000647 940e 0ddf 	CALL SUBOPT_0x17
000649 91e4      	LPM  R30,Z
00064a 30e0      	CPI  R30,0
00064b f049      	BREQ _0xC8
                 ; 0000 039E         {
                 ; 0000 039F             GlcdChar = *GlcdFlashString++;
00064c 940e 0de4 	CALL SUBOPT_0x18
                 ; 0000 03A0             StackPlus(GlcdPutsfCase2,GlcdPutcharLabel1);
00064e 940e 0d1f 	CALL SUBOPT_0x2
000650 e1aa      	LDI  R26,LOW(26)
000651 83a0      	STD  Z+0,R26
000652 94d3      	INC  R13
000653 940c 05cc 	JMP  _0x8C
                 ; 0000 03A1         }
                 ; 0000 03A2         else
                 _0xC8:
                 ; 0000 03A3         {
                 ; 0000 03A4             StackMinus();
000655 940e 0d19 	CALL SUBOPT_0x1
000657 f031      	BREQ _0xD0
000658 940e 0d0a 	CALL SUBOPT_0x0
00065a 2de2      	MOV    R30, R2
00065b 2df3      	MOV    R31, R3
00065c 9409      	IJMP
00065d c001      	RJMP _0xD4
                 _0xD0:
00065e 9508      	RET
                 _0xD4:
                 ; 0000 03A5         }
                 ; 0000 03A6 #asm
                 ; 0000 03A7 GlcdPutsfCenterLabel2:
                 GlcdPutsfCenterLabel2:
                 ; 0000 03A8 #endasm
                 ; 0000 03A9 GlcdPutsfCenterLabel2:
                 ; 0000 03AA #ifdef Debugging
                 ; 0000 03AB         DebugDisplay(0x9,'2');
                 ; 0000 03AC         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 03AD #endif
                 ; 0000 03AE         StackMinus();
00065f 940e 0d19 	CALL SUBOPT_0x1
000661 f031      	BREQ _0xD9
000662 940e 0d0a 	CALL SUBOPT_0x0
000664 2de2      	MOV    R30, R2
000665 2df3      	MOV    R31, R3
000666 9409      	IJMP
000667 c001      	RJMP _0xDD
                 _0xD9:
000668 9508      	RET
                 _0xDD:
                 ; 0000 03AF #asm
                 ; 0000 03B0 GlcdPutsfCenterLabel1:
                 GlcdPutsfCenterLabel1:
                 ; 0000 03B1 #endasm
                 ; 0000 03B2 GlcdPutsfCenterLabel1:
                 ; 0000 03B3 #ifdef Debugging
                 ; 0000 03B4         DebugDisplay(0x9,'1');
                 ; 0000 03B5         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 03B6 #endif
                 ; 0000 03B7         i = strlenf_char(GlcdFlashString);
000669 940e 0ddf 	CALL SUBOPT_0x17
00066b 93fa      	ST   -Y,R31
00066c 93ea      	ST   -Y,R30
00066d 940e 048f 	CALL _strlenf_char
00066f 940e 0dc8 	CALL SUBOPT_0x14
                 ; 0000 03B8         i = i * 6;
                 ; 0000 03B9         i = 128 - i;
000671 940e 0dd0 	CALL SUBOPT_0x15
                 ; 0000 03BA         GlcdColumn = i / 2;
000673 940e 0dd7 	CALL SUBOPT_0x16
                 ; 0000 03BB         StackPlus(GlcdPutsfCenterCase2,GlcdPutsfLabel1);
000675 940e 0d1f 	CALL SUBOPT_0x2
000677 e1ac      	LDI  R26,LOW(28)
000678 83a0      	STD  Z+0,R26
000679 94d3      	INC  R13
00067a cfcc      	RJMP _0xC7
                 ; 0000 03BC #asm
                 ; 0000 03BD GlcdClearLabel2:
                 GlcdClearLabel2:
                 ; 0000 03BE #endasm
                 ; 0000 03BF GlcdClearLabel2:
                 ; 0000 03C0 #ifdef Debugging
                 ; 0000 03C1         DebugDisplay(0xa,'2');
                 ; 0000 03C2         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 03C3 #endif
                 ; 0000 03C4         if (((GlcdPage == 7) && (GlcdColumn < 127)) || (GlcdPage < 7))
00067b e0e7      	LDI  R30,LOW(7)
00067c 15ec      	CP   R30,R12
00067d f421      	BRNE _0xE4
00067e 91a0 2860 	LDS  R26,_GlcdColumn
000680 37af      	CPI  R26,LOW(0x7F)
000681 f018      	BRLO _0xE6
                 _0xE4:
000682 e0e7      	LDI  R30,LOW(7)
000683 16ce      	CP   R12,R30
000684 f488      	BRSH _0xE3
                 _0xE6:
                 ; 0000 03C5         {
                 ; 0000 03C6             GlcdColumn++;
000685 940e 0da8 	CALL SUBOPT_0xF
                 ; 0000 03C7             if (GlcdColumn == 128)
000687 91a0 2860 	LDS  R26,_GlcdColumn
000689 38a0      	CPI  R26,LOW(0x80)
00068a f421      	BRNE _0xE8
                 ; 0000 03C8             {
                 ; 0000 03C9                 GlcdColumn = 0;
00068b e0e0      	LDI  R30,LOW(0)
00068c 93e0 2860 	STS  _GlcdColumn,R30
                 ; 0000 03CA                 GlcdPage++;
00068e 94c3      	INC  R12
                 ; 0000 03CB             }
                 ; 0000 03CC             StackPlus(GlcdClearCase2,GlcdWriteByteLabel1);
                 _0xE8:
00068f 940e 0d1f 	CALL SUBOPT_0x2
000691 e1ae      	LDI  R26,LOW(30)
000692 83a0      	STD  Z+0,R26
000693 94d3      	INC  R13
000694 940c 056f 	JMP  _0x66
                 ; 0000 03CD         }
                 ; 0000 03CE         else
                 _0xE3:
                 ; 0000 03CF         {
                 ; 0000 03D0             StackMinus();
000696 940e 0d19 	CALL SUBOPT_0x1
000698 f031      	BREQ _0xF0
000699 940e 0d0a 	CALL SUBOPT_0x0
00069b 2de2      	MOV    R30, R2
00069c 2df3      	MOV    R31, R3
00069d 9409      	IJMP
00069e c001      	RJMP _0xF4
                 _0xF0:
00069f 9508      	RET
                 _0xF4:
                 ; 0000 03D1         }
                 ; 0000 03D2 #asm
                 ; 0000 03D3 GlcdClearLabel1:
                 GlcdClearLabel1:
                 ; 0000 03D4 #endasm
                 ; 0000 03D5 GlcdClearLabel1:
                 ; 0000 03D6 #ifdef Debugging
                 ; 0000 03D7         DebugDisplay(0xa,'1');
                 ; 0000 03D8         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 03D9 #endif
                 ; 0000 03DA         GlcdColumn = 0;
0006a0 e0e0      	LDI  R30,LOW(0)
0006a1 93e0 2860 	STS  _GlcdColumn,R30
                 ; 0000 03DB         GlcdPage = 0;
0006a3 24cc      	CLR  R12
                 ; 0000 03DC         GlcdDataByte = 0x00;
0006a4 93e0 2861 	STS  _GlcdDataByte,R30
                 ; 0000 03DD         StackPlus(GlcdClearCase2,GlcdWriteByteLabel1);
0006a6 940e 0d1f 	CALL SUBOPT_0x2
0006a8 e1ae      	LDI  R26,LOW(30)
0006a9 83a0      	STD  Z+0,R26
0006aa 94d3      	INC  R13
0006ab 940c 056f 	JMP  _0x66
                 ; 0000 03DE #asm
                 ; 0000 03DF GlcdPutbmpLabel2:
                 GlcdPutbmpLabel2:
                 ; 0000 03E0 #endasm
                 ; 0000 03E1 GlcdPutbmpLabel2:
                 ; 0000 03E2 #ifdef Debugging
                 ; 0000 03E3         DebugDisplay(0xb,'2');
                 ; 0000 03E4         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 03E5 #endif
                 ; 0000 03E6         if (++j < 1024)
0006ad 91a0 286a 	LDS  R26,_j_S0000005000
0006af 91b0 286b 	LDS  R27,_j_S0000005000+1
0006b1 9611      	ADIW R26,1
0006b2 93a0 286a 	STS  _j_S0000005000,R26
0006b4 93b0 286b 	STS  _j_S0000005000+1,R27
0006b6 30a0      	CPI  R26,LOW(0x400)
0006b7 e0e4      	LDI  R30,HIGH(0x400)
0006b8 07be      	CPC  R27,R30
0006b9 f4e0      	BRSH _0xFA
                 ; 0000 03E7         {
                 ; 0000 03E8             GlcdColumn = ((unsigned char)(j)) & 0x7F;
0006ba 91e0 286a 	LDS  R30,_j_S0000005000
0006bc 77ef      	ANDI R30,0x7F
0006bd 93e0 2860 	STS  _GlcdColumn,R30
                 ; 0000 03E9             GlcdPage = ((unsigned char)(j >> 7));
0006bf e0e7      	LDI  R30,LOW(7)
0006c0 940e 0e66 	CALL __LSRW12
0006c2 2ece      	MOV  R12,R30
                 ; 0000 03EA             GlcdDataByte = *(++GlcdFlashPointer);
0006c3 91e0 2867 	LDS  R30,_GlcdFlashPointer
0006c5 91f0 2868 	LDS  R31,_GlcdFlashPointer+1
0006c7 9631      	ADIW R30,1
0006c8 93e0 2867 	STS  _GlcdFlashPointer,R30
0006ca 93f0 2868 	STS  _GlcdFlashPointer+1,R31
0006cc 9004      	LPM  R0,Z
0006cd 9200 2861 	STS  _GlcdDataByte,R0
                 ; 0000 03EB             StackPlus(GlcdPutbmpCase2,GlcdWriteByteLabel1);
0006cf 940e 0d1f 	CALL SUBOPT_0x2
0006d1 e2a0      	LDI  R26,LOW(32)
0006d2 83a0      	STD  Z+0,R26
0006d3 94d3      	INC  R13
0006d4 940c 056f 	JMP  _0x66
                 ; 0000 03EC         }
                 ; 0000 03ED         else
                 _0xFA:
                 ; 0000 03EE         {
                 ; 0000 03EF             StackMinus();
0006d6 940e 0d19 	CALL SUBOPT_0x1
0006d8 f031      	BREQ _0x102
0006d9 940e 0d0a 	CALL SUBOPT_0x0
0006db 2de2      	MOV    R30, R2
0006dc 2df3      	MOV    R31, R3
0006dd 9409      	IJMP
0006de c001      	RJMP _0x106
                 _0x102:
0006df 9508      	RET
                 _0x106:
                 ; 0000 03F0         }
                 ; 0000 03F1 #asm
                 ; 0000 03F2 GlcdPutbmpLabel1:
                 GlcdPutbmpLabel1:
                 ; 0000 03F3 #endasm
                 ; 0000 03F4 GlcdPutbmpLabel1:
                 ; 0000 03F5 #ifdef Debugging
                 ; 0000 03F6         DebugDisplay(0xb,'1');
                 ; 0000 03F7         while (PINB & 0x01); while (!(PINB & 0x01));
                 ; 0000 03F8 #endif
                 ; 0000 03F9         j = 0;
0006e0 e0e0      	LDI  R30,LOW(0)
0006e1 93e0 286a 	STS  _j_S0000005000,R30
0006e3 93e0 286b 	STS  _j_S0000005000+1,R30
                 ; 0000 03FA         GlcdColumn = 0;
0006e5 93e0 2860 	STS  _GlcdColumn,R30
                 ; 0000 03FB         GlcdPage = 0;
0006e7 24cc      	CLR  R12
                 ; 0000 03FC         GlcdDataByte = *GlcdFlashPointer;
0006e8 91e0 2867 	LDS  R30,_GlcdFlashPointer
0006ea 91f0 2868 	LDS  R31,_GlcdFlashPointer+1
0006ec 9004      	LPM  R0,Z
0006ed 9200 2861 	STS  _GlcdDataByte,R0
                 ; 0000 03FD         StackPlus(GlcdPutbmpCase2,GlcdWriteByteLabel1);
0006ef 940e 0d1f 	CALL SUBOPT_0x2
0006f1 e2a0      	LDI  R26,LOW(32)
0006f2 83a0      	STD  Z+0,R26
0006f3 94d3      	INC  R13
0006f4 940c 056f 	JMP  _0x66
                 ; 0000 03FE     }
                 ; 0000 03FF }
                 _0xF:
0006f6 9508      	RET
                 ;
                 ;
                 ;
                 ;// GLCD initializing function
                 ;void glcd_init (void)
                 ; 0000 0405 {
                 ; 0000 0406     while (GlcdBusy);
                 ; 0000 0407     PushCase (GlcdInitCase1);
                 ; 0000 0408     glcd_timer_isr();
                 ; 0000 0409 }
                 ;
                 ;// GLCD write byte in specific column and page function
                 ;void glcd_writebyte (unsigned char column, unsigned char page, unsigned char data)
                 ; 0000 040D {
                 ; 0000 040E     while (GlcdBusy);
                 ;	column -> Y+2
                 ;	page -> Y+1
                 ;	data -> Y+0
                 ; 0000 040F     GlcdColumn = column;
                 ; 0000 0410     GlcdPage = page;
                 ; 0000 0411     GlcdDataByte = data;
                 ; 0000 0412     PushCase(GlcdWriteByteCase1);
                 ; 0000 0413     glcd_timer_isr();
                 ; 0000 0414 }
                 ;
                 ;// GLCD clear page function
                 ;void glcd_clear_page (unsigned char page)
                 ; 0000 0418 {
                 ; 0000 0419     while (GlcdBusy);
                 ;	page -> Y+0
                 ; 0000 041A     GlcdPage = page;
                 ; 0000 041B     PushCase (GlcdClearPageCase1);
                 ; 0000 041C     glcd_timer_isr();
                 ; 0000 041D }
                 ;
                 ;// GLCD put character function
                 ;void glcd_putchar (unsigned char column, unsigned char page, unsigned char ch)
                 ; 0000 0421 {
                 ; 0000 0422     while (GlcdBusy);
                 ;	column -> Y+2
                 ;	page -> Y+1
                 ;	ch -> Y+0
                 ; 0000 0423     GlcdColumn = column;
                 ; 0000 0424     GlcdPage = page;
                 ; 0000 0425     GlcdChar = ch;
                 ; 0000 0426     PushCase(GlcdPutcharCase1);
                 ; 0000 0427     glcd_timer_isr();
                 ; 0000 0428 }
                 ;
                 ;// GLCD put string function
                 ;void glcd_puts (unsigned char column, unsigned char page, unsigned char *str)
                 ; 0000 042C {
                 ; 0000 042D     while (GlcdBusy);
                 ;	column -> Y+3
                 ;	page -> Y+2
                 ;	*str -> Y+0
                 ; 0000 042E     GlcdColumn = column;
                 ; 0000 042F     GlcdPage = page;
                 ; 0000 0430     GlcdString = str;
                 ; 0000 0431     PushCase(GlcdPutsCase1);
                 ; 0000 0432     glcd_timer_isr();
                 ; 0000 0433 }
                 ;
                 ;// GLCD put string in center function
                 ;void glcd_puts_center (unsigned char page, unsigned char *str)
                 ; 0000 0437 {
                 ; 0000 0438     while (GlcdBusy);
                 ;	page -> Y+2
                 ;	*str -> Y+0
                 ; 0000 0439     GlcdPage = page;
                 ; 0000 043A     GlcdString = str;
                 ; 0000 043B     PushCase(GlcdPutsCenterCase1);
                 ; 0000 043C     glcd_timer_isr();
                 ; 0000 043D }
                 ;
                 ;// GLCD put flash string function
                 ;void glcd_putsf (unsigned char column, unsigned char page, flash unsigned char *str)
                 ; 0000 0441 {
                 ; 0000 0442     while (GlcdBusy);
                 ;	column -> Y+3
                 ;	page -> Y+2
                 ;	*str -> Y+0
                 ; 0000 0443     GlcdColumn = column;
                 ; 0000 0444     GlcdPage = page;
                 ; 0000 0445     GlcdFlashString = str;
                 ; 0000 0446     PushCase(GlcdPutsfCase1);
                 ; 0000 0447     glcd_timer_isr();
                 ; 0000 0448 }
                 ;
                 ;// GLCD put flash string in center function
                 ;void glcd_putsf_center (unsigned char page, flash unsigned char *str)
                 ; 0000 044C {
                 ; 0000 044D     while (GlcdBusy);
                 ;	page -> Y+2
                 ;	*str -> Y+0
                 ; 0000 044E     GlcdPage = page;
                 ; 0000 044F     GlcdFlashString = str;
                 ; 0000 0450     PushCase(GlcdPutsfCenterCase1);
                 ; 0000 0451     glcd_timer_isr();
                 ; 0000 0452 }
                 ;
                 ;// GLCD clear function
                 ;void glcd_clear (void)
                 ; 0000 0456 {
                 ; 0000 0457     while (GlcdBusy);
                 ; 0000 0458     PushCase(GlcdClearCase1);
                 ; 0000 0459     glcd_timer_isr();
                 ; 0000 045A }
                 ;
                 ;// GLCD put bitmap function
                 ;void glcd_putbmp (flash unsigned char *bmp)
                 ; 0000 045E {
                 ; 0000 045F     while (GlcdBusy);
                 ;	*bmp -> Y+0
                 ; 0000 0460     GlcdFlashPointer = bmp;
                 ; 0000 0461     PushCase(GlcdPutbmpCase1);
                 ; 0000 0462     glcd_timer_isr();
                 ; 0000 0463 }
                 ;
                 ;#include <delay.h>
                 ;
                 ;void glcd_define2 (unsigned char *glcd_data_port_address,
                 ; 0000 0468                   unsigned char *glcd_rs_port_address,  unsigned char glcd_rs_pin,
                 ; 0000 0469                   unsigned char *glcd_rw_port_address,  unsigned char glcd_rw_pin,
                 ; 0000 046A                   unsigned char *glcd_en_port_address,  unsigned char glcd_en_pin,
                 ; 0000 046B                   unsigned char *glcd_cs1_port_address, unsigned char glcd_cs1_pin,
                 ; 0000 046C                   unsigned char *glcd_cs2_port_address, unsigned char glcd_cs2_pin,
                 ; 0000 046D                   unsigned char *glcd_rst_port_address, unsigned char glcd_rst_pin)
                 ; 0000 046E {
                 _glcd_define2:
                 ; 0000 046F   glcd_data_address = glcd_data_port_address;
                 ;	*glcd_data_port_address -> Y+18
                 ;	*glcd_rs_port_address -> Y+16
                 ;	glcd_rs_pin -> Y+15
                 ;	*glcd_rw_port_address -> Y+13
                 ;	glcd_rw_pin -> Y+12
                 ;	*glcd_en_port_address -> Y+10
                 ;	glcd_en_pin -> Y+9
                 ;	*glcd_cs1_port_address -> Y+7
                 ;	glcd_cs1_pin -> Y+6
                 ;	*glcd_cs2_port_address -> Y+4
                 ;	glcd_cs2_pin -> Y+3
                 ;	*glcd_rst_port_address -> Y+1
                 ;	glcd_rst_pin -> Y+0
0006f7 89ea      	LDD  R30,Y+18
0006f8 89fb      	LDD  R31,Y+18+1
0006f9 93e0 2800 	STS  _glcd_data_address_G000,R30
0006fb 93f0 2801 	STS  _glcd_data_address_G000+1,R31
                 ; 0000 0470   glcd_rs_address   = glcd_rs_port_address;
0006fd 89e8      	LDD  R30,Y+16
0006fe 89f9      	LDD  R31,Y+16+1
0006ff 93e0 2802 	STS  _glcd_rs_address_G000,R30
000701 93f0 2803 	STS  _glcd_rs_address_G000+1,R31
                 ; 0000 0471   glcd_rw_address   = glcd_rw_port_address;
000703 85ed      	LDD  R30,Y+13
000704 85fe      	LDD  R31,Y+13+1
000705 93e0 2805 	STS  _glcd_rw_address_G000,R30
000707 93f0 2806 	STS  _glcd_rw_address_G000+1,R31
                 ; 0000 0472   glcd_en_address   = glcd_en_port_address;
000709 85ea      	LDD  R30,Y+10
00070a 85fb      	LDD  R31,Y+10+1
00070b 93e0 2808 	STS  _glcd_en_address_G000,R30
00070d 93f0 2809 	STS  _glcd_en_address_G000+1,R31
                 ; 0000 0473   glcd_cs1_address  = glcd_cs1_port_address;
00070f 81ef      	LDD  R30,Y+7
000710 85f8      	LDD  R31,Y+7+1
000711 93e0 280b 	STS  _glcd_cs1_address_G000,R30
000713 93f0 280c 	STS  _glcd_cs1_address_G000+1,R31
                 ; 0000 0474   glcd_cs2_address  = glcd_cs2_port_address;
000715 81ec      	LDD  R30,Y+4
000716 81fd      	LDD  R31,Y+4+1
000717 93e0 280e 	STS  _glcd_cs2_address_G000,R30
000719 93f0 280f 	STS  _glcd_cs2_address_G000+1,R31
                 ; 0000 0475   glcd_rst_address  = glcd_rst_port_address;
00071b 81e9      	LDD  R30,Y+1
00071c 81fa      	LDD  R31,Y+1+1
00071d 93e0 2811 	STS  _glcd_rst_address_G000,R30
00071f 93f0 2812 	STS  _glcd_rst_address_G000+1,R31
                 ; 0000 0476 #ifdef _ATXMEGA_DEVICE_
                 ; 0000 0477   glcd_rs_bit_msk  = 0b00000001 << glcd_rs_pin;
000721 85ef      	LDD  R30,Y+15
000722 e0a1      	LDI  R26,LOW(1)
000723 940e 0e5e 	CALL __LSLB12
000725 93e0 2804 	STS  _glcd_rs_bit_msk_G000,R30
                 ; 0000 0478   glcd_rw_bit_msk  = 0b00000001 << glcd_rw_pin;
000727 85ec      	LDD  R30,Y+12
000728 940e 0e5e 	CALL __LSLB12
00072a 93e0 2807 	STS  _glcd_rw_bit_msk_G000,R30
                 ; 0000 0479   glcd_en_bit_msk  = 0b00000001 << glcd_en_pin;
00072c 85e9      	LDD  R30,Y+9
00072d 940e 0e5e 	CALL __LSLB12
00072f 93e0 280a 	STS  _glcd_en_bit_msk_G000,R30
                 ; 0000 047A   glcd_cs1_bit_msk = 0b00000001 << glcd_cs1_pin;
000731 81ee      	LDD  R30,Y+6
000732 940e 0e5e 	CALL __LSLB12
000734 93e0 280d 	STS  _glcd_cs1_bit_msk_G000,R30
                 ; 0000 047B   glcd_cs2_bit_msk = 0b00000001 << glcd_cs2_pin;
000736 81eb      	LDD  R30,Y+3
000737 940e 0e5e 	CALL __LSLB12
000739 93e0 2810 	STS  _glcd_cs2_bit_msk_G000,R30
                 ; 0000 047C   glcd_rst_bit_msk = 0b00000001 << glcd_rst_pin;
00073b 81e8      	LD   R30,Y
00073c 940e 0e5e 	CALL __LSLB12
00073e 93e0 2813 	STS  _glcd_rst_bit_msk_G000,R30
                 ; 0000 047D   // Set all the pins as output
                 ; 0000 047E   *(glcd_data_address - 0x03) = 0xFF;
000740 91e0 2800 	LDS  R30,_glcd_data_address_G000
000742 91f0 2801 	LDS  R31,_glcd_data_address_G000+1
000744 9733      	SBIW R30,3
000745 efaf      	LDI  R26,LOW(255)
000746 83a0      	STD  Z+0,R26
                 ; 0000 047F   *(glcd_rs_address - 0x03)   = glcd_rs_bit_msk;
000747 91e0 2802 	LDS  R30,_glcd_rs_address_G000
000749 91f0 2803 	LDS  R31,_glcd_rs_address_G000+1
00074b 9733      	SBIW R30,3
00074c 91a0 2804 	LDS  R26,_glcd_rs_bit_msk_G000
00074e 83a0      	STD  Z+0,R26
                 ; 0000 0480   clr_rw;
00074f 940e 0d8e 	CALL SUBOPT_0xD
                 ; 0000 0481   *(glcd_rw_address - 0x03)   = glcd_rw_bit_msk;
000751 91e0 2805 	LDS  R30,_glcd_rw_address_G000
000753 91f0 2806 	LDS  R31,_glcd_rw_address_G000+1
000755 9733      	SBIW R30,3
000756 91a0 2807 	LDS  R26,_glcd_rw_bit_msk_G000
000758 83a0      	STD  Z+0,R26
                 ; 0000 0482   *(glcd_en_address - 0x03)   = glcd_en_bit_msk;
000759 91e0 2808 	LDS  R30,_glcd_en_address_G000
00075b 91f0 2809 	LDS  R31,_glcd_en_address_G000+1
00075d 9733      	SBIW R30,3
00075e 91a0 280a 	LDS  R26,_glcd_en_bit_msk_G000
000760 83a0      	STD  Z+0,R26
                 ; 0000 0483   *(glcd_cs1_address - 0x03)  = glcd_cs1_bit_msk;
000761 91e0 280b 	LDS  R30,_glcd_cs1_address_G000
000763 91f0 280c 	LDS  R31,_glcd_cs1_address_G000+1
000765 9733      	SBIW R30,3
000766 91a0 280d 	LDS  R26,_glcd_cs1_bit_msk_G000
000768 83a0      	STD  Z+0,R26
                 ; 0000 0484   *(glcd_cs2_address - 0x03)  = glcd_cs2_bit_msk;
000769 91e0 280e 	LDS  R30,_glcd_cs2_address_G000
00076b 91f0 280f 	LDS  R31,_glcd_cs2_address_G000+1
00076d 9733      	SBIW R30,3
00076e 91a0 2810 	LDS  R26,_glcd_cs2_bit_msk_G000
000770 83a0      	STD  Z+0,R26
                 ; 0000 0485   *(glcd_rst_address - 0x03)  = glcd_rst_bit_msk;
000771 91e0 2811 	LDS  R30,_glcd_rst_address_G000
000773 91f0 2812 	LDS  R31,_glcd_rst_address_G000+1
000775 9733      	SBIW R30,3
000776 91a0 2813 	LDS  R26,_glcd_rst_bit_msk_G000
000778 83a0      	STD  Z+0,R26
                 ; 0000 0486 #else
                 ; 0000 0487   glcd_rs_bit_pos  = glcd_rs_pin;
                 ; 0000 0488   glcd_rw_bit_pos  = glcd_rw_pin;
                 ; 0000 0489   glcd_en_bit_pos  = glcd_en_pin;
                 ; 0000 048A   glcd_cs1_bit_pos = glcd_cs1_pin;
                 ; 0000 048B   glcd_cs2_bit_pos = glcd_cs2_pin;
                 ; 0000 048C   glcd_rst_bit_pos = glcd_rst_pin;
                 ; 0000 048D   // Sets the pins as output
                 ; 0000 048E   *(glcd_data_address - 1) = 0xFF;
                 ; 0000 048F   SETBIT (*(glcd_rs_address - 0x01),glcd_rs_bit_pos);
                 ; 0000 0490   SETBIT (*(glcd_rw_address - 0x01),glcd_rw_bit_pos);
                 ; 0000 0491   clr_rw;
                 ; 0000 0492   SETBIT (*(glcd_en_address - 0x01),glcd_en_bit_pos);
                 ; 0000 0493   SETBIT (*(glcd_cs1_address - 0x01),glcd_cs1_bit_pos);
                 ; 0000 0494   SETBIT (*(glcd_cs2_address - 0x01),glcd_cs2_bit_pos);
                 ; 0000 0495   SETBIT (*(glcd_rst_address - 0x01),glcd_rst_bit_pos);
                 ; 0000 0496 #endif
                 ; 0000 0497 }
000779 c543      	RJMP _0x2060002
                 ;
                 ;void glcd_unlock_lock2 (void)
                 ; 0000 049A {
                 _glcd_unlock_lock2:
                 ; 0000 049B   delay_us(7);
                +
00077a e48b     +LDI R24 , LOW ( 75 )
                +__DELAY_USB_LOOP :
00077b 958a     +DEC R24
00077c f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 75
                 ; 0000 049C   set_en;
00077d 940e 0d2d 	CALL SUBOPT_0x4
                 ; 0000 049D   delay_us(7);
                +
00077f e48b     +LDI R24 , LOW ( 75 )
                +__DELAY_USB_LOOP :
000780 958a     +DEC R24
000781 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 75
                 ; 0000 049E   clr_en;
000782 940e 0d24 	CALL SUBOPT_0x3
                 ; 0000 049F }
000784 9508      	RET
                 ;
                 ;void glcd_init2 (void)
                 ; 0000 04A2 {
                 _glcd_init2:
                 ; 0000 04A3   char i;
                 ; 0000 04A4   clr_rst;
000785 931a      	ST   -Y,R17
                 ;	i -> R17
000786 940e 0d74 	CALL SUBOPT_0xB
                 ; 0000 04A5   delay_ms(10);
000788 940e 0ded 	CALL SUBOPT_0x19
                 ; 0000 04A6   set_rst;
00078a 940e 0d6b 	CALL SUBOPT_0xA
                 ; 0000 04A7   delay_ms(10);
00078c 940e 0ded 	CALL SUBOPT_0x19
                 ; 0000 04A8   clr_rs;
00078e 940e 0d51 	CALL SUBOPT_0x8
                 ; 0000 04A9   clr_cs1;
000790 940e 0d5a 	CALL SUBOPT_0x9
                 ; 0000 04AA   set_cs2;
                 ; 0000 04AB   for (i=0;i<2;i++)
000792 e010      	LDI  R17,LOW(0)
                 _0x12A:
000793 3012      	CPI  R17,2
000794 f490      	BRSH _0x12B
                 ; 0000 04AC   {
                 ; 0000 04AD     *glcd_data_address = 0x3E;
000795 940e 0d47 	CALL SUBOPT_0x6
000797 e3ee      	LDI  R30,LOW(62)
000798 940e 0df3 	CALL SUBOPT_0x1A
                 ; 0000 04AE     glcd_unlock_lock2();
                 ; 0000 04AF     *glcd_data_address = 0x40;
00079a e4e0      	LDI  R30,LOW(64)
00079b 940e 0df3 	CALL SUBOPT_0x1A
                 ; 0000 04B0     glcd_unlock_lock2();
                 ; 0000 04B1     *glcd_data_address = 0xB8;
00079d ebe8      	LDI  R30,LOW(184)
00079e 940e 0df3 	CALL SUBOPT_0x1A
                 ; 0000 04B2     glcd_unlock_lock2();
                 ; 0000 04B3     *glcd_data_address = 0x3F;
0007a0 e3ef      	LDI  R30,LOW(63)
0007a1 93ec      	ST   X,R30
                 ; 0000 04B4     glcd_unlock_lock2();
0007a2 dfd7      	RCALL _glcd_unlock_lock2
                 ; 0000 04B5     tgl_cs1;
0007a3 940e 0d36 	CALL SUBOPT_0x5
                 ; 0000 04B6     tgl_cs2;
                 ; 0000 04B7   }
0007a5 5f1f      	SUBI R17,-1
0007a6 cfec      	RJMP _0x12A
                 _0x12B:
                 ; 0000 04B8 }
0007a7 c2f5      	RJMP _0x2060005
                 ;
                 ;void glcd_writebyte2 (char clmn, char pg, char data)
                 ; 0000 04BB {
                 _glcd_writebyte2:
                 ; 0000 04BC   if(clmn >= 64)
                 ;	clmn -> Y+2
                 ;	pg -> Y+1
                 ;	data -> Y+0
0007a8 81aa      	LDD  R26,Y+2
0007a9 34a0      	CPI  R26,LOW(0x40)
0007aa f018      	BRLO _0x12C
                 ; 0000 04BD   {
                 ; 0000 04BE     clr_cs1;
0007ab 940e 0d5a 	CALL SUBOPT_0x9
                 ; 0000 04BF     set_cs2;
                 ; 0000 04C0   }
                 ; 0000 04C1   else
0007ad c002      	RJMP _0x12D
                 _0x12C:
                 ; 0000 04C2   {
                 ; 0000 04C3     set_cs1;
0007ae 940e 0d97 	CALL SUBOPT_0xE
                 ; 0000 04C4     clr_cs2;
                 ; 0000 04C5   }
                 _0x12D:
                 ; 0000 04C6   clr_rs;
0007b0 940e 0d51 	CALL SUBOPT_0x8
                 ; 0000 04C7   clr_rw;
0007b2 940e 0d8e 	CALL SUBOPT_0xD
                 ; 0000 04C8   *glcd_data_address = 0xB8 | pg;
0007b4 81e9      	LDD  R30,Y+1
0007b5 6be8      	ORI  R30,LOW(0xB8)
0007b6 940e 0df7 	CALL SUBOPT_0x1B
                 ; 0000 04C9   glcd_unlock_lock2();
                 ; 0000 04CA 
                 ; 0000 04CB   clr_rs;
0007b8 940e 0d51 	CALL SUBOPT_0x8
                 ; 0000 04CC   clr_rw;
0007ba 940e 0d8e 	CALL SUBOPT_0xD
                 ; 0000 04CD   *glcd_data_address = 0x40 | clmn;
0007bc 81ea      	LDD  R30,Y+2
0007bd 64e0      	ORI  R30,0x40
0007be 940e 0df7 	CALL SUBOPT_0x1B
                 ; 0000 04CE   glcd_unlock_lock2();
                 ; 0000 04CF 
                 ; 0000 04D0   set_rs;
0007c0 940e 0d7d 	CALL SUBOPT_0xC
                 ; 0000 04D1   clr_rw;
                 ; 0000 04D2   *glcd_data_address = data;
0007c2 81e8      	LD   R30,Y
0007c3 940e 0df7 	CALL SUBOPT_0x1B
                 ; 0000 04D3   glcd_unlock_lock2();
                 ; 0000 04D4 }
                 _0x206000A:
0007c5 9623      	ADIW R28,3
0007c6 9508      	RET
                 ;
                 ;void glcd_clear_page2 (char page)
                 ; 0000 04D7 {
                 ; 0000 04D8   char i;
                 ; 0000 04D9   for (i = 0;i < 128;i++)
                 ;	page -> Y+1
                 ;	i -> R17
                 ; 0000 04DA     glcd_writebyte2(i,page,0x00);
                 ; 0000 04DB }
                 ;
                 ;void glcd_putchar2 (char column, char page, char ch)
                 ; 0000 04DE {
                 _glcd_putchar2:
                 ; 0000 04DF   char i;
                 ; 0000 04E0   ch -= 32;
0007c7 931a      	ST   -Y,R17
                 ;	column -> Y+3
                 ;	page -> Y+2
                 ;	ch -> Y+1
                 ;	i -> R17
0007c8 81e9      	LDD  R30,Y+1
0007c9 e0f0      	LDI  R31,0
0007ca 97b0      	SBIW R30,32
0007cb 83e9      	STD  Y+1,R30
                 ; 0000 04E1   for (i = 0;i < 6;i++)
0007cc e010      	LDI  R17,LOW(0)
                 _0x132:
0007cd 3016      	CPI  R17,6
0007ce f4a0      	BRSH _0x133
                 ; 0000 04E2   {
                 ; 0000 04E3     glcd_writebyte2(column, page, glcd_font[ch][i]);
0007cf 81eb      	LDD  R30,Y+3
0007d0 93ea      	ST   -Y,R30
0007d1 81eb      	LDD  R30,Y+3
0007d2 93ea      	ST   -Y,R30
0007d3 81eb      	LDD  R30,Y+3
0007d4 e0a6      	LDI  R26,LOW(6)
0007d5 9fea      	MUL  R30,R26
0007d6 01f0      	MOVW R30,R0
0007d7 50ec      	SUBI R30,LOW(-_glcd_font*2)
0007d8 4ffe      	SBCI R31,HIGH(-_glcd_font*2)
0007d9 01df      	MOVW R26,R30
0007da 2fe1      	MOV  R30,R17
0007db e0f0      	LDI  R31,0
0007dc 940e 0dfb 	CALL SUBOPT_0x1C
                 ; 0000 04E4     column++;
0007de 81eb      	LDD  R30,Y+3
0007df 5fef      	SUBI R30,-LOW(1)
0007e0 83eb      	STD  Y+3,R30
                 ; 0000 04E5   };
0007e1 5f1f      	SUBI R17,-1
0007e2 cfea      	RJMP _0x132
                 _0x133:
                 ; 0000 04E6 }
0007e3 c031      	RJMP _0x2060009
                 ;
                 ;void glcd_puts2 (char column, char page, char* str)
                 ; 0000 04E9 {
                 _glcd_puts2:
                 ; 0000 04EA   while (*str)
                 ;	column -> Y+3
                 ;	page -> Y+2
                 ;	*str -> Y+0
                 _0x134:
0007e4 81a8      	LD   R26,Y
0007e5 81b9      	LDD  R27,Y+1
0007e6 91ec      	LD   R30,X
0007e7 30e0      	CPI  R30,0
0007e8 f079      	BREQ _0x136
                 ; 0000 04EB   {
                 ; 0000 04EC     glcd_putchar2(column, page, *str++);
0007e9 81eb      	LDD  R30,Y+3
0007ea 93ea      	ST   -Y,R30
0007eb 81eb      	LDD  R30,Y+3
0007ec 93ea      	ST   -Y,R30
0007ed 81aa      	LDD  R26,Y+2
0007ee 81bb      	LDD  R27,Y+2+1
0007ef 91ed      	LD   R30,X+
0007f0 83aa      	STD  Y+2,R26
0007f1 83bb      	STD  Y+2+1,R27
0007f2 93ea      	ST   -Y,R30
0007f3 dfd3      	RCALL _glcd_putchar2
                 ; 0000 04ED     column += 6;
0007f4 81eb      	LDD  R30,Y+3
0007f5 5fea      	SUBI R30,-LOW(6)
0007f6 83eb      	STD  Y+3,R30
                 ; 0000 04EE   }
0007f7 cfec      	RJMP _0x134
                 _0x136:
                 ; 0000 04EF }
0007f8 c01d      	RJMP _0x2060008
                 ;
                 ;void glcd_puts_center2 (char page, char* str)
                 ; 0000 04F2 {
                 _glcd_puts_center2:
                 ; 0000 04F3   char i;
                 ; 0000 04F4   i = strlen_char(str);
0007f9 931a      	ST   -Y,R17
                 ;	page -> Y+3
                 ;	*str -> Y+1
                 ;	i -> R17
0007fa 81e9      	LDD  R30,Y+1
0007fb 81fa      	LDD  R31,Y+1+1
0007fc 93fa      	ST   -Y,R31
0007fd 93ea      	ST   -Y,R30
0007fe 940e 0480 	CALL _strlen_char
000800 2f1e      	MOV  R17,R30
                 ; 0000 04F5   i = (128 - i * 6) / 2;
000801 e0e6      	LDI  R30,LOW(6)
000802 9fe1      	MUL  R30,R17
000803 01f0      	MOVW R30,R0
000804 e8a0      	LDI  R26,LOW(128)
000805 e0b0      	LDI  R27,HIGH(128)
000806 1bae      	SUB  R26,R30
000807 0bbf      	SBC  R27,R31
000808 e0e2      	LDI  R30,LOW(2)
000809 e0f0      	LDI  R31,HIGH(2)
00080a 940e 0e82 	CALL __DIVW21
00080c 2f1e      	MOV  R17,R30
                 ; 0000 04F6   glcd_puts2(i,page,str);
00080d 931a      	ST   -Y,R17
00080e 81ec      	LDD  R30,Y+4
00080f 93ea      	ST   -Y,R30
000810 81eb      	LDD  R30,Y+3
000811 81fc      	LDD  R31,Y+3+1
000812 93fa      	ST   -Y,R31
000813 93ea      	ST   -Y,R30
000814 dfcf      	RCALL _glcd_puts2
                 ; 0000 04F7 }
                 _0x2060009:
000815 8118      	LDD  R17,Y+0
                 _0x2060008:
000816 9624      	ADIW R28,4
000817 9508      	RET
                 ;
                 ;void glcd_putsf2 (char column, char page,flash char* str)
                 ; 0000 04FA {
                 ; 0000 04FB   while (*str)
                 ;	column -> Y+3
                 ;	page -> Y+2
                 ;	*str -> Y+0
                 ; 0000 04FC   {
                 ; 0000 04FD     glcd_putchar2(column, page, *str++ );
                 ; 0000 04FE     column += 6;
                 ; 0000 04FF   }
                 ; 0000 0500 }
                 ;
                 ;void glcd_putsf_center2 (char page, flash char* str)
                 ; 0000 0503 {
                 ; 0000 0504   char i;
                 ; 0000 0505   i = strlenf_char(str);
                 ;	page -> Y+3
                 ;	*str -> Y+1
                 ;	i -> R17
                 ; 0000 0506   i = (128 - i * 6) / 2;
                 ; 0000 0507   glcd_putsf2(i,page,str);
                 ; 0000 0508 }
                 ;
                 ;void glcd_clear2 (void)
                 ; 0000 050B {
                 _glcd_clear2:
                 ; 0000 050C   char i, j;
                 ; 0000 050D   for (i = 0;i < 8;i++)
000818 931a      	ST   -Y,R17
000819 930a      	ST   -Y,R16
                 ;	i -> R17
                 ;	j -> R16
00081a e010      	LDI  R17,LOW(0)
                 _0x13B:
00081b 3018      	CPI  R17,8
00081c f460      	BRSH _0x13C
                 ; 0000 050E     for (j = 0;j < 128;j++)
00081d e000      	LDI  R16,LOW(0)
                 _0x13E:
00081e 3800      	CPI  R16,128
00081f f438      	BRSH _0x13F
                 ; 0000 050F       glcd_writebyte2(j, i, 0);
000820 930a      	ST   -Y,R16
000821 931a      	ST   -Y,R17
000822 e0e0      	LDI  R30,LOW(0)
000823 93ea      	ST   -Y,R30
000824 df83      	RCALL _glcd_writebyte2
000825 5f0f      	SUBI R16,-1
000826 cff7      	RJMP _0x13E
                 _0x13F:
                 ; 0000 0510 }
000827 5f1f      	SUBI R17,-1
000828 cff2      	RJMP _0x13B
                 _0x13C:
000829 c214      	RJMP _0x2060006
                 ;
                 ;void glcd_putbmp2 (flash unsigned char bmp[])
                 ; 0000 0513 {
                 _glcd_putbmp2:
                 ; 0000 0514   char x=0;
                 ; 0000 0515   char y=0;
                 ; 0000 0516   unsigned int i;
                 ; 0000 0517   for(i=0;i<1024;i++)
00082a 940e 0eab 	CALL __SAVELOCR4
                 ;	x -> R17
                 ;	y -> R16
                 ;	i -> R18,R19
00082c e010      	LDI  R17,0
00082d e000      	LDI  R16,0
                +
00082e e020     +LDI R18 , LOW ( 0 )
00082f e030     +LDI R19 , HIGH ( 0 )
                 	__GETWRN 18,19,0
                 _0x141:
                +
000830 3020     +CPI R18 , LOW ( 1024 )
000831 e0e4     +LDI R30 , HIGH ( 1024 )
000832 073e     +CPC R19 , R30
                 	__CPWRN 18,19,1024
000833 f478      	BRSH _0x142
                 ; 0000 0518   {
                 ; 0000 0519     if(x==128)
000834 3810      	CPI  R17,128
000835 f411      	BRNE _0x143
                 ; 0000 051A     {
                 ; 0000 051B       x=0;
000836 e010      	LDI  R17,LOW(0)
                 ; 0000 051C       y++;
000837 5f0f      	SUBI R16,-1
                 ; 0000 051D     }
                 ; 0000 051E     glcd_writebyte2(x,y,bmp[i]);
                 _0x143:
000838 931a      	ST   -Y,R17
000839 930a      	ST   -Y,R16
00083a 01f9      	MOVW R30,R18
00083b 81ae      	LDD  R26,Y+6
00083c 81bf      	LDD  R27,Y+6+1
00083d 940e 0dfb 	CALL SUBOPT_0x1C
                 ; 0000 051F     x++;
00083f 5f1f      	SUBI R17,-1
                 ; 0000 0520   }
                +
000840 5f2f     +SUBI R18 , LOW ( - 1 )
000841 4f3f     +SBCI R19 , HIGH ( - 1 )
                 	__ADDWRN 18,19,1
000842 cfed      	RJMP _0x141
                 _0x142:
                 ; 0000 0521 }
000843 940e 0eb2 	CALL __LOADLOCR4
000845 9626      	ADIW R28,6
000846 9508      	RET
                 ;
                 ;// System Clocks initialization
                 ;void system_clocks_init(void)
                 ; 0000 0525 {
                 _system_clocks_init:
                 ; 0000 0526 unsigned char n,s;
                 ; 0000 0527 
                 ; 0000 0528 // Optimize for speed
                 ; 0000 0529 #pragma optsize-
                 ; 0000 052A // Save interrupts enabled/disabled state
                 ; 0000 052B s=SREG;
000847 931a      	ST   -Y,R17
000848 930a      	ST   -Y,R16
                 ;	n -> R17
                 ;	s -> R16
000849 b70f      	IN   R16,63
                 ; 0000 052C // Disable interrupts
                 ; 0000 052D #asm("cli")
00084a 94f8      	cli
                 ; 0000 052E 
                 ; 0000 052F // External 12000.000 kHz clock source on XTAL1 initialization
                 ; 0000 0530 OSC.XOSCCTRL=0xCB;
00084b eceb      	LDI  R30,LOW(203)
00084c 93e0 0052 	STS  82,R30
                 ; 0000 0531 // Enable the external clock source
                 ; 0000 0532 OSC.CTRL|=OSC_XOSCEN_bm;
00084e 91e0 0050 	LDS  R30,80
000850 60e8      	ORI  R30,8
000851 93e0 0050 	STS  80,R30
                 ; 0000 0533 
                 ; 0000 0534 // System Clock prescaler A division factor: 1
                 ; 0000 0535 // System Clock prescalers B & C division factors: B:1, C:1
                 ; 0000 0536 // ClkPer4: 24000.000 kHz
                 ; 0000 0537 // ClkPer2: 24000.000 kHz
                 ; 0000 0538 // ClkPer:  24000.000 kHz
                 ; 0000 0539 // ClkCPU:  24000.000 kHz
                 ; 0000 053A n=(CLK.PSCTRL & (~(CLK_PSADIV_gm | CLK_PSBCDIV1_bm | CLK_PSBCDIV0_bm))) |
                 ; 0000 053B 	CLK_PSADIV_1_gc | CLK_PSBCDIV_1_1_gc;
000853 91e0 0041 	LDS  R30,65
000855 78e0      	ANDI R30,LOW(0x80)
000856 2f1e      	MOV  R17,R30
                 ; 0000 053C CCP=CCP_IOREG_gc;
000857 ede8      	LDI  R30,LOW(216)
000858 bfe4      	OUT  0x34,R30
                 ; 0000 053D CLK.PSCTRL=n;
000859 9310 0041 	STS  65,R17
                 ; 0000 053E 
                 ; 0000 053F // PLL initialization
                 ; 0000 0540 // PLL clock cource: External Osc. or Clock
                 ; 0000 0541 // PLL multiplication factor: 2
                 ; 0000 0542 // PLL frequency: 24.000000 MHz
                 ; 0000 0543 // Set the PLL clock source and multiplication factor
                 ; 0000 0544 n=(OSC.PLLCTRL & (~(OSC_PLLSRC_gm | OSC_PLLFAC_gm))) |
                 ; 0000 0545 	OSC_PLLSRC_XOSC_gc | 2;
00085b 91e0 0055 	LDS  R30,85
00085d 72e0      	ANDI R30,LOW(0x20)
00085e 6ce2      	ORI  R30,LOW(0xC2)
00085f 2f1e      	MOV  R17,R30
                 ; 0000 0546 CCP=CCP_IOREG_gc;
000860 ede8      	LDI  R30,LOW(216)
000861 bfe4      	OUT  0x34,R30
                 ; 0000 0547 OSC.PLLCTRL=n;
000862 9310 0055 	STS  85,R17
                 ; 0000 0548 
                 ; 0000 0549 // Wait for the clock source of PLL to be stable
                 ; 0000 054A while ((OSC.STATUS & OSC_XOSCRDY_bm)==0);
                 _0x144:
000864 91e0 0051 	LDS  R30,81
000866 70e8      	ANDI R30,LOW(0x8)
000867 f3e1      	BREQ _0x144
                 ; 0000 054B 
                 ; 0000 054C // Enable the PLL
                 ; 0000 054D OSC.CTRL|=OSC_PLLEN_bm;
000868 91e0 0050 	LDS  R30,80
00086a 61e0      	ORI  R30,0x10
00086b 93e0 0050 	STS  80,R30
                 ; 0000 054E 
                 ; 0000 054F // System Clock prescaler A division factor: 1
                 ; 0000 0550 // System Clock prescalers B & C division factors: B:1, C:1
                 ; 0000 0551 // ClkPer4: 24000.000 kHz
                 ; 0000 0552 // ClkPer2: 24000.000 kHz
                 ; 0000 0553 // ClkPer:  24000.000 kHz
                 ; 0000 0554 // ClkCPU:  24000.000 kHz
                 ; 0000 0555 n=(CLK.PSCTRL & (~(CLK_PSADIV_gm | CLK_PSBCDIV1_bm | CLK_PSBCDIV0_bm))) |
                 ; 0000 0556 	CLK_PSADIV_1_gc | CLK_PSBCDIV_1_1_gc;
00086d 91e0 0041 	LDS  R30,65
00086f 78e0      	ANDI R30,LOW(0x80)
000870 2f1e      	MOV  R17,R30
                 ; 0000 0557 CCP=CCP_IOREG_gc;
000871 ede8      	LDI  R30,LOW(216)
000872 bfe4      	OUT  0x34,R30
                 ; 0000 0558 CLK.PSCTRL=n;
000873 9310 0041 	STS  65,R17
                 ; 0000 0559 
                 ; 0000 055A // Wait for the PLL to stabilize
                 ; 0000 055B while ((OSC.STATUS & OSC_PLLRDY_bm)==0);
                 _0x147:
000875 91e0 0051 	LDS  R30,81
000877 71e0      	ANDI R30,LOW(0x10)
000878 f3e1      	BREQ _0x147
                 ; 0000 055C 
                 ; 0000 055D // Select the system clock source: Phase Locked Loop
                 ; 0000 055E n=(CLK.CTRL & (~CLK_SCLKSEL_gm)) | CLK_SCLKSEL_PLL_gc;
000879 91e0 0040 	LDS  R30,64
00087b 7fe8      	ANDI R30,LOW(0xF8)
00087c 60e4      	ORI  R30,4
00087d 2f1e      	MOV  R17,R30
                 ; 0000 055F CCP=CCP_IOREG_gc;
00087e ede8      	LDI  R30,LOW(216)
00087f bfe4      	OUT  0x34,R30
                 ; 0000 0560 CLK.CTRL=n;
000880 9310 0040 	STS  64,R17
                 ; 0000 0561 
                 ; 0000 0562 // Disable the unused oscillators: 2 MHz, 32 MHz, internal 32 kHz
                 ; 0000 0563 OSC.CTRL&= ~(OSC_RC2MEN_bm | OSC_RC32MEN_bm | OSC_RC32KEN_bm);
000882 91e0 0050 	LDS  R30,80
000884 7fe8      	ANDI R30,LOW(0xF8)
000885 93e0 0050 	STS  80,R30
                 ; 0000 0564 
                 ; 0000 0565 // Peripheral Clock output: Disabled
                 ; 0000 0566 PORTCFG.CLKEVOUT=(PORTCFG.CLKEVOUT & (~PORTCFG_CLKOUT_gm)) | PORTCFG_CLKOUT_OFF_gc;
000887 91e0 00b4 	LDS  R30,180
000889 7fec      	ANDI R30,LOW(0xFC)
00088a 93e0 00b4 	STS  180,R30
                 ; 0000 0567 
                 ; 0000 0568 // Restore interrupts enabled/disabled state
                 ; 0000 0569 SREG=s;
00088c bf0f      	OUT  0x3F,R16
                 ; 0000 056A // Restore optimization for size if needed
                 ; 0000 056B #pragma optsize_default
                 ; 0000 056C }
00088d c1b0      	RJMP _0x2060006
                 ;
                 ;// Ports initialization
                 ;void ports_init(void)
                 ; 0000 0570 {
                 _ports_init:
                 ; 0000 0571 // PORTA initialization
                 ; 0000 0572 // OUT register
                 ; 0000 0573 PORTA.OUT=0x00;
00088e e0e0      	LDI  R30,LOW(0)
00088f 93e0 0604 	STS  1540,R30
                 ; 0000 0574 // Bit0: Input
                 ; 0000 0575 // Bit1: Input
                 ; 0000 0576 // Bit2: Input
                 ; 0000 0577 // Bit3: Input
                 ; 0000 0578 // Bit4: Input
                 ; 0000 0579 // Bit5: Input
                 ; 0000 057A // Bit6: Input
                 ; 0000 057B // Bit7: Input
                 ; 0000 057C PORTA.DIR=0x00;
000891 93e0 0600 	STS  1536,R30
                 ; 0000 057D // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 057E // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 057F // Bit0 inverted: Off
                 ; 0000 0580 // Bit0 slew rate limitation: Off
                 ; 0000 0581 PORTA.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000893 93e0 0610 	STS  1552,R30
                 ; 0000 0582 // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 0583 // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 0584 // Bit1 inverted: Off
                 ; 0000 0585 // Bit1 slew rate limitation: Off
                 ; 0000 0586 PORTA.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000895 93e0 0611 	STS  1553,R30
                 ; 0000 0587 // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 0588 // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 0589 // Bit2 inverted: Off
                 ; 0000 058A // Bit2 slew rate limitation: Off
                 ; 0000 058B PORTA.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000897 93e0 0612 	STS  1554,R30
                 ; 0000 058C // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 058D // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 058E // Bit3 inverted: Off
                 ; 0000 058F // Bit3 slew rate limitation: Off
                 ; 0000 0590 PORTA.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000899 93e0 0613 	STS  1555,R30
                 ; 0000 0591 // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 0592 // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 0593 // Bit4 inverted: Off
                 ; 0000 0594 // Bit4 slew rate limitation: Off
                 ; 0000 0595 PORTA.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00089b 93e0 0614 	STS  1556,R30
                 ; 0000 0596 // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 0597 // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 0598 // Bit5 inverted: Off
                 ; 0000 0599 // Bit5 slew rate limitation: Off
                 ; 0000 059A PORTA.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00089d 93e0 0615 	STS  1557,R30
                 ; 0000 059B // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 059C // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 059D // Bit6 inverted: Off
                 ; 0000 059E // Bit6 slew rate limitation: Off
                 ; 0000 059F PORTA.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00089f 93e0 0616 	STS  1558,R30
                 ; 0000 05A0 // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 05A1 // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 05A2 // Bit7 inverted: Off
                 ; 0000 05A3 // Bit7 slew rate limitation: Off
                 ; 0000 05A4 PORTA.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008a1 93e0 0617 	STS  1559,R30
                 ; 0000 05A5 // Interrupt 0 level: Disabled
                 ; 0000 05A6 // Interrupt 1 level: Disabled
                 ; 0000 05A7 PORTA.INTCTRL=(PORTA.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 05A8 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
0008a3 91e0 0609 	LDS  R30,1545
0008a5 7fe0      	ANDI R30,LOW(0xF0)
0008a6 93e0 0609 	STS  1545,R30
                 ; 0000 05A9 // Bit0 pin change interrupt 0: Off
                 ; 0000 05AA // Bit1 pin change interrupt 0: Off
                 ; 0000 05AB // Bit2 pin change interrupt 0: Off
                 ; 0000 05AC // Bit3 pin change interrupt 0: Off
                 ; 0000 05AD // Bit4 pin change interrupt 0: Off
                 ; 0000 05AE // Bit5 pin change interrupt 0: Off
                 ; 0000 05AF // Bit6 pin change interrupt 0: Off
                 ; 0000 05B0 // Bit7 pin change interrupt 0: Off
                 ; 0000 05B1 PORTA.INT0MASK=0x00;
0008a8 e0e0      	LDI  R30,LOW(0)
0008a9 93e0 060a 	STS  1546,R30
                 ; 0000 05B2 // Bit0 pin change interrupt 1: Off
                 ; 0000 05B3 // Bit1 pin change interrupt 1: Off
                 ; 0000 05B4 // Bit2 pin change interrupt 1: Off
                 ; 0000 05B5 // Bit3 pin change interrupt 1: Off
                 ; 0000 05B6 // Bit4 pin change interrupt 1: Off
                 ; 0000 05B7 // Bit5 pin change interrupt 1: Off
                 ; 0000 05B8 // Bit6 pin change interrupt 1: Off
                 ; 0000 05B9 // Bit7 pin change interrupt 1: Off
                 ; 0000 05BA PORTA.INT1MASK=0x00;
0008ab 93e0 060b 	STS  1547,R30
                 ; 0000 05BB 
                 ; 0000 05BC // PORTB initialization
                 ; 0000 05BD // OUT register
                 ; 0000 05BE PORTB.OUT=0x00;
0008ad 93e0 0624 	STS  1572,R30
                 ; 0000 05BF // Bit0: Input
                 ; 0000 05C0 // Bit1: Input
                 ; 0000 05C1 // Bit2: Input
                 ; 0000 05C2 // Bit3: Input
                 ; 0000 05C3 // Bit4: Input
                 ; 0000 05C4 // Bit5: Input
                 ; 0000 05C5 // Bit6: Input
                 ; 0000 05C6 // Bit7: Input
                 ; 0000 05C7 PORTB.DIR=0x00;
0008af 93e0 0620 	STS  1568,R30
                 ; 0000 05C8 // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 05C9 // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 05CA // Bit0 inverted: Off
                 ; 0000 05CB // Bit0 slew rate limitation: Off
                 ; 0000 05CC PORTB.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008b1 93e0 0630 	STS  1584,R30
                 ; 0000 05CD // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 05CE // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 05CF // Bit1 inverted: Off
                 ; 0000 05D0 // Bit1 slew rate limitation: Off
                 ; 0000 05D1 PORTB.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008b3 93e0 0631 	STS  1585,R30
                 ; 0000 05D2 // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 05D3 // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 05D4 // Bit2 inverted: Off
                 ; 0000 05D5 // Bit2 slew rate limitation: Off
                 ; 0000 05D6 PORTB.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008b5 93e0 0632 	STS  1586,R30
                 ; 0000 05D7 // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 05D8 // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 05D9 // Bit3 inverted: Off
                 ; 0000 05DA // Bit3 slew rate limitation: Off
                 ; 0000 05DB PORTB.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008b7 93e0 0633 	STS  1587,R30
                 ; 0000 05DC // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 05DD // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 05DE // Bit4 inverted: Off
                 ; 0000 05DF // Bit4 slew rate limitation: Off
                 ; 0000 05E0 PORTB.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008b9 93e0 0634 	STS  1588,R30
                 ; 0000 05E1 // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 05E2 // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 05E3 // Bit5 inverted: Off
                 ; 0000 05E4 // Bit5 slew rate limitation: Off
                 ; 0000 05E5 PORTB.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008bb 93e0 0635 	STS  1589,R30
                 ; 0000 05E6 // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 05E7 // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 05E8 // Bit6 inverted: Off
                 ; 0000 05E9 // Bit6 slew rate limitation: Off
                 ; 0000 05EA PORTB.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008bd 93e0 0636 	STS  1590,R30
                 ; 0000 05EB // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 05EC // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 05ED // Bit7 inverted: Off
                 ; 0000 05EE // Bit7 slew rate limitation: Off
                 ; 0000 05EF PORTB.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008bf 93e0 0637 	STS  1591,R30
                 ; 0000 05F0 // Interrupt 0 level: Disabled
                 ; 0000 05F1 // Interrupt 1 level: Disabled
                 ; 0000 05F2 PORTB.INTCTRL=(PORTB.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 05F3 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
0008c1 91e0 0629 	LDS  R30,1577
0008c3 7fe0      	ANDI R30,LOW(0xF0)
0008c4 93e0 0629 	STS  1577,R30
                 ; 0000 05F4 // Bit0 pin change interrupt 0: Off
                 ; 0000 05F5 // Bit1 pin change interrupt 0: Off
                 ; 0000 05F6 // Bit2 pin change interrupt 0: Off
                 ; 0000 05F7 // Bit3 pin change interrupt 0: Off
                 ; 0000 05F8 // Bit4 pin change interrupt 0: Off
                 ; 0000 05F9 // Bit5 pin change interrupt 0: Off
                 ; 0000 05FA // Bit6 pin change interrupt 0: Off
                 ; 0000 05FB // Bit7 pin change interrupt 0: Off
                 ; 0000 05FC PORTB.INT0MASK=0x00;
0008c6 e0e0      	LDI  R30,LOW(0)
0008c7 93e0 062a 	STS  1578,R30
                 ; 0000 05FD // Bit0 pin change interrupt 1: Off
                 ; 0000 05FE // Bit1 pin change interrupt 1: Off
                 ; 0000 05FF // Bit2 pin change interrupt 1: Off
                 ; 0000 0600 // Bit3 pin change interrupt 1: Off
                 ; 0000 0601 // Bit4 pin change interrupt 1: Off
                 ; 0000 0602 // Bit5 pin change interrupt 1: Off
                 ; 0000 0603 // Bit6 pin change interrupt 1: Off
                 ; 0000 0604 // Bit7 pin change interrupt 1: Off
                 ; 0000 0605 PORTB.INT1MASK=0x00;
0008c9 93e0 062b 	STS  1579,R30
                 ; 0000 0606 
                 ; 0000 0607 // PORTC initialization
                 ; 0000 0608 // OUT register
                 ; 0000 0609 PORTC.OUT=0x00;
0008cb 93e0 0644 	STS  1604,R30
                 ; 0000 060A // Bit0: Input
                 ; 0000 060B // Bit1: Input
                 ; 0000 060C // Bit2: Input
                 ; 0000 060D // Bit3: Input
                 ; 0000 060E // Bit4: Input
                 ; 0000 060F // Bit5: Input
                 ; 0000 0610 // Bit6: Input
                 ; 0000 0611 // Bit7: Input
                 ; 0000 0612 PORTC.DIR=0x00;
0008cd 93e0 0640 	STS  1600,R30
                 ; 0000 0613 // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 0614 // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 0615 // Bit0 inverted: Off
                 ; 0000 0616 // Bit0 slew rate limitation: Off
                 ; 0000 0617 PORTC.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008cf 93e0 0650 	STS  1616,R30
                 ; 0000 0618 // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 0619 // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 061A // Bit1 inverted: Off
                 ; 0000 061B // Bit1 slew rate limitation: Off
                 ; 0000 061C PORTC.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008d1 93e0 0651 	STS  1617,R30
                 ; 0000 061D // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 061E // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 061F // Bit2 inverted: Off
                 ; 0000 0620 // Bit2 slew rate limitation: Off
                 ; 0000 0621 PORTC.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008d3 93e0 0652 	STS  1618,R30
                 ; 0000 0622 // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 0623 // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 0624 // Bit3 inverted: Off
                 ; 0000 0625 // Bit3 slew rate limitation: Off
                 ; 0000 0626 PORTC.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008d5 93e0 0653 	STS  1619,R30
                 ; 0000 0627 // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 0628 // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 0629 // Bit4 inverted: Off
                 ; 0000 062A // Bit4 slew rate limitation: Off
                 ; 0000 062B PORTC.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008d7 93e0 0654 	STS  1620,R30
                 ; 0000 062C // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 062D // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 062E // Bit5 inverted: Off
                 ; 0000 062F // Bit5 slew rate limitation: Off
                 ; 0000 0630 PORTC.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008d9 93e0 0655 	STS  1621,R30
                 ; 0000 0631 // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 0632 // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 0633 // Bit6 inverted: Off
                 ; 0000 0634 // Bit6 slew rate limitation: Off
                 ; 0000 0635 PORTC.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008db 93e0 0656 	STS  1622,R30
                 ; 0000 0636 // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 0637 // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 0638 // Bit7 inverted: Off
                 ; 0000 0639 // Bit7 slew rate limitation: Off
                 ; 0000 063A PORTC.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008dd 93e0 0657 	STS  1623,R30
                 ; 0000 063B // Interrupt 0 level: Disabled
                 ; 0000 063C // Interrupt 1 level: Disabled
                 ; 0000 063D PORTC.INTCTRL=(PORTC.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 063E 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
0008df 91e0 0649 	LDS  R30,1609
0008e1 7fe0      	ANDI R30,LOW(0xF0)
0008e2 93e0 0649 	STS  1609,R30
                 ; 0000 063F // Bit0 pin change interrupt 0: Off
                 ; 0000 0640 // Bit1 pin change interrupt 0: Off
                 ; 0000 0641 // Bit2 pin change interrupt 0: Off
                 ; 0000 0642 // Bit3 pin change interrupt 0: Off
                 ; 0000 0643 // Bit4 pin change interrupt 0: Off
                 ; 0000 0644 // Bit5 pin change interrupt 0: Off
                 ; 0000 0645 // Bit6 pin change interrupt 0: Off
                 ; 0000 0646 // Bit7 pin change interrupt 0: Off
                 ; 0000 0647 PORTC.INT0MASK=0x00;
0008e4 e0e0      	LDI  R30,LOW(0)
0008e5 93e0 064a 	STS  1610,R30
                 ; 0000 0648 // Bit0 pin change interrupt 1: Off
                 ; 0000 0649 // Bit1 pin change interrupt 1: Off
                 ; 0000 064A // Bit2 pin change interrupt 1: Off
                 ; 0000 064B // Bit3 pin change interrupt 1: Off
                 ; 0000 064C // Bit4 pin change interrupt 1: Off
                 ; 0000 064D // Bit5 pin change interrupt 1: Off
                 ; 0000 064E // Bit6 pin change interrupt 1: Off
                 ; 0000 064F // Bit7 pin change interrupt 1: Off
                 ; 0000 0650 PORTC.INT1MASK=0x00;
0008e7 93e0 064b 	STS  1611,R30
                 ; 0000 0651 
                 ; 0000 0652 // PORTD initialization
                 ; 0000 0653 // OUT register
                 ; 0000 0654 PORTD.OUT=0x00;
0008e9 93e0 0664 	STS  1636,R30
                 ; 0000 0655 // Bit0: Input
                 ; 0000 0656 // Bit1: Input
                 ; 0000 0657 // Bit2: Input
                 ; 0000 0658 // Bit3: Input
                 ; 0000 0659 // Bit4: Input
                 ; 0000 065A // Bit5: Input
                 ; 0000 065B // Bit6: Input
                 ; 0000 065C // Bit7: Input
                 ; 0000 065D PORTD.DIR=0x00;
0008eb 93e0 0660 	STS  1632,R30
                 ; 0000 065E // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 065F // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 0660 // Bit0 inverted: Off
                 ; 0000 0661 // Bit0 slew rate limitation: Off
                 ; 0000 0662 PORTD.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008ed 93e0 0670 	STS  1648,R30
                 ; 0000 0663 // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 0664 // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 0665 // Bit1 inverted: Off
                 ; 0000 0666 // Bit1 slew rate limitation: Off
                 ; 0000 0667 PORTD.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008ef 93e0 0671 	STS  1649,R30
                 ; 0000 0668 // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 0669 // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 066A // Bit2 inverted: Off
                 ; 0000 066B // Bit2 slew rate limitation: Off
                 ; 0000 066C PORTD.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008f1 93e0 0672 	STS  1650,R30
                 ; 0000 066D // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 066E // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 066F // Bit3 inverted: Off
                 ; 0000 0670 // Bit3 slew rate limitation: Off
                 ; 0000 0671 PORTD.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008f3 93e0 0673 	STS  1651,R30
                 ; 0000 0672 // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 0673 // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 0674 // Bit4 inverted: Off
                 ; 0000 0675 // Bit4 slew rate limitation: Off
                 ; 0000 0676 PORTD.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008f5 93e0 0674 	STS  1652,R30
                 ; 0000 0677 // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 0678 // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 0679 // Bit5 inverted: Off
                 ; 0000 067A // Bit5 slew rate limitation: Off
                 ; 0000 067B PORTD.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008f7 93e0 0675 	STS  1653,R30
                 ; 0000 067C // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 067D // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 067E // Bit6 inverted: Off
                 ; 0000 067F // Bit6 slew rate limitation: Off
                 ; 0000 0680 PORTD.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008f9 93e0 0676 	STS  1654,R30
                 ; 0000 0681 // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 0682 // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 0683 // Bit7 inverted: Off
                 ; 0000 0684 // Bit7 slew rate limitation: Off
                 ; 0000 0685 PORTD.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0008fb 93e0 0677 	STS  1655,R30
                 ; 0000 0686 // Interrupt 0 level: Disabled
                 ; 0000 0687 // Interrupt 1 level: Disabled
                 ; 0000 0688 PORTD.INTCTRL=(PORTD.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 0689 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
0008fd 91e0 0669 	LDS  R30,1641
0008ff 7fe0      	ANDI R30,LOW(0xF0)
000900 93e0 0669 	STS  1641,R30
                 ; 0000 068A // Bit0 pin change interrupt 0: Off
                 ; 0000 068B // Bit1 pin change interrupt 0: Off
                 ; 0000 068C // Bit2 pin change interrupt 0: Off
                 ; 0000 068D // Bit3 pin change interrupt 0: Off
                 ; 0000 068E // Bit4 pin change interrupt 0: Off
                 ; 0000 068F // Bit5 pin change interrupt 0: Off
                 ; 0000 0690 // Bit6 pin change interrupt 0: Off
                 ; 0000 0691 // Bit7 pin change interrupt 0: Off
                 ; 0000 0692 PORTD.INT0MASK=0x00;
000902 e0e0      	LDI  R30,LOW(0)
000903 93e0 066a 	STS  1642,R30
                 ; 0000 0693 // Bit0 pin change interrupt 1: Off
                 ; 0000 0694 // Bit1 pin change interrupt 1: Off
                 ; 0000 0695 // Bit2 pin change interrupt 1: Off
                 ; 0000 0696 // Bit3 pin change interrupt 1: Off
                 ; 0000 0697 // Bit4 pin change interrupt 1: Off
                 ; 0000 0698 // Bit5 pin change interrupt 1: Off
                 ; 0000 0699 // Bit6 pin change interrupt 1: Off
                 ; 0000 069A // Bit7 pin change interrupt 1: Off
                 ; 0000 069B PORTD.INT1MASK=0x00;
000905 93e0 066b 	STS  1643,R30
                 ; 0000 069C 
                 ; 0000 069D // PORTE initialization
                 ; 0000 069E // OUT register
                 ; 0000 069F PORTE.OUT=0x00;
000907 93e0 0684 	STS  1668,R30
                 ; 0000 06A0 // Bit0: Input
                 ; 0000 06A1 // Bit1: Input
                 ; 0000 06A2 // Bit2: Input
                 ; 0000 06A3 // Bit3: Input
                 ; 0000 06A4 // Bit4: Input
                 ; 0000 06A5 // Bit5: Input
                 ; 0000 06A6 // Bit6: Input
                 ; 0000 06A7 // Bit7: Input
                 ; 0000 06A8 PORTE.DIR=0x00;
000909 93e0 0680 	STS  1664,R30
                 ; 0000 06A9 // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 06AA // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 06AB // Bit0 inverted: Off
                 ; 0000 06AC // Bit0 slew rate limitation: Off
                 ; 0000 06AD PORTE.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00090b 93e0 0690 	STS  1680,R30
                 ; 0000 06AE // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 06AF // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 06B0 // Bit1 inverted: Off
                 ; 0000 06B1 // Bit1 slew rate limitation: Off
                 ; 0000 06B2 PORTE.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00090d 93e0 0691 	STS  1681,R30
                 ; 0000 06B3 // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 06B4 // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 06B5 // Bit2 inverted: Off
                 ; 0000 06B6 // Bit2 slew rate limitation: Off
                 ; 0000 06B7 PORTE.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00090f 93e0 0692 	STS  1682,R30
                 ; 0000 06B8 // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 06B9 // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 06BA // Bit3 inverted: Off
                 ; 0000 06BB // Bit3 slew rate limitation: Off
                 ; 0000 06BC PORTE.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000911 93e0 0693 	STS  1683,R30
                 ; 0000 06BD // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 06BE // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 06BF // Bit4 inverted: Off
                 ; 0000 06C0 // Bit4 slew rate limitation: Off
                 ; 0000 06C1 PORTE.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000913 93e0 0694 	STS  1684,R30
                 ; 0000 06C2 // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 06C3 // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 06C4 // Bit5 inverted: Off
                 ; 0000 06C5 // Bit5 slew rate limitation: Off
                 ; 0000 06C6 PORTE.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000915 93e0 0695 	STS  1685,R30
                 ; 0000 06C7 // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 06C8 // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 06C9 // Bit6 inverted: Off
                 ; 0000 06CA // Bit6 slew rate limitation: Off
                 ; 0000 06CB PORTE.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000917 93e0 0696 	STS  1686,R30
                 ; 0000 06CC // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 06CD // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 06CE // Bit7 inverted: Off
                 ; 0000 06CF // Bit7 slew rate limitation: Off
                 ; 0000 06D0 PORTE.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000919 93e0 0697 	STS  1687,R30
                 ; 0000 06D1 // Interrupt 0 level: Disabled
                 ; 0000 06D2 // Interrupt 1 level: Disabled
                 ; 0000 06D3 PORTE.INTCTRL=(PORTE.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 06D4 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
00091b 91e0 0689 	LDS  R30,1673
00091d 7fe0      	ANDI R30,LOW(0xF0)
00091e 93e0 0689 	STS  1673,R30
                 ; 0000 06D5 // Bit0 pin change interrupt 0: Off
                 ; 0000 06D6 // Bit1 pin change interrupt 0: Off
                 ; 0000 06D7 // Bit2 pin change interrupt 0: Off
                 ; 0000 06D8 // Bit3 pin change interrupt 0: Off
                 ; 0000 06D9 // Bit4 pin change interrupt 0: Off
                 ; 0000 06DA // Bit5 pin change interrupt 0: Off
                 ; 0000 06DB // Bit6 pin change interrupt 0: Off
                 ; 0000 06DC // Bit7 pin change interrupt 0: Off
                 ; 0000 06DD PORTE.INT0MASK=0x00;
000920 e0e0      	LDI  R30,LOW(0)
000921 93e0 068a 	STS  1674,R30
                 ; 0000 06DE // Bit0 pin change interrupt 1: Off
                 ; 0000 06DF // Bit1 pin change interrupt 1: Off
                 ; 0000 06E0 // Bit2 pin change interrupt 1: Off
                 ; 0000 06E1 // Bit3 pin change interrupt 1: Off
                 ; 0000 06E2 // Bit4 pin change interrupt 1: Off
                 ; 0000 06E3 // Bit5 pin change interrupt 1: Off
                 ; 0000 06E4 // Bit6 pin change interrupt 1: Off
                 ; 0000 06E5 // Bit7 pin change interrupt 1: Off
                 ; 0000 06E6 PORTE.INT1MASK=0x00;
000923 93e0 068b 	STS  1675,R30
                 ; 0000 06E7 
                 ; 0000 06E8 // PORTF initialization
                 ; 0000 06E9 // OUT register
                 ; 0000 06EA PORTF.OUT=0x00;
000925 93e0 06a4 	STS  1700,R30
                 ; 0000 06EB // Bit0: Input
                 ; 0000 06EC // Bit1: Input
                 ; 0000 06ED // Bit2: Input
                 ; 0000 06EE // Bit3: Input
                 ; 0000 06EF // Bit4: Input
                 ; 0000 06F0 // Bit5: Input
                 ; 0000 06F1 // Bit6: Input
                 ; 0000 06F2 // Bit7: Input
                 ; 0000 06F3 PORTF.DIR=0x00;
000927 93e0 06a0 	STS  1696,R30
                 ; 0000 06F4 // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 06F5 // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 06F6 // Bit0 inverted: Off
                 ; 0000 06F7 // Bit0 slew rate limitation: Off
                 ; 0000 06F8 PORTF.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000929 93e0 06b0 	STS  1712,R30
                 ; 0000 06F9 // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 06FA // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 06FB // Bit1 inverted: Off
                 ; 0000 06FC // Bit1 slew rate limitation: Off
                 ; 0000 06FD PORTF.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00092b 93e0 06b1 	STS  1713,R30
                 ; 0000 06FE // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 06FF // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 0700 // Bit2 inverted: Off
                 ; 0000 0701 // Bit2 slew rate limitation: Off
                 ; 0000 0702 PORTF.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00092d 93e0 06b2 	STS  1714,R30
                 ; 0000 0703 // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 0704 // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 0705 // Bit3 inverted: Off
                 ; 0000 0706 // Bit3 slew rate limitation: Off
                 ; 0000 0707 PORTF.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00092f 93e0 06b3 	STS  1715,R30
                 ; 0000 0708 // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 0709 // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 070A // Bit4 inverted: Off
                 ; 0000 070B // Bit4 slew rate limitation: Off
                 ; 0000 070C PORTF.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000931 93e0 06b4 	STS  1716,R30
                 ; 0000 070D // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 070E // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 070F // Bit5 inverted: Off
                 ; 0000 0710 // Bit5 slew rate limitation: Off
                 ; 0000 0711 PORTF.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000933 93e0 06b5 	STS  1717,R30
                 ; 0000 0712 // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 0713 // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 0714 // Bit6 inverted: Off
                 ; 0000 0715 // Bit6 slew rate limitation: Off
                 ; 0000 0716 PORTF.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000935 93e0 06b6 	STS  1718,R30
                 ; 0000 0717 // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 0718 // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 0719 // Bit7 inverted: Off
                 ; 0000 071A // Bit7 slew rate limitation: Off
                 ; 0000 071B PORTF.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000937 93e0 06b7 	STS  1719,R30
                 ; 0000 071C // Interrupt 0 level: Disabled
                 ; 0000 071D // Interrupt 1 level: Disabled
                 ; 0000 071E PORTF.INTCTRL=(PORTF.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 071F 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
000939 91e0 06a9 	LDS  R30,1705
00093b 7fe0      	ANDI R30,LOW(0xF0)
00093c 93e0 06a9 	STS  1705,R30
                 ; 0000 0720 // Bit0 pin change interrupt 0: Off
                 ; 0000 0721 // Bit1 pin change interrupt 0: Off
                 ; 0000 0722 // Bit2 pin change interrupt 0: Off
                 ; 0000 0723 // Bit3 pin change interrupt 0: Off
                 ; 0000 0724 // Bit4 pin change interrupt 0: Off
                 ; 0000 0725 // Bit5 pin change interrupt 0: Off
                 ; 0000 0726 // Bit6 pin change interrupt 0: Off
                 ; 0000 0727 // Bit7 pin change interrupt 0: Off
                 ; 0000 0728 PORTF.INT0MASK=0x00;
00093e e0e0      	LDI  R30,LOW(0)
00093f 93e0 06aa 	STS  1706,R30
                 ; 0000 0729 // Bit0 pin change interrupt 1: Off
                 ; 0000 072A // Bit1 pin change interrupt 1: Off
                 ; 0000 072B // Bit2 pin change interrupt 1: Off
                 ; 0000 072C // Bit3 pin change interrupt 1: Off
                 ; 0000 072D // Bit4 pin change interrupt 1: Off
                 ; 0000 072E // Bit5 pin change interrupt 1: Off
                 ; 0000 072F // Bit6 pin change interrupt 1: Off
                 ; 0000 0730 // Bit7 pin change interrupt 1: Off
                 ; 0000 0731 PORTF.INT1MASK=0x00;
000941 93e0 06ab 	STS  1707,R30
                 ; 0000 0732 
                 ; 0000 0733 // PORTH initialization
                 ; 0000 0734 // OUT register
                 ; 0000 0735 PORTH.OUT=0x00;
000943 93e0 06e4 	STS  1764,R30
                 ; 0000 0736 // Bit0: Input
                 ; 0000 0737 // Bit1: Input
                 ; 0000 0738 // Bit2: Input
                 ; 0000 0739 // Bit3: Input
                 ; 0000 073A // Bit4: Input
                 ; 0000 073B // Bit5: Input
                 ; 0000 073C // Bit6: Input
                 ; 0000 073D // Bit7: Input
                 ; 0000 073E PORTH.DIR=0x00;
000945 93e0 06e0 	STS  1760,R30
                 ; 0000 073F // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 0740 // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 0741 // Bit0 inverted: Off
                 ; 0000 0742 // Bit0 slew rate limitation: Off
                 ; 0000 0743 PORTH.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000947 93e0 06f0 	STS  1776,R30
                 ; 0000 0744 // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 0745 // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 0746 // Bit1 inverted: Off
                 ; 0000 0747 // Bit1 slew rate limitation: Off
                 ; 0000 0748 PORTH.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000949 93e0 06f1 	STS  1777,R30
                 ; 0000 0749 // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 074A // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 074B // Bit2 inverted: Off
                 ; 0000 074C // Bit2 slew rate limitation: Off
                 ; 0000 074D PORTH.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00094b 93e0 06f2 	STS  1778,R30
                 ; 0000 074E // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 074F // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 0750 // Bit3 inverted: Off
                 ; 0000 0751 // Bit3 slew rate limitation: Off
                 ; 0000 0752 PORTH.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00094d 93e0 06f3 	STS  1779,R30
                 ; 0000 0753 // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 0754 // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 0755 // Bit4 inverted: Off
                 ; 0000 0756 // Bit4 slew rate limitation: Off
                 ; 0000 0757 PORTH.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00094f 93e0 06f4 	STS  1780,R30
                 ; 0000 0758 // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 0759 // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 075A // Bit5 inverted: Off
                 ; 0000 075B // Bit5 slew rate limitation: Off
                 ; 0000 075C PORTH.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000951 93e0 06f5 	STS  1781,R30
                 ; 0000 075D // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 075E // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 075F // Bit6 inverted: Off
                 ; 0000 0760 // Bit6 slew rate limitation: Off
                 ; 0000 0761 PORTH.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000953 93e0 06f6 	STS  1782,R30
                 ; 0000 0762 // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 0763 // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 0764 // Bit7 inverted: Off
                 ; 0000 0765 // Bit7 slew rate limitation: Off
                 ; 0000 0766 PORTH.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000955 93e0 06f7 	STS  1783,R30
                 ; 0000 0767 // Interrupt 0 level: Disabled
                 ; 0000 0768 // Interrupt 1 level: Disabled
                 ; 0000 0769 PORTH.INTCTRL=(PORTH.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 076A 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
000957 91e0 06e9 	LDS  R30,1769
000959 7fe0      	ANDI R30,LOW(0xF0)
00095a 93e0 06e9 	STS  1769,R30
                 ; 0000 076B // Bit0 pin change interrupt 0: Off
                 ; 0000 076C // Bit1 pin change interrupt 0: Off
                 ; 0000 076D // Bit2 pin change interrupt 0: Off
                 ; 0000 076E // Bit3 pin change interrupt 0: Off
                 ; 0000 076F // Bit4 pin change interrupt 0: Off
                 ; 0000 0770 // Bit5 pin change interrupt 0: Off
                 ; 0000 0771 // Bit6 pin change interrupt 0: Off
                 ; 0000 0772 // Bit7 pin change interrupt 0: Off
                 ; 0000 0773 PORTH.INT0MASK=0x00;
00095c e0e0      	LDI  R30,LOW(0)
00095d 93e0 06ea 	STS  1770,R30
                 ; 0000 0774 // Bit0 pin change interrupt 1: Off
                 ; 0000 0775 // Bit1 pin change interrupt 1: Off
                 ; 0000 0776 // Bit2 pin change interrupt 1: Off
                 ; 0000 0777 // Bit3 pin change interrupt 1: Off
                 ; 0000 0778 // Bit4 pin change interrupt 1: Off
                 ; 0000 0779 // Bit5 pin change interrupt 1: Off
                 ; 0000 077A // Bit6 pin change interrupt 1: Off
                 ; 0000 077B // Bit7 pin change interrupt 1: Off
                 ; 0000 077C PORTH.INT1MASK=0x00;
00095f 93e0 06eb 	STS  1771,R30
                 ; 0000 077D 
                 ; 0000 077E // PORTJ initialization
                 ; 0000 077F // OUT register
                 ; 0000 0780 PORTJ.OUT=0x00;
000961 93e0 0704 	STS  1796,R30
                 ; 0000 0781 // Bit0: Input
                 ; 0000 0782 // Bit1: Input
                 ; 0000 0783 // Bit2: Input
                 ; 0000 0784 // Bit3: Input
                 ; 0000 0785 // Bit4: Input
                 ; 0000 0786 // Bit5: Input
                 ; 0000 0787 // Bit6: Input
                 ; 0000 0788 // Bit7: Input
                 ; 0000 0789 PORTJ.DIR=0x00;
000963 93e0 0700 	STS  1792,R30
                 ; 0000 078A // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 078B // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 078C // Bit0 inverted: Off
                 ; 0000 078D // Bit0 slew rate limitation: Off
                 ; 0000 078E PORTJ.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000965 93e0 0710 	STS  1808,R30
                 ; 0000 078F // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 0790 // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 0791 // Bit1 inverted: Off
                 ; 0000 0792 // Bit1 slew rate limitation: Off
                 ; 0000 0793 PORTJ.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000967 93e0 0711 	STS  1809,R30
                 ; 0000 0794 // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 0795 // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 0796 // Bit2 inverted: Off
                 ; 0000 0797 // Bit2 slew rate limitation: Off
                 ; 0000 0798 PORTJ.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000969 93e0 0712 	STS  1810,R30
                 ; 0000 0799 // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 079A // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 079B // Bit3 inverted: Off
                 ; 0000 079C // Bit3 slew rate limitation: Off
                 ; 0000 079D PORTJ.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00096b 93e0 0713 	STS  1811,R30
                 ; 0000 079E // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 079F // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 07A0 // Bit4 inverted: Off
                 ; 0000 07A1 // Bit4 slew rate limitation: Off
                 ; 0000 07A2 PORTJ.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00096d 93e0 0714 	STS  1812,R30
                 ; 0000 07A3 // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 07A4 // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 07A5 // Bit5 inverted: Off
                 ; 0000 07A6 // Bit5 slew rate limitation: Off
                 ; 0000 07A7 PORTJ.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00096f 93e0 0715 	STS  1813,R30
                 ; 0000 07A8 // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 07A9 // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 07AA // Bit6 inverted: Off
                 ; 0000 07AB // Bit6 slew rate limitation: Off
                 ; 0000 07AC PORTJ.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000971 93e0 0716 	STS  1814,R30
                 ; 0000 07AD // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 07AE // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 07AF // Bit7 inverted: Off
                 ; 0000 07B0 // Bit7 slew rate limitation: Off
                 ; 0000 07B1 PORTJ.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000973 93e0 0717 	STS  1815,R30
                 ; 0000 07B2 // Interrupt 0 level: Disabled
                 ; 0000 07B3 // Interrupt 1 level: Disabled
                 ; 0000 07B4 PORTJ.INTCTRL=(PORTJ.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 07B5 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
000975 91e0 0709 	LDS  R30,1801
000977 7fe0      	ANDI R30,LOW(0xF0)
000978 93e0 0709 	STS  1801,R30
                 ; 0000 07B6 // Bit0 pin change interrupt 0: Off
                 ; 0000 07B7 // Bit1 pin change interrupt 0: Off
                 ; 0000 07B8 // Bit2 pin change interrupt 0: Off
                 ; 0000 07B9 // Bit3 pin change interrupt 0: Off
                 ; 0000 07BA // Bit4 pin change interrupt 0: Off
                 ; 0000 07BB // Bit5 pin change interrupt 0: Off
                 ; 0000 07BC // Bit6 pin change interrupt 0: Off
                 ; 0000 07BD // Bit7 pin change interrupt 0: Off
                 ; 0000 07BE PORTJ.INT0MASK=0x00;
00097a e0e0      	LDI  R30,LOW(0)
00097b 93e0 070a 	STS  1802,R30
                 ; 0000 07BF // Bit0 pin change interrupt 1: Off
                 ; 0000 07C0 // Bit1 pin change interrupt 1: Off
                 ; 0000 07C1 // Bit2 pin change interrupt 1: Off
                 ; 0000 07C2 // Bit3 pin change interrupt 1: Off
                 ; 0000 07C3 // Bit4 pin change interrupt 1: Off
                 ; 0000 07C4 // Bit5 pin change interrupt 1: Off
                 ; 0000 07C5 // Bit6 pin change interrupt 1: Off
                 ; 0000 07C6 // Bit7 pin change interrupt 1: Off
                 ; 0000 07C7 PORTJ.INT1MASK=0x00;
00097d 93e0 070b 	STS  1803,R30
                 ; 0000 07C8 
                 ; 0000 07C9 // PORTK initialization
                 ; 0000 07CA // OUT register
                 ; 0000 07CB PORTK.OUT=0x00;
00097f 93e0 0724 	STS  1828,R30
                 ; 0000 07CC // Bit0: Input
                 ; 0000 07CD // Bit1: Input
                 ; 0000 07CE // Bit2: Input
                 ; 0000 07CF // Bit3: Input
                 ; 0000 07D0 // Bit4: Input
                 ; 0000 07D1 // Bit5: Input
                 ; 0000 07D2 // Bit6: Input
                 ; 0000 07D3 // Bit7: Input
                 ; 0000 07D4 PORTK.DIR=0x00;
000981 93e0 0720 	STS  1824,R30
                 ; 0000 07D5 // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 07D6 // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 07D7 // Bit0 inverted: Off
                 ; 0000 07D8 // Bit0 slew rate limitation: Off
                 ; 0000 07D9 PORTK.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000983 93e0 0730 	STS  1840,R30
                 ; 0000 07DA // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 07DB // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 07DC // Bit1 inverted: Off
                 ; 0000 07DD // Bit1 slew rate limitation: Off
                 ; 0000 07DE PORTK.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000985 93e0 0731 	STS  1841,R30
                 ; 0000 07DF // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 07E0 // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 07E1 // Bit2 inverted: Off
                 ; 0000 07E2 // Bit2 slew rate limitation: Off
                 ; 0000 07E3 PORTK.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000987 93e0 0732 	STS  1842,R30
                 ; 0000 07E4 // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 07E5 // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 07E6 // Bit3 inverted: Off
                 ; 0000 07E7 // Bit3 slew rate limitation: Off
                 ; 0000 07E8 PORTK.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000989 93e0 0733 	STS  1843,R30
                 ; 0000 07E9 // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 07EA // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 07EB // Bit4 inverted: Off
                 ; 0000 07EC // Bit4 slew rate limitation: Off
                 ; 0000 07ED PORTK.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00098b 93e0 0734 	STS  1844,R30
                 ; 0000 07EE // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 07EF // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 07F0 // Bit5 inverted: Off
                 ; 0000 07F1 // Bit5 slew rate limitation: Off
                 ; 0000 07F2 PORTK.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00098d 93e0 0735 	STS  1845,R30
                 ; 0000 07F3 // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 07F4 // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 07F5 // Bit6 inverted: Off
                 ; 0000 07F6 // Bit6 slew rate limitation: Off
                 ; 0000 07F7 PORTK.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00098f 93e0 0736 	STS  1846,R30
                 ; 0000 07F8 // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 07F9 // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 07FA // Bit7 inverted: Off
                 ; 0000 07FB // Bit7 slew rate limitation: Off
                 ; 0000 07FC PORTK.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000991 93e0 0737 	STS  1847,R30
                 ; 0000 07FD // Interrupt 0 level: Disabled
                 ; 0000 07FE // Interrupt 1 level: Disabled
                 ; 0000 07FF PORTK.INTCTRL=(PORTK.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 0800 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
000993 91e0 0729 	LDS  R30,1833
000995 7fe0      	ANDI R30,LOW(0xF0)
000996 93e0 0729 	STS  1833,R30
                 ; 0000 0801 // Bit0 pin change interrupt 0: Off
                 ; 0000 0802 // Bit1 pin change interrupt 0: Off
                 ; 0000 0803 // Bit2 pin change interrupt 0: Off
                 ; 0000 0804 // Bit3 pin change interrupt 0: Off
                 ; 0000 0805 // Bit4 pin change interrupt 0: Off
                 ; 0000 0806 // Bit5 pin change interrupt 0: Off
                 ; 0000 0807 // Bit6 pin change interrupt 0: Off
                 ; 0000 0808 // Bit7 pin change interrupt 0: Off
                 ; 0000 0809 PORTK.INT0MASK=0x00;
000998 e0e0      	LDI  R30,LOW(0)
000999 93e0 072a 	STS  1834,R30
                 ; 0000 080A // Bit0 pin change interrupt 1: Off
                 ; 0000 080B // Bit1 pin change interrupt 1: Off
                 ; 0000 080C // Bit2 pin change interrupt 1: Off
                 ; 0000 080D // Bit3 pin change interrupt 1: Off
                 ; 0000 080E // Bit4 pin change interrupt 1: Off
                 ; 0000 080F // Bit5 pin change interrupt 1: Off
                 ; 0000 0810 // Bit6 pin change interrupt 1: Off
                 ; 0000 0811 // Bit7 pin change interrupt 1: Off
                 ; 0000 0812 PORTK.INT1MASK=0x00;
00099b 93e0 072b 	STS  1835,R30
                 ; 0000 0813 
                 ; 0000 0814 // PORTQ initialization
                 ; 0000 0815 // OUT register
                 ; 0000 0816 PORTQ.OUT=0x00;
00099d 93e0 07c4 	STS  1988,R30
                 ; 0000 0817 // Bit0: Input
                 ; 0000 0818 // Bit1: Input
                 ; 0000 0819 // Bit2: Input
                 ; 0000 081A // Bit3: Input
                 ; 0000 081B PORTQ.DIR=0x00;
00099f 93e0 07c0 	STS  1984,R30
                 ; 0000 081C // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 081D // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 081E // Bit0 inverted: Off
                 ; 0000 081F // Bit0 slew rate limitation: Off
                 ; 0000 0820 PORTQ.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0009a1 93e0 07d0 	STS  2000,R30
                 ; 0000 0821 // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 0822 // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 0823 // Bit1 inverted: Off
                 ; 0000 0824 // Bit1 slew rate limitation: Off
                 ; 0000 0825 PORTQ.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0009a3 93e0 07d1 	STS  2001,R30
                 ; 0000 0826 // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 0827 // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 0828 // Bit2 inverted: Off
                 ; 0000 0829 // Bit2 slew rate limitation: Off
                 ; 0000 082A PORTQ.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0009a5 93e0 07d2 	STS  2002,R30
                 ; 0000 082B // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 082C // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 082D // Bit3 inverted: Off
                 ; 0000 082E // Bit3 slew rate limitation: Off
                 ; 0000 082F PORTQ.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0009a7 93e0 07d3 	STS  2003,R30
                 ; 0000 0830 // Interrupt 0 level: Disabled
                 ; 0000 0831 // Interrupt 1 level: Disabled
                 ; 0000 0832 PORTQ.INTCTRL=(PORTQ.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 0833 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
0009a9 91e0 07c9 	LDS  R30,1993
0009ab 7fe0      	ANDI R30,LOW(0xF0)
0009ac 93e0 07c9 	STS  1993,R30
                 ; 0000 0834 // Bit0 pin change interrupt 0: Off
                 ; 0000 0835 // Bit1 pin change interrupt 0: Off
                 ; 0000 0836 // Bit2 pin change interrupt 0: Off
                 ; 0000 0837 // Bit3 pin change interrupt 0: Off
                 ; 0000 0838 PORTQ.INT0MASK=0x00;
0009ae e0e0      	LDI  R30,LOW(0)
0009af 93e0 07ca 	STS  1994,R30
                 ; 0000 0839 // Bit0 pin change interrupt 1: Off
                 ; 0000 083A // Bit1 pin change interrupt 1: Off
                 ; 0000 083B // Bit2 pin change interrupt 1: Off
                 ; 0000 083C // Bit3 pin change interrupt 1: Off
                 ; 0000 083D PORTQ.INT1MASK=0x00;
0009b1 93e0 07cb 	STS  1995,R30
                 ; 0000 083E 
                 ; 0000 083F // PORTR initialization
                 ; 0000 0840 // OUT register
                 ; 0000 0841 PORTR.OUT=0x00;
0009b3 93e0 07e4 	STS  2020,R30
                 ; 0000 0842 // Bit0: Input
                 ; 0000 0843 // Bit1: Input
                 ; 0000 0844 PORTR.DIR=0x00;
0009b5 93e0 07e0 	STS  2016,R30
                 ; 0000 0845 // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 0846 // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 0847 // Bit0 inverted: Off
                 ; 0000 0848 // Bit0 slew rate limitation: Off
                 ; 0000 0849 PORTR.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0009b7 93e0 07f0 	STS  2032,R30
                 ; 0000 084A // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 084B // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 084C // Bit1 inverted: Off
                 ; 0000 084D // Bit1 slew rate limitation: Off
                 ; 0000 084E PORTR.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0009b9 93e0 07f1 	STS  2033,R30
                 ; 0000 084F // Interrupt 0 level: Disabled
                 ; 0000 0850 // Interrupt 1 level: Disabled
                 ; 0000 0851 PORTR.INTCTRL=(PORTR.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 0852 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
0009bb 91e0 07e9 	LDS  R30,2025
0009bd 7fe0      	ANDI R30,LOW(0xF0)
0009be 93e0 07e9 	STS  2025,R30
                 ; 0000 0853 // Bit0 pin change interrupt 0: Off
                 ; 0000 0854 // Bit1 pin change interrupt 0: Off
                 ; 0000 0855 PORTR.INT0MASK=0x00;
0009c0 e0e0      	LDI  R30,LOW(0)
0009c1 93e0 07ea 	STS  2026,R30
                 ; 0000 0856 // Bit0 pin change interrupt 1: Off
                 ; 0000 0857 // Bit1 pin change interrupt 1: Off
                 ; 0000 0858 PORTR.INT1MASK=0x00;
0009c3 93e0 07eb 	STS  2027,R30
                 ; 0000 0859 }
0009c5 9508      	RET
                 ;
                 ;// Virtual Ports initialization
                 ;void vports_init(void)
                 ; 0000 085D {
                 _vports_init:
                 ; 0000 085E // PORTA mapped to VPORT0
                 ; 0000 085F // PORTB mapped to VPORT1
                 ; 0000 0860 PORTCFG.VPCTRLA=PORTCFG_VP1MAP_PORTB_gc | PORTCFG_VP0MAP_PORTA_gc;
0009c6 e1e0      	LDI  R30,LOW(16)
0009c7 93e0 00b2 	STS  178,R30
                 ; 0000 0861 // PORTC mapped to VPORT2
                 ; 0000 0862 // PORTD mapped to VPORT3
                 ; 0000 0863 PORTCFG.VPCTRLB=PORTCFG_VP3MAP_PORTD_gc | PORTCFG_VP2MAP_PORTC_gc;
0009c9 e3e2      	LDI  R30,LOW(50)
0009ca 93e0 00b3 	STS  179,R30
                 ; 0000 0864 }
0009cc 9508      	RET
                 ;
                 ;// Disable a Timer/Counter type 0
                 ;void tc0_disable(TC0_t *ptc)
                 ; 0000 0868 {
                 _tc0_disable:
                 ; 0000 0869 // Timer/Counter off
                 ; 0000 086A ptc->CTRLA=(ptc->CTRLA & (~TC0_CLKSEL_gm)) | TC_CLKSEL_OFF_gc;
                 ;	*ptc -> Y+0
                 ; 0000 086B // Issue a reset command
                 ; 0000 086C ptc->CTRLFSET=TC_CMD_RESET_gc;
                 ; 0000 086D }
                 ;
                 ;// Disable a Timer/Counter type 1
                 ;void tc1_disable(TC1_t *ptc)
                 ; 0000 0871 {
                 _tc1_disable:
                 ; 0000 0872 // Timer/Counter off
                 ; 0000 0873 ptc->CTRLA=(ptc->CTRLA & (~TC1_CLKSEL_gm)) | TC_CLKSEL_OFF_gc;
                 ;	*ptc -> Y+0
                 _0x2060007:
0009cd 81a8      	LD   R26,Y
0009ce 81b9      	LDD  R27,Y+1
0009cf 91ec      	LD   R30,X
0009d0 7fe0      	ANDI R30,LOW(0xF0)
0009d1 93ec      	ST   X,R30
                 ; 0000 0874 // Issue a reset command
                 ; 0000 0875 ptc->CTRLFSET=TC_CMD_RESET_gc;
0009d2 9619      	ADIW R26,9
0009d3 e0ec      	LDI  R30,LOW(12)
0009d4 93ec      	ST   X,R30
                 ; 0000 0876 }
0009d5 9622      	ADIW R28,2
0009d6 9508      	RET
                 ;
                 ;// Timer/Counter TCC0 initialization
                 ;void tcc0_init(void)
                 ; 0000 087A {
                 _tcc0_init:
                 ; 0000 087B unsigned char s;
                 ; 0000 087C unsigned char n;
                 ; 0000 087D 
                 ; 0000 087E // Note: the correct PORTC direction for the Compare Channels outputs
                 ; 0000 087F // is configured in the ports_init function
                 ; 0000 0880 
                 ; 0000 0881 // Save interrupts enabled/disabled state
                 ; 0000 0882 s=SREG;
0009d7 931a      	ST   -Y,R17
0009d8 930a      	ST   -Y,R16
                 ;	s -> R17
                 ;	n -> R16
0009d9 b71f      	IN   R17,63
                 ; 0000 0883 // Disable interrupts
                 ; 0000 0884 #asm("cli")
0009da 94f8      	cli
                 ; 0000 0885 
                 ; 0000 0886 // Disable and reset the timer/counter just to be sure
                 ; 0000 0887 tc0_disable(&TCC0);
0009db e0e0      	LDI  R30,LOW(2048)
0009dc e0f8      	LDI  R31,HIGH(2048)
0009dd 93fa      	ST   -Y,R31
0009de 93ea      	ST   -Y,R30
0009df dfed      	RCALL _tc0_disable
                 ; 0000 0888 // Clock source: Peripheral Clock/1
                 ; 0000 0889 TCC0.CTRLA=(TCC0.CTRLA & (~TC0_CLKSEL_gm)) | TC_CLKSEL_DIV1_gc;
0009e0 91e0 0800 	LDS  R30,2048
0009e2 7fe0      	ANDI R30,LOW(0xF0)
0009e3 60e1      	ORI  R30,1
0009e4 93e0 0800 	STS  2048,R30
                 ; 0000 088A // Mode: Normal Operation, Overflow Int./Event on TOP
                 ; 0000 088B // Compare/Capture on channel A: Off
                 ; 0000 088C // Compare/Capture on channel B: Off
                 ; 0000 088D // Compare/Capture on channel C: Off
                 ; 0000 088E // Compare/Capture on channel D: Off
                 ; 0000 088F TCC0.CTRLB=(TCC0.CTRLB & (~(TC0_CCAEN_bm | TC0_CCBEN_bm | TC0_CCCEN_bm | TC0_CCDEN_bm | TC0_WGMODE_gm))) |
                 ; 0000 0890 	TC_WGMODE_NORMAL_gc;
0009e6 91e0 0801 	LDS  R30,2049
0009e8 70e8      	ANDI R30,LOW(0x8)
0009e9 93e0 0801 	STS  2049,R30
                 ; 0000 0891 
                 ; 0000 0892 // Capture event source: None
                 ; 0000 0893 // Capture event action: None
                 ; 0000 0894 TCC0.CTRLD=(TCC0.CTRLD & (~(TC0_EVACT_gm | TC0_EVSEL_gm))) |
                 ; 0000 0895 	TC_EVACT_OFF_gc | TC_EVSEL_OFF_gc;
0009eb 91e0 0803 	LDS  R30,2051
0009ed 71e0      	ANDI R30,LOW(0x10)
0009ee 93e0 0803 	STS  2051,R30
                 ; 0000 0896 
                 ; 0000 0897 // Overflow interrupt: High Level
                 ; 0000 0898 // Error interrupt: Disabled
                 ; 0000 0899 TCC0.INTCTRLA=(TCC0.INTCTRLA & (~(TC0_ERRINTLVL_gm | TC0_OVFINTLVL_gm))) |
                 ; 0000 089A 	TC_ERRINTLVL_OFF_gc | TC_OVFINTLVL_HI_gc;
0009f0 91e0 0806 	LDS  R30,2054
0009f2 7fe0      	ANDI R30,LOW(0xF0)
0009f3 60e3      	ORI  R30,LOW(0x3)
0009f4 93e0 0806 	STS  2054,R30
                 ; 0000 089B 
                 ; 0000 089C // Compare/Capture channel A interrupt: Disabled
                 ; 0000 089D // Compare/Capture channel B interrupt: Disabled
                 ; 0000 089E // Compare/Capture channel C interrupt: Disabled
                 ; 0000 089F // Compare/Capture channel D interrupt: Disabled
                 ; 0000 08A0 TCC0.INTCTRLB=(TCC0.INTCTRLB & (~(TC0_CCDINTLVL_gm | TC0_CCCINTLVL_gm | TC0_CCBINTLVL_gm | TC0_CCAINTLVL_gm))) |
                 ; 0000 08A1 	TC_CCDINTLVL_OFF_gc | TC_CCCINTLVL_OFF_gc | TC_CCBINTLVL_OFF_gc | TC_CCAINTLVL_OFF_gc;
0009f6 91e0 0807 	LDS  R30,2055
0009f8 70e0      	ANDI R30,LOW(0x0)
0009f9 93e0 0807 	STS  2055,R30
                 ; 0000 08A2 
                 ; 0000 08A3 // High resolution extension: Off
                 ; 0000 08A4 HIRESC.CTRL&= ~HIRES_HREN0_bm;
0009fb 91e0 0890 	LDS  R30,2192
0009fd 7fee      	ANDI R30,0xFE
0009fe 93e0 0890 	STS  2192,R30
                 ; 0000 08A5 
                 ; 0000 08A6 // Advanced Waveform Extension initialization
                 ; 0000 08A7 // Optimize for speed
                 ; 0000 08A8 #pragma optsize-
                 ; 0000 08A9 // Disable locking the AWEX configuration registers just to be sure
                 ; 0000 08AA n=MCU.AWEXLOCK & (~MCU_AWEXCLOCK_bm);
000a00 91e0 0099 	LDS  R30,153
000a02 7fee      	ANDI R30,0xFE
000a03 2f0e      	MOV  R16,R30
                 ; 0000 08AB CCP=CCP_IOREG_gc;
000a04 ede8      	LDI  R30,LOW(216)
000a05 bfe4      	OUT  0x34,R30
                 ; 0000 08AC MCU.AWEXLOCK=n;
000a06 9300 0099 	STS  153,R16
                 ; 0000 08AD // Restore optimization for size if needed
                 ; 0000 08AE #pragma optsize_default
                 ; 0000 08AF 
                 ; 0000 08B0 // Pattern generation: Off
                 ; 0000 08B1 // Dead time insertion: Off
                 ; 0000 08B2 AWEXC.CTRL&= ~(AWEX_PGM_bm | AWEX_CWCM_bm | AWEX_DTICCDEN_bm | AWEX_DTICCCEN_bm | AWEX_DTICCBEN_bm | AWEX_DTICCAEN_bm);
000a08 91e0 0880 	LDS  R30,2176
000a0a 7ce0      	ANDI R30,LOW(0xC0)
000a0b 93e0 0880 	STS  2176,R30
                 ; 0000 08B3 
                 ; 0000 08B4 // Fault protection initialization
                 ; 0000 08B5 // Fault detection on OCD Break detection: On
                 ; 0000 08B6 // Fault detection restart mode: Latched Mode
                 ; 0000 08B7 // Fault detection action: None (Fault protection disabled)
                 ; 0000 08B8 AWEXC.FDCTRL=(AWEXC.FDCTRL & (~(AWEX_FDDBD_bm | AWEX_FDMODE_bm | AWEX_FDACT_gm))) |
                 ; 0000 08B9 	AWEX_FDACT_NONE_gc;
000a0d 91e0 0883 	LDS  R30,2179
000a0f 7ee8      	ANDI R30,LOW(0xE8)
000a10 93e0 0883 	STS  2179,R30
                 ; 0000 08BA // Fault detect events:
                 ; 0000 08BB // Event channel 0: Off
                 ; 0000 08BC // Event channel 1: Off
                 ; 0000 08BD // Event channel 2: Off
                 ; 0000 08BE // Event channel 3: Off
                 ; 0000 08BF // Event channel 4: Off
                 ; 0000 08C0 // Event channel 5: Off
                 ; 0000 08C1 // Event channel 6: Off
                 ; 0000 08C2 // Event channel 7: Off
                 ; 0000 08C3 AWEXC.FDEVMASK=0b00000000;
000a12 e0e0      	LDI  R30,LOW(0)
000a13 93e0 0882 	STS  2178,R30
                 ; 0000 08C4 // Make sure the fault detect flag is cleared
                 ; 0000 08C5 AWEXC.STATUS|=AWEXC.STATUS & AWEX_FDF_bm;
000a15 e8a4      	LDI  R26,LOW(2180)
000a16 e0b8      	LDI  R27,HIGH(2180)
000a17 2e0a      	MOV  R0,R26
000a18 91ac      	LD   R26,X
000a19 91e0 0884 	LDS  R30,2180
000a1b 70e4      	ANDI R30,LOW(0x4)
000a1c 2bea      	OR   R30,R26
000a1d 2da0      	MOV  R26,R0
000a1e 93ec      	ST   X,R30
                 ; 0000 08C6 
                 ; 0000 08C7 // Clear the interrupt flags
                 ; 0000 08C8 TCC0.INTFLAGS=TCC0.INTFLAGS;
000a1f 91e0 080c 	LDS  R30,2060
000a21 93e0 080c 	STS  2060,R30
                 ; 0000 08C9 // Set counter register
                 ; 0000 08CA TCC0.CNT=0x0000;
000a23 940e 0e01 	CALL SUBOPT_0x1D
                 ; 0000 08CB // Set period register
                 ; 0000 08CC TCC0.PER=0x00DF;
000a25 edef      	LDI  R30,LOW(223)
000a26 e0f0      	LDI  R31,HIGH(223)
000a27 93e0 0826 	STS  2086,R30
000a29 93f0 0827 	STS  2086+1,R31
                 ; 0000 08CD // Set channel A Compare/Capture register
                 ; 0000 08CE TCC0.CCA=0x0000;
000a2b e0e0      	LDI  R30,LOW(0)
000a2c e0f0      	LDI  R31,HIGH(0)
000a2d 93e0 0828 	STS  2088,R30
000a2f 93f0 0829 	STS  2088+1,R31
                 ; 0000 08CF // Set channel B Compare/Capture register
                 ; 0000 08D0 TCC0.CCB=0x0000;
000a31 93e0 082a 	STS  2090,R30
000a33 93f0 082b 	STS  2090+1,R31
                 ; 0000 08D1 // Set channel C Compare/Capture register
                 ; 0000 08D2 TCC0.CCC=0x0000;
000a35 93e0 082c 	STS  2092,R30
000a37 93f0 082d 	STS  2092+1,R31
                 ; 0000 08D3 // Set channel D Compare/Capture register
                 ; 0000 08D4 TCC0.CCD=0x0000;
000a39 93e0 082e 	STS  2094,R30
000a3b 93f0 082f 	STS  2094+1,R31
                 ; 0000 08D5 
                 ; 0000 08D6 // Restore interrupts enabled/disabled state
                 ; 0000 08D7 SREG=s;
000a3d bf1f      	OUT  0x3F,R17
                 ; 0000 08D8 }
                 _0x2060006:
000a3e 9109      	LD   R16,Y+
000a3f 9119      	LD   R17,Y+
000a40 9508      	RET
                 ;
                 ;// Timer/counter TCC0 Overflow/Underflow interrupt service routine
                 ;interrupt [TCC0_OVF_vect] void tcc0_overflow_isr(void)
                 ; 0000 08DC {
                 _tcc0_overflow_isr:
000a41 920a      	ST   -Y,R0
000a42 921a      	ST   -Y,R1
000a43 92fa      	ST   -Y,R15
000a44 936a      	ST   -Y,R22
000a45 937a      	ST   -Y,R23
000a46 938a      	ST   -Y,R24
000a47 939a      	ST   -Y,R25
000a48 93aa      	ST   -Y,R26
000a49 93ba      	ST   -Y,R27
000a4a 93ea      	ST   -Y,R30
000a4b 93fa      	ST   -Y,R31
000a4c b7ef      	IN   R30,SREG
000a4d 93ea      	ST   -Y,R30
                 ; 0000 08DD // write your code here
                 ; 0000 08DE     glcd_timer_isr();
000a4e 940e 04a0 	CALL _glcd_timer_isr
                 ; 0000 08DF }
000a50 91e9      	LD   R30,Y+
000a51 bfef      	OUT  SREG,R30
000a52 91f9      	LD   R31,Y+
000a53 91e9      	LD   R30,Y+
000a54 91b9      	LD   R27,Y+
000a55 91a9      	LD   R26,Y+
000a56 9199      	LD   R25,Y+
000a57 9189      	LD   R24,Y+
000a58 9179      	LD   R23,Y+
000a59 9169      	LD   R22,Y+
000a5a 90f9      	LD   R15,Y+
000a5b 9019      	LD   R1,Y+
000a5c 9009      	LD   R0,Y+
000a5d 9518      	RETI
                 ;
                 ;// Timer/Counter TCC1 initialization
                 ;void tcc1_init(void)
                 ; 0000 08E3 {
                 _tcc1_init:
                 ; 0000 08E4 unsigned char s;
                 ; 0000 08E5 
                 ; 0000 08E6 // Note: the correct PORTC direction for the Compare Channels outputs
                 ; 0000 08E7 // is configured in the ports_init function
                 ; 0000 08E8 
                 ; 0000 08E9 // Save interrupts enabled/disabled state
                 ; 0000 08EA s=SREG;
000a5e 931a      	ST   -Y,R17
                 ;	s -> R17
000a5f b71f      	IN   R17,63
                 ; 0000 08EB // Disable interrupts
                 ; 0000 08EC #asm("cli")
000a60 94f8      	cli
                 ; 0000 08ED 
                 ; 0000 08EE // Disable and reset the timer/counter just to be sure
                 ; 0000 08EF tc1_disable(&TCC1);
000a61 e4e0      	LDI  R30,LOW(2112)
000a62 e0f8      	LDI  R31,HIGH(2112)
000a63 93fa      	ST   -Y,R31
000a64 93ea      	ST   -Y,R30
000a65 df67      	RCALL _tc1_disable
                 ; 0000 08F0 // Clock source: Peripheral Clock/1
                 ; 0000 08F1 TCC1.CTRLA=(TCC1.CTRLA & (~TC1_CLKSEL_gm)) | TC_CLKSEL_DIV1_gc;
000a66 91e0 0840 	LDS  R30,2112
000a68 7fe0      	ANDI R30,LOW(0xF0)
000a69 60e1      	ORI  R30,1
000a6a 93e0 0840 	STS  2112,R30
                 ; 0000 08F2 // Mode: Normal Operation, Overflow Int./Event on TOP
                 ; 0000 08F3 // Compare/Capture on channel A: Off
                 ; 0000 08F4 // Compare/Capture on channel B: Off
                 ; 0000 08F5 TCC1.CTRLB=(TCC1.CTRLB & (~(TC1_CCAEN_bm | TC1_CCBEN_bm | TC1_WGMODE_gm))) |
                 ; 0000 08F6 	TC_WGMODE_NORMAL_gc;
000a6c 91e0 0841 	LDS  R30,2113
000a6e 7ce8      	ANDI R30,LOW(0xC8)
000a6f 93e0 0841 	STS  2113,R30
                 ; 0000 08F7 
                 ; 0000 08F8 // Capture event source: None
                 ; 0000 08F9 // Capture event action: None
                 ; 0000 08FA TCC1.CTRLD=(TCC1.CTRLD & (~(TC1_EVACT_gm | TC1_EVSEL_gm))) |
                 ; 0000 08FB 	TC_EVACT_OFF_gc | TC_EVSEL_OFF_gc;
000a71 91e0 0843 	LDS  R30,2115
000a73 71e0      	ANDI R30,LOW(0x10)
000a74 93e0 0843 	STS  2115,R30
                 ; 0000 08FC 
                 ; 0000 08FD // Overflow interrupt: Medium Level
                 ; 0000 08FE // Error interrupt: Disabled
                 ; 0000 08FF TCC1.INTCTRLA=(TCC1.INTCTRLA & (~(TC1_ERRINTLVL_gm | TC1_OVFINTLVL_gm))) |
                 ; 0000 0900 	TC_ERRINTLVL_OFF_gc | TC_OVFINTLVL_MED_gc;
000a76 91e0 0846 	LDS  R30,2118
000a78 7fe0      	ANDI R30,LOW(0xF0)
000a79 60e2      	ORI  R30,2
000a7a 93e0 0846 	STS  2118,R30
                 ; 0000 0901 
                 ; 0000 0902 // Compare/Capture channel A interrupt: Disabled
                 ; 0000 0903 // Compare/Capture channel B interrupt: Disabled
                 ; 0000 0904 TCC1.INTCTRLB=(TCC1.INTCTRLB & (~(TC1_CCBINTLVL_gm | TC1_CCAINTLVL_gm))) |
                 ; 0000 0905 	TC_CCBINTLVL_OFF_gc | TC_CCAINTLVL_OFF_gc;
000a7c 91e0 0847 	LDS  R30,2119
000a7e 7fe0      	ANDI R30,LOW(0xF0)
000a7f 93e0 0847 	STS  2119,R30
                 ; 0000 0906 
                 ; 0000 0907 // High resolution extension: Off
                 ; 0000 0908 HIRESC.CTRL&= ~HIRES_HREN1_bm;
000a81 91e0 0890 	LDS  R30,2192
000a83 7fed      	ANDI R30,0xFD
000a84 93e0 0890 	STS  2192,R30
                 ; 0000 0909 
                 ; 0000 090A // Clear the interrupt flags
                 ; 0000 090B TCC1.INTFLAGS=TCC1.INTFLAGS;
000a86 91e0 084c 	LDS  R30,2124
000a88 93e0 084c 	STS  2124,R30
                 ; 0000 090C // Set counter register
                 ; 0000 090D TCC1.CNT=0x0000;
000a8a 940e 0e08 	CALL SUBOPT_0x1E
                 ; 0000 090E // Set period register
                 ; 0000 090F TCC1.PER=0xFFFF;
000a8c efef      	LDI  R30,LOW(65535)
000a8d efff      	LDI  R31,HIGH(65535)
000a8e 93e0 0866 	STS  2150,R30
000a90 93f0 0867 	STS  2150+1,R31
                 ; 0000 0910 // Set channel A Compare/Capture register
                 ; 0000 0911 TCC1.CCA=0x0000;
000a92 e0e0      	LDI  R30,LOW(0)
000a93 e0f0      	LDI  R31,HIGH(0)
000a94 93e0 0868 	STS  2152,R30
000a96 93f0 0869 	STS  2152+1,R31
                 ; 0000 0912 // Set channel B Compare/Capture register
                 ; 0000 0913 TCC1.CCB=0x0000;
000a98 93e0 086a 	STS  2154,R30
000a9a 93f0 086b 	STS  2154+1,R31
                 ; 0000 0914 
                 ; 0000 0915 // Restore interrupts enabled/disabled state
                 ; 0000 0916 SREG=s;
000a9c bf1f      	OUT  0x3F,R17
                 ; 0000 0917 }
                 _0x2060005:
000a9d 9119      	LD   R17,Y+
000a9e 9508      	RET
                 ;
                 ;unsigned int InterruptCounter = 0;
                 ;// Timer/counter TCC1 Overflow/Underflow interrupt service routine
                 ;interrupt [TCC1_OVF_vect] void tcc1_overflow_isr(void)
                 ; 0000 091C {
                 _tcc1_overflow_isr:
000a9f 93ea      	ST   -Y,R30
000aa0 93fa      	ST   -Y,R31
000aa1 b7ef      	IN   R30,SREG
000aa2 93ea      	ST   -Y,R30
                 ; 0000 091D // write your code here
                 ; 0000 091E     InterruptCounter++;
000aa3 91e0 286c 	LDS  R30,_InterruptCounter
000aa5 91f0 286d 	LDS  R31,_InterruptCounter+1
000aa7 9631      	ADIW R30,1
000aa8 93e0 286c 	STS  _InterruptCounter,R30
000aaa 93f0 286d 	STS  _InterruptCounter+1,R31
                 ; 0000 091F }
000aac 91e9      	LD   R30,Y+
000aad bfef      	OUT  SREG,R30
000aae 91f9      	LD   R31,Y+
000aaf 91e9      	LD   R30,Y+
000ab0 9518      	RETI
                 ;
                 ;// Declare your global variables here
                 ;flash unsigned char  picture[1024] = {
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,192,248,255,255,255,255,
                 ; 255,255,248,192,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,128,192,224,240,248,252,254,127, 63,
                 ;  31,143,143,223,255,255,254,252,248,240,224,224,224,224,224,192,
                 ; 192,192,192,224,224,240,240,240,248,248,248,248,248,248,248,240,
                 ; 240,240,248,252,254,254,254,252,248,248,248,248,248,248,248,240,
                 ; 240,240,224,192,192,128,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,192,248,252,254,254,252,248,192,  0,  0,  0,  0,
                 ; 240,240,248,248,248,252,252,252,254,190,191,191, 31, 31,  3,  3,
                 ;  31, 31,191,191,190,254,252,252,252,248,248,248,248,252,252,254,
                 ;  62, 62, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 63,127,254,255,
                 ; 255,255,255,255,255,255,127, 63, 31, 15,  7,  3,  3,  3, 15, 31,
                 ;  31, 31, 31, 15, 15,  3,  1,  1,  0, 28, 62,127,255,255,255,255,
                 ; 255,239,207,143, 15,  7,  1,129,193,227,247,255,255,255,255,127,
                 ;  63, 31,  7, 15, 63,127,127,126,124,252,248,248,240,252,254,190,
                 ;  62,127,127,127,255,255,255,255,247,255,255,255,127,127,127, 62,
                 ;   1,  1,  3,  3,  3,  7,  7,  7, 15, 15,127,255,255,255,248,248,
                 ; 254,255,255,255,255,255,247,255,255,255,255,255,  3,  1,  1,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  1,
                 ;   1,  3,  3,  1,  1,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  1,  3,
                 ;   7, 15, 15, 31, 63, 63, 63, 31, 15, 15,  7,  3,  1,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,128,193,227,255,255,255,255,
                 ; 254,  0,  0,  0,  1, 15, 31, 63, 63, 63, 15,  1,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,192,224,240,240,224,192,  0,  3, 31,127,255,255,
                 ; 255,255,231,195,129,129,  1,  1,  1,  1,  1,  1,  0,  0,  0,  0,
                 ;   0,128,225,255,159,129,193,127, 30,  0,112,248,156,148,148,220,
                 ;  88,  0,128,129,241,255,143,128,  0,  0,224,240,148,148,244,252,
                 ; 152,  0,  4, 28,252,196, 96, 60, 12,  4,  0,  0,  0,  0,  0,  0,
                 ;   0,128,225,255,159, 17, 49,249,207,134,  0,  0,240,224,224,224,
                 ; 192,128,128,  0,  0,  0,  0,128,199,207,207,143,135,247,255,255,
                 ; 255,255,252,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;  62, 62, 62,127,255,255,255,255,255,255,127, 62, 62, 62,252,241,
                 ; 251,255,255,255,255, 31, 31, 31, 31, 31, 31, 12,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,  2,  2,  2,  3,  2,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  3,  3,  7,  7,
                 ;  31,255,255,255,252,248,248,255,255,255,255,255,255,255,127, 63,
                 ; 127,255,255,252,248,240,240,240,224,224,224,192,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  1,  3,  7,  7, 55,121,252,252,252,254,255,255,
                 ; 255,255,255,255,255,255,254,252,124,252,248,248,248,248,252,252,
                 ; 252,252,184,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,192,224,224,224,192,128,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ; 192,224,224,224,192,  0,  0,  0,  0,  0,  0,  0,  0,128,224,248,
                 ; 252,252,252,248,224,224,224,224,224,224,224,240,240,240,248,252,
                 ; 254,255,255,255,255,255,255,255,127, 15,127,255,255,255,255,254,
                 ; 255,255,255,223,143,135,  7,  7,  7,  3,  3,  1,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  1, 31,127,
                 ; 127,127, 63, 31,  1,  0,  0,  0,  0,128,192,249,255,255,255,255,
                 ; 255,223,223,223,223,223,223,255,255,255,255,255, 31, 31, 31, 31,
                 ;  31, 15, 15, 15, 15, 31, 31, 63,126,254,252,252,252,248,248,254,
                 ; 255,255,255,255,255,254,248,248,252,252,254,254,127, 31, 31, 15,
                 ;   7,131,129,131,131,131,195,195,251,255,255,255,255,255,255,255,
                 ; 255,255,255,255,255,249,249,240,224,  0,224,240,249,255,255,255,
                 ; 127,127, 63, 63, 31, 31, 15,  6,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,  0,  0,  0, 60,126,254,254,255,255,255,255,127,127, 63, 63,
                 ;  63, 31, 31,  7,  7,  7,  7,  7,  7,  3,  3,  1,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,225,255,255,255,255,
                 ; 255,127, 62,127,255,255,255,255,255,225,  1,  0,  0,  0,  0,  6,
                 ;  15, 31, 31, 31, 31, 63, 63, 63,255,255,255,249,255,255,255,127,
                 ;  63, 63, 31, 31, 31, 31,255,255,255,255,255,255,255, 31,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0
                 ;};
                 ;
                 ;
                 ;
                 ;
                 ;
                 ;
                 ;unsigned int CTRLA_value = 0x01;
                 
                 	.DSEG
                 ;
                 ;inline void timer_stop (void)
                 ; 0000 096D {
                 
                 	.CSEG
                 _timer_stop:
                 ; 0000 096E   TCC0.CNT = 0x0000;
000ab1 940e 0e01 	CALL SUBOPT_0x1D
                 ; 0000 096F   TCC0.CTRLA = 0x00;
000ab3 e0e0      	LDI  R30,LOW(0)
000ab4 c002      	RJMP _0x2060004
                 ; 0000 0970 }
                 ;
                 ;inline void timer_start (void)
                 ; 0000 0973 {
                 _timer_start:
                 ; 0000 0974   TCC0.CTRLA = CTRLA_value;
000ab5 91e0 286e 	LDS  R30,_CTRLA_value
                 _0x2060004:
000ab7 93e0 0800 	STS  2048,R30
                 ; 0000 0975 }
000ab9 9508      	RET
                 ;
                 ;inline void set_7us (void)
                 ; 0000 0978 {
                 _set_7us:
                 ; 0000 0979   CTRLA_value = 0x01;
000aba e0e1      	LDI  R30,LOW(1)
000abb e0f0      	LDI  R31,HIGH(1)
000abc 93e0 286e 	STS  _CTRLA_value,R30
000abe 93f0 286f 	STS  _CTRLA_value+1,R31
                 ; 0000 097A   TCC0.PER=0x00DF;
000ac0 edef      	LDI  R30,LOW(223)
000ac1 e0f0      	LDI  R31,HIGH(223)
000ac2 c008      	RJMP _0x2060003
                 ; 0000 097B }
                 ;
                 ;inline void set_10ms (void)
                 ; 0000 097E {
                 _set_10ms:
                 ; 0000 097F   CTRLA_value = 0x04;
000ac3 e0e4      	LDI  R30,LOW(4)
000ac4 e0f0      	LDI  R31,HIGH(4)
000ac5 93e0 286e 	STS  _CTRLA_value,R30
000ac7 93f0 286f 	STS  _CTRLA_value+1,R31
                 ; 0000 0980   TCC0.PER=0x9C3F;
000ac9 e3ef      	LDI  R30,LOW(39999)
000aca e9fc      	LDI  R31,HIGH(39999)
                 _0x2060003:
000acb 93e0 0826 	STS  2086,R30
000acd 93f0 0827 	STS  2086+1,R31
                 ; 0000 0981 }
000acf 9508      	RET
                 ;
                 ;void main(void)
                 ; 0000 0984 {
                 _main:
                 ; 0000 0985 // Declare your local variables here
                 ; 0000 0986 unsigned char n;
                 ; 0000 0987 unsigned char str[22];
                 ; 0000 0988 
                 ; 0000 0989 // Interrupt system initialization
                 ; 0000 098A // Optimize for speed
                 ; 0000 098B #pragma optsize-
                 ; 0000 098C // Make sure the interrupts are disabled
                 ; 0000 098D #asm("cli")
000ad0 9766      	SBIW R28,22
                 ;	n -> R17
                 ;	str -> Y+0
000ad1 94f8      	cli
                 ; 0000 098E // Low level interrupt: Off
                 ; 0000 098F // Round-robin scheduling for low level interrupt: Off
                 ; 0000 0990 // Medium level interrupt: On
                 ; 0000 0991 // High level interrupt: On
                 ; 0000 0992 // The interrupt vectors will be placed at the start of the Application FLASH section
                 ; 0000 0993 n=(PMIC.CTRL & (~(PMIC_RREN_bm | PMIC_IVSEL_bm | PMIC_HILVLEN_bm | PMIC_MEDLVLEN_bm | PMIC_LOLVLEN_bm))) |
                 ; 0000 0994 	PMIC_MEDLVLEN_bm | PMIC_HILVLEN_bm;
000ad2 91e0 00a2 	LDS  R30,162
000ad4 73e8      	ANDI R30,LOW(0x38)
000ad5 60e6      	ORI  R30,LOW(0x6)
000ad6 2f1e      	MOV  R17,R30
                 ; 0000 0995 CCP=CCP_IOREG_gc;
000ad7 ede8      	LDI  R30,LOW(216)
000ad8 bfe4      	OUT  0x34,R30
                 ; 0000 0996 PMIC.CTRL=n;
000ad9 9310 00a2 	STS  162,R17
                 ; 0000 0997 // Set the default priority for round-robin scheduling
                 ; 0000 0998 PMIC.INTPRI=0x00;
000adb e0e0      	LDI  R30,LOW(0)
000adc 93e0 00a1 	STS  161,R30
                 ; 0000 0999 // Restore optimization for size if needed
                 ; 0000 099A #pragma optsize_default
                 ; 0000 099B 
                 ; 0000 099C // System clocks initialization
                 ; 0000 099D system_clocks_init();
000ade dd68      	RCALL _system_clocks_init
                 ; 0000 099E 
                 ; 0000 099F // Ports initialization
                 ; 0000 09A0 ports_init();
000adf ddae      	RCALL _ports_init
                 ; 0000 09A1 
                 ; 0000 09A2 // Virtual Ports initialization
                 ; 0000 09A3 vports_init();
000ae0 dee5      	RCALL _vports_init
                 ; 0000 09A4 
                 ; 0000 09A5 // Timer/Counter TCC0 initialization
                 ; 0000 09A6 tcc0_init();
000ae1 def5      	RCALL _tcc0_init
                 ; 0000 09A7 timer_stop;
000ae2 ebe1      	LDI  R30,LOW(_timer_stop)
000ae3 e0fa      	LDI  R31,HIGH(_timer_stop)
                 ; 0000 09A8 timer_interrupt_enable = (void (*)())(timer_start);
000ae4 ebe5      	LDI  R30,LOW(_timer_start)
000ae5 e0fa      	LDI  R31,HIGH(_timer_start)
000ae6 012f      	MOVW R4,R30
                 ; 0000 09A9 timer_interrupt_disable = (void (*)())(timer_stop);
000ae7 ebe1      	LDI  R30,LOW(_timer_stop)
000ae8 e0fa      	LDI  R31,HIGH(_timer_stop)
000ae9 013f      	MOVW R6,R30
                 ; 0000 09AA set_delay_7us = (void (*)())(set_7us);
000aea ebea      	LDI  R30,LOW(_set_7us)
000aeb e0fa      	LDI  R31,HIGH(_set_7us)
000aec 014f      	MOVW R8,R30
                 ; 0000 09AB set_delay_10ms = (void (*)())(set_10ms);
000aed ece3      	LDI  R30,LOW(_set_10ms)
000aee e0fa      	LDI  R31,HIGH(_set_10ms)
000aef 015f      	MOVW R10,R30
                 ; 0000 09AC 
                 ; 0000 09AD // Timer/Counter TCC1 initialization
                 ; 0000 09AE tcc1_init();
000af0 df6d      	RCALL _tcc1_init
                 ; 0000 09AF 
                 ; 0000 09B0 // Globaly enable interrupts
                 ; 0000 09B1 #asm("sei")
000af1 9478      	sei
                 ; 0000 09B2 delay_ms(500);
000af2 efe4      	LDI  R30,LOW(500)
000af3 e0f1      	LDI  R31,HIGH(500)
000af4 93fa      	ST   -Y,R31
000af5 93ea      	ST   -Y,R30
000af6 940e 0e4a 	CALL _delay_ms
                 ; 0000 09B3 glcd_define2(&(PORTE.OUT), &(PORTD.OUT), 1, &(PORTD.OUT), 4, &(PORTD.OUT), 5, &(PORTF.OUT), 1, &(PORTF.OUT), 2, &(PORTF.OUT), 3);
000af8 e8e4      	LDI  R30,LOW(1668)
000af9 e0f6      	LDI  R31,HIGH(1668)
000afa 93fa      	ST   -Y,R31
000afb 93ea      	ST   -Y,R30
000afc 940e 0e0f 	CALL SUBOPT_0x1F
000afe e0e1      	LDI  R30,LOW(1)
000aff 93ea      	ST   -Y,R30
000b00 940e 0e0f 	CALL SUBOPT_0x1F
000b02 e0e4      	LDI  R30,LOW(4)
000b03 93ea      	ST   -Y,R30
000b04 940e 0e0f 	CALL SUBOPT_0x1F
000b06 e0e5      	LDI  R30,LOW(5)
000b07 940e 0e14 	CALL SUBOPT_0x20
000b09 e0e1      	LDI  R30,LOW(1)
000b0a 940e 0e14 	CALL SUBOPT_0x20
000b0c e0e2      	LDI  R30,LOW(2)
000b0d 940e 0e14 	CALL SUBOPT_0x20
000b0f e0e3      	LDI  R30,LOW(3)
000b10 93ea      	ST   -Y,R30
000b11 dbe5      	RCALL _glcd_define2
                 ; 0000 09B4 glcd_init2();
000b12 dc72      	RCALL _glcd_init2
                 ; 0000 09B5 TCC1.CNT = 0;
000b13 940e 0e08 	CALL SUBOPT_0x1E
                 ; 0000 09B6 InterruptCounter = 0;
000b15 e0e0      	LDI  R30,LOW(0)
000b16 93e0 286c 	STS  _InterruptCounter,R30
000b18 93e0 286d 	STS  _InterruptCounter+1,R30
                 ; 0000 09B7 glcd_putbmp2 (picture);
000b1a e1e6      	LDI  R30,LOW(_picture*2)
000b1b e0f4      	LDI  R31,HIGH(_picture*2)
000b1c 93fa      	ST   -Y,R31
000b1d 93ea      	ST   -Y,R30
000b1e dd0b      	RCALL _glcd_putbmp2
                 ; 0000 09B8 delay_ms(1000);
000b1f eee8      	LDI  R30,LOW(1000)
000b20 e0f3      	LDI  R31,HIGH(1000)
000b21 93fa      	ST   -Y,R31
000b22 93ea      	ST   -Y,R30
000b23 940e 0e4a 	CALL _delay_ms
                 ; 0000 09B9 TCC1.CTRLA = 0x00;
000b25 e0e0      	LDI  R30,LOW(0)
000b26 93e0 0840 	STS  2112,R30
                 ; 0000 09BA sprintf(str,"0x%04X%04X",InterruptCounter,TCC1.CNT);
000b28 01fe      	MOVW R30,R28
000b29 93fa      	ST   -Y,R31
000b2a 93ea      	ST   -Y,R30
                +
000b2b e2ea     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
000b2c e0f8     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
000b2d 93fa      	ST   -Y,R31
000b2e 93ea      	ST   -Y,R30
000b2f 91e0 286c 	LDS  R30,_InterruptCounter
000b31 91f0 286d 	LDS  R31,_InterruptCounter+1
000b33 2766      	CLR  R22
000b34 2777      	CLR  R23
000b35 940e 0e9d 	CALL __PUTPARD1
000b37 91e0 0860 	LDS  R30,2144
000b39 91f0 0861 	LDS  R31,2144+1
000b3b 2766      	CLR  R22
000b3c 2777      	CLR  R23
000b3d 940e 0e9d 	CALL __PUTPARD1
000b3f e088      	LDI  R24,8
000b40 d17e      	RCALL _sprintf
000b41 962c      	ADIW R28,12
                 ; 0000 09BB glcd_clear2();
000b42 dcd5      	RCALL _glcd_clear2
                 ; 0000 09BC glcd_puts_center2(0,str);
000b43 e0e0      	LDI  R30,LOW(0)
000b44 93ea      	ST   -Y,R30
000b45 01fe      	MOVW R30,R28
000b46 9631      	ADIW R30,1
000b47 93fa      	ST   -Y,R31
000b48 93ea      	ST   -Y,R30
000b49 dcaf      	RCALL _glcd_puts_center2
                 ; 0000 09BD 
                 ; 0000 09BE 
                 ; 0000 09BF while (1)
                 _0x14B:
                 ; 0000 09C0       {
                 ; 0000 09C1       // Place your code here
                 ; 0000 09C2 
                 ; 0000 09C3       }
000b4a cfff      	RJMP _0x14B
                 ; 0000 09C4 }
                 _0x14E:
000b4b cfff      	RJMP _0x14E
                 
                 	.CSEG
                 _put_buff_G100:
000b4c 931a      	ST   -Y,R17
000b4d 930a      	ST   -Y,R16
000b4e 81aa      	LDD  R26,Y+2
000b4f 81bb      	LDD  R27,Y+2+1
000b50 9612      	ADIW R26,2
000b51 940e 0e95 	CALL __GETW1P
000b53 9730      	SBIW R30,0
000b54 f159      	BREQ _0x2000016
000b55 81aa      	LDD  R26,Y+2
000b56 81bb      	LDD  R27,Y+2+1
000b57 9614      	ADIW R26,4
000b58 940e 0e95 	CALL __GETW1P
000b5a 018f      	MOVW R16,R30
000b5b 9730      	SBIW R30,0
000b5c f061      	BREQ _0x2000018
                +
000b5d 3002     +CPI R16 , LOW ( 2 )
000b5e e0e0     +LDI R30 , HIGH ( 2 )
000b5f 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
000b60 f0f0      	BRLO _0x2000019
000b61 01f8      	MOVW R30,R16
000b62 9731      	SBIW R30,1
000b63 018f      	MOVW R16,R30
                +
000b64 81aa     +LDD R26 , Y + 2
000b65 81bb     +LDD R27 , Y + 2 + 1
000b66 9614     +ADIW R26 , 4
000b67 93ed     +ST X + , R30
000b68 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2000018:
000b69 81aa      	LDD  R26,Y+2
000b6a 81bb      	LDD  R27,Y+2+1
000b6b 9612      	ADIW R26,2
000b6c 940e 0e95 	CALL __GETW1P
000b6e 9631      	ADIW R30,1
000b6f 93ed      	ST   X+,R30
000b70 93fc      	ST   X,R31
000b71 9731      	SBIW R30,1
000b72 81ac      	LDD  R26,Y+4
000b73 83a0      	STD  Z+0,R26
000b74 81aa      	LDD  R26,Y+2
000b75 81bb      	LDD  R27,Y+2+1
000b76 940e 0e95 	CALL __GETW1P
000b78 23ff      	TST  R31
000b79 f02a      	BRMI _0x200001A
000b7a 940e 0e95 	CALL __GETW1P
000b7c 9631      	ADIW R30,1
000b7d 93ed      	ST   X+,R30
000b7e 93fc      	ST   X,R31
                 _0x200001A:
                 _0x2000019:
000b7f c006      	RJMP _0x200001B
                 _0x2000016:
000b80 81aa      	LDD  R26,Y+2
000b81 81bb      	LDD  R27,Y+2+1
000b82 efef      	LDI  R30,LOW(65535)
000b83 efff      	LDI  R31,HIGH(65535)
000b84 93ed      	ST   X+,R30
000b85 93fc      	ST   X,R31
                 _0x200001B:
000b86 8119      	LDD  R17,Y+1
000b87 8108      	LDD  R16,Y+0
000b88 9625      	ADIW R28,5
000b89 9508      	RET
                 __print_G100:
000b8a 9726      	SBIW R28,6
000b8b 940e 0ea9 	CALL __SAVELOCR6
000b8d e010      	LDI  R17,0
000b8e 85ac      	LDD  R26,Y+12
000b8f 85bd      	LDD  R27,Y+12+1
000b90 e0e0      	LDI  R30,LOW(0)
000b91 e0f0      	LDI  R31,HIGH(0)
000b92 93ed      	ST   X+,R30
000b93 93fc      	ST   X,R31
                 _0x200001C:
000b94 89ea      	LDD  R30,Y+18
000b95 89fb      	LDD  R31,Y+18+1
000b96 9631      	ADIW R30,1
000b97 8bea      	STD  Y+18,R30
000b98 8bfb      	STD  Y+18+1,R31
000b99 9731      	SBIW R30,1
000b9a 91e4      	LPM  R30,Z
000b9b 2f2e      	MOV  R18,R30
000b9c 30e0      	CPI  R30,0
000b9d f411      	BRNE PC+3
000b9e 940c 0cb7 	JMP _0x200001E
000ba0 2fe1      	MOV  R30,R17
000ba1 30e0      	CPI  R30,0
000ba2 f439      	BRNE _0x2000022
000ba3 3225      	CPI  R18,37
000ba4 f411      	BRNE _0x2000023
000ba5 e011      	LDI  R17,LOW(1)
000ba6 c002      	RJMP _0x2000024
                 _0x2000023:
000ba7 940e 0e1a 	CALL SUBOPT_0x21
                 _0x2000024:
000ba9 c10c      	RJMP _0x2000021
                 _0x2000022:
000baa 30e1      	CPI  R30,LOW(0x1)
000bab f4a9      	BRNE _0x2000025
000bac 3225      	CPI  R18,37
000bad f419      	BRNE _0x2000026
000bae 940e 0e1a 	CALL SUBOPT_0x21
000bb0 c104      	RJMP _0x20000CF
                 _0x2000026:
000bb1 e012      	LDI  R17,LOW(2)
000bb2 e040      	LDI  R20,LOW(0)
000bb3 e000      	LDI  R16,LOW(0)
000bb4 322d      	CPI  R18,45
000bb5 f411      	BRNE _0x2000027
000bb6 e001      	LDI  R16,LOW(1)
000bb7 c0fe      	RJMP _0x2000021
                 _0x2000027:
000bb8 322b      	CPI  R18,43
000bb9 f411      	BRNE _0x2000028
000bba e24b      	LDI  R20,LOW(43)
000bbb c0fa      	RJMP _0x2000021
                 _0x2000028:
000bbc 3220      	CPI  R18,32
000bbd f411      	BRNE _0x2000029
000bbe e240      	LDI  R20,LOW(32)
000bbf c0f6      	RJMP _0x2000021
                 _0x2000029:
000bc0 c002      	RJMP _0x200002A
                 _0x2000025:
000bc1 30e2      	CPI  R30,LOW(0x2)
000bc2 f439      	BRNE _0x200002B
                 _0x200002A:
000bc3 e050      	LDI  R21,LOW(0)
000bc4 e013      	LDI  R17,LOW(3)
000bc5 3320      	CPI  R18,48
000bc6 f411      	BRNE _0x200002C
000bc7 6800      	ORI  R16,LOW(128)
000bc8 c0ed      	RJMP _0x2000021
                 _0x200002C:
000bc9 c004      	RJMP _0x200002D
                 _0x200002B:
000bca 30e3      	CPI  R30,LOW(0x3)
000bcb f011      	BREQ PC+3
000bcc 940c 0cb6 	JMP _0x2000021
                 _0x200002D:
000bce 3320      	CPI  R18,48
000bcf f010      	BRLO _0x2000030
000bd0 332a      	CPI  R18,58
000bd1 f008      	BRLO _0x2000031
                 _0x2000030:
000bd2 c007      	RJMP _0x200002F
                 _0x2000031:
000bd3 e0aa      	LDI  R26,LOW(10)
000bd4 9f5a      	MUL  R21,R26
000bd5 2d50      	MOV  R21,R0
000bd6 2fe2      	MOV  R30,R18
000bd7 53e0      	SUBI R30,LOW(48)
000bd8 0f5e      	ADD  R21,R30
000bd9 c0dc      	RJMP _0x2000021
                 _0x200002F:
000bda 2fe2      	MOV  R30,R18
000bdb 36e3      	CPI  R30,LOW(0x63)
000bdc f449      	BRNE _0x2000035
000bdd 940e 0e23 	CALL SUBOPT_0x22
000bdf 89e8      	LDD  R30,Y+16
000be0 89f9      	LDD  R31,Y+16+1
000be1 81a4      	LDD  R26,Z+4
000be2 93aa      	ST   -Y,R26
000be3 940e 0e29 	CALL SUBOPT_0x23
000be5 c0cf      	RJMP _0x2000036
                 _0x2000035:
000be6 37e3      	CPI  R30,LOW(0x73)
000be7 f441      	BRNE _0x2000038
000be8 940e 0e23 	CALL SUBOPT_0x22
000bea 940e 0e31 	CALL SUBOPT_0x24
000bec 940e 0cf5 	CALL _strlen
000bee 2f1e      	MOV  R17,R30
000bef c00a      	RJMP _0x2000039
                 _0x2000038:
000bf0 37e0      	CPI  R30,LOW(0x70)
000bf1 f461      	BRNE _0x200003B
000bf2 940e 0e23 	CALL SUBOPT_0x22
000bf4 940e 0e31 	CALL SUBOPT_0x24
000bf6 940e 0cff 	CALL _strlenf
000bf8 2f1e      	MOV  R17,R30
000bf9 6008      	ORI  R16,LOW(8)
                 _0x2000039:
000bfa 6002      	ORI  R16,LOW(2)
000bfb 770f      	ANDI R16,LOW(127)
000bfc e030      	LDI  R19,LOW(0)
000bfd c035      	RJMP _0x200003C
                 _0x200003B:
000bfe 36e4      	CPI  R30,LOW(0x64)
000bff f011      	BREQ _0x200003F
000c00 36e9      	CPI  R30,LOW(0x69)
000c01 f411      	BRNE _0x2000040
                 _0x200003F:
000c02 6004      	ORI  R16,LOW(4)
000c03 c002      	RJMP _0x2000041
                 _0x2000040:
000c04 37e5      	CPI  R30,LOW(0x75)
000c05 f431      	BRNE _0x2000042
                 _0x2000041:
000c06 e1e6      	LDI  R30,LOW(_tbl10_G100*2)
000c07 e0f8      	LDI  R31,HIGH(_tbl10_G100*2)
000c08 83ee      	STD  Y+6,R30
000c09 83ff      	STD  Y+6+1,R31
000c0a e015      	LDI  R17,LOW(5)
000c0b c00d      	RJMP _0x2000043
                 _0x2000042:
000c0c 35e8      	CPI  R30,LOW(0x58)
000c0d f411      	BRNE _0x2000045
000c0e 6008      	ORI  R16,LOW(8)
000c0f c004      	RJMP _0x2000046
                 _0x2000045:
000c10 37e8      	CPI  R30,LOW(0x78)
000c11 f011      	BREQ PC+3
000c12 940c 0cb5 	JMP _0x2000077
                 _0x2000046:
000c14 e2e0      	LDI  R30,LOW(_tbl16_G100*2)
000c15 e0f8      	LDI  R31,HIGH(_tbl16_G100*2)
000c16 83ee      	STD  Y+6,R30
000c17 83ff      	STD  Y+6+1,R31
000c18 e014      	LDI  R17,LOW(4)
                 _0x2000043:
000c19 ff02      	SBRS R16,2
000c1a c014      	RJMP _0x2000048
000c1b 940e 0e23 	CALL SUBOPT_0x22
000c1d 940e 0e3b 	CALL SUBOPT_0x25
000c1f 85ab      	LDD  R26,Y+11
000c20 23aa      	TST  R26
000c21 f43a      	BRPL _0x2000049
000c22 85ea      	LDD  R30,Y+10
000c23 85fb      	LDD  R31,Y+10+1
000c24 940e 0e5a 	CALL __ANEGW1
000c26 87ea      	STD  Y+10,R30
000c27 87fb      	STD  Y+10+1,R31
000c28 e24d      	LDI  R20,LOW(45)
                 _0x2000049:
000c29 3040      	CPI  R20,0
000c2a f011      	BREQ _0x200004A
000c2b 5f1f      	SUBI R17,-LOW(1)
000c2c c001      	RJMP _0x200004B
                 _0x200004A:
000c2d 7f0b      	ANDI R16,LOW(251)
                 _0x200004B:
000c2e c004      	RJMP _0x200004C
                 _0x2000048:
000c2f 940e 0e23 	CALL SUBOPT_0x22
000c31 940e 0e3b 	CALL SUBOPT_0x25
                 _0x200004C:
                 _0x200003C:
000c33 fd00      	SBRC R16,0
000c34 c011      	RJMP _0x200004D
                 _0x200004E:
000c35 1715      	CP   R17,R21
000c36 f478      	BRSH _0x2000050
000c37 ff07      	SBRS R16,7
000c38 c008      	RJMP _0x2000051
000c39 ff02      	SBRS R16,2
000c3a c004      	RJMP _0x2000052
000c3b 7f0b      	ANDI R16,LOW(251)
000c3c 2f24      	MOV  R18,R20
000c3d 5011      	SUBI R17,LOW(1)
000c3e c001      	RJMP _0x2000053
                 _0x2000052:
000c3f e320      	LDI  R18,LOW(48)
                 _0x2000053:
000c40 c001      	RJMP _0x2000054
                 _0x2000051:
000c41 e220      	LDI  R18,LOW(32)
                 _0x2000054:
000c42 940e 0e1a 	CALL SUBOPT_0x21
000c44 5051      	SUBI R21,LOW(1)
000c45 cfef      	RJMP _0x200004E
                 _0x2000050:
                 _0x200004D:
000c46 2f31      	MOV  R19,R17
000c47 ff01      	SBRS R16,1
000c48 c017      	RJMP _0x2000055
                 _0x2000056:
000c49 3030      	CPI  R19,0
000c4a f0a1      	BREQ _0x2000058
000c4b ff03      	SBRS R16,3
000c4c c006      	RJMP _0x2000059
000c4d 81ee      	LDD  R30,Y+6
000c4e 81ff      	LDD  R31,Y+6+1
000c4f 9125      	LPM  R18,Z+
000c50 83ee      	STD  Y+6,R30
000c51 83ff      	STD  Y+6+1,R31
000c52 c005      	RJMP _0x200005A
                 _0x2000059:
000c53 81ae      	LDD  R26,Y+6
000c54 81bf      	LDD  R27,Y+6+1
000c55 912d      	LD   R18,X+
000c56 83ae      	STD  Y+6,R26
000c57 83bf      	STD  Y+6+1,R27
                 _0x200005A:
000c58 940e 0e1a 	CALL SUBOPT_0x21
000c5a 3050      	CPI  R21,0
000c5b f009      	BREQ _0x200005B
000c5c 5051      	SUBI R21,LOW(1)
                 _0x200005B:
000c5d 5031      	SUBI R19,LOW(1)
000c5e cfea      	RJMP _0x2000056
                 _0x2000058:
000c5f c04b      	RJMP _0x200005C
                 _0x2000055:
                 _0x200005E:
000c60 e320      	LDI  R18,LOW(48)
000c61 81ee      	LDD  R30,Y+6
000c62 81ff      	LDD  R31,Y+6+1
000c63 940e 0e99 	CALL __GETW1PF
000c65 87e8      	STD  Y+8,R30
000c66 87f9      	STD  Y+8+1,R31
000c67 81ee      	LDD  R30,Y+6
000c68 81ff      	LDD  R31,Y+6+1
000c69 9632      	ADIW R30,2
000c6a 83ee      	STD  Y+6,R30
000c6b 83ff      	STD  Y+6+1,R31
                 _0x2000060:
000c6c 85e8      	LDD  R30,Y+8
000c6d 85f9      	LDD  R31,Y+8+1
000c6e 85aa      	LDD  R26,Y+10
000c6f 85bb      	LDD  R27,Y+10+1
000c70 17ae      	CP   R26,R30
000c71 07bf      	CPC  R27,R31
000c72 f050      	BRLO _0x2000062
000c73 5f2f      	SUBI R18,-LOW(1)
000c74 85a8      	LDD  R26,Y+8
000c75 85b9      	LDD  R27,Y+8+1
000c76 85ea      	LDD  R30,Y+10
000c77 85fb      	LDD  R31,Y+10+1
000c78 1bea      	SUB  R30,R26
000c79 0bfb      	SBC  R31,R27
000c7a 87ea      	STD  Y+10,R30
000c7b 87fb      	STD  Y+10+1,R31
000c7c cfef      	RJMP _0x2000060
                 _0x2000062:
000c7d 332a      	CPI  R18,58
000c7e f028      	BRLO _0x2000063
000c7f ff03      	SBRS R16,3
000c80 c002      	RJMP _0x2000064
000c81 5f29      	SUBI R18,-LOW(7)
000c82 c001      	RJMP _0x2000065
                 _0x2000064:
000c83 5d29      	SUBI R18,-LOW(39)
                 _0x2000065:
                 _0x2000063:
000c84 fd04      	SBRC R16,4
000c85 c01a      	RJMP _0x2000067
000c86 3321      	CPI  R18,49
000c87 f420      	BRSH _0x2000069
000c88 85a8      	LDD  R26,Y+8
000c89 85b9      	LDD  R27,Y+8+1
000c8a 9711      	SBIW R26,1
000c8b f409      	BRNE _0x2000068
                 _0x2000069:
000c8c c009      	RJMP _0x20000D0
                 _0x2000068:
000c8d 1753      	CP   R21,R19
000c8e f010      	BRLO _0x200006D
000c8f ff00      	SBRS R16,0
000c90 c001      	RJMP _0x200006E
                 _0x200006D:
000c91 c013      	RJMP _0x200006C
                 _0x200006E:
000c92 e220      	LDI  R18,LOW(32)
000c93 ff07      	SBRS R16,7
000c94 c00b      	RJMP _0x200006F
000c95 e320      	LDI  R18,LOW(48)
                 _0x20000D0:
000c96 6100      	ORI  R16,LOW(16)
000c97 ff02      	SBRS R16,2
000c98 c007      	RJMP _0x2000070
000c99 7f0b      	ANDI R16,LOW(251)
000c9a 934a      	ST   -Y,R20
000c9b 940e 0e29 	CALL SUBOPT_0x23
000c9d 3050      	CPI  R21,0
000c9e f009      	BREQ _0x2000071
000c9f 5051      	SUBI R21,LOW(1)
                 _0x2000071:
                 _0x2000070:
                 _0x200006F:
                 _0x2000067:
000ca0 940e 0e1a 	CALL SUBOPT_0x21
000ca2 3050      	CPI  R21,0
000ca3 f009      	BREQ _0x2000072
000ca4 5051      	SUBI R21,LOW(1)
                 _0x2000072:
                 _0x200006C:
000ca5 5031      	SUBI R19,LOW(1)
000ca6 85a8      	LDD  R26,Y+8
000ca7 85b9      	LDD  R27,Y+8+1
000ca8 9712      	SBIW R26,2
000ca9 f008      	BRLO _0x200005F
000caa cfb5      	RJMP _0x200005E
                 _0x200005F:
                 _0x200005C:
000cab ff00      	SBRS R16,0
000cac c008      	RJMP _0x2000073
                 _0x2000074:
000cad 3050      	CPI  R21,0
000cae f031      	BREQ _0x2000076
000caf 5051      	SUBI R21,LOW(1)
000cb0 e2e0      	LDI  R30,LOW(32)
000cb1 93ea      	ST   -Y,R30
000cb2 940e 0e29 	CALL SUBOPT_0x23
000cb4 cff8      	RJMP _0x2000074
                 _0x2000076:
                 _0x2000073:
                 _0x2000077:
                 _0x2000036:
                 _0x20000CF:
000cb5 e010      	LDI  R17,LOW(0)
                 _0x2000021:
000cb6 cedd      	RJMP _0x200001C
                 _0x200001E:
000cb7 85ac      	LDD  R26,Y+12
000cb8 85bd      	LDD  R27,Y+12+1
000cb9 940e 0e95 	CALL __GETW1P
000cbb 940e 0eb0 	CALL __LOADLOCR6
                 _0x2060002:
000cbd 9664      	ADIW R28,20
000cbe 9508      	RET
                 _sprintf:
000cbf 92ff      	PUSH R15
000cc0 2ef8      	MOV  R15,R24
000cc1 9726      	SBIW R28,6
000cc2 940e 0eab 	CALL __SAVELOCR4
000cc4 940e 0e43 	CALL SUBOPT_0x26
000cc6 9730      	SBIW R30,0
000cc7 f419      	BRNE _0x2000078
000cc8 efef      	LDI  R30,LOW(65535)
000cc9 efff      	LDI  R31,HIGH(65535)
000cca c025      	RJMP _0x2060001
                 _0x2000078:
000ccb 01de      	MOVW R26,R28
000ccc 9616      	ADIW R26,6
000ccd 940e 0e56 	CALL __ADDW2R15
000ccf 018d      	MOVW R16,R26
000cd0 940e 0e43 	CALL SUBOPT_0x26
000cd2 83ee      	STD  Y+6,R30
000cd3 83ff      	STD  Y+6+1,R31
000cd4 e0e0      	LDI  R30,LOW(0)
000cd5 87e8      	STD  Y+8,R30
000cd6 87e9      	STD  Y+8+1,R30
000cd7 01de      	MOVW R26,R28
000cd8 961a      	ADIW R26,10
000cd9 940e 0e56 	CALL __ADDW2R15
000cdb 940e 0e95 	CALL __GETW1P
000cdd 93fa      	ST   -Y,R31
000cde 93ea      	ST   -Y,R30
000cdf 931a      	ST   -Y,R17
000ce0 930a      	ST   -Y,R16
000ce1 e4ec      	LDI  R30,LOW(_put_buff_G100)
000ce2 e0fb      	LDI  R31,HIGH(_put_buff_G100)
000ce3 93fa      	ST   -Y,R31
000ce4 93ea      	ST   -Y,R30
000ce5 01fe      	MOVW R30,R28
000ce6 963a      	ADIW R30,10
000ce7 93fa      	ST   -Y,R31
000ce8 93ea      	ST   -Y,R30
000ce9 dea0      	RCALL __print_G100
000cea 019f      	MOVW R18,R30
000ceb 81ae      	LDD  R26,Y+6
000cec 81bf      	LDD  R27,Y+6+1
000ced e0e0      	LDI  R30,LOW(0)
000cee 93ec      	ST   X,R30
000cef 01f9      	MOVW R30,R18
                 _0x2060001:
000cf0 940e 0eb2 	CALL __LOADLOCR4
000cf2 962a      	ADIW R28,10
000cf3 90ff      	POP  R15
000cf4 9508      	RET
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
000cf5 91a9          ld   r26,y+
000cf6 91b9          ld   r27,y+
000cf7 27ee          clr  r30
000cf8 27ff          clr  r31
                 strlen0:
000cf9 916d          ld   r22,x+
000cfa 2366          tst  r22
000cfb f011          breq strlen1
000cfc 9631          adiw r30,1
000cfd cffb          rjmp strlen0
                 strlen1:
000cfe 9508          ret
                 _strlenf:
000cff 27aa          clr  r26
000d00 27bb          clr  r27
000d01 91e9          ld   r30,y+
000d02 91f9          ld   r31,y+
                 strlenf0:
000d03 9005      	lpm  r0,z+
000d04 2000          tst  r0
000d05 f011          breq strlenf1
000d06 9611          adiw r26,1
000d07 cffb          rjmp strlenf0
                 strlenf1:
000d08 01fd          movw r30,r26
000d09 9508          ret
                 
                 	.DSEG
                 _glcd_data_address_G000:
002800           	.BYTE 0x2
                 _glcd_rs_address_G000:
002802           	.BYTE 0x2
                 _glcd_rs_bit_msk_G000:
002804           	.BYTE 0x1
                 _glcd_rw_address_G000:
002805           	.BYTE 0x2
                 _glcd_rw_bit_msk_G000:
002807           	.BYTE 0x1
                 _glcd_en_address_G000:
002808           	.BYTE 0x2
                 _glcd_en_bit_msk_G000:
00280a           	.BYTE 0x1
                 _glcd_cs1_address_G000:
00280b           	.BYTE 0x2
                 _glcd_cs1_bit_msk_G000:
00280d           	.BYTE 0x1
                 _glcd_cs2_address_G000:
00280e           	.BYTE 0x2
                 _glcd_cs2_bit_msk_G000:
002810           	.BYTE 0x1
                 _glcd_rst_address_G000:
002811           	.BYTE 0x2
                 _glcd_rst_bit_msk_G000:
002813           	.BYTE 0x1
                 _CaseAddress:
002814           	.BYTE 0x42
                 _CaseStack:
002856           	.BYTE 0xA
                 _GlcdColumn:
002860           	.BYTE 0x1
                 _GlcdDataByte:
002861           	.BYTE 0x1
                 _GlcdChar:
002862           	.BYTE 0x1
                 _GlcdString:
002863           	.BYTE 0x2
                 _GlcdFlashString:
002865           	.BYTE 0x2
                 _GlcdFlashPointer:
002867           	.BYTE 0x2
                 _i_S0000005000:
002869           	.BYTE 0x1
                 _j_S0000005000:
00286a           	.BYTE 0x2
                 _InterruptCounter:
00286c           	.BYTE 0x2
                 _CTRLA_value:
00286e           	.BYTE 0x2
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 15 TIMES, CODE SIZE REDUCTION:221 WORDS
                 SUBOPT_0x0:
000d0a 2ded      	MOV  R30,R13
000d0b e0f0      	LDI  R31,0
000d0c 5aea      	SUBI R30,LOW(-_CaseStack)
000d0d 4df7      	SBCI R31,HIGH(-_CaseStack)
000d0e 81e0      	LD   R30,Z
000d0f e1a4      	LDI  R26,LOW(_CaseAddress)
000d10 e2b8      	LDI  R27,HIGH(_CaseAddress)
000d11 e0f0      	LDI  R31,0
000d12 0fee      	LSL  R30
000d13 1fff      	ROL  R31
000d14 0fae      	ADD  R26,R30
000d15 1fbf      	ADC  R27,R31
000d16 902d      	LD   R2,X+
000d17 903c      	LD   R3,X
000d18 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 14 TIMES, CODE SIZE REDUCTION:36 WORDS
                 SUBOPT_0x1:
000d19 940e 0476 	CALL _PopCase
000d1b 2ded      	MOV  R30,R13
000d1c 95e0      	COM  R30
000d1d 30e0      	CPI  R30,0
000d1e 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 28 TIMES, CODE SIZE REDUCTION:105 WORDS
                 SUBOPT_0x2:
000d1f 2ded      	MOV  R30,R13
000d20 e0f0      	LDI  R31,0
000d21 5aea      	SUBI R30,LOW(-_CaseStack)
000d22 4df7      	SBCI R31,HIGH(-_CaseStack)
000d23 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x3:
000d24 91e0 280a 	LDS  R30,_glcd_en_bit_msk_G000
                +
000d26 91a0 2808+LDS R26 , _glcd_en_address_G000
000d28 91b0 2809+LDS R27 , _glcd_en_address_G000 + 1
000d2a 9612     +ADIW R26 , 2
000d2b 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_en_address_G000,2
000d2c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x4:
000d2d 91e0 280a 	LDS  R30,_glcd_en_bit_msk_G000
                +
000d2f 91a0 2808+LDS R26 , _glcd_en_address_G000
000d31 91b0 2809+LDS R27 , _glcd_en_address_G000 + 1
000d33 9611     +ADIW R26 , 1
000d34 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_en_address_G000,1
000d35 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:11 WORDS
                 SUBOPT_0x5:
000d36 91e0 280d 	LDS  R30,_glcd_cs1_bit_msk_G000
                +
000d38 91a0 280b+LDS R26 , _glcd_cs1_address_G000
000d3a 91b0 280c+LDS R27 , _glcd_cs1_address_G000 + 1
000d3c 9613     +ADIW R26 , 3
000d3d 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_cs1_address_G000,3
000d3e 91e0 2810 	LDS  R30,_glcd_cs2_bit_msk_G000
                +
000d40 91a0 280e+LDS R26 , _glcd_cs2_address_G000
000d42 91b0 280f+LDS R27 , _glcd_cs2_address_G000 + 1
000d44 9613     +ADIW R26 , 3
000d45 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_cs2_address_G000,3
000d46 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 15 TIMES, CODE SIZE REDUCTION:25 WORDS
                 SUBOPT_0x6:
000d47 91a0 2800 	LDS  R26,_glcd_data_address_G000
000d49 91b0 2801 	LDS  R27,_glcd_data_address_G000+1
000d4b 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x7:
000d4c 93e0 2869 	STS  _i_S0000005000,R30
000d4e 91a0 2869 	LDS  R26,_i_S0000005000
000d50 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:27 WORDS
                 SUBOPT_0x8:
000d51 91e0 2804 	LDS  R30,_glcd_rs_bit_msk_G000
                +
000d53 91a0 2802+LDS R26 , _glcd_rs_address_G000
000d55 91b0 2803+LDS R27 , _glcd_rs_address_G000 + 1
000d57 9612     +ADIW R26 , 2
000d58 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_rs_address_G000,2
000d59 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:39 WORDS
                 SUBOPT_0x9:
000d5a 91e0 280d 	LDS  R30,_glcd_cs1_bit_msk_G000
                +
000d5c 91a0 280b+LDS R26 , _glcd_cs1_address_G000
000d5e 91b0 280c+LDS R27 , _glcd_cs1_address_G000 + 1
000d60 9612     +ADIW R26 , 2
000d61 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_cs1_address_G000,2
000d62 91e0 2810 	LDS  R30,_glcd_cs2_bit_msk_G000
                +
000d64 91a0 280e+LDS R26 , _glcd_cs2_address_G000
000d66 91b0 280f+LDS R27 , _glcd_cs2_address_G000 + 1
000d68 9611     +ADIW R26 , 1
000d69 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_cs2_address_G000,1
000d6a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0xA:
000d6b 91e0 2813 	LDS  R30,_glcd_rst_bit_msk_G000
                +
000d6d 91a0 2811+LDS R26 , _glcd_rst_address_G000
000d6f 91b0 2812+LDS R27 , _glcd_rst_address_G000 + 1
000d71 9611     +ADIW R26 , 1
000d72 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_rst_address_G000,1
000d73 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0xB:
000d74 91e0 2813 	LDS  R30,_glcd_rst_bit_msk_G000
                +
000d76 91a0 2811+LDS R26 , _glcd_rst_address_G000
000d78 91b0 2812+LDS R27 , _glcd_rst_address_G000 + 1
000d7a 9612     +ADIW R26 , 2
000d7b 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_rst_address_G000,2
000d7c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:11 WORDS
                 SUBOPT_0xC:
000d7d 91e0 2804 	LDS  R30,_glcd_rs_bit_msk_G000
                +
000d7f 91a0 2802+LDS R26 , _glcd_rs_address_G000
000d81 91b0 2803+LDS R27 , _glcd_rs_address_G000 + 1
000d83 9611     +ADIW R26 , 1
000d84 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_rs_address_G000,1
000d85 91e0 2807 	LDS  R30,_glcd_rw_bit_msk_G000
                +
000d87 91a0 2805+LDS R26 , _glcd_rw_address_G000
000d89 91b0 2806+LDS R27 , _glcd_rw_address_G000 + 1
000d8b 9612     +ADIW R26 , 2
000d8c 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_rw_address_G000,2
000d8d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:21 WORDS
                 SUBOPT_0xD:
000d8e 91e0 2807 	LDS  R30,_glcd_rw_bit_msk_G000
                +
000d90 91a0 2805+LDS R26 , _glcd_rw_address_G000
000d92 91b0 2806+LDS R27 , _glcd_rw_address_G000 + 1
000d94 9612     +ADIW R26 , 2
000d95 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_rw_address_G000,2
000d96 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:11 WORDS
                 SUBOPT_0xE:
000d97 91e0 280d 	LDS  R30,_glcd_cs1_bit_msk_G000
                +
000d99 91a0 280b+LDS R26 , _glcd_cs1_address_G000
000d9b 91b0 280c+LDS R27 , _glcd_cs1_address_G000 + 1
000d9d 9611     +ADIW R26 , 1
000d9e 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_cs1_address_G000,1
000d9f 91e0 2810 	LDS  R30,_glcd_cs2_bit_msk_G000
                +
000da1 91a0 280e+LDS R26 , _glcd_cs2_address_G000
000da3 91b0 280f+LDS R27 , _glcd_cs2_address_G000 + 1
000da5 9612     +ADIW R26 , 2
000da6 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_cs2_address_G000,2
000da7 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0xF:
000da8 91e0 2860 	LDS  R30,_GlcdColumn
000daa 5fef      	SUBI R30,-LOW(1)
000dab 93e0 2860 	STS  _GlcdColumn,R30
000dad 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x10:
000dae 91e0 2862 	LDS  R30,_GlcdChar
000db0 e0a6      	LDI  R26,LOW(6)
000db1 9fea      	MUL  R30,R26
000db2 01f0      	MOVW R30,R0
000db3 50ec      	SUBI R30,LOW(-_glcd_font*2)
000db4 4ffe      	SBCI R31,HIGH(-_glcd_font*2)
000db5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x11:
000db6 91e0 2869 	LDS  R30,_i_S0000005000
000db8 e0f0      	LDI  R31,0
000db9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x12:
000dba 91a0 2863 	LDS  R26,_GlcdString
000dbc 91b0 2864 	LDS  R27,_GlcdString+1
000dbe 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x13:
000dbf dffa      	RCALL SUBOPT_0x12
000dc0 91ed      	LD   R30,X+
000dc1 93a0 2863 	STS  _GlcdString,R26
000dc3 93b0 2864 	STS  _GlcdString+1,R27
000dc5 93e0 2862 	STS  _GlcdChar,R30
000dc7 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x14:
000dc8 93e0 2869 	STS  _i_S0000005000,R30
000dca e0a6      	LDI  R26,LOW(6)
000dcb 02ea      	MULS R30,R26
000dcc 01f0      	MOVW R30,R0
000dcd 93e0 2869 	STS  _i_S0000005000,R30
000dcf cfe6      	RJMP SUBOPT_0x11
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x15:
000dd0 e8a0      	LDI  R26,LOW(128)
000dd1 e0b0      	LDI  R27,HIGH(128)
000dd2 940e 0ea2 	CALL __SWAPW12
000dd4 1bea      	SUB  R30,R26
000dd5 0bfb      	SBC  R31,R27
000dd6 cf75      	RJMP SUBOPT_0x7
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x16:
000dd7 e0b0      	LDI  R27,0
000dd8 e0e2      	LDI  R30,LOW(2)
000dd9 e0f0      	LDI  R31,HIGH(2)
000dda 940e 0e82 	CALL __DIVW21
000ddc 93e0 2860 	STS  _GlcdColumn,R30
000dde 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x17:
000ddf 91e0 2865 	LDS  R30,_GlcdFlashString
000de1 91f0 2866 	LDS  R31,_GlcdFlashString+1
000de3 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x18:
000de4 dffa      	RCALL SUBOPT_0x17
000de5 9005      	LPM  R0,Z+
000de6 93e0 2865 	STS  _GlcdFlashString,R30
000de8 93f0 2866 	STS  _GlcdFlashString+1,R31
000dea 9200 2862 	STS  _GlcdChar,R0
000dec 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x19:
000ded e0ea      	LDI  R30,LOW(10)
000dee e0f0      	LDI  R31,HIGH(10)
000def 93fa      	ST   -Y,R31
000df0 93ea      	ST   -Y,R30
000df1 940c 0e4a 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x1A:
000df3 93ec      	ST   X,R30
000df4 940e 077a 	CALL _glcd_unlock_lock2
000df6 cf50      	RJMP SUBOPT_0x6
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x1B:
000df7 df4f      	RCALL SUBOPT_0x6
000df8 93ec      	ST   X,R30
000df9 940c 077a 	JMP  _glcd_unlock_lock2
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1C:
000dfb 0fea      	ADD  R30,R26
000dfc 1ffb      	ADC  R31,R27
000dfd 91e4      	LPM  R30,Z
000dfe 93ea      	ST   -Y,R30
000dff 940c 07a8 	JMP  _glcd_writebyte2
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1D:
000e01 e0e0      	LDI  R30,LOW(0)
000e02 e0f0      	LDI  R31,HIGH(0)
000e03 93e0 0820 	STS  2080,R30
000e05 93f0 0821 	STS  2080+1,R31
000e07 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1E:
000e08 e0e0      	LDI  R30,LOW(0)
000e09 e0f0      	LDI  R31,HIGH(0)
000e0a 93e0 0860 	STS  2144,R30
000e0c 93f0 0861 	STS  2144+1,R31
000e0e 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1F:
000e0f e6e4      	LDI  R30,LOW(1636)
000e10 e0f6      	LDI  R31,HIGH(1636)
000e11 93fa      	ST   -Y,R31
000e12 93ea      	ST   -Y,R30
000e13 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x20:
000e14 93ea      	ST   -Y,R30
000e15 eae4      	LDI  R30,LOW(1700)
000e16 e0f6      	LDI  R31,HIGH(1700)
000e17 93fa      	ST   -Y,R31
000e18 93ea      	ST   -Y,R30
000e19 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:21 WORDS
                 SUBOPT_0x21:
000e1a 932a      	ST   -Y,R18
000e1b 85ed      	LDD  R30,Y+13
000e1c 85fe      	LDD  R31,Y+13+1
000e1d 93fa      	ST   -Y,R31
000e1e 93ea      	ST   -Y,R30
000e1f 89e9      	LDD  R30,Y+17
000e20 89fa      	LDD  R31,Y+17+1
000e21 9509      	ICALL
000e22 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x22:
000e23 89e8      	LDD  R30,Y+16
000e24 89f9      	LDD  R31,Y+16+1
000e25 9734      	SBIW R30,4
000e26 8be8      	STD  Y+16,R30
000e27 8bf9      	STD  Y+16+1,R31
000e28 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x23:
000e29 85ed      	LDD  R30,Y+13
000e2a 85fe      	LDD  R31,Y+13+1
000e2b 93fa      	ST   -Y,R31
000e2c 93ea      	ST   -Y,R30
000e2d 89e9      	LDD  R30,Y+17
000e2e 89fa      	LDD  R31,Y+17+1
000e2f 9509      	ICALL
000e30 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x24:
000e31 89a8      	LDD  R26,Y+16
000e32 89b9      	LDD  R27,Y+16+1
000e33 9614      	ADIW R26,4
000e34 940e 0e95 	CALL __GETW1P
000e36 83ee      	STD  Y+6,R30
000e37 83ff      	STD  Y+6+1,R31
000e38 93fa      	ST   -Y,R31
000e39 93ea      	ST   -Y,R30
000e3a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x25:
000e3b 89a8      	LDD  R26,Y+16
000e3c 89b9      	LDD  R27,Y+16+1
000e3d 9614      	ADIW R26,4
000e3e 940e 0e95 	CALL __GETW1P
000e40 87ea      	STD  Y+10,R30
000e41 87fb      	STD  Y+10+1,R31
000e42 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x26:
000e43 01de      	MOVW R26,R28
000e44 961c      	ADIW R26,12
000e45 940e 0e56 	CALL __ADDW2R15
000e47 940e 0e95 	CALL __GETW1P
000e49 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000e4a 91e9      	ld   r30,y+
000e4b 91f9      	ld   r31,y+
000e4c 9630      	adiw r30,0
000e4d f039      	breq __delay_ms1
                 __delay_ms0:
                +
000e4e e480     +LDI R24 , LOW ( 0x1F40 )
000e4f e19f     +LDI R25 , HIGH ( 0x1F40 )
                +__DELAY_USW_LOOP :
000e50 9701     +SBIW R24 , 1
000e51 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x1F40
000e52 95a8      	wdr
000e53 9731      	sbiw r30,1
000e54 f7c9      	brne __delay_ms0
                 __delay_ms1:
000e55 9508      	ret
                 
                 __ADDW2R15:
000e56 2400      	CLR  R0
000e57 0daf      	ADD  R26,R15
000e58 1db0      	ADC  R27,R0
000e59 9508      	RET
                 
                 __ANEGW1:
000e5a 95f1      	NEG  R31
000e5b 95e1      	NEG  R30
000e5c 40f0      	SBCI R31,0
000e5d 9508      	RET
                 
                 __LSLB12:
000e5e 23ee      	TST  R30
000e5f 2e0e      	MOV  R0,R30
000e60 2fea      	MOV  R30,R26
000e61 f019      	BREQ __LSLB12R
                 __LSLB12L:
000e62 0fee      	LSL  R30
000e63 940a      	DEC  R0
000e64 f7e9      	BRNE __LSLB12L
                 __LSLB12R:
000e65 9508      	RET
                 
                 __LSRW12:
000e66 23ee      	TST  R30
000e67 2e0e      	MOV  R0,R30
000e68 01fd      	MOVW R30,R26
000e69 f021      	BREQ __LSRW12R
                 __LSRW12L:
000e6a 95f6      	LSR  R31
000e6b 95e7      	ROR  R30
000e6c 940a      	DEC  R0
000e6d f7e1      	BRNE __LSRW12L
                 __LSRW12R:
000e6e 9508      	RET
                 
                 __DIVW21U:
000e6f 2400      	CLR  R0
000e70 2411      	CLR  R1
000e71 e190      	LDI  R25,16
                 __DIVW21U1:
000e72 0faa      	LSL  R26
000e73 1fbb      	ROL  R27
000e74 1c00      	ROL  R0
000e75 1c11      	ROL  R1
000e76 1a0e      	SUB  R0,R30
000e77 0a1f      	SBC  R1,R31
000e78 f418      	BRCC __DIVW21U2
000e79 0e0e      	ADD  R0,R30
000e7a 1e1f      	ADC  R1,R31
000e7b c001      	RJMP __DIVW21U3
                 __DIVW21U2:
000e7c 60a1      	SBR  R26,1
                 __DIVW21U3:
000e7d 959a      	DEC  R25
000e7e f799      	BRNE __DIVW21U1
000e7f 01fd      	MOVW R30,R26
000e80 01d0      	MOVW R26,R0
000e81 9508      	RET
                 
                 __DIVW21:
000e82 d004      	RCALL __CHKSIGNW
000e83 dfeb      	RCALL __DIVW21U
000e84 f40e      	BRTC __DIVW211
000e85 dfd4      	RCALL __ANEGW1
                 __DIVW211:
000e86 9508      	RET
                 
                 __CHKSIGNW:
000e87 94e8      	CLT
000e88 fff7      	SBRS R31,7
000e89 c002      	RJMP __CHKSW1
000e8a dfcf      	RCALL __ANEGW1
000e8b 9468      	SET
                 __CHKSW1:
000e8c ffb7      	SBRS R27,7
000e8d c006      	RJMP __CHKSW2
000e8e 95a0      	COM  R26
000e8f 95b0      	COM  R27
000e90 9611      	ADIW R26,1
000e91 f800      	BLD  R0,0
000e92 9403      	INC  R0
000e93 fa00      	BST  R0,0
                 __CHKSW2:
000e94 9508      	RET
                 
                 __GETW1P:
000e95 91ed      	LD   R30,X+
000e96 91fc      	LD   R31,X
000e97 9711      	SBIW R26,1
000e98 9508      	RET
                 
                 __GETW1PF:
000e99 9005      	LPM  R0,Z+
000e9a 91f4      	LPM  R31,Z
000e9b 2de0      	MOV  R30,R0
000e9c 9508      	RET
                 
                 __PUTPARD1:
000e9d 937a      	ST   -Y,R23
000e9e 936a      	ST   -Y,R22
000e9f 93fa      	ST   -Y,R31
000ea0 93ea      	ST   -Y,R30
000ea1 9508      	RET
                 
                 __SWAPW12:
000ea2 2e1b      	MOV  R1,R27
000ea3 2fbf      	MOV  R27,R31
000ea4 2df1      	MOV  R31,R1
                 
                 __SWAPB12:
000ea5 2e1a      	MOV  R1,R26
000ea6 2fae      	MOV  R26,R30
000ea7 2de1      	MOV  R30,R1
000ea8 9508      	RET
                 
                 __SAVELOCR6:
000ea9 935a      	ST   -Y,R21
                 __SAVELOCR5:
000eaa 934a      	ST   -Y,R20
                 __SAVELOCR4:
000eab 933a      	ST   -Y,R19
                 __SAVELOCR3:
000eac 932a      	ST   -Y,R18
                 __SAVELOCR2:
000ead 931a      	ST   -Y,R17
000eae 930a      	ST   -Y,R16
000eaf 9508      	RET
                 
                 __LOADLOCR6:
000eb0 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000eb1 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
000eb2 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000eb3 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000eb4 8119      	LDD  R17,Y+1
000eb5 8108      	LD   R16,Y
000eb6 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATxmega128A1 register use summary:
r0 :  41 r1 :  11 r2 :  17 r3 :  17 r4 :   3 r5 :   1 r6 :   3 r7 :   1 
r8 :   3 r9 :   1 r10:   3 r11:   1 r12:   8 r13:  35 r14:   0 r15:   6 
r16:  49 r17:  74 r18:  33 r19:  11 r20:   9 r21:  17 r22:   9 r23:   5 
r24:  16 r25:   7 r26: 216 r27:  68 r28:  18 r29:   1 r30: 805 r31: 193 
x  :  55 y  : 288 z  :  58 
Registers used: 34 out of 35 (97.1%)

ATxmega128A1 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   5 add   :   6 
adiw  :  46 and   :   0 andi  :  42 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :  42 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :  10 
brlt  :   0 brmi  :   1 brne  :  32 brpl  :   1 brsh  :  12 brtc  :   1 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 call  : 201 
cbi   :   0 cbr   :   1 clc   :   0 clh   :   0 cli   :   5 cln   :   0 
clr   :  14 cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   5 
cp    :   6 cpc   :   4 cpi   :  54 cpse  :   0 dec   :   6 des   :   0 
eicall:   0 eijmp :   0 elpm  :   0 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   6 ijmp  :  15 in    :   5 inc   :  28 jmp   : 146 
ld    :  44 ldd   : 116 ldi   : 229 lds   : 139 lpm   :  31 lsl   :   3 
lsr   :   1 mov   :  82 movw  :  34 mul   :   4 muls  :   1 mulsu :   0 
neg   :   2 nop   :   0 or    :   1 ori   :  20 out   :  35 pop   :   1 
push  :   1 rcall :  25 ret   :  83 reti  :   2 rjmp  : 106 rol   :   4 
ror   :   1 sbc   :   4 sbci  :   6 sbi   :   0 sbic  :   0 sbis  :   0 
sbiw  :  28 sbr   :   2 sbrc  :   2 sbrs  :  12 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   1 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    : 148 std   :  72 sts   : 252 
sub   :   4 subi  :  31 swap  :   0 tst   :   7 wdr   :   1 
Instructions used: 67 out of 119 (56.3%)

ATxmega128A1 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x001d6e   5924   1610   7534  135168   5.6%
[.dseg] 0x002000 0x002870      0    112    112   16383   0.7%
[.eseg] 0x000000 0x000000      0      0      0    2048   0.0%

Assembly complete, 0 errors, 9 warnings
