{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762121278668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762121278669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  2 19:07:58 2025 " "Processing started: Sun Nov  2 19:07:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762121278669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762121278669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_top -c cpu_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_top -c cpu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762121278670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762121279047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762121279047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_top.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762121290966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BancoRegistrador.v 1 1 " "Found 1 design units, including 1 entities, in source file BancoRegistrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistrador " "Found entity 1: BancoRegistrador" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762121290968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762121290968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdData2 BancoRegistrador.v(17) " "Verilog HDL Implicit Net warning at BancoRegistrador.v(17): created implicit net for \"rdData2\"" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762121290969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BancoRegistrador " "Elaborating entity \"BancoRegistrador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762121291121 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdData2 BancoRegistrador.v(17) " "Verilog HDL or VHDL warning at BancoRegistrador.v(17): object \"rdData2\" assigned a value but never read" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762121291122 "|BancoRegistrador"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "BancoRegistrador.v(16) " "Verilog HDL or VHDL warning at the BancoRegistrador.v(16): index expression is not wide enough to address all of the elements in the array" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 16 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762121291123 "|BancoRegistrador"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "BancoRegistrador.v(17) " "Verilog HDL or VHDL warning at the BancoRegistrador.v(17): index expression is not wide enough to address all of the elements in the array" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 17 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762121291123 "|BancoRegistrador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 BancoRegistrador.v(17) " "Verilog HDL assignment warning at BancoRegistrador.v(17): truncated value with size 8 to match size of target (1)" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762121291123 "|BancoRegistrador"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reData2 BancoRegistrador.v(11) " "Output port \"reData2\" at BancoRegistrador.v(11) has no driver" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1762121291125 "|BancoRegistrador"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reData2\[0\] GND " "Pin \"reData2\[0\]\" is stuck at GND" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762121292920 "|BancoRegistrador|reData2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reData2\[1\] GND " "Pin \"reData2\[1\]\" is stuck at GND" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762121292920 "|BancoRegistrador|reData2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reData2\[2\] GND " "Pin \"reData2\[2\]\" is stuck at GND" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762121292920 "|BancoRegistrador|reData2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reData2\[3\] GND " "Pin \"reData2\[3\]\" is stuck at GND" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762121292920 "|BancoRegistrador|reData2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reData2\[4\] GND " "Pin \"reData2\[4\]\" is stuck at GND" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762121292920 "|BancoRegistrador|reData2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reData2\[5\] GND " "Pin \"reData2\[5\]\" is stuck at GND" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762121292920 "|BancoRegistrador|reData2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reData2\[6\] GND " "Pin \"reData2\[6\]\" is stuck at GND" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762121292920 "|BancoRegistrador|reData2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reData2\[7\] GND " "Pin \"reData2\[7\]\" is stuck at GND" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762121292920 "|BancoRegistrador|reData2[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762121292920 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762121293127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762121293914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762121293914 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sr2\[0\] " "No output dependent on input pin \"sr2\[0\]\"" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762121295014 "|BancoRegistrador|sr2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sr2\[1\] " "No output dependent on input pin \"sr2\[1\]\"" {  } { { "BancoRegistrador.v" "" { Text "/home/aug/Documents/CEPEDI/projetoFinal/BancoRegistrador.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762121295014 "|BancoRegistrador|sr2[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762121295014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762121295069 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762121295069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762121295069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762121295069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "962 " "Peak virtual memory: 962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762121295078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  2 19:08:15 2025 " "Processing ended: Sun Nov  2 19:08:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762121295078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762121295078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762121295078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762121295078 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762121319200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762121319201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  2 19:08:39 2025 " "Processing started: Sun Nov  2 19:08:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762121319201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1762121319201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp cpu_top -c cpu_top --netlist_type=sgate " "Command: quartus_npp cpu_top -c cpu_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1762121319201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1762121319318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762121319329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  2 19:08:39 2025 " "Processing ended: Sun Nov  2 19:08:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762121319329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762121319329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762121319329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1762121319329 ""}
