0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/User/Documents/Advanced Hardware Design/riscv-32i-fpga/copy_of_project/copy_of_project.sim/sim_1/behav/xsim/glbl.v,1699030979,verilog,,,,glbl,,,,,,,,
C:/Users/User/Documents/Advanced Hardware Design/riscv-32i-fpga/copy_of_project/copy_of_project.srcs/sim_1/new/mem_data.v,1699107687,verilog,,C:/Users/User/Documents/Advanced Hardware Design/riscv-32i-fpga/copy_of_project/copy_of_project.srcs/sim_1/new/tb_mem_data.v,,mem_data,,,,,,,,
C:/Users/User/Documents/Advanced Hardware Design/riscv-32i-fpga/copy_of_project/copy_of_project.srcs/sim_1/new/tb_mem_data.v,1699310133,verilog,,,,tb_mem_data,,,,,,,,
