$date
	Sun Aug 25 20:36:51 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module half_adder_tb $end
$var wire 1 ! t_carry $end
$var wire 1 " t_sum $end
$var reg 1 # t_a $end
$var reg 1 $ t_b $end
$scope module my_design $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#5
1"
1$
1&
#10
0$
0&
1#
1%
#15
0"
1!
1$
1&
