// Seed: 3060020943
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  id_3(
      id_2, 1 || -1, 1
  );
  assign module_2.type_1 = 0;
  wire id_4;
  wire id_5;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    output tri1 id_0,
    input tri1 id_1,
    input tri id_2,
    input wor id_3,
    input supply1 id_4,
    input wor id_5,
    output tri1 id_6,
    output wor id_7,
    id_9
);
  wor id_10 = id_5;
  wire id_11, id_12;
  module_0 modCall_1 (
      id_9,
      id_11
  );
endmodule
