Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Sep 23 20:29:48 2024
| Host         : DESKTOP-4A51OPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file calc_7seg_timing_summary_routed.rpt -pb calc_7seg_timing_summary_routed.pb -rpx calc_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : calc_7seg
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.549        0.000                      0                   17        0.324        0.000                      0                   17        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.549        0.000                      0                   17        0.324        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.549ns  (required time - arrival time)
  Source:                 u3/cntbig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.717     5.320    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  u3/cntbig_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    u3/cntbig_reg_n_0_[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  u3/cntbig_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    u3/cntbig_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  u3/cntbig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    u3/cntbig_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  u3/cntbig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    u3/cntbig_reg[8]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  u3/cntbig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    u3/cntbig_reg[12]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.777 r  u3/cntbig_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.777    u3/cntbig_reg[16]_i_1_n_7
    SLICE_X0Y87          FDRE                                         r  u3/cntbig_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.601    15.024    u3/clk
    SLICE_X0Y87          FDRE                                         r  u3/cntbig_reg[16]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.062    15.325    u3/cntbig_reg[16]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  7.549    

Slack (MET) :             7.551ns  (required time - arrival time)
  Source:                 u3/cntbig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.717     5.320    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  u3/cntbig_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    u3/cntbig_reg_n_0_[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  u3/cntbig_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    u3/cntbig_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  u3/cntbig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    u3/cntbig_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  u3/cntbig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    u3/cntbig_reg[8]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.774 r  u3/cntbig_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.774    u3/cntbig_reg[12]_i_1_n_6
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.600    15.023    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[13]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.062    15.324    u3/cntbig_reg[13]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  7.551    

Slack (MET) :             7.572ns  (required time - arrival time)
  Source:                 u3/cntbig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.717     5.320    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  u3/cntbig_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    u3/cntbig_reg_n_0_[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  u3/cntbig_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    u3/cntbig_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  u3/cntbig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    u3/cntbig_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  u3/cntbig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    u3/cntbig_reg[8]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.753 r  u3/cntbig_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.753    u3/cntbig_reg[12]_i_1_n_4
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.600    15.023    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[15]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.062    15.324    u3/cntbig_reg[15]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  7.572    

Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 u3/cntbig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.597ns (67.702%)  route 0.762ns (32.298%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.717     5.320    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  u3/cntbig_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    u3/cntbig_reg_n_0_[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  u3/cntbig_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    u3/cntbig_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  u3/cntbig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    u3/cntbig_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  u3/cntbig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    u3/cntbig_reg[8]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.679 r  u3/cntbig_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.679    u3/cntbig_reg[12]_i_1_n_5
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.600    15.023    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[14]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.062    15.324    u3/cntbig_reg[14]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 u3/cntbig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.581ns (67.481%)  route 0.762ns (32.519%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.717     5.320    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  u3/cntbig_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    u3/cntbig_reg_n_0_[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  u3/cntbig_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    u3/cntbig_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  u3/cntbig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    u3/cntbig_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  u3/cntbig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    u3/cntbig_reg[8]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.663 r  u3/cntbig_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.663    u3/cntbig_reg[12]_i_1_n_7
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.600    15.023    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[12]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.062    15.324    u3/cntbig_reg[12]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 u3/cntbig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.578ns (67.440%)  route 0.762ns (32.560%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.717     5.320    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  u3/cntbig_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    u3/cntbig_reg_n_0_[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  u3/cntbig_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    u3/cntbig_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  u3/cntbig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    u3/cntbig_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.660 r  u3/cntbig_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.660    u3/cntbig_reg[8]_i_1_n_6
    SLICE_X0Y85          FDRE                                         r  u3/cntbig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.600    15.023    u3/clk
    SLICE_X0Y85          FDRE                                         r  u3/cntbig_reg[9]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    15.324    u3/cntbig_reg[9]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 u3/cntbig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.557ns (67.145%)  route 0.762ns (32.855%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.717     5.320    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  u3/cntbig_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    u3/cntbig_reg_n_0_[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  u3/cntbig_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    u3/cntbig_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  u3/cntbig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    u3/cntbig_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.639 r  u3/cntbig_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.639    u3/cntbig_reg[8]_i_1_n_4
    SLICE_X0Y85          FDRE                                         r  u3/cntbig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.600    15.023    u3/clk
    SLICE_X0Y85          FDRE                                         r  u3/cntbig_reg[11]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    15.324    u3/cntbig_reg[11]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 u3/cntbig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.483ns (66.062%)  route 0.762ns (33.938%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.717     5.320    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  u3/cntbig_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    u3/cntbig_reg_n_0_[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  u3/cntbig_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    u3/cntbig_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  u3/cntbig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    u3/cntbig_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.565 r  u3/cntbig_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.565    u3/cntbig_reg[8]_i_1_n_5
    SLICE_X0Y85          FDRE                                         r  u3/cntbig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.600    15.023    u3/clk
    SLICE_X0Y85          FDRE                                         r  u3/cntbig_reg[10]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    15.324    u3/cntbig_reg[10]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  7.760    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 u3/cntbig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.467ns (65.818%)  route 0.762ns (34.182%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.717     5.320    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  u3/cntbig_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    u3/cntbig_reg_n_0_[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  u3/cntbig_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    u3/cntbig_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  u3/cntbig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    u3/cntbig_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.549 r  u3/cntbig_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.549    u3/cntbig_reg[8]_i_1_n_7
    SLICE_X0Y85          FDRE                                         r  u3/cntbig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.600    15.023    u3/clk
    SLICE_X0Y85          FDRE                                         r  u3/cntbig_reg[8]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    15.324    u3/cntbig_reg[8]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 u3/cntbig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 1.464ns (65.772%)  route 0.762ns (34.228%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.717     5.320    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  u3/cntbig_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    u3/cntbig_reg_n_0_[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  u3/cntbig_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    u3/cntbig_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.546 r  u3/cntbig_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.546    u3/cntbig_reg[4]_i_1_n_6
    SLICE_X0Y84          FDRE                                         r  u3/cntbig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.599    15.022    u3/clk
    SLICE_X0Y84          FDRE                                         r  u3/cntbig_reg[5]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.323    u3/cntbig_reg[5]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  7.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.599     1.518    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  u3/cntbig_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    u3/cntbig_reg_n_0_[0]
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  u3/cntbig[0]_i_2/O
                         net (fo=1, routed)           0.000     1.877    u3/cntbig[0]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.947 r  u3/cntbig_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    u3/cntbig_reg[0]_i_1_n_7
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.870     2.035    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[0]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    u3/cntbig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.599     1.518    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  u3/cntbig_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    u3/cntbig_reg_n_0_[0]
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  u3/cntbig[0]_i_2/O
                         net (fo=1, routed)           0.000     1.877    u3/cntbig[0]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.983 r  u3/cntbig_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.983    u3/cntbig_reg[0]_i_1_n_6
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.870     2.035    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[1]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    u3/cntbig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.256ns (54.595%)  route 0.213ns (45.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.601     1.520    u3/clk
    SLICE_X0Y87          FDRE                                         r  u3/cntbig_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  u3/cntbig_reg[16]/Q
                         net (fo=13, routed)          0.213     1.874    u3/sel0[2]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.989 r  u3/cntbig_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.989    u3/cntbig_reg[16]_i_1_n_7
    SLICE_X0Y87          FDRE                                         r  u3/cntbig_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.873     2.038    u3/clk
    SLICE_X0Y87          FDRE                                         r  u3/cntbig_reg[16]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    u3/cntbig_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.599     1.518    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  u3/cntbig_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    u3/cntbig_reg_n_0_[0]
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  u3/cntbig[0]_i_2/O
                         net (fo=1, routed)           0.000     1.877    u3/cntbig[0]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.023 r  u3/cntbig_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    u3/cntbig_reg[0]_i_1_n_5
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.870     2.035    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[2]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    u3/cntbig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.352ns (67.099%)  route 0.173ns (32.901%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.599     1.518    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  u3/cntbig_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    u3/cntbig_reg_n_0_[0]
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  u3/cntbig[0]_i_2/O
                         net (fo=1, routed)           0.000     1.877    u3/cntbig[0]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.043 r  u3/cntbig_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.043    u3/cntbig_reg[0]_i_1_n_4
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.870     2.035    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[3]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    u3/cntbig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.392ns (69.430%)  route 0.173ns (30.570%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.599     1.518    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  u3/cntbig_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    u3/cntbig_reg_n_0_[0]
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  u3/cntbig[0]_i_2/O
                         net (fo=1, routed)           0.000     1.877    u3/cntbig[0]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.029 r  u3/cntbig_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    u3/cntbig_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.083 r  u3/cntbig_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.083    u3/cntbig_reg[4]_i_1_n_7
    SLICE_X0Y84          FDRE                                         r  u3/cntbig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.871     2.036    u3/clk
    SLICE_X0Y84          FDRE                                         r  u3/cntbig_reg[4]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.638    u3/cntbig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.403ns (70.014%)  route 0.173ns (29.986%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.599     1.518    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  u3/cntbig_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    u3/cntbig_reg_n_0_[0]
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  u3/cntbig[0]_i_2/O
                         net (fo=1, routed)           0.000     1.877    u3/cntbig[0]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.029 r  u3/cntbig_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    u3/cntbig_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.094 r  u3/cntbig_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.094    u3/cntbig_reg[4]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  u3/cntbig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.871     2.036    u3/clk
    SLICE_X0Y84          FDRE                                         r  u3/cntbig_reg[6]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.638    u3/cntbig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.249ns (42.787%)  route 0.333ns (57.213%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.519    u3/clk
    SLICE_X0Y84          FDRE                                         r  u3/cntbig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  u3/cntbig_reg[7]/Q
                         net (fo=1, routed)           0.333     1.993    u3/cntbig_reg_n_0_[7]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.101 r  u3/cntbig_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.101    u3/cntbig_reg[4]_i_1_n_4
    SLICE_X0Y84          FDRE                                         r  u3/cntbig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.871     2.036    u3/clk
    SLICE_X0Y84          FDRE                                         r  u3/cntbig_reg[7]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    u3/cntbig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.249ns (42.787%)  route 0.333ns (57.213%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.519    u3/clk
    SLICE_X0Y85          FDRE                                         r  u3/cntbig_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  u3/cntbig_reg[11]/Q
                         net (fo=1, routed)           0.333     1.993    u3/cntbig_reg_n_0_[11]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.101 r  u3/cntbig_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.101    u3/cntbig_reg[8]_i_1_n_4
    SLICE_X0Y85          FDRE                                         r  u3/cntbig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.872     2.037    u3/clk
    SLICE_X0Y85          FDRE                                         r  u3/cntbig_reg[11]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    u3/cntbig_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.428ns (71.262%)  route 0.173ns (28.738%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.599     1.518    u3/clk
    SLICE_X0Y83          FDRE                                         r  u3/cntbig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  u3/cntbig_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    u3/cntbig_reg_n_0_[0]
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  u3/cntbig[0]_i_2/O
                         net (fo=1, routed)           0.000     1.877    u3/cntbig[0]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.029 r  u3/cntbig_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    u3/cntbig_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.119 r  u3/cntbig_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.119    u3/cntbig_reg[4]_i_1_n_6
    SLICE_X0Y84          FDRE                                         r  u3/cntbig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.871     2.036    u3/clk
    SLICE_X0Y84          FDRE                                         r  u3/cntbig_reg[5]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.638    u3/cntbig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.481    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     u3/cntbig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     u3/cntbig_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     u3/cntbig_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     u3/cntbig_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     u3/cntbig_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     u3/cntbig_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     u3/cntbig_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     u3/cntbig_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     u3/cntbig_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     u3/cntbig_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     u3/cntbig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     u3/cntbig_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     u3/cntbig_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     u3/cntbig_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     u3/cntbig_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     u3/cntbig_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     u3/cntbig_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     u3/cntbig_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     u3/cntbig_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     u3/cntbig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     u3/cntbig_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     u3/cntbig_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     u3/cntbig_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     u3/cntbig_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     u3/cntbig_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     u3/cntbig_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     u3/cntbig_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     u3/cntbig_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     u3/cntbig_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OP[0]
                            (input port)
  Destination:            inv_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.529ns  (logic 5.766ns (32.894%)  route 11.763ns (67.106%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  OP[0] (IN)
                         net (fo=0)                   0.000     0.000    OP[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  OP_IBUF[0]_inst/O
                         net (fo=7, routed)           4.760     5.742    u3/OP_IBUF[0]
    SLICE_X3Y84          LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  u3/cout_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.797     6.663    u3/u1/u1/stage0/S4__4
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.152     6.815 r  u3/cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.674     7.489    u3/S1__4
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.326     7.815 r  u3/inv_leds_OBUF[6]_inst_i_18/O
                         net (fo=9, routed)           0.864     8.679    u3/inv_leds_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     8.803 r  u3/inv_leds_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.111     9.914    u3/u2/u6/o__9[3]
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.038 r  u3/inv_leds_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.828    10.865    u3/inv_leds_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I1_O)        0.154    11.019 r  u3/inv_leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.730    13.749    inv_leds_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    17.529 r  inv_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.529    inv_leds[0]
    T10                                                               r  inv_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[0]
                            (input port)
  Destination:            inv_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.464ns  (logic 5.512ns (31.559%)  route 11.952ns (68.441%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  OP[0] (IN)
                         net (fo=0)                   0.000     0.000    OP[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  OP_IBUF[0]_inst/O
                         net (fo=7, routed)           4.760     5.742    u3/OP_IBUF[0]
    SLICE_X3Y84          LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  u3/cout_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.797     6.663    u3/u1/u1/stage0/S4__4
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.152     6.815 r  u3/cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.674     7.489    u3/S1__4
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.326     7.815 r  u3/inv_leds_OBUF[6]_inst_i_18/O
                         net (fo=9, routed)           0.864     8.679    u3/inv_leds_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     8.803 r  u3/inv_leds_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.111     9.914    u3/u2/u6/o__9[3]
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.038 r  u3/inv_leds_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.830    10.867    u3/inv_leds_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.124    10.991 r  u3/inv_leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.917    13.908    inv_leds_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    17.464 r  inv_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.464    inv_leds[1]
    R10                                                               r  inv_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[0]
                            (input port)
  Destination:            inv_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.330ns  (logic 5.506ns (31.774%)  route 11.823ns (68.226%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  OP[0] (IN)
                         net (fo=0)                   0.000     0.000    OP[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  OP_IBUF[0]_inst/O
                         net (fo=7, routed)           4.760     5.742    u3/OP_IBUF[0]
    SLICE_X3Y84          LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  u3/cout_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.797     6.663    u3/u1/u1/stage0/S4__4
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.152     6.815 r  u3/cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.674     7.489    u3/S1__4
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.326     7.815 r  u3/inv_leds_OBUF[6]_inst_i_18/O
                         net (fo=9, routed)           0.864     8.679    u3/inv_leds_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     8.803 r  u3/inv_leds_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.111     9.914    u3/u2/u6/o__9[3]
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.038 r  u3/inv_leds_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.951    10.988    u3/inv_leds_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y86          LUT4 (Prop_lut4_I1_O)        0.124    11.112 r  u3/inv_leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.667    13.779    inv_leds_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.330 r  inv_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.330    inv_leds[3]
    K13                                                               r  inv_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[0]
                            (input port)
  Destination:            inv_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.054ns  (logic 5.517ns (32.348%)  route 11.537ns (67.652%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  OP[0] (IN)
                         net (fo=0)                   0.000     0.000    OP[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  OP_IBUF[0]_inst/O
                         net (fo=7, routed)           4.760     5.742    u3/OP_IBUF[0]
    SLICE_X3Y84          LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  u3/cout_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.797     6.663    u3/u1/u1/stage0/S4__4
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.152     6.815 r  u3/cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.674     7.489    u3/S1__4
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.326     7.815 r  u3/inv_leds_OBUF[6]_inst_i_18/O
                         net (fo=9, routed)           0.864     8.679    u3/inv_leds_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     8.803 r  u3/inv_leds_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.111     9.914    u3/u2/u6/o__9[3]
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.038 r  u3/inv_leds_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.828    10.865    u3/inv_leds_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I1_O)        0.124    10.989 r  u3/inv_leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.504    13.494    inv_leds_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    17.054 r  inv_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.054    inv_leds[5]
    T11                                                               r  inv_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[0]
                            (input port)
  Destination:            inv_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.923ns  (logic 5.726ns (33.833%)  route 11.197ns (66.167%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  OP[0] (IN)
                         net (fo=0)                   0.000     0.000    OP[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  OP_IBUF[0]_inst/O
                         net (fo=7, routed)           4.760     5.742    u3/OP_IBUF[0]
    SLICE_X3Y84          LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  u3/cout_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.797     6.663    u3/u1/u1/stage0/S4__4
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.152     6.815 r  u3/cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.674     7.489    u3/S1__4
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.326     7.815 r  u3/inv_leds_OBUF[6]_inst_i_18/O
                         net (fo=9, routed)           0.864     8.679    u3/inv_leds_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     8.803 r  u3/inv_leds_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.111     9.914    u3/u2/u6/o__9[3]
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.038 r  u3/inv_leds_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.859    10.897    u3/inv_leds_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.152    11.049 r  u3/inv_leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.133    13.181    inv_leds_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    16.923 r  inv_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.923    inv_leds[4]
    P15                                                               r  inv_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[0]
                            (input port)
  Destination:            inv_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.739ns  (logic 5.726ns (34.210%)  route 11.013ns (65.790%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  OP[0] (IN)
                         net (fo=0)                   0.000     0.000    OP[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  OP_IBUF[0]_inst/O
                         net (fo=7, routed)           4.760     5.742    u3/OP_IBUF[0]
    SLICE_X3Y84          LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  u3/cout_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.797     6.663    u3/u1/u1/stage0/S4__4
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.152     6.815 r  u3/cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.674     7.489    u3/S1__4
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.326     7.815 r  u3/inv_leds_OBUF[6]_inst_i_18/O
                         net (fo=9, routed)           0.864     8.679    u3/inv_leds_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     8.803 r  u3/inv_leds_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.111     9.914    u3/u2/u6/o__9[3]
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.038 r  u3/inv_leds_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.951    10.988    u3/inv_leds_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y86          LUT4 (Prop_lut4_I0_O)        0.154    11.142 r  u3/inv_leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.856    12.999    inv_leds_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    16.739 r  inv_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.739    inv_leds[6]
    L18                                                               r  inv_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[0]
                            (input port)
  Destination:            inv_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.630ns  (logic 5.449ns (32.766%)  route 11.181ns (67.234%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  OP[0] (IN)
                         net (fo=0)                   0.000     0.000    OP[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  OP_IBUF[0]_inst/O
                         net (fo=7, routed)           4.760     5.742    u3/OP_IBUF[0]
    SLICE_X3Y84          LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  u3/cout_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.797     6.663    u3/u1/u1/stage0/S4__4
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.152     6.815 r  u3/cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.674     7.489    u3/S1__4
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.326     7.815 r  u3/inv_leds_OBUF[6]_inst_i_18/O
                         net (fo=9, routed)           0.864     8.679    u3/inv_leds_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     8.803 r  u3/inv_leds_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.111     9.914    u3/u2/u6/o__9[3]
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.038 r  u3/inv_leds_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.859    10.897    u3/inv_leds_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I1_O)        0.124    11.021 r  u3/inv_leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.116    13.137    inv_leds_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.630 r  inv_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.630    inv_leds[2]
    K16                                                               r  inv_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[0]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.444ns  (logic 5.334ns (36.932%)  route 9.109ns (63.068%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  OP[0] (IN)
                         net (fo=0)                   0.000     0.000    OP[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  OP_IBUF[0]_inst/O
                         net (fo=7, routed)           4.760     5.742    u3/OP_IBUF[0]
    SLICE_X3Y84          LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  u3/cout_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.797     6.663    u3/u1/u1/stage0/S4__4
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.152     6.815 r  u3/cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.011     7.826    u1/u1/stage0/S1__4
    SLICE_X2Y86          LUT5 (Prop_lut5_I2_O)        0.352     8.178 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.542    10.720    cout_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.724    14.444 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000    14.444    cout
    H17                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[0]
                            (input port)
  Destination:            ovf
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.786ns  (logic 5.119ns (37.136%)  route 8.666ns (62.864%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  OP[0] (IN)
                         net (fo=0)                   0.000     0.000    OP[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  OP_IBUF[0]_inst/O
                         net (fo=7, routed)           4.760     5.742    u3/OP_IBUF[0]
    SLICE_X3Y84          LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  u3/cout_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.797     6.663    u3/u1/u1/stage0/S4__4
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.152     6.815 r  u3/cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.011     7.826    u1/u1/stage0/S1__4
    SLICE_X2Y86          LUT5 (Prop_lut5_I1_O)        0.326     8.152 r  ovf_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.099    10.250    ovf_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535    13.786 r  ovf_OBUF_inst/O
                         net (fo=0)                   0.000    13.786    ovf
    K15                                                               r  ovf (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            ovf
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.557ns (61.883%)  route 0.959ns (38.117%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  B_IBUF[3]_inst/O
                         net (fo=13, routed)          0.444     0.720    B_IBUF[3]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.765 r  ovf_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.515     1.279    ovf_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.515 r  ovf_OBUF_inst/O
                         net (fo=0)                   0.000     2.515    ovf
    K15                                                               r  ovf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.772ns  (logic 1.611ns (58.113%)  route 1.161ns (41.887%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  B_IBUF[3]_inst/O
                         net (fo=13, routed)          0.444     0.720    B_IBUF[3]
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.048     0.768 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.717     1.485    cout_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.287     2.772 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.772    cout
    H17                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            inv_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.180ns  (logic 1.813ns (57.020%)  route 1.367ns (42.980%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  B_IBUF[1]_inst/O
                         net (fo=7, routed)           0.448     0.713    u3/B_IBUF[1]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.045     0.758 r  u3/inv_leds_OBUF[6]_inst_i_21/O
                         net (fo=4, routed)           0.064     0.822    u3/inv_leds_OBUF[6]_inst_i_21_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.045     0.867 r  u3/inv_leds_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.207     1.074    u3/u2/u5/o__20[1]
    SLICE_X1Y84          LUT5 (Prop_lut5_I2_O)        0.048     1.122 r  u3/inv_leds_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.232     1.353    u3/inv_leds_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y86          LUT4 (Prop_lut4_I1_O)        0.107     1.460 r  u3/inv_leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.877    inv_leds_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     3.180 r  inv_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.180    inv_leds[6]
    L18                                                               r  inv_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            inv_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.282ns  (logic 1.684ns (51.323%)  route 1.597ns (48.677%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  B_IBUF[1]_inst/O
                         net (fo=7, routed)           0.448     0.713    u3/B_IBUF[1]
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.045     0.758 f  u3/inv_leds_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.056     0.814    u3/u1/outm[2]
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.045     0.859 f  u3/inv_leds_OBUF[6]_inst_i_20/O
                         net (fo=8, routed)           0.144     1.003    u3/inv_leds_OBUF[6]_inst_i_20_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.048 f  u3/inv_leds_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.146     1.194    u3/u2/u7/o__20[3]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.239 f  u3/inv_leds_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.286     1.525    u3/inv_leds_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.045     1.570 r  u3/inv_leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.517     2.088    inv_leds_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.282 r  inv_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.282    inv_leds[2]
    K16                                                               r  inv_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            inv_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.427ns  (logic 1.809ns (52.794%)  route 1.618ns (47.206%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  B_IBUF[1]_inst/O
                         net (fo=7, routed)           0.448     0.713    u3/B_IBUF[1]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.045     0.758 r  u3/inv_leds_OBUF[6]_inst_i_21/O
                         net (fo=4, routed)           0.064     0.822    u3/inv_leds_OBUF[6]_inst_i_21_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.045     0.867 r  u3/inv_leds_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.207     1.074    u3/u2/u5/o__20[1]
    SLICE_X1Y84          LUT5 (Prop_lut5_I2_O)        0.048     1.122 r  u3/inv_leds_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.343     1.464    u3/inv_leds_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I1_O)        0.105     1.569 r  u3/inv_leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.557     2.126    inv_leds_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     3.427 r  inv_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.427    inv_leds[4]
    P15                                                               r  inv_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            inv_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.440ns  (logic 1.771ns (51.495%)  route 1.668ns (48.505%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  B_IBUF[1]_inst/O
                         net (fo=7, routed)           0.448     0.713    u3/B_IBUF[1]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.045     0.758 r  u3/inv_leds_OBUF[6]_inst_i_21/O
                         net (fo=4, routed)           0.064     0.822    u3/inv_leds_OBUF[6]_inst_i_21_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.045     0.867 r  u3/inv_leds_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.207     1.074    u3/u2/u5/o__20[1]
    SLICE_X1Y84          LUT5 (Prop_lut5_I2_O)        0.048     1.122 r  u3/inv_leds_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.260     1.382    u3/inv_leds_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.107     1.489 r  u3/inv_leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.689     2.179    inv_leds_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.440 r  inv_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.440    inv_leds[5]
    T11                                                               r  inv_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            inv_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.465ns  (logic 1.761ns (50.815%)  route 1.704ns (49.185%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  B_IBUF[1]_inst/O
                         net (fo=7, routed)           0.448     0.713    u3/B_IBUF[1]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.045     0.758 r  u3/inv_leds_OBUF[6]_inst_i_21/O
                         net (fo=4, routed)           0.064     0.822    u3/inv_leds_OBUF[6]_inst_i_21_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.045     0.867 r  u3/inv_leds_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.207     1.074    u3/u2/u5/o__20[1]
    SLICE_X1Y84          LUT5 (Prop_lut5_I2_O)        0.048     1.122 r  u3/inv_leds_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.232     1.353    u3/inv_leds_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.107     1.460 r  u3/inv_leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.754     2.215    inv_leds_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.465 r  inv_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.465    inv_leds[3]
    K13                                                               r  inv_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            inv_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.613ns  (logic 1.766ns (48.876%)  route 1.847ns (51.124%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  B_IBUF[1]_inst/O
                         net (fo=7, routed)           0.448     0.713    u3/B_IBUF[1]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.045     0.758 r  u3/inv_leds_OBUF[6]_inst_i_21/O
                         net (fo=4, routed)           0.064     0.822    u3/inv_leds_OBUF[6]_inst_i_21_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.045     0.867 r  u3/inv_leds_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.207     1.074    u3/u2/u5/o__20[1]
    SLICE_X1Y84          LUT5 (Prop_lut5_I2_O)        0.048     1.122 r  u3/inv_leds_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.259     1.381    u3/inv_leds_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.107     1.488 r  u3/inv_leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.869     2.357    inv_leds_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.613 r  inv_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.613    inv_leds[1]
    R10                                                               r  inv_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            inv_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.633ns  (logic 1.849ns (50.913%)  route 1.783ns (49.087%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  B_IBUF[1]_inst/O
                         net (fo=7, routed)           0.448     0.713    u3/B_IBUF[1]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.045     0.758 r  u3/inv_leds_OBUF[6]_inst_i_21/O
                         net (fo=4, routed)           0.064     0.822    u3/inv_leds_OBUF[6]_inst_i_21_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.045     0.867 r  u3/inv_leds_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.207     1.074    u3/u2/u5/o__20[1]
    SLICE_X1Y84          LUT5 (Prop_lut5_I2_O)        0.048     1.122 r  u3/inv_leds_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.260     1.382    u3/inv_leds_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.104     1.486 r  u3/inv_leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.804     2.290    inv_leds_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.342     3.633 r  inv_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.633    inv_leds[0]
    T10                                                               r  inv_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3/cntbig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.710ns  (logic 4.098ns (42.199%)  route 5.612ns (57.801%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.720     5.323    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  u3/cntbig_reg[14]/Q
                         net (fo=13, routed)          0.908     6.686    u3/sel0[0]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.124     6.810 r  u3/enb_leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.705    11.515    enb_leds_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.033 r  enb_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.033    enb_leds[6]
    K2                                                                r  enb_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.676ns  (logic 4.741ns (48.999%)  route 4.935ns (51.001%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.720     5.323    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  u3/cntbig_reg[15]/Q
                         net (fo=13, routed)          1.510     7.289    u3/sel0[1]
    SLICE_X1Y84          LUT5 (Prop_lut5_I1_O)        0.150     7.439 r  u3/inv_leds_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.694     8.133    u3/inv_leds_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.355     8.488 r  u3/inv_leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.730    11.218    inv_leds_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    14.998 r  inv_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.998    inv_leds[0]
    T10                                                               r  inv_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.604ns  (logic 4.487ns (46.723%)  route 5.117ns (53.277%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.720     5.323    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  u3/cntbig_reg[15]/Q
                         net (fo=13, routed)          1.510     7.289    u3/sel0[1]
    SLICE_X1Y84          LUT5 (Prop_lut5_I1_O)        0.150     7.439 r  u3/inv_leds_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.689     8.128    u3/inv_leds_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.326     8.454 r  u3/inv_leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.917    11.372    inv_leds_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.927 r  inv_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.927    inv_leds[1]
    R10                                                               r  inv_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.356ns  (logic 4.254ns (45.472%)  route 5.102ns (54.528%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.720     5.323    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  u3/cntbig_reg[15]/Q
                         net (fo=13, routed)          1.484     7.263    u3/sel0[1]
    SLICE_X1Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.387 r  u3/inv_leds_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.951     8.337    u3/inv_leds_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y86          LUT4 (Prop_lut4_I1_O)        0.124     8.461 r  u3/inv_leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.667    11.128    inv_leds_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.679 r  inv_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.679    inv_leds[3]
    K13                                                               r  inv_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.316ns  (logic 4.702ns (50.467%)  route 4.614ns (49.533%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.720     5.323    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  u3/cntbig_reg[15]/Q
                         net (fo=13, routed)          1.510     7.289    u3/sel0[1]
    SLICE_X1Y84          LUT5 (Prop_lut5_I1_O)        0.150     7.439 r  u3/inv_leds_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.972     8.411    u3/inv_leds_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I1_O)        0.354     8.765 r  u3/inv_leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.133    10.897    inv_leds_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    14.639 r  inv_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.639    inv_leds[4]
    P15                                                               r  inv_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.202ns  (logic 4.493ns (48.825%)  route 4.709ns (51.175%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.720     5.323    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  u3/cntbig_reg[15]/Q
                         net (fo=13, routed)          1.510     7.289    u3/sel0[1]
    SLICE_X1Y84          LUT5 (Prop_lut5_I1_O)        0.150     7.439 r  u3/inv_leds_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.694     8.133    u3/inv_leds_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.326     8.459 r  u3/inv_leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.504    10.964    inv_leds_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.524 r  inv_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.524    inv_leds[5]
    T11                                                               r  inv_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.023ns  (logic 4.425ns (49.040%)  route 4.598ns (50.960%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.720     5.323    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  u3/cntbig_reg[15]/Q
                         net (fo=13, routed)          1.510     7.289    u3/sel0[1]
    SLICE_X1Y84          LUT5 (Prop_lut5_I1_O)        0.150     7.439 r  u3/inv_leds_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.972     8.411    u3/inv_leds_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.326     8.737 r  u3/inv_leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.116    10.853    inv_leds_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.346 r  inv_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.346    inv_leds[2]
    K16                                                               r  inv_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.765ns  (logic 4.474ns (51.047%)  route 4.291ns (48.953%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.720     5.323    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  u3/cntbig_reg[15]/Q
                         net (fo=13, routed)          1.484     7.263    u3/sel0[1]
    SLICE_X1Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.387 r  u3/inv_leds_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.951     8.337    u3/inv_leds_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y86          LUT4 (Prop_lut4_I0_O)        0.154     8.491 r  u3/inv_leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.856    10.347    inv_leds_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    14.088 r  inv_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.088    inv_leds[6]
    L18                                                               r  inv_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.227ns  (logic 4.369ns (53.110%)  route 3.858ns (46.890%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.720     5.323    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  u3/cntbig_reg[14]/Q
                         net (fo=13, routed)          0.908     6.686    u3/sel0[0]
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.152     6.838 r  u3/enb_leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.950     9.788    enb_leds_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761    13.550 r  enb_leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.550    enb_leds[7]
    U13                                                               r  enb_leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.065ns  (logic 4.384ns (54.363%)  route 3.681ns (45.637%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.720     5.323    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  u3/cntbig_reg[14]/Q
                         net (fo=13, routed)          0.909     6.687    u3/sel0[0]
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.152     6.839 r  u3/enb_leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.772     9.611    enb_leds_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    13.388 r  enb_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.388    enb_leds[2]
    T9                                                                r  enb_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3/cntbig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.437ns (68.868%)  route 0.649ns (31.132%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.519    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  u3/cntbig_reg[14]/Q
                         net (fo=13, routed)          0.368     2.028    u3/sel0[0]
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.045     2.073 r  u3/enb_leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.355    enb_leds_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.605 r  enb_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.605    enb_leds[4]
    P14                                                               r  enb_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.493ns (69.041%)  route 0.670ns (30.959%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.519    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  u3/cntbig_reg[15]/Q
                         net (fo=13, routed)          0.133     1.793    u3/sel0[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.049     1.842 r  u3/enb_leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.537     2.379    enb_leds_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     3.682 r  enb_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.682    enb_leds[0]
    J17                                                               r  enb_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.540ns (70.543%)  route 0.643ns (29.457%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.519    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  u3/cntbig_reg[15]/Q
                         net (fo=13, routed)          0.133     1.793    u3/sel0[1]
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.045     1.838 r  u3/inv_leds_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.094     1.932    u3/inv_leds_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.051     1.983 r  u3/inv_leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.399    inv_leds_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     3.703 r  inv_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.703    inv_leds[6]
    L18                                                               r  inv_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.422ns (61.017%)  route 0.909ns (38.983%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.519    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  u3/cntbig_reg[14]/Q
                         net (fo=13, routed)          0.340     2.000    u3/sel0[0]
    SLICE_X1Y84          LUT3 (Prop_lut3_I2_O)        0.045     2.045 r  u3/enb_leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.569     2.614    enb_leds_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.851 r  enb_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.851    enb_leds[1]
    J18                                                               r  enb_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.425ns (60.471%)  route 0.932ns (39.529%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.519    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  u3/cntbig_reg[15]/Q
                         net (fo=13, routed)          0.133     1.793    u3/sel0[1]
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.045     1.838 r  u3/inv_leds_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.281     2.120    u3/inv_leds_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.045     2.165 r  u3/inv_leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.517     2.682    inv_leds_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.876 r  inv_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.876    inv_leds[2]
    K16                                                               r  inv_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.501ns (62.370%)  route 0.906ns (37.630%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.519    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  u3/cntbig_reg[14]/Q
                         net (fo=13, routed)          0.368     2.028    u3/sel0[0]
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.046     2.074 r  u3/enb_leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.538     2.612    enb_leds_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.926 r  enb_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.926    enb_leds[5]
    T14                                                               r  enb_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.439ns (59.421%)  route 0.983ns (40.579%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.601     1.520    u3/clk
    SLICE_X0Y87          FDRE                                         r  u3/cntbig_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  u3/cntbig_reg[16]/Q
                         net (fo=13, routed)          0.259     1.921    u3/sel0[2]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.045     1.966 r  u3/enb_leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.723     2.689    enb_leds_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.942 r  enb_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.942    enb_leds[3]
    J14                                                               r  enb_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.482ns (60.173%)  route 0.981ns (39.827%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.519    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  u3/cntbig_reg[15]/Q
                         net (fo=13, routed)          0.133     1.793    u3/sel0[1]
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.045     1.838 r  u3/inv_leds_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.094     1.932    u3/inv_leds_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.045     1.977 r  u3/inv_leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.754     2.731    inv_leds_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.982 r  inv_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.982    inv_leds[3]
    K13                                                               r  inv_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.536ns (61.276%)  route 0.971ns (38.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.519    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  u3/cntbig_reg[15]/Q
                         net (fo=13, routed)          0.133     1.793    u3/sel0[1]
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.045     1.838 r  u3/inv_leds_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.281     2.120    u3/inv_leds_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.049     2.169 r  u3/inv_leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.557     2.725    inv_leds_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     4.027 r  inv_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.027    inv_leds[4]
    P15                                                               r  inv_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.492ns (58.757%)  route 1.047ns (41.243%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.519    u3/clk
    SLICE_X0Y86          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  u3/cntbig_reg[15]/Q
                         net (fo=13, routed)          0.133     1.793    u3/sel0[1]
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.045     1.838 r  u3/inv_leds_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.225     2.064    u3/inv_leds_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.045     2.109 r  u3/inv_leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.689     2.798    inv_leds_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.059 r  inv_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.059    inv_leds[5]
    T11                                                               r  inv_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------





