INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.srcs/sources_1/imports/Chapter9_3/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
