<stg><name>dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0</name>


<trans_list>

<trans id="112" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:0  %data_V_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %data_V_read)

]]></Node>
<StgValue><ssdm name="data_V_read_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:3  %tmp = trunc i64 %data_V_read_2 to i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="45" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:4  %r_V_cast3 = sext i32 %tmp to i45

]]></Node>
<StgValue><ssdm name="r_V_cast3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:5  %r_V_cast = sext i32 %tmp to i46

]]></Node>
<StgValue><ssdm name="r_V_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:6  %r_V_s = mul i46 -4620, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:8  %r_V_10_0_1 = mul i45 -3971, %r_V_cast3

]]></Node>
<StgValue><ssdm name="r_V_10_0_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:11  %r_V_10_0_2 = mul i46 -8083, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:13  %r_V_10_0_3 = mul i46 5539, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:15  %r_V_10_0_4 = mul i46 6496, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:17  %r_V_10_0_5 = mul i46 8165, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:19  %r_V_10_0_6 = mul i46 13918, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:21  %r_V_10_0_7 = mul i46 9298, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_7"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:23  %tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %data_V_read_2, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="45" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:24  %r_V_1_cast2 = sext i32 %tmp_2 to i45

]]></Node>
<StgValue><ssdm name="r_V_1_cast2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="44" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:25  %r_V_1_cast9 = sext i32 %tmp_2 to i44

]]></Node>
<StgValue><ssdm name="r_V_1_cast9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:26  %r_V_1_cast = sext i32 %tmp_2 to i46

]]></Node>
<StgValue><ssdm name="r_V_1_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:27  %r_V_10_1 = mul i46 4872, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:29  %r_V_10_1_1 = mul i46 -7890, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:31  %r_V_10_1_2 = mul i46 -4718, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:33  %r_V_10_1_3 = mul i46 5117, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:35  %r_V_10_1_4 = mul i46 -10551, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
arrayctor.loop1.preheader:37  %r_V_10_1_5 = mul i44 2015, %r_V_1_cast9

]]></Node>
<StgValue><ssdm name="r_V_10_1_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:40  %r_V_10_1_6 = mul i46 -5491, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_6"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:42  %r_V_10_1_7 = mul i45 -3013, %r_V_1_cast2

]]></Node>
<StgValue><ssdm name="r_V_10_1_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:6  %r_V_s = mul i46 -4620, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:8  %r_V_10_0_1 = mul i45 -3971, %r_V_cast3

]]></Node>
<StgValue><ssdm name="r_V_10_0_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:11  %r_V_10_0_2 = mul i46 -8083, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:13  %r_V_10_0_3 = mul i46 5539, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_3"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:15  %r_V_10_0_4 = mul i46 6496, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_4"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:17  %r_V_10_0_5 = mul i46 8165, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_5"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:19  %r_V_10_0_6 = mul i46 13918, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_6"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:21  %r_V_10_0_7 = mul i46 9298, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_7"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:27  %r_V_10_1 = mul i46 4872, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:29  %r_V_10_1_1 = mul i46 -7890, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:31  %r_V_10_1_2 = mul i46 -4718, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:33  %r_V_10_1_3 = mul i46 5117, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:35  %r_V_10_1_4 = mul i46 -10551, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
arrayctor.loop1.preheader:37  %r_V_10_1_5 = mul i44 2015, %r_V_1_cast9

]]></Node>
<StgValue><ssdm name="r_V_10_1_5"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:40  %r_V_10_1_6 = mul i46 -5491, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_6"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:42  %r_V_10_1_7 = mul i45 -3013, %r_V_1_cast2

]]></Node>
<StgValue><ssdm name="r_V_10_1_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:6  %r_V_s = mul i46 -4620, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:7  %tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_s, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:8  %r_V_10_0_1 = mul i45 -3971, %r_V_cast3

]]></Node>
<StgValue><ssdm name="r_V_10_0_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="31" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:9  %tmp_s = call i31 @_ssdm_op_PartSelect.i31.i45.i32.i32(i45 %r_V_10_0_1, i32 14, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:11  %r_V_10_0_2 = mul i46 -8083, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:12  %tmp_33_0_2 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_0_2, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_33_0_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:13  %r_V_10_0_3 = mul i46 5539, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:14  %tmp_33_0_3 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_0_3, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_33_0_3"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:15  %r_V_10_0_4 = mul i46 6496, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_4"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:16  %tmp_33_0_4 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_0_4, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_33_0_4"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:17  %r_V_10_0_5 = mul i46 8165, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_5"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:18  %tmp_33_0_5 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_0_5, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_33_0_5"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:19  %r_V_10_0_6 = mul i46 13918, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_6"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:20  %tmp_33_0_6 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_0_6, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_33_0_6"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:21  %r_V_10_0_7 = mul i46 9298, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_7"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:22  %tmp_33_0_7 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_0_7, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_33_0_7"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:27  %r_V_10_1 = mul i46 4872, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:28  %tmp_33_1 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_1, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:29  %r_V_10_1_1 = mul i46 -7890, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:30  %tmp_33_1_1 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_1_1, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_33_1_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:31  %r_V_10_1_2 = mul i46 -4718, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:32  %tmp_33_1_2 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_1_2, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_33_1_2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:33  %r_V_10_1_3 = mul i46 5117, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:34  %tmp_33_1_3 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_1_3, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_33_1_3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:35  %r_V_10_1_4 = mul i46 -10551, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_4"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:36  %tmp_33_1_4 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_1_4, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_33_1_4"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
arrayctor.loop1.preheader:37  %r_V_10_1_5 = mul i44 2015, %r_V_1_cast9

]]></Node>
<StgValue><ssdm name="r_V_10_1_5"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="30" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:38  %tmp_28 = call i30 @_ssdm_op_PartSelect.i30.i44.i32.i32(i44 %r_V_10_1_5, i32 14, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:40  %r_V_10_1_6 = mul i46 -5491, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_6"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:41  %tmp_33_1_6 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_1_6, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_33_1_6"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:42  %r_V_10_1_7 = mul i45 -3013, %r_V_1_cast2

]]></Node>
<StgValue><ssdm name="r_V_10_1_7"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="31" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:43  %tmp_29 = call i31 @_ssdm_op_PartSelect.i31.i45.i32.i32(i45 %r_V_10_1_7, i32 14, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [4 x i8]* @p_str9, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:10  %tmp_27 = sext i31 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:39  %tmp_31_cast = sext i30 %tmp_28 to i31

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:44  %tmp_30 = sext i31 %tmp_29 to i32

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:45  %tmp1 = add i32 2521, %tmp_33_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:46  %res_0_V_write_assign = add i32 %tmp1, %tmp_3

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:47  %tmp2 = add i32 1786, %tmp_33_1_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:48  %acc_1_V = add i32 %tmp2, %tmp_27

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:49  %tmp3 = add i32 3848, %tmp_33_1_2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:50  %acc_2_V = add i32 %tmp3, %tmp_33_0_2

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:51  %tmp4 = add i32 5213, %tmp_33_1_3

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:52  %acc_3_V = add i32 %tmp4, %tmp_33_0_3

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:53  %tmp5 = add i32 -2647, %tmp_33_1_4

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:54  %acc_4_V = add i32 %tmp5, %tmp_33_0_4

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayctor.loop1.preheader:55  %tmp6 = add i31 -778, %tmp_31_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:56  %tmp6_cast = sext i31 %tmp6 to i32

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:57  %acc_5_V = add i32 %tmp6_cast, %tmp_33_0_5

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:58  %tmp7 = add i32 620, %tmp_33_1_6

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:59  %acc_6_V = add i32 %tmp7, %tmp_33_0_6

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:60  %tmp8 = add i32 -1402, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:61  %acc_7_V = add i32 %tmp8, %tmp_33_0_7

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:62  %mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %res_0_V_write_assign, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:63  %mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %acc_1_V, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:64  %mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %acc_2_V, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:65  %mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %acc_3_V, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:66  %mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %acc_4_V, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:67  %mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %acc_5_V, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:68  %mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %acc_6_V, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:69  %mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %acc_7_V, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="256">
<![CDATA[
arrayctor.loop1.preheader:70  ret { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
