

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 22:12:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.009 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_89_3_fu_198  |cordiccart2pol_Pipeline_VITIS_LOOP_89_3  |       18|       18|  0.180 us|  0.180 us|   16|   16|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1479|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|      44|    543|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     53|    -|
|Register         |        -|    -|     559|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     603|   2075|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_89_3_fu_198  |cordiccart2pol_Pipeline_VITIS_LOOP_89_3  |        0|   0|  44|  433|    0|
    |ctlz_8_8_1_1_U21                                    |ctlz_8_8_1_1                             |        0|   0|   0|    7|    0|
    |ctlz_8_8_1_1_U22                                    |ctlz_8_8_1_1                             |        0|   0|   0|    7|    0|
    |fpext_32ns_64_2_no_dsp_1_U13                        |fpext_32ns_64_2_no_dsp_1                 |        0|   0|   0|    0|    0|
    |fpext_32ns_64_2_no_dsp_1_U14                        |fpext_32ns_64_2_no_dsp_1                 |        0|   0|   0|    0|    0|
    |mul_8s_7ns_14_1_1_U20                               |mul_8s_7ns_14_1_1                        |        0|   0|   0|   41|    0|
    |sparsemux_7_2_7_1_1_U17                             |sparsemux_7_2_7_1_1                      |        0|   0|   0|    9|    0|
    |sparsemux_7_2_7_1_1_U18                             |sparsemux_7_2_7_1_1                      |        0|   0|   0|    9|    0|
    |sparsemux_7_2_7_1_1_U19                             |sparsemux_7_2_7_1_1                      |        0|   0|   0|    9|    0|
    |sparsemux_9_3_8_1_1_U15                             |sparsemux_9_3_8_1_1                      |        0|   0|   0|   14|    0|
    |sparsemux_9_3_8_1_1_U16                             |sparsemux_9_3_8_1_1                      |        0|   0|   0|   14|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |Total                                               |                                         |        0|   0|  44|  543|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln127_1_fu_1137_p2     |         +|   0|  0|   15|           8|           8|
    |add_ln127_fu_988_p2        |         +|   0|  0|   13|           5|           5|
    |add_ln128_1_fu_1045_p2     |         +|   0|  0|   15|           8|           8|
    |add_ln128_fu_946_p2        |         +|   0|  0|   13|           5|           5|
    |add_ln59_fu_329_p2         |         +|   0|  0|   12|          11|           4|
    |add_ln60_fu_437_p2         |         +|   0|  0|   12|          11|           4|
    |sub_ln123_fu_842_p2        |         -|   0|  0|   14|           1|           7|
    |sub_ln127_1_fu_1082_p2     |         -|   0|  0|   13|           2|           4|
    |sub_ln127_fu_957_p2        |         -|   0|  0|   14|           1|           7|
    |sub_ln128_1_fu_994_p2      |         -|   0|  0|   13|           2|           4|
    |sub_ln128_fu_916_p2        |         -|   0|  0|   15|           1|           8|
    |sub_ln59_1_fu_303_p2       |         -|   0|  0|   12|          11|          12|
    |sub_ln59_2_fu_335_p2       |         -|   0|  0|   12|           3|          11|
    |sub_ln59_fu_285_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln60_1_fu_411_p2       |         -|   0|  0|   12|          11|          12|
    |sub_ln60_2_fu_443_p2       |         -|   0|  0|   12|           3|          11|
    |sub_ln60_fu_393_p2         |         -|   0|  0|   61|           1|          54|
    |x_2_ph_fu_761_p6           |         -|   0|  0|   14|           1|           7|
    |y_2_ph_fu_782_p4           |         -|   0|  0|   14|           1|           7|
    |pi_assign_1_fu_1058_p5     |      1003|   0|  0|    2|          64|           9|
    |pi_assign_fu_1150_p5       |      1003|   0|  0|    2|          64|           9|
    |and_ln59_1_fu_550_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln59_fu_535_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln60_1_fu_618_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln60_fu_603_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln67_fu_747_p2         |       and|   0|  0|    2|           1|           1|
    |ashr_ln59_fu_502_p2        |      ashr|   0|  0|  161|          54|          54|
    |ashr_ln60_fu_570_p2        |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln127_fu_952_p2       |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln128_fu_902_p2       |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln59_1_fu_323_p2      |      icmp|   0|  0|   14|           9|           1|
    |icmp_ln59_2_fu_349_p2      |      icmp|   0|  0|   12|          12|           3|
    |icmp_ln59_3_fu_487_p2      |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln59_4_fu_369_p2      |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln59_fu_298_p2        |      icmp|   0|  0|   70|          63|           1|
    |icmp_ln60_1_fu_431_p2      |      icmp|   0|  0|   14|           9|           1|
    |icmp_ln60_2_fu_457_p2      |      icmp|   0|  0|   12|          12|           3|
    |icmp_ln60_3_fu_555_p2      |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln60_4_fu_477_p2      |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln60_fu_406_p2        |      icmp|   0|  0|   70|          63|           1|
    |or_ln59_fu_540_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln60_fu_608_p2          |        or|   0|  0|    2|           1|           1|
    |r_out                      |    select|   0|  0|   32|           1|           1|
    |select_ln123_fu_848_p3     |    select|   0|  0|    7|           1|           7|
    |select_ln127_1_fu_1129_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln127_fu_962_p3     |    select|   0|  0|    7|           1|           7|
    |select_ln128_1_fu_1037_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln128_fu_922_p3     |    select|   0|  0|    8|           1|           8|
    |select_ln59_1_fu_341_p3    |    select|   0|  0|   11|           1|          11|
    |select_ln59_2_fu_511_p3    |    select|   0|  0|    8|           1|           8|
    |select_ln59_3_fu_523_p3    |    select|   0|  0|    8|           1|           8|
    |select_ln59_4_fu_492_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln59_fu_291_p3      |    select|   0|  0|   54|           1|          54|
    |select_ln60_1_fu_449_p3    |    select|   0|  0|   11|           1|          11|
    |select_ln60_2_fu_579_p3    |    select|   0|  0|    8|           1|           8|
    |select_ln60_3_fu_591_p3    |    select|   0|  0|    8|           1|           8|
    |select_ln60_4_fu_560_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln60_fu_399_p3      |    select|   0|  0|   54|           1|          54|
    |theta_out                  |    select|   0|  0|   32|           1|           1|
    |shl_ln127_fu_1097_p2       |       shl|   0|  0|  100|          32|          32|
    |shl_ln128_fu_1009_p2       |       shl|   0|  0|  104|          33|          33|
    |shl_ln59_fu_519_p2         |       shl|   0|  0|   17|           8|           8|
    |shl_ln60_fu_587_p2         |       shl|   0|  0|   17|           8|           8|
    |xor_ln59_1_fu_544_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln59_fu_530_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln60_1_fu_612_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln60_fu_598_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln65_fu_741_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln67_fu_723_p2         |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1479|         656|         688|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  53|         10|    1|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  53|         10|    1|         10|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln127_reg_1440                                               |   5|   0|    5|          0|
    |add_ln128_reg_1420                                               |   5|   0|    5|          0|
    |and_ln59_1_reg_1343                                              |   1|   0|    1|          0|
    |and_ln59_reg_1338                                                |   1|   0|    1|          0|
    |and_ln60_1_reg_1363                                              |   1|   0|    1|          0|
    |and_ln60_reg_1358                                                |   1|   0|    1|          0|
    |ap_CS_fsm                                                        |   9|   0|    9|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_89_3_fu_198_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln127_reg_1425                                              |   1|   0|    1|          0|
    |icmp_ln128_reg_1400                                              |   1|   0|    1|          0|
    |icmp_ln59_1_reg_1250                                             |   1|   0|    1|          0|
    |icmp_ln59_2_reg_1261                                             |   1|   0|    1|          0|
    |icmp_ln59_4_reg_1273                                             |   1|   0|    1|          0|
    |icmp_ln59_reg_1243                                               |   1|   0|    1|          0|
    |icmp_ln60_1_reg_1295                                             |   1|   0|    1|          0|
    |icmp_ln60_2_reg_1306                                             |   1|   0|    1|          0|
    |icmp_ln60_4_reg_1318                                             |   1|   0|    1|          0|
    |icmp_ln60_reg_1288                                               |   1|   0|    1|          0|
    |r_cast_reg_1388                                                  |   7|   0|    7|          0|
    |r_reg_1383                                                       |   8|   0|    8|          0|
    |select_ln127_reg_1430                                            |   7|   0|    7|          0|
    |select_ln128_reg_1410                                            |   8|   0|    8|          0|
    |select_ln59_1_reg_1255                                           |  11|   0|   11|          0|
    |select_ln59_1cast_reg_1278                                       |   8|   0|    8|          0|
    |select_ln59_2_reg_1328                                           |   8|   0|    8|          0|
    |select_ln59_3_reg_1333                                           |   8|   0|    8|          0|
    |select_ln59_reg_1238                                             |  54|   0|   54|          0|
    |select_ln60_1_reg_1300                                           |  11|   0|   11|          0|
    |select_ln60_1cast_reg_1323                                       |   8|   0|    8|          0|
    |select_ln60_2_reg_1348                                           |   8|   0|    8|          0|
    |select_ln60_3_reg_1353                                           |   8|   0|    8|          0|
    |select_ln60_reg_1283                                             |  54|   0|   54|          0|
    |tmp_15_reg_1394                                                  |   1|   0|    1|          0|
    |tmp_18_reg_1405                                                  |   1|   0|    1|          0|
    |tmp_2_reg_1207                                                   |  11|   0|   11|          0|
    |tmp_5_reg_1222                                                   |   1|   0|    1|          0|
    |tmp_6_reg_1228                                                   |  11|   0|   11|          0|
    |tmp_reg_1201                                                     |   1|   0|    1|          0|
    |trunc_ln127_reg_1435                                             |   4|   0|    4|          0|
    |trunc_ln128_reg_1415                                             |   4|   0|    4|          0|
    |trunc_ln59_1_reg_1212                                            |  52|   0|   52|          0|
    |trunc_ln59_3_reg_1267                                            |   8|   0|    8|          0|
    |trunc_ln59_reg_1196                                              |  63|   0|   63|          0|
    |trunc_ln60_1_reg_1233                                            |  52|   0|   52|          0|
    |trunc_ln60_3_reg_1312                                            |   8|   0|    8|          0|
    |trunc_ln60_reg_1217                                              |  63|   0|   63|          0|
    |x_2_ph_reg_1368                                                  |   7|   0|    7|          0|
    |x_next_loc_fu_164                                                |   8|   0|    8|          0|
    |y_2_ph_reg_1373                                                  |   7|   0|    7|          0|
    |z_next_loc_fu_168                                                |   8|   0|    8|          0|
    |z_ph_reg_1378                                                    |   7|   0|    7|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 559|   0|  559|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x_in              |   in|   32|     ap_none|            x_in|        scalar|
|y_in              |   in|   32|     ap_none|            y_in|        scalar|
|r_out             |  out|   32|      ap_vld|           r_out|       pointer|
|r_out_ap_vld      |  out|    1|      ap_vld|           r_out|       pointer|
|theta_out         |  out|   32|      ap_vld|       theta_out|       pointer|
|theta_out_ap_vld  |  out|    1|      ap_vld|       theta_out|       pointer|
+------------------+-----+-----+------------+----------------+--------------+

