============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.25 - v14.20-s046_1
  Generated on:           Aug 29 2017  03:23:01 pm
  Module:                 cur_dec
  Technology library:     ac18_CORELIB_WC revision 2.0
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                 Pin                        Type       Fanout  Load Slew Delay Arrival   
                                                               (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------
(clock in[0])                             launch                                125000 F 
(create_clock_delay_domain_1_in[0]_F_0)   ext delay                         +0  125000 F 
in[0]                                     in port           3  17.6  334  +232  125232 F 
sll_18_12/SH[0] 
  g182/A                                                                    +0  125232   
  g182/Q                                  INVXL             2  12.5  591  +590  125822 R 
  g179/A                                                                    +0  125822   
  g179/Q                                  NAND2XL           4  30.8  647  +661  126483 F 
  g171/A                                                                    +0  126483   
  g171/Q                                  NOR2X3            1 255.4 3246 +2560  129044 R 
sll_18_12/Z[0] 
out[0]                                    out port                          +2  129046 R 
(cur_dec.sdc_line_10_18_1)                ext delay                      +4000  133046 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock in[0])                             capture                               250000 R 
                                          uncertainty                     -100  249900 R 
-----------------------------------------------------------------------------------------
Cost Group   : 'in[0]' (path_group 'in[0]')
Timing slack :  116854ps 
Start-point  : in[0]
End-point    : out[0]
