$date
	Sat Aug  6 15:45:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module threebittb $end
$var wire 3 ! sum [2:0] $end
$var wire 1 " cout $end
$var reg 3 # a [2:0] $end
$var reg 3 $ b [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
0"
b0 !
$end
#10
b1 !
b1 $
#20
b10 !
b10 $
#30
b1 !
b1 #
b0 $
#40
b10 !
b1 $
#50
b11 !
b10 $
#60
b10 !
b10 #
b0 $
#70
b11 !
b1 $
#80
b100 !
b10 $
#90
b110 !
b11 #
b11 $
