

================================================================
== Vivado HLS Report for 'resample_for_conv2'
================================================================
* Date:           Tue Dec  3 11:19:06 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------------------------------------------+
    |   Latency   |   Interval  |                   Pipeline                  |
    |  min |  max |  min |  max |                     Type                    |
    +------+------+------+------+---------------------------------------------+
    |  1773|  1774|  1764|  1764| loop rewind(delay=2 initiation interval(s)) |
    +------+------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+------+------+----------+-----------+-----------+------+----------+
        |                       |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+------+------+----------+-----------+-----------+------+----------+
        |- row_window1_window2  |  1773|  1773|        11|          1|          1|  1764|    yes   |
        +-----------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     328|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|      68|      48|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     357|
|Register         |        0|      -|     505|     160|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     573|     893|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+----+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------+----------------------+---------+-------+----+----+
    |CNN_mux_432_25_1_1_U141    |CNN_mux_432_25_1_1    |        0|      0|   0|  17|
    |CNN_urem_4ns_4ns_eOg_U140  |CNN_urem_4ns_4ns_eOg  |        0|      0|  68|  31|
    +---------------------------+----------------------+---------+-------+----+----+
    |Total                      |                      |        0|      0|  68|  48|
    +---------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |CNN_mac_muladd_9nfYi_U142  |CNN_mac_muladd_9nfYi  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_363_p2                     |     +    |      0|  0|  13|           1|           4|
    |indvar_flatten17_op_fu_513_p2     |     +    |      0|  0|  15|           8|           1|
    |indvar_flatten_next2_fu_487_p2    |     +    |      0|  0|  18|           1|          11|
    |indvar_flatten_op_fu_499_p2       |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_403_p2                     |     +    |      0|  0|  13|           1|           4|
    |k_2_dup_fu_565_p2                 |     +    |      0|  0|  13|           2|           4|
    |l_2_dup_fu_666_p2                 |     +    |      0|  0|  15|           4|           8|
    |m_fu_449_p2                       |     +    |      0|  0|  10|           1|           2|
    |n_1_fu_493_p2                     |     +    |      0|  0|  10|           2|           1|
    |newIndex_trunc_fu_611_p2          |     +    |      0|  0|  10|           2|           2|
    |tmp_10_fu_643_p2                  |     +    |      0|  0|  13|           4|           1|
    |tmp_2_fu_688_p2                   |     +    |      0|  0|  15|           1|           8|
    |tmp_6_fu_591_p2                   |     +    |      0|  0|  13|           4|           4|
    |tmp_8_fu_596_p2                   |     +    |      0|  0|  13|           4|           4|
    |ap_condition_275                  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_fu_389_p2    |    and   |      0|  0|   2|           1|           1|
    |tmp_3_mid1_fu_435_p2              |    and   |      0|  0|   2|           1|           1|
    |tmp_3_mid_fu_383_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten1_fu_539_p2       |   icmp   |      0|  0|  11|           8|           7|
    |exitcond_flatten2_fu_545_p2       |   icmp   |      0|  0|  13|          11|          10|
    |exitcond_flatten_fu_533_p2        |   icmp   |      0|  0|   9|           4|           4|
    |tmp_15_fu_637_p2                  |   icmp   |      0|  0|   9|           4|           3|
    |tmp_3_fu_527_p2                   |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |not_exitcond_flatten_1_fu_429_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp_4_fu_455_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_5_fu_461_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_409_p2                     |    or    |      0|  0|   2|           1|           1|
    |i_mid2_fu_395_p3                  |  select  |      0|  0|   4|           1|           4|
    |indvar_flatten_next1_fu_519_p3    |  select  |      0|  0|   8|           1|           1|
    |indvar_flatten_next_fu_505_p3     |  select  |      0|  0|   4|           1|           1|
    |j_mid2_fu_441_p3                  |  select  |      0|  0|   4|           1|           4|
    |j_mid_fu_369_p3                   |  select  |      0|  0|   4|           1|           1|
    |k_1_mid2_fu_571_p3                |  select  |      0|  0|   4|           1|           4|
    |k_1_mid_fu_558_p3                 |  select  |      0|  0|   4|           1|           1|
    |k_mid2_fu_581_p3                  |  select  |      0|  0|   4|           1|           4|
    |k_mid_fu_551_p3                   |  select  |      0|  0|   4|           1|           1|
    |l_1_mid2_fu_694_p3                |  select  |      0|  0|   8|           1|           8|
    |l_1_mid_fu_672_p3                 |  select  |      0|  0|   8|           1|           8|
    |l_mid2_fu_680_p3                  |  select  |      0|  0|   8|           1|           8|
    |m_cast_mid2_fu_475_p3             |  select  |      0|  0|   2|           1|           2|
    |m_mid_fu_415_p3                   |  select  |      0|  0|   2|           1|           1|
    |n_mid2_fu_467_p3                  |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |exitcond_flatten_not_fu_423_p2    |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_377_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 328|          95|         145|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  13|          3|    1|          3|
    |ap_done                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10                    |   9|          2|    1|          2|
    |ap_phi_mux_exitcond_flatten3_phi_fu_170_p6  |  13|          3|    1|          3|
    |ap_phi_mux_exitcond_flatten4_phi_fu_185_p6  |  13|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_283_p6                  |  13|          3|    4|         12|
    |ap_phi_mux_indvar_flatten1_phi_fu_269_p6    |  13|          3|    8|         24|
    |ap_phi_mux_indvar_flatten2_phi_fu_297_p6    |  13|          3|   11|         33|
    |ap_phi_mux_indvar_flatten_phi_fu_241_p6     |  13|          3|    4|         12|
    |ap_phi_mux_j_phi_fu_255_p6                  |  13|          3|    4|         12|
    |ap_phi_mux_k_phi_fu_325_p6                  |  13|          3|    4|         12|
    |ap_phi_mux_k_s_phi_fu_311_p6                |  13|          3|    4|         12|
    |ap_phi_mux_l_phi_fu_353_p6                  |  13|          3|    8|         24|
    |ap_phi_mux_l_s_phi_fu_339_p6                |  13|          3|    8|         24|
    |ap_phi_mux_m_cast_phi_fu_213_p6             |  13|          3|    2|          6|
    |ap_phi_mux_n_phi_fu_227_p6                  |  13|          3|    2|          6|
    |ap_phi_mux_tmp_1_phi_fu_199_p6              |  13|          3|    1|          3|
    |exitcond_flatten3_reg_166                   |   9|          2|    1|          2|
    |exitcond_flatten4_reg_181                   |   9|          2|    1|          2|
    |i_reg_279                                   |   9|          2|    4|          8|
    |indvar_flatten1_reg_265                     |   9|          2|    8|         16|
    |indvar_flatten2_reg_293                     |   9|          2|   11|         22|
    |indvar_flatten_reg_237                      |   9|          2|    4|          8|
    |j_reg_251                                   |   9|          2|    4|          8|
    |k_reg_321                                   |   9|          2|    4|          8|
    |k_s_reg_307                                 |   9|          2|    4|          8|
    |l_reg_349                                   |   9|          2|    8|         16|
    |l_s_reg_335                                 |   9|          2|    8|         16|
    |m_cast_reg_209                              |   9|          2|    2|          4|
    |n_reg_223                                   |   9|          2|    2|          4|
    |rewind_ap_ready_reg                         |   9|          2|    1|          2|
    |tmp_1_reg_195                               |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 357|         81|  129|        321|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   2|   0|    2|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9       |   1|   0|    1|          0|
    |arrayNo_reg_818               |   2|   0|    2|          0|
    |exitcond_flatten1_reg_799     |   1|   0|    1|          0|
    |exitcond_flatten2_reg_804     |   1|   0|    1|          0|
    |exitcond_flatten3_reg_166     |   1|   0|    1|          0|
    |exitcond_flatten4_reg_181     |   1|   0|    1|          0|
    |exitcond_flatten_mid_reg_723  |   1|   0|    1|          0|
    |exitcond_flatten_reg_794      |   1|   0|    1|          0|
    |i_mid2_reg_728                |   4|   0|    4|          0|
    |i_reg_279                     |   4|   0|    4|          0|
    |indvar_flatten1_reg_265       |   8|   0|    8|          0|
    |indvar_flatten2_reg_293       |  11|   0|   11|          0|
    |indvar_flatten_next1_reg_784  |   8|   0|    8|          0|
    |indvar_flatten_next2_reg_769  |  11|   0|   11|          0|
    |indvar_flatten_next_reg_779   |   4|   0|    4|          0|
    |indvar_flatten_reg_237        |   4|   0|    4|          0|
    |j_mid2_reg_746                |   4|   0|    4|          0|
    |j_reg_251                     |   4|   0|    4|          0|
    |k_mid2_reg_813                |   4|   0|    4|          0|
    |k_reg_321                     |   4|   0|    4|          0|
    |k_s_reg_307                   |   4|   0|    4|          0|
    |l_1_mid2_reg_863              |   8|   0|    8|          0|
    |l_mid2_reg_858                |   8|   0|    8|          0|
    |l_reg_349                     |   8|   0|    8|          0|
    |l_s_reg_335                   |   8|   0|    8|          0|
    |m_cast_mid2_reg_757           |   2|   0|    2|          0|
    |m_cast_reg_209                |   2|   0|    2|          0|
    |n_1_reg_774                   |   2|   0|    2|          0|
    |n_mid2_reg_752                |   2|   0|    2|          0|
    |n_reg_223                     |   2|   0|    2|          0|
    |rewind_ap_ready_reg           |   1|   0|    1|          0|
    |tmp_10_reg_847                |   4|   0|    4|          0|
    |tmp_12_reg_852                |  25|   0|   25|          0|
    |tmp_14_reg_874                |  11|   0|   11|          0|
    |tmp_15_reg_843                |   1|   0|    1|          0|
    |tmp_1_reg_195                 |   1|   0|    1|          0|
    |tmp_3_mid1_reg_740            |   1|   0|    1|          0|
    |tmp_3_reg_789                 |   1|   0|    1|          0|
    |tmp_7_reg_764                 |   2|   0|    2|          0|
    |tmp_reg_734                   |   1|   0|    1|          0|
    |exitcond_flatten2_reg_804     |  64|  32|    1|          0|
    |exitcond_flatten3_reg_166     |  64|  32|    1|          0|
    |exitcond_flatten_mid_reg_723  |  64|  32|    1|          0|
    |tmp_12_reg_852                |  64|  32|   25|          0|
    |tmp_15_reg_843                |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 505| 160|  214|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_done                    | out |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|square_image_0_V_address0  | out |    6|  ap_memory |  square_image_0_V  |     array    |
|square_image_0_V_ce0       | out |    1|  ap_memory |  square_image_0_V  |     array    |
|square_image_0_V_q0        |  in |   25|  ap_memory |  square_image_0_V  |     array    |
|square_image_1_V_address0  | out |    6|  ap_memory |  square_image_1_V  |     array    |
|square_image_1_V_ce0       | out |    1|  ap_memory |  square_image_1_V  |     array    |
|square_image_1_V_q0        |  in |   25|  ap_memory |  square_image_1_V  |     array    |
|square_image_2_V_address0  | out |    6|  ap_memory |  square_image_2_V  |     array    |
|square_image_2_V_ce0       | out |    1|  ap_memory |  square_image_2_V  |     array    |
|square_image_2_V_q0        |  in |   25|  ap_memory |  square_image_2_V  |     array    |
|square_image_3_V_address0  | out |    6|  ap_memory |  square_image_3_V  |     array    |
|square_image_3_V_ce0       | out |    1|  ap_memory |  square_image_3_V  |     array    |
|square_image_3_V_q0        |  in |   25|  ap_memory |  square_image_3_V  |     array    |
|resampled_0_V_address0     | out |   10|  ap_memory |    resampled_0_V   |     array    |
|resampled_0_V_ce0          | out |    1|  ap_memory |    resampled_0_V   |     array    |
|resampled_0_V_we0          | out |    1|  ap_memory |    resampled_0_V   |     array    |
|resampled_0_V_d0           | out |   25|  ap_memory |    resampled_0_V   |     array    |
|resampled_1_V_address0     | out |   10|  ap_memory |    resampled_1_V   |     array    |
|resampled_1_V_ce0          | out |    1|  ap_memory |    resampled_1_V   |     array    |
|resampled_1_V_we0          | out |    1|  ap_memory |    resampled_1_V   |     array    |
|resampled_1_V_d0           | out |   25|  ap_memory |    resampled_1_V   |     array    |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 13 [1/1] (0.87ns)   --->   "br label %.reset24"   --->   Operation 13 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 3.26>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%exitcond_flatten3 = phi i1 [ false, %0 ], [ %exitcond_flatten1, %ifBlock ], [ false, %1 ]"   --->   Operation 14 'phi' 'exitcond_flatten3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%exitcond_flatten4 = phi i1 [ false, %0 ], [ %exitcond_flatten, %ifBlock ], [ false, %1 ]" [../src/CNN_final.cpp:140]   --->   Operation 15 'phi' 'exitcond_flatten4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = phi i1 [ false, %0 ], [ %tmp_3, %ifBlock ], [ false, %1 ]" [../src/CNN_final.cpp:140]   --->   Operation 16 'phi' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%m_cast = phi i2 [ 0, %0 ], [ %m_cast_mid2, %ifBlock ], [ 0, %1 ]" [../src/CNN_final.cpp:138]   --->   Operation 17 'phi' 'm_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%n = phi i2 [ 0, %0 ], [ %n_1, %ifBlock ], [ 0, %1 ]"   --->   Operation 18 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ], [ 0, %1 ]" [../src/CNN_final.cpp:140]   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %0 ], [ %j_mid2, %ifBlock ], [ 0, %1 ]" [../src/CNN_final.cpp:140]   --->   Operation 20 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i8 [ 0, %0 ], [ %indvar_flatten_next1, %ifBlock ], [ 0, %1 ]"   --->   Operation 21 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_mid2, %ifBlock ], [ 0, %1 ]" [../src/CNN_final.cpp:131]   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i11 [ 0, %0 ], [ %indvar_flatten_next2, %ifBlock ], [ 0, %1 ]"   --->   Operation 23 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.01ns)   --->   "%i_1 = add i4 1, %i" [../src/CNN_final.cpp:131]   --->   Operation 24 'add' 'i_1' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.51ns)   --->   "%j_mid = select i1 %exitcond_flatten3, i4 0, i4 %j" [../src/CNN_final.cpp:140]   --->   Operation 25 'select' 'j_mid' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.47ns)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten3, true" [../src/CNN_final.cpp:140]   --->   Operation 26 'xor' 'not_exitcond_flatten' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_3_mid1)   --->   "%tmp_3_mid = and i1 %tmp_1, %not_exitcond_flatten" [../src/CNN_final.cpp:140]   --->   Operation 27 'and' 'tmp_3_mid' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.47ns)   --->   "%exitcond_flatten_mid = and i1 %exitcond_flatten4, %not_exitcond_flatten" [../src/CNN_final.cpp:140]   --->   Operation 28 'and' 'exitcond_flatten_mid' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.51ns)   --->   "%i_mid2 = select i1 %exitcond_flatten3, i4 %i_1, i4 %i" [../src/CNN_final.cpp:131]   --->   Operation 29 'select' 'i_mid2' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.01ns)   --->   "%j_1 = add i4 1, %j_mid" [../src/CNN_final.cpp:133]   --->   Operation 30 'add' 'j_1' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.47ns)   --->   "%tmp = or i1 %exitcond_flatten_mid, %exitcond_flatten3" [../src/CNN_final.cpp:140]   --->   Operation 31 'or' 'tmp' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.48ns)   --->   "%m_mid = select i1 %tmp, i2 0, i2 %m_cast" [../src/CNN_final.cpp:140]   --->   Operation 32 'select' 'm_mid' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_3_mid1)   --->   "%exitcond_flatten_not = xor i1 %exitcond_flatten4, true" [../src/CNN_final.cpp:140]   --->   Operation 33 'xor' 'exitcond_flatten_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp_3_mid1)   --->   "%not_exitcond_flatten_1 = or i1 %exitcond_flatten3, %exitcond_flatten_not" [../src/CNN_final.cpp:140]   --->   Operation 34 'or' 'not_exitcond_flatten_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.47ns) (out node of the LUT)   --->   "%tmp_3_mid1 = and i1 %tmp_3_mid, %not_exitcond_flatten_1" [../src/CNN_final.cpp:140]   --->   Operation 35 'and' 'tmp_3_mid1' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.51ns)   --->   "%j_mid2 = select i1 %exitcond_flatten_mid, i4 %j_1, i4 %j_mid" [../src/CNN_final.cpp:140]   --->   Operation 36 'select' 'j_mid2' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.85ns)   --->   "%m = add i2 1, %m_mid" [../src/CNN_final.cpp:138]   --->   Operation 37 'add' 'm' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%tmp_4 = or i1 %tmp_3_mid1, %exitcond_flatten_mid" [../src/CNN_final.cpp:140]   --->   Operation 38 'or' 'tmp_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%tmp_5 = or i1 %tmp_4, %exitcond_flatten3" [../src/CNN_final.cpp:140]   --->   Operation 39 'or' 'tmp_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.48ns) (out node of the LUT)   --->   "%n_mid2 = select i1 %tmp_5, i2 0, i2 %n" [../src/CNN_final.cpp:140]   --->   Operation 40 'select' 'n_mid2' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.48ns)   --->   "%m_cast_mid2 = select i1 %tmp_3_mid1, i2 %m, i2 %m_mid" [../src/CNN_final.cpp:138]   --->   Operation 41 'select' 'm_cast_mid2' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i4 %i_mid2 to i2" [../src/CNN_final.cpp:131]   --->   Operation 42 'trunc' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.35ns)   --->   "%indvar_flatten_next2 = add i11 1, %indvar_flatten2"   --->   Operation 43 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.85ns)   --->   "%n_1 = add i2 %n_mid2, 1" [../src/CNN_final.cpp:140]   --->   Operation 44 'add' 'n_1' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.01ns)   --->   "%indvar_flatten_op = add i4 %indvar_flatten, 1" [../src/CNN_final.cpp:140]   --->   Operation 45 'add' 'indvar_flatten_op' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.51ns)   --->   "%indvar_flatten_next = select i1 %tmp, i4 1, i4 %indvar_flatten_op" [../src/CNN_final.cpp:140]   --->   Operation 46 'select' 'indvar_flatten_next' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.35ns)   --->   "%indvar_flatten17_op = add i8 %indvar_flatten1, 1"   --->   Operation 47 'add' 'indvar_flatten17_op' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.37ns)   --->   "%indvar_flatten_next1 = select i1 %exitcond_flatten3, i8 1, i8 %indvar_flatten17_op"   --->   Operation 48 'select' 'indvar_flatten_next1' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.50ns)   --->   "%tmp_3 = icmp eq i2 %n_1, -1" [../src/CNN_final.cpp:140]   --->   Operation 49 'icmp' 'tmp_3' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.86ns)   --->   "%exitcond_flatten = icmp eq i4 %indvar_flatten_next, -7" [../src/CNN_final.cpp:140]   --->   Operation 50 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.94ns)   --->   "%exitcond_flatten1 = icmp eq i8 %indvar_flatten_next1, 126"   --->   Operation 51 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.07ns)   --->   "%exitcond_flatten2 = icmp eq i11 %indvar_flatten2, -285"   --->   Operation 52 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br label %.reset24" [../src/CNN_final.cpp:151]   --->   Operation 53 'br' <Predicate = (exitcond_flatten2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.38>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%k_s = phi i4 [ 0, %0 ], [ %tmp_10, %ifBlock ], [ 0, %1 ]" [../src/CNN_final.cpp:144]   --->   Operation 54 'phi' 'k_s' <Predicate = (!tmp & !tmp_3_mid1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%k = phi i4 [ 0, %0 ], [ %k_mid2, %ifBlock ], [ 0, %1 ]" [../src/CNN_final.cpp:140]   --->   Operation 55 'phi' 'k' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.51ns)   --->   "%k_mid = select i1 %tmp, i4 0, i4 %k" [../src/CNN_final.cpp:140]   --->   Operation 56 'select' 'k_mid' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node k_1_mid2)   --->   "%k_1_mid = select i1 %tmp, i4 0, i4 %k_s" [../src/CNN_final.cpp:140]   --->   Operation 57 'select' 'k_1_mid' <Predicate = (!tmp_3_mid1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.01ns)   --->   "%k_2_dup = add i4 3, %k_mid" [../src/CNN_final.cpp:144]   --->   Operation 58 'add' 'k_2_dup' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.51ns) (out node of the LUT)   --->   "%k_1_mid2 = select i1 %tmp_3_mid1, i4 %k_2_dup, i4 %k_1_mid" [../src/CNN_final.cpp:140]   --->   Operation 59 'select' 'k_1_mid2' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%m_cast_mid2_cast = zext i2 %m_cast_mid2 to i4" [../src/CNN_final.cpp:138]   --->   Operation 60 'zext' 'm_cast_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.51ns)   --->   "%k_mid2 = select i1 %tmp_3_mid1, i4 %k_2_dup, i4 %k_mid" [../src/CNN_final.cpp:140]   --->   Operation 61 'select' 'k_mid2' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%n_cast = zext i2 %n_mid2 to i4" [../src/CNN_final.cpp:140]   --->   Operation 62 'zext' 'n_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.01ns)   --->   "%tmp_6 = add i4 %n_cast, %j_mid2" [../src/CNN_final.cpp:143]   --->   Operation 63 'add' 'tmp_6' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.01ns)   --->   "%tmp_8 = add i4 %m_cast_mid2_cast, %i_mid2" [../src/CNN_final.cpp:143]   --->   Operation 64 'add' 'tmp_8' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%arrayNo = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %tmp_8, i32 2, i32 3)" [../src/CNN_final.cpp:143]   --->   Operation 65 'partselect' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.85ns)   --->   "%newIndex_trunc = add i2 %tmp_7, %m_cast_mid2" [../src/CNN_final.cpp:131]   --->   Operation 66 'add' 'newIndex_trunc' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %newIndex_trunc, i4 %tmp_6)" [../src/CNN_final.cpp:131]   --->   Operation 67 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_11 = zext i6 %tmp_9 to i64" [../src/CNN_final.cpp:131]   --->   Operation 68 'zext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%square_image_0_V_ad = getelementptr [64 x i25]* %square_image_0_V, i64 0, i64 %tmp_11" [../src/CNN_final.cpp:131]   --->   Operation 69 'getelementptr' 'square_image_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%square_image_1_V_ad = getelementptr [64 x i25]* %square_image_1_V, i64 0, i64 %tmp_11" [../src/CNN_final.cpp:131]   --->   Operation 70 'getelementptr' 'square_image_1_V_ad' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%square_image_2_V_ad = getelementptr [64 x i25]* %square_image_2_V, i64 0, i64 %tmp_11" [../src/CNN_final.cpp:131]   --->   Operation 71 'getelementptr' 'square_image_2_V_ad' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%square_image_3_V_ad = getelementptr [64 x i25]* %square_image_3_V, i64 0, i64 %tmp_11" [../src/CNN_final.cpp:131]   --->   Operation 72 'getelementptr' 'square_image_3_V_ad' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (2.26ns)   --->   "%square_image_0_V_lo = load i25* %square_image_0_V_ad, align 4" [../src/CNN_final.cpp:131]   --->   Operation 73 'load' 'square_image_0_V_lo' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 74 [2/2] (2.26ns)   --->   "%square_image_1_V_lo = load i25* %square_image_1_V_ad, align 4" [../src/CNN_final.cpp:131]   --->   Operation 74 'load' 'square_image_1_V_lo' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 75 [2/2] (2.26ns)   --->   "%square_image_2_V_lo = load i25* %square_image_2_V_ad, align 4" [../src/CNN_final.cpp:131]   --->   Operation 75 'load' 'square_image_2_V_lo' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 76 [2/2] (2.26ns)   --->   "%square_image_3_V_lo = load i25* %square_image_3_V_ad, align 4" [../src/CNN_final.cpp:131]   --->   Operation 76 'load' 'square_image_3_V_lo' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 77 [8/8] (1.33ns)   --->   "%newIndex = urem i4 %k_1_mid2, 5" [../src/CNN_final.cpp:140]   --->   Operation 77 'urem' 'newIndex' <Predicate = true> <Delay = 1.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 7> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.86ns)   --->   "%tmp_15 = icmp ult i4 %k_1_mid2, 5" [../src/CNN_final.cpp:143]   --->   Operation 78 'icmp' 'tmp_15' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %branch0, label %branch1" [../src/CNN_final.cpp:143]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.01ns)   --->   "%tmp_10 = add i4 %k_1_mid2, 1" [../src/CNN_final.cpp:144]   --->   Operation 80 'add' 'tmp_10' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.15>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%arrayNo_cast = zext i2 %arrayNo to i32" [../src/CNN_final.cpp:143]   --->   Operation 81 'zext' 'arrayNo_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/2] (2.26ns)   --->   "%square_image_0_V_lo = load i25* %square_image_0_V_ad, align 4" [../src/CNN_final.cpp:131]   --->   Operation 82 'load' 'square_image_0_V_lo' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 83 [1/2] (2.26ns)   --->   "%square_image_1_V_lo = load i25* %square_image_1_V_ad, align 4" [../src/CNN_final.cpp:131]   --->   Operation 83 'load' 'square_image_1_V_lo' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 84 [1/2] (2.26ns)   --->   "%square_image_2_V_lo = load i25* %square_image_2_V_ad, align 4" [../src/CNN_final.cpp:131]   --->   Operation 84 'load' 'square_image_2_V_lo' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 85 [1/2] (2.26ns)   --->   "%square_image_3_V_lo = load i25* %square_image_3_V_ad, align 4" [../src/CNN_final.cpp:131]   --->   Operation 85 'load' 'square_image_3_V_lo' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 86 [1/1] (0.88ns)   --->   "%tmp_12 = call i25 @_ssdm_op_Mux.ap_auto.4i25.i32(i25 %square_image_0_V_lo, i25 %square_image_1_V_lo, i25 %square_image_2_V_lo, i25 %square_image_3_V_lo, i32 %arrayNo_cast)" [../src/CNN_final.cpp:131]   --->   Operation 86 'mux' 'tmp_12' <Predicate = true> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [7/8] (1.33ns)   --->   "%newIndex = urem i4 %k_1_mid2, 5" [../src/CNN_final.cpp:140]   --->   Operation 87 'urem' 'newIndex' <Predicate = true> <Delay = 1.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 7> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.33>
ST_5 : Operation 88 [6/8] (1.33ns)   --->   "%newIndex = urem i4 %k_1_mid2, 5" [../src/CNN_final.cpp:140]   --->   Operation 88 'urem' 'newIndex' <Predicate = true> <Delay = 1.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 7> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.33>
ST_6 : Operation 89 [5/8] (1.33ns)   --->   "%newIndex = urem i4 %k_1_mid2, 5" [../src/CNN_final.cpp:140]   --->   Operation 89 'urem' 'newIndex' <Predicate = true> <Delay = 1.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 7> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.33>
ST_7 : Operation 90 [4/8] (1.33ns)   --->   "%newIndex = urem i4 %k_1_mid2, 5" [../src/CNN_final.cpp:140]   --->   Operation 90 'urem' 'newIndex' <Predicate = true> <Delay = 1.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 7> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.33>
ST_8 : Operation 91 [3/8] (1.33ns)   --->   "%newIndex = urem i4 %k_1_mid2, 5" [../src/CNN_final.cpp:140]   --->   Operation 91 'urem' 'newIndex' <Predicate = true> <Delay = 1.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 7> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.33>
ST_9 : Operation 92 [2/8] (1.33ns)   --->   "%newIndex = urem i4 %k_1_mid2, 5" [../src/CNN_final.cpp:140]   --->   Operation 92 'urem' 'newIndex' <Predicate = true> <Delay = 1.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 7> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%l_s = phi i8 [ 0, %0 ], [ %l_1_mid2, %ifBlock ], [ 0, %1 ]" [../src/CNN_final.cpp:140]   --->   Operation 93 'phi' 'l_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%l = phi i8 [ 0, %0 ], [ %l_mid2, %ifBlock ], [ 0, %1 ]" [../src/CNN_final.cpp:147]   --->   Operation 94 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (1.35ns)   --->   "%l_2_dup = add i8 14, %l" [../src/CNN_final.cpp:147]   --->   Operation 95 'add' 'l_2_dup' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.37ns)   --->   "%l_1_mid = select i1 %exitcond_flatten3, i8 %l_2_dup, i8 %l_s" [../src/CNN_final.cpp:147]   --->   Operation 96 'select' 'l_1_mid' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.37ns)   --->   "%l_mid2 = select i1 %exitcond_flatten3, i8 %l_2_dup, i8 %l" [../src/CNN_final.cpp:147]   --->   Operation 97 'select' 'l_mid2' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (1.35ns)   --->   "%tmp_2 = add i8 1, %l_1_mid" [../src/CNN_final.cpp:147]   --->   Operation 98 'add' 'tmp_2' <Predicate = (exitcond_flatten_mid)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.37ns)   --->   "%l_1_mid2 = select i1 %exitcond_flatten_mid, i8 %tmp_2, i8 %l_1_mid" [../src/CNN_final.cpp:140]   --->   Operation 99 'select' 'l_1_mid2' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 100 [1/8] (1.33ns)   --->   "%newIndex = urem i4 %k_1_mid2, 5" [../src/CNN_final.cpp:140]   --->   Operation 100 'urem' 'newIndex' <Predicate = true> <Delay = 1.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 7> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%newIndex1_cast = zext i4 %newIndex to i11" [../src/CNN_final.cpp:143]   --->   Operation 101 'zext' 'newIndex1_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [2/2] (3.04ns)   --->   "%tmp_13 = mul i11 196, %newIndex1_cast" [../src/CNN_final.cpp:143]   --->   Operation 102 'mul' 'tmp_13' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.70>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i8 %l_1_mid2 to i11" [../src/CNN_final.cpp:143]   --->   Operation 103 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/2] (0.00ns)   --->   "%tmp_13 = mul i11 196, %newIndex1_cast" [../src/CNN_final.cpp:143]   --->   Operation 104 'mul' 'tmp_13' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 105 [1/1] (2.70ns)   --->   "%tmp_14 = add i11 %tmp_13, %tmp_4_cast" [../src/CNN_final.cpp:143]   --->   Operation 105 'add' 'tmp_14' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %1, label %.reset24"   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.26>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @row_window1_window2_s)"   --->   Operation 107 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @col_window1_window2_s)"   --->   Operation 108 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @window1_window2_str)"   --->   Operation 109 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str737) nounwind" [../src/CNN_final.cpp:141]   --->   Operation 110 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str737)" [../src/CNN_final.cpp:141]   --->   Operation 111 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str131) nounwind" [../src/CNN_final.cpp:142]   --->   Operation 112 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_17_cast = sext i11 %tmp_14 to i64" [../src/CNN_final.cpp:143]   --->   Operation 113 'sext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%resampled_0_V_addr = getelementptr [980 x i25]* %resampled_0_V, i64 0, i64 %tmp_17_cast" [../src/CNN_final.cpp:143]   --->   Operation 114 'getelementptr' 'resampled_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%resampled_1_V_addr = getelementptr [784 x i25]* %resampled_1_V, i64 0, i64 %tmp_17_cast" [../src/CNN_final.cpp:143]   --->   Operation 115 'getelementptr' 'resampled_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1764, i64 1764, i64 1764)"   --->   Operation 116 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (2.26ns)   --->   "store i25 %tmp_12, i25* %resampled_1_V_addr, align 4" [../src/CNN_final.cpp:143]   --->   Operation 117 'store' <Predicate = (!tmp_15)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "br label %ifBlock" [../src/CNN_final.cpp:143]   --->   Operation 118 'br' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (2.26ns)   --->   "store i25 %tmp_12, i25* %resampled_0_V_addr, align 4" [../src/CNN_final.cpp:143]   --->   Operation 119 'store' <Predicate = (tmp_15)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "br label %ifBlock" [../src/CNN_final.cpp:143]   --->   Operation 120 'br' <Predicate = (tmp_15)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str737, i32 %tmp_s)" [../src/CNN_final.cpp:145]   --->   Operation 121 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [../src/CNN_final.cpp:151]   --->   Operation 122 'return' <Predicate = (exitcond_flatten2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ square_image_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ square_image_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ square_image_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ square_image_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ resampled_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ resampled_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_13            (br               ) [ 0111111111111]
exitcond_flatten3      (phi              ) [ 0011111111101]
exitcond_flatten4      (phi              ) [ 0010000000001]
tmp_1                  (phi              ) [ 0010000000001]
m_cast                 (phi              ) [ 0010000000001]
n                      (phi              ) [ 0010000000001]
indvar_flatten         (phi              ) [ 0010000000001]
j                      (phi              ) [ 0010000000001]
indvar_flatten1        (phi              ) [ 0010000000001]
i                      (phi              ) [ 0010000000001]
indvar_flatten2        (phi              ) [ 0010000000001]
i_1                    (add              ) [ 0000000000000]
j_mid                  (select           ) [ 0000000000000]
not_exitcond_flatten   (xor              ) [ 0000000000000]
tmp_3_mid              (and              ) [ 0000000000000]
exitcond_flatten_mid   (and              ) [ 0011111111100]
i_mid2                 (select           ) [ 0111111111111]
j_1                    (add              ) [ 0000000000000]
tmp                    (or               ) [ 0011000000000]
m_mid                  (select           ) [ 0000000000000]
exitcond_flatten_not   (xor              ) [ 0000000000000]
not_exitcond_flatten_1 (or               ) [ 0000000000000]
tmp_3_mid1             (and              ) [ 0011000000000]
j_mid2                 (select           ) [ 0111111111111]
m                      (add              ) [ 0000000000000]
tmp_4                  (or               ) [ 0000000000000]
tmp_5                  (or               ) [ 0000000000000]
n_mid2                 (select           ) [ 0011000000000]
m_cast_mid2            (select           ) [ 0111111111111]
tmp_7                  (trunc            ) [ 0011000000000]
indvar_flatten_next2   (add              ) [ 0111111111111]
n_1                    (add              ) [ 0111111111111]
indvar_flatten_op      (add              ) [ 0000000000000]
indvar_flatten_next    (select           ) [ 0111111111111]
indvar_flatten17_op    (add              ) [ 0000000000000]
indvar_flatten_next1   (select           ) [ 0111111111111]
tmp_3                  (icmp             ) [ 0111111111111]
exitcond_flatten       (icmp             ) [ 0111111111111]
exitcond_flatten1      (icmp             ) [ 0111111111111]
exitcond_flatten2      (icmp             ) [ 0011111111111]
StgValue_53            (br               ) [ 0111111111111]
k_s                    (phi              ) [ 0011000000000]
k                      (phi              ) [ 0011000000000]
k_mid                  (select           ) [ 0000000000000]
k_1_mid                (select           ) [ 0000000000000]
k_2_dup                (add              ) [ 0000000000000]
k_1_mid2               (select           ) [ 0010111111100]
m_cast_mid2_cast       (zext             ) [ 0000000000000]
k_mid2                 (select           ) [ 0111111111111]
n_cast                 (zext             ) [ 0000000000000]
tmp_6                  (add              ) [ 0000000000000]
tmp_8                  (add              ) [ 0000000000000]
arrayNo                (partselect       ) [ 0010100000000]
newIndex_trunc         (add              ) [ 0000000000000]
tmp_9                  (bitconcatenate   ) [ 0000000000000]
tmp_11                 (zext             ) [ 0000000000000]
square_image_0_V_ad    (getelementptr    ) [ 0010100000000]
square_image_1_V_ad    (getelementptr    ) [ 0010100000000]
square_image_2_V_ad    (getelementptr    ) [ 0010100000000]
square_image_3_V_ad    (getelementptr    ) [ 0010100000000]
tmp_15                 (icmp             ) [ 0010111111111]
StgValue_79            (br               ) [ 0000000000000]
tmp_10                 (add              ) [ 0111111111111]
arrayNo_cast           (zext             ) [ 0000000000000]
square_image_0_V_lo    (load             ) [ 0000000000000]
square_image_1_V_lo    (load             ) [ 0000000000000]
square_image_2_V_lo    (load             ) [ 0000000000000]
square_image_3_V_lo    (load             ) [ 0000000000000]
tmp_12                 (mux              ) [ 0010011111111]
l_s                    (phi              ) [ 0011111111100]
l                      (phi              ) [ 0011111111100]
l_2_dup                (add              ) [ 0000000000000]
l_1_mid                (select           ) [ 0000000000000]
l_mid2                 (select           ) [ 0111111111111]
tmp_2                  (add              ) [ 0000000000000]
l_1_mid2               (select           ) [ 0111111111111]
newIndex               (urem             ) [ 0000000000000]
newIndex1_cast         (zext             ) [ 0010000000010]
tmp_4_cast             (zext             ) [ 0000000000000]
tmp_13                 (mul              ) [ 0000000000000]
tmp_14                 (add              ) [ 0010000000001]
StgValue_106           (br               ) [ 0111111111111]
StgValue_107           (specloopname     ) [ 0000000000000]
StgValue_108           (specloopname     ) [ 0000000000000]
StgValue_109           (specloopname     ) [ 0000000000000]
StgValue_110           (specloopname     ) [ 0000000000000]
tmp_s                  (specregionbegin  ) [ 0000000000000]
StgValue_112           (specpipeline     ) [ 0000000000000]
tmp_17_cast            (sext             ) [ 0000000000000]
resampled_0_V_addr     (getelementptr    ) [ 0000000000000]
resampled_1_V_addr     (getelementptr    ) [ 0000000000000]
empty_40               (speclooptripcount) [ 0000000000000]
StgValue_117           (store            ) [ 0000000000000]
StgValue_118           (br               ) [ 0000000000000]
StgValue_119           (store            ) [ 0000000000000]
StgValue_120           (br               ) [ 0000000000000]
empty                  (specregionend    ) [ 0000000000000]
StgValue_122           (return           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="square_image_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="square_image_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="square_image_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="square_image_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="square_image_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="square_image_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="square_image_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="square_image_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="resampled_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resampled_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="resampled_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resampled_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i25.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_window1_window2_s"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_window1_window2_s"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="window1_window2_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str737"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="square_image_0_V_ad_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="25" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="6" slack="0"/>
<pin id="92" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="square_image_0_V_ad/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="square_image_1_V_ad_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="25" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="square_image_1_V_ad/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="square_image_2_V_ad_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="25" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="square_image_2_V_ad/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="square_image_3_V_ad_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="25" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="square_image_3_V_ad/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="square_image_0_V_lo/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="square_image_1_V_lo/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="square_image_2_V_lo/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="square_image_3_V_lo/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="resampled_0_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="25" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="11" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="resampled_0_V_addr/12 "/>
</bind>
</comp>

<comp id="147" class="1004" name="resampled_1_V_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="25" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="11" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="resampled_1_V_addr/12 "/>
</bind>
</comp>

<comp id="154" class="1004" name="StgValue_117_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="25" slack="8"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_117/12 "/>
</bind>
</comp>

<comp id="160" class="1004" name="StgValue_119_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="0" index="1" bw="25" slack="8"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_119/12 "/>
</bind>
</comp>

<comp id="166" class="1005" name="exitcond_flatten3_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="exitcond_flatten3_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="4" bw="1" slack="0"/>
<pin id="176" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="exitcond_flatten3/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="exitcond_flatten4_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten4 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="exitcond_flatten4_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="4" bw="1" slack="0"/>
<pin id="191" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="exitcond_flatten4/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_1_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="4" bw="1" slack="0"/>
<pin id="205" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="m_cast_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="1"/>
<pin id="211" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m_cast (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="m_cast_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="2" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="4" bw="1" slack="0"/>
<pin id="219" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_cast/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="n_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="1"/>
<pin id="225" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="n_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="2" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="4" bw="1" slack="0"/>
<pin id="233" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="indvar_flatten_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="indvar_flatten_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="4" bw="1" slack="0"/>
<pin id="247" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="j_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="1"/>
<pin id="253" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="j_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="4" bw="1" slack="0"/>
<pin id="261" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="indvar_flatten1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="1"/>
<pin id="267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="indvar_flatten1_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="4" bw="1" slack="0"/>
<pin id="275" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="1"/>
<pin id="281" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="i_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="4" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="4" bw="1" slack="0"/>
<pin id="289" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="293" class="1005" name="indvar_flatten2_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="1"/>
<pin id="295" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="indvar_flatten2_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="11" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="4" bw="1" slack="0"/>
<pin id="303" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="6" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/2 "/>
</bind>
</comp>

<comp id="307" class="1005" name="k_s_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="1"/>
<pin id="309" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_s (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="k_s_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="2"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="4" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="4" bw="1" slack="1"/>
<pin id="317" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_s/3 "/>
</bind>
</comp>

<comp id="321" class="1005" name="k_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="1"/>
<pin id="323" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="k_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="2"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="4" slack="0"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="4" bw="1" slack="1"/>
<pin id="331" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="335" class="1005" name="l_s_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="8"/>
<pin id="337" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="l_s (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="l_s_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="9"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="8" slack="0"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="4" bw="1" slack="8"/>
<pin id="345" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_s/10 "/>
</bind>
</comp>

<comp id="349" class="1005" name="l_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="8"/>
<pin id="351" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="l_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="9"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="8" slack="0"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="4" bw="1" slack="8"/>
<pin id="359" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/10 "/>
</bind>
</comp>

<comp id="363" class="1004" name="i_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="j_mid_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="0" index="2" bw="4" slack="0"/>
<pin id="373" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="not_exitcond_flatten_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_3_mid_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_3_mid/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="exitcond_flatten_mid_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten_mid/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="i_mid2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="4" slack="0"/>
<pin id="398" dir="0" index="2" bw="4" slack="0"/>
<pin id="399" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="j_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="m_mid_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="2" slack="0"/>
<pin id="418" dir="0" index="2" bw="2" slack="0"/>
<pin id="419" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_mid/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="exitcond_flatten_not_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten_not/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="not_exitcond_flatten_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten_1/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_3_mid1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_3_mid1/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="j_mid2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="0"/>
<pin id="444" dir="0" index="2" bw="4" slack="0"/>
<pin id="445" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="m_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="2" slack="0"/>
<pin id="452" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_4_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_5_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="n_mid2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="2" slack="0"/>
<pin id="470" dir="0" index="2" bw="2" slack="0"/>
<pin id="471" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_mid2/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="m_cast_mid2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="2" slack="0"/>
<pin id="478" dir="0" index="2" bw="2" slack="0"/>
<pin id="479" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_cast_mid2/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_7_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="indvar_flatten_next2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="11" slack="0"/>
<pin id="490" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="n_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="indvar_flatten_op_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="indvar_flatten_next_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="4" slack="0"/>
<pin id="508" dir="0" index="2" bw="4" slack="0"/>
<pin id="509" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="indvar_flatten17_op_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten17_op/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="indvar_flatten_next1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="0" index="2" bw="8" slack="0"/>
<pin id="523" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_3_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="0"/>
<pin id="529" dir="0" index="1" bw="2" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="exitcond_flatten_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="0"/>
<pin id="535" dir="0" index="1" bw="4" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="exitcond_flatten1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="0" index="1" bw="8" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="exitcond_flatten2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="11" slack="0"/>
<pin id="547" dir="0" index="1" bw="11" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="k_mid_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="4" slack="0"/>
<pin id="554" dir="0" index="2" bw="4" slack="0"/>
<pin id="555" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="k_1_mid_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="0" index="1" bw="4" slack="0"/>
<pin id="561" dir="0" index="2" bw="4" slack="0"/>
<pin id="562" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_1_mid/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="k_2_dup_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="0" index="1" bw="4" slack="0"/>
<pin id="568" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2_dup/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="k_1_mid2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="0" index="1" bw="4" slack="0"/>
<pin id="574" dir="0" index="2" bw="4" slack="0"/>
<pin id="575" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_1_mid2/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="m_cast_mid2_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="1"/>
<pin id="580" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast_mid2_cast/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="k_mid2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="0" index="1" bw="4" slack="0"/>
<pin id="584" dir="0" index="2" bw="4" slack="0"/>
<pin id="585" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="n_cast_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="1"/>
<pin id="590" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_6_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="2" slack="0"/>
<pin id="593" dir="0" index="1" bw="4" slack="1"/>
<pin id="594" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_8_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="2" slack="0"/>
<pin id="598" dir="0" index="1" bw="4" slack="1"/>
<pin id="599" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="arrayNo_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="2" slack="0"/>
<pin id="603" dir="0" index="1" bw="4" slack="0"/>
<pin id="604" dir="0" index="2" bw="3" slack="0"/>
<pin id="605" dir="0" index="3" bw="3" slack="0"/>
<pin id="606" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="newIndex_trunc_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2" slack="1"/>
<pin id="613" dir="0" index="1" bw="2" slack="1"/>
<pin id="614" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newIndex_trunc/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_9_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="0"/>
<pin id="617" dir="0" index="1" bw="2" slack="0"/>
<pin id="618" dir="0" index="2" bw="4" slack="0"/>
<pin id="619" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_11_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="grp_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="0"/>
<pin id="633" dir="0" index="1" bw="4" slack="0"/>
<pin id="634" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="newIndex/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_15_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="4" slack="0"/>
<pin id="639" dir="0" index="1" bw="4" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_10_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="arrayNo_cast_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="2" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_12_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="25" slack="0"/>
<pin id="654" dir="0" index="1" bw="25" slack="0"/>
<pin id="655" dir="0" index="2" bw="25" slack="0"/>
<pin id="656" dir="0" index="3" bw="25" slack="0"/>
<pin id="657" dir="0" index="4" bw="25" slack="0"/>
<pin id="658" dir="0" index="5" bw="2" slack="0"/>
<pin id="659" dir="1" index="6" bw="25" slack="8"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="l_2_dup_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="5" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="0"/>
<pin id="669" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_2_dup/10 "/>
</bind>
</comp>

<comp id="672" class="1004" name="l_1_mid_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="8"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="0" index="2" bw="8" slack="0"/>
<pin id="676" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="l_1_mid/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="l_mid2_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="8"/>
<pin id="682" dir="0" index="1" bw="8" slack="0"/>
<pin id="683" dir="0" index="2" bw="8" slack="0"/>
<pin id="684" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="l_mid2/10 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_2_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="694" class="1004" name="l_1_mid2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="8"/>
<pin id="696" dir="0" index="1" bw="8" slack="0"/>
<pin id="697" dir="0" index="2" bw="8" slack="0"/>
<pin id="698" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="l_1_mid2/10 "/>
</bind>
</comp>

<comp id="701" class="1004" name="newIndex1_cast_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="0"/>
<pin id="703" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex1_cast/10 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_4_cast_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="1"/>
<pin id="707" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/11 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_17_cast_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="11" slack="1"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_cast/12 "/>
</bind>
</comp>

<comp id="713" class="1004" name="StgValue_122_fu_713">
<pin_list>
<pin id="714" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="StgValue_122/12 "/>
</bind>
</comp>

<comp id="715" class="1007" name="grp_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="11" slack="0"/>
<pin id="717" dir="0" index="1" bw="4" slack="0"/>
<pin id="718" dir="0" index="2" bw="8" slack="0"/>
<pin id="719" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_13/10 tmp_14/11 "/>
</bind>
</comp>

<comp id="723" class="1005" name="exitcond_flatten_mid_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="8"/>
<pin id="725" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="exitcond_flatten_mid "/>
</bind>
</comp>

<comp id="728" class="1005" name="i_mid2_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="0"/>
<pin id="730" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="740" class="1005" name="tmp_3_mid1_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_mid1 "/>
</bind>
</comp>

<comp id="746" class="1005" name="j_mid2_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="0"/>
<pin id="748" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="752" class="1005" name="n_mid2_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="2" slack="1"/>
<pin id="754" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n_mid2 "/>
</bind>
</comp>

<comp id="757" class="1005" name="m_cast_mid2_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="2" slack="0"/>
<pin id="759" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_cast_mid2 "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp_7_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="2" slack="1"/>
<pin id="766" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="769" class="1005" name="indvar_flatten_next2_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="11" slack="0"/>
<pin id="771" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="774" class="1005" name="n_1_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="2" slack="0"/>
<pin id="776" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="779" class="1005" name="indvar_flatten_next_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="4" slack="0"/>
<pin id="781" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="784" class="1005" name="indvar_flatten_next1_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="0"/>
<pin id="786" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp_3_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="794" class="1005" name="exitcond_flatten_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="799" class="1005" name="exitcond_flatten1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="804" class="1005" name="exitcond_flatten2_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="1"/>
<pin id="806" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="808" class="1005" name="k_1_mid2_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="4" slack="1"/>
<pin id="810" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_1_mid2 "/>
</bind>
</comp>

<comp id="813" class="1005" name="k_mid2_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="0"/>
<pin id="815" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_mid2 "/>
</bind>
</comp>

<comp id="818" class="1005" name="arrayNo_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="2" slack="1"/>
<pin id="820" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arrayNo "/>
</bind>
</comp>

<comp id="823" class="1005" name="square_image_0_V_ad_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="6" slack="1"/>
<pin id="825" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="square_image_0_V_ad "/>
</bind>
</comp>

<comp id="828" class="1005" name="square_image_1_V_ad_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="6" slack="1"/>
<pin id="830" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="square_image_1_V_ad "/>
</bind>
</comp>

<comp id="833" class="1005" name="square_image_2_V_ad_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="6" slack="1"/>
<pin id="835" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="square_image_2_V_ad "/>
</bind>
</comp>

<comp id="838" class="1005" name="square_image_3_V_ad_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="6" slack="1"/>
<pin id="840" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="square_image_3_V_ad "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_15_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="9"/>
<pin id="845" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="847" class="1005" name="tmp_10_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="4" slack="0"/>
<pin id="849" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="852" class="1005" name="tmp_12_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="25" slack="8"/>
<pin id="854" dir="1" index="1" bw="25" slack="8"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="858" class="1005" name="l_mid2_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="l_mid2 "/>
</bind>
</comp>

<comp id="863" class="1005" name="l_1_mid2_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="l_1_mid2 "/>
</bind>
</comp>

<comp id="869" class="1005" name="newIndex1_cast_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="11" slack="1"/>
<pin id="871" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="newIndex1_cast "/>
</bind>
</comp>

<comp id="874" class="1005" name="tmp_14_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="11" slack="1"/>
<pin id="876" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="50" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="88" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="95" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="102" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="109" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="50" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="140" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="178"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="180"><net_src comp="170" pin="6"/><net_sink comp="166" pin=0"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="185" pin=4"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="199" pin=4"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="221"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="213" pin=4"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="235"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="227" pin=4"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="241" pin=4"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="255" pin=4"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="277"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="269" pin=4"/></net>

<net id="282"><net_src comp="16" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="291"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="16" pin="0"/><net_sink comp="283" pin=4"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="305"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="20" pin="0"/><net_sink comp="297" pin=4"/></net>

<net id="310"><net_src comp="16" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="319"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="307" pin="1"/><net_sink comp="311" pin=4"/></net>

<net id="324"><net_src comp="16" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="333"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="321" pin="1"/><net_sink comp="325" pin=4"/></net>

<net id="338"><net_src comp="18" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="347"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="335" pin="1"/><net_sink comp="339" pin=4"/></net>

<net id="352"><net_src comp="18" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="361"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="349" pin="1"/><net_sink comp="353" pin=4"/></net>

<net id="367"><net_src comp="22" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="283" pin="6"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="170" pin="6"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="16" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="255" pin="6"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="170" pin="6"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="24" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="199" pin="6"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="377" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="185" pin="6"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="377" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="170" pin="6"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="363" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="283" pin="6"/><net_sink comp="395" pin=2"/></net>

<net id="407"><net_src comp="22" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="369" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="389" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="170" pin="6"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="14" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="213" pin="6"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="185" pin="6"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="24" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="170" pin="6"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="383" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="389" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="403" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="369" pin="3"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="26" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="415" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="435" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="389" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="170" pin="6"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="14" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="227" pin="6"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="435" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="449" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="415" pin="3"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="395" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="28" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="297" pin="6"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="467" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="26" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="241" pin="6"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="22" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="510"><net_src comp="409" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="22" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="499" pin="2"/><net_sink comp="505" pin=2"/></net>

<net id="517"><net_src comp="269" pin="6"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="30" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="170" pin="6"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="30" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="513" pin="2"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="493" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="32" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="505" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="34" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="519" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="36" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="297" pin="6"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="38" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="16" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="557"><net_src comp="325" pin="6"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="16" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="564"><net_src comp="311" pin="6"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="40" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="551" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="577"><net_src comp="558" pin="3"/><net_sink comp="571" pin=2"/></net>

<net id="586"><net_src comp="565" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="587"><net_src comp="551" pin="3"/><net_sink comp="581" pin=2"/></net>

<net id="595"><net_src comp="588" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="578" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="607"><net_src comp="42" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="596" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="44" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="610"><net_src comp="46" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="620"><net_src comp="48" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="611" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="591" pin="2"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="630"><net_src comp="623" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="635"><net_src comp="571" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="52" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="571" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="52" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="571" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="22" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="660"><net_src comp="54" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="116" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="122" pin="3"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="128" pin="3"/><net_sink comp="652" pin=3"/></net>

<net id="664"><net_src comp="134" pin="3"/><net_sink comp="652" pin=4"/></net>

<net id="665"><net_src comp="649" pin="1"/><net_sink comp="652" pin=5"/></net>

<net id="670"><net_src comp="56" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="353" pin="6"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="166" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="666" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="339" pin="6"/><net_sink comp="672" pin=2"/></net>

<net id="685"><net_src comp="166" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="666" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="353" pin="6"/><net_sink comp="680" pin=2"/></net>

<net id="692"><net_src comp="30" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="672" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="699"><net_src comp="688" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="700"><net_src comp="672" pin="3"/><net_sink comp="694" pin=2"/></net>

<net id="704"><net_src comp="631" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="711"><net_src comp="708" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="720"><net_src comp="58" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="701" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="705" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="726"><net_src comp="389" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="731"><net_src comp="395" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="737"><net_src comp="409" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="743"><net_src comp="435" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="749"><net_src comp="441" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="755"><net_src comp="467" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="760"><net_src comp="475" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="763"><net_src comp="757" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="767"><net_src comp="483" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="772"><net_src comp="487" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="777"><net_src comp="493" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="782"><net_src comp="505" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="787"><net_src comp="519" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="792"><net_src comp="527" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="797"><net_src comp="533" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="802"><net_src comp="539" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="807"><net_src comp="545" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="571" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="816"><net_src comp="581" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="821"><net_src comp="601" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="826"><net_src comp="88" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="831"><net_src comp="95" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="836"><net_src comp="102" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="841"><net_src comp="109" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="846"><net_src comp="637" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="643" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="855"><net_src comp="652" pin="6"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="861"><net_src comp="680" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="866"><net_src comp="694" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="872"><net_src comp="701" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="877"><net_src comp="715" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="708" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: resampled_0_V | {12 }
	Port: resampled_1_V | {12 }
 - Input state : 
	Port: resample_for_conv2 : square_image_0_V | {3 4 }
	Port: resample_for_conv2 : square_image_1_V | {3 4 }
	Port: resample_for_conv2 : square_image_2_V | {3 4 }
	Port: resample_for_conv2 : square_image_3_V | {3 4 }
  - Chain level:
	State 1
	State 2
		i_1 : 1
		j_mid : 1
		not_exitcond_flatten : 1
		tmp_3_mid : 1
		exitcond_flatten_mid : 1
		i_mid2 : 2
		j_1 : 2
		tmp : 1
		m_mid : 1
		exitcond_flatten_not : 1
		not_exitcond_flatten_1 : 1
		tmp_3_mid1 : 1
		j_mid2 : 3
		m : 2
		tmp_4 : 1
		tmp_5 : 1
		n_mid2 : 1
		m_cast_mid2 : 3
		tmp_7 : 3
		indvar_flatten_next2 : 1
		n_1 : 2
		indvar_flatten_op : 1
		indvar_flatten_next : 1
		indvar_flatten17_op : 1
		indvar_flatten_next1 : 2
		tmp_3 : 3
		exitcond_flatten : 2
		exitcond_flatten1 : 3
		exitcond_flatten2 : 1
	State 3
		k_mid : 1
		k_1_mid : 1
		k_2_dup : 2
		k_1_mid2 : 3
		k_mid2 : 3
		tmp_6 : 1
		tmp_8 : 1
		arrayNo : 2
		tmp_9 : 2
		tmp_11 : 3
		square_image_0_V_ad : 4
		square_image_1_V_ad : 4
		square_image_2_V_ad : 4
		square_image_3_V_ad : 4
		square_image_0_V_lo : 5
		square_image_1_V_lo : 5
		square_image_2_V_lo : 5
		square_image_3_V_lo : 5
		newIndex : 4
		tmp_15 : 4
		StgValue_79 : 5
		tmp_10 : 4
	State 4
		tmp_12 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		l_2_dup : 1
		l_1_mid : 2
		l_mid2 : 2
		tmp_2 : 3
		l_1_mid2 : 4
		newIndex1_cast : 1
		tmp_13 : 2
	State 11
		tmp_14 : 1
	State 12
		resampled_0_V_addr : 1
		resampled_1_V_addr : 1
		StgValue_117 : 2
		StgValue_119 : 2
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           i_1_fu_363          |    0    |    0    |    13   |
|          |           j_1_fu_403          |    0    |    0    |    13   |
|          |            m_fu_449           |    0    |    0    |    10   |
|          |  indvar_flatten_next2_fu_487  |    0    |    0    |    18   |
|          |           n_1_fu_493          |    0    |    0    |    10   |
|          |    indvar_flatten_op_fu_499   |    0    |    0    |    13   |
|    add   |   indvar_flatten17_op_fu_513  |    0    |    0    |    15   |
|          |         k_2_dup_fu_565        |    0    |    0    |    13   |
|          |          tmp_6_fu_591         |    0    |    0    |    13   |
|          |          tmp_8_fu_596         |    0    |    0    |    13   |
|          |     newIndex_trunc_fu_611     |    0    |    0    |    10   |
|          |         tmp_10_fu_643         |    0    |    0    |    13   |
|          |         l_2_dup_fu_666        |    0    |    0    |    15   |
|          |          tmp_2_fu_688         |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|   urem   |           grp_fu_631          |    0    |    68   |    31   |
|----------|-------------------------------|---------|---------|---------|
|          |          j_mid_fu_369         |    0    |    0    |    4    |
|          |         i_mid2_fu_395         |    0    |    0    |    4    |
|          |          m_mid_fu_415         |    0    |    0    |    2    |
|          |         j_mid2_fu_441         |    0    |    0    |    4    |
|          |         n_mid2_fu_467         |    0    |    0    |    2    |
|          |       m_cast_mid2_fu_475      |    0    |    0    |    2    |
|          |   indvar_flatten_next_fu_505  |    0    |    0    |    4    |
|  select  |  indvar_flatten_next1_fu_519  |    0    |    0    |    8    |
|          |          k_mid_fu_551         |    0    |    0    |    4    |
|          |         k_1_mid_fu_558        |    0    |    0    |    4    |
|          |        k_1_mid2_fu_571        |    0    |    0    |    4    |
|          |         k_mid2_fu_581         |    0    |    0    |    4    |
|          |         l_1_mid_fu_672        |    0    |    0    |    8    |
|          |         l_mid2_fu_680         |    0    |    0    |    8    |
|          |        l_1_mid2_fu_694        |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_3_fu_527         |    0    |    0    |    8    |
|          |    exitcond_flatten_fu_533    |    0    |    0    |    9    |
|   icmp   |    exitcond_flatten1_fu_539   |    0    |    0    |    11   |
|          |    exitcond_flatten2_fu_545   |    0    |    0    |    13   |
|          |         tmp_15_fu_637         |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|    mux   |         tmp_12_fu_652         |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_409          |    0    |    0    |    2    |
|    or    | not_exitcond_flatten_1_fu_429 |    0    |    0    |    2    |
|          |          tmp_4_fu_455         |    0    |    0    |    2    |
|          |          tmp_5_fu_461         |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_3_mid_fu_383       |    0    |    0    |    2    |
|    and   |  exitcond_flatten_mid_fu_389  |    0    |    0    |    2    |
|          |       tmp_3_mid1_fu_435       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |  not_exitcond_flatten_fu_377  |    0    |    0    |    2    |
|          |  exitcond_flatten_not_fu_423  |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_715          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |          tmp_7_fu_483         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    m_cast_mid2_cast_fu_578    |    0    |    0    |    0    |
|          |         n_cast_fu_588         |    0    |    0    |    0    |
|   zext   |         tmp_11_fu_623         |    0    |    0    |    0    |
|          |      arrayNo_cast_fu_649      |    0    |    0    |    0    |
|          |     newIndex1_cast_fu_701     |    0    |    0    |    0    |
|          |       tmp_4_cast_fu_705       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|         arrayNo_fu_601        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_9_fu_615         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       tmp_17_cast_fu_708      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  return  |      StgValue_122_fu_713      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    68   |   370   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       arrayNo_reg_818      |    2   |
|  exitcond_flatten1_reg_799 |    1   |
|  exitcond_flatten2_reg_804 |    1   |
|  exitcond_flatten3_reg_166 |    1   |
|  exitcond_flatten4_reg_181 |    1   |
|exitcond_flatten_mid_reg_723|    1   |
|  exitcond_flatten_reg_794  |    1   |
|       i_mid2_reg_728       |    4   |
|          i_reg_279         |    4   |
|   indvar_flatten1_reg_265  |    8   |
|   indvar_flatten2_reg_293  |   11   |
|indvar_flatten_next1_reg_784|    8   |
|indvar_flatten_next2_reg_769|   11   |
| indvar_flatten_next_reg_779|    4   |
|   indvar_flatten_reg_237   |    4   |
|       j_mid2_reg_746       |    4   |
|          j_reg_251         |    4   |
|      k_1_mid2_reg_808      |    4   |
|       k_mid2_reg_813       |    4   |
|          k_reg_321         |    4   |
|         k_s_reg_307        |    4   |
|      l_1_mid2_reg_863      |    8   |
|       l_mid2_reg_858       |    8   |
|          l_reg_349         |    8   |
|         l_s_reg_335        |    8   |
|     m_cast_mid2_reg_757    |    2   |
|       m_cast_reg_209       |    2   |
|         n_1_reg_774        |    2   |
|       n_mid2_reg_752       |    2   |
|          n_reg_223         |    2   |
|   newIndex1_cast_reg_869   |   11   |
| square_image_0_V_ad_reg_823|    6   |
| square_image_1_V_ad_reg_828|    6   |
| square_image_2_V_ad_reg_833|    6   |
| square_image_3_V_ad_reg_838|    6   |
|       tmp_10_reg_847       |    4   |
|       tmp_12_reg_852       |   25   |
|       tmp_14_reg_874       |   11   |
|       tmp_15_reg_843       |    1   |
|        tmp_1_reg_195       |    1   |
|     tmp_3_mid1_reg_740     |    1   |
|        tmp_3_reg_789       |    1   |
|        tmp_7_reg_764       |    2   |
|         tmp_reg_734        |    1   |
+----------------------------+--------+
|            Total           |   210  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_116     |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_122     |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_128     |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_134     |  p0  |   2  |   6  |   12   ||    9    |
| exitcond_flatten3_reg_166 |  p0  |   2  |   1  |    2   ||    9    |
|         grp_fu_631        |  p0  |   2  |   4  |    8   ||    9    |
|         grp_fu_715        |  p1  |   2  |   4  |    8   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   66   ||  6.104  ||    63   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   68   |   370  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   63   |
|  Register |    -   |    -   |   210  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   278  |   433  |
+-----------+--------+--------+--------+--------+
