/*
 *  
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */

#ifndef _PHY542XX_REGDEFS_H
#define _PHY542XX_REGDEFS_H

/* RV: MOVE TO A COMMON AREA FOR UTILITIES */
#define BIT15   (1U << 15)
#define BIT14   (1U << 14)
#define BIT13   (1U << 13)
#define BIT12   (1U << 12)
#define BIT11   (1U << 11)
#define BIT10   (1U << 10)
#define BIT9    (1U << 9)
#define BIT8    (1U << 8)
#define BIT7    (1U << 7)
#define BIT6    (1U << 6)
#define BIT5    (1U << 5)
#define BIT4    (1U << 4)
#define BIT3    (1U << 3)
#define BIT2    (1U << 2)
#define BIT1    (1U << 1)
#define BIT0    (1U << 0)

#undef  BIT
#define BIT(_n_)   (1U << (_n_))


/**********************************************************
 *
 * Register offset address  &  fields
 */

/*
 * PHY_EXT_STATUS_REG 
 */ 
#define PHY_BCM542XX_PHY_EXT_STATUS_REG_OFFSET              0x001
#define PHY_BCM542XX_PHY_EXT_STATUS_REG_MDIX_STATE         (BIT13)

/*
 * PATT_GEN_CTRL_REG 
 */ 
#define PHY_BCM542XX_PATT_GEN_CTRL_REG_OFFSET               0x005
#define PHY_BCM542XX_PATT_GEN_CTRL_REG_TX_CRC_CHECK_EN     (BIT12)

/*
 * PHY_TEST1_REGISTER 
 */ 
#define PHY_BCM542XX_TEST1_REG_OFFSET                       0x00E
#define PHY_BCM542XX_TEST1_REG_FORCE_LINK                  (BIT12)

/*
 * COPPER AUTO POWER DOWN 
 */ 
#define PHY_BCM542XX_POWER_AUTO_DOWN_REG_OFFSET              0x01A

#define PHY_BCM542XX_POWER_AUTO_DOWN_REG_APD_IGNORE_AN      (BIT6)
#define PHY_BCM542XX_POWER_AUTO_DOWN_REG_APD_MODE           (BIT5)
#define PHY_BCM542XX_POWER_AUTO_DOWN_REG_SLEEP_TIMER_SEL    (BIT4)
#define PHY_BCM542XX_POWER_AUTO_DOWN_REG_WAKE_UP_TIMER_SEL  (BIT3 | BIT2 | BIT1 | BIT0)

#define PHY_BCM542XX_AUTO_PWRDWN_WAKEUP_UNIT                84    /* ms */
#define PHY_BCM542XX_AUTO_PWRDWN_WAKEUP_MAX                 1260  /* ms */
#define PHY_BCM542XX_AUTO_PWRDWN_SLEEP_MAX                  5400  /* ms */
#define PHY_BCM542XX_AUTO_PWRDWN_SLEEP_MIN                  2700  /* ms */

/*
 * LED SEL 1
 */
#define PHY_BCM542XX_LED_1_SEL_REG_OFFSET               0x01D

/*
 * LED SEL 2
 */
#define PHY_BCM542XX_LED_2_SEL_REG_OFFSET               0x01E

/*
 * LED GPIO CTRL_STATUS
 */
#define PHY_BCM542XX_LED_GPIO_CTRL_STATUS_REG_OFFSET    0x01F

/*
 * MODE CONTROL 
 */ 
#define PHY_BCM542XX_MODE_CONTROL_REG_OFFSET             0x021

#define PHY_BCM542XX_MODE_CONTROL_REG_COPPER_LINK       (BIT7)
#define PHY_BCM542XX_MODE_CONTROL_REG_SERDES_LINK       (BIT6)
#define PHY_BCM542XX_MODE_CONTROL_REG_COPPER_ENERGY_DET (BIT5)
#define PHY_BCM542XX_MODE_CONTROL_REG_MODE_SEL          (BIT2 | BIT1)
#define PHY_BCM542XX_MODE_CONTROL_REG_1000X_EN          (BIT0)
#define PHY_BCM542XX_MODE_CONTROL_REG_1000X_DIS          0

#define MODE_SELECT_COPPER_2_QSGMII    (0x0 << 1)
#define MODE_SELECT_FIBER_2_QSGMII     (0x1 << 1)
#define MODE_SELECT_SGMII_2_COPPER     (0x2 << 1)
#define MODE_SELECT_GBIC               (0x3 << 1)

/*
 * AUXILIARY CONTROL REG
 */
#define PHY_BCM542XX_AUX_CTRL_REG_OFFSET              0x028

/*
 * COPPER_POWER_MII_CTRL Register
 */
#define PHY_BCM542XX_POWER_MII_CTRL_REG_OFFSET        0x02A
#define PHY_BCM542XX_POWER_MII_CTRL_SUPER_ISOLATE    (BIT5)

/*
 * SOFT_RESET Register
 */
#define PHY_BCM542XX_SOFT_RESET_REG_OFFSET            0x070
#define PHY_BCM542XX_SOFT_RESET_ISSUE_RESET          (BIT0)

/*
 * EEE Statistics Timers & Counters 
 */
#define PHY_BCM542XX_EEE_STAT_RX_DURATION_REG_OFFSET  0x0AA
#define PHY_BCM542XX_EEE_STAT_TX_DURATION_REG_OFFSET  0x0AB
#define PHY_BCM542XX_EEE_STAT_TX_EVENTS_REG_OFFSET    0x0AC
#define PHY_BCM542XX_EEE_STAT_RX_EVENTS_REG_OFFSET    0x0AD
#define PHY_BCM542XX_EEE_STAT_CTRL_REG_OFFSET         0x0AF
#define PHY_BCM542XX_EEE_STAT_CTRL_COUNTERS_EN       (BIT0)
#define PHY_BCM542XX_EEE_STAT_CTRL_COUNTERS_RESET    (BIT1)
#define PHY_BCM542XX_EEE_STAT_CTRL_ACCESS_MODE       (BIT12)
#define PHY_BCM542XX_EEE_STAT_CTRL_SATURATE_MODE     (BIT13)
#define PHY_BCM542XX_EEE_STAT_CTRL_16U_BIT_SEL       (BIT14)

/*
 * HALT AGC ENC CTRL REG 
 */
#define PHY_BCM542XX_HALT_AGC_CTRL_REG_OFFSET         0x0D8

/*
 * EXPF5_TIME_SYNC 
 */
#define PHY_BCM542XX_EXPF5_TIME_SYNC_REG_OFFSET        0x0F5
#define PHY_BCM542XX_EXPF5_TIME_SYNC_TX_SOP_10BT_EN   (BIT8)
#define PHY_BCM542XX_EXPF5_TIME_SYNC_RX_SOP_10BT_EN   (BIT7)
#define PHY_BCM542XX_EXPF5_TIME_SYNC_ENABLE           (BIT0)

/*
 * CORE_EXPFA  Hidden Identifier
 */
#define PHY_BCM542XX_HIDDEN_IDENTIFIER_REG_OFFSET     0x0FA
#define PHY_BCM542XX_HIDDEN_REV_NUM_MASK             (0x0F)
 
/*
 * TDR_OVRIDE_VAL 
 */
#define PHY_BCM542XX_TDR_OVRIDE_VAL_REG_OFFSET        0x0FB

/*
 * ANLOG_PWR_CTRL_OVRIDE 
 */
#define PHY_BCM542XX_ANLOG_PWR_CTRL_OVRIDE_REG_OFFSET 0x0FF

/*
 * DSP_TAP10
 */
#define PHY_BCM542XX_DSP_TAP10_REG_OFFSET 0x125

/*
 * DSP_TAP17_C0
 */
#define PHY_BCM542XX_DSP_TAP17_C0_REG_OFFSET 0x134

/*
 * DSP_TAP17_C1
 */
#define PHY_BCM542XX_DSP_TAP17_C1_REG_OFFSET 0x135

/*
 * DSP_TAP33_C2
 */
#define PHY_BCM542XX_DSP_TAP33_C2_REG_OFFSET 0x152

/*
 * DSP_TAP34_C2
 */
#define PHY_BCM542XX_DSP_TAP34_C2_REG_OFFSET 0x156

/*
 * AFE_RXCONFIG_0
 */
#define PHY_BCM542XX_AFE_RXCONFIG_0_REG_OFFSET 0x1C0

/*
 * AFE_RXCONFIG_2
 */
#define PHY_BCM542XX_AFE_RXCONFIG_2_REG_OFFSET 0x1C2

/*
 * AFE_VDACCTRL_1
 */
#define PHY_BCM542XX_AFE_VDACCTRL_1_REG_OFFSET 0x1C5

/*
 * AFE_VDACCTRL_2
 */
#define PHY_BCM542XX_AFE_VDACCTRL_2_REG_OFFSET 0x1C6

/*
 * AFE_PLLCTRL_4
 */
#define PHY_BCM542XX_AFE_AFE_PLLCTRL_4_REG_OFFSET 0x1CC

/*
 * AFE_HPF_TRIM
 */
#define PHY_BCM542XX_AFE_HPF_TRIM_REG_OFFSET 0x1Cf


/* *                                   
 * *         DIGX: DIG1000X/SERDES/SGMII Control Registers          
 */

/*
 * OPERATING MODE REGISTER 
 */
#define PHY_BCM542XX_OPER_MODE_STATUS_REG_OFFSET         0x202
#define PHY_BCM542XX_OPER_MODE_STATUS_REG_SERDES_SPEED  (BIT14 | BIT13)
#define PHY_BCM542XX_OPER_MODE_STATUS_SERDES_SPEED_1000 (2 << 13)
#define PHY_BCM542XX_OPER_MODE_STATUS_SERDES_SPEED_100  (1 << 13)
#define PHY_BCM542XX_OPER_MODE_STATUS_SERDES_SPEED_10   (0 << 13)
#define PHY_BCM542XX_OPER_MODE_STATUS_SERDES_DUPLEX     (BIT12)

/*
 * SERDES 100-FX CONTROL REGISTER 
 */
#define PHY_BCM542XX_100FX_CTRL_REG_OFFSET               0x233
#define PHY_BCM542XX_100FX_CTRL_REG_RX_QUALIFY_DIS      (BIT5)
#define PHY_BCM542XX_100FX_CTRL_REG_FD_FX_SERDES        (BIT1)
#define PHY_BCM542XX_100FX_CTRL_REG_FX_SERDES_EN        (BIT0)


/* External Serdes Control Reg., DIGX_SHD_1C_14, RDB_0x234 */
#define PHY_BCM542XX_EXT_SERDES_REG_OFFSET        0x234
#define PHY_BCM542XX_EXT_SERDES_AUTO_FX          (BIT6)
#define PHY_BCM542XX_EXT_SERDES_FX_FD            (BIT5)
#define PHY_BCM542XX_EXT_SERDES_FX               (BIT4)
#define PHY_BCM542XX_EXT_SERDES_LED              (BIT3)
#define PHY_BCM542XX_EXT_SEL_SYNC_ST             (BIT2)
#define PHY_BCM542XX_EXT_SELECT_SD               (BIT1)
#define PHY_BCM542XX_EXT_SERDES_SEL              (BIT0)
#define PHY_BCM542XX_EXT_SERDES_FX_MASK          (PHY_BCM542XX_EXT_SERDES_FX  | \
                                                  PHY_BCM542XX_EXT_SERDES_AUTO_FX)

/* SGMII Slave Reg., DIGX_SHD_1C_15, RDB_0x235 */
#define PHY_BCM542XX_SGMII_SLAVE_REG_OFFSET       0x235


#define PHY_BCM542XX_SGMII_SLAVE_AUTO            (BIT0)
#define PHY_BCM542XX_SGMII_SLAVE_EN              (BIT1)
#define PHY_BCM542XX_SGMII_DUPLEX                (BIT8)
#define PHY_BCM542XX_SGMII_SPEED                 (BIT7 | BIT6)
#define PHY_BCM542XX_SGMII_SPEED_1000            (2 << 6)
#define PHY_BCM542XX_SGMII_SPEED_100             (1 << 6)
#define PHY_BCM542XX_SGMII_SPEED_10              (0 << 6)

/* AUTO Detect SGMII MC Reg., RDB_0x238 */
#define PHY_BCM542XX_AUTO_DETECT_SGMII_MC_REG_OFFSET 0x238
#define PHY_BCM542XX_AUTO_DETECT_GMII_FIFO_JUMBO_LSB (BIT2)

/* *                                   
 * *          SGMII REGISTERS          
 */ 

/*
 * SGMII CONTROL 
 *
 * Note: Enabled by writing to Reg 0x1c, shadow 0x1f, bits[2:0] = 3'b'101
*/ 
#define PHY_BCM542XX_SGMII_CONTROL_REG_OFFSET       0x00
#define PHY_BCM542XX_SGMII_CONTROL_REG_RESET       (BIT15)
#define PHY_BCM542XX_SGMII_CONTROL_REG_LOOPBACK    (BIT14)
#define PHY_BCM542XX_SGMII_CONTROL_REG_SGMII_AN_EN (BIT12)
#define PHY_BCM542XX_SGMII_CONTROL_REG_POWER_DOWN  (BIT11)
#define PHY_BCM542XX_SGMII_CONTROL_REG_RESTART_AN  (BIT9)
#define PHY_BCM542XX_SGMII_CONTROL_REG_DUPLEX      (BIT8)

#define PHY_BCM542XX_SGMII_CONTROL_FORCED_1000     (0x0140)
#define PHY_BCM542XX_SGMII_CONTROL_FORCED_100      (0x2100)
#define PHY_BCM542XX_SGMII_CONTROL_FORCED_10       (0x0100)

/* *                                   
 * *          TOP LVL RDB REGISTERS          
 */ 

/* TOP level registers map into rdb address space of 0x0800 to 0x0fff
    ADD 0x800 to top level regs 
 */

#define BMACSEC_TOP_MISC_REG_SIZE 1

/*
 * Top level regs: AutogrEEEn 
 */
#define PHY_BCM542XX_TOP_MISC_MII_BUFF_CNTL_PHY0 0x800
#define PHY_BCM542XX_TOP_MISC_MII_BUFF_CNTL_PHYN(n) \
                      (PHY_BCM542XX_TOP_MISC_MII_BUFF_CNTL_PHY0 + \
                       BMACSEC_TOP_MISC_REG_SIZE*(n)*2/*skip one reg*/)

#define PHY_BCM542XX_TOP_MISC_MII_BUFF_WAKE_STATE_TIMER \
                                        (BIT13 | BIT12 | BIT11)
#define PHY_BCM542XX_TOP_MISC_MII_BUFF_WAIT_IFG_LEN \
                                        (BIT10 | BIT9 | BIT8)
#define PHY_BCM542XX_TOP_MISC_MII_BUFF_VAR_IFG_LEN \
                                        (BIT7 | BIT6 | BIT5 | BIT4 | BIT3)
#define PHY_BCM542XX_TOP_MISC_MII_BUFF_VAR_LAT_EN   (BIT2)
#define PHY_BCM542XX_TOP_MISC_MII_BUFF_EN           (BIT0)

/*
 * Top Misc Top Cfg 
 */

#define PHY_BCM542XX_TOP_MISC_TOP_CFG_REG_OFFSET   0x810
#define PHY_BCM542XX_TOP_MISC_CFG_REG_QSGMII_PHYA (BIT3)
#define PHY_BCM542XX_TOP_MISC_CFG_REG_QSGMII_SEL  (BIT2)

/*
 * Top Misc Boot Reg_0 
 */
#define PHY_BCM542XX_TOP_MISC_BOOT_REG_0_OFFSET 0x818

/*
 * Top Misc Boot Reg_1 
 */
#define PHY_BCM542XX_TOP_MISC_BOOT_REG_1_OFFSET 0x819

/*
 * Top Misc Global Reset 
 */
#define PHY_BCM542XX_TOP_MISC_GLOBAL_RESET_OFFSET            0x82b
#define PHY_BCM542XX_TOP_MISC_GLOBAL_RESET_TOP_MII_SOFT     (BIT15)
#define PHY_BCM542XX_TOP_MISC_GLOBAL_RESET_TIMESYNC         (BIT10)

/*
 * Top Interrupt Status
 */
#define PHY_BCM542XX_TOP_INTERRUPT_STATUS_OFFSET 0x82c

/*
 * Top Interrupt Mask
 */
#define PHY_BCM542XX_TOP_INTERRUPT_MASK_OFFSET 0x82d
#define PHY_BCM542XX_TOP_INTERRUPT_MASK        0xff1

/*
 * SYNCHRONOUS ETHERNET : SYNCE
 */
#define PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_OFFSET           0x83C

#define PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_AUTO_SW_STS     (BIT15)
#define PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_AUTO_SW_MODE    (BIT9)
#define PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_AUTO_CLK_DIS    (BIT8)
#define PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK2_DIS    (BIT7)
#define PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK2_SEL    (BIT6 | BIT5 | BIT4)
#define PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK1_DIS    (BIT3)
#define PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK1_SEL    (BIT2 | BIT1 | BIT0)
#define PHY_BCM542XX_SYNCE_RECOVERY_CLK1_EN                 (BIT14)
#define PHY_BCM542XX_SYNCE_RECOVERY_CLK2_EN                 (BIT13)

#define PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK_ENABLE  (0)
#define PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK_DIS \
             PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK1_DIS
#define PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK_SEL \
             PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK1_SEL
#define PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK_MASK \
             PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK1_MASK

#define PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK2_SHIFT  (4)
#define PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK2_MASK        \
            (PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK2_DIS |  \
             PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK2_SEL)
#define PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK1_SHIFT  (0)
#define PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK1_MASK        \
            (PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK1_DIS |  \
             PHY_BCM542XX_SYNCE_RECOVERY_CLK_REG_REC_CLK1_SEL)


/*
 * TOP_MISC_DATAPATH_SELECT 
 */ 
#define PHY_BCM542XX_TOP_MISC_DPATH_SEL_REG_OFFSET              0x84a

#define PHY_BCM542XX_TOP_MISC_DPATH_SEL_REG_MACSEC_BPASS_PORT0 (BIT8)
#define PHY_BCM542XX_TOP_MISC_DPATH_SEL_REG_MACSEC_BPASS_PORTN(n) \
            ((PHY_BCM542XX_TOP_MISC_DPATH_SEL_REG_MACSEC_BPASS_PORT0) << (n))

/*
 * TOP_MISC_MACSEC_PWRDN 
 */ 
#define PHY_BCM542XX_TOP_MISC_MACSEC_PWRDN_REG_OFFSET            0x84b

#define PHY_BCM542XX_TOP_MISC_MACSEC_PWRDN_REG_MDIO_EN          (BIT15)
#define PHY_BCM542XX_TOP_MISC_MACSEC_PWRDN_REG_PHY_ADDR         (0x1f << 10)
#define PHY_BCM542XX_TOP_MISC_MACSEC_PWRDN_REG_QUAD_PWRDN       (BIT9 | BIT8)
#define PHY_BCM542XX_TOP_MISC_MACSEC_PWRDN_REG_SP_PWRDN_PORT0   (BIT0)
#define PHY_BCM542XX_TOP_MISC_MACSEC_PWRDN_REG_SP_PWRDN_PORTN(n) \
            ((PHY_BCM542XX_TOP_MISC_MACSEC_PWRDN_REG_SP_PWRDN_PORT0) << (n))

/*
 * TOP_MISC_MACSEC_RESET 
 */ 
#define PHY_BCM542XX_TOP_MISC_MACSEC_RESET_REG_OFFSET         0x84c

#define PHY_BCM542XX_TOP_MISC_MACSEC_RESET_REG_QUAD_RST_1    (BIT9)
#define PHY_BCM542XX_TOP_MISC_MACSEC_RESET_REG_QUAD_RST_0    (BIT8)
#define PHY_BCM542XX_TOP_MISC_MACSEC_RESET_REG_RST_PORT0     (BIT0)
#define PHY_BCM542XX_TOP_MISC_MACSEC_RESET_REG_RST_PORTN(n) \
            (PHY_BCM542XX_TOP_MISC_MACSEC_RESET_REG_RST_PORT0 << (n))


#define PHY_BCM542XX_TOP_MISC_MACSEC_PHYA_DUPLEX_CFG                         0x84d
#define PHY_BCM542XX_TOP_MISC_MACSEC_PHYA_DUPLEX_CFG_REG_PHY_ADDR0      (0x1f << 8)
#define PHY_BCM542XX_TOP_MISC_MACSEC_PHYA_DUPLEX_CFG_REG_SP_SW_DUPLEX_PORT0  (BIT0)
#define PHY_BCM542XX_TOP_MISC_MACSEC_PHYA_DUPLEX_CFG_REG_SP_SW_DUPLEX_PORTN(n) \
            (PHY_BCM542XX_TOP_MISC_MACSEC_PHYA_DUPLEX_CFG_REG_SP_SW_DUPLEX_PORT0 << (n))


#define PHY_BCM542XX_TOP_MISC_MACSEC_QSP_PORT_REG_OFFSET           0x872
#define PHY_BCM542XX_TOP_MISC_MACSEC_QSP_PORT_REG_QSP1_PORT_ADDR  (0x1f << 5)
#define PHY_BCM542XX_TOP_MISC_MACSEC_QSP_PORT_REG_QSP0_PORT_ADDR  (0x1f)

/* *                                   
 * *          IEEE 1588 : Time Sync          
 */ 


/*
 * TOP_1588_SLICE_ENABLE 
 */ 
#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_REG_OFFSET  0xA10

#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_RX_PORT7   (BIT15)
#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_RX_PORT6   (BIT14)
#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_RX_PORT5   (BIT13)
#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_RX_PORT4   (BIT12)
#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_RX_PORT3   (BIT11)
#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_RX_PORT2   (BIT10)
#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_RX_PORT1   (BIT9)
#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_RX_PORT0   (BIT8)
#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_TX_PORT7   (BIT7)
#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_TX_PORT6   (BIT6)
#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_TX_PORT5   (BIT5)
#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_TX_PORT4   (BIT4)
#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_TX_PORT3   (BIT3)
#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_TX_PORT2   (BIT2)
#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_TX_PORT1   (BIT1)
#define PHY_BCM542XX_TOP_1588_SLICE_EN_CTRL_TX_PORT0   (BIT0)


/*
 * TOP_1588_TX_MODE_PORT_X 
 */
#define SIZE_OF_PHY_BCM542XX_TOP_1588_REGS              (0x01)
#define PHY_BCM542XX_TOP_1588_TX_MODE_PORT_0_OFFSET     (0xA11)
#define PHY_BCM542XX_TOP_1588_TX_MODE_PORT_N_OFFSET(n) \
                    (PHY_BCM542XX_TOP_1588_TX_MODE_PORT_0_OFFSET + \
                     (SIZE_OF_PHY_BCM542XX_TOP_1588_REGS * (n)))



/*
 * TOP_1588_RX_MODE_PORT_X 
 */
#define PHY_BCM542XX_TOP_1588_RX_MODE_PORT_0_OFFSET     (0xA19)
#define PHY_BCM542XX_TOP_1588_RX_MODE_PORT_N_OFFSET(n) \
                    (PHY_BCM542XX_TOP_1588_RX_MODE_PORT_0_OFFSET + \
                     (SIZE_OF_PHY_BCM542XX_TOP_1588_REGS * (n)))


/*
 * TOP_1588_TX_TS_CAP 
 */
#define PHY_BCM542XX_TOP_1588_TX_TS_CAP_REG_OFFSET (0xA21)

#define PHY_BCM542XX_TOP_1588_TX_TS_CAP_PORT7   (BIT7)
#define PHY_BCM542XX_TOP_1588_TX_TS_CAP_PORT6   (BIT6)
#define PHY_BCM542XX_TOP_1588_TX_TS_CAP_PORT5   (BIT5)
#define PHY_BCM542XX_TOP_1588_TX_TS_CAP_PORT4   (BIT4)
#define PHY_BCM542XX_TOP_1588_TX_TS_CAP_PORT3   (BIT3)
#define PHY_BCM542XX_TOP_1588_TX_TS_CAP_PORT2   (BIT2)
#define PHY_BCM542XX_TOP_1588_TX_TS_CAP_PORT1   (BIT1)
#define PHY_BCM542XX_TOP_1588_TX_TS_CAP_PORT0   (BIT0)

/*
 * TOP_1588_RX_TS_CAP 
 */
#define PHY_BCM542XX_TOP_1588_RX_TS_CAP_REG_OFFSET (0xA22)
    
#define PHY_BCM542XX_TOP_1588_RX_TS_CAP_PORT7   (BIT7)
#define PHY_BCM542XX_TOP_1588_RX_TS_CAP_PORT6   (BIT6)
#define PHY_BCM542XX_TOP_1588_RX_TS_CAP_PORT5   (BIT5)
#define PHY_BCM542XX_TOP_1588_RX_TS_CAP_PORT4   (BIT4)
#define PHY_BCM542XX_TOP_1588_RX_TS_CAP_PORT3   (BIT3)
#define PHY_BCM542XX_TOP_1588_RX_TS_CAP_PORT2   (BIT2)
#define PHY_BCM542XX_TOP_1588_RX_TS_CAP_PORT1   (BIT1)
#define PHY_BCM542XX_TOP_1588_RX_TS_CAP_PORT0   (BIT0)


/*
 * TOP_1588_RX_PORT_N_LINK_DELAY_LSB 
 */
#define PHY_BCM542XX_TOP_1588_RX_PORT0_LINK_DELAY_LSB_OFFSET (0xA24)
#define PHY_BCM542XX_TOP_1588_RX_PORTN_LINK_DELAY_LSB(N) \
                (PHY_BCM542XX_TOP_1588_RX_PORT0_LINK_DELAY_LSB_OFFSET \
                + (N) * SIZE_OF_PHY_BCM542XX_TOP_1588_REGS \
                      * (2) /*skip one MSB register*/)


/*
 * TOP_1588_RX_PORT_N_LINK_DELAY_MSB 
 */
#define PHY_BCM542XX_TOP_1588_RX_PORT0_LINK_DELAY_MSB_OFFSET (0xA25)
#define PHY_BCM542XX_TOP_1588_RX_PORTN_LINK_DELAY_MSB(N) \
                (PHY_BCM542XX_TOP_1588_RX_PORT0_LINK_DELAY_MSB_OFFSET \
                  + (N) * SIZE_OF_PHY_BCM542XX_TOP_1588_REGS \
                        * (2) /*skip one MSB register*/)


/*
 * TOP_1588_TX_PORT_N_TS_OFFSET_LSB 
 */
#define PHY_BCM542XX_TOP_1588_TX_PORT_0_TS_OFFSET_LSB (0xA34)
#define PHY_BCM542XX_TOP_1588_TX_PORT_N_TS_OFFSET_LSB(N) \
        ( ((PHY_IS_BCM5428x(pc) || PHY_IS_BCM54210_220(pc)) \
            ? PHY_BCM542XX_TOP_1588_RX_PORT_0_TS_OFFSET_LSB  \
            : PHY_BCM542XX_TOP_1588_TX_PORT_0_TS_OFFSET_LSB) \
                 + (N) * SIZE_OF_PHY_BCM542XX_TOP_1588_REGS \
                       * (2) /*skip one MSB register*/ )
/*
 * TOP_1588_TX_PORT_N_TS_OFFSET_MSB 
 */
#define PHY_BCM542XX_TOP_1588_TX_PORT_0_TS_OFFSET_MSB (0xA35)
#define PHY_BCM542XX_TOP_1588_TX_PORT_N_TS_OFFSET_MSB(N) \
        ( ((PHY_IS_BCM5428x(pc) || PHY_IS_BCM54210_220(pc)) \
            ? PHY_BCM542XX_TOP_1588_RX_PORT_0_TS_OFFSET_MSB  \
            : PHY_BCM542XX_TOP_1588_TX_PORT_0_TS_OFFSET_MSB) \
                 + (N) * SIZE_OF_PHY_BCM542XX_TOP_1588_REGS \
                       * (2) /*skip one LSB register*/ )

#define PHY_BCM542XX_TOP_1588_TX_PORT_N_TS_OFFSET_TX_MSB (BIT3 | BIT2 | BIT1 | BIT0)


/*
 * TOP_1588_RX_PORT_N_TS_OFFSET_LSB 
 */
#define PHY_BCM542XX_TOP_1588_RX_PORT_0_TS_OFFSET_LSB (0xA44)
#define PHY_BCM542XX_TOP_1588_RX_PORT_N_TS_OFFSET_LSB(N) \
        ( ((PHY_IS_BCM5428x(pc) || PHY_IS_BCM54210_220(pc)) \
            ? PHY_BCM542XX_TOP_1588_TX_PORT_0_TS_OFFSET_LSB  \
            : PHY_BCM542XX_TOP_1588_RX_PORT_0_TS_OFFSET_LSB) \
                 + (N) * SIZE_OF_PHY_BCM542XX_TOP_1588_REGS \
                       * (2) /*skip one MSB register*/ )
/*
 * TOP_1588_RX_PORT_N_TS_OFFSET_MSB 
 */
#define PHY_BCM542XX_TOP_1588_RX_PORT_0_TS_OFFSET_MSB (0xA45)
#define PHY_BCM542XX_TOP_1588_RX_PORT_N_TS_OFFSET_MSB(N) \
        ( ((PHY_IS_BCM5428x(pc) || PHY_IS_BCM54210_220(pc)) \
            ? PHY_BCM542XX_TOP_1588_TX_PORT_0_TS_OFFSET_MSB  \
            : PHY_BCM542XX_TOP_1588_RX_PORT_0_TS_OFFSET_MSB) \
                 + (N) * SIZE_OF_PHY_BCM542XX_TOP_1588_REGS \
                       * (2) /*skip one LSB register*/ )

#define PHY_BCM542XX_TOP_1588_RX_PORT_N_TS_OFFSET_RX_MSB (BIT3 | BIT2 | BIT1 | BIT0)


/*
 * TOP_1588_TIME_CODE_0 
 */
#define PHY_BCM542XX_TOP_1588_TIME_CODE_0_REG_OFFSET (0xA54)


/*
 * TOP_1588_TIME_CODE_1 
 */
#define PHY_BCM542XX_TOP_1588_TIME_CODE_1_REG_OFFSET (0xA55)


/*
 * TOP_1588_TIME_CODE_2 
 */
#define PHY_BCM542XX_TOP_1588_TIME_CODE_2_REG_OFFSET (0xA56)


/*
 * TOP_1588_TIME_CODE_3 
 */
#define PHY_BCM542XX_TOP_1588_TIME_CODE_3_REG_OFFSET (0xA57)


/*
 * TOP_1588_TIME_CODE_4 
 */
#define PHY_BCM542XX_TOP_1588_TIME_CODE_4_REG_OFFSET (0xA58)

/*
 * TOP_1588_DPLL_DB_SEL 
 */
#define PHY_BCM542XX_TOP_1588_DPLL_DB_SEL_REG_OFFSET (0xA5B)
#define PHY_BCM542XX_TOP_1588_DPLL_DB_SEL_RSVD       (BIT8)

/*
 * TOP_1588_SHD_CTL 
 */
#define PHY_BCM542XX_TOP_1588_SHD_CTL_REG_OFFSET (0xA5C)


/*
 * TOP_1588_SHD_LD 
 */
#define PHY_BCM542XX_TOP_1588_SHD_LD_REG_OFFSET (0xA5D)


/*
 * TOP_1588_INT_MASK 
 */
#define PHY_BCM542XX_TOP_1588_INT_MASK_REG_OFFSET (0xA5E)


/*
 * TOP_1588_INT
 */
#define PHY_BCM542XX_TOP_1588_INT_STATUS_REG_OFFSET (0xA5F)


/*
 * TOP_1588_TX_CTL 
 */
#define PHY_BCM542XX_TOP_1588_TX_CTL_REG_OFFSET (0xA60)

#define PHY_BCM542XX_TOP_1588_TX_CTL_REG_RX_AS_DS_EN        (BIT7)
#define PHY_BCM542XX_TOP_1588_TX_CTL_REG_RX_L2_DS_EN        (BIT6)
#define PHY_BCM542XX_TOP_1588_TX_CTL_REG_RX_L4_IP_ADDR_EN   (BIT5)
#define PHY_BCM542XX_TOP_1588_TX_CTL_REG_RX_L4_IPV6_ADDR_EN (BIT4)
#define PHY_BCM542XX_TOP_1588_TX_CTL_REG_TX_AS_EN           (BIT3)
#define PHY_BCM542XX_TOP_1588_TX_CTL_REG_TX_L2_EN           (BIT2)
#define PHY_BCM542XX_TOP_1588_TX_CTL_REG_TX_IPV4_UDP_EN     (BIT1)
#define PHY_BCM542XX_TOP_1588_TX_CTL_REG_TX_IPV6_UDP_EN     (BIT0)

/*
 * TOP_1588_RX_CTL 
 */
#define PHY_BCM542XX_TOP_1588_RX_CTL_REG_OFFSET (0xA61)

#define PHY_BCM542XX_TOP_1588_RX_CTL_REG_RX_AS_DS_EN        (BIT7)
#define PHY_BCM542XX_TOP_1588_RX_CTL_REG_RX_L2_DS_EN        (BIT6)
#define PHY_BCM542XX_TOP_1588_RX_CTL_REG_RX_L4_IP_ADDR_EN   (BIT5)
#define PHY_BCM542XX_TOP_1588_RX_CTL_REG_RX_L4_IPV6_ADDR_EN (BIT4)
#define PHY_BCM542XX_TOP_1588_RX_CTL_REG_RX_AS_EN           (BIT3)
#define PHY_BCM542XX_TOP_1588_RX_CTL_REG_RX_L2_EN           (BIT2)
#define PHY_BCM542XX_TOP_1588_RX_CTL_REG_RX_IPV4_UDP_EN     (BIT1)
#define PHY_BCM542XX_TOP_1588_RX_CTL_REG_RX_IPV6_UDP_EN     (BIT0)


/*
 * TOP_1588_RX_TX_CTL 
 */
#define PHY_BCM542XX_TOP_1588_RX_TX_CTL_REG_OFFSET (0xA62)

#define PHY_BCM542XX_TOP_1588_RX_TX_CTL_REG_TX_CRC_EN (BIT7)
#define PHY_BCM542XX_TOP_1588_RX_TX_CTL_REG_RX_CRC_EN (BIT3)



/*
 * TOP_1588_VLAN_ITPID 
 */
#define PHY_BCM542XX_TOP_1588_VLAN_ITPID_REG_OFFSET (0xA63)

/*
 * TOP_1588_VLAN_OTPID 
 */
#define PHY_BCM542XX_TOP_1588_VLAN_OTPID_REG_OFFSET (0xA64)

/*
 * TOP_1588_OTHER_OTPID 
 */
#define PHY_BCM542XX_TOP_1588_OTHER_OTPID_REG_OFFSET (0xA65)
        
/*
 * TOP_1588_NSE_DPLL_2_0 
 */
#define PHY_BCM542XX_TOP_1588_NSE_DPLL_2_0_REG_OFFSET (0xA67)

/*
 * TOP_1588_NSE_DPLL_2_1 
 */
#define PHY_BCM542XX_TOP_1588_NSE_DPLL_2_1_REG_OFFSET (0xA68)


/*
 * TOP_1588_NSE_DPLL_2_2 
 */
#define PHY_BCM542XX_TOP_1588_NSE_DPLL_2_2_REG_OFFSET (0xA69)

/*
 * TOP_1588_NSE_DPLL_3_LSB 
 */
#define PHY_BCM542XX_TOP_1588_NSE_DPLL_3_LSB_REG_OFFSET (0xA6A)

/*
 * TOP_1588_NSE_DPLL_3_MSB 
 */
#define PHY_BCM542XX_TOP_1588_NSE_DPLL_3_MSB_REG_OFFSET (0xA6B)



/*
 * TOP_1588_NSE_DPLL_4 
 */
#define PHY_BCM542XX_TOP_1588_NSE_DPLL_4_REG_OFFSET (0xA6C)

/*
 * TOP_1588_NSE_DPLL_5 
 */
#define PHY_BCM542XX_TOP_1588_NSE_DPLL_5_REG_OFFSET (0xA6D)

/*
 * TOP_1588_NSE_DPLL_6 
 */
#define PHY_BCM542XX_TOP_1588_NSE_DPLL_6_REG_OFFSET (0xA6E)


/*
 * TOP_1588_NSE_DPLL_7_0 
 */
#define PHY_BCM542XX_TOP_1588_NSE_DPLL_7_0_REG_OFFSET (0xA6F)


/*
 * TOP_1588_NSE_DPLL_7_1 
 */
#define PHY_BCM542XX_TOP_1588_NSE_DPLL_7_1_REG_OFFSET (0xA70)


/*
 * TOP_1588_NSE_DPLL_7_2 
 */
#define PHY_BCM542XX_TOP_1588_NSE_DPLL_7_2_REG_OFFSET (0xA71)


/*
 * TOP_1588_NSE_DPLL_7_3 
 */
#define PHY_BCM542XX_TOP_1588_NSE_DPLL_7_3_REG_OFFSET (0xA72)


/* TOP_1588_NSE_NCO_1_0 -- TOP_1588_NSE_NCO_1_1 */
#define PHY_BCM542XX_TOP_1588_NSE_NCO_1_0_REG_OFFSET (0xA73)
#define PHY_BCM542XX_TOP_1588_NSE_NCO_1_1_REG_OFFSET (0xA74)

/* TOP_1588_NSE_NCO_2_0 -- TOP_1588_NSE_NCO_2_2 */
#define PHY_BCM542XX_TOP_1588_NSE_NCO_2_0_REG_OFFSET (0xA75)
#define PHY_BCM542XX_TOP_1588_NSE_NCO_2_1_REG_OFFSET (0xA76)
#define PHY_BCM542XX_TOP_1588_NSE_NCO_2_2_REG_OFFSET (0xA77)

#define PHY_BCM542XX_TOP_1588_NSE_NCO_2_2_FREQ_MDIO_SEL (BIT14)

/*
 * TOP_1588_NSE_NCO_3_0 
 */
#define PHY_BCM542XX_TOP_1588_NSE_NCO_3_0_REG_OFFSET (0xA78)

/*
 * TOP_1588_NSE_NCO_3_1 
 */
#define PHY_BCM542XX_TOP_1588_NSE_NCO_3_1_REG_OFFSET (0xA79)


/*
 * TOP_1588_NSE_NCO_3_2 
 */
#define PHY_BCM542XX_TOP_1588_NSE_NCO_3_2_REG_OFFSET (0xA7A)


/*
 * TOP_1588_NSE_NCO_4 
 */
#define PHY_BCM542XX_TOP_1588_NSE_NCO_4_REG_OFFSET (0xA7B)

/*
 * TOP_1588_NSE_NCO_5_0 
 */
#define PHY_BCM542XX_TOP_1588_NSE_NCO_5_0_REG_OFFSET (0xA7C)


/*
 * TOP_1588_NSE_NCO_5_1 
 */
#define PHY_BCM542XX_TOP_1588_NSE_NCO_5_1_REG_OFFSET (0xA7D)


/*
 * TOP_1588_NSE_NCO_5_2 
 */
#define PHY_BCM542XX_TOP_1588_NSE_NCO_5_2_REG_OFFSET (0xA7E)

/*
 * DISABLE_USGMII
*/   
#define PHY_BCM542XX_DISABLE_USGMII                  (0x0810)
#define PHY_BCM542XX_DISABLE_USGMII_6U_BIT_SEL       (BIT6)

/*
 * TOP_1588_NSE_NCO_6 
 */
#define PHY_BCM542XX_TOP_1588_NSE_NCO_6_REG_OFFSET         (0xA7f)

#define PHY_BCM542XX_TOP_1588_NSE_NCO_6_GMODE              (BIT15 | BIT14)
#define PHY_BCM542XX_TOP_1588_NSE_NCO_6_GMODE_SHIFT        (14)
#define PHY_BCM542XX_TOP_1588_NSE_NCO_6_TS_CAP             (BIT13)
#define PHY_BCM542XX_TOP_1588_NSE_NCO_6_FRMSYN_EN          (BIT12)
#define PHY_BCM542XX_TOP_1588_NSE_NCO_6_FRMSYN_MODE        (BIT5 | BIT4 | BIT3 | BIT2)
#define PHY_BCM542XX_TOP_1588_NSE_NCO_6_FRMSYN_MODE_SHIFT  (2)
#define PHY_BCM542XX_TOP_1588_NSE_NCO_6_SYNCOUT_MODE       (BIT1 | BIT0)
#define PHY_BCM542XX_TOP_1588_NSE_NCO_6_SYNCOUT_MODE_SHIFT (0)

/*
 * 1588_NSE_DPLL_NCO_7_0 
 */
#define PHY_BCM542XX_1588_NSE_DPLL_NCO_7_0_REG_OFFSET (0xA80)

/*
 * 1588_NSE_DPLL_NCO_7_1 
 */
#define PHY_BCM542XX_1588_NSE_DPLL_NCO_7_1_REG_OFFSET (0xA81)


/*
 * TOP_1588_TS_HB_RD_START_END 
 */
#define PHY_BCM542XX_TOP_1588_TS_RD_START_END_REG_OFFSET (0xA85)

#define PHY_BCM542XX_TOP_1588_TS_RD_END(n)               (BIT1 << (2*n))
#define PHY_BCM542XX_TOP_1588_TS_RD_START(n)             (BIT0 << (2*n))
#define PHY_BCM542XX_TOP_1588_TS_RD_START_END_ALL        (0xffff)
/*
 * TOP_1588_HEARTBEAT_0 
 */
#define PHY_BCM542XX_TOP_1588_HEARTBEAT_0_REG_OFFSET (0xA86)

/*
 * TOP_1588_HEARTBEAT_1 
 */
#define PHY_BCM542XX_TOP_1588_HEARTBEAT_1_REG_OFFSET (0xA87)


/*
 * TOP_1588_HEARTBEAT_2 
 */
#define PHY_BCM542XX_TOP_1588_HEARTBEAT_2_REG_OFFSET (0xA88)

/*
 * TOP_1588_TIMESTAMP_0 
 */
#define PHY_BCM542XX_TOP_1588_TIMESTAMP_0_REG_OFFSET (0xA89)


/*
 * TOP_1588_TIMESTAMP_1 
 */
#define PHY_BCM542XX_TOP_1588_TIMESTAMP_1_REG_OFFSET (0xA8A)

/*
 * TOP_1588_TIMESTAMP_2 
 */
#define PHY_BCM542XX_TOP_1588_TIMESTAMP_2_REG_OFFSET (0xA8B)

/*
 * TOP_1588_TIMESTAMP_INFO_1 
 */
#define PHY_BCM542XX_TOP_1588_TS_INFO_1_REG_OFFSET (0xA8C)
#define PHY_BCM542XX_TOP_1588_TS_INFO_DOMAIN_NUM (0x1fe0)
#define PHY_BCM542XX_TOP_1588_TS_INFO_DOMAIN_NUM_SHIFT 3
#define PHY_BCM542XX_TOP_1588_TS_INFO_MSG_TYPE (0x001e)
#define PHY_BCM542XX_TOP_1588_TS_INFO_MSG_TYPE_SHIFT 1
#define PHY_BCM542XX_TOP_1588_TS_INFO_DIR (0x0001)
#define PHY_BCM542XX_TOP_1588_TS_INFO_DIR_SHIFT 0

/*
 * TOP_1588_TIMESTAMP_INFO_2 
 */
#define PHY_BCM542XX_TOP_1588_TS_INFO_2_REG_OFFSET (0xA8D)
#define PHY_BCM542XX_TOP_1588_TS_INFO_SEQ_ID (0xffff)
#define PHY_BCM542XX_TOP_1588_TS_INFO_SEQ_ID_SHIFT (0)

/*
 * TOP_1588_CNTR_DBG 
 */
#define PHY_BCM542XX_TOP_1588_CNTR_DBG_REG_OFFSET     (0xA8E)
#define PHY_BCM542XX_TOP_1588_CNTR_DBG_TS_SLICE_SEL   (BIT9|BIT8|BIT7)
#define PHY_BCM542XX_TOP_1588_CNTR_DBG_CTRL_SLICE_SEL (BIT4|BIT3|BIT2)
#define CNTR_DBG_TS_SLICE_SEL_SHIFT                   (7)
#define PHY_BCM542XX_TOP_1588_CNTR_DBG_HB_RD_START    (BIT10)
#define PHY_BCM542XX_TOP_1588_CNTR_DBG_HB_RD_END      (BIT11)
#define PHY_BCM542XX_TOP_1588_CNTR_DBG_HB_CNTL \
                        (PHY_BCM542XX_TOP_1588_CNTR_DBG_HB_RD_START | \
                         PHY_BCM542XX_TOP_1588_CNTR_DBG_HB_RD_END)


/*
 * TOP_1588_MPLS_SPARE5 
 */
#define PHY_BCM542XX_TOP_1588_MPLS_SPARE5_REG_OFFSET (0xA93)



/*
 * TOP_1588_MPLS_SPARE6 
 */
#define PHY_BCM542XX_TOP_1588_MPLS_SPARE6_REG_OFFSET (0xA94)

#define PHY_BCM542XX_TOP_1588_MPLS_SPARE6_SP_LBL (BIT3 | BIT2 | BIT1 | BIT0)

/*
 * TOP_1588_MPLS_TX_CNTL
 */
#define PHY_BCM542XX_TOP_1588_MPLS_TX_CNTL_REG_OFFSET (0xA95)

#define PHY_BCM542XX_TOP_1588_MPLS_TX_CNTL_REG_ENTROPY_EN     (BIT4)
#define PHY_BCM542XX_TOP_1588_MPLS_TX_CNTL_REG_CW_DIS         (BIT3)
#define PHY_BCM542XX_TOP_1588_MPLS_TX_CNTL_REG_MPLS_EN        (BIT2)
#define PHY_BCM542XX_TOP_1588_MPLS_TX_CNTL_REG_MPLS_SP_LBL_EN (BIT1)

/*
 * TOP_1588_MPLS_RX_CNTL
 */
#define PHY_BCM542XX_TOP_1588_MPLS_RX_CNTL_REG_OFFSET (0xA96)

#define PHY_BCM542XX_TOP_1588_MPLS_RX_CNTL_REG_ENTROPY_EN     (BIT4)
#define PHY_BCM542XX_TOP_1588_MPLS_RX_CNTL_REG_CW_DIS         (BIT3)
#define PHY_BCM542XX_TOP_1588_MPLS_RX_CNTL_REG_MPLS_EN        (BIT2)
#define PHY_BCM542XX_TOP_1588_MPLS_RX_CNTL_REG_MPLS_SP_LBL_EN (BIT1)




/*
 * TOP_1588_MPLS_LABEL_N_LSB_MASK
 */

#define PHY_BCM542XX_TOP_1588_NEXT_LABEL_OFFSET 4

#define PHY_BCM542XX_TOP_1588_LABEL1_LSB_MASK_REG_OFFSET (0xA97)
#define PHY_BCM542XX_TOP_1588_LABEL_N_LSB_MASK_REG_OFFSET(n) \
                    (PHY_BCM542XX_TOP_1588_LABEL1_LSB_MASK_REG_OFFSET \
                      + (n) * PHY_BCM542XX_TOP_1588_NEXT_LABEL_OFFSET \
                            * SIZE_OF_PHY_BCM542XX_TOP_1588_REGS)

/*
 * TOP_1588_MPLS_LABEL_N_MSB_MASK
 */
#define PHY_BCM542XX_TOP_1588_LABEL1_MSB_MASK_REG_OFFSET (0xA98)
#define PHY_BCM542XX_TOP_1588_LABEL_N_MSB_MASK_REG_OFFSET(n) \
                    (PHY_BCM542XX_TOP_1588_LABEL1_MSB_MASK_REG_OFFSET \
                      + (n) * PHY_BCM542XX_TOP_1588_NEXT_LABEL_OFFSET \
                            * SIZE_OF_PHY_BCM542XX_TOP_1588_REGS)
#define PHY_BCM542XX_TOP_1588_CAP_SRC_PORT_CLK_ID (BIT13)
#define PHY_BCM542XX_TOP_1588_MATCH_SRC_PORT_NUM (BIT14)
#define PHY_BCM542XX_TOP_1588_MATCH_VLAN_ID (BIT15)

/*
 * TOP_1588_MPLS_LABEL_N_LSB_VAL
 */
#define PHY_BCM542XX_TOP_1588_LABEL1_LSB_VAL_REG_OFFSET (0xA99)
#define PHY_BCM542XX_TOP_1588_LABEL_N_LSB_VAL_REG_OFFSET(n) \
                    (PHY_BCM542XX_TOP_1588_LABEL1_LSB_VAL_REG_OFFSET \
                     + (n) * PHY_BCM542XX_TOP_1588_NEXT_LABEL_OFFSET \
                           * SIZE_OF_PHY_BCM542XX_TOP_1588_REGS)

/*
 * TOP_1588_MPLS_LABEL_N_MSB_VAL
 */
#define PHY_BCM542XX_TOP_1588_LABEL1_MSB_VAL_REG_OFFSET (0xA9A)
#define PHY_BCM542XX_TOP_1588_LABEL_N_MSB_VAL_REG_OFFSET(n) \
                    (PHY_BCM542XX_TOP_1588_LABEL1_MSB_VAL_REG_OFFSET \
                     + (n) * PHY_BCM542XX_TOP_1588_NEXT_LABEL_OFFSET \
                           * SIZE_OF_PHY_BCM542XX_TOP_1588_REGS)

/*
 * TOP_1588_MPLS_LABEL10_LSB_MASK
 */
#define PHY_BCM542XX_TOP_1588_LABEL10_LSB_MASK_REG_OFFSET (0xABB)
#define PHY_BCM542XX_TOP_1588_PORT_N_TX_HSR_EN(port) (BIT0 << port)
#define PHY_BCM542XX_TOP_1588_PORT_N_RX_HSR_EN(port) (BIT8 << port)

/*
 * TOP_1588_RX_CF 
 */
#define PHY_BCM542XX_TOP_1588_RX_CF_REG_OFFSET          (0xAC0)
#define PHY_BCM542XX_TOP_1588_RX_CF_UPD(dev_port)       (1 << ((dev_port)<<1))
#define PHY_BCM542XX_TOP_1588_RX_CS_UPD(dev_port)       (2 << ((dev_port)<<1))
                                                     /* (x << ((dev_port)*2)) */
/*
 * TOP_1588_TX_CS_UPD 
 */
#define PHY_BCM542XX_TOP_1588_TX_CS_UPD_REG_OFFSET      (0xAC1)
#define PHY_BCM542XX_TOP_1588_TX_CS_UPD_MODE2(dev_port) (1 << ((dev_port)<<1))
#define PHY_BCM542XX_TOP_1588_TX_CS_UPD_MODE3(dev_port) (2 << ((dev_port)<<1))
                                                     /* (x << ((dev_port)*2)) */

/*
 * TOP_1588_TIMECODE_SEL 
 */
#define PHY_BCM542XX_TOP_1588_64b_TIMECODE_SEL_REG_OFFSET (0xAC3)
#define PHY_BCM542XX_TOP_1588_64b_TIMECODE_SEL_RX_0 (BIT8)
#define PHY_BCM542XX_TOP_1588_64b_TIMECODE_SEL_RX_N(port) \
                    (PHY_BCM542XX_TOP_1588_64b_TIMECODE_SEL_RX_0 << port)
#define PHY_BCM542XX_TOP_1588_64b_TIMECODE_SEL_TX_0 (BIT0)
#define PHY_BCM542XX_TOP_1588_64b_TIMECODE_SEL_TX_N(port) \
                    (PHY_BCM542XX_TOP_1588_64b_TIMECODE_SEL_TX_0 << port)

/*
 * TOP_1588_DM_TX_CNTL 
 */
#define PHY_BCM542XX_TOP_1588_DM_TX_CNTL_REG_OFFSET (0xAC6)
#define PHY_BCM542XX_TOP_1588_DM_TX_CNTL_EN (BIT0)
#define PHY_BCM542XX_TOP_1588_DM_TX_CNTL_MAC_EN (BIT1)
#define PHY_BCM542XX_TOP_1588_DM_TX_CNTL_CW_EN (BIT2)
#define PHY_BCM542XX_TOP_1588_DM_TX_CNTL_ENTROPY_EN (BIT3)
#define PHY_BCM542XX_TOP_1588_DM_TX_CNTL_Y1731_TS_SEL (BIT4)
#define PHY_BCM542XX_TOP_1588_DM_TX_CNTL_BHH_TS_SEL (BIT5)
#define PHY_BCM542XX_TOP_1588_DM_TX_CNTL_IETF_EN (BIT14)
#define PHY_BCM542XX_TOP_1588_DM_TX_CNTL_1588_CNT_EN (BIT15)

/*
 * TOP_1588_DM_RX_CNTL 
 */
#define PHY_BCM542XX_TOP_1588_DM_RX_CNTL_REG_OFFSET (0xAC7)
#define PHY_BCM542XX_TOP_1588_DM_RX_CNTL_EN (BIT0)
#define PHY_BCM542XX_TOP_1588_DM_RX_CNTL_MAC_EN (BIT1)
#define PHY_BCM542XX_TOP_1588_DM_RX_CNTL_CW_EN (BIT2)
#define PHY_BCM542XX_TOP_1588_DM_RX_CNTL_ENTROPY_EN (BIT3)
#define PHY_BCM542XX_TOP_1588_DM_RX_CNTL_Y1731_TS_SEL (BIT4)
#define PHY_BCM542XX_TOP_1588_DM_RX_CNTL_BHH_TS_SEL (BIT5)
#define PHY_BCM542XX_TOP_1588_DM_RX_CNTL_IETF_EN (BIT14)
#define PHY_BCM542XX_TOP_1588_DM_RX_CNTL_1588_CNT_EN (BIT15)

/*
 * TOP_1588_DM_ETHTYPE1 
 */
#define PHY_BCM542XX_TOP_1588_DM_ETHTYPE1_REG_OFFSET (0xAC8)

/*
 * TOP_1588_DM_ETHTYPE2 
 */
#define PHY_BCM542XX_TOP_1588_DM_ETHTYPE2_REG_OFFSET (0xAC9)

/*
 * TOP_1588_DM_ETHTYPE3 
 */
#define PHY_BCM542XX_TOP_1588_DM_ETHTYPE3_REG_OFFSET (0xACA)

/*
 * TOP_1588_DM_ETHTYPE4 
 */
#define PHY_BCM542XX_TOP_1588_DM_ETHTYPE4_REG_OFFSET (0xACB)

/*
 * TOP_1588_DM_ETHTYPE5 
 */
#define PHY_BCM542XX_TOP_1588_DM_ETHTYPE5_REG_OFFSET (0xACC)

/*
 * TOP_1588_DM_ETHTYPE6 
 */
#define PHY_BCM542XX_TOP_1588_DM_ETHTYPE6_REG_OFFSET (0xACD)

/*
 * TOP_1588_DM_ETHTYPE7 
 */
#define PHY_BCM542XX_TOP_1588_DM_ETHTYPE7_REG_OFFSET (0xACE)

/*
 * TOP_1588_DM_ETHTYPE8 
 */
#define PHY_BCM542XX_TOP_1588_DM_ETHTYPE8_REG_OFFSET (0xACF)

/*
 * TOP_1588_DM_ETHTYPE9 
 */
#define PHY_BCM542XX_TOP_1588_DM_ETHTYPE9_REG_OFFSET (0xAD0)

/*
 * TOP_1588_DM_ETHTYPE10 
 */
#define PHY_BCM542XX_TOP_1588_DM_ETHTYPE10_REG_OFFSET (0xAD1)

/*
 * TOP_1588_DM_ETHTYPE11 
 */
#define PHY_BCM542XX_TOP_1588_DM_ETHTYPE11_REG_OFFSET (0xAD2)

/*
 * TOP_1588_DM_ETHTYPE12 
 */
#define PHY_BCM542XX_TOP_1588_DM_ETHTYPE12_REG_OFFSET (0xAD3)

/*
 * TOP_1588_DM_ETHTYPE13 
 */
#define PHY_BCM542XX_TOP_1588_DM_ETHTYPE13_REG_OFFSET (0xAD4)

/*
 * TOP_1588_DM_MAC_L1_0 
 */
#define PHY_BCM542XX_TOP_1588_DM_MAC_L1_0_REG_OFFSET (0xAE0)

/*
 * TOP_1588_DM_MAC_L1_1 
 */
#define PHY_BCM542XX_TOP_1588_DM_MAC_L1_1_REG_OFFSET (0xAE1)

/*
 * TOP_1588_DM_MAC_L1_2 
 */
#define PHY_BCM542XX_TOP_1588_DM_MAC_L1_2_REG_OFFSET (0xAE2)


/*
 * TOP_1588_DM_MAC_L2_0 
 */
#define PHY_BCM542XX_TOP_1588_DM_MAC_L2_0_REG_OFFSET (0xAE3)


/*
 * TOP_1588_DM_MAC_L2_1 
 */
#define PHY_BCM542XX_TOP_1588_DM_MAC_L2_1_REG_OFFSET (0xAE4)


/*
 * TOP_1588_DM_MAC_L2_2 
 */
#define PHY_BCM542XX_TOP_1588_DM_MAC_L2_2_REG_OFFSET (0xAE5)


/*
 * TOP_1588_DM_MAC_L3_0 
 */
#define PHY_BCM542XX_TOP_1588_DM_MAC_L3_0_REG_OFFSET (0xAE6)


/*
 * TOP_1588_DM_MAC_L3_1 
 */
#define PHY_BCM542XX_TOP_1588_DM_MAC_L3_1_REG_OFFSET (0xAE7)


/*
 * TOP_1588_DM_MAC_L3_2 
 */
#define PHY_BCM542XX_TOP_1588_DM_MAC_L3_2_REG_OFFSET (0xAE8)


/*
 * TOP_1588_DM_MAC_CTL_0 
 */
#define PHY_BCM542XX_TOP_1588_DM_MAC_CTL_0_REG_OFFSET (0xAE9)

/*
 * TOP_1588_DM_MAC_CTL_1 
 */
#define PHY_BCM542XX_TOP_1588_DM_MAC_CTL_1_REG_OFFSET (0xAEA)

/*
 * TOP_1588_SOP_SEL 
 */
#define PHY_BCM542XX_TOP_1588_SOP_SEL_REG_OFFSET (0xAF8)

#define PHY_BCM542XX_TOP_1588_SOP_SEL_TX_PORT_0_SHIFT (0) 
#define PHY_BCM542XX_TOP_1588_SOP_SEL_RX_PORT_0_SHIFT (8)
#define PHY_BCM542XX_TOP_1588_SOP_SEL_TX_PORT_N(port) \
                ((port) << PHY_BCM542XX_TOP_1588_SOP_SEL_TX_PORT_0_SHIFT)
#define PHY_BCM542XX_TOP_1588_SOP_SEL_RX_PORT_N(port) \
                ((port) << PHY_BCM542XX_TOP_1588_SOP_SEL_RX_PORT_0_SHIFT)

/*
 * TOP_1588_INBAND_CNTL_n
 */
#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_0_REG_OFFSET     (0xAEE)
#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_N_REG_OFFSET(port_offset) \
                (PHY_BCM542XX_TOP_1588_INBAND_CNTL_0_REG_OFFSET + (port_offset))

#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_IP_ADDR_EN       (BIT15)
#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_IP_MAC_SEL       (BIT14)
#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_TS_SEL           (BIT13)
#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_TS_UPD_DELAY_RSP (BIT12)
#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_TS_UPD_FOLLOW_UP (BIT11)
#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_TS_CAP_MODE      (BIT10)
#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_RESV0_ID_UPDATE  (BIT9)
#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_RESV0_ID_CHECK   (BIT8)
#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_RESV0_ID         (BIT4|BIT5|BIT6|BIT7)
#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_PDELAY_RESP_EN   (BIT3)
#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_PDELAY_REQ_EN    (BIT2)
#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_DELAY_REQ_EN     (BIT1)
#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_SYNC_EN          (BIT0)
#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_EN               (BIT0|BIT1|BIT2|BIT3)

#define PHY_BCM542XX_TOP_1588_INBAND_CNTL_RESV0_ID_SHIFT   (4)
/*
 * TOP_1588_MEM_COUNTER 
 */
#define PHY_BCM542XX_TOP_1588_MEM_COUNTER_REG_OFFSET (0xAF6)
#define PHY_BCM542XX_TOP_1588_MEM_COUNTER (0xffff)

/*
 * TOP_1588_TIMESTAMP_DELTA 
 */
#define PHY_BCM542XX_TOP_1588_TIMESTAMP_DELTA_REG_OFFSET (0xAF7)
#define PHY_BCM542XX_TOP_1588_TIMESTAMP_DELTA_80BIT      (BIT15)
#define PHY_BCM542XX_TOP_1588_TIMESTAMP_DELTA_48BIT      (BIT14)
#define PHY_BCM542XX_TOP_1588_TIMESTAMP_DELTA_VALUE_SIGN (BIT13)
#define PHY_BCM542XX_TOP_1588_TIMESTAMP_DELTA_VALUE_MASK (0x3fff)
#define PHY_BCM542XX_TOP_1588_TIMESTAMP_DELTA_VALUE_SIGN_EXT \
                             (~PHY_BCM542XX_TOP_1588_TIMESTAMP_DELTA_VALUE_MASK)
#define PHY_BCM542XX_TOP_1588_TIMESTAMP_DELTA_VALUE_MAX  (8191)
#define PHY_BCM542XX_TOP_1588_TIMESTAMP_DELTA_VALUE_MIN  (-8192)

/*
 * TOP_1588_SOP_SEL 
 */
#define PHY_BCM542XX_TOP_1588_SOP_SEL_REG_OFFSET (0xAF8)
#define PHY_BCM542XX_TOP_1588_SOP_SEL_RX_PORTN(port) (BIT8 << (port))
#define PHY_BCM542XX_TOP_1588_SOP_SEL_TX_PORTN(port) (BIT0 << (port))

/*
 * TOP_1588_TIMESTAMP_INFO_3 
 */
#define PHY_BCM542XX_TOP_1588_TS_INFO_3_REG_OFFSET (0xAF9)
#define PHY_BCM542XX_TOP_1588_TS_INFO_MAC_DA_1 (0xffff)
#define PHY_BCM542XX_TOP_1588_TS_INFO_SRC_PORT_CLK_ID_1 (0xffff)

/*
 * TOP_1588_TIMESTAMP_INFO_4 
 */
#define PHY_BCM542XX_TOP_1588_TS_INFO_4_REG_OFFSET (0xAFA)
#define PHY_BCM542XX_TOP_1588_TS_INFO_MAC_DA_2 (0xffff)
#define PHY_BCM542XX_TOP_1588_TS_INFO_SRC_PORT_CLK_ID_2 (0xffff)

/*
 * TOP_1588_TIMESTAMP_INFO_5 
 */
#define PHY_BCM542XX_TOP_1588_TS_INFO_5_REG_OFFSET (0xAFB)
#define PHY_BCM542XX_TOP_1588_TS_INFO_MAC_DA_3 (0xffff)
#define PHY_BCM542XX_TOP_1588_TS_INFO_SRC_PORT_CLK_ID_3 (0xffff)

/*
 * TOP_1588_TIMESTAMP_INFO_6 
 */
#define PHY_BCM542XX_TOP_1588_TS_INFO_6_REG_OFFSET (0xAFC)
#define PHY_BCM542XX_TOP_1588_TS_INFO_SRC_PORT_CLK_ID_4 (0xffff)

/*
 * TOP_1588_TIMESTAMP_INFO_7 
 */
#define PHY_BCM542XX_TOP_1588_TS_INFO_7_REG_OFFSET (0xAFD)
#define PHY_BCM542XX_TOP_1588_TS_INFO_SRC_PORT_NUM (0xffff)

/*
 * TOP_1588_TIMESTAMP_INFO_8 
 */
#define PHY_BCM542XX_TOP_1588_TS_INFO_8_REG_OFFSET (0xAFE)
#define PHY_BCM542XX_TOP_1588_TS_INFO_VLAN_ID (0x0fff)
    
/* *                                   
 * *         S2S: Second Serdes Registers          
 */
#define PHY_BCM542XX_2ND_SERDES_BASE_OFFSET  (0xb00)

/*
 * Second SERDES MII CONTROL REGISTER 
 */
#define PHY_BCM542XX_2ND_SERDES_MII_CTRL_REG_OFFSET  \
                            (PHY_BCM542XX_2ND_SERDES_BASE_OFFSET + 0x00)
#define PHY_BCM542XX_2ND_SERDES_MII_CTRL_INIT (0x1140)

/*
 * Second SERDES 100-FX CONTROL REGISTER 
 */
#define PHY_BCM542XX_2ND_SERDES_MISC_1000x_REG_OFFSET  \
                            (PHY_BCM542XX_2ND_SERDES_BASE_OFFSET + 0x17)
#define PHY_BCM542XX_2ND_SERDES_MISC_1000x_INIT (0x0000)

/*
 * Second SERDES MISC 1000-X CONTROL 2 REGISTER
 */
#define PHY_BCM542XX_2ND_SERDES_MISC_1000x_CTL_2_REG_OFFSET  \
                            (PHY_BCM542XX_2ND_SERDES_BASE_OFFSET + 0x16)
#define PHY_BCM542XX_2ND_SERDES_MISC_1000x_CTL_2_2ND_SERDES_MSB BIT(0)

/*
 * Second SERDES AUXILIARY 1000-X CONTROL REGISTER
 */
#define PHY_BCM542XX_2ND_SERDES_AUX_1000x_CTL_REG_OFFSET  \
                            (PHY_BCM542XX_2ND_SERDES_BASE_OFFSET + 0x1B)
#define PHY_BCM542XX_2ND_SERDES_AUX_1000x_CTL_2ND_SERDES_LSB BIT(1)

/*
 * Second SERDES 1000-X ERROR COUNTER SETTING REGISTER
 */
#define PHY_BCM542XX_2ND_SERDES_1000x_ERR_CNT_SET_REG_OFFSET  \
                            (PHY_BCM542XX_2ND_SERDES_BASE_OFFSET + 0x10)
#define PHY_BCM542XX_2ND_SERDES_1000x_ERR_CNT_SET_EXT_PKT_LEN BIT(0)
#endif /* _PHY542XX_REGDEFS_H  */
