* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Dec 5 2021 16:18:57

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker_SWG16TR/Blinker_SWG16TR_Implmnt\sbt\netlist\oadb-counter  --package  SWG16TR  --outdir  C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker_SWG16TR/Blinker_SWG16TR_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker_SWG16TR/Blinker_SWG16TR_Implmnt\sbt\outputs\placer\counter_pl.sdc  --dst_sdc_file  C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker_SWG16TR/Blinker_SWG16TR_Implmnt\sbt\outputs\packer\counter_pk.sdc  --devicename  iCE40LP1K  

***** Device Info *****
Chip: iCE40LP1K
Package: SWG16TR
Size: 12 X 16

***** Design Utilization Info *****
Design: counter
Used Logic Cell: 169/1280
Used Logic Tile: 34/160
Used IO Cell:    2/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK_27mhz_0_0_c_g
Clock Source: clk_27mhz 
Clock Driver: CLK_27mhz_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 99
Fanout to Tile: 22


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 1   
10|   0 7 0 0 0 0 0 0 0 0 2 7   
 9|   2 8 0 0 1 0 0 0 0 0 6 8   
 8|   5 8 0 0 2 1 0 0 0 0 8 8   
 7|   8 8 0 0 3 0 0 0 1 0 3 8   
 6|   2 7 0 0 8 0 0 0 0 0 3 0   
 5|   1 0 0 5 0 0 0 0 0 0 0 0   
 4|   8 1 0 0 0 0 0 0 0 0 0 0   
 3|   8 2 0 0 0 0 0 0 0 0 0 0   
 2|   8 3 0 0 0 0 0 0 0 0 0 0   
 1|   8 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.97

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  3    
10|     0 14  0  0  0  0  0  0  0  0  5 14    
 9|     8 16  0  0  4  0  0  0  0  0 21 16    
 8|    17 16  0  0  4  4  0  0  0  0  8 16    
 7|     8 16  0  0  3  0  0  0  1  0 12 16    
 6|     8 13  0  0  8  0  0  0  0  0  7  0    
 5|     3  0  0  7  0  0  0  0  0  0  0  0    
 4|    14  4  0  0  0  0  0  0  0  0  0  0    
 3|    16  8  0  0  0  0  0  0  0  0  0  0    
 2|    16 12  0  0  0  0  0  0  0  0  0  0    
 1|    16  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 21
Average number of input nets per logic tile: 10.41

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  3    
10|     0 14  0  0  0  0  0  0  0  0  6 14    
 9|     8 16  0  0  4  0  0  0  0  0 21 16    
 8|    17 16  0  0  7  4  0  0  0  0  8 16    
 7|     8 16  0  0  5  0  0  0  1  0 12 16    
 6|     8 18  0  0  8  0  0  0  0  0  9  0    
 5|     3  0  0 15  0  0  0  0  0  0  0  0    
 4|    18  4  0  0  0  0  0  0  0  0  0  0    
 3|    16  8  0  0  0  0  0  0  0  0  0  0    
 2|    16 12  0  0  0  0  0  0  0  0  0  0    
 1|    16  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 21
Average number of input pins per logic tile: 11.15

***** Run Time Info *****
Run Time:  0
