$date
	Fri Dec 20 17:13:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module mux2_1_tb $end
$var wire 1 ! out $end
$var reg 1 " one $end
$var reg 1 # select $end
$var reg 1 $ zero $end
$scope module uut $end
$var wire 1 " one $end
$var wire 1 # select $end
$var wire 1 $ zero $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
1"
1!
$end
#100
0!
0#
#200
