tarted
grid
device PLLFBMUX
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (
        config bit CP_CLKIN_SEL[2:0] = 3'b000
    );
    port
    (
// configuration_body_def_on


    config input SC_CLKIN_SEL[2:0] = 3'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_CLKIN_SEL[2],SC_CLKIN_SEL[1],SC_CLKIN_SEL[0]" */,

// configuration_body_def_end

        input CLK_IN[7:0] = 8'b1111_1111,
        output CLK_OUT
    );
};
//grid device end
//grid device structure netlist started

structure netlist of PLLFBMUX
{
    routing
    {
        ( CLK_IN[0] --> CLK_OUT ) = 150;
        ( CLK_IN[1] --> CLK_OUT ) = 150;
        ( CLK_IN[2] --> CLK_OUT ) = 150;
        ( CLK_IN[3] --> CLK_OUT ) = 150;
        ( CLK_IN[4] --> CLK_OUT ) = 150;
        ( CLK_IN[5] --> CLK_OUT ) = 150;
        ( CLK_IN[6] --> CLK_OUT ) = 150;
        ( CLK_IN[7] --> CLK_OUT ) = 150;

    }
};
//grid device structure netlist end


//grid device configure body started

configuration cfg of PLLFBMUX
{

 // assign config body begin
    SC_CLKIN_SEL  :=  CP_CLKIN_SEL;
// assign config body end
    if ( CLK_IN[0] --> CLK_OUT )
    {
        SC_CLKIN_SEL := 3'b000;
    }

    if ( CLK_IN[1] --> CLK_OUT )
    {
        SC_CLKIN_SEL := 3'b001;
    }

    if ( CLK_IN[2] --> CLK_OUT )
    {
        SC_CLKIN_SEL := 3'b010;
    }

    if ( CLK_IN[3] --> CLK_OUT )
    {
        SC_CLKIN_SEL := 3'b011;
    }

    if ( CLK_IN[4] --> CLK_OUT )
    {
        SC_CLKIN_SEL := 3'b100;
    }

    if ( CLK_IN[5] --> CLK_OUT )
    {
        SC_CLKIN_SEL := 3'b101;
    }

    if ( CLK_IN[6] --> CLK_OUT )
    {
        SC_CLKIN_SEL := 3'b110;
    }

    if ( CLK_IN[7] --> CLK_OUT )
    {
        SC_CLKIN_SEL := 3'b111;
    }

};

//grid device configure body end

