================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Tue Feb 04 17:48:53 EST 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         fir3
    * Solution:        hls (Vitis Kernel Flow Target)
    * Product family:  zynquplusRFSOC
    * Target device:   xczu48dr-ffvg1517-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              453
FF:               548
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 2.316       |
| Post-Route     | 4.162       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                     | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                     | 453 | 548 |     |      |      |     |        |      |         |          |        |
|   (inst)                                 | 1   | 43  |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                        | 24  | 28  |     |      |      |     |        |      |         |          |        |
|   grp_fir_Pipeline_1_fu_72               | 8   | 6   |     |      |      |     |        |      |         |          |        |
|     (grp_fir_Pipeline_1_fu_72)           |     | 4   |     |      |      |     |        |      |         |          |        |
|   grp_fir_Pipeline_sample_loop_fu_85     | 306 | 333 |     |      |      |     |        |      |         |          |        |
|     (grp_fir_Pipeline_sample_loop_fu_85) | 293 | 331 |     |      |      |     |        |      |         |          |        |
|   regslice_both_in_r_U                   | 77  | 69  |     |      |      |     |        |      |         |          |        |
|   regslice_both_out_r_U                  | 39  | 69  |     |      |      |     |        |      |         |          |        |
+------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.11%  | OK     |
| FD                                                        | 50%       | 0.06%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.05%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 7974      | 14     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.95   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------------------------------+--------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                          | ENDPOINT PIN                                           | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                         |                                                        |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------------------------------+--------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.838 | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[8]/C | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]/D |            9 |          6 |          4.142 |          0.917 |        3.225 |
| Path2 | 1.066 | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]/D |            9 |          6 |          3.915 |          1.211 |        2.704 |
| Path3 | 1.078 | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]/D |            9 |          6 |          3.903 |          1.198 |        2.705 |
| Path4 | 1.096 | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]/D |            9 |          6 |          3.885 |          1.181 |        2.704 |
| Path5 | 1.099 | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]/D |            9 |          6 |          3.882 |          1.177 |        2.705 |
+-------+-------+---------------------------------------------------------+--------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------+-------------------+
    | Path1 Cells                                                       | Primitive Type    |
    +-------------------------------------------------------------------+-------------------+
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[8]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry__0_i_8                  | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__1        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_i_4   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__2       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_23 | CLB.LUT.LUT4      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_8  | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]              | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------------+-------------------+
    | Path2 Cells                                                       | Primitive Type    |
    +-------------------------------------------------------------------+-------------------+
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[8]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry__0_i_8                  | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__1        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_i_4   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__2       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_23 | CLB.LUT.LUT4      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_8  | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]              | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------------+-------------------+
    | Path3 Cells                                                       | Primitive Type    |
    +-------------------------------------------------------------------+-------------------+
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[8]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry__0_i_8                  | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__1        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_i_4   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__2       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_23 | CLB.LUT.LUT4      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_8  | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]              | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------------+-------------------+
    | Path4 Cells                                                       | Primitive Type    |
    +-------------------------------------------------------------------+-------------------+
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[8]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry__0_i_8                  | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__1        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_i_4   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__2       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_23 | CLB.LUT.LUT4      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_8  | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]              | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------------+-------------------+
    | Path5 Cells                                                       | Primitive Type    |
    +-------------------------------------------------------------------+-------------------+
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[8]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry__0_i_8                  | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__1        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_i_4   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__2       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_23 | CLB.LUT.LUT4      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_8  | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]              | REGISTER.SDR.FDRE |
    | grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]             | REGISTER.SDR.FDRE |
    | regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3                     | CLB.LUT.LUT2      |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry           | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0        | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3   | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0       | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37 | CLB.LUT.LUT3      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15 | CLB.LUT.LUT6      |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2      | CLB.CARRY.CARRY8  |
    | grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]              | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------+-------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------+
| Report Type              | Report Location                                             |
+--------------------------+-------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fir_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/fir_failfast_routed.rpt                 |
| power                    | impl/verilog/report/fir_power_routed.rpt                    |
| status                   | impl/verilog/report/fir_status_routed.rpt                   |
| timing                   | impl/verilog/report/fir_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/fir_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/fir_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/fir_utilization_hierarchical_routed.rpt |
+--------------------------+-------------------------------------------------------------+


