{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727893128378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727893128378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  2 13:18:48 2024 " "Processing started: Wed Oct  2 13:18:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727893128378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727893128378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727893128378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727893128839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727893128839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juandavidmedellinc/downloads/proyectosquartus/sumador_4bit/sumador_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/juandavidmedellinc/downloads/proyectosquartus/sumador_4bit/sumador_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_4bit " "Found entity 1: sumador_4bit" {  } { { "../sumador_4bit/sumador_4bit.v" "" { Text "D:/Users/JuanDavidMedellinC/Downloads/proyectosQuartus/sumador_4bit/sumador_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727893139393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727893139393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juandavidmedellinc/downloads/proyectosquartus/sumador_1bit/sumador_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/juandavidmedellinc/downloads/proyectosquartus/sumador_1bit/sumador_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1bit " "Found entity 1: sumador_1bit" {  } { { "../sumador_1bit/sumador_1bit.v" "" { Text "D:/Users/JuanDavidMedellinC/Downloads/proyectosQuartus/sumador_1bit/sumador_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727893139395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727893139395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juandavidmedellinc/downloads/proyectosquartus/restador_4bit/restador_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/juandavidmedellinc/downloads/proyectosquartus/restador_4bit/restador_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 restador_4bit " "Found entity 1: restador_4bit" {  } { { "../restador_4bit/restador_4bit.v" "" { Text "D:/Users/JuanDavidMedellinC/Downloads/proyectosQuartus/restador_4bit/restador_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727893139397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727893139397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "add ADD multiplicador.sv(12) " "Verilog HDL Declaration information at multiplicador.sv(12): object \"add\" differs only in case from object \"ADD\" in the same scope" {  } { { "../multiplicador/multiplicador.sv" "" { Text "D:/Users/JuanDavidMedellinC/Downloads/proyectosQuartus/multiplicador/multiplicador.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727893139399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juandavidmedellinc/downloads/proyectosquartus/multiplicador/multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/juandavidmedellinc/downloads/proyectosquartus/multiplicador/multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "../multiplicador/multiplicador.sv" "" { Text "D:/Users/JuanDavidMedellinC/Downloads/proyectosQuartus/multiplicador/multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727893139399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727893139399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Users/JuanDavidMedellinC/Downloads/proyectosQuartus/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727893139400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727893139400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727893139453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_4bit sumador_4bit:sum " "Elaborating entity \"sumador_4bit\" for hierarchy \"sumador_4bit:sum\"" {  } { { "alu.v" "sum" { Text "D:/Users/JuanDavidMedellinC/Downloads/proyectosQuartus/alu/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727893139461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_1bit sumador_4bit:sum\|sumador_1bit:s0 " "Elaborating entity \"sumador_1bit\" for hierarchy \"sumador_4bit:sum\|sumador_1bit:s0\"" {  } { { "../sumador_4bit/sumador_4bit.v" "s0" { Text "D:/Users/JuanDavidMedellinC/Downloads/proyectosQuartus/sumador_4bit/sumador_4bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727893139472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_4bit restador_4bit:res " "Elaborating entity \"restador_4bit\" for hierarchy \"restador_4bit:res\"" {  } { { "alu.v" "res" { Text "D:/Users/JuanDavidMedellinC/Downloads/proyectosQuartus/alu/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727893139484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador multiplicador:mul " "Elaborating entity \"multiplicador\" for hierarchy \"multiplicador:mul\"" {  } { { "alu.v" "mul" { Text "D:/Users/JuanDavidMedellinC/Downloads/proyectosQuartus/alu/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727893139501 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "and1 and0 " "Node instance \"and1\" instantiates undefined entity \"and0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "alu.v" "and1" { Text "D:/Users/JuanDavidMedellinC/Downloads/proyectosQuartus/alu/alu.v" 19 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1727893139522 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/JuanDavidMedellinC/Downloads/proyectosQuartus/alu/output_files/alu.map.smsg " "Generated suppressed messages file D:/Users/JuanDavidMedellinC/Downloads/proyectosQuartus/alu/output_files/alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727893139559 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727893139612 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct  2 13:18:59 2024 " "Processing ended: Wed Oct  2 13:18:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727893139612 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727893139612 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727893139612 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727893139612 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727893140250 ""}
