#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x280e100 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x280b7b0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x280c430 .functor NOT 1, L_0x28870a0, C4<0>, C4<0>, C4<0>;
L_0x2826c30 .functor XOR 8, L_0x2886c30, L_0x2886df0, C4<00000000>, C4<00000000>;
L_0x285eab0 .functor XOR 8, L_0x2826c30, L_0x2886f30, C4<00000000>, C4<00000000>;
v0x2884810_0 .net *"_ivl_10", 7 0, L_0x2886f30;  1 drivers
v0x2884910_0 .net *"_ivl_12", 7 0, L_0x285eab0;  1 drivers
v0x28849f0_0 .net *"_ivl_2", 7 0, L_0x2886b90;  1 drivers
v0x2884ab0_0 .net *"_ivl_4", 7 0, L_0x2886c30;  1 drivers
v0x2884b90_0 .net *"_ivl_6", 7 0, L_0x2886df0;  1 drivers
v0x2884cc0_0 .net *"_ivl_8", 7 0, L_0x2826c30;  1 drivers
v0x2884da0_0 .net "areset", 0 0, L_0x280c840;  1 drivers
v0x2884e40_0 .var "clk", 0 0;
v0x2884ee0_0 .net "predict_history_dut", 6 0, v0x2883bf0_0;  1 drivers
v0x2885030_0 .net "predict_history_ref", 6 0, L_0x2886a00;  1 drivers
v0x28850d0_0 .net "predict_pc", 6 0, L_0x2885c90;  1 drivers
v0x2885170_0 .net "predict_taken_dut", 0 0, v0x2883de0_0;  1 drivers
v0x2885210_0 .net "predict_taken_ref", 0 0, L_0x2886840;  1 drivers
v0x28852b0_0 .net "predict_valid", 0 0, v0x2880700_0;  1 drivers
v0x2885350_0 .var/2u "stats1", 223 0;
v0x28853f0_0 .var/2u "strobe", 0 0;
v0x28854b0_0 .net "tb_match", 0 0, L_0x28870a0;  1 drivers
v0x2885660_0 .net "tb_mismatch", 0 0, L_0x280c430;  1 drivers
v0x2885700_0 .net "train_history", 6 0, L_0x2886240;  1 drivers
v0x28857c0_0 .net "train_mispredicted", 0 0, L_0x28860e0;  1 drivers
v0x2885860_0 .net "train_pc", 6 0, L_0x28863d0;  1 drivers
v0x2885920_0 .net "train_taken", 0 0, L_0x2885ec0;  1 drivers
v0x28859c0_0 .net "train_valid", 0 0, v0x2881080_0;  1 drivers
v0x2885a60_0 .net "wavedrom_enable", 0 0, v0x2881150_0;  1 drivers
v0x2885b00_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x28811f0_0;  1 drivers
v0x2885ba0_0 .net "wavedrom_title", 511 0, v0x28812d0_0;  1 drivers
L_0x2886b90 .concat [ 7 1 0 0], L_0x2886a00, L_0x2886840;
L_0x2886c30 .concat [ 7 1 0 0], L_0x2886a00, L_0x2886840;
L_0x2886df0 .concat [ 7 1 0 0], v0x2883bf0_0, v0x2883de0_0;
L_0x2886f30 .concat [ 7 1 0 0], L_0x2886a00, L_0x2886840;
L_0x28870a0 .cmp/eeq 8, L_0x2886b90, L_0x285eab0;
S_0x2810170 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x280b7b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x285d750 .param/l "LNT" 0 3 22, C4<01>;
P_0x285d790 .param/l "LT" 0 3 22, C4<10>;
P_0x285d7d0 .param/l "SNT" 0 3 22, C4<00>;
P_0x285d810 .param/l "ST" 0 3 22, C4<11>;
P_0x285d850 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x280cd20 .functor XOR 7, v0x287e8a0_0, L_0x2885c90, C4<0000000>, C4<0000000>;
L_0x2837ec0 .functor XOR 7, L_0x2886240, L_0x28863d0, C4<0000000>, C4<0000000>;
v0x284b9b0_0 .net *"_ivl_11", 0 0, L_0x2886750;  1 drivers
L_0x7f304369a1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x284bc80_0 .net *"_ivl_12", 0 0, L_0x7f304369a1c8;  1 drivers
L_0x7f304369a210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x280c4a0_0 .net *"_ivl_16", 6 0, L_0x7f304369a210;  1 drivers
v0x280c6e0_0 .net *"_ivl_4", 1 0, L_0x2886560;  1 drivers
v0x280c8b0_0 .net *"_ivl_6", 8 0, L_0x2886660;  1 drivers
L_0x7f304369a180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x280ce10_0 .net *"_ivl_9", 1 0, L_0x7f304369a180;  1 drivers
v0x287e580_0 .net "areset", 0 0, L_0x280c840;  alias, 1 drivers
v0x287e640_0 .net "clk", 0 0, v0x2884e40_0;  1 drivers
v0x287e700 .array "pht", 0 127, 1 0;
v0x287e7c0_0 .net "predict_history", 6 0, L_0x2886a00;  alias, 1 drivers
v0x287e8a0_0 .var "predict_history_r", 6 0;
v0x287e980_0 .net "predict_index", 6 0, L_0x280cd20;  1 drivers
v0x287ea60_0 .net "predict_pc", 6 0, L_0x2885c90;  alias, 1 drivers
v0x287eb40_0 .net "predict_taken", 0 0, L_0x2886840;  alias, 1 drivers
v0x287ec00_0 .net "predict_valid", 0 0, v0x2880700_0;  alias, 1 drivers
v0x287ecc0_0 .net "train_history", 6 0, L_0x2886240;  alias, 1 drivers
v0x287eda0_0 .net "train_index", 6 0, L_0x2837ec0;  1 drivers
v0x287ee80_0 .net "train_mispredicted", 0 0, L_0x28860e0;  alias, 1 drivers
v0x287ef40_0 .net "train_pc", 6 0, L_0x28863d0;  alias, 1 drivers
v0x287f020_0 .net "train_taken", 0 0, L_0x2885ec0;  alias, 1 drivers
v0x287f0e0_0 .net "train_valid", 0 0, v0x2881080_0;  alias, 1 drivers
E_0x281d8b0 .event posedge, v0x287e580_0, v0x287e640_0;
L_0x2886560 .array/port v0x287e700, L_0x2886660;
L_0x2886660 .concat [ 7 2 0 0], L_0x280cd20, L_0x7f304369a180;
L_0x2886750 .part L_0x2886560, 1, 1;
L_0x2886840 .functor MUXZ 1, L_0x7f304369a1c8, L_0x2886750, v0x2880700_0, C4<>;
L_0x2886a00 .functor MUXZ 7, L_0x7f304369a210, v0x287e8a0_0, v0x2880700_0, C4<>;
S_0x28371f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x2810170;
 .timescale -12 -12;
v0x284b590_0 .var/i "i", 31 0;
S_0x287f300 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x280b7b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x287f4b0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x280c840 .functor BUFZ 1, v0x28807d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f304369a0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x287ff90_0 .net *"_ivl_10", 0 0, L_0x7f304369a0a8;  1 drivers
L_0x7f304369a0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2880070_0 .net *"_ivl_14", 6 0, L_0x7f304369a0f0;  1 drivers
L_0x7f304369a138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2880150_0 .net *"_ivl_18", 6 0, L_0x7f304369a138;  1 drivers
L_0x7f304369a018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2880210_0 .net *"_ivl_2", 6 0, L_0x7f304369a018;  1 drivers
L_0x7f304369a060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28802f0_0 .net *"_ivl_6", 0 0, L_0x7f304369a060;  1 drivers
v0x2880420_0 .net "areset", 0 0, L_0x280c840;  alias, 1 drivers
v0x28804c0_0 .net "clk", 0 0, v0x2884e40_0;  alias, 1 drivers
v0x2880590_0 .net "predict_pc", 6 0, L_0x2885c90;  alias, 1 drivers
v0x2880660_0 .var "predict_pc_r", 6 0;
v0x2880700_0 .var "predict_valid", 0 0;
v0x28807d0_0 .var "reset", 0 0;
v0x2880870_0 .net "tb_match", 0 0, L_0x28870a0;  alias, 1 drivers
v0x2880930_0 .net "train_history", 6 0, L_0x2886240;  alias, 1 drivers
v0x2880a20_0 .var "train_history_r", 6 0;
v0x2880ae0_0 .net "train_mispredicted", 0 0, L_0x28860e0;  alias, 1 drivers
v0x2880bb0_0 .var "train_mispredicted_r", 0 0;
v0x2880c50_0 .net "train_pc", 6 0, L_0x28863d0;  alias, 1 drivers
v0x2880e50_0 .var "train_pc_r", 6 0;
v0x2880f10_0 .net "train_taken", 0 0, L_0x2885ec0;  alias, 1 drivers
v0x2880fe0_0 .var "train_taken_r", 0 0;
v0x2881080_0 .var "train_valid", 0 0;
v0x2881150_0 .var "wavedrom_enable", 0 0;
v0x28811f0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x28812d0_0 .var "wavedrom_title", 511 0;
E_0x281cd50/0 .event negedge, v0x287e640_0;
E_0x281cd50/1 .event posedge, v0x287e640_0;
E_0x281cd50 .event/or E_0x281cd50/0, E_0x281cd50/1;
L_0x2885c90 .functor MUXZ 7, L_0x7f304369a018, v0x2880660_0, v0x2880700_0, C4<>;
L_0x2885ec0 .functor MUXZ 1, L_0x7f304369a060, v0x2880fe0_0, v0x2881080_0, C4<>;
L_0x28860e0 .functor MUXZ 1, L_0x7f304369a0a8, v0x2880bb0_0, v0x2881080_0, C4<>;
L_0x2886240 .functor MUXZ 7, L_0x7f304369a0f0, v0x2880a20_0, v0x2881080_0, C4<>;
L_0x28863d0 .functor MUXZ 7, L_0x7f304369a138, v0x2880e50_0, v0x2881080_0, C4<>;
S_0x287f570 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x287f300;
 .timescale -12 -12;
v0x287f7d0_0 .var/2u "arfail", 0 0;
v0x287f8b0_0 .var "async", 0 0;
v0x287f970_0 .var/2u "datafail", 0 0;
v0x287fa10_0 .var/2u "srfail", 0 0;
E_0x281cb00 .event posedge, v0x287e640_0;
E_0x27fd9f0 .event negedge, v0x287e640_0;
TD_tb.stim1.reset_test ;
    %wait E_0x281cb00;
    %wait E_0x281cb00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28807d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x281cb00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x27fd9f0;
    %load/vec4 v0x2880870_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x287f970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28807d0_0, 0;
    %wait E_0x281cb00;
    %load/vec4 v0x2880870_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x287f7d0_0, 0, 1;
    %wait E_0x281cb00;
    %load/vec4 v0x2880870_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x287fa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28807d0_0, 0;
    %load/vec4 v0x287fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x287f7d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x287f8b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x287f970_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x287f8b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x287fad0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x287f300;
 .timescale -12 -12;
v0x287fcd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x287fdb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x287f300;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2881550 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x280b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x2882740_0 .net "areset", 0 0, L_0x280c840;  alias, 1 drivers
v0x2882850_0 .net "clk", 0 0, v0x2884e40_0;  alias, 1 drivers
v0x2882960_0 .var "global_history", 6 0;
v0x2882a00_0 .var/i "i", 31 0;
v0x2882ae0 .array "pht", 0 127, 1 0;
v0x2883bf0_0 .var "predict_history", 6 0;
v0x2883cd0_0 .net "predict_pc", 6 0, L_0x2885c90;  alias, 1 drivers
v0x2883de0_0 .var "predict_taken", 0 0;
v0x2883ea0_0 .net "predict_valid", 0 0, v0x2880700_0;  alias, 1 drivers
v0x2883f40_0 .net "train_history", 6 0, L_0x2886240;  alias, 1 drivers
v0x2884050_0 .net "train_mispredicted", 0 0, L_0x28860e0;  alias, 1 drivers
v0x2884140_0 .net "train_pc", 6 0, L_0x28863d0;  alias, 1 drivers
v0x2884250_0 .net "train_taken", 0 0, L_0x2885ec0;  alias, 1 drivers
v0x2884340_0 .net "train_valid", 0 0, v0x2881080_0;  alias, 1 drivers
v0x2882ae0_0 .array/port v0x2882ae0, 0;
v0x2882ae0_1 .array/port v0x2882ae0, 1;
E_0x2863ca0/0 .event anyedge, v0x287ec00_0, v0x28821a0_0, v0x2882ae0_0, v0x2882ae0_1;
v0x2882ae0_2 .array/port v0x2882ae0, 2;
v0x2882ae0_3 .array/port v0x2882ae0, 3;
v0x2882ae0_4 .array/port v0x2882ae0, 4;
v0x2882ae0_5 .array/port v0x2882ae0, 5;
E_0x2863ca0/1 .event anyedge, v0x2882ae0_2, v0x2882ae0_3, v0x2882ae0_4, v0x2882ae0_5;
v0x2882ae0_6 .array/port v0x2882ae0, 6;
v0x2882ae0_7 .array/port v0x2882ae0, 7;
v0x2882ae0_8 .array/port v0x2882ae0, 8;
v0x2882ae0_9 .array/port v0x2882ae0, 9;
E_0x2863ca0/2 .event anyedge, v0x2882ae0_6, v0x2882ae0_7, v0x2882ae0_8, v0x2882ae0_9;
v0x2882ae0_10 .array/port v0x2882ae0, 10;
v0x2882ae0_11 .array/port v0x2882ae0, 11;
v0x2882ae0_12 .array/port v0x2882ae0, 12;
v0x2882ae0_13 .array/port v0x2882ae0, 13;
E_0x2863ca0/3 .event anyedge, v0x2882ae0_10, v0x2882ae0_11, v0x2882ae0_12, v0x2882ae0_13;
v0x2882ae0_14 .array/port v0x2882ae0, 14;
v0x2882ae0_15 .array/port v0x2882ae0, 15;
v0x2882ae0_16 .array/port v0x2882ae0, 16;
v0x2882ae0_17 .array/port v0x2882ae0, 17;
E_0x2863ca0/4 .event anyedge, v0x2882ae0_14, v0x2882ae0_15, v0x2882ae0_16, v0x2882ae0_17;
v0x2882ae0_18 .array/port v0x2882ae0, 18;
v0x2882ae0_19 .array/port v0x2882ae0, 19;
v0x2882ae0_20 .array/port v0x2882ae0, 20;
v0x2882ae0_21 .array/port v0x2882ae0, 21;
E_0x2863ca0/5 .event anyedge, v0x2882ae0_18, v0x2882ae0_19, v0x2882ae0_20, v0x2882ae0_21;
v0x2882ae0_22 .array/port v0x2882ae0, 22;
v0x2882ae0_23 .array/port v0x2882ae0, 23;
v0x2882ae0_24 .array/port v0x2882ae0, 24;
v0x2882ae0_25 .array/port v0x2882ae0, 25;
E_0x2863ca0/6 .event anyedge, v0x2882ae0_22, v0x2882ae0_23, v0x2882ae0_24, v0x2882ae0_25;
v0x2882ae0_26 .array/port v0x2882ae0, 26;
v0x2882ae0_27 .array/port v0x2882ae0, 27;
v0x2882ae0_28 .array/port v0x2882ae0, 28;
v0x2882ae0_29 .array/port v0x2882ae0, 29;
E_0x2863ca0/7 .event anyedge, v0x2882ae0_26, v0x2882ae0_27, v0x2882ae0_28, v0x2882ae0_29;
v0x2882ae0_30 .array/port v0x2882ae0, 30;
v0x2882ae0_31 .array/port v0x2882ae0, 31;
v0x2882ae0_32 .array/port v0x2882ae0, 32;
v0x2882ae0_33 .array/port v0x2882ae0, 33;
E_0x2863ca0/8 .event anyedge, v0x2882ae0_30, v0x2882ae0_31, v0x2882ae0_32, v0x2882ae0_33;
v0x2882ae0_34 .array/port v0x2882ae0, 34;
v0x2882ae0_35 .array/port v0x2882ae0, 35;
v0x2882ae0_36 .array/port v0x2882ae0, 36;
v0x2882ae0_37 .array/port v0x2882ae0, 37;
E_0x2863ca0/9 .event anyedge, v0x2882ae0_34, v0x2882ae0_35, v0x2882ae0_36, v0x2882ae0_37;
v0x2882ae0_38 .array/port v0x2882ae0, 38;
v0x2882ae0_39 .array/port v0x2882ae0, 39;
v0x2882ae0_40 .array/port v0x2882ae0, 40;
v0x2882ae0_41 .array/port v0x2882ae0, 41;
E_0x2863ca0/10 .event anyedge, v0x2882ae0_38, v0x2882ae0_39, v0x2882ae0_40, v0x2882ae0_41;
v0x2882ae0_42 .array/port v0x2882ae0, 42;
v0x2882ae0_43 .array/port v0x2882ae0, 43;
v0x2882ae0_44 .array/port v0x2882ae0, 44;
v0x2882ae0_45 .array/port v0x2882ae0, 45;
E_0x2863ca0/11 .event anyedge, v0x2882ae0_42, v0x2882ae0_43, v0x2882ae0_44, v0x2882ae0_45;
v0x2882ae0_46 .array/port v0x2882ae0, 46;
v0x2882ae0_47 .array/port v0x2882ae0, 47;
v0x2882ae0_48 .array/port v0x2882ae0, 48;
v0x2882ae0_49 .array/port v0x2882ae0, 49;
E_0x2863ca0/12 .event anyedge, v0x2882ae0_46, v0x2882ae0_47, v0x2882ae0_48, v0x2882ae0_49;
v0x2882ae0_50 .array/port v0x2882ae0, 50;
v0x2882ae0_51 .array/port v0x2882ae0, 51;
v0x2882ae0_52 .array/port v0x2882ae0, 52;
v0x2882ae0_53 .array/port v0x2882ae0, 53;
E_0x2863ca0/13 .event anyedge, v0x2882ae0_50, v0x2882ae0_51, v0x2882ae0_52, v0x2882ae0_53;
v0x2882ae0_54 .array/port v0x2882ae0, 54;
v0x2882ae0_55 .array/port v0x2882ae0, 55;
v0x2882ae0_56 .array/port v0x2882ae0, 56;
v0x2882ae0_57 .array/port v0x2882ae0, 57;
E_0x2863ca0/14 .event anyedge, v0x2882ae0_54, v0x2882ae0_55, v0x2882ae0_56, v0x2882ae0_57;
v0x2882ae0_58 .array/port v0x2882ae0, 58;
v0x2882ae0_59 .array/port v0x2882ae0, 59;
v0x2882ae0_60 .array/port v0x2882ae0, 60;
v0x2882ae0_61 .array/port v0x2882ae0, 61;
E_0x2863ca0/15 .event anyedge, v0x2882ae0_58, v0x2882ae0_59, v0x2882ae0_60, v0x2882ae0_61;
v0x2882ae0_62 .array/port v0x2882ae0, 62;
v0x2882ae0_63 .array/port v0x2882ae0, 63;
v0x2882ae0_64 .array/port v0x2882ae0, 64;
v0x2882ae0_65 .array/port v0x2882ae0, 65;
E_0x2863ca0/16 .event anyedge, v0x2882ae0_62, v0x2882ae0_63, v0x2882ae0_64, v0x2882ae0_65;
v0x2882ae0_66 .array/port v0x2882ae0, 66;
v0x2882ae0_67 .array/port v0x2882ae0, 67;
v0x2882ae0_68 .array/port v0x2882ae0, 68;
v0x2882ae0_69 .array/port v0x2882ae0, 69;
E_0x2863ca0/17 .event anyedge, v0x2882ae0_66, v0x2882ae0_67, v0x2882ae0_68, v0x2882ae0_69;
v0x2882ae0_70 .array/port v0x2882ae0, 70;
v0x2882ae0_71 .array/port v0x2882ae0, 71;
v0x2882ae0_72 .array/port v0x2882ae0, 72;
v0x2882ae0_73 .array/port v0x2882ae0, 73;
E_0x2863ca0/18 .event anyedge, v0x2882ae0_70, v0x2882ae0_71, v0x2882ae0_72, v0x2882ae0_73;
v0x2882ae0_74 .array/port v0x2882ae0, 74;
v0x2882ae0_75 .array/port v0x2882ae0, 75;
v0x2882ae0_76 .array/port v0x2882ae0, 76;
v0x2882ae0_77 .array/port v0x2882ae0, 77;
E_0x2863ca0/19 .event anyedge, v0x2882ae0_74, v0x2882ae0_75, v0x2882ae0_76, v0x2882ae0_77;
v0x2882ae0_78 .array/port v0x2882ae0, 78;
v0x2882ae0_79 .array/port v0x2882ae0, 79;
v0x2882ae0_80 .array/port v0x2882ae0, 80;
v0x2882ae0_81 .array/port v0x2882ae0, 81;
E_0x2863ca0/20 .event anyedge, v0x2882ae0_78, v0x2882ae0_79, v0x2882ae0_80, v0x2882ae0_81;
v0x2882ae0_82 .array/port v0x2882ae0, 82;
v0x2882ae0_83 .array/port v0x2882ae0, 83;
v0x2882ae0_84 .array/port v0x2882ae0, 84;
v0x2882ae0_85 .array/port v0x2882ae0, 85;
E_0x2863ca0/21 .event anyedge, v0x2882ae0_82, v0x2882ae0_83, v0x2882ae0_84, v0x2882ae0_85;
v0x2882ae0_86 .array/port v0x2882ae0, 86;
v0x2882ae0_87 .array/port v0x2882ae0, 87;
v0x2882ae0_88 .array/port v0x2882ae0, 88;
v0x2882ae0_89 .array/port v0x2882ae0, 89;
E_0x2863ca0/22 .event anyedge, v0x2882ae0_86, v0x2882ae0_87, v0x2882ae0_88, v0x2882ae0_89;
v0x2882ae0_90 .array/port v0x2882ae0, 90;
v0x2882ae0_91 .array/port v0x2882ae0, 91;
v0x2882ae0_92 .array/port v0x2882ae0, 92;
v0x2882ae0_93 .array/port v0x2882ae0, 93;
E_0x2863ca0/23 .event anyedge, v0x2882ae0_90, v0x2882ae0_91, v0x2882ae0_92, v0x2882ae0_93;
v0x2882ae0_94 .array/port v0x2882ae0, 94;
v0x2882ae0_95 .array/port v0x2882ae0, 95;
v0x2882ae0_96 .array/port v0x2882ae0, 96;
v0x2882ae0_97 .array/port v0x2882ae0, 97;
E_0x2863ca0/24 .event anyedge, v0x2882ae0_94, v0x2882ae0_95, v0x2882ae0_96, v0x2882ae0_97;
v0x2882ae0_98 .array/port v0x2882ae0, 98;
v0x2882ae0_99 .array/port v0x2882ae0, 99;
v0x2882ae0_100 .array/port v0x2882ae0, 100;
v0x2882ae0_101 .array/port v0x2882ae0, 101;
E_0x2863ca0/25 .event anyedge, v0x2882ae0_98, v0x2882ae0_99, v0x2882ae0_100, v0x2882ae0_101;
v0x2882ae0_102 .array/port v0x2882ae0, 102;
v0x2882ae0_103 .array/port v0x2882ae0, 103;
v0x2882ae0_104 .array/port v0x2882ae0, 104;
v0x2882ae0_105 .array/port v0x2882ae0, 105;
E_0x2863ca0/26 .event anyedge, v0x2882ae0_102, v0x2882ae0_103, v0x2882ae0_104, v0x2882ae0_105;
v0x2882ae0_106 .array/port v0x2882ae0, 106;
v0x2882ae0_107 .array/port v0x2882ae0, 107;
v0x2882ae0_108 .array/port v0x2882ae0, 108;
v0x2882ae0_109 .array/port v0x2882ae0, 109;
E_0x2863ca0/27 .event anyedge, v0x2882ae0_106, v0x2882ae0_107, v0x2882ae0_108, v0x2882ae0_109;
v0x2882ae0_110 .array/port v0x2882ae0, 110;
v0x2882ae0_111 .array/port v0x2882ae0, 111;
v0x2882ae0_112 .array/port v0x2882ae0, 112;
v0x2882ae0_113 .array/port v0x2882ae0, 113;
E_0x2863ca0/28 .event anyedge, v0x2882ae0_110, v0x2882ae0_111, v0x2882ae0_112, v0x2882ae0_113;
v0x2882ae0_114 .array/port v0x2882ae0, 114;
v0x2882ae0_115 .array/port v0x2882ae0, 115;
v0x2882ae0_116 .array/port v0x2882ae0, 116;
v0x2882ae0_117 .array/port v0x2882ae0, 117;
E_0x2863ca0/29 .event anyedge, v0x2882ae0_114, v0x2882ae0_115, v0x2882ae0_116, v0x2882ae0_117;
v0x2882ae0_118 .array/port v0x2882ae0, 118;
v0x2882ae0_119 .array/port v0x2882ae0, 119;
v0x2882ae0_120 .array/port v0x2882ae0, 120;
v0x2882ae0_121 .array/port v0x2882ae0, 121;
E_0x2863ca0/30 .event anyedge, v0x2882ae0_118, v0x2882ae0_119, v0x2882ae0_120, v0x2882ae0_121;
v0x2882ae0_122 .array/port v0x2882ae0, 122;
v0x2882ae0_123 .array/port v0x2882ae0, 123;
v0x2882ae0_124 .array/port v0x2882ae0, 124;
v0x2882ae0_125 .array/port v0x2882ae0, 125;
E_0x2863ca0/31 .event anyedge, v0x2882ae0_122, v0x2882ae0_123, v0x2882ae0_124, v0x2882ae0_125;
v0x2882ae0_126 .array/port v0x2882ae0, 126;
v0x2882ae0_127 .array/port v0x2882ae0, 127;
E_0x2863ca0/32 .event anyedge, v0x2882ae0_126, v0x2882ae0_127, v0x2882960_0;
E_0x2863ca0 .event/or E_0x2863ca0/0, E_0x2863ca0/1, E_0x2863ca0/2, E_0x2863ca0/3, E_0x2863ca0/4, E_0x2863ca0/5, E_0x2863ca0/6, E_0x2863ca0/7, E_0x2863ca0/8, E_0x2863ca0/9, E_0x2863ca0/10, E_0x2863ca0/11, E_0x2863ca0/12, E_0x2863ca0/13, E_0x2863ca0/14, E_0x2863ca0/15, E_0x2863ca0/16, E_0x2863ca0/17, E_0x2863ca0/18, E_0x2863ca0/19, E_0x2863ca0/20, E_0x2863ca0/21, E_0x2863ca0/22, E_0x2863ca0/23, E_0x2863ca0/24, E_0x2863ca0/25, E_0x2863ca0/26, E_0x2863ca0/27, E_0x2863ca0/28, E_0x2863ca0/29, E_0x2863ca0/30, E_0x2863ca0/31, E_0x2863ca0/32;
S_0x2881ca0 .scope begin, "$unm_blk_10" "$unm_blk_10" 4 60, 4 60 0, S_0x2881550;
 .timescale 0 0;
v0x2881ea0_0 .var/i "index", 31 0;
S_0x2881fa0 .scope begin, "$unm_blk_4" "$unm_blk_4" 4 39, 4 39 0, S_0x2881550;
 .timescale 0 0;
v0x28821a0_0 .var/i "index", 31 0;
S_0x2882280 .scope function.vec4.s7, "hash_pc_history" "hash_pc_history" 4 24, 4 24 0, S_0x2881550;
 .timescale 0 0;
; Variable hash_pc_history is vec4 return value of scope S_0x2882280
v0x2882570_0 .var "history", 6 0;
v0x2882650_0 .var "pc", 6 0;
TD_tb.top_module1.hash_pc_history ;
    %load/vec4 v0x2882650_0;
    %load/vec4 v0x2882570_0;
    %xor;
    %ret/vec4 0, 0, 7;  Assign to hash_pc_history (store_vec4_to_lval)
    %end;
S_0x28845f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x280b7b0;
 .timescale -12 -12;
E_0x2863f90 .event anyedge, v0x28853f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28853f0_0;
    %nor/r;
    %assign/vec4 v0x28853f0_0, 0;
    %wait E_0x2863f90;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x287f300;
T_5 ;
    %wait E_0x281cb00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28807d0_0, 0;
    %wait E_0x281cb00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28807d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2880700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2880bb0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x2880a20_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2880e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2880fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2881080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2880700_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2880660_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x287f8b0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x287f570;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x287fdb0;
    %join;
    %wait E_0x281cb00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28807d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2880700_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2880660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2880700_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2880a20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2880e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2880fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2881080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2880bb0_0, 0;
    %wait E_0x27fd9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28807d0_0, 0;
    %wait E_0x281cb00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2881080_0, 0;
    %wait E_0x281cb00;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x2880a20_0, 0;
    %wait E_0x281cb00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2881080_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x281cb00;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2880a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2880fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2881080_0, 0;
    %wait E_0x281cb00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2881080_0, 0;
    %pushi/vec4 8, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x281cb00;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x287fdb0;
    %join;
    %wait E_0x281cb00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28807d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2880660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2880700_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2880a20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2880e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2880fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2881080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2880bb0_0, 0;
    %wait E_0x27fd9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28807d0_0, 0;
    %wait E_0x281cb00;
    %wait E_0x281cb00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2881080_0, 0;
    %wait E_0x281cb00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2881080_0, 0;
    %wait E_0x281cb00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2881080_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x2880a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2880fe0_0, 0;
    %wait E_0x281cb00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2881080_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x281cb00;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2880a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2880fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2881080_0, 0;
    %wait E_0x281cb00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2881080_0, 0;
    %wait E_0x281cb00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2881080_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x2880a20_0, 0;
    %wait E_0x281cb00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2881080_0, 0;
    %pushi/vec4 3, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x281cb00;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x287fdb0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x281cd50;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x2881080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2880fe0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2880e50_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2880660_0, 0;
    %assign/vec4 v0x2880700_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x2880a20_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x2880bb0_0, 0;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2810170;
T_6 ;
    %wait E_0x281d8b0;
    %load/vec4 v0x287e580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x28371f0;
    %jmp t_0;
    .scope S_0x28371f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x284b590_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x284b590_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x284b590_0;
    %store/vec4a v0x287e700, 4, 0;
T_6.4 ; for-loop step statement
    %load/vec4 v0x284b590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x284b590_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_0x2810170;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x287e8a0_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x287ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x287e8a0_0;
    %load/vec4 v0x287eb40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x287e8a0_0, 0;
T_6.5 ;
    %load/vec4 v0x287f0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x287eda0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x287e700, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.11, 5;
    %load/vec4 v0x287f020_0;
    %and;
T_6.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x287eda0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x287e700, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x287eda0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x287e700, 0, 4;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x287eda0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x287e700, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.14, 5;
    %load/vec4 v0x287f020_0;
    %nor/r;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x287eda0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x287e700, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x287eda0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x287e700, 0, 4;
T_6.12 ;
T_6.10 ;
    %load/vec4 v0x287ee80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x287ecc0_0;
    %load/vec4 v0x287f020_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x287e8a0_0, 0;
T_6.15 ;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x2881550;
T_7 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2882960_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2882a00_0, 0, 32;
T_7.0 ; Top of for-loop 
    %load/vec4 v0x2882a00_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2882a00_0;
    %store/vec4a v0x2882ae0, 4, 0;
T_7.2 ; for-loop step statement
    %load/vec4 v0x2882a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2882a00_0, 0, 32;
    %jmp T_7.0;
T_7.1 ; for-loop exit label
    %end;
    .thread T_7;
    .scope S_0x2881fa0;
T_8 ;
    %load/vec4 v0x2883cd0_0;
    %load/vec4 v0x2882960_0;
    %store/vec4 v0x2882570_0, 0, 7;
    %store/vec4 v0x2882650_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_pc_history, S_0x2882280;
    %pad/u 32;
    %store/vec4 v0x28821a0_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0x2881550;
T_9 ;
    %wait E_0x2863ca0;
    %load/vec4 v0x2883ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %fork t_3, S_0x2881fa0;
    %jmp t_2;
    .scope S_0x2881fa0;
t_3 ;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 4, v0x28821a0_0;
    %load/vec4a v0x2882ae0, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x2883de0_0, 0, 1;
    %load/vec4 v0x2882960_0;
    %store/vec4 v0x2883bf0_0, 0, 7;
    %end;
    .scope S_0x2881550;
t_2 %join;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2883de0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2883bf0_0, 0, 7;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x2881ca0;
T_10 ;
    %load/vec4 v0x2884140_0;
    %load/vec4 v0x2883f40_0;
    %store/vec4 v0x2882570_0, 0, 7;
    %store/vec4 v0x2882650_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_pc_history, S_0x2882280;
    %pad/u 32;
    %store/vec4 v0x2881ea0_0, 0, 32;
    %end;
    .thread T_10, $init;
    .scope S_0x2881550;
T_11 ;
    %wait E_0x281d8b0;
    %load/vec4 v0x2882740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2882960_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2882a00_0, 0, 32;
T_11.2 ; Top of for-loop 
    %load/vec4 v0x2882a00_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2882a00_0;
    %store/vec4a v0x2882ae0, 4, 0;
T_11.4 ; for-loop step statement
    %load/vec4 v0x2882a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2882a00_0, 0, 32;
    %jmp T_11.2;
T_11.3 ; for-loop exit label
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x2884340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %fork t_5, S_0x2881ca0;
    %jmp t_4;
    .scope S_0x2881ca0;
t_5 ;
    %load/vec4 v0x2884250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %ix/getv/s 4, v0x2881ea0_0;
    %load/vec4a v0x2882ae0, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_11.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_11.10, 8;
T_11.9 ; End of true expr.
    %ix/getv/s 4, v0x2881ea0_0;
    %load/vec4a v0x2882ae0, 4;
    %addi 1, 0, 2;
    %jmp/0 T_11.10, 8;
 ; End of false expr.
    %blend;
T_11.10;
    %ix/getv/s 4, v0x2881ea0_0;
    %store/vec4a v0x2882ae0, 4, 0;
    %jmp T_11.8;
T_11.7 ;
    %ix/getv/s 4, v0x2881ea0_0;
    %load/vec4a v0x2882ae0, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_11.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_11.12, 8;
T_11.11 ; End of true expr.
    %ix/getv/s 4, v0x2881ea0_0;
    %load/vec4a v0x2882ae0, 4;
    %subi 1, 0, 2;
    %jmp/0 T_11.12, 8;
 ; End of false expr.
    %blend;
T_11.12;
    %ix/getv/s 4, v0x2881ea0_0;
    %store/vec4a v0x2882ae0, 4, 0;
T_11.8 ;
    %load/vec4 v0x2884050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %load/vec4 v0x2883f40_0;
    %store/vec4 v0x2882960_0, 0, 7;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x2882960_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x2884250_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2882960_0, 0, 7;
T_11.14 ;
    %end;
    .scope S_0x2881550;
t_4 %join;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x280b7b0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2884e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28853f0_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_0x280b7b0;
T_13 ;
T_13.0 ;
    %delay 5, 0;
    %load/vec4 v0x2884e40_0;
    %inv;
    %store/vec4 v0x2884e40_0, 0, 1;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x280b7b0;
T_14 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28804c0_0, v0x2885660_0, v0x2884e40_0, v0x2884da0_0, v0x28852b0_0, v0x28850d0_0, v0x28859c0_0, v0x2885920_0, v0x28857c0_0, v0x2885700_0, v0x2885860_0, v0x2885210_0, v0x2885170_0, v0x2885030_0, v0x2884ee0_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x280b7b0;
T_15 ;
    %load/vec4 v0x2885350_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x2885350_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2885350_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_15.1;
T_15.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_15.1 ;
    %load/vec4 v0x2885350_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x2885350_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2885350_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_15.3;
T_15.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_15.3 ;
    %load/vec4 v0x2885350_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2885350_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2885350_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2885350_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_15, $final;
    .scope S_0x280b7b0;
T_16 ;
    %wait E_0x281cd50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2885350_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2885350_0, 4, 32;
    %load/vec4 v0x28854b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x2885350_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2885350_0, 4, 32;
T_16.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2885350_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2885350_0, 4, 32;
T_16.0 ;
    %load/vec4 v0x2885210_0;
    %load/vec4 v0x2885210_0;
    %load/vec4 v0x2885170_0;
    %xor;
    %load/vec4 v0x2885210_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_16.4, 6;
    %load/vec4 v0x2885350_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2885350_0, 4, 32;
T_16.6 ;
    %load/vec4 v0x2885350_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2885350_0, 4, 32;
T_16.4 ;
    %load/vec4 v0x2885030_0;
    %load/vec4 v0x2885030_0;
    %load/vec4 v0x2884ee0_0;
    %xor;
    %load/vec4 v0x2885030_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_16.8, 6;
    %load/vec4 v0x2885350_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2885350_0, 4, 32;
T_16.10 ;
    %load/vec4 v0x2885350_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2885350_0, 4, 32;
T_16.8 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth5/human/gshare/iter5/response0/top_module.sv";
