

================================================================
== Vitis HLS Report for 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare'
================================================================
* Date:           Sat Oct  4 21:50:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.680 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      240|      240|  1.200 us|  1.200 us|  240|  240|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DataPrepare  |      238|      238|         2|          1|          1|   238|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      34|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      11|      79|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln33_fu_56_p2          |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln33_fu_50_p2         |      icmp|   0|  0|  15|           8|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  34|          18|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_in_1  |   9|          2|    8|         16|
    |i_in_fu_32               |   9|          2|    8|         16|
    |layer5_out_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_in_fu_32               |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare|  return value|
|layer5_out_dout            |   in|  160|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    9|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    9|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_empty_n         |   in|    1|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_read            |  out|    1|     ap_fifo|                                                                layer5_out|       pointer|
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

