
****** PlanAhead v13.2
  **** Build 131561 by hdbuild on Thu Jun 16 17:01:57 PDT 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -670 day(s)
INFO: [ArchReader-0] Loading parts and site information from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\arch.xml
Parsing RTL primitives file [C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
starting gui ...
source {C:/STUDENTEN/Pieter en Gijs/oefening1_2/pa.fromNetlist.tcl}
# create_project -name oefening1_2 -dir "C:/STUDENTEN/Pieter en Gijs/oefening1_2/planAhead_run_3" -part xc3s100ecp132-4
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\ucf.xml].
create_project: Time (s): 6.547w.  Memory (MB): 326.965p 19.484g
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/STUDENTEN/Pieter en Gijs/oefening1_2/oefening1_2.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/STUDENTEN/Pieter en Gijs/oefening1_2} }
# set_param project.pinAheadLayout  yes
# set_param project.paUcfFile  "oefening1_2.ucf"
# add_files "oefening1_2.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
INFO: Design is defaulting to active srcset 'sources_1'
INFO: Design is defaulting to active constrset 'constrs_1'
INFO: Design is defaulting to constrset part: xc3s100ecp132-4
Release 13.2 - ngc2edif O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.2 - ngc2edif O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design oefening1_2.ngc ...
WARNING:NetListWriters:298 - No output is written to oefening1_2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file oefening1_2.edif ...
ngc2edif: Total memory usage is 36552 kilobytes

Parsing EDIF File [.\.Xil-PlanAhead-3392-PC7\ngc2edif\oefening1_2.edif]
Finished Parsing EDIF File [.\.Xil-PlanAhead-3392-PC7\ngc2edif\oefening1_2.edif]
INFO: [ArchReader-18] Reading macro library C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
INFO: [ArchReader-7] Loading clock regions from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
INFO: [ArchReader-8] Loading clock buffers from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
INFO: [ArchReader-3] Loading package from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
INFO: [ArchReader-4] Loading io standards from C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [ArchReader-5] Loading pkg sso from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
INFO: [GDRC-0] Loading list of drcs for the architecture : C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [LIB-0] Reading timing library C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib .
INFO: [LIB-1] Done reading timing library C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib .
Parsing UCF File [C:\STUDENTEN\Pieter en Gijs\oefening1_2\oefening1_2.ucf]
Finished Parsing UCF File [C:\STUDENTEN\Pieter en Gijs\oefening1_2\oefening1_2.ucf]
INFO: [Project-5] Unisim Transformation Summary:
No Unisim elements were transformed.
open_netlist_design: Time (s): 11.750w.  Memory (MB): 383.277p 52.750g
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
