bnx2x_update_link_attr	,	F_64
bnx2x_int_link_reset	,	F_179
ext_phy_link_up	,	V_1064
"Link speed mismatch %x vs. %x\n"	,	L_4
LFA_LOOPBACK_ENABLED	,	V_32
MDIO_WC_REG_GP2_STATUS_GP_2_4	,	V_649
bnx2x_ets_e3b0_pbf_disabled	,	F_21
MDIO_WC_REG_GP2_STATUS_GP_2_1	,	V_957
cos0_bw	,	V_206
MDIO_WC_REG_GP2_STATUS_GP_2_0	,	V_765
MDIO_WC_REG_GP2_STATUS_GP_2_3	,	V_966
MDIO_AN_REG_8481_LEGACY_AN_ADV	,	V_1311
MDIO_WC_REG_RX2_ANARXCONTROL1G	,	V_739
MDIO_WC_REG_GP2_STATUS_GP_2_2	,	V_965
"NOT disabling PMD transmitter\n"	,	L_232
NIG_REG_LLH0_BRB1_NOT_MCP	,	V_1502
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK	,	V_841
MDIO_PMA_LASI_CTRL	,	V_1123
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8722	,	V_1055
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727	,	V_1054
"Active Copper cable detected\n"	,	L_245
llfc_high_priority_classes	,	V_446
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726	,	V_1192
and_val	,	V_588
"EEE negotiated - 100M\n"	,	L_75
pause_val	,	V_214
"XGXS 8706 is initialized after %d ms\n"	,	L_282
UMAC_COMMAND_CONFIG_REG_SW_RESET	,	V_297
link_attr	,	V_409
str_ptr	,	V_1024
size	,	V_1473
REG_RD_DMAE	,	F_73
rx_lane_swap	,	V_825
media_types	,	V_808
EMAC_REG_RX_PFC_PARAM	,	V_370
BIGMAC2_REGISTER_BMAC_CONTROL	,	V_397
bnx2x_get_edc_mode	,	F_211
SHMEM2_RD	,	F_137
SHARED_HW_CFG_E3_I2C_MUX1_MASK	,	V_567
"8706/8726 rx_sd 0x%x pcs_status 0x%x 1Gbps"	,	L_280
UMAC_REG_UMAC_EEE_CTRL	,	V_309
MCP_REG_MCPR_GP_OUTPUTS	,	V_61
MDIO_PMA_REG_ROM_VER2	,	V_1106
SPEED_20000	,	V_90
flow_ctrl	,	V_220
actual_phy_idx	,	V_628
SUPPORTED_20000baseMLD2_Full	,	V_955
rx_status	,	V_909
MDIO_PMA_REG_ROM_VER1	,	V_1105
link_params	,	V_6
bnx2x_populate_preemphasis	,	F_277
bnx2x_cl45_read_or_write	,	F_94
MDIO_GP_STATUS_TOP_AN_STATUS1	,	V_942
BIGMAC2_REGISTER_PFC_CONTROL	,	V_395
NIG_LLH0_XCM_MASK_REG_LLH0_XCM_MASK_BCN	,	V_425
"Enable Auto Negotiation for KR\n"	,	L_93
PORT_FEATURE_FLOW_CONTROL_BOTH	,	V_1493
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8705	,	V_1453
bnx2x_54618se_config_init	,	F_265
"Changing emac_mode from 0x%x to 0x%x\n"	,	L_41
i	,	V_134
PBF_REG_COS4_WEIGHT_P0	,	V_176
j	,	V_1185
"10G parallel detect link on port %d\n"	,	L_136
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_WARNING_MSG	,	V_1232
LFA_SPEED_CAP_MISMATCH	,	V_42
netdev_err	,	F_79
"  (readback) %x\n"	,	L_101
PORT_HW_CFG_E3_OVER_CURRENT_MASK	,	V_1548
pri_cli_nig	,	V_193
ver_p	,	V_1031
bnx2x_ext_phy_resolve_fc	,	F_113
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8706	,	V_1455
bnx2x_set_xgxs_loopback	,	F_170
bnx2x_ets_e3b0_sp_pri_to_cos_set	,	F_31
EMAC_MODE_25G_MODE	,	V_979
"phy_type 0x%x port %d found in index %d\n"	,	L_360
link_status	,	V_8
MISC_REGISTERS_GPIO_HIGH	,	V_1261
"Error: Invalid fault led mode 0x%x\n"	,	L_268
enable_cl73	,	V_848
bnx2x_check_half_open_conn	,	F_183
PORT_HW_CFG_MEDIA_TYPE_PHY1_SHIFT	,	V_812
LINK_10GTFD	,	V_799
rx_sd	,	V_1152
FLAGS_MDC_MDIO_WA_G	,	V_503
cos_bw_bitmap	,	V_158
"Setting 1G Fiber\n"	,	L_108
pin_cfg	,	V_62
REG_WR_DMAE	,	F_60
bnx2x_reset_unicore	,	F_140
PORT_FEATURE_LINK_SPEED_2_5G	,	V_1487
MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_DEFAULT	,	V_1258
bnx2x_8726_set_limiting_mode	,	F_217
alarm_ctrl_offset	,	V_1270
NIG_REG_XCM0_OUT_EN	,	V_439
MDIO_REG_BANK_TX1	,	V_976
MDIO_REG_BANK_TX0	,	V_974
MDIO_REG_BANK_TX3	,	V_975
"pin %x port %x mode %x\n"	,	L_267
MDIO_AN_REG_8727_MISC_CTRL	,	V_1283
lfa_sts	,	V_1504
ETH_PHY_XFP_FIBER	,	V_1070
"Found errors on XMAC\n"	,	L_177
PORT_HW_CFG_NET_SERDES_IF_MASK	,	V_771
EMAC_MDIO_STATUS_10MB	,	V_508
MDIO_XGXS_BLOCK2_TX_LN_SWAP	,	V_834
bnx2x_wait_reset_complete	,	F_163
pause_result	,	V_641
gp2_status_reg0	,	V_764
MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_MASK	,	V_877
additional_config	,	V_14
MISC_REG_CPMU_LP_MASK_EXT_P0	,	V_543
active_external_phy	,	V_1092
MDIO_REG_GPHY_EXP_ACCESS	,	V_1409
"bnx2x_ets_E3B0_config total BW should be 100\n"	,	L_17
MDIO_WC_REG_ETA_CL73_OUI1	,	V_671
EMAC_REG_RX_PFC_PARAM_PRIORITY_EN_BITSHIFT	,	V_372
MDIO_GP_STATUS_TOP_AN_STATUS1_LINK_STATUS	,	V_944
bnx2x_bits_en	,	F_1
argc	,	V_1324
"Initializing BCM8726\n"	,	L_290
"Default config phy idx %x cfg 0x%x speed_cap_mask 0x%x\n"	,	L_362
MDIO_WC_REG_ETA_CL73_OUI3	,	V_673
bnx2x_power_sfp_module	,	F_224
MDIO_WC_REG_ETA_CL73_OUI2	,	V_672
ETS_BW_LIMIT_CREDIT_UPPER_BOUND	,	V_205
link_config	,	V_1431
ETH_OVREHEAD	,	V_378
MDIO_PMA_REG_PLL_BANDWIDTH	,	V_1143
req_fc_auto_adv	,	V_45
"enabling EMAC\n"	,	L_54
PBF_REG_P0_ARB_THRSH	,	V_481
"serdes_net_if = 0x%x\n"	,	L_111
bnx2x_8705_config_init	,	F_200
"bnx2x_ets_E3B0_config the number of COS "	,	L_28
"bnx2x_set_led: port %x, mode %d\n"	,	L_171
bnx2x_eee_calc_timer	,	F_84
PORT_HW_CFG_E3_I2C_MUX0_MASK	,	V_571
bnx2x_warpcore_reset_lane	,	F_123
MAC_TYPE_UMAC	,	V_316
PORT_HW_CFG_PHY_SELECTION_FIRST_PHY_PRIORITY	,	V_1095
nig_cli_sp_bitmap	,	V_159
EMAC_REG_RX_PFC_MODE_RX_EN	,	V_367
temp_val	,	V_514
BIGMAC2_REGISTER_RX_MAX_SIZE	,	V_466
MDIO_WC_DEVAD	,	V_660
speed_cap_mask	,	V_41
PBF_REG_ETS_ARB_PRIORITY_CLIENT_P0	,	V_143
PBF_REG_ETS_ARB_PRIORITY_CLIENT_P1	,	V_142
E2_DEFAULT_PHY_DEV_ADDR	,	V_1449
bnx2x_flow_ctrl_resolve	,	F_151
MDIO_WC_REG_TX0_TX_DRIVER_IDRIVER_OFFSET	,	V_697
is_link_up	,	V_923
tmp	,	V_492
CHIP_NUM_57840_2_20	,	V_320
MDIO_AN_REG_MASTER_STATUS	,	V_1393
lp_up2	,	V_967
bnx2x_54618se_link_reset	,	F_267
MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE	,	V_1259
addr32	,	V_1186
NIG_REG_LED_CONTROL_BLINK_RATE_P0	,	V_1057
NIG_REG_EMAC0_PAUSE_OUT_EN	,	V_384
bnx2x_test_link	,	F_175
MISC_REGISTERS_GPIO_LOW	,	V_1263
" from SFP+ EEPROM\n"	,	L_244
cmd	,	V_1214
NIG_REG_P0_TX_ARB_NUM_STRICT_ARB_SLOTS	,	V_72
PHY84833_CMD_SET_PAIR_SWAP	,	V_1339
LINK_STATUS_LINK_PARTNER_SYMMETRIC_PAUSE	,	V_642
MDIO_OVER_1G_LP_UP1	,	V_950
NIG_STATUS_XGXS0_LINK10G	,	V_1017
"write phy register failed\n"	,	L_69
req_val	,	V_16
fiber_mode	,	V_748
MDIO_OVER_1G_LP_UP2	,	V_970
"Link is up in %dMbps, is_duplex_full= %d\n"	,	L_335
CHIP_IS_E3A0	,	F_26
bw_params	,	V_183
PIN_CFG_NA	,	V_63
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO1_P1	,	V_1540
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO1_P0	,	V_1536
"Analyze TX Fault\n"	,	L_393
MDIO_ACCESS_TIMEOUT	,	V_824
GP_STATUS_20G_DXGXS	,	V_939
PORT_HW_CFG_SWAP_PHY_POLARITY_ENABLED	,	V_1126
NIG_REG_P0_TX_ARB_CLIENT_IS_STRICT	,	V_70
bnx2x_set_ieee_aneg_advertisement	,	F_146
bnx2x_8726_read_sfp_module_eeprom	,	F_206
PORT_HW_CFG_E3_MOD_ABS_MASK	,	V_759
NIG_REG_EGRESS_DRAIN0_MODE	,	V_1083
"XAUI workaround has completed\n"	,	L_202
"error.\n"	,	L_309
PORT_HW_CFG_MEDIA_TYPE_PHY1_MASK	,	V_811
REG_WR	,	F_3
NIG_REG_PPP_ENABLE_1	,	V_434
NIG_REG_PPP_ENABLE_0	,	V_435
epio_pin	,	V_54
MISC_REG_PORT4MODE_EN_OVWR	,	V_267
"XMAC already out of reset in 4-port mode\n"	,	L_47
"EEE mismatch %x vs. %x\n"	,	L_7
CHIP_IS_E3B0	,	F_23
MDIO_AN_REG_8481_LEGACY_MII_CTRL	,	V_1312
cnt	,	V_994
EMAC_REG_EMAC_MAC_MATCH	,	V_276
cl72_ctrl	,	V_681
MDIO_PMA_REG_8481_LED1_MASK	,	V_1295
PHY_INIT	,	V_615
MDIO_PMA_DEVAD	,	V_685
bnx2x_init_mod_abs_int	,	F_318
"ustat_val(0x8371) = 0x%x\n"	,	L_144
SFP_EEPROM_PART_NO_SIZE	,	V_1220
phy	,	V_264
"pfc statistic read from EMAC\n"	,	L_38
"XAUI work-around not required\n"	,	L_200
MDIO_PMA_REG_GEN_CTRL_ROM_MICRO_RESET	,	V_1110
NIG_REG_LED_10G_P0	,	V_1045
XMAC_PFC_CTRL_HI_REG_FORCE_PFC_XON	,	V_229
bnx2x_set_preemphasis	,	F_160
EEE_MODE_ADV_LPI	,	V_52
LINK_STATUS_PFC_ENABLED	,	V_455
SFP_EEPROM_CON_TYPE_ADDR	,	V_1198
epio_mask	,	V_56
LED_MODE_OFF	,	V_1044
bnx2x_eee_time_to_nvram	,	F_83
CHIP_NUM_57840_OBSOLETE	,	V_321
EMAC_MDIO_MODE_CLOCK_CNT_BITSHIFT	,	V_258
"restart the system to clear this "	,	L_308
"Add 2.5G\n"	,	L_210
NIG_REG_P0_TX_ARB_CLIENT_IS_SUBJECT2WFQ	,	V_71
"Advertize 10G\n"	,	L_95
autoneg_val	,	V_1307
" reg 0x%x &lt;-- val 0x%x\n"	,	L_284
MDIO_AN_REG_8481_MII_CTRL_FORCE_1G	,	V_1349
bnx2x_ext_phy_10G_an_resolve	,	F_189
ieee_fc	,	V_620
MDIO_WC_REG_PMD_KR_CONTROL	,	V_689
MDIO_WC_REG_DIGITAL6_MP5_NEXTPAGECTRL	,	V_707
MDIO_WC_REG_RX66_SCW1_MASK	,	V_745
gp_mask	,	V_648
"Enabling PMD transmitter\n"	,	L_233
eee_mode	,	V_49
"Port 0x%x: LED MODE ON\n"	,	L_339
shmem_base	,	V_23
bnx2x_set_xumac_nig	,	F_50
fw_msgout	,	V_1107
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_0	,	V_74
nig_pri_offset	,	V_195
"enable bmac loopback\n"	,	L_59
GP_STATUS_10G_KR	,	V_936
MDIO_PMA_REG_SFP_TWO_WIRE_CTRL	,	V_1175
MDIO_CL73_USERB0_CL73_USTAT1	,	V_915
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_7	,	V_130
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_8	,	V_131
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_5	,	V_128
raw_ver	,	V_1394
SHARED_HW_CFG_MDC_MDIO_ACCESS1_MASK	,	V_1472
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_6	,	V_129
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_3	,	V_124
tmp1	,	V_1124
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_4	,	V_126
tmp2	,	V_1285
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_1	,	V_75
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_2	,	V_122
MDIO_COMBO_IEEO_MII_CONTROL_RESTART_AN	,	V_851
MDIO_PMA_REG_8727_TWO_WIRE_SLAVE_ADDR	,	V_1244
ext_phy_fw_version2	,	V_1474
bnx2x_cl22_read	,	F_77
crd	,	V_475
"Ext phy AN advertize 0x%x\n"	,	L_89
SHMEM_EEE_ADV_STATUS_SHIFT	,	V_546
SHMEM_EEE_LPI_REQUESTED_BIT	,	V_48
SINGLE_MEDIA_DIRECT	,	F_112
LINK_STATUS_SFP_TX_FAULT	,	V_805
"bnx2x_ets_e3b0_sp_set_pri_cli_reg not all "	,	L_26
EMAC_LED_10MB_OVERRIDE	,	V_1051
lane	,	V_590
bmac_addr	,	V_388
pbf_cli_subject2wfq_bitmap	,	V_162
bnx2x_link_update	,	F_184
UMAC_REG_EEE_WAKE_TIMER	,	V_311
MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_HIGIG_XGXS	,	V_847
"EMAC timeout!\n"	,	L_43
MCP_REG_MCPR_GP_INPUTS	,	V_59
"Setting 10G SFI\n"	,	L_107
XMAC_REG_RX_LSS_STATUS	,	V_1560
bnx2x_8727_config_init	,	F_241
NIG_LLH1_XCM_MASK_REG_LLH1_XCM_MASK_BCN	,	V_424
"8727 RX_ALARM_STATUS 0x%x\n"	,	L_299
PORT_HW_CFG_E3_PHY_RESET_MASK	,	V_1343
NIG_MASK_XGXS0_LINK_STATUS	,	V_998
MDIO_84833_TOP_CFG_FW_NO_EEE	,	V_1375
MDIO_PMA_REG_7107_LED_CNTL	,	V_1418
shared_hw_config	,	V_562
format_fw_ver	,	V_1034
bnx2x_ets_bw_limit_common	,	F_37
SHMEM_LINK_CONFIG_SIZE	,	V_1512
MDIO_84833_TOP_CFG_XGPHY_STRAP1	,	V_1377
MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_COMPLETE	,	V_1177
REG_RD	,	F_2
NIG_STATUS_SERDES0_LINK_STATUS	,	V_1019
io_gpio	,	V_1533
"bnx2x_ets_disabled - chip not supported\n"	,	L_13
MDIO_PMA_REG_84823_BLINK_RATE_VAL_15P9HZ	,	V_1300
data_array	,	V_577
an_10_100_val	,	V_1309
len	,	V_1023
"setting link speed &amp; duplex\n"	,	L_156
pfc_frames_received	,	V_237
LINK_STATUS_NONE	,	V_1561
MDIO_REMOTE_PHY_MISC_RX_STATUS	,	V_919
bnx2x_is_4_port_mode	,	F_47
"Begin Warpcore init, link_speed %d, "	,	L_110
bnx2x_7101_config_init	,	F_271
state	,	V_181
"807x Autoneg Restart: Advertise 1G=%x, 10G=%x\n"	,	L_212
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_2	,	V_121
bnx2x_848xx_read_status	,	F_258
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_3	,	V_123
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_4	,	V_125
max_num_of_cos	,	V_188
bnx2x_8481_link_reset	,	F_261
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_5	,	V_127
"bnx2x_8073_8727_external_rom_boot port %x:"	,	L_197
ETH_PHY_NOT_PRESENT	,	V_1268
NIG_REG_P0_HWPFC_ENABLE	,	V_441
MISC_REG_PORT4MODE_EN	,	V_268
" Port %d\n"	,	L_129
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_0	,	V_119
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_1	,	V_120
MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_1000	,	V_895
"ext_phy 0x%x common init not required\n"	,	L_382
SPEED_AUTO_NEG	,	V_635
MDIO_PMA_LASI_TXCTRL	,	V_1242
"flow_ctrl 0x%x\n"	,	L_139
EMAC_REG_EMAC_RX_MTU_SIZE	,	V_375
PORT_FEAT_CFG_EEE_POWER_MODE_LOW_LATENCY	,	V_522
bnx2x_ets_bw_limit	,	F_38
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_FIBER_MODE	,	V_855
ctrl	,	V_995
read_status	,	F_176
LED_MODE_FRONT_PANEL_OFF	,	V_1043
"read status 8705\n"	,	L_228
bnx2x_ext_phy_common_init	,	F_306
"enabled XGXS interrupt\n"	,	L_161
MISC_REG_CHIP_REV	,	V_505
MCPR_IMC_COMMAND_OPERATION_BITSHIFT	,	V_582
"1G parallel detect link on port %d\n"	,	L_135
bnx2x_common_init_phy	,	F_307
MDIO_WC_REG_TX0_TX_DRIVER	,	V_695
"BUG! init_crd 0x%x != crd 0x%x\n"	,	L_66
PORT_FEATURE_FLOW_CONTROL_AUTO	,	V_1490
BIGMAC2_REGISTER_RX_LSS_STAT	,	V_1563
PORT_HW_CFG_E3_MOD_ABS_SHIFT	,	V_760
bnx2x_ets_e3b0_sp_set_pri_cli_reg	,	F_35
PBF_REG_ETS_ARB_CLIENT_IS_STRICT_P1	,	V_148
saved_val	,	V_15
PBF_REG_ETS_ARB_CLIENT_IS_STRICT_P0	,	V_149
is_10g_plus	,	V_1016
"parameter There can't be two COS's with "	,	L_20
total_bw	,	V_165
PBF_REG_ETS_ENABLED	,	V_79
MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_CX4_XGXS	,	V_846
EMAC_REG_RX_PFC_PARAM_OPCODE_BITSHIFT	,	V_371
bnx2x_8481_config_init	,	F_249
"bnx2x_ets_E3B0_config total BW shouldn't be 0\n"	,	L_16
EMAC_LED_OVERRIDE	,	V_1052
MDIO_WC_REG_CL49_USERB0_CTRL	,	V_676
MDIO_PMA_REG_TX_DISABLE	,	V_1157
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_MASK	,	V_907
"bnx2x_8726_link_reset port %d\n"	,	L_294
config_loopback	,	F_290
bnx2x_set_bmac_rx	,	F_72
MISC_REGISTERS_GPIO_INPUT_HI_Z	,	V_1577
MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_AUTONEG_COMPLETE	,	V_902
val_xoff	,	V_242
"rd op timed out after %d try\n"	,	L_83
bnx2x_warpcore_power_module	,	F_207
EDC_MODE_LIMITING	,	V_1196
"Speed Cap mismatch %x vs. %x\n"	,	L_5
bnx2x_check_over_curr	,	F_308
SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_PASSIVE	,	V_1203
pri	,	V_185
MDIO_PMA_REG_8073_OPT_DIGITAL_CTRL	,	V_1127
"Setting 1G force\n"	,	L_291
SPEED_10	,	V_299
bnx2x_set_gpio	,	F_11
MISC_REG_FOUR_PORT_PORT_SWAP_OVWR	,	V_598
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1	,	V_852
MDIO_SERDES_DIGITAL_A_1000X_CONTROL2	,	V_838
MDIO_WC_REG_EEE_COMBO_CONTROL0	,	V_678
lasi_ctrl	,	V_1291
bnx2x_ets_get_min_w_val_nig	,	F_15
MDIO_PMA_REG_MISC_CTRL	,	V_1147
ENABLE_TX	,	V_1241
"8705 LASI status 0x%x\n"	,	L_229
"Unable to read 848xx "	,	L_312
MISC_REG_AEU_ENABLE1_FUNC_0_OUT_0	,	V_1579
bnx2x_ets_e3b0_set_credit_upper_bound_pbf	,	F_20
bnx2x_is_sfp_module_plugged	,	F_126
"0x%x retry left\n"	,	L_106
"bnx2x_ets_E3B0_config BW"	,	L_14
phy_index	,	V_262
"Disabling TX on EXT_PHY2\n"	,	L_186
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK	,	V_353
MDIO_PMA_REG_CDR_BANDWIDTH	,	V_1144
bnx2x_8727_hw_reset	,	F_239
bnx2x_8727_handle_mod_abs	,	F_242
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS_PD_LINK	,	V_901
temp_vars	,	V_1066
SHARED_HW_CFG_LED_MAC1	,	V_1047
NIG_REG_INGRESS_BMAC0_MEM	,	V_390
mdc_mdio_access	,	V_484
bnx2x_warpcore_set_20G_force_KR2	,	F_120
"enabled SerDes interrupt\n"	,	L_163
FEATURE_CONFIG_BC_SUPPORTS_OPT_MDL_VRFY	,	V_1227
MDIO_WC_REG_TX_FIR_TAP	,	V_735
bnx2x_sfp_tx_fault_detection	,	F_311
"Set fault module-detected led "	,	L_266
hwpfc_enable	,	V_419
MDIO_GP_STATUS_TOP_AN_STATUS1_DUPLEX_STATUS	,	V_943
EMAC_REG_RX_PFC_STATS_XON_SENT	,	V_249
tx_en	,	V_775
bnx2x_bsc_module_sel	,	F_91
EMAC_RD	,	F_172
MISC_REGISTERS_RESET_REG_2_RST_EMAC0_HARD_CORE	,	V_272
phy_ver	,	V_1131
"Invalid link indication"	,	L_184
"8705 1.c809 val=0x%x\n"	,	L_230
"KR PMA status 0x%x-&gt;0x%x,"	,	L_218
"Port 0x%x: LED MODE FRONT PANEL OFF\n"	,	L_338
config_init	,	V_1075
XMAC_CTRL_REG_TX_EN	,	V_329
MDIO_OVER_1G_UP1_10G	,	V_883
PORT_1	,	V_1528
UMAC_UMAC_EEE_CTRL_REG_EEE_EN	,	V_310
PORT_0	,	V_1527
MISC_REGISTERS_RESET_REG_2_CLEAR	,	V_271
MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_BRCM_OUI_MSG	,	V_921
MDIO_PMA_REG_M8051_MSGOUT_REG	,	V_1112
e3_cmn_pin_cfg1	,	V_1547
I2C_BSC1	,	V_566
LED_BLINK_RATE_VAL_E1X_E2	,	V_1059
actual_phy_selection	,	V_1354
MDIO_CL73_IEEEB1_AN_ADV2_ADVR_1000M_KX	,	V_870
EMAC_REG_RX_PFC_MODE_TX_EN	,	V_368
" init_preceding = %d\n"	,	L_194
I2C_BSC0	,	V_564
GP_STATUS_1G_KX	,	V_929
"an_link_status=0x%x\n"	,	L_219
MDIO_WC_REG_RX66_SCW0	,	V_740
MDIO_WC_REG_RX66_SCW1	,	V_741
SFP_EEPROM_PAGE_SIZE	,	V_1172
bnx2x_bsc_read	,	F_92
FLAGS_WC_DUAL_MODE	,	V_605
ETS_E3B0_PBF_MIN_W_VAL	,	V_140
"Begin common phy init\n"	,	L_383
bnx2x_e3b0_sp_get_pri_cli_reg	,	F_32
EEE_MODE_NVRAM_MASK	,	V_529
MDIO_WC_REG_RX66_SCW2	,	V_742
phy_gpio_reset	,	V_1535
MDIO_WC_REG_RX66_SCW3	,	V_743
MDIO_WC_REG_XGXSBLK1_LANECTRL2	,	V_784
MDIO_PMA_REG_SFP_TWO_WIRE_MEM_ADDR	,	V_1174
MDIO_XGXS_BLOCK2_RX_LN_SWAP_FORCE_ENABLE	,	V_833
MDIO_WC_REG_XGXSBLK1_LANECTRL0	,	V_717
MDIO_WC_REG_XGXSBLK1_LANECTRL1	,	V_718
PORT_HW_CFG_EXT_PHY_GPIO_RST_MASK	,	V_1345
SFP_EEPROM_OPTIONS_ADDR	,	V_1211
XMAC_CTRL_REG_SOFT_RESET	,	V_1522
bnx2x_84833_get_reset_gpios	,	F_252
PHY84833_CMD_SET_EEE_MODE	,	V_1352
options	,	V_1209
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT	,	V_354
bnx2x_7101_read_status	,	F_272
"Module verification failed!!\n"	,	L_274
bnx2x_cannot_avoid_link_flap	,	F_295
ETH_PHY_DA_TWINAX	,	V_1071
cl37_val	,	V_1120
MDIO_PMA_REG_84823_CTL_SLOW_CLK_CNT_HIGH	,	V_1299
strict_cos	,	V_211
"Setting Fault LED to %d using pin cfg %d\n"	,	L_269
"54618SE cfg init\n"	,	L_342
NIG_LATCH_BC_ENABLE_MI_INT	,	V_1306
GP_STATUS_10M	,	V_926
lnkup_kr	,	V_769
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_NO_ENFORCEMENT	,	V_1224
"2PMA/PMD ext_phy_loopback: 54618se\n"	,	L_349
"Ext PHY pause result 0x%x\n"	,	L_90
FLAGS_FAN_FAILURE_DET_REQ	,	V_1574
"Begin phy probe\n"	,	L_363
wb_data	,	V_387
shmem2_region	,	V_47
PORT_HW_CFG_SERDES_EXT_PHY_TYPE_DIRECT_SD	,	V_993
MDIO_PMA_REG_8726_TWO_WIRE_DATA_BUF	,	V_1178
LINK_STATUS_LINK_UP	,	V_27
PORT_HW_CFG_FAULT_MODULE_LED_GPIO0	,	V_1248
PORT_HW_CFG_FAULT_MODULE_LED_GPIO1	,	V_1249
bnx2x_pre_init_phy	,	F_305
PORT_HW_CFG_FAULT_MODULE_LED_GPIO2	,	V_1250
"Setting 20G DXGXS\n"	,	L_118
PORT_HW_CFG_FAULT_MODULE_LED_GPIO3	,	V_1251
bnx2x_avoid_link_flap	,	F_294
cos_bw_nig	,	V_169
XMAC_PFC_CTRL_HI_REG_PFC_REFRESH_EN	,	V_225
"No LFA due to DCC flap after clp exit\n"	,	L_1
bnx2x_get_gpio	,	F_13
BMAC_CONTROL_RX_ENABLE	,	V_473
bnx2x_reg_set	,	V_658
"Enabling BigMAC1\n"	,	L_63
"Cannot avoid link flap lfa_sta=0x%x\n"	,	L_373
SFP_EEPROM_COMP_CODE_SR_MASK	,	V_1206
SWITCH_CFG_1G	,	V_1444
lp_pause	,	V_645
PORT_HW_CFG_PHY_SWAPPED_ENABLED	,	V_632
set_serdes	,	V_819
EMAC_TX_MODE_EXT_PAUSE_EN	,	V_362
MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_MASK	,	V_875
MDIO_REG_INTR_MASK	,	V_1403
bnx2x_get_emac_base	,	F_75
pause_enable	,	V_415
"Advertise 1GBase-T EEE\n"	,	L_74
copper_module_type	,	V_1200
"Enabling Auto-GrEEEn\n"	,	L_344
EMAC_MODE_PORT_MII_10M	,	V_980
MDIO_WC_REG_GP2_STATUS_GP_2_4_CL73_AN_CMPL	,	V_650
"that SFP+ module has been removed"	,	L_387
bnx2x_warpcore_set_limiting_mode	,	F_225
"             addr=0x%x, mdio_ctl=0x%x\n"	,	L_361
FEATURE_CONFIG_BC_SUPPORTS_DUAL_PHY_OPT_MDL_VRFY	,	V_1225
LINK_FLAP_AVOIDANCE_COUNT_MASK	,	V_1507
gpio_val	,	V_763
bnx2x_sfp_e1e2_set_transmitter	,	F_204
"Phy Initialization started\n"	,	L_369
LFA_FLOW_CTRL_MISMATCH	,	V_38
remove_leading_zeros	,	V_1027
BNX2X_FLOW_CTRL_BOTH	,	V_623
pfc0_val	,	V_215
EEE_MODE_NVRAM_BALANCED_TIME	,	V_519
":chip_id = 0x%x\n"	,	L_356
SHARED_HW_CFG_LED_MODE_SHIFT	,	V_1395
speed_capability_mask2	,	V_1479
"ETS enabled strict configuration\n"	,	L_37
bnx2x_prepare_xgxs	,	F_162
bnx2x_get_ext_phy_reset_gpio	,	F_301
PORT_HW_CFG_NET_SERDES_IF_SFI	,	V_781
SFP_EEPROM_FC_TX_TECH_ADDR	,	V_1201
NO_LFA_DUE_TO_DCC_MASK	,	V_20
link_up	,	V_88
base_weight	,	V_141
MDIO_WC_REG_ETA_CL73_LD_UD_CODE	,	V_675
XMAC_PFC_CTRL_HI_REG_RX_PFC_EN	,	V_227
"807x autoneg val = 0x%x\n"	,	L_209
"Setting SGMII mode\n"	,	L_112
MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK	,	V_978
MDIO_WC_REG_CL72_USERB0_CL72_MISC1_CONTROL	,	V_691
sigdet	,	V_1572
GP_STATUS_SPEED_MASK	,	V_945
MDIO_WC_REG_CL73_BAM_CODE_FIELD	,	V_670
ver_addr	,	V_1033
MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KX4	,	V_869
"Configure WC for LPI pass through\n"	,	L_92
MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_BAM_MODE	,	V_859
num_of_cos	,	V_180
"SFP+ module initialization took %d ms\n"	,	L_261
NIG_REG_EGRESS_EMAC0_OUT_EN	,	V_385
"KR2 recovery\n"	,	L_399
bnx2x_nig_brb_pfc_port_params	,	V_411
def_md_devad	,	V_618
"bnx2x_set_led: Invalid led mode %d\n"	,	L_173
" to prevent failure of the card."	,	L_388
MDIO_AN_REG_CTRL	,	V_726
pri_offset	,	V_191
XMAC_CLEAR_RX_LSS_STATUS_REG_CLEAR_LOCAL_FAULT_STATUS	,	V_337
PBF_REG_COS0_UPPER_BOUND	,	V_82
EMAC_MODE_HALF_DUPLEX	,	V_981
CHIP_REV	,	F_280
MDIO_CL73_IEEEB1_AN_ADV2	,	V_868
bnx2x_update_adv_fc	,	F_150
MDIO_CL73_IEEEB1_AN_ADV1	,	V_888
"invalid There can't be two COS's with"	,	L_24
bnx2x_update_pfc	,	F_68
PIN_CFG_EPIO0	,	V_64
bnx2x_bmac_enable	,	F_71
MAC_TYPE_XMAC	,	V_347
temp	,	V_1356
bnx2x_warpcore_enable_AN_KR	,	F_117
MAC_TYPE_BMAC	,	V_471
MDIO_TX0_TX_DRIVER	,	V_977
"invalid cos entry\n"	,	L_23
bnx2x_xmac_enable	,	F_57
"1G Optic module detected\n"	,	L_248
MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1	,	V_906
EMAC_MODE_PORT_GMII	,	V_983
MDIO_WC_REG_TX66_CONTROL	,	V_719
bnx2x_set_sfp_module_fault_led	,	F_222
phy_idx	,	V_1041
MDIO_CTL_REG_84823_MEDIA_PRIORITY_COPPER	,	V_1365
"Failed to get valid module type\n"	,	L_273
"84833 reset timeout\n"	,	L_381
loopback_mode	,	V_31
val_xon	,	V_241
rx_tx_in_reset	,	V_1266
cfg_size	,	V_11
MDIO_WC_REG_CL72_USERB0_CL72_OS_DEF_CTRL	,	V_699
bnx2x_8073_xaui_wa	,	F_193
cos_sp_bitmap	,	V_157
"Setting MOD_ABS (GPIO%d_P%d) AEU to 0x%x\n"	,	L_402
bnx2x_check_lfa	,	F_5
LFA_DCC_LFA_DISABLED	,	V_22
"Active external phy selected: %x\n"	,	L_187
MDIO_PMA_REG_10G_CTRL2	,	V_1118
MDIO_84833_TOP_CFG_FW_REV	,	V_1373
path	,	V_593
EMAC_REG_RX_PFC_MODE	,	V_366
dev	,	V_510
FLAGS_4_PORT_MODE	,	V_1435
PORT_HW_CFG_RJ45_PAIR_SWAP_MASK	,	V_1338
"Speed not supported: 0x%x\n"	,	L_99
"port %x, XGXS?%x, int_status 0x%x\n"	,	L_180
MDIO_PMA_LASI_RXCTRL	,	V_1122
cos_bw_pbf	,	V_170
MDIO_WC_REG_DIGITAL4_MISC3	,	V_729
XMAC_REG_EEE_TIMERS_HI	,	V_341
MDIO_WC_REG_DIGITAL4_MISC5	,	V_679
BIGMAC2_REGISTER_RX_CONTROL	,	V_393
BIGMAC_REGISTER_RX_MAX_SIZE	,	V_459
shmem_region	,	V_24
"Setting XMAC for EEE\n"	,	L_53
bnx2x_set_warpcore_loopback	,	F_134
"Failed to configure EEE timers\n"	,	L_331
XMAC_REG_CLEAR_RX_LSS_STATUS	,	V_336
bnx2x_warpcore_set_sgmii_speed	,	F_122
fault_detected	,	V_1093
"req_flow_ctrl %x, req_line_speed %x,"	,	L_87
"Disabling PMD transmitter\n"	,	L_231
MDIO_PMA_REG_8727_TWO_WIRE_DATA_MASK	,	V_1190
PORT_HW_CFG_TX_LASER_MASK	,	V_1162
prio_cfg	,	V_1494
MDIO_WC_REG_PAR_DET_10G_STATUS	,	V_962
MDIO_CL73_USERB0_CL73_USTAT1_AN_GOOD_CHECK_BAM37	,	V_917
"mode = %x\n"	,	L_235
MDIO_REG_GPHY_SHADOW_LED_SEL2	,	V_1401
MDIO_REG_GPHY_SHADOW_LED_SEL1	,	V_1414
PORT_HW_CFG_PHY_SELECTION_SECOND_PHY_PRIORITY	,	V_1096
"FW cmd: FW not ready.\n"	,	L_322
reg_val	,	V_849
bnx2x_7101_set_link_led	,	F_276
bnx2x_54618se_config_loopback	,	F_269
PORT_HW_CFG_LANE_SWAP_CFG_RX_SHIFT	,	V_828
"Approved module\n"	,	L_258
I2C_WA_RETRY_CNT	,	V_1188
bnx2x_8073_config_init	,	F_197
"KR 0x9003 0x%x\n"	,	L_215
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC	,	V_625
UMAC_REG_COMMAND_CONFIG	,	V_290
phy_flags	,	V_349
NIG_REG_P0_TX_ARB_PRIORITY_CLIENT2_LSB	,	V_110
MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_10G_CX4	,	V_880
MDIO_PMA_REG_8073_SPEED_LINK_STATUS	,	V_1116
NIG_REG_LED_MODE_P0	,	V_1046
MDIO_CTL_REG_84823_MEDIA_PRIORITY_FIBER	,	V_1366
"bnx2x_ets_E3B0_config SP failed\n"	,	L_34
"FW cmd failed.\n"	,	L_323
bnx2x_e3b0_sp_get_pri_cli_reg_nig	,	F_33
PIN_CFG_GPIO3_P1	,	V_761
LINK_FLAP_COUNT_MASK	,	V_1514
MISC_REG_FOUR_PORT_PORT_SWAP	,	V_599
CL22_WR_OVER_CL45	,	F_101
bnx2x_get_cfg_pin	,	F_12
EMAC_RX_MODE_KEEP_VLAN_TAG	,	V_364
bnx2x_8727_read_sfp_module_eeprom	,	F_209
SHMEM_LFA_DONT_CLEAR_STAT	,	V_1505
"duplex %x  flow_ctrl 0x%x link_status 0x%x\n"	,	L_152
req_line_speed	,	V_39
DRV_MSG_CODE_VRFY_SPECIFIC_PHY_OPT_MDL	,	V_1226
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_SIGNAL_DETECT_EN	,	V_853
"8703 LASI status 0x%x\n"	,	L_213
"lane %d gp_speed 0x%x\n"	,	L_155
NIG_REG_P1_MAC_PAUSE_OUT_EN	,	V_283
NIG_REG_EGRESS_EMAC0_PORT	,	V_294
MDIO_AN_REG_8481_EXPANSION_REG_ACCESS	,	V_1382
MISC_REG_CPMU_LP_DR_ENABLE	,	V_1086
FEATURE_CONFIG_MT_SUPPORT	,	V_1498
MDIO_PMA_REG_DIGITAL_CTRL	,	V_1276
"bnx2x_ets_e3b0_sp_pri_to_cos_set invalid "	,	L_18
BNX2X_FLOW_CTRL_TX	,	V_223
MDIO_COMBO_IEEE0_AUTO_NEG_ADV	,	V_887
"Found errors on BMAC\n"	,	L_179
SHMEM_EEE_TIMER_MASK	,	V_536
i2c_val	,	V_561
PORT_FEATURE_FLOW_CONTROL_RX	,	V_1492
MDIO_84833_SUPER_ISOLATE	,	V_1378
MDIO_CTL_REG_84823_USER_CTRL_REG	,	V_1371
count	,	V_476
pri_bitmask	,	V_199
mod_abs	,	V_1284
MDIO_CTL_REG_84823_MEDIA	,	V_1357
bnx2x_set_disable_pmd_transmit	,	F_202
reset_gpio	,	V_1543
i2c_pins	,	V_559
"Setting the SFX7101 LASI indication\n"	,	L_350
FEATURE_CONFIG_BC_SUPPORTS_AFEX	,	V_1100
MDIO_WC_REG_TX_FIR_TAP_POST_TAP_OFFSET	,	V_732
"Reading from eeprom is limited to 16 bytes\n"	,	L_241
bnx2x_ets_strict	,	F_39
MDIO_WIS_REG_LASI_STATUS	,	V_1153
BIGMAC2_REGISTER_TX_MAX_SIZE	,	V_467
"EDC mode is set to 0x%x\n"	,	L_255
"reset external PHY\n"	,	L_175
bnx2x_sfp_mask_fault	,	F_229
MISC_REGISTERS_GPIO_INT_OUTPUT_CLR	,	V_1265
is_power_up	,	V_1233
tx_lane_swap	,	V_826
"Link changed:[%x %x]-&gt;%x\n"	,	L_395
PHY_HALF_OPEN_CONN_FLAG	,	V_804
BIGMAC_REGISTER_BMAC_XGXS_CONTROL	,	V_456
BNX2X_FLOW_CTRL_RX	,	V_221
"bnx2x_check_fallback_to_cl37\n"	,	L_140
PORT_FEATURE_FLOW_CONTROL_TX	,	V_1491
bnx2x_get_mod_abs_int_cfg	,	F_125
"phy probe failed in phy index %d\n"	,	L_366
"BCM54618SE: link speed is %d\n"	,	L_348
EMAC_REG_RX_PFC_STATS_XOFF_SENT_COUNT	,	V_248
FEATURE_CONFIG_BOOT_FROM_SAN	,	V_30
"isn't supported\n"	,	L_29
bnx2x_phy_read	,	F_96
cos_idx	,	V_178
SHMEM_EEE_TIME_OUTPUT_BIT	,	V_537
PBF_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ_P1	,	V_150
PBF_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ_P0	,	V_151
phy_serdes	,	V_1446
MDIO_WC_REG_PAR_DET_10G_CTRL	,	V_694
bnx2x_sync_link	,	F_135
LINK_10THD	,	V_790
hw_reset	,	V_1575
bnx2x_calc_ieee_aneg_adv	,	F_106
MDIO_WIS_DEVAD	,	V_1150
bnx2x_umac_enable	,	F_52
bnx2x_fw_command	,	F_185
bnx2x_set_mdio_emac_per_phy	,	F_46
SHARED_HW_CFG_MDC_MDIO_ACCESS1_PHY_TYPE	,	V_485
"Enabling LPI assertion\n"	,	L_178
media_type	,	V_773
action	,	V_614
"XGXS 1G loopback enable\n"	,	L_170
NIG_REG_LED_CONTROL_TRAFFIC_P0	,	V_1061
XMAC_PFC_CTRL_HI_REG_TX_PFC_EN	,	V_228
FLAGS_NOC	,	V_1234
"807x PCS status 0x%x-&gt;0x%x\n"	,	L_214
PBF_REG_HIGH_PRIORITY_COS_NUM	,	V_78
ETH_PHY_KR	,	V_1442
CHIP_NUM	,	F_55
bnx2x_set_rx_filter	,	F_293
bits	,	V_4
MISC_REGISTERS_RESET_REG_3_SET	,	V_611
MDIO_WC_REG_IEEE0BLK_MIICNTL	,	V_680
LFA_EEE_MISMATCH	,	V_53
e3_sfp_ctrl	,	V_758
PORT_FEATURE_LINK_SPEED_10G_CX4	,	V_1488
SPEED_1000	,	V_301
bnx2x_848x3_link_reset	,	F_262
status	,	V_1030
LOOPBACK_UMAC	,	V_1518
XMAC_REG_TX_CTRL	,	V_340
MDIO_AN_REG_8481_10GBASE_T_AN_CTRL	,	V_1321
"PMA_REG_STATUS=0x%x\n"	,	L_217
MDIO_OVER_1G_UP1	,	V_885
other_shmem_base_addr	,	V_1348
"enabling UMAC\n"	,	L_44
LINK_10TFD	,	V_791
"BCM848x3: link speed is %d\n"	,	L_336
MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK	,	V_1176
MDIO_REG_BANK_REMOTE_PHY	,	V_918
MDIO_OVER_1G_UP3	,	V_886
notify	,	V_1553
MDIO_PMA_REG_8726_TWO_WIRE_DATA_MASK	,	V_1179
"pfc statistic\n"	,	L_39
MISC_REG_TWO_PORT_PATH_SWAP	,	V_601
EMAC_WR	,	F_49
PORT_HW_CFG_E3_FAULT_MDL_LED_SHIFT	,	V_1253
NIG_REG_XGXS0_STATUS_LINK10G	,	V_1010
tx_en_mode	,	V_1161
MDIO_WC_REG_TX0_TX_DRIVER_POST2_COEFF_OFFSET	,	V_696
SHARED_HW_CFG_MDC_MDIO_ACCESS1_BOTH	,	V_489
MAC_TYPE_NONE	,	V_803
"Total BW can't be zero\n"	,	L_36
EMAC_RX_MTU_SIZE_JUMBO_ENA	,	V_376
DCBX_E3B0_MAX_NUM_COS_PORT0	,	V_136
"populate_phy failed\n"	,	L_377
DCBX_E3B0_MAX_NUM_COS_PORT1	,	V_138
"not SGMII, no AN\n"	,	L_157
bnx2x_rearm_latch_signal	,	F_165
bnx2x_7101_config_loopback	,	F_270
SWITCH_CFG_10G	,	V_1001
FLAGS_MDC_MDIO_WA_B0	,	V_506
line_speed	,	V_89
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_SYMMETRIC	,	V_1121
"ETS E2E3 disabled configuration\n"	,	L_11
MISC_REG_CPMU_LP_IDLE_THR_P0	,	V_535
"media_types = 0x%x\n"	,	L_125
"Warning: PHY was not initialized,"	,	L_128
bnx2x_warpcore_set_10G_XFI	,	F_119
"Advertising 1G\n"	,	L_316
"CL73 state-machine is not stable. "	,	L_143
ext_phy_type	,	V_1544
edc_mode	,	V_1193
LINK_2500TFD	,	V_798
BIGMAC_REGISTER_RX_LSS_STATUS	,	V_1564
gp_speed	,	V_953
PORT_FEATURE_FLOW_CONTROL_MASK	,	V_1489
MDIO_PMA_REG_RX_SD	,	V_1154
bnx2x_update_mng_eee	,	F_89
MDIO_WC_REG_RX1_PCI_CTRL	,	V_714
chip_id	,	V_253
NIG_REG_BMAC0_REGS_OUT_EN	,	V_386
pd_10g	,	V_896
"FW version 0x%x:0x%x for port %d\n"	,	L_195
cur_link_up	,	V_1088
BIGMAC_REGISTER_RX_CONTROL	,	V_391
bnx2x_8726_link_reset	,	F_237
bnx2x_pfc_statistic	,	F_43
eee_status	,	V_17
"pause_result CL73 0x%x\n"	,	L_137
LINK_1000TFD	,	V_796
MDIO_PMA_REG_PHY_IDENTIFIER	,	V_1148
FW_PARAM_SET	,	F_214
"EEE enable failed.\n"	,	L_328
GRCBASE_MISC	,	V_270
SUPPORTED_10baseT_Full	,	V_1317
phy_54618se	,	V_1466
MCPR_IMC_COMMAND_WRITE_OP	,	V_581
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_POWER_DOWN	,	V_1262
prev_line_speed	,	V_1091
bnx2x_sfp_module_detection	,	F_132
LINK_2500THD	,	V_797
MDIO_AN_REG_LP_AUTO_NEG2	,	V_963
"Setting the SFX7101 LED to blink on traffic\n"	,	L_351
MDIO_SERDES_DIGITAL_A_1000X_STATUS2_AN_DISABLED	,	V_899
ext_phy_config	,	V_1428
XMAC_REG_CTRL_SA_LO	,	V_233
XMAC_CTRL_REG_RX_EN	,	V_330
MDIO_WC_REG_CL82_USERB1_TX_CTRL9	,	V_664
EMAC_REG_RX_PFC_MODE_PRIORITIES	,	V_369
tx_driver_val	,	V_723
PORT_HW_CFG_E3_PHY_RESET_SHIFT	,	V_1344
NIG_REG_P1_TX_ARB_PRIORITY_CLIENT2_MSB	,	V_109
PORT_HW_CFG_NET_SERDES_IF_SGMII	,	V_777
GP_STATUS_6G	,	V_932
MISC_REGISTERS_RESET_REG_2_MSTAT0	,	V_1506
MDIO_WC_REG_CL82_USERB1_TX_CTRL5	,	V_661
"Advertising 10G\n"	,	L_321
MDIO_WC_REG_CL82_USERB1_TX_CTRL6	,	V_663
MDIO_WC_REG_CL82_USERB1_TX_CTRL7	,	V_662
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK	,	V_1223
XGXS_EXT_PHY_TYPE	,	F_282
"MDC/MDIO access timeout\n"	,	L_71
LINK_1000THD	,	V_795
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54618SE	,	V_646
UMAC_COMMAND_CONFIG_REG_NO_LGTH_CHECK	,	V_298
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO2_P1	,	V_1541
MDIO_PMA_REG_8727_PCS_GP	,	V_1282
NIG_MASK_SERDES0_LINK_STATUS	,	V_1004
"the 8073\n"	,	L_225
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO2_P0	,	V_1537
"Setting transmitter tx_en=%x for port %x "	,	L_234
cos1_bw	,	V_207
PORT_HW_CFG_NET_SERDES_IF_KR	,	V_772
GP_STATUS_5G	,	V_931
"0x81d1 = 0x%x\n"	,	L_154
bnx2x_8073_8727_external_rom_boot	,	F_191
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_NOT_CONN	,	V_1470
MDIO_CL73_IEEEB1_AN_LP_ADV2	,	V_946
MDIO_CL73_IEEEB1_AN_LP_ADV1	,	V_904
reset_pin	,	V_1341
NIG_REG_BMAC0_OUT_EN	,	V_382
MDIO_XGXS_BLOCK2_TX_LN_SWAP_ENABLE	,	V_835
"EMAC reset reg is %u\n"	,	L_42
MDIO_REG_GPHY_EXP_TOP_2K_BUF	,	V_1411
XMAC_PFC_CTRL_HI_REG_PFC_STATS_EN	,	V_226
bank	,	V_969
bnx2x_warpcore_config_init	,	F_131
MDIO_PMA_REG_STATUS	,	V_1141
NIG_REG_XGXS0_CTRL_PHY_ADDR	,	V_1447
MDIO_REG_BANK_AER_BLOCK	,	V_606
NIG_REG_P1_HWPFC_ENABLE	,	V_440
REQ_FC_AUTO_ADV_MASK	,	V_43
SHMEM_EEE_1G_ADV	,	V_545
"Flow Ctrl AN mismatch %x vs. %x\n"	,	L_6
clc_cnt	,	V_256
EMAC_REG_EMAC_MODE	,	V_274
EMAC_REG_EMAC_RX_MODE	,	V_357
"84833 hw reset on pin values 0x%x\n"	,	L_325
PHY84833_STATUS_CMD_COMPLETE_PASS	,	V_1331
PBF_REG_COS3_WEIGHT_P0	,	V_175
"configured UMAC for EEE\n"	,	L_46
MDIO_XGXS_BLOCK2_TEST_MODE_LANE	,	V_818
PORT_HW_CFG_MEDIA_TYPE_PHY2_SHIFT	,	V_814
aer_val	,	V_603
MDIO_PMA_REG_8481_LED5_MASK	,	V_1397
MDIO_OVER_1G_LP_UP2_PREEMPHASIS_MASK	,	V_971
oc_port	,	V_1290
bnx2x_init_xgxs_loopback	,	F_292
BIGMAC2_REGISTER_BMAC_XGXS_CONTROL	,	V_463
bnx2x_warpcore_clear_regs	,	F_124
"Enabling TXONOFF_PWRDN_DIS\n"	,	L_287
fw_resp	,	V_1215
bnx2x_status	,	V_154
bnx2x_8726_external_rom_boot	,	F_234
"Don't Advertise 1GBase-T EEE\n"	,	L_343
MDIO_AN_REG_ADV_PAUSE_MASK	,	V_655
"EEE disable failed.\n"	,	L_327
PORT_HW_CFG_NET_SERDES_IF_XFI	,	V_780
speed_mask	,	V_924
bnx2x_kr2_recovery	,	F_313
NIG_REG_SERDES0_CTRL_PHY_ADDR	,	V_1445
XMAC_REG_CTRL_SA_HI	,	V_235
MDIO_PMA_REG_8726_TX_CTRL1	,	V_1278
SFP_EEPROM_VENDOR_NAME_ADDR	,	V_1230
bnx2x_fan_failure_det_req	,	F_316
PORT_HW_CFG_EXT_PHY_GPIO_RST_SHIFT	,	V_1347
MDIO_REG_BANK_OVER_1G	,	V_884
USES_WARPCORE	,	F_45
rx_tx_asic_rst	,	V_709
LINK_STATUS_LINK_PARTNER_10TFD_CAPABLE	,	V_1387
FLAGS_DUMMY_READ	,	V_513
FLAGS_SFP_NOT_APPROVED	,	V_1221
legacy_speed	,	V_1381
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_FAILURE	,	V_1003
MDIO_PMA_REG_GEN_CTRL	,	V_1108
sp_pri_to_cos	,	V_184
PORT_HW_CFG_E3_TX_FAULT_SHIFT	,	V_1568
MDIO_XS_DEVAD	,	V_1145
phy_null	,	V_1469
bnx2x_get_link_speed_duplex	,	F_154
PHY84833_CMDHDLR_WAIT	,	V_1327
max_cos	,	V_133
"Failed to read copper-cable-type"	,	L_243
PBF_REG_COS1_WEIGHT_P1	,	V_171
AEU_INPUTS_ATTN_BITS_GPIO0_FUNCTION_0	,	V_1578
PBF_REG_COS1_WEIGHT_P0	,	V_172
GP_STATUS_1G	,	V_928
MDIO_PMA_REG_CMU_PLL_BYPASS	,	V_1149
pri_cli_nig_msb	,	V_202
"to prevent failure of the card. "	,	L_306
MCP_REG_MCPR_GP_OENABLE	,	V_58
PHY84833_STATUS_CMD_OPEN_OVERRIDE	,	V_1326
sfp_ctrl	,	V_558
duplex	,	V_305
"Enabling BigMAC2\n"	,	L_64
bnx2x_update_link_up	,	F_182
MDIO_AN_REG_8073_2_5G	,	V_1130
PBF_REG_P0_INIT_CRD	,	V_478
NIG_REG_XGXS0_CTRL_MD_ST	,	V_616
"Disable 2.5G\n"	,	L_211
MDIO_PMA_REG_EDC_FFE_MAIN	,	V_1133
wc_regs	,	V_756
"Setting RX Equalizer to BCM8706"	,	L_283
EMAC_REG_EMAC_MDIO_COMM	,	V_497
bnx2x_ets_e3b0_sp_pri_to_cos_init	,	F_30
multi_phy_config	,	V_631
MISC_REGISTERS_GPIO_PORT_SHIFT	,	V_1531
XGXS_EXT_PHY_ADDR	,	F_283
NIG_REG_P0_RX_COS4_PRIORITY_MASK	,	V_407
ppp_enable	,	V_414
"Internal phy port=%d, addr=0x%x, mdio_ctl=0x%x\n"	,	L_359
"FW does not support OPT MDL verification\n"	,	L_257
bnx2x_pbf_update	,	F_74
"Init 8073\n"	,	L_205
PORT_HW_CFG_MEDIA_TYPE_PHY0_MASK	,	V_809
port_mb	,	V_25
idx	,	V_556
bnx2x_phy_selection	,	F_178
EMAC_REG_RX_PFC_STATS_XON_RCVD_COUNT	,	V_246
bnx2x_set_cfg_pin	,	F_10
BIGMAC2_REGISTER_RX_LLFC_MSG_FLDS	,	V_465
MDIO_CL73_IEEEB0_CL73_AN_CONTROL_RESTART_AN	,	V_891
lc_addr	,	V_575
PBF_REG_COS1_UPPER_BOUND	,	V_83
LINK_STATUS_LINK_PARTNER_ASYMMETRIC_PAUSE	,	V_643
MDIO_REG_BANK_COMBO_IEEE0	,	V_821
bnx2x_cl45_read	,	F_78
MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_STATION_MNGR_EN	,	V_865
PBF_REG_COS5_WEIGHT_P0	,	V_177
MCP_REG_MCPR_IMC_DATAREG0	,	V_586
bnx2x_get_gpio_port	,	F_203
"Invalid phy_index %d\n"	,	L_355
bnx2x_get_ext_phy_config	,	F_278
speed	,	V_1039
bnx2x_8727_specific_func	,	F_219
"Please remove the SFP+ module and "	,	L_307
MDIO_WC_REG_RX66_SCW3_MASK	,	V_747
NIG_REG_STATUS_INTERRUPT_PORT0	,	V_1007
SERDES_RESET_BITS	,	V_609
speed_capability_mask	,	V_1480
MDIO_AN_REG_8481_1000T_CTRL	,	V_1310
MDIO_CL73_IEEEB1_AN_LP_ADV1_PAUSE_MASK	,	V_905
bnx2x_warpcore_hw_reset	,	F_223
PORT_HW_CFG_LANE_SWAP_CFG_TX_MASK	,	V_829
gpio_num	,	V_65
mask	,	V_997
hw_led_mode	,	V_1040
led_mode_bitmask	,	V_1280
"port %x: External link is down\n"	,	L_223
pbf_pri_offset	,	V_197
MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_MR_LP_NP_AN_ABLE	,	V_903
GRCBASE_UMAC1	,	V_286
"Shutdown SFP+ module!!\n"	,	L_275
GRCBASE_UMAC0	,	V_287
MDIO_SERDES_DIGITAL_A_1000X_CONTROL2_PRL_DT_EN	,	V_839
"mpc=0x%x. DISABLING LINK !!!\n"	,	L_185
MISC_REG_LCPLL_E40_RESETB_DIG	,	V_1257
BIGMAC_REGISTER_BMAC_CONTROL	,	V_458
PORT_HW_CFG_FAULT_MODULE_LED_MASK	,	V_1246
PHY_OVER_CURRENT_FLAG	,	V_1550
SHMEM_EEE_ACTIVE_BIT	,	V_555
"Warning: Link speed was forced to 1000Mbps."	,	L_249
CL22_RD_OVER_CL45	,	F_139
MDIO_CTL_DEVAD	,	V_1294
sp_params	,	V_204
"Analyze UNKNOWN\n"	,	L_394
EMAC_REG_EMAC_TX_MODE	,	V_359
bnx2x_update_pfc_xmac	,	F_40
MAC_TYPE_EMAC	,	V_252
UMAC_COMMAND_CONFIG_REG_LOOP_ENA	,	V_314
MISC_REG_CPMU_LP_FW_ENABLE_P0	,	V_539
"ext_phy_link_up = %d, int_link_up = %d,"	,	L_193
GP_STATUS_2_5G	,	V_930
MDIO_REG_GPHY_SHADOW_INVERT_FIB_SD	,	V_1407
"XGXS 10G loopback enable\n"	,	L_169
" speed_cap_mask %x\n"	,	L_88
NIG_REG_EMAC0_IN_EN	,	V_383
"Legacy speed status = 0x%x\n"	,	L_334
"been detected and the power to "	,	L_304
bnx2x_cl45_read_and_write	,	F_95
"Setting BSC switch\n"	,	L_79
UMAC_COMMAND_CONFIG_REG_PAUSE_IGNORE	,	V_304
XMAC_CLEAR_RX_LSS_STATUS_REG_CLEAR_REMOTE_FAULT_STATUS	,	V_338
"PFC is disabled\n"	,	L_58
pbf_cos_offset	,	V_196
"About to update PFC in BMAC\n"	,	L_61
"speed 0x%x, hw_led_mode 0x%x\n"	,	L_172
vendor_pn	,	V_1219
gpio_pins_bitmask	,	V_1281
is_init	,	V_1184
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X3	,	V_725
MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT	,	V_973
enable	,	V_278
EEE_MODE_NVRAM_LATENCY_TIME	,	V_523
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2	,	V_684
MDIO_84833_CMD_HDLR_COMMAND	,	V_1330
"Invalid line_speed 0x%x\n"	,	L_67
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X1	,	V_730
MDIO_OVER_1G_LP_UP2_PREEMPHASIS_SHIFT	,	V_972
digctrl_kx1	,	V_750
digctrl_kx2	,	V_751
val	,	V_5
NIG_REG_XGXS0_STATUS_LINK_STATUS	,	V_1011
PBF_REG_P0_PAUSE_ENABLE	,	V_480
gp_oenable	,	V_57
DISABLE_TX	,	V_1098
bnx2x_8727_read_status	,	F_243
xgxs_config_tx	,	V_1426
EMAC_MDIO_MODE_CLAUSE_45	,	V_260
MDIO_AN_REG_ADV2	,	V_1134
NIG_REG_P0_RX_COS0_PRIORITY_MASK	,	V_401
min_w_val_nig	,	V_164
"XGXS\n"	,	L_55
sl_addr	,	V_574
PORT_HW_CFG_NET_SERDES_IF_KR2	,	V_783
LINK_STATUS_LINK_PARTNER_100TXFD_CAPABLE	,	V_1389
gpio_mode	,	V_1169
cl37_fsm_received	,	V_911
latch_status	,	V_1013
" Current SFP module in port %d is not"	,	L_250
PORT_HW_CFG_E3_TX_FAULT_MASK	,	V_1567
NIG_REG_SERDES0_STATUS_LINK_STATUS	,	V_1009
bnx2x_8727_link_reset	,	F_244
MDIO_84833_TOP_CFG_FW_EEE	,	V_1374
link_10g	,	V_1085
PORT_HW_CFG_MEDIA_TYPE_PHY0_SHIFT	,	V_810
"bnx2x_ets_e3b0_sp_set_pri_cli_reg "	,	L_22
an1000_status	,	V_1137
bnx2x_sfp_e3_set_transmitter	,	F_130
"Tx is disabled\n"	,	L_289
PORT_HW_CFG_FAULT_MODULE_LED_DISABLED	,	V_1247
bnx2x_warpcore_set_10G_KR	,	F_118
"Ext PHY CL37 pause result 0x%x\n"	,	L_196
set_link_led	,	V_1042
EMAC_MODE_RESET	,	V_275
rx_preemphasis	,	V_988
bnx2x_848xx_set_link_led	,	F_263
"phy link up\n"	,	L_123
min_w_val	,	V_87
UMAC_COMMAND_CONFIG_REG_IGNORE_TX_PAUSE	,	V_303
"Unknown WC interface type 0x%x\n"	,	L_357
"54618x set link led (mode=%x)\n"	,	L_346
"EEE is active\n"	,	L_78
MDIO_RX0_RX_STATUS_SIGDET	,	V_914
bnx2x_848xx_format_ver	,	F_259
xgxs_config_rx	,	V_1425
udelay	,	F_41
link_cfg_idx	,	V_629
"phy_config_swapped %x, phy_index %x,"	,	L_364
DUAL_MEDIA	,	F_213
"link speed unsupported gp_status 0x%x\n"	,	L_149
MDIO_PMA_REG_8481_LED2_MASK	,	V_1296
MDIO_COMBO_IEEE0_MII_CONTROL	,	V_822
switch_cfg	,	V_1000
bnx2x_populate_ext_phy	,	F_281
bnx2x_7101_hw_reset	,	F_275
bnx2x_eee_nvram_to_time	,	F_82
"bit 15 went off\n"	,	L_201
reset_ext_phy	,	V_1519
BIGMAC2_REGISTER_TX_PAUSE_CONTROL	,	V_396
MDIO_XS_REG_8073_RX_CTRL_PCIE	,	V_1146
MDIO_PMA_REG_8481_LINK_SIGNAL_LED4_ENABLE_SHIFT	,	V_1399
MDIO_WC_REG_COMBO_IEEE0_MIICTRL	,	V_752
bnx2x_bmac1_enable	,	F_69
"PBF updated to speed %d credit %d\n"	,	L_68
EEE_MODE_OUTPUT_TIME	,	V_527
MDIO_WC_REG_RX66_SCW0_MASK	,	V_744
EMAC_RX_MODE_RESET	,	V_358
fw_ver1	,	V_1103
"54618SE read_status: 0x%x\n"	,	L_347
fw_ver2	,	V_1104
"Unknown copper-cable-type 0x%x !!!\n"	,	L_247
offset	,	V_602
NIG_REG_P0_TX_ARB_PRIORITY_CLIENT2_MSB	,	V_111
NIG_REG_P0_TX_ARB_PRIORITY_CLIENT	,	V_69
bnx2x_8726_config_loopback	,	F_233
bnx2x_update_pfc_nig	,	F_66
SUPPORTED_Pause	,	V_1438
MDIO_WC_REG_XGXSBLK0_XGXSCONTROL	,	V_737
MDIO_PMA_REG_8726_TX_CTRL2	,	V_1279
bnx2x_update_link_down	,	F_181
mac_base	,	V_1559
bnx2x_8705_read_status	,	F_201
PORT_HW_CFG_ENABLE_BAM_ON_KR_ENABLED	,	V_706
LOOPBACK_XMAC	,	V_1517
MDIO_REG_BANK_BAM_NEXT_PAGE	,	V_857
link_config2	,	V_1478
NIG_REG_P1_MAC_IN_EN	,	V_279
MDIO_WC_REG_DIGITAL5_MISC6	,	V_755
MDIO_WC_REG_DIGITAL5_MISC7	,	V_711
port_hw_config	,	V_569
PHY_SFP_TX_FAULT_FLAG	,	V_806
cfg_pin	,	V_757
"EEE negotiated - 10G\n"	,	L_77
"link up, rx_tx_asic_rst 0x%x\n"	,	L_105
value	,	V_1565
cos_entry	,	V_163
MDIO_REG_GPHY_AUX_STATUS	,	V_1415
MDIO_CTL_REG_84823_MEDIA_LINE_XAUI_L	,	V_1364
MDIO_WC_REG_AN_IEEE1BLK_AN_ADV2_FEC_REQ	,	V_704
EDC_MODE_LINEAR	,	V_1213
MCPR_IMC_COMMAND_IMC_STATUS_BITSHIFT	,	V_584
NIG_REG_LED_CONTROL_BLINK_TRAFFIC_P0	,	V_1062
"Flow control mismatch %x vs. %x\n"	,	L_3
BIGMAC_REGISTER_TX_MAX_SIZE	,	V_460
"line_speed %x  duplex %x  flow_ctrl 0x%x\n"	,	L_127
ret_val	,	V_499
SUPPORTED_1000baseT_Full	,	V_1436
MDIO_WC_REG_CL72_USERB0_CL72_TX_FIR_TAP	,	V_690
EMAC_RX_MODE_FLOW_EN	,	V_361
LINK_FLAP_AVOIDANCE_COUNT_OFFSET	,	V_1508
"port %x: External link up in 1G\n"	,	L_222
bnx2x_sfp_set_transmitter	,	F_205
PORT_FEATURE_LINK_SPEED_MASK	,	V_1481
"About to update PFC in EMAC\n"	,	L_62
MISC_REGISTERS_GPIO_OUTPUT_HIGH	,	V_1102
"XGXS 8706 force 10Gbps\n"	,	L_285
"bnx2x_xgxs_deassert\n"	,	L_85
link_10g_plus	,	V_785
phy_addr	,	V_589
"About to read PFC stats from EMAC\n"	,	L_40
MDIO_AN_REG_ADV_PAUSE	,	V_637
bmac_loopback	,	V_453
fw_cmd	,	V_1322
bnx2x_8726_common_init_phy	,	F_300
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_5	,	V_103
NIG_STATUS_EMAC0_MI_INT	,	V_1015
"Duplex mismatch %x vs. %x\n"	,	L_2
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_4	,	V_101
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_3	,	V_99
BIGMAC_REGISTER_CNT_MAX_SIZE	,	V_461
MDIO_REG_BANK_SERDES_DIGITAL	,	V_837
MISC_REGISTERS_GPIO_INT_OUTPUT_SET	,	V_1267
"Download complete. fw version = 0x%x\n"	,	L_199
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_2	,	V_97
is_mi_int	,	V_1089
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_1	,	V_96
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_0	,	V_95
nig_bmac_enable	,	V_472
"enabled external phy int\n"	,	L_162
"phy in index %d link is up\n"	,	L_182
"Enabling 8727 TX laser\n"	,	L_310
"Advertise 10GBase-T EEE\n"	,	L_73
MDIO_REG_BANK_RX1	,	V_986
MDIO_REG_BANK_RX0	,	V_912
MDIO_REG_BANK_RX3	,	V_985
bnx2x_check_fallback_to_cl37	,	F_152
FLAGS_EEE	,	V_1408
xcm_mask	,	V_413
"Unsupported Serdes Net Interface 0x%x\n"	,	L_120
"Setting WC TX to %d\n"	,	L_109
version	,	V_1029
bnx2x_link_int_ack	,	F_166
MDIO_PMA_REG_84833_CTL_LED_CTL_1	,	V_1302
MCPR_IMC_COMMAND_TRANSFER_ADDRESS_BITSHIFT	,	V_583
MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_BOTH	,	V_889
MDIO_CTL_REG_84823_MEDIA_COPPER_CORE_DOWN	,	V_1360
phy_84823	,	V_1462
SUPPORTED_Asym_Pause	,	V_1439
control2	,	V_836
LFA_LINK_DOWN	,	V_28
control1	,	V_892
bnx2x_populate_phy	,	F_284
bnx2x_null_format_ver	,	F_168
"Error: Power fault on Port %d has "	,	L_303
LOOPBACK_BMAC	,	V_454
"set SGMII AUTONEG\n"	,	L_98
bnx2x_bits_dis	,	F_4
MDIO_CL73_IEEEB0_CL73_AN_CONTROL_AN_EN	,	V_871
UMAC_COMMAND_CONFIG_REG_RX_ENA	,	V_292
MISC_REG_FOUR_PORT_PATH_SWAP	,	V_597
" link speed %d\n"	,	L_192
shmem_base_path	,	V_1340
NIG_REG_LLH1_BRB1_NOT_MCP	,	V_1501
MDIO_AN_REG_LP_AUTO_NEG	,	V_652
"Exit config init\n"	,	L_121
mac_type	,	V_251
phy_84833	,	V_1463
NIG_REG_LLFC_LOW_PRIORITY_CLASSES_1	,	V_447
phy_84834	,	V_1464
port_swap_ovr	,	V_595
EMAC_RX_MODE_KEEP_MAC_CONTROL	,	V_373
NIG_REG_LLFC_LOW_PRIORITY_CLASSES_0	,	V_448
nig_reg_adress_crd_weight	,	V_167
XGXS_RESET_BITS	,	V_619
MDIO_WC_REG_FX100_CTRL3	,	V_728
credit_upper_bound	,	V_93
MDIO_WC_REG_FX100_CTRL1	,	V_727
"read phy register failed\n"	,	L_70
EEE_MODE_OVERRIDE_NVRAM	,	V_526
MDIO_AN_REG_CL37_FC_LP	,	V_654
MDIO_WC_REG_CL82_USERB1_RX_CTRL11	,	V_665
MDIO_AN_REG_CL37_FC_LD	,	V_653
MDIO_WC_REG_CL82_USERB1_RX_CTRL10	,	V_666
MDIO_PMA_LASI_RXSTAT	,	V_1125
"phy fw version(1)\n"	,	L_313
pkt_priority_to_cos	,	V_420
PORT_HW_CFG_E3_TX_LASER_MASK	,	V_776
"Setting KR 10G-Force\n"	,	L_113
"set SGMII force speed %d\n"	,	L_100
GP_STATUS_10G_XFI	,	V_938
bnx2x_eee_disable	,	F_87
bnx2x_emac_program	,	F_158
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_MSTR_MODE	,	V_893
initialize	,	V_1353
"XGXS 8706/8726\n"	,	L_278
MISC_REGISTERS_RESET_REG_2_RST_BMAC0	,	V_348
eee_idle	,	V_525
"Enable CL37 BAM on KR\n"	,	L_96
PBF_REG_COS0_WEIGHT_P1	,	V_153
"SGMII\n"	,	L_159
is_duplex	,	V_925
bnx2x_8483x_enable_eee	,	F_256
gport	,	V_1194
PBF_REG_COS0_WEIGHT_P0	,	V_152
MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_EN	,	V_864
PORT_HW_CFG_LANE_SWAP_CFG_RX_MASK	,	V_827
bnx2x_set_gpio_int	,	F_228
DP	,	F_7
umac_base	,	V_285
MDIO_COMBO_IEEO_MII_CONTROL_AN_EN	,	V_850
PORT_HW_CFG_SERDES_EXT_PHY_TYPE_NOT_CONN	,	V_1005
"10G-base-T PMA status 0x%x-&gt;0x%x\n"	,	L_353
UMAC_COMMAND_CONFIG_REG_PROMIS_EN	,	V_295
PORT_HW_CFG_E3_I2C_MUX1_MASK	,	V_572
reg	,	V_3
SHMEM_EEE_LP_ADV_STATUS_MASK	,	V_553
tx_preemphasis	,	V_989
MDIO_CL73_USERB0_CL73_UCTRL	,	V_862
MDIO_PMA_REG_SFP_TWO_WIRE_BYTE_CNT	,	V_1173
bnx2x_set_brcm_cl37_advertisement	,	F_145
EMAC_MDIO_COMM_START_BUSY	,	V_496
bnx2x_8727_power_module	,	F_216
EEE_MODE_TIMER_MASK	,	V_528
default_cfg	,	V_705
ret	,	V_656
"Before rom RX_ALARM(port1): 0x%x\n"	,	L_206
bnx2x_disable_kr2	,	F_312
MDIO_CTL_REG_84823_MEDIA_LINE_MASK	,	V_1359
phy_blk	,	V_1525
EMAC_REG_EMAC_LED	,	V_1048
serdes_net_if	,	V_766
"Warning: Unqualified SFP+ module detected,"	,	L_259
vendor_name	,	V_1217
"8727 LASI status 0x%x\n"	,	L_301
MISC_REG_TWO_PORT_PATH_SWAP_OVWR	,	V_600
NIG_REG_MASK_INTERRUPT_PORT0	,	V_1006
PHY84833_STATUS_CMD_OPEN_FOR_CMDS	,	V_1328
dont_clear_stat	,	V_1503
xmac_base	,	V_213
EMAC_MDIO_COMM_COMMAND_READ_22	,	V_500
bnx2x_8706_read_status	,	F_232
PHY84833_CMDHDLR_MAX_ARGS	,	V_1336
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101	,	V_1467
adv	,	V_547
port	,	V_26
bnx2x_emac_enable	,	F_58
tap_val	,	V_722
bnx2x_5461x_set_link_led	,	F_266
MDIO_AN_REG_STATUS	,	V_959
cur_req_fc_auto_adv	,	V_13
"control reg 0x%x (after %d ms)\n"	,	L_160
bnx2x_save_848xx_spirom_version	,	F_245
MDIO_WC_REG_TX_FIR_TAP_ENABLE	,	V_736
PBF_REG_DISABLE_NEW_TASK_PROC_P0	,	V_477
MISC_REGISTERS_RESET_REG_2_XMAC_SOFT	,	V_326
"Setting SFP+ power to %x\n"	,	L_271
MISC_REG_FOUR_PORT_PATH_SWAP_OVWR	,	V_596
NIG_REG_LLH0_BRB1_DRV_MASK_MF	,	V_1500
swap_override	,	V_1159
PHY84833_STATUS_CMD_COMPLETE_ERROR	,	V_1332
SPEED_10000	,	V_325
next_page	,	V_1570
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL_PARDET10G_EN	,	V_844
MDIO_84833_CMD_HDLR_DATA1	,	V_1329
"Failed to read Option field from module EEPROM\n"	,	L_254
bnx2x_ets_e2e3a0_disabled	,	F_14
LINK_STATUS_PHYSICAL_LINK_FLAG	,	V_786
bnx2x_848x3_config_init	,	F_257
MDIO_RX0_RX_EQ_BOOST	,	V_987
bnx2x_pfc_nig_rx_priority_mask	,	F_62
"bnx2x_restart_autoneg mii_control before = 0x%x\n"	,	L_134
MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_OVER1G_MSG	,	V_920
MDIO_PMA_REG_8727_TX_CTRL2	,	V_1287
MDIO_PMA_REG_8727_TX_CTRL1	,	V_1286
PHY84833_CONSTANT_LATENCY	,	V_1368
cos_bit_to_set	,	V_200
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH	,	V_624
o_buf	,	V_1171
port_swap	,	V_594
EMAC_MDIO_COMM_COMMAND_READ_45	,	V_511
NIG_REG_LED_CONTROL_OVERRIDE_TRAFFIC_P0	,	V_1056
bnx2x_8726_config_init	,	F_236
bnx2x_8073_resolve_fc	,	F_190
feature_config_flags	,	V_29
mii_ctrl	,	V_1037
bnx2x_cos_state_strict	,	V_203
cur_mode	,	V_255
MDIO_PMA_REG_BCM_CTRL	,	V_1119
NIG_REG_P0_RX_COS5_PRIORITY_MASK	,	V_408
MDIO_XS_SFX7101_XGXS_TEST1	,	V_1417
ld_pause	,	V_644
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_DISABLE_TX_LASER	,	V_1264
NIG_REG_P1_TX_ARB_PRIORITY_CLIENT2_LSB	,	V_108
or_val	,	V_587
LINK_100TXHD	,	V_792
MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL	,	V_858
bnx2x_emac_get_pfc_stat	,	F_42
EMAC_REG_RX_PFC_STATS_XOFF_SENT	,	V_247
MDIO_AN_REG_ADV_PAUSE_ASYMMETRIC	,	V_639
bnx2x_8073_common_init_phy	,	F_299
FEATURE_CONFIG_OVERRIDE_PREEMPHASIS_ENABLED	,	V_991
MDIO_CL73_USERB0_CL73_USTAT1_LINK_STATUS_CHECK	,	V_916
clear_latch_ind	,	V_1520
MDIO_AN_REG_ADV	,	V_1129
bnx2x_link_settings_status	,	F_155
MISC_REG_XMAC_PHY_PORT_MODE	,	V_324
num_of_rx_cos_priority_mask	,	V_442
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_INVERT_SIGNAL_DETECT	,	V_854
"10G Optic module detected\n"	,	L_252
UMAC_COMMAND_CONFIG_REG_PAD_EN	,	V_296
PIN_CFG_GPIO0_P0	,	V_66
"Download failed. fw version = 0x%x\n"	,	L_198
bnx2x_cl22_write	,	F_76
"Invalid TX_LASER_MDIO 0x%x\n"	,	L_236
LINK_ATTR_SYNC_KR2_ENABLE	,	V_677
is_lb	,	V_212
always_autoneg	,	V_749
tx_driver	,	V_968
bnx2x_set_xmac_rxtx	,	F_56
MDIO_WC_REG_IEEE0BLK_AUTONEGNP	,	V_686
MDIO_COMBO_IEEO_MII_CONTROL_FULL_DUPLEX	,	V_874
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK_CNT	,	V_842
" Please remove the SFP+ module and"	,	L_389
PBF_REG_ETS_ARB_CLIENT_CREDIT_MAP_P1	,	V_144
PBF_REG_ETS_ARB_CLIENT_CREDIT_MAP_P0	,	V_145
MDIO_XS_8706_REG_BANK_RX1	,	V_1275
MDIO_XS_8706_REG_BANK_RX0	,	V_1274
MDIO_WC_REG_RX0_ANARXCONTROL1G	,	V_738
MDIO_PMA_REG_8073_CHIP_REV	,	V_1114
MCP_REG_MCPR_IMC_SLAVE_CONTROL	,	V_580
"Unable to determine module type 0x%x !!!\n"	,	L_253
MDIO_REG_BANK_XGXS_BLOCK2	,	V_817
legacy_status	,	V_1380
"the same strict pri\n"	,	L_21
MDIO_PMA_REG_8481_LED3_BLINK	,	V_1298
bnx2x_ets_e3b0_disabled	,	F_22
NIG_REG_P1_TX_ARB_CLIENT_IS_SUBJECT2WFQ	,	V_118
mode	,	V_493
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54616	,	V_1465
neg	,	V_550
bnx2x_84833_cmd_hdlr	,	F_250
MDIO_REG_GPHY_EXP_ACCESS_GATE	,	V_1412
bnx2x_link_int_enable	,	F_164
MAX_PHYS	,	V_1035
alarm_status_offset	,	V_1269
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL	,	V_843
"rx_status(0x80b0) = 0x%x\n"	,	L_142
PORT_FEATURE_LINK_SPEED_10M_HALF	,	V_1482
DCBX_MAX_NUM_COS	,	V_186
"Init XMAC to 20G x 2 ports per path\n"	,	L_50
sl_devid	,	V_573
gpio_port	,	V_67
PORT_HW_CFG_E3_PWR_DIS_SHIFT	,	V_1183
"PMA/PMD ext_phy_loopback: 8726\n"	,	L_288
aeu_mask	,	V_1576
"Init XMAC to 2 ports x 10G per path\n"	,	L_48
"port %x: External link up in 2.5G\n"	,	L_221
SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_ACTIVE	,	V_1202
"Change TX_Fault LED: -&gt;%x\n"	,	L_397
PORT_HW_CFG_E3_PWR_DIS_MASK	,	V_1182
mii_control	,	V_820
"No phy found for initialization !!\n"	,	L_374
bnx2x_ets_e3b0_config	,	F_36
EMAC_MDIO_COMM_DATA	,	V_501
PBF_REG_NUM_STRICT_ARB_SLOTS	,	V_84
"bnx2x_warpcore_get_sigdet false\n"	,	L_103
MDIO_AN_REG_LP_EEE_ADV	,	V_551
PHY_XGXS_FLAG	,	V_350
EMAC_REG_RX_PFC_STATS_XON_RCVD	,	V_245
"Setting 8073 port %d into low power mode\n"	,	L_226
LOOPBACK_EXT	,	V_779
MDIO_PMA_REG_CTRL	,	V_996
bnx2x_8706_config_init	,	F_231
"enabling XMAC\n"	,	L_52
LINK_100TXFD	,	V_794
"Setting LINK_SIGNAL\n"	,	L_341
NIG_REG_STRAP_OVERRIDE	,	V_1160
EXT_PHY1	,	V_633
EXT_PHY2	,	V_634
"Setting 10M force\n"	,	L_320
SHMEM_EEE_SUPPORTED_SHIFT	,	V_538
MDIO_AN_REG_ADV_PAUSE_BOTH	,	V_638
MDIO_CTL_REG_84823_MEDIA_PRIORITY_MASK	,	V_1361
MDIO_CL73_IEEEB0_CL73_AN_CONTROL	,	V_873
xgbt_phy_cfg	,	V_1337
status2_1000x	,	V_897
spirom_ver	,	V_1028
GRCBASE_EMAC0	,	V_240
MDIO_REG_BANK_CL73_IEEEB0	,	V_872
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073	,	V_1113
GRCBASE_EMAC1	,	V_239
MDIO_REG_BANK_CL73_IEEEB1	,	V_867
"phy link down\n"	,	L_124
" ext_phy_line_speed = %d\n"	,	L_189
"link_status 0x%x  phy_link_up %x int_mask 0x%x\n"	,	L_126
LED_MODE_ON	,	V_1053
SHARED_HW_CFG_E3_I2C_MUX0_MASK	,	V_565
PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_HALF	,	V_1314
MDIO_AN_CL73_OR_37_COMPLETE	,	V_908
LINK_STATUS_RX_FLOW_CONTROL_ENABLED	,	V_802
bnx2x_period_func	,	F_315
"Enabling 20G-KR2\n"	,	L_91
bnx2x_get_epio	,	F_8
shift	,	V_1025
PORT_HW_CFG_PHY_SELECTION_HARDWARE_DEFAULT	,	V_1094
shmem_lfa	,	V_19
msleep	,	F_171
MDIO_PMA_REG_8073_XAUI_WA	,	V_1117
SHARED_HW_CFG_LED_EXTPHY1	,	V_1396
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO3_P0	,	V_1538
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO3_P1	,	V_1542
NIG_REG_PORT_SWAP	,	V_487
check_limiting_mode	,	V_1195
external_phy_config	,	V_1429
PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_FULL	,	V_1313
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT	,	V_604
" 10G %x, XGXS_LINK %x\n"	,	L_166
PORT_HW_CFG_SPEED_CAPABILITY_D0_2_5G	,	V_881
"Init XMAC to 10G x 1 port per path\n"	,	L_49
bnx2x_848xx_cmn_config_init	,	F_248
reset_gpios	,	V_1342
"phy-&gt;speed_cap_mask = 0x%x, control2 = 0x%x\n"	,	L_131
bnx2x_ext_phy_hw_reset	,	F_186
MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_SEL	,	V_878
"Setting 100M force\n"	,	L_319
bnx2x_phy_write	,	F_97
phy_specific_func	,	V_1097
bnx2x_phy_probe	,	F_286
"updating pfc nig parameters\n"	,	L_60
mdio_ctrl	,	V_265
bnx2x_set_serdes_access	,	F_102
pri_cli_nig_lsb	,	V_201
"bnx2x_restart_autoneg\n"	,	L_133
NIG_REG_P1_TX_ARB_CLIENT_CREDIT_MAP2_LSB	,	V_113
NIG_REG_LLFC_OUT_EN_1	,	V_428
MDIO_WC_REG_AN_IEEE1BLK_AN_ADVERTISEMENT2	,	V_702
MDIO_WC_REG_AN_IEEE1BLK_AN_ADVERTISEMENT1	,	V_701
bnx2x_hw_reset_phy	,	F_317
"Setting LIMITING MODE\n"	,	L_263
req_flow_ctrl	,	V_37
link_reset	,	V_1521
req_duplex	,	V_35
bnx2x_warpcore_enable_AN_KR2	,	F_114
SUPPORTED_10baseT_Half	,	V_1316
"Ext phy AN advertize cl37 0x%x\n"	,	L_204
" the same strict pri\n"	,	L_25
SFP_EEPROM_VENDOR_NAME_SIZE	,	V_1218
phy_8727	,	V_1459
phy_8726	,	V_1457
"that SFP+ module has been removed "	,	L_305
PORT_HW_CFG_PHY_SELECTION_SECOND_PHY	,	V_1367
NIG_REG_LLFC_OUT_EN_0	,	V_429
BIGMAC_REGISTER_RX_LLFC_MSG_FLDS	,	V_462
bnx2x_cl45_write	,	F_80
EDC_MODE_PASSIVE_DAC	,	V_1204
XMAC_PAUSE_CTRL_REG_RX_PAUSE_EN	,	V_222
"Function 0x%x not supported by 8727\n"	,	L_265
XMAC_REG_RX_LSS_CTRL	,	V_333
xcm_out_en	,	V_418
bnx2x_set_epio	,	F_9
bnx2x_8706_8726_read_status	,	F_230
EMAC_LED_1000MB_OVERRIDE	,	V_1049
PORT_HW_CFG_SPEED_CAPABILITY_D0_10G	,	V_693
supported	,	V_343
"ETS enabled BW limit configuration\n"	,	L_35
MISC_REGISTERS_RESET_REG_2_XMAC	,	V_322
"SFP+ module plugged in/out detected on port %d\n"	,	L_272
"bnx2x_serdes_deassert\n"	,	L_84
reg_set	,	V_659
cms_enable	,	V_1369
FLAGS_REARM_LATCH_SIGNAL	,	V_1099
NIG_REG_BMAC0_PAUSE_OUT_EN	,	V_381
NIG_REG_NIG_EMAC0_EN	,	V_374
NIG_REG_P0_RX_COS1_PRIORITY_MASK	,	V_403
reset_bmac	,	V_469
phy_8706	,	V_1456
ser_lane	,	V_351
MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_156_25M	,	V_879
FEATURE_CONFIG_BC_SUPPORTS_SFP_TX_DISABLED	,	V_1156
phy_8705	,	V_1454
MDIO_WC_REG_TX0_TX_DRIVER_IPRE_DRIVER_OFFSET	,	V_698
MDIO_PMA_REG_GEN_CTRL_ROM_RESET_INTERNAL_MP	,	V_1111
bnx2x_ets_e3b0_get_total_bw	,	F_29
XMAC_PAUSE_CTRL_REG_TX_PAUSE_EN	,	V_224
UMAC_COMMAND_CONFIG_REG_TX_ENA	,	V_291
pfc_ctrl	,	V_327
PORT_MAX	,	V_1524
NIG_REG_P1_TX_ARB_CLIENT_IS_STRICT	,	V_117
PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_HALF	,	V_1315
MISC_REG_GPIO_EVENT_EN	,	V_1530
PORT_HW_CFG_LANE_SWAP_CFG_TX_SHIFT	,	V_830
cos_offset	,	V_189
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481	,	V_1460
BIGMAC2_REGISTER_TX_CONTROL	,	V_394
port_feature_config	,	V_531
cur_speed_cap_mask	,	V_12
MDIO_PMA_REG_8481_LINK_SIGNAL_LED4_ENABLE_MASK	,	V_1398
MDIO_AN_REG_ADV_PAUSE_PAUSE	,	V_640
bnx2x_eee_set_timers	,	F_85
CHIP_NUM_57840_4_10	,	V_319
LINK_STATUS_AUTO_NEGOTIATE_ENABLED	,	V_636
NIG_REG_P0_PKT_PRIORITY_TO_COS	,	V_451
bnx2x_xgxs_specific_func	,	F_104
NIG_REG_LLFC_EGRESS_SRC_ENABLE_0	,	V_437
LFA_LINK_FLAP_REASON_MASK	,	V_1509
NIG_REG_LLFC_EGRESS_SRC_ENABLE_1	,	V_436
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_NONE	,	V_627
PHY_SGMII_FLAG	,	V_778
BIGMAC_REGISTER_TX_CONTROL	,	V_392
LINK_STATUS_LINK_PARTNER_1000THD_CAPABLE	,	V_1392
is_port4mode	,	V_318
base_upper_bound	,	V_132
I2C_WA_PWR_ITER	,	V_1187
"init 8705\n"	,	L_227
NIG_REG_P0_RX_COS3_PRIORITY_MASK	,	V_406
FLAGS_TX_ERROR_CHECK	,	V_332
"phy in index %d link is down\n"	,	L_183
MDIO_REG_GPHY_SHADOW_AUTO_DET_MED	,	V_1406
bnx2x_set_aer_mmd	,	F_100
"port %x: External link up in 10G\n"	,	L_220
ETS_E3B0_NIG_MIN_W_VAL_UP_TO_10GBPS	,	V_92
MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_100	,	V_894
__BIG_ENDIAN	,	F_93
bnx2x_verify_sfp_module	,	F_212
XMAC_RX_LSS_CTRL_REG_REMOTE_FAULT_DISABLE	,	V_335
MDIO_AN_REG_EEE_ADV	,	V_541
remain_len	,	V_1032
ETH_PHY_SFPP_10G_FIBER	,	V_1069
MDIO_WC_REG_TX_FIR_TAP_PRE_TAP_OFFSET	,	V_734
"entries were set\n"	,	L_27
bnx2x_set_e3_module_fault_led	,	F_221
pfc1_val	,	V_216
NIG_REG_P0_MAC_PAUSE_OUT_EN	,	V_284
bnx2x_save_bcm_spirom_ver	,	F_188
PORT_FEATURE_CONNECTED_SWITCH_MASK	,	V_1432
MISC_REG_WC0_RESET	,	V_1254
llfc_enable	,	V_417
bnx2x_8073_is_snr_needed	,	F_192
GP_STATUS_100M	,	V_927
bnx2x_eee_initial_config	,	F_86
MISC_REGISTERS_RESET_REG_3_CLEAR	,	V_610
MISC_REG_LCPLL_E40_PWRDWN	,	V_1255
MDIO_RX0_RX_STATUS	,	V_913
"Swapping polarity for the 8073\n"	,	L_207
bnx2x_handle_module_detect_int	,	F_227
LINK_STATUS_LINK_PARTNER_100T4_CAPABLE	,	V_1390
bnx2x_xgxs_config_init	,	F_161
MDIO_CTL_REG_84823_MEDIA_MAC_MASK	,	V_1358
UMAC_REG_MAC_ADDR1	,	V_313
NIG_REG_EMAC0_STATUS_MISC_MI_INT	,	V_1008
DCBX_INVALID_COS	,	V_187
rx_cos_priority_mask	,	V_443
"Setting SFP+ module power to %d using pin cfg %d\n"	,	L_240
GP_STATUS_10G_SFI	,	V_937
bnx2x_8726_read_status	,	F_235
e3_cmn_pin_cfg	,	V_570
reset	,	V_754
MDIO_WC_REG_RX66_SCW2_MASK	,	V_746
bnx2x_ets_disabled	,	F_24
"Initializing BCM8727\n"	,	L_296
serdes_phy_type	,	V_1065
SUPPORTED_100baseT_Full	,	V_1319
xgxs_config2_rx	,	V_1427
flags	,	V_331
devad	,	V_502
bnx2x_848xx_specific_func	,	F_247
DRV_MSG_CODE_LINK_STATUS_CHANGED	,	V_1101
SFP_EEPROM_COMP_CODE_LR_MASK	,	V_1207
SUPPORTED_Autoneg	,	V_1437
bnx2x_analyze_link_error	,	F_309
xfer_cnt	,	V_576
CHIP_REV_Ax	,	V_1443
"Enable AN KR work-around. WC ver:0x%x\n"	,	L_97
bnx2x_ets_e3b0_set_credit_upper_bound_nig	,	F_18
bnx2x_wait_for_sfp_module_initialized	,	F_215
tmp_val	,	V_1511
MDIO_PMA_REG_MISC_CTRL0	,	V_1238
MDIO_PMA_REG_MISC_CTRL1	,	V_1109
" link_status 0x%x\n"	,	L_281
pin_val	,	V_1546
LOOPBACK_EMAC	,	V_1516
offsetof	,	F_6
PBF_REG_COS0_WEIGHT	,	V_80
" Port %d from %s part number %s\n"	,	L_260
MDIO_PMA_REG_8481_PMD_SIGNAL	,	V_1379
MDIO_AN_DEVAD	,	V_540
"wr 0 byte timed out after %d try\n"	,	L_82
NIG_REG_P1_RX_COS2_PRIORITY_MASK	,	V_404
ETH_PHY_SFP_1G_FIBER	,	V_774
return_cfg	,	V_1495
MDIO_XGXS_BLOCK2_RX_LN_SWAP_ENABLE	,	V_832
pair_swap	,	V_1334
MISC_REG_GEN_PURP_HWG	,	V_1545
MDIO_WC_REG_GP2_STATUS_GP_2_4_CL37_LP_AN_CAP	,	V_651
bnx2x_warpcore_link_reset	,	F_133
NIG_REG_INGRESS_BMAC1_MEM	,	V_389
MISC_REG_CPMU_LP_MASK_ENT_P0	,	V_1084
board	,	V_563
"NOT enforcing module verification\n"	,	L_256
swap_val	,	V_1158
NIG_REG_LATCH_BC_0	,	V_1305
SUPPORTED_10000baseT_Full	,	V_1441
num	,	V_1021
MDIO_PMA_REG_84823_CTL_LED_CTL_1	,	V_1303
NIG_REG_BRB1_PAUSE_IN_EN	,	V_426
" different than the external"	,	L_191
"Port 0x%x: LED MODE OPER\n"	,	L_340
"No cfg pin %x for module detect indication\n"	,	L_102
MDIO_AN_REG_8481_LEGACY_AN_EXPANSION	,	V_1385
bnx2x_phy_init	,	F_297
MDIO_AN_REG_8481_LEGACY_MII_STATUS	,	V_1384
SHMEM_EEE_ADV_STATUS_MASK	,	V_308
bnx2x_link_reset	,	F_296
"Analyze Remote Fault\n"	,	L_392
bnx2x_eee_an_resolve	,	F_90
cur_limiting_mode	,	V_1236
"MOD_ABS indication show module is present\n"	,	L_298
MDIO_PMA_REG_8727_PCS_OPT_CTRL	,	V_1243
bnx2x_set_led	,	F_159
phy_warpcore	,	V_1434
"(1) req_speed %d, req_flowctrl %d\n"	,	L_370
pbf_reg_adress_crd_weight	,	V_168
"MDIO_REG_BANK_SERDES_DIGITAL = 0x%x\n"	,	L_132
FW_MSG_CODE_VRFY_OPT_MDL_SUCCESS	,	V_1229
"duplex = 0x%x\n"	,	L_311
NIG_REG_P0_MAC_OUT_EN	,	V_282
bnx2x_xgxs_deassert	,	F_105
bnx2x_8727_config_speed	,	F_240
SHARED_HW_CFG_MDC_MDIO_ACCESS2_MASK	,	V_1475
NIG_REG_LLH0_XCM_MASK	,	V_423
MDIO_WC_REG_ETA_CL73_LD_BAM_CODE	,	V_674
"8727 RX_ALARM_STATUS  0x%x\n"	,	L_300
link_flag	,	V_1552
MDIO_REG_BANK_10G_PARALLEL_DETECT	,	V_840
LINK_20GTFD	,	V_800
MDIO_AN_REG_CL37_AN	,	V_1132
lfa_status	,	V_1510
cnt1	,	V_1115
bnx2x_ets_get_credit_upper_bound	,	F_16
bnx2x_8073_link_reset	,	F_199
PORT_FEATURE_LINK_SPEED_100M_HALF	,	V_1484
PORT_HW_CFG_MEDIA_TYPE_PHY2_MASK	,	V_813
bnx2x_8073_set_pause_cl37	,	F_195
board_cfg	,	V_557
bnx2x_warpcore_config_runtime	,	F_128
"Advertize 1G\n"	,	L_94
"Setting Warpcore loopback type %x, speed %d\n"	,	L_122
SHMEM_EEE_LP_ADV_STATUS_SHIFT	,	V_554
gp_status1	,	V_767
MIDO_AN_REG_8481_EXT_CTRL_FORCE_LEDS_OFF	,	V_1351
MDIO_REG_GPHY_EXP_ACCESS_TOP	,	V_1410
gp_status4	,	V_961
"Loading spirom for phy address 0x%x\n"	,	L_378
DEFAULT_PHY_DEV_ADDR	,	V_613
UMAC_REG_MAC_ADDR0	,	V_312
exp_mi_int	,	V_1012
lss_status	,	V_1558
addr	,	V_494
thresh	,	V_482
pbf_cli_sp_bitmap	,	V_160
PBF_REG_COS0_UPPER_BOUND_P0	,	V_135
PBF_REG_COS0_UPPER_BOUND_P1	,	V_137
NIG_REG_XCM1_OUT_EN	,	V_438
"Disabling 20G-KR2\n"	,	L_398
"Setting EPIO pin %d to %d\n"	,	L_10
NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP2_MSB	,	V_116
LOOPBACK_XGXS	,	V_990
BIGMAC2_REGISTER_TX_SOURCE_ADDR	,	V_464
MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KR	,	V_948
"BP=0x%x, NP=0x%x\n"	,	L_400
bnx2x_84833_pair_swap_cfg	,	F_251
"BCM848xx: PMD_SIGNAL 1.a811 = 0x%x\n"	,	L_333
"Unable to read 848xx phy fw "	,	L_314
EMAC_LED_100MB_OVERRIDE	,	V_1050
lss_status_reg	,	V_1562
bnx2x_link_initialize	,	F_177
ETS_E3B0_NIG_MIN_W_VAL_20GBPS	,	V_91
PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_FULL	,	V_992
"Swapping 1G polarity for"	,	L_224
MAX_KR_LINK_RETRY	,	V_710
phy_8073	,	V_1452
"int_mask 0x%x MI_INT %x, SERDES_LINK %x\n"	,	L_181
bnx2x_phy	,	V_491
LINK_STATUS_SERDES_LINK	,	V_1077
MDIO_CTL_REG_84823_USER_CTRL_CMS	,	V_1372
"Fault detection failed\n"	,	L_401
PORT_FEAT_CFG_EEE_POWER_MODE_AGGRESSIVE	,	V_520
MISC_REGISTERS_GPIO_3	,	V_762
"SFP+ module is not initialized\n"	,	L_277
path_swap	,	V_591
MISC_REGISTERS_GPIO_2	,	V_1081
bnx2x_initialize_sgmii_process	,	F_148
MISC_REGISTERS_GPIO_1	,	V_1079
MISC_REGISTERS_GPIO_0	,	V_1532
LINK_FLAP_COUNT_OFFSET	,	V_1515
EMAC_MDIO_MODE_AUTO_POLL	,	V_261
LED_BLINK_RATE_VAL_E3	,	V_1058
MAXVAL	,	F_17
GP_STATUS_10G_HIG	,	V_934
NIG_REG_P1_RX_COS0_PRIORITY_MASK	,	V_400
FLAGS_INIT_XGXS_FIRST	,	V_1073
"10G-base-T LASI status 0x%x-&gt;0x%x\n"	,	L_352
not_kr2_device	,	V_1571
LFA_MFW_IS_TOO_OLD	,	V_33
bnx2x_eee_has_cap	,	F_81
LINK_STATUS_AUTO_NEGOTIATE_COMPLETE	,	V_657
external_phy_config2	,	V_1430
bnx2x_warpcore_read_sfp_module_eeprom	,	F_208
bnx2x_init_xmac_loopback	,	F_289
"pause_result CL37 0x%x\n"	,	L_138
EMAC_MDIO_COMM_COMMAND_WRITE_22	,	V_495
"Not initializing second phy\n"	,	L_174
bnx2x_7101_format_ver	,	F_273
port4mode_ovwr_val	,	V_266
lfa_base	,	V_18
LINK_CONFIG_IDX	,	F_108
fault_led_gpio	,	V_1245
bnx2x_warpcore_set_20G_DXGXS	,	F_121
MISC_REG_AEU_ENABLE1_FUNC_1_OUT_0	,	V_1580
idle_timer	,	V_517
bnx2x_8727_set_limiting_mode	,	F_218
SHARED_HW_CFG_MDC_MDIO_ACCESS2_SHIFT	,	V_1476
usleep_range	,	F_53
BP_PATH	,	F_99
PBF_REG_P0_CREDIT	,	V_479
" error.\n"	,	L_391
bp	,	V_2
bnx2x_set_swap_lanes	,	F_141
MDIO_PMA_LASI_STAT	,	V_1138
shmem2_base	,	V_46
emac_base	,	V_238
MDIO_PCS_REG_STATUS	,	V_1140
bw	,	V_166
NIG_REG_LATCH_STATUS_0	,	V_1014
"84833 reset pulse on pin values 0x%x\n"	,	L_380
MDIO_PMA_REG_TX_POWER_DOWN	,	V_1529
LINK_STATUS_LINK_PARTNER_10THD_CAPABLE	,	V_1386
link_vars	,	V_85
LINK_STATUS_LINK_PARTNER_2500XFD_CAPABLE	,	V_951
pfc_frames_sent	,	V_236
EOPNOTSUPP	,	V_1191
min_w_val_pbf	,	V_139
NIG_REG_P1_TX_ARB_NUM_STRICT_ARB_SLOTS	,	V_112
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727_NOC	,	V_1458
NIG_REG_XGXS_LANE_SEL_P0	,	V_355
"Advertising 100M\n"	,	L_317
EMAC_REG_RX_PFC_STATS_XOFF_RCVD_COUNT	,	V_244
rx_alarm_status	,	V_1289
"version(2)\n"	,	L_315
LINK_UPDATE_MASK	,	V_1082
config	,	V_1222
MDIO_CTL_REG_84823_MEDIA_FIBER_1G	,	V_1362
base_page	,	V_1569
"PCS RX link status = 0x%x--&gt;0x%x\n"	,	L_153
ext_phy_line_speed	,	V_1090
cfg_idx	,	V_9
MCPR_IMC_COMMAND_ENABLE	,	V_579
PORT_FEAT_CFG_EEE_POWER_MODE_BALANCED	,	V_518
an_link	,	V_958
mac_addr	,	V_234
bnx2x_set_mdio_clk	,	F_44
"Failed to set EEE advertisement\n"	,	L_332
bnx2x_xgxs_an_resolve	,	F_153
bnx2x_bmac2_enable	,	F_70
temp_link_up	,	V_956
link_attr_sync	,	V_410
phy_flag	,	V_1551
digit	,	V_1026
"Cfg AutogrEEEn failed.\n"	,	L_330
MCPR_IMC_COMMAND_READ_OP	,	V_585
MDIO_REG_INTR_STATUS	,	V_1416
"ieee_fc = 0x%x\n"	,	L_86
"Disabling CL73, and restarting CL37 autoneg\n"	,	L_147
en	,	V_55
bnx2x	,	V_1
bnx2x_eee_advertise	,	F_88
EMAC_MODE_PORT_MII	,	V_982
MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_MASK	,	V_890
FEATURE_CONFIG_PFC_ENABLED	,	V_219
"populate phy failed\n"	,	L_379
shmem2_base_path	,	V_1523
ets_params	,	V_156
bnx2x_link_status_update	,	F_136
"port %x, is_xgxs %x, int_status 0x%x\n"	,	L_164
MDIO_PMA_REG_8481_LINK_SIGNAL	,	V_1301
"vars-&gt;flow_ctrl = 0x%x, vars-&gt;link_status = 0x%x,"	,	L_188
"Don't Adv. EEE\n"	,	L_345
bnx2x_8073_specific_func	,	F_196
"(2) req_speed %d, req_flowctrl %d\n"	,	L_371
set_phy_vars	,	F_107
" phy_link_up %x line_speed %d\n"	,	L_150
pcs_status	,	V_1272
timeout	,	V_269
non_ext_phy	,	V_1072
"Multi_phy config = 0x%x, Media control = 0x%x\n"	,	L_329
phy_type	,	V_1450
BIGMAC_REGISTER_TX_SOURCE_ADDR	,	V_457
MISC_REG_WC0_CTRL_PHY_ADDR	,	V_1433
MDIO_CL73_USERB0_CL73_BAM_CTRL1	,	V_863
bnx2x_init_emac_loopback	,	F_288
bnx2x_init_umac_loopback	,	F_291
MAX_PACKET_SIZE	,	V_94
SPEED_2500	,	V_302
bnx2x_check_kr2_wa	,	F_314
XMAC_CTRL_REG_XLGMII_ALIGN_ENB	,	V_345
"No CL37 FSM were received. "	,	L_145
LINK_STATUS_TX_FLOW_CONTROL_ENABLED	,	V_801
MDIO_OVER_1G_UP1_10GH	,	V_952
MDIO_AN_REG_1000T_STATUS	,	V_1391
MDIO_PMA_REG_7107_LINK_LED_CNTL	,	V_1422
MDIO_REG_GPHY_SHADOW_WR_ENA	,	V_1402
gpio_pin	,	V_1168
MDIO_REG_BANK_GP_STATUS	,	V_941
NIG_REG_P1_PKT_PRIORITY_TO_COS	,	V_450
SHARED_HW_CFG_MDC_MDIO_ACCESS1_SWAPPED	,	V_490
"Setting SFP+ transmitter to %d\n"	,	L_237
MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_SFP_DAC	,	V_1260
"Pairswap OK, val=0x%x\n"	,	L_324
byte_cnt	,	V_1170
modes	,	V_542
MDIO_PMA_REG_8727_TWO_WIRE_DATA_BUF	,	V_1189
bnx2x_e3b0_sp_get_pri_cli_reg_pbf	,	F_34
val2	,	V_1136
val1	,	V_1135
MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_TETON_AN	,	V_860
CHIP_IS_E1x	,	F_173
LINK_STATUS_LINK_PARTNER_1000TFD_CAPABLE	,	V_947
bnx2x_set_master_ln	,	F_138
"Invalid speed for UMAC %d\n"	,	L_45
MISC_REG_XMAC_CORE_PORT_MODE	,	V_323
phy_link_up	,	V_788
bnx2x_8073_read_status	,	F_198
bnx2x_set_mult_gpio	,	F_254
"bnx2x_ets_e3b0_config set cos bw failed\n"	,	L_32
nig_cos_offset	,	V_194
sync_offset	,	V_807
phy_8481	,	V_1461
GP_STATUS_10G_CX4	,	V_935
params	,	V_7
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO0_P0	,	V_1346
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO0_P1	,	V_1539
"Got bad status 0x%x when reading from SFP+ EEPROM\n"	,	L_239
bnx2x_populate_int_phy	,	F_279
XMAC_RX_LSS_CTRL_REG_LOCAL_FAULT_DISABLE	,	V_334
MDIO_PMA_REG_8727_OPT_CFG_REG	,	V_1288
bnx2x_save_spirom_version	,	F_187
EMAC_REG_EMAC_MDIO_MODE	,	V_257
MDIO_WC_REG_UC_INFO_B1_VERSION	,	V_708
"Current Limiting mode is 0x%x\n"	,	L_262
SFP_EEPROM_CON_TYPE_VAL_COPPER	,	V_1199
bnx2x_84833_common_init_phy	,	F_303
PORT_HW_CFG_PHY_SELECTION_FIRST_PHY	,	V_1078
fw_cmd_param	,	V_1216
"8706/8726 LASI status 0x%x--&gt; 0x%x\n"	,	L_279
pfc_params	,	V_452
"KR PCS status 0x%x\n"	,	L_216
bnx2x_warpcore_read_status	,	F_156
XMAC_REG_EEE_CTRL	,	V_342
"Failed to get MOD_ABS interrupt config\n"	,	L_276
FLAGS_MDC_MDIO_WA	,	V_512
"Setting SFP+ module fault LED to %d\n"	,	L_270
u16	,	V_44
MISC_REG_LCPLL_E40_RESETB_ANA	,	V_1256
DUPLEX_FULL	,	V_753
bnx2x_8727_common_init_phy	,	F_302
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_7	,	V_106
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_6	,	V_105
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_5	,	V_104
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_4	,	V_102
"Setting KR 20G-Force\n"	,	L_119
SFP_EEPROM_PART_NO_ADDR	,	V_1231
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_8	,	V_107
SHARED_HW_CFG_MDC_MDIO_ACCESS1_SHIFT	,	V_1477
PORT_HW_CFG_NET_SERDES_IF_DXGXS	,	V_782
SUPPORTED_20000baseKR2_Full	,	V_344
EFAULT	,	V_498
NIG_STATUS_XGXS0_LINK_STATUS	,	V_1018
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_3	,	V_100
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_2	,	V_98
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_1	,	V_77
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_0	,	V_76
"Setting 10G XFI\n"	,	L_114
"Internal link speed %d is"	,	L_190
entry_size	,	V_192
lb	,	V_293
MDIO_WC_REG_TX_FIR_TAP_MAIN_TAP_OFFSET	,	V_733
" actual_phy_idx %x\n"	,	L_365
ETH_MAX_JUMBO_PACKET_SIZE	,	V_377
PBF_REG_INIT_P0	,	V_483
cos1_credit_weight	,	V_209
"misc_rx_status(0x8330) = 0x%x\n"	,	L_146
config2	,	V_1451
bnx2x_ets_e3b0_cli_map	,	F_27
int_phy	,	V_1067
phy_7101	,	V_1468
lp	,	V_548
set_pfc	,	V_421
GRCBASE_XMAC1	,	V_217
MDIO_WC_REG_DIGITAL3_LP_UP1	,	V_964
GRCBASE_XMAC0	,	V_218
LINK_STATUS_LINK_PARTNER_100TXHD_CAPABLE	,	V_1388
PORT_HW_CFG_PHY_SELECTION_MASK	,	V_1496
"8727 Power fault has been detected on port %d\n"	,	L_302
NIG_REG_SERDES0_CTRL_MD_ST	,	V_608
PORT_FEATURE_LINK_SPEED_100M_FULL	,	V_1485
u32	,	T_1
alarm_status	,	V_1271
EMAC_TX_MODE_RESET	,	V_360
MDIO_PMA_REG_84823_LED3_STRETCH_EN	,	V_1304
"Num of phys on board: %d\n"	,	L_375
EEE_MODE_NVRAM_AGGRESSIVE_TIME	,	V_521
MDIO_PMA_REG_8481_LED3_MASK	,	V_1297
ETS_BW_LIMIT_CREDIT_WEIGHT	,	V_210
SPEED_100	,	V_300
fan_failure_det_req	,	V_1573
"invalid xfer_cnt %d. Max is 16 bytes\n"	,	L_81
bnx2x_ets_params	,	V_155
lnkup	,	V_768
"Invalid switch_cfg\n"	,	L_358
bnx2x_warpcore_restart_AN_KR	,	F_116
EMAC_MDIO_COMM_COMMAND_ADDRESS	,	V_509
MDIO_PMA_LASI_TXSTAT	,	V_1273
bnx2x_update_mng	,	F_63
"Speed not supported yet\n"	,	L_117
tx_pause_en	,	V_277
"Port 0x%x: LED MODE OFF\n"	,	L_337
PORT_HW_CFG_TX_LASER_GPIO0	,	V_1164
"Reading from eeprom is limited to 0xf\n"	,	L_238
aeu_int_mask	,	V_815
XMAC_REG_PFC_CTRL	,	V_231
MDIO_WC_REG_CL72_USERB0_CL72_2P5_DEF_CTRL	,	V_700
bnx2x_set_limiting_mode	,	F_226
PORT_HW_CFG_TX_LASER_GPIO3	,	V_1167
NIG_STATUS_XGXS0_LINK_STATUS_SIZE	,	V_1020
PORT_HW_CFG_TX_LASER_GPIO2	,	V_1166
bnx2x_phy_def_cfg	,	F_285
PORT_HW_CFG_TX_LASER_GPIO1	,	V_1165
SHMEM_EEE_SUPPORTED_MASK	,	V_1376
bnx2x_emac_init	,	F_48
is_serdes	,	V_1063
nig_reg_rx_priority_mask_add	,	V_399
phy_xgxs	,	V_1448
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_AUTODET	,	V_856
MDIO_CTL_REG_84823_CTRL_MAC_XFI	,	V_1363
"invalid sl_devid 0x%x\n"	,	L_80
"End phy probe. #phys found %x\n"	,	L_367
lp_adv	,	V_549
MDIO_WC_REG_SERDESDIGITAL_MISC2	,	V_688
MDIO_WC_REG_SERDESDIGITAL_MISC1	,	V_731
MDIO_WC_REG_DIGITAL3_UP1	,	V_712
phy_vars	,	V_1087
bnx2x_init_bmac_loopback	,	F_287
MDIO_WC_REG_CL73_BAM_CTRL3	,	V_669
old_status	,	V_1555
SUPPORTED_100baseT_Half	,	V_1318
CHIP_IS_E1	,	F_174
CHIP_IS_E2	,	F_25
"Calling PHY specific func\n"	,	L_368
MDIO_WC_REG_RX66_CONTROL	,	V_687
bnx2x_54618se_specific_func	,	F_264
MDIO_AN_REG_CL37_CL73	,	V_1277
MDIO_WC_REG_CL73_BAM_CTRL1	,	V_668
bnx2x_set_autoneg	,	F_143
LINK_STATUS_LINK_PARTNER_10GXFD_CAPABLE	,	V_949
"Invalid EPIO pin %d to get\n"	,	L_8
u64	,	T_3
pd	,	V_960
PORT_HW_CFG_E3_OVER_CURRENT_SHIFT	,	V_1549
bnx2x_get_warpcore_lane	,	F_98
EEE_MODE_ENABLE_LPI	,	V_50
CHIP_IS_E3	,	F_67
MDIO_PMA_REG_8727_GPIO_CTRL	,	V_1235
"Link Flap Avoidance in progress\n"	,	L_372
"Invalid EPIO pin %d to set\n"	,	L_9
EMAC_MDIO_COMM_COMMAND_WRITE_45	,	V_515
NIG_REG_P1_TX_ARB_CLIENT_CREDIT_MAP2_MSB	,	V_114
PORT_FEAT_CFG_EEE_POWER_MODE_DISABLED	,	V_524
bnx2x_84833_pre_init_phy	,	F_304
"MOD_ABS indication show module is absent\n"	,	L_297
MCP_REG_MCPR_IMC_COMMAND	,	V_578
bnx2x_cos_state_bw	,	V_182
path_swap_ovr	,	V_592
"parameter Illegal strict priority\n"	,	L_19
MDIO_WC_REG_XGXS_X2_CONTROL3	,	V_715
vars	,	V_86
"Ack link up interrupt with mask 0x%x\n"	,	L_168
bnx2x_pause_resolve	,	F_110
nig_cli_subject2wfq_bitmap	,	V_161
PORT_HW_CFG_TX_LASER_MDIO	,	V_1163
EMAC_TX_MODE_FLOW_EN	,	V_363
init_crd	,	V_474
NIG_MASK_XGXS0_LINK10G	,	V_1002
s8	,	T_4
MDIO_PCS_DEVAD	,	V_1139
EMAC_REG_RX_PFC_STATS_XOFF_RCVD	,	V_243
NIG_REG_NIG_INGRESS_EMAC0_NO_CRC	,	V_379
bnx2x_lfa_reset	,	F_298
"bnx2x_ets_E3B0_config set_pri_cli_reg failed\n"	,	L_33
I2C_SWITCH_WIDTH	,	V_560
PORT_FEATURE_LINK_SPEED_1G	,	V_1486
str	,	V_1022
rc	,	V_470
EMAC_REG_EMAC_MDIO_STATUS	,	V_507
PORT_HW_CFG_SPEED_CAPABILITY_D0_20G	,	V_713
MDIO_SERDES_DIGITAL_A_1000X_STATUS2	,	V_898
NIG_REG_LLH0_BRB1_DRV_MASK	,	V_1499
NIG_REG_P1_MAC_OUT_EN	,	V_281
pmd_dis	,	V_1155
"Passive Copper cable detected\n"	,	L_246
gp_status	,	V_647
rx	,	V_1423
ucode_ver	,	V_683
nig_params	,	V_412
NIG_REG_PAUSE_ENABLE_0	,	V_433
"Failed to read pin 0x%02x\n"	,	L_396
MISC_REGISTERS_GPIO_OUTPUT_LOW	,	V_1080
LINK_STATUS_PARALLEL_DETECTION_USED	,	V_922
NIG_REG_PAUSE_ENABLE_1	,	V_432
"SFX7101 AN status 0x%x-&gt;Master=%x\n"	,	L_354
PBF_REG_ETS_ARB_NUM_STRICT_ARB_SLOTS_P1	,	V_146
bnx2x_ets_e3b0_set_cos_bw	,	F_28
led_change	,	V_1566
PBF_REG_ETS_ARB_NUM_STRICT_ARB_SLOTS_P0	,	V_147
cos0_credit_weight	,	V_208
NIG_REG_P0_MAC_IN_EN	,	V_280
an_adv	,	V_682
"1.7 = 0x%x\n"	,	L_295
u8	,	T_2
MISC_REGISTERS_RESET_REG_2_UMAC0	,	V_289
rom_ver2_val	,	V_1240
XMAC_REG_CTRL	,	V_328
ETH_PHY_BASE_T	,	V_1440
MDIO_XGXS_BLOCK2_UNICORE_MODE_10G	,	V_845
BNX2X_FLOW_CTRL_AUTO	,	V_622
SFP_EEPROM_COMP_CODE_LRM_MASK	,	V_1208
MDIO_AN_REG_8481_1G_100T_EXT_CTRL	,	V_1350
MDIO_AER_BLOCK_AER_REG	,	V_607
LOOPBACK_EXT_PHY	,	V_1074
NIG_MASK_MI_INT	,	V_999
SHMEM_EEE_10G_ADV	,	V_544
DRV_MSG_CODE_VRFY_FIRST_PHY_OPT_MDL	,	V_1228
"bnx2x_ets_E3B0_config get_total_bw failed\n"	,	L_30
bnx2x_ext_phy_update_adv_fc	,	F_111
EMAC_MDIO_MODE_CLOCK_CNT	,	V_259
NIG_REG_BRB0_PAUSE_IN_EN	,	V_427
"bnx2x_ets_e3b0_disabled the chip isn't E3B0\n"	,	L_12
priority_mask	,	V_398
tx	,	V_1424
bnx2x_set_e1e2_module_fault_led	,	F_220
"1G Fiber\n"	,	L_115
an_1000_val	,	V_1308
LFA_LINK_FLAP_REASON_OFFSET	,	V_1513
NIG_REG_LED_CONTROL_BLINK_RATE_ENA_P0	,	V_1060
" compliant with 10G Ethernet\n"	,	L_251
FEATURE_CONFIG_DISABLE_REMOTE_FAULT_DET	,	V_1497
"PFC is enabled\n"	,	L_57
"gp_status1 0x%x\n"	,	L_104
EMAC_REG_RX_PFC_STATS_XON_SENT_COUNT	,	V_250
MDIO_PMA_REG_LRM_MODE	,	V_1237
bnx2x_ets_e3b0_nig_disabled	,	F_19
PHY_PHYSICAL_LINK_FLAG	,	V_787
MDIO_AN_REG_8481_AUX_CTRL	,	V_1320
"EEE negotiated - 1G\n"	,	L_76
NETIF_MSG_LINK	,	V_21
bnx2x_get_ext_phy_fw_version	,	F_169
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823	,	V_1355
gp_output	,	V_60
MDIO_WC_REG_CL73_USERB0_CTRL	,	V_667
MDIO_SERDES_DIGITAL_MISC1	,	V_876
NIG_REG_LLH1_XCM_MASK	,	V_422
MDIO_WIS_REG_LASI_CNTL	,	V_1151
EMAC_RX_MODE_PROMISCUOUS	,	V_365
"was set to 0\n"	,	L_15
"gp_status 0x%x, is_link_up %d, speed_mask 0x%x\n"	,	L_151
bnx2x_8481_hw_reset	,	F_260
ext_phy_fw_version	,	V_1471
NIG_REG_BMAC0_IN_EN	,	V_380
NIG_REG_XGXS_SERDES0_MODE_SEL	,	V_356
NIG_REG_XGXS0_CTRL_MD_DEVAD	,	V_617
led_mode	,	V_1554
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834	,	V_1293
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833	,	V_1292
MDIO_PMA_REG_7101_VER2	,	V_1420
MDIO_PMA_REG_7101_VER1	,	V_1419
io_port	,	V_1534
MISC_REGISTERS_RESET_REG_2_SET	,	V_273
GP_STATUS_20G_KR2	,	V_940
MDIO_REG_GPHY_SHADOW	,	V_1400
"Not doing common init; phy ver is 0x%x\n"	,	L_384
SFP_EEPROM_OPTIONS_LINEAR_RX_OUT_MASK	,	V_1212
"Setting LRM MODE\n"	,	L_264
" restart the system to clear this"	,	L_390
lane_config	,	V_352
" int_mask 0x%x, MI_INT %x, SERDES_LINK %x\n"	,	L_165
turn_to_run_wc_rt	,	V_770
LFA_DUPLEX_MISMATCH	,	V_36
MISC_REG_RESET_REG_2	,	V_288
md_devad	,	V_1036
MDIO_COMBO_IEEO_MII_CONTROL_RESET	,	V_823
"Failed to read from SFP+ module EEPROM\n"	,	L_242
bnx2x_read_sfp_module_eeprom	,	F_210
PBF_REG_COS1_WEIGHT	,	V_81
bnx2x_8727_set_link_led	,	F_238
bnx2x_set_gmii_tx_driver	,	F_157
"Disable XMAC on port %x\n"	,	L_51
NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP	,	V_73
nvram_mode	,	V_516
NIG_REG_SERDES0_CTRL_MD_DEVAD	,	V_612
cmd_args	,	V_1323
bnx2x_sfx7101_sp_sw_reset	,	F_274
ETH_PHY_UNSPECIFIED	,	V_1197
bnx2x_warpcore_get_sigdet	,	F_127
MDIO_PMA_REG_7101_RESET	,	V_1421
new_mode	,	V_254
bnx2x_notify_link_changed	,	F_310
NIG_REG_P0_RX_COS2_PRIORITY_MASK	,	V_405
bnx2x_set_umac_rxtx	,	F_51
NIG_REG_LLFC_HIGH_PRIORITY_CLASSES_1	,	V_444
is_xfi	,	V_720
dev_info	,	V_530
NIG_REG_LLFC_HIGH_PRIORITY_CLASSES_0	,	V_445
MDIO_AN_REG_LINK_STATUS	,	V_1142
bnx2x_direct_parallel_detect_used	,	F_149
bnx2x_84833_hw_reset_phy	,	F_253
MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_IDLE	,	V_1180
"Don't Advertise 10GBase-T EEE\n"	,	L_326
"10/100/1G SGMII\n"	,	L_116
misc1_val	,	V_721
GP_STATUS_10G_KX4	,	V_933
bnx2x_ext_phy_set_pause	,	F_109
"init_crd 0x%x  crd 0x%x\n"	,	L_65
new_master_ln	,	V_816
llfc_out_en	,	V_416
NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP2_LSB	,	V_115
fc_val	,	V_1405
"Setting 1G clause37\n"	,	L_292
LED_MODE_OPER	,	V_984
XMAC_REG_RX_MAX_SIZE	,	V_339
PORT_FEAT_CFG_EEE_POWER_MODE_MASK	,	V_533
ESRCH	,	V_1068
SFP_EEPROM_OPTIONS_SIZE	,	V_1210
LINK_STATUS_SPEED_AND_DUPLEX_MASK	,	V_789
eee_power_mode	,	V_532
bnx2x_54618se_read_status	,	F_268
MDIO_AN_REG_8481_EXPANSION_REG_RD_RW	,	V_1383
NIG_REG_LLFC_ENABLE_0	,	V_431
NIG_REG_LLFC_ENABLE_1	,	V_430
num_phys	,	V_34
"Forced speed 10G on 807X\n"	,	L_208
PORT_HW_CFG_E3_FAULT_MDL_LED_MASK	,	V_1252
bnx2x_warpcore_set_lpi_passthrough	,	F_115
llfc_low_priority_classes	,	V_449
BIGMAC2_REGISTER_CNT_MAX_SIZE	,	V_468
"XGXS 8706 AutoNeg\n"	,	L_286
"Resetting the link of port %d\n"	,	L_376
power	,	V_1181
SHMEM_EEE_REQUESTED_BIT	,	V_51
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_FULL_DUPLEX	,	V_621
phy_config_swapped	,	V_630
MDIO_REG_BANK_CL73_USERB0	,	V_861
periodic_flags	,	V_1556
"Error: Tx LPI is enabled with timer 0\n"	,	L_72
XMAC_REG_PFC_CTRL_HI	,	V_232
bnx2x_restart_autoneg	,	F_147
EINVAL	,	V_68
MDIO_AN_REG_8073_BAM	,	V_1128
UMAC_REG_MAXFR	,	V_315
MISC_REG_CHIP_NUM	,	V_504
PORT_HW_CFG_SPEED_CAPABILITY_D0_1G	,	V_692
"BUG! XGXS is still in reset!\n"	,	L_130
XMAC_CTRL_REG_LINE_LOCAL_LPBK	,	V_346
"Warning: XAUI work-around timeout !!!\n"	,	L_203
INT_PHY	,	V_263
LFA_LINK_SPEED_MISMATCH	,	V_40
"Error:  Power fault on Port %d has"	,	L_385
MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_NP_AFTER_BP_EN	,	V_866
NIG_REG_P1_RX_COS1_PRIORITY_MASK	,	V_402
MDIO_REG_INTR_MASK_LINK_STATUS	,	V_1404
bnx2x_8483x_disable_eee	,	F_255
SHMEM2_HAS	,	F_65
data	,	V_1335
phy_identifier	,	V_1239
bnx2x_848xx_set_led	,	F_246
MDIO_XGXS_BLOCK2_RX_LN_SWAP	,	V_831
"not SGMII, AN\n"	,	L_158
bnx2x_serdes_deassert	,	F_103
bnx2x_warpcore_config_sfi	,	F_129
" been detected and the power to "	,	L_386
bnx2x_program_serdes	,	F_144
"Advertising 10M\n"	,	L_318
DUPLEX_HALF	,	V_306
FEATURE_CONFIG_AUTOGREEEN_ENABLED	,	V_1413
lfa_mask	,	V_10
max_speed	,	V_317
val16	,	V_716
bnx2x_format_ver	,	F_167
"Setting TX_CTRL1 0x%x, TX_CTRL2 0x%x\n"	,	L_293
MDIO_WC_REG_DSC2B0_DSC_MISC_CTRL0	,	V_724
MDIO_OVER_1G_UP1_2_5G	,	V_882
port_of_path	,	V_1526
bnx2x_update_pfc_bmac2	,	F_61
bnx2x_xmac_init	,	F_54
bnx2x_update_pfc_bmac1	,	F_59
PORT_FEAT_CFG_EEE_POWER_MODE_SHIFT	,	V_534
XMAC_REG_PAUSE_CTRL	,	V_230
SHARED_HW_CFG_E3_I2C_MUX1_SHIFT	,	V_568
LINK_100T4	,	V_793
PHY84833_STATUS_CMD_CLEAR_COMPLETE	,	V_1333
BNX2X_FLOW_CTRL_NONE	,	V_626
PBF_REG_COS2_WEIGHT_P0	,	V_174
pri_cli_pbf	,	V_198
UMAC_COMMAND_CONFIG_REG_HD_ENA	,	V_307
PBF_REG_COS2_WEIGHT_P1	,	V_173
bnx2x_set_parallel_detection	,	F_142
"link speed unsupported  gp_status 0x%x\n"	,	L_148
MDIO_WC_REG_DIGITAL5_LINK_STATUS	,	V_954
"bnx2x_ets_e3b0_config cos state not valid\n"	,	L_31
SUPPORTED_FIBRE	,	V_1076
SFP_EEPROM_CON_TYPE_VAL_LC	,	V_1205
"SerDes\n"	,	L_56
MDIO_COMBO_IEEO_MII_CONTROL_LOOPBACK	,	V_1038
SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC1	,	V_488
SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC0	,	V_486
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS	,	V_900
PORT_HW_CFG_ENABLE_CMS_MASK	,	V_1370
bnx2x_807x_force_10G	,	F_194
MDIO_84833_CMD_HDLR_STATUS	,	V_1325
PERIODIC_FLAGS_LINK_EVENT	,	V_1557
is_bw_cos_exist	,	V_179
SHMEM_EEE_100M_ADV	,	V_552
bnx2x_common_ext_link_reset	,	F_180
MDIO_WC_REG_AN_IEEE1BLK_AN_ADV2_FEC_ABILITY	,	V_703
PORT_FEATURE_LINK_SPEED_10M_FULL	,	V_1483
"latch_status = 0x%x\n"	,	L_167
pri_set	,	V_190
"Port %x: Link is down\n"	,	L_176
ustat_val	,	V_910
"Signal is not detected. Restoring CL73."	,	L_141
