
*** Running vivado
    with args -log design_1_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_wiz_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_clk_wiz_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 300.086 ; gain = 70.527
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_clk_wiz_0_0, cache-ID = 1c61ff3aba5a3dab.
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 16:36:34 2019...
