#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Nov 15 11:00:58 2021
# Process ID: 31884
# Current directory: c:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.tmp/pl_spi_dds_v1_0_project/PL_SPI_DDS_v1_0_project.runs/synth_1
# Command line: vivado.exe -log PL_SPI_DDS_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PL_SPI_DDS_v1_0.tcl
# Log file: c:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.tmp/pl_spi_dds_v1_0_project/PL_SPI_DDS_v1_0_project.runs/synth_1/PL_SPI_DDS_v1_0.vds
# Journal file: c:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.tmp/pl_spi_dds_v1_0_project/PL_SPI_DDS_v1_0_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PL_SPI_DDS_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/0/Midget/SKL/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/users/0/midget/skl/skl_zed_ps_spi/skl_zed_ps_spi.tmp/pl_spi_dds_v1_0_project/PL_SPI_DDS_v1_0_project.cache/ip 
Command: synth_design -top PL_SPI_DDS_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39752
WARNING: [Synth 8-6901] identifier 'w_StatusReg' is used before its declaration [c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_1.0/hdl/PL_SPI_DDS_v1_0_S00_AXI.v:313]
WARNING: [Synth 8-6901] identifier 'w_StatusReg' is used before its declaration [c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_1.0/hdl/PL_SPI_DDS_v1_0_S00_AXI.v:314]
WARNING: [Synth 8-6901] identifier 'w_RxBuffer' is used before its declaration [c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_1.0/hdl/PL_SPI_DDS_v1_0_S00_AXI.v:315]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1257.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PL_SPI_DDS_v1_0' [c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_1.0/hdl/PL_SPI_DDS_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'PL_SPI_DDS_v1_0_S00_AXI' [c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_1.0/hdl/PL_SPI_DDS_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_1.0/hdl/PL_SPI_DDS_v1_0_S00_AXI.v:243]
INFO: [Synth 8-226] default block is never used [c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_1.0/hdl/PL_SPI_DDS_v1_0_S00_AXI.v:422]
INFO: [Synth 8-6157] synthesizing module 'PL_SPI_9910' [c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_1.0/src/PL_SPI_9910.v:28]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_1.0/src/PL_SPI_9910.v:385]
INFO: [Synth 8-6155] done synthesizing module 'PL_SPI_9910' (1#1) [c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_1.0/src/PL_SPI_9910.v:28]
WARNING: [Synth 8-689] width (1) of port connection 'o_RxBuffer' does not match port width (8) of module 'PL_SPI_9910' [c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_1.0/hdl/PL_SPI_DDS_v1_0_S00_AXI.v:465]
WARNING: [Synth 8-689] width (1) of port connection 'o_StatusReg' does not match port width (8) of module 'PL_SPI_9910' [c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_1.0/hdl/PL_SPI_DDS_v1_0_S00_AXI.v:466]
INFO: [Synth 8-6155] done synthesizing module 'PL_SPI_DDS_v1_0_S00_AXI' (2#1) [c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_1.0/hdl/PL_SPI_DDS_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PL_SPI_DDS_v1_0' (3#1) [c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_1.0/hdl/PL_SPI_DDS_v1_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1257.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1257.566 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 51    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 12    
	   8 Input   32 Bit        Muxes := 8     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 377   
	   3 Input    8 Bit        Muxes := 5     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 29    
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 23    
	   2 Input    1 Bit        Muxes := 72    
	   3 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1257.566 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1257.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1257.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1257.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1257.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1257.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1257.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1257.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1257.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |     7|
|4     |LUT2   |    32|
|5     |LUT3   |   296|
|6     |LUT4   |    47|
|7     |LUT5   |   234|
|8     |LUT6   |   568|
|9     |MUXF7  |   112|
|10    |MUXF8  |    32|
|11    |FDRE   |   741|
|12    |FDSE   |     4|
|13    |IBUF   |    50|
|14    |OBUF   |    52|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+------------------------+------+
|      |Instance                       |Module                  |Cells |
+------+-------------------------------+------------------------+------+
|1     |top                            |                        |  2195|
|2     |  PL_SPI_DDS_v1_0_S00_AXI_inst |PL_SPI_DDS_v1_0_S00_AXI |  2092|
|3     |    SPI                        |PL_SPI_9910             |  1640|
+------+-------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1257.566 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1257.566 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1257.566 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1257.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1257.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 13377456
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 1257.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.tmp/pl_spi_dds_v1_0_project/PL_SPI_DDS_v1_0_project.runs/synth_1/PL_SPI_DDS_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PL_SPI_DDS_v1_0_utilization_synth.rpt -pb PL_SPI_DDS_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 15 11:01:41 2021...
