Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 30 12:25:41 2019
| Host         : DESKTOP-B76RDHJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.195        0.000                      0                  125        0.165        0.000                      0                  125        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.195        0.000                      0                  125        0.165        0.000                      0                  125        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 BCD_disp/conv/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 1.002ns (28.362%)  route 2.531ns (71.638%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.720     5.323    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X78Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDRE (Prop_fdre_C_Q)         0.518     5.841 f  BCD_disp/conv/index_c_reg[1]/Q
                         net (fo=5, routed)           0.816     6.657    BCD_disp/conv/index_c[1]
    SLICE_X78Y91         LUT5 (Prop_lut5_I1_O)        0.153     6.810 r  BCD_disp/conv/FSM_sequential_c_s[1]_i_2/O
                         net (fo=3, routed)           0.878     7.688    BCD_disp/conv/FSM_sequential_c_s[1]_i_2_n_0
    SLICE_X80Y92         LUT3 (Prop_lut3_I1_O)        0.331     8.019 r  BCD_disp/conv/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.837     8.856    BCD_disp/conv/get_outputs
    SLICE_X85Y91         FDRE                                         r  BCD_disp/conv/BCD1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.609    15.032    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X85Y91         FDRE                                         r  BCD_disp/conv/BCD1_reg[0]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205    15.050    BCD_disp/conv/BCD1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 BCD_disp/conv/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 1.002ns (28.362%)  route 2.531ns (71.638%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.720     5.323    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X78Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDRE (Prop_fdre_C_Q)         0.518     5.841 f  BCD_disp/conv/index_c_reg[1]/Q
                         net (fo=5, routed)           0.816     6.657    BCD_disp/conv/index_c[1]
    SLICE_X78Y91         LUT5 (Prop_lut5_I1_O)        0.153     6.810 r  BCD_disp/conv/FSM_sequential_c_s[1]_i_2/O
                         net (fo=3, routed)           0.878     7.688    BCD_disp/conv/FSM_sequential_c_s[1]_i_2_n_0
    SLICE_X80Y92         LUT3 (Prop_lut3_I1_O)        0.331     8.019 r  BCD_disp/conv/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.837     8.856    BCD_disp/conv/get_outputs
    SLICE_X85Y91         FDRE                                         r  BCD_disp/conv/BCD2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.609    15.032    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X85Y91         FDRE                                         r  BCD_disp/conv/BCD2_reg[0]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205    15.050    BCD_disp/conv/BCD2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 BCD_disp/conv/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.002ns (29.389%)  route 2.407ns (70.611%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.720     5.323    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X78Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDRE (Prop_fdre_C_Q)         0.518     5.841 f  BCD_disp/conv/index_c_reg[1]/Q
                         net (fo=5, routed)           0.816     6.657    BCD_disp/conv/index_c[1]
    SLICE_X78Y91         LUT5 (Prop_lut5_I1_O)        0.153     6.810 r  BCD_disp/conv/FSM_sequential_c_s[1]_i_2/O
                         net (fo=3, routed)           0.878     7.688    BCD_disp/conv/FSM_sequential_c_s[1]_i_2_n_0
    SLICE_X80Y92         LUT3 (Prop_lut3_I1_O)        0.331     8.019 r  BCD_disp/conv/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.713     8.732    BCD_disp/conv/get_outputs
    SLICE_X85Y92         FDRE                                         r  BCD_disp/conv/BCD4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.609    15.032    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X85Y92         FDRE                                         r  BCD_disp/conv/BCD4_reg[0]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X85Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.050    BCD_disp/conv/BCD4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 BCD_disp/conv/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.002ns (29.389%)  route 2.407ns (70.611%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.720     5.323    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X78Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDRE (Prop_fdre_C_Q)         0.518     5.841 f  BCD_disp/conv/index_c_reg[1]/Q
                         net (fo=5, routed)           0.816     6.657    BCD_disp/conv/index_c[1]
    SLICE_X78Y91         LUT5 (Prop_lut5_I1_O)        0.153     6.810 r  BCD_disp/conv/FSM_sequential_c_s[1]_i_2/O
                         net (fo=3, routed)           0.878     7.688    BCD_disp/conv/FSM_sequential_c_s[1]_i_2_n_0
    SLICE_X80Y92         LUT3 (Prop_lut3_I1_O)        0.331     8.019 r  BCD_disp/conv/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.713     8.732    BCD_disp/conv/get_outputs
    SLICE_X85Y92         FDRE                                         r  BCD_disp/conv/BCD4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.609    15.032    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X85Y92         FDRE                                         r  BCD_disp/conv/BCD4_reg[1]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X85Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.050    BCD_disp/conv/BCD4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 BCD_disp/conv/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.002ns (29.389%)  route 2.407ns (70.611%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.720     5.323    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X78Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDRE (Prop_fdre_C_Q)         0.518     5.841 f  BCD_disp/conv/index_c_reg[1]/Q
                         net (fo=5, routed)           0.816     6.657    BCD_disp/conv/index_c[1]
    SLICE_X78Y91         LUT5 (Prop_lut5_I1_O)        0.153     6.810 r  BCD_disp/conv/FSM_sequential_c_s[1]_i_2/O
                         net (fo=3, routed)           0.878     7.688    BCD_disp/conv/FSM_sequential_c_s[1]_i_2_n_0
    SLICE_X80Y92         LUT3 (Prop_lut3_I1_O)        0.331     8.019 r  BCD_disp/conv/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.713     8.732    BCD_disp/conv/get_outputs
    SLICE_X85Y92         FDRE                                         r  BCD_disp/conv/BCD4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.609    15.032    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X85Y92         FDRE                                         r  BCD_disp/conv/BCD4_reg[2]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X85Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.050    BCD_disp/conv/BCD4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 BCD_disp/conv/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD4_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.002ns (29.389%)  route 2.407ns (70.611%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.720     5.323    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X78Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDRE (Prop_fdre_C_Q)         0.518     5.841 f  BCD_disp/conv/index_c_reg[1]/Q
                         net (fo=5, routed)           0.816     6.657    BCD_disp/conv/index_c[1]
    SLICE_X78Y91         LUT5 (Prop_lut5_I1_O)        0.153     6.810 r  BCD_disp/conv/FSM_sequential_c_s[1]_i_2/O
                         net (fo=3, routed)           0.878     7.688    BCD_disp/conv/FSM_sequential_c_s[1]_i_2_n_0
    SLICE_X80Y92         LUT3 (Prop_lut3_I1_O)        0.331     8.019 r  BCD_disp/conv/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.713     8.732    BCD_disp/conv/get_outputs
    SLICE_X85Y92         FDRE                                         r  BCD_disp/conv/BCD4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.609    15.032    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X85Y92         FDRE                                         r  BCD_disp/conv/BCD4_reg[3]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X85Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.050    BCD_disp/conv/BCD4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 BCD_disp/conv/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.002ns (29.594%)  route 2.384ns (70.406%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.720     5.323    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X78Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDRE (Prop_fdre_C_Q)         0.518     5.841 f  BCD_disp/conv/index_c_reg[1]/Q
                         net (fo=5, routed)           0.816     6.657    BCD_disp/conv/index_c[1]
    SLICE_X78Y91         LUT5 (Prop_lut5_I1_O)        0.153     6.810 r  BCD_disp/conv/FSM_sequential_c_s[1]_i_2/O
                         net (fo=3, routed)           0.878     7.688    BCD_disp/conv/FSM_sequential_c_s[1]_i_2_n_0
    SLICE_X80Y92         LUT3 (Prop_lut3_I1_O)        0.331     8.019 r  BCD_disp/conv/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.690     8.709    BCD_disp/conv/get_outputs
    SLICE_X83Y92         FDRE                                         r  BCD_disp/conv/BCD0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.609    15.032    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X83Y92         FDRE                                         r  BCD_disp/conv/BCD0_reg[0]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X83Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.050    BCD_disp/conv/BCD0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 BCD_disp/conv/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.002ns (29.594%)  route 2.384ns (70.406%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.720     5.323    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X78Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDRE (Prop_fdre_C_Q)         0.518     5.841 f  BCD_disp/conv/index_c_reg[1]/Q
                         net (fo=5, routed)           0.816     6.657    BCD_disp/conv/index_c[1]
    SLICE_X78Y91         LUT5 (Prop_lut5_I1_O)        0.153     6.810 r  BCD_disp/conv/FSM_sequential_c_s[1]_i_2/O
                         net (fo=3, routed)           0.878     7.688    BCD_disp/conv/FSM_sequential_c_s[1]_i_2_n_0
    SLICE_X80Y92         LUT3 (Prop_lut3_I1_O)        0.331     8.019 r  BCD_disp/conv/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.690     8.709    BCD_disp/conv/get_outputs
    SLICE_X83Y92         FDRE                                         r  BCD_disp/conv/BCD0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.609    15.032    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X83Y92         FDRE                                         r  BCD_disp/conv/BCD0_reg[1]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X83Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.050    BCD_disp/conv/BCD0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 BCD_disp/conv/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.002ns (29.594%)  route 2.384ns (70.406%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.720     5.323    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X78Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDRE (Prop_fdre_C_Q)         0.518     5.841 f  BCD_disp/conv/index_c_reg[1]/Q
                         net (fo=5, routed)           0.816     6.657    BCD_disp/conv/index_c[1]
    SLICE_X78Y91         LUT5 (Prop_lut5_I1_O)        0.153     6.810 r  BCD_disp/conv/FSM_sequential_c_s[1]_i_2/O
                         net (fo=3, routed)           0.878     7.688    BCD_disp/conv/FSM_sequential_c_s[1]_i_2_n_0
    SLICE_X80Y92         LUT3 (Prop_lut3_I1_O)        0.331     8.019 r  BCD_disp/conv/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.690     8.709    BCD_disp/conv/get_outputs
    SLICE_X83Y92         FDRE                                         r  BCD_disp/conv/BCD0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.609    15.032    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X83Y92         FDRE                                         r  BCD_disp/conv/BCD0_reg[2]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X83Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.050    BCD_disp/conv/BCD0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 BCD_disp/conv/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.002ns (29.594%)  route 2.384ns (70.406%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.720     5.323    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X78Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDRE (Prop_fdre_C_Q)         0.518     5.841 f  BCD_disp/conv/index_c_reg[1]/Q
                         net (fo=5, routed)           0.816     6.657    BCD_disp/conv/index_c[1]
    SLICE_X78Y91         LUT5 (Prop_lut5_I1_O)        0.153     6.810 r  BCD_disp/conv/FSM_sequential_c_s[1]_i_2/O
                         net (fo=3, routed)           0.878     7.688    BCD_disp/conv/FSM_sequential_c_s[1]_i_2_n_0
    SLICE_X80Y92         LUT3 (Prop_lut3_I1_O)        0.331     8.019 r  BCD_disp/conv/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.690     8.709    BCD_disp/conv/get_outputs
    SLICE_X83Y92         FDRE                                         r  BCD_disp/conv/BCD1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.609    15.032    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X83Y92         FDRE                                         r  BCD_disp/conv/BCD1_reg[1]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X83Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.050    BCD_disp/conv/BCD1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  6.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 BCD_disp/conv/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/index_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.599     1.518    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X79Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  BCD_disp/conv/index_c_reg[0]/Q
                         net (fo=6, routed)           0.120     1.780    BCD_disp/conv/index_c[0]
    SLICE_X78Y91         LUT5 (Prop_lut5_I2_O)        0.048     1.828 r  BCD_disp/conv/index_c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    BCD_disp/conv/index_n[2]
    SLICE_X78Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.871     2.036    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X78Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[2]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X78Y91         FDRE (Hold_fdre_C_D)         0.131     1.662    BCD_disp/conv/index_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 BCD_disp/conv/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/index_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.599     1.518    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X79Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  BCD_disp/conv/index_c_reg[0]/Q
                         net (fo=6, routed)           0.120     1.780    BCD_disp/conv/index_c[0]
    SLICE_X78Y91         LUT4 (Prop_lut4_I2_O)        0.045     1.825 r  BCD_disp/conv/index_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    BCD_disp/conv/index_n[1]
    SLICE_X78Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.871     2.036    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X78Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[1]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X78Y91         FDRE (Hold_fdre_C_D)         0.120     1.651    BCD_disp/conv/index_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 BCD_disp/conv/int_rg_c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/int_rg_c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.599     1.518    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X79Y92         FDRE                                         r  BCD_disp/conv/int_rg_c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y92         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  BCD_disp/conv/int_rg_c_reg[10]/Q
                         net (fo=1, routed)           0.104     1.764    BCD_disp/conv/int_rg_c[10]
    SLICE_X79Y92         FDRE                                         r  BCD_disp/conv/int_rg_c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.871     2.036    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X79Y92         FDRE                                         r  BCD_disp/conv/int_rg_c_reg[11]/C
                         clock pessimism             -0.517     1.518    
    SLICE_X79Y92         FDRE (Hold_fdre_C_D)         0.047     1.565    BCD_disp/conv/int_rg_c_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 BCD_disp/conv/int_rg_c_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/int_rg_c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.599     1.518    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X79Y92         FDRE                                         r  BCD_disp/conv/int_rg_c_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y92         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  BCD_disp/conv/int_rg_c_reg[12]/Q
                         net (fo=1, routed)           0.112     1.772    BCD_disp/conv/int_rg_c[12]
    SLICE_X79Y92         FDRE                                         r  BCD_disp/conv/int_rg_c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.871     2.036    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X79Y92         FDRE                                         r  BCD_disp/conv/int_rg_c_reg[13]/C
                         clock pessimism             -0.517     1.518    
    SLICE_X79Y92         FDRE (Hold_fdre_C_D)         0.047     1.565    BCD_disp/conv/int_rg_c_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 BCD_disp/conv/int_rg_c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/int_rg_c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.599     1.518    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X79Y92         FDRE                                         r  BCD_disp/conv/int_rg_c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y92         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  BCD_disp/conv/int_rg_c_reg[13]/Q
                         net (fo=1, routed)           0.145     1.804    BCD_disp/conv/int_rg_c[13]
    SLICE_X79Y92         FDRE                                         r  BCD_disp/conv/int_rg_c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.871     2.036    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X79Y92         FDRE                                         r  BCD_disp/conv/int_rg_c_reg[14]/C
                         clock pessimism             -0.517     1.518    
    SLICE_X79Y92         FDRE (Hold_fdre_C_D)         0.075     1.593    BCD_disp/conv/int_rg_c_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 BCD_disp/conv/int_rg_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/int_rg_c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.601     1.520    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X80Y90         FDRE                                         r  BCD_disp/conv/int_rg_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDRE (Prop_fdre_C_Q)         0.148     1.668 r  BCD_disp/conv/int_rg_c_reg[6]/Q
                         net (fo=1, routed)           0.094     1.763    BCD_disp/conv/int_rg_c[6]
    SLICE_X80Y90         LUT3 (Prop_lut3_I0_O)        0.101     1.864 r  BCD_disp/conv/int_rg_c[7]_i_1/O
                         net (fo=1, routed)           0.000     1.864    BCD_disp/conv/int_rg_c[7]_i_1_n_0
    SLICE_X80Y90         FDRE                                         r  BCD_disp/conv/int_rg_c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.873     2.038    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X80Y90         FDRE                                         r  BCD_disp/conv/int_rg_c_reg[7]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X80Y90         FDRE (Hold_fdre_C_D)         0.131     1.651    BCD_disp/conv/int_rg_c_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 BCD_disp/conv/int_rg_c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/int_rg_c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.599     1.518    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X79Y92         FDRE                                         r  BCD_disp/conv/int_rg_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y92         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  BCD_disp/conv/int_rg_c_reg[14]/Q
                         net (fo=1, routed)           0.119     1.766    BCD_disp/conv/int_rg_c[14]
    SLICE_X79Y92         FDRE                                         r  BCD_disp/conv/int_rg_c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.871     2.036    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X79Y92         FDRE                                         r  BCD_disp/conv/int_rg_c_reg[15]/C
                         clock pessimism             -0.517     1.518    
    SLICE_X79Y92         FDRE (Hold_fdre_C_D)         0.017     1.535    BCD_disp/conv/int_rg_c_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 BCD_disp/conv/BCD3_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD3_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.036%)  route 0.133ns (38.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.605     1.524    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X84Y90         FDRE                                         r  BCD_disp/conv/BCD3_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  BCD_disp/conv/BCD3_c_reg[0]/Q
                         net (fo=5, routed)           0.133     1.822    BCD_disp/conv/BCD3_c[0]
    SLICE_X83Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.867 r  BCD_disp/conv/BCD3_c[3]_i_1/O
                         net (fo=2, routed)           0.000     1.867    BCD_disp/conv/BCD3_n[3]
    SLICE_X83Y90         FDRE                                         r  BCD_disp/conv/BCD3_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.877     2.042    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X83Y90         FDRE                                         r  BCD_disp/conv/BCD3_c_reg[3]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X83Y90         FDRE (Hold_fdre_C_D)         0.092     1.632    BCD_disp/conv/BCD3_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 BCD_disp/conv/BCD0_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD0_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.287%)  route 0.144ns (43.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.601     1.520    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X81Y91         FDRE                                         r  BCD_disp/conv/BCD0_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  BCD_disp/conv/BCD0_c_reg[2]/Q
                         net (fo=4, routed)           0.144     1.806    BCD_disp/conv/BCD0_c[2]
    SLICE_X81Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  BCD_disp/conv/BCD0_c[2]_i_1/O
                         net (fo=2, routed)           0.000     1.851    BCD_disp/conv/BCD0_n[2]
    SLICE_X81Y91         FDRE                                         r  BCD_disp/conv/BCD0_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.873     2.038    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X81Y91         FDRE                                         r  BCD_disp/conv/BCD0_c_reg[2]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X81Y91         FDRE (Hold_fdre_C_D)         0.092     1.612    BCD_disp/conv/BCD0_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 BCD_disp/conv/FSM_sequential_c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/index_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.752%)  route 0.173ns (45.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.599     1.518    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X78Y92         FDRE                                         r  BCD_disp/conv/FSM_sequential_c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  BCD_disp/conv/FSM_sequential_c_s_reg[0]/Q
                         net (fo=37, routed)          0.173     1.855    BCD_disp/conv/c_s[0]
    SLICE_X78Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.900 r  BCD_disp/conv/index_c[3]_i_1/O
                         net (fo=1, routed)           0.000     1.900    BCD_disp/conv/index_n[3]
    SLICE_X78Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.871     2.036    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X78Y91         FDRE                                         r  BCD_disp/conv/index_c_reg[3]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X78Y91         FDRE (Hold_fdre_C_D)         0.121     1.655    BCD_disp/conv/index_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y36    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y36    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X80Y92    BCD_disp/conv/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y91    BCD_disp/conv/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y91    BCD_disp/conv/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y91    BCD_disp/conv/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y92    BCD_disp/conv/BCD0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y92    BCD_disp/conv/BCD0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y92    BCD_disp/conv/BCD0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y92    BCD_disp/conv/BCD0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y92    BCD_disp/conv/BCD0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y92    BCD_disp/conv/BCD0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y91    BCD_disp/conv/BCD1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y92    BCD_disp/conv/BCD1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y92    BCD_disp/conv/BCD1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y91    BCD_disp/conv/BCD2_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y91    BCD_disp/conv/BCD2_c_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y91    BCD_disp/conv/BCD2_c_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y91    BCD_disp/conv/BCD2_c_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y92    BCD_disp/conv/BCD0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y92    BCD_disp/conv/BCD0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y92    BCD_disp/conv/BCD0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y91    BCD_disp/conv/BCD1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y92    BCD_disp/conv/BCD1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y92    BCD_disp/conv/BCD1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y91    BCD_disp/conv/BCD2_c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y91    BCD_disp/conv/BCD2_c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y91    BCD_disp/conv/BCD2_c_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y91    BCD_disp/conv/BCD2_c_reg[3]/C



