--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Sram_Write_Read.twx Sram_Write_Read.ncd -o
Sram_Write_Read.twr Sram_Write_Read.pcf -ucf Sram_Write_Read.ucf

Design file:              Sram_Write_Read.ncd
Physical constraint file: Sram_Write_Read.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
DATA<0>       |    0.873(R)|    0.526(R)|clk_BUFGP         |   0.000|
DATA<1>       |    1.243(R)|    0.231(R)|clk_BUFGP         |   0.000|
DATA<2>       |    1.500(R)|    0.027(R)|clk_BUFGP         |   0.000|
DATA<3>       |    1.495(R)|    0.031(R)|clk_BUFGP         |   0.000|
DATA<4>       |    0.703(R)|    0.664(R)|clk_BUFGP         |   0.000|
DATA<5>       |    1.071(R)|    0.370(R)|clk_BUFGP         |   0.000|
DATA<6>       |    0.959(R)|    0.459(R)|clk_BUFGP         |   0.000|
DATA<7>       |    1.338(R)|    0.155(R)|clk_BUFGP         |   0.000|
DATA<8>       |    0.979(R)|    0.443(R)|clk_BUFGP         |   0.000|
DATA<9>       |    1.733(R)|   -0.159(R)|clk_BUFGP         |   0.000|
DATA<10>      |    0.961(R)|    0.456(R)|clk_BUFGP         |   0.000|
DATA<11>      |    0.916(R)|    0.492(R)|clk_BUFGP         |   0.000|
DATA<12>      |    0.967(R)|    0.452(R)|clk_BUFGP         |   0.000|
DATA<13>      |    0.924(R)|    0.485(R)|clk_BUFGP         |   0.000|
DATA<14>      |    2.275(R)|   -0.598(R)|clk_BUFGP         |   0.000|
DATA<15>      |    1.129(R)|    0.334(R)|clk_BUFGP         |   0.000|
Input_data<0> |    3.722(R)|   -0.677(R)|clk_BUFGP         |   0.000|
Input_data<1> |    3.489(R)|   -0.967(R)|clk_BUFGP         |   0.000|
Input_data<2> |    3.352(R)|    0.228(R)|clk_BUFGP         |   0.000|
Input_data<3> |    3.292(R)|   -0.062(R)|clk_BUFGP         |   0.000|
Input_data<4> |    3.331(R)|    0.122(R)|clk_BUFGP         |   0.000|
Input_data<5> |    2.794(R)|   -0.713(R)|clk_BUFGP         |   0.000|
Input_data<6> |    3.232(R)|   -1.033(R)|clk_BUFGP         |   0.000|
Input_data<7> |    4.776(R)|   -0.578(R)|clk_BUFGP         |   0.000|
Input_data<8> |    3.593(R)|   -0.526(R)|clk_BUFGP         |   0.000|
Input_data<9> |    4.512(R)|   -0.932(R)|clk_BUFGP         |   0.000|
Input_data<10>|    3.773(R)|   -1.548(R)|clk_BUFGP         |   0.000|
Input_data<11>|    3.570(R)|   -1.574(R)|clk_BUFGP         |   0.000|
Input_data<12>|    4.583(R)|   -1.490(R)|clk_BUFGP         |   0.000|
Input_data<13>|    3.124(R)|   -1.008(R)|clk_BUFGP         |   0.000|
Input_data<14>|    2.969(R)|   -0.550(R)|clk_BUFGP         |   0.000|
Input_data<15>|    2.833(R)|   -0.551(R)|clk_BUFGP         |   0.000|
rst           |    4.203(R)|    0.189(R)|clk_BUFGP         |   0.000|
--------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ADDR<0>     |   10.744(R)|clk_BUFGP         |   0.000|
ADDR<1>     |    9.446(R)|clk_BUFGP         |   0.000|
ADDR<2>     |   10.069(R)|clk_BUFGP         |   0.000|
ADDR<3>     |   10.134(R)|clk_BUFGP         |   0.000|
ADDR<4>     |    9.776(R)|clk_BUFGP         |   0.000|
ADDR<5>     |    9.874(R)|clk_BUFGP         |   0.000|
ADDR<6>     |    9.608(R)|clk_BUFGP         |   0.000|
ADDR<7>     |    9.164(R)|clk_BUFGP         |   0.000|
ADDR<8>     |    9.341(R)|clk_BUFGP         |   0.000|
ADDR<9>     |    9.247(R)|clk_BUFGP         |   0.000|
ADDR<10>    |    8.868(R)|clk_BUFGP         |   0.000|
ADDR<11>    |    9.939(R)|clk_BUFGP         |   0.000|
ADDR<12>    |    8.613(R)|clk_BUFGP         |   0.000|
ADDR<13>    |    9.126(R)|clk_BUFGP         |   0.000|
ADDR<14>    |    8.523(R)|clk_BUFGP         |   0.000|
ADDR<15>    |    9.086(R)|clk_BUFGP         |   0.000|
DATA<0>     |    9.654(R)|clk_BUFGP         |   0.000|
DATA<1>     |    9.386(R)|clk_BUFGP         |   0.000|
DATA<2>     |    9.123(R)|clk_BUFGP         |   0.000|
DATA<3>     |    9.405(R)|clk_BUFGP         |   0.000|
DATA<4>     |    9.701(R)|clk_BUFGP         |   0.000|
DATA<5>     |    9.142(R)|clk_BUFGP         |   0.000|
DATA<6>     |    8.956(R)|clk_BUFGP         |   0.000|
DATA<7>     |    9.967(R)|clk_BUFGP         |   0.000|
DATA<8>     |    8.888(R)|clk_BUFGP         |   0.000|
DATA<9>     |    8.856(R)|clk_BUFGP         |   0.000|
DATA<10>    |    8.610(R)|clk_BUFGP         |   0.000|
DATA<11>    |    9.453(R)|clk_BUFGP         |   0.000|
DATA<12>    |    8.393(R)|clk_BUFGP         |   0.000|
DATA<13>    |    9.728(R)|clk_BUFGP         |   0.000|
DATA<14>    |    9.650(R)|clk_BUFGP         |   0.000|
DATA<15>    |    9.385(R)|clk_BUFGP         |   0.000|
LIGHT<0>    |    9.743(R)|clk_BUFGP         |   0.000|
LIGHT<1>    |    8.903(R)|clk_BUFGP         |   0.000|
LIGHT<2>    |    9.960(R)|clk_BUFGP         |   0.000|
LIGHT<3>    |   10.481(R)|clk_BUFGP         |   0.000|
LIGHT<4>    |    9.906(R)|clk_BUFGP         |   0.000|
LIGHT<5>    |    8.993(R)|clk_BUFGP         |   0.000|
LIGHT<6>    |   10.405(R)|clk_BUFGP         |   0.000|
LIGHT<7>    |    9.402(R)|clk_BUFGP         |   0.000|
LIGHT<8>    |    9.718(R)|clk_BUFGP         |   0.000|
LIGHT<9>    |    9.415(R)|clk_BUFGP         |   0.000|
LIGHT<10>   |    9.694(R)|clk_BUFGP         |   0.000|
LIGHT<11>   |    9.264(R)|clk_BUFGP         |   0.000|
LIGHT<12>   |    8.795(R)|clk_BUFGP         |   0.000|
LIGHT<13>   |    8.996(R)|clk_BUFGP         |   0.000|
LIGHT<14>   |   10.604(R)|clk_BUFGP         |   0.000|
LIGHT<15>   |   10.671(R)|clk_BUFGP         |   0.000|
RAM1_EN     |    8.850(R)|clk_BUFGP         |   0.000|
RAM1_OE     |    8.579(R)|clk_BUFGP         |   0.000|
RAM1_WE     |    8.586(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.199|         |         |         |
ctrl_r         |    6.535|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ctrl_r
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ctrl_r         |    1.538|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jun 22 08:52:03 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4530 MB



