// SPDX-License-Identifier:     GPL-2.0
/*
 * Copyright (C) 2019, Intel Corporation
 */
#include "socfpga_agilex.dtsi"

/ {
	model = "SoCFPGA Agilex SoCDK";
	compatible = "intel,socfpga-agilex-socdk", "intel,socfpga-agilex";

	aliases {
		serial0 = &uart0;
		ethernet0 = &gmac0;
		ethernet1 = &gmac1;
		ethernet2 = &gmac2;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	leds {
		compatible = "gpio-leds";
		led0 {
			label = "hps_led0";
			gpios = <&portb 20 GPIO_ACTIVE_HIGH>;
		};

		led1 {
			label = "hps_led1";
			gpios = <&portb 19 GPIO_ACTIVE_HIGH>;
		};

		led2 {
			label = "hps_led2";
			gpios = <&portb 21 GPIO_ACTIVE_HIGH>;
		};
	};

	memory {
		device_type = "memory";
		/* We expect the bootloader to fill in the reg */
		reg = <0 0 0 0>;
	};

	soc {
		clocks {
			osc1 {
				clock-frequency = <25000000>;
			};
		};

		sys_hps_bridges: bridge@80000000 {
			compatible = "simple-bus";
			reg = <0x80000000 0x40000000>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x00000000 0x80000000 0x40000000>;

			axi_sysid_0: axi-sysid-0@00018000 {
				compatible = "adi,axi-sysid-1.00.a";
				reg = <0x00018000 0x8000>;
			};

			sys_gpio_in: gpio@00 {
				compatible = "altr,pio-1.0";
				reg = <0x00000000 0x00000010>;
				altr,gpio-bank-width = <32>;
				resetvalue = <0>;
				interrupts = <0 22 4>;
				altr,interrupt-type = <0>;
				#gpio-cells = <2>;
				gpio-controller;
				#interrupt-cells = <2>;
				interrupt-controller;
			};

			sys_gpio_out: gpio@20 {
				compatible = "altr,pio-1.0";
				reg = <0x00000020 0x00000010>;
				altr,gpio-bank-width = <32>;
				resetvalue = <0>;
				#gpio-cells = <2>;
				gpio-controller;
			};

			sys_gpio_bd: gpio@d0 {
				compatible = "altr,pio-1.0";
				reg = <0x000000d0 0x00000010>;
				altr,gpio-bank-width = <32>;
				resetvalue = <0>;
				interrupts = <0 23 4>;
				altr,interrupt-type = <0>;
				#gpio-cells = <2>;
				gpio-controller;
				#interrupt-cells = <2>;
				interrupt-controller;
			};
		};
	};
};

&gpio1 {
	status = "okay";
};

&gmac0 {
	status = "okay";
	phy-mode = "rgmii";
	phy-handle = <&phy0>;

	max-frame-size = <9000>;

	mdio0 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "snps,dwmac-mdio";
		phy0: ethernet-phy@0 {
			reg = <4>;

			txd0-skew-ps = <0>; /* -420ps */
			txd1-skew-ps = <0>; /* -420ps */
			txd2-skew-ps = <0>; /* -420ps */
			txd3-skew-ps = <0>; /* -420ps */
			rxd0-skew-ps = <420>; /* 0ps */
			rxd1-skew-ps = <420>; /* 0ps */
			rxd2-skew-ps = <420>; /* 0ps */
			rxd3-skew-ps = <420>; /* 0ps */
			txen-skew-ps = <0>; /* -420ps */
			txc-skew-ps = <900>; /* 0ps */
			rxdv-skew-ps = <420>; /* 0ps */
			rxc-skew-ps = <1680>; /* 780ps */
		};
	};
};

&mmc {
	status = "okay";
	cap-sd-highspeed;
	broken-cd;
	bus-width = <4>;
};

&osc1 {
	clock-frequency = <25000000>;
};

&uart0 {
	status = "okay";
};

&usb0 {
	status = "okay";
	disable-over-current;
};

&watchdog0 {
	status = "okay";
};

// &qspi {
// 	status = "okay";
// 	flash@0 {
// 		#address-cells = <1>;
// 		#size-cells = <1>;
// 		compatible = "micron,mt25qu02g", "jedec,spi-nor";
// 		reg = <0>;
// 		spi-max-frequency = <100000000>;

		m25p,fast-read;
		cdns,page-size = <256>;
		cdns,block-size = <16>;
		cdns,read-delay = <2>;
		cdns,tshsl-ns = <50>;
		cdns,tsd2d-ns = <50>;
		cdns,tchsh-ns = <4>;
		cdns,tslch-ns = <4>;

// 		partitions {
// 			compatible = "fixed-partitions";
// 			#address-cells = <1>;
// 			#size-cells = <1>;

// 			qspi_boot: partition@0 {
// 				label = "Boot and fpga data";
// 				reg = <0x0 0x03FE0000>;
// 			};

// 			qspi_rootfs: partition@3FE0000 {
// 				label = "Root Filesystem - JFFS2";
// 				reg = <0x03FE0000 0x0C020000>;
// 			};
// 		};
// 	};
// };

&temp_volt {
	voltage {
		#address-cells = <1>;
		#size-cells = <0>;
		input@2 {
			label = "0.8V VCC";
			reg = <2>;
		};

		input@3 {
			label = "1.8V VCCIO_SDM";
			reg = <3>;
		};

		input@4 {
			label = "1.8V VCCPT";
			reg = <4>;
		};

		input@5 {
			label = "1.2V VCCCRCORE";
			reg = <5>;
		};

		input@6 {
			label = "0.9V VCCH";
			reg = <6>;
		};

		input@7 {
			label = "0.8V VCCL";
			reg = <7>;
		};
	};

	temperature {
		#address-cells = <1>;
		#size-cells = <0>;

		input@0 {
			label = "Main Die SDM";
			reg = <0x0>;
		};

		input@10000 {
			label = "Main Die corner bottom left max";
			reg = <0x10000>;
		};

		input@20000 {
			label = "Main Die corner top left max";
			reg = <0x20000>;
		};

		input@30000 {
			label = "Main Die corner bottom right max";
			reg = <0x30000>;
		};

		input@40000 {
			label = "Main Die corner top right max";
			reg = <0x40000>;
		};
	};
};