// Seed: 4141180792
module module_0 (
    input uwire id_0,
    input tri0  id_1
);
  always id_3 <= 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1
    , id_12,
    output tri id_2,
    input wand id_3,
    output wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output wire id_8,
    input wire id_9,
    output wire id_10
);
  module_0(
      id_5, id_0
  );
  supply1 id_13 = 1;
  wire id_14;
endmodule
module module_2 (
    input wire id_0,
    output uwire id_1,
    output wire id_2,
    input supply1 id_3,
    output tri id_4,
    input tri1 id_5,
    output wire id_6,
    output logic id_7,
    output tri0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input wand id_11,
    output wor id_12,
    input wire id_13,
    input wor id_14,
    output wor id_15,
    output supply0 id_16
);
  initial id_7 <= 1;
  xnor (id_16, id_11, id_9, id_10, id_14, id_0, id_13, id_18, id_5, id_3);
  id_18(
      .id_0(id_15), .id_1((id_2) - 1), .id_2(id_10), .id_3(id_9), .id_4(id_8), .id_5(1), .id_6(id_8)
  ); module_0(
      id_14, id_11
  );
endmodule
