// Seed: 511387224
module module_0 (
    id_1
);
  input wire id_1;
  uwire id_2;
  assign id_3 = id_2;
  wire id_4, id_5;
  assign id_3 = -1;
  assign module_1.type_3 = 0;
  wire id_6;
  wire id_7;
  parameter id_8 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wire id_4
);
  wire id_6;
  module_0 modCall_1 (id_6);
endmodule
program module_2 (
    output logic id_0,
    input  logic id_1
);
  logic id_3 = id_1;
  wire  id_4;
  module_0 modCall_1 (id_4);
  always id_0 <= id_3;
endmodule
