// Seed: 1173884819
module module_0 (
    output uwire id_0
    , id_7,
    output tri0 id_1,
    input wor id_2,
    input uwire id_3,
    input supply0 id_4,
    output uwire id_5
);
  assign id_0 = id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd80,
    parameter id_6 = 32'd86
) (
    input wor _id_0,
    output supply1 id_1,
    input tri id_2,
    output supply1 id_3
);
  logic [id_0 : id_0] id_5;
  ;
  wire _id_6;
  tri id_7 = -1;
  wire [1  <  -1 : id_6] id_8;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_2,
      id_2,
      id_2,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
