Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df29c2f6e2044f84bbf85ac3a1f043ef --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot prueba_bd_wrapper_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.prueba_bd_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "prueba_bd_wrapper_time_synth.sdf", for root module "prueba_bd_wrapper".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "prueba_bd_wrapper_time_synth.sdf", for root module "prueba_bd_wrapper".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.PULLUP
Compiling module xil_defaultlib.dbg_hub_CV
Compiling module simprims_ver.GND
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.prueba_bd_AES256_v2_0_1_AES256_d...
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.prueba_bd_AES256_v2_0_1_AES256_e...
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.prueba_bd_AES256_v2_0_1_AES256_k...
Compiling module xil_defaultlib.prueba_bd_AES256_v2_0_1_AES256_d...
Compiling module xil_defaultlib.prueba_bd_AES256_v2_0_1_AES256_v...
Compiling module xil_defaultlib.prueba_bd_AES256_v2_0_1_AES256_v...
Compiling module xil_defaultlib.prueba_bd_AES256_v2_0_1
Compiling module simprims_ver.RAMD64E(RAM_ADDRESS_MASK=2'b11,R...
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.prueba_bd_ila_0_0_blk_mem_gen_v8...
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.SRLC32E_default
Compiling module simprims_ver.SRLC16E_default
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
