From 368dd38fc198fcc411bdcd5498a7e0c1f9baf434 Mon Sep 17 00:00:00 2001
From: Matteo Lisi <matteo.lisi@engicam.com>
Date: Thu, 17 Oct 2019 13:46:17 +0200
Subject: [PATCH] fix sdhc1 pads

---
 .../dts/engicam/icore-imx8mm-ctouch2-amp10.dts | 18 ++++++++----------
 arch/arm64/boot/dts/engicam/icore-imx8mm.dts   | 16 +++++++---------
 2 files changed, 15 insertions(+), 19 deletions(-)

diff --git a/arch/arm64/boot/dts/engicam/icore-imx8mm-ctouch2-amp10.dts b/arch/arm64/boot/dts/engicam/icore-imx8mm-ctouch2-amp10.dts
index d4d11ce6e615..16561a8eac6b 100755
--- a/arch/arm64/boot/dts/engicam/icore-imx8mm-ctouch2-amp10.dts
+++ b/arch/arm64/boot/dts/engicam/icore-imx8mm-ctouch2-amp10.dts
@@ -294,12 +294,12 @@
 
 		pinctrl_usdhc1: usdhc1grp {
 			fsl,pins = <
-				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x190
-				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d0
-				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d0
-				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d0
-				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d0
-				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d0
+				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x196
+				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d6
+				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d6
+				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d6
+				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d6
+				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d6
 			>;
 		};
 
@@ -678,10 +678,8 @@
 };
 
 &usdhc1 {
-	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
-	pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
-	pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;	
 	bus-width = <4>;
 	pm-ignore-notify;
 	keep-power-in-suspend;
diff --git a/arch/arm64/boot/dts/engicam/icore-imx8mm.dts b/arch/arm64/boot/dts/engicam/icore-imx8mm.dts
index f7f6d86eaf95..fab12f6090ae 100755
--- a/arch/arm64/boot/dts/engicam/icore-imx8mm.dts
+++ b/arch/arm64/boot/dts/engicam/icore-imx8mm.dts
@@ -314,12 +314,12 @@
 
 		pinctrl_usdhc1: usdhc1grp {
 			fsl,pins = <
-				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x190
-				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d0
-				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d0
-				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d0
-				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d0
-				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d0
+				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x196
+				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d6
+				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d6
+				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d6
+				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d6
+				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d6
 			>;
 		};
 
@@ -804,10 +804,8 @@
 };
 
 &usdhc1 {
-	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
-	pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
-	pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
 	bus-width = <4>;
 	pm-ignore-notify;
 	keep-power-in-suspend;
-- 
2.17.1

