Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr  3 20:44:38 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.536        0.000                      0                 1522        0.036        0.000                      0                 1522       54.305        0.000                       0                   557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.536        0.000                      0                 1518        0.036        0.000                      0                 1518       54.305        0.000                       0                   557  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.791        0.000                      0                    4        0.569        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.449ns  (logic 60.347ns (58.335%)  route 43.102ns (41.665%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.451     7.053    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.177 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.911     8.088    sm/D_game_tick_q_i_29_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.212 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.842     9.055    sm/ram_reg_i_151_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.179 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.864    11.043    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.167 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.062    12.229    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.153    12.382 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.432    12.815    sm/M_alum_a[31]
    SLICE_X59Y16         LUT2 (Prop_lut2_I1_O)        0.327    13.142 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.142    alum/S[0]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.674 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.743 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.052    15.795    alum/temp_out0[31]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.168 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.168    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.718 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.174 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.174    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.288    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.402 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.402    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.516 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.992    18.664    alum/temp_out0[30]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.993 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.543 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.543    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.657    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.885    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.999 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.999    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.113 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.227 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.227    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.341 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.341    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.498 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.189    21.687    alum/temp_out0[29]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.487 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.487    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.604 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.721 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.721    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.838 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.955 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.955    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.072 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.189 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.189    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.306 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.306    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.463 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.956    24.419    alum/temp_out0[28]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.751 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.284 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.284    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.401 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.401    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.518 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.518    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.635 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.752 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.869 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.869    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.986 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.103 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.103    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.260 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.901    27.162    alum/temp_out0[27]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.494 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.044 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.044    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.158 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.272 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.272    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.386    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.500    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.614    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.842    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.999 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.064    30.063    alum/temp_out0[26]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.392 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.392    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.925 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.042 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.159 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.159    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.276 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.393 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.393    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.510 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.510    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.627 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.627    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.744 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.901 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.016    32.917    alum/temp_out0[25]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.705 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.705    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.819 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.933 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.933    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.047 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.047    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.161 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.161    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.275 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.275    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.389 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.389    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.503 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.512    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.669 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    35.709    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.038 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.038    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.588 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.588    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.702 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.702    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.816 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.816    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.930 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.395    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.552 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.971    38.523    alum/temp_out0[23]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.852 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.852    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.385 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.502 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.502    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.619 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.619    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.853 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.853    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.970 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.970    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.087 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.087    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.204 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.213    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.370 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.071    41.440    alum/temp_out0[22]
    SLICE_X51Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.228 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.228    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.456 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.456    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.570 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.570    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.684 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.684    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.798 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.798    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.912 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.912    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.026 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.035    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.192 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.099    44.292    alum/temp_out0[21]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.077 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.077    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.191    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.305    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.419    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.533 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.533    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.647 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.884    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.041 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.932    46.973    alum/temp_out0[20]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.302 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.302    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.852 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.852    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.966 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.966    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.080 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.080    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.194 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.659    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.816 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.012    49.828    alum/temp_out0[19]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.157 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.157    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.707 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.821 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.821    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.935 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.935    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.049 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.049    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.163 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.163    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.277 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.277    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.391 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.391    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.505 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.514    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.671 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.954    52.625    alum/temp_out0[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.954 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.954    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.487 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.604 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.604    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.721 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.838 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.955 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.955    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.072 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.072    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.189 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.189    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.306 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.315    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.472 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.125    55.597    alum/temp_out0[17]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.929 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.929    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.434 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.929    58.362    alum/temp_out0[16]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.691 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.691    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.241 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.355 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.355    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.469 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.469    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.583 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.583    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.697 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.697    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.811 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.811    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.925 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.925    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.039 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.039    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.196 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.951    61.147    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    61.476 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.476    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.026 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.026    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.140 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.254 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.254    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.368 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.368    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.482 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.482    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.596 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.596    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.710 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.710    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.824 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.824    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.981 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.058    64.039    alum/temp_out0[14]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.368 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.368    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.918 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.918    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.032 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.032    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.146 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.146    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.260 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.260    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.374    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.488    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.602    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.716    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.873 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.066    66.939    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.724 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.952 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.952    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.066 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.066    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.180 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.180    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.294 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.294    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.408 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.408    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.522 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.522    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.679 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.004    69.683    alum/temp_out0[12]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.012 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.012    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.545 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.545    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.662 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.662    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.779 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.779    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.896 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.896    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.013 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.013    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.130 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.130    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.247 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.247    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.364 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.364    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.521 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.166    72.687    alum/temp_out0[11]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    73.019 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.019    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.569 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.569    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.683 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.683    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.797 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.797    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.911 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.911    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.025 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.025    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.139 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.139    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.253    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.367    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.524 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.891    75.414    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.743 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.743    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.293 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.293    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.407 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.407    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.521 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.521    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.635 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.635    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.749 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.749    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.863 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.863    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.977 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.977    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.091 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.091    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.248 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.864    78.113    alum/temp_out0[9]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.785    80.732    alum/temp_out0[8]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    81.061 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.061    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.594 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.594    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.711 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.711    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.828 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.828    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.945 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.945    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.062 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.179 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.179    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.296 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.413 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.570 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.308    83.877    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.209 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.209    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.610 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.610    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.724 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.724    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.838 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.838    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.952 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.952    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.066 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.565 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.133    86.698    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.027 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.577 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.691 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.805 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.805    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.919 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.919    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.033 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.033    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.147 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.147    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.261 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.375 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.375    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.532 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.238    89.771    alum/temp_out0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.556 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.556    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.670 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.670    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.784 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.784    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.898 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.898    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.012 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.012    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.126 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.126    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.240    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.354    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.511 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    92.435    alum/temp_out0[4]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    92.764 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.297 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.414 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.414    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.531 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.648 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.648    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.765 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.765    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.882 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.882    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.999 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.999    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.116 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.116    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.273 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.200    95.473    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.805 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    95.805    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.355 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.355    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.469 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.469    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.583 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.583    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.697 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.697    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.811 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.811    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.925 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.925    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.039 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.039    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.254    98.450    alum/temp_out0[2]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    98.779 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.429 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.429    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.546 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.663 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.663    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.780 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.780    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.897 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.897    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.014 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.014    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.131 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.131    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.288 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.335   101.623    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   101.955 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.955    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.505 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.619 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.619    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.733 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.733    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.847 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.847    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.961 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.961    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.075 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.075    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.189 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.189    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.303 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.303    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.460 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.898    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.227 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.403   104.630    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X53Y13         LUT4 (Prop_lut4_I1_O)        0.124   104.754 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.167    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.291 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.271   106.562    sm/D_states_q_reg[4]_0[0]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.120   106.682 f  sm/D_states_q[3]_i_10/O
                         net (fo=1, routed)           0.435   107.117    sm/D_states_q[3]_i_10_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I4_O)        0.327   107.444 f  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.648   108.093    sm/D_states_q[3]_i_2_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I0_O)        0.124   108.217 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.379   108.596    sm/D_states_d__0[3]
    SLICE_X33Y8          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.444   115.960    sm/clk
    SLICE_X33Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X33Y8          FDSE (Setup_fdse_C_D)       -0.067   116.132    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.132    
                         arrival time                        -108.596    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.609ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.395ns  (logic 60.148ns (58.173%)  route 43.247ns (41.827%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.451     7.053    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.177 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.911     8.088    sm/D_game_tick_q_i_29_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.212 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.842     9.055    sm/ram_reg_i_151_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.179 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.864    11.043    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.167 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.062    12.229    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.153    12.382 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.432    12.815    sm/M_alum_a[31]
    SLICE_X59Y16         LUT2 (Prop_lut2_I1_O)        0.327    13.142 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.142    alum/S[0]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.674 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.743 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.052    15.795    alum/temp_out0[31]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.168 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.168    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.718 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.174 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.174    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.288    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.402 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.402    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.516 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.992    18.664    alum/temp_out0[30]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.993 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.543 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.543    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.657    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.885    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.999 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.999    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.113 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.227 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.227    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.341 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.341    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.498 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.189    21.687    alum/temp_out0[29]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.487 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.487    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.604 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.721 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.721    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.838 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.955 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.955    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.072 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.189 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.189    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.306 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.306    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.463 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.956    24.419    alum/temp_out0[28]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.751 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.284 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.284    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.401 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.401    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.518 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.518    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.635 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.752 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.869 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.869    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.986 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.103 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.103    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.260 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.901    27.162    alum/temp_out0[27]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.494 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.044 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.044    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.158 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.272 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.272    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.386    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.500    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.614    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.842    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.999 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.064    30.063    alum/temp_out0[26]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.392 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.392    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.925 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.042 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.159 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.159    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.276 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.393 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.393    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.510 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.510    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.627 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.627    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.744 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.901 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.016    32.917    alum/temp_out0[25]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.705 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.705    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.819 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.933 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.933    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.047 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.047    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.161 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.161    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.275 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.275    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.389 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.389    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.503 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.512    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.669 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    35.709    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.038 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.038    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.588 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.588    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.702 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.702    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.816 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.816    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.930 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.395    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.552 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.971    38.523    alum/temp_out0[23]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.852 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.852    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.385 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.502 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.502    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.619 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.619    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.853 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.853    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.970 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.970    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.087 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.087    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.204 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.213    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.370 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.071    41.440    alum/temp_out0[22]
    SLICE_X51Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.228 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.228    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.456 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.456    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.570 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.570    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.684 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.684    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.798 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.798    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.912 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.912    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.026 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.035    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.192 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.099    44.292    alum/temp_out0[21]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.077 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.077    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.191    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.305    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.419    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.533 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.533    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.647 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.884    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.041 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.932    46.973    alum/temp_out0[20]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.302 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.302    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.852 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.852    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.966 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.966    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.080 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.080    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.194 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.659    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.816 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.012    49.828    alum/temp_out0[19]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.157 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.157    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.707 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.821 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.821    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.935 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.935    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.049 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.049    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.163 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.163    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.277 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.277    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.391 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.391    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.505 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.514    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.671 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.954    52.625    alum/temp_out0[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.954 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.954    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.487 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.604 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.604    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.721 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.838 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.955 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.955    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.072 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.072    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.189 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.189    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.306 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.315    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.472 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.125    55.597    alum/temp_out0[17]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.929 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.929    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.434 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.929    58.362    alum/temp_out0[16]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.691 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.691    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.241 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.355 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.355    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.469 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.469    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.583 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.583    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.697 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.697    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.811 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.811    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.925 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.925    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.039 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.039    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.196 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.951    61.147    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    61.476 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.476    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.026 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.026    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.140 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.254 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.254    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.368 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.368    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.482 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.482    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.596 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.596    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.710 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.710    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.824 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.824    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.981 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.058    64.039    alum/temp_out0[14]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.368 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.368    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.918 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.918    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.032 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.032    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.146 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.146    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.260 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.260    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.374    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.488    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.602    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.716    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.873 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.066    66.939    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.724 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.952 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.952    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.066 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.066    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.180 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.180    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.294 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.294    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.408 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.408    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.522 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.522    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.679 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.004    69.683    alum/temp_out0[12]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.012 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.012    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.545 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.545    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.662 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.662    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.779 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.779    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.896 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.896    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.013 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.013    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.130 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.130    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.247 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.247    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.364 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.364    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.521 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.166    72.687    alum/temp_out0[11]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    73.019 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.019    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.569 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.569    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.683 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.683    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.797 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.797    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.911 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.911    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.025 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.025    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.139 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.139    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.253    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.367    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.524 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.891    75.414    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.743 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.743    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.293 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.293    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.407 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.407    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.521 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.521    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.635 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.635    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.749 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.749    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.863 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.863    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.977 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.977    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.091 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.091    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.248 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.864    78.113    alum/temp_out0[9]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.785    80.732    alum/temp_out0[8]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    81.061 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.061    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.594 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.594    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.711 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.711    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.828 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.828    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.945 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.945    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.062 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.179 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.179    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.296 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.413 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.570 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.308    83.877    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.209 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.209    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.610 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.610    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.724 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.724    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.838 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.838    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.952 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.952    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.066 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.565 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.133    86.698    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.027 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.577 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.691 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.805 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.805    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.919 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.919    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.033 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.033    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.147 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.147    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.261 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.375 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.375    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.532 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.238    89.771    alum/temp_out0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.556 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.556    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.670 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.670    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.784 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.784    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.898 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.898    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.012 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.012    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.126 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.126    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.240    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.354    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.511 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    92.435    alum/temp_out0[4]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    92.764 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.297 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.414 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.414    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.531 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.648 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.648    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.765 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.765    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.882 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.882    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.999 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.999    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.116 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.116    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.273 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.200    95.473    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.805 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    95.805    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.355 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.355    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.469 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.469    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.583 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.583    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.697 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.697    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.811 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.811    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.925 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.925    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.039 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.039    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.254    98.450    alum/temp_out0[2]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    98.779 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.429 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.429    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.546 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.663 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.663    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.780 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.780    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.897 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.897    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.014 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.014    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.131 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.131    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.288 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.335   101.623    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   101.955 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.955    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.505 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.619 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.619    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.733 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.733    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.847 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.847    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.961 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.961    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.075 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.075    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.189 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.189    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.303 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.303    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.460 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.898    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.227 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.403   104.630    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X53Y13         LUT4 (Prop_lut4_I1_O)        0.124   104.754 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.167    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.291 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.199   106.489    sm/D_states_q_reg[4]_0[0]
    SLICE_X30Y8          LUT6 (Prop_lut6_I4_O)        0.124   106.613 f  sm/D_states_q[1]_i_16/O
                         net (fo=1, routed)           0.425   107.038    sm/D_states_q[1]_i_16_n_0
    SLICE_X30Y8          LUT3 (Prop_lut3_I2_O)        0.124   107.162 r  sm/D_states_q[1]_i_4/O
                         net (fo=3, routed)           0.734   107.897    sm/D_states_q[1]_i_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I2_O)        0.124   108.021 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.521   108.542    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X31Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.443   115.959    sm/clk
    SLICE_X31Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X31Y9          FDRE (Setup_fdre_C_D)       -0.047   116.151    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.151    
                         arrival time                        -108.542    
  -------------------------------------------------------------------
                         slack                                  7.609    

Slack (MET) :             7.720ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.251ns  (logic 60.148ns (58.254%)  route 43.103ns (41.746%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.451     7.053    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.177 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.911     8.088    sm/D_game_tick_q_i_29_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.212 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.842     9.055    sm/ram_reg_i_151_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.179 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.864    11.043    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.167 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.062    12.229    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.153    12.382 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.432    12.815    sm/M_alum_a[31]
    SLICE_X59Y16         LUT2 (Prop_lut2_I1_O)        0.327    13.142 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.142    alum/S[0]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.674 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.743 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.052    15.795    alum/temp_out0[31]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.168 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.168    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.718 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.174 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.174    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.288    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.402 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.402    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.516 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.992    18.664    alum/temp_out0[30]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.993 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.543 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.543    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.657    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.885    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.999 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.999    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.113 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.227 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.227    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.341 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.341    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.498 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.189    21.687    alum/temp_out0[29]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.487 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.487    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.604 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.721 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.721    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.838 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.955 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.955    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.072 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.189 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.189    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.306 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.306    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.463 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.956    24.419    alum/temp_out0[28]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.751 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.284 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.284    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.401 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.401    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.518 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.518    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.635 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.752 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.869 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.869    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.986 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.103 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.103    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.260 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.901    27.162    alum/temp_out0[27]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.494 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.044 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.044    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.158 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.272 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.272    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.386    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.500    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.614    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.842    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.999 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.064    30.063    alum/temp_out0[26]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.392 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.392    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.925 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.042 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.159 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.159    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.276 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.393 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.393    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.510 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.510    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.627 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.627    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.744 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.901 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.016    32.917    alum/temp_out0[25]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.705 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.705    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.819 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.933 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.933    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.047 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.047    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.161 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.161    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.275 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.275    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.389 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.389    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.503 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.512    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.669 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    35.709    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.038 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.038    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.588 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.588    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.702 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.702    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.816 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.816    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.930 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.395    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.552 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.971    38.523    alum/temp_out0[23]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.852 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.852    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.385 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.502 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.502    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.619 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.619    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.853 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.853    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.970 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.970    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.087 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.087    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.204 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.213    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.370 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.071    41.440    alum/temp_out0[22]
    SLICE_X51Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.228 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.228    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.456 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.456    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.570 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.570    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.684 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.684    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.798 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.798    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.912 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.912    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.026 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.035    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.192 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.099    44.292    alum/temp_out0[21]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.077 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.077    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.191    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.305    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.419    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.533 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.533    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.647 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.884    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.041 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.932    46.973    alum/temp_out0[20]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.302 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.302    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.852 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.852    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.966 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.966    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.080 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.080    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.194 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.659    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.816 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.012    49.828    alum/temp_out0[19]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.157 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.157    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.707 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.821 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.821    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.935 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.935    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.049 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.049    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.163 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.163    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.277 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.277    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.391 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.391    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.505 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.514    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.671 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.954    52.625    alum/temp_out0[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.954 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.954    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.487 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.604 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.604    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.721 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.838 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.955 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.955    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.072 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.072    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.189 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.189    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.306 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.315    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.472 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.125    55.597    alum/temp_out0[17]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.929 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.929    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.434 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.929    58.362    alum/temp_out0[16]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.691 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.691    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.241 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.355 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.355    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.469 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.469    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.583 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.583    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.697 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.697    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.811 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.811    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.925 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.925    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.039 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.039    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.196 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.951    61.147    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    61.476 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.476    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.026 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.026    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.140 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.254 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.254    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.368 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.368    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.482 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.482    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.596 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.596    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.710 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.710    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.824 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.824    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.981 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.058    64.039    alum/temp_out0[14]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.368 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.368    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.918 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.918    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.032 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.032    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.146 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.146    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.260 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.260    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.374    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.488    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.602    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.716    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.873 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.066    66.939    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.724 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.952 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.952    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.066 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.066    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.180 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.180    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.294 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.294    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.408 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.408    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.522 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.522    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.679 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.004    69.683    alum/temp_out0[12]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.012 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.012    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.545 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.545    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.662 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.662    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.779 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.779    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.896 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.896    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.013 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.013    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.130 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.130    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.247 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.247    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.364 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.364    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.521 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.166    72.687    alum/temp_out0[11]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    73.019 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.019    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.569 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.569    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.683 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.683    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.797 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.797    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.911 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.911    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.025 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.025    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.139 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.139    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.253    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.367    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.524 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.891    75.414    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.743 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.743    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.293 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.293    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.407 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.407    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.521 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.521    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.635 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.635    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.749 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.749    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.863 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.863    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.977 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.977    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.091 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.091    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.248 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.864    78.113    alum/temp_out0[9]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.785    80.732    alum/temp_out0[8]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    81.061 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.061    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.594 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.594    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.711 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.711    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.828 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.828    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.945 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.945    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.062 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.179 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.179    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.296 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.413 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.570 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.308    83.877    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.209 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.209    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.610 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.610    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.724 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.724    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.838 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.838    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.952 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.952    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.066 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.565 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.133    86.698    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.027 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.577 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.691 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.805 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.805    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.919 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.919    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.033 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.033    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.147 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.147    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.261 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.375 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.375    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.532 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.238    89.771    alum/temp_out0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.556 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.556    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.670 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.670    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.784 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.784    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.898 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.898    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.012 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.012    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.126 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.126    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.240    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.354    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.511 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    92.435    alum/temp_out0[4]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    92.764 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.297 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.414 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.414    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.531 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.648 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.648    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.765 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.765    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.882 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.882    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.999 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.999    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.116 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.116    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.273 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.200    95.473    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.805 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    95.805    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.355 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.355    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.469 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.469    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.583 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.583    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.697 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.697    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.811 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.811    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.925 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.925    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.039 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.039    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.254    98.450    alum/temp_out0[2]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    98.779 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.429 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.429    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.546 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.663 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.663    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.780 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.780    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.897 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.897    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.014 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.014    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.131 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.131    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.288 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.335   101.623    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   101.955 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.955    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.505 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.619 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.619    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.733 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.733    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.847 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.847    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.961 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.961    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.075 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.075    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.189 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.189    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.303 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.303    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.460 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.898    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.227 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.403   104.630    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X53Y13         LUT4 (Prop_lut4_I1_O)        0.124   104.754 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.167    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.291 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.199   106.489    sm/D_states_q_reg[4]_0[0]
    SLICE_X30Y8          LUT6 (Prop_lut6_I4_O)        0.124   106.613 f  sm/D_states_q[1]_i_16/O
                         net (fo=1, routed)           0.425   107.038    sm/D_states_q[1]_i_16_n_0
    SLICE_X30Y8          LUT3 (Prop_lut3_I2_O)        0.124   107.162 r  sm/D_states_q[1]_i_4/O
                         net (fo=3, routed)           0.731   107.894    sm/D_states_q[1]_i_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I2_O)        0.124   108.018 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   108.397    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X31Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.443   115.959    sm/clk
    SLICE_X31Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X31Y9          FDRE (Setup_fdre_C_D)       -0.081   116.117    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.117    
                         arrival time                        -108.397    
  -------------------------------------------------------------------
                         slack                                  7.720    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.493ns  (logic 60.019ns (58.559%)  route 42.474ns (41.441%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=26 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.451     7.053    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.177 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.911     8.088    sm/D_game_tick_q_i_29_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.212 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.842     9.055    sm/ram_reg_i_151_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.179 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.864    11.043    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.167 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.062    12.229    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.153    12.382 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.432    12.815    sm/M_alum_a[31]
    SLICE_X59Y16         LUT2 (Prop_lut2_I1_O)        0.327    13.142 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.142    alum/S[0]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.674 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.743 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.052    15.795    alum/temp_out0[31]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.168 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.168    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.718 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.174 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.174    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.288    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.402 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.402    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.516 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.992    18.664    alum/temp_out0[30]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.993 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.543 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.543    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.657    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.885    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.999 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.999    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.113 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.227 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.227    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.341 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.341    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.498 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.189    21.687    alum/temp_out0[29]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.487 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.487    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.604 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.721 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.721    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.838 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.955 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.955    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.072 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.189 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.189    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.306 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.306    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.463 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.956    24.419    alum/temp_out0[28]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.751 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.284 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.284    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.401 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.401    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.518 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.518    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.635 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.752 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.869 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.869    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.986 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.103 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.103    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.260 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.901    27.162    alum/temp_out0[27]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.494 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.044 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.044    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.158 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.272 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.272    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.386    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.500    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.614    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.842    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.999 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.064    30.063    alum/temp_out0[26]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.392 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.392    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.925 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.042 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.159 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.159    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.276 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.393 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.393    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.510 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.510    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.627 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.627    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.744 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.901 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.016    32.917    alum/temp_out0[25]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.705 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.705    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.819 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.933 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.933    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.047 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.047    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.161 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.161    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.275 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.275    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.389 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.389    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.503 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.512    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.669 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    35.709    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.038 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.038    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.588 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.588    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.702 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.702    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.816 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.816    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.930 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.395    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.552 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.971    38.523    alum/temp_out0[23]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.852 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.852    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.385 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.502 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.502    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.619 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.619    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.853 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.853    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.970 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.970    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.087 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.087    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.204 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.213    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.370 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.071    41.440    alum/temp_out0[22]
    SLICE_X51Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.228 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.228    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.456 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.456    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.570 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.570    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.684 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.684    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.798 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.798    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.912 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.912    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.026 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.035    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.192 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.099    44.292    alum/temp_out0[21]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.077 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.077    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.191    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.305    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.419    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.533 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.533    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.647 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.884    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.041 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.932    46.973    alum/temp_out0[20]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.302 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.302    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.852 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.852    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.966 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.966    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.080 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.080    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.194 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.659    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.816 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.012    49.828    alum/temp_out0[19]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.157 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.157    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.707 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.821 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.821    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.935 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.935    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.049 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.049    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.163 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.163    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.277 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.277    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.391 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.391    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.505 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.514    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.671 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.954    52.625    alum/temp_out0[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.954 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.954    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.487 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.604 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.604    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.721 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.838 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.955 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.955    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.072 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.072    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.189 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.189    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.306 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.315    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.472 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.125    55.597    alum/temp_out0[17]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.929 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.929    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.434 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.929    58.362    alum/temp_out0[16]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.691 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.691    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.241 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.355 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.355    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.469 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.469    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.583 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.583    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.697 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.697    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.811 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.811    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.925 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.925    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.039 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.039    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.196 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.951    61.147    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    61.476 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.476    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.026 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.026    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.140 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.254 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.254    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.368 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.368    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.482 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.482    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.596 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.596    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.710 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.710    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.824 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.824    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.981 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.058    64.039    alum/temp_out0[14]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.368 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.368    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.918 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.918    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.032 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.032    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.146 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.146    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.260 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.260    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.374    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.488    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.602    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.716    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.873 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.066    66.939    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.724 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.952 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.952    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.066 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.066    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.180 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.180    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.294 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.294    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.408 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.408    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.522 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.522    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.679 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.004    69.683    alum/temp_out0[12]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.012 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.012    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.545 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.545    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.662 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.662    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.779 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.779    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.896 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.896    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.013 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.013    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.130 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.130    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.247 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.247    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.364 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.364    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.521 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.166    72.687    alum/temp_out0[11]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    73.019 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.019    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.569 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.569    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.683 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.683    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.797 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.797    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.911 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.911    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.025 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.025    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.139 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.139    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.253    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.367    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.524 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.891    75.414    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.743 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.743    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.293 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.293    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.407 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.407    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.521 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.521    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.635 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.635    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.749 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.749    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.863 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.863    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.977 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.977    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.091 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.091    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.248 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.864    78.113    alum/temp_out0[9]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.785    80.732    alum/temp_out0[8]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    81.061 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.061    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.594 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.594    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.711 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.711    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.828 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.828    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.945 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.945    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.062 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.179 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.179    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.296 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.413 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.570 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.308    83.877    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.209 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.209    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.610 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.610    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.724 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.724    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.838 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.838    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.952 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.952    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.066 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.565 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.133    86.698    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.027 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.577 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.691 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.805 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.805    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.919 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.919    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.033 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.033    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.147 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.147    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.261 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.375 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.375    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.532 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.238    89.771    alum/temp_out0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.556 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.556    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.670 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.670    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.784 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.784    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.898 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.898    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.012 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.012    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.126 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.126    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.240    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.354    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.511 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    92.435    alum/temp_out0[4]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    92.764 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.297 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.414 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.414    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.531 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.648 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.648    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.765 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.765    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.882 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.882    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.999 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.999    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.116 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.116    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.273 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.200    95.473    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.805 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    95.805    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.355 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.355    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.469 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.469    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.583 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.583    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.697 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.697    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.811 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.811    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.925 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.925    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.039 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.039    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.254    98.450    alum/temp_out0[2]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    98.779 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.429 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.429    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.546 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.663 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.663    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.780 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.780    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.897 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.897    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.014 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.014    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.131 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.131    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.288 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.335   101.623    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   101.955 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.955    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.505 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.619 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.619    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.733 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.733    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.847 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.847    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.961 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.961    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.075 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.075    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.189 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.189    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.303 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.303    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.460 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.898    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.227 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.403   104.630    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X53Y13         LUT4 (Prop_lut4_I1_O)        0.124   104.754 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.167    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.291 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.945   106.236    display/M_alum_out[0]
    SLICE_X47Y4          LUT6 (Prop_lut6_I5_O)        0.124   106.360 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           0.473   106.833    sm/ram_reg[0]
    SLICE_X47Y4          LUT4 (Prop_lut4_I2_O)        0.119   106.952 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.687   107.640    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.387    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.387    
                         arrival time                        -107.640    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             7.954ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.496ns  (logic 60.024ns (58.563%)  route 42.472ns (41.437%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=26 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.451     7.053    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.177 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.911     8.088    sm/D_game_tick_q_i_29_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.212 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.842     9.055    sm/ram_reg_i_151_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.179 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.864    11.043    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.167 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.062    12.229    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.153    12.382 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.432    12.815    sm/M_alum_a[31]
    SLICE_X59Y16         LUT2 (Prop_lut2_I1_O)        0.327    13.142 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.142    alum/S[0]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.674 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.743 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.052    15.795    alum/temp_out0[31]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.168 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.168    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.718 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.174 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.174    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.288    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.402 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.402    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.516 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.992    18.664    alum/temp_out0[30]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.993 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.543 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.543    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.657    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.885    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.999 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.999    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.113 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.227 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.227    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.341 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.341    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.498 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.189    21.687    alum/temp_out0[29]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.487 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.487    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.604 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.721 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.721    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.838 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.955 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.955    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.072 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.189 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.189    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.306 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.306    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.463 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.956    24.419    alum/temp_out0[28]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.751 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.284 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.284    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.401 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.401    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.518 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.518    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.635 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.752 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.869 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.869    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.986 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.103 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.103    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.260 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.901    27.162    alum/temp_out0[27]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.494 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.044 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.044    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.158 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.272 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.272    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.386    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.500    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.614    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.842    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.999 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.064    30.063    alum/temp_out0[26]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.392 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.392    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.925 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.042 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.159 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.159    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.276 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.393 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.393    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.510 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.510    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.627 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.627    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.744 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.901 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.016    32.917    alum/temp_out0[25]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.705 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.705    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.819 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.933 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.933    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.047 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.047    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.161 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.161    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.275 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.275    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.389 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.389    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.503 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.512    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.669 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    35.709    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.038 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.038    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.588 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.588    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.702 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.702    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.816 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.816    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.930 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.395    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.552 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.971    38.523    alum/temp_out0[23]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.852 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.852    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.385 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.502 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.502    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.619 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.619    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.853 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.853    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.970 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.970    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.087 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.087    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.204 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.213    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.370 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.071    41.440    alum/temp_out0[22]
    SLICE_X51Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.228 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.228    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.456 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.456    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.570 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.570    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.684 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.684    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.798 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.798    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.912 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.912    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.026 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.035    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.192 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.099    44.292    alum/temp_out0[21]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.077 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.077    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.191    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.305    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.419    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.533 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.533    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.647 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.884    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.041 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.932    46.973    alum/temp_out0[20]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.302 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.302    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.852 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.852    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.966 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.966    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.080 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.080    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.194 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.659    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.816 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.012    49.828    alum/temp_out0[19]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.157 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.157    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.707 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.821 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.821    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.935 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.935    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.049 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.049    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.163 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.163    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.277 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.277    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.391 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.391    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.505 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.514    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.671 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.954    52.625    alum/temp_out0[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.954 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.954    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.487 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.604 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.604    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.721 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.838 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.955 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.955    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.072 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.072    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.189 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.189    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.306 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.315    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.472 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.125    55.597    alum/temp_out0[17]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.929 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.929    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.434 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.929    58.362    alum/temp_out0[16]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.691 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.691    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.241 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.355 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.355    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.469 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.469    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.583 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.583    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.697 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.697    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.811 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.811    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.925 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.925    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.039 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.039    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.196 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.951    61.147    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    61.476 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.476    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.026 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.026    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.140 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.254 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.254    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.368 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.368    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.482 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.482    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.596 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.596    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.710 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.710    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.824 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.824    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.981 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.058    64.039    alum/temp_out0[14]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.368 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.368    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.918 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.918    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.032 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.032    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.146 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.146    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.260 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.260    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.374    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.488    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.602    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.716    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.873 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.066    66.939    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.724 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.952 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.952    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.066 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.066    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.180 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.180    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.294 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.294    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.408 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.408    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.522 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.522    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.679 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.004    69.683    alum/temp_out0[12]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.012 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.012    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.545 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.545    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.662 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.662    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.779 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.779    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.896 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.896    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.013 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.013    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.130 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.130    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.247 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.247    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.364 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.364    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.521 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.166    72.687    alum/temp_out0[11]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    73.019 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.019    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.569 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.569    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.683 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.683    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.797 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.797    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.911 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.911    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.025 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.025    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.139 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.139    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.253    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.367    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.524 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.891    75.414    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.743 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.743    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.293 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.293    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.407 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.407    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.521 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.521    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.635 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.635    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.749 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.749    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.863 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.863    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.977 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.977    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.091 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.091    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.248 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.864    78.113    alum/temp_out0[9]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.785    80.732    alum/temp_out0[8]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    81.061 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.061    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.594 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.594    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.711 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.711    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.828 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.828    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.945 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.945    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.062 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.179 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.179    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.296 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.413 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.570 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.308    83.877    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.209 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.209    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.610 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.610    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.724 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.724    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.838 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.838    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.952 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.952    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.066 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.565 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.133    86.698    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.027 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.577 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.691 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.805 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.805    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.919 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.919    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.033 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.033    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.147 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.147    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.261 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.375 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.375    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.532 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.238    89.771    alum/temp_out0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.556 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.556    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.670 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.670    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.784 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.784    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.898 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.898    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.012 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.012    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.126 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.126    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.240    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.354    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.511 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    92.435    alum/temp_out0[4]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    92.764 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.297 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.414 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.414    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.531 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.648 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.648    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.765 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.765    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.882 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.882    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.999 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.999    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.116 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.116    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.273 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.200    95.473    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.805 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    95.805    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.355 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.355    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.469 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.469    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.583 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.583    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.697 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.697    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.811 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.811    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.925 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.925    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.039 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.039    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.254    98.450    alum/temp_out0[2]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    98.779 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.429 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.429    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.546 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.663 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.663    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.780 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.780    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.897 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.897    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.014 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.014    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.131 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.131    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.288 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.335   101.623    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   101.955 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.955    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.505 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.619 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.619    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.733 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.733    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.847 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.847    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.961 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.961    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.075 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.075    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.189 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.189    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.303 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.303    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.460 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.898    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.227 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.403   104.630    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X53Y13         LUT4 (Prop_lut4_I1_O)        0.124   104.754 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.167    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.291 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.945   106.236    display/M_alum_out[0]
    SLICE_X47Y4          LUT6 (Prop_lut6_I5_O)        0.124   106.360 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           0.473   106.833    sm/ram_reg[0]
    SLICE_X47Y4          LUT4 (Prop_lut4_I0_O)        0.124   106.957 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.685   107.642    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -107.642    
  -------------------------------------------------------------------
                         slack                                  7.954    

Slack (MET) :             7.961ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.120ns  (logic 60.351ns (58.525%)  route 42.769ns (41.475%))
  Logic Levels:           324  (CARRY4=287 LUT2=3 LUT3=26 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.451     7.053    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.177 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.911     8.088    sm/D_game_tick_q_i_29_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.212 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.842     9.055    sm/ram_reg_i_151_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.179 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.864    11.043    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.167 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.062    12.229    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.153    12.382 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.432    12.815    sm/M_alum_a[31]
    SLICE_X59Y16         LUT2 (Prop_lut2_I1_O)        0.327    13.142 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.142    alum/S[0]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.674 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.743 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.052    15.795    alum/temp_out0[31]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.168 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.168    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.718 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.174 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.174    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.288    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.402 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.402    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.516 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.992    18.664    alum/temp_out0[30]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.993 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.543 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.543    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.657    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.885    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.999 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.999    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.113 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.227 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.227    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.341 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.341    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.498 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.189    21.687    alum/temp_out0[29]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.487 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.487    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.604 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.721 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.721    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.838 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.955 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.955    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.072 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.189 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.189    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.306 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.306    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.463 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.956    24.419    alum/temp_out0[28]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.751 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.284 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.284    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.401 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.401    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.518 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.518    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.635 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.752 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.869 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.869    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.986 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.103 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.103    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.260 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.901    27.162    alum/temp_out0[27]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.494 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.044 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.044    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.158 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.272 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.272    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.386    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.500    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.614    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.842    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.999 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.064    30.063    alum/temp_out0[26]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.392 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.392    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.925 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.042 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.159 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.159    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.276 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.393 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.393    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.510 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.510    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.627 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.627    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.744 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.901 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.016    32.917    alum/temp_out0[25]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.705 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.705    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.819 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.933 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.933    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.047 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.047    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.161 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.161    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.275 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.275    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.389 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.389    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.503 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.512    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.669 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    35.709    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.038 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.038    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.588 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.588    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.702 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.702    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.816 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.816    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.930 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.395    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.552 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.971    38.523    alum/temp_out0[23]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.852 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.852    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.385 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.502 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.502    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.619 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.619    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.853 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.853    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.970 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.970    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.087 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.087    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.204 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.213    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.370 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.071    41.440    alum/temp_out0[22]
    SLICE_X51Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.228 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.228    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.456 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.456    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.570 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.570    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.684 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.684    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.798 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.798    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.912 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.912    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.026 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.035    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.192 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.099    44.292    alum/temp_out0[21]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.077 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.077    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.191    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.305    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.419    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.533 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.533    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.647 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.884    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.041 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.932    46.973    alum/temp_out0[20]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.302 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.302    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.852 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.852    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.966 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.966    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.080 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.080    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.194 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.659    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.816 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.012    49.828    alum/temp_out0[19]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.157 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.157    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.707 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.821 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.821    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.935 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.935    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.049 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.049    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.163 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.163    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.277 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.277    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.391 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.391    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.505 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.514    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.671 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.954    52.625    alum/temp_out0[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.954 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.954    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.487 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.604 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.604    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.721 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.838 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.955 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.955    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.072 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.072    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.189 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.189    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.306 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.315    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.472 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.125    55.597    alum/temp_out0[17]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.929 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.929    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.434 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.929    58.362    alum/temp_out0[16]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.691 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.691    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.241 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.355 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.355    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.469 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.469    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.583 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.583    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.697 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.697    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.811 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.811    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.925 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.925    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.039 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.039    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.196 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.951    61.147    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    61.476 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.476    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.026 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.026    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.140 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.254 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.254    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.368 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.368    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.482 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.482    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.596 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.596    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.710 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.710    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.824 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.824    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.981 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.058    64.039    alum/temp_out0[14]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.368 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.368    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.918 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.918    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.032 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.032    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.146 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.146    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.260 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.260    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.374    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.488    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.602    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.716    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.873 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.066    66.939    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.724 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.952 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.952    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.066 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.066    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.180 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.180    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.294 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.294    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.408 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.408    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.522 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.522    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.679 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.004    69.683    alum/temp_out0[12]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.012 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.012    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.545 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.545    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.662 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.662    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.779 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.779    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.896 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.896    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.013 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.013    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.130 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.130    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.247 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.247    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.364 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.364    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.521 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.166    72.687    alum/temp_out0[11]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    73.019 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.019    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.569 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.569    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.683 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.683    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.797 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.797    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.911 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.911    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.025 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.025    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.139 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.139    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.253    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.367    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.524 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.891    75.414    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.743 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.743    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.293 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.293    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.407 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.407    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.521 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.521    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.635 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.635    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.749 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.749    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.863 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.863    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.977 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.977    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.091 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.091    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.248 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.864    78.113    alum/temp_out0[9]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.785    80.732    alum/temp_out0[8]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    81.061 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.061    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.594 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.594    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.711 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.711    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.828 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.828    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.945 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.945    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.062 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.179 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.179    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.296 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.413 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.570 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.308    83.877    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.209 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.209    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.610 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.610    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.724 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.724    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.838 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.838    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.952 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.952    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.066 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.565 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.133    86.698    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.027 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.577 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.691 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.805 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.805    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.919 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.919    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.033 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.033    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.147 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.147    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.261 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.375 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.375    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.532 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.238    89.771    alum/temp_out0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.556 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.556    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.670 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.670    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.784 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.784    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.898 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.898    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.012 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.012    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.126 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.126    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.240    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.354    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.511 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    92.435    alum/temp_out0[4]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    92.764 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.297 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.414 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.414    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.531 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.648 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.648    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.765 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.765    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.882 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.882    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.999 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.999    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.116 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.116    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.273 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.200    95.473    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.805 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    95.805    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.355 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.355    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.469 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.469    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.583 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.583    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.697 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.697    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.811 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.811    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.925 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.925    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.039 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.039    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.254    98.450    alum/temp_out0[2]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    98.779 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.429 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.429    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.546 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.663 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.663    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.780 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.780    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.897 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.897    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.014 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.014    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.131 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.131    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.288 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.335   101.623    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   101.955 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.955    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.505 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.619 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.619    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.733 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.733    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.847 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.847    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.961 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.961    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.075 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.075    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.189 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.189    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.303 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.303    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.460 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.898    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.227 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.403   104.630    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X53Y13         LUT4 (Prop_lut4_I1_O)        0.124   104.754 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.167    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.291 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.288   106.579    sm/D_states_q_reg[4]_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.119   106.698 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.658   107.355    sm/D_states_q[4]_i_8_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.332   107.687 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.455   108.142    sm/D_states_q[1]_i_5_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.124   108.266 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   108.266    sm/D_states_d__0[1]
    SLICE_X31Y9          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.443   115.959    sm/clk
    SLICE_X31Y9          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X31Y9          FDRE (Setup_fdre_C_D)        0.029   116.227    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.227    
                         arrival time                        -108.266    
  -------------------------------------------------------------------
                         slack                                  7.961    

Slack (MET) :             8.044ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.037ns  (logic 60.344ns (58.566%)  route 42.693ns (41.434%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.451     7.053    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.177 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.911     8.088    sm/D_game_tick_q_i_29_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.212 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.842     9.055    sm/ram_reg_i_151_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.179 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.864    11.043    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.167 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.062    12.229    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.153    12.382 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.432    12.815    sm/M_alum_a[31]
    SLICE_X59Y16         LUT2 (Prop_lut2_I1_O)        0.327    13.142 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.142    alum/S[0]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.674 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.743 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.052    15.795    alum/temp_out0[31]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.168 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.168    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.718 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.174 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.174    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.288    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.402 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.402    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.516 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.992    18.664    alum/temp_out0[30]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.993 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.543 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.543    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.657    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.885    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.999 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.999    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.113 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.227 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.227    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.341 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.341    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.498 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.189    21.687    alum/temp_out0[29]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.487 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.487    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.604 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.721 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.721    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.838 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.955 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.955    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.072 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.189 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.189    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.306 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.306    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.463 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.956    24.419    alum/temp_out0[28]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.751 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.284 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.284    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.401 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.401    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.518 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.518    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.635 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.752 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.869 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.869    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.986 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.103 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.103    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.260 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.901    27.162    alum/temp_out0[27]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.494 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.044 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.044    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.158 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.272 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.272    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.386    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.500    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.614    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.842    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.999 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.064    30.063    alum/temp_out0[26]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.392 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.392    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.925 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.042 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.159 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.159    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.276 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.393 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.393    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.510 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.510    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.627 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.627    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.744 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.901 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.016    32.917    alum/temp_out0[25]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.705 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.705    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.819 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.933 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.933    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.047 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.047    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.161 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.161    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.275 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.275    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.389 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.389    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.503 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.512    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.669 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    35.709    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.038 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.038    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.588 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.588    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.702 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.702    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.816 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.816    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.930 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.395    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.552 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.971    38.523    alum/temp_out0[23]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.852 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.852    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.385 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.502 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.502    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.619 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.619    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.853 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.853    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.970 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.970    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.087 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.087    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.204 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.213    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.370 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.071    41.440    alum/temp_out0[22]
    SLICE_X51Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.228 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.228    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.456 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.456    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.570 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.570    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.684 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.684    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.798 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.798    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.912 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.912    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.026 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.035    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.192 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.099    44.292    alum/temp_out0[21]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.077 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.077    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.191    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.305    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.419    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.533 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.533    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.647 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.884    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.041 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.932    46.973    alum/temp_out0[20]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.302 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.302    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.852 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.852    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.966 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.966    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.080 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.080    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.194 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.659    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.816 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.012    49.828    alum/temp_out0[19]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.157 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.157    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.707 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.821 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.821    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.935 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.935    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.049 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.049    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.163 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.163    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.277 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.277    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.391 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.391    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.505 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.514    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.671 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.954    52.625    alum/temp_out0[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.954 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.954    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.487 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.604 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.604    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.721 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.838 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.955 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.955    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.072 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.072    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.189 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.189    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.306 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.315    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.472 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.125    55.597    alum/temp_out0[17]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.929 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.929    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.434 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.929    58.362    alum/temp_out0[16]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.691 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.691    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.241 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.355 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.355    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.469 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.469    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.583 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.583    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.697 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.697    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.811 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.811    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.925 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.925    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.039 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.039    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.196 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.951    61.147    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    61.476 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.476    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.026 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.026    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.140 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.254 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.254    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.368 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.368    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.482 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.482    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.596 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.596    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.710 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.710    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.824 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.824    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.981 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.058    64.039    alum/temp_out0[14]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.368 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.368    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.918 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.918    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.032 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.032    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.146 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.146    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.260 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.260    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.374    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.488    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.602    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.716    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.873 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.066    66.939    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.724 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.952 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.952    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.066 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.066    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.180 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.180    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.294 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.294    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.408 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.408    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.522 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.522    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.679 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.004    69.683    alum/temp_out0[12]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.012 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.012    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.545 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.545    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.662 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.662    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.779 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.779    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.896 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.896    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.013 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.013    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.130 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.130    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.247 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.247    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.364 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.364    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.521 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.166    72.687    alum/temp_out0[11]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    73.019 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.019    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.569 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.569    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.683 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.683    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.797 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.797    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.911 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.911    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.025 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.025    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.139 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.139    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.253    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.367    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.524 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.891    75.414    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.743 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.743    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.293 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.293    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.407 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.407    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.521 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.521    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.635 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.635    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.749 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.749    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.863 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.863    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.977 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.977    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.091 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.091    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.248 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.864    78.113    alum/temp_out0[9]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.785    80.732    alum/temp_out0[8]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    81.061 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.061    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.594 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.594    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.711 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.711    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.828 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.828    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.945 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.945    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.062 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.179 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.179    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.296 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.413 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.570 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.308    83.877    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.209 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.209    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.610 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.610    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.724 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.724    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.838 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.838    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.952 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.952    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.066 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.565 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.133    86.698    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.027 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.577 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.691 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.805 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.805    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.919 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.919    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.033 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.033    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.147 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.147    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.261 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.375 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.375    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.532 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.238    89.771    alum/temp_out0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.556 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.556    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.670 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.670    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.784 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.784    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.898 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.898    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.012 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.012    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.126 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.126    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.240    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.354    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.511 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    92.435    alum/temp_out0[4]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    92.764 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.297 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.414 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.414    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.531 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.648 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.648    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.765 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.765    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.882 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.882    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.999 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.999    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.116 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.116    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.273 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.200    95.473    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.805 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    95.805    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.355 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.355    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.469 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.469    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.583 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.583    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.697 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.697    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.811 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.811    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.925 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.925    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.039 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.039    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.254    98.450    alum/temp_out0[2]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    98.779 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.429 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.429    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.546 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.663 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.663    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.780 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.780    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.897 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.897    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.014 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.014    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.131 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.131    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.288 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.335   101.623    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   101.955 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.955    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.505 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.619 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.619    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.733 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.733    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.847 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.847    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.961 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.961    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.075 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.075    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.189 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.189    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.303 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.303    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.460 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.898    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.227 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.403   104.630    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X53Y13         LUT4 (Prop_lut4_I1_O)        0.124   104.754 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.167    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.291 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.180   106.470    sm/D_states_q_reg[4]_0[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I1_O)        0.116   106.586 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.611   107.197    sm/D_states_q[2]_i_19_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I3_O)        0.328   107.525 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.534   108.059    sm/D_states_q[2]_i_6_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I5_O)        0.124   108.183 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000   108.183    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.443   115.959    sm/clk
    SLICE_X31Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.029   116.227    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.227    
                         arrival time                        -108.183    
  -------------------------------------------------------------------
                         slack                                  8.044    

Slack (MET) :             8.071ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.033ns  (logic 60.351ns (58.574%)  route 42.682ns (41.426%))
  Logic Levels:           324  (CARRY4=287 LUT2=3 LUT3=26 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.451     7.053    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.177 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.911     8.088    sm/D_game_tick_q_i_29_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.212 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.842     9.055    sm/ram_reg_i_151_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.179 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.864    11.043    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.167 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.062    12.229    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.153    12.382 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.432    12.815    sm/M_alum_a[31]
    SLICE_X59Y16         LUT2 (Prop_lut2_I1_O)        0.327    13.142 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.142    alum/S[0]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.674 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.743 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.052    15.795    alum/temp_out0[31]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.168 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.168    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.718 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.174 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.174    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.288    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.402 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.402    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.516 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.992    18.664    alum/temp_out0[30]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.993 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.543 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.543    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.657    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.885    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.999 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.999    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.113 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.227 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.227    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.341 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.341    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.498 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.189    21.687    alum/temp_out0[29]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.487 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.487    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.604 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.721 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.721    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.838 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.955 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.955    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.072 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.189 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.189    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.306 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.306    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.463 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.956    24.419    alum/temp_out0[28]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.751 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.284 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.284    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.401 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.401    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.518 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.518    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.635 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.752 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.869 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.869    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.986 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.103 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.103    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.260 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.901    27.162    alum/temp_out0[27]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.494 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.044 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.044    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.158 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.272 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.272    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.386    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.500    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.614    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.842    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.999 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.064    30.063    alum/temp_out0[26]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.392 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.392    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.925 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.042 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.159 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.159    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.276 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.393 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.393    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.510 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.510    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.627 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.627    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.744 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.901 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.016    32.917    alum/temp_out0[25]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.705 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.705    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.819 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.933 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.933    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.047 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.047    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.161 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.161    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.275 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.275    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.389 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.389    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.503 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.512    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.669 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    35.709    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.038 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.038    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.588 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.588    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.702 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.702    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.816 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.816    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.930 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.395    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.552 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.971    38.523    alum/temp_out0[23]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.852 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.852    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.385 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.502 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.502    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.619 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.619    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.853 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.853    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.970 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.970    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.087 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.087    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.204 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.213    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.370 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.071    41.440    alum/temp_out0[22]
    SLICE_X51Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.228 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.228    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.456 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.456    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.570 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.570    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.684 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.684    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.798 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.798    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.912 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.912    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.026 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.035    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.192 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.099    44.292    alum/temp_out0[21]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.077 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.077    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.191    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.305    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.419    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.533 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.533    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.647 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.884    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.041 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.932    46.973    alum/temp_out0[20]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.302 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.302    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.852 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.852    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.966 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.966    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.080 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.080    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.194 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.659    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.816 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.012    49.828    alum/temp_out0[19]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.157 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.157    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.707 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.821 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.821    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.935 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.935    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.049 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.049    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.163 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.163    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.277 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.277    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.391 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.391    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.505 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.514    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.671 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.954    52.625    alum/temp_out0[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.954 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.954    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.487 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.604 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.604    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.721 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.838 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.955 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.955    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.072 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.072    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.189 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.189    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.306 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.315    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.472 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.125    55.597    alum/temp_out0[17]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.929 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.929    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.434 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.929    58.362    alum/temp_out0[16]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.691 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.691    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.241 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.355 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.355    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.469 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.469    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.583 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.583    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.697 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.697    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.811 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.811    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.925 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.925    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.039 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.039    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.196 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.951    61.147    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    61.476 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.476    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.026 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.026    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.140 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.254 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.254    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.368 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.368    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.482 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.482    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.596 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.596    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.710 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.710    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.824 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.824    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.981 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.058    64.039    alum/temp_out0[14]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.368 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.368    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.918 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.918    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.032 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.032    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.146 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.146    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.260 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.260    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.374    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.488    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.602    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.716    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.873 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.066    66.939    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.724 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.952 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.952    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.066 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.066    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.180 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.180    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.294 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.294    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.408 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.408    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.522 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.522    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.679 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.004    69.683    alum/temp_out0[12]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.012 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.012    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.545 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.545    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.662 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.662    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.779 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.779    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.896 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.896    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.013 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.013    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.130 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.130    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.247 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.247    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.364 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.364    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.521 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.166    72.687    alum/temp_out0[11]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    73.019 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.019    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.569 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.569    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.683 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.683    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.797 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.797    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.911 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.911    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.025 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.025    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.139 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.139    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.253    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.367    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.524 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.891    75.414    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.743 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.743    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.293 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.293    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.407 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.407    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.521 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.521    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.635 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.635    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.749 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.749    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.863 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.863    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.977 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.977    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.091 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.091    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.248 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.864    78.113    alum/temp_out0[9]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.785    80.732    alum/temp_out0[8]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    81.061 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.061    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.594 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.594    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.711 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.711    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.828 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.828    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.945 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.945    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.062 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.179 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.179    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.296 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.413 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.570 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.308    83.877    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.209 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.209    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.610 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.610    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.724 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.724    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.838 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.838    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.952 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.952    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.066 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.565 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.133    86.698    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.027 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.577 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.691 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.805 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.805    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.919 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.919    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.033 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.033    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.147 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.147    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.261 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.375 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.375    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.532 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.238    89.771    alum/temp_out0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.556 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.556    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.670 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.670    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.784 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.784    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.898 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.898    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.012 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.012    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.126 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.126    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.240    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.354    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.511 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    92.435    alum/temp_out0[4]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    92.764 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.297 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.414 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.414    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.531 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.648 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.648    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.765 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.765    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.882 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.882    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.999 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.999    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.116 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.116    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.273 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.200    95.473    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.805 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    95.805    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.355 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.355    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.469 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.469    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.583 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.583    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.697 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.697    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.811 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.811    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.925 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.925    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.039 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.039    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.254    98.450    alum/temp_out0[2]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    98.779 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.429 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.429    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.546 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.663 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.663    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.780 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.780    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.897 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.897    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.014 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.014    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.131 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.131    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.288 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.335   101.623    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   101.955 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.955    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.505 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.619 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.619    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.733 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.733    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.847 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.847    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.961 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.961    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.075 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.075    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.189 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.189    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.303 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.303    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.460 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.898    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.227 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.403   104.630    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X53Y13         LUT4 (Prop_lut4_I1_O)        0.124   104.754 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.167    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.291 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.288   106.579    sm/D_states_q_reg[4]_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.119   106.698 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.512   107.209    sm/D_states_q[4]_i_8_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I2_O)        0.332   107.541 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.514   108.056    sm/D_states_q[2]_i_4_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I3_O)        0.124   108.180 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   108.180    sm/D_states_d__0[2]
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.442   115.958    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.299   116.257    
                         clock uncertainty           -0.035   116.222    
    SLICE_X31Y11         FDRE (Setup_fdre_C_D)        0.029   116.251    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.251    
                         arrival time                        -108.180    
  -------------------------------------------------------------------
                         slack                                  8.071    

Slack (MET) :             8.074ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.687ns  (logic 60.019ns (58.448%)  route 42.668ns (41.552%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=26 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.451     7.053    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.177 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.911     8.088    sm/D_game_tick_q_i_29_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.212 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.842     9.055    sm/ram_reg_i_151_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.179 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.864    11.043    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.167 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.062    12.229    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.153    12.382 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.432    12.815    sm/M_alum_a[31]
    SLICE_X59Y16         LUT2 (Prop_lut2_I1_O)        0.327    13.142 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.142    alum/S[0]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.674 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.743 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.052    15.795    alum/temp_out0[31]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.168 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.168    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.718 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.174 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.174    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.288    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.402 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.402    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.516 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.992    18.664    alum/temp_out0[30]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.993 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.543 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.543    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.657    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.885    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.999 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.999    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.113 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.227 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.227    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.341 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.341    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.498 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.189    21.687    alum/temp_out0[29]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.487 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.487    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.604 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.721 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.721    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.838 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.955 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.955    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.072 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.189 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.189    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.306 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.306    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.463 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.956    24.419    alum/temp_out0[28]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.751 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.284 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.284    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.401 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.401    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.518 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.518    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.635 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.752 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.869 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.869    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.986 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.103 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.103    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.260 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.901    27.162    alum/temp_out0[27]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.494 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.044 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.044    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.158 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.272 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.272    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.386    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.500    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.614    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.842    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.999 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.064    30.063    alum/temp_out0[26]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.392 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.392    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.925 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.042 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.159 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.159    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.276 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.393 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.393    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.510 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.510    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.627 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.627    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.744 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.901 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.016    32.917    alum/temp_out0[25]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.705 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.705    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.819 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.933 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.933    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.047 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.047    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.161 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.161    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.275 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.275    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.389 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.389    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.503 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.512    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.669 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    35.709    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.038 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.038    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.588 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.588    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.702 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.702    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.816 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.816    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.930 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.395    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.552 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.971    38.523    alum/temp_out0[23]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.852 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.852    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.385 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.502 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.502    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.619 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.619    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.853 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.853    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.970 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.970    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.087 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.087    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.204 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.213    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.370 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.071    41.440    alum/temp_out0[22]
    SLICE_X51Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.228 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.228    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.456 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.456    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.570 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.570    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.684 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.684    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.798 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.798    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.912 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.912    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.026 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.035    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.192 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.099    44.292    alum/temp_out0[21]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.077 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.077    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.191    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.305    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.419    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.533 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.533    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.647 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.884    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.041 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.932    46.973    alum/temp_out0[20]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.302 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.302    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.852 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.852    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.966 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.966    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.080 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.080    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.194 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.659    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.816 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.012    49.828    alum/temp_out0[19]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.157 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.157    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.707 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.821 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.821    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.935 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.935    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.049 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.049    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.163 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.163    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.277 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.277    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.391 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.391    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.505 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.514    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.671 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.954    52.625    alum/temp_out0[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.954 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.954    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.487 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.604 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.604    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.721 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.838 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.955 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.955    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.072 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.072    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.189 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.189    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.306 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.315    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.472 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.125    55.597    alum/temp_out0[17]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.929 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.929    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.434 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.929    58.362    alum/temp_out0[16]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.691 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.691    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.241 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.355 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.355    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.469 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.469    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.583 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.583    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.697 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.697    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.811 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.811    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.925 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.925    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.039 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.039    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.196 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.951    61.147    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    61.476 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.476    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.026 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.026    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.140 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.254 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.254    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.368 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.368    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.482 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.482    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.596 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.596    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.710 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.710    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.824 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.824    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.981 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.058    64.039    alum/temp_out0[14]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.368 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.368    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.918 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.918    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.032 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.032    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.146 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.146    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.260 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.260    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.374    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.488    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.602    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.716    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.873 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.066    66.939    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.724 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.952 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.952    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.066 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.066    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.180 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.180    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.294 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.294    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.408 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.408    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.522 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.522    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.679 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.004    69.683    alum/temp_out0[12]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.012 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.012    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.545 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.545    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.662 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.662    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.779 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.779    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.896 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.896    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.013 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.013    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.130 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.130    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.247 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.247    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.364 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.364    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.521 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.166    72.687    alum/temp_out0[11]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    73.019 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.019    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.569 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.569    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.683 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.683    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.797 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.797    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.911 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.911    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.025 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.025    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.139 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.139    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.253    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.367    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.524 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.891    75.414    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.743 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.743    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.293 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.293    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.407 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.407    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.521 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.521    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.635 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.635    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.749 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.749    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.863 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.863    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.977 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.977    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.091 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.091    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.248 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.864    78.113    alum/temp_out0[9]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.785    80.732    alum/temp_out0[8]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    81.061 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.061    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.594 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.594    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.711 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.711    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.828 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.828    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.945 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.945    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.062 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.179 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.179    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.296 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.413 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.570 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.308    83.877    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.209 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.209    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.610 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.610    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.724 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.724    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.838 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.838    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.952 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.952    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.066 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.565 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.133    86.698    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.027 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.577 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.691 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.805 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.805    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.919 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.919    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.033 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.033    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.147 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.147    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.261 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.375 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.375    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.532 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.238    89.771    alum/temp_out0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.556 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.556    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.670 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.670    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.784 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.784    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.898 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.898    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.012 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.012    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.126 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.126    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.240    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.354    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.511 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    92.435    alum/temp_out0[4]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    92.764 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.297 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.414 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.414    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.531 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.648 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.648    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.765 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.765    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.882 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.882    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.999 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.999    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.116 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.116    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.273 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.200    95.473    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.805 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    95.805    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.355 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.355    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.469 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.469    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.583 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.583    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.697 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.697    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.811 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.811    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.925 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.925    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.039 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.039    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.254    98.450    alum/temp_out0[2]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    98.779 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.429 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.429    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.546 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.663 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.663    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.780 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.780    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.897 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.897    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.014 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.014    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.131 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.131    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.288 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.335   101.623    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   101.955 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.955    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.505 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.619 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.619    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.733 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.733    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.847 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.847    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.961 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.961    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.075 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.075    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.189 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.189    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.303 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.303    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.460 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.898    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.227 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.403   104.630    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X53Y13         LUT4 (Prop_lut4_I1_O)        0.124   104.754 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.167    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.291 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.223   106.513    sm/D_states_q_reg[4]_0[0]
    SLICE_X39Y7          LUT5 (Prop_lut5_I4_O)        0.124   106.637 f  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.572   107.209    sm/D_states_q[7]_i_11_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I1_O)        0.119   107.328 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.506   107.834    sm/D_states_d__0[6]
    SLICE_X35Y7          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.443   115.959    sm/clk
    SLICE_X35Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X35Y7          FDRE (Setup_fdre_C_D)       -0.275   115.908    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.908    
                         arrival time                        -107.834    
  -------------------------------------------------------------------
                         slack                                  8.074    

Slack (MET) :             8.154ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.953ns  (logic 60.351ns (58.620%)  route 42.602ns (41.380%))
  Logic Levels:           324  (CARRY4=287 LUT2=3 LUT3=26 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.451     7.053    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.177 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.911     8.088    sm/D_game_tick_q_i_29_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.212 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.842     9.055    sm/ram_reg_i_151_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.179 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.864    11.043    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.167 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.062    12.229    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.153    12.382 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.432    12.815    sm/M_alum_a[31]
    SLICE_X59Y16         LUT2 (Prop_lut2_I1_O)        0.327    13.142 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.142    alum/S[0]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.674 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.743 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.052    15.795    alum/temp_out0[31]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.168 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.168    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.718 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.174 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.174    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.288    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.402 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.402    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.516 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.992    18.664    alum/temp_out0[30]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.993 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.543 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.543    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.657    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.885    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.999 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.999    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.113 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.227 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.227    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.341 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.341    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.498 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.189    21.687    alum/temp_out0[29]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.487 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.487    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.604 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.721 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.721    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.838 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.955 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.955    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.072 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.189 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.189    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.306 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.306    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.463 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.956    24.419    alum/temp_out0[28]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.751 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.284 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.284    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.401 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.401    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.518 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.518    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.635 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.752 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.869 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.869    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.986 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.103 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.103    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.260 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.901    27.162    alum/temp_out0[27]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.494 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.044 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.044    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.158 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.272 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.272    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.386    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.500    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.614    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.842    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.999 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.064    30.063    alum/temp_out0[26]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.392 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.392    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.925 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.042 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.159 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.159    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.276 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.393 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.393    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.510 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.510    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.627 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.627    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.744 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.901 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.016    32.917    alum/temp_out0[25]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.705 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.705    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.819 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.933 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.933    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.047 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.047    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.161 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.161    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.275 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.275    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.389 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.389    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.503 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.512    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.669 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    35.709    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.038 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.038    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.588 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.588    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.702 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.702    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.816 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.816    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.930 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.395    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.552 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.971    38.523    alum/temp_out0[23]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.852 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.852    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.385 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.502 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.502    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.619 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.619    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.853 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.853    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.970 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.970    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.087 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.087    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.204 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.213    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.370 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.071    41.440    alum/temp_out0[22]
    SLICE_X51Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.228 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.228    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.456 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.456    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.570 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.570    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.684 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.684    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.798 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.798    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.912 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.912    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.026 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.035    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.192 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.099    44.292    alum/temp_out0[21]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.077 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.077    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.191    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.305    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.419    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.533 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.533    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.647 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.884    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.041 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.932    46.973    alum/temp_out0[20]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.302 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.302    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.852 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.852    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.966 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.966    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.080 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.080    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.194 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.659    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.816 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.012    49.828    alum/temp_out0[19]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.157 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.157    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.707 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.821 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.821    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.935 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.935    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.049 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.049    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.163 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.163    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.277 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.277    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.391 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.391    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.505 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.514    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.671 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.954    52.625    alum/temp_out0[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.954 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.954    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.487 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.604 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.604    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.721 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.838 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.955 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.955    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.072 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.072    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.189 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.189    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.306 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.315    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.472 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.125    55.597    alum/temp_out0[17]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.929 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.929    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.434 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.929    58.362    alum/temp_out0[16]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.691 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.691    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.241 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.355 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.355    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.469 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.469    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.583 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.583    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.697 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.697    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.811 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.811    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.925 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.925    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.039 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.039    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.196 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.951    61.147    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    61.476 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.476    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.026 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.026    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.140 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.254 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.254    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.368 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.368    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.482 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.482    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.596 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.596    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.710 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.710    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.824 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.824    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.981 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.058    64.039    alum/temp_out0[14]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.368 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.368    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.918 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.918    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.032 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.032    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.146 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.146    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.260 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.260    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.374    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.488    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.602    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.716    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.873 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.066    66.939    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.724 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.952 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.952    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.066 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.066    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.180 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.180    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.294 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.294    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.408 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.408    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.522 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.522    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.679 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.004    69.683    alum/temp_out0[12]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.012 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.012    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.545 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.545    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.662 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.662    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.779 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.779    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.896 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.896    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.013 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.013    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.130 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.130    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.247 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.247    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.364 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.364    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.521 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.166    72.687    alum/temp_out0[11]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    73.019 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.019    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.569 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.569    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.683 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.683    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.797 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.797    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.911 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.911    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.025 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.025    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.139 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.139    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.253    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.367    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.524 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.891    75.414    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.743 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.743    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.293 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.293    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.407 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.407    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.521 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.521    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.635 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.635    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.749 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.749    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.863 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.863    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.977 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.977    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.091 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.091    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.248 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.864    78.113    alum/temp_out0[9]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.785    80.732    alum/temp_out0[8]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    81.061 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.061    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.594 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.594    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.711 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.711    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.828 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.828    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.945 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.945    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.062 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.179 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.179    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.296 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.413 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.570 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.308    83.877    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.209 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.209    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.610 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.610    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.724 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.724    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.838 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.838    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.952 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.952    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.066 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.565 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.133    86.698    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.027 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.577 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.691 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.805 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.805    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.919 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.919    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.033 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.033    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.147 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.147    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.261 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.375 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.375    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.532 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.238    89.771    alum/temp_out0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.556 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.556    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.670 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.670    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.784 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.784    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.898 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.898    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.012 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.012    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.126 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.126    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.240    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.354    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.511 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    92.435    alum/temp_out0[4]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    92.764 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.297 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.414 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.414    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.531 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.648 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.648    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.765 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.765    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.882 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.882    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.999 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.999    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.116 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.116    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.273 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.200    95.473    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.805 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    95.805    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.355 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.355    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.469 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.469    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.583 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.583    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.697 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.697    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.811 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.811    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.925 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.925    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.039 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.039    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.254    98.450    alum/temp_out0[2]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    98.779 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.429 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.429    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.546 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.663 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.663    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.780 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.780    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.897 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.897    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.014 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.014    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.131 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.131    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.288 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.335   101.623    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   101.955 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.955    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.505 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.619 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.619    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.733 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.733    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.847 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.847    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.961 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.961    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.075 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.075    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.189 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.189    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.303 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.303    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.460 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.898    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.227 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.403   104.630    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X53Y13         LUT4 (Prop_lut4_I1_O)        0.124   104.754 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.167    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.291 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.288   106.579    sm/D_states_q_reg[4]_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.119   106.698 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.512   107.209    sm/D_states_q[4]_i_8_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I2_O)        0.332   107.541 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.434   107.975    sm/D_states_q[2]_i_4_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I3_O)        0.124   108.099 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.099    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.442   115.958    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.299   116.257    
                         clock uncertainty           -0.035   116.222    
    SLICE_X31Y11         FDRE (Setup_fdre_C_D)        0.031   116.253    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.253    
                         arrival time                        -108.099    
  -------------------------------------------------------------------
                         slack                                  8.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr2/clk
    SLICE_X31Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.867    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr2/clk
    SLICE_X31Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.867    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr2/clk
    SLICE_X31Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.867    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr2/clk
    SLICE_X31Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.867    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.141%)  route 0.249ns (63.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr1/clk
    SLICE_X32Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.249     1.898    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.141%)  route 0.249ns (63.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr1/clk
    SLICE_X32Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.249     1.898    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.141%)  route 0.249ns (63.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr1/clk
    SLICE_X32Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.249     1.898    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.141%)  route 0.249ns (63.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr1/clk
    SLICE_X32Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.249     1.898    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.356%)  route 0.269ns (65.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr2/clk
    SLICE_X31Y1          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.269     1.918    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.356%)  route 0.269ns (65.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr2/clk
    SLICE_X31Y1          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.269     1.918    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y5    D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y5    D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y6    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y6    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y8    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y8    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y6    L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.791ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.930ns (19.313%)  route 3.885ns (80.687%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.564     5.148    sm/clk
    SLICE_X33Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.050     6.655    sm/D_states_q[3]
    SLICE_X30Y9          LUT2 (Prop_lut2_I0_O)        0.146     6.801 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          2.243     9.044    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I4_O)        0.328     9.372 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.592     9.964    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X36Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.755    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                105.791    

Slack (MET) :             105.791ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.930ns (19.313%)  route 3.885ns (80.687%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.564     5.148    sm/clk
    SLICE_X33Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.050     6.655    sm/D_states_q[3]
    SLICE_X30Y9          LUT2 (Prop_lut2_I0_O)        0.146     6.801 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          2.243     9.044    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I4_O)        0.328     9.372 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.592     9.964    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X36Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.755    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                105.791    

Slack (MET) :             105.791ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.930ns (19.313%)  route 3.885ns (80.687%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.564     5.148    sm/clk
    SLICE_X33Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.050     6.655    sm/D_states_q[3]
    SLICE_X30Y9          LUT2 (Prop_lut2_I0_O)        0.146     6.801 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          2.243     9.044    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I4_O)        0.328     9.372 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.592     9.964    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X36Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.755    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                105.791    

Slack (MET) :             105.791ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.930ns (19.313%)  route 3.885ns (80.687%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.564     5.148    sm/clk
    SLICE_X33Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.050     6.655    sm/D_states_q[3]
    SLICE_X30Y9          LUT2 (Prop_lut2_I0_O)        0.146     6.801 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          2.243     9.044    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I4_O)        0.328     9.372 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.592     9.964    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X36Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.755    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                105.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.179%)  route 0.553ns (74.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sm/clk
    SLICE_X32Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.358     2.006    sm/D_states_q[5]
    SLICE_X36Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.051 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.195     2.245    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.179%)  route 0.553ns (74.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sm/clk
    SLICE_X32Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.358     2.006    sm/D_states_q[5]
    SLICE_X36Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.051 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.195     2.245    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.179%)  route 0.553ns (74.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sm/clk
    SLICE_X32Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.358     2.006    sm/D_states_q[5]
    SLICE_X36Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.051 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.195     2.245    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.179%)  route 0.553ns (74.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sm/clk
    SLICE_X32Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.358     2.006    sm/D_states_q[5]
    SLICE_X36Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.051 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.195     2.245    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.569    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.162ns  (logic 11.293ns (31.228%)  route 24.869ns (68.772%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.419     5.639 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.327     7.966    L_reg/M_sm_timer[9]
    SLICE_X58Y14         LUT2 (Prop_lut2_I1_O)        0.323     8.289 r  L_reg/L_3d61841a_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.812     9.101    L_reg/L_3d61841a_remainder0_carry_i_26__1_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I4_O)        0.326     9.427 f  L_reg/L_3d61841a_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.787    10.214    L_reg/L_3d61841a_remainder0_carry_i_13__1_n_0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.338 f  L_reg/L_3d61841a_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    10.772    L_reg/L_3d61841a_remainder0_carry_i_15__1_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.896 r  L_reg/L_3d61841a_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.023    11.919    L_reg/L_3d61841a_remainder0_carry_i_8__1_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.124    12.043 r  L_reg/L_3d61841a_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.473    12.516    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X60Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.912 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.912    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_carry_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.235 f  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.916    14.151    L_reg/L_3d61841a_remainder0_3[5]
    SLICE_X60Y14         LUT3 (Prop_lut3_I2_O)        0.306    14.457 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.008    15.466    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.590 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.877    16.466    L_reg/i__carry_i_26__4_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I0_O)        0.124    16.590 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.159    17.749    L_reg/i__carry_i_24__4_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I2_O)        0.152    17.901 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.997    18.898    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.354    19.252 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    20.365    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.326    20.691 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.474    21.165    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.672 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.672    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.786 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.786    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.099 f  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.980    23.079    L_reg/L_3d61841a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.306    23.385 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.534    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.658 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.061    24.719    L_reg/i__carry_i_14__1_0
    SLICE_X65Y12         LUT3 (Prop_lut3_I0_O)        0.124    24.843 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.815    25.658    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124    25.782 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.829    26.612    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I2_O)        0.124    26.736 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.415    27.151    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.118    27.269 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.706    27.975    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.326    28.301 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.301    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.851 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.851    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.965 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.965    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.278 f  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.906    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y12         LUT6 (Prop_lut6_I0_O)        0.306    30.212 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.475    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.124    30.599 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.852    31.451    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.575 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.580    32.155    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    32.279 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.220    33.499    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.152    33.651 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.971    37.622    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.382 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.382    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.075ns  (logic 11.655ns (32.308%)  route 24.420ns (67.692%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X59Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.444     7.122    L_reg/M_sm_pbc[13]
    SLICE_X56Y4          LUT2 (Prop_lut2_I1_O)        0.150     7.272 f  L_reg/L_3d61841a_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.859     8.131    L_reg/L_3d61841a_remainder0_carry_i_23__0_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I2_O)        0.328     8.459 f  L_reg/L_3d61841a_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.836     9.295    L_reg/L_3d61841a_remainder0_carry_i_12__0_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.447 f  L_reg/L_3d61841a_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.970    10.417    L_reg/L_3d61841a_remainder0_carry_i_20__0_n_0
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.354    10.771 r  L_reg/L_3d61841a_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.840    11.611    L_reg/L_3d61841a_remainder0_carry_i_10__0_n_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.937 r  L_reg/L_3d61841a_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.937    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.470 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.470    bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.587 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.587    bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.826 f  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.990    13.816    L_reg/L_3d61841a_remainder0_1[10]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.301    14.117 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.225    15.342    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.466 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.819    16.284    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I5_O)        0.124    16.408 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           1.011    17.419    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.571 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.632    18.203    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.321    18.524 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.930    19.455    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.332    19.787 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.465    20.252    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.772 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.772    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.889 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.889    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.108 f  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.252    22.359    L_reg/L_3d61841a_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I2_O)        0.295    22.654 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.823    23.478    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.602 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.170    24.771    L_reg/i__carry_i_14__0_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.152    24.923 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    25.374    L_reg/i__carry_i_25__1_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.700 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    26.517    L_reg/i__carry_i_20__1_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.641 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.666    27.307    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.459 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.857    28.317    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X50Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.649 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.649    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.182 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.182    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.299 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.299    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.622 f  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.729    30.350    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.306    30.656 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.595    31.251    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.375 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.618    31.994    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I1_O)        0.124    32.118 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.820    32.937    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.061 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.128    34.190    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I2_O)        0.124    34.314 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.473    37.786    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    41.296 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.296    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.060ns  (logic 11.289ns (31.305%)  route 24.771ns (68.694%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.419     5.639 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.327     7.966    L_reg/M_sm_timer[9]
    SLICE_X58Y14         LUT2 (Prop_lut2_I1_O)        0.323     8.289 r  L_reg/L_3d61841a_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.812     9.101    L_reg/L_3d61841a_remainder0_carry_i_26__1_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I4_O)        0.326     9.427 f  L_reg/L_3d61841a_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.787    10.214    L_reg/L_3d61841a_remainder0_carry_i_13__1_n_0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.338 f  L_reg/L_3d61841a_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    10.772    L_reg/L_3d61841a_remainder0_carry_i_15__1_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.896 r  L_reg/L_3d61841a_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.023    11.919    L_reg/L_3d61841a_remainder0_carry_i_8__1_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.124    12.043 r  L_reg/L_3d61841a_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.473    12.516    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X60Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.912 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.912    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_carry_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.235 f  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.916    14.151    L_reg/L_3d61841a_remainder0_3[5]
    SLICE_X60Y14         LUT3 (Prop_lut3_I2_O)        0.306    14.457 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.008    15.466    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.590 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.877    16.466    L_reg/i__carry_i_26__4_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I0_O)        0.124    16.590 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.159    17.749    L_reg/i__carry_i_24__4_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I2_O)        0.152    17.901 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.997    18.898    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.354    19.252 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    20.365    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.326    20.691 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.474    21.165    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.672 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.672    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.786 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.786    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.099 f  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.980    23.079    L_reg/L_3d61841a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.306    23.385 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.534    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.658 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.061    24.719    L_reg/i__carry_i_14__1_0
    SLICE_X65Y12         LUT3 (Prop_lut3_I0_O)        0.124    24.843 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.815    25.658    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124    25.782 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.829    26.612    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I2_O)        0.124    26.736 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.415    27.151    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.118    27.269 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.706    27.975    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.326    28.301 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.301    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.851 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.851    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.965 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.965    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.278 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.906    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y12         LUT6 (Prop_lut6_I0_O)        0.306    30.212 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.475    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.124    30.599 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.852    31.451    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.575 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.580    32.155    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    32.279 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.219    33.498    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.152    33.650 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.874    37.524    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.281 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.281    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.032ns  (logic 11.872ns (32.949%)  route 24.160ns (67.051%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X59Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.444     7.122    L_reg/M_sm_pbc[13]
    SLICE_X56Y4          LUT2 (Prop_lut2_I1_O)        0.150     7.272 f  L_reg/L_3d61841a_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.859     8.131    L_reg/L_3d61841a_remainder0_carry_i_23__0_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I2_O)        0.328     8.459 f  L_reg/L_3d61841a_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.836     9.295    L_reg/L_3d61841a_remainder0_carry_i_12__0_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.447 f  L_reg/L_3d61841a_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.970    10.417    L_reg/L_3d61841a_remainder0_carry_i_20__0_n_0
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.354    10.771 r  L_reg/L_3d61841a_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.840    11.611    L_reg/L_3d61841a_remainder0_carry_i_10__0_n_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.937 r  L_reg/L_3d61841a_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.937    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.470 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.470    bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.587 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.587    bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.826 f  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.990    13.816    L_reg/L_3d61841a_remainder0_1[10]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.301    14.117 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.225    15.342    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.466 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.819    16.284    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I5_O)        0.124    16.408 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           1.011    17.419    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.571 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.632    18.203    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.321    18.524 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.930    19.455    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.332    19.787 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.465    20.252    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.772 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.772    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.889 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.889    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.108 f  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.252    22.359    L_reg/L_3d61841a_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I2_O)        0.295    22.654 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.823    23.478    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.602 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.170    24.771    L_reg/i__carry_i_14__0_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.152    24.923 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    25.374    L_reg/i__carry_i_25__1_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.700 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    26.517    L_reg/i__carry_i_20__1_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.641 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.666    27.307    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.459 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.857    28.317    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X50Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.649 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.649    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.182 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.182    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.299 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.299    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.622 f  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.729    30.350    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.306    30.656 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.595    31.251    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.375 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.618    31.994    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I1_O)        0.124    32.118 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.820    32.937    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.061 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.123    34.185    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.154    34.339 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.218    37.556    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    41.254 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.254    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.741ns  (logic 11.927ns (33.369%)  route 23.814ns (66.631%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X59Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.444     7.122    L_reg/M_sm_pbc[13]
    SLICE_X56Y4          LUT2 (Prop_lut2_I1_O)        0.150     7.272 f  L_reg/L_3d61841a_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.859     8.131    L_reg/L_3d61841a_remainder0_carry_i_23__0_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I2_O)        0.328     8.459 f  L_reg/L_3d61841a_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.836     9.295    L_reg/L_3d61841a_remainder0_carry_i_12__0_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.447 f  L_reg/L_3d61841a_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.970    10.417    L_reg/L_3d61841a_remainder0_carry_i_20__0_n_0
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.354    10.771 r  L_reg/L_3d61841a_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.840    11.611    L_reg/L_3d61841a_remainder0_carry_i_10__0_n_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.937 r  L_reg/L_3d61841a_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.937    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.470 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.470    bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.587 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.587    bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.826 f  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.990    13.816    L_reg/L_3d61841a_remainder0_1[10]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.301    14.117 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.225    15.342    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.466 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.819    16.284    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I5_O)        0.124    16.408 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           1.011    17.419    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.571 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.632    18.203    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.321    18.524 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.930    19.455    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.332    19.787 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.465    20.252    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.772 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.772    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.889 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.889    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.108 f  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.252    22.359    L_reg/L_3d61841a_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I2_O)        0.295    22.654 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.823    23.478    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.602 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.170    24.771    L_reg/i__carry_i_14__0_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.152    24.923 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    25.374    L_reg/i__carry_i_25__1_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.700 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    26.517    L_reg/i__carry_i_20__1_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.641 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.666    27.307    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.459 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.857    28.317    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X50Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.649 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.649    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.182 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.182    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.299 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.299    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.622 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.729    30.350    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.306    30.656 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.595    31.251    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.375 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.602    31.978    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.124    32.102 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.821    32.922    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I4_O)        0.124    33.046 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.133    34.179    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I1_O)        0.152    34.331 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.877    37.209    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    40.962 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.962    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.735ns  (logic 11.882ns (33.249%)  route 23.853ns (66.751%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X59Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.444     7.122    L_reg/M_sm_pbc[13]
    SLICE_X56Y4          LUT2 (Prop_lut2_I1_O)        0.150     7.272 f  L_reg/L_3d61841a_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.859     8.131    L_reg/L_3d61841a_remainder0_carry_i_23__0_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I2_O)        0.328     8.459 f  L_reg/L_3d61841a_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.836     9.295    L_reg/L_3d61841a_remainder0_carry_i_12__0_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.447 f  L_reg/L_3d61841a_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.970    10.417    L_reg/L_3d61841a_remainder0_carry_i_20__0_n_0
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.354    10.771 r  L_reg/L_3d61841a_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.840    11.611    L_reg/L_3d61841a_remainder0_carry_i_10__0_n_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.937 r  L_reg/L_3d61841a_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.937    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.470 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.470    bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.587 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.587    bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.826 f  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.990    13.816    L_reg/L_3d61841a_remainder0_1[10]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.301    14.117 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.225    15.342    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.466 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.819    16.284    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I5_O)        0.124    16.408 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           1.011    17.419    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.571 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.632    18.203    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.321    18.524 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.930    19.455    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.332    19.787 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.465    20.252    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.772 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.772    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.889 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.889    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.108 f  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.252    22.359    L_reg/L_3d61841a_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I2_O)        0.295    22.654 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.823    23.478    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.602 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.170    24.771    L_reg/i__carry_i_14__0_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.152    24.923 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    25.374    L_reg/i__carry_i_25__1_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.700 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    26.517    L_reg/i__carry_i_20__1_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.641 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.666    27.307    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.459 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.857    28.317    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X50Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.649 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.649    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.182 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.182    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.299 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.299    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.622 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.729    30.350    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.306    30.656 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.595    31.251    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.375 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.602    31.978    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.124    32.102 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.821    32.922    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I4_O)        0.124    33.046 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.131    34.177    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I0_O)        0.152    34.329 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.918    37.248    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    40.956 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.956    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.709ns  (logic 11.659ns (32.650%)  route 24.050ns (67.350%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X59Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.444     7.122    L_reg/M_sm_pbc[13]
    SLICE_X56Y4          LUT2 (Prop_lut2_I1_O)        0.150     7.272 f  L_reg/L_3d61841a_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.859     8.131    L_reg/L_3d61841a_remainder0_carry_i_23__0_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I2_O)        0.328     8.459 f  L_reg/L_3d61841a_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.836     9.295    L_reg/L_3d61841a_remainder0_carry_i_12__0_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.447 f  L_reg/L_3d61841a_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.970    10.417    L_reg/L_3d61841a_remainder0_carry_i_20__0_n_0
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.354    10.771 r  L_reg/L_3d61841a_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.840    11.611    L_reg/L_3d61841a_remainder0_carry_i_10__0_n_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.937 r  L_reg/L_3d61841a_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.937    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.470 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.470    bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.587 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.587    bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.826 f  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.990    13.816    L_reg/L_3d61841a_remainder0_1[10]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.301    14.117 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.225    15.342    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.466 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.819    16.284    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I5_O)        0.124    16.408 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           1.011    17.419    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.571 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.632    18.203    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.321    18.524 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.930    19.455    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.332    19.787 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.465    20.252    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.772 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.772    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.889 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.889    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.108 f  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.252    22.359    L_reg/L_3d61841a_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I2_O)        0.295    22.654 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.823    23.478    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.602 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.170    24.771    L_reg/i__carry_i_14__0_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.152    24.923 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    25.374    L_reg/i__carry_i_25__1_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.700 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    26.517    L_reg/i__carry_i_20__1_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.641 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.666    27.307    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.459 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.857    28.317    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X50Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.649 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.649    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.182 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.182    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.299 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.299    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.622 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.729    30.350    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.306    30.656 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.595    31.251    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.375 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.602    31.978    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.124    32.102 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.821    32.922    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I4_O)        0.124    33.046 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.133    34.179    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I2_O)        0.124    34.303 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.113    37.416    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.930 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.930    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.608ns  (logic 10.768ns (30.242%)  route 24.840ns (69.758%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=6 LUT4=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.419     5.639 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.327     7.966    L_reg/M_sm_timer[9]
    SLICE_X58Y14         LUT2 (Prop_lut2_I1_O)        0.323     8.289 r  L_reg/L_3d61841a_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.812     9.101    L_reg/L_3d61841a_remainder0_carry_i_26__1_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I4_O)        0.326     9.427 f  L_reg/L_3d61841a_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.787    10.214    L_reg/L_3d61841a_remainder0_carry_i_13__1_n_0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.338 f  L_reg/L_3d61841a_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    10.772    L_reg/L_3d61841a_remainder0_carry_i_15__1_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.896 r  L_reg/L_3d61841a_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.023    11.919    L_reg/L_3d61841a_remainder0_carry_i_8__1_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.124    12.043 r  L_reg/L_3d61841a_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.473    12.516    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X60Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.912 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.912    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_carry_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.235 f  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.916    14.151    L_reg/L_3d61841a_remainder0_3[5]
    SLICE_X60Y14         LUT3 (Prop_lut3_I2_O)        0.306    14.457 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.008    15.466    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.590 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.877    16.466    L_reg/i__carry_i_26__4_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I0_O)        0.124    16.590 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.159    17.749    L_reg/i__carry_i_24__4_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I2_O)        0.152    17.901 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.997    18.898    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.354    19.252 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    20.365    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.326    20.691 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.474    21.165    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.672 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.672    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.786 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.786    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.099 f  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.980    23.079    L_reg/L_3d61841a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.306    23.385 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.534    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.658 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.061    24.719    L_reg/i__carry_i_14__1_0
    SLICE_X65Y12         LUT3 (Prop_lut3_I0_O)        0.124    24.843 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.815    25.658    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124    25.782 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.829    26.612    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I2_O)        0.124    26.736 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.415    27.151    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.118    27.269 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.706    27.975    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.326    28.301 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.301    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.881 f  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           1.024    29.905    L_reg/timerseg_OBUF[10]_inst_i_10_0[2]
    SLICE_X63Y11         LUT3 (Prop_lut3_I2_O)        0.328    30.233 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.841    31.075    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I2_O)        0.332    31.407 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.670    32.077    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124    32.201 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.166    33.367    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124    33.491 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.782    37.273    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.829 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.829    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.513ns  (logic 11.690ns (32.917%)  route 23.823ns (67.083%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X59Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.444     7.122    L_reg/M_sm_pbc[13]
    SLICE_X56Y4          LUT2 (Prop_lut2_I1_O)        0.150     7.272 f  L_reg/L_3d61841a_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.859     8.131    L_reg/L_3d61841a_remainder0_carry_i_23__0_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I2_O)        0.328     8.459 f  L_reg/L_3d61841a_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.836     9.295    L_reg/L_3d61841a_remainder0_carry_i_12__0_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.447 f  L_reg/L_3d61841a_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.970    10.417    L_reg/L_3d61841a_remainder0_carry_i_20__0_n_0
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.354    10.771 r  L_reg/L_3d61841a_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.840    11.611    L_reg/L_3d61841a_remainder0_carry_i_10__0_n_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.937 r  L_reg/L_3d61841a_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.937    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.470 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.470    bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.587 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.587    bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.826 f  bseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.990    13.816    L_reg/L_3d61841a_remainder0_1[10]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.301    14.117 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.225    15.342    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.466 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.819    16.284    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I5_O)        0.124    16.408 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           1.011    17.419    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.571 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.632    18.203    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.321    18.524 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.930    19.455    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.332    19.787 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.465    20.252    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.772 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.772    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.889 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.889    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.108 f  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.252    22.359    L_reg/L_3d61841a_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I2_O)        0.295    22.654 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.823    23.478    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.602 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.170    24.771    L_reg/i__carry_i_14__0_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.152    24.923 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    25.374    L_reg/i__carry_i_25__1_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.700 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    26.517    L_reg/i__carry_i_20__1_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.641 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.666    27.307    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.459 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.857    28.317    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X50Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.649 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.649    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.182 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.182    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.299 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.299    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.622 r  bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.729    30.350    bseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.306    30.656 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.595    31.251    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.375 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.618    31.994    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I1_O)        0.124    32.118 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.820    32.937    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.061 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.123    34.185    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.124    34.309 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.881    37.190    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.735 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.735    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.489ns  (logic 11.048ns (31.131%)  route 24.441ns (68.869%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.419     5.639 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.327     7.966    L_reg/M_sm_timer[9]
    SLICE_X58Y14         LUT2 (Prop_lut2_I1_O)        0.323     8.289 r  L_reg/L_3d61841a_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.812     9.101    L_reg/L_3d61841a_remainder0_carry_i_26__1_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I4_O)        0.326     9.427 f  L_reg/L_3d61841a_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.787    10.214    L_reg/L_3d61841a_remainder0_carry_i_13__1_n_0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.338 f  L_reg/L_3d61841a_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    10.772    L_reg/L_3d61841a_remainder0_carry_i_15__1_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.896 r  L_reg/L_3d61841a_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.023    11.919    L_reg/L_3d61841a_remainder0_carry_i_8__1_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.124    12.043 r  L_reg/L_3d61841a_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.473    12.516    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X60Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.912 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.912    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_carry_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.235 f  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.916    14.151    L_reg/L_3d61841a_remainder0_3[5]
    SLICE_X60Y14         LUT3 (Prop_lut3_I2_O)        0.306    14.457 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.008    15.466    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.590 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.877    16.466    L_reg/i__carry_i_26__4_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I0_O)        0.124    16.590 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.159    17.749    L_reg/i__carry_i_24__4_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I2_O)        0.152    17.901 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.997    18.898    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.354    19.252 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    20.365    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.326    20.691 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.474    21.165    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.672 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.672    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.786 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.786    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.099 f  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.980    23.079    L_reg/L_3d61841a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.306    23.385 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.534    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.658 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.061    24.719    L_reg/i__carry_i_14__1_0
    SLICE_X65Y12         LUT3 (Prop_lut3_I0_O)        0.124    24.843 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.815    25.658    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124    25.782 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.829    26.612    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I2_O)        0.124    26.736 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.415    27.151    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.118    27.269 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.706    27.975    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.326    28.301 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.301    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.851 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.851    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.965 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.965    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.278 r  timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.906    timerseg_driver/decimal_renderer/L_3d61841a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y12         LUT6 (Prop_lut6_I0_O)        0.306    30.212 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.475    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.124    30.599 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.852    31.451    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.575 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.580    32.155    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    32.279 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.219    33.498    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.124    33.622 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.544    37.165    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.709 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.709    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.420ns (60.800%)  route 0.916ns (39.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    display/clk
    SLICE_X45Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.916     2.564    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.843 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.843    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.409ns (60.075%)  route 0.937ns (39.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    display/clk
    SLICE_X45Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.937     2.585    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.854 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.854    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.408ns (59.895%)  route 0.943ns (40.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    display/clk
    SLICE_X45Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.943     2.591    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.859 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.859    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.407ns (59.297%)  route 0.966ns (40.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    display/clk
    SLICE_X44Y5          FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.966     2.615    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.881 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.881    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.407ns (58.851%)  route 0.984ns (41.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    display/clk
    SLICE_X44Y7          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.984     2.632    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.898 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.898    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.432ns (59.460%)  route 0.976ns (40.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    display/clk
    SLICE_X45Y4          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.976     2.625    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.916 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.916    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 butt_cond/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.468ns (58.721%)  route 1.032ns (41.279%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.556     1.500    butt_cond/clk
    SLICE_X34Y64         FDRE                                         r  butt_cond/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  butt_cond/D_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.072     1.736    butt_cond/D_ctr_q_reg[10]
    SLICE_X35Y64         LUT6 (Prop_lut6_I0_O)        0.045     1.781 r  butt_cond/led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.106     1.887    butt_cond/led_OBUF[0]_inst_i_2_n_0
    SLICE_X35Y63         LUT4 (Prop_lut4_I0_O)        0.045     1.932 r  butt_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.854     2.786    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     4.000 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.000    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.431ns (57.376%)  route 1.063ns (42.624%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.568     1.512    bseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.395     2.048    bseg_driver/ctr/S[1]
    SLICE_X58Y11         LUT2 (Prop_lut2_I0_O)        0.045     2.093 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.668     2.761    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     4.006 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.006    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.433ns (56.620%)  route 1.098ns (43.380%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.568     1.512    bseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.396     2.049    bseg_driver/ctr/S[1]
    SLICE_X58Y11         LUT2 (Prop_lut2_I1_O)        0.045     2.094 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.702     2.796    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.043 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.043    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.475ns (57.399%)  route 1.095ns (42.601%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.568     1.512    bseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.396     2.049    bseg_driver/ctr/S[1]
    SLICE_X58Y11         LUT2 (Prop_lut2_I0_O)        0.049     2.098 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.699     2.796    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     4.081 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.081    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.483ns  (logic 1.643ns (29.961%)  route 3.841ns (70.039%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.387    reset_cond/butt_reset_IBUF
    SLICE_X14Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.511 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.973     5.483    reset_cond/M_reset_cond_in
    SLICE_X45Y12         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.444     4.849    reset_cond/clk
    SLICE_X45Y12         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.914ns  (logic 1.643ns (33.433%)  route 3.271ns (66.567%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.387    reset_cond/butt_reset_IBUF
    SLICE_X14Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.511 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.403     4.914    reset_cond/M_reset_cond_in
    SLICE_X37Y10         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.443     4.848    reset_cond/clk
    SLICE_X37Y10         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.469ns  (logic 1.643ns (36.762%)  route 2.826ns (63.238%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.387    reset_cond/butt_reset_IBUF
    SLICE_X14Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.511 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.958     4.469    reset_cond/M_reset_cond_in
    SLICE_X30Y12         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.441     4.846    reset_cond/clk
    SLICE_X30Y12         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.469ns  (logic 1.643ns (36.762%)  route 2.826ns (63.238%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.387    reset_cond/butt_reset_IBUF
    SLICE_X14Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.511 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.958     4.469    reset_cond/M_reset_cond_in
    SLICE_X30Y12         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.441     4.846    reset_cond/clk
    SLICE_X30Y12         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1091896739[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.624ns (40.672%)  route 2.369ns (59.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.369     3.869    forLoop_idx_0_1091896739[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.993 r  forLoop_idx_0_1091896739[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.993    forLoop_idx_0_1091896739[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X38Y26         FDRE                                         r  forLoop_idx_0_1091896739[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.430     4.835    forLoop_idx_0_1091896739[1].cond_butt_dirs/sync/clk
    SLICE_X38Y26         FDRE                                         r  forLoop_idx_0_1091896739[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1091896739[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.933ns  (logic 1.630ns (41.449%)  route 2.303ns (58.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.303     3.809    forLoop_idx_0_1091896739[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.933 r  forLoop_idx_0_1091896739[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.933    forLoop_idx_0_1091896739[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X38Y23         FDRE                                         r  forLoop_idx_0_1091896739[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.430     4.835    forLoop_idx_0_1091896739[0].cond_butt_dirs/sync/clk
    SLICE_X38Y23         FDRE                                         r  forLoop_idx_0_1091896739[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1091896739[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.928ns  (logic 1.658ns (42.222%)  route 2.269ns (57.778%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.269     3.804    forLoop_idx_0_1091896739[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.928 r  forLoop_idx_0_1091896739[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.928    forLoop_idx_0_1091896739[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X34Y20         FDRE                                         r  forLoop_idx_0_1091896739[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.433     4.838    forLoop_idx_0_1091896739[2].cond_butt_dirs/sync/clk
    SLICE_X34Y20         FDRE                                         r  forLoop_idx_0_1091896739[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_259405547[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 1.640ns (43.475%)  route 2.132ns (56.525%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.132     3.649    forLoop_idx_0_259405547[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X38Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.773 r  forLoop_idx_0_259405547[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.773    forLoop_idx_0_259405547[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X38Y21         FDRE                                         r  forLoop_idx_0_259405547[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.433     4.838    forLoop_idx_0_259405547[0].cond_butt_sel_desel/sync/clk
    SLICE_X38Y21         FDRE                                         r  forLoop_idx_0_259405547[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_259405547[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.743ns  (logic 1.639ns (43.773%)  route 2.105ns (56.227%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.105     3.619    forLoop_idx_0_259405547[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.743 r  forLoop_idx_0_259405547[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.743    forLoop_idx_0_259405547[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X34Y20         FDRE                                         r  forLoop_idx_0_259405547[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.433     4.838    forLoop_idx_0_259405547[1].cond_butt_sel_desel/sync/clk
    SLICE_X34Y20         FDRE                                         r  forLoop_idx_0_259405547[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.689ns  (logic 1.641ns (44.495%)  route 2.048ns (55.505%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.048     3.565    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X15Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.689 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.689    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X15Y13         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445     4.850    cond_butt_next_play/sync/clk
    SLICE_X15Y13         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.242ns (23.047%)  route 0.807ns (76.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           0.807     1.049    butt_cond/sync/D[0]
    SLICE_X36Y65         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.823     2.013    butt_cond/sync/clk
    SLICE_X36Y65         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1091896739[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.341ns (30.616%)  route 0.774ns (69.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.774     1.070    forLoop_idx_0_1091896739[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.115 r  forLoop_idx_0_1091896739[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.115    forLoop_idx_0_1091896739[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X33Y19         FDRE                                         r  forLoop_idx_0_1091896739[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.822     2.012    forLoop_idx_0_1091896739[3].cond_butt_dirs/sync/clk
    SLICE_X33Y19         FDRE                                         r  forLoop_idx_0_1091896739[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.330ns (28.281%)  route 0.837ns (71.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.837     1.121    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X15Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.166 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.166    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X15Y13         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.831     2.021    cond_butt_next_play/sync/clk
    SLICE_X15Y13         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_259405547[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.329ns (26.414%)  route 0.915ns (73.586%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.915     1.199    forLoop_idx_0_259405547[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X38Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.244 r  forLoop_idx_0_259405547[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.244    forLoop_idx_0_259405547[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X38Y21         FDRE                                         r  forLoop_idx_0_259405547[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.820     2.010    forLoop_idx_0_259405547[0].cond_butt_sel_desel/sync/clk
    SLICE_X38Y21         FDRE                                         r  forLoop_idx_0_259405547[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_259405547[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.327ns (26.147%)  route 0.924ns (73.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.924     1.206    forLoop_idx_0_259405547[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.251 r  forLoop_idx_0_259405547[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.251    forLoop_idx_0_259405547[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X34Y20         FDRE                                         r  forLoop_idx_0_259405547[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.820     2.010    forLoop_idx_0_259405547[1].cond_butt_sel_desel/sync/clk
    SLICE_X34Y20         FDRE                                         r  forLoop_idx_0_259405547[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1091896739[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.319ns (24.345%)  route 0.991ns (75.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.991     1.265    forLoop_idx_0_1091896739[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.310 r  forLoop_idx_0_1091896739[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.310    forLoop_idx_0_1091896739[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X38Y23         FDRE                                         r  forLoop_idx_0_1091896739[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.817     2.007    forLoop_idx_0_1091896739[0].cond_butt_dirs/sync/clk
    SLICE_X38Y23         FDRE                                         r  forLoop_idx_0_1091896739[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1091896739[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.323ns  (logic 0.347ns (26.203%)  route 0.976ns (73.797%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.976     1.278    forLoop_idx_0_1091896739[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.323 r  forLoop_idx_0_1091896739[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.323    forLoop_idx_0_1091896739[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X34Y20         FDRE                                         r  forLoop_idx_0_1091896739[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.820     2.010    forLoop_idx_0_1091896739[2].cond_butt_dirs/sync/clk
    SLICE_X34Y20         FDRE                                         r  forLoop_idx_0_1091896739[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1091896739[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.313ns (23.260%)  route 1.032ns (76.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.032     1.300    forLoop_idx_0_1091896739[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.345 r  forLoop_idx_0_1091896739[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.345    forLoop_idx_0_1091896739[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X38Y26         FDRE                                         r  forLoop_idx_0_1091896739[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.817     2.007    forLoop_idx_0_1091896739[1].cond_butt_dirs/sync/clk
    SLICE_X38Y26         FDRE                                         r  forLoop_idx_0_1091896739[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.331ns (21.510%)  route 1.209ns (78.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.781     1.067    reset_cond/butt_reset_IBUF
    SLICE_X14Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.428     1.540    reset_cond/M_reset_cond_in
    SLICE_X30Y12         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.828     2.018    reset_cond/clk
    SLICE_X30Y12         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.331ns (21.510%)  route 1.209ns (78.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.781     1.067    reset_cond/butt_reset_IBUF
    SLICE_X14Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.428     1.540    reset_cond/M_reset_cond_in
    SLICE_X30Y12         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.828     2.018    reset_cond/clk
    SLICE_X30Y12         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





