# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../adder.srcs/sources_1/new/fadder.v"
verilog xil_defaultlib  "../../../adder.srcs/sources_1/new/rpsub.v"
verilog xil_defaultlib  "../../../adder.srcs/sim_1/new/tb_rpadder.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
