{
  "file": "File",
  "edit": "Edit",
  "view": "View",
  "boards": "Boards",
  "tools": "Tools",
  "help": "Help",
  "new_project": "New project",
  "open_project": "Open project",
  "examples": "Examples",
  "templates": "Templates",
  "save": "Save",
  "save_as": "Save as",
  "import_block": "Import block",
  "export_as_block": "Export as block",
  "export_verilog": "Export verilog",
  "export_pcf": "Export PCF",
  "export_testbench": "Export testbench",
  "export_gtkwave": "Export GTKWave",
  "clone_selected": "Clone selected",
  "remove_selected": "Remove selected",
  "clear_all": "Clear all",
  "image_path": "Image path",
  "remote_hostname": "Remote hostname",
  "language": "Language",
  "english": "English",
  "spanish": "Spanish",
  "galician": "Galician",
  "basque": "Basque",
  "reset_view": "Reset view",
  "verify": "Verify",
  "build": "Build",
  "upload": "Upload",
  "sync_remote_files": "Synchronize remote files ...",
  "execute_remote": "Execute remote {{label}} ...",
  "install_toolchain": "Install toolchain",
  "upgrade_toolchain": "Upgrade toolchain",
  "remove_toolchain": "Remove toolchain",
  "toolchain_not_installed": "Toolchain not updated. Please, install or upgrade the toolchain",
  "enable_drivers": "Enable drivers",
  "drivers_enabled": "Drivers enabled",
  "disable_drivers": "Disable drivers",
  "drivers_disabled": "Drivers disabled",
  "homebrew_required": "Homebrew is required",
  "unplug_and_reconnect": "<b>Unplug</b> and <b>reconnect</b> the board",
  "install_drivers_windows": "<h4>FTDI driver installation instructions</h4><ol><li>Connect the FPGA board</li><li>Replace the <b>(Interface 0)</b> driver of the board by <b>libusbK</b></li><li>Unplug and reconnect the board</li></ol><br><p><i>Note: Windows 10 + USB 3.0 combination may also require to replace the (Interface 1) driver by libusb-win32</i></p>",
  "uninstall_drivers_windows": "<h4>FTDI driver uninstallation instructions</h4><ol><li>Find the FPGA USB Device</li><li>Select the board interface and uninstall the driver</li></ol>",
  "view_license": "View license",
  "version": "Version",
  "documentation": "Documentation",
  "source_code": "Source code",
  "community_forum": "Community forum",
  "about_icestudio": "About Icestudio",
  "basic": "Basic",
  "code": "Code",
  "info": "Info",
  "input": "Input",
  "output": "Output",
  "bit": "Bit",
  "config": "Config",
  "pull_up": "Pull up",
  "pull_up_inv": "Pull up inv",
  "logic": "Logic",
  "comb": "Comb",
  "demux_1_2": "Demux 1:2",
  "demux_1_4": "Demux 1:4",
  "demux_1_8": "Demux 1:8",
  "hex_7seg_cc": "Hex 7 Segment CC",
  "hex_7seg_ca": "Hex 7 Segment CA",
  "mux_2_1": "Mux 2:1",
  "mux_4_1": "Mux 4:1",
  "gate": "Gate",
  "and": "And",
  "nand": "Nand",
  "nor": "Nor",
  "not": "Not",
  "or": "Or",
  "xnor": "Xnor",
  "xor": "Xor",
  "sec": "Sec",
  "dff_ar": "D flip-flop async",
  "dff_sr": "D flip-flop",
  "tff_ar": "T flip-flop async",
  "tff_sr": "T flip-flop",
  "1_basic": "1. Basic",
  "1_led_on": "1. Led on",
  "2_switch_led": "2. Switch led",
  "3_switch_and_gate": "3. Switch and gate",
  "read_only": "Read only",
  "untitled": "untitled",
  "enter_project_title": "Enter the project's title",
  "load_project_confirmation": "The current project will be removed. Do you want to continue loading the project?",
  "enter_project_image_path": "Enter the project's image path",
  "enter_remote_hostname": "Enter the remote hostname user@host (experimental)",
  "wrong_remote_hostname": "Wrong remote hostname {{name}}",
  "remote_host_not_connected": "Remote host {{name}} not connected",
  "clear_all_confirmation": "Do you want to clear all?",
  "remove_block_confirmation": "Do you want to remove the selected block?",
  "change_board_confirmation": "The current FPGA I/O configuration will be lost. Do you want to change to {{name}} board?",
  "board_selected": "Board {{name}} selected",
  "remove_toolchain_confirmation": "Icestudio and apio configuration directories will be removed. Do you want to continue?",
  "toolchain_removed": "Toolchain removed",
  "project_created": "New project {{name}} created",
  "project_loaded": "Project {{name}} loaded",
  "wrong_project_format": "Wrong project format: {{name}}",
  "project_saved": "Project {{name}} saved",
  "block_imported": "Block {{name}} imported",
  "block_exported_as": "Block exported as {{name}}",
  "verilog_exported": "Verilog code exported",
  "pcf_exported": "PCF file exported",
  "testbench_exported": "Testbench exported",
  "gtkwave_exported": "GTKWave exported",
  "enter_block_label": "Enter the block's label",
  "label_updated": "Label updated",
  "enter_block_ports": "Enter the block's ports",
  "wrong_block_format": "Wrong block format: {{type}}",
  "start_verify": "Start verification ...",
  "start_build": "Start building ...",
  "start_upload": "Start uploading ...",
  "done_verify": "Verification done",
  "done_build": "Build done",
  "done_upload": "Upload done",
  "generic_error": "Error: {{error}}",
  "file_does_not_exist": "File {{file}} does not exist",
  "board_not_detected": "Board not detected",
  "unknown_board": "Unknown board",
  "fpga_io_not_defined": "FPGA I/O ports not defined",
  "duplicated_fpga_io": "Duplicated FPGA I/O ports",
  "installing_toolchain": "Installing toolchain",
  "internet_connection_required": "Internet connection is required",
  "installation_completed": "Installation completed",
  "toolchain_installed": "Toolchain installed"
}
