INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ASIC2/FPGA/IP_repo/rate_encoder/rate_encoder.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ASIC2/FPGA/IP_repo/rate_encoder/rate_encoder.srcs/sources_1/new/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ASIC2/FPGA/IP_repo/rate_encoder/rate_encoder.srcs/sources_1/new/RateEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RateEncoder
