Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun 24 19:29:12 2025
| Host         : DESKTOP-FS2AEQ7 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/stereolbm_axis_cambm_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 0.434ns (4.717%)  route 8.767ns (95.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/P[1]
                         net (fo=8, routed)           8.767    10.174    bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_address1[1]
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[6]_rep__28/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.514ns  (logic 0.456ns (4.793%)  route 9.058ns (95.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    SLICE_X89Y111        FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[6]/Q
                         net (fo=32, routed)          9.058    10.487    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727[6]
    SLICE_X33Y35         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[6]_rep__28/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    SLICE_X33Y35         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[6]_rep__28/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)       -0.047    10.842    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[6]_rep__28
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/cmp62_reg_36413_pp0_iter4_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/cmp62_reg_36413_pp0_iter9_reg_reg[0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.506ns  (logic 0.518ns (5.449%)  route 8.988ns (94.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X98Y1          FDRE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/cmp62_reg_36413_pp0_iter4_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y1          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/cmp62_reg_36413_pp0_iter4_reg_reg[0]_rep/Q
                         net (fo=97, routed)          8.988    10.479    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/cmp62_reg_36413_pp0_iter4_reg_reg[0]_rep_n_20
    SLICE_X20Y24         SRL16E                                       r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/cmp62_reg_36413_pp0_iter9_reg_reg[0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X20Y24         SRL16E                                       r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/cmp62_reg_36413_pp0_iter9_reg_reg[0]_srl5/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X20Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    10.845    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/cmp62_reg_36413_pp0_iter9_reg_reg[0]_srl5
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 0.456ns (4.817%)  route 9.011ns (95.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    SLICE_X89Y111        FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[6]/Q
                         net (fo=32, routed)          9.011    10.440    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727[6]
    SLICE_X24Y36         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    SLICE_X24Y36         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[6]_rep/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)       -0.081    10.808    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln360_reg_35763_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_phi_reg_pp0_iter6_l_window_353_reg_4473_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.586ns  (logic 0.580ns (6.050%)  route 9.006ns (93.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X111Y8         FDRE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln360_reg_35763_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln360_reg_35763_pp0_iter4_reg_reg[0]/Q
                         net (fo=104, routed)         9.006    10.435    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln360_reg_35763_pp0_iter4_reg
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.124    10.559 r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_phi_reg_pp0_iter6_l_window_353_reg_4473[3]_i_1/O
                         net (fo=1, routed)           0.000    10.559    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_phi_reg_pp0_iter6_l_window_353_reg_4473[3]_i_1_n_20
    SLICE_X30Y8          FDRE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_phi_reg_pp0_iter6_l_window_353_reg_4473_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X30Y8          FDRE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_phi_reg_pp0_iter6_l_window_353_reg_4473_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y8          FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_phi_reg_pp0_iter6_l_window_353_reg_4473_reg[3]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[12]_rep__19/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 0.456ns (4.811%)  route 9.022ns (95.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    SLICE_X89Y113        FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[12]/Q
                         net (fo=32, routed)          9.022    10.451    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727[12]
    SLICE_X32Y91         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[12]_rep__19/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    SLICE_X32Y91         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[12]_rep__19/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y91         FDRE (Setup_fdre_C_D)       -0.031    10.858    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[12]_rep__19
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[1]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.456ns  (logic 0.456ns (4.822%)  route 9.000ns (95.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    SLICE_X89Y110        FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y110        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[1]/Q
                         net (fo=32, routed)          9.000    10.429    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727[1]
    SLICE_X53Y119        FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[1]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    SLICE_X53Y119        FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[1]_rep__3/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y119        FDRE (Setup_fdre_C_D)       -0.047    10.842    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 0.434ns (4.864%)  route 8.489ns (95.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/P[10]
                         net (fo=8, routed)           8.489     9.896    bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_address1[10]
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 0.434ns (4.868%)  route 8.482ns (95.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/P[0]
                         net (fo=8, routed)           8.482     9.889    bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_address1[0]
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 0.434ns (4.873%)  route 8.473ns (95.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/P[9]
                         net (fo=8, routed)           8.473     9.880    bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_address1[9]
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  0.443    




