Warning (10268): Verilog HDL information at experiment1.sv(147): always construct contains both blocking and non-blocking assignments File: C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/exercise/rtl/experiment1.sv Line: 147
