/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire [5:0] _02_;
  wire [13:0] _03_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [18:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [31:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[180] : celloutsig_1_0z;
  assign celloutsig_1_6z = celloutsig_1_3z[1] ? celloutsig_1_5z[3] : celloutsig_1_1z[3];
  assign celloutsig_1_0z = ~(in_data[124] & in_data[110]);
  assign celloutsig_1_19z = !(celloutsig_1_15z[7] ? in_data[140] : celloutsig_1_17z[1]);
  assign celloutsig_0_6z = ~((celloutsig_0_1z[13] | celloutsig_0_3z) & celloutsig_0_2z);
  assign celloutsig_0_9z = ~((celloutsig_0_3z | celloutsig_0_5z[6]) & celloutsig_0_3z);
  assign celloutsig_0_15z = celloutsig_0_14z | ~(celloutsig_0_14z);
  assign celloutsig_1_7z = celloutsig_1_2z | ~(celloutsig_1_4z[3]);
  assign celloutsig_0_11z = ~(_00_ ^ celloutsig_0_6z);
  reg [13:0] _13_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _13_ <= 14'h0000;
    else _13_ <= in_data[14:1];
  assign { _03_[13:10], _01_[5:2], _03_[5:0] } = _13_;
  reg [5:0] _14_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 6'h00;
    else _14_ <= { _01_[5:2], celloutsig_0_2z, celloutsig_0_2z };
  assign { _02_[5:4], _00_, _02_[2:0] } = _14_;
  assign celloutsig_1_18z = { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_11z } / { 1'h1, in_data[173:166], celloutsig_1_4z };
  assign celloutsig_0_5z = { _03_[11:10], _01_[5:4], celloutsig_0_3z, _03_[13:10], _01_[5:2], _03_[5:0] } / { 1'h1, _01_[2], _03_[5:4], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_15z = { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_0z } / { 1'h1, in_data[116:115], celloutsig_1_10z };
  assign celloutsig_0_10z = { in_data[39:24], celloutsig_0_9z } <= celloutsig_0_8z;
  assign celloutsig_1_8z = ! { celloutsig_1_3z[4], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_11z = { in_data[139:137], celloutsig_1_7z } % { 1'h1, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = { _03_[13:10], _01_[5:2], _03_[5:0] } % { 1'h1, _03_[12:10], _01_[5:2], _03_[5:1], in_data[0] };
  assign celloutsig_0_2z = celloutsig_0_1z[12:4] !== { _01_[5:2], _03_[5:1] };
  assign celloutsig_0_12z = ~ { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_12z[12:7], celloutsig_0_13z };
  assign celloutsig_1_13z = ^ celloutsig_1_12z[22:17];
  assign celloutsig_0_8z = { in_data[62:49], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z } >> { _02_[2], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_10z = { in_data[108:107], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z } >>> { in_data[160:157], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[157:144] >>> { in_data[146:134], celloutsig_1_0z };
  assign celloutsig_1_12z = { in_data[118:114], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_7z } - { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_20z = { celloutsig_0_8z[7:4], _02_[5:4], _00_, _02_[2:0], celloutsig_0_10z, celloutsig_0_13z } - { celloutsig_0_12z[12:9], celloutsig_0_18z[2:1], 1'h0, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_1_5z = in_data[135:132] - { celloutsig_1_4z[3:1], celloutsig_1_2z };
  assign celloutsig_1_17z = celloutsig_1_12z[15:13] ^ in_data[165:163];
  assign celloutsig_0_19z = _03_[2:0] ^ celloutsig_0_12z[8:6];
  assign celloutsig_1_3z = { in_data[191:187], celloutsig_1_0z } ^ celloutsig_1_1z[13:8];
  assign celloutsig_1_4z = celloutsig_1_1z[10:7] ^ { in_data[124], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z & _03_[1]) | (celloutsig_0_2z & celloutsig_0_1z[1]));
  assign celloutsig_0_7z = ~((celloutsig_0_2z & _02_[1]) | (celloutsig_0_3z & celloutsig_0_2z));
  assign celloutsig_0_13z = ~((celloutsig_0_11z & _01_[2]) | (celloutsig_0_6z & _00_));
  assign { celloutsig_0_18z[1], celloutsig_0_18z[2] } = { celloutsig_0_14z, celloutsig_0_8z[4] } ^ { celloutsig_0_11z, celloutsig_0_6z };
  assign _01_[1:0] = { celloutsig_0_2z, celloutsig_0_2z };
  assign _02_[3] = _00_;
  assign _03_[9:6] = _01_[5:2];
  assign celloutsig_0_18z[0] = 1'h0;
  assign { out_data[140:128], out_data[96], out_data[34:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
