<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Bridge_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_ERegister_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataBase_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataBase_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="E_ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="E_MD_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="F_DRegister_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="M_CP0_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainControl_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_txt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_txt_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1669294016" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1669294016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670933101" xil_pn:in_ck="-5389137091136702449" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1670933101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Bridge.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="D_ERegister.v"/>
      <outfile xil_pn:name="D_EXT.v"/>
      <outfile xil_pn:name="D_ExcSelMux.v"/>
      <outfile xil_pn:name="D_ForwardRD1Mux.v"/>
      <outfile xil_pn:name="D_ForwardRD2Mux.v"/>
      <outfile xil_pn:name="D_GRF.v"/>
      <outfile xil_pn:name="D_NPC.v"/>
      <outfile xil_pn:name="D_Splitter.v"/>
      <outfile xil_pn:name="D_Zero.v"/>
      <outfile xil_pn:name="DataBase.v"/>
      <outfile xil_pn:name="E_ALU.v"/>
      <outfile xil_pn:name="E_ALUSrcMux.v"/>
      <outfile xil_pn:name="E_ExcSelMux.v"/>
      <outfile xil_pn:name="E_ForwardALUAMux.v"/>
      <outfile xil_pn:name="E_ForwardALUBMux.v"/>
      <outfile xil_pn:name="E_MD.v"/>
      <outfile xil_pn:name="E_MDMux.v"/>
      <outfile xil_pn:name="E_MRegister.v"/>
      <outfile xil_pn:name="E_RegDstMux.v"/>
      <outfile xil_pn:name="F_DRegister.v"/>
      <outfile xil_pn:name="F_PC.v"/>
      <outfile xil_pn:name="ForwardControl.v"/>
      <outfile xil_pn:name="M_ByteenExt.v"/>
      <outfile xil_pn:name="M_CP0.v"/>
      <outfile xil_pn:name="M_DataExt.v"/>
      <outfile xil_pn:name="M_ForwardStoreDataMux.v"/>
      <outfile xil_pn:name="M_RegWriteSelMux.v"/>
      <outfile xil_pn:name="M_WRegister.v"/>
      <outfile xil_pn:name="MainControl.v"/>
      <outfile xil_pn:name="StallControl.v"/>
      <outfile xil_pn:name="Timer0.v"/>
      <outfile xil_pn:name="Timer1.v"/>
      <outfile xil_pn:name="W_RegWriteSelMux.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_txt.v"/>
    </transform>
    <transform xil_pn:end_ts="1670932466" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4373869695554850289" xil_pn:start_ts="1670932466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670932466" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5896585006477243731" xil_pn:start_ts="1670932466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669294016" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6558984742925665013" xil_pn:start_ts="1669294016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670933101" xil_pn:in_ck="-5389137091136702449" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1670933101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Bridge.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="D_ERegister.v"/>
      <outfile xil_pn:name="D_EXT.v"/>
      <outfile xil_pn:name="D_ExcSelMux.v"/>
      <outfile xil_pn:name="D_ForwardRD1Mux.v"/>
      <outfile xil_pn:name="D_ForwardRD2Mux.v"/>
      <outfile xil_pn:name="D_GRF.v"/>
      <outfile xil_pn:name="D_NPC.v"/>
      <outfile xil_pn:name="D_Splitter.v"/>
      <outfile xil_pn:name="D_Zero.v"/>
      <outfile xil_pn:name="DataBase.v"/>
      <outfile xil_pn:name="E_ALU.v"/>
      <outfile xil_pn:name="E_ALUSrcMux.v"/>
      <outfile xil_pn:name="E_ExcSelMux.v"/>
      <outfile xil_pn:name="E_ForwardALUAMux.v"/>
      <outfile xil_pn:name="E_ForwardALUBMux.v"/>
      <outfile xil_pn:name="E_MD.v"/>
      <outfile xil_pn:name="E_MDMux.v"/>
      <outfile xil_pn:name="E_MRegister.v"/>
      <outfile xil_pn:name="E_RegDstMux.v"/>
      <outfile xil_pn:name="F_DRegister.v"/>
      <outfile xil_pn:name="F_PC.v"/>
      <outfile xil_pn:name="ForwardControl.v"/>
      <outfile xil_pn:name="M_ByteenExt.v"/>
      <outfile xil_pn:name="M_CP0.v"/>
      <outfile xil_pn:name="M_DataExt.v"/>
      <outfile xil_pn:name="M_ForwardStoreDataMux.v"/>
      <outfile xil_pn:name="M_RegWriteSelMux.v"/>
      <outfile xil_pn:name="M_WRegister.v"/>
      <outfile xil_pn:name="MainControl.v"/>
      <outfile xil_pn:name="StallControl.v"/>
      <outfile xil_pn:name="Timer0.v"/>
      <outfile xil_pn:name="Timer1.v"/>
      <outfile xil_pn:name="W_RegWriteSelMux.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_txt.v"/>
    </transform>
    <transform xil_pn:end_ts="1670933107" xil_pn:in_ck="-5389137091136702449" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1089815328289170963" xil_pn:start_ts="1670933101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_beh.prj"/>
      <outfile xil_pn:name="mips_txt_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1670933107" xil_pn:in_ck="-2503431102693288949" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1822811617457189616" xil_pn:start_ts="1670933107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
