

================================================================
== Vitis HLS Report for 'pool3'
================================================================
* Date:           Tue Feb 27 17:36:27 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        SoC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.866 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      523|      523|  5.230 us|  5.230 us|  523|  523|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%pool_buf3_V = alloca i64 1" [encode.cpp:192]   --->   Operation 3 'alloca' 'pool_buf3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%pool_buf3_V_1 = alloca i64 1" [encode.cpp:192]   --->   Operation 4 'alloca' 'pool_buf3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%pool_buf3_V_2 = alloca i64 1" [encode.cpp:192]   --->   Operation 5 'alloca' 'pool_buf3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pool_buf3_V_3 = alloca i64 1" [encode.cpp:192]   --->   Operation 6 'alloca' 'pool_buf3_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pool_buf3_V_4 = alloca i64 1" [encode.cpp:192]   --->   Operation 7 'alloca' 'pool_buf3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%pool_buf3_V_5 = alloca i64 1" [encode.cpp:192]   --->   Operation 8 'alloca' 'pool_buf3_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%pool_buf3_V_6 = alloca i64 1" [encode.cpp:192]   --->   Operation 9 'alloca' 'pool_buf3_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pool_buf3_V_7 = alloca i64 1" [encode.cpp:192]   --->   Operation 10 'alloca' 'pool_buf3_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pool_buf3_V_8 = alloca i64 1" [encode.cpp:192]   --->   Operation 11 'alloca' 'pool_buf3_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pool_buf3_V_9 = alloca i64 1" [encode.cpp:192]   --->   Operation 12 'alloca' 'pool_buf3_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pool_buf3_V_10 = alloca i64 1" [encode.cpp:192]   --->   Operation 13 'alloca' 'pool_buf3_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pool_buf3_V_11 = alloca i64 1" [encode.cpp:192]   --->   Operation 14 'alloca' 'pool_buf3_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pool_buf3_V_12 = alloca i64 1" [encode.cpp:192]   --->   Operation 15 'alloca' 'pool_buf3_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pool_buf3_V_13 = alloca i64 1" [encode.cpp:192]   --->   Operation 16 'alloca' 'pool_buf3_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pool_buf3_V_14 = alloca i64 1" [encode.cpp:192]   --->   Operation 17 'alloca' 'pool_buf3_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pool_buf3_V_15 = alloca i64 1" [encode.cpp:192]   --->   Operation 18 'alloca' 'pool_buf3_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pool_buf3_V_16 = alloca i64 1" [encode.cpp:192]   --->   Operation 19 'alloca' 'pool_buf3_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pool_buf3_V_17 = alloca i64 1" [encode.cpp:192]   --->   Operation 20 'alloca' 'pool_buf3_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pool_buf3_V_18 = alloca i64 1" [encode.cpp:192]   --->   Operation 21 'alloca' 'pool_buf3_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pool_buf3_V_19 = alloca i64 1" [encode.cpp:192]   --->   Operation 22 'alloca' 'pool_buf3_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pool_buf3_V_20 = alloca i64 1" [encode.cpp:192]   --->   Operation 23 'alloca' 'pool_buf3_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pool_buf3_V_21 = alloca i64 1" [encode.cpp:192]   --->   Operation 24 'alloca' 'pool_buf3_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pool_buf3_V_22 = alloca i64 1" [encode.cpp:192]   --->   Operation 25 'alloca' 'pool_buf3_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pool_buf3_V_23 = alloca i64 1" [encode.cpp:192]   --->   Operation 26 'alloca' 'pool_buf3_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pool_buf3_V_24 = alloca i64 1" [encode.cpp:192]   --->   Operation 27 'alloca' 'pool_buf3_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pool_buf3_V_25 = alloca i64 1" [encode.cpp:192]   --->   Operation 28 'alloca' 'pool_buf3_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pool_buf3_V_26 = alloca i64 1" [encode.cpp:192]   --->   Operation 29 'alloca' 'pool_buf3_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pool_buf3_V_27 = alloca i64 1" [encode.cpp:192]   --->   Operation 30 'alloca' 'pool_buf3_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pool_buf3_V_28 = alloca i64 1" [encode.cpp:192]   --->   Operation 31 'alloca' 'pool_buf3_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pool_buf3_V_29 = alloca i64 1" [encode.cpp:192]   --->   Operation 32 'alloca' 'pool_buf3_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pool_buf3_V_30 = alloca i64 1" [encode.cpp:192]   --->   Operation 33 'alloca' 'pool_buf3_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pool_buf3_V_31 = alloca i64 1" [encode.cpp:192]   --->   Operation 34 'alloca' 'pool_buf3_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%pool_buf3_V_32 = alloca i64 1" [encode.cpp:192]   --->   Operation 35 'alloca' 'pool_buf3_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%pool_buf3_V_33 = alloca i64 1" [encode.cpp:192]   --->   Operation 36 'alloca' 'pool_buf3_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%pool_buf3_V_34 = alloca i64 1" [encode.cpp:192]   --->   Operation 37 'alloca' 'pool_buf3_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%pool_buf3_V_35 = alloca i64 1" [encode.cpp:192]   --->   Operation 38 'alloca' 'pool_buf3_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%pool_buf3_V_36 = alloca i64 1" [encode.cpp:192]   --->   Operation 39 'alloca' 'pool_buf3_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%pool_buf3_V_37 = alloca i64 1" [encode.cpp:192]   --->   Operation 40 'alloca' 'pool_buf3_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%pool_buf3_V_38 = alloca i64 1" [encode.cpp:192]   --->   Operation 41 'alloca' 'pool_buf3_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pool_buf3_V_39 = alloca i64 1" [encode.cpp:192]   --->   Operation 42 'alloca' 'pool_buf3_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%pool_buf3_V_40 = alloca i64 1" [encode.cpp:192]   --->   Operation 43 'alloca' 'pool_buf3_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pool_buf3_V_41 = alloca i64 1" [encode.cpp:192]   --->   Operation 44 'alloca' 'pool_buf3_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%pool_buf3_V_42 = alloca i64 1" [encode.cpp:192]   --->   Operation 45 'alloca' 'pool_buf3_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%pool_buf3_V_43 = alloca i64 1" [encode.cpp:192]   --->   Operation 46 'alloca' 'pool_buf3_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%pool_buf3_V_44 = alloca i64 1" [encode.cpp:192]   --->   Operation 47 'alloca' 'pool_buf3_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%pool_buf3_V_45 = alloca i64 1" [encode.cpp:192]   --->   Operation 48 'alloca' 'pool_buf3_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%pool_buf3_V_46 = alloca i64 1" [encode.cpp:192]   --->   Operation 49 'alloca' 'pool_buf3_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%pool_buf3_V_47 = alloca i64 1" [encode.cpp:192]   --->   Operation 50 'alloca' 'pool_buf3_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%pool_buf3_V_48 = alloca i64 1" [encode.cpp:192]   --->   Operation 51 'alloca' 'pool_buf3_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%pool_buf3_V_49 = alloca i64 1" [encode.cpp:192]   --->   Operation 52 'alloca' 'pool_buf3_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%pool_buf3_V_50 = alloca i64 1" [encode.cpp:192]   --->   Operation 53 'alloca' 'pool_buf3_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%pool_buf3_V_51 = alloca i64 1" [encode.cpp:192]   --->   Operation 54 'alloca' 'pool_buf3_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%pool_buf3_V_52 = alloca i64 1" [encode.cpp:192]   --->   Operation 55 'alloca' 'pool_buf3_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%pool_buf3_V_53 = alloca i64 1" [encode.cpp:192]   --->   Operation 56 'alloca' 'pool_buf3_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%pool_buf3_V_54 = alloca i64 1" [encode.cpp:192]   --->   Operation 57 'alloca' 'pool_buf3_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%pool_buf3_V_55 = alloca i64 1" [encode.cpp:192]   --->   Operation 58 'alloca' 'pool_buf3_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%pool_buf3_V_56 = alloca i64 1" [encode.cpp:192]   --->   Operation 59 'alloca' 'pool_buf3_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%pool_buf3_V_57 = alloca i64 1" [encode.cpp:192]   --->   Operation 60 'alloca' 'pool_buf3_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%pool_buf3_V_58 = alloca i64 1" [encode.cpp:192]   --->   Operation 61 'alloca' 'pool_buf3_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%pool_buf3_V_59 = alloca i64 1" [encode.cpp:192]   --->   Operation 62 'alloca' 'pool_buf3_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%pool_buf3_V_60 = alloca i64 1" [encode.cpp:192]   --->   Operation 63 'alloca' 'pool_buf3_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%pool_buf3_V_61 = alloca i64 1" [encode.cpp:192]   --->   Operation 64 'alloca' 'pool_buf3_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%pool_buf3_V_62 = alloca i64 1" [encode.cpp:192]   --->   Operation 65 'alloca' 'pool_buf3_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%pool_buf3_V_63 = alloca i64 1" [encode.cpp:192]   --->   Operation 66 'alloca' 'pool_buf3_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln195 = call void @sp_pool<ap_fixed<32, 6, 5, 3, 0> >.2, i32 %pool_buf3_V, i32 %pool_buf3_V_1, i32 %pool_buf3_V_2, i32 %pool_buf3_V_3, i32 %pool_buf3_V_4, i32 %pool_buf3_V_5, i32 %pool_buf3_V_6, i32 %pool_buf3_V_7, i32 %pool_buf3_V_8, i32 %pool_buf3_V_9, i32 %pool_buf3_V_10, i32 %pool_buf3_V_11, i32 %pool_buf3_V_12, i32 %pool_buf3_V_13, i32 %pool_buf3_V_14, i32 %pool_buf3_V_15, i32 %pool_buf3_V_16, i32 %pool_buf3_V_17, i32 %pool_buf3_V_18, i32 %pool_buf3_V_19, i32 %pool_buf3_V_20, i32 %pool_buf3_V_21, i32 %pool_buf3_V_22, i32 %pool_buf3_V_23, i32 %pool_buf3_V_24, i32 %pool_buf3_V_25, i32 %pool_buf3_V_26, i32 %pool_buf3_V_27, i32 %pool_buf3_V_28, i32 %pool_buf3_V_29, i32 %pool_buf3_V_30, i32 %pool_buf3_V_31, i32 %pool_buf3_V_32, i32 %pool_buf3_V_33, i32 %pool_buf3_V_34, i32 %pool_buf3_V_35, i32 %pool_buf3_V_36, i32 %pool_buf3_V_37, i32 %pool_buf3_V_38, i32 %pool_buf3_V_39, i32 %pool_buf3_V_40, i32 %pool_buf3_V_41, i32 %pool_buf3_V_42, i32 %pool_buf3_V_43, i32 %pool_buf3_V_44, i32 %pool_buf3_V_45, i32 %pool_buf3_V_46, i32 %pool_buf3_V_47, i32 %pool_buf3_V_48, i32 %pool_buf3_V_49, i32 %pool_buf3_V_50, i32 %pool_buf3_V_51, i32 %pool_buf3_V_52, i32 %pool_buf3_V_53, i32 %pool_buf3_V_54, i32 %pool_buf3_V_55, i32 %pool_buf3_V_56, i32 %pool_buf3_V_57, i32 %pool_buf3_V_58, i32 %pool_buf3_V_59, i32 %pool_buf3_V_60, i32 %pool_buf3_V_61, i32 %pool_buf3_V_62, i32 %pool_buf3_V_63, i32 %conv3_out21, i32 %full_out_float16" [encode.cpp:195]   --->   Operation 67 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_out21, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %full_out_float16, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln195 = call void @sp_pool<ap_fixed<32, 6, 5, 3, 0> >.2, i32 %pool_buf3_V, i32 %pool_buf3_V_1, i32 %pool_buf3_V_2, i32 %pool_buf3_V_3, i32 %pool_buf3_V_4, i32 %pool_buf3_V_5, i32 %pool_buf3_V_6, i32 %pool_buf3_V_7, i32 %pool_buf3_V_8, i32 %pool_buf3_V_9, i32 %pool_buf3_V_10, i32 %pool_buf3_V_11, i32 %pool_buf3_V_12, i32 %pool_buf3_V_13, i32 %pool_buf3_V_14, i32 %pool_buf3_V_15, i32 %pool_buf3_V_16, i32 %pool_buf3_V_17, i32 %pool_buf3_V_18, i32 %pool_buf3_V_19, i32 %pool_buf3_V_20, i32 %pool_buf3_V_21, i32 %pool_buf3_V_22, i32 %pool_buf3_V_23, i32 %pool_buf3_V_24, i32 %pool_buf3_V_25, i32 %pool_buf3_V_26, i32 %pool_buf3_V_27, i32 %pool_buf3_V_28, i32 %pool_buf3_V_29, i32 %pool_buf3_V_30, i32 %pool_buf3_V_31, i32 %pool_buf3_V_32, i32 %pool_buf3_V_33, i32 %pool_buf3_V_34, i32 %pool_buf3_V_35, i32 %pool_buf3_V_36, i32 %pool_buf3_V_37, i32 %pool_buf3_V_38, i32 %pool_buf3_V_39, i32 %pool_buf3_V_40, i32 %pool_buf3_V_41, i32 %pool_buf3_V_42, i32 %pool_buf3_V_43, i32 %pool_buf3_V_44, i32 %pool_buf3_V_45, i32 %pool_buf3_V_46, i32 %pool_buf3_V_47, i32 %pool_buf3_V_48, i32 %pool_buf3_V_49, i32 %pool_buf3_V_50, i32 %pool_buf3_V_51, i32 %pool_buf3_V_52, i32 %pool_buf3_V_53, i32 %pool_buf3_V_54, i32 %pool_buf3_V_55, i32 %pool_buf3_V_56, i32 %pool_buf3_V_57, i32 %pool_buf3_V_58, i32 %pool_buf3_V_59, i32 %pool_buf3_V_60, i32 %pool_buf3_V_61, i32 %pool_buf3_V_62, i32 %pool_buf3_V_63, i32 %conv3_out21, i32 %full_out_float16" [encode.cpp:195]   --->   Operation 70 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln196 = ret" [encode.cpp:196]   --->   Operation 71 'ret' 'ret_ln196' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
