ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.TIM_DeInit,"ax",%progbits
  20              		.align	1
  21              		.global	TIM_DeInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	TIM_DeInit:
  27              	.LFB123:
  28              		.file 1 "./Library/stm32f4xx_tim.c"
   1:./Library/stm32f4xx_tim.c **** /**
   2:./Library/stm32f4xx_tim.c ****   ******************************************************************************
   3:./Library/stm32f4xx_tim.c ****   * @file    stm32f4xx_tim.c
   4:./Library/stm32f4xx_tim.c ****   * @author  MCD Application Team
   5:./Library/stm32f4xx_tim.c ****   * @version V1.8.1
   6:./Library/stm32f4xx_tim.c ****   * @date    27-January-2022
   7:./Library/stm32f4xx_tim.c ****   * @brief   This file provides firmware functions to manage the following 
   8:./Library/stm32f4xx_tim.c ****   *          functionalities of the TIM peripheral:
   9:./Library/stm32f4xx_tim.c ****   *            + TimeBase management
  10:./Library/stm32f4xx_tim.c ****   *            + Output Compare management
  11:./Library/stm32f4xx_tim.c ****   *            + Input Capture management
  12:./Library/stm32f4xx_tim.c ****   *            + Advanced-control timers (TIM1 and TIM8) specific features  
  13:./Library/stm32f4xx_tim.c ****   *            + Interrupts, DMA and flags management
  14:./Library/stm32f4xx_tim.c ****   *            + Clocks management
  15:./Library/stm32f4xx_tim.c ****   *            + Synchronization management
  16:./Library/stm32f4xx_tim.c ****   *            + Specific interface management
  17:./Library/stm32f4xx_tim.c ****   *            + Specific remapping management      
  18:./Library/stm32f4xx_tim.c ****   *              
  19:./Library/stm32f4xx_tim.c ****   @verbatim   
  20:./Library/stm32f4xx_tim.c ****  ===============================================================================
  21:./Library/stm32f4xx_tim.c ****                    #####  How to use this driver #####
  22:./Library/stm32f4xx_tim.c ****  ===============================================================================
  23:./Library/stm32f4xx_tim.c ****     [..]
  24:./Library/stm32f4xx_tim.c ****     This driver provides functions to configure and program the TIM 
  25:./Library/stm32f4xx_tim.c ****     of all STM32F4xx devices.
  26:./Library/stm32f4xx_tim.c ****     These functions are split in 9 groups: 
  27:./Library/stm32f4xx_tim.c ****      
  28:./Library/stm32f4xx_tim.c ****       (#) TIM TimeBase management: this group includes all needed functions 
  29:./Library/stm32f4xx_tim.c ****           to configure the TM Timebase unit:
  30:./Library/stm32f4xx_tim.c ****         (++) Set/Get Prescaler
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 2


  31:./Library/stm32f4xx_tim.c ****         (++) Set/Get Autoreload  
  32:./Library/stm32f4xx_tim.c ****         (++) Counter modes configuration
  33:./Library/stm32f4xx_tim.c ****         (++) Set Clock division  
  34:./Library/stm32f4xx_tim.c ****         (++) Select the One Pulse mode
  35:./Library/stm32f4xx_tim.c ****         (++) Update Request Configuration
  36:./Library/stm32f4xx_tim.c ****         (++) Update Disable Configuration
  37:./Library/stm32f4xx_tim.c ****         (++) Auto-Preload Configuration 
  38:./Library/stm32f4xx_tim.c ****         (++) Enable/Disable the counter     
  39:./Library/stm32f4xx_tim.c ****                    
  40:./Library/stm32f4xx_tim.c ****       (#) TIM Output Compare management: this group includes all needed 
  41:./Library/stm32f4xx_tim.c ****           functions to configure the Capture/Compare unit used in Output 
  42:./Library/stm32f4xx_tim.c ****           compare mode: 
  43:./Library/stm32f4xx_tim.c ****         (++) Configure each channel, independently, in Output Compare mode
  44:./Library/stm32f4xx_tim.c ****         (++) Select the output compare modes
  45:./Library/stm32f4xx_tim.c ****         (++) Select the Polarities of each channel
  46:./Library/stm32f4xx_tim.c ****         (++) Set/Get the Capture/Compare register values
  47:./Library/stm32f4xx_tim.c ****         (++) Select the Output Compare Fast mode 
  48:./Library/stm32f4xx_tim.c ****         (++) Select the Output Compare Forced mode  
  49:./Library/stm32f4xx_tim.c ****         (++) Output Compare-Preload Configuration 
  50:./Library/stm32f4xx_tim.c ****         (++) Clear Output Compare Reference
  51:./Library/stm32f4xx_tim.c ****         (++) Select the OCREF Clear signal
  52:./Library/stm32f4xx_tim.c ****         (++) Enable/Disable the Capture/Compare Channels    
  53:./Library/stm32f4xx_tim.c ****                      
  54:./Library/stm32f4xx_tim.c ****       (#) TIM Input Capture management: this group includes all needed 
  55:./Library/stm32f4xx_tim.c ****           functions to configure the Capture/Compare unit used in 
  56:./Library/stm32f4xx_tim.c ****           Input Capture mode:
  57:./Library/stm32f4xx_tim.c ****         (++) Configure each channel in input capture mode
  58:./Library/stm32f4xx_tim.c ****         (++) Configure Channel1/2 in PWM Input mode
  59:./Library/stm32f4xx_tim.c ****         (++) Set the Input Capture Prescaler
  60:./Library/stm32f4xx_tim.c ****         (++) Get the Capture/Compare values      
  61:./Library/stm32f4xx_tim.c ****                      
  62:./Library/stm32f4xx_tim.c ****       (#) Advanced-control timers (TIM1 and TIM8) specific features
  63:./Library/stm32f4xx_tim.c ****         (++) Configures the Break input, dead time, Lock level, the OSSI,
  64:./Library/stm32f4xx_tim.c ****              the OSSR State and the AOE(automatic output enable)
  65:./Library/stm32f4xx_tim.c ****         (++) Enable/Disable the TIM peripheral Main Outputs
  66:./Library/stm32f4xx_tim.c ****         (++) Select the Commutation event
  67:./Library/stm32f4xx_tim.c ****         (++) Set/Reset the Capture Compare Preload Control bit
  68:./Library/stm32f4xx_tim.c ****                                 
  69:./Library/stm32f4xx_tim.c ****       (#) TIM interrupts, DMA and flags management
  70:./Library/stm32f4xx_tim.c ****         (++) Enable/Disable interrupt sources
  71:./Library/stm32f4xx_tim.c ****         (++) Get flags status
  72:./Library/stm32f4xx_tim.c ****         (++) Clear flags/ Pending bits
  73:./Library/stm32f4xx_tim.c ****         (++) Enable/Disable DMA requests 
  74:./Library/stm32f4xx_tim.c ****         (++) Configure DMA burst mode
  75:./Library/stm32f4xx_tim.c ****         (++) Select CaptureCompare DMA request  
  76:./Library/stm32f4xx_tim.c ****                 
  77:./Library/stm32f4xx_tim.c ****       (#) TIM clocks management: this group includes all needed functions 
  78:./Library/stm32f4xx_tim.c ****           to configure the clock controller unit:
  79:./Library/stm32f4xx_tim.c ****         (++) Select internal/External clock
  80:./Library/stm32f4xx_tim.c ****         (++) Select the external clock mode: ETR(Mode1/Mode2), TIx or ITRx
  81:./Library/stm32f4xx_tim.c ****            
  82:./Library/stm32f4xx_tim.c ****       (#) TIM synchronization management: this group includes all needed 
  83:./Library/stm32f4xx_tim.c ****           functions to configure the Synchronization unit:
  84:./Library/stm32f4xx_tim.c ****         (++) Select Input Trigger  
  85:./Library/stm32f4xx_tim.c ****         (++) Select Output Trigger  
  86:./Library/stm32f4xx_tim.c ****         (++) Select Master Slave Mode 
  87:./Library/stm32f4xx_tim.c ****         (++) ETR Configuration when used as external trigger   
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 3


  88:./Library/stm32f4xx_tim.c ****        
  89:./Library/stm32f4xx_tim.c ****       (#) TIM specific interface management, this group includes all 
  90:./Library/stm32f4xx_tim.c ****           needed functions to use the specific TIM interface:
  91:./Library/stm32f4xx_tim.c ****         (++) Encoder Interface Configuration
  92:./Library/stm32f4xx_tim.c ****         (++) Select Hall Sensor   
  93:./Library/stm32f4xx_tim.c ****            
  94:./Library/stm32f4xx_tim.c ****       (#) TIM specific remapping management includes the Remapping 
  95:./Library/stm32f4xx_tim.c ****           configuration of specific timers               
  96:./Library/stm32f4xx_tim.c ****      
  97:./Library/stm32f4xx_tim.c ****   @endverbatim    
  98:./Library/stm32f4xx_tim.c ****   ******************************************************************************
  99:./Library/stm32f4xx_tim.c ****   * @attention
 100:./Library/stm32f4xx_tim.c ****   *
 101:./Library/stm32f4xx_tim.c ****   * Copyright (c) 2016 STMicroelectronics.
 102:./Library/stm32f4xx_tim.c ****   * All rights reserved.
 103:./Library/stm32f4xx_tim.c ****   *
 104:./Library/stm32f4xx_tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
 105:./Library/stm32f4xx_tim.c ****   * in the root directory of this software component.
 106:./Library/stm32f4xx_tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
 107:./Library/stm32f4xx_tim.c ****   *
 108:./Library/stm32f4xx_tim.c ****   ******************************************************************************
 109:./Library/stm32f4xx_tim.c ****   */
 110:./Library/stm32f4xx_tim.c **** 
 111:./Library/stm32f4xx_tim.c **** /* Includes ------------------------------------------------------------------*/
 112:./Library/stm32f4xx_tim.c **** #include "stm32f4xx_tim.h"
 113:./Library/stm32f4xx_tim.c **** #include "stm32f4xx_rcc.h"
 114:./Library/stm32f4xx_tim.c **** 
 115:./Library/stm32f4xx_tim.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
 116:./Library/stm32f4xx_tim.c ****   * @{
 117:./Library/stm32f4xx_tim.c ****   */
 118:./Library/stm32f4xx_tim.c **** 
 119:./Library/stm32f4xx_tim.c **** /** @defgroup TIM 
 120:./Library/stm32f4xx_tim.c ****   * @brief TIM driver modules
 121:./Library/stm32f4xx_tim.c ****   * @{
 122:./Library/stm32f4xx_tim.c ****   */
 123:./Library/stm32f4xx_tim.c **** 
 124:./Library/stm32f4xx_tim.c **** /* Private typedef -----------------------------------------------------------*/
 125:./Library/stm32f4xx_tim.c **** /* Private define ------------------------------------------------------------*/
 126:./Library/stm32f4xx_tim.c **** 
 127:./Library/stm32f4xx_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
 128:./Library/stm32f4xx_tim.c **** #define SMCR_ETR_MASK      ((uint16_t)0x00FF) 
 129:./Library/stm32f4xx_tim.c **** #define CCMR_OFFSET        ((uint16_t)0x0018)
 130:./Library/stm32f4xx_tim.c **** #define CCER_CCE_SET       ((uint16_t)0x0001)  
 131:./Library/stm32f4xx_tim.c **** #define	CCER_CCNE_SET      ((uint16_t)0x0004) 
 132:./Library/stm32f4xx_tim.c **** #define CCMR_OC13M_MASK    ((uint16_t)0xFF8F)
 133:./Library/stm32f4xx_tim.c **** #define CCMR_OC24M_MASK    ((uint16_t)0x8FFF) 
 134:./Library/stm32f4xx_tim.c **** 
 135:./Library/stm32f4xx_tim.c **** /* Private macro -------------------------------------------------------------*/
 136:./Library/stm32f4xx_tim.c **** /* Private variables ---------------------------------------------------------*/
 137:./Library/stm32f4xx_tim.c **** /* Private function prototypes -----------------------------------------------*/
 138:./Library/stm32f4xx_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 139:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 140:./Library/stm32f4xx_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 141:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 142:./Library/stm32f4xx_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 143:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 144:./Library/stm32f4xx_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 4


 145:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 146:./Library/stm32f4xx_tim.c **** 
 147:./Library/stm32f4xx_tim.c **** /* Private functions ---------------------------------------------------------*/
 148:./Library/stm32f4xx_tim.c **** 
 149:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Private_Functions
 150:./Library/stm32f4xx_tim.c ****   * @{
 151:./Library/stm32f4xx_tim.c ****   */
 152:./Library/stm32f4xx_tim.c **** 
 153:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group1 TimeBase management functions
 154:./Library/stm32f4xx_tim.c ****  *  @brief   TimeBase management functions 
 155:./Library/stm32f4xx_tim.c ****  *
 156:./Library/stm32f4xx_tim.c **** @verbatim   
 157:./Library/stm32f4xx_tim.c ****  ===============================================================================
 158:./Library/stm32f4xx_tim.c ****                      ##### TimeBase management functions #####
 159:./Library/stm32f4xx_tim.c ****  ===============================================================================  
 160:./Library/stm32f4xx_tim.c ****   
 161:./Library/stm32f4xx_tim.c ****      
 162:./Library/stm32f4xx_tim.c ****             ##### TIM Driver: how to use it in Timing(Time base) Mode #####
 163:./Library/stm32f4xx_tim.c ****  ===============================================================================
 164:./Library/stm32f4xx_tim.c ****     [..] 
 165:./Library/stm32f4xx_tim.c ****     To use the Timer in Timing(Time base) mode, the following steps are mandatory:
 166:./Library/stm32f4xx_tim.c ****        
 167:./Library/stm32f4xx_tim.c ****       (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function
 168:./Library/stm32f4xx_tim.c ****                     
 169:./Library/stm32f4xx_tim.c ****       (#) Fill the TIM_TimeBaseInitStruct with the desired parameters.
 170:./Library/stm32f4xx_tim.c ****        
 171:./Library/stm32f4xx_tim.c ****       (#) Call TIM_TimeBaseInit(TIMx, &TIM_TimeBaseInitStruct) to configure the Time Base unit
 172:./Library/stm32f4xx_tim.c ****           with the corresponding configuration
 173:./Library/stm32f4xx_tim.c ****           
 174:./Library/stm32f4xx_tim.c ****       (#) Enable the NVIC if you need to generate the update interrupt. 
 175:./Library/stm32f4xx_tim.c ****           
 176:./Library/stm32f4xx_tim.c ****       (#) Enable the corresponding interrupt using the function TIM_ITConfig(TIMx, TIM_IT_Update) 
 177:./Library/stm32f4xx_tim.c ****        
 178:./Library/stm32f4xx_tim.c ****       (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
 179:./Library/stm32f4xx_tim.c ****              
 180:./Library/stm32f4xx_tim.c ****        -@- All other functions can be used separately to modify, if needed,
 181:./Library/stm32f4xx_tim.c ****            a specific feature of the Timer. 
 182:./Library/stm32f4xx_tim.c **** 
 183:./Library/stm32f4xx_tim.c **** @endverbatim
 184:./Library/stm32f4xx_tim.c ****   * @{
 185:./Library/stm32f4xx_tim.c ****   */
 186:./Library/stm32f4xx_tim.c ****   
 187:./Library/stm32f4xx_tim.c **** /**
 188:./Library/stm32f4xx_tim.c ****   * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
 189:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 190:./Library/stm32f4xx_tim.c ****   * @retval None
 191:./Library/stm32f4xx_tim.c **** 
 192:./Library/stm32f4xx_tim.c ****   */
 193:./Library/stm32f4xx_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 194:./Library/stm32f4xx_tim.c **** {
  29              		.loc 1 194 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 5


  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 7860     		str	r0, [r7, #4]
 195:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 196:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 197:./Library/stm32f4xx_tim.c ****  
 198:./Library/stm32f4xx_tim.c ****   if (TIMx == TIM1)
  45              		.loc 1 198 6
  46 0008 7B68     		ldr	r3, [r7, #4]
  47 000a 604A     		ldr	r2, .L17
  48 000c 9342     		cmp	r3, r2
  49 000e 08D1     		bne	.L2
 199:./Library/stm32f4xx_tim.c ****   {
 200:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
  50              		.loc 1 200 5
  51 0010 0121     		movs	r1, #1
  52 0012 0120     		movs	r0, #1
  53 0014 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 201:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  54              		.loc 1 201 5
  55 0018 0021     		movs	r1, #0
  56 001a 0120     		movs	r0, #1
  57 001c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 202:./Library/stm32f4xx_tim.c ****   } 
 203:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM2) 
 204:./Library/stm32f4xx_tim.c ****   {     
 205:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 206:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 207:./Library/stm32f4xx_tim.c ****   }  
 208:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM3)
 209:./Library/stm32f4xx_tim.c ****   { 
 210:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 211:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 212:./Library/stm32f4xx_tim.c ****   }  
 213:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM4)
 214:./Library/stm32f4xx_tim.c ****   { 
 215:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 216:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 217:./Library/stm32f4xx_tim.c ****   }  
 218:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM5)
 219:./Library/stm32f4xx_tim.c ****   {      
 220:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 221:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 222:./Library/stm32f4xx_tim.c ****   }  
 223:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM6)  
 224:./Library/stm32f4xx_tim.c ****   {    
 225:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 226:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 227:./Library/stm32f4xx_tim.c ****   }  
 228:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM7)
 229:./Library/stm32f4xx_tim.c ****   {      
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 6


 230:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 231:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 232:./Library/stm32f4xx_tim.c ****   }  
 233:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM8)
 234:./Library/stm32f4xx_tim.c ****   {      
 235:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 236:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 237:./Library/stm32f4xx_tim.c ****   }  
 238:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM9)
 239:./Library/stm32f4xx_tim.c ****   {      
 240:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 241:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 242:./Library/stm32f4xx_tim.c ****    }  
 243:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM10)
 244:./Library/stm32f4xx_tim.c ****   {      
 245:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 246:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 247:./Library/stm32f4xx_tim.c ****   }  
 248:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM11) 
 249:./Library/stm32f4xx_tim.c ****   {     
 250:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 251:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 252:./Library/stm32f4xx_tim.c ****   }  
 253:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM12)
 254:./Library/stm32f4xx_tim.c ****   {      
 255:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 256:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 257:./Library/stm32f4xx_tim.c ****   }  
 258:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM13) 
 259:./Library/stm32f4xx_tim.c ****   {       
 260:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 261:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 262:./Library/stm32f4xx_tim.c ****   }  
 263:./Library/stm32f4xx_tim.c ****   else
 264:./Library/stm32f4xx_tim.c ****   { 
 265:./Library/stm32f4xx_tim.c ****     if (TIMx == TIM14) 
 266:./Library/stm32f4xx_tim.c ****     {     
 267:./Library/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 268:./Library/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 269:./Library/stm32f4xx_tim.c ****     }   
 270:./Library/stm32f4xx_tim.c ****   }
 271:./Library/stm32f4xx_tim.c **** }
  58              		.loc 1 271 1
  59 0020 AFE0     		b	.L16
  60              	.L2:
 203:./Library/stm32f4xx_tim.c ****   {     
  61              		.loc 1 203 11
  62 0022 7B68     		ldr	r3, [r7, #4]
  63 0024 B3F1804F 		cmp	r3, #1073741824
  64 0028 08D1     		bne	.L4
 205:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  65              		.loc 1 205 5
  66 002a 0121     		movs	r1, #1
  67 002c 0120     		movs	r0, #1
  68 002e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 206:./Library/stm32f4xx_tim.c ****   }  
  69              		.loc 1 206 5
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 7


  70 0032 0021     		movs	r1, #0
  71 0034 0120     		movs	r0, #1
  72 0036 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  73              		.loc 1 271 1
  74 003a A2E0     		b	.L16
  75              	.L4:
 208:./Library/stm32f4xx_tim.c ****   { 
  76              		.loc 1 208 11
  77 003c 7B68     		ldr	r3, [r7, #4]
  78 003e 544A     		ldr	r2, .L17+4
  79 0040 9342     		cmp	r3, r2
  80 0042 08D1     		bne	.L5
 210:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  81              		.loc 1 210 5
  82 0044 0121     		movs	r1, #1
  83 0046 0220     		movs	r0, #2
  84 0048 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 211:./Library/stm32f4xx_tim.c ****   }  
  85              		.loc 1 211 5
  86 004c 0021     		movs	r1, #0
  87 004e 0220     		movs	r0, #2
  88 0050 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  89              		.loc 1 271 1
  90 0054 95E0     		b	.L16
  91              	.L5:
 213:./Library/stm32f4xx_tim.c ****   { 
  92              		.loc 1 213 11
  93 0056 7B68     		ldr	r3, [r7, #4]
  94 0058 4E4A     		ldr	r2, .L17+8
  95 005a 9342     		cmp	r3, r2
  96 005c 08D1     		bne	.L6
 215:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  97              		.loc 1 215 5
  98 005e 0121     		movs	r1, #1
  99 0060 0420     		movs	r0, #4
 100 0062 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 216:./Library/stm32f4xx_tim.c ****   }  
 101              		.loc 1 216 5
 102 0066 0021     		movs	r1, #0
 103 0068 0420     		movs	r0, #4
 104 006a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 105              		.loc 1 271 1
 106 006e 88E0     		b	.L16
 107              	.L6:
 218:./Library/stm32f4xx_tim.c ****   {      
 108              		.loc 1 218 11
 109 0070 7B68     		ldr	r3, [r7, #4]
 110 0072 494A     		ldr	r2, .L17+12
 111 0074 9342     		cmp	r3, r2
 112 0076 08D1     		bne	.L7
 220:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 113              		.loc 1 220 5
 114 0078 0121     		movs	r1, #1
 115 007a 0820     		movs	r0, #8
 116 007c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 221:./Library/stm32f4xx_tim.c ****   }  
 117              		.loc 1 221 5
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 8


 118 0080 0021     		movs	r1, #0
 119 0082 0820     		movs	r0, #8
 120 0084 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 121              		.loc 1 271 1
 122 0088 7BE0     		b	.L16
 123              	.L7:
 223:./Library/stm32f4xx_tim.c ****   {    
 124              		.loc 1 223 11
 125 008a 7B68     		ldr	r3, [r7, #4]
 126 008c 434A     		ldr	r2, .L17+16
 127 008e 9342     		cmp	r3, r2
 128 0090 08D1     		bne	.L8
 225:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 129              		.loc 1 225 5
 130 0092 0121     		movs	r1, #1
 131 0094 1020     		movs	r0, #16
 132 0096 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 226:./Library/stm32f4xx_tim.c ****   }  
 133              		.loc 1 226 5
 134 009a 0021     		movs	r1, #0
 135 009c 1020     		movs	r0, #16
 136 009e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 137              		.loc 1 271 1
 138 00a2 6EE0     		b	.L16
 139              	.L8:
 228:./Library/stm32f4xx_tim.c ****   {      
 140              		.loc 1 228 11
 141 00a4 7B68     		ldr	r3, [r7, #4]
 142 00a6 3E4A     		ldr	r2, .L17+20
 143 00a8 9342     		cmp	r3, r2
 144 00aa 08D1     		bne	.L9
 230:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 145              		.loc 1 230 5
 146 00ac 0121     		movs	r1, #1
 147 00ae 2020     		movs	r0, #32
 148 00b0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 231:./Library/stm32f4xx_tim.c ****   }  
 149              		.loc 1 231 5
 150 00b4 0021     		movs	r1, #0
 151 00b6 2020     		movs	r0, #32
 152 00b8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 153              		.loc 1 271 1
 154 00bc 61E0     		b	.L16
 155              	.L9:
 233:./Library/stm32f4xx_tim.c ****   {      
 156              		.loc 1 233 11
 157 00be 7B68     		ldr	r3, [r7, #4]
 158 00c0 384A     		ldr	r2, .L17+24
 159 00c2 9342     		cmp	r3, r2
 160 00c4 08D1     		bne	.L10
 235:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 161              		.loc 1 235 5
 162 00c6 0121     		movs	r1, #1
 163 00c8 0220     		movs	r0, #2
 164 00ca FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 236:./Library/stm32f4xx_tim.c ****   }  
 165              		.loc 1 236 5
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 9


 166 00ce 0021     		movs	r1, #0
 167 00d0 0220     		movs	r0, #2
 168 00d2 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 169              		.loc 1 271 1
 170 00d6 54E0     		b	.L16
 171              	.L10:
 238:./Library/stm32f4xx_tim.c ****   {      
 172              		.loc 1 238 11
 173 00d8 7B68     		ldr	r3, [r7, #4]
 174 00da 334A     		ldr	r2, .L17+28
 175 00dc 9342     		cmp	r3, r2
 176 00de 0AD1     		bne	.L11
 240:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 177              		.loc 1 240 5
 178 00e0 0121     		movs	r1, #1
 179 00e2 4FF48030 		mov	r0, #65536
 180 00e6 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 241:./Library/stm32f4xx_tim.c ****    }  
 181              		.loc 1 241 5
 182 00ea 0021     		movs	r1, #0
 183 00ec 4FF48030 		mov	r0, #65536
 184 00f0 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 185              		.loc 1 271 1
 186 00f4 45E0     		b	.L16
 187              	.L11:
 243:./Library/stm32f4xx_tim.c ****   {      
 188              		.loc 1 243 11
 189 00f6 7B68     		ldr	r3, [r7, #4]
 190 00f8 2C4A     		ldr	r2, .L17+32
 191 00fa 9342     		cmp	r3, r2
 192 00fc 0AD1     		bne	.L12
 245:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 193              		.loc 1 245 5
 194 00fe 0121     		movs	r1, #1
 195 0100 4FF40030 		mov	r0, #131072
 196 0104 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 246:./Library/stm32f4xx_tim.c ****   }  
 197              		.loc 1 246 5
 198 0108 0021     		movs	r1, #0
 199 010a 4FF40030 		mov	r0, #131072
 200 010e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 201              		.loc 1 271 1
 202 0112 36E0     		b	.L16
 203              	.L12:
 248:./Library/stm32f4xx_tim.c ****   {     
 204              		.loc 1 248 11
 205 0114 7B68     		ldr	r3, [r7, #4]
 206 0116 264A     		ldr	r2, .L17+36
 207 0118 9342     		cmp	r3, r2
 208 011a 0AD1     		bne	.L13
 250:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 209              		.loc 1 250 5
 210 011c 0121     		movs	r1, #1
 211 011e 4FF48020 		mov	r0, #262144
 212 0122 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 251:./Library/stm32f4xx_tim.c ****   }  
 213              		.loc 1 251 5
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 10


 214 0126 0021     		movs	r1, #0
 215 0128 4FF48020 		mov	r0, #262144
 216 012c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 217              		.loc 1 271 1
 218 0130 27E0     		b	.L16
 219              	.L13:
 253:./Library/stm32f4xx_tim.c ****   {      
 220              		.loc 1 253 11
 221 0132 7B68     		ldr	r3, [r7, #4]
 222 0134 1F4A     		ldr	r2, .L17+40
 223 0136 9342     		cmp	r3, r2
 224 0138 08D1     		bne	.L14
 255:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 225              		.loc 1 255 5
 226 013a 0121     		movs	r1, #1
 227 013c 4020     		movs	r0, #64
 228 013e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 256:./Library/stm32f4xx_tim.c ****   }  
 229              		.loc 1 256 5
 230 0142 0021     		movs	r1, #0
 231 0144 4020     		movs	r0, #64
 232 0146 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 233              		.loc 1 271 1
 234 014a 1AE0     		b	.L16
 235              	.L14:
 258:./Library/stm32f4xx_tim.c ****   {       
 236              		.loc 1 258 11
 237 014c 7B68     		ldr	r3, [r7, #4]
 238 014e 1A4A     		ldr	r2, .L17+44
 239 0150 9342     		cmp	r3, r2
 240 0152 08D1     		bne	.L15
 260:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 241              		.loc 1 260 5
 242 0154 0121     		movs	r1, #1
 243 0156 8020     		movs	r0, #128
 244 0158 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 261:./Library/stm32f4xx_tim.c ****   }  
 245              		.loc 1 261 5
 246 015c 0021     		movs	r1, #0
 247 015e 8020     		movs	r0, #128
 248 0160 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 249              		.loc 1 271 1
 250 0164 0DE0     		b	.L16
 251              	.L15:
 265:./Library/stm32f4xx_tim.c ****     {     
 252              		.loc 1 265 8
 253 0166 7B68     		ldr	r3, [r7, #4]
 254 0168 144A     		ldr	r2, .L17+48
 255 016a 9342     		cmp	r3, r2
 256 016c 09D1     		bne	.L16
 267:./Library/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 257              		.loc 1 267 7
 258 016e 0121     		movs	r1, #1
 259 0170 4FF48070 		mov	r0, #256
 260 0174 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 268:./Library/stm32f4xx_tim.c ****     }   
 261              		.loc 1 268 7
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 11


 262 0178 0021     		movs	r1, #0
 263 017a 4FF48070 		mov	r0, #256
 264 017e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 265              	.L16:
 266              		.loc 1 271 1
 267 0182 00BF     		nop
 268 0184 0837     		adds	r7, r7, #8
 269              	.LCFI3:
 270              		.cfi_def_cfa_offset 8
 271 0186 BD46     		mov	sp, r7
 272              	.LCFI4:
 273              		.cfi_def_cfa_register 13
 274              		@ sp needed
 275 0188 80BD     		pop	{r7, pc}
 276              	.L18:
 277 018a 00BF     		.align	2
 278              	.L17:
 279 018c 00000140 		.word	1073807360
 280 0190 00040040 		.word	1073742848
 281 0194 00080040 		.word	1073743872
 282 0198 000C0040 		.word	1073744896
 283 019c 00100040 		.word	1073745920
 284 01a0 00140040 		.word	1073746944
 285 01a4 00040140 		.word	1073808384
 286 01a8 00400140 		.word	1073823744
 287 01ac 00440140 		.word	1073824768
 288 01b0 00480140 		.word	1073825792
 289 01b4 00180040 		.word	1073747968
 290 01b8 001C0040 		.word	1073748992
 291 01bc 00200040 		.word	1073750016
 292              		.cfi_endproc
 293              	.LFE123:
 295              		.section	.text.TIM_TimeBaseInit,"ax",%progbits
 296              		.align	1
 297              		.global	TIM_TimeBaseInit
 298              		.syntax unified
 299              		.thumb
 300              		.thumb_func
 302              	TIM_TimeBaseInit:
 303              	.LFB124:
 272:./Library/stm32f4xx_tim.c **** 
 273:./Library/stm32f4xx_tim.c **** /**
 274:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Time Base Unit peripheral according to 
 275:./Library/stm32f4xx_tim.c ****   *         the specified parameters in the TIM_TimeBaseInitStruct.
 276:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 to 14 to select the TIM peripheral.
 277:./Library/stm32f4xx_tim.c ****   * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
 278:./Library/stm32f4xx_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 279:./Library/stm32f4xx_tim.c ****   * @retval None
 280:./Library/stm32f4xx_tim.c ****   */
 281:./Library/stm32f4xx_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 282:./Library/stm32f4xx_tim.c **** {
 304              		.loc 1 282 1
 305              		.cfi_startproc
 306              		@ args = 0, pretend = 0, frame = 16
 307              		@ frame_needed = 1, uses_anonymous_args = 0
 308              		@ link register save eliminated.
 309 0000 80B4     		push	{r7}
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 12


 310              	.LCFI5:
 311              		.cfi_def_cfa_offset 4
 312              		.cfi_offset 7, -4
 313 0002 85B0     		sub	sp, sp, #20
 314              	.LCFI6:
 315              		.cfi_def_cfa_offset 24
 316 0004 00AF     		add	r7, sp, #0
 317              	.LCFI7:
 318              		.cfi_def_cfa_register 7
 319 0006 7860     		str	r0, [r7, #4]
 320 0008 3960     		str	r1, [r7]
 283:./Library/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 321              		.loc 1 283 12
 322 000a 0023     		movs	r3, #0
 323 000c FB81     		strh	r3, [r7, #14]	@ movhi
 284:./Library/stm32f4xx_tim.c **** 
 285:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 286:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 287:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 288:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 289:./Library/stm32f4xx_tim.c **** 
 290:./Library/stm32f4xx_tim.c ****   tmpcr1 = TIMx->CR1;  
 324              		.loc 1 290 10
 325 000e 7B68     		ldr	r3, [r7, #4]
 326 0010 1B88     		ldrh	r3, [r3]	@ movhi
 327 0012 FB81     		strh	r3, [r7, #14]	@ movhi
 291:./Library/stm32f4xx_tim.c **** 
 292:./Library/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)||
 328              		.loc 1 292 5
 329 0014 7B68     		ldr	r3, [r7, #4]
 330 0016 294A     		ldr	r2, .L25
 331 0018 9342     		cmp	r3, r2
 332 001a 13D0     		beq	.L20
 333              		.loc 1 292 21 discriminator 1
 334 001c 7B68     		ldr	r3, [r7, #4]
 335 001e 284A     		ldr	r2, .L25+4
 336 0020 9342     		cmp	r3, r2
 337 0022 0FD0     		beq	.L20
 338              		.loc 1 292 38 discriminator 2
 339 0024 7B68     		ldr	r3, [r7, #4]
 340 0026 B3F1804F 		cmp	r3, #1073741824
 341 002a 0BD0     		beq	.L20
 293:./Library/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 342              		.loc 1 293 21
 343 002c 7B68     		ldr	r3, [r7, #4]
 344 002e 254A     		ldr	r2, .L25+8
 345 0030 9342     		cmp	r3, r2
 346 0032 07D0     		beq	.L20
 347              		.loc 1 293 38 discriminator 1
 348 0034 7B68     		ldr	r3, [r7, #4]
 349 0036 244A     		ldr	r2, .L25+12
 350 0038 9342     		cmp	r3, r2
 351 003a 03D0     		beq	.L20
 294:./Library/stm32f4xx_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 352              		.loc 1 294 21
 353 003c 7B68     		ldr	r3, [r7, #4]
 354 003e 234A     		ldr	r2, .L25+16
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 13


 355 0040 9342     		cmp	r3, r2
 356 0042 08D1     		bne	.L21
 357              	.L20:
 295:./Library/stm32f4xx_tim.c ****   {
 296:./Library/stm32f4xx_tim.c ****     /* Select the Counter Mode */
 297:./Library/stm32f4xx_tim.c ****     tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 358              		.loc 1 297 12
 359 0044 FB89     		ldrh	r3, [r7, #14]	@ movhi
 360 0046 23F07003 		bic	r3, r3, #112
 361 004a FB81     		strh	r3, [r7, #14]	@ movhi
 298:./Library/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 362              		.loc 1 298 47
 363 004c 3B68     		ldr	r3, [r7]
 364 004e 5A88     		ldrh	r2, [r3, #2]
 365              		.loc 1 298 12
 366 0050 FB89     		ldrh	r3, [r7, #14]	@ movhi
 367 0052 1343     		orrs	r3, r3, r2
 368 0054 FB81     		strh	r3, [r7, #14]	@ movhi
 369              	.L21:
 299:./Library/stm32f4xx_tim.c ****   }
 300:./Library/stm32f4xx_tim.c ****  
 301:./Library/stm32f4xx_tim.c ****   if((TIMx != TIM6) && (TIMx != TIM7))
 370              		.loc 1 301 5
 371 0056 7B68     		ldr	r3, [r7, #4]
 372 0058 1D4A     		ldr	r2, .L25+20
 373 005a 9342     		cmp	r3, r2
 374 005c 0CD0     		beq	.L22
 375              		.loc 1 301 21 discriminator 1
 376 005e 7B68     		ldr	r3, [r7, #4]
 377 0060 1C4A     		ldr	r2, .L25+24
 378 0062 9342     		cmp	r3, r2
 379 0064 08D0     		beq	.L22
 302:./Library/stm32f4xx_tim.c ****   {
 303:./Library/stm32f4xx_tim.c ****     /* Set the clock division */
 304:./Library/stm32f4xx_tim.c ****     tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 380              		.loc 1 304 12
 381 0066 FB89     		ldrh	r3, [r7, #14]	@ movhi
 382 0068 23F44073 		bic	r3, r3, #768
 383 006c FB81     		strh	r3, [r7, #14]	@ movhi
 305:./Library/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 384              		.loc 1 305 47
 385 006e 3B68     		ldr	r3, [r7]
 386 0070 1A89     		ldrh	r2, [r3, #8]
 387              		.loc 1 305 12
 388 0072 FB89     		ldrh	r3, [r7, #14]	@ movhi
 389 0074 1343     		orrs	r3, r3, r2
 390 0076 FB81     		strh	r3, [r7, #14]	@ movhi
 391              	.L22:
 306:./Library/stm32f4xx_tim.c ****   }
 307:./Library/stm32f4xx_tim.c **** 
 308:./Library/stm32f4xx_tim.c ****   TIMx->CR1 = tmpcr1;
 392              		.loc 1 308 13
 393 0078 7B68     		ldr	r3, [r7, #4]
 394 007a FA89     		ldrh	r2, [r7, #14]	@ movhi
 395 007c 1A80     		strh	r2, [r3]	@ movhi
 309:./Library/stm32f4xx_tim.c **** 
 310:./Library/stm32f4xx_tim.c ****   /* Set the Autoreload value */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 14


 311:./Library/stm32f4xx_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 396              		.loc 1 311 37
 397 007e 3B68     		ldr	r3, [r7]
 398 0080 5A68     		ldr	r2, [r3, #4]
 399              		.loc 1 311 13
 400 0082 7B68     		ldr	r3, [r7, #4]
 401 0084 DA62     		str	r2, [r3, #44]
 312:./Library/stm32f4xx_tim.c ****  
 313:./Library/stm32f4xx_tim.c ****   /* Set the Prescaler value */
 314:./Library/stm32f4xx_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 402              		.loc 1 314 37
 403 0086 3B68     		ldr	r3, [r7]
 404 0088 1A88     		ldrh	r2, [r3]
 405              		.loc 1 314 13
 406 008a 7B68     		ldr	r3, [r7, #4]
 407 008c 1A85     		strh	r2, [r3, #40]	@ movhi
 315:./Library/stm32f4xx_tim.c ****     
 316:./Library/stm32f4xx_tim.c ****   if ((TIMx == TIM1) || (TIMx == TIM8))  
 408              		.loc 1 316 6
 409 008e 7B68     		ldr	r3, [r7, #4]
 410 0090 0A4A     		ldr	r2, .L25
 411 0092 9342     		cmp	r3, r2
 412 0094 03D0     		beq	.L23
 413              		.loc 1 316 22 discriminator 1
 414 0096 7B68     		ldr	r3, [r7, #4]
 415 0098 094A     		ldr	r2, .L25+4
 416 009a 9342     		cmp	r3, r2
 417 009c 04D1     		bne	.L24
 418              	.L23:
 317:./Library/stm32f4xx_tim.c ****   {
 318:./Library/stm32f4xx_tim.c ****     /* Set the Repetition Counter value */
 319:./Library/stm32f4xx_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 419              		.loc 1 319 39
 420 009e 3B68     		ldr	r3, [r7]
 421 00a0 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 422 00a2 9AB2     		uxth	r2, r3
 423              		.loc 1 319 15
 424 00a4 7B68     		ldr	r3, [r7, #4]
 425 00a6 1A86     		strh	r2, [r3, #48]	@ movhi
 426              	.L24:
 320:./Library/stm32f4xx_tim.c ****   }
 321:./Library/stm32f4xx_tim.c **** 
 322:./Library/stm32f4xx_tim.c ****   /* Generate an update event to reload the Prescaler 
 323:./Library/stm32f4xx_tim.c ****      and the repetition counter(only for TIM1 and TIM8) value immediately */
 324:./Library/stm32f4xx_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 427              		.loc 1 324 13
 428 00a8 7B68     		ldr	r3, [r7, #4]
 429 00aa 0122     		movs	r2, #1
 430 00ac 9A82     		strh	r2, [r3, #20]	@ movhi
 325:./Library/stm32f4xx_tim.c **** }
 431              		.loc 1 325 1
 432 00ae 00BF     		nop
 433 00b0 1437     		adds	r7, r7, #20
 434              	.LCFI8:
 435              		.cfi_def_cfa_offset 4
 436 00b2 BD46     		mov	sp, r7
 437              	.LCFI9:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 15


 438              		.cfi_def_cfa_register 13
 439              		@ sp needed
 440 00b4 5DF8047B 		ldr	r7, [sp], #4
 441              	.LCFI10:
 442              		.cfi_restore 7
 443              		.cfi_def_cfa_offset 0
 444 00b8 7047     		bx	lr
 445              	.L26:
 446 00ba 00BF     		.align	2
 447              	.L25:
 448 00bc 00000140 		.word	1073807360
 449 00c0 00040140 		.word	1073808384
 450 00c4 00040040 		.word	1073742848
 451 00c8 00080040 		.word	1073743872
 452 00cc 000C0040 		.word	1073744896
 453 00d0 00100040 		.word	1073745920
 454 00d4 00140040 		.word	1073746944
 455              		.cfi_endproc
 456              	.LFE124:
 458              		.section	.text.TIM_TimeBaseStructInit,"ax",%progbits
 459              		.align	1
 460              		.global	TIM_TimeBaseStructInit
 461              		.syntax unified
 462              		.thumb
 463              		.thumb_func
 465              	TIM_TimeBaseStructInit:
 466              	.LFB125:
 326:./Library/stm32f4xx_tim.c **** 
 327:./Library/stm32f4xx_tim.c **** /**
 328:./Library/stm32f4xx_tim.c ****   * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.
 329:./Library/stm32f4xx_tim.c ****   * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
 330:./Library/stm32f4xx_tim.c ****   *         structure which will be initialized.
 331:./Library/stm32f4xx_tim.c ****   * @retval None
 332:./Library/stm32f4xx_tim.c ****   */
 333:./Library/stm32f4xx_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 334:./Library/stm32f4xx_tim.c **** {
 467              		.loc 1 334 1
 468              		.cfi_startproc
 469              		@ args = 0, pretend = 0, frame = 8
 470              		@ frame_needed = 1, uses_anonymous_args = 0
 471              		@ link register save eliminated.
 472 0000 80B4     		push	{r7}
 473              	.LCFI11:
 474              		.cfi_def_cfa_offset 4
 475              		.cfi_offset 7, -4
 476 0002 83B0     		sub	sp, sp, #12
 477              	.LCFI12:
 478              		.cfi_def_cfa_offset 16
 479 0004 00AF     		add	r7, sp, #0
 480              	.LCFI13:
 481              		.cfi_def_cfa_register 7
 482 0006 7860     		str	r0, [r7, #4]
 335:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
 336:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 483              		.loc 1 336 38
 484 0008 7B68     		ldr	r3, [r7, #4]
 485 000a 4FF0FF32 		mov	r2, #-1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 16


 486 000e 5A60     		str	r2, [r3, #4]
 337:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 487              		.loc 1 337 41
 488 0010 7B68     		ldr	r3, [r7, #4]
 489 0012 0022     		movs	r2, #0
 490 0014 1A80     		strh	r2, [r3]	@ movhi
 338:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 491              		.loc 1 338 45
 492 0016 7B68     		ldr	r3, [r7, #4]
 493 0018 0022     		movs	r2, #0
 494 001a 1A81     		strh	r2, [r3, #8]	@ movhi
 339:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 495              		.loc 1 339 43
 496 001c 7B68     		ldr	r3, [r7, #4]
 497 001e 0022     		movs	r2, #0
 498 0020 5A80     		strh	r2, [r3, #2]	@ movhi
 340:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 499              		.loc 1 340 49
 500 0022 7B68     		ldr	r3, [r7, #4]
 501 0024 0022     		movs	r2, #0
 502 0026 9A72     		strb	r2, [r3, #10]
 341:./Library/stm32f4xx_tim.c **** }
 503              		.loc 1 341 1
 504 0028 00BF     		nop
 505 002a 0C37     		adds	r7, r7, #12
 506              	.LCFI14:
 507              		.cfi_def_cfa_offset 4
 508 002c BD46     		mov	sp, r7
 509              	.LCFI15:
 510              		.cfi_def_cfa_register 13
 511              		@ sp needed
 512 002e 5DF8047B 		ldr	r7, [sp], #4
 513              	.LCFI16:
 514              		.cfi_restore 7
 515              		.cfi_def_cfa_offset 0
 516 0032 7047     		bx	lr
 517              		.cfi_endproc
 518              	.LFE125:
 520              		.section	.text.TIM_PrescalerConfig,"ax",%progbits
 521              		.align	1
 522              		.global	TIM_PrescalerConfig
 523              		.syntax unified
 524              		.thumb
 525              		.thumb_func
 527              	TIM_PrescalerConfig:
 528              	.LFB126:
 342:./Library/stm32f4xx_tim.c **** 
 343:./Library/stm32f4xx_tim.c **** /**
 344:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Prescaler.
 345:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 to 14 to select the TIM peripheral.
 346:./Library/stm32f4xx_tim.c ****   * @param  Prescaler: specifies the Prescaler Register value
 347:./Library/stm32f4xx_tim.c ****   * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
 348:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 349:./Library/stm32f4xx_tim.c ****   *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
 350:./Library/stm32f4xx_tim.c ****   *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
 351:./Library/stm32f4xx_tim.c ****   * @retval None
 352:./Library/stm32f4xx_tim.c ****   */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 17


 353:./Library/stm32f4xx_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
 354:./Library/stm32f4xx_tim.c **** {
 529              		.loc 1 354 1
 530              		.cfi_startproc
 531              		@ args = 0, pretend = 0, frame = 8
 532              		@ frame_needed = 1, uses_anonymous_args = 0
 533              		@ link register save eliminated.
 534 0000 80B4     		push	{r7}
 535              	.LCFI17:
 536              		.cfi_def_cfa_offset 4
 537              		.cfi_offset 7, -4
 538 0002 83B0     		sub	sp, sp, #12
 539              	.LCFI18:
 540              		.cfi_def_cfa_offset 16
 541 0004 00AF     		add	r7, sp, #0
 542              	.LCFI19:
 543              		.cfi_def_cfa_register 7
 544 0006 7860     		str	r0, [r7, #4]
 545 0008 0B46     		mov	r3, r1
 546 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 547 000c 1346     		mov	r3, r2	@ movhi
 548 000e 3B80     		strh	r3, [r7]	@ movhi
 355:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 356:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 357:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
 358:./Library/stm32f4xx_tim.c ****   /* Set the Prescaler value */
 359:./Library/stm32f4xx_tim.c ****   TIMx->PSC = Prescaler;
 549              		.loc 1 359 13
 550 0010 7B68     		ldr	r3, [r7, #4]
 551 0012 7A88     		ldrh	r2, [r7, #2]	@ movhi
 552 0014 1A85     		strh	r2, [r3, #40]	@ movhi
 360:./Library/stm32f4xx_tim.c ****   /* Set or reset the UG Bit */
 361:./Library/stm32f4xx_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
 553              		.loc 1 361 13
 554 0016 7B68     		ldr	r3, [r7, #4]
 555 0018 3A88     		ldrh	r2, [r7]	@ movhi
 556 001a 9A82     		strh	r2, [r3, #20]	@ movhi
 362:./Library/stm32f4xx_tim.c **** }
 557              		.loc 1 362 1
 558 001c 00BF     		nop
 559 001e 0C37     		adds	r7, r7, #12
 560              	.LCFI20:
 561              		.cfi_def_cfa_offset 4
 562 0020 BD46     		mov	sp, r7
 563              	.LCFI21:
 564              		.cfi_def_cfa_register 13
 565              		@ sp needed
 566 0022 5DF8047B 		ldr	r7, [sp], #4
 567              	.LCFI22:
 568              		.cfi_restore 7
 569              		.cfi_def_cfa_offset 0
 570 0026 7047     		bx	lr
 571              		.cfi_endproc
 572              	.LFE126:
 574              		.section	.text.TIM_CounterModeConfig,"ax",%progbits
 575              		.align	1
 576              		.global	TIM_CounterModeConfig
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 18


 577              		.syntax unified
 578              		.thumb
 579              		.thumb_func
 581              	TIM_CounterModeConfig:
 582              	.LFB127:
 363:./Library/stm32f4xx_tim.c **** 
 364:./Library/stm32f4xx_tim.c **** /**
 365:./Library/stm32f4xx_tim.c ****   * @brief  Specifies the TIMx Counter Mode to be used.
 366:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 367:./Library/stm32f4xx_tim.c ****   * @param  TIM_CounterMode: specifies the Counter Mode to be used
 368:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 369:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_Up: TIM Up Counting Mode
 370:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_Down: TIM Down Counting Mode
 371:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
 372:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
 373:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
 374:./Library/stm32f4xx_tim.c ****   * @retval None
 375:./Library/stm32f4xx_tim.c ****   */
 376:./Library/stm32f4xx_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
 377:./Library/stm32f4xx_tim.c **** {
 583              		.loc 1 377 1
 584              		.cfi_startproc
 585              		@ args = 0, pretend = 0, frame = 16
 586              		@ frame_needed = 1, uses_anonymous_args = 0
 587              		@ link register save eliminated.
 588 0000 80B4     		push	{r7}
 589              	.LCFI23:
 590              		.cfi_def_cfa_offset 4
 591              		.cfi_offset 7, -4
 592 0002 85B0     		sub	sp, sp, #20
 593              	.LCFI24:
 594              		.cfi_def_cfa_offset 24
 595 0004 00AF     		add	r7, sp, #0
 596              	.LCFI25:
 597              		.cfi_def_cfa_register 7
 598 0006 7860     		str	r0, [r7, #4]
 599 0008 0B46     		mov	r3, r1
 600 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 378:./Library/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 601              		.loc 1 378 12
 602 000c 0023     		movs	r3, #0
 603 000e FB81     		strh	r3, [r7, #14]	@ movhi
 379:./Library/stm32f4xx_tim.c **** 
 380:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 381:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 382:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
 383:./Library/stm32f4xx_tim.c **** 
 384:./Library/stm32f4xx_tim.c ****   tmpcr1 = TIMx->CR1;
 604              		.loc 1 384 10
 605 0010 7B68     		ldr	r3, [r7, #4]
 606 0012 1B88     		ldrh	r3, [r3]	@ movhi
 607 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 385:./Library/stm32f4xx_tim.c **** 
 386:./Library/stm32f4xx_tim.c ****   /* Reset the CMS and DIR Bits */
 387:./Library/stm32f4xx_tim.c ****   tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 608              		.loc 1 387 10
 609 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 19


 610 0018 23F07003 		bic	r3, r3, #112
 611 001c FB81     		strh	r3, [r7, #14]	@ movhi
 388:./Library/stm32f4xx_tim.c **** 
 389:./Library/stm32f4xx_tim.c ****   /* Set the Counter Mode */
 390:./Library/stm32f4xx_tim.c ****   tmpcr1 |= TIM_CounterMode;
 612              		.loc 1 390 10
 613 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 614 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 615 0022 1343     		orrs	r3, r3, r2
 616 0024 FB81     		strh	r3, [r7, #14]	@ movhi
 391:./Library/stm32f4xx_tim.c **** 
 392:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CR1 register */
 393:./Library/stm32f4xx_tim.c ****   TIMx->CR1 = tmpcr1;
 617              		.loc 1 393 13
 618 0026 7B68     		ldr	r3, [r7, #4]
 619 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 620 002a 1A80     		strh	r2, [r3]	@ movhi
 394:./Library/stm32f4xx_tim.c **** }
 621              		.loc 1 394 1
 622 002c 00BF     		nop
 623 002e 1437     		adds	r7, r7, #20
 624              	.LCFI26:
 625              		.cfi_def_cfa_offset 4
 626 0030 BD46     		mov	sp, r7
 627              	.LCFI27:
 628              		.cfi_def_cfa_register 13
 629              		@ sp needed
 630 0032 5DF8047B 		ldr	r7, [sp], #4
 631              	.LCFI28:
 632              		.cfi_restore 7
 633              		.cfi_def_cfa_offset 0
 634 0036 7047     		bx	lr
 635              		.cfi_endproc
 636              	.LFE127:
 638              		.section	.text.TIM_SetCounter,"ax",%progbits
 639              		.align	1
 640              		.global	TIM_SetCounter
 641              		.syntax unified
 642              		.thumb
 643              		.thumb_func
 645              	TIM_SetCounter:
 646              	.LFB128:
 395:./Library/stm32f4xx_tim.c **** 
 396:./Library/stm32f4xx_tim.c **** /**
 397:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Counter Register value
 398:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 399:./Library/stm32f4xx_tim.c ****   * @param  Counter: specifies the Counter register new value.
 400:./Library/stm32f4xx_tim.c ****   * @retval None
 401:./Library/stm32f4xx_tim.c ****   */
 402:./Library/stm32f4xx_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
 403:./Library/stm32f4xx_tim.c **** {
 647              		.loc 1 403 1
 648              		.cfi_startproc
 649              		@ args = 0, pretend = 0, frame = 8
 650              		@ frame_needed = 1, uses_anonymous_args = 0
 651              		@ link register save eliminated.
 652 0000 80B4     		push	{r7}
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 20


 653              	.LCFI29:
 654              		.cfi_def_cfa_offset 4
 655              		.cfi_offset 7, -4
 656 0002 83B0     		sub	sp, sp, #12
 657              	.LCFI30:
 658              		.cfi_def_cfa_offset 16
 659 0004 00AF     		add	r7, sp, #0
 660              	.LCFI31:
 661              		.cfi_def_cfa_register 7
 662 0006 7860     		str	r0, [r7, #4]
 663 0008 3960     		str	r1, [r7]
 404:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 405:./Library/stm32f4xx_tim.c ****    assert_param(IS_TIM_ALL_PERIPH(TIMx));
 406:./Library/stm32f4xx_tim.c **** 
 407:./Library/stm32f4xx_tim.c ****   /* Set the Counter Register value */
 408:./Library/stm32f4xx_tim.c ****   TIMx->CNT = Counter;
 664              		.loc 1 408 13
 665 000a 7B68     		ldr	r3, [r7, #4]
 666 000c 3A68     		ldr	r2, [r7]
 667 000e 5A62     		str	r2, [r3, #36]
 409:./Library/stm32f4xx_tim.c **** }
 668              		.loc 1 409 1
 669 0010 00BF     		nop
 670 0012 0C37     		adds	r7, r7, #12
 671              	.LCFI32:
 672              		.cfi_def_cfa_offset 4
 673 0014 BD46     		mov	sp, r7
 674              	.LCFI33:
 675              		.cfi_def_cfa_register 13
 676              		@ sp needed
 677 0016 5DF8047B 		ldr	r7, [sp], #4
 678              	.LCFI34:
 679              		.cfi_restore 7
 680              		.cfi_def_cfa_offset 0
 681 001a 7047     		bx	lr
 682              		.cfi_endproc
 683              	.LFE128:
 685              		.section	.text.TIM_SetAutoreload,"ax",%progbits
 686              		.align	1
 687              		.global	TIM_SetAutoreload
 688              		.syntax unified
 689              		.thumb
 690              		.thumb_func
 692              	TIM_SetAutoreload:
 693              	.LFB129:
 410:./Library/stm32f4xx_tim.c **** 
 411:./Library/stm32f4xx_tim.c **** /**
 412:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Autoreload Register value
 413:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 414:./Library/stm32f4xx_tim.c ****   * @param  Autoreload: specifies the Autoreload register new value.
 415:./Library/stm32f4xx_tim.c ****   * @retval None
 416:./Library/stm32f4xx_tim.c ****   */
 417:./Library/stm32f4xx_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
 418:./Library/stm32f4xx_tim.c **** {
 694              		.loc 1 418 1
 695              		.cfi_startproc
 696              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 21


 697              		@ frame_needed = 1, uses_anonymous_args = 0
 698              		@ link register save eliminated.
 699 0000 80B4     		push	{r7}
 700              	.LCFI35:
 701              		.cfi_def_cfa_offset 4
 702              		.cfi_offset 7, -4
 703 0002 83B0     		sub	sp, sp, #12
 704              	.LCFI36:
 705              		.cfi_def_cfa_offset 16
 706 0004 00AF     		add	r7, sp, #0
 707              	.LCFI37:
 708              		.cfi_def_cfa_register 7
 709 0006 7860     		str	r0, [r7, #4]
 710 0008 3960     		str	r1, [r7]
 419:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 420:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 421:./Library/stm32f4xx_tim.c ****   
 422:./Library/stm32f4xx_tim.c ****   /* Set the Autoreload Register value */
 423:./Library/stm32f4xx_tim.c ****   TIMx->ARR = Autoreload;
 711              		.loc 1 423 13
 712 000a 7B68     		ldr	r3, [r7, #4]
 713 000c 3A68     		ldr	r2, [r7]
 714 000e DA62     		str	r2, [r3, #44]
 424:./Library/stm32f4xx_tim.c **** }
 715              		.loc 1 424 1
 716 0010 00BF     		nop
 717 0012 0C37     		adds	r7, r7, #12
 718              	.LCFI38:
 719              		.cfi_def_cfa_offset 4
 720 0014 BD46     		mov	sp, r7
 721              	.LCFI39:
 722              		.cfi_def_cfa_register 13
 723              		@ sp needed
 724 0016 5DF8047B 		ldr	r7, [sp], #4
 725              	.LCFI40:
 726              		.cfi_restore 7
 727              		.cfi_def_cfa_offset 0
 728 001a 7047     		bx	lr
 729              		.cfi_endproc
 730              	.LFE129:
 732              		.section	.text.TIM_GetCounter,"ax",%progbits
 733              		.align	1
 734              		.global	TIM_GetCounter
 735              		.syntax unified
 736              		.thumb
 737              		.thumb_func
 739              	TIM_GetCounter:
 740              	.LFB130:
 425:./Library/stm32f4xx_tim.c **** 
 426:./Library/stm32f4xx_tim.c **** /**
 427:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Counter value.
 428:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 429:./Library/stm32f4xx_tim.c ****   * @retval Counter Register value
 430:./Library/stm32f4xx_tim.c ****   */
 431:./Library/stm32f4xx_tim.c **** uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
 432:./Library/stm32f4xx_tim.c **** {
 741              		.loc 1 432 1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 22


 742              		.cfi_startproc
 743              		@ args = 0, pretend = 0, frame = 8
 744              		@ frame_needed = 1, uses_anonymous_args = 0
 745              		@ link register save eliminated.
 746 0000 80B4     		push	{r7}
 747              	.LCFI41:
 748              		.cfi_def_cfa_offset 4
 749              		.cfi_offset 7, -4
 750 0002 83B0     		sub	sp, sp, #12
 751              	.LCFI42:
 752              		.cfi_def_cfa_offset 16
 753 0004 00AF     		add	r7, sp, #0
 754              	.LCFI43:
 755              		.cfi_def_cfa_register 7
 756 0006 7860     		str	r0, [r7, #4]
 433:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 434:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 435:./Library/stm32f4xx_tim.c **** 
 436:./Library/stm32f4xx_tim.c ****   /* Get the Counter Register value */
 437:./Library/stm32f4xx_tim.c ****   return TIMx->CNT;
 757              		.loc 1 437 14
 758 0008 7B68     		ldr	r3, [r7, #4]
 759 000a 5B6A     		ldr	r3, [r3, #36]
 438:./Library/stm32f4xx_tim.c **** }
 760              		.loc 1 438 1
 761 000c 1846     		mov	r0, r3
 762 000e 0C37     		adds	r7, r7, #12
 763              	.LCFI44:
 764              		.cfi_def_cfa_offset 4
 765 0010 BD46     		mov	sp, r7
 766              	.LCFI45:
 767              		.cfi_def_cfa_register 13
 768              		@ sp needed
 769 0012 5DF8047B 		ldr	r7, [sp], #4
 770              	.LCFI46:
 771              		.cfi_restore 7
 772              		.cfi_def_cfa_offset 0
 773 0016 7047     		bx	lr
 774              		.cfi_endproc
 775              	.LFE130:
 777              		.section	.text.TIM_GetPrescaler,"ax",%progbits
 778              		.align	1
 779              		.global	TIM_GetPrescaler
 780              		.syntax unified
 781              		.thumb
 782              		.thumb_func
 784              	TIM_GetPrescaler:
 785              	.LFB131:
 439:./Library/stm32f4xx_tim.c **** 
 440:./Library/stm32f4xx_tim.c **** /**
 441:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Prescaler value.
 442:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 443:./Library/stm32f4xx_tim.c ****   * @retval Prescaler Register value.
 444:./Library/stm32f4xx_tim.c ****   */
 445:./Library/stm32f4xx_tim.c **** uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
 446:./Library/stm32f4xx_tim.c **** {
 786              		.loc 1 446 1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 23


 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 8
 789              		@ frame_needed = 1, uses_anonymous_args = 0
 790              		@ link register save eliminated.
 791 0000 80B4     		push	{r7}
 792              	.LCFI47:
 793              		.cfi_def_cfa_offset 4
 794              		.cfi_offset 7, -4
 795 0002 83B0     		sub	sp, sp, #12
 796              	.LCFI48:
 797              		.cfi_def_cfa_offset 16
 798 0004 00AF     		add	r7, sp, #0
 799              	.LCFI49:
 800              		.cfi_def_cfa_register 7
 801 0006 7860     		str	r0, [r7, #4]
 447:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 448:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 449:./Library/stm32f4xx_tim.c **** 
 450:./Library/stm32f4xx_tim.c ****   /* Get the Prescaler Register value */
 451:./Library/stm32f4xx_tim.c ****   return TIMx->PSC;
 802              		.loc 1 451 14
 803 0008 7B68     		ldr	r3, [r7, #4]
 804 000a 1B8D     		ldrh	r3, [r3, #40]	@ movhi
 805 000c 9BB2     		uxth	r3, r3
 452:./Library/stm32f4xx_tim.c **** }
 806              		.loc 1 452 1
 807 000e 1846     		mov	r0, r3
 808 0010 0C37     		adds	r7, r7, #12
 809              	.LCFI50:
 810              		.cfi_def_cfa_offset 4
 811 0012 BD46     		mov	sp, r7
 812              	.LCFI51:
 813              		.cfi_def_cfa_register 13
 814              		@ sp needed
 815 0014 5DF8047B 		ldr	r7, [sp], #4
 816              	.LCFI52:
 817              		.cfi_restore 7
 818              		.cfi_def_cfa_offset 0
 819 0018 7047     		bx	lr
 820              		.cfi_endproc
 821              	.LFE131:
 823              		.section	.text.TIM_UpdateDisableConfig,"ax",%progbits
 824              		.align	1
 825              		.global	TIM_UpdateDisableConfig
 826              		.syntax unified
 827              		.thumb
 828              		.thumb_func
 830              	TIM_UpdateDisableConfig:
 831              	.LFB132:
 453:./Library/stm32f4xx_tim.c **** 
 454:./Library/stm32f4xx_tim.c **** /**
 455:./Library/stm32f4xx_tim.c ****   * @brief  Enables or Disables the TIMx Update event.
 456:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 457:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx UDIS bit
 458:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 459:./Library/stm32f4xx_tim.c ****   * @retval None
 460:./Library/stm32f4xx_tim.c ****   */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 24


 461:./Library/stm32f4xx_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
 462:./Library/stm32f4xx_tim.c **** {
 832              		.loc 1 462 1
 833              		.cfi_startproc
 834              		@ args = 0, pretend = 0, frame = 8
 835              		@ frame_needed = 1, uses_anonymous_args = 0
 836              		@ link register save eliminated.
 837 0000 80B4     		push	{r7}
 838              	.LCFI53:
 839              		.cfi_def_cfa_offset 4
 840              		.cfi_offset 7, -4
 841 0002 83B0     		sub	sp, sp, #12
 842              	.LCFI54:
 843              		.cfi_def_cfa_offset 16
 844 0004 00AF     		add	r7, sp, #0
 845              	.LCFI55:
 846              		.cfi_def_cfa_register 7
 847 0006 7860     		str	r0, [r7, #4]
 848 0008 0B46     		mov	r3, r1
 849 000a FB70     		strb	r3, [r7, #3]
 463:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 464:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 465:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 466:./Library/stm32f4xx_tim.c **** 
 467:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 850              		.loc 1 467 6
 851 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 852 000e 002B     		cmp	r3, #0
 853 0010 08D0     		beq	.L37
 468:./Library/stm32f4xx_tim.c ****   {
 469:./Library/stm32f4xx_tim.c ****     /* Set the Update Disable Bit */
 470:./Library/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_UDIS;
 854              		.loc 1 470 15
 855 0012 7B68     		ldr	r3, [r7, #4]
 856 0014 1B88     		ldrh	r3, [r3]	@ movhi
 857 0016 9BB2     		uxth	r3, r3
 858 0018 43F00203 		orr	r3, r3, #2
 859 001c 9AB2     		uxth	r2, r3
 860 001e 7B68     		ldr	r3, [r7, #4]
 861 0020 1A80     		strh	r2, [r3]	@ movhi
 471:./Library/stm32f4xx_tim.c ****   }
 472:./Library/stm32f4xx_tim.c ****   else
 473:./Library/stm32f4xx_tim.c ****   {
 474:./Library/stm32f4xx_tim.c ****     /* Reset the Update Disable Bit */
 475:./Library/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 476:./Library/stm32f4xx_tim.c ****   }
 477:./Library/stm32f4xx_tim.c **** }
 862              		.loc 1 477 1
 863 0022 07E0     		b	.L39
 864              	.L37:
 475:./Library/stm32f4xx_tim.c ****   }
 865              		.loc 1 475 15
 866 0024 7B68     		ldr	r3, [r7, #4]
 867 0026 1B88     		ldrh	r3, [r3]	@ movhi
 868 0028 9BB2     		uxth	r3, r3
 869 002a 23F00203 		bic	r3, r3, #2
 870 002e 9AB2     		uxth	r2, r3
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 25


 871 0030 7B68     		ldr	r3, [r7, #4]
 872 0032 1A80     		strh	r2, [r3]	@ movhi
 873              	.L39:
 874              		.loc 1 477 1
 875 0034 00BF     		nop
 876 0036 0C37     		adds	r7, r7, #12
 877              	.LCFI56:
 878              		.cfi_def_cfa_offset 4
 879 0038 BD46     		mov	sp, r7
 880              	.LCFI57:
 881              		.cfi_def_cfa_register 13
 882              		@ sp needed
 883 003a 5DF8047B 		ldr	r7, [sp], #4
 884              	.LCFI58:
 885              		.cfi_restore 7
 886              		.cfi_def_cfa_offset 0
 887 003e 7047     		bx	lr
 888              		.cfi_endproc
 889              	.LFE132:
 891              		.section	.text.TIM_UpdateRequestConfig,"ax",%progbits
 892              		.align	1
 893              		.global	TIM_UpdateRequestConfig
 894              		.syntax unified
 895              		.thumb
 896              		.thumb_func
 898              	TIM_UpdateRequestConfig:
 899              	.LFB133:
 478:./Library/stm32f4xx_tim.c **** 
 479:./Library/stm32f4xx_tim.c **** /**
 480:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Update Request Interrupt source.
 481:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 482:./Library/stm32f4xx_tim.c ****   * @param  TIM_UpdateSource: specifies the Update source.
 483:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 484:./Library/stm32f4xx_tim.c ****   *            @arg TIM_UpdateSource_Global: Source of update is the counter
 485:./Library/stm32f4xx_tim.c ****   *                 overflow/underflow or the setting of UG bit, or an update
 486:./Library/stm32f4xx_tim.c ****   *                 generation through the slave mode controller.
 487:./Library/stm32f4xx_tim.c ****   *            @arg TIM_UpdateSource_Regular: Source of update is counter overflow/underflow.
 488:./Library/stm32f4xx_tim.c ****   * @retval None
 489:./Library/stm32f4xx_tim.c ****   */
 490:./Library/stm32f4xx_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
 491:./Library/stm32f4xx_tim.c **** {
 900              		.loc 1 491 1
 901              		.cfi_startproc
 902              		@ args = 0, pretend = 0, frame = 8
 903              		@ frame_needed = 1, uses_anonymous_args = 0
 904              		@ link register save eliminated.
 905 0000 80B4     		push	{r7}
 906              	.LCFI59:
 907              		.cfi_def_cfa_offset 4
 908              		.cfi_offset 7, -4
 909 0002 83B0     		sub	sp, sp, #12
 910              	.LCFI60:
 911              		.cfi_def_cfa_offset 16
 912 0004 00AF     		add	r7, sp, #0
 913              	.LCFI61:
 914              		.cfi_def_cfa_register 7
 915 0006 7860     		str	r0, [r7, #4]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 26


 916 0008 0B46     		mov	r3, r1
 917 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 492:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 493:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 494:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
 495:./Library/stm32f4xx_tim.c **** 
 496:./Library/stm32f4xx_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
 918              		.loc 1 496 6
 919 000c 7B88     		ldrh	r3, [r7, #2]
 920 000e 002B     		cmp	r3, #0
 921 0010 08D0     		beq	.L41
 497:./Library/stm32f4xx_tim.c ****   {
 498:./Library/stm32f4xx_tim.c ****     /* Set the URS Bit */
 499:./Library/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_URS;
 922              		.loc 1 499 15
 923 0012 7B68     		ldr	r3, [r7, #4]
 924 0014 1B88     		ldrh	r3, [r3]	@ movhi
 925 0016 9BB2     		uxth	r3, r3
 926 0018 43F00403 		orr	r3, r3, #4
 927 001c 9AB2     		uxth	r2, r3
 928 001e 7B68     		ldr	r3, [r7, #4]
 929 0020 1A80     		strh	r2, [r3]	@ movhi
 500:./Library/stm32f4xx_tim.c ****   }
 501:./Library/stm32f4xx_tim.c ****   else
 502:./Library/stm32f4xx_tim.c ****   {
 503:./Library/stm32f4xx_tim.c ****     /* Reset the URS Bit */
 504:./Library/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 505:./Library/stm32f4xx_tim.c ****   }
 506:./Library/stm32f4xx_tim.c **** }
 930              		.loc 1 506 1
 931 0022 07E0     		b	.L43
 932              	.L41:
 504:./Library/stm32f4xx_tim.c ****   }
 933              		.loc 1 504 15
 934 0024 7B68     		ldr	r3, [r7, #4]
 935 0026 1B88     		ldrh	r3, [r3]	@ movhi
 936 0028 9BB2     		uxth	r3, r3
 937 002a 23F00403 		bic	r3, r3, #4
 938 002e 9AB2     		uxth	r2, r3
 939 0030 7B68     		ldr	r3, [r7, #4]
 940 0032 1A80     		strh	r2, [r3]	@ movhi
 941              	.L43:
 942              		.loc 1 506 1
 943 0034 00BF     		nop
 944 0036 0C37     		adds	r7, r7, #12
 945              	.LCFI62:
 946              		.cfi_def_cfa_offset 4
 947 0038 BD46     		mov	sp, r7
 948              	.LCFI63:
 949              		.cfi_def_cfa_register 13
 950              		@ sp needed
 951 003a 5DF8047B 		ldr	r7, [sp], #4
 952              	.LCFI64:
 953              		.cfi_restore 7
 954              		.cfi_def_cfa_offset 0
 955 003e 7047     		bx	lr
 956              		.cfi_endproc
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 27


 957              	.LFE133:
 959              		.section	.text.TIM_ARRPreloadConfig,"ax",%progbits
 960              		.align	1
 961              		.global	TIM_ARRPreloadConfig
 962              		.syntax unified
 963              		.thumb
 964              		.thumb_func
 966              	TIM_ARRPreloadConfig:
 967              	.LFB134:
 507:./Library/stm32f4xx_tim.c **** 
 508:./Library/stm32f4xx_tim.c **** /**
 509:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables TIMx peripheral Preload register on ARR.
 510:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 511:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx peripheral Preload register
 512:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 513:./Library/stm32f4xx_tim.c ****   * @retval None
 514:./Library/stm32f4xx_tim.c ****   */
 515:./Library/stm32f4xx_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
 516:./Library/stm32f4xx_tim.c **** {
 968              		.loc 1 516 1
 969              		.cfi_startproc
 970              		@ args = 0, pretend = 0, frame = 8
 971              		@ frame_needed = 1, uses_anonymous_args = 0
 972              		@ link register save eliminated.
 973 0000 80B4     		push	{r7}
 974              	.LCFI65:
 975              		.cfi_def_cfa_offset 4
 976              		.cfi_offset 7, -4
 977 0002 83B0     		sub	sp, sp, #12
 978              	.LCFI66:
 979              		.cfi_def_cfa_offset 16
 980 0004 00AF     		add	r7, sp, #0
 981              	.LCFI67:
 982              		.cfi_def_cfa_register 7
 983 0006 7860     		str	r0, [r7, #4]
 984 0008 0B46     		mov	r3, r1
 985 000a FB70     		strb	r3, [r7, #3]
 517:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 518:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 519:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 520:./Library/stm32f4xx_tim.c **** 
 521:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 986              		.loc 1 521 6
 987 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 988 000e 002B     		cmp	r3, #0
 989 0010 08D0     		beq	.L45
 522:./Library/stm32f4xx_tim.c ****   {
 523:./Library/stm32f4xx_tim.c ****     /* Set the ARR Preload Bit */
 524:./Library/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_ARPE;
 990              		.loc 1 524 15
 991 0012 7B68     		ldr	r3, [r7, #4]
 992 0014 1B88     		ldrh	r3, [r3]	@ movhi
 993 0016 9BB2     		uxth	r3, r3
 994 0018 43F08003 		orr	r3, r3, #128
 995 001c 9AB2     		uxth	r2, r3
 996 001e 7B68     		ldr	r3, [r7, #4]
 997 0020 1A80     		strh	r2, [r3]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 28


 525:./Library/stm32f4xx_tim.c ****   }
 526:./Library/stm32f4xx_tim.c ****   else
 527:./Library/stm32f4xx_tim.c ****   {
 528:./Library/stm32f4xx_tim.c ****     /* Reset the ARR Preload Bit */
 529:./Library/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 530:./Library/stm32f4xx_tim.c ****   }
 531:./Library/stm32f4xx_tim.c **** }
 998              		.loc 1 531 1
 999 0022 07E0     		b	.L47
 1000              	.L45:
 529:./Library/stm32f4xx_tim.c ****   }
 1001              		.loc 1 529 15
 1002 0024 7B68     		ldr	r3, [r7, #4]
 1003 0026 1B88     		ldrh	r3, [r3]	@ movhi
 1004 0028 9BB2     		uxth	r3, r3
 1005 002a 23F08003 		bic	r3, r3, #128
 1006 002e 9AB2     		uxth	r2, r3
 1007 0030 7B68     		ldr	r3, [r7, #4]
 1008 0032 1A80     		strh	r2, [r3]	@ movhi
 1009              	.L47:
 1010              		.loc 1 531 1
 1011 0034 00BF     		nop
 1012 0036 0C37     		adds	r7, r7, #12
 1013              	.LCFI68:
 1014              		.cfi_def_cfa_offset 4
 1015 0038 BD46     		mov	sp, r7
 1016              	.LCFI69:
 1017              		.cfi_def_cfa_register 13
 1018              		@ sp needed
 1019 003a 5DF8047B 		ldr	r7, [sp], #4
 1020              	.LCFI70:
 1021              		.cfi_restore 7
 1022              		.cfi_def_cfa_offset 0
 1023 003e 7047     		bx	lr
 1024              		.cfi_endproc
 1025              	.LFE134:
 1027              		.section	.text.TIM_SelectOnePulseMode,"ax",%progbits
 1028              		.align	1
 1029              		.global	TIM_SelectOnePulseMode
 1030              		.syntax unified
 1031              		.thumb
 1032              		.thumb_func
 1034              	TIM_SelectOnePulseMode:
 1035              	.LFB135:
 532:./Library/stm32f4xx_tim.c **** 
 533:./Library/stm32f4xx_tim.c **** /**
 534:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIMx's One Pulse Mode.
 535:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 536:./Library/stm32f4xx_tim.c ****   * @param  TIM_OPMode: specifies the OPM Mode to be used.
 537:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 538:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OPMode_Single
 539:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OPMode_Repetitive
 540:./Library/stm32f4xx_tim.c ****   * @retval None
 541:./Library/stm32f4xx_tim.c ****   */
 542:./Library/stm32f4xx_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
 543:./Library/stm32f4xx_tim.c **** {
 1036              		.loc 1 543 1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 29


 1037              		.cfi_startproc
 1038              		@ args = 0, pretend = 0, frame = 8
 1039              		@ frame_needed = 1, uses_anonymous_args = 0
 1040              		@ link register save eliminated.
 1041 0000 80B4     		push	{r7}
 1042              	.LCFI71:
 1043              		.cfi_def_cfa_offset 4
 1044              		.cfi_offset 7, -4
 1045 0002 83B0     		sub	sp, sp, #12
 1046              	.LCFI72:
 1047              		.cfi_def_cfa_offset 16
 1048 0004 00AF     		add	r7, sp, #0
 1049              	.LCFI73:
 1050              		.cfi_def_cfa_register 7
 1051 0006 7860     		str	r0, [r7, #4]
 1052 0008 0B46     		mov	r3, r1
 1053 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 544:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 545:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 546:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
 547:./Library/stm32f4xx_tim.c **** 
 548:./Library/stm32f4xx_tim.c ****   /* Reset the OPM Bit */
 549:./Library/stm32f4xx_tim.c ****   TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 1054              		.loc 1 549 13
 1055 000c 7B68     		ldr	r3, [r7, #4]
 1056 000e 1B88     		ldrh	r3, [r3]	@ movhi
 1057 0010 9BB2     		uxth	r3, r3
 1058 0012 23F00803 		bic	r3, r3, #8
 1059 0016 9AB2     		uxth	r2, r3
 1060 0018 7B68     		ldr	r3, [r7, #4]
 1061 001a 1A80     		strh	r2, [r3]	@ movhi
 550:./Library/stm32f4xx_tim.c **** 
 551:./Library/stm32f4xx_tim.c ****   /* Configure the OPM Mode */
 552:./Library/stm32f4xx_tim.c ****   TIMx->CR1 |= TIM_OPMode;
 1062              		.loc 1 552 13
 1063 001c 7B68     		ldr	r3, [r7, #4]
 1064 001e 1B88     		ldrh	r3, [r3]	@ movhi
 1065 0020 9AB2     		uxth	r2, r3
 1066 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1067 0024 1343     		orrs	r3, r3, r2
 1068 0026 9AB2     		uxth	r2, r3
 1069 0028 7B68     		ldr	r3, [r7, #4]
 1070 002a 1A80     		strh	r2, [r3]	@ movhi
 553:./Library/stm32f4xx_tim.c **** }
 1071              		.loc 1 553 1
 1072 002c 00BF     		nop
 1073 002e 0C37     		adds	r7, r7, #12
 1074              	.LCFI74:
 1075              		.cfi_def_cfa_offset 4
 1076 0030 BD46     		mov	sp, r7
 1077              	.LCFI75:
 1078              		.cfi_def_cfa_register 13
 1079              		@ sp needed
 1080 0032 5DF8047B 		ldr	r7, [sp], #4
 1081              	.LCFI76:
 1082              		.cfi_restore 7
 1083              		.cfi_def_cfa_offset 0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 30


 1084 0036 7047     		bx	lr
 1085              		.cfi_endproc
 1086              	.LFE135:
 1088              		.section	.text.TIM_SetClockDivision,"ax",%progbits
 1089              		.align	1
 1090              		.global	TIM_SetClockDivision
 1091              		.syntax unified
 1092              		.thumb
 1093              		.thumb_func
 1095              	TIM_SetClockDivision:
 1096              	.LFB136:
 554:./Library/stm32f4xx_tim.c **** 
 555:./Library/stm32f4xx_tim.c **** /**
 556:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Clock Division value.
 557:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 558:./Library/stm32f4xx_tim.c ****   * @param  TIM_CKD: specifies the clock division value.
 559:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following value:
 560:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV1: TDTS = Tck_tim
 561:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
 562:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
 563:./Library/stm32f4xx_tim.c ****   * @retval None
 564:./Library/stm32f4xx_tim.c ****   */
 565:./Library/stm32f4xx_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
 566:./Library/stm32f4xx_tim.c **** {
 1097              		.loc 1 566 1
 1098              		.cfi_startproc
 1099              		@ args = 0, pretend = 0, frame = 8
 1100              		@ frame_needed = 1, uses_anonymous_args = 0
 1101              		@ link register save eliminated.
 1102 0000 80B4     		push	{r7}
 1103              	.LCFI77:
 1104              		.cfi_def_cfa_offset 4
 1105              		.cfi_offset 7, -4
 1106 0002 83B0     		sub	sp, sp, #12
 1107              	.LCFI78:
 1108              		.cfi_def_cfa_offset 16
 1109 0004 00AF     		add	r7, sp, #0
 1110              	.LCFI79:
 1111              		.cfi_def_cfa_register 7
 1112 0006 7860     		str	r0, [r7, #4]
 1113 0008 0B46     		mov	r3, r1
 1114 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 567:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 568:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
 569:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
 570:./Library/stm32f4xx_tim.c **** 
 571:./Library/stm32f4xx_tim.c ****   /* Reset the CKD Bits */
 572:./Library/stm32f4xx_tim.c ****   TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 1115              		.loc 1 572 13
 1116 000c 7B68     		ldr	r3, [r7, #4]
 1117 000e 1B88     		ldrh	r3, [r3]	@ movhi
 1118 0010 9BB2     		uxth	r3, r3
 1119 0012 23F44073 		bic	r3, r3, #768
 1120 0016 9AB2     		uxth	r2, r3
 1121 0018 7B68     		ldr	r3, [r7, #4]
 1122 001a 1A80     		strh	r2, [r3]	@ movhi
 573:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 31


 574:./Library/stm32f4xx_tim.c ****   /* Set the CKD value */
 575:./Library/stm32f4xx_tim.c ****   TIMx->CR1 |= TIM_CKD;
 1123              		.loc 1 575 13
 1124 001c 7B68     		ldr	r3, [r7, #4]
 1125 001e 1B88     		ldrh	r3, [r3]	@ movhi
 1126 0020 9AB2     		uxth	r2, r3
 1127 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1128 0024 1343     		orrs	r3, r3, r2
 1129 0026 9AB2     		uxth	r2, r3
 1130 0028 7B68     		ldr	r3, [r7, #4]
 1131 002a 1A80     		strh	r2, [r3]	@ movhi
 576:./Library/stm32f4xx_tim.c **** }
 1132              		.loc 1 576 1
 1133 002c 00BF     		nop
 1134 002e 0C37     		adds	r7, r7, #12
 1135              	.LCFI80:
 1136              		.cfi_def_cfa_offset 4
 1137 0030 BD46     		mov	sp, r7
 1138              	.LCFI81:
 1139              		.cfi_def_cfa_register 13
 1140              		@ sp needed
 1141 0032 5DF8047B 		ldr	r7, [sp], #4
 1142              	.LCFI82:
 1143              		.cfi_restore 7
 1144              		.cfi_def_cfa_offset 0
 1145 0036 7047     		bx	lr
 1146              		.cfi_endproc
 1147              	.LFE136:
 1149              		.section	.text.TIM_Cmd,"ax",%progbits
 1150              		.align	1
 1151              		.global	TIM_Cmd
 1152              		.syntax unified
 1153              		.thumb
 1154              		.thumb_func
 1156              	TIM_Cmd:
 1157              	.LFB137:
 577:./Library/stm32f4xx_tim.c **** 
 578:./Library/stm32f4xx_tim.c **** /**
 579:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the specified TIM peripheral.
 580:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIMx peripheral.
 581:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx peripheral.
 582:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 583:./Library/stm32f4xx_tim.c ****   * @retval None
 584:./Library/stm32f4xx_tim.c ****   */
 585:./Library/stm32f4xx_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 586:./Library/stm32f4xx_tim.c **** {
 1158              		.loc 1 586 1
 1159              		.cfi_startproc
 1160              		@ args = 0, pretend = 0, frame = 8
 1161              		@ frame_needed = 1, uses_anonymous_args = 0
 1162              		@ link register save eliminated.
 1163 0000 80B4     		push	{r7}
 1164              	.LCFI83:
 1165              		.cfi_def_cfa_offset 4
 1166              		.cfi_offset 7, -4
 1167 0002 83B0     		sub	sp, sp, #12
 1168              	.LCFI84:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 32


 1169              		.cfi_def_cfa_offset 16
 1170 0004 00AF     		add	r7, sp, #0
 1171              	.LCFI85:
 1172              		.cfi_def_cfa_register 7
 1173 0006 7860     		str	r0, [r7, #4]
 1174 0008 0B46     		mov	r3, r1
 1175 000a FB70     		strb	r3, [r7, #3]
 587:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 588:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 589:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 590:./Library/stm32f4xx_tim.c ****   
 591:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 1176              		.loc 1 591 6
 1177 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1178 000e 002B     		cmp	r3, #0
 1179 0010 08D0     		beq	.L51
 592:./Library/stm32f4xx_tim.c ****   {
 593:./Library/stm32f4xx_tim.c ****     /* Enable the TIM Counter */
 594:./Library/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_CEN;
 1180              		.loc 1 594 15
 1181 0012 7B68     		ldr	r3, [r7, #4]
 1182 0014 1B88     		ldrh	r3, [r3]	@ movhi
 1183 0016 9BB2     		uxth	r3, r3
 1184 0018 43F00103 		orr	r3, r3, #1
 1185 001c 9AB2     		uxth	r2, r3
 1186 001e 7B68     		ldr	r3, [r7, #4]
 1187 0020 1A80     		strh	r2, [r3]	@ movhi
 595:./Library/stm32f4xx_tim.c ****   }
 596:./Library/stm32f4xx_tim.c ****   else
 597:./Library/stm32f4xx_tim.c ****   {
 598:./Library/stm32f4xx_tim.c ****     /* Disable the TIM Counter */
 599:./Library/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 600:./Library/stm32f4xx_tim.c ****   }
 601:./Library/stm32f4xx_tim.c **** }
 1188              		.loc 1 601 1
 1189 0022 07E0     		b	.L53
 1190              	.L51:
 599:./Library/stm32f4xx_tim.c ****   }
 1191              		.loc 1 599 15
 1192 0024 7B68     		ldr	r3, [r7, #4]
 1193 0026 1B88     		ldrh	r3, [r3]	@ movhi
 1194 0028 9BB2     		uxth	r3, r3
 1195 002a 23F00103 		bic	r3, r3, #1
 1196 002e 9AB2     		uxth	r2, r3
 1197 0030 7B68     		ldr	r3, [r7, #4]
 1198 0032 1A80     		strh	r2, [r3]	@ movhi
 1199              	.L53:
 1200              		.loc 1 601 1
 1201 0034 00BF     		nop
 1202 0036 0C37     		adds	r7, r7, #12
 1203              	.LCFI86:
 1204              		.cfi_def_cfa_offset 4
 1205 0038 BD46     		mov	sp, r7
 1206              	.LCFI87:
 1207              		.cfi_def_cfa_register 13
 1208              		@ sp needed
 1209 003a 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 33


 1210              	.LCFI88:
 1211              		.cfi_restore 7
 1212              		.cfi_def_cfa_offset 0
 1213 003e 7047     		bx	lr
 1214              		.cfi_endproc
 1215              	.LFE137:
 1217              		.section	.text.TIM_OC1Init,"ax",%progbits
 1218              		.align	1
 1219              		.global	TIM_OC1Init
 1220              		.syntax unified
 1221              		.thumb
 1222              		.thumb_func
 1224              	TIM_OC1Init:
 1225              	.LFB138:
 602:./Library/stm32f4xx_tim.c **** /**
 603:./Library/stm32f4xx_tim.c ****   * @}
 604:./Library/stm32f4xx_tim.c ****   */
 605:./Library/stm32f4xx_tim.c **** 
 606:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group2 Output Compare management functions
 607:./Library/stm32f4xx_tim.c ****  *  @brief    Output Compare management functions 
 608:./Library/stm32f4xx_tim.c ****  *
 609:./Library/stm32f4xx_tim.c **** @verbatim   
 610:./Library/stm32f4xx_tim.c ****  ===============================================================================
 611:./Library/stm32f4xx_tim.c ****               ##### Output Compare management functions #####
 612:./Library/stm32f4xx_tim.c ****  ===============================================================================  
 613:./Library/stm32f4xx_tim.c ****    
 614:./Library/stm32f4xx_tim.c ****       
 615:./Library/stm32f4xx_tim.c ****         ##### TIM Driver: how to use it in Output Compare Mode #####
 616:./Library/stm32f4xx_tim.c ****  ===============================================================================
 617:./Library/stm32f4xx_tim.c ****     [..] 
 618:./Library/stm32f4xx_tim.c ****     To use the Timer in Output Compare mode, the following steps are mandatory:
 619:./Library/stm32f4xx_tim.c ****        
 620:./Library/stm32f4xx_tim.c ****       (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) 
 621:./Library/stm32f4xx_tim.c ****           function
 622:./Library/stm32f4xx_tim.c ****        
 623:./Library/stm32f4xx_tim.c ****       (#) Configure the TIM pins by configuring the corresponding GPIO pins
 624:./Library/stm32f4xx_tim.c ****        
 625:./Library/stm32f4xx_tim.c ****       (#) Configure the Time base unit as described in the first part of this driver, 
 626:./Library/stm32f4xx_tim.c ****         (++) if needed, else the Timer will run with the default configuration:
 627:./Library/stm32f4xx_tim.c ****             Autoreload value = 0xFFFF
 628:./Library/stm32f4xx_tim.c ****         (++) Prescaler value = 0x0000
 629:./Library/stm32f4xx_tim.c ****         (++) Counter mode = Up counting
 630:./Library/stm32f4xx_tim.c ****         (++) Clock Division = TIM_CKD_DIV1
 631:./Library/stm32f4xx_tim.c ****           
 632:./Library/stm32f4xx_tim.c ****       (#) Fill the TIM_OCInitStruct with the desired parameters including:
 633:./Library/stm32f4xx_tim.c ****         (++) The TIM Output Compare mode: TIM_OCMode
 634:./Library/stm32f4xx_tim.c ****         (++) TIM Output State: TIM_OutputState
 635:./Library/stm32f4xx_tim.c ****         (++) TIM Pulse value: TIM_Pulse
 636:./Library/stm32f4xx_tim.c ****         (++) TIM Output Compare Polarity : TIM_OCPolarity
 637:./Library/stm32f4xx_tim.c ****        
 638:./Library/stm32f4xx_tim.c ****       (#) Call TIM_OCxInit(TIMx, &TIM_OCInitStruct) to configure the desired 
 639:./Library/stm32f4xx_tim.c ****           channel with the corresponding configuration
 640:./Library/stm32f4xx_tim.c ****        
 641:./Library/stm32f4xx_tim.c ****       (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
 642:./Library/stm32f4xx_tim.c ****        
 643:./Library/stm32f4xx_tim.c ****       -@- All other functions can be used separately to modify, if needed,
 644:./Library/stm32f4xx_tim.c ****           a specific feature of the Timer. 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 34


 645:./Library/stm32f4xx_tim.c ****           
 646:./Library/stm32f4xx_tim.c ****       -@- In case of PWM mode, this function is mandatory:
 647:./Library/stm32f4xx_tim.c ****           TIM_OCxPreloadConfig(TIMx, TIM_OCPreload_ENABLE); 
 648:./Library/stm32f4xx_tim.c ****               
 649:./Library/stm32f4xx_tim.c ****       -@- If the corresponding interrupt or DMA request are needed, the user should:
 650:./Library/stm32f4xx_tim.c ****         (+@) Enable the NVIC (or the DMA) to use the TIM interrupts (or DMA requests). 
 651:./Library/stm32f4xx_tim.c ****         (+@) Enable the corresponding interrupt (or DMA request) using the function 
 652:./Library/stm32f4xx_tim.c ****              TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx))   
 653:./Library/stm32f4xx_tim.c **** 
 654:./Library/stm32f4xx_tim.c **** @endverbatim
 655:./Library/stm32f4xx_tim.c ****   * @{
 656:./Library/stm32f4xx_tim.c ****   */
 657:./Library/stm32f4xx_tim.c **** 
 658:./Library/stm32f4xx_tim.c **** /**
 659:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel1 according to the specified parameters in
 660:./Library/stm32f4xx_tim.c ****   *         the TIM_OCInitStruct.
 661:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 662:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 663:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 664:./Library/stm32f4xx_tim.c ****   * @retval None
 665:./Library/stm32f4xx_tim.c ****   */
 666:./Library/stm32f4xx_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 667:./Library/stm32f4xx_tim.c **** {
 1226              		.loc 1 667 1
 1227              		.cfi_startproc
 1228              		@ args = 0, pretend = 0, frame = 16
 1229              		@ frame_needed = 1, uses_anonymous_args = 0
 1230              		@ link register save eliminated.
 1231 0000 80B4     		push	{r7}
 1232              	.LCFI89:
 1233              		.cfi_def_cfa_offset 4
 1234              		.cfi_offset 7, -4
 1235 0002 85B0     		sub	sp, sp, #20
 1236              	.LCFI90:
 1237              		.cfi_def_cfa_offset 24
 1238 0004 00AF     		add	r7, sp, #0
 1239              	.LCFI91:
 1240              		.cfi_def_cfa_register 7
 1241 0006 7860     		str	r0, [r7, #4]
 1242 0008 3960     		str	r1, [r7]
 668:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1243              		.loc 1 668 12
 1244 000a 0023     		movs	r3, #0
 1245 000c 7B81     		strh	r3, [r7, #10]	@ movhi
 1246              		.loc 1 668 26
 1247 000e 0023     		movs	r3, #0
 1248 0010 FB81     		strh	r3, [r7, #14]	@ movhi
 1249              		.loc 1 668 39
 1250 0012 0023     		movs	r3, #0
 1251 0014 BB81     		strh	r3, [r7, #12]	@ movhi
 669:./Library/stm32f4xx_tim.c ****    
 670:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 671:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
 672:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 673:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 674:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 675:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 35


 676:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
 677:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 1252              		.loc 1 677 14
 1253 0016 7B68     		ldr	r3, [r7, #4]
 1254 0018 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1255 001a 9BB2     		uxth	r3, r3
 1256 001c 23F00103 		bic	r3, r3, #1
 1257 0020 9AB2     		uxth	r2, r3
 1258 0022 7B68     		ldr	r3, [r7, #4]
 1259 0024 1A84     		strh	r2, [r3, #32]	@ movhi
 678:./Library/stm32f4xx_tim.c ****   
 679:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 680:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 1260              		.loc 1 680 11
 1261 0026 7B68     		ldr	r3, [r7, #4]
 1262 0028 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1263 002a FB81     		strh	r3, [r7, #14]	@ movhi
 681:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 682:./Library/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 1264              		.loc 1 682 10
 1265 002c 7B68     		ldr	r3, [r7, #4]
 1266 002e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1267 0030 BB81     		strh	r3, [r7, #12]	@ movhi
 683:./Library/stm32f4xx_tim.c ****   
 684:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
 685:./Library/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR1;
 1268              		.loc 1 685 12
 1269 0032 7B68     		ldr	r3, [r7, #4]
 1270 0034 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 1271 0036 7B81     		strh	r3, [r7, #10]	@ movhi
 686:./Library/stm32f4xx_tim.c ****     
 687:./Library/stm32f4xx_tim.c ****   /* Reset the Output Compare Mode Bits */
 688:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 1272              		.loc 1 688 12
 1273 0038 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1274 003a 23F07003 		bic	r3, r3, #112
 1275 003e 7B81     		strh	r3, [r7, #10]	@ movhi
 689:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 1276              		.loc 1 689 12
 1277 0040 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1278 0042 23F00303 		bic	r3, r3, #3
 1279 0046 7B81     		strh	r3, [r7, #10]	@ movhi
 690:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 691:./Library/stm32f4xx_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 1280              		.loc 1 691 31
 1281 0048 3B68     		ldr	r3, [r7]
 1282 004a 1A88     		ldrh	r2, [r3]
 1283              		.loc 1 691 12
 1284 004c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1285 004e 1343     		orrs	r3, r3, r2
 1286 0050 7B81     		strh	r3, [r7, #10]	@ movhi
 692:./Library/stm32f4xx_tim.c ****   
 693:./Library/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 694:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 1287              		.loc 1 694 11
 1288 0052 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1289 0054 23F00203 		bic	r3, r3, #2
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 36


 1290 0058 FB81     		strh	r3, [r7, #14]	@ movhi
 695:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 696:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 1291              		.loc 1 696 30
 1292 005a 3B68     		ldr	r3, [r7]
 1293 005c 9A89     		ldrh	r2, [r3, #12]
 1294              		.loc 1 696 11
 1295 005e FB89     		ldrh	r3, [r7, #14]	@ movhi
 1296 0060 1343     		orrs	r3, r3, r2
 1297 0062 FB81     		strh	r3, [r7, #14]	@ movhi
 697:./Library/stm32f4xx_tim.c ****   
 698:./Library/stm32f4xx_tim.c ****   /* Set the Output State */
 699:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 1298              		.loc 1 699 30
 1299 0064 3B68     		ldr	r3, [r7]
 1300 0066 5A88     		ldrh	r2, [r3, #2]
 1301              		.loc 1 699 11
 1302 0068 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1303 006a 1343     		orrs	r3, r3, r2
 1304 006c FB81     		strh	r3, [r7, #14]	@ movhi
 700:./Library/stm32f4xx_tim.c ****     
 701:./Library/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 1305              		.loc 1 701 5
 1306 006e 7B68     		ldr	r3, [r7, #4]
 1307 0070 1E4A     		ldr	r2, .L57
 1308 0072 9342     		cmp	r3, r2
 1309 0074 03D0     		beq	.L55
 1310              		.loc 1 701 21 discriminator 1
 1311 0076 7B68     		ldr	r3, [r7, #4]
 1312 0078 1D4A     		ldr	r2, .L57+4
 1313 007a 9342     		cmp	r3, r2
 1314 007c 23D1     		bne	.L56
 1315              	.L55:
 702:./Library/stm32f4xx_tim.c ****   {
 703:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 704:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 705:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 706:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 707:./Library/stm32f4xx_tim.c ****     
 708:./Library/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 709:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 1316              		.loc 1 709 13
 1317 007e FB89     		ldrh	r3, [r7, #14]	@ movhi
 1318 0080 23F00803 		bic	r3, r3, #8
 1319 0084 FB81     		strh	r3, [r7, #14]	@ movhi
 710:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 711:./Library/stm32f4xx_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 1320              		.loc 1 711 32
 1321 0086 3B68     		ldr	r3, [r7]
 1322 0088 DA89     		ldrh	r2, [r3, #14]
 1323              		.loc 1 711 13
 1324 008a FB89     		ldrh	r3, [r7, #14]	@ movhi
 1325 008c 1343     		orrs	r3, r3, r2
 1326 008e FB81     		strh	r3, [r7, #14]	@ movhi
 712:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 713:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 1327              		.loc 1 713 13
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 37


 1328 0090 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1329 0092 23F00403 		bic	r3, r3, #4
 1330 0096 FB81     		strh	r3, [r7, #14]	@ movhi
 714:./Library/stm32f4xx_tim.c ****     
 715:./Library/stm32f4xx_tim.c ****     /* Set the Output N State */
 716:./Library/stm32f4xx_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 1331              		.loc 1 716 32
 1332 0098 3B68     		ldr	r3, [r7]
 1333 009a 9A88     		ldrh	r2, [r3, #4]
 1334              		.loc 1 716 13
 1335 009c FB89     		ldrh	r3, [r7, #14]	@ movhi
 1336 009e 1343     		orrs	r3, r3, r2
 1337 00a0 FB81     		strh	r3, [r7, #14]	@ movhi
 717:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 718:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 1338              		.loc 1 718 12
 1339 00a2 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1340 00a4 23F48073 		bic	r3, r3, #256
 1341 00a8 BB81     		strh	r3, [r7, #12]	@ movhi
 719:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 1342              		.loc 1 719 12
 1343 00aa BB89     		ldrh	r3, [r7, #12]	@ movhi
 1344 00ac 23F40073 		bic	r3, r3, #512
 1345 00b0 BB81     		strh	r3, [r7, #12]	@ movhi
 720:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 721:./Library/stm32f4xx_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 1346              		.loc 1 721 31
 1347 00b2 3B68     		ldr	r3, [r7]
 1348 00b4 1A8A     		ldrh	r2, [r3, #16]
 1349              		.loc 1 721 12
 1350 00b6 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1351 00b8 1343     		orrs	r3, r3, r2
 1352 00ba BB81     		strh	r3, [r7, #12]	@ movhi
 722:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 723:./Library/stm32f4xx_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 1353              		.loc 1 723 31
 1354 00bc 3B68     		ldr	r3, [r7]
 1355 00be 5A8A     		ldrh	r2, [r3, #18]
 1356              		.loc 1 723 12
 1357 00c0 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1358 00c2 1343     		orrs	r3, r3, r2
 1359 00c4 BB81     		strh	r3, [r7, #12]	@ movhi
 1360              	.L56:
 724:./Library/stm32f4xx_tim.c ****   }
 725:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 726:./Library/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 1361              		.loc 1 726 13
 1362 00c6 7B68     		ldr	r3, [r7, #4]
 1363 00c8 BA89     		ldrh	r2, [r7, #12]	@ movhi
 1364 00ca 9A80     		strh	r2, [r3, #4]	@ movhi
 727:./Library/stm32f4xx_tim.c ****   
 728:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
 729:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 1365              		.loc 1 729 15
 1366 00cc 7B68     		ldr	r3, [r7, #4]
 1367 00ce 7A89     		ldrh	r2, [r7, #10]	@ movhi
 1368 00d0 1A83     		strh	r2, [r3, #24]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 38


 730:./Library/stm32f4xx_tim.c ****   
 731:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 732:./Library/stm32f4xx_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 1369              		.loc 1 732 32
 1370 00d2 3B68     		ldr	r3, [r7]
 1371 00d4 9A68     		ldr	r2, [r3, #8]
 1372              		.loc 1 732 14
 1373 00d6 7B68     		ldr	r3, [r7, #4]
 1374 00d8 5A63     		str	r2, [r3, #52]
 733:./Library/stm32f4xx_tim.c ****   
 734:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 735:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 1375              		.loc 1 735 14
 1376 00da 7B68     		ldr	r3, [r7, #4]
 1377 00dc FA89     		ldrh	r2, [r7, #14]	@ movhi
 1378 00de 1A84     		strh	r2, [r3, #32]	@ movhi
 736:./Library/stm32f4xx_tim.c **** }
 1379              		.loc 1 736 1
 1380 00e0 00BF     		nop
 1381 00e2 1437     		adds	r7, r7, #20
 1382              	.LCFI92:
 1383              		.cfi_def_cfa_offset 4
 1384 00e4 BD46     		mov	sp, r7
 1385              	.LCFI93:
 1386              		.cfi_def_cfa_register 13
 1387              		@ sp needed
 1388 00e6 5DF8047B 		ldr	r7, [sp], #4
 1389              	.LCFI94:
 1390              		.cfi_restore 7
 1391              		.cfi_def_cfa_offset 0
 1392 00ea 7047     		bx	lr
 1393              	.L58:
 1394              		.align	2
 1395              	.L57:
 1396 00ec 00000140 		.word	1073807360
 1397 00f0 00040140 		.word	1073808384
 1398              		.cfi_endproc
 1399              	.LFE138:
 1401              		.section	.text.TIM_OC2Init,"ax",%progbits
 1402              		.align	1
 1403              		.global	TIM_OC2Init
 1404              		.syntax unified
 1405              		.thumb
 1406              		.thumb_func
 1408              	TIM_OC2Init:
 1409              	.LFB139:
 737:./Library/stm32f4xx_tim.c **** 
 738:./Library/stm32f4xx_tim.c **** /**
 739:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel2 according to the specified parameters 
 740:./Library/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 741:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
 742:./Library/stm32f4xx_tim.c ****   *         peripheral.
 743:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 744:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 745:./Library/stm32f4xx_tim.c ****   * @retval None
 746:./Library/stm32f4xx_tim.c ****   */
 747:./Library/stm32f4xx_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 39


 748:./Library/stm32f4xx_tim.c **** {
 1410              		.loc 1 748 1
 1411              		.cfi_startproc
 1412              		@ args = 0, pretend = 0, frame = 16
 1413              		@ frame_needed = 1, uses_anonymous_args = 0
 1414              		@ link register save eliminated.
 1415 0000 80B4     		push	{r7}
 1416              	.LCFI95:
 1417              		.cfi_def_cfa_offset 4
 1418              		.cfi_offset 7, -4
 1419 0002 85B0     		sub	sp, sp, #20
 1420              	.LCFI96:
 1421              		.cfi_def_cfa_offset 24
 1422 0004 00AF     		add	r7, sp, #0
 1423              	.LCFI97:
 1424              		.cfi_def_cfa_register 7
 1425 0006 7860     		str	r0, [r7, #4]
 1426 0008 3960     		str	r1, [r7]
 749:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1427              		.loc 1 749 12
 1428 000a 0023     		movs	r3, #0
 1429 000c 7B81     		strh	r3, [r7, #10]	@ movhi
 1430              		.loc 1 749 26
 1431 000e 0023     		movs	r3, #0
 1432 0010 FB81     		strh	r3, [r7, #14]	@ movhi
 1433              		.loc 1 749 39
 1434 0012 0023     		movs	r3, #0
 1435 0014 BB81     		strh	r3, [r7, #12]	@ movhi
 750:./Library/stm32f4xx_tim.c ****    
 751:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 752:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
 753:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 754:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 755:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 756:./Library/stm32f4xx_tim.c **** 
 757:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 758:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 1436              		.loc 1 758 14
 1437 0016 7B68     		ldr	r3, [r7, #4]
 1438 0018 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1439 001a 9BB2     		uxth	r3, r3
 1440 001c 23F01003 		bic	r3, r3, #16
 1441 0020 9AB2     		uxth	r2, r3
 1442 0022 7B68     		ldr	r3, [r7, #4]
 1443 0024 1A84     		strh	r2, [r3, #32]	@ movhi
 759:./Library/stm32f4xx_tim.c ****   
 760:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */  
 761:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 1444              		.loc 1 761 11
 1445 0026 7B68     		ldr	r3, [r7, #4]
 1446 0028 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1447 002a FB81     		strh	r3, [r7, #14]	@ movhi
 762:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 763:./Library/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 1448              		.loc 1 763 10
 1449 002c 7B68     		ldr	r3, [r7, #4]
 1450 002e 9B88     		ldrh	r3, [r3, #4]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 40


 1451 0030 BB81     		strh	r3, [r7, #12]	@ movhi
 764:./Library/stm32f4xx_tim.c ****   
 765:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
 766:./Library/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR1;
 1452              		.loc 1 766 12
 1453 0032 7B68     		ldr	r3, [r7, #4]
 1454 0034 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 1455 0036 7B81     		strh	r3, [r7, #10]	@ movhi
 767:./Library/stm32f4xx_tim.c ****     
 768:./Library/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 769:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 1456              		.loc 1 769 12
 1457 0038 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1458 003a 23F4E043 		bic	r3, r3, #28672
 1459 003e 7B81     		strh	r3, [r7, #10]	@ movhi
 770:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 1460              		.loc 1 770 12
 1461 0040 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1462 0042 23F44073 		bic	r3, r3, #768
 1463 0046 7B81     		strh	r3, [r7, #10]	@ movhi
 771:./Library/stm32f4xx_tim.c ****   
 772:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 773:./Library/stm32f4xx_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 1464              		.loc 1 773 42
 1465 0048 3B68     		ldr	r3, [r7]
 1466 004a 1B88     		ldrh	r3, [r3]
 1467              		.loc 1 773 15
 1468 004c 1B02     		lsls	r3, r3, #8
 1469 004e 9AB2     		uxth	r2, r3
 1470              		.loc 1 773 12
 1471 0050 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1472 0052 1343     		orrs	r3, r3, r2
 1473 0054 7B81     		strh	r3, [r7, #10]	@ movhi
 774:./Library/stm32f4xx_tim.c ****   
 775:./Library/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 776:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 1474              		.loc 1 776 11
 1475 0056 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1476 0058 23F02003 		bic	r3, r3, #32
 1477 005c FB81     		strh	r3, [r7, #14]	@ movhi
 777:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 778:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 1478              		.loc 1 778 41
 1479 005e 3B68     		ldr	r3, [r7]
 1480 0060 9B89     		ldrh	r3, [r3, #12]
 1481              		.loc 1 778 14
 1482 0062 1B01     		lsls	r3, r3, #4
 1483 0064 9AB2     		uxth	r2, r3
 1484              		.loc 1 778 11
 1485 0066 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1486 0068 1343     		orrs	r3, r3, r2
 1487 006a FB81     		strh	r3, [r7, #14]	@ movhi
 779:./Library/stm32f4xx_tim.c ****   
 780:./Library/stm32f4xx_tim.c ****   /* Set the Output State */
 781:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 1488              		.loc 1 781 41
 1489 006c 3B68     		ldr	r3, [r7]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 41


 1490 006e 5B88     		ldrh	r3, [r3, #2]
 1491              		.loc 1 781 14
 1492 0070 1B01     		lsls	r3, r3, #4
 1493 0072 9AB2     		uxth	r2, r3
 1494              		.loc 1 781 11
 1495 0074 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1496 0076 1343     		orrs	r3, r3, r2
 1497 0078 FB81     		strh	r3, [r7, #14]	@ movhi
 782:./Library/stm32f4xx_tim.c ****     
 783:./Library/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 1498              		.loc 1 783 5
 1499 007a 7B68     		ldr	r3, [r7, #4]
 1500 007c 224A     		ldr	r2, .L62
 1501 007e 9342     		cmp	r3, r2
 1502 0080 03D0     		beq	.L60
 1503              		.loc 1 783 21 discriminator 1
 1504 0082 7B68     		ldr	r3, [r7, #4]
 1505 0084 214A     		ldr	r2, .L62+4
 1506 0086 9342     		cmp	r3, r2
 1507 0088 2BD1     		bne	.L61
 1508              	.L60:
 784:./Library/stm32f4xx_tim.c ****   {
 785:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 786:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 787:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 788:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 789:./Library/stm32f4xx_tim.c ****     
 790:./Library/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 791:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 1509              		.loc 1 791 13
 1510 008a FB89     		ldrh	r3, [r7, #14]	@ movhi
 1511 008c 23F08003 		bic	r3, r3, #128
 1512 0090 FB81     		strh	r3, [r7, #14]	@ movhi
 792:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 793:./Library/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 1513              		.loc 1 793 43
 1514 0092 3B68     		ldr	r3, [r7]
 1515 0094 DB89     		ldrh	r3, [r3, #14]
 1516              		.loc 1 793 16
 1517 0096 1B01     		lsls	r3, r3, #4
 1518 0098 9AB2     		uxth	r2, r3
 1519              		.loc 1 793 13
 1520 009a FB89     		ldrh	r3, [r7, #14]	@ movhi
 1521 009c 1343     		orrs	r3, r3, r2
 1522 009e FB81     		strh	r3, [r7, #14]	@ movhi
 794:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 795:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 1523              		.loc 1 795 13
 1524 00a0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1525 00a2 23F04003 		bic	r3, r3, #64
 1526 00a6 FB81     		strh	r3, [r7, #14]	@ movhi
 796:./Library/stm32f4xx_tim.c ****     
 797:./Library/stm32f4xx_tim.c ****     /* Set the Output N State */
 798:./Library/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 1527              		.loc 1 798 43
 1528 00a8 3B68     		ldr	r3, [r7]
 1529 00aa 9B88     		ldrh	r3, [r3, #4]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 42


 1530              		.loc 1 798 16
 1531 00ac 1B01     		lsls	r3, r3, #4
 1532 00ae 9AB2     		uxth	r2, r3
 1533              		.loc 1 798 13
 1534 00b0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1535 00b2 1343     		orrs	r3, r3, r2
 1536 00b4 FB81     		strh	r3, [r7, #14]	@ movhi
 799:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 800:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 1537              		.loc 1 800 12
 1538 00b6 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1539 00b8 23F48063 		bic	r3, r3, #1024
 1540 00bc BB81     		strh	r3, [r7, #12]	@ movhi
 801:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 1541              		.loc 1 801 12
 1542 00be BB89     		ldrh	r3, [r7, #12]	@ movhi
 1543 00c0 23F40063 		bic	r3, r3, #2048
 1544 00c4 BB81     		strh	r3, [r7, #12]	@ movhi
 802:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 803:./Library/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 1545              		.loc 1 803 42
 1546 00c6 3B68     		ldr	r3, [r7]
 1547 00c8 1B8A     		ldrh	r3, [r3, #16]
 1548              		.loc 1 803 15
 1549 00ca 9B00     		lsls	r3, r3, #2
 1550 00cc 9AB2     		uxth	r2, r3
 1551              		.loc 1 803 12
 1552 00ce BB89     		ldrh	r3, [r7, #12]	@ movhi
 1553 00d0 1343     		orrs	r3, r3, r2
 1554 00d2 BB81     		strh	r3, [r7, #12]	@ movhi
 804:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 805:./Library/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 1555              		.loc 1 805 42
 1556 00d4 3B68     		ldr	r3, [r7]
 1557 00d6 5B8A     		ldrh	r3, [r3, #18]
 1558              		.loc 1 805 15
 1559 00d8 9B00     		lsls	r3, r3, #2
 1560 00da 9AB2     		uxth	r2, r3
 1561              		.loc 1 805 12
 1562 00dc BB89     		ldrh	r3, [r7, #12]	@ movhi
 1563 00de 1343     		orrs	r3, r3, r2
 1564 00e0 BB81     		strh	r3, [r7, #12]	@ movhi
 1565              	.L61:
 806:./Library/stm32f4xx_tim.c ****   }
 807:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 808:./Library/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 1566              		.loc 1 808 13
 1567 00e2 7B68     		ldr	r3, [r7, #4]
 1568 00e4 BA89     		ldrh	r2, [r7, #12]	@ movhi
 1569 00e6 9A80     		strh	r2, [r3, #4]	@ movhi
 809:./Library/stm32f4xx_tim.c ****   
 810:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
 811:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 1570              		.loc 1 811 15
 1571 00e8 7B68     		ldr	r3, [r7, #4]
 1572 00ea 7A89     		ldrh	r2, [r7, #10]	@ movhi
 1573 00ec 1A83     		strh	r2, [r3, #24]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 43


 812:./Library/stm32f4xx_tim.c ****   
 813:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 814:./Library/stm32f4xx_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 1574              		.loc 1 814 32
 1575 00ee 3B68     		ldr	r3, [r7]
 1576 00f0 9A68     		ldr	r2, [r3, #8]
 1577              		.loc 1 814 14
 1578 00f2 7B68     		ldr	r3, [r7, #4]
 1579 00f4 9A63     		str	r2, [r3, #56]
 815:./Library/stm32f4xx_tim.c ****   
 816:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 817:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 1580              		.loc 1 817 14
 1581 00f6 7B68     		ldr	r3, [r7, #4]
 1582 00f8 FA89     		ldrh	r2, [r7, #14]	@ movhi
 1583 00fa 1A84     		strh	r2, [r3, #32]	@ movhi
 818:./Library/stm32f4xx_tim.c **** }
 1584              		.loc 1 818 1
 1585 00fc 00BF     		nop
 1586 00fe 1437     		adds	r7, r7, #20
 1587              	.LCFI98:
 1588              		.cfi_def_cfa_offset 4
 1589 0100 BD46     		mov	sp, r7
 1590              	.LCFI99:
 1591              		.cfi_def_cfa_register 13
 1592              		@ sp needed
 1593 0102 5DF8047B 		ldr	r7, [sp], #4
 1594              	.LCFI100:
 1595              		.cfi_restore 7
 1596              		.cfi_def_cfa_offset 0
 1597 0106 7047     		bx	lr
 1598              	.L63:
 1599              		.align	2
 1600              	.L62:
 1601 0108 00000140 		.word	1073807360
 1602 010c 00040140 		.word	1073808384
 1603              		.cfi_endproc
 1604              	.LFE139:
 1606              		.section	.text.TIM_OC3Init,"ax",%progbits
 1607              		.align	1
 1608              		.global	TIM_OC3Init
 1609              		.syntax unified
 1610              		.thumb
 1611              		.thumb_func
 1613              	TIM_OC3Init:
 1614              	.LFB140:
 819:./Library/stm32f4xx_tim.c **** 
 820:./Library/stm32f4xx_tim.c **** /**
 821:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel3 according to the specified parameters
 822:./Library/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 823:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 824:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 825:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 826:./Library/stm32f4xx_tim.c ****   * @retval None
 827:./Library/stm32f4xx_tim.c ****   */
 828:./Library/stm32f4xx_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 829:./Library/stm32f4xx_tim.c **** {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 44


 1615              		.loc 1 829 1
 1616              		.cfi_startproc
 1617              		@ args = 0, pretend = 0, frame = 16
 1618              		@ frame_needed = 1, uses_anonymous_args = 0
 1619              		@ link register save eliminated.
 1620 0000 80B4     		push	{r7}
 1621              	.LCFI101:
 1622              		.cfi_def_cfa_offset 4
 1623              		.cfi_offset 7, -4
 1624 0002 85B0     		sub	sp, sp, #20
 1625              	.LCFI102:
 1626              		.cfi_def_cfa_offset 24
 1627 0004 00AF     		add	r7, sp, #0
 1628              	.LCFI103:
 1629              		.cfi_def_cfa_register 7
 1630 0006 7860     		str	r0, [r7, #4]
 1631 0008 3960     		str	r1, [r7]
 830:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1632              		.loc 1 830 12
 1633 000a 0023     		movs	r3, #0
 1634 000c 7B81     		strh	r3, [r7, #10]	@ movhi
 1635              		.loc 1 830 26
 1636 000e 0023     		movs	r3, #0
 1637 0010 FB81     		strh	r3, [r7, #14]	@ movhi
 1638              		.loc 1 830 39
 1639 0012 0023     		movs	r3, #0
 1640 0014 BB81     		strh	r3, [r7, #12]	@ movhi
 831:./Library/stm32f4xx_tim.c ****    
 832:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 833:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 834:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 835:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 836:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 837:./Library/stm32f4xx_tim.c **** 
 838:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 3: Reset the CC2E Bit */
 839:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 1641              		.loc 1 839 14
 1642 0016 7B68     		ldr	r3, [r7, #4]
 1643 0018 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1644 001a 9BB2     		uxth	r3, r3
 1645 001c 23F48073 		bic	r3, r3, #256
 1646 0020 9AB2     		uxth	r2, r3
 1647 0022 7B68     		ldr	r3, [r7, #4]
 1648 0024 1A84     		strh	r2, [r3, #32]	@ movhi
 840:./Library/stm32f4xx_tim.c ****   
 841:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 842:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 1649              		.loc 1 842 11
 1650 0026 7B68     		ldr	r3, [r7, #4]
 1651 0028 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1652 002a FB81     		strh	r3, [r7, #14]	@ movhi
 843:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 844:./Library/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 1653              		.loc 1 844 10
 1654 002c 7B68     		ldr	r3, [r7, #4]
 1655 002e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1656 0030 BB81     		strh	r3, [r7, #12]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 45


 845:./Library/stm32f4xx_tim.c ****   
 846:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
 847:./Library/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR2;
 1657              		.loc 1 847 12
 1658 0032 7B68     		ldr	r3, [r7, #4]
 1659 0034 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 1660 0036 7B81     		strh	r3, [r7, #10]	@ movhi
 848:./Library/stm32f4xx_tim.c ****     
 849:./Library/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 850:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 1661              		.loc 1 850 12
 1662 0038 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1663 003a 23F07003 		bic	r3, r3, #112
 1664 003e 7B81     		strh	r3, [r7, #10]	@ movhi
 851:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 1665              		.loc 1 851 12
 1666 0040 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1667 0042 23F00303 		bic	r3, r3, #3
 1668 0046 7B81     		strh	r3, [r7, #10]	@ movhi
 852:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 853:./Library/stm32f4xx_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 1669              		.loc 1 853 31
 1670 0048 3B68     		ldr	r3, [r7]
 1671 004a 1A88     		ldrh	r2, [r3]
 1672              		.loc 1 853 12
 1673 004c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1674 004e 1343     		orrs	r3, r3, r2
 1675 0050 7B81     		strh	r3, [r7, #10]	@ movhi
 854:./Library/stm32f4xx_tim.c ****   
 855:./Library/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 856:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 1676              		.loc 1 856 11
 1677 0052 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1678 0054 23F40073 		bic	r3, r3, #512
 1679 0058 FB81     		strh	r3, [r7, #14]	@ movhi
 857:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 858:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 1680              		.loc 1 858 41
 1681 005a 3B68     		ldr	r3, [r7]
 1682 005c 9B89     		ldrh	r3, [r3, #12]
 1683              		.loc 1 858 14
 1684 005e 1B02     		lsls	r3, r3, #8
 1685 0060 9AB2     		uxth	r2, r3
 1686              		.loc 1 858 11
 1687 0062 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1688 0064 1343     		orrs	r3, r3, r2
 1689 0066 FB81     		strh	r3, [r7, #14]	@ movhi
 859:./Library/stm32f4xx_tim.c ****   
 860:./Library/stm32f4xx_tim.c ****   /* Set the Output State */
 861:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 1690              		.loc 1 861 41
 1691 0068 3B68     		ldr	r3, [r7]
 1692 006a 5B88     		ldrh	r3, [r3, #2]
 1693              		.loc 1 861 14
 1694 006c 1B02     		lsls	r3, r3, #8
 1695 006e 9AB2     		uxth	r2, r3
 1696              		.loc 1 861 11
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 46


 1697 0070 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1698 0072 1343     		orrs	r3, r3, r2
 1699 0074 FB81     		strh	r3, [r7, #14]	@ movhi
 862:./Library/stm32f4xx_tim.c ****     
 863:./Library/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 1700              		.loc 1 863 5
 1701 0076 7B68     		ldr	r3, [r7, #4]
 1702 0078 224A     		ldr	r2, .L67
 1703 007a 9342     		cmp	r3, r2
 1704 007c 03D0     		beq	.L65
 1705              		.loc 1 863 21 discriminator 1
 1706 007e 7B68     		ldr	r3, [r7, #4]
 1707 0080 214A     		ldr	r2, .L67+4
 1708 0082 9342     		cmp	r3, r2
 1709 0084 2BD1     		bne	.L66
 1710              	.L65:
 864:./Library/stm32f4xx_tim.c ****   {
 865:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 866:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 867:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 868:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 869:./Library/stm32f4xx_tim.c ****     
 870:./Library/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 871:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 1711              		.loc 1 871 13
 1712 0086 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1713 0088 23F40063 		bic	r3, r3, #2048
 1714 008c FB81     		strh	r3, [r7, #14]	@ movhi
 872:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 873:./Library/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 1715              		.loc 1 873 43
 1716 008e 3B68     		ldr	r3, [r7]
 1717 0090 DB89     		ldrh	r3, [r3, #14]
 1718              		.loc 1 873 16
 1719 0092 1B02     		lsls	r3, r3, #8
 1720 0094 9AB2     		uxth	r2, r3
 1721              		.loc 1 873 13
 1722 0096 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1723 0098 1343     		orrs	r3, r3, r2
 1724 009a FB81     		strh	r3, [r7, #14]	@ movhi
 874:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 875:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 1725              		.loc 1 875 13
 1726 009c FB89     		ldrh	r3, [r7, #14]	@ movhi
 1727 009e 23F48063 		bic	r3, r3, #1024
 1728 00a2 FB81     		strh	r3, [r7, #14]	@ movhi
 876:./Library/stm32f4xx_tim.c ****     
 877:./Library/stm32f4xx_tim.c ****     /* Set the Output N State */
 878:./Library/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 1729              		.loc 1 878 43
 1730 00a4 3B68     		ldr	r3, [r7]
 1731 00a6 9B88     		ldrh	r3, [r3, #4]
 1732              		.loc 1 878 16
 1733 00a8 1B02     		lsls	r3, r3, #8
 1734 00aa 9AB2     		uxth	r2, r3
 1735              		.loc 1 878 13
 1736 00ac FB89     		ldrh	r3, [r7, #14]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 47


 1737 00ae 1343     		orrs	r3, r3, r2
 1738 00b0 FB81     		strh	r3, [r7, #14]	@ movhi
 879:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 880:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 1739              		.loc 1 880 12
 1740 00b2 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1741 00b4 23F48053 		bic	r3, r3, #4096
 1742 00b8 BB81     		strh	r3, [r7, #12]	@ movhi
 881:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 1743              		.loc 1 881 12
 1744 00ba BB89     		ldrh	r3, [r7, #12]	@ movhi
 1745 00bc 23F40053 		bic	r3, r3, #8192
 1746 00c0 BB81     		strh	r3, [r7, #12]	@ movhi
 882:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 883:./Library/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 1747              		.loc 1 883 42
 1748 00c2 3B68     		ldr	r3, [r7]
 1749 00c4 1B8A     		ldrh	r3, [r3, #16]
 1750              		.loc 1 883 15
 1751 00c6 1B01     		lsls	r3, r3, #4
 1752 00c8 9AB2     		uxth	r2, r3
 1753              		.loc 1 883 12
 1754 00ca BB89     		ldrh	r3, [r7, #12]	@ movhi
 1755 00cc 1343     		orrs	r3, r3, r2
 1756 00ce BB81     		strh	r3, [r7, #12]	@ movhi
 884:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 885:./Library/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 1757              		.loc 1 885 42
 1758 00d0 3B68     		ldr	r3, [r7]
 1759 00d2 5B8A     		ldrh	r3, [r3, #18]
 1760              		.loc 1 885 15
 1761 00d4 1B01     		lsls	r3, r3, #4
 1762 00d6 9AB2     		uxth	r2, r3
 1763              		.loc 1 885 12
 1764 00d8 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1765 00da 1343     		orrs	r3, r3, r2
 1766 00dc BB81     		strh	r3, [r7, #12]	@ movhi
 1767              	.L66:
 886:./Library/stm32f4xx_tim.c ****   }
 887:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 888:./Library/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 1768              		.loc 1 888 13
 1769 00de 7B68     		ldr	r3, [r7, #4]
 1770 00e0 BA89     		ldrh	r2, [r7, #12]	@ movhi
 1771 00e2 9A80     		strh	r2, [r3, #4]	@ movhi
 889:./Library/stm32f4xx_tim.c ****   
 890:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
 891:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 1772              		.loc 1 891 15
 1773 00e4 7B68     		ldr	r3, [r7, #4]
 1774 00e6 7A89     		ldrh	r2, [r7, #10]	@ movhi
 1775 00e8 9A83     		strh	r2, [r3, #28]	@ movhi
 892:./Library/stm32f4xx_tim.c ****   
 893:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 894:./Library/stm32f4xx_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 1776              		.loc 1 894 32
 1777 00ea 3B68     		ldr	r3, [r7]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 48


 1778 00ec 9A68     		ldr	r2, [r3, #8]
 1779              		.loc 1 894 14
 1780 00ee 7B68     		ldr	r3, [r7, #4]
 1781 00f0 DA63     		str	r2, [r3, #60]
 895:./Library/stm32f4xx_tim.c ****   
 896:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 897:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 1782              		.loc 1 897 14
 1783 00f2 7B68     		ldr	r3, [r7, #4]
 1784 00f4 FA89     		ldrh	r2, [r7, #14]	@ movhi
 1785 00f6 1A84     		strh	r2, [r3, #32]	@ movhi
 898:./Library/stm32f4xx_tim.c **** }
 1786              		.loc 1 898 1
 1787 00f8 00BF     		nop
 1788 00fa 1437     		adds	r7, r7, #20
 1789              	.LCFI104:
 1790              		.cfi_def_cfa_offset 4
 1791 00fc BD46     		mov	sp, r7
 1792              	.LCFI105:
 1793              		.cfi_def_cfa_register 13
 1794              		@ sp needed
 1795 00fe 5DF8047B 		ldr	r7, [sp], #4
 1796              	.LCFI106:
 1797              		.cfi_restore 7
 1798              		.cfi_def_cfa_offset 0
 1799 0102 7047     		bx	lr
 1800              	.L68:
 1801              		.align	2
 1802              	.L67:
 1803 0104 00000140 		.word	1073807360
 1804 0108 00040140 		.word	1073808384
 1805              		.cfi_endproc
 1806              	.LFE140:
 1808              		.section	.text.TIM_OC4Init,"ax",%progbits
 1809              		.align	1
 1810              		.global	TIM_OC4Init
 1811              		.syntax unified
 1812              		.thumb
 1813              		.thumb_func
 1815              	TIM_OC4Init:
 1816              	.LFB141:
 899:./Library/stm32f4xx_tim.c **** 
 900:./Library/stm32f4xx_tim.c **** /**
 901:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel4 according to the specified parameters
 902:./Library/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 903:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 904:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 905:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 906:./Library/stm32f4xx_tim.c ****   * @retval None
 907:./Library/stm32f4xx_tim.c ****   */
 908:./Library/stm32f4xx_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 909:./Library/stm32f4xx_tim.c **** {
 1817              		.loc 1 909 1
 1818              		.cfi_startproc
 1819              		@ args = 0, pretend = 0, frame = 16
 1820              		@ frame_needed = 1, uses_anonymous_args = 0
 1821              		@ link register save eliminated.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 49


 1822 0000 80B4     		push	{r7}
 1823              	.LCFI107:
 1824              		.cfi_def_cfa_offset 4
 1825              		.cfi_offset 7, -4
 1826 0002 85B0     		sub	sp, sp, #20
 1827              	.LCFI108:
 1828              		.cfi_def_cfa_offset 24
 1829 0004 00AF     		add	r7, sp, #0
 1830              	.LCFI109:
 1831              		.cfi_def_cfa_register 7
 1832 0006 7860     		str	r0, [r7, #4]
 1833 0008 3960     		str	r1, [r7]
 910:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1834              		.loc 1 910 12
 1835 000a 0023     		movs	r3, #0
 1836 000c BB81     		strh	r3, [r7, #12]	@ movhi
 1837              		.loc 1 910 26
 1838 000e 0023     		movs	r3, #0
 1839 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 1840              		.loc 1 910 39
 1841 0012 0023     		movs	r3, #0
 1842 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 911:./Library/stm32f4xx_tim.c ****    
 912:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 913:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 914:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 915:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 916:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 917:./Library/stm32f4xx_tim.c **** 
 918:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
 919:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 1843              		.loc 1 919 14
 1844 0016 7B68     		ldr	r3, [r7, #4]
 1845 0018 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1846 001a 9BB2     		uxth	r3, r3
 1847 001c 23F48053 		bic	r3, r3, #4096
 1848 0020 9AB2     		uxth	r2, r3
 1849 0022 7B68     		ldr	r3, [r7, #4]
 1850 0024 1A84     		strh	r2, [r3, #32]	@ movhi
 920:./Library/stm32f4xx_tim.c ****   
 921:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 922:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 1851              		.loc 1 922 11
 1852 0026 7B68     		ldr	r3, [r7, #4]
 1853 0028 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1854 002a 7B81     		strh	r3, [r7, #10]	@ movhi
 923:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 924:./Library/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 1855              		.loc 1 924 10
 1856 002c 7B68     		ldr	r3, [r7, #4]
 1857 002e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1858 0030 FB81     		strh	r3, [r7, #14]	@ movhi
 925:./Library/stm32f4xx_tim.c ****   
 926:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
 927:./Library/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR2;
 1859              		.loc 1 927 12
 1860 0032 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 50


 1861 0034 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 1862 0036 BB81     		strh	r3, [r7, #12]	@ movhi
 928:./Library/stm32f4xx_tim.c ****     
 929:./Library/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 930:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 1863              		.loc 1 930 12
 1864 0038 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1865 003a 23F4E043 		bic	r3, r3, #28672
 1866 003e BB81     		strh	r3, [r7, #12]	@ movhi
 931:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 1867              		.loc 1 931 12
 1868 0040 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1869 0042 23F44073 		bic	r3, r3, #768
 1870 0046 BB81     		strh	r3, [r7, #12]	@ movhi
 932:./Library/stm32f4xx_tim.c ****   
 933:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 934:./Library/stm32f4xx_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 1871              		.loc 1 934 42
 1872 0048 3B68     		ldr	r3, [r7]
 1873 004a 1B88     		ldrh	r3, [r3]
 1874              		.loc 1 934 15
 1875 004c 1B02     		lsls	r3, r3, #8
 1876 004e 9AB2     		uxth	r2, r3
 1877              		.loc 1 934 12
 1878 0050 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1879 0052 1343     		orrs	r3, r3, r2
 1880 0054 BB81     		strh	r3, [r7, #12]	@ movhi
 935:./Library/stm32f4xx_tim.c ****   
 936:./Library/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 937:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 1881              		.loc 1 937 11
 1882 0056 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1883 0058 23F40053 		bic	r3, r3, #8192
 1884 005c 7B81     		strh	r3, [r7, #10]	@ movhi
 938:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 939:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 1885              		.loc 1 939 41
 1886 005e 3B68     		ldr	r3, [r7]
 1887 0060 9B89     		ldrh	r3, [r3, #12]
 1888              		.loc 1 939 14
 1889 0062 1B03     		lsls	r3, r3, #12
 1890 0064 9AB2     		uxth	r2, r3
 1891              		.loc 1 939 11
 1892 0066 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1893 0068 1343     		orrs	r3, r3, r2
 1894 006a 7B81     		strh	r3, [r7, #10]	@ movhi
 940:./Library/stm32f4xx_tim.c ****   
 941:./Library/stm32f4xx_tim.c ****   /* Set the Output State */
 942:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 1895              		.loc 1 942 41
 1896 006c 3B68     		ldr	r3, [r7]
 1897 006e 5B88     		ldrh	r3, [r3, #2]
 1898              		.loc 1 942 14
 1899 0070 1B03     		lsls	r3, r3, #12
 1900 0072 9AB2     		uxth	r2, r3
 1901              		.loc 1 942 11
 1902 0074 7B89     		ldrh	r3, [r7, #10]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 51


 1903 0076 1343     		orrs	r3, r3, r2
 1904 0078 7B81     		strh	r3, [r7, #10]	@ movhi
 943:./Library/stm32f4xx_tim.c ****   
 944:./Library/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 1905              		.loc 1 944 5
 1906 007a 7B68     		ldr	r3, [r7, #4]
 1907 007c 124A     		ldr	r2, .L72
 1908 007e 9342     		cmp	r3, r2
 1909 0080 03D0     		beq	.L70
 1910              		.loc 1 944 21 discriminator 1
 1911 0082 7B68     		ldr	r3, [r7, #4]
 1912 0084 114A     		ldr	r2, .L72+4
 1913 0086 9342     		cmp	r3, r2
 1914 0088 0AD1     		bne	.L71
 1915              	.L70:
 945:./Library/stm32f4xx_tim.c ****   {
 946:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 947:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare IDLE State */
 948:./Library/stm32f4xx_tim.c ****     tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 1916              		.loc 1 948 12
 1917 008a FB89     		ldrh	r3, [r7, #14]	@ movhi
 1918 008c 23F48043 		bic	r3, r3, #16384
 1919 0090 FB81     		strh	r3, [r7, #14]	@ movhi
 949:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 950:./Library/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 1920              		.loc 1 950 42
 1921 0092 3B68     		ldr	r3, [r7]
 1922 0094 1B8A     		ldrh	r3, [r3, #16]
 1923              		.loc 1 950 15
 1924 0096 9B01     		lsls	r3, r3, #6
 1925 0098 9AB2     		uxth	r2, r3
 1926              		.loc 1 950 12
 1927 009a FB89     		ldrh	r3, [r7, #14]	@ movhi
 1928 009c 1343     		orrs	r3, r3, r2
 1929 009e FB81     		strh	r3, [r7, #14]	@ movhi
 1930              	.L71:
 951:./Library/stm32f4xx_tim.c ****   }
 952:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 953:./Library/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 1931              		.loc 1 953 13
 1932 00a0 7B68     		ldr	r3, [r7, #4]
 1933 00a2 FA89     		ldrh	r2, [r7, #14]	@ movhi
 1934 00a4 9A80     		strh	r2, [r3, #4]	@ movhi
 954:./Library/stm32f4xx_tim.c ****   
 955:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */  
 956:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 1935              		.loc 1 956 15
 1936 00a6 7B68     		ldr	r3, [r7, #4]
 1937 00a8 BA89     		ldrh	r2, [r7, #12]	@ movhi
 1938 00aa 9A83     		strh	r2, [r3, #28]	@ movhi
 957:./Library/stm32f4xx_tim.c ****     
 958:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 959:./Library/stm32f4xx_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 1939              		.loc 1 959 32
 1940 00ac 3B68     		ldr	r3, [r7]
 1941 00ae 9A68     		ldr	r2, [r3, #8]
 1942              		.loc 1 959 14
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 52


 1943 00b0 7B68     		ldr	r3, [r7, #4]
 1944 00b2 1A64     		str	r2, [r3, #64]
 960:./Library/stm32f4xx_tim.c ****   
 961:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 962:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 1945              		.loc 1 962 14
 1946 00b4 7B68     		ldr	r3, [r7, #4]
 1947 00b6 7A89     		ldrh	r2, [r7, #10]	@ movhi
 1948 00b8 1A84     		strh	r2, [r3, #32]	@ movhi
 963:./Library/stm32f4xx_tim.c **** }
 1949              		.loc 1 963 1
 1950 00ba 00BF     		nop
 1951 00bc 1437     		adds	r7, r7, #20
 1952              	.LCFI110:
 1953              		.cfi_def_cfa_offset 4
 1954 00be BD46     		mov	sp, r7
 1955              	.LCFI111:
 1956              		.cfi_def_cfa_register 13
 1957              		@ sp needed
 1958 00c0 5DF8047B 		ldr	r7, [sp], #4
 1959              	.LCFI112:
 1960              		.cfi_restore 7
 1961              		.cfi_def_cfa_offset 0
 1962 00c4 7047     		bx	lr
 1963              	.L73:
 1964 00c6 00BF     		.align	2
 1965              	.L72:
 1966 00c8 00000140 		.word	1073807360
 1967 00cc 00040140 		.word	1073808384
 1968              		.cfi_endproc
 1969              	.LFE141:
 1971              		.section	.text.TIM_OCStructInit,"ax",%progbits
 1972              		.align	1
 1973              		.global	TIM_OCStructInit
 1974              		.syntax unified
 1975              		.thumb
 1976              		.thumb_func
 1978              	TIM_OCStructInit:
 1979              	.LFB142:
 964:./Library/stm32f4xx_tim.c **** 
 965:./Library/stm32f4xx_tim.c **** /**
 966:./Library/stm32f4xx_tim.c ****   * @brief  Fills each TIM_OCInitStruct member with its default value.
 967:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
 968:./Library/stm32f4xx_tim.c ****   *         be initialized.
 969:./Library/stm32f4xx_tim.c ****   * @retval None
 970:./Library/stm32f4xx_tim.c ****   */
 971:./Library/stm32f4xx_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
 972:./Library/stm32f4xx_tim.c **** {
 1980              		.loc 1 972 1
 1981              		.cfi_startproc
 1982              		@ args = 0, pretend = 0, frame = 8
 1983              		@ frame_needed = 1, uses_anonymous_args = 0
 1984              		@ link register save eliminated.
 1985 0000 80B4     		push	{r7}
 1986              	.LCFI113:
 1987              		.cfi_def_cfa_offset 4
 1988              		.cfi_offset 7, -4
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 53


 1989 0002 83B0     		sub	sp, sp, #12
 1990              	.LCFI114:
 1991              		.cfi_def_cfa_offset 16
 1992 0004 00AF     		add	r7, sp, #0
 1993              	.LCFI115:
 1994              		.cfi_def_cfa_register 7
 1995 0006 7860     		str	r0, [r7, #4]
 973:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
 974:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 1996              		.loc 1 974 32
 1997 0008 7B68     		ldr	r3, [r7, #4]
 1998 000a 0022     		movs	r2, #0
 1999 000c 1A80     		strh	r2, [r3]	@ movhi
 975:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 2000              		.loc 1 975 37
 2001 000e 7B68     		ldr	r3, [r7, #4]
 2002 0010 0022     		movs	r2, #0
 2003 0012 5A80     		strh	r2, [r3, #2]	@ movhi
 976:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 2004              		.loc 1 976 38
 2005 0014 7B68     		ldr	r3, [r7, #4]
 2006 0016 0022     		movs	r2, #0
 2007 0018 9A80     		strh	r2, [r3, #4]	@ movhi
 977:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 2008              		.loc 1 977 31
 2009 001a 7B68     		ldr	r3, [r7, #4]
 2010 001c 0022     		movs	r2, #0
 2011 001e 9A60     		str	r2, [r3, #8]
 978:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 2012              		.loc 1 978 36
 2013 0020 7B68     		ldr	r3, [r7, #4]
 2014 0022 0022     		movs	r2, #0
 2015 0024 9A81     		strh	r2, [r3, #12]	@ movhi
 979:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 2016              		.loc 1 979 37
 2017 0026 7B68     		ldr	r3, [r7, #4]
 2018 0028 0022     		movs	r2, #0
 2019 002a DA81     		strh	r2, [r3, #14]	@ movhi
 980:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 2020              		.loc 1 980 37
 2021 002c 7B68     		ldr	r3, [r7, #4]
 2022 002e 0022     		movs	r2, #0
 2023 0030 1A82     		strh	r2, [r3, #16]	@ movhi
 981:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 2024              		.loc 1 981 38
 2025 0032 7B68     		ldr	r3, [r7, #4]
 2026 0034 0022     		movs	r2, #0
 2027 0036 5A82     		strh	r2, [r3, #18]	@ movhi
 982:./Library/stm32f4xx_tim.c **** }
 2028              		.loc 1 982 1
 2029 0038 00BF     		nop
 2030 003a 0C37     		adds	r7, r7, #12
 2031              	.LCFI116:
 2032              		.cfi_def_cfa_offset 4
 2033 003c BD46     		mov	sp, r7
 2034              	.LCFI117:
 2035              		.cfi_def_cfa_register 13
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 54


 2036              		@ sp needed
 2037 003e 5DF8047B 		ldr	r7, [sp], #4
 2038              	.LCFI118:
 2039              		.cfi_restore 7
 2040              		.cfi_def_cfa_offset 0
 2041 0042 7047     		bx	lr
 2042              		.cfi_endproc
 2043              	.LFE142:
 2045              		.section	.text.TIM_SelectOCxM,"ax",%progbits
 2046              		.align	1
 2047              		.global	TIM_SelectOCxM
 2048              		.syntax unified
 2049              		.thumb
 2050              		.thumb_func
 2052              	TIM_SelectOCxM:
 2053              	.LFB143:
 983:./Library/stm32f4xx_tim.c **** 
 984:./Library/stm32f4xx_tim.c **** /**
 985:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIM Output Compare Mode.
 986:./Library/stm32f4xx_tim.c ****   * @note   This function disables the selected channel before changing the Output
 987:./Library/stm32f4xx_tim.c ****   *         Compare Mode. If needed, user has to enable this channel using
 988:./Library/stm32f4xx_tim.c ****   *         TIM_CCxCmd() and TIM_CCxNCmd() functions.
 989:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 990:./Library/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
 991:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 992:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
 993:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
 994:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
 995:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
 996:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCMode: specifies the TIM Output Compare Mode.
 997:./Library/stm32f4xx_tim.c ****   *           This parameter can be one of the following values:
 998:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Timing
 999:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Active
1000:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Toggle
1001:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_PWM1
1002:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_PWM2
1003:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active
1004:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive
1005:./Library/stm32f4xx_tim.c ****   * @retval None
1006:./Library/stm32f4xx_tim.c ****   */
1007:./Library/stm32f4xx_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
1008:./Library/stm32f4xx_tim.c **** {
 2054              		.loc 1 1008 1
 2055              		.cfi_startproc
 2056              		@ args = 0, pretend = 0, frame = 16
 2057              		@ frame_needed = 1, uses_anonymous_args = 0
 2058              		@ link register save eliminated.
 2059 0000 80B4     		push	{r7}
 2060              	.LCFI119:
 2061              		.cfi_def_cfa_offset 4
 2062              		.cfi_offset 7, -4
 2063 0002 85B0     		sub	sp, sp, #20
 2064              	.LCFI120:
 2065              		.cfi_def_cfa_offset 24
 2066 0004 00AF     		add	r7, sp, #0
 2067              	.LCFI121:
 2068              		.cfi_def_cfa_register 7
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 55


 2069 0006 7860     		str	r0, [r7, #4]
 2070 0008 0B46     		mov	r3, r1
 2071 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 2072 000c 1346     		mov	r3, r2	@ movhi
 2073 000e 3B80     		strh	r3, [r7]	@ movhi
1009:./Library/stm32f4xx_tim.c ****   uint32_t tmp = 0;
 2074              		.loc 1 1009 12
 2075 0010 0023     		movs	r3, #0
 2076 0012 FB60     		str	r3, [r7, #12]
1010:./Library/stm32f4xx_tim.c ****   uint16_t tmp1 = 0;
 2077              		.loc 1 1010 12
 2078 0014 0023     		movs	r3, #0
 2079 0016 7B81     		strh	r3, [r7, #10]	@ movhi
1011:./Library/stm32f4xx_tim.c **** 
1012:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1013:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1014:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1015:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
1016:./Library/stm32f4xx_tim.c **** 
1017:./Library/stm32f4xx_tim.c ****   tmp = (uint32_t) TIMx;
 2080              		.loc 1 1017 7
 2081 0018 7B68     		ldr	r3, [r7, #4]
 2082 001a FB60     		str	r3, [r7, #12]
1018:./Library/stm32f4xx_tim.c ****   tmp += CCMR_OFFSET;
 2083              		.loc 1 1018 7
 2084 001c FB68     		ldr	r3, [r7, #12]
 2085 001e 1833     		adds	r3, r3, #24
 2086 0020 FB60     		str	r3, [r7, #12]
1019:./Library/stm32f4xx_tim.c **** 
1020:./Library/stm32f4xx_tim.c ****   tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 2087              		.loc 1 1020 26
 2088 0022 7B88     		ldrh	r3, [r7, #2]
 2089              		.loc 1 1020 23
 2090 0024 0122     		movs	r2, #1
 2091 0026 02FA03F3 		lsl	r3, r2, r3
 2092              		.loc 1 1020 8
 2093 002a 7B81     		strh	r3, [r7, #10]	@ movhi
1021:./Library/stm32f4xx_tim.c **** 
1022:./Library/stm32f4xx_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
1023:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
 2094              		.loc 1 1023 14
 2095 002c 7B68     		ldr	r3, [r7, #4]
 2096 002e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 2097 0030 9AB2     		uxth	r2, r3
 2098              		.loc 1 1023 17
 2099 0032 7B89     		ldrh	r3, [r7, #10]	@ movhi
 2100 0034 DB43     		mvns	r3, r3
 2101 0036 9BB2     		uxth	r3, r3
 2102              		.loc 1 1023 14
 2103 0038 1340     		ands	r3, r3, r2
 2104 003a 9AB2     		uxth	r2, r3
 2105 003c 7B68     		ldr	r3, [r7, #4]
 2106 003e 1A84     		strh	r2, [r3, #32]	@ movhi
1024:./Library/stm32f4xx_tim.c **** 
1025:./Library/stm32f4xx_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 2107              		.loc 1 1025 5
 2108 0040 7B88     		ldrh	r3, [r7, #2]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 56


 2109 0042 002B     		cmp	r3, #0
 2110 0044 02D0     		beq	.L76
 2111              		.loc 1 1025 37 discriminator 1
 2112 0046 7B88     		ldrh	r3, [r7, #2]
 2113 0048 082B     		cmp	r3, #8
 2114 004a 14D1     		bne	.L77
 2115              	.L76:
1026:./Library/stm32f4xx_tim.c ****   {
1027:./Library/stm32f4xx_tim.c ****     tmp += (TIM_Channel>>1);
 2116              		.loc 1 1027 24
 2117 004c 7B88     		ldrh	r3, [r7, #2]
 2118 004e 5B08     		lsrs	r3, r3, #1
 2119 0050 9BB2     		uxth	r3, r3
 2120 0052 1A46     		mov	r2, r3
 2121              		.loc 1 1027 9
 2122 0054 FB68     		ldr	r3, [r7, #12]
 2123 0056 1344     		add	r3, r3, r2
 2124 0058 FB60     		str	r3, [r7, #12]
1028:./Library/stm32f4xx_tim.c **** 
1029:./Library/stm32f4xx_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
1030:./Library/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 2125              		.loc 1 1030 28
 2126 005a FB68     		ldr	r3, [r7, #12]
 2127 005c 1968     		ldr	r1, [r3]
 2128 005e FA68     		ldr	r2, [r7, #12]
 2129 0060 4FF68F73 		movw	r3, #65423
 2130 0064 0B40     		ands	r3, r3, r1
 2131 0066 1360     		str	r3, [r2]
1031:./Library/stm32f4xx_tim.c ****    
1032:./Library/stm32f4xx_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
1033:./Library/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp |= TIM_OCMode;
 2132              		.loc 1 1033 28
 2133 0068 FB68     		ldr	r3, [r7, #12]
 2134 006a 1968     		ldr	r1, [r3]
 2135 006c 3A88     		ldrh	r2, [r7]
 2136 006e FB68     		ldr	r3, [r7, #12]
 2137 0070 0A43     		orrs	r2, r2, r1
 2138 0072 1A60     		str	r2, [r3]
 2139 0074 19E0     		b	.L78
 2140              	.L77:
1034:./Library/stm32f4xx_tim.c ****   }
1035:./Library/stm32f4xx_tim.c ****   else
1036:./Library/stm32f4xx_tim.c ****   {
1037:./Library/stm32f4xx_tim.c ****     tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 2141              		.loc 1 1037 12
 2142 0076 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2143 0078 043B     		subs	r3, r3, #4
 2144 007a 9BB2     		uxth	r3, r3
 2145              		.loc 1 1037 49
 2146 007c 5B08     		lsrs	r3, r3, #1
 2147 007e 9BB2     		uxth	r3, r3
 2148 0080 1A46     		mov	r2, r3
 2149              		.loc 1 1037 9
 2150 0082 FB68     		ldr	r3, [r7, #12]
 2151 0084 1344     		add	r3, r3, r2
 2152 0086 FB60     		str	r3, [r7, #12]
1038:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 57


1039:./Library/stm32f4xx_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
1040:./Library/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 2153              		.loc 1 1040 28
 2154 0088 FB68     		ldr	r3, [r7, #12]
 2155 008a 1968     		ldr	r1, [r3]
 2156 008c FA68     		ldr	r2, [r7, #12]
 2157 008e 48F6FF73 		movw	r3, #36863
 2158 0092 0B40     		ands	r3, r3, r1
 2159 0094 1360     		str	r3, [r2]
1041:./Library/stm32f4xx_tim.c ****     
1042:./Library/stm32f4xx_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
1043:./Library/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 2160              		.loc 1 1043 28
 2161 0096 FB68     		ldr	r3, [r7, #12]
 2162 0098 1A68     		ldr	r2, [r3]
 2163              		.loc 1 1043 31
 2164 009a 3B88     		ldrh	r3, [r7]	@ movhi
 2165 009c 1B02     		lsls	r3, r3, #8
 2166 009e 9BB2     		uxth	r3, r3
 2167 00a0 1946     		mov	r1, r3
 2168              		.loc 1 1043 28
 2169 00a2 FB68     		ldr	r3, [r7, #12]
 2170 00a4 0A43     		orrs	r2, r2, r1
 2171 00a6 1A60     		str	r2, [r3]
1044:./Library/stm32f4xx_tim.c ****   }
1045:./Library/stm32f4xx_tim.c **** }
 2172              		.loc 1 1045 1
 2173 00a8 00BF     		nop
 2174              	.L78:
 2175 00aa 00BF     		nop
 2176 00ac 1437     		adds	r7, r7, #20
 2177              	.LCFI122:
 2178              		.cfi_def_cfa_offset 4
 2179 00ae BD46     		mov	sp, r7
 2180              	.LCFI123:
 2181              		.cfi_def_cfa_register 13
 2182              		@ sp needed
 2183 00b0 5DF8047B 		ldr	r7, [sp], #4
 2184              	.LCFI124:
 2185              		.cfi_restore 7
 2186              		.cfi_def_cfa_offset 0
 2187 00b4 7047     		bx	lr
 2188              		.cfi_endproc
 2189              	.LFE143:
 2191              		.section	.text.TIM_SetCompare1,"ax",%progbits
 2192              		.align	1
 2193              		.global	TIM_SetCompare1
 2194              		.syntax unified
 2195              		.thumb
 2196              		.thumb_func
 2198              	TIM_SetCompare1:
 2199              	.LFB144:
1046:./Library/stm32f4xx_tim.c **** 
1047:./Library/stm32f4xx_tim.c **** /**
1048:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare1 Register value
1049:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1050:./Library/stm32f4xx_tim.c ****   * @param  Compare1: specifies the Capture Compare1 register new value.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 58


1051:./Library/stm32f4xx_tim.c ****   * @retval None
1052:./Library/stm32f4xx_tim.c ****   */
1053:./Library/stm32f4xx_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
1054:./Library/stm32f4xx_tim.c **** {
 2200              		.loc 1 1054 1
 2201              		.cfi_startproc
 2202              		@ args = 0, pretend = 0, frame = 8
 2203              		@ frame_needed = 1, uses_anonymous_args = 0
 2204              		@ link register save eliminated.
 2205 0000 80B4     		push	{r7}
 2206              	.LCFI125:
 2207              		.cfi_def_cfa_offset 4
 2208              		.cfi_offset 7, -4
 2209 0002 83B0     		sub	sp, sp, #12
 2210              	.LCFI126:
 2211              		.cfi_def_cfa_offset 16
 2212 0004 00AF     		add	r7, sp, #0
 2213              	.LCFI127:
 2214              		.cfi_def_cfa_register 7
 2215 0006 7860     		str	r0, [r7, #4]
 2216 0008 3960     		str	r1, [r7]
1055:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1056:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1057:./Library/stm32f4xx_tim.c **** 
1058:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare1 Register value */
1059:./Library/stm32f4xx_tim.c ****   TIMx->CCR1 = Compare1;
 2217              		.loc 1 1059 14
 2218 000a 7B68     		ldr	r3, [r7, #4]
 2219 000c 3A68     		ldr	r2, [r7]
 2220 000e 5A63     		str	r2, [r3, #52]
1060:./Library/stm32f4xx_tim.c **** }
 2221              		.loc 1 1060 1
 2222 0010 00BF     		nop
 2223 0012 0C37     		adds	r7, r7, #12
 2224              	.LCFI128:
 2225              		.cfi_def_cfa_offset 4
 2226 0014 BD46     		mov	sp, r7
 2227              	.LCFI129:
 2228              		.cfi_def_cfa_register 13
 2229              		@ sp needed
 2230 0016 5DF8047B 		ldr	r7, [sp], #4
 2231              	.LCFI130:
 2232              		.cfi_restore 7
 2233              		.cfi_def_cfa_offset 0
 2234 001a 7047     		bx	lr
 2235              		.cfi_endproc
 2236              	.LFE144:
 2238              		.section	.text.TIM_SetCompare2,"ax",%progbits
 2239              		.align	1
 2240              		.global	TIM_SetCompare2
 2241              		.syntax unified
 2242              		.thumb
 2243              		.thumb_func
 2245              	TIM_SetCompare2:
 2246              	.LFB145:
1061:./Library/stm32f4xx_tim.c **** 
1062:./Library/stm32f4xx_tim.c **** /**
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 59


1063:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare2 Register value
1064:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1065:./Library/stm32f4xx_tim.c ****   *         peripheral.
1066:./Library/stm32f4xx_tim.c ****   * @param  Compare2: specifies the Capture Compare2 register new value.
1067:./Library/stm32f4xx_tim.c ****   * @retval None
1068:./Library/stm32f4xx_tim.c ****   */
1069:./Library/stm32f4xx_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
1070:./Library/stm32f4xx_tim.c **** {
 2247              		.loc 1 1070 1
 2248              		.cfi_startproc
 2249              		@ args = 0, pretend = 0, frame = 8
 2250              		@ frame_needed = 1, uses_anonymous_args = 0
 2251              		@ link register save eliminated.
 2252 0000 80B4     		push	{r7}
 2253              	.LCFI131:
 2254              		.cfi_def_cfa_offset 4
 2255              		.cfi_offset 7, -4
 2256 0002 83B0     		sub	sp, sp, #12
 2257              	.LCFI132:
 2258              		.cfi_def_cfa_offset 16
 2259 0004 00AF     		add	r7, sp, #0
 2260              	.LCFI133:
 2261              		.cfi_def_cfa_register 7
 2262 0006 7860     		str	r0, [r7, #4]
 2263 0008 3960     		str	r1, [r7]
1071:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1072:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1073:./Library/stm32f4xx_tim.c **** 
1074:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare2 Register value */
1075:./Library/stm32f4xx_tim.c ****   TIMx->CCR2 = Compare2;
 2264              		.loc 1 1075 14
 2265 000a 7B68     		ldr	r3, [r7, #4]
 2266 000c 3A68     		ldr	r2, [r7]
 2267 000e 9A63     		str	r2, [r3, #56]
1076:./Library/stm32f4xx_tim.c **** }
 2268              		.loc 1 1076 1
 2269 0010 00BF     		nop
 2270 0012 0C37     		adds	r7, r7, #12
 2271              	.LCFI134:
 2272              		.cfi_def_cfa_offset 4
 2273 0014 BD46     		mov	sp, r7
 2274              	.LCFI135:
 2275              		.cfi_def_cfa_register 13
 2276              		@ sp needed
 2277 0016 5DF8047B 		ldr	r7, [sp], #4
 2278              	.LCFI136:
 2279              		.cfi_restore 7
 2280              		.cfi_def_cfa_offset 0
 2281 001a 7047     		bx	lr
 2282              		.cfi_endproc
 2283              	.LFE145:
 2285              		.section	.text.TIM_SetCompare3,"ax",%progbits
 2286              		.align	1
 2287              		.global	TIM_SetCompare3
 2288              		.syntax unified
 2289              		.thumb
 2290              		.thumb_func
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 60


 2292              	TIM_SetCompare3:
 2293              	.LFB146:
1077:./Library/stm32f4xx_tim.c **** 
1078:./Library/stm32f4xx_tim.c **** /**
1079:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare3 Register value
1080:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1081:./Library/stm32f4xx_tim.c ****   * @param  Compare3: specifies the Capture Compare3 register new value.
1082:./Library/stm32f4xx_tim.c ****   * @retval None
1083:./Library/stm32f4xx_tim.c ****   */
1084:./Library/stm32f4xx_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
1085:./Library/stm32f4xx_tim.c **** {
 2294              		.loc 1 1085 1
 2295              		.cfi_startproc
 2296              		@ args = 0, pretend = 0, frame = 8
 2297              		@ frame_needed = 1, uses_anonymous_args = 0
 2298              		@ link register save eliminated.
 2299 0000 80B4     		push	{r7}
 2300              	.LCFI137:
 2301              		.cfi_def_cfa_offset 4
 2302              		.cfi_offset 7, -4
 2303 0002 83B0     		sub	sp, sp, #12
 2304              	.LCFI138:
 2305              		.cfi_def_cfa_offset 16
 2306 0004 00AF     		add	r7, sp, #0
 2307              	.LCFI139:
 2308              		.cfi_def_cfa_register 7
 2309 0006 7860     		str	r0, [r7, #4]
 2310 0008 3960     		str	r1, [r7]
1086:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1087:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1088:./Library/stm32f4xx_tim.c **** 
1089:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare3 Register value */
1090:./Library/stm32f4xx_tim.c ****   TIMx->CCR3 = Compare3;
 2311              		.loc 1 1090 14
 2312 000a 7B68     		ldr	r3, [r7, #4]
 2313 000c 3A68     		ldr	r2, [r7]
 2314 000e DA63     		str	r2, [r3, #60]
1091:./Library/stm32f4xx_tim.c **** }
 2315              		.loc 1 1091 1
 2316 0010 00BF     		nop
 2317 0012 0C37     		adds	r7, r7, #12
 2318              	.LCFI140:
 2319              		.cfi_def_cfa_offset 4
 2320 0014 BD46     		mov	sp, r7
 2321              	.LCFI141:
 2322              		.cfi_def_cfa_register 13
 2323              		@ sp needed
 2324 0016 5DF8047B 		ldr	r7, [sp], #4
 2325              	.LCFI142:
 2326              		.cfi_restore 7
 2327              		.cfi_def_cfa_offset 0
 2328 001a 7047     		bx	lr
 2329              		.cfi_endproc
 2330              	.LFE146:
 2332              		.section	.text.TIM_SetCompare4,"ax",%progbits
 2333              		.align	1
 2334              		.global	TIM_SetCompare4
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 61


 2335              		.syntax unified
 2336              		.thumb
 2337              		.thumb_func
 2339              	TIM_SetCompare4:
 2340              	.LFB147:
1092:./Library/stm32f4xx_tim.c **** 
1093:./Library/stm32f4xx_tim.c **** /**
1094:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare4 Register value
1095:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1096:./Library/stm32f4xx_tim.c ****   * @param  Compare4: specifies the Capture Compare4 register new value.
1097:./Library/stm32f4xx_tim.c ****   * @retval None
1098:./Library/stm32f4xx_tim.c ****   */
1099:./Library/stm32f4xx_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
1100:./Library/stm32f4xx_tim.c **** {
 2341              		.loc 1 1100 1
 2342              		.cfi_startproc
 2343              		@ args = 0, pretend = 0, frame = 8
 2344              		@ frame_needed = 1, uses_anonymous_args = 0
 2345              		@ link register save eliminated.
 2346 0000 80B4     		push	{r7}
 2347              	.LCFI143:
 2348              		.cfi_def_cfa_offset 4
 2349              		.cfi_offset 7, -4
 2350 0002 83B0     		sub	sp, sp, #12
 2351              	.LCFI144:
 2352              		.cfi_def_cfa_offset 16
 2353 0004 00AF     		add	r7, sp, #0
 2354              	.LCFI145:
 2355              		.cfi_def_cfa_register 7
 2356 0006 7860     		str	r0, [r7, #4]
 2357 0008 3960     		str	r1, [r7]
1101:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1102:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1103:./Library/stm32f4xx_tim.c **** 
1104:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare4 Register value */
1105:./Library/stm32f4xx_tim.c ****   TIMx->CCR4 = Compare4;
 2358              		.loc 1 1105 14
 2359 000a 7B68     		ldr	r3, [r7, #4]
 2360 000c 3A68     		ldr	r2, [r7]
 2361 000e 1A64     		str	r2, [r3, #64]
1106:./Library/stm32f4xx_tim.c **** }
 2362              		.loc 1 1106 1
 2363 0010 00BF     		nop
 2364 0012 0C37     		adds	r7, r7, #12
 2365              	.LCFI146:
 2366              		.cfi_def_cfa_offset 4
 2367 0014 BD46     		mov	sp, r7
 2368              	.LCFI147:
 2369              		.cfi_def_cfa_register 13
 2370              		@ sp needed
 2371 0016 5DF8047B 		ldr	r7, [sp], #4
 2372              	.LCFI148:
 2373              		.cfi_restore 7
 2374              		.cfi_def_cfa_offset 0
 2375 001a 7047     		bx	lr
 2376              		.cfi_endproc
 2377              	.LFE147:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 62


 2379              		.section	.text.TIM_ForcedOC1Config,"ax",%progbits
 2380              		.align	1
 2381              		.global	TIM_ForcedOC1Config
 2382              		.syntax unified
 2383              		.thumb
 2384              		.thumb_func
 2386              	TIM_ForcedOC1Config:
 2387              	.LFB148:
1107:./Library/stm32f4xx_tim.c **** 
1108:./Library/stm32f4xx_tim.c **** /**
1109:./Library/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 1 waveform to active or inactive level.
1110:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1111:./Library/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1112:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1113:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
1114:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
1115:./Library/stm32f4xx_tim.c ****   * @retval None
1116:./Library/stm32f4xx_tim.c ****   */
1117:./Library/stm32f4xx_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1118:./Library/stm32f4xx_tim.c **** {
 2388              		.loc 1 1118 1
 2389              		.cfi_startproc
 2390              		@ args = 0, pretend = 0, frame = 16
 2391              		@ frame_needed = 1, uses_anonymous_args = 0
 2392              		@ link register save eliminated.
 2393 0000 80B4     		push	{r7}
 2394              	.LCFI149:
 2395              		.cfi_def_cfa_offset 4
 2396              		.cfi_offset 7, -4
 2397 0002 85B0     		sub	sp, sp, #20
 2398              	.LCFI150:
 2399              		.cfi_def_cfa_offset 24
 2400 0004 00AF     		add	r7, sp, #0
 2401              	.LCFI151:
 2402              		.cfi_def_cfa_register 7
 2403 0006 7860     		str	r0, [r7, #4]
 2404 0008 0B46     		mov	r3, r1
 2405 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1119:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2406              		.loc 1 1119 12
 2407 000c 0023     		movs	r3, #0
 2408 000e FB81     		strh	r3, [r7, #14]	@ movhi
1120:./Library/stm32f4xx_tim.c **** 
1121:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1122:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1123:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1124:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2409              		.loc 1 1124 12
 2410 0010 7B68     		ldr	r3, [r7, #4]
 2411 0012 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2412 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1125:./Library/stm32f4xx_tim.c **** 
1126:./Library/stm32f4xx_tim.c ****   /* Reset the OC1M Bits */
1127:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 2413              		.loc 1 1127 12
 2414 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2415 0018 23F07003 		bic	r3, r3, #112
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 63


 2416 001c FB81     		strh	r3, [r7, #14]	@ movhi
1128:./Library/stm32f4xx_tim.c **** 
1129:./Library/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1130:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
 2417              		.loc 1 1130 12
 2418 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 2419 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2420 0022 1343     		orrs	r3, r3, r2
 2421 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1131:./Library/stm32f4xx_tim.c **** 
1132:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1133:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2422              		.loc 1 1133 15
 2423 0026 7B68     		ldr	r3, [r7, #4]
 2424 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2425 002a 1A83     		strh	r2, [r3, #24]	@ movhi
1134:./Library/stm32f4xx_tim.c **** }
 2426              		.loc 1 1134 1
 2427 002c 00BF     		nop
 2428 002e 1437     		adds	r7, r7, #20
 2429              	.LCFI152:
 2430              		.cfi_def_cfa_offset 4
 2431 0030 BD46     		mov	sp, r7
 2432              	.LCFI153:
 2433              		.cfi_def_cfa_register 13
 2434              		@ sp needed
 2435 0032 5DF8047B 		ldr	r7, [sp], #4
 2436              	.LCFI154:
 2437              		.cfi_restore 7
 2438              		.cfi_def_cfa_offset 0
 2439 0036 7047     		bx	lr
 2440              		.cfi_endproc
 2441              	.LFE148:
 2443              		.section	.text.TIM_ForcedOC2Config,"ax",%progbits
 2444              		.align	1
 2445              		.global	TIM_ForcedOC2Config
 2446              		.syntax unified
 2447              		.thumb
 2448              		.thumb_func
 2450              	TIM_ForcedOC2Config:
 2451              	.LFB149:
1135:./Library/stm32f4xx_tim.c **** 
1136:./Library/stm32f4xx_tim.c **** /**
1137:./Library/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 2 waveform to active or inactive level.
1138:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1139:./Library/stm32f4xx_tim.c ****   *         peripheral.
1140:./Library/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1141:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1142:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
1143:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
1144:./Library/stm32f4xx_tim.c ****   * @retval None
1145:./Library/stm32f4xx_tim.c ****   */
1146:./Library/stm32f4xx_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1147:./Library/stm32f4xx_tim.c **** {
 2452              		.loc 1 1147 1
 2453              		.cfi_startproc
 2454              		@ args = 0, pretend = 0, frame = 16
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 64


 2455              		@ frame_needed = 1, uses_anonymous_args = 0
 2456              		@ link register save eliminated.
 2457 0000 80B4     		push	{r7}
 2458              	.LCFI155:
 2459              		.cfi_def_cfa_offset 4
 2460              		.cfi_offset 7, -4
 2461 0002 85B0     		sub	sp, sp, #20
 2462              	.LCFI156:
 2463              		.cfi_def_cfa_offset 24
 2464 0004 00AF     		add	r7, sp, #0
 2465              	.LCFI157:
 2466              		.cfi_def_cfa_register 7
 2467 0006 7860     		str	r0, [r7, #4]
 2468 0008 0B46     		mov	r3, r1
 2469 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1148:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2470              		.loc 1 1148 12
 2471 000c 0023     		movs	r3, #0
 2472 000e FB81     		strh	r3, [r7, #14]	@ movhi
1149:./Library/stm32f4xx_tim.c **** 
1150:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1151:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1152:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1153:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2473              		.loc 1 1153 12
 2474 0010 7B68     		ldr	r3, [r7, #4]
 2475 0012 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2476 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1154:./Library/stm32f4xx_tim.c **** 
1155:./Library/stm32f4xx_tim.c ****   /* Reset the OC2M Bits */
1156:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 2477              		.loc 1 1156 12
 2478 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2479 0018 23F4E043 		bic	r3, r3, #28672
 2480 001c FB81     		strh	r3, [r7, #14]	@ movhi
1157:./Library/stm32f4xx_tim.c **** 
1158:./Library/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1159:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 2481              		.loc 1 1159 15
 2482 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2483 0020 1B02     		lsls	r3, r3, #8
 2484 0022 9AB2     		uxth	r2, r3
 2485              		.loc 1 1159 12
 2486 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2487 0026 1343     		orrs	r3, r3, r2
 2488 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1160:./Library/stm32f4xx_tim.c **** 
1161:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1162:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2489              		.loc 1 1162 15
 2490 002a 7B68     		ldr	r3, [r7, #4]
 2491 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 2492 002e 1A83     		strh	r2, [r3, #24]	@ movhi
1163:./Library/stm32f4xx_tim.c **** }
 2493              		.loc 1 1163 1
 2494 0030 00BF     		nop
 2495 0032 1437     		adds	r7, r7, #20
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 65


 2496              	.LCFI158:
 2497              		.cfi_def_cfa_offset 4
 2498 0034 BD46     		mov	sp, r7
 2499              	.LCFI159:
 2500              		.cfi_def_cfa_register 13
 2501              		@ sp needed
 2502 0036 5DF8047B 		ldr	r7, [sp], #4
 2503              	.LCFI160:
 2504              		.cfi_restore 7
 2505              		.cfi_def_cfa_offset 0
 2506 003a 7047     		bx	lr
 2507              		.cfi_endproc
 2508              	.LFE149:
 2510              		.section	.text.TIM_ForcedOC3Config,"ax",%progbits
 2511              		.align	1
 2512              		.global	TIM_ForcedOC3Config
 2513              		.syntax unified
 2514              		.thumb
 2515              		.thumb_func
 2517              	TIM_ForcedOC3Config:
 2518              	.LFB150:
1164:./Library/stm32f4xx_tim.c **** 
1165:./Library/stm32f4xx_tim.c **** /**
1166:./Library/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 3 waveform to active or inactive level.
1167:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1168:./Library/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1169:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1170:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
1171:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
1172:./Library/stm32f4xx_tim.c ****   * @retval None
1173:./Library/stm32f4xx_tim.c ****   */
1174:./Library/stm32f4xx_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1175:./Library/stm32f4xx_tim.c **** {
 2519              		.loc 1 1175 1
 2520              		.cfi_startproc
 2521              		@ args = 0, pretend = 0, frame = 16
 2522              		@ frame_needed = 1, uses_anonymous_args = 0
 2523              		@ link register save eliminated.
 2524 0000 80B4     		push	{r7}
 2525              	.LCFI161:
 2526              		.cfi_def_cfa_offset 4
 2527              		.cfi_offset 7, -4
 2528 0002 85B0     		sub	sp, sp, #20
 2529              	.LCFI162:
 2530              		.cfi_def_cfa_offset 24
 2531 0004 00AF     		add	r7, sp, #0
 2532              	.LCFI163:
 2533              		.cfi_def_cfa_register 7
 2534 0006 7860     		str	r0, [r7, #4]
 2535 0008 0B46     		mov	r3, r1
 2536 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1176:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2537              		.loc 1 1176 12
 2538 000c 0023     		movs	r3, #0
 2539 000e FB81     		strh	r3, [r7, #14]	@ movhi
1177:./Library/stm32f4xx_tim.c **** 
1178:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 66


1179:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1180:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1181:./Library/stm32f4xx_tim.c **** 
1182:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2540              		.loc 1 1182 12
 2541 0010 7B68     		ldr	r3, [r7, #4]
 2542 0012 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2543 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1183:./Library/stm32f4xx_tim.c **** 
1184:./Library/stm32f4xx_tim.c ****   /* Reset the OC1M Bits */
1185:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 2544              		.loc 1 1185 12
 2545 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2546 0018 23F07003 		bic	r3, r3, #112
 2547 001c FB81     		strh	r3, [r7, #14]	@ movhi
1186:./Library/stm32f4xx_tim.c **** 
1187:./Library/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1188:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
 2548              		.loc 1 1188 12
 2549 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 2550 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2551 0022 1343     		orrs	r3, r3, r2
 2552 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1189:./Library/stm32f4xx_tim.c **** 
1190:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1191:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2553              		.loc 1 1191 15
 2554 0026 7B68     		ldr	r3, [r7, #4]
 2555 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2556 002a 9A83     		strh	r2, [r3, #28]	@ movhi
1192:./Library/stm32f4xx_tim.c **** }
 2557              		.loc 1 1192 1
 2558 002c 00BF     		nop
 2559 002e 1437     		adds	r7, r7, #20
 2560              	.LCFI164:
 2561              		.cfi_def_cfa_offset 4
 2562 0030 BD46     		mov	sp, r7
 2563              	.LCFI165:
 2564              		.cfi_def_cfa_register 13
 2565              		@ sp needed
 2566 0032 5DF8047B 		ldr	r7, [sp], #4
 2567              	.LCFI166:
 2568              		.cfi_restore 7
 2569              		.cfi_def_cfa_offset 0
 2570 0036 7047     		bx	lr
 2571              		.cfi_endproc
 2572              	.LFE150:
 2574              		.section	.text.TIM_ForcedOC4Config,"ax",%progbits
 2575              		.align	1
 2576              		.global	TIM_ForcedOC4Config
 2577              		.syntax unified
 2578              		.thumb
 2579              		.thumb_func
 2581              	TIM_ForcedOC4Config:
 2582              	.LFB151:
1193:./Library/stm32f4xx_tim.c **** 
1194:./Library/stm32f4xx_tim.c **** /**
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 67


1195:./Library/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 4 waveform to active or inactive level.
1196:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1197:./Library/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1198:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1199:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
1200:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
1201:./Library/stm32f4xx_tim.c ****   * @retval None
1202:./Library/stm32f4xx_tim.c ****   */
1203:./Library/stm32f4xx_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1204:./Library/stm32f4xx_tim.c **** {
 2583              		.loc 1 1204 1
 2584              		.cfi_startproc
 2585              		@ args = 0, pretend = 0, frame = 16
 2586              		@ frame_needed = 1, uses_anonymous_args = 0
 2587              		@ link register save eliminated.
 2588 0000 80B4     		push	{r7}
 2589              	.LCFI167:
 2590              		.cfi_def_cfa_offset 4
 2591              		.cfi_offset 7, -4
 2592 0002 85B0     		sub	sp, sp, #20
 2593              	.LCFI168:
 2594              		.cfi_def_cfa_offset 24
 2595 0004 00AF     		add	r7, sp, #0
 2596              	.LCFI169:
 2597              		.cfi_def_cfa_register 7
 2598 0006 7860     		str	r0, [r7, #4]
 2599 0008 0B46     		mov	r3, r1
 2600 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1205:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2601              		.loc 1 1205 12
 2602 000c 0023     		movs	r3, #0
 2603 000e FB81     		strh	r3, [r7, #14]	@ movhi
1206:./Library/stm32f4xx_tim.c **** 
1207:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1208:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1209:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1210:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2604              		.loc 1 1210 12
 2605 0010 7B68     		ldr	r3, [r7, #4]
 2606 0012 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2607 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1211:./Library/stm32f4xx_tim.c **** 
1212:./Library/stm32f4xx_tim.c ****   /* Reset the OC2M Bits */
1213:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 2608              		.loc 1 1213 12
 2609 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2610 0018 23F4E043 		bic	r3, r3, #28672
 2611 001c FB81     		strh	r3, [r7, #14]	@ movhi
1214:./Library/stm32f4xx_tim.c **** 
1215:./Library/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1216:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 2612              		.loc 1 1216 15
 2613 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2614 0020 1B02     		lsls	r3, r3, #8
 2615 0022 9AB2     		uxth	r2, r3
 2616              		.loc 1 1216 12
 2617 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 68


 2618 0026 1343     		orrs	r3, r3, r2
 2619 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1217:./Library/stm32f4xx_tim.c **** 
1218:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1219:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2620              		.loc 1 1219 15
 2621 002a 7B68     		ldr	r3, [r7, #4]
 2622 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 2623 002e 9A83     		strh	r2, [r3, #28]	@ movhi
1220:./Library/stm32f4xx_tim.c **** }
 2624              		.loc 1 1220 1
 2625 0030 00BF     		nop
 2626 0032 1437     		adds	r7, r7, #20
 2627              	.LCFI170:
 2628              		.cfi_def_cfa_offset 4
 2629 0034 BD46     		mov	sp, r7
 2630              	.LCFI171:
 2631              		.cfi_def_cfa_register 13
 2632              		@ sp needed
 2633 0036 5DF8047B 		ldr	r7, [sp], #4
 2634              	.LCFI172:
 2635              		.cfi_restore 7
 2636              		.cfi_def_cfa_offset 0
 2637 003a 7047     		bx	lr
 2638              		.cfi_endproc
 2639              	.LFE151:
 2641              		.section	.text.TIM_OC1PreloadConfig,"ax",%progbits
 2642              		.align	1
 2643              		.global	TIM_OC1PreloadConfig
 2644              		.syntax unified
 2645              		.thumb
 2646              		.thumb_func
 2648              	TIM_OC1PreloadConfig:
 2649              	.LFB152:
1221:./Library/stm32f4xx_tim.c **** 
1222:./Library/stm32f4xx_tim.c **** /**
1223:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.
1224:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1225:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1226:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1227:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1228:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1229:./Library/stm32f4xx_tim.c ****   * @retval None
1230:./Library/stm32f4xx_tim.c ****   */
1231:./Library/stm32f4xx_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1232:./Library/stm32f4xx_tim.c **** {
 2650              		.loc 1 1232 1
 2651              		.cfi_startproc
 2652              		@ args = 0, pretend = 0, frame = 16
 2653              		@ frame_needed = 1, uses_anonymous_args = 0
 2654              		@ link register save eliminated.
 2655 0000 80B4     		push	{r7}
 2656              	.LCFI173:
 2657              		.cfi_def_cfa_offset 4
 2658              		.cfi_offset 7, -4
 2659 0002 85B0     		sub	sp, sp, #20
 2660              	.LCFI174:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 69


 2661              		.cfi_def_cfa_offset 24
 2662 0004 00AF     		add	r7, sp, #0
 2663              	.LCFI175:
 2664              		.cfi_def_cfa_register 7
 2665 0006 7860     		str	r0, [r7, #4]
 2666 0008 0B46     		mov	r3, r1
 2667 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1233:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2668              		.loc 1 1233 12
 2669 000c 0023     		movs	r3, #0
 2670 000e FB81     		strh	r3, [r7, #14]	@ movhi
1234:./Library/stm32f4xx_tim.c **** 
1235:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1236:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1237:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1238:./Library/stm32f4xx_tim.c **** 
1239:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2671              		.loc 1 1239 12
 2672 0010 7B68     		ldr	r3, [r7, #4]
 2673 0012 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2674 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1240:./Library/stm32f4xx_tim.c **** 
1241:./Library/stm32f4xx_tim.c ****   /* Reset the OC1PE Bit */
1242:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 2675              		.loc 1 1242 12
 2676 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2677 0018 23F00803 		bic	r3, r3, #8
 2678 001c FB81     		strh	r3, [r7, #14]	@ movhi
1243:./Library/stm32f4xx_tim.c **** 
1244:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1245:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCPreload;
 2679              		.loc 1 1245 12
 2680 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 2681 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2682 0022 1343     		orrs	r3, r3, r2
 2683 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1246:./Library/stm32f4xx_tim.c **** 
1247:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1248:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2684              		.loc 1 1248 15
 2685 0026 7B68     		ldr	r3, [r7, #4]
 2686 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2687 002a 1A83     		strh	r2, [r3, #24]	@ movhi
1249:./Library/stm32f4xx_tim.c **** }
 2688              		.loc 1 1249 1
 2689 002c 00BF     		nop
 2690 002e 1437     		adds	r7, r7, #20
 2691              	.LCFI176:
 2692              		.cfi_def_cfa_offset 4
 2693 0030 BD46     		mov	sp, r7
 2694              	.LCFI177:
 2695              		.cfi_def_cfa_register 13
 2696              		@ sp needed
 2697 0032 5DF8047B 		ldr	r7, [sp], #4
 2698              	.LCFI178:
 2699              		.cfi_restore 7
 2700              		.cfi_def_cfa_offset 0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 70


 2701 0036 7047     		bx	lr
 2702              		.cfi_endproc
 2703              	.LFE152:
 2705              		.section	.text.TIM_OC2PreloadConfig,"ax",%progbits
 2706              		.align	1
 2707              		.global	TIM_OC2PreloadConfig
 2708              		.syntax unified
 2709              		.thumb
 2710              		.thumb_func
 2712              	TIM_OC2PreloadConfig:
 2713              	.LFB153:
1250:./Library/stm32f4xx_tim.c **** 
1251:./Library/stm32f4xx_tim.c **** /**
1252:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.
1253:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1254:./Library/stm32f4xx_tim.c ****   *         peripheral.
1255:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1256:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1257:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1258:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1259:./Library/stm32f4xx_tim.c ****   * @retval None
1260:./Library/stm32f4xx_tim.c ****   */
1261:./Library/stm32f4xx_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1262:./Library/stm32f4xx_tim.c **** {
 2714              		.loc 1 1262 1
 2715              		.cfi_startproc
 2716              		@ args = 0, pretend = 0, frame = 16
 2717              		@ frame_needed = 1, uses_anonymous_args = 0
 2718              		@ link register save eliminated.
 2719 0000 80B4     		push	{r7}
 2720              	.LCFI179:
 2721              		.cfi_def_cfa_offset 4
 2722              		.cfi_offset 7, -4
 2723 0002 85B0     		sub	sp, sp, #20
 2724              	.LCFI180:
 2725              		.cfi_def_cfa_offset 24
 2726 0004 00AF     		add	r7, sp, #0
 2727              	.LCFI181:
 2728              		.cfi_def_cfa_register 7
 2729 0006 7860     		str	r0, [r7, #4]
 2730 0008 0B46     		mov	r3, r1
 2731 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1263:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2732              		.loc 1 1263 12
 2733 000c 0023     		movs	r3, #0
 2734 000e FB81     		strh	r3, [r7, #14]	@ movhi
1264:./Library/stm32f4xx_tim.c **** 
1265:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1266:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1267:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1268:./Library/stm32f4xx_tim.c **** 
1269:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2735              		.loc 1 1269 12
 2736 0010 7B68     		ldr	r3, [r7, #4]
 2737 0012 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2738 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1270:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 71


1271:./Library/stm32f4xx_tim.c ****   /* Reset the OC2PE Bit */
1272:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 2739              		.loc 1 1272 12
 2740 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2741 0018 23F40063 		bic	r3, r3, #2048
 2742 001c FB81     		strh	r3, [r7, #14]	@ movhi
1273:./Library/stm32f4xx_tim.c **** 
1274:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1275:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 2743              		.loc 1 1275 15
 2744 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2745 0020 1B02     		lsls	r3, r3, #8
 2746 0022 9AB2     		uxth	r2, r3
 2747              		.loc 1 1275 12
 2748 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2749 0026 1343     		orrs	r3, r3, r2
 2750 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1276:./Library/stm32f4xx_tim.c **** 
1277:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1278:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2751              		.loc 1 1278 15
 2752 002a 7B68     		ldr	r3, [r7, #4]
 2753 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 2754 002e 1A83     		strh	r2, [r3, #24]	@ movhi
1279:./Library/stm32f4xx_tim.c **** }
 2755              		.loc 1 1279 1
 2756 0030 00BF     		nop
 2757 0032 1437     		adds	r7, r7, #20
 2758              	.LCFI182:
 2759              		.cfi_def_cfa_offset 4
 2760 0034 BD46     		mov	sp, r7
 2761              	.LCFI183:
 2762              		.cfi_def_cfa_register 13
 2763              		@ sp needed
 2764 0036 5DF8047B 		ldr	r7, [sp], #4
 2765              	.LCFI184:
 2766              		.cfi_restore 7
 2767              		.cfi_def_cfa_offset 0
 2768 003a 7047     		bx	lr
 2769              		.cfi_endproc
 2770              	.LFE153:
 2772              		.section	.text.TIM_OC3PreloadConfig,"ax",%progbits
 2773              		.align	1
 2774              		.global	TIM_OC3PreloadConfig
 2775              		.syntax unified
 2776              		.thumb
 2777              		.thumb_func
 2779              	TIM_OC3PreloadConfig:
 2780              	.LFB154:
1280:./Library/stm32f4xx_tim.c **** 
1281:./Library/stm32f4xx_tim.c **** /**
1282:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.
1283:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1284:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1285:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1286:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1287:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 72


1288:./Library/stm32f4xx_tim.c ****   * @retval None
1289:./Library/stm32f4xx_tim.c ****   */
1290:./Library/stm32f4xx_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1291:./Library/stm32f4xx_tim.c **** {
 2781              		.loc 1 1291 1
 2782              		.cfi_startproc
 2783              		@ args = 0, pretend = 0, frame = 16
 2784              		@ frame_needed = 1, uses_anonymous_args = 0
 2785              		@ link register save eliminated.
 2786 0000 80B4     		push	{r7}
 2787              	.LCFI185:
 2788              		.cfi_def_cfa_offset 4
 2789              		.cfi_offset 7, -4
 2790 0002 85B0     		sub	sp, sp, #20
 2791              	.LCFI186:
 2792              		.cfi_def_cfa_offset 24
 2793 0004 00AF     		add	r7, sp, #0
 2794              	.LCFI187:
 2795              		.cfi_def_cfa_register 7
 2796 0006 7860     		str	r0, [r7, #4]
 2797 0008 0B46     		mov	r3, r1
 2798 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1292:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2799              		.loc 1 1292 12
 2800 000c 0023     		movs	r3, #0
 2801 000e FB81     		strh	r3, [r7, #14]	@ movhi
1293:./Library/stm32f4xx_tim.c **** 
1294:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1295:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1296:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1297:./Library/stm32f4xx_tim.c **** 
1298:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2802              		.loc 1 1298 12
 2803 0010 7B68     		ldr	r3, [r7, #4]
 2804 0012 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2805 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1299:./Library/stm32f4xx_tim.c **** 
1300:./Library/stm32f4xx_tim.c ****   /* Reset the OC3PE Bit */
1301:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 2806              		.loc 1 1301 12
 2807 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2808 0018 23F00803 		bic	r3, r3, #8
 2809 001c FB81     		strh	r3, [r7, #14]	@ movhi
1302:./Library/stm32f4xx_tim.c **** 
1303:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1304:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCPreload;
 2810              		.loc 1 1304 12
 2811 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 2812 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2813 0022 1343     		orrs	r3, r3, r2
 2814 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1305:./Library/stm32f4xx_tim.c **** 
1306:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1307:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2815              		.loc 1 1307 15
 2816 0026 7B68     		ldr	r3, [r7, #4]
 2817 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 73


 2818 002a 9A83     		strh	r2, [r3, #28]	@ movhi
1308:./Library/stm32f4xx_tim.c **** }
 2819              		.loc 1 1308 1
 2820 002c 00BF     		nop
 2821 002e 1437     		adds	r7, r7, #20
 2822              	.LCFI188:
 2823              		.cfi_def_cfa_offset 4
 2824 0030 BD46     		mov	sp, r7
 2825              	.LCFI189:
 2826              		.cfi_def_cfa_register 13
 2827              		@ sp needed
 2828 0032 5DF8047B 		ldr	r7, [sp], #4
 2829              	.LCFI190:
 2830              		.cfi_restore 7
 2831              		.cfi_def_cfa_offset 0
 2832 0036 7047     		bx	lr
 2833              		.cfi_endproc
 2834              	.LFE154:
 2836              		.section	.text.TIM_OC4PreloadConfig,"ax",%progbits
 2837              		.align	1
 2838              		.global	TIM_OC4PreloadConfig
 2839              		.syntax unified
 2840              		.thumb
 2841              		.thumb_func
 2843              	TIM_OC4PreloadConfig:
 2844              	.LFB155:
1309:./Library/stm32f4xx_tim.c **** 
1310:./Library/stm32f4xx_tim.c **** /**
1311:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.
1312:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1313:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1314:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1315:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1316:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1317:./Library/stm32f4xx_tim.c ****   * @retval None
1318:./Library/stm32f4xx_tim.c ****   */
1319:./Library/stm32f4xx_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1320:./Library/stm32f4xx_tim.c **** {
 2845              		.loc 1 1320 1
 2846              		.cfi_startproc
 2847              		@ args = 0, pretend = 0, frame = 16
 2848              		@ frame_needed = 1, uses_anonymous_args = 0
 2849              		@ link register save eliminated.
 2850 0000 80B4     		push	{r7}
 2851              	.LCFI191:
 2852              		.cfi_def_cfa_offset 4
 2853              		.cfi_offset 7, -4
 2854 0002 85B0     		sub	sp, sp, #20
 2855              	.LCFI192:
 2856              		.cfi_def_cfa_offset 24
 2857 0004 00AF     		add	r7, sp, #0
 2858              	.LCFI193:
 2859              		.cfi_def_cfa_register 7
 2860 0006 7860     		str	r0, [r7, #4]
 2861 0008 0B46     		mov	r3, r1
 2862 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1321:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 74


 2863              		.loc 1 1321 12
 2864 000c 0023     		movs	r3, #0
 2865 000e FB81     		strh	r3, [r7, #14]	@ movhi
1322:./Library/stm32f4xx_tim.c **** 
1323:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1324:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1325:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1326:./Library/stm32f4xx_tim.c **** 
1327:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2866              		.loc 1 1327 12
 2867 0010 7B68     		ldr	r3, [r7, #4]
 2868 0012 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2869 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1328:./Library/stm32f4xx_tim.c **** 
1329:./Library/stm32f4xx_tim.c ****   /* Reset the OC4PE Bit */
1330:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 2870              		.loc 1 1330 12
 2871 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2872 0018 23F40063 		bic	r3, r3, #2048
 2873 001c FB81     		strh	r3, [r7, #14]	@ movhi
1331:./Library/stm32f4xx_tim.c **** 
1332:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1333:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 2874              		.loc 1 1333 15
 2875 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2876 0020 1B02     		lsls	r3, r3, #8
 2877 0022 9AB2     		uxth	r2, r3
 2878              		.loc 1 1333 12
 2879 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2880 0026 1343     		orrs	r3, r3, r2
 2881 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1334:./Library/stm32f4xx_tim.c **** 
1335:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1336:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2882              		.loc 1 1336 15
 2883 002a 7B68     		ldr	r3, [r7, #4]
 2884 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 2885 002e 9A83     		strh	r2, [r3, #28]	@ movhi
1337:./Library/stm32f4xx_tim.c **** }
 2886              		.loc 1 1337 1
 2887 0030 00BF     		nop
 2888 0032 1437     		adds	r7, r7, #20
 2889              	.LCFI194:
 2890              		.cfi_def_cfa_offset 4
 2891 0034 BD46     		mov	sp, r7
 2892              	.LCFI195:
 2893              		.cfi_def_cfa_register 13
 2894              		@ sp needed
 2895 0036 5DF8047B 		ldr	r7, [sp], #4
 2896              	.LCFI196:
 2897              		.cfi_restore 7
 2898              		.cfi_def_cfa_offset 0
 2899 003a 7047     		bx	lr
 2900              		.cfi_endproc
 2901              	.LFE155:
 2903              		.section	.text.TIM_OC1FastConfig,"ax",%progbits
 2904              		.align	1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 75


 2905              		.global	TIM_OC1FastConfig
 2906              		.syntax unified
 2907              		.thumb
 2908              		.thumb_func
 2910              	TIM_OC1FastConfig:
 2911              	.LFB156:
1338:./Library/stm32f4xx_tim.c **** 
1339:./Library/stm32f4xx_tim.c **** /**
1340:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 1 Fast feature.
1341:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1342:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1343:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1344:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1345:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1346:./Library/stm32f4xx_tim.c ****   * @retval None
1347:./Library/stm32f4xx_tim.c ****   */
1348:./Library/stm32f4xx_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1349:./Library/stm32f4xx_tim.c **** {
 2912              		.loc 1 1349 1
 2913              		.cfi_startproc
 2914              		@ args = 0, pretend = 0, frame = 16
 2915              		@ frame_needed = 1, uses_anonymous_args = 0
 2916              		@ link register save eliminated.
 2917 0000 80B4     		push	{r7}
 2918              	.LCFI197:
 2919              		.cfi_def_cfa_offset 4
 2920              		.cfi_offset 7, -4
 2921 0002 85B0     		sub	sp, sp, #20
 2922              	.LCFI198:
 2923              		.cfi_def_cfa_offset 24
 2924 0004 00AF     		add	r7, sp, #0
 2925              	.LCFI199:
 2926              		.cfi_def_cfa_register 7
 2927 0006 7860     		str	r0, [r7, #4]
 2928 0008 0B46     		mov	r3, r1
 2929 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1350:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2930              		.loc 1 1350 12
 2931 000c 0023     		movs	r3, #0
 2932 000e FB81     		strh	r3, [r7, #14]	@ movhi
1351:./Library/stm32f4xx_tim.c **** 
1352:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1353:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1354:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1355:./Library/stm32f4xx_tim.c **** 
1356:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
1357:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2933              		.loc 1 1357 12
 2934 0010 7B68     		ldr	r3, [r7, #4]
 2935 0012 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2936 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1358:./Library/stm32f4xx_tim.c **** 
1359:./Library/stm32f4xx_tim.c ****   /* Reset the OC1FE Bit */
1360:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 2937              		.loc 1 1360 12
 2938 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2939 0018 23F00403 		bic	r3, r3, #4
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 76


 2940 001c FB81     		strh	r3, [r7, #14]	@ movhi
1361:./Library/stm32f4xx_tim.c **** 
1362:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1363:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCFast;
 2941              		.loc 1 1363 12
 2942 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 2943 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2944 0022 1343     		orrs	r3, r3, r2
 2945 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1364:./Library/stm32f4xx_tim.c **** 
1365:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
1366:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2946              		.loc 1 1366 15
 2947 0026 7B68     		ldr	r3, [r7, #4]
 2948 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2949 002a 1A83     		strh	r2, [r3, #24]	@ movhi
1367:./Library/stm32f4xx_tim.c **** }
 2950              		.loc 1 1367 1
 2951 002c 00BF     		nop
 2952 002e 1437     		adds	r7, r7, #20
 2953              	.LCFI200:
 2954              		.cfi_def_cfa_offset 4
 2955 0030 BD46     		mov	sp, r7
 2956              	.LCFI201:
 2957              		.cfi_def_cfa_register 13
 2958              		@ sp needed
 2959 0032 5DF8047B 		ldr	r7, [sp], #4
 2960              	.LCFI202:
 2961              		.cfi_restore 7
 2962              		.cfi_def_cfa_offset 0
 2963 0036 7047     		bx	lr
 2964              		.cfi_endproc
 2965              	.LFE156:
 2967              		.section	.text.TIM_OC2FastConfig,"ax",%progbits
 2968              		.align	1
 2969              		.global	TIM_OC2FastConfig
 2970              		.syntax unified
 2971              		.thumb
 2972              		.thumb_func
 2974              	TIM_OC2FastConfig:
 2975              	.LFB157:
1368:./Library/stm32f4xx_tim.c **** 
1369:./Library/stm32f4xx_tim.c **** /**
1370:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 2 Fast feature.
1371:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1372:./Library/stm32f4xx_tim.c ****   *         peripheral.
1373:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1374:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1375:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1376:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1377:./Library/stm32f4xx_tim.c ****   * @retval None
1378:./Library/stm32f4xx_tim.c ****   */
1379:./Library/stm32f4xx_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1380:./Library/stm32f4xx_tim.c **** {
 2976              		.loc 1 1380 1
 2977              		.cfi_startproc
 2978              		@ args = 0, pretend = 0, frame = 16
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 77


 2979              		@ frame_needed = 1, uses_anonymous_args = 0
 2980              		@ link register save eliminated.
 2981 0000 80B4     		push	{r7}
 2982              	.LCFI203:
 2983              		.cfi_def_cfa_offset 4
 2984              		.cfi_offset 7, -4
 2985 0002 85B0     		sub	sp, sp, #20
 2986              	.LCFI204:
 2987              		.cfi_def_cfa_offset 24
 2988 0004 00AF     		add	r7, sp, #0
 2989              	.LCFI205:
 2990              		.cfi_def_cfa_register 7
 2991 0006 7860     		str	r0, [r7, #4]
 2992 0008 0B46     		mov	r3, r1
 2993 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1381:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2994              		.loc 1 1381 12
 2995 000c 0023     		movs	r3, #0
 2996 000e FB81     		strh	r3, [r7, #14]	@ movhi
1382:./Library/stm32f4xx_tim.c **** 
1383:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1384:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1385:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1386:./Library/stm32f4xx_tim.c **** 
1387:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
1388:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2997              		.loc 1 1388 12
 2998 0010 7B68     		ldr	r3, [r7, #4]
 2999 0012 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3000 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1389:./Library/stm32f4xx_tim.c **** 
1390:./Library/stm32f4xx_tim.c ****   /* Reset the OC2FE Bit */
1391:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 3001              		.loc 1 1391 12
 3002 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3003 0018 23F48063 		bic	r3, r3, #1024
 3004 001c FB81     		strh	r3, [r7, #14]	@ movhi
1392:./Library/stm32f4xx_tim.c **** 
1393:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1394:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 3005              		.loc 1 1394 15
 3006 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3007 0020 1B02     		lsls	r3, r3, #8
 3008 0022 9AB2     		uxth	r2, r3
 3009              		.loc 1 1394 12
 3010 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3011 0026 1343     		orrs	r3, r3, r2
 3012 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1395:./Library/stm32f4xx_tim.c **** 
1396:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
1397:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3013              		.loc 1 1397 15
 3014 002a 7B68     		ldr	r3, [r7, #4]
 3015 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3016 002e 1A83     		strh	r2, [r3, #24]	@ movhi
1398:./Library/stm32f4xx_tim.c **** }
 3017              		.loc 1 1398 1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 78


 3018 0030 00BF     		nop
 3019 0032 1437     		adds	r7, r7, #20
 3020              	.LCFI206:
 3021              		.cfi_def_cfa_offset 4
 3022 0034 BD46     		mov	sp, r7
 3023              	.LCFI207:
 3024              		.cfi_def_cfa_register 13
 3025              		@ sp needed
 3026 0036 5DF8047B 		ldr	r7, [sp], #4
 3027              	.LCFI208:
 3028              		.cfi_restore 7
 3029              		.cfi_def_cfa_offset 0
 3030 003a 7047     		bx	lr
 3031              		.cfi_endproc
 3032              	.LFE157:
 3034              		.section	.text.TIM_OC3FastConfig,"ax",%progbits
 3035              		.align	1
 3036              		.global	TIM_OC3FastConfig
 3037              		.syntax unified
 3038              		.thumb
 3039              		.thumb_func
 3041              	TIM_OC3FastConfig:
 3042              	.LFB158:
1399:./Library/stm32f4xx_tim.c **** 
1400:./Library/stm32f4xx_tim.c **** /**
1401:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 3 Fast feature.
1402:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1403:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1404:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1405:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1406:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1407:./Library/stm32f4xx_tim.c ****   * @retval None
1408:./Library/stm32f4xx_tim.c ****   */
1409:./Library/stm32f4xx_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1410:./Library/stm32f4xx_tim.c **** {
 3043              		.loc 1 1410 1
 3044              		.cfi_startproc
 3045              		@ args = 0, pretend = 0, frame = 16
 3046              		@ frame_needed = 1, uses_anonymous_args = 0
 3047              		@ link register save eliminated.
 3048 0000 80B4     		push	{r7}
 3049              	.LCFI209:
 3050              		.cfi_def_cfa_offset 4
 3051              		.cfi_offset 7, -4
 3052 0002 85B0     		sub	sp, sp, #20
 3053              	.LCFI210:
 3054              		.cfi_def_cfa_offset 24
 3055 0004 00AF     		add	r7, sp, #0
 3056              	.LCFI211:
 3057              		.cfi_def_cfa_register 7
 3058 0006 7860     		str	r0, [r7, #4]
 3059 0008 0B46     		mov	r3, r1
 3060 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1411:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 3061              		.loc 1 1411 12
 3062 000c 0023     		movs	r3, #0
 3063 000e FB81     		strh	r3, [r7, #14]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 79


1412:./Library/stm32f4xx_tim.c ****   
1413:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1414:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1415:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1416:./Library/stm32f4xx_tim.c **** 
1417:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
1418:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3064              		.loc 1 1418 12
 3065 0010 7B68     		ldr	r3, [r7, #4]
 3066 0012 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3067 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1419:./Library/stm32f4xx_tim.c **** 
1420:./Library/stm32f4xx_tim.c ****   /* Reset the OC3FE Bit */
1421:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 3068              		.loc 1 1421 12
 3069 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3070 0018 23F00403 		bic	r3, r3, #4
 3071 001c FB81     		strh	r3, [r7, #14]	@ movhi
1422:./Library/stm32f4xx_tim.c **** 
1423:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1424:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCFast;
 3072              		.loc 1 1424 12
 3073 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 3074 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3075 0022 1343     		orrs	r3, r3, r2
 3076 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1425:./Library/stm32f4xx_tim.c **** 
1426:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
1427:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3077              		.loc 1 1427 15
 3078 0026 7B68     		ldr	r3, [r7, #4]
 3079 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3080 002a 9A83     		strh	r2, [r3, #28]	@ movhi
1428:./Library/stm32f4xx_tim.c **** }
 3081              		.loc 1 1428 1
 3082 002c 00BF     		nop
 3083 002e 1437     		adds	r7, r7, #20
 3084              	.LCFI212:
 3085              		.cfi_def_cfa_offset 4
 3086 0030 BD46     		mov	sp, r7
 3087              	.LCFI213:
 3088              		.cfi_def_cfa_register 13
 3089              		@ sp needed
 3090 0032 5DF8047B 		ldr	r7, [sp], #4
 3091              	.LCFI214:
 3092              		.cfi_restore 7
 3093              		.cfi_def_cfa_offset 0
 3094 0036 7047     		bx	lr
 3095              		.cfi_endproc
 3096              	.LFE158:
 3098              		.section	.text.TIM_OC4FastConfig,"ax",%progbits
 3099              		.align	1
 3100              		.global	TIM_OC4FastConfig
 3101              		.syntax unified
 3102              		.thumb
 3103              		.thumb_func
 3105              	TIM_OC4FastConfig:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 80


 3106              	.LFB159:
1429:./Library/stm32f4xx_tim.c **** 
1430:./Library/stm32f4xx_tim.c **** /**
1431:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 4 Fast feature.
1432:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1433:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1434:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1435:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1436:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1437:./Library/stm32f4xx_tim.c ****   * @retval None
1438:./Library/stm32f4xx_tim.c ****   */
1439:./Library/stm32f4xx_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1440:./Library/stm32f4xx_tim.c **** {
 3107              		.loc 1 1440 1
 3108              		.cfi_startproc
 3109              		@ args = 0, pretend = 0, frame = 16
 3110              		@ frame_needed = 1, uses_anonymous_args = 0
 3111              		@ link register save eliminated.
 3112 0000 80B4     		push	{r7}
 3113              	.LCFI215:
 3114              		.cfi_def_cfa_offset 4
 3115              		.cfi_offset 7, -4
 3116 0002 85B0     		sub	sp, sp, #20
 3117              	.LCFI216:
 3118              		.cfi_def_cfa_offset 24
 3119 0004 00AF     		add	r7, sp, #0
 3120              	.LCFI217:
 3121              		.cfi_def_cfa_register 7
 3122 0006 7860     		str	r0, [r7, #4]
 3123 0008 0B46     		mov	r3, r1
 3124 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1441:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 3125              		.loc 1 1441 12
 3126 000c 0023     		movs	r3, #0
 3127 000e FB81     		strh	r3, [r7, #14]	@ movhi
1442:./Library/stm32f4xx_tim.c **** 
1443:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1444:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1445:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1446:./Library/stm32f4xx_tim.c **** 
1447:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
1448:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3128              		.loc 1 1448 12
 3129 0010 7B68     		ldr	r3, [r7, #4]
 3130 0012 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3131 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1449:./Library/stm32f4xx_tim.c **** 
1450:./Library/stm32f4xx_tim.c ****   /* Reset the OC4FE Bit */
1451:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 3132              		.loc 1 1451 12
 3133 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3134 0018 23F48063 		bic	r3, r3, #1024
 3135 001c FB81     		strh	r3, [r7, #14]	@ movhi
1452:./Library/stm32f4xx_tim.c **** 
1453:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1454:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 3136              		.loc 1 1454 15
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 81


 3137 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3138 0020 1B02     		lsls	r3, r3, #8
 3139 0022 9AB2     		uxth	r2, r3
 3140              		.loc 1 1454 12
 3141 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3142 0026 1343     		orrs	r3, r3, r2
 3143 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1455:./Library/stm32f4xx_tim.c **** 
1456:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
1457:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3144              		.loc 1 1457 15
 3145 002a 7B68     		ldr	r3, [r7, #4]
 3146 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3147 002e 9A83     		strh	r2, [r3, #28]	@ movhi
1458:./Library/stm32f4xx_tim.c **** }
 3148              		.loc 1 1458 1
 3149 0030 00BF     		nop
 3150 0032 1437     		adds	r7, r7, #20
 3151              	.LCFI218:
 3152              		.cfi_def_cfa_offset 4
 3153 0034 BD46     		mov	sp, r7
 3154              	.LCFI219:
 3155              		.cfi_def_cfa_register 13
 3156              		@ sp needed
 3157 0036 5DF8047B 		ldr	r7, [sp], #4
 3158              	.LCFI220:
 3159              		.cfi_restore 7
 3160              		.cfi_def_cfa_offset 0
 3161 003a 7047     		bx	lr
 3162              		.cfi_endproc
 3163              	.LFE159:
 3165              		.section	.text.TIM_ClearOC1Ref,"ax",%progbits
 3166              		.align	1
 3167              		.global	TIM_ClearOC1Ref
 3168              		.syntax unified
 3169              		.thumb
 3170              		.thumb_func
 3172              	TIM_ClearOC1Ref:
 3173              	.LFB160:
1459:./Library/stm32f4xx_tim.c **** 
1460:./Library/stm32f4xx_tim.c **** /**
1461:./Library/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF1 signal on an external event
1462:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1463:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1464:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1465:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1466:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1467:./Library/stm32f4xx_tim.c ****   * @retval None
1468:./Library/stm32f4xx_tim.c ****   */
1469:./Library/stm32f4xx_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1470:./Library/stm32f4xx_tim.c **** {
 3174              		.loc 1 1470 1
 3175              		.cfi_startproc
 3176              		@ args = 0, pretend = 0, frame = 16
 3177              		@ frame_needed = 1, uses_anonymous_args = 0
 3178              		@ link register save eliminated.
 3179 0000 80B4     		push	{r7}
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 82


 3180              	.LCFI221:
 3181              		.cfi_def_cfa_offset 4
 3182              		.cfi_offset 7, -4
 3183 0002 85B0     		sub	sp, sp, #20
 3184              	.LCFI222:
 3185              		.cfi_def_cfa_offset 24
 3186 0004 00AF     		add	r7, sp, #0
 3187              	.LCFI223:
 3188              		.cfi_def_cfa_register 7
 3189 0006 7860     		str	r0, [r7, #4]
 3190 0008 0B46     		mov	r3, r1
 3191 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1471:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 3192              		.loc 1 1471 12
 3193 000c 0023     		movs	r3, #0
 3194 000e FB81     		strh	r3, [r7, #14]	@ movhi
1472:./Library/stm32f4xx_tim.c **** 
1473:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1474:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1475:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1476:./Library/stm32f4xx_tim.c **** 
1477:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3195              		.loc 1 1477 12
 3196 0010 7B68     		ldr	r3, [r7, #4]
 3197 0012 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3198 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1478:./Library/stm32f4xx_tim.c **** 
1479:./Library/stm32f4xx_tim.c ****   /* Reset the OC1CE Bit */
1480:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 3199              		.loc 1 1480 12
 3200 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3201 0018 23F08003 		bic	r3, r3, #128
 3202 001c FB81     		strh	r3, [r7, #14]	@ movhi
1481:./Library/stm32f4xx_tim.c **** 
1482:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1483:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCClear;
 3203              		.loc 1 1483 12
 3204 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 3205 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3206 0022 1343     		orrs	r3, r3, r2
 3207 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1484:./Library/stm32f4xx_tim.c **** 
1485:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1486:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3208              		.loc 1 1486 15
 3209 0026 7B68     		ldr	r3, [r7, #4]
 3210 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3211 002a 1A83     		strh	r2, [r3, #24]	@ movhi
1487:./Library/stm32f4xx_tim.c **** }
 3212              		.loc 1 1487 1
 3213 002c 00BF     		nop
 3214 002e 1437     		adds	r7, r7, #20
 3215              	.LCFI224:
 3216              		.cfi_def_cfa_offset 4
 3217 0030 BD46     		mov	sp, r7
 3218              	.LCFI225:
 3219              		.cfi_def_cfa_register 13
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 83


 3220              		@ sp needed
 3221 0032 5DF8047B 		ldr	r7, [sp], #4
 3222              	.LCFI226:
 3223              		.cfi_restore 7
 3224              		.cfi_def_cfa_offset 0
 3225 0036 7047     		bx	lr
 3226              		.cfi_endproc
 3227              	.LFE160:
 3229              		.section	.text.TIM_ClearOC2Ref,"ax",%progbits
 3230              		.align	1
 3231              		.global	TIM_ClearOC2Ref
 3232              		.syntax unified
 3233              		.thumb
 3234              		.thumb_func
 3236              	TIM_ClearOC2Ref:
 3237              	.LFB161:
1488:./Library/stm32f4xx_tim.c **** 
1489:./Library/stm32f4xx_tim.c **** /**
1490:./Library/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF2 signal on an external event
1491:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1492:./Library/stm32f4xx_tim.c ****   *         peripheral.
1493:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1494:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1495:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1496:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1497:./Library/stm32f4xx_tim.c ****   * @retval None
1498:./Library/stm32f4xx_tim.c ****   */
1499:./Library/stm32f4xx_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1500:./Library/stm32f4xx_tim.c **** {
 3238              		.loc 1 1500 1
 3239              		.cfi_startproc
 3240              		@ args = 0, pretend = 0, frame = 16
 3241              		@ frame_needed = 1, uses_anonymous_args = 0
 3242              		@ link register save eliminated.
 3243 0000 80B4     		push	{r7}
 3244              	.LCFI227:
 3245              		.cfi_def_cfa_offset 4
 3246              		.cfi_offset 7, -4
 3247 0002 85B0     		sub	sp, sp, #20
 3248              	.LCFI228:
 3249              		.cfi_def_cfa_offset 24
 3250 0004 00AF     		add	r7, sp, #0
 3251              	.LCFI229:
 3252              		.cfi_def_cfa_register 7
 3253 0006 7860     		str	r0, [r7, #4]
 3254 0008 0B46     		mov	r3, r1
 3255 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1501:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 3256              		.loc 1 1501 12
 3257 000c 0023     		movs	r3, #0
 3258 000e FB81     		strh	r3, [r7, #14]	@ movhi
1502:./Library/stm32f4xx_tim.c **** 
1503:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1504:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1505:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1506:./Library/stm32f4xx_tim.c **** 
1507:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 84


 3259              		.loc 1 1507 12
 3260 0010 7B68     		ldr	r3, [r7, #4]
 3261 0012 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3262 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1508:./Library/stm32f4xx_tim.c **** 
1509:./Library/stm32f4xx_tim.c ****   /* Reset the OC2CE Bit */
1510:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 3263              		.loc 1 1510 12
 3264 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3265 0018 C3F30E03 		ubfx	r3, r3, #0, #15
 3266 001c FB81     		strh	r3, [r7, #14]	@ movhi
1511:./Library/stm32f4xx_tim.c **** 
1512:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1513:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 3267              		.loc 1 1513 15
 3268 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3269 0020 1B02     		lsls	r3, r3, #8
 3270 0022 9AB2     		uxth	r2, r3
 3271              		.loc 1 1513 12
 3272 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3273 0026 1343     		orrs	r3, r3, r2
 3274 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1514:./Library/stm32f4xx_tim.c **** 
1515:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1516:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3275              		.loc 1 1516 15
 3276 002a 7B68     		ldr	r3, [r7, #4]
 3277 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3278 002e 1A83     		strh	r2, [r3, #24]	@ movhi
1517:./Library/stm32f4xx_tim.c **** }
 3279              		.loc 1 1517 1
 3280 0030 00BF     		nop
 3281 0032 1437     		adds	r7, r7, #20
 3282              	.LCFI230:
 3283              		.cfi_def_cfa_offset 4
 3284 0034 BD46     		mov	sp, r7
 3285              	.LCFI231:
 3286              		.cfi_def_cfa_register 13
 3287              		@ sp needed
 3288 0036 5DF8047B 		ldr	r7, [sp], #4
 3289              	.LCFI232:
 3290              		.cfi_restore 7
 3291              		.cfi_def_cfa_offset 0
 3292 003a 7047     		bx	lr
 3293              		.cfi_endproc
 3294              	.LFE161:
 3296              		.section	.text.TIM_ClearOC3Ref,"ax",%progbits
 3297              		.align	1
 3298              		.global	TIM_ClearOC3Ref
 3299              		.syntax unified
 3300              		.thumb
 3301              		.thumb_func
 3303              	TIM_ClearOC3Ref:
 3304              	.LFB162:
1518:./Library/stm32f4xx_tim.c **** 
1519:./Library/stm32f4xx_tim.c **** /**
1520:./Library/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF3 signal on an external event
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 85


1521:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1522:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1523:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1524:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1525:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1526:./Library/stm32f4xx_tim.c ****   * @retval None
1527:./Library/stm32f4xx_tim.c ****   */
1528:./Library/stm32f4xx_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1529:./Library/stm32f4xx_tim.c **** {
 3305              		.loc 1 1529 1
 3306              		.cfi_startproc
 3307              		@ args = 0, pretend = 0, frame = 16
 3308              		@ frame_needed = 1, uses_anonymous_args = 0
 3309              		@ link register save eliminated.
 3310 0000 80B4     		push	{r7}
 3311              	.LCFI233:
 3312              		.cfi_def_cfa_offset 4
 3313              		.cfi_offset 7, -4
 3314 0002 85B0     		sub	sp, sp, #20
 3315              	.LCFI234:
 3316              		.cfi_def_cfa_offset 24
 3317 0004 00AF     		add	r7, sp, #0
 3318              	.LCFI235:
 3319              		.cfi_def_cfa_register 7
 3320 0006 7860     		str	r0, [r7, #4]
 3321 0008 0B46     		mov	r3, r1
 3322 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1530:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 3323              		.loc 1 1530 12
 3324 000c 0023     		movs	r3, #0
 3325 000e FB81     		strh	r3, [r7, #14]	@ movhi
1531:./Library/stm32f4xx_tim.c **** 
1532:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1533:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1534:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1535:./Library/stm32f4xx_tim.c **** 
1536:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3326              		.loc 1 1536 12
 3327 0010 7B68     		ldr	r3, [r7, #4]
 3328 0012 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3329 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1537:./Library/stm32f4xx_tim.c **** 
1538:./Library/stm32f4xx_tim.c ****   /* Reset the OC3CE Bit */
1539:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 3330              		.loc 1 1539 12
 3331 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3332 0018 23F08003 		bic	r3, r3, #128
 3333 001c FB81     		strh	r3, [r7, #14]	@ movhi
1540:./Library/stm32f4xx_tim.c **** 
1541:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1542:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCClear;
 3334              		.loc 1 1542 12
 3335 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 3336 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3337 0022 1343     		orrs	r3, r3, r2
 3338 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1543:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 86


1544:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1545:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3339              		.loc 1 1545 15
 3340 0026 7B68     		ldr	r3, [r7, #4]
 3341 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3342 002a 9A83     		strh	r2, [r3, #28]	@ movhi
1546:./Library/stm32f4xx_tim.c **** }
 3343              		.loc 1 1546 1
 3344 002c 00BF     		nop
 3345 002e 1437     		adds	r7, r7, #20
 3346              	.LCFI236:
 3347              		.cfi_def_cfa_offset 4
 3348 0030 BD46     		mov	sp, r7
 3349              	.LCFI237:
 3350              		.cfi_def_cfa_register 13
 3351              		@ sp needed
 3352 0032 5DF8047B 		ldr	r7, [sp], #4
 3353              	.LCFI238:
 3354              		.cfi_restore 7
 3355              		.cfi_def_cfa_offset 0
 3356 0036 7047     		bx	lr
 3357              		.cfi_endproc
 3358              	.LFE162:
 3360              		.section	.text.TIM_ClearOC4Ref,"ax",%progbits
 3361              		.align	1
 3362              		.global	TIM_ClearOC4Ref
 3363              		.syntax unified
 3364              		.thumb
 3365              		.thumb_func
 3367              	TIM_ClearOC4Ref:
 3368              	.LFB163:
1547:./Library/stm32f4xx_tim.c **** 
1548:./Library/stm32f4xx_tim.c **** /**
1549:./Library/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF4 signal on an external event
1550:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1551:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1552:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1553:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1554:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1555:./Library/stm32f4xx_tim.c ****   * @retval None
1556:./Library/stm32f4xx_tim.c ****   */
1557:./Library/stm32f4xx_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1558:./Library/stm32f4xx_tim.c **** {
 3369              		.loc 1 1558 1
 3370              		.cfi_startproc
 3371              		@ args = 0, pretend = 0, frame = 16
 3372              		@ frame_needed = 1, uses_anonymous_args = 0
 3373              		@ link register save eliminated.
 3374 0000 80B4     		push	{r7}
 3375              	.LCFI239:
 3376              		.cfi_def_cfa_offset 4
 3377              		.cfi_offset 7, -4
 3378 0002 85B0     		sub	sp, sp, #20
 3379              	.LCFI240:
 3380              		.cfi_def_cfa_offset 24
 3381 0004 00AF     		add	r7, sp, #0
 3382              	.LCFI241:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 87


 3383              		.cfi_def_cfa_register 7
 3384 0006 7860     		str	r0, [r7, #4]
 3385 0008 0B46     		mov	r3, r1
 3386 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1559:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 3387              		.loc 1 1559 12
 3388 000c 0023     		movs	r3, #0
 3389 000e FB81     		strh	r3, [r7, #14]	@ movhi
1560:./Library/stm32f4xx_tim.c **** 
1561:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1562:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1563:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1564:./Library/stm32f4xx_tim.c **** 
1565:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3390              		.loc 1 1565 12
 3391 0010 7B68     		ldr	r3, [r7, #4]
 3392 0012 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3393 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1566:./Library/stm32f4xx_tim.c **** 
1567:./Library/stm32f4xx_tim.c ****   /* Reset the OC4CE Bit */
1568:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 3394              		.loc 1 1568 12
 3395 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3396 0018 C3F30E03 		ubfx	r3, r3, #0, #15
 3397 001c FB81     		strh	r3, [r7, #14]	@ movhi
1569:./Library/stm32f4xx_tim.c **** 
1570:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1571:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 3398              		.loc 1 1571 15
 3399 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3400 0020 1B02     		lsls	r3, r3, #8
 3401 0022 9AB2     		uxth	r2, r3
 3402              		.loc 1 1571 12
 3403 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3404 0026 1343     		orrs	r3, r3, r2
 3405 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1572:./Library/stm32f4xx_tim.c **** 
1573:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1574:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3406              		.loc 1 1574 15
 3407 002a 7B68     		ldr	r3, [r7, #4]
 3408 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3409 002e 9A83     		strh	r2, [r3, #28]	@ movhi
1575:./Library/stm32f4xx_tim.c **** }
 3410              		.loc 1 1575 1
 3411 0030 00BF     		nop
 3412 0032 1437     		adds	r7, r7, #20
 3413              	.LCFI242:
 3414              		.cfi_def_cfa_offset 4
 3415 0034 BD46     		mov	sp, r7
 3416              	.LCFI243:
 3417              		.cfi_def_cfa_register 13
 3418              		@ sp needed
 3419 0036 5DF8047B 		ldr	r7, [sp], #4
 3420              	.LCFI244:
 3421              		.cfi_restore 7
 3422              		.cfi_def_cfa_offset 0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 88


 3423 003a 7047     		bx	lr
 3424              		.cfi_endproc
 3425              	.LFE163:
 3427              		.section	.text.TIM_OC1PolarityConfig,"ax",%progbits
 3428              		.align	1
 3429              		.global	TIM_OC1PolarityConfig
 3430              		.syntax unified
 3431              		.thumb
 3432              		.thumb_func
 3434              	TIM_OC1PolarityConfig:
 3435              	.LFB164:
1576:./Library/stm32f4xx_tim.c **** 
1577:./Library/stm32f4xx_tim.c **** /**
1578:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 1 polarity.
1579:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1580:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC1 Polarity
1581:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1582:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1583:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1584:./Library/stm32f4xx_tim.c ****   * @retval None
1585:./Library/stm32f4xx_tim.c ****   */
1586:./Library/stm32f4xx_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1587:./Library/stm32f4xx_tim.c **** {
 3436              		.loc 1 1587 1
 3437              		.cfi_startproc
 3438              		@ args = 0, pretend = 0, frame = 16
 3439              		@ frame_needed = 1, uses_anonymous_args = 0
 3440              		@ link register save eliminated.
 3441 0000 80B4     		push	{r7}
 3442              	.LCFI245:
 3443              		.cfi_def_cfa_offset 4
 3444              		.cfi_offset 7, -4
 3445 0002 85B0     		sub	sp, sp, #20
 3446              	.LCFI246:
 3447              		.cfi_def_cfa_offset 24
 3448 0004 00AF     		add	r7, sp, #0
 3449              	.LCFI247:
 3450              		.cfi_def_cfa_register 7
 3451 0006 7860     		str	r0, [r7, #4]
 3452 0008 0B46     		mov	r3, r1
 3453 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1588:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3454              		.loc 1 1588 12
 3455 000c 0023     		movs	r3, #0
 3456 000e FB81     		strh	r3, [r7, #14]	@ movhi
1589:./Library/stm32f4xx_tim.c **** 
1590:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1591:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1592:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1593:./Library/stm32f4xx_tim.c **** 
1594:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 3457              		.loc 1 1594 11
 3458 0010 7B68     		ldr	r3, [r7, #4]
 3459 0012 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3460 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1595:./Library/stm32f4xx_tim.c **** 
1596:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC1P Bit */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 89


1597:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 3461              		.loc 1 1597 11
 3462 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3463 0018 23F00203 		bic	r3, r3, #2
 3464 001c FB81     		strh	r3, [r7, #14]	@ movhi
1598:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCPolarity;
 3465              		.loc 1 1598 11
 3466 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 3467 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3468 0022 1343     		orrs	r3, r3, r2
 3469 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1599:./Library/stm32f4xx_tim.c **** 
1600:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1601:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 3470              		.loc 1 1601 14
 3471 0026 7B68     		ldr	r3, [r7, #4]
 3472 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3473 002a 1A84     		strh	r2, [r3, #32]	@ movhi
1602:./Library/stm32f4xx_tim.c **** }
 3474              		.loc 1 1602 1
 3475 002c 00BF     		nop
 3476 002e 1437     		adds	r7, r7, #20
 3477              	.LCFI248:
 3478              		.cfi_def_cfa_offset 4
 3479 0030 BD46     		mov	sp, r7
 3480              	.LCFI249:
 3481              		.cfi_def_cfa_register 13
 3482              		@ sp needed
 3483 0032 5DF8047B 		ldr	r7, [sp], #4
 3484              	.LCFI250:
 3485              		.cfi_restore 7
 3486              		.cfi_def_cfa_offset 0
 3487 0036 7047     		bx	lr
 3488              		.cfi_endproc
 3489              	.LFE164:
 3491              		.section	.text.TIM_OC1NPolarityConfig,"ax",%progbits
 3492              		.align	1
 3493              		.global	TIM_OC1NPolarityConfig
 3494              		.syntax unified
 3495              		.thumb
 3496              		.thumb_func
 3498              	TIM_OC1NPolarityConfig:
 3499              	.LFB165:
1603:./Library/stm32f4xx_tim.c **** 
1604:./Library/stm32f4xx_tim.c **** /**
1605:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 1N polarity.
1606:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1607:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC1N Polarity
1608:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1609:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1610:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1611:./Library/stm32f4xx_tim.c ****   * @retval None
1612:./Library/stm32f4xx_tim.c ****   */
1613:./Library/stm32f4xx_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1614:./Library/stm32f4xx_tim.c **** {
 3500              		.loc 1 1614 1
 3501              		.cfi_startproc
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 90


 3502              		@ args = 0, pretend = 0, frame = 16
 3503              		@ frame_needed = 1, uses_anonymous_args = 0
 3504              		@ link register save eliminated.
 3505 0000 80B4     		push	{r7}
 3506              	.LCFI251:
 3507              		.cfi_def_cfa_offset 4
 3508              		.cfi_offset 7, -4
 3509 0002 85B0     		sub	sp, sp, #20
 3510              	.LCFI252:
 3511              		.cfi_def_cfa_offset 24
 3512 0004 00AF     		add	r7, sp, #0
 3513              	.LCFI253:
 3514              		.cfi_def_cfa_register 7
 3515 0006 7860     		str	r0, [r7, #4]
 3516 0008 0B46     		mov	r3, r1
 3517 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1615:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3518              		.loc 1 1615 12
 3519 000c 0023     		movs	r3, #0
 3520 000e FB81     		strh	r3, [r7, #14]	@ movhi
1616:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1617:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1618:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1619:./Library/stm32f4xx_tim.c ****    
1620:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 3521              		.loc 1 1620 11
 3522 0010 7B68     		ldr	r3, [r7, #4]
 3523 0012 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3524 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1621:./Library/stm32f4xx_tim.c **** 
1622:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC1NP Bit */
1623:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 3525              		.loc 1 1623 11
 3526 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3527 0018 23F00803 		bic	r3, r3, #8
 3528 001c FB81     		strh	r3, [r7, #14]	@ movhi
1624:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCNPolarity;
 3529              		.loc 1 1624 11
 3530 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 3531 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3532 0022 1343     		orrs	r3, r3, r2
 3533 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1625:./Library/stm32f4xx_tim.c **** 
1626:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1627:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 3534              		.loc 1 1627 14
 3535 0026 7B68     		ldr	r3, [r7, #4]
 3536 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3537 002a 1A84     		strh	r2, [r3, #32]	@ movhi
1628:./Library/stm32f4xx_tim.c **** }
 3538              		.loc 1 1628 1
 3539 002c 00BF     		nop
 3540 002e 1437     		adds	r7, r7, #20
 3541              	.LCFI254:
 3542              		.cfi_def_cfa_offset 4
 3543 0030 BD46     		mov	sp, r7
 3544              	.LCFI255:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 91


 3545              		.cfi_def_cfa_register 13
 3546              		@ sp needed
 3547 0032 5DF8047B 		ldr	r7, [sp], #4
 3548              	.LCFI256:
 3549              		.cfi_restore 7
 3550              		.cfi_def_cfa_offset 0
 3551 0036 7047     		bx	lr
 3552              		.cfi_endproc
 3553              	.LFE165:
 3555              		.section	.text.TIM_OC2PolarityConfig,"ax",%progbits
 3556              		.align	1
 3557              		.global	TIM_OC2PolarityConfig
 3558              		.syntax unified
 3559              		.thumb
 3560              		.thumb_func
 3562              	TIM_OC2PolarityConfig:
 3563              	.LFB166:
1629:./Library/stm32f4xx_tim.c **** 
1630:./Library/stm32f4xx_tim.c **** /**
1631:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 2 polarity.
1632:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1633:./Library/stm32f4xx_tim.c ****   *         peripheral.
1634:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC2 Polarity
1635:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1636:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1637:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1638:./Library/stm32f4xx_tim.c ****   * @retval None
1639:./Library/stm32f4xx_tim.c ****   */
1640:./Library/stm32f4xx_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1641:./Library/stm32f4xx_tim.c **** {
 3564              		.loc 1 1641 1
 3565              		.cfi_startproc
 3566              		@ args = 0, pretend = 0, frame = 16
 3567              		@ frame_needed = 1, uses_anonymous_args = 0
 3568              		@ link register save eliminated.
 3569 0000 80B4     		push	{r7}
 3570              	.LCFI257:
 3571              		.cfi_def_cfa_offset 4
 3572              		.cfi_offset 7, -4
 3573 0002 85B0     		sub	sp, sp, #20
 3574              	.LCFI258:
 3575              		.cfi_def_cfa_offset 24
 3576 0004 00AF     		add	r7, sp, #0
 3577              	.LCFI259:
 3578              		.cfi_def_cfa_register 7
 3579 0006 7860     		str	r0, [r7, #4]
 3580 0008 0B46     		mov	r3, r1
 3581 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1642:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3582              		.loc 1 1642 12
 3583 000c 0023     		movs	r3, #0
 3584 000e FB81     		strh	r3, [r7, #14]	@ movhi
1643:./Library/stm32f4xx_tim.c **** 
1644:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1645:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1646:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1647:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 92


1648:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 3585              		.loc 1 1648 11
 3586 0010 7B68     		ldr	r3, [r7, #4]
 3587 0012 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3588 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1649:./Library/stm32f4xx_tim.c **** 
1650:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC2P Bit */
1651:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 3589              		.loc 1 1651 11
 3590 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3591 0018 23F02003 		bic	r3, r3, #32
 3592 001c FB81     		strh	r3, [r7, #14]	@ movhi
1652:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 3593              		.loc 1 1652 14
 3594 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3595 0020 1B01     		lsls	r3, r3, #4
 3596 0022 9AB2     		uxth	r2, r3
 3597              		.loc 1 1652 11
 3598 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3599 0026 1343     		orrs	r3, r3, r2
 3600 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1653:./Library/stm32f4xx_tim.c **** 
1654:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1655:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 3601              		.loc 1 1655 14
 3602 002a 7B68     		ldr	r3, [r7, #4]
 3603 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3604 002e 1A84     		strh	r2, [r3, #32]	@ movhi
1656:./Library/stm32f4xx_tim.c **** }
 3605              		.loc 1 1656 1
 3606 0030 00BF     		nop
 3607 0032 1437     		adds	r7, r7, #20
 3608              	.LCFI260:
 3609              		.cfi_def_cfa_offset 4
 3610 0034 BD46     		mov	sp, r7
 3611              	.LCFI261:
 3612              		.cfi_def_cfa_register 13
 3613              		@ sp needed
 3614 0036 5DF8047B 		ldr	r7, [sp], #4
 3615              	.LCFI262:
 3616              		.cfi_restore 7
 3617              		.cfi_def_cfa_offset 0
 3618 003a 7047     		bx	lr
 3619              		.cfi_endproc
 3620              	.LFE166:
 3622              		.section	.text.TIM_OC2NPolarityConfig,"ax",%progbits
 3623              		.align	1
 3624              		.global	TIM_OC2NPolarityConfig
 3625              		.syntax unified
 3626              		.thumb
 3627              		.thumb_func
 3629              	TIM_OC2NPolarityConfig:
 3630              	.LFB167:
1657:./Library/stm32f4xx_tim.c **** 
1658:./Library/stm32f4xx_tim.c **** /**
1659:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 2N polarity.
1660:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 93


1661:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC2N Polarity
1662:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1663:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1664:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1665:./Library/stm32f4xx_tim.c ****   * @retval None
1666:./Library/stm32f4xx_tim.c ****   */
1667:./Library/stm32f4xx_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1668:./Library/stm32f4xx_tim.c **** {
 3631              		.loc 1 1668 1
 3632              		.cfi_startproc
 3633              		@ args = 0, pretend = 0, frame = 16
 3634              		@ frame_needed = 1, uses_anonymous_args = 0
 3635              		@ link register save eliminated.
 3636 0000 80B4     		push	{r7}
 3637              	.LCFI263:
 3638              		.cfi_def_cfa_offset 4
 3639              		.cfi_offset 7, -4
 3640 0002 85B0     		sub	sp, sp, #20
 3641              	.LCFI264:
 3642              		.cfi_def_cfa_offset 24
 3643 0004 00AF     		add	r7, sp, #0
 3644              	.LCFI265:
 3645              		.cfi_def_cfa_register 7
 3646 0006 7860     		str	r0, [r7, #4]
 3647 0008 0B46     		mov	r3, r1
 3648 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1669:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3649              		.loc 1 1669 12
 3650 000c 0023     		movs	r3, #0
 3651 000e FB81     		strh	r3, [r7, #14]	@ movhi
1670:./Library/stm32f4xx_tim.c **** 
1671:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1672:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1673:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1674:./Library/stm32f4xx_tim.c ****   
1675:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 3652              		.loc 1 1675 11
 3653 0010 7B68     		ldr	r3, [r7, #4]
 3654 0012 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3655 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1676:./Library/stm32f4xx_tim.c **** 
1677:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC2NP Bit */
1678:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 3656              		.loc 1 1678 11
 3657 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3658 0018 23F08003 		bic	r3, r3, #128
 3659 001c FB81     		strh	r3, [r7, #14]	@ movhi
1679:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 3660              		.loc 1 1679 14
 3661 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3662 0020 1B01     		lsls	r3, r3, #4
 3663 0022 9AB2     		uxth	r2, r3
 3664              		.loc 1 1679 11
 3665 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3666 0026 1343     		orrs	r3, r3, r2
 3667 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1680:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 94


1681:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1682:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 3668              		.loc 1 1682 14
 3669 002a 7B68     		ldr	r3, [r7, #4]
 3670 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3671 002e 1A84     		strh	r2, [r3, #32]	@ movhi
1683:./Library/stm32f4xx_tim.c **** }
 3672              		.loc 1 1683 1
 3673 0030 00BF     		nop
 3674 0032 1437     		adds	r7, r7, #20
 3675              	.LCFI266:
 3676              		.cfi_def_cfa_offset 4
 3677 0034 BD46     		mov	sp, r7
 3678              	.LCFI267:
 3679              		.cfi_def_cfa_register 13
 3680              		@ sp needed
 3681 0036 5DF8047B 		ldr	r7, [sp], #4
 3682              	.LCFI268:
 3683              		.cfi_restore 7
 3684              		.cfi_def_cfa_offset 0
 3685 003a 7047     		bx	lr
 3686              		.cfi_endproc
 3687              	.LFE167:
 3689              		.section	.text.TIM_OC3PolarityConfig,"ax",%progbits
 3690              		.align	1
 3691              		.global	TIM_OC3PolarityConfig
 3692              		.syntax unified
 3693              		.thumb
 3694              		.thumb_func
 3696              	TIM_OC3PolarityConfig:
 3697              	.LFB168:
1684:./Library/stm32f4xx_tim.c **** 
1685:./Library/stm32f4xx_tim.c **** /**
1686:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 3 polarity.
1687:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1688:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC3 Polarity
1689:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1690:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1691:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1692:./Library/stm32f4xx_tim.c ****   * @retval None
1693:./Library/stm32f4xx_tim.c ****   */
1694:./Library/stm32f4xx_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1695:./Library/stm32f4xx_tim.c **** {
 3698              		.loc 1 1695 1
 3699              		.cfi_startproc
 3700              		@ args = 0, pretend = 0, frame = 16
 3701              		@ frame_needed = 1, uses_anonymous_args = 0
 3702              		@ link register save eliminated.
 3703 0000 80B4     		push	{r7}
 3704              	.LCFI269:
 3705              		.cfi_def_cfa_offset 4
 3706              		.cfi_offset 7, -4
 3707 0002 85B0     		sub	sp, sp, #20
 3708              	.LCFI270:
 3709              		.cfi_def_cfa_offset 24
 3710 0004 00AF     		add	r7, sp, #0
 3711              	.LCFI271:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 95


 3712              		.cfi_def_cfa_register 7
 3713 0006 7860     		str	r0, [r7, #4]
 3714 0008 0B46     		mov	r3, r1
 3715 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1696:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3716              		.loc 1 1696 12
 3717 000c 0023     		movs	r3, #0
 3718 000e FB81     		strh	r3, [r7, #14]	@ movhi
1697:./Library/stm32f4xx_tim.c **** 
1698:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1699:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1700:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1701:./Library/stm32f4xx_tim.c **** 
1702:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 3719              		.loc 1 1702 11
 3720 0010 7B68     		ldr	r3, [r7, #4]
 3721 0012 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3722 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1703:./Library/stm32f4xx_tim.c **** 
1704:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC3P Bit */
1705:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 3723              		.loc 1 1705 11
 3724 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3725 0018 23F40073 		bic	r3, r3, #512
 3726 001c FB81     		strh	r3, [r7, #14]	@ movhi
1706:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 3727              		.loc 1 1706 14
 3728 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3729 0020 1B02     		lsls	r3, r3, #8
 3730 0022 9AB2     		uxth	r2, r3
 3731              		.loc 1 1706 11
 3732 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3733 0026 1343     		orrs	r3, r3, r2
 3734 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1707:./Library/stm32f4xx_tim.c **** 
1708:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1709:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 3735              		.loc 1 1709 14
 3736 002a 7B68     		ldr	r3, [r7, #4]
 3737 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3738 002e 1A84     		strh	r2, [r3, #32]	@ movhi
1710:./Library/stm32f4xx_tim.c **** }
 3739              		.loc 1 1710 1
 3740 0030 00BF     		nop
 3741 0032 1437     		adds	r7, r7, #20
 3742              	.LCFI272:
 3743              		.cfi_def_cfa_offset 4
 3744 0034 BD46     		mov	sp, r7
 3745              	.LCFI273:
 3746              		.cfi_def_cfa_register 13
 3747              		@ sp needed
 3748 0036 5DF8047B 		ldr	r7, [sp], #4
 3749              	.LCFI274:
 3750              		.cfi_restore 7
 3751              		.cfi_def_cfa_offset 0
 3752 003a 7047     		bx	lr
 3753              		.cfi_endproc
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 96


 3754              	.LFE168:
 3756              		.section	.text.TIM_OC3NPolarityConfig,"ax",%progbits
 3757              		.align	1
 3758              		.global	TIM_OC3NPolarityConfig
 3759              		.syntax unified
 3760              		.thumb
 3761              		.thumb_func
 3763              	TIM_OC3NPolarityConfig:
 3764              	.LFB169:
1711:./Library/stm32f4xx_tim.c **** 
1712:./Library/stm32f4xx_tim.c **** /**
1713:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 3N polarity.
1714:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1715:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC3N Polarity
1716:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1717:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1718:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1719:./Library/stm32f4xx_tim.c ****   * @retval None
1720:./Library/stm32f4xx_tim.c ****   */
1721:./Library/stm32f4xx_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1722:./Library/stm32f4xx_tim.c **** {
 3765              		.loc 1 1722 1
 3766              		.cfi_startproc
 3767              		@ args = 0, pretend = 0, frame = 16
 3768              		@ frame_needed = 1, uses_anonymous_args = 0
 3769              		@ link register save eliminated.
 3770 0000 80B4     		push	{r7}
 3771              	.LCFI275:
 3772              		.cfi_def_cfa_offset 4
 3773              		.cfi_offset 7, -4
 3774 0002 85B0     		sub	sp, sp, #20
 3775              	.LCFI276:
 3776              		.cfi_def_cfa_offset 24
 3777 0004 00AF     		add	r7, sp, #0
 3778              	.LCFI277:
 3779              		.cfi_def_cfa_register 7
 3780 0006 7860     		str	r0, [r7, #4]
 3781 0008 0B46     		mov	r3, r1
 3782 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1723:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3783              		.loc 1 1723 12
 3784 000c 0023     		movs	r3, #0
 3785 000e FB81     		strh	r3, [r7, #14]	@ movhi
1724:./Library/stm32f4xx_tim.c ****  
1725:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1726:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1727:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1728:./Library/stm32f4xx_tim.c ****     
1729:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 3786              		.loc 1 1729 11
 3787 0010 7B68     		ldr	r3, [r7, #4]
 3788 0012 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3789 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1730:./Library/stm32f4xx_tim.c **** 
1731:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC3NP Bit */
1732:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 3790              		.loc 1 1732 11
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 97


 3791 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3792 0018 23F40063 		bic	r3, r3, #2048
 3793 001c FB81     		strh	r3, [r7, #14]	@ movhi
1733:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 3794              		.loc 1 1733 14
 3795 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3796 0020 1B02     		lsls	r3, r3, #8
 3797 0022 9AB2     		uxth	r2, r3
 3798              		.loc 1 1733 11
 3799 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3800 0026 1343     		orrs	r3, r3, r2
 3801 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1734:./Library/stm32f4xx_tim.c **** 
1735:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1736:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 3802              		.loc 1 1736 14
 3803 002a 7B68     		ldr	r3, [r7, #4]
 3804 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3805 002e 1A84     		strh	r2, [r3, #32]	@ movhi
1737:./Library/stm32f4xx_tim.c **** }
 3806              		.loc 1 1737 1
 3807 0030 00BF     		nop
 3808 0032 1437     		adds	r7, r7, #20
 3809              	.LCFI278:
 3810              		.cfi_def_cfa_offset 4
 3811 0034 BD46     		mov	sp, r7
 3812              	.LCFI279:
 3813              		.cfi_def_cfa_register 13
 3814              		@ sp needed
 3815 0036 5DF8047B 		ldr	r7, [sp], #4
 3816              	.LCFI280:
 3817              		.cfi_restore 7
 3818              		.cfi_def_cfa_offset 0
 3819 003a 7047     		bx	lr
 3820              		.cfi_endproc
 3821              	.LFE169:
 3823              		.section	.text.TIM_OC4PolarityConfig,"ax",%progbits
 3824              		.align	1
 3825              		.global	TIM_OC4PolarityConfig
 3826              		.syntax unified
 3827              		.thumb
 3828              		.thumb_func
 3830              	TIM_OC4PolarityConfig:
 3831              	.LFB170:
1738:./Library/stm32f4xx_tim.c **** 
1739:./Library/stm32f4xx_tim.c **** /**
1740:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 4 polarity.
1741:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1742:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC4 Polarity
1743:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1744:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1745:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1746:./Library/stm32f4xx_tim.c ****   * @retval None
1747:./Library/stm32f4xx_tim.c ****   */
1748:./Library/stm32f4xx_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1749:./Library/stm32f4xx_tim.c **** {
 3832              		.loc 1 1749 1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 98


 3833              		.cfi_startproc
 3834              		@ args = 0, pretend = 0, frame = 16
 3835              		@ frame_needed = 1, uses_anonymous_args = 0
 3836              		@ link register save eliminated.
 3837 0000 80B4     		push	{r7}
 3838              	.LCFI281:
 3839              		.cfi_def_cfa_offset 4
 3840              		.cfi_offset 7, -4
 3841 0002 85B0     		sub	sp, sp, #20
 3842              	.LCFI282:
 3843              		.cfi_def_cfa_offset 24
 3844 0004 00AF     		add	r7, sp, #0
 3845              	.LCFI283:
 3846              		.cfi_def_cfa_register 7
 3847 0006 7860     		str	r0, [r7, #4]
 3848 0008 0B46     		mov	r3, r1
 3849 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1750:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3850              		.loc 1 1750 12
 3851 000c 0023     		movs	r3, #0
 3852 000e FB81     		strh	r3, [r7, #14]	@ movhi
1751:./Library/stm32f4xx_tim.c **** 
1752:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1753:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1754:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1755:./Library/stm32f4xx_tim.c **** 
1756:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 3853              		.loc 1 1756 11
 3854 0010 7B68     		ldr	r3, [r7, #4]
 3855 0012 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3856 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1757:./Library/stm32f4xx_tim.c **** 
1758:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC4P Bit */
1759:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 3857              		.loc 1 1759 11
 3858 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3859 0018 23F40053 		bic	r3, r3, #8192
 3860 001c FB81     		strh	r3, [r7, #14]	@ movhi
1760:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 3861              		.loc 1 1760 14
 3862 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3863 0020 1B03     		lsls	r3, r3, #12
 3864 0022 9AB2     		uxth	r2, r3
 3865              		.loc 1 1760 11
 3866 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3867 0026 1343     		orrs	r3, r3, r2
 3868 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1761:./Library/stm32f4xx_tim.c **** 
1762:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1763:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 3869              		.loc 1 1763 14
 3870 002a 7B68     		ldr	r3, [r7, #4]
 3871 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3872 002e 1A84     		strh	r2, [r3, #32]	@ movhi
1764:./Library/stm32f4xx_tim.c **** }
 3873              		.loc 1 1764 1
 3874 0030 00BF     		nop
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 99


 3875 0032 1437     		adds	r7, r7, #20
 3876              	.LCFI284:
 3877              		.cfi_def_cfa_offset 4
 3878 0034 BD46     		mov	sp, r7
 3879              	.LCFI285:
 3880              		.cfi_def_cfa_register 13
 3881              		@ sp needed
 3882 0036 5DF8047B 		ldr	r7, [sp], #4
 3883              	.LCFI286:
 3884              		.cfi_restore 7
 3885              		.cfi_def_cfa_offset 0
 3886 003a 7047     		bx	lr
 3887              		.cfi_endproc
 3888              	.LFE170:
 3890              		.section	.text.TIM_CCxCmd,"ax",%progbits
 3891              		.align	1
 3892              		.global	TIM_CCxCmd
 3893              		.syntax unified
 3894              		.thumb
 3895              		.thumb_func
 3897              	TIM_CCxCmd:
 3898              	.LFB171:
1765:./Library/stm32f4xx_tim.c **** 
1766:./Library/stm32f4xx_tim.c **** /**
1767:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
1768:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1769:./Library/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1770:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1771:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
1772:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
1773:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1774:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
1775:./Library/stm32f4xx_tim.c ****   * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
1776:./Library/stm32f4xx_tim.c ****   *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
1777:./Library/stm32f4xx_tim.c ****   * @retval None
1778:./Library/stm32f4xx_tim.c ****   */
1779:./Library/stm32f4xx_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
1780:./Library/stm32f4xx_tim.c **** {
 3899              		.loc 1 1780 1
 3900              		.cfi_startproc
 3901              		@ args = 0, pretend = 0, frame = 16
 3902              		@ frame_needed = 1, uses_anonymous_args = 0
 3903              		@ link register save eliminated.
 3904 0000 80B4     		push	{r7}
 3905              	.LCFI287:
 3906              		.cfi_def_cfa_offset 4
 3907              		.cfi_offset 7, -4
 3908 0002 85B0     		sub	sp, sp, #20
 3909              	.LCFI288:
 3910              		.cfi_def_cfa_offset 24
 3911 0004 00AF     		add	r7, sp, #0
 3912              	.LCFI289:
 3913              		.cfi_def_cfa_register 7
 3914 0006 7860     		str	r0, [r7, #4]
 3915 0008 0B46     		mov	r3, r1
 3916 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 3917 000c 1346     		mov	r3, r2	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 100


 3918 000e 3B80     		strh	r3, [r7]	@ movhi
1781:./Library/stm32f4xx_tim.c ****   uint16_t tmp = 0;
 3919              		.loc 1 1781 12
 3920 0010 0023     		movs	r3, #0
 3921 0012 FB81     		strh	r3, [r7, #14]	@ movhi
1782:./Library/stm32f4xx_tim.c **** 
1783:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1784:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
1785:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1786:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
1787:./Library/stm32f4xx_tim.c **** 
1788:./Library/stm32f4xx_tim.c ****   tmp = CCER_CCE_SET << TIM_Channel;
 3922              		.loc 1 1788 22
 3923 0014 7B88     		ldrh	r3, [r7, #2]
 3924 0016 0122     		movs	r2, #1
 3925 0018 02FA03F3 		lsl	r3, r2, r3
 3926              		.loc 1 1788 7
 3927 001c FB81     		strh	r3, [r7, #14]	@ movhi
1789:./Library/stm32f4xx_tim.c **** 
1790:./Library/stm32f4xx_tim.c ****   /* Reset the CCxE Bit */
1791:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~ tmp;
 3928              		.loc 1 1791 14
 3929 001e 7B68     		ldr	r3, [r7, #4]
 3930 0020 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3931 0022 9AB2     		uxth	r2, r3
 3932              		.loc 1 1791 17
 3933 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3934 0026 DB43     		mvns	r3, r3
 3935 0028 9BB2     		uxth	r3, r3
 3936              		.loc 1 1791 14
 3937 002a 1340     		ands	r3, r3, r2
 3938 002c 9AB2     		uxth	r2, r3
 3939 002e 7B68     		ldr	r3, [r7, #4]
 3940 0030 1A84     		strh	r2, [r3, #32]	@ movhi
1792:./Library/stm32f4xx_tim.c **** 
1793:./Library/stm32f4xx_tim.c ****   /* Set or reset the CCxE Bit */ 
1794:./Library/stm32f4xx_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 3941              		.loc 1 1794 14
 3942 0032 7B68     		ldr	r3, [r7, #4]
 3943 0034 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3944 0036 9AB2     		uxth	r2, r3
 3945              		.loc 1 1794 37
 3946 0038 3988     		ldrh	r1, [r7]
 3947 003a 7B88     		ldrh	r3, [r7, #2]
 3948 003c 01FA03F3 		lsl	r3, r1, r3
 3949              		.loc 1 1794 18
 3950 0040 9BB2     		uxth	r3, r3
 3951              		.loc 1 1794 14
 3952 0042 1343     		orrs	r3, r3, r2
 3953 0044 9AB2     		uxth	r2, r3
 3954 0046 7B68     		ldr	r3, [r7, #4]
 3955 0048 1A84     		strh	r2, [r3, #32]	@ movhi
1795:./Library/stm32f4xx_tim.c **** }
 3956              		.loc 1 1795 1
 3957 004a 00BF     		nop
 3958 004c 1437     		adds	r7, r7, #20
 3959              	.LCFI290:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 101


 3960              		.cfi_def_cfa_offset 4
 3961 004e BD46     		mov	sp, r7
 3962              	.LCFI291:
 3963              		.cfi_def_cfa_register 13
 3964              		@ sp needed
 3965 0050 5DF8047B 		ldr	r7, [sp], #4
 3966              	.LCFI292:
 3967              		.cfi_restore 7
 3968              		.cfi_def_cfa_offset 0
 3969 0054 7047     		bx	lr
 3970              		.cfi_endproc
 3971              	.LFE171:
 3973              		.section	.text.TIM_CCxNCmd,"ax",%progbits
 3974              		.align	1
 3975              		.global	TIM_CCxNCmd
 3976              		.syntax unified
 3977              		.thumb
 3978              		.thumb_func
 3980              	TIM_CCxNCmd:
 3981              	.LFB172:
1796:./Library/stm32f4xx_tim.c **** 
1797:./Library/stm32f4xx_tim.c **** /**
1798:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel xN.
1799:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1800:./Library/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1801:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1802:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
1803:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
1804:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1805:./Library/stm32f4xx_tim.c ****   * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
1806:./Library/stm32f4xx_tim.c ****   *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
1807:./Library/stm32f4xx_tim.c ****   * @retval None
1808:./Library/stm32f4xx_tim.c ****   */
1809:./Library/stm32f4xx_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
1810:./Library/stm32f4xx_tim.c **** {
 3982              		.loc 1 1810 1
 3983              		.cfi_startproc
 3984              		@ args = 0, pretend = 0, frame = 16
 3985              		@ frame_needed = 1, uses_anonymous_args = 0
 3986              		@ link register save eliminated.
 3987 0000 80B4     		push	{r7}
 3988              	.LCFI293:
 3989              		.cfi_def_cfa_offset 4
 3990              		.cfi_offset 7, -4
 3991 0002 85B0     		sub	sp, sp, #20
 3992              	.LCFI294:
 3993              		.cfi_def_cfa_offset 24
 3994 0004 00AF     		add	r7, sp, #0
 3995              	.LCFI295:
 3996              		.cfi_def_cfa_register 7
 3997 0006 7860     		str	r0, [r7, #4]
 3998 0008 0B46     		mov	r3, r1
 3999 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 4000 000c 1346     		mov	r3, r2	@ movhi
 4001 000e 3B80     		strh	r3, [r7]	@ movhi
1811:./Library/stm32f4xx_tim.c ****   uint16_t tmp = 0;
 4002              		.loc 1 1811 12
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 102


 4003 0010 0023     		movs	r3, #0
 4004 0012 FB81     		strh	r3, [r7, #14]	@ movhi
1812:./Library/stm32f4xx_tim.c **** 
1813:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1814:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1815:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
1816:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
1817:./Library/stm32f4xx_tim.c **** 
1818:./Library/stm32f4xx_tim.c ****   tmp = CCER_CCNE_SET << TIM_Channel;
 4005              		.loc 1 1818 23
 4006 0014 7B88     		ldrh	r3, [r7, #2]
 4007 0016 0422     		movs	r2, #4
 4008 0018 02FA03F3 		lsl	r3, r2, r3
 4009              		.loc 1 1818 7
 4010 001c FB81     		strh	r3, [r7, #14]	@ movhi
1819:./Library/stm32f4xx_tim.c **** 
1820:./Library/stm32f4xx_tim.c ****   /* Reset the CCxNE Bit */
1821:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp;
 4011              		.loc 1 1821 14
 4012 001e 7B68     		ldr	r3, [r7, #4]
 4013 0020 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4014 0022 9AB2     		uxth	r2, r3
 4015              		.loc 1 1821 17
 4016 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4017 0026 DB43     		mvns	r3, r3
 4018 0028 9BB2     		uxth	r3, r3
 4019              		.loc 1 1821 14
 4020 002a 1340     		ands	r3, r3, r2
 4021 002c 9AB2     		uxth	r2, r3
 4022 002e 7B68     		ldr	r3, [r7, #4]
 4023 0030 1A84     		strh	r2, [r3, #32]	@ movhi
1822:./Library/stm32f4xx_tim.c **** 
1823:./Library/stm32f4xx_tim.c ****   /* Set or reset the CCxNE Bit */ 
1824:./Library/stm32f4xx_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 4024              		.loc 1 1824 14
 4025 0032 7B68     		ldr	r3, [r7, #4]
 4026 0034 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4027 0036 9AB2     		uxth	r2, r3
 4028              		.loc 1 1824 38
 4029 0038 3988     		ldrh	r1, [r7]
 4030 003a 7B88     		ldrh	r3, [r7, #2]
 4031 003c 01FA03F3 		lsl	r3, r1, r3
 4032              		.loc 1 1824 18
 4033 0040 9BB2     		uxth	r3, r3
 4034              		.loc 1 1824 14
 4035 0042 1343     		orrs	r3, r3, r2
 4036 0044 9AB2     		uxth	r2, r3
 4037 0046 7B68     		ldr	r3, [r7, #4]
 4038 0048 1A84     		strh	r2, [r3, #32]	@ movhi
1825:./Library/stm32f4xx_tim.c **** }
 4039              		.loc 1 1825 1
 4040 004a 00BF     		nop
 4041 004c 1437     		adds	r7, r7, #20
 4042              	.LCFI296:
 4043              		.cfi_def_cfa_offset 4
 4044 004e BD46     		mov	sp, r7
 4045              	.LCFI297:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 103


 4046              		.cfi_def_cfa_register 13
 4047              		@ sp needed
 4048 0050 5DF8047B 		ldr	r7, [sp], #4
 4049              	.LCFI298:
 4050              		.cfi_restore 7
 4051              		.cfi_def_cfa_offset 0
 4052 0054 7047     		bx	lr
 4053              		.cfi_endproc
 4054              	.LFE172:
 4056              		.section	.text.TIM_ICInit,"ax",%progbits
 4057              		.align	1
 4058              		.global	TIM_ICInit
 4059              		.syntax unified
 4060              		.thumb
 4061              		.thumb_func
 4063              	TIM_ICInit:
 4064              	.LFB173:
1826:./Library/stm32f4xx_tim.c **** /**
1827:./Library/stm32f4xx_tim.c ****   * @}
1828:./Library/stm32f4xx_tim.c ****   */
1829:./Library/stm32f4xx_tim.c **** 
1830:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group3 Input Capture management functions
1831:./Library/stm32f4xx_tim.c ****  *  @brief    Input Capture management functions 
1832:./Library/stm32f4xx_tim.c ****  *
1833:./Library/stm32f4xx_tim.c **** @verbatim   
1834:./Library/stm32f4xx_tim.c ****  ===============================================================================
1835:./Library/stm32f4xx_tim.c ****                   ##### Input Capture management functions #####
1836:./Library/stm32f4xx_tim.c ****  ===============================================================================  
1837:./Library/stm32f4xx_tim.c ****          
1838:./Library/stm32f4xx_tim.c ****             ##### TIM Driver: how to use it in Input Capture Mode #####
1839:./Library/stm32f4xx_tim.c ****  ===============================================================================
1840:./Library/stm32f4xx_tim.c ****     [..]    
1841:./Library/stm32f4xx_tim.c ****     To use the Timer in Input Capture mode, the following steps are mandatory:
1842:./Library/stm32f4xx_tim.c ****        
1843:./Library/stm32f4xx_tim.c ****       (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) 
1844:./Library/stm32f4xx_tim.c ****           function
1845:./Library/stm32f4xx_tim.c ****        
1846:./Library/stm32f4xx_tim.c ****       (#) Configure the TIM pins by configuring the corresponding GPIO pins
1847:./Library/stm32f4xx_tim.c ****        
1848:./Library/stm32f4xx_tim.c ****       (#) Configure the Time base unit as described in the first part of this driver,
1849:./Library/stm32f4xx_tim.c ****           if needed, else the Timer will run with the default configuration:
1850:./Library/stm32f4xx_tim.c ****         (++) Autoreload value = 0xFFFF
1851:./Library/stm32f4xx_tim.c ****         (++) Prescaler value = 0x0000
1852:./Library/stm32f4xx_tim.c ****         (++) Counter mode = Up counting
1853:./Library/stm32f4xx_tim.c ****         (++) Clock Division = TIM_CKD_DIV1
1854:./Library/stm32f4xx_tim.c ****           
1855:./Library/stm32f4xx_tim.c ****       (#) Fill the TIM_ICInitStruct with the desired parameters including:
1856:./Library/stm32f4xx_tim.c ****         (++) TIM Channel: TIM_Channel
1857:./Library/stm32f4xx_tim.c ****         (++) TIM Input Capture polarity: TIM_ICPolarity
1858:./Library/stm32f4xx_tim.c ****         (++) TIM Input Capture selection: TIM_ICSelection
1859:./Library/stm32f4xx_tim.c ****         (++) TIM Input Capture Prescaler: TIM_ICPrescaler
1860:./Library/stm32f4xx_tim.c ****         (++) TIM Input Capture filter value: TIM_ICFilter
1861:./Library/stm32f4xx_tim.c ****        
1862:./Library/stm32f4xx_tim.c ****       (#) Call TIM_ICInit(TIMx, &TIM_ICInitStruct) to configure the desired channel 
1863:./Library/stm32f4xx_tim.c ****           with the corresponding configuration and to measure only frequency 
1864:./Library/stm32f4xx_tim.c ****           or duty cycle of the input signal, or, Call TIM_PWMIConfig(TIMx, &TIM_ICInitStruct) 
1865:./Library/stm32f4xx_tim.c ****           to configure the desired channels with the corresponding configuration 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 104


1866:./Library/stm32f4xx_tim.c ****           and to measure the frequency and the duty cycle of the input signal
1867:./Library/stm32f4xx_tim.c ****           
1868:./Library/stm32f4xx_tim.c ****       (#) Enable the NVIC or the DMA to read the measured frequency. 
1869:./Library/stm32f4xx_tim.c ****           
1870:./Library/stm32f4xx_tim.c ****       (#) Enable the corresponding interrupt (or DMA request) to read the Captured 
1871:./Library/stm32f4xx_tim.c ****           value, using the function TIM_ITConfig(TIMx, TIM_IT_CCx) 
1872:./Library/stm32f4xx_tim.c ****           (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx)) 
1873:./Library/stm32f4xx_tim.c ****        
1874:./Library/stm32f4xx_tim.c ****       (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
1875:./Library/stm32f4xx_tim.c ****        
1876:./Library/stm32f4xx_tim.c ****       (#) Use TIM_GetCapturex(TIMx); to read the captured value.
1877:./Library/stm32f4xx_tim.c ****        
1878:./Library/stm32f4xx_tim.c ****       -@- All other functions can be used separately to modify, if needed,
1879:./Library/stm32f4xx_tim.c ****           a specific feature of the Timer. 
1880:./Library/stm32f4xx_tim.c **** 
1881:./Library/stm32f4xx_tim.c **** @endverbatim
1882:./Library/stm32f4xx_tim.c ****   * @{
1883:./Library/stm32f4xx_tim.c ****   */
1884:./Library/stm32f4xx_tim.c **** 
1885:./Library/stm32f4xx_tim.c **** /**
1886:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIM peripheral according to the specified parameters
1887:./Library/stm32f4xx_tim.c ****   *         in the TIM_ICInitStruct.
1888:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1889:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
1890:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
1891:./Library/stm32f4xx_tim.c ****   * @retval None
1892:./Library/stm32f4xx_tim.c ****   */
1893:./Library/stm32f4xx_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
1894:./Library/stm32f4xx_tim.c **** {
 4065              		.loc 1 1894 1
 4066              		.cfi_startproc
 4067              		@ args = 0, pretend = 0, frame = 8
 4068              		@ frame_needed = 1, uses_anonymous_args = 0
 4069 0000 80B5     		push	{r7, lr}
 4070              	.LCFI299:
 4071              		.cfi_def_cfa_offset 8
 4072              		.cfi_offset 7, -8
 4073              		.cfi_offset 14, -4
 4074 0002 82B0     		sub	sp, sp, #8
 4075              	.LCFI300:
 4076              		.cfi_def_cfa_offset 16
 4077 0004 00AF     		add	r7, sp, #0
 4078              	.LCFI301:
 4079              		.cfi_def_cfa_register 7
 4080 0006 7860     		str	r0, [r7, #4]
 4081 0008 3960     		str	r1, [r7]
1895:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1896:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1897:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
1898:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
1899:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
1900:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
1901:./Library/stm32f4xx_tim.c ****   
1902:./Library/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 4082              		.loc 1 1902 23
 4083 000a 3B68     		ldr	r3, [r7]
 4084 000c 1B88     		ldrh	r3, [r3]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 105


 4085              		.loc 1 1902 6
 4086 000e 002B     		cmp	r3, #0
 4087 0010 0FD1     		bne	.L109
1903:./Library/stm32f4xx_tim.c ****   {
1904:./Library/stm32f4xx_tim.c ****     /* TI1 Configuration */
1905:./Library/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 4088              		.loc 1 1905 5
 4089 0012 3B68     		ldr	r3, [r7]
 4090 0014 5988     		ldrh	r1, [r3, #2]
 4091 0016 3B68     		ldr	r3, [r7]
 4092 0018 9A88     		ldrh	r2, [r3, #4]
 4093 001a 3B68     		ldr	r3, [r7]
 4094 001c 1B89     		ldrh	r3, [r3, #8]
 4095 001e 7868     		ldr	r0, [r7, #4]
 4096 0020 FFF7FEFF 		bl	TI1_Config
1906:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1907:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1908:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1909:./Library/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 4097              		.loc 1 1909 5
 4098 0024 3B68     		ldr	r3, [r7]
 4099 0026 DB88     		ldrh	r3, [r3, #6]
 4100 0028 1946     		mov	r1, r3
 4101 002a 7868     		ldr	r0, [r7, #4]
 4102 002c FFF7FEFF 		bl	TIM_SetIC1Prescaler
1910:./Library/stm32f4xx_tim.c ****   }
1911:./Library/stm32f4xx_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
1912:./Library/stm32f4xx_tim.c ****   {
1913:./Library/stm32f4xx_tim.c ****     /* TI2 Configuration */
1914:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1915:./Library/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
1916:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1917:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1918:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1919:./Library/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1920:./Library/stm32f4xx_tim.c ****   }
1921:./Library/stm32f4xx_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
1922:./Library/stm32f4xx_tim.c ****   {
1923:./Library/stm32f4xx_tim.c ****     /* TI3 Configuration */
1924:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1925:./Library/stm32f4xx_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
1926:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1927:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1928:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1929:./Library/stm32f4xx_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1930:./Library/stm32f4xx_tim.c ****   }
1931:./Library/stm32f4xx_tim.c ****   else
1932:./Library/stm32f4xx_tim.c ****   {
1933:./Library/stm32f4xx_tim.c ****     /* TI4 Configuration */
1934:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1935:./Library/stm32f4xx_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
1936:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1937:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1938:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1939:./Library/stm32f4xx_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1940:./Library/stm32f4xx_tim.c ****   }
1941:./Library/stm32f4xx_tim.c **** }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 106


 4103              		.loc 1 1941 1
 4104 0030 36E0     		b	.L113
 4105              	.L109:
1911:./Library/stm32f4xx_tim.c ****   {
 4106              		.loc 1 1911 28
 4107 0032 3B68     		ldr	r3, [r7]
 4108 0034 1B88     		ldrh	r3, [r3]
1911:./Library/stm32f4xx_tim.c ****   {
 4109              		.loc 1 1911 11
 4110 0036 042B     		cmp	r3, #4
 4111 0038 0FD1     		bne	.L111
1915:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 4112              		.loc 1 1915 5
 4113 003a 3B68     		ldr	r3, [r7]
 4114 003c 5988     		ldrh	r1, [r3, #2]
 4115 003e 3B68     		ldr	r3, [r7]
 4116 0040 9A88     		ldrh	r2, [r3, #4]
 4117 0042 3B68     		ldr	r3, [r7]
 4118 0044 1B89     		ldrh	r3, [r3, #8]
 4119 0046 7868     		ldr	r0, [r7, #4]
 4120 0048 FFF7FEFF 		bl	TI2_Config
1919:./Library/stm32f4xx_tim.c ****   }
 4121              		.loc 1 1919 5
 4122 004c 3B68     		ldr	r3, [r7]
 4123 004e DB88     		ldrh	r3, [r3, #6]
 4124 0050 1946     		mov	r1, r3
 4125 0052 7868     		ldr	r0, [r7, #4]
 4126 0054 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 4127              		.loc 1 1941 1
 4128 0058 22E0     		b	.L113
 4129              	.L111:
1921:./Library/stm32f4xx_tim.c ****   {
 4130              		.loc 1 1921 28
 4131 005a 3B68     		ldr	r3, [r7]
 4132 005c 1B88     		ldrh	r3, [r3]
1921:./Library/stm32f4xx_tim.c ****   {
 4133              		.loc 1 1921 11
 4134 005e 082B     		cmp	r3, #8
 4135 0060 0FD1     		bne	.L112
1925:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 4136              		.loc 1 1925 5
 4137 0062 3B68     		ldr	r3, [r7]
 4138 0064 5988     		ldrh	r1, [r3, #2]
 4139 0066 3B68     		ldr	r3, [r7]
 4140 0068 9A88     		ldrh	r2, [r3, #4]
 4141 006a 3B68     		ldr	r3, [r7]
 4142 006c 1B89     		ldrh	r3, [r3, #8]
 4143 006e 7868     		ldr	r0, [r7, #4]
 4144 0070 FFF7FEFF 		bl	TI3_Config
1929:./Library/stm32f4xx_tim.c ****   }
 4145              		.loc 1 1929 5
 4146 0074 3B68     		ldr	r3, [r7]
 4147 0076 DB88     		ldrh	r3, [r3, #6]
 4148 0078 1946     		mov	r1, r3
 4149 007a 7868     		ldr	r0, [r7, #4]
 4150 007c FFF7FEFF 		bl	TIM_SetIC3Prescaler
 4151              		.loc 1 1941 1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 107


 4152 0080 0EE0     		b	.L113
 4153              	.L112:
1935:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 4154              		.loc 1 1935 5
 4155 0082 3B68     		ldr	r3, [r7]
 4156 0084 5988     		ldrh	r1, [r3, #2]
 4157 0086 3B68     		ldr	r3, [r7]
 4158 0088 9A88     		ldrh	r2, [r3, #4]
 4159 008a 3B68     		ldr	r3, [r7]
 4160 008c 1B89     		ldrh	r3, [r3, #8]
 4161 008e 7868     		ldr	r0, [r7, #4]
 4162 0090 FFF7FEFF 		bl	TI4_Config
1939:./Library/stm32f4xx_tim.c ****   }
 4163              		.loc 1 1939 5
 4164 0094 3B68     		ldr	r3, [r7]
 4165 0096 DB88     		ldrh	r3, [r3, #6]
 4166 0098 1946     		mov	r1, r3
 4167 009a 7868     		ldr	r0, [r7, #4]
 4168 009c FFF7FEFF 		bl	TIM_SetIC4Prescaler
 4169              	.L113:
 4170              		.loc 1 1941 1
 4171 00a0 00BF     		nop
 4172 00a2 0837     		adds	r7, r7, #8
 4173              	.LCFI302:
 4174              		.cfi_def_cfa_offset 8
 4175 00a4 BD46     		mov	sp, r7
 4176              	.LCFI303:
 4177              		.cfi_def_cfa_register 13
 4178              		@ sp needed
 4179 00a6 80BD     		pop	{r7, pc}
 4180              		.cfi_endproc
 4181              	.LFE173:
 4183              		.section	.text.TIM_ICStructInit,"ax",%progbits
 4184              		.align	1
 4185              		.global	TIM_ICStructInit
 4186              		.syntax unified
 4187              		.thumb
 4188              		.thumb_func
 4190              	TIM_ICStructInit:
 4191              	.LFB174:
1942:./Library/stm32f4xx_tim.c **** 
1943:./Library/stm32f4xx_tim.c **** /**
1944:./Library/stm32f4xx_tim.c ****   * @brief  Fills each TIM_ICInitStruct member with its default value.
1945:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
1946:./Library/stm32f4xx_tim.c ****   *         be initialized.
1947:./Library/stm32f4xx_tim.c ****   * @retval None
1948:./Library/stm32f4xx_tim.c ****   */
1949:./Library/stm32f4xx_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
1950:./Library/stm32f4xx_tim.c **** {
 4192              		.loc 1 1950 1
 4193              		.cfi_startproc
 4194              		@ args = 0, pretend = 0, frame = 8
 4195              		@ frame_needed = 1, uses_anonymous_args = 0
 4196              		@ link register save eliminated.
 4197 0000 80B4     		push	{r7}
 4198              	.LCFI304:
 4199              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 108


 4200              		.cfi_offset 7, -4
 4201 0002 83B0     		sub	sp, sp, #12
 4202              	.LCFI305:
 4203              		.cfi_def_cfa_offset 16
 4204 0004 00AF     		add	r7, sp, #0
 4205              	.LCFI306:
 4206              		.cfi_def_cfa_register 7
 4207 0006 7860     		str	r0, [r7, #4]
1951:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
1952:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 4208              		.loc 1 1952 33
 4209 0008 7B68     		ldr	r3, [r7, #4]
 4210 000a 0022     		movs	r2, #0
 4211 000c 1A80     		strh	r2, [r3]	@ movhi
1953:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 4212              		.loc 1 1953 36
 4213 000e 7B68     		ldr	r3, [r7, #4]
 4214 0010 0022     		movs	r2, #0
 4215 0012 5A80     		strh	r2, [r3, #2]	@ movhi
1954:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 4216              		.loc 1 1954 37
 4217 0014 7B68     		ldr	r3, [r7, #4]
 4218 0016 0122     		movs	r2, #1
 4219 0018 9A80     		strh	r2, [r3, #4]	@ movhi
1955:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 4220              		.loc 1 1955 37
 4221 001a 7B68     		ldr	r3, [r7, #4]
 4222 001c 0022     		movs	r2, #0
 4223 001e DA80     		strh	r2, [r3, #6]	@ movhi
1956:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 4224              		.loc 1 1956 34
 4225 0020 7B68     		ldr	r3, [r7, #4]
 4226 0022 0022     		movs	r2, #0
 4227 0024 1A81     		strh	r2, [r3, #8]	@ movhi
1957:./Library/stm32f4xx_tim.c **** }
 4228              		.loc 1 1957 1
 4229 0026 00BF     		nop
 4230 0028 0C37     		adds	r7, r7, #12
 4231              	.LCFI307:
 4232              		.cfi_def_cfa_offset 4
 4233 002a BD46     		mov	sp, r7
 4234              	.LCFI308:
 4235              		.cfi_def_cfa_register 13
 4236              		@ sp needed
 4237 002c 5DF8047B 		ldr	r7, [sp], #4
 4238              	.LCFI309:
 4239              		.cfi_restore 7
 4240              		.cfi_def_cfa_offset 0
 4241 0030 7047     		bx	lr
 4242              		.cfi_endproc
 4243              	.LFE174:
 4245              		.section	.text.TIM_PWMIConfig,"ax",%progbits
 4246              		.align	1
 4247              		.global	TIM_PWMIConfig
 4248              		.syntax unified
 4249              		.thumb
 4250              		.thumb_func
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 109


 4252              	TIM_PWMIConfig:
 4253              	.LFB175:
1958:./Library/stm32f4xx_tim.c **** 
1959:./Library/stm32f4xx_tim.c **** /**
1960:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIM peripheral according to the specified parameters
1961:./Library/stm32f4xx_tim.c ****   *         in the TIM_ICInitStruct to measure an external PWM signal.
1962:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5,8, 9 or 12 to select the TIM 
1963:./Library/stm32f4xx_tim.c ****   *         peripheral.
1964:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
1965:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
1966:./Library/stm32f4xx_tim.c ****   * @retval None
1967:./Library/stm32f4xx_tim.c ****   */
1968:./Library/stm32f4xx_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
1969:./Library/stm32f4xx_tim.c **** {
 4254              		.loc 1 1969 1
 4255              		.cfi_startproc
 4256              		@ args = 0, pretend = 0, frame = 16
 4257              		@ frame_needed = 1, uses_anonymous_args = 0
 4258 0000 80B5     		push	{r7, lr}
 4259              	.LCFI310:
 4260              		.cfi_def_cfa_offset 8
 4261              		.cfi_offset 7, -8
 4262              		.cfi_offset 14, -4
 4263 0002 84B0     		sub	sp, sp, #16
 4264              	.LCFI311:
 4265              		.cfi_def_cfa_offset 24
 4266 0004 00AF     		add	r7, sp, #0
 4267              	.LCFI312:
 4268              		.cfi_def_cfa_register 7
 4269 0006 7860     		str	r0, [r7, #4]
 4270 0008 3960     		str	r1, [r7]
1970:./Library/stm32f4xx_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 4271              		.loc 1 1970 12
 4272 000a 0023     		movs	r3, #0
 4273 000c FB81     		strh	r3, [r7, #14]	@ movhi
1971:./Library/stm32f4xx_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 4274              		.loc 1 1971 12
 4275 000e 0123     		movs	r3, #1
 4276 0010 BB81     		strh	r3, [r7, #12]	@ movhi
1972:./Library/stm32f4xx_tim.c **** 
1973:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1974:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1975:./Library/stm32f4xx_tim.c **** 
1976:./Library/stm32f4xx_tim.c ****   /* Select the Opposite Input Polarity */
1977:./Library/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 4277              		.loc 1 1977 23
 4278 0012 3B68     		ldr	r3, [r7]
 4279 0014 5B88     		ldrh	r3, [r3, #2]
 4280              		.loc 1 1977 6
 4281 0016 002B     		cmp	r3, #0
 4282 0018 02D1     		bne	.L116
1978:./Library/stm32f4xx_tim.c ****   {
1979:./Library/stm32f4xx_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
 4283              		.loc 1 1979 24
 4284 001a 0223     		movs	r3, #2
 4285 001c FB81     		strh	r3, [r7, #14]	@ movhi
 4286 001e 01E0     		b	.L117
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 110


 4287              	.L116:
1980:./Library/stm32f4xx_tim.c ****   }
1981:./Library/stm32f4xx_tim.c ****   else
1982:./Library/stm32f4xx_tim.c ****   {
1983:./Library/stm32f4xx_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
 4288              		.loc 1 1983 24
 4289 0020 0023     		movs	r3, #0
 4290 0022 FB81     		strh	r3, [r7, #14]	@ movhi
 4291              	.L117:
1984:./Library/stm32f4xx_tim.c ****   }
1985:./Library/stm32f4xx_tim.c ****   /* Select the Opposite Input */
1986:./Library/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 4292              		.loc 1 1986 23
 4293 0024 3B68     		ldr	r3, [r7]
 4294 0026 9B88     		ldrh	r3, [r3, #4]
 4295              		.loc 1 1986 6
 4296 0028 012B     		cmp	r3, #1
 4297 002a 02D1     		bne	.L118
1987:./Library/stm32f4xx_tim.c ****   {
1988:./Library/stm32f4xx_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
 4298              		.loc 1 1988 25
 4299 002c 0223     		movs	r3, #2
 4300 002e BB81     		strh	r3, [r7, #12]	@ movhi
 4301 0030 01E0     		b	.L119
 4302              	.L118:
1989:./Library/stm32f4xx_tim.c ****   }
1990:./Library/stm32f4xx_tim.c ****   else
1991:./Library/stm32f4xx_tim.c ****   {
1992:./Library/stm32f4xx_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
 4303              		.loc 1 1992 25
 4304 0032 0123     		movs	r3, #1
 4305 0034 BB81     		strh	r3, [r7, #12]	@ movhi
 4306              	.L119:
1993:./Library/stm32f4xx_tim.c ****   }
1994:./Library/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 4307              		.loc 1 1994 23
 4308 0036 3B68     		ldr	r3, [r7]
 4309 0038 1B88     		ldrh	r3, [r3]
 4310              		.loc 1 1994 6
 4311 003a 002B     		cmp	r3, #0
 4312 003c 1CD1     		bne	.L120
1995:./Library/stm32f4xx_tim.c ****   {
1996:./Library/stm32f4xx_tim.c ****     /* TI1 Configuration */
1997:./Library/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 4313              		.loc 1 1997 5
 4314 003e 3B68     		ldr	r3, [r7]
 4315 0040 5988     		ldrh	r1, [r3, #2]
 4316 0042 3B68     		ldr	r3, [r7]
 4317 0044 9A88     		ldrh	r2, [r3, #4]
 4318 0046 3B68     		ldr	r3, [r7]
 4319 0048 1B89     		ldrh	r3, [r3, #8]
 4320 004a 7868     		ldr	r0, [r7, #4]
 4321 004c FFF7FEFF 		bl	TI1_Config
1998:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1999:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2000:./Library/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 4322              		.loc 1 2000 5
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 111


 4323 0050 3B68     		ldr	r3, [r7]
 4324 0052 DB88     		ldrh	r3, [r3, #6]
 4325 0054 1946     		mov	r1, r3
 4326 0056 7868     		ldr	r0, [r7, #4]
 4327 0058 FFF7FEFF 		bl	TIM_SetIC1Prescaler
2001:./Library/stm32f4xx_tim.c ****     /* TI2 Configuration */
2002:./Library/stm32f4xx_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 4328              		.loc 1 2002 5
 4329 005c 3B68     		ldr	r3, [r7]
 4330 005e 1B89     		ldrh	r3, [r3, #8]
 4331 0060 BA89     		ldrh	r2, [r7, #12]
 4332 0062 F989     		ldrh	r1, [r7, #14]
 4333 0064 7868     		ldr	r0, [r7, #4]
 4334 0066 FFF7FEFF 		bl	TI2_Config
2003:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2004:./Library/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 4335              		.loc 1 2004 5
 4336 006a 3B68     		ldr	r3, [r7]
 4337 006c DB88     		ldrh	r3, [r3, #6]
 4338 006e 1946     		mov	r1, r3
 4339 0070 7868     		ldr	r0, [r7, #4]
 4340 0072 FFF7FEFF 		bl	TIM_SetIC2Prescaler
2005:./Library/stm32f4xx_tim.c ****   }
2006:./Library/stm32f4xx_tim.c ****   else
2007:./Library/stm32f4xx_tim.c ****   { 
2008:./Library/stm32f4xx_tim.c ****     /* TI2 Configuration */
2009:./Library/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
2010:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
2011:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2012:./Library/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
2013:./Library/stm32f4xx_tim.c ****     /* TI1 Configuration */
2014:./Library/stm32f4xx_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
2015:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2016:./Library/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
2017:./Library/stm32f4xx_tim.c ****   }
2018:./Library/stm32f4xx_tim.c **** }
 4341              		.loc 1 2018 1
 4342 0076 1BE0     		b	.L122
 4343              	.L120:
2009:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 4344              		.loc 1 2009 5
 4345 0078 3B68     		ldr	r3, [r7]
 4346 007a 5988     		ldrh	r1, [r3, #2]
 4347 007c 3B68     		ldr	r3, [r7]
 4348 007e 9A88     		ldrh	r2, [r3, #4]
 4349 0080 3B68     		ldr	r3, [r7]
 4350 0082 1B89     		ldrh	r3, [r3, #8]
 4351 0084 7868     		ldr	r0, [r7, #4]
 4352 0086 FFF7FEFF 		bl	TI2_Config
2012:./Library/stm32f4xx_tim.c ****     /* TI1 Configuration */
 4353              		.loc 1 2012 5
 4354 008a 3B68     		ldr	r3, [r7]
 4355 008c DB88     		ldrh	r3, [r3, #6]
 4356 008e 1946     		mov	r1, r3
 4357 0090 7868     		ldr	r0, [r7, #4]
 4358 0092 FFF7FEFF 		bl	TIM_SetIC2Prescaler
2014:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 112


 4359              		.loc 1 2014 5
 4360 0096 3B68     		ldr	r3, [r7]
 4361 0098 1B89     		ldrh	r3, [r3, #8]
 4362 009a BA89     		ldrh	r2, [r7, #12]
 4363 009c F989     		ldrh	r1, [r7, #14]
 4364 009e 7868     		ldr	r0, [r7, #4]
 4365 00a0 FFF7FEFF 		bl	TI1_Config
2016:./Library/stm32f4xx_tim.c ****   }
 4366              		.loc 1 2016 5
 4367 00a4 3B68     		ldr	r3, [r7]
 4368 00a6 DB88     		ldrh	r3, [r3, #6]
 4369 00a8 1946     		mov	r1, r3
 4370 00aa 7868     		ldr	r0, [r7, #4]
 4371 00ac FFF7FEFF 		bl	TIM_SetIC1Prescaler
 4372              	.L122:
 4373              		.loc 1 2018 1
 4374 00b0 00BF     		nop
 4375 00b2 1037     		adds	r7, r7, #16
 4376              	.LCFI313:
 4377              		.cfi_def_cfa_offset 8
 4378 00b4 BD46     		mov	sp, r7
 4379              	.LCFI314:
 4380              		.cfi_def_cfa_register 13
 4381              		@ sp needed
 4382 00b6 80BD     		pop	{r7, pc}
 4383              		.cfi_endproc
 4384              	.LFE175:
 4386              		.section	.text.TIM_GetCapture1,"ax",%progbits
 4387              		.align	1
 4388              		.global	TIM_GetCapture1
 4389              		.syntax unified
 4390              		.thumb
 4391              		.thumb_func
 4393              	TIM_GetCapture1:
 4394              	.LFB176:
2019:./Library/stm32f4xx_tim.c **** 
2020:./Library/stm32f4xx_tim.c **** /**
2021:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 1 value.
2022:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
2023:./Library/stm32f4xx_tim.c ****   * @retval Capture Compare 1 Register value.
2024:./Library/stm32f4xx_tim.c ****   */
2025:./Library/stm32f4xx_tim.c **** uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
2026:./Library/stm32f4xx_tim.c **** {
 4395              		.loc 1 2026 1
 4396              		.cfi_startproc
 4397              		@ args = 0, pretend = 0, frame = 8
 4398              		@ frame_needed = 1, uses_anonymous_args = 0
 4399              		@ link register save eliminated.
 4400 0000 80B4     		push	{r7}
 4401              	.LCFI315:
 4402              		.cfi_def_cfa_offset 4
 4403              		.cfi_offset 7, -4
 4404 0002 83B0     		sub	sp, sp, #12
 4405              	.LCFI316:
 4406              		.cfi_def_cfa_offset 16
 4407 0004 00AF     		add	r7, sp, #0
 4408              	.LCFI317:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 113


 4409              		.cfi_def_cfa_register 7
 4410 0006 7860     		str	r0, [r7, #4]
2027:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2028:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2029:./Library/stm32f4xx_tim.c **** 
2030:./Library/stm32f4xx_tim.c ****   /* Get the Capture 1 Register value */
2031:./Library/stm32f4xx_tim.c ****   return TIMx->CCR1;
 4411              		.loc 1 2031 14
 4412 0008 7B68     		ldr	r3, [r7, #4]
 4413 000a 5B6B     		ldr	r3, [r3, #52]
2032:./Library/stm32f4xx_tim.c **** }
 4414              		.loc 1 2032 1
 4415 000c 1846     		mov	r0, r3
 4416 000e 0C37     		adds	r7, r7, #12
 4417              	.LCFI318:
 4418              		.cfi_def_cfa_offset 4
 4419 0010 BD46     		mov	sp, r7
 4420              	.LCFI319:
 4421              		.cfi_def_cfa_register 13
 4422              		@ sp needed
 4423 0012 5DF8047B 		ldr	r7, [sp], #4
 4424              	.LCFI320:
 4425              		.cfi_restore 7
 4426              		.cfi_def_cfa_offset 0
 4427 0016 7047     		bx	lr
 4428              		.cfi_endproc
 4429              	.LFE176:
 4431              		.section	.text.TIM_GetCapture2,"ax",%progbits
 4432              		.align	1
 4433              		.global	TIM_GetCapture2
 4434              		.syntax unified
 4435              		.thumb
 4436              		.thumb_func
 4438              	TIM_GetCapture2:
 4439              	.LFB177:
2033:./Library/stm32f4xx_tim.c **** 
2034:./Library/stm32f4xx_tim.c **** /**
2035:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 2 value.
2036:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2037:./Library/stm32f4xx_tim.c ****   *         peripheral.
2038:./Library/stm32f4xx_tim.c ****   * @retval Capture Compare 2 Register value.
2039:./Library/stm32f4xx_tim.c ****   */
2040:./Library/stm32f4xx_tim.c **** uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
2041:./Library/stm32f4xx_tim.c **** {
 4440              		.loc 1 2041 1
 4441              		.cfi_startproc
 4442              		@ args = 0, pretend = 0, frame = 8
 4443              		@ frame_needed = 1, uses_anonymous_args = 0
 4444              		@ link register save eliminated.
 4445 0000 80B4     		push	{r7}
 4446              	.LCFI321:
 4447              		.cfi_def_cfa_offset 4
 4448              		.cfi_offset 7, -4
 4449 0002 83B0     		sub	sp, sp, #12
 4450              	.LCFI322:
 4451              		.cfi_def_cfa_offset 16
 4452 0004 00AF     		add	r7, sp, #0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 114


 4453              	.LCFI323:
 4454              		.cfi_def_cfa_register 7
 4455 0006 7860     		str	r0, [r7, #4]
2042:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2043:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2044:./Library/stm32f4xx_tim.c **** 
2045:./Library/stm32f4xx_tim.c ****   /* Get the Capture 2 Register value */
2046:./Library/stm32f4xx_tim.c ****   return TIMx->CCR2;
 4456              		.loc 1 2046 14
 4457 0008 7B68     		ldr	r3, [r7, #4]
 4458 000a 9B6B     		ldr	r3, [r3, #56]
2047:./Library/stm32f4xx_tim.c **** }
 4459              		.loc 1 2047 1
 4460 000c 1846     		mov	r0, r3
 4461 000e 0C37     		adds	r7, r7, #12
 4462              	.LCFI324:
 4463              		.cfi_def_cfa_offset 4
 4464 0010 BD46     		mov	sp, r7
 4465              	.LCFI325:
 4466              		.cfi_def_cfa_register 13
 4467              		@ sp needed
 4468 0012 5DF8047B 		ldr	r7, [sp], #4
 4469              	.LCFI326:
 4470              		.cfi_restore 7
 4471              		.cfi_def_cfa_offset 0
 4472 0016 7047     		bx	lr
 4473              		.cfi_endproc
 4474              	.LFE177:
 4476              		.section	.text.TIM_GetCapture3,"ax",%progbits
 4477              		.align	1
 4478              		.global	TIM_GetCapture3
 4479              		.syntax unified
 4480              		.thumb
 4481              		.thumb_func
 4483              	TIM_GetCapture3:
 4484              	.LFB178:
2048:./Library/stm32f4xx_tim.c **** 
2049:./Library/stm32f4xx_tim.c **** /**
2050:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 3 value.
2051:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2052:./Library/stm32f4xx_tim.c ****   * @retval Capture Compare 3 Register value.
2053:./Library/stm32f4xx_tim.c ****   */
2054:./Library/stm32f4xx_tim.c **** uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
2055:./Library/stm32f4xx_tim.c **** {
 4485              		.loc 1 2055 1
 4486              		.cfi_startproc
 4487              		@ args = 0, pretend = 0, frame = 8
 4488              		@ frame_needed = 1, uses_anonymous_args = 0
 4489              		@ link register save eliminated.
 4490 0000 80B4     		push	{r7}
 4491              	.LCFI327:
 4492              		.cfi_def_cfa_offset 4
 4493              		.cfi_offset 7, -4
 4494 0002 83B0     		sub	sp, sp, #12
 4495              	.LCFI328:
 4496              		.cfi_def_cfa_offset 16
 4497 0004 00AF     		add	r7, sp, #0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 115


 4498              	.LCFI329:
 4499              		.cfi_def_cfa_register 7
 4500 0006 7860     		str	r0, [r7, #4]
2056:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2057:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
2058:./Library/stm32f4xx_tim.c **** 
2059:./Library/stm32f4xx_tim.c ****   /* Get the Capture 3 Register value */
2060:./Library/stm32f4xx_tim.c ****   return TIMx->CCR3;
 4501              		.loc 1 2060 14
 4502 0008 7B68     		ldr	r3, [r7, #4]
 4503 000a DB6B     		ldr	r3, [r3, #60]
2061:./Library/stm32f4xx_tim.c **** }
 4504              		.loc 1 2061 1
 4505 000c 1846     		mov	r0, r3
 4506 000e 0C37     		adds	r7, r7, #12
 4507              	.LCFI330:
 4508              		.cfi_def_cfa_offset 4
 4509 0010 BD46     		mov	sp, r7
 4510              	.LCFI331:
 4511              		.cfi_def_cfa_register 13
 4512              		@ sp needed
 4513 0012 5DF8047B 		ldr	r7, [sp], #4
 4514              	.LCFI332:
 4515              		.cfi_restore 7
 4516              		.cfi_def_cfa_offset 0
 4517 0016 7047     		bx	lr
 4518              		.cfi_endproc
 4519              	.LFE178:
 4521              		.section	.text.TIM_GetCapture4,"ax",%progbits
 4522              		.align	1
 4523              		.global	TIM_GetCapture4
 4524              		.syntax unified
 4525              		.thumb
 4526              		.thumb_func
 4528              	TIM_GetCapture4:
 4529              	.LFB179:
2062:./Library/stm32f4xx_tim.c **** 
2063:./Library/stm32f4xx_tim.c **** /**
2064:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 4 value.
2065:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2066:./Library/stm32f4xx_tim.c ****   * @retval Capture Compare 4 Register value.
2067:./Library/stm32f4xx_tim.c ****   */
2068:./Library/stm32f4xx_tim.c **** uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
2069:./Library/stm32f4xx_tim.c **** {
 4530              		.loc 1 2069 1
 4531              		.cfi_startproc
 4532              		@ args = 0, pretend = 0, frame = 8
 4533              		@ frame_needed = 1, uses_anonymous_args = 0
 4534              		@ link register save eliminated.
 4535 0000 80B4     		push	{r7}
 4536              	.LCFI333:
 4537              		.cfi_def_cfa_offset 4
 4538              		.cfi_offset 7, -4
 4539 0002 83B0     		sub	sp, sp, #12
 4540              	.LCFI334:
 4541              		.cfi_def_cfa_offset 16
 4542 0004 00AF     		add	r7, sp, #0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 116


 4543              	.LCFI335:
 4544              		.cfi_def_cfa_register 7
 4545 0006 7860     		str	r0, [r7, #4]
2070:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2071:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2072:./Library/stm32f4xx_tim.c **** 
2073:./Library/stm32f4xx_tim.c ****   /* Get the Capture 4 Register value */
2074:./Library/stm32f4xx_tim.c ****   return TIMx->CCR4;
 4546              		.loc 1 2074 14
 4547 0008 7B68     		ldr	r3, [r7, #4]
 4548 000a 1B6C     		ldr	r3, [r3, #64]
2075:./Library/stm32f4xx_tim.c **** }
 4549              		.loc 1 2075 1
 4550 000c 1846     		mov	r0, r3
 4551 000e 0C37     		adds	r7, r7, #12
 4552              	.LCFI336:
 4553              		.cfi_def_cfa_offset 4
 4554 0010 BD46     		mov	sp, r7
 4555              	.LCFI337:
 4556              		.cfi_def_cfa_register 13
 4557              		@ sp needed
 4558 0012 5DF8047B 		ldr	r7, [sp], #4
 4559              	.LCFI338:
 4560              		.cfi_restore 7
 4561              		.cfi_def_cfa_offset 0
 4562 0016 7047     		bx	lr
 4563              		.cfi_endproc
 4564              	.LFE179:
 4566              		.section	.text.TIM_SetIC1Prescaler,"ax",%progbits
 4567              		.align	1
 4568              		.global	TIM_SetIC1Prescaler
 4569              		.syntax unified
 4570              		.thumb
 4571              		.thumb_func
 4573              	TIM_SetIC1Prescaler:
 4574              	.LFB180:
2076:./Library/stm32f4xx_tim.c **** 
2077:./Library/stm32f4xx_tim.c **** /**
2078:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 1 prescaler.
2079:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
2080:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.
2081:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2082:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2083:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2084:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2085:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2086:./Library/stm32f4xx_tim.c ****   * @retval None
2087:./Library/stm32f4xx_tim.c ****   */
2088:./Library/stm32f4xx_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2089:./Library/stm32f4xx_tim.c **** {
 4575              		.loc 1 2089 1
 4576              		.cfi_startproc
 4577              		@ args = 0, pretend = 0, frame = 8
 4578              		@ frame_needed = 1, uses_anonymous_args = 0
 4579              		@ link register save eliminated.
 4580 0000 80B4     		push	{r7}
 4581              	.LCFI339:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 117


 4582              		.cfi_def_cfa_offset 4
 4583              		.cfi_offset 7, -4
 4584 0002 83B0     		sub	sp, sp, #12
 4585              	.LCFI340:
 4586              		.cfi_def_cfa_offset 16
 4587 0004 00AF     		add	r7, sp, #0
 4588              	.LCFI341:
 4589              		.cfi_def_cfa_register 7
 4590 0006 7860     		str	r0, [r7, #4]
 4591 0008 0B46     		mov	r3, r1
 4592 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2090:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2091:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2092:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2093:./Library/stm32f4xx_tim.c **** 
2094:./Library/stm32f4xx_tim.c ****   /* Reset the IC1PSC Bits */
2095:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 4593              		.loc 1 2095 15
 4594 000c 7B68     		ldr	r3, [r7, #4]
 4595 000e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 4596 0010 9BB2     		uxth	r3, r3
 4597 0012 23F00C03 		bic	r3, r3, #12
 4598 0016 9AB2     		uxth	r2, r3
 4599 0018 7B68     		ldr	r3, [r7, #4]
 4600 001a 1A83     		strh	r2, [r3, #24]	@ movhi
2096:./Library/stm32f4xx_tim.c **** 
2097:./Library/stm32f4xx_tim.c ****   /* Set the IC1PSC value */
2098:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
 4601              		.loc 1 2098 15
 4602 001c 7B68     		ldr	r3, [r7, #4]
 4603 001e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 4604 0020 9AB2     		uxth	r2, r3
 4605 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4606 0024 1343     		orrs	r3, r3, r2
 4607 0026 9AB2     		uxth	r2, r3
 4608 0028 7B68     		ldr	r3, [r7, #4]
 4609 002a 1A83     		strh	r2, [r3, #24]	@ movhi
2099:./Library/stm32f4xx_tim.c **** }
 4610              		.loc 1 2099 1
 4611 002c 00BF     		nop
 4612 002e 0C37     		adds	r7, r7, #12
 4613              	.LCFI342:
 4614              		.cfi_def_cfa_offset 4
 4615 0030 BD46     		mov	sp, r7
 4616              	.LCFI343:
 4617              		.cfi_def_cfa_register 13
 4618              		@ sp needed
 4619 0032 5DF8047B 		ldr	r7, [sp], #4
 4620              	.LCFI344:
 4621              		.cfi_restore 7
 4622              		.cfi_def_cfa_offset 0
 4623 0036 7047     		bx	lr
 4624              		.cfi_endproc
 4625              	.LFE180:
 4627              		.section	.text.TIM_SetIC2Prescaler,"ax",%progbits
 4628              		.align	1
 4629              		.global	TIM_SetIC2Prescaler
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 118


 4630              		.syntax unified
 4631              		.thumb
 4632              		.thumb_func
 4634              	TIM_SetIC2Prescaler:
 4635              	.LFB181:
2100:./Library/stm32f4xx_tim.c **** 
2101:./Library/stm32f4xx_tim.c **** /**
2102:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 2 prescaler.
2103:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2104:./Library/stm32f4xx_tim.c ****   *         peripheral.
2105:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.
2106:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2107:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2108:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2109:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2110:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2111:./Library/stm32f4xx_tim.c ****   * @retval None
2112:./Library/stm32f4xx_tim.c ****   */
2113:./Library/stm32f4xx_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2114:./Library/stm32f4xx_tim.c **** {
 4636              		.loc 1 2114 1
 4637              		.cfi_startproc
 4638              		@ args = 0, pretend = 0, frame = 8
 4639              		@ frame_needed = 1, uses_anonymous_args = 0
 4640              		@ link register save eliminated.
 4641 0000 80B4     		push	{r7}
 4642              	.LCFI345:
 4643              		.cfi_def_cfa_offset 4
 4644              		.cfi_offset 7, -4
 4645 0002 83B0     		sub	sp, sp, #12
 4646              	.LCFI346:
 4647              		.cfi_def_cfa_offset 16
 4648 0004 00AF     		add	r7, sp, #0
 4649              	.LCFI347:
 4650              		.cfi_def_cfa_register 7
 4651 0006 7860     		str	r0, [r7, #4]
 4652 0008 0B46     		mov	r3, r1
 4653 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2115:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2116:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2117:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2118:./Library/stm32f4xx_tim.c **** 
2119:./Library/stm32f4xx_tim.c ****   /* Reset the IC2PSC Bits */
2120:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 4654              		.loc 1 2120 15
 4655 000c 7B68     		ldr	r3, [r7, #4]
 4656 000e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 4657 0010 9BB2     		uxth	r3, r3
 4658 0012 23F44063 		bic	r3, r3, #3072
 4659 0016 9AB2     		uxth	r2, r3
 4660 0018 7B68     		ldr	r3, [r7, #4]
 4661 001a 1A83     		strh	r2, [r3, #24]	@ movhi
2121:./Library/stm32f4xx_tim.c **** 
2122:./Library/stm32f4xx_tim.c ****   /* Set the IC2PSC value */
2123:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 4662              		.loc 1 2123 15
 4663 001c 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 119


 4664 001e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 4665 0020 9AB2     		uxth	r2, r3
 4666              		.loc 1 2123 18
 4667 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4668 0024 1B02     		lsls	r3, r3, #8
 4669 0026 9BB2     		uxth	r3, r3
 4670              		.loc 1 2123 15
 4671 0028 1343     		orrs	r3, r3, r2
 4672 002a 9AB2     		uxth	r2, r3
 4673 002c 7B68     		ldr	r3, [r7, #4]
 4674 002e 1A83     		strh	r2, [r3, #24]	@ movhi
2124:./Library/stm32f4xx_tim.c **** }
 4675              		.loc 1 2124 1
 4676 0030 00BF     		nop
 4677 0032 0C37     		adds	r7, r7, #12
 4678              	.LCFI348:
 4679              		.cfi_def_cfa_offset 4
 4680 0034 BD46     		mov	sp, r7
 4681              	.LCFI349:
 4682              		.cfi_def_cfa_register 13
 4683              		@ sp needed
 4684 0036 5DF8047B 		ldr	r7, [sp], #4
 4685              	.LCFI350:
 4686              		.cfi_restore 7
 4687              		.cfi_def_cfa_offset 0
 4688 003a 7047     		bx	lr
 4689              		.cfi_endproc
 4690              	.LFE181:
 4692              		.section	.text.TIM_SetIC3Prescaler,"ax",%progbits
 4693              		.align	1
 4694              		.global	TIM_SetIC3Prescaler
 4695              		.syntax unified
 4696              		.thumb
 4697              		.thumb_func
 4699              	TIM_SetIC3Prescaler:
 4700              	.LFB182:
2125:./Library/stm32f4xx_tim.c **** 
2126:./Library/stm32f4xx_tim.c **** /**
2127:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 3 prescaler.
2128:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2129:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.
2130:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2131:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2132:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2133:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2134:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2135:./Library/stm32f4xx_tim.c ****   * @retval None
2136:./Library/stm32f4xx_tim.c ****   */
2137:./Library/stm32f4xx_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2138:./Library/stm32f4xx_tim.c **** {
 4701              		.loc 1 2138 1
 4702              		.cfi_startproc
 4703              		@ args = 0, pretend = 0, frame = 8
 4704              		@ frame_needed = 1, uses_anonymous_args = 0
 4705              		@ link register save eliminated.
 4706 0000 80B4     		push	{r7}
 4707              	.LCFI351:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 120


 4708              		.cfi_def_cfa_offset 4
 4709              		.cfi_offset 7, -4
 4710 0002 83B0     		sub	sp, sp, #12
 4711              	.LCFI352:
 4712              		.cfi_def_cfa_offset 16
 4713 0004 00AF     		add	r7, sp, #0
 4714              	.LCFI353:
 4715              		.cfi_def_cfa_register 7
 4716 0006 7860     		str	r0, [r7, #4]
 4717 0008 0B46     		mov	r3, r1
 4718 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2139:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2140:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2141:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2142:./Library/stm32f4xx_tim.c **** 
2143:./Library/stm32f4xx_tim.c ****   /* Reset the IC3PSC Bits */
2144:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 4719              		.loc 1 2144 15
 4720 000c 7B68     		ldr	r3, [r7, #4]
 4721 000e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 4722 0010 9BB2     		uxth	r3, r3
 4723 0012 23F00C03 		bic	r3, r3, #12
 4724 0016 9AB2     		uxth	r2, r3
 4725 0018 7B68     		ldr	r3, [r7, #4]
 4726 001a 9A83     		strh	r2, [r3, #28]	@ movhi
2145:./Library/stm32f4xx_tim.c **** 
2146:./Library/stm32f4xx_tim.c ****   /* Set the IC3PSC value */
2147:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
 4727              		.loc 1 2147 15
 4728 001c 7B68     		ldr	r3, [r7, #4]
 4729 001e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 4730 0020 9AB2     		uxth	r2, r3
 4731 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4732 0024 1343     		orrs	r3, r3, r2
 4733 0026 9AB2     		uxth	r2, r3
 4734 0028 7B68     		ldr	r3, [r7, #4]
 4735 002a 9A83     		strh	r2, [r3, #28]	@ movhi
2148:./Library/stm32f4xx_tim.c **** }
 4736              		.loc 1 2148 1
 4737 002c 00BF     		nop
 4738 002e 0C37     		adds	r7, r7, #12
 4739              	.LCFI354:
 4740              		.cfi_def_cfa_offset 4
 4741 0030 BD46     		mov	sp, r7
 4742              	.LCFI355:
 4743              		.cfi_def_cfa_register 13
 4744              		@ sp needed
 4745 0032 5DF8047B 		ldr	r7, [sp], #4
 4746              	.LCFI356:
 4747              		.cfi_restore 7
 4748              		.cfi_def_cfa_offset 0
 4749 0036 7047     		bx	lr
 4750              		.cfi_endproc
 4751              	.LFE182:
 4753              		.section	.text.TIM_SetIC4Prescaler,"ax",%progbits
 4754              		.align	1
 4755              		.global	TIM_SetIC4Prescaler
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 121


 4756              		.syntax unified
 4757              		.thumb
 4758              		.thumb_func
 4760              	TIM_SetIC4Prescaler:
 4761              	.LFB183:
2149:./Library/stm32f4xx_tim.c **** 
2150:./Library/stm32f4xx_tim.c **** /**
2151:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 4 prescaler.
2152:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2153:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.
2154:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2155:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2156:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2157:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2158:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2159:./Library/stm32f4xx_tim.c ****   * @retval None
2160:./Library/stm32f4xx_tim.c ****   */
2161:./Library/stm32f4xx_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2162:./Library/stm32f4xx_tim.c **** {  
 4762              		.loc 1 2162 1
 4763              		.cfi_startproc
 4764              		@ args = 0, pretend = 0, frame = 8
 4765              		@ frame_needed = 1, uses_anonymous_args = 0
 4766              		@ link register save eliminated.
 4767 0000 80B4     		push	{r7}
 4768              	.LCFI357:
 4769              		.cfi_def_cfa_offset 4
 4770              		.cfi_offset 7, -4
 4771 0002 83B0     		sub	sp, sp, #12
 4772              	.LCFI358:
 4773              		.cfi_def_cfa_offset 16
 4774 0004 00AF     		add	r7, sp, #0
 4775              	.LCFI359:
 4776              		.cfi_def_cfa_register 7
 4777 0006 7860     		str	r0, [r7, #4]
 4778 0008 0B46     		mov	r3, r1
 4779 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2163:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2164:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2165:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2166:./Library/stm32f4xx_tim.c **** 
2167:./Library/stm32f4xx_tim.c ****   /* Reset the IC4PSC Bits */
2168:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 4780              		.loc 1 2168 15
 4781 000c 7B68     		ldr	r3, [r7, #4]
 4782 000e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 4783 0010 9BB2     		uxth	r3, r3
 4784 0012 23F44063 		bic	r3, r3, #3072
 4785 0016 9AB2     		uxth	r2, r3
 4786 0018 7B68     		ldr	r3, [r7, #4]
 4787 001a 9A83     		strh	r2, [r3, #28]	@ movhi
2169:./Library/stm32f4xx_tim.c **** 
2170:./Library/stm32f4xx_tim.c ****   /* Set the IC4PSC value */
2171:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 4788              		.loc 1 2171 15
 4789 001c 7B68     		ldr	r3, [r7, #4]
 4790 001e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 122


 4791 0020 9AB2     		uxth	r2, r3
 4792              		.loc 1 2171 18
 4793 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4794 0024 1B02     		lsls	r3, r3, #8
 4795 0026 9BB2     		uxth	r3, r3
 4796              		.loc 1 2171 15
 4797 0028 1343     		orrs	r3, r3, r2
 4798 002a 9AB2     		uxth	r2, r3
 4799 002c 7B68     		ldr	r3, [r7, #4]
 4800 002e 9A83     		strh	r2, [r3, #28]	@ movhi
2172:./Library/stm32f4xx_tim.c **** }
 4801              		.loc 1 2172 1
 4802 0030 00BF     		nop
 4803 0032 0C37     		adds	r7, r7, #12
 4804              	.LCFI360:
 4805              		.cfi_def_cfa_offset 4
 4806 0034 BD46     		mov	sp, r7
 4807              	.LCFI361:
 4808              		.cfi_def_cfa_register 13
 4809              		@ sp needed
 4810 0036 5DF8047B 		ldr	r7, [sp], #4
 4811              	.LCFI362:
 4812              		.cfi_restore 7
 4813              		.cfi_def_cfa_offset 0
 4814 003a 7047     		bx	lr
 4815              		.cfi_endproc
 4816              	.LFE183:
 4818              		.section	.text.TIM_BDTRConfig,"ax",%progbits
 4819              		.align	1
 4820              		.global	TIM_BDTRConfig
 4821              		.syntax unified
 4822              		.thumb
 4823              		.thumb_func
 4825              	TIM_BDTRConfig:
 4826              	.LFB184:
2173:./Library/stm32f4xx_tim.c **** /**
2174:./Library/stm32f4xx_tim.c ****   * @}
2175:./Library/stm32f4xx_tim.c ****   */
2176:./Library/stm32f4xx_tim.c **** 
2177:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group4 Advanced-control timers (TIM1 and TIM8) specific features
2178:./Library/stm32f4xx_tim.c ****  *  @brief   Advanced-control timers (TIM1 and TIM8) specific features
2179:./Library/stm32f4xx_tim.c ****  *
2180:./Library/stm32f4xx_tim.c **** @verbatim   
2181:./Library/stm32f4xx_tim.c ****  ===============================================================================
2182:./Library/stm32f4xx_tim.c ****       ##### Advanced-control timers (TIM1 and TIM8) specific features #####
2183:./Library/stm32f4xx_tim.c ****  ===============================================================================  
2184:./Library/stm32f4xx_tim.c ****         
2185:./Library/stm32f4xx_tim.c ****              ##### TIM Driver: how to use the Break feature #####
2186:./Library/stm32f4xx_tim.c ****  ===============================================================================
2187:./Library/stm32f4xx_tim.c ****     [..] 
2188:./Library/stm32f4xx_tim.c ****     After configuring the Timer channel(s) in the appropriate Output Compare mode: 
2189:./Library/stm32f4xx_tim.c ****                          
2190:./Library/stm32f4xx_tim.c ****       (#) Fill the TIM_BDTRInitStruct with the desired parameters for the Timer
2191:./Library/stm32f4xx_tim.c ****           Break Polarity, dead time, Lock level, the OSSI/OSSR State and the 
2192:./Library/stm32f4xx_tim.c ****           AOE(automatic output enable).
2193:./Library/stm32f4xx_tim.c ****                
2194:./Library/stm32f4xx_tim.c ****       (#) Call TIM_BDTRConfig(TIMx, &TIM_BDTRInitStruct) to configure the Timer
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 123


2195:./Library/stm32f4xx_tim.c ****           
2196:./Library/stm32f4xx_tim.c ****       (#) Enable the Main Output using TIM_CtrlPWMOutputs(TIM1, ENABLE) 
2197:./Library/stm32f4xx_tim.c ****           
2198:./Library/stm32f4xx_tim.c ****       (#) Once the break even occurs, the Timer's output signals are put in reset
2199:./Library/stm32f4xx_tim.c ****           state or in a known state (according to the configuration made in
2200:./Library/stm32f4xx_tim.c ****           TIM_BDTRConfig() function).
2201:./Library/stm32f4xx_tim.c **** 
2202:./Library/stm32f4xx_tim.c **** @endverbatim
2203:./Library/stm32f4xx_tim.c ****   * @{
2204:./Library/stm32f4xx_tim.c ****   */
2205:./Library/stm32f4xx_tim.c **** 
2206:./Library/stm32f4xx_tim.c **** /**
2207:./Library/stm32f4xx_tim.c ****   * @brief  Configures the Break feature, dead time, Lock level, OSSI/OSSR State
2208:./Library/stm32f4xx_tim.c ****   *         and the AOE(automatic output enable).
2209:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM 
2210:./Library/stm32f4xx_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
2211:./Library/stm32f4xx_tim.c ****   *         contains the BDTR Register configuration  information for the TIM peripheral.
2212:./Library/stm32f4xx_tim.c ****   * @retval None
2213:./Library/stm32f4xx_tim.c ****   */
2214:./Library/stm32f4xx_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
2215:./Library/stm32f4xx_tim.c **** {
 4827              		.loc 1 2215 1
 4828              		.cfi_startproc
 4829              		@ args = 0, pretend = 0, frame = 8
 4830              		@ frame_needed = 1, uses_anonymous_args = 0
 4831              		@ link register save eliminated.
 4832 0000 80B4     		push	{r7}
 4833              	.LCFI363:
 4834              		.cfi_def_cfa_offset 4
 4835              		.cfi_offset 7, -4
 4836 0002 83B0     		sub	sp, sp, #12
 4837              	.LCFI364:
 4838              		.cfi_def_cfa_offset 16
 4839 0004 00AF     		add	r7, sp, #0
 4840              	.LCFI365:
 4841              		.cfi_def_cfa_register 7
 4842 0006 7860     		str	r0, [r7, #4]
 4843 0008 3960     		str	r1, [r7]
2216:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2217:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2218:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
2219:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
2220:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
2221:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
2222:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
2223:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
2224:./Library/stm32f4xx_tim.c **** 
2225:./Library/stm32f4xx_tim.c ****   /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
2226:./Library/stm32f4xx_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
2227:./Library/stm32f4xx_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 4844              		.loc 1 2227 44
 4845 000a 3B68     		ldr	r3, [r7]
 4846 000c 1A88     		ldrh	r2, [r3]
 4847              		.loc 1 2227 80
 4848 000e 3B68     		ldr	r3, [r7]
 4849 0010 5B88     		ldrh	r3, [r3, #2]
 4850              		.loc 1 2227 14
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 124


 4851 0012 1343     		orrs	r3, r3, r2
 4852 0014 9AB2     		uxth	r2, r3
2228:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 4853              		.loc 1 2228 32
 4854 0016 3B68     		ldr	r3, [r7]
 4855 0018 9B88     		ldrh	r3, [r3, #4]
2227:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 4856              		.loc 1 2227 14
 4857 001a 1343     		orrs	r3, r3, r2
 4858 001c 9AB2     		uxth	r2, r3
 4859              		.loc 1 2228 68
 4860 001e 3B68     		ldr	r3, [r7]
 4861 0020 DB88     		ldrh	r3, [r3, #6]
2227:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 4862              		.loc 1 2227 14
 4863 0022 1343     		orrs	r3, r3, r2
 4864 0024 9AB2     		uxth	r2, r3
2229:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 4865              		.loc 1 2229 32
 4866 0026 3B68     		ldr	r3, [r7]
 4867 0028 1B89     		ldrh	r3, [r3, #8]
2227:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 4868              		.loc 1 2227 14
 4869 002a 1343     		orrs	r3, r3, r2
 4870 002c 9AB2     		uxth	r2, r3
 4871              		.loc 1 2229 64
 4872 002e 3B68     		ldr	r3, [r7]
 4873 0030 5B89     		ldrh	r3, [r3, #10]
2227:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 4874              		.loc 1 2227 14
 4875 0032 1343     		orrs	r3, r3, r2
 4876 0034 9AB2     		uxth	r2, r3
2230:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 4877              		.loc 1 2230 32
 4878 0036 3B68     		ldr	r3, [r7]
 4879 0038 9B89     		ldrh	r3, [r3, #12]
2227:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 4880              		.loc 1 2227 14
 4881 003a 1343     		orrs	r3, r3, r2
 4882 003c 9AB2     		uxth	r2, r3
 4883 003e 7B68     		ldr	r3, [r7, #4]
 4884 0040 A3F84420 		strh	r2, [r3, #68]	@ movhi
2231:./Library/stm32f4xx_tim.c **** }
 4885              		.loc 1 2231 1
 4886 0044 00BF     		nop
 4887 0046 0C37     		adds	r7, r7, #12
 4888              	.LCFI366:
 4889              		.cfi_def_cfa_offset 4
 4890 0048 BD46     		mov	sp, r7
 4891              	.LCFI367:
 4892              		.cfi_def_cfa_register 13
 4893              		@ sp needed
 4894 004a 5DF8047B 		ldr	r7, [sp], #4
 4895              	.LCFI368:
 4896              		.cfi_restore 7
 4897              		.cfi_def_cfa_offset 0
 4898 004e 7047     		bx	lr
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 125


 4899              		.cfi_endproc
 4900              	.LFE184:
 4902              		.section	.text.TIM_BDTRStructInit,"ax",%progbits
 4903              		.align	1
 4904              		.global	TIM_BDTRStructInit
 4905              		.syntax unified
 4906              		.thumb
 4907              		.thumb_func
 4909              	TIM_BDTRStructInit:
 4910              	.LFB185:
2232:./Library/stm32f4xx_tim.c **** 
2233:./Library/stm32f4xx_tim.c **** /**
2234:./Library/stm32f4xx_tim.c ****   * @brief  Fills each TIM_BDTRInitStruct member with its default value.
2235:./Library/stm32f4xx_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
2236:./Library/stm32f4xx_tim.c ****   *         will be initialized.
2237:./Library/stm32f4xx_tim.c ****   * @retval None
2238:./Library/stm32f4xx_tim.c ****   */
2239:./Library/stm32f4xx_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
2240:./Library/stm32f4xx_tim.c **** {
 4911              		.loc 1 2240 1
 4912              		.cfi_startproc
 4913              		@ args = 0, pretend = 0, frame = 8
 4914              		@ frame_needed = 1, uses_anonymous_args = 0
 4915              		@ link register save eliminated.
 4916 0000 80B4     		push	{r7}
 4917              	.LCFI369:
 4918              		.cfi_def_cfa_offset 4
 4919              		.cfi_offset 7, -4
 4920 0002 83B0     		sub	sp, sp, #12
 4921              	.LCFI370:
 4922              		.cfi_def_cfa_offset 16
 4923 0004 00AF     		add	r7, sp, #0
 4924              	.LCFI371:
 4925              		.cfi_def_cfa_register 7
 4926 0006 7860     		str	r0, [r7, #4]
2241:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
2242:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 4927              		.loc 1 2242 37
 4928 0008 7B68     		ldr	r3, [r7, #4]
 4929 000a 0022     		movs	r2, #0
 4930 000c 1A80     		strh	r2, [r3]	@ movhi
2243:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 4931              		.loc 1 2243 37
 4932 000e 7B68     		ldr	r3, [r7, #4]
 4933 0010 0022     		movs	r2, #0
 4934 0012 5A80     		strh	r2, [r3, #2]	@ movhi
2244:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 4935              		.loc 1 2244 37
 4936 0014 7B68     		ldr	r3, [r7, #4]
 4937 0016 0022     		movs	r2, #0
 4938 0018 9A80     		strh	r2, [r3, #4]	@ movhi
2245:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 4939              		.loc 1 2245 36
 4940 001a 7B68     		ldr	r3, [r7, #4]
 4941 001c 0022     		movs	r2, #0
 4942 001e DA80     		strh	r2, [r3, #6]	@ movhi
2246:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 126


 4943              		.loc 1 2246 33
 4944 0020 7B68     		ldr	r3, [r7, #4]
 4945 0022 0022     		movs	r2, #0
 4946 0024 1A81     		strh	r2, [r3, #8]	@ movhi
2247:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 4947              		.loc 1 2247 41
 4948 0026 7B68     		ldr	r3, [r7, #4]
 4949 0028 0022     		movs	r2, #0
 4950 002a 5A81     		strh	r2, [r3, #10]	@ movhi
2248:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 4951              		.loc 1 2248 43
 4952 002c 7B68     		ldr	r3, [r7, #4]
 4953 002e 0022     		movs	r2, #0
 4954 0030 9A81     		strh	r2, [r3, #12]	@ movhi
2249:./Library/stm32f4xx_tim.c **** }
 4955              		.loc 1 2249 1
 4956 0032 00BF     		nop
 4957 0034 0C37     		adds	r7, r7, #12
 4958              	.LCFI372:
 4959              		.cfi_def_cfa_offset 4
 4960 0036 BD46     		mov	sp, r7
 4961              	.LCFI373:
 4962              		.cfi_def_cfa_register 13
 4963              		@ sp needed
 4964 0038 5DF8047B 		ldr	r7, [sp], #4
 4965              	.LCFI374:
 4966              		.cfi_restore 7
 4967              		.cfi_def_cfa_offset 0
 4968 003c 7047     		bx	lr
 4969              		.cfi_endproc
 4970              	.LFE185:
 4972              		.section	.text.TIM_CtrlPWMOutputs,"ax",%progbits
 4973              		.align	1
 4974              		.global	TIM_CtrlPWMOutputs
 4975              		.syntax unified
 4976              		.thumb
 4977              		.thumb_func
 4979              	TIM_CtrlPWMOutputs:
 4980              	.LFB186:
2250:./Library/stm32f4xx_tim.c **** 
2251:./Library/stm32f4xx_tim.c **** /**
2252:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM peripheral Main Outputs.
2253:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIMx peripheral.
2254:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIM peripheral Main Outputs.
2255:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2256:./Library/stm32f4xx_tim.c ****   * @retval None
2257:./Library/stm32f4xx_tim.c ****   */
2258:./Library/stm32f4xx_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
2259:./Library/stm32f4xx_tim.c **** {
 4981              		.loc 1 2259 1
 4982              		.cfi_startproc
 4983              		@ args = 0, pretend = 0, frame = 8
 4984              		@ frame_needed = 1, uses_anonymous_args = 0
 4985              		@ link register save eliminated.
 4986 0000 80B4     		push	{r7}
 4987              	.LCFI375:
 4988              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 127


 4989              		.cfi_offset 7, -4
 4990 0002 83B0     		sub	sp, sp, #12
 4991              	.LCFI376:
 4992              		.cfi_def_cfa_offset 16
 4993 0004 00AF     		add	r7, sp, #0
 4994              	.LCFI377:
 4995              		.cfi_def_cfa_register 7
 4996 0006 7860     		str	r0, [r7, #4]
 4997 0008 0B46     		mov	r3, r1
 4998 000a FB70     		strb	r3, [r7, #3]
2260:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2261:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2262:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2263:./Library/stm32f4xx_tim.c **** 
2264:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 4999              		.loc 1 2264 6
 5000 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5001 000e 002B     		cmp	r3, #0
 5002 0010 0CD0     		beq	.L138
2265:./Library/stm32f4xx_tim.c ****   {
2266:./Library/stm32f4xx_tim.c ****     /* Enable the TIM Main Output */
2267:./Library/stm32f4xx_tim.c ****     TIMx->BDTR |= TIM_BDTR_MOE;
 5003              		.loc 1 2267 16
 5004 0012 7B68     		ldr	r3, [r7, #4]
 5005 0014 B3F84430 		ldrh	r3, [r3, #68]	@ movhi
 5006 0018 9BB2     		uxth	r3, r3
 5007 001a 6FEA4343 		mvn	r3, r3, lsl #17
 5008 001e 6FEA5343 		mvn	r3, r3, lsr #17
 5009 0022 9AB2     		uxth	r2, r3
 5010 0024 7B68     		ldr	r3, [r7, #4]
 5011 0026 A3F84420 		strh	r2, [r3, #68]	@ movhi
2268:./Library/stm32f4xx_tim.c ****   }
2269:./Library/stm32f4xx_tim.c ****   else
2270:./Library/stm32f4xx_tim.c ****   {
2271:./Library/stm32f4xx_tim.c ****     /* Disable the TIM Main Output */
2272:./Library/stm32f4xx_tim.c ****     TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
2273:./Library/stm32f4xx_tim.c ****   }  
2274:./Library/stm32f4xx_tim.c **** }
 5012              		.loc 1 2274 1
 5013 002a 09E0     		b	.L140
 5014              	.L138:
2272:./Library/stm32f4xx_tim.c ****   }  
 5015              		.loc 1 2272 16
 5016 002c 7B68     		ldr	r3, [r7, #4]
 5017 002e B3F84430 		ldrh	r3, [r3, #68]	@ movhi
 5018 0032 9BB2     		uxth	r3, r3
 5019 0034 C3F30E03 		ubfx	r3, r3, #0, #15
 5020 0038 9AB2     		uxth	r2, r3
 5021 003a 7B68     		ldr	r3, [r7, #4]
 5022 003c A3F84420 		strh	r2, [r3, #68]	@ movhi
 5023              	.L140:
 5024              		.loc 1 2274 1
 5025 0040 00BF     		nop
 5026 0042 0C37     		adds	r7, r7, #12
 5027              	.LCFI378:
 5028              		.cfi_def_cfa_offset 4
 5029 0044 BD46     		mov	sp, r7
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 128


 5030              	.LCFI379:
 5031              		.cfi_def_cfa_register 13
 5032              		@ sp needed
 5033 0046 5DF8047B 		ldr	r7, [sp], #4
 5034              	.LCFI380:
 5035              		.cfi_restore 7
 5036              		.cfi_def_cfa_offset 0
 5037 004a 7047     		bx	lr
 5038              		.cfi_endproc
 5039              	.LFE186:
 5041              		.section	.text.TIM_SelectCOM,"ax",%progbits
 5042              		.align	1
 5043              		.global	TIM_SelectCOM
 5044              		.syntax unified
 5045              		.thumb
 5046              		.thumb_func
 5048              	TIM_SelectCOM:
 5049              	.LFB187:
2275:./Library/stm32f4xx_tim.c **** 
2276:./Library/stm32f4xx_tim.c **** /**
2277:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIM peripheral Commutation event.
2278:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
2279:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the Commutation event.
2280:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2281:./Library/stm32f4xx_tim.c ****   * @retval None
2282:./Library/stm32f4xx_tim.c ****   */
2283:./Library/stm32f4xx_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
2284:./Library/stm32f4xx_tim.c **** {
 5050              		.loc 1 2284 1
 5051              		.cfi_startproc
 5052              		@ args = 0, pretend = 0, frame = 8
 5053              		@ frame_needed = 1, uses_anonymous_args = 0
 5054              		@ link register save eliminated.
 5055 0000 80B4     		push	{r7}
 5056              	.LCFI381:
 5057              		.cfi_def_cfa_offset 4
 5058              		.cfi_offset 7, -4
 5059 0002 83B0     		sub	sp, sp, #12
 5060              	.LCFI382:
 5061              		.cfi_def_cfa_offset 16
 5062 0004 00AF     		add	r7, sp, #0
 5063              	.LCFI383:
 5064              		.cfi_def_cfa_register 7
 5065 0006 7860     		str	r0, [r7, #4]
 5066 0008 0B46     		mov	r3, r1
 5067 000a FB70     		strb	r3, [r7, #3]
2285:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2286:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2287:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2288:./Library/stm32f4xx_tim.c **** 
2289:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 5068              		.loc 1 2289 6
 5069 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5070 000e 002B     		cmp	r3, #0
 5071 0010 08D0     		beq	.L142
2290:./Library/stm32f4xx_tim.c ****   {
2291:./Library/stm32f4xx_tim.c ****     /* Set the COM Bit */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 129


2292:./Library/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCUS;
 5072              		.loc 1 2292 15
 5073 0012 7B68     		ldr	r3, [r7, #4]
 5074 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 5075 0016 9BB2     		uxth	r3, r3
 5076 0018 43F00403 		orr	r3, r3, #4
 5077 001c 9AB2     		uxth	r2, r3
 5078 001e 7B68     		ldr	r3, [r7, #4]
 5079 0020 9A80     		strh	r2, [r3, #4]	@ movhi
2293:./Library/stm32f4xx_tim.c ****   }
2294:./Library/stm32f4xx_tim.c ****   else
2295:./Library/stm32f4xx_tim.c ****   {
2296:./Library/stm32f4xx_tim.c ****     /* Reset the COM Bit */
2297:./Library/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
2298:./Library/stm32f4xx_tim.c ****   }
2299:./Library/stm32f4xx_tim.c **** }
 5080              		.loc 1 2299 1
 5081 0022 07E0     		b	.L144
 5082              	.L142:
2297:./Library/stm32f4xx_tim.c ****   }
 5083              		.loc 1 2297 15
 5084 0024 7B68     		ldr	r3, [r7, #4]
 5085 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 5086 0028 9BB2     		uxth	r3, r3
 5087 002a 23F00403 		bic	r3, r3, #4
 5088 002e 9AB2     		uxth	r2, r3
 5089 0030 7B68     		ldr	r3, [r7, #4]
 5090 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 5091              	.L144:
 5092              		.loc 1 2299 1
 5093 0034 00BF     		nop
 5094 0036 0C37     		adds	r7, r7, #12
 5095              	.LCFI384:
 5096              		.cfi_def_cfa_offset 4
 5097 0038 BD46     		mov	sp, r7
 5098              	.LCFI385:
 5099              		.cfi_def_cfa_register 13
 5100              		@ sp needed
 5101 003a 5DF8047B 		ldr	r7, [sp], #4
 5102              	.LCFI386:
 5103              		.cfi_restore 7
 5104              		.cfi_def_cfa_offset 0
 5105 003e 7047     		bx	lr
 5106              		.cfi_endproc
 5107              	.LFE187:
 5109              		.section	.text.TIM_CCPreloadControl,"ax",%progbits
 5110              		.align	1
 5111              		.global	TIM_CCPreloadControl
 5112              		.syntax unified
 5113              		.thumb
 5114              		.thumb_func
 5116              	TIM_CCPreloadControl:
 5117              	.LFB188:
2300:./Library/stm32f4xx_tim.c **** 
2301:./Library/stm32f4xx_tim.c **** /**
2302:./Library/stm32f4xx_tim.c ****   * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
2303:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 130


2304:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the Capture Compare Preload Control bit
2305:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2306:./Library/stm32f4xx_tim.c ****   * @retval None
2307:./Library/stm32f4xx_tim.c ****   */
2308:./Library/stm32f4xx_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
2309:./Library/stm32f4xx_tim.c **** { 
 5118              		.loc 1 2309 1
 5119              		.cfi_startproc
 5120              		@ args = 0, pretend = 0, frame = 8
 5121              		@ frame_needed = 1, uses_anonymous_args = 0
 5122              		@ link register save eliminated.
 5123 0000 80B4     		push	{r7}
 5124              	.LCFI387:
 5125              		.cfi_def_cfa_offset 4
 5126              		.cfi_offset 7, -4
 5127 0002 83B0     		sub	sp, sp, #12
 5128              	.LCFI388:
 5129              		.cfi_def_cfa_offset 16
 5130 0004 00AF     		add	r7, sp, #0
 5131              	.LCFI389:
 5132              		.cfi_def_cfa_register 7
 5133 0006 7860     		str	r0, [r7, #4]
 5134 0008 0B46     		mov	r3, r1
 5135 000a FB70     		strb	r3, [r7, #3]
2310:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2311:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2312:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2313:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 5136              		.loc 1 2313 6
 5137 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5138 000e 002B     		cmp	r3, #0
 5139 0010 08D0     		beq	.L146
2314:./Library/stm32f4xx_tim.c ****   {
2315:./Library/stm32f4xx_tim.c ****     /* Set the CCPC Bit */
2316:./Library/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCPC;
 5140              		.loc 1 2316 15
 5141 0012 7B68     		ldr	r3, [r7, #4]
 5142 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 5143 0016 9BB2     		uxth	r3, r3
 5144 0018 43F00103 		orr	r3, r3, #1
 5145 001c 9AB2     		uxth	r2, r3
 5146 001e 7B68     		ldr	r3, [r7, #4]
 5147 0020 9A80     		strh	r2, [r3, #4]	@ movhi
2317:./Library/stm32f4xx_tim.c ****   }
2318:./Library/stm32f4xx_tim.c ****   else
2319:./Library/stm32f4xx_tim.c ****   {
2320:./Library/stm32f4xx_tim.c ****     /* Reset the CCPC Bit */
2321:./Library/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
2322:./Library/stm32f4xx_tim.c ****   }
2323:./Library/stm32f4xx_tim.c **** }
 5148              		.loc 1 2323 1
 5149 0022 07E0     		b	.L148
 5150              	.L146:
2321:./Library/stm32f4xx_tim.c ****   }
 5151              		.loc 1 2321 15
 5152 0024 7B68     		ldr	r3, [r7, #4]
 5153 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 131


 5154 0028 9BB2     		uxth	r3, r3
 5155 002a 23F00103 		bic	r3, r3, #1
 5156 002e 9AB2     		uxth	r2, r3
 5157 0030 7B68     		ldr	r3, [r7, #4]
 5158 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 5159              	.L148:
 5160              		.loc 1 2323 1
 5161 0034 00BF     		nop
 5162 0036 0C37     		adds	r7, r7, #12
 5163              	.LCFI390:
 5164              		.cfi_def_cfa_offset 4
 5165 0038 BD46     		mov	sp, r7
 5166              	.LCFI391:
 5167              		.cfi_def_cfa_register 13
 5168              		@ sp needed
 5169 003a 5DF8047B 		ldr	r7, [sp], #4
 5170              	.LCFI392:
 5171              		.cfi_restore 7
 5172              		.cfi_def_cfa_offset 0
 5173 003e 7047     		bx	lr
 5174              		.cfi_endproc
 5175              	.LFE188:
 5177              		.section	.text.TIM_ITConfig,"ax",%progbits
 5178              		.align	1
 5179              		.global	TIM_ITConfig
 5180              		.syntax unified
 5181              		.thumb
 5182              		.thumb_func
 5184              	TIM_ITConfig:
 5185              	.LFB189:
2324:./Library/stm32f4xx_tim.c **** /**
2325:./Library/stm32f4xx_tim.c ****   * @}
2326:./Library/stm32f4xx_tim.c ****   */
2327:./Library/stm32f4xx_tim.c **** 
2328:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group5 Interrupts DMA and flags management functions
2329:./Library/stm32f4xx_tim.c ****  *  @brief    Interrupts, DMA and flags management functions 
2330:./Library/stm32f4xx_tim.c ****  *
2331:./Library/stm32f4xx_tim.c **** @verbatim   
2332:./Library/stm32f4xx_tim.c ****  ===============================================================================
2333:./Library/stm32f4xx_tim.c ****           ##### Interrupts, DMA and flags management functions #####
2334:./Library/stm32f4xx_tim.c ****  ===============================================================================  
2335:./Library/stm32f4xx_tim.c **** 
2336:./Library/stm32f4xx_tim.c **** @endverbatim
2337:./Library/stm32f4xx_tim.c ****   * @{
2338:./Library/stm32f4xx_tim.c ****   */
2339:./Library/stm32f4xx_tim.c **** 
2340:./Library/stm32f4xx_tim.c **** /**
2341:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the specified TIM interrupts.
2342:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIMx peripheral.
2343:./Library/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.
2344:./Library/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2345:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM update Interrupt source
2346:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2347:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2348:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2349:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2350:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 132


2351:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2352:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2353:./Library/stm32f4xx_tim.c ****   *  
2354:./Library/stm32f4xx_tim.c ****   * @note   For TIM6 and TIM7 only the parameter TIM_IT_Update can be used
2355:./Library/stm32f4xx_tim.c ****   * @note   For TIM9 and TIM12 only one of the following parameters can be used: TIM_IT_Update,
2356:./Library/stm32f4xx_tim.c ****   *          TIM_IT_CC1, TIM_IT_CC2 or TIM_IT_Trigger. 
2357:./Library/stm32f4xx_tim.c ****   * @note   For TIM10, TIM11, TIM13 and TIM14 only one of the following parameters can
2358:./Library/stm32f4xx_tim.c ****   *          be used: TIM_IT_Update or TIM_IT_CC1   
2359:./Library/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break can be used only with TIM1 and TIM8 
2360:./Library/stm32f4xx_tim.c ****   *        
2361:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIM interrupts.
2362:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2363:./Library/stm32f4xx_tim.c ****   * @retval None
2364:./Library/stm32f4xx_tim.c ****   */
2365:./Library/stm32f4xx_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
2366:./Library/stm32f4xx_tim.c **** {  
 5186              		.loc 1 2366 1
 5187              		.cfi_startproc
 5188              		@ args = 0, pretend = 0, frame = 8
 5189              		@ frame_needed = 1, uses_anonymous_args = 0
 5190              		@ link register save eliminated.
 5191 0000 80B4     		push	{r7}
 5192              	.LCFI393:
 5193              		.cfi_def_cfa_offset 4
 5194              		.cfi_offset 7, -4
 5195 0002 83B0     		sub	sp, sp, #12
 5196              	.LCFI394:
 5197              		.cfi_def_cfa_offset 16
 5198 0004 00AF     		add	r7, sp, #0
 5199              	.LCFI395:
 5200              		.cfi_def_cfa_register 7
 5201 0006 7860     		str	r0, [r7, #4]
 5202 0008 0B46     		mov	r3, r1
 5203 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 5204 000c 1346     		mov	r3, r2
 5205 000e 7B70     		strb	r3, [r7, #1]
2367:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2368:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2369:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
2370:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2371:./Library/stm32f4xx_tim.c ****   
2372:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 5206              		.loc 1 2372 6
 5207 0010 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 5208 0012 002B     		cmp	r3, #0
 5209 0014 08D0     		beq	.L150
2373:./Library/stm32f4xx_tim.c ****   {
2374:./Library/stm32f4xx_tim.c ****     /* Enable the Interrupt sources */
2375:./Library/stm32f4xx_tim.c ****     TIMx->DIER |= TIM_IT;
 5210              		.loc 1 2375 16
 5211 0016 7B68     		ldr	r3, [r7, #4]
 5212 0018 9B89     		ldrh	r3, [r3, #12]	@ movhi
 5213 001a 9AB2     		uxth	r2, r3
 5214 001c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5215 001e 1343     		orrs	r3, r3, r2
 5216 0020 9AB2     		uxth	r2, r3
 5217 0022 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 133


 5218 0024 9A81     		strh	r2, [r3, #12]	@ movhi
2376:./Library/stm32f4xx_tim.c ****   }
2377:./Library/stm32f4xx_tim.c ****   else
2378:./Library/stm32f4xx_tim.c ****   {
2379:./Library/stm32f4xx_tim.c ****     /* Disable the Interrupt sources */
2380:./Library/stm32f4xx_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_IT;
2381:./Library/stm32f4xx_tim.c ****   }
2382:./Library/stm32f4xx_tim.c **** }
 5219              		.loc 1 2382 1
 5220 0026 09E0     		b	.L152
 5221              	.L150:
2380:./Library/stm32f4xx_tim.c ****   }
 5222              		.loc 1 2380 16
 5223 0028 7B68     		ldr	r3, [r7, #4]
 5224 002a 9B89     		ldrh	r3, [r3, #12]	@ movhi
 5225 002c 9AB2     		uxth	r2, r3
2380:./Library/stm32f4xx_tim.c ****   }
 5226              		.loc 1 2380 19
 5227 002e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5228 0030 DB43     		mvns	r3, r3
 5229 0032 9BB2     		uxth	r3, r3
2380:./Library/stm32f4xx_tim.c ****   }
 5230              		.loc 1 2380 16
 5231 0034 1340     		ands	r3, r3, r2
 5232 0036 9AB2     		uxth	r2, r3
 5233 0038 7B68     		ldr	r3, [r7, #4]
 5234 003a 9A81     		strh	r2, [r3, #12]	@ movhi
 5235              	.L152:
 5236              		.loc 1 2382 1
 5237 003c 00BF     		nop
 5238 003e 0C37     		adds	r7, r7, #12
 5239              	.LCFI396:
 5240              		.cfi_def_cfa_offset 4
 5241 0040 BD46     		mov	sp, r7
 5242              	.LCFI397:
 5243              		.cfi_def_cfa_register 13
 5244              		@ sp needed
 5245 0042 5DF8047B 		ldr	r7, [sp], #4
 5246              	.LCFI398:
 5247              		.cfi_restore 7
 5248              		.cfi_def_cfa_offset 0
 5249 0046 7047     		bx	lr
 5250              		.cfi_endproc
 5251              	.LFE189:
 5253              		.section	.text.TIM_GenerateEvent,"ax",%progbits
 5254              		.align	1
 5255              		.global	TIM_GenerateEvent
 5256              		.syntax unified
 5257              		.thumb
 5258              		.thumb_func
 5260              	TIM_GenerateEvent:
 5261              	.LFB190:
2383:./Library/stm32f4xx_tim.c **** 
2384:./Library/stm32f4xx_tim.c **** /**
2385:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx event to be generate by software.
2386:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2387:./Library/stm32f4xx_tim.c ****   * @param  TIM_EventSource: specifies the event source.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 134


2388:./Library/stm32f4xx_tim.c ****   *          This parameter can be one or more of the following values:	   
2389:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Update: Timer update Event source
2390:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
2391:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
2392:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
2393:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
2394:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_COM: Timer COM event source  
2395:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Trigger: Timer Trigger Event source
2396:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Break: Timer Break event source
2397:./Library/stm32f4xx_tim.c ****   * 
2398:./Library/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can only generate an update event. 
2399:./Library/stm32f4xx_tim.c ****   * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
2400:./Library/stm32f4xx_tim.c ****   *        
2401:./Library/stm32f4xx_tim.c ****   * @retval None
2402:./Library/stm32f4xx_tim.c ****   */
2403:./Library/stm32f4xx_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
2404:./Library/stm32f4xx_tim.c **** { 
 5262              		.loc 1 2404 1
 5263              		.cfi_startproc
 5264              		@ args = 0, pretend = 0, frame = 8
 5265              		@ frame_needed = 1, uses_anonymous_args = 0
 5266              		@ link register save eliminated.
 5267 0000 80B4     		push	{r7}
 5268              	.LCFI399:
 5269              		.cfi_def_cfa_offset 4
 5270              		.cfi_offset 7, -4
 5271 0002 83B0     		sub	sp, sp, #12
 5272              	.LCFI400:
 5273              		.cfi_def_cfa_offset 16
 5274 0004 00AF     		add	r7, sp, #0
 5275              	.LCFI401:
 5276              		.cfi_def_cfa_register 7
 5277 0006 7860     		str	r0, [r7, #4]
 5278 0008 0B46     		mov	r3, r1
 5279 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2405:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2406:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2407:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
2408:./Library/stm32f4xx_tim.c ****  
2409:./Library/stm32f4xx_tim.c ****   /* Set the event sources */
2410:./Library/stm32f4xx_tim.c ****   TIMx->EGR = TIM_EventSource;
 5280              		.loc 1 2410 13
 5281 000c 7B68     		ldr	r3, [r7, #4]
 5282 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 5283 0010 9A82     		strh	r2, [r3, #20]	@ movhi
2411:./Library/stm32f4xx_tim.c **** }
 5284              		.loc 1 2411 1
 5285 0012 00BF     		nop
 5286 0014 0C37     		adds	r7, r7, #12
 5287              	.LCFI402:
 5288              		.cfi_def_cfa_offset 4
 5289 0016 BD46     		mov	sp, r7
 5290              	.LCFI403:
 5291              		.cfi_def_cfa_register 13
 5292              		@ sp needed
 5293 0018 5DF8047B 		ldr	r7, [sp], #4
 5294              	.LCFI404:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 135


 5295              		.cfi_restore 7
 5296              		.cfi_def_cfa_offset 0
 5297 001c 7047     		bx	lr
 5298              		.cfi_endproc
 5299              	.LFE190:
 5301              		.section	.text.TIM_GetFlagStatus,"ax",%progbits
 5302              		.align	1
 5303              		.global	TIM_GetFlagStatus
 5304              		.syntax unified
 5305              		.thumb
 5306              		.thumb_func
 5308              	TIM_GetFlagStatus:
 5309              	.LFB191:
2412:./Library/stm32f4xx_tim.c **** 
2413:./Library/stm32f4xx_tim.c **** /**
2414:./Library/stm32f4xx_tim.c ****   * @brief  Checks whether the specified TIM flag is set or not.
2415:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2416:./Library/stm32f4xx_tim.c ****   * @param  TIM_FLAG: specifies the flag to check.
2417:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2418:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Update: TIM update Flag
2419:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2420:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2421:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2422:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2423:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_COM: TIM Commutation Flag
2424:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Trigger: TIM Trigger Flag
2425:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Break: TIM Break Flag
2426:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag
2427:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag
2428:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag
2429:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag
2430:./Library/stm32f4xx_tim.c ****   *
2431:./Library/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can have only one update flag. 
2432:./Library/stm32f4xx_tim.c ****   * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
2433:./Library/stm32f4xx_tim.c ****   *
2434:./Library/stm32f4xx_tim.c ****   * @retval The new state of TIM_FLAG (SET or RESET).
2435:./Library/stm32f4xx_tim.c ****   */
2436:./Library/stm32f4xx_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2437:./Library/stm32f4xx_tim.c **** { 
 5310              		.loc 1 2437 1
 5311              		.cfi_startproc
 5312              		@ args = 0, pretend = 0, frame = 16
 5313              		@ frame_needed = 1, uses_anonymous_args = 0
 5314              		@ link register save eliminated.
 5315 0000 80B4     		push	{r7}
 5316              	.LCFI405:
 5317              		.cfi_def_cfa_offset 4
 5318              		.cfi_offset 7, -4
 5319 0002 85B0     		sub	sp, sp, #20
 5320              	.LCFI406:
 5321              		.cfi_def_cfa_offset 24
 5322 0004 00AF     		add	r7, sp, #0
 5323              	.LCFI407:
 5324              		.cfi_def_cfa_register 7
 5325 0006 7860     		str	r0, [r7, #4]
 5326 0008 0B46     		mov	r3, r1
 5327 000a 7B80     		strh	r3, [r7, #2]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 136


2438:./Library/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
 5328              		.loc 1 2438 12
 5329 000c 0023     		movs	r3, #0
 5330 000e FB73     		strb	r3, [r7, #15]
2439:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2440:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2441:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
2442:./Library/stm32f4xx_tim.c **** 
2443:./Library/stm32f4xx_tim.c ****   
2444:./Library/stm32f4xx_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 5331              		.loc 1 2444 12
 5332 0010 7B68     		ldr	r3, [r7, #4]
 5333 0012 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 5334 0014 9AB2     		uxth	r2, r3
 5335              		.loc 1 2444 29
 5336 0016 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5337 0018 1340     		ands	r3, r3, r2
 5338 001a 9BB2     		uxth	r3, r3
 5339              		.loc 1 2444 6
 5340 001c 002B     		cmp	r3, #0
 5341 001e 02D0     		beq	.L155
2445:./Library/stm32f4xx_tim.c ****   {
2446:./Library/stm32f4xx_tim.c ****     bitstatus = SET;
 5342              		.loc 1 2446 15
 5343 0020 0123     		movs	r3, #1
 5344 0022 FB73     		strb	r3, [r7, #15]
 5345 0024 01E0     		b	.L156
 5346              	.L155:
2447:./Library/stm32f4xx_tim.c ****   }
2448:./Library/stm32f4xx_tim.c ****   else
2449:./Library/stm32f4xx_tim.c ****   {
2450:./Library/stm32f4xx_tim.c ****     bitstatus = RESET;
 5347              		.loc 1 2450 15
 5348 0026 0023     		movs	r3, #0
 5349 0028 FB73     		strb	r3, [r7, #15]
 5350              	.L156:
2451:./Library/stm32f4xx_tim.c ****   }
2452:./Library/stm32f4xx_tim.c ****   return bitstatus;
 5351              		.loc 1 2452 10
 5352 002a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2453:./Library/stm32f4xx_tim.c **** }
 5353              		.loc 1 2453 1
 5354 002c 1846     		mov	r0, r3
 5355 002e 1437     		adds	r7, r7, #20
 5356              	.LCFI408:
 5357              		.cfi_def_cfa_offset 4
 5358 0030 BD46     		mov	sp, r7
 5359              	.LCFI409:
 5360              		.cfi_def_cfa_register 13
 5361              		@ sp needed
 5362 0032 5DF8047B 		ldr	r7, [sp], #4
 5363              	.LCFI410:
 5364              		.cfi_restore 7
 5365              		.cfi_def_cfa_offset 0
 5366 0036 7047     		bx	lr
 5367              		.cfi_endproc
 5368              	.LFE191:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 137


 5370              		.section	.text.TIM_ClearFlag,"ax",%progbits
 5371              		.align	1
 5372              		.global	TIM_ClearFlag
 5373              		.syntax unified
 5374              		.thumb
 5375              		.thumb_func
 5377              	TIM_ClearFlag:
 5378              	.LFB192:
2454:./Library/stm32f4xx_tim.c **** 
2455:./Library/stm32f4xx_tim.c **** /**
2456:./Library/stm32f4xx_tim.c ****   * @brief  Clears the TIMx's pending flags.
2457:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2458:./Library/stm32f4xx_tim.c ****   * @param  TIM_FLAG: specifies the flag bit to clear.
2459:./Library/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2460:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Update: TIM update Flag
2461:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2462:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2463:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2464:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2465:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_COM: TIM Commutation Flag
2466:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Trigger: TIM Trigger Flag
2467:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Break: TIM Break Flag
2468:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag
2469:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag
2470:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag
2471:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag
2472:./Library/stm32f4xx_tim.c ****   *
2473:./Library/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can have only one update flag. 
2474:./Library/stm32f4xx_tim.c ****   * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
2475:./Library/stm32f4xx_tim.c ****   *    
2476:./Library/stm32f4xx_tim.c ****   * @retval None
2477:./Library/stm32f4xx_tim.c ****   */
2478:./Library/stm32f4xx_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2479:./Library/stm32f4xx_tim.c **** {  
 5379              		.loc 1 2479 1
 5380              		.cfi_startproc
 5381              		@ args = 0, pretend = 0, frame = 8
 5382              		@ frame_needed = 1, uses_anonymous_args = 0
 5383              		@ link register save eliminated.
 5384 0000 80B4     		push	{r7}
 5385              	.LCFI411:
 5386              		.cfi_def_cfa_offset 4
 5387              		.cfi_offset 7, -4
 5388 0002 83B0     		sub	sp, sp, #12
 5389              	.LCFI412:
 5390              		.cfi_def_cfa_offset 16
 5391 0004 00AF     		add	r7, sp, #0
 5392              	.LCFI413:
 5393              		.cfi_def_cfa_register 7
 5394 0006 7860     		str	r0, [r7, #4]
 5395 0008 0B46     		mov	r3, r1
 5396 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2480:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2481:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2482:./Library/stm32f4xx_tim.c ****    
2483:./Library/stm32f4xx_tim.c ****   /* Clear the flags */
2484:./Library/stm32f4xx_tim.c ****   TIMx->SR = (uint16_t)~TIM_FLAG;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 138


 5397              		.loc 1 2484 14
 5398 000c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5399 000e DB43     		mvns	r3, r3
 5400 0010 9AB2     		uxth	r2, r3
 5401              		.loc 1 2484 12
 5402 0012 7B68     		ldr	r3, [r7, #4]
 5403 0014 1A82     		strh	r2, [r3, #16]	@ movhi
2485:./Library/stm32f4xx_tim.c **** }
 5404              		.loc 1 2485 1
 5405 0016 00BF     		nop
 5406 0018 0C37     		adds	r7, r7, #12
 5407              	.LCFI414:
 5408              		.cfi_def_cfa_offset 4
 5409 001a BD46     		mov	sp, r7
 5410              	.LCFI415:
 5411              		.cfi_def_cfa_register 13
 5412              		@ sp needed
 5413 001c 5DF8047B 		ldr	r7, [sp], #4
 5414              	.LCFI416:
 5415              		.cfi_restore 7
 5416              		.cfi_def_cfa_offset 0
 5417 0020 7047     		bx	lr
 5418              		.cfi_endproc
 5419              	.LFE192:
 5421              		.section	.text.TIM_GetITStatus,"ax",%progbits
 5422              		.align	1
 5423              		.global	TIM_GetITStatus
 5424              		.syntax unified
 5425              		.thumb
 5426              		.thumb_func
 5428              	TIM_GetITStatus:
 5429              	.LFB193:
2486:./Library/stm32f4xx_tim.c **** 
2487:./Library/stm32f4xx_tim.c **** /**
2488:./Library/stm32f4xx_tim.c ****   * @brief  Checks whether the TIM interrupt has occurred or not.
2489:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2490:./Library/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the TIM interrupt source to check.
2491:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2492:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM update Interrupt source
2493:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2494:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2495:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2496:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2497:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2498:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2499:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2500:./Library/stm32f4xx_tim.c ****   *
2501:./Library/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can generate only an update interrupt.
2502:./Library/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
2503:./Library/stm32f4xx_tim.c ****   *     
2504:./Library/stm32f4xx_tim.c ****   * @retval The new state of the TIM_IT(SET or RESET).
2505:./Library/stm32f4xx_tim.c ****   */
2506:./Library/stm32f4xx_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2507:./Library/stm32f4xx_tim.c **** {
 5430              		.loc 1 2507 1
 5431              		.cfi_startproc
 5432              		@ args = 0, pretend = 0, frame = 16
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 139


 5433              		@ frame_needed = 1, uses_anonymous_args = 0
 5434              		@ link register save eliminated.
 5435 0000 80B4     		push	{r7}
 5436              	.LCFI417:
 5437              		.cfi_def_cfa_offset 4
 5438              		.cfi_offset 7, -4
 5439 0002 85B0     		sub	sp, sp, #20
 5440              	.LCFI418:
 5441              		.cfi_def_cfa_offset 24
 5442 0004 00AF     		add	r7, sp, #0
 5443              	.LCFI419:
 5444              		.cfi_def_cfa_register 7
 5445 0006 7860     		str	r0, [r7, #4]
 5446 0008 0B46     		mov	r3, r1
 5447 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2508:./Library/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
 5448              		.loc 1 2508 12
 5449 000c 0023     		movs	r3, #0
 5450 000e FB73     		strb	r3, [r7, #15]
2509:./Library/stm32f4xx_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
 5451              		.loc 1 2509 12
 5452 0010 0023     		movs	r3, #0
 5453 0012 BB81     		strh	r3, [r7, #12]	@ movhi
 5454              		.loc 1 2509 28
 5455 0014 0023     		movs	r3, #0
 5456 0016 7B81     		strh	r3, [r7, #10]	@ movhi
2510:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2511:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2512:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
2513:./Library/stm32f4xx_tim.c ****    
2514:./Library/stm32f4xx_tim.c ****   itstatus = TIMx->SR & TIM_IT;
 5457              		.loc 1 2514 18
 5458 0018 7B68     		ldr	r3, [r7, #4]
 5459 001a 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 5460 001c 9AB2     		uxth	r2, r3
 5461              		.loc 1 2514 12
 5462 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5463 0020 1340     		ands	r3, r3, r2
 5464 0022 BB81     		strh	r3, [r7, #12]	@ movhi
2515:./Library/stm32f4xx_tim.c ****   
2516:./Library/stm32f4xx_tim.c ****   itenable = TIMx->DIER & TIM_IT;
 5465              		.loc 1 2516 18
 5466 0024 7B68     		ldr	r3, [r7, #4]
 5467 0026 9B89     		ldrh	r3, [r3, #12]	@ movhi
 5468 0028 9AB2     		uxth	r2, r3
 5469              		.loc 1 2516 12
 5470 002a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5471 002c 1340     		ands	r3, r3, r2
 5472 002e 7B81     		strh	r3, [r7, #10]	@ movhi
2517:./Library/stm32f4xx_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 5473              		.loc 1 2517 6
 5474 0030 BB89     		ldrh	r3, [r7, #12]
 5475 0032 002B     		cmp	r3, #0
 5476 0034 05D0     		beq	.L160
 5477              		.loc 1 2517 37 discriminator 1
 5478 0036 7B89     		ldrh	r3, [r7, #10]
 5479 0038 002B     		cmp	r3, #0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 140


 5480 003a 02D0     		beq	.L160
2518:./Library/stm32f4xx_tim.c ****   {
2519:./Library/stm32f4xx_tim.c ****     bitstatus = SET;
 5481              		.loc 1 2519 15
 5482 003c 0123     		movs	r3, #1
 5483 003e FB73     		strb	r3, [r7, #15]
 5484 0040 01E0     		b	.L161
 5485              	.L160:
2520:./Library/stm32f4xx_tim.c ****   }
2521:./Library/stm32f4xx_tim.c ****   else
2522:./Library/stm32f4xx_tim.c ****   {
2523:./Library/stm32f4xx_tim.c ****     bitstatus = RESET;
 5486              		.loc 1 2523 15
 5487 0042 0023     		movs	r3, #0
 5488 0044 FB73     		strb	r3, [r7, #15]
 5489              	.L161:
2524:./Library/stm32f4xx_tim.c ****   }
2525:./Library/stm32f4xx_tim.c ****   return bitstatus;
 5490              		.loc 1 2525 10
 5491 0046 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2526:./Library/stm32f4xx_tim.c **** }
 5492              		.loc 1 2526 1
 5493 0048 1846     		mov	r0, r3
 5494 004a 1437     		adds	r7, r7, #20
 5495              	.LCFI420:
 5496              		.cfi_def_cfa_offset 4
 5497 004c BD46     		mov	sp, r7
 5498              	.LCFI421:
 5499              		.cfi_def_cfa_register 13
 5500              		@ sp needed
 5501 004e 5DF8047B 		ldr	r7, [sp], #4
 5502              	.LCFI422:
 5503              		.cfi_restore 7
 5504              		.cfi_def_cfa_offset 0
 5505 0052 7047     		bx	lr
 5506              		.cfi_endproc
 5507              	.LFE193:
 5509              		.section	.text.TIM_ClearITPendingBit,"ax",%progbits
 5510              		.align	1
 5511              		.global	TIM_ClearITPendingBit
 5512              		.syntax unified
 5513              		.thumb
 5514              		.thumb_func
 5516              	TIM_ClearITPendingBit:
 5517              	.LFB194:
2527:./Library/stm32f4xx_tim.c **** 
2528:./Library/stm32f4xx_tim.c **** /**
2529:./Library/stm32f4xx_tim.c ****   * @brief  Clears the TIMx's interrupt pending bits.
2530:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2531:./Library/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the pending bit to clear.
2532:./Library/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2533:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM1 update Interrupt source
2534:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2535:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2536:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2537:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2538:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 141


2539:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2540:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2541:./Library/stm32f4xx_tim.c ****   *
2542:./Library/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can generate only an update interrupt.
2543:./Library/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
2544:./Library/stm32f4xx_tim.c ****   *      
2545:./Library/stm32f4xx_tim.c ****   * @retval None
2546:./Library/stm32f4xx_tim.c ****   */
2547:./Library/stm32f4xx_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2548:./Library/stm32f4xx_tim.c **** {
 5518              		.loc 1 2548 1
 5519              		.cfi_startproc
 5520              		@ args = 0, pretend = 0, frame = 8
 5521              		@ frame_needed = 1, uses_anonymous_args = 0
 5522              		@ link register save eliminated.
 5523 0000 80B4     		push	{r7}
 5524              	.LCFI423:
 5525              		.cfi_def_cfa_offset 4
 5526              		.cfi_offset 7, -4
 5527 0002 83B0     		sub	sp, sp, #12
 5528              	.LCFI424:
 5529              		.cfi_def_cfa_offset 16
 5530 0004 00AF     		add	r7, sp, #0
 5531              	.LCFI425:
 5532              		.cfi_def_cfa_register 7
 5533 0006 7860     		str	r0, [r7, #4]
 5534 0008 0B46     		mov	r3, r1
 5535 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2549:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2550:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2551:./Library/stm32f4xx_tim.c **** 
2552:./Library/stm32f4xx_tim.c ****   /* Clear the IT pending Bit */
2553:./Library/stm32f4xx_tim.c ****   TIMx->SR = (uint16_t)~TIM_IT;
 5536              		.loc 1 2553 14
 5537 000c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5538 000e DB43     		mvns	r3, r3
 5539 0010 9AB2     		uxth	r2, r3
 5540              		.loc 1 2553 12
 5541 0012 7B68     		ldr	r3, [r7, #4]
 5542 0014 1A82     		strh	r2, [r3, #16]	@ movhi
2554:./Library/stm32f4xx_tim.c **** }
 5543              		.loc 1 2554 1
 5544 0016 00BF     		nop
 5545 0018 0C37     		adds	r7, r7, #12
 5546              	.LCFI426:
 5547              		.cfi_def_cfa_offset 4
 5548 001a BD46     		mov	sp, r7
 5549              	.LCFI427:
 5550              		.cfi_def_cfa_register 13
 5551              		@ sp needed
 5552 001c 5DF8047B 		ldr	r7, [sp], #4
 5553              	.LCFI428:
 5554              		.cfi_restore 7
 5555              		.cfi_def_cfa_offset 0
 5556 0020 7047     		bx	lr
 5557              		.cfi_endproc
 5558              	.LFE194:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 142


 5560              		.section	.text.TIM_DMAConfig,"ax",%progbits
 5561              		.align	1
 5562              		.global	TIM_DMAConfig
 5563              		.syntax unified
 5564              		.thumb
 5565              		.thumb_func
 5567              	TIM_DMAConfig:
 5568              	.LFB195:
2555:./Library/stm32f4xx_tim.c **** 
2556:./Library/stm32f4xx_tim.c **** /**
2557:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx's DMA interface.
2558:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2559:./Library/stm32f4xx_tim.c ****   * @param  TIM_DMABase: DMA Base address.
2560:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2561:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CR1  
2562:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CR2
2563:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_SMCR
2564:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_DIER
2565:./Library/stm32f4xx_tim.c ****   *            @arg TIM1_DMABase_SR
2566:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_EGR
2567:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCMR1
2568:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCMR2
2569:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCER
2570:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CNT   
2571:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_PSC   
2572:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_ARR
2573:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_RCR
2574:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR1
2575:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR2
2576:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR3  
2577:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR4
2578:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_BDTR
2579:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_DCR
2580:./Library/stm32f4xx_tim.c ****   * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
2581:./Library/stm32f4xx_tim.c ****   *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
2582:./Library/stm32f4xx_tim.c ****   * @retval None
2583:./Library/stm32f4xx_tim.c ****   */
2584:./Library/stm32f4xx_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
2585:./Library/stm32f4xx_tim.c **** {
 5569              		.loc 1 2585 1
 5570              		.cfi_startproc
 5571              		@ args = 0, pretend = 0, frame = 8
 5572              		@ frame_needed = 1, uses_anonymous_args = 0
 5573              		@ link register save eliminated.
 5574 0000 80B4     		push	{r7}
 5575              	.LCFI429:
 5576              		.cfi_def_cfa_offset 4
 5577              		.cfi_offset 7, -4
 5578 0002 83B0     		sub	sp, sp, #12
 5579              	.LCFI430:
 5580              		.cfi_def_cfa_offset 16
 5581 0004 00AF     		add	r7, sp, #0
 5582              	.LCFI431:
 5583              		.cfi_def_cfa_register 7
 5584 0006 7860     		str	r0, [r7, #4]
 5585 0008 0B46     		mov	r3, r1
 5586 000a 7B80     		strh	r3, [r7, #2]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 143


 5587 000c 1346     		mov	r3, r2	@ movhi
 5588 000e 3B80     		strh	r3, [r7]	@ movhi
2586:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2587:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2588:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
2589:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
2590:./Library/stm32f4xx_tim.c **** 
2591:./Library/stm32f4xx_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
2592:./Library/stm32f4xx_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 5589              		.loc 1 2592 13
 5590 0010 7A88     		ldrh	r2, [r7, #2]	@ movhi
 5591 0012 3B88     		ldrh	r3, [r7]	@ movhi
 5592 0014 1343     		orrs	r3, r3, r2
 5593 0016 9AB2     		uxth	r2, r3
 5594 0018 7B68     		ldr	r3, [r7, #4]
 5595 001a A3F84820 		strh	r2, [r3, #72]	@ movhi
2593:./Library/stm32f4xx_tim.c **** }
 5596              		.loc 1 2593 1
 5597 001e 00BF     		nop
 5598 0020 0C37     		adds	r7, r7, #12
 5599              	.LCFI432:
 5600              		.cfi_def_cfa_offset 4
 5601 0022 BD46     		mov	sp, r7
 5602              	.LCFI433:
 5603              		.cfi_def_cfa_register 13
 5604              		@ sp needed
 5605 0024 5DF8047B 		ldr	r7, [sp], #4
 5606              	.LCFI434:
 5607              		.cfi_restore 7
 5608              		.cfi_def_cfa_offset 0
 5609 0028 7047     		bx	lr
 5610              		.cfi_endproc
 5611              	.LFE195:
 5613              		.section	.text.TIM_DMACmd,"ax",%progbits
 5614              		.align	1
 5615              		.global	TIM_DMACmd
 5616              		.syntax unified
 5617              		.thumb
 5618              		.thumb_func
 5620              	TIM_DMACmd:
 5621              	.LFB196:
2594:./Library/stm32f4xx_tim.c **** 
2595:./Library/stm32f4xx_tim.c **** /**
2596:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx's DMA Requests.
2597:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.
2598:./Library/stm32f4xx_tim.c ****   * @param  TIM_DMASource: specifies the DMA Request sources.
2599:./Library/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2600:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_Update: TIM update Interrupt source
2601:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
2602:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
2603:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
2604:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
2605:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_COM: TIM Commutation DMA source
2606:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_Trigger: TIM Trigger DMA source
2607:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the DMA Request sources.
2608:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2609:./Library/stm32f4xx_tim.c ****   * @retval None
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 144


2610:./Library/stm32f4xx_tim.c ****   */
2611:./Library/stm32f4xx_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
2612:./Library/stm32f4xx_tim.c **** { 
 5622              		.loc 1 2612 1
 5623              		.cfi_startproc
 5624              		@ args = 0, pretend = 0, frame = 8
 5625              		@ frame_needed = 1, uses_anonymous_args = 0
 5626              		@ link register save eliminated.
 5627 0000 80B4     		push	{r7}
 5628              	.LCFI435:
 5629              		.cfi_def_cfa_offset 4
 5630              		.cfi_offset 7, -4
 5631 0002 83B0     		sub	sp, sp, #12
 5632              	.LCFI436:
 5633              		.cfi_def_cfa_offset 16
 5634 0004 00AF     		add	r7, sp, #0
 5635              	.LCFI437:
 5636              		.cfi_def_cfa_register 7
 5637 0006 7860     		str	r0, [r7, #4]
 5638 0008 0B46     		mov	r3, r1
 5639 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 5640 000c 1346     		mov	r3, r2
 5641 000e 7B70     		strb	r3, [r7, #1]
2613:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2614:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
2615:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
2616:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2617:./Library/stm32f4xx_tim.c ****   
2618:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 5642              		.loc 1 2618 6
 5643 0010 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 5644 0012 002B     		cmp	r3, #0
 5645 0014 08D0     		beq	.L166
2619:./Library/stm32f4xx_tim.c ****   {
2620:./Library/stm32f4xx_tim.c ****     /* Enable the DMA sources */
2621:./Library/stm32f4xx_tim.c ****     TIMx->DIER |= TIM_DMASource; 
 5646              		.loc 1 2621 16
 5647 0016 7B68     		ldr	r3, [r7, #4]
 5648 0018 9B89     		ldrh	r3, [r3, #12]	@ movhi
 5649 001a 9AB2     		uxth	r2, r3
 5650 001c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5651 001e 1343     		orrs	r3, r3, r2
 5652 0020 9AB2     		uxth	r2, r3
 5653 0022 7B68     		ldr	r3, [r7, #4]
 5654 0024 9A81     		strh	r2, [r3, #12]	@ movhi
2622:./Library/stm32f4xx_tim.c ****   }
2623:./Library/stm32f4xx_tim.c ****   else
2624:./Library/stm32f4xx_tim.c ****   {
2625:./Library/stm32f4xx_tim.c ****     /* Disable the DMA sources */
2626:./Library/stm32f4xx_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_DMASource;
2627:./Library/stm32f4xx_tim.c ****   }
2628:./Library/stm32f4xx_tim.c **** }
 5655              		.loc 1 2628 1
 5656 0026 09E0     		b	.L168
 5657              	.L166:
2626:./Library/stm32f4xx_tim.c ****   }
 5658              		.loc 1 2626 16
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 145


 5659 0028 7B68     		ldr	r3, [r7, #4]
 5660 002a 9B89     		ldrh	r3, [r3, #12]	@ movhi
 5661 002c 9AB2     		uxth	r2, r3
2626:./Library/stm32f4xx_tim.c ****   }
 5662              		.loc 1 2626 19
 5663 002e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5664 0030 DB43     		mvns	r3, r3
 5665 0032 9BB2     		uxth	r3, r3
2626:./Library/stm32f4xx_tim.c ****   }
 5666              		.loc 1 2626 16
 5667 0034 1340     		ands	r3, r3, r2
 5668 0036 9AB2     		uxth	r2, r3
 5669 0038 7B68     		ldr	r3, [r7, #4]
 5670 003a 9A81     		strh	r2, [r3, #12]	@ movhi
 5671              	.L168:
 5672              		.loc 1 2628 1
 5673 003c 00BF     		nop
 5674 003e 0C37     		adds	r7, r7, #12
 5675              	.LCFI438:
 5676              		.cfi_def_cfa_offset 4
 5677 0040 BD46     		mov	sp, r7
 5678              	.LCFI439:
 5679              		.cfi_def_cfa_register 13
 5680              		@ sp needed
 5681 0042 5DF8047B 		ldr	r7, [sp], #4
 5682              	.LCFI440:
 5683              		.cfi_restore 7
 5684              		.cfi_def_cfa_offset 0
 5685 0046 7047     		bx	lr
 5686              		.cfi_endproc
 5687              	.LFE196:
 5689              		.section	.text.TIM_SelectCCDMA,"ax",%progbits
 5690              		.align	1
 5691              		.global	TIM_SelectCCDMA
 5692              		.syntax unified
 5693              		.thumb
 5694              		.thumb_func
 5696              	TIM_SelectCCDMA:
 5697              	.LFB197:
2629:./Library/stm32f4xx_tim.c **** 
2630:./Library/stm32f4xx_tim.c **** /**
2631:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIMx peripheral Capture Compare DMA source.
2632:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2633:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the Capture Compare DMA source
2634:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2635:./Library/stm32f4xx_tim.c ****   * @retval None
2636:./Library/stm32f4xx_tim.c ****   */
2637:./Library/stm32f4xx_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
2638:./Library/stm32f4xx_tim.c **** {
 5698              		.loc 1 2638 1
 5699              		.cfi_startproc
 5700              		@ args = 0, pretend = 0, frame = 8
 5701              		@ frame_needed = 1, uses_anonymous_args = 0
 5702              		@ link register save eliminated.
 5703 0000 80B4     		push	{r7}
 5704              	.LCFI441:
 5705              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 146


 5706              		.cfi_offset 7, -4
 5707 0002 83B0     		sub	sp, sp, #12
 5708              	.LCFI442:
 5709              		.cfi_def_cfa_offset 16
 5710 0004 00AF     		add	r7, sp, #0
 5711              	.LCFI443:
 5712              		.cfi_def_cfa_register 7
 5713 0006 7860     		str	r0, [r7, #4]
 5714 0008 0B46     		mov	r3, r1
 5715 000a FB70     		strb	r3, [r7, #3]
2639:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2640:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2641:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2642:./Library/stm32f4xx_tim.c **** 
2643:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 5716              		.loc 1 2643 6
 5717 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5718 000e 002B     		cmp	r3, #0
 5719 0010 08D0     		beq	.L170
2644:./Library/stm32f4xx_tim.c ****   {
2645:./Library/stm32f4xx_tim.c ****     /* Set the CCDS Bit */
2646:./Library/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCDS;
 5720              		.loc 1 2646 15
 5721 0012 7B68     		ldr	r3, [r7, #4]
 5722 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 5723 0016 9BB2     		uxth	r3, r3
 5724 0018 43F00803 		orr	r3, r3, #8
 5725 001c 9AB2     		uxth	r2, r3
 5726 001e 7B68     		ldr	r3, [r7, #4]
 5727 0020 9A80     		strh	r2, [r3, #4]	@ movhi
2647:./Library/stm32f4xx_tim.c ****   }
2648:./Library/stm32f4xx_tim.c ****   else
2649:./Library/stm32f4xx_tim.c ****   {
2650:./Library/stm32f4xx_tim.c ****     /* Reset the CCDS Bit */
2651:./Library/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
2652:./Library/stm32f4xx_tim.c ****   }
2653:./Library/stm32f4xx_tim.c **** }
 5728              		.loc 1 2653 1
 5729 0022 07E0     		b	.L172
 5730              	.L170:
2651:./Library/stm32f4xx_tim.c ****   }
 5731              		.loc 1 2651 15
 5732 0024 7B68     		ldr	r3, [r7, #4]
 5733 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 5734 0028 9BB2     		uxth	r3, r3
 5735 002a 23F00803 		bic	r3, r3, #8
 5736 002e 9AB2     		uxth	r2, r3
 5737 0030 7B68     		ldr	r3, [r7, #4]
 5738 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 5739              	.L172:
 5740              		.loc 1 2653 1
 5741 0034 00BF     		nop
 5742 0036 0C37     		adds	r7, r7, #12
 5743              	.LCFI444:
 5744              		.cfi_def_cfa_offset 4
 5745 0038 BD46     		mov	sp, r7
 5746              	.LCFI445:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 147


 5747              		.cfi_def_cfa_register 13
 5748              		@ sp needed
 5749 003a 5DF8047B 		ldr	r7, [sp], #4
 5750              	.LCFI446:
 5751              		.cfi_restore 7
 5752              		.cfi_def_cfa_offset 0
 5753 003e 7047     		bx	lr
 5754              		.cfi_endproc
 5755              	.LFE197:
 5757              		.section	.text.TIM_InternalClockConfig,"ax",%progbits
 5758              		.align	1
 5759              		.global	TIM_InternalClockConfig
 5760              		.syntax unified
 5761              		.thumb
 5762              		.thumb_func
 5764              	TIM_InternalClockConfig:
 5765              	.LFB198:
2654:./Library/stm32f4xx_tim.c **** /**
2655:./Library/stm32f4xx_tim.c ****   * @}
2656:./Library/stm32f4xx_tim.c ****   */
2657:./Library/stm32f4xx_tim.c **** 
2658:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group6 Clocks management functions
2659:./Library/stm32f4xx_tim.c ****  *  @brief    Clocks management functions
2660:./Library/stm32f4xx_tim.c ****  *
2661:./Library/stm32f4xx_tim.c **** @verbatim   
2662:./Library/stm32f4xx_tim.c ****  ===============================================================================
2663:./Library/stm32f4xx_tim.c ****                   ##### Clocks management functions #####
2664:./Library/stm32f4xx_tim.c ****  ===============================================================================  
2665:./Library/stm32f4xx_tim.c **** 
2666:./Library/stm32f4xx_tim.c **** @endverbatim
2667:./Library/stm32f4xx_tim.c ****   * @{
2668:./Library/stm32f4xx_tim.c ****   */
2669:./Library/stm32f4xx_tim.c **** 
2670:./Library/stm32f4xx_tim.c **** /**
2671:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx internal Clock
2672:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2673:./Library/stm32f4xx_tim.c ****   *         peripheral.
2674:./Library/stm32f4xx_tim.c ****   * @retval None
2675:./Library/stm32f4xx_tim.c ****   */
2676:./Library/stm32f4xx_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
2677:./Library/stm32f4xx_tim.c **** {
 5766              		.loc 1 2677 1
 5767              		.cfi_startproc
 5768              		@ args = 0, pretend = 0, frame = 8
 5769              		@ frame_needed = 1, uses_anonymous_args = 0
 5770              		@ link register save eliminated.
 5771 0000 80B4     		push	{r7}
 5772              	.LCFI447:
 5773              		.cfi_def_cfa_offset 4
 5774              		.cfi_offset 7, -4
 5775 0002 83B0     		sub	sp, sp, #12
 5776              	.LCFI448:
 5777              		.cfi_def_cfa_offset 16
 5778 0004 00AF     		add	r7, sp, #0
 5779              	.LCFI449:
 5780              		.cfi_def_cfa_register 7
 5781 0006 7860     		str	r0, [r7, #4]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 148


2678:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2679:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2680:./Library/stm32f4xx_tim.c **** 
2681:./Library/stm32f4xx_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
2682:./Library/stm32f4xx_tim.c ****   TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 5782              		.loc 1 2682 14
 5783 0008 7B68     		ldr	r3, [r7, #4]
 5784 000a 1B89     		ldrh	r3, [r3, #8]	@ movhi
 5785 000c 9BB2     		uxth	r3, r3
 5786 000e 23F00703 		bic	r3, r3, #7
 5787 0012 9AB2     		uxth	r2, r3
 5788 0014 7B68     		ldr	r3, [r7, #4]
 5789 0016 1A81     		strh	r2, [r3, #8]	@ movhi
2683:./Library/stm32f4xx_tim.c **** }
 5790              		.loc 1 2683 1
 5791 0018 00BF     		nop
 5792 001a 0C37     		adds	r7, r7, #12
 5793              	.LCFI450:
 5794              		.cfi_def_cfa_offset 4
 5795 001c BD46     		mov	sp, r7
 5796              	.LCFI451:
 5797              		.cfi_def_cfa_register 13
 5798              		@ sp needed
 5799 001e 5DF8047B 		ldr	r7, [sp], #4
 5800              	.LCFI452:
 5801              		.cfi_restore 7
 5802              		.cfi_def_cfa_offset 0
 5803 0022 7047     		bx	lr
 5804              		.cfi_endproc
 5805              	.LFE198:
 5807              		.section	.text.TIM_ITRxExternalClockConfig,"ax",%progbits
 5808              		.align	1
 5809              		.global	TIM_ITRxExternalClockConfig
 5810              		.syntax unified
 5811              		.thumb
 5812              		.thumb_func
 5814              	TIM_ITRxExternalClockConfig:
 5815              	.LFB199:
2684:./Library/stm32f4xx_tim.c **** 
2685:./Library/stm32f4xx_tim.c **** /**
2686:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Internal Trigger as External Clock
2687:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2688:./Library/stm32f4xx_tim.c ****   *         peripheral.
2689:./Library/stm32f4xx_tim.c ****   * @param  TIM_InputTriggerSource: Trigger source.
2690:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2691:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
2692:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
2693:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
2694:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
2695:./Library/stm32f4xx_tim.c ****   * @retval None
2696:./Library/stm32f4xx_tim.c ****   */
2697:./Library/stm32f4xx_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
2698:./Library/stm32f4xx_tim.c **** {
 5816              		.loc 1 2698 1
 5817              		.cfi_startproc
 5818              		@ args = 0, pretend = 0, frame = 8
 5819              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 149


 5820 0000 80B5     		push	{r7, lr}
 5821              	.LCFI453:
 5822              		.cfi_def_cfa_offset 8
 5823              		.cfi_offset 7, -8
 5824              		.cfi_offset 14, -4
 5825 0002 82B0     		sub	sp, sp, #8
 5826              	.LCFI454:
 5827              		.cfi_def_cfa_offset 16
 5828 0004 00AF     		add	r7, sp, #0
 5829              	.LCFI455:
 5830              		.cfi_def_cfa_register 7
 5831 0006 7860     		str	r0, [r7, #4]
 5832 0008 0B46     		mov	r3, r1
 5833 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2699:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2700:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2701:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
2702:./Library/stm32f4xx_tim.c **** 
2703:./Library/stm32f4xx_tim.c ****   /* Select the Internal Trigger */
2704:./Library/stm32f4xx_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 5834              		.loc 1 2704 3
 5835 000c 7B88     		ldrh	r3, [r7, #2]
 5836 000e 1946     		mov	r1, r3
 5837 0010 7868     		ldr	r0, [r7, #4]
 5838 0012 FFF7FEFF 		bl	TIM_SelectInputTrigger
2705:./Library/stm32f4xx_tim.c **** 
2706:./Library/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2707:./Library/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 5839              		.loc 1 2707 14
 5840 0016 7B68     		ldr	r3, [r7, #4]
 5841 0018 1B89     		ldrh	r3, [r3, #8]	@ movhi
 5842 001a 9BB2     		uxth	r3, r3
 5843 001c 43F00703 		orr	r3, r3, #7
 5844 0020 9AB2     		uxth	r2, r3
 5845 0022 7B68     		ldr	r3, [r7, #4]
 5846 0024 1A81     		strh	r2, [r3, #8]	@ movhi
2708:./Library/stm32f4xx_tim.c **** }
 5847              		.loc 1 2708 1
 5848 0026 00BF     		nop
 5849 0028 0837     		adds	r7, r7, #8
 5850              	.LCFI456:
 5851              		.cfi_def_cfa_offset 8
 5852 002a BD46     		mov	sp, r7
 5853              	.LCFI457:
 5854              		.cfi_def_cfa_register 13
 5855              		@ sp needed
 5856 002c 80BD     		pop	{r7, pc}
 5857              		.cfi_endproc
 5858              	.LFE199:
 5860              		.section	.text.TIM_TIxExternalClockConfig,"ax",%progbits
 5861              		.align	1
 5862              		.global	TIM_TIxExternalClockConfig
 5863              		.syntax unified
 5864              		.thumb
 5865              		.thumb_func
 5867              	TIM_TIxExternalClockConfig:
 5868              	.LFB200:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 150


2709:./Library/stm32f4xx_tim.c **** 
2710:./Library/stm32f4xx_tim.c **** /**
2711:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Trigger as External Clock
2712:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14  
2713:./Library/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
2714:./Library/stm32f4xx_tim.c ****   * @param  TIM_TIxExternalCLKSource: Trigger source.
2715:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2716:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
2717:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
2718:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
2719:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity: specifies the TIx Polarity.
2720:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2721:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
2722:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
2723:./Library/stm32f4xx_tim.c ****   * @param  ICFilter: specifies the filter value.
2724:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x0 and 0xF.
2725:./Library/stm32f4xx_tim.c ****   * @retval None
2726:./Library/stm32f4xx_tim.c ****   */
2727:./Library/stm32f4xx_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
2728:./Library/stm32f4xx_tim.c ****                                 uint16_t TIM_ICPolarity, uint16_t ICFilter)
2729:./Library/stm32f4xx_tim.c **** {
 5869              		.loc 1 2729 1
 5870              		.cfi_startproc
 5871              		@ args = 0, pretend = 0, frame = 16
 5872              		@ frame_needed = 1, uses_anonymous_args = 0
 5873 0000 80B5     		push	{r7, lr}
 5874              	.LCFI458:
 5875              		.cfi_def_cfa_offset 8
 5876              		.cfi_offset 7, -8
 5877              		.cfi_offset 14, -4
 5878 0002 84B0     		sub	sp, sp, #16
 5879              	.LCFI459:
 5880              		.cfi_def_cfa_offset 24
 5881 0004 00AF     		add	r7, sp, #0
 5882              	.LCFI460:
 5883              		.cfi_def_cfa_register 7
 5884 0006 F860     		str	r0, [r7, #12]
 5885 0008 0846     		mov	r0, r1
 5886 000a 1146     		mov	r1, r2
 5887 000c 1A46     		mov	r2, r3
 5888 000e 0346     		mov	r3, r0	@ movhi
 5889 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 5890 0012 0B46     		mov	r3, r1	@ movhi
 5891 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 5892 0016 1346     		mov	r3, r2	@ movhi
 5893 0018 FB80     		strh	r3, [r7, #6]	@ movhi
2730:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2731:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2732:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
2733:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
2734:./Library/stm32f4xx_tim.c **** 
2735:./Library/stm32f4xx_tim.c ****   /* Configure the Timer Input Clock Source */
2736:./Library/stm32f4xx_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 5894              		.loc 1 2736 6
 5895 001a 7B89     		ldrh	r3, [r7, #10]
 5896 001c 602B     		cmp	r3, #96
 5897 001e 06D1     		bne	.L176
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 151


2737:./Library/stm32f4xx_tim.c ****   {
2738:./Library/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 5898              		.loc 1 2738 5
 5899 0020 FB88     		ldrh	r3, [r7, #6]
 5900 0022 3989     		ldrh	r1, [r7, #8]
 5901 0024 0122     		movs	r2, #1
 5902 0026 F868     		ldr	r0, [r7, #12]
 5903 0028 FFF7FEFF 		bl	TI2_Config
 5904 002c 05E0     		b	.L177
 5905              	.L176:
2739:./Library/stm32f4xx_tim.c ****   }
2740:./Library/stm32f4xx_tim.c ****   else
2741:./Library/stm32f4xx_tim.c ****   {
2742:./Library/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 5906              		.loc 1 2742 5
 5907 002e FB88     		ldrh	r3, [r7, #6]
 5908 0030 3989     		ldrh	r1, [r7, #8]
 5909 0032 0122     		movs	r2, #1
 5910 0034 F868     		ldr	r0, [r7, #12]
 5911 0036 FFF7FEFF 		bl	TI1_Config
 5912              	.L177:
2743:./Library/stm32f4xx_tim.c ****   }
2744:./Library/stm32f4xx_tim.c ****   /* Select the Trigger source */
2745:./Library/stm32f4xx_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 5913              		.loc 1 2745 3
 5914 003a 7B89     		ldrh	r3, [r7, #10]
 5915 003c 1946     		mov	r1, r3
 5916 003e F868     		ldr	r0, [r7, #12]
 5917 0040 FFF7FEFF 		bl	TIM_SelectInputTrigger
2746:./Library/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2747:./Library/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 5918              		.loc 1 2747 14
 5919 0044 FB68     		ldr	r3, [r7, #12]
 5920 0046 1B89     		ldrh	r3, [r3, #8]	@ movhi
 5921 0048 9BB2     		uxth	r3, r3
 5922 004a 43F00703 		orr	r3, r3, #7
 5923 004e 9AB2     		uxth	r2, r3
 5924 0050 FB68     		ldr	r3, [r7, #12]
 5925 0052 1A81     		strh	r2, [r3, #8]	@ movhi
2748:./Library/stm32f4xx_tim.c **** }
 5926              		.loc 1 2748 1
 5927 0054 00BF     		nop
 5928 0056 1037     		adds	r7, r7, #16
 5929              	.LCFI461:
 5930              		.cfi_def_cfa_offset 8
 5931 0058 BD46     		mov	sp, r7
 5932              	.LCFI462:
 5933              		.cfi_def_cfa_register 13
 5934              		@ sp needed
 5935 005a 80BD     		pop	{r7, pc}
 5936              		.cfi_endproc
 5937              	.LFE200:
 5939              		.section	.text.TIM_ETRClockMode1Config,"ax",%progbits
 5940              		.align	1
 5941              		.global	TIM_ETRClockMode1Config
 5942              		.syntax unified
 5943              		.thumb
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 152


 5944              		.thumb_func
 5946              	TIM_ETRClockMode1Config:
 5947              	.LFB201:
2749:./Library/stm32f4xx_tim.c **** 
2750:./Library/stm32f4xx_tim.c **** /**
2751:./Library/stm32f4xx_tim.c ****   * @brief  Configures the External clock Mode1
2752:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2753:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2754:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2755:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2756:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2757:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2758:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2759:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2760:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2761:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
2762:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
2763:./Library/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
2764:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2765:./Library/stm32f4xx_tim.c ****   * @retval None
2766:./Library/stm32f4xx_tim.c ****   */
2767:./Library/stm32f4xx_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
2768:./Library/stm32f4xx_tim.c ****                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
2769:./Library/stm32f4xx_tim.c **** {
 5948              		.loc 1 2769 1
 5949              		.cfi_startproc
 5950              		@ args = 0, pretend = 0, frame = 24
 5951              		@ frame_needed = 1, uses_anonymous_args = 0
 5952 0000 80B5     		push	{r7, lr}
 5953              	.LCFI463:
 5954              		.cfi_def_cfa_offset 8
 5955              		.cfi_offset 7, -8
 5956              		.cfi_offset 14, -4
 5957 0002 86B0     		sub	sp, sp, #24
 5958              	.LCFI464:
 5959              		.cfi_def_cfa_offset 32
 5960 0004 00AF     		add	r7, sp, #0
 5961              	.LCFI465:
 5962              		.cfi_def_cfa_register 7
 5963 0006 F860     		str	r0, [r7, #12]
 5964 0008 0846     		mov	r0, r1
 5965 000a 1146     		mov	r1, r2
 5966 000c 1A46     		mov	r2, r3
 5967 000e 0346     		mov	r3, r0	@ movhi
 5968 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 5969 0012 0B46     		mov	r3, r1	@ movhi
 5970 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 5971 0016 1346     		mov	r3, r2	@ movhi
 5972 0018 FB80     		strh	r3, [r7, #6]	@ movhi
2770:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 5973              		.loc 1 2770 12
 5974 001a 0023     		movs	r3, #0
 5975 001c FB82     		strh	r3, [r7, #22]	@ movhi
2771:./Library/stm32f4xx_tim.c **** 
2772:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2773:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2774:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 153


2775:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
2776:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
2777:./Library/stm32f4xx_tim.c ****   /* Configure the ETR Clock source */
2778:./Library/stm32f4xx_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 5976              		.loc 1 2778 3
 5977 001e FB88     		ldrh	r3, [r7, #6]
 5978 0020 3A89     		ldrh	r2, [r7, #8]
 5979 0022 7989     		ldrh	r1, [r7, #10]
 5980 0024 F868     		ldr	r0, [r7, #12]
 5981 0026 FFF7FEFF 		bl	TIM_ETRConfig
2779:./Library/stm32f4xx_tim.c ****   
2780:./Library/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
2781:./Library/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
 5982              		.loc 1 2781 11
 5983 002a FB68     		ldr	r3, [r7, #12]
 5984 002c 1B89     		ldrh	r3, [r3, #8]	@ movhi
 5985 002e FB82     		strh	r3, [r7, #22]	@ movhi
2782:./Library/stm32f4xx_tim.c **** 
2783:./Library/stm32f4xx_tim.c ****   /* Reset the SMS Bits */
2784:./Library/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 5986              		.loc 1 2784 11
 5987 0030 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5988 0032 23F00703 		bic	r3, r3, #7
 5989 0036 FB82     		strh	r3, [r7, #22]	@ movhi
2785:./Library/stm32f4xx_tim.c **** 
2786:./Library/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2787:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
 5990              		.loc 1 2787 11
 5991 0038 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5992 003a 43F00703 		orr	r3, r3, #7
 5993 003e FB82     		strh	r3, [r7, #22]	@ movhi
2788:./Library/stm32f4xx_tim.c **** 
2789:./Library/stm32f4xx_tim.c ****   /* Select the Trigger selection : ETRF */
2790:./Library/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 5994              		.loc 1 2790 11
 5995 0040 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5996 0042 23F07003 		bic	r3, r3, #112
 5997 0046 FB82     		strh	r3, [r7, #22]	@ movhi
2791:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
 5998              		.loc 1 2791 11
 5999 0048 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6000 004a 43F07003 		orr	r3, r3, #112
 6001 004e FB82     		strh	r3, [r7, #22]	@ movhi
2792:./Library/stm32f4xx_tim.c **** 
2793:./Library/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
2794:./Library/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
 6002              		.loc 1 2794 14
 6003 0050 FB68     		ldr	r3, [r7, #12]
 6004 0052 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 6005 0054 1A81     		strh	r2, [r3, #8]	@ movhi
2795:./Library/stm32f4xx_tim.c **** }
 6006              		.loc 1 2795 1
 6007 0056 00BF     		nop
 6008 0058 1837     		adds	r7, r7, #24
 6009              	.LCFI466:
 6010              		.cfi_def_cfa_offset 8
 6011 005a BD46     		mov	sp, r7
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 154


 6012              	.LCFI467:
 6013              		.cfi_def_cfa_register 13
 6014              		@ sp needed
 6015 005c 80BD     		pop	{r7, pc}
 6016              		.cfi_endproc
 6017              	.LFE201:
 6019              		.section	.text.TIM_ETRClockMode2Config,"ax",%progbits
 6020              		.align	1
 6021              		.global	TIM_ETRClockMode2Config
 6022              		.syntax unified
 6023              		.thumb
 6024              		.thumb_func
 6026              	TIM_ETRClockMode2Config:
 6027              	.LFB202:
2796:./Library/stm32f4xx_tim.c **** 
2797:./Library/stm32f4xx_tim.c **** /**
2798:./Library/stm32f4xx_tim.c ****   * @brief  Configures the External clock Mode2
2799:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2800:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2801:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2802:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2803:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2804:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2805:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2806:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2807:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2808:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
2809:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
2810:./Library/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
2811:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2812:./Library/stm32f4xx_tim.c ****   * @retval None
2813:./Library/stm32f4xx_tim.c ****   */
2814:./Library/stm32f4xx_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
2815:./Library/stm32f4xx_tim.c ****                              uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
2816:./Library/stm32f4xx_tim.c **** {
 6028              		.loc 1 2816 1
 6029              		.cfi_startproc
 6030              		@ args = 0, pretend = 0, frame = 16
 6031              		@ frame_needed = 1, uses_anonymous_args = 0
 6032 0000 80B5     		push	{r7, lr}
 6033              	.LCFI468:
 6034              		.cfi_def_cfa_offset 8
 6035              		.cfi_offset 7, -8
 6036              		.cfi_offset 14, -4
 6037 0002 84B0     		sub	sp, sp, #16
 6038              	.LCFI469:
 6039              		.cfi_def_cfa_offset 24
 6040 0004 00AF     		add	r7, sp, #0
 6041              	.LCFI470:
 6042              		.cfi_def_cfa_register 7
 6043 0006 F860     		str	r0, [r7, #12]
 6044 0008 0846     		mov	r0, r1
 6045 000a 1146     		mov	r1, r2
 6046 000c 1A46     		mov	r2, r3
 6047 000e 0346     		mov	r3, r0	@ movhi
 6048 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 6049 0012 0B46     		mov	r3, r1	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 155


 6050 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 6051 0016 1346     		mov	r3, r2	@ movhi
 6052 0018 FB80     		strh	r3, [r7, #6]	@ movhi
2817:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2818:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2819:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
2820:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
2821:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
2822:./Library/stm32f4xx_tim.c **** 
2823:./Library/stm32f4xx_tim.c ****   /* Configure the ETR Clock source */
2824:./Library/stm32f4xx_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 6053              		.loc 1 2824 3
 6054 001a FB88     		ldrh	r3, [r7, #6]
 6055 001c 3A89     		ldrh	r2, [r7, #8]
 6056 001e 7989     		ldrh	r1, [r7, #10]
 6057 0020 F868     		ldr	r0, [r7, #12]
 6058 0022 FFF7FEFF 		bl	TIM_ETRConfig
2825:./Library/stm32f4xx_tim.c **** 
2826:./Library/stm32f4xx_tim.c ****   /* Enable the External clock mode2 */
2827:./Library/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SMCR_ECE;
 6059              		.loc 1 2827 14
 6060 0026 FB68     		ldr	r3, [r7, #12]
 6061 0028 1B89     		ldrh	r3, [r3, #8]	@ movhi
 6062 002a 9BB2     		uxth	r3, r3
 6063 002c 43F48043 		orr	r3, r3, #16384
 6064 0030 9AB2     		uxth	r2, r3
 6065 0032 FB68     		ldr	r3, [r7, #12]
 6066 0034 1A81     		strh	r2, [r3, #8]	@ movhi
2828:./Library/stm32f4xx_tim.c **** }
 6067              		.loc 1 2828 1
 6068 0036 00BF     		nop
 6069 0038 1037     		adds	r7, r7, #16
 6070              	.LCFI471:
 6071              		.cfi_def_cfa_offset 8
 6072 003a BD46     		mov	sp, r7
 6073              	.LCFI472:
 6074              		.cfi_def_cfa_register 13
 6075              		@ sp needed
 6076 003c 80BD     		pop	{r7, pc}
 6077              		.cfi_endproc
 6078              	.LFE202:
 6080              		.section	.text.TIM_SelectInputTrigger,"ax",%progbits
 6081              		.align	1
 6082              		.global	TIM_SelectInputTrigger
 6083              		.syntax unified
 6084              		.thumb
 6085              		.thumb_func
 6087              	TIM_SelectInputTrigger:
 6088              	.LFB203:
2829:./Library/stm32f4xx_tim.c **** /**
2830:./Library/stm32f4xx_tim.c ****   * @}
2831:./Library/stm32f4xx_tim.c ****   */
2832:./Library/stm32f4xx_tim.c **** 
2833:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group7 Synchronization management functions
2834:./Library/stm32f4xx_tim.c ****  *  @brief    Synchronization management functions 
2835:./Library/stm32f4xx_tim.c ****  *
2836:./Library/stm32f4xx_tim.c **** @verbatim   
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 156


2837:./Library/stm32f4xx_tim.c ****  ===============================================================================
2838:./Library/stm32f4xx_tim.c ****                 ##### Synchronization management functions #####
2839:./Library/stm32f4xx_tim.c ****  ===============================================================================  
2840:./Library/stm32f4xx_tim.c ****                          
2841:./Library/stm32f4xx_tim.c ****           ##### TIM Driver: how to use it in synchronization Mode #####
2842:./Library/stm32f4xx_tim.c ****  ===============================================================================
2843:./Library/stm32f4xx_tim.c ****     [..] 
2844:./Library/stm32f4xx_tim.c ****     
2845:./Library/stm32f4xx_tim.c ****     *** Case of two/several Timers ***
2846:./Library/stm32f4xx_tim.c ****     ==================================
2847:./Library/stm32f4xx_tim.c ****     [..]
2848:./Library/stm32f4xx_tim.c ****       (#) Configure the Master Timers using the following functions:
2849:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource); 
2850:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode);  
2851:./Library/stm32f4xx_tim.c ****       (#) Configure the Slave Timers using the following functions: 
2852:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);  
2853:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); 
2854:./Library/stm32f4xx_tim.c ****           
2855:./Library/stm32f4xx_tim.c ****     *** Case of Timers and external trigger(ETR pin) ***
2856:./Library/stm32f4xx_tim.c ****     ====================================================
2857:./Library/stm32f4xx_tim.c ****     [..]           
2858:./Library/stm32f4xx_tim.c ****       (#) Configure the External trigger using this function:
2859:./Library/stm32f4xx_tim.c ****         (++) void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTR
2860:./Library/stm32f4xx_tim.c ****                                uint16_t ExtTRGFilter);
2861:./Library/stm32f4xx_tim.c ****       (#) Configure the Slave Timers using the following functions: 
2862:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);  
2863:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); 
2864:./Library/stm32f4xx_tim.c **** 
2865:./Library/stm32f4xx_tim.c **** @endverbatim
2866:./Library/stm32f4xx_tim.c ****   * @{
2867:./Library/stm32f4xx_tim.c ****   */
2868:./Library/stm32f4xx_tim.c **** 
2869:./Library/stm32f4xx_tim.c **** /**
2870:./Library/stm32f4xx_tim.c ****   * @brief  Selects the Input Trigger source
2871:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14  
2872:./Library/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
2873:./Library/stm32f4xx_tim.c ****   * @param  TIM_InputTriggerSource: The Input Trigger source.
2874:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2875:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
2876:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
2877:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
2878:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
2879:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI1F_ED: TI1 Edge Detector
2880:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1
2881:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
2882:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ETRF: External Trigger input
2883:./Library/stm32f4xx_tim.c ****   * @retval None
2884:./Library/stm32f4xx_tim.c ****   */
2885:./Library/stm32f4xx_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
2886:./Library/stm32f4xx_tim.c **** {
 6089              		.loc 1 2886 1
 6090              		.cfi_startproc
 6091              		@ args = 0, pretend = 0, frame = 16
 6092              		@ frame_needed = 1, uses_anonymous_args = 0
 6093              		@ link register save eliminated.
 6094 0000 80B4     		push	{r7}
 6095              	.LCFI473:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 157


 6096              		.cfi_def_cfa_offset 4
 6097              		.cfi_offset 7, -4
 6098 0002 85B0     		sub	sp, sp, #20
 6099              	.LCFI474:
 6100              		.cfi_def_cfa_offset 24
 6101 0004 00AF     		add	r7, sp, #0
 6102              	.LCFI475:
 6103              		.cfi_def_cfa_register 7
 6104 0006 7860     		str	r0, [r7, #4]
 6105 0008 0B46     		mov	r3, r1
 6106 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2887:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 6107              		.loc 1 2887 12
 6108 000c 0023     		movs	r3, #0
 6109 000e FB81     		strh	r3, [r7, #14]	@ movhi
2888:./Library/stm32f4xx_tim.c **** 
2889:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2890:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
2891:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
2892:./Library/stm32f4xx_tim.c **** 
2893:./Library/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
2894:./Library/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
 6110              		.loc 1 2894 11
 6111 0010 7B68     		ldr	r3, [r7, #4]
 6112 0012 1B89     		ldrh	r3, [r3, #8]	@ movhi
 6113 0014 FB81     		strh	r3, [r7, #14]	@ movhi
2895:./Library/stm32f4xx_tim.c **** 
2896:./Library/stm32f4xx_tim.c ****   /* Reset the TS Bits */
2897:./Library/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 6114              		.loc 1 2897 11
 6115 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 6116 0018 23F07003 		bic	r3, r3, #112
 6117 001c FB81     		strh	r3, [r7, #14]	@ movhi
2898:./Library/stm32f4xx_tim.c **** 
2899:./Library/stm32f4xx_tim.c ****   /* Set the Input Trigger source */
2900:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
 6118              		.loc 1 2900 11
 6119 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 6120 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 6121 0022 1343     		orrs	r3, r3, r2
 6122 0024 FB81     		strh	r3, [r7, #14]	@ movhi
2901:./Library/stm32f4xx_tim.c **** 
2902:./Library/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
2903:./Library/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
 6123              		.loc 1 2903 14
 6124 0026 7B68     		ldr	r3, [r7, #4]
 6125 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 6126 002a 1A81     		strh	r2, [r3, #8]	@ movhi
2904:./Library/stm32f4xx_tim.c **** }
 6127              		.loc 1 2904 1
 6128 002c 00BF     		nop
 6129 002e 1437     		adds	r7, r7, #20
 6130              	.LCFI476:
 6131              		.cfi_def_cfa_offset 4
 6132 0030 BD46     		mov	sp, r7
 6133              	.LCFI477:
 6134              		.cfi_def_cfa_register 13
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 158


 6135              		@ sp needed
 6136 0032 5DF8047B 		ldr	r7, [sp], #4
 6137              	.LCFI478:
 6138              		.cfi_restore 7
 6139              		.cfi_def_cfa_offset 0
 6140 0036 7047     		bx	lr
 6141              		.cfi_endproc
 6142              	.LFE203:
 6144              		.section	.text.TIM_SelectOutputTrigger,"ax",%progbits
 6145              		.align	1
 6146              		.global	TIM_SelectOutputTrigger
 6147              		.syntax unified
 6148              		.thumb
 6149              		.thumb_func
 6151              	TIM_SelectOutputTrigger:
 6152              	.LFB204:
2905:./Library/stm32f4xx_tim.c **** 
2906:./Library/stm32f4xx_tim.c **** /**
2907:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIMx Trigger Output Mode.
2908:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.
2909:./Library/stm32f4xx_tim.c ****   *     
2910:./Library/stm32f4xx_tim.c ****   * @param  TIM_TRGOSource: specifies the Trigger Output source.
2911:./Library/stm32f4xx_tim.c ****   *   This parameter can be one of the following values:
2912:./Library/stm32f4xx_tim.c ****   *
2913:./Library/stm32f4xx_tim.c ****   *  - For all TIMx
2914:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigge
2915:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output(TRG
2916:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Update: The update event is selected as the trigger output(TRGO)
2917:./Library/stm32f4xx_tim.c ****   *
2918:./Library/stm32f4xx_tim.c ****   *  - For all TIMx except TIM6 and TIM7
2919:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF fl
2920:./Library/stm32f4xx_tim.c ****   *                                     is to be set, as soon as a capture or compare match occurs(
2921:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output(TRGO)
2922:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output(TRGO)
2923:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output(TRGO)
2924:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
2925:./Library/stm32f4xx_tim.c ****   *
2926:./Library/stm32f4xx_tim.c ****   * @retval None
2927:./Library/stm32f4xx_tim.c ****   */
2928:./Library/stm32f4xx_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
2929:./Library/stm32f4xx_tim.c **** {
 6153              		.loc 1 2929 1
 6154              		.cfi_startproc
 6155              		@ args = 0, pretend = 0, frame = 8
 6156              		@ frame_needed = 1, uses_anonymous_args = 0
 6157              		@ link register save eliminated.
 6158 0000 80B4     		push	{r7}
 6159              	.LCFI479:
 6160              		.cfi_def_cfa_offset 4
 6161              		.cfi_offset 7, -4
 6162 0002 83B0     		sub	sp, sp, #12
 6163              	.LCFI480:
 6164              		.cfi_def_cfa_offset 16
 6165 0004 00AF     		add	r7, sp, #0
 6166              	.LCFI481:
 6167              		.cfi_def_cfa_register 7
 6168 0006 7860     		str	r0, [r7, #4]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 159


 6169 0008 0B46     		mov	r3, r1
 6170 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2930:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2931:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
2932:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
2933:./Library/stm32f4xx_tim.c **** 
2934:./Library/stm32f4xx_tim.c ****   /* Reset the MMS Bits */
2935:./Library/stm32f4xx_tim.c ****   TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 6171              		.loc 1 2935 13
 6172 000c 7B68     		ldr	r3, [r7, #4]
 6173 000e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 6174 0010 9BB2     		uxth	r3, r3
 6175 0012 23F07003 		bic	r3, r3, #112
 6176 0016 9AB2     		uxth	r2, r3
 6177 0018 7B68     		ldr	r3, [r7, #4]
 6178 001a 9A80     		strh	r2, [r3, #4]	@ movhi
2936:./Library/stm32f4xx_tim.c ****   /* Select the TRGO source */
2937:./Library/stm32f4xx_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
 6179              		.loc 1 2937 13
 6180 001c 7B68     		ldr	r3, [r7, #4]
 6181 001e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 6182 0020 9AB2     		uxth	r2, r3
 6183 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 6184 0024 1343     		orrs	r3, r3, r2
 6185 0026 9AB2     		uxth	r2, r3
 6186 0028 7B68     		ldr	r3, [r7, #4]
 6187 002a 9A80     		strh	r2, [r3, #4]	@ movhi
2938:./Library/stm32f4xx_tim.c **** }
 6188              		.loc 1 2938 1
 6189 002c 00BF     		nop
 6190 002e 0C37     		adds	r7, r7, #12
 6191              	.LCFI482:
 6192              		.cfi_def_cfa_offset 4
 6193 0030 BD46     		mov	sp, r7
 6194              	.LCFI483:
 6195              		.cfi_def_cfa_register 13
 6196              		@ sp needed
 6197 0032 5DF8047B 		ldr	r7, [sp], #4
 6198              	.LCFI484:
 6199              		.cfi_restore 7
 6200              		.cfi_def_cfa_offset 0
 6201 0036 7047     		bx	lr
 6202              		.cfi_endproc
 6203              	.LFE204:
 6205              		.section	.text.TIM_SelectSlaveMode,"ax",%progbits
 6206              		.align	1
 6207              		.global	TIM_SelectSlaveMode
 6208              		.syntax unified
 6209              		.thumb
 6210              		.thumb_func
 6212              	TIM_SelectSlaveMode:
 6213              	.LFB205:
2939:./Library/stm32f4xx_tim.c **** 
2940:./Library/stm32f4xx_tim.c **** /**
2941:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIMx Slave Mode.
2942:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
2943:./Library/stm32f4xx_tim.c ****   * @param  TIM_SlaveMode: specifies the Timer Slave Mode.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 160


2944:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2945:./Library/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal(TRGI) reinitial
2946:./Library/stm32f4xx_tim.c ****   *                                      the counter and triggers an update of the registers
2947:./Library/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (
2948:./Library/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRG
2949:./Library/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the 
2950:./Library/stm32f4xx_tim.c ****   * @retval None
2951:./Library/stm32f4xx_tim.c ****   */
2952:./Library/stm32f4xx_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
2953:./Library/stm32f4xx_tim.c **** {
 6214              		.loc 1 2953 1
 6215              		.cfi_startproc
 6216              		@ args = 0, pretend = 0, frame = 8
 6217              		@ frame_needed = 1, uses_anonymous_args = 0
 6218              		@ link register save eliminated.
 6219 0000 80B4     		push	{r7}
 6220              	.LCFI485:
 6221              		.cfi_def_cfa_offset 4
 6222              		.cfi_offset 7, -4
 6223 0002 83B0     		sub	sp, sp, #12
 6224              	.LCFI486:
 6225              		.cfi_def_cfa_offset 16
 6226 0004 00AF     		add	r7, sp, #0
 6227              	.LCFI487:
 6228              		.cfi_def_cfa_register 7
 6229 0006 7860     		str	r0, [r7, #4]
 6230 0008 0B46     		mov	r3, r1
 6231 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2954:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2955:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2956:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
2957:./Library/stm32f4xx_tim.c **** 
2958:./Library/stm32f4xx_tim.c ****   /* Reset the SMS Bits */
2959:./Library/stm32f4xx_tim.c ****   TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 6232              		.loc 1 2959 14
 6233 000c 7B68     		ldr	r3, [r7, #4]
 6234 000e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 6235 0010 9BB2     		uxth	r3, r3
 6236 0012 23F00703 		bic	r3, r3, #7
 6237 0016 9AB2     		uxth	r2, r3
 6238 0018 7B68     		ldr	r3, [r7, #4]
 6239 001a 1A81     		strh	r2, [r3, #8]	@ movhi
2960:./Library/stm32f4xx_tim.c **** 
2961:./Library/stm32f4xx_tim.c ****   /* Select the Slave Mode */
2962:./Library/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
 6240              		.loc 1 2962 14
 6241 001c 7B68     		ldr	r3, [r7, #4]
 6242 001e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 6243 0020 9AB2     		uxth	r2, r3
 6244 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 6245 0024 1343     		orrs	r3, r3, r2
 6246 0026 9AB2     		uxth	r2, r3
 6247 0028 7B68     		ldr	r3, [r7, #4]
 6248 002a 1A81     		strh	r2, [r3, #8]	@ movhi
2963:./Library/stm32f4xx_tim.c **** }
 6249              		.loc 1 2963 1
 6250 002c 00BF     		nop
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 161


 6251 002e 0C37     		adds	r7, r7, #12
 6252              	.LCFI488:
 6253              		.cfi_def_cfa_offset 4
 6254 0030 BD46     		mov	sp, r7
 6255              	.LCFI489:
 6256              		.cfi_def_cfa_register 13
 6257              		@ sp needed
 6258 0032 5DF8047B 		ldr	r7, [sp], #4
 6259              	.LCFI490:
 6260              		.cfi_restore 7
 6261              		.cfi_def_cfa_offset 0
 6262 0036 7047     		bx	lr
 6263              		.cfi_endproc
 6264              	.LFE205:
 6266              		.section	.text.TIM_SelectMasterSlaveMode,"ax",%progbits
 6267              		.align	1
 6268              		.global	TIM_SelectMasterSlaveMode
 6269              		.syntax unified
 6270              		.thumb
 6271              		.thumb_func
 6273              	TIM_SelectMasterSlaveMode:
 6274              	.LFB206:
2964:./Library/stm32f4xx_tim.c **** 
2965:./Library/stm32f4xx_tim.c **** /**
2966:./Library/stm32f4xx_tim.c ****   * @brief  Sets or Resets the TIMx Master/Slave Mode.
2967:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
2968:./Library/stm32f4xx_tim.c ****   * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
2969:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2970:./Library/stm32f4xx_tim.c ****   *            @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
2971:./Library/stm32f4xx_tim.c ****   *                                             and its slaves (through TRGO)
2972:./Library/stm32f4xx_tim.c ****   *            @arg TIM_MasterSlaveMode_Disable: No action
2973:./Library/stm32f4xx_tim.c ****   * @retval None
2974:./Library/stm32f4xx_tim.c ****   */
2975:./Library/stm32f4xx_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
2976:./Library/stm32f4xx_tim.c **** {
 6275              		.loc 1 2976 1
 6276              		.cfi_startproc
 6277              		@ args = 0, pretend = 0, frame = 8
 6278              		@ frame_needed = 1, uses_anonymous_args = 0
 6279              		@ link register save eliminated.
 6280 0000 80B4     		push	{r7}
 6281              	.LCFI491:
 6282              		.cfi_def_cfa_offset 4
 6283              		.cfi_offset 7, -4
 6284 0002 83B0     		sub	sp, sp, #12
 6285              	.LCFI492:
 6286              		.cfi_def_cfa_offset 16
 6287 0004 00AF     		add	r7, sp, #0
 6288              	.LCFI493:
 6289              		.cfi_def_cfa_register 7
 6290 0006 7860     		str	r0, [r7, #4]
 6291 0008 0B46     		mov	r3, r1
 6292 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2977:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2978:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2979:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
2980:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 162


2981:./Library/stm32f4xx_tim.c ****   /* Reset the MSM Bit */
2982:./Library/stm32f4xx_tim.c ****   TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 6293              		.loc 1 2982 14
 6294 000c 7B68     		ldr	r3, [r7, #4]
 6295 000e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 6296 0010 9BB2     		uxth	r3, r3
 6297 0012 23F08003 		bic	r3, r3, #128
 6298 0016 9AB2     		uxth	r2, r3
 6299 0018 7B68     		ldr	r3, [r7, #4]
 6300 001a 1A81     		strh	r2, [r3, #8]	@ movhi
2983:./Library/stm32f4xx_tim.c ****   
2984:./Library/stm32f4xx_tim.c ****   /* Set or Reset the MSM Bit */
2985:./Library/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
 6301              		.loc 1 2985 14
 6302 001c 7B68     		ldr	r3, [r7, #4]
 6303 001e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 6304 0020 9AB2     		uxth	r2, r3
 6305 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 6306 0024 1343     		orrs	r3, r3, r2
 6307 0026 9AB2     		uxth	r2, r3
 6308 0028 7B68     		ldr	r3, [r7, #4]
 6309 002a 1A81     		strh	r2, [r3, #8]	@ movhi
2986:./Library/stm32f4xx_tim.c **** }
 6310              		.loc 1 2986 1
 6311 002c 00BF     		nop
 6312 002e 0C37     		adds	r7, r7, #12
 6313              	.LCFI494:
 6314              		.cfi_def_cfa_offset 4
 6315 0030 BD46     		mov	sp, r7
 6316              	.LCFI495:
 6317              		.cfi_def_cfa_register 13
 6318              		@ sp needed
 6319 0032 5DF8047B 		ldr	r7, [sp], #4
 6320              	.LCFI496:
 6321              		.cfi_restore 7
 6322              		.cfi_def_cfa_offset 0
 6323 0036 7047     		bx	lr
 6324              		.cfi_endproc
 6325              	.LFE206:
 6327              		.section	.text.TIM_ETRConfig,"ax",%progbits
 6328              		.align	1
 6329              		.global	TIM_ETRConfig
 6330              		.syntax unified
 6331              		.thumb
 6332              		.thumb_func
 6334              	TIM_ETRConfig:
 6335              	.LFB207:
2987:./Library/stm32f4xx_tim.c **** 
2988:./Library/stm32f4xx_tim.c **** /**
2989:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
2990:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2991:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2992:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2993:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2994:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2995:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2996:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 163


2997:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2998:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2999:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
3000:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
3001:./Library/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
3002:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
3003:./Library/stm32f4xx_tim.c ****   * @retval None
3004:./Library/stm32f4xx_tim.c ****   */
3005:./Library/stm32f4xx_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
3006:./Library/stm32f4xx_tim.c ****                    uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
3007:./Library/stm32f4xx_tim.c **** {
 6336              		.loc 1 3007 1
 6337              		.cfi_startproc
 6338              		@ args = 0, pretend = 0, frame = 24
 6339              		@ frame_needed = 1, uses_anonymous_args = 0
 6340              		@ link register save eliminated.
 6341 0000 80B4     		push	{r7}
 6342              	.LCFI497:
 6343              		.cfi_def_cfa_offset 4
 6344              		.cfi_offset 7, -4
 6345 0002 87B0     		sub	sp, sp, #28
 6346              	.LCFI498:
 6347              		.cfi_def_cfa_offset 32
 6348 0004 00AF     		add	r7, sp, #0
 6349              	.LCFI499:
 6350              		.cfi_def_cfa_register 7
 6351 0006 F860     		str	r0, [r7, #12]
 6352 0008 0846     		mov	r0, r1
 6353 000a 1146     		mov	r1, r2
 6354 000c 1A46     		mov	r2, r3
 6355 000e 0346     		mov	r3, r0	@ movhi
 6356 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 6357 0012 0B46     		mov	r3, r1	@ movhi
 6358 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 6359 0016 1346     		mov	r3, r2	@ movhi
 6360 0018 FB80     		strh	r3, [r7, #6]	@ movhi
3008:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 6361              		.loc 1 3008 12
 6362 001a 0023     		movs	r3, #0
 6363 001c FB82     		strh	r3, [r7, #22]	@ movhi
3009:./Library/stm32f4xx_tim.c **** 
3010:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
3011:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
3012:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
3013:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
3014:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
3015:./Library/stm32f4xx_tim.c **** 
3016:./Library/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
 6364              		.loc 1 3016 11
 6365 001e FB68     		ldr	r3, [r7, #12]
 6366 0020 1B89     		ldrh	r3, [r3, #8]	@ movhi
 6367 0022 FB82     		strh	r3, [r7, #22]	@ movhi
3017:./Library/stm32f4xx_tim.c **** 
3018:./Library/stm32f4xx_tim.c ****   /* Reset the ETR Bits */
3019:./Library/stm32f4xx_tim.c ****   tmpsmcr &= SMCR_ETR_MASK;
 6368              		.loc 1 3019 11
 6369 0024 FB8A     		ldrh	r3, [r7, #22]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 164


 6370 0026 DBB2     		uxtb	r3, r3
 6371 0028 FB82     		strh	r3, [r7, #22]	@ movhi
3020:./Library/stm32f4xx_tim.c **** 
3021:./Library/stm32f4xx_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
3022:./Library/stm32f4xx_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
 6372              		.loc 1 3022 79
 6373 002a FB88     		ldrh	r3, [r7, #6]	@ movhi
 6374 002c 1B02     		lsls	r3, r3, #8
 6375 002e 9AB2     		uxth	r2, r3
 6376              		.loc 1 3022 47
 6377 0030 3B89     		ldrh	r3, [r7, #8]	@ movhi
 6378 0032 1343     		orrs	r3, r3, r2
 6379 0034 9AB2     		uxth	r2, r3
 6380              		.loc 1 3022 14
 6381 0036 7B89     		ldrh	r3, [r7, #10]	@ movhi
 6382 0038 1343     		orrs	r3, r3, r2
 6383 003a 9AB2     		uxth	r2, r3
 6384              		.loc 1 3022 11
 6385 003c FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6386 003e 1343     		orrs	r3, r3, r2
 6387 0040 FB82     		strh	r3, [r7, #22]	@ movhi
3023:./Library/stm32f4xx_tim.c **** 
3024:./Library/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
3025:./Library/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
 6388              		.loc 1 3025 14
 6389 0042 FB68     		ldr	r3, [r7, #12]
 6390 0044 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 6391 0046 1A81     		strh	r2, [r3, #8]	@ movhi
3026:./Library/stm32f4xx_tim.c **** }
 6392              		.loc 1 3026 1
 6393 0048 00BF     		nop
 6394 004a 1C37     		adds	r7, r7, #28
 6395              	.LCFI500:
 6396              		.cfi_def_cfa_offset 4
 6397 004c BD46     		mov	sp, r7
 6398              	.LCFI501:
 6399              		.cfi_def_cfa_register 13
 6400              		@ sp needed
 6401 004e 5DF8047B 		ldr	r7, [sp], #4
 6402              	.LCFI502:
 6403              		.cfi_restore 7
 6404              		.cfi_def_cfa_offset 0
 6405 0052 7047     		bx	lr
 6406              		.cfi_endproc
 6407              	.LFE207:
 6409              		.section	.text.TIM_EncoderInterfaceConfig,"ax",%progbits
 6410              		.align	1
 6411              		.global	TIM_EncoderInterfaceConfig
 6412              		.syntax unified
 6413              		.thumb
 6414              		.thumb_func
 6416              	TIM_EncoderInterfaceConfig:
 6417              	.LFB208:
3027:./Library/stm32f4xx_tim.c **** /**
3028:./Library/stm32f4xx_tim.c ****   * @}
3029:./Library/stm32f4xx_tim.c ****   */
3030:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 165


3031:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group8 Specific interface management functions
3032:./Library/stm32f4xx_tim.c ****  *  @brief    Specific interface management functions 
3033:./Library/stm32f4xx_tim.c ****  *
3034:./Library/stm32f4xx_tim.c **** @verbatim   
3035:./Library/stm32f4xx_tim.c ****  ===============================================================================
3036:./Library/stm32f4xx_tim.c ****             ##### Specific interface management functions #####
3037:./Library/stm32f4xx_tim.c ****  ===============================================================================  
3038:./Library/stm32f4xx_tim.c **** 
3039:./Library/stm32f4xx_tim.c **** @endverbatim
3040:./Library/stm32f4xx_tim.c ****   * @{
3041:./Library/stm32f4xx_tim.c ****   */
3042:./Library/stm32f4xx_tim.c **** 
3043:./Library/stm32f4xx_tim.c **** /**
3044:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Encoder Interface.
3045:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3046:./Library/stm32f4xx_tim.c ****   *         peripheral.
3047:./Library/stm32f4xx_tim.c ****   * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.
3048:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3049:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
3050:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
3051:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
3052:./Library/stm32f4xx_tim.c ****   *                                       on the level of the other input.
3053:./Library/stm32f4xx_tim.c ****   * @param  TIM_IC1Polarity: specifies the IC1 Polarity
3054:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3055:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling: IC Falling edge.
3056:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising: IC Rising edge.
3057:./Library/stm32f4xx_tim.c ****   * @param  TIM_IC2Polarity: specifies the IC2 Polarity
3058:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3059:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling: IC Falling edge.
3060:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising: IC Rising edge.
3061:./Library/stm32f4xx_tim.c ****   * @retval None
3062:./Library/stm32f4xx_tim.c ****   */
3063:./Library/stm32f4xx_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
3064:./Library/stm32f4xx_tim.c ****                                 uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
3065:./Library/stm32f4xx_tim.c **** {
 6418              		.loc 1 3065 1
 6419              		.cfi_startproc
 6420              		@ args = 0, pretend = 0, frame = 24
 6421              		@ frame_needed = 1, uses_anonymous_args = 0
 6422              		@ link register save eliminated.
 6423 0000 80B4     		push	{r7}
 6424              	.LCFI503:
 6425              		.cfi_def_cfa_offset 4
 6426              		.cfi_offset 7, -4
 6427 0002 87B0     		sub	sp, sp, #28
 6428              	.LCFI504:
 6429              		.cfi_def_cfa_offset 32
 6430 0004 00AF     		add	r7, sp, #0
 6431              	.LCFI505:
 6432              		.cfi_def_cfa_register 7
 6433 0006 F860     		str	r0, [r7, #12]
 6434 0008 0846     		mov	r0, r1
 6435 000a 1146     		mov	r1, r2
 6436 000c 1A46     		mov	r2, r3
 6437 000e 0346     		mov	r3, r0	@ movhi
 6438 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 6439 0012 0B46     		mov	r3, r1	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 166


 6440 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 6441 0016 1346     		mov	r3, r2	@ movhi
 6442 0018 FB80     		strh	r3, [r7, #6]	@ movhi
3066:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 6443              		.loc 1 3066 12
 6444 001a 0023     		movs	r3, #0
 6445 001c FB82     		strh	r3, [r7, #22]	@ movhi
3067:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 6446              		.loc 1 3067 12
 6447 001e 0023     		movs	r3, #0
 6448 0020 BB82     		strh	r3, [r7, #20]	@ movhi
3068:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 6449              		.loc 1 3068 12
 6450 0022 0023     		movs	r3, #0
 6451 0024 7B82     		strh	r3, [r7, #18]	@ movhi
3069:./Library/stm32f4xx_tim.c ****     
3070:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
3071:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3072:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
3073:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
3074:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
3075:./Library/stm32f4xx_tim.c **** 
3076:./Library/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
3077:./Library/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
 6452              		.loc 1 3077 11
 6453 0026 FB68     		ldr	r3, [r7, #12]
 6454 0028 1B89     		ldrh	r3, [r3, #8]	@ movhi
 6455 002a FB82     		strh	r3, [r7, #22]	@ movhi
3078:./Library/stm32f4xx_tim.c **** 
3079:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
3080:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 6456              		.loc 1 3080 12
 6457 002c FB68     		ldr	r3, [r7, #12]
 6458 002e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 6459 0030 BB82     		strh	r3, [r7, #20]	@ movhi
3081:./Library/stm32f4xx_tim.c **** 
3082:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
3083:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 6460              		.loc 1 3083 11
 6461 0032 FB68     		ldr	r3, [r7, #12]
 6462 0034 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6463 0036 7B82     		strh	r3, [r7, #18]	@ movhi
3084:./Library/stm32f4xx_tim.c **** 
3085:./Library/stm32f4xx_tim.c ****   /* Set the encoder Mode */
3086:./Library/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 6464              		.loc 1 3086 11
 6465 0038 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6466 003a 23F00703 		bic	r3, r3, #7
 6467 003e FB82     		strh	r3, [r7, #22]	@ movhi
3087:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 6468              		.loc 1 3087 11
 6469 0040 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 6470 0042 7B89     		ldrh	r3, [r7, #10]	@ movhi
 6471 0044 1343     		orrs	r3, r3, r2
 6472 0046 FB82     		strh	r3, [r7, #22]	@ movhi
3088:./Library/stm32f4xx_tim.c **** 
3089:./Library/stm32f4xx_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 167


3090:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 6473              		.loc 1 3090 12
 6474 0048 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6475 004a 23F44073 		bic	r3, r3, #768
 6476 004e 23F00303 		bic	r3, r3, #3
 6477 0052 BB82     		strh	r3, [r7, #20]	@ movhi
3091:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 6478              		.loc 1 3091 12
 6479 0054 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6480 0056 43F48073 		orr	r3, r3, #256
 6481 005a 43F00103 		orr	r3, r3, #1
 6482 005e BB82     		strh	r3, [r7, #20]	@ movhi
3092:./Library/stm32f4xx_tim.c **** 
3093:./Library/stm32f4xx_tim.c ****   /* Set the TI1 and the TI2 Polarities */
3094:./Library/stm32f4xx_tim.c ****   tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 6483              		.loc 1 3094 11
 6484 0060 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 6485 0062 23F02203 		bic	r3, r3, #34
 6486 0066 7B82     		strh	r3, [r7, #18]	@ movhi
3095:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 6487              		.loc 1 3095 43
 6488 0068 FB88     		ldrh	r3, [r7, #6]	@ movhi
 6489 006a 1B01     		lsls	r3, r3, #4
 6490 006c 9AB2     		uxth	r2, r3
 6491              		.loc 1 3095 14
 6492 006e 3B89     		ldrh	r3, [r7, #8]	@ movhi
 6493 0070 1343     		orrs	r3, r3, r2
 6494 0072 9AB2     		uxth	r2, r3
 6495              		.loc 1 3095 11
 6496 0074 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 6497 0076 1343     		orrs	r3, r3, r2
 6498 0078 7B82     		strh	r3, [r7, #18]	@ movhi
3096:./Library/stm32f4xx_tim.c **** 
3097:./Library/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
3098:./Library/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
 6499              		.loc 1 3098 14
 6500 007a FB68     		ldr	r3, [r7, #12]
 6501 007c FA8A     		ldrh	r2, [r7, #22]	@ movhi
 6502 007e 1A81     		strh	r2, [r3, #8]	@ movhi
3099:./Library/stm32f4xx_tim.c **** 
3100:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
3101:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 6503              		.loc 1 3101 15
 6504 0080 FB68     		ldr	r3, [r7, #12]
 6505 0082 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 6506 0084 1A83     		strh	r2, [r3, #24]	@ movhi
3102:./Library/stm32f4xx_tim.c **** 
3103:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
3104:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 6507              		.loc 1 3104 14
 6508 0086 FB68     		ldr	r3, [r7, #12]
 6509 0088 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 6510 008a 1A84     		strh	r2, [r3, #32]	@ movhi
3105:./Library/stm32f4xx_tim.c **** }
 6511              		.loc 1 3105 1
 6512 008c 00BF     		nop
 6513 008e 1C37     		adds	r7, r7, #28
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 168


 6514              	.LCFI506:
 6515              		.cfi_def_cfa_offset 4
 6516 0090 BD46     		mov	sp, r7
 6517              	.LCFI507:
 6518              		.cfi_def_cfa_register 13
 6519              		@ sp needed
 6520 0092 5DF8047B 		ldr	r7, [sp], #4
 6521              	.LCFI508:
 6522              		.cfi_restore 7
 6523              		.cfi_def_cfa_offset 0
 6524 0096 7047     		bx	lr
 6525              		.cfi_endproc
 6526              	.LFE208:
 6528              		.section	.text.TIM_SelectHallSensor,"ax",%progbits
 6529              		.align	1
 6530              		.global	TIM_SelectHallSensor
 6531              		.syntax unified
 6532              		.thumb
 6533              		.thumb_func
 6535              	TIM_SelectHallSensor:
 6536              	.LFB209:
3106:./Library/stm32f4xx_tim.c **** 
3107:./Library/stm32f4xx_tim.c **** /**
3108:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx's Hall sensor interface.
3109:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3110:./Library/stm32f4xx_tim.c ****   *         peripheral.
3111:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx Hall sensor interface.
3112:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
3113:./Library/stm32f4xx_tim.c ****   * @retval None
3114:./Library/stm32f4xx_tim.c ****   */
3115:./Library/stm32f4xx_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
3116:./Library/stm32f4xx_tim.c **** {
 6537              		.loc 1 3116 1
 6538              		.cfi_startproc
 6539              		@ args = 0, pretend = 0, frame = 8
 6540              		@ frame_needed = 1, uses_anonymous_args = 0
 6541              		@ link register save eliminated.
 6542 0000 80B4     		push	{r7}
 6543              	.LCFI509:
 6544              		.cfi_def_cfa_offset 4
 6545              		.cfi_offset 7, -4
 6546 0002 83B0     		sub	sp, sp, #12
 6547              	.LCFI510:
 6548              		.cfi_def_cfa_offset 16
 6549 0004 00AF     		add	r7, sp, #0
 6550              	.LCFI511:
 6551              		.cfi_def_cfa_register 7
 6552 0006 7860     		str	r0, [r7, #4]
 6553 0008 0B46     		mov	r3, r1
 6554 000a FB70     		strb	r3, [r7, #3]
3117:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
3118:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3119:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
3120:./Library/stm32f4xx_tim.c **** 
3121:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 6555              		.loc 1 3121 6
 6556 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 169


 6557 000e 002B     		cmp	r3, #0
 6558 0010 08D0     		beq	.L187
3122:./Library/stm32f4xx_tim.c ****   {
3123:./Library/stm32f4xx_tim.c ****     /* Set the TI1S Bit */
3124:./Library/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_TI1S;
 6559              		.loc 1 3124 15
 6560 0012 7B68     		ldr	r3, [r7, #4]
 6561 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 6562 0016 9BB2     		uxth	r3, r3
 6563 0018 43F08003 		orr	r3, r3, #128
 6564 001c 9AB2     		uxth	r2, r3
 6565 001e 7B68     		ldr	r3, [r7, #4]
 6566 0020 9A80     		strh	r2, [r3, #4]	@ movhi
3125:./Library/stm32f4xx_tim.c ****   }
3126:./Library/stm32f4xx_tim.c ****   else
3127:./Library/stm32f4xx_tim.c ****   {
3128:./Library/stm32f4xx_tim.c ****     /* Reset the TI1S Bit */
3129:./Library/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
3130:./Library/stm32f4xx_tim.c ****   }
3131:./Library/stm32f4xx_tim.c **** }
 6567              		.loc 1 3131 1
 6568 0022 07E0     		b	.L189
 6569              	.L187:
3129:./Library/stm32f4xx_tim.c ****   }
 6570              		.loc 1 3129 15
 6571 0024 7B68     		ldr	r3, [r7, #4]
 6572 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 6573 0028 9BB2     		uxth	r3, r3
 6574 002a 23F08003 		bic	r3, r3, #128
 6575 002e 9AB2     		uxth	r2, r3
 6576 0030 7B68     		ldr	r3, [r7, #4]
 6577 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 6578              	.L189:
 6579              		.loc 1 3131 1
 6580 0034 00BF     		nop
 6581 0036 0C37     		adds	r7, r7, #12
 6582              	.LCFI512:
 6583              		.cfi_def_cfa_offset 4
 6584 0038 BD46     		mov	sp, r7
 6585              	.LCFI513:
 6586              		.cfi_def_cfa_register 13
 6587              		@ sp needed
 6588 003a 5DF8047B 		ldr	r7, [sp], #4
 6589              	.LCFI514:
 6590              		.cfi_restore 7
 6591              		.cfi_def_cfa_offset 0
 6592 003e 7047     		bx	lr
 6593              		.cfi_endproc
 6594              	.LFE209:
 6596              		.section	.text.TIM_RemapConfig,"ax",%progbits
 6597              		.align	1
 6598              		.global	TIM_RemapConfig
 6599              		.syntax unified
 6600              		.thumb
 6601              		.thumb_func
 6603              	TIM_RemapConfig:
 6604              	.LFB210:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 170


3132:./Library/stm32f4xx_tim.c **** /**
3133:./Library/stm32f4xx_tim.c ****   * @}
3134:./Library/stm32f4xx_tim.c ****   */
3135:./Library/stm32f4xx_tim.c **** 
3136:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group9 Specific remapping management function
3137:./Library/stm32f4xx_tim.c ****  *  @brief   Specific remapping management function
3138:./Library/stm32f4xx_tim.c ****  *
3139:./Library/stm32f4xx_tim.c **** @verbatim   
3140:./Library/stm32f4xx_tim.c ****  ===============================================================================
3141:./Library/stm32f4xx_tim.c ****               ##### Specific remapping management function #####
3142:./Library/stm32f4xx_tim.c ****  ===============================================================================  
3143:./Library/stm32f4xx_tim.c **** 
3144:./Library/stm32f4xx_tim.c **** @endverbatim
3145:./Library/stm32f4xx_tim.c ****   * @{
3146:./Library/stm32f4xx_tim.c ****   */
3147:./Library/stm32f4xx_tim.c **** 
3148:./Library/stm32f4xx_tim.c **** /**
3149:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIM2, TIM5 and TIM11 Remapping input capabilities.
3150:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 2, 5 or 11 to select the TIM peripheral.
3151:./Library/stm32f4xx_tim.c ****   * @param  TIM_Remap: specifies the TIM input remapping source.
3152:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3153:./Library/stm32f4xx_tim.c ****   *            @arg TIM2_TIM8_TRGO: TIM2 ITR1 input is connected to TIM8 Trigger output(default)
3154:./Library/stm32f4xx_tim.c ****   *            @arg TIM2_ETH_PTP:   TIM2 ITR1 input is connected to ETH PTP trigger output.
3155:./Library/stm32f4xx_tim.c ****   *            @arg TIM2_USBFS_SOF: TIM2 ITR1 input is connected to USB FS SOF. 
3156:./Library/stm32f4xx_tim.c ****   *            @arg TIM2_USBHS_SOF: TIM2 ITR1 input is connected to USB HS SOF. 
3157:./Library/stm32f4xx_tim.c ****   *            @arg TIM5_GPIO:      TIM5 CH4 input is connected to dedicated Timer pin(default)
3158:./Library/stm32f4xx_tim.c ****   *            @arg TIM5_LSI:       TIM5 CH4 input is connected to LSI clock.
3159:./Library/stm32f4xx_tim.c ****   *            @arg TIM5_LSE:       TIM5 CH4 input is connected to LSE clock.
3160:./Library/stm32f4xx_tim.c ****   *            @arg TIM5_RTC:       TIM5 CH4 input is connected to RTC Output event.
3161:./Library/stm32f4xx_tim.c ****   *            @arg TIM11_GPIO:     TIM11 CH4 input is connected to dedicated Timer pin(default) 
3162:./Library/stm32f4xx_tim.c ****   *            @arg TIM11_HSE:      TIM11 CH4 input is connected to HSE_RTC clock
3163:./Library/stm32f4xx_tim.c ****   *                                 (HSE divided by a programmable prescaler)  
3164:./Library/stm32f4xx_tim.c ****   * @retval None
3165:./Library/stm32f4xx_tim.c ****   */
3166:./Library/stm32f4xx_tim.c **** void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
3167:./Library/stm32f4xx_tim.c **** {
 6605              		.loc 1 3167 1
 6606              		.cfi_startproc
 6607              		@ args = 0, pretend = 0, frame = 8
 6608              		@ frame_needed = 1, uses_anonymous_args = 0
 6609              		@ link register save eliminated.
 6610 0000 80B4     		push	{r7}
 6611              	.LCFI515:
 6612              		.cfi_def_cfa_offset 4
 6613              		.cfi_offset 7, -4
 6614 0002 83B0     		sub	sp, sp, #12
 6615              	.LCFI516:
 6616              		.cfi_def_cfa_offset 16
 6617 0004 00AF     		add	r7, sp, #0
 6618              	.LCFI517:
 6619              		.cfi_def_cfa_register 7
 6620 0006 7860     		str	r0, [r7, #4]
 6621 0008 0B46     		mov	r3, r1
 6622 000a 7B80     		strh	r3, [r7, #2]	@ movhi
3168:./Library/stm32f4xx_tim.c ****  /* Check the parameters */
3169:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
3170:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_REMAP(TIM_Remap));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 171


3171:./Library/stm32f4xx_tim.c **** 
3172:./Library/stm32f4xx_tim.c ****   /* Set the Timer remapping configuration */
3173:./Library/stm32f4xx_tim.c ****   TIMx->OR =  TIM_Remap;
 6623              		.loc 1 3173 12
 6624 000c 7B68     		ldr	r3, [r7, #4]
 6625 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 6626 0010 A3F85020 		strh	r2, [r3, #80]	@ movhi
3174:./Library/stm32f4xx_tim.c **** }
 6627              		.loc 1 3174 1
 6628 0014 00BF     		nop
 6629 0016 0C37     		adds	r7, r7, #12
 6630              	.LCFI518:
 6631              		.cfi_def_cfa_offset 4
 6632 0018 BD46     		mov	sp, r7
 6633              	.LCFI519:
 6634              		.cfi_def_cfa_register 13
 6635              		@ sp needed
 6636 001a 5DF8047B 		ldr	r7, [sp], #4
 6637              	.LCFI520:
 6638              		.cfi_restore 7
 6639              		.cfi_def_cfa_offset 0
 6640 001e 7047     		bx	lr
 6641              		.cfi_endproc
 6642              	.LFE210:
 6644              		.section	.text.TI1_Config,"ax",%progbits
 6645              		.align	1
 6646              		.syntax unified
 6647              		.thumb
 6648              		.thumb_func
 6650              	TI1_Config:
 6651              	.LFB211:
3175:./Library/stm32f4xx_tim.c **** /**
3176:./Library/stm32f4xx_tim.c ****   * @}
3177:./Library/stm32f4xx_tim.c ****   */
3178:./Library/stm32f4xx_tim.c **** 
3179:./Library/stm32f4xx_tim.c **** /**
3180:./Library/stm32f4xx_tim.c ****   * @brief  Configure the TI1 as Input.
3181:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14 
3182:./Library/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
3183:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3184:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3185:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3186:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3187:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge  
3188:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3189:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3190:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
3191:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
3192:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
3193:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3194:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3195:./Library/stm32f4xx_tim.c ****   * @retval None
3196:./Library/stm32f4xx_tim.c ****   */
3197:./Library/stm32f4xx_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3198:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3199:./Library/stm32f4xx_tim.c **** {
 6652              		.loc 1 3199 1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 172


 6653              		.cfi_startproc
 6654              		@ args = 0, pretend = 0, frame = 24
 6655              		@ frame_needed = 1, uses_anonymous_args = 0
 6656              		@ link register save eliminated.
 6657 0000 80B4     		push	{r7}
 6658              	.LCFI521:
 6659              		.cfi_def_cfa_offset 4
 6660              		.cfi_offset 7, -4
 6661 0002 87B0     		sub	sp, sp, #28
 6662              	.LCFI522:
 6663              		.cfi_def_cfa_offset 32
 6664 0004 00AF     		add	r7, sp, #0
 6665              	.LCFI523:
 6666              		.cfi_def_cfa_register 7
 6667 0006 F860     		str	r0, [r7, #12]
 6668 0008 0846     		mov	r0, r1
 6669 000a 1146     		mov	r1, r2
 6670 000c 1A46     		mov	r2, r3
 6671 000e 0346     		mov	r3, r0	@ movhi
 6672 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 6673 0012 0B46     		mov	r3, r1	@ movhi
 6674 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 6675 0016 1346     		mov	r3, r2	@ movhi
 6676 0018 FB80     		strh	r3, [r7, #6]	@ movhi
3200:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0;
 6677              		.loc 1 3200 12
 6678 001a 0023     		movs	r3, #0
 6679 001c FB82     		strh	r3, [r7, #22]	@ movhi
 6680              		.loc 1 3200 26
 6681 001e 0023     		movs	r3, #0
 6682 0020 BB82     		strh	r3, [r7, #20]	@ movhi
3201:./Library/stm32f4xx_tim.c **** 
3202:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
3203:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 6683              		.loc 1 3203 14
 6684 0022 FB68     		ldr	r3, [r7, #12]
 6685 0024 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6686 0026 9BB2     		uxth	r3, r3
 6687 0028 23F00103 		bic	r3, r3, #1
 6688 002c 9AB2     		uxth	r2, r3
 6689 002e FB68     		ldr	r3, [r7, #12]
 6690 0030 1A84     		strh	r2, [r3, #32]	@ movhi
3204:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 6691              		.loc 1 3204 12
 6692 0032 FB68     		ldr	r3, [r7, #12]
 6693 0034 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 6694 0036 FB82     		strh	r3, [r7, #22]	@ movhi
3205:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 6695              		.loc 1 3205 11
 6696 0038 FB68     		ldr	r3, [r7, #12]
 6697 003a 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6698 003c BB82     		strh	r3, [r7, #20]	@ movhi
3206:./Library/stm32f4xx_tim.c **** 
3207:./Library/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3208:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 6699              		.loc 1 3208 12
 6700 003e FB8A     		ldrh	r3, [r7, #22]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 173


 6701 0040 23F0F303 		bic	r3, r3, #243
 6702 0044 FB82     		strh	r3, [r7, #22]	@ movhi
3209:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 6703              		.loc 1 3209 44
 6704 0046 FB88     		ldrh	r3, [r7, #6]	@ movhi
 6705 0048 1B01     		lsls	r3, r3, #4
 6706 004a 9AB2     		uxth	r2, r3
 6707              		.loc 1 3209 15
 6708 004c 3B89     		ldrh	r3, [r7, #8]	@ movhi
 6709 004e 1343     		orrs	r3, r3, r2
 6710 0050 9AB2     		uxth	r2, r3
 6711              		.loc 1 3209 12
 6712 0052 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6713 0054 1343     		orrs	r3, r3, r2
 6714 0056 FB82     		strh	r3, [r7, #22]	@ movhi
3210:./Library/stm32f4xx_tim.c **** 
3211:./Library/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC1E Bit */
3212:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 6715              		.loc 1 3212 11
 6716 0058 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6717 005a 23F00A03 		bic	r3, r3, #10
 6718 005e BB82     		strh	r3, [r7, #20]	@ movhi
3213:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 6719              		.loc 1 3213 11
 6720 0060 7A89     		ldrh	r2, [r7, #10]	@ movhi
 6721 0062 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6722 0064 1343     		orrs	r3, r3, r2
 6723 0066 9BB2     		uxth	r3, r3
 6724 0068 43F00103 		orr	r3, r3, #1
 6725 006c BB82     		strh	r3, [r7, #20]	@ movhi
3214:./Library/stm32f4xx_tim.c **** 
3215:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3216:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 6726              		.loc 1 3216 15
 6727 006e FB68     		ldr	r3, [r7, #12]
 6728 0070 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 6729 0072 1A83     		strh	r2, [r3, #24]	@ movhi
3217:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 6730              		.loc 1 3217 14
 6731 0074 FB68     		ldr	r3, [r7, #12]
 6732 0076 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 6733 0078 1A84     		strh	r2, [r3, #32]	@ movhi
3218:./Library/stm32f4xx_tim.c **** }
 6734              		.loc 1 3218 1
 6735 007a 00BF     		nop
 6736 007c 1C37     		adds	r7, r7, #28
 6737              	.LCFI524:
 6738              		.cfi_def_cfa_offset 4
 6739 007e BD46     		mov	sp, r7
 6740              	.LCFI525:
 6741              		.cfi_def_cfa_register 13
 6742              		@ sp needed
 6743 0080 5DF8047B 		ldr	r7, [sp], #4
 6744              	.LCFI526:
 6745              		.cfi_restore 7
 6746              		.cfi_def_cfa_offset 0
 6747 0084 7047     		bx	lr
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 174


 6748              		.cfi_endproc
 6749              	.LFE211:
 6751              		.section	.text.TI2_Config,"ax",%progbits
 6752              		.align	1
 6753              		.syntax unified
 6754              		.thumb
 6755              		.thumb_func
 6757              	TI2_Config:
 6758              	.LFB212:
3219:./Library/stm32f4xx_tim.c **** 
3220:./Library/stm32f4xx_tim.c **** /**
3221:./Library/stm32f4xx_tim.c ****   * @brief  Configure the TI2 as Input.
3222:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3223:./Library/stm32f4xx_tim.c ****   *         peripheral.
3224:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3225:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3226:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3227:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3228:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge   
3229:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3230:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3231:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
3232:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
3233:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
3234:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3235:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3236:./Library/stm32f4xx_tim.c ****   * @retval None
3237:./Library/stm32f4xx_tim.c ****   */
3238:./Library/stm32f4xx_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3239:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3240:./Library/stm32f4xx_tim.c **** {
 6759              		.loc 1 3240 1
 6760              		.cfi_startproc
 6761              		@ args = 0, pretend = 0, frame = 24
 6762              		@ frame_needed = 1, uses_anonymous_args = 0
 6763              		@ link register save eliminated.
 6764 0000 80B4     		push	{r7}
 6765              	.LCFI527:
 6766              		.cfi_def_cfa_offset 4
 6767              		.cfi_offset 7, -4
 6768 0002 87B0     		sub	sp, sp, #28
 6769              	.LCFI528:
 6770              		.cfi_def_cfa_offset 32
 6771 0004 00AF     		add	r7, sp, #0
 6772              	.LCFI529:
 6773              		.cfi_def_cfa_register 7
 6774 0006 F860     		str	r0, [r7, #12]
 6775 0008 0846     		mov	r0, r1
 6776 000a 1146     		mov	r1, r2
 6777 000c 1A46     		mov	r2, r3
 6778 000e 0346     		mov	r3, r0	@ movhi
 6779 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 6780 0012 0B46     		mov	r3, r1	@ movhi
 6781 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 6782 0016 1346     		mov	r3, r2	@ movhi
 6783 0018 FB80     		strh	r3, [r7, #6]	@ movhi
3241:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 175


 6784              		.loc 1 3241 12
 6785 001a 0023     		movs	r3, #0
 6786 001c FB82     		strh	r3, [r7, #22]	@ movhi
 6787              		.loc 1 3241 26
 6788 001e 0023     		movs	r3, #0
 6789 0020 BB82     		strh	r3, [r7, #20]	@ movhi
 6790              		.loc 1 3241 39
 6791 0022 0023     		movs	r3, #0
 6792 0024 7B82     		strh	r3, [r7, #18]	@ movhi
3242:./Library/stm32f4xx_tim.c **** 
3243:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
3244:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 6793              		.loc 1 3244 14
 6794 0026 FB68     		ldr	r3, [r7, #12]
 6795 0028 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6796 002a 9BB2     		uxth	r3, r3
 6797 002c 23F01003 		bic	r3, r3, #16
 6798 0030 9AB2     		uxth	r2, r3
 6799 0032 FB68     		ldr	r3, [r7, #12]
 6800 0034 1A84     		strh	r2, [r3, #32]	@ movhi
3245:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 6801              		.loc 1 3245 12
 6802 0036 FB68     		ldr	r3, [r7, #12]
 6803 0038 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 6804 003a FB82     		strh	r3, [r7, #22]	@ movhi
3246:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 6805              		.loc 1 3246 11
 6806 003c FB68     		ldr	r3, [r7, #12]
 6807 003e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6808 0040 BB82     		strh	r3, [r7, #20]	@ movhi
3247:./Library/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 4);
 6809              		.loc 1 3247 7
 6810 0042 7B89     		ldrh	r3, [r7, #10]	@ movhi
 6811 0044 1B01     		lsls	r3, r3, #4
 6812 0046 7B82     		strh	r3, [r7, #18]	@ movhi
3248:./Library/stm32f4xx_tim.c **** 
3249:./Library/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3250:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 6813              		.loc 1 3250 12
 6814 0048 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6815 004a 23F44073 		bic	r3, r3, #768
 6816 004e 1B05     		lsls	r3, r3, #20
 6817 0050 1B0D     		lsrs	r3, r3, #20
 6818 0052 FB82     		strh	r3, [r7, #22]	@ movhi
3251:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 6819              		.loc 1 3251 15
 6820 0054 FB88     		ldrh	r3, [r7, #6]	@ movhi
 6821 0056 1B03     		lsls	r3, r3, #12
 6822 0058 9AB2     		uxth	r2, r3
 6823              		.loc 1 3251 12
 6824 005a FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6825 005c 1343     		orrs	r3, r3, r2
 6826 005e FB82     		strh	r3, [r7, #22]	@ movhi
3252:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 6827              		.loc 1 3252 15
 6828 0060 3B89     		ldrh	r3, [r7, #8]	@ movhi
 6829 0062 1B02     		lsls	r3, r3, #8
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 176


 6830 0064 9AB2     		uxth	r2, r3
 6831              		.loc 1 3252 12
 6832 0066 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6833 0068 1343     		orrs	r3, r3, r2
 6834 006a FB82     		strh	r3, [r7, #22]	@ movhi
3253:./Library/stm32f4xx_tim.c **** 
3254:./Library/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC2E Bit */
3255:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 6835              		.loc 1 3255 11
 6836 006c BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6837 006e 23F0A003 		bic	r3, r3, #160
 6838 0072 BB82     		strh	r3, [r7, #20]	@ movhi
3256:./Library/stm32f4xx_tim.c ****   tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 6839              		.loc 1 3256 11
 6840 0074 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 6841 0076 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6842 0078 1343     		orrs	r3, r3, r2
 6843 007a 9BB2     		uxth	r3, r3
 6844 007c 43F01003 		orr	r3, r3, #16
 6845 0080 BB82     		strh	r3, [r7, #20]	@ movhi
3257:./Library/stm32f4xx_tim.c **** 
3258:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3259:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 6846              		.loc 1 3259 15
 6847 0082 FB68     		ldr	r3, [r7, #12]
 6848 0084 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 6849 0086 1A83     		strh	r2, [r3, #24]	@ movhi
3260:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 6850              		.loc 1 3260 14
 6851 0088 FB68     		ldr	r3, [r7, #12]
 6852 008a BA8A     		ldrh	r2, [r7, #20]	@ movhi
 6853 008c 1A84     		strh	r2, [r3, #32]	@ movhi
3261:./Library/stm32f4xx_tim.c **** }
 6854              		.loc 1 3261 1
 6855 008e 00BF     		nop
 6856 0090 1C37     		adds	r7, r7, #28
 6857              	.LCFI530:
 6858              		.cfi_def_cfa_offset 4
 6859 0092 BD46     		mov	sp, r7
 6860              	.LCFI531:
 6861              		.cfi_def_cfa_register 13
 6862              		@ sp needed
 6863 0094 5DF8047B 		ldr	r7, [sp], #4
 6864              	.LCFI532:
 6865              		.cfi_restore 7
 6866              		.cfi_def_cfa_offset 0
 6867 0098 7047     		bx	lr
 6868              		.cfi_endproc
 6869              	.LFE212:
 6871              		.section	.text.TI3_Config,"ax",%progbits
 6872              		.align	1
 6873              		.syntax unified
 6874              		.thumb
 6875              		.thumb_func
 6877              	TI3_Config:
 6878              	.LFB213:
3262:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 177


3263:./Library/stm32f4xx_tim.c **** /**
3264:./Library/stm32f4xx_tim.c ****   * @brief  Configure the TI3 as Input.
3265:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
3266:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3267:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3268:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3269:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3270:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge         
3271:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3272:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3273:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
3274:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
3275:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
3276:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3277:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3278:./Library/stm32f4xx_tim.c ****   * @retval None
3279:./Library/stm32f4xx_tim.c ****   */
3280:./Library/stm32f4xx_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3281:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3282:./Library/stm32f4xx_tim.c **** {
 6879              		.loc 1 3282 1
 6880              		.cfi_startproc
 6881              		@ args = 0, pretend = 0, frame = 24
 6882              		@ frame_needed = 1, uses_anonymous_args = 0
 6883              		@ link register save eliminated.
 6884 0000 80B4     		push	{r7}
 6885              	.LCFI533:
 6886              		.cfi_def_cfa_offset 4
 6887              		.cfi_offset 7, -4
 6888 0002 87B0     		sub	sp, sp, #28
 6889              	.LCFI534:
 6890              		.cfi_def_cfa_offset 32
 6891 0004 00AF     		add	r7, sp, #0
 6892              	.LCFI535:
 6893              		.cfi_def_cfa_register 7
 6894 0006 F860     		str	r0, [r7, #12]
 6895 0008 0846     		mov	r0, r1
 6896 000a 1146     		mov	r1, r2
 6897 000c 1A46     		mov	r2, r3
 6898 000e 0346     		mov	r3, r0	@ movhi
 6899 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 6900 0012 0B46     		mov	r3, r1	@ movhi
 6901 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 6902 0016 1346     		mov	r3, r2	@ movhi
 6903 0018 FB80     		strh	r3, [r7, #6]	@ movhi
3283:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 6904              		.loc 1 3283 12
 6905 001a 0023     		movs	r3, #0
 6906 001c FB82     		strh	r3, [r7, #22]	@ movhi
 6907              		.loc 1 3283 26
 6908 001e 0023     		movs	r3, #0
 6909 0020 BB82     		strh	r3, [r7, #20]	@ movhi
 6910              		.loc 1 3283 39
 6911 0022 0023     		movs	r3, #0
 6912 0024 7B82     		strh	r3, [r7, #18]	@ movhi
3284:./Library/stm32f4xx_tim.c **** 
3285:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 178


3286:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 6913              		.loc 1 3286 14
 6914 0026 FB68     		ldr	r3, [r7, #12]
 6915 0028 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6916 002a 9BB2     		uxth	r3, r3
 6917 002c 23F48073 		bic	r3, r3, #256
 6918 0030 9AB2     		uxth	r2, r3
 6919 0032 FB68     		ldr	r3, [r7, #12]
 6920 0034 1A84     		strh	r2, [r3, #32]	@ movhi
3287:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 6921              		.loc 1 3287 12
 6922 0036 FB68     		ldr	r3, [r7, #12]
 6923 0038 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 6924 003a FB82     		strh	r3, [r7, #22]	@ movhi
3288:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 6925              		.loc 1 3288 11
 6926 003c FB68     		ldr	r3, [r7, #12]
 6927 003e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6928 0040 BB82     		strh	r3, [r7, #20]	@ movhi
3289:./Library/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 8);
 6929              		.loc 1 3289 7
 6930 0042 7B89     		ldrh	r3, [r7, #10]	@ movhi
 6931 0044 1B02     		lsls	r3, r3, #8
 6932 0046 7B82     		strh	r3, [r7, #18]	@ movhi
3290:./Library/stm32f4xx_tim.c **** 
3291:./Library/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3292:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 6933              		.loc 1 3292 12
 6934 0048 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6935 004a 23F0F303 		bic	r3, r3, #243
 6936 004e FB82     		strh	r3, [r7, #22]	@ movhi
3293:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 6937              		.loc 1 3293 44
 6938 0050 FB88     		ldrh	r3, [r7, #6]	@ movhi
 6939 0052 1B01     		lsls	r3, r3, #4
 6940 0054 9AB2     		uxth	r2, r3
 6941              		.loc 1 3293 15
 6942 0056 3B89     		ldrh	r3, [r7, #8]	@ movhi
 6943 0058 1343     		orrs	r3, r3, r2
 6944 005a 9AB2     		uxth	r2, r3
 6945              		.loc 1 3293 12
 6946 005c FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6947 005e 1343     		orrs	r3, r3, r2
 6948 0060 FB82     		strh	r3, [r7, #22]	@ movhi
3294:./Library/stm32f4xx_tim.c **** 
3295:./Library/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC3E Bit */
3296:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 6949              		.loc 1 3296 11
 6950 0062 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6951 0064 23F42063 		bic	r3, r3, #2560
 6952 0068 BB82     		strh	r3, [r7, #20]	@ movhi
3297:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 6953              		.loc 1 3297 11
 6954 006a 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 6955 006c BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6956 006e 1343     		orrs	r3, r3, r2
 6957 0070 9BB2     		uxth	r3, r3
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 179


 6958 0072 43F48073 		orr	r3, r3, #256
 6959 0076 BB82     		strh	r3, [r7, #20]	@ movhi
3298:./Library/stm32f4xx_tim.c **** 
3299:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3300:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 6960              		.loc 1 3300 15
 6961 0078 FB68     		ldr	r3, [r7, #12]
 6962 007a FA8A     		ldrh	r2, [r7, #22]	@ movhi
 6963 007c 9A83     		strh	r2, [r3, #28]	@ movhi
3301:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 6964              		.loc 1 3301 14
 6965 007e FB68     		ldr	r3, [r7, #12]
 6966 0080 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 6967 0082 1A84     		strh	r2, [r3, #32]	@ movhi
3302:./Library/stm32f4xx_tim.c **** }
 6968              		.loc 1 3302 1
 6969 0084 00BF     		nop
 6970 0086 1C37     		adds	r7, r7, #28
 6971              	.LCFI536:
 6972              		.cfi_def_cfa_offset 4
 6973 0088 BD46     		mov	sp, r7
 6974              	.LCFI537:
 6975              		.cfi_def_cfa_register 13
 6976              		@ sp needed
 6977 008a 5DF8047B 		ldr	r7, [sp], #4
 6978              	.LCFI538:
 6979              		.cfi_restore 7
 6980              		.cfi_def_cfa_offset 0
 6981 008e 7047     		bx	lr
 6982              		.cfi_endproc
 6983              	.LFE213:
 6985              		.section	.text.TI4_Config,"ax",%progbits
 6986              		.align	1
 6987              		.syntax unified
 6988              		.thumb
 6989              		.thumb_func
 6991              	TI4_Config:
 6992              	.LFB214:
3303:./Library/stm32f4xx_tim.c **** 
3304:./Library/stm32f4xx_tim.c **** /**
3305:./Library/stm32f4xx_tim.c ****   * @brief  Configure the TI4 as Input.
3306:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
3307:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3308:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3309:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3310:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3311:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge     
3312:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3313:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3314:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
3315:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
3316:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
3317:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3318:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3319:./Library/stm32f4xx_tim.c ****   * @retval None
3320:./Library/stm32f4xx_tim.c ****   */
3321:./Library/stm32f4xx_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 180


3322:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3323:./Library/stm32f4xx_tim.c **** {
 6993              		.loc 1 3323 1
 6994              		.cfi_startproc
 6995              		@ args = 0, pretend = 0, frame = 24
 6996              		@ frame_needed = 1, uses_anonymous_args = 0
 6997              		@ link register save eliminated.
 6998 0000 80B4     		push	{r7}
 6999              	.LCFI539:
 7000              		.cfi_def_cfa_offset 4
 7001              		.cfi_offset 7, -4
 7002 0002 87B0     		sub	sp, sp, #28
 7003              	.LCFI540:
 7004              		.cfi_def_cfa_offset 32
 7005 0004 00AF     		add	r7, sp, #0
 7006              	.LCFI541:
 7007              		.cfi_def_cfa_register 7
 7008 0006 F860     		str	r0, [r7, #12]
 7009 0008 0846     		mov	r0, r1
 7010 000a 1146     		mov	r1, r2
 7011 000c 1A46     		mov	r2, r3
 7012 000e 0346     		mov	r3, r0	@ movhi
 7013 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 7014 0012 0B46     		mov	r3, r1	@ movhi
 7015 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 7016 0016 1346     		mov	r3, r2	@ movhi
 7017 0018 FB80     		strh	r3, [r7, #6]	@ movhi
3324:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 7018              		.loc 1 3324 12
 7019 001a 0023     		movs	r3, #0
 7020 001c FB82     		strh	r3, [r7, #22]	@ movhi
 7021              		.loc 1 3324 26
 7022 001e 0023     		movs	r3, #0
 7023 0020 BB82     		strh	r3, [r7, #20]	@ movhi
 7024              		.loc 1 3324 39
 7025 0022 0023     		movs	r3, #0
 7026 0024 7B82     		strh	r3, [r7, #18]	@ movhi
3325:./Library/stm32f4xx_tim.c **** 
3326:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
3327:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 7027              		.loc 1 3327 14
 7028 0026 FB68     		ldr	r3, [r7, #12]
 7029 0028 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 7030 002a 9BB2     		uxth	r3, r3
 7031 002c 23F48053 		bic	r3, r3, #4096
 7032 0030 9AB2     		uxth	r2, r3
 7033 0032 FB68     		ldr	r3, [r7, #12]
 7034 0034 1A84     		strh	r2, [r3, #32]	@ movhi
3328:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 7035              		.loc 1 3328 12
 7036 0036 FB68     		ldr	r3, [r7, #12]
 7037 0038 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 7038 003a FB82     		strh	r3, [r7, #22]	@ movhi
3329:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 7039              		.loc 1 3329 11
 7040 003c FB68     		ldr	r3, [r7, #12]
 7041 003e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 181


 7042 0040 BB82     		strh	r3, [r7, #20]	@ movhi
3330:./Library/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 12);
 7043              		.loc 1 3330 7
 7044 0042 7B89     		ldrh	r3, [r7, #10]	@ movhi
 7045 0044 1B03     		lsls	r3, r3, #12
 7046 0046 7B82     		strh	r3, [r7, #18]	@ movhi
3331:./Library/stm32f4xx_tim.c **** 
3332:./Library/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3333:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 7047              		.loc 1 3333 12
 7048 0048 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 7049 004a 23F44073 		bic	r3, r3, #768
 7050 004e 1B05     		lsls	r3, r3, #20
 7051 0050 1B0D     		lsrs	r3, r3, #20
 7052 0052 FB82     		strh	r3, [r7, #22]	@ movhi
3334:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 7053              		.loc 1 3334 15
 7054 0054 3B89     		ldrh	r3, [r7, #8]	@ movhi
 7055 0056 1B02     		lsls	r3, r3, #8
 7056 0058 9AB2     		uxth	r2, r3
 7057              		.loc 1 3334 12
 7058 005a FB8A     		ldrh	r3, [r7, #22]	@ movhi
 7059 005c 1343     		orrs	r3, r3, r2
 7060 005e FB82     		strh	r3, [r7, #22]	@ movhi
3335:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 7061              		.loc 1 3335 15
 7062 0060 FB88     		ldrh	r3, [r7, #6]	@ movhi
 7063 0062 1B03     		lsls	r3, r3, #12
 7064 0064 9AB2     		uxth	r2, r3
 7065              		.loc 1 3335 12
 7066 0066 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 7067 0068 1343     		orrs	r3, r3, r2
 7068 006a FB82     		strh	r3, [r7, #22]	@ movhi
3336:./Library/stm32f4xx_tim.c **** 
3337:./Library/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC4E Bit */
3338:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 7069              		.loc 1 3338 11
 7070 006c BB8A     		ldrh	r3, [r7, #20]	@ movhi
 7071 006e 23F40053 		bic	r3, r3, #8192
 7072 0072 5B04     		lsls	r3, r3, #17
 7073 0074 5B0C     		lsrs	r3, r3, #17
 7074 0076 BB82     		strh	r3, [r7, #20]	@ movhi
3339:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 7075              		.loc 1 3339 11
 7076 0078 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 7077 007a BB8A     		ldrh	r3, [r7, #20]	@ movhi
 7078 007c 1343     		orrs	r3, r3, r2
 7079 007e 9BB2     		uxth	r3, r3
 7080 0080 43F48053 		orr	r3, r3, #4096
 7081 0084 BB82     		strh	r3, [r7, #20]	@ movhi
3340:./Library/stm32f4xx_tim.c **** 
3341:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3342:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 7082              		.loc 1 3342 15
 7083 0086 FB68     		ldr	r3, [r7, #12]
 7084 0088 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 7085 008a 9A83     		strh	r2, [r3, #28]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 182


3343:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer ;
 7086              		.loc 1 3343 14
 7087 008c FB68     		ldr	r3, [r7, #12]
 7088 008e BA8A     		ldrh	r2, [r7, #20]	@ movhi
 7089 0090 1A84     		strh	r2, [r3, #32]	@ movhi
3344:./Library/stm32f4xx_tim.c **** }
 7090              		.loc 1 3344 1
 7091 0092 00BF     		nop
 7092 0094 1C37     		adds	r7, r7, #28
 7093              	.LCFI542:
 7094              		.cfi_def_cfa_offset 4
 7095 0096 BD46     		mov	sp, r7
 7096              	.LCFI543:
 7097              		.cfi_def_cfa_register 13
 7098              		@ sp needed
 7099 0098 5DF8047B 		ldr	r7, [sp], #4
 7100              	.LCFI544:
 7101              		.cfi_restore 7
 7102              		.cfi_def_cfa_offset 0
 7103 009c 7047     		bx	lr
 7104              		.cfi_endproc
 7105              	.LFE214:
 7107              		.text
 7108              	.Letext0:
 7109              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 7110              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 7111              		.file 4 "./CORE/stm32f4xx.h"
 7112              		.file 5 "./Library/stm32f4xx_tim.h"
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 183


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_tim.c
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:20     .text.TIM_DeInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:26     .text.TIM_DeInit:0000000000000000 TIM_DeInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:279    .text.TIM_DeInit:000000000000018c $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:296    .text.TIM_TimeBaseInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:302    .text.TIM_TimeBaseInit:0000000000000000 TIM_TimeBaseInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:448    .text.TIM_TimeBaseInit:00000000000000bc $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:459    .text.TIM_TimeBaseStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:465    .text.TIM_TimeBaseStructInit:0000000000000000 TIM_TimeBaseStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:521    .text.TIM_PrescalerConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:527    .text.TIM_PrescalerConfig:0000000000000000 TIM_PrescalerConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:575    .text.TIM_CounterModeConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:581    .text.TIM_CounterModeConfig:0000000000000000 TIM_CounterModeConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:639    .text.TIM_SetCounter:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:645    .text.TIM_SetCounter:0000000000000000 TIM_SetCounter
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:686    .text.TIM_SetAutoreload:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:692    .text.TIM_SetAutoreload:0000000000000000 TIM_SetAutoreload
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:733    .text.TIM_GetCounter:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:739    .text.TIM_GetCounter:0000000000000000 TIM_GetCounter
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:778    .text.TIM_GetPrescaler:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:784    .text.TIM_GetPrescaler:0000000000000000 TIM_GetPrescaler
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:824    .text.TIM_UpdateDisableConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:830    .text.TIM_UpdateDisableConfig:0000000000000000 TIM_UpdateDisableConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:892    .text.TIM_UpdateRequestConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:898    .text.TIM_UpdateRequestConfig:0000000000000000 TIM_UpdateRequestConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:960    .text.TIM_ARRPreloadConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:966    .text.TIM_ARRPreloadConfig:0000000000000000 TIM_ARRPreloadConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1028   .text.TIM_SelectOnePulseMode:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1034   .text.TIM_SelectOnePulseMode:0000000000000000 TIM_SelectOnePulseMode
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1089   .text.TIM_SetClockDivision:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1095   .text.TIM_SetClockDivision:0000000000000000 TIM_SetClockDivision
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1150   .text.TIM_Cmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1156   .text.TIM_Cmd:0000000000000000 TIM_Cmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1218   .text.TIM_OC1Init:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1224   .text.TIM_OC1Init:0000000000000000 TIM_OC1Init
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1396   .text.TIM_OC1Init:00000000000000ec $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1402   .text.TIM_OC2Init:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1408   .text.TIM_OC2Init:0000000000000000 TIM_OC2Init
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1601   .text.TIM_OC2Init:0000000000000108 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1607   .text.TIM_OC3Init:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1613   .text.TIM_OC3Init:0000000000000000 TIM_OC3Init
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1803   .text.TIM_OC3Init:0000000000000104 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1809   .text.TIM_OC4Init:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1815   .text.TIM_OC4Init:0000000000000000 TIM_OC4Init
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1966   .text.TIM_OC4Init:00000000000000c8 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1972   .text.TIM_OCStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:1978   .text.TIM_OCStructInit:0000000000000000 TIM_OCStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2046   .text.TIM_SelectOCxM:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2052   .text.TIM_SelectOCxM:0000000000000000 TIM_SelectOCxM
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2192   .text.TIM_SetCompare1:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2198   .text.TIM_SetCompare1:0000000000000000 TIM_SetCompare1
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2239   .text.TIM_SetCompare2:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2245   .text.TIM_SetCompare2:0000000000000000 TIM_SetCompare2
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2286   .text.TIM_SetCompare3:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2292   .text.TIM_SetCompare3:0000000000000000 TIM_SetCompare3
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2333   .text.TIM_SetCompare4:0000000000000000 $t
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 184


/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2339   .text.TIM_SetCompare4:0000000000000000 TIM_SetCompare4
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2380   .text.TIM_ForcedOC1Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2386   .text.TIM_ForcedOC1Config:0000000000000000 TIM_ForcedOC1Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2444   .text.TIM_ForcedOC2Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2450   .text.TIM_ForcedOC2Config:0000000000000000 TIM_ForcedOC2Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2511   .text.TIM_ForcedOC3Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2517   .text.TIM_ForcedOC3Config:0000000000000000 TIM_ForcedOC3Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2575   .text.TIM_ForcedOC4Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2581   .text.TIM_ForcedOC4Config:0000000000000000 TIM_ForcedOC4Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2642   .text.TIM_OC1PreloadConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2648   .text.TIM_OC1PreloadConfig:0000000000000000 TIM_OC1PreloadConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2706   .text.TIM_OC2PreloadConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2712   .text.TIM_OC2PreloadConfig:0000000000000000 TIM_OC2PreloadConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2773   .text.TIM_OC3PreloadConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2779   .text.TIM_OC3PreloadConfig:0000000000000000 TIM_OC3PreloadConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2837   .text.TIM_OC4PreloadConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2843   .text.TIM_OC4PreloadConfig:0000000000000000 TIM_OC4PreloadConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2904   .text.TIM_OC1FastConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2910   .text.TIM_OC1FastConfig:0000000000000000 TIM_OC1FastConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2968   .text.TIM_OC2FastConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:2974   .text.TIM_OC2FastConfig:0000000000000000 TIM_OC2FastConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3035   .text.TIM_OC3FastConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3041   .text.TIM_OC3FastConfig:0000000000000000 TIM_OC3FastConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3099   .text.TIM_OC4FastConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3105   .text.TIM_OC4FastConfig:0000000000000000 TIM_OC4FastConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3166   .text.TIM_ClearOC1Ref:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3172   .text.TIM_ClearOC1Ref:0000000000000000 TIM_ClearOC1Ref
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3230   .text.TIM_ClearOC2Ref:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3236   .text.TIM_ClearOC2Ref:0000000000000000 TIM_ClearOC2Ref
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3297   .text.TIM_ClearOC3Ref:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3303   .text.TIM_ClearOC3Ref:0000000000000000 TIM_ClearOC3Ref
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3361   .text.TIM_ClearOC4Ref:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3367   .text.TIM_ClearOC4Ref:0000000000000000 TIM_ClearOC4Ref
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3428   .text.TIM_OC1PolarityConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3434   .text.TIM_OC1PolarityConfig:0000000000000000 TIM_OC1PolarityConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3492   .text.TIM_OC1NPolarityConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3498   .text.TIM_OC1NPolarityConfig:0000000000000000 TIM_OC1NPolarityConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3556   .text.TIM_OC2PolarityConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3562   .text.TIM_OC2PolarityConfig:0000000000000000 TIM_OC2PolarityConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3623   .text.TIM_OC2NPolarityConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3629   .text.TIM_OC2NPolarityConfig:0000000000000000 TIM_OC2NPolarityConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3690   .text.TIM_OC3PolarityConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3696   .text.TIM_OC3PolarityConfig:0000000000000000 TIM_OC3PolarityConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3757   .text.TIM_OC3NPolarityConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3763   .text.TIM_OC3NPolarityConfig:0000000000000000 TIM_OC3NPolarityConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3824   .text.TIM_OC4PolarityConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3830   .text.TIM_OC4PolarityConfig:0000000000000000 TIM_OC4PolarityConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3891   .text.TIM_CCxCmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3897   .text.TIM_CCxCmd:0000000000000000 TIM_CCxCmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3974   .text.TIM_CCxNCmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:3980   .text.TIM_CCxNCmd:0000000000000000 TIM_CCxNCmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4057   .text.TIM_ICInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4063   .text.TIM_ICInit:0000000000000000 TIM_ICInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6650   .text.TI1_Config:0000000000000000 TI1_Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4573   .text.TIM_SetIC1Prescaler:0000000000000000 TIM_SetIC1Prescaler
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6757   .text.TI2_Config:0000000000000000 TI2_Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4634   .text.TIM_SetIC2Prescaler:0000000000000000 TIM_SetIC2Prescaler
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 185


/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6877   .text.TI3_Config:0000000000000000 TI3_Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4699   .text.TIM_SetIC3Prescaler:0000000000000000 TIM_SetIC3Prescaler
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6991   .text.TI4_Config:0000000000000000 TI4_Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4760   .text.TIM_SetIC4Prescaler:0000000000000000 TIM_SetIC4Prescaler
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4184   .text.TIM_ICStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4190   .text.TIM_ICStructInit:0000000000000000 TIM_ICStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4246   .text.TIM_PWMIConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4252   .text.TIM_PWMIConfig:0000000000000000 TIM_PWMIConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4387   .text.TIM_GetCapture1:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4393   .text.TIM_GetCapture1:0000000000000000 TIM_GetCapture1
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4432   .text.TIM_GetCapture2:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4438   .text.TIM_GetCapture2:0000000000000000 TIM_GetCapture2
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4477   .text.TIM_GetCapture3:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4483   .text.TIM_GetCapture3:0000000000000000 TIM_GetCapture3
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4522   .text.TIM_GetCapture4:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4528   .text.TIM_GetCapture4:0000000000000000 TIM_GetCapture4
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4567   .text.TIM_SetIC1Prescaler:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4628   .text.TIM_SetIC2Prescaler:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4693   .text.TIM_SetIC3Prescaler:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4754   .text.TIM_SetIC4Prescaler:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4819   .text.TIM_BDTRConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4825   .text.TIM_BDTRConfig:0000000000000000 TIM_BDTRConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4903   .text.TIM_BDTRStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4909   .text.TIM_BDTRStructInit:0000000000000000 TIM_BDTRStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4973   .text.TIM_CtrlPWMOutputs:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:4979   .text.TIM_CtrlPWMOutputs:0000000000000000 TIM_CtrlPWMOutputs
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5042   .text.TIM_SelectCOM:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5048   .text.TIM_SelectCOM:0000000000000000 TIM_SelectCOM
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5110   .text.TIM_CCPreloadControl:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5116   .text.TIM_CCPreloadControl:0000000000000000 TIM_CCPreloadControl
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5178   .text.TIM_ITConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5184   .text.TIM_ITConfig:0000000000000000 TIM_ITConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5254   .text.TIM_GenerateEvent:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5260   .text.TIM_GenerateEvent:0000000000000000 TIM_GenerateEvent
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5302   .text.TIM_GetFlagStatus:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5308   .text.TIM_GetFlagStatus:0000000000000000 TIM_GetFlagStatus
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5371   .text.TIM_ClearFlag:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5377   .text.TIM_ClearFlag:0000000000000000 TIM_ClearFlag
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5422   .text.TIM_GetITStatus:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5428   .text.TIM_GetITStatus:0000000000000000 TIM_GetITStatus
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5510   .text.TIM_ClearITPendingBit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5516   .text.TIM_ClearITPendingBit:0000000000000000 TIM_ClearITPendingBit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5561   .text.TIM_DMAConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5567   .text.TIM_DMAConfig:0000000000000000 TIM_DMAConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5614   .text.TIM_DMACmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5620   .text.TIM_DMACmd:0000000000000000 TIM_DMACmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5690   .text.TIM_SelectCCDMA:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5696   .text.TIM_SelectCCDMA:0000000000000000 TIM_SelectCCDMA
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5758   .text.TIM_InternalClockConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5764   .text.TIM_InternalClockConfig:0000000000000000 TIM_InternalClockConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5808   .text.TIM_ITRxExternalClockConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5814   .text.TIM_ITRxExternalClockConfig:0000000000000000 TIM_ITRxExternalClockConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6087   .text.TIM_SelectInputTrigger:0000000000000000 TIM_SelectInputTrigger
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5861   .text.TIM_TIxExternalClockConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5867   .text.TIM_TIxExternalClockConfig:0000000000000000 TIM_TIxExternalClockConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5940   .text.TIM_ETRClockMode1Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:5946   .text.TIM_ETRClockMode1Config:0000000000000000 TIM_ETRClockMode1Config
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s 			page 186


/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6334   .text.TIM_ETRConfig:0000000000000000 TIM_ETRConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6020   .text.TIM_ETRClockMode2Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6026   .text.TIM_ETRClockMode2Config:0000000000000000 TIM_ETRClockMode2Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6081   .text.TIM_SelectInputTrigger:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6145   .text.TIM_SelectOutputTrigger:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6151   .text.TIM_SelectOutputTrigger:0000000000000000 TIM_SelectOutputTrigger
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6206   .text.TIM_SelectSlaveMode:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6212   .text.TIM_SelectSlaveMode:0000000000000000 TIM_SelectSlaveMode
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6267   .text.TIM_SelectMasterSlaveMode:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6273   .text.TIM_SelectMasterSlaveMode:0000000000000000 TIM_SelectMasterSlaveMode
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6328   .text.TIM_ETRConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6410   .text.TIM_EncoderInterfaceConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6416   .text.TIM_EncoderInterfaceConfig:0000000000000000 TIM_EncoderInterfaceConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6529   .text.TIM_SelectHallSensor:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6535   .text.TIM_SelectHallSensor:0000000000000000 TIM_SelectHallSensor
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6597   .text.TIM_RemapConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6603   .text.TIM_RemapConfig:0000000000000000 TIM_RemapConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6645   .text.TI1_Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6752   .text.TI2_Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6872   .text.TI3_Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cclSErw0.s:6986   .text.TI4_Config:0000000000000000 $t

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
