FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/***************************************************************************/

/*
 *	m5407.c  -- platform support for ColdFire 5407 based boards
 *
 *	Copyright (C) 1999-2002, Greg Ungerer (gerg@snapgear.com)
 *	Copyright (C) 2000, Lineo (www.lineo.com)
 */

/***************************************************************************/

#include <linux/kernel.h>
#include <linux/param.h>
#include <linux/init.h>
#include <linux/io.h>
#include <asm/machdep.h>
#include <asm/coldfire.h>
#include <asm/mcfsim.h>
#include <asm/mcfclk.h>

/***************************************************************************/

DEFINE_CLK(pll, "pll.0", MCF_CLK);
DEFINE_CLK(sys, "sys.0", MCF_BUSCLK);
DEFINE_CLK(mcftmr0, "mcftmr.0", MCF_BUSCLK);
DEFINE_CLK(mcftmr1, "mcftmr.1", MCF_BUSCLK);
DEFINE_CLK(mcfuart0, "mcfuart.0", MCF_BUSCLK);
DEFINE_CLK(mcfuart1, "mcfuart.1", MCF_BUSCLK);
DEFINE_CLK(mcfi2c0, "imx1-i2c.0", MCF_BUSCLK);

struct clk *mcf_clks[] = {
	&clk_pll,
	&clk_sys,
	&clk_mcftmr0,
	&clk_mcftmr1,
	&clk_mcfuart0,
	&clk_mcfuart1,
	&clk_mcfi2c0,
	NULL
};
/* bench 118.0.0 406dfbab861f */
/* bench 118.0.1 a5eed76b5989 */
/* bench 118.0.2 5f6e1576c59b */
/* bench 118.0.3 c3b0583baf17 */
/* bench 118.0.4 32cdcdd7da03 */
/* bench 118.0.5 c21ca28103dd */
/* bench 118.0.6 b99487cf86bf */
/* bench 118.0.7 f84fcd62ab64 */
/* bench 118.0.8 2ad8691005e3 */
/* bench 118.0.9 e2ea4ae2ccac */
/* bench 118.0.10 f84fa0649d03 */
/* bench 118.0.11 6efd799c476c */
/* bench 118.0.12 42e3f4060d27 */
static void __init m5407_i2c_init(void)
{
#if IS_ENABLED(CONFIG_I2C_IMX)
	writeb(MCFSIM_ICR_AUTOVEC | MCFSIM_ICR_LEVEL5 | MCFSIM_ICR_PRI0,
	       MCFSIM_I2CICR);
	mcf_mapirq2imr(MCF_IRQ_I2C0, MCFINTC_I2C);
#endif /* IS_ENABLED(CONFIG_I2C_IMX) */
}

/* bench 6627.1.0 54cb83d35d5d */
/* bench 6627.1.1 99a45b8ccc8f */
/* bench 6627.1.2 cb2591e004be */
/* bench 6627.1.3 03ea406a6f48 */
/* bench 6627.1.4 85139702b1f0 */
/* bench 6627.1.5 594a544bca6d */
/* bench 6627.1.6 43f1580046bd */
/* bench 6627.1.7 c1a62737980d */
/* bench 6627.1.8 75ff12251c10 */
/* bench 6627.1.9 c69a3a6012ff */
/* bench 6627.1.10 f4d462c92cba */
/* bench 6627.1.11 d8df62ba7b7c */
/***************************************************************************/

void __init config_BSP(char *commandp, int size)
{
	mach_sched_init = hw_timer_init;

	/* Only support the external interrupts on their primary level */
	mcf_mapirq2imr(25, MCFINTC_EINT1);
	mcf_mapirq2imr(27, MCFINTC_EINT3);
	mcf_mapirq2imr(29, MCFINTC_EINT5);
	mcf_mapirq2imr(31, MCFINTC_EINT7);
	m5407_i2c_init();
}

/***************************************************************************/
