
TIM_PWMOutput_Init.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001cc8  08000138  08000138  00001138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08001e00  08001e00  00002e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e18  08001e18  00003038  2**0
                  CONTENTS
  4 .ARM          00000000  08001e18  08001e18  00003038  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001e18  08001e18  00003038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08001e18  08001e18  00002e18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08001e20  08001e20  00002e20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000038  20000000  08001e28  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  20000038  08001e60  00003038  2**2
                  ALLOC
 10 RAM1_region   00000000  20000068  20000068  00003038  2**0
                  CONTENTS
 11 RAM2_region   00000000  20008000  20008000  00003038  2**0
                  CONTENTS
 12 ._user_heap_stack 00000600  20000068  20000068  00003068  2**0
                  ALLOC
 13 .ARM.attributes 0000002a  00000000  00000000  00003038  2**0
                  CONTENTS, READONLY
 14 .debug_line   0000480d  00000000  00000000  00003062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line_str 000000c2  00000000  00000000  0000786f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_info   000058a8  00000000  00000000  00007931  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 00000f08  00000000  00000000  0000d1d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 00000608  00000000  00000000  0000e0e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007898e  00000000  00000000  0000e6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_rnglists 00000478  00000000  00000000  0008707e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  000154ae  00000000  00000000  000874f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0009c9a4  2**0
                  CONTENTS, READONLY
 23 .debug_frame  000018f0  00000000  00000000  0009c9e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	20000038 	.word	0x20000038
 8000154:	00000000 	.word	0x00000000
 8000158:	08001de8 	.word	0x08001de8

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	2000003c 	.word	0x2000003c
 8000174:	08001de8 	.word	0x08001de8

08000178 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000178:	480d      	ldr	r0, [pc, #52]	@ (80001b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800017a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800017c:	f000 fe3b 	bl	8000df6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000180:	480c      	ldr	r0, [pc, #48]	@ (80001b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000182:	490d      	ldr	r1, [pc, #52]	@ (80001b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000184:	4a0d      	ldr	r2, [pc, #52]	@ (80001bc <LoopForever+0xe>)
  movs r3, #0
 8000186:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000188:	e002      	b.n	8000190 <LoopCopyDataInit>

0800018a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800018a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800018c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800018e:	3304      	adds	r3, #4

08000190 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000190:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000192:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000194:	d3f9      	bcc.n	800018a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000196:	4a0a      	ldr	r2, [pc, #40]	@ (80001c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000198:	4c0a      	ldr	r4, [pc, #40]	@ (80001c4 <LoopForever+0x16>)
  movs r3, #0
 800019a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800019c:	e001      	b.n	80001a2 <LoopFillZerobss>

0800019e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800019e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80001a0:	3204      	adds	r2, #4

080001a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80001a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80001a4:	d3fb      	bcc.n	800019e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80001a6:	f001 fdfb 	bl	8001da0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80001aa:	f000 fbc7 	bl	800093c <main>

080001ae <LoopForever>:

LoopForever:
    b LoopForever
 80001ae:	e7fe      	b.n	80001ae <LoopForever>
  ldr   r0, =_estack
 80001b0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80001b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80001b8:	20000038 	.word	0x20000038
  ldr r2, =_sidata
 80001bc:	08001e28 	.word	0x08001e28
  ldr r2, =_sbss
 80001c0:	20000038 	.word	0x20000038
  ldr r4, =_ebss
 80001c4:	20000068 	.word	0x20000068

080001c8 <ADC_IRQHandler>:
  * @retval : None
  */
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80001c8:	e7fe      	b.n	80001c8 <ADC_IRQHandler>
	...

080001cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80001cc:	b480      	push	{r7}
 80001ce:	b085      	sub	sp, #20
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	f003 0307 	and.w	r3, r3, #7
 80001da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000210 <__NVIC_SetPriorityGrouping+0x44>)
 80001de:	68db      	ldr	r3, [r3, #12]
 80001e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80001e2:	68ba      	ldr	r2, [r7, #8]
 80001e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80001e8:	4013      	ands	r3, r2
 80001ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80001ec:	68fb      	ldr	r3, [r7, #12]
 80001ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80001f0:	68bb      	ldr	r3, [r7, #8]
 80001f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80001f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80001f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80001fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80001fe:	4a04      	ldr	r2, [pc, #16]	@ (8000210 <__NVIC_SetPriorityGrouping+0x44>)
 8000200:	68bb      	ldr	r3, [r7, #8]
 8000202:	60d3      	str	r3, [r2, #12]
}
 8000204:	bf00      	nop
 8000206:	3714      	adds	r7, #20
 8000208:	46bd      	mov	sp, r7
 800020a:	bc80      	pop	{r7}
 800020c:	4770      	bx	lr
 800020e:	bf00      	nop
 8000210:	e000ed00 	.word	0xe000ed00

08000214 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000214:	b480      	push	{r7}
 8000216:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000218:	4b04      	ldr	r3, [pc, #16]	@ (800022c <__NVIC_GetPriorityGrouping+0x18>)
 800021a:	68db      	ldr	r3, [r3, #12]
 800021c:	0a1b      	lsrs	r3, r3, #8
 800021e:	f003 0307 	and.w	r3, r3, #7
}
 8000222:	4618      	mov	r0, r3
 8000224:	46bd      	mov	sp, r7
 8000226:	bc80      	pop	{r7}
 8000228:	4770      	bx	lr
 800022a:	bf00      	nop
 800022c:	e000ed00 	.word	0xe000ed00

08000230 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000230:	b480      	push	{r7}
 8000232:	b083      	sub	sp, #12
 8000234:	af00      	add	r7, sp, #0
 8000236:	4603      	mov	r3, r0
 8000238:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800023a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800023e:	2b00      	cmp	r3, #0
 8000240:	db0b      	blt.n	800025a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000242:	79fb      	ldrb	r3, [r7, #7]
 8000244:	f003 021f 	and.w	r2, r3, #31
 8000248:	4906      	ldr	r1, [pc, #24]	@ (8000264 <__NVIC_EnableIRQ+0x34>)
 800024a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800024e:	095b      	lsrs	r3, r3, #5
 8000250:	2001      	movs	r0, #1
 8000252:	fa00 f202 	lsl.w	r2, r0, r2
 8000256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800025a:	bf00      	nop
 800025c:	370c      	adds	r7, #12
 800025e:	46bd      	mov	sp, r7
 8000260:	bc80      	pop	{r7}
 8000262:	4770      	bx	lr
 8000264:	e000e100 	.word	0xe000e100

08000268 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000268:	b480      	push	{r7}
 800026a:	b083      	sub	sp, #12
 800026c:	af00      	add	r7, sp, #0
 800026e:	4603      	mov	r3, r0
 8000270:	6039      	str	r1, [r7, #0]
 8000272:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000278:	2b00      	cmp	r3, #0
 800027a:	db0a      	blt.n	8000292 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	b2da      	uxtb	r2, r3
 8000280:	490c      	ldr	r1, [pc, #48]	@ (80002b4 <__NVIC_SetPriority+0x4c>)
 8000282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000286:	0112      	lsls	r2, r2, #4
 8000288:	b2d2      	uxtb	r2, r2
 800028a:	440b      	add	r3, r1
 800028c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000290:	e00a      	b.n	80002a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000292:	683b      	ldr	r3, [r7, #0]
 8000294:	b2da      	uxtb	r2, r3
 8000296:	4908      	ldr	r1, [pc, #32]	@ (80002b8 <__NVIC_SetPriority+0x50>)
 8000298:	79fb      	ldrb	r3, [r7, #7]
 800029a:	f003 030f 	and.w	r3, r3, #15
 800029e:	3b04      	subs	r3, #4
 80002a0:	0112      	lsls	r2, r2, #4
 80002a2:	b2d2      	uxtb	r2, r2
 80002a4:	440b      	add	r3, r1
 80002a6:	761a      	strb	r2, [r3, #24]
}
 80002a8:	bf00      	nop
 80002aa:	370c      	adds	r7, #12
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e000e100 	.word	0xe000e100
 80002b8:	e000ed00 	.word	0xe000ed00

080002bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002bc:	b480      	push	{r7}
 80002be:	b089      	sub	sp, #36	@ 0x24
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	60f8      	str	r0, [r7, #12]
 80002c4:	60b9      	str	r1, [r7, #8]
 80002c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002c8:	68fb      	ldr	r3, [r7, #12]
 80002ca:	f003 0307 	and.w	r3, r3, #7
 80002ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002d0:	69fb      	ldr	r3, [r7, #28]
 80002d2:	f1c3 0307 	rsb	r3, r3, #7
 80002d6:	2b04      	cmp	r3, #4
 80002d8:	bf28      	it	cs
 80002da:	2304      	movcs	r3, #4
 80002dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002de:	69fb      	ldr	r3, [r7, #28]
 80002e0:	3304      	adds	r3, #4
 80002e2:	2b06      	cmp	r3, #6
 80002e4:	d902      	bls.n	80002ec <NVIC_EncodePriority+0x30>
 80002e6:	69fb      	ldr	r3, [r7, #28]
 80002e8:	3b03      	subs	r3, #3
 80002ea:	e000      	b.n	80002ee <NVIC_EncodePriority+0x32>
 80002ec:	2300      	movs	r3, #0
 80002ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002f0:	f04f 32ff 	mov.w	r2, #4294967295
 80002f4:	69bb      	ldr	r3, [r7, #24]
 80002f6:	fa02 f303 	lsl.w	r3, r2, r3
 80002fa:	43da      	mvns	r2, r3
 80002fc:	68bb      	ldr	r3, [r7, #8]
 80002fe:	401a      	ands	r2, r3
 8000300:	697b      	ldr	r3, [r7, #20]
 8000302:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000304:	f04f 31ff 	mov.w	r1, #4294967295
 8000308:	697b      	ldr	r3, [r7, #20]
 800030a:	fa01 f303 	lsl.w	r3, r1, r3
 800030e:	43d9      	mvns	r1, r3
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000314:	4313      	orrs	r3, r2
         );
}
 8000316:	4618      	mov	r0, r3
 8000318:	3724      	adds	r7, #36	@ 0x24
 800031a:	46bd      	mov	sp, r7
 800031c:	bc80      	pop	{r7}
 800031e:	4770      	bx	lr

08000320 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8000320:	b480      	push	{r7}
 8000322:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8000324:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800032e:	f043 0301 	orr.w	r3, r3, #1
 8000332:	6013      	str	r3, [r2, #0]
}
 8000334:	bf00      	nop
 8000336:	46bd      	mov	sp, r7
 8000338:	bc80      	pop	{r7}
 800033a:	4770      	bx	lr

0800033c <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8000340:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	f003 0302 	and.w	r3, r3, #2
 800034a:	2b02      	cmp	r3, #2
 800034c:	d101      	bne.n	8000352 <LL_RCC_MSI_IsReady+0x16>
 800034e:	2301      	movs	r3, #1
 8000350:	e000      	b.n	8000354 <LL_RCC_MSI_IsReady+0x18>
 8000352:	2300      	movs	r3, #0
}
 8000354:	4618      	mov	r0, r3
 8000356:	46bd      	mov	sp, r7
 8000358:	bc80      	pop	{r7}
 800035a:	4770      	bx	lr

0800035c <LL_RCC_MSI_EnableRangeSelection>:
  *       MSISRANGE
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_EnableRangeSelection
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_EnableRangeSelection(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIRGSEL);
 8000360:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800036a:	f043 0308 	orr.w	r3, r3, #8
 800036e:	6013      	str	r3, [r2, #0]
}
 8000370:	bf00      	nop
 8000372:	46bd      	mov	sp, r7
 8000374:	bc80      	pop	{r7}
 8000376:	4770      	bx	lr

08000378 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8000378:	b480      	push	{r7}
 800037a:	b083      	sub	sp, #12
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8000380:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800038a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	4313      	orrs	r3, r2
 8000392:	600b      	str	r3, [r1, #0]
}
 8000394:	bf00      	nop
 8000396:	370c      	adds	r7, #12
 8000398:	46bd      	mov	sp, r7
 800039a:	bc80      	pop	{r7}
 800039c:	4770      	bx	lr

0800039e <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 800039e:	b480      	push	{r7}
 80003a0:	b083      	sub	sp, #12
 80003a2:	af00      	add	r7, sp, #0
 80003a4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80003a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80003aa:	685b      	ldr	r3, [r3, #4]
 80003ac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	021b      	lsls	r3, r3, #8
 80003b4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80003b8:	4313      	orrs	r3, r2
 80003ba:	604b      	str	r3, [r1, #4]
}
 80003bc:	bf00      	nop
 80003be:	370c      	adds	r7, #12
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bc80      	pop	{r7}
 80003c4:	4770      	bx	lr

080003c6 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80003c6:	b480      	push	{r7}
 80003c8:	b083      	sub	sp, #12
 80003ca:	af00      	add	r7, sp, #0
 80003cc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80003ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80003d2:	689b      	ldr	r3, [r3, #8]
 80003d4:	f023 0203 	bic.w	r2, r3, #3
 80003d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	4313      	orrs	r3, r2
 80003e0:	608b      	str	r3, [r1, #8]
}
 80003e2:	bf00      	nop
 80003e4:	370c      	adds	r7, #12
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bc80      	pop	{r7}
 80003ea:	4770      	bx	lr

080003ec <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80003f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80003f4:	689b      	ldr	r3, [r3, #8]
 80003f6:	f003 030c 	and.w	r3, r3, #12
}
 80003fa:	4618      	mov	r0, r3
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bc80      	pop	{r7}
 8000400:	4770      	bx	lr

08000402 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000402:	b480      	push	{r7}
 8000404:	b083      	sub	sp, #12
 8000406:	af00      	add	r7, sp, #0
 8000408:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800040a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800040e:	689b      	ldr	r3, [r3, #8]
 8000410:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000414:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	4313      	orrs	r3, r2
 800041c:	608b      	str	r3, [r1, #8]
}
 800041e:	bf00      	nop
 8000420:	370c      	adds	r7, #12
 8000422:	46bd      	mov	sp, r7
 8000424:	bc80      	pop	{r7}
 8000426:	4770      	bx	lr

08000428 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8000428:	b480      	push	{r7}
 800042a:	b083      	sub	sp, #12
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8000430:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000434:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000438:	f023 020f 	bic.w	r2, r3, #15
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	091b      	lsrs	r3, r3, #4
 8000440:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000444:	4313      	orrs	r3, r2
 8000446:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800044a:	bf00      	nop
 800044c:	370c      	adds	r7, #12
 800044e:	46bd      	mov	sp, r7
 8000450:	bc80      	pop	{r7}
 8000452:	4770      	bx	lr

08000454 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000454:	b480      	push	{r7}
 8000456:	b083      	sub	sp, #12
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800045c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000460:	689b      	ldr	r3, [r3, #8]
 8000462:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000466:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	4313      	orrs	r3, r2
 800046e:	608b      	str	r3, [r1, #8]
}
 8000470:	bf00      	nop
 8000472:	370c      	adds	r7, #12
 8000474:	46bd      	mov	sp, r7
 8000476:	bc80      	pop	{r7}
 8000478:	4770      	bx	lr

0800047a <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800047a:	b480      	push	{r7}
 800047c:	b083      	sub	sp, #12
 800047e:	af00      	add	r7, sp, #0
 8000480:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000482:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000486:	689b      	ldr	r3, [r3, #8]
 8000488:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800048c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	4313      	orrs	r3, r2
 8000494:	608b      	str	r3, [r1, #8]
}
 8000496:	bf00      	nop
 8000498:	370c      	adds	r7, #12
 800049a:	46bd      	mov	sp, r7
 800049c:	bc80      	pop	{r7}
 800049e:	4770      	bx	lr

080004a0 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80004a0:	b480      	push	{r7}
 80004a2:	b085      	sub	sp, #20
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80004a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80004ae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	4313      	orrs	r3, r2
 80004b6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80004b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004bc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	4013      	ands	r3, r2
 80004c2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004c4:	68fb      	ldr	r3, [r7, #12]
}
 80004c6:	bf00      	nop
 80004c8:	3714      	adds	r7, #20
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bc80      	pop	{r7}
 80004ce:	4770      	bx	lr

080004d0 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80004d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004dc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80004de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	4313      	orrs	r3, r2
 80004e6:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80004e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004ec:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	4013      	ands	r3, r2
 80004f2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004f4:	68fb      	ldr	r3, [r7, #12]
}
 80004f6:	bf00      	nop
 80004f8:	3714      	adds	r7, #20
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bc80      	pop	{r7}
 80004fe:	4770      	bx	lr

08000500 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000500:	b480      	push	{r7}
 8000502:	b087      	sub	sp, #28
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
 8000508:	6039      	str	r1, [r7, #0]
#if defined(CORE_CM0PLUS)
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x03U], SYSCFG_EXTICR1_EXTI0 << ((Line >> LL_SYSCFG_EXTI_REGISTER_PINPOS_SHFT) & 12UL), (Port << ((Line >> LL_SYSCFG_EXTI_REGISTER_PINPOS_SHFT) & 12UL)));
#else
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x03U], (Line >> LL_SYSCFG_EXTI_REGISTER_PINPOS_SHFT), (Port << ((POSITION_VAL((Line >> LL_SYSCFG_EXTI_REGISTER_PINPOS_SHFT))) & 0x0000000FUL)));
 800050a:	4a17      	ldr	r2, [pc, #92]	@ (8000568 <LL_SYSCFG_SetEXTISource+0x68>)
 800050c:	683b      	ldr	r3, [r7, #0]
 800050e:	f003 0303 	and.w	r3, r3, #3
 8000512:	3302      	adds	r3, #2
 8000514:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000518:	683b      	ldr	r3, [r7, #0]
 800051a:	0c1b      	lsrs	r3, r3, #16
 800051c:	43db      	mvns	r3, r3
 800051e:	ea02 0103 	and.w	r1, r2, r3
 8000522:	683b      	ldr	r3, [r7, #0]
 8000524:	0c1b      	lsrs	r3, r3, #16
 8000526:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000528:	693b      	ldr	r3, [r7, #16]
 800052a:	fa93 f3a3 	rbit	r3, r3
 800052e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000534:	697b      	ldr	r3, [r7, #20]
 8000536:	2b00      	cmp	r3, #0
 8000538:	d101      	bne.n	800053e <LL_SYSCFG_SetEXTISource+0x3e>
  {
    return 32U;
 800053a:	2320      	movs	r3, #32
 800053c:	e003      	b.n	8000546 <LL_SYSCFG_SetEXTISource+0x46>
  }
  return __builtin_clz(value);
 800053e:	697b      	ldr	r3, [r7, #20]
 8000540:	fab3 f383 	clz	r3, r3
 8000544:	b2db      	uxtb	r3, r3
 8000546:	f003 030f 	and.w	r3, r3, #15
 800054a:	687a      	ldr	r2, [r7, #4]
 800054c:	409a      	lsls	r2, r3
 800054e:	4806      	ldr	r0, [pc, #24]	@ (8000568 <LL_SYSCFG_SetEXTISource+0x68>)
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	f003 0303 	and.w	r3, r3, #3
 8000556:	430a      	orrs	r2, r1
 8000558:	3302      	adds	r3, #2
 800055a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
#endif
}
 800055e:	bf00      	nop
 8000560:	371c      	adds	r7, #28
 8000562:	46bd      	mov	sp, r7
 8000564:	bc80      	pop	{r7}
 8000566:	4770      	bx	lr
 8000568:	40010000 	.word	0x40010000

0800056c <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000574:	4b06      	ldr	r3, [pc, #24]	@ (8000590 <LL_FLASH_SetLatency+0x24>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	f023 0207 	bic.w	r2, r3, #7
 800057c:	4904      	ldr	r1, [pc, #16]	@ (8000590 <LL_FLASH_SetLatency+0x24>)
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	4313      	orrs	r3, r2
 8000582:	600b      	str	r3, [r1, #0]
}
 8000584:	bf00      	nop
 8000586:	370c      	adds	r7, #12
 8000588:	46bd      	mov	sp, r7
 800058a:	bc80      	pop	{r7}
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	58004000 	.word	0x58004000

08000594 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000598:	4b03      	ldr	r3, [pc, #12]	@ (80005a8 <LL_FLASH_GetLatency+0x14>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	f003 0307 	and.w	r3, r3, #7
}
 80005a0:	4618      	mov	r0, r3
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bc80      	pop	{r7}
 80005a6:	4770      	bx	lr
 80005a8:	58004000 	.word	0x58004000

080005ac <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80005b4:	4b06      	ldr	r3, [pc, #24]	@ (80005d0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80005bc:	4904      	ldr	r1, [pc, #16]	@ (80005d0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	4313      	orrs	r3, r2
 80005c2:	600b      	str	r3, [r1, #0]
}
 80005c4:	bf00      	nop
 80005c6:	370c      	adds	r7, #12
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bc80      	pop	{r7}
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	58000400 	.word	0x58000400

080005d4 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	f043 0201 	orr.w	r2, r3, #1
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	601a      	str	r2, [r3, #0]
}
 80005e8:	bf00      	nop
 80005ea:	370c      	adds	r7, #12
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bc80      	pop	{r7}
 80005f0:	4770      	bx	lr

080005f2 <LL_TIM_EnableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
{
 80005f2:	b480      	push	{r7}
 80005f4:	b083      	sub	sp, #12
 80005f6:	af00      	add	r7, sp, #0
 80005f8:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	601a      	str	r2, [r3, #0]
}
 8000606:	bf00      	nop
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	bc80      	pop	{r7}
 800060e:	4770      	bx	lr

08000610 <LL_TIM_GetCounter>:
  * @rmtoll CNT          CNT           LL_TIM_GetCounter
  * @param  TIMx Timer instance
  * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
  */
__STATIC_INLINE uint32_t LL_TIM_GetCounter(const TIM_TypeDef *TIMx)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CNT));
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 800061c:	4618      	mov	r0, r3
 800061e:	370c      	adds	r7, #12
 8000620:	46bd      	mov	sp, r7
 8000622:	bc80      	pop	{r7}
 8000624:	4770      	bx	lr

08000626 <LL_TIM_GetAutoReload>:
  *       whether or not a timer instance supports a 32 bits counter.
  * @param  TIMx Timer instance
  * @retval Auto-reload value
  */
__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(const TIM_TypeDef *TIMx)
{
 8000626:	b480      	push	{r7}
 8000628:	b083      	sub	sp, #12
 800062a:	af00      	add	r7, sp, #0
 800062c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->ARR));
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
 8000632:	4618      	mov	r0, r3
 8000634:	370c      	adds	r7, #12
 8000636:	46bd      	mov	sp, r7
 8000638:	bc80      	pop	{r7}
 800063a:	4770      	bx	lr

0800063c <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
 8000644:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	6a1a      	ldr	r2, [r3, #32]
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	431a      	orrs	r2, r3
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	621a      	str	r2, [r3, #32]
}
 8000652:	bf00      	nop
 8000654:	370c      	adds	r7, #12
 8000656:	46bd      	mov	sp, r7
 8000658:	bc80      	pop	{r7}
 800065a:	4770      	bx	lr

0800065c <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 800065c:	b480      	push	{r7}
 800065e:	b085      	sub	sp, #20
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	2b01      	cmp	r3, #1
 800066a:	d028      	beq.n	80006be <LL_TIM_OC_DisableFast+0x62>
 800066c:	683b      	ldr	r3, [r7, #0]
 800066e:	2b04      	cmp	r3, #4
 8000670:	d023      	beq.n	80006ba <LL_TIM_OC_DisableFast+0x5e>
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	2b10      	cmp	r3, #16
 8000676:	d01e      	beq.n	80006b6 <LL_TIM_OC_DisableFast+0x5a>
 8000678:	683b      	ldr	r3, [r7, #0]
 800067a:	2b40      	cmp	r3, #64	@ 0x40
 800067c:	d019      	beq.n	80006b2 <LL_TIM_OC_DisableFast+0x56>
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000684:	d013      	beq.n	80006ae <LL_TIM_OC_DisableFast+0x52>
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800068c:	d00d      	beq.n	80006aa <LL_TIM_OC_DisableFast+0x4e>
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000694:	d007      	beq.n	80006a6 <LL_TIM_OC_DisableFast+0x4a>
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800069c:	d101      	bne.n	80006a2 <LL_TIM_OC_DisableFast+0x46>
 800069e:	2307      	movs	r3, #7
 80006a0:	e00e      	b.n	80006c0 <LL_TIM_OC_DisableFast+0x64>
 80006a2:	2308      	movs	r3, #8
 80006a4:	e00c      	b.n	80006c0 <LL_TIM_OC_DisableFast+0x64>
 80006a6:	2306      	movs	r3, #6
 80006a8:	e00a      	b.n	80006c0 <LL_TIM_OC_DisableFast+0x64>
 80006aa:	2305      	movs	r3, #5
 80006ac:	e008      	b.n	80006c0 <LL_TIM_OC_DisableFast+0x64>
 80006ae:	2304      	movs	r3, #4
 80006b0:	e006      	b.n	80006c0 <LL_TIM_OC_DisableFast+0x64>
 80006b2:	2303      	movs	r3, #3
 80006b4:	e004      	b.n	80006c0 <LL_TIM_OC_DisableFast+0x64>
 80006b6:	2302      	movs	r3, #2
 80006b8:	e002      	b.n	80006c0 <LL_TIM_OC_DisableFast+0x64>
 80006ba:	2301      	movs	r3, #1
 80006bc:	e000      	b.n	80006c0 <LL_TIM_OC_DisableFast+0x64>
 80006be:	2300      	movs	r3, #0
 80006c0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	3318      	adds	r3, #24
 80006c6:	4619      	mov	r1, r3
 80006c8:	7bfb      	ldrb	r3, [r7, #15]
 80006ca:	4a0a      	ldr	r2, [pc, #40]	@ (80006f4 <LL_TIM_OC_DisableFast+0x98>)
 80006cc:	5cd3      	ldrb	r3, [r2, r3]
 80006ce:	440b      	add	r3, r1
 80006d0:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80006d2:	68bb      	ldr	r3, [r7, #8]
 80006d4:	681a      	ldr	r2, [r3, #0]
 80006d6:	7bfb      	ldrb	r3, [r7, #15]
 80006d8:	4907      	ldr	r1, [pc, #28]	@ (80006f8 <LL_TIM_OC_DisableFast+0x9c>)
 80006da:	5ccb      	ldrb	r3, [r1, r3]
 80006dc:	4619      	mov	r1, r3
 80006de:	2304      	movs	r3, #4
 80006e0:	408b      	lsls	r3, r1
 80006e2:	43db      	mvns	r3, r3
 80006e4:	401a      	ands	r2, r3
 80006e6:	68bb      	ldr	r3, [r7, #8]
 80006e8:	601a      	str	r2, [r3, #0]

}
 80006ea:	bf00      	nop
 80006ec:	3714      	adds	r7, #20
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bc80      	pop	{r7}
 80006f2:	4770      	bx	lr
 80006f4:	08001e00 	.word	0x08001e00
 80006f8:	08001e0c 	.word	0x08001e0c

080006fc <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b085      	sub	sp, #20
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
 8000704:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000706:	683b      	ldr	r3, [r7, #0]
 8000708:	2b01      	cmp	r3, #1
 800070a:	d028      	beq.n	800075e <LL_TIM_OC_EnablePreload+0x62>
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	2b04      	cmp	r3, #4
 8000710:	d023      	beq.n	800075a <LL_TIM_OC_EnablePreload+0x5e>
 8000712:	683b      	ldr	r3, [r7, #0]
 8000714:	2b10      	cmp	r3, #16
 8000716:	d01e      	beq.n	8000756 <LL_TIM_OC_EnablePreload+0x5a>
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	2b40      	cmp	r3, #64	@ 0x40
 800071c:	d019      	beq.n	8000752 <LL_TIM_OC_EnablePreload+0x56>
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000724:	d013      	beq.n	800074e <LL_TIM_OC_EnablePreload+0x52>
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800072c:	d00d      	beq.n	800074a <LL_TIM_OC_EnablePreload+0x4e>
 800072e:	683b      	ldr	r3, [r7, #0]
 8000730:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000734:	d007      	beq.n	8000746 <LL_TIM_OC_EnablePreload+0x4a>
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800073c:	d101      	bne.n	8000742 <LL_TIM_OC_EnablePreload+0x46>
 800073e:	2307      	movs	r3, #7
 8000740:	e00e      	b.n	8000760 <LL_TIM_OC_EnablePreload+0x64>
 8000742:	2308      	movs	r3, #8
 8000744:	e00c      	b.n	8000760 <LL_TIM_OC_EnablePreload+0x64>
 8000746:	2306      	movs	r3, #6
 8000748:	e00a      	b.n	8000760 <LL_TIM_OC_EnablePreload+0x64>
 800074a:	2305      	movs	r3, #5
 800074c:	e008      	b.n	8000760 <LL_TIM_OC_EnablePreload+0x64>
 800074e:	2304      	movs	r3, #4
 8000750:	e006      	b.n	8000760 <LL_TIM_OC_EnablePreload+0x64>
 8000752:	2303      	movs	r3, #3
 8000754:	e004      	b.n	8000760 <LL_TIM_OC_EnablePreload+0x64>
 8000756:	2302      	movs	r3, #2
 8000758:	e002      	b.n	8000760 <LL_TIM_OC_EnablePreload+0x64>
 800075a:	2301      	movs	r3, #1
 800075c:	e000      	b.n	8000760 <LL_TIM_OC_EnablePreload+0x64>
 800075e:	2300      	movs	r3, #0
 8000760:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	3318      	adds	r3, #24
 8000766:	4619      	mov	r1, r3
 8000768:	7bfb      	ldrb	r3, [r7, #15]
 800076a:	4a0a      	ldr	r2, [pc, #40]	@ (8000794 <LL_TIM_OC_EnablePreload+0x98>)
 800076c:	5cd3      	ldrb	r3, [r2, r3]
 800076e:	440b      	add	r3, r1
 8000770:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000772:	68bb      	ldr	r3, [r7, #8]
 8000774:	681a      	ldr	r2, [r3, #0]
 8000776:	7bfb      	ldrb	r3, [r7, #15]
 8000778:	4907      	ldr	r1, [pc, #28]	@ (8000798 <LL_TIM_OC_EnablePreload+0x9c>)
 800077a:	5ccb      	ldrb	r3, [r1, r3]
 800077c:	4619      	mov	r1, r3
 800077e:	2308      	movs	r3, #8
 8000780:	408b      	lsls	r3, r1
 8000782:	431a      	orrs	r2, r3
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	601a      	str	r2, [r3, #0]
}
 8000788:	bf00      	nop
 800078a:	3714      	adds	r7, #20
 800078c:	46bd      	mov	sp, r7
 800078e:	bc80      	pop	{r7}
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	08001e00 	.word	0x08001e00
 8000798:	08001e0c 	.word	0x08001e0c

0800079c <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
 80007a4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	683a      	ldr	r2, [r7, #0]
 80007aa:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80007ac:	bf00      	nop
 80007ae:	370c      	adds	r7, #12
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bc80      	pop	{r7}
 80007b4:	4770      	bx	lr

080007b6 <LL_TIM_OC_GetCompareCH1>:
  * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
  * @param  TIMx Timer instance
  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
  */
__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(const TIM_TypeDef *TIMx)
{
 80007b6:	b480      	push	{r7}
 80007b8:	b083      	sub	sp, #12
 80007ba:	af00      	add	r7, sp, #0
 80007bc:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	370c      	adds	r7, #12
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bc80      	pop	{r7}
 80007ca:	4770      	bx	lr

080007cc <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	685b      	ldr	r3, [r3, #4]
 80007da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	431a      	orrs	r2, r3
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	605a      	str	r2, [r3, #4]
}
 80007e6:	bf00      	nop
 80007e8:	370c      	adds	r7, #12
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bc80      	pop	{r7}
 80007ee:	4770      	bx	lr

080007f0 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	689b      	ldr	r3, [r3, #8]
 80007fc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	609a      	str	r2, [r3, #8]
}
 8000804:	bf00      	nop
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	bc80      	pop	{r7}
 800080c:	4770      	bx	lr

0800080e <LL_TIM_EnableIT_CC1>:
  * @rmtoll DIER         CC1IE         LL_TIM_EnableIT_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)
{
 800080e:	b480      	push	{r7}
 8000810:	b083      	sub	sp, #12
 8000812:	af00      	add	r7, sp, #0
 8000814:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	68db      	ldr	r3, [r3, #12]
 800081a:	f043 0202 	orr.w	r2, r3, #2
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	60da      	str	r2, [r3, #12]
}
 8000822:	bf00      	nop
 8000824:	370c      	adds	r7, #12
 8000826:	46bd      	mov	sp, r7
 8000828:	bc80      	pop	{r7}
 800082a:	4770      	bx	lr

0800082c <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	695b      	ldr	r3, [r3, #20]
 8000838:	f043 0201 	orr.w	r2, r3, #1
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	615a      	str	r2, [r3, #20]
}
 8000840:	bf00      	nop
 8000842:	370c      	adds	r7, #12
 8000844:	46bd      	mov	sp, r7
 8000846:	bc80      	pop	{r7}
 8000848:	4770      	bx	lr

0800084a <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800084a:	b480      	push	{r7}
 800084c:	b08b      	sub	sp, #44	@ 0x2c
 800084e:	af00      	add	r7, sp, #0
 8000850:	60f8      	str	r0, [r7, #12]
 8000852:	60b9      	str	r1, [r7, #8]
 8000854:	607a      	str	r2, [r7, #4]
#if defined(CORE_CM0PLUS)
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
#else
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	68bb      	ldr	r3, [r7, #8]
 800085c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	fa93 f3a3 	rbit	r3, r3
 8000864:	613b      	str	r3, [r7, #16]
  return result;
 8000866:	693b      	ldr	r3, [r7, #16]
 8000868:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800086a:	69bb      	ldr	r3, [r7, #24]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d101      	bne.n	8000874 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8000870:	2320      	movs	r3, #32
 8000872:	e003      	b.n	800087c <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8000874:	69bb      	ldr	r3, [r7, #24]
 8000876:	fab3 f383 	clz	r3, r3
 800087a:	b2db      	uxtb	r3, r3
 800087c:	005b      	lsls	r3, r3, #1
 800087e:	2103      	movs	r1, #3
 8000880:	fa01 f303 	lsl.w	r3, r1, r3
 8000884:	43db      	mvns	r3, r3
 8000886:	401a      	ands	r2, r3
 8000888:	68bb      	ldr	r3, [r7, #8]
 800088a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800088c:	6a3b      	ldr	r3, [r7, #32]
 800088e:	fa93 f3a3 	rbit	r3, r3
 8000892:	61fb      	str	r3, [r7, #28]
  return result;
 8000894:	69fb      	ldr	r3, [r7, #28]
 8000896:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800089a:	2b00      	cmp	r3, #0
 800089c:	d101      	bne.n	80008a2 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800089e:	2320      	movs	r3, #32
 80008a0:	e003      	b.n	80008aa <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80008a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008a4:	fab3 f383 	clz	r3, r3
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	005b      	lsls	r3, r3, #1
 80008ac:	6879      	ldr	r1, [r7, #4]
 80008ae:	fa01 f303 	lsl.w	r3, r1, r3
 80008b2:	431a      	orrs	r2, r3
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	601a      	str	r2, [r3, #0]
#endif /* CORE_CM0PLUS */
}
 80008b8:	bf00      	nop
 80008ba:	372c      	adds	r7, #44	@ 0x2c
 80008bc:	46bd      	mov	sp, r7
 80008be:	bc80      	pop	{r7}
 80008c0:	4770      	bx	lr

080008c2 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80008c2:	b480      	push	{r7}
 80008c4:	b08b      	sub	sp, #44	@ 0x2c
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	60f8      	str	r0, [r7, #12]
 80008ca:	60b9      	str	r1, [r7, #8]
 80008cc:	607a      	str	r2, [r7, #4]
#if defined(CORE_CM0PLUS)
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
#else
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	68da      	ldr	r2, [r3, #12]
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	fa93 f3a3 	rbit	r3, r3
 80008dc:	613b      	str	r3, [r7, #16]
  return result;
 80008de:	693b      	ldr	r3, [r7, #16]
 80008e0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80008e2:	69bb      	ldr	r3, [r7, #24]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d101      	bne.n	80008ec <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80008e8:	2320      	movs	r3, #32
 80008ea:	e003      	b.n	80008f4 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80008ec:	69bb      	ldr	r3, [r7, #24]
 80008ee:	fab3 f383 	clz	r3, r3
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	2103      	movs	r1, #3
 80008f8:	fa01 f303 	lsl.w	r3, r1, r3
 80008fc:	43db      	mvns	r3, r3
 80008fe:	401a      	ands	r2, r3
 8000900:	68bb      	ldr	r3, [r7, #8]
 8000902:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000904:	6a3b      	ldr	r3, [r7, #32]
 8000906:	fa93 f3a3 	rbit	r3, r3
 800090a:	61fb      	str	r3, [r7, #28]
  return result;
 800090c:	69fb      	ldr	r3, [r7, #28]
 800090e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000912:	2b00      	cmp	r3, #0
 8000914:	d101      	bne.n	800091a <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000916:	2320      	movs	r3, #32
 8000918:	e003      	b.n	8000922 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800091a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800091c:	fab3 f383 	clz	r3, r3
 8000920:	b2db      	uxtb	r3, r3
 8000922:	005b      	lsls	r3, r3, #1
 8000924:	6879      	ldr	r1, [r7, #4]
 8000926:	fa01 f303 	lsl.w	r3, r1, r3
 800092a:	431a      	orrs	r2, r3
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	60da      	str	r2, [r3, #12]
#endif /* CORE_CM0PLUS */
}
 8000930:	bf00      	nop
 8000932:	372c      	adds	r7, #44	@ 0x2c
 8000934:	46bd      	mov	sp, r7
 8000936:	bc80      	pop	{r7}
 8000938:	4770      	bx	lr
	...

0800093c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000940:	2003      	movs	r0, #3
 8000942:	f7ff fc43 	bl	80001cc <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000946:	f000 f851 	bl	80009ec <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* - Set the pre-scaler value to have TIM2 counter clock equal to 10 kHz  */
  /* - Set the auto-reload value to have a counter frequency of 100 Hz        */
  /* TIM2CLK = SystemCoreClock / (APB prescaler & multiplier)               */
  TimOutClock = SystemCoreClock/1;
 800094a:	4b23      	ldr	r3, [pc, #140]	@ (80009d8 <main+0x9c>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4a23      	ldr	r2, [pc, #140]	@ (80009dc <main+0xa0>)
 8000950:	6013      	str	r3, [r2, #0]
  timxPrescaler = __LL_TIM_CALC_PSC(SystemCoreClock, 10000);
 8000952:	4b21      	ldr	r3, [pc, #132]	@ (80009d8 <main+0x9c>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	f242 720f 	movw	r2, #9999	@ 0x270f
 800095a:	4293      	cmp	r3, r2
 800095c:	d90a      	bls.n	8000974 <main+0x38>
 800095e:	4b1e      	ldr	r3, [pc, #120]	@ (80009d8 <main+0x9c>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8000966:	3308      	adds	r3, #8
 8000968:	4a1d      	ldr	r2, [pc, #116]	@ (80009e0 <main+0xa4>)
 800096a:	fba2 2303 	umull	r2, r3, r2, r3
 800096e:	0b5b      	lsrs	r3, r3, #13
 8000970:	3b01      	subs	r3, #1
 8000972:	e000      	b.n	8000976 <main+0x3a>
 8000974:	2300      	movs	r3, #0
 8000976:	4a1b      	ldr	r2, [pc, #108]	@ (80009e4 <main+0xa8>)
 8000978:	6013      	str	r3, [r2, #0]
  timxPeriod = __LL_TIM_CALC_ARR(TimOutClock, timxPrescaler, 100);
 800097a:	4b18      	ldr	r3, [pc, #96]	@ (80009dc <main+0xa0>)
 800097c:	681a      	ldr	r2, [r3, #0]
 800097e:	4b19      	ldr	r3, [pc, #100]	@ (80009e4 <main+0xa8>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	3301      	adds	r3, #1
 8000984:	fbb2 f3f3 	udiv	r3, r2, r3
 8000988:	2b63      	cmp	r3, #99	@ 0x63
 800098a:	d90b      	bls.n	80009a4 <main+0x68>
 800098c:	4b13      	ldr	r3, [pc, #76]	@ (80009dc <main+0xa0>)
 800098e:	681a      	ldr	r2, [r3, #0]
 8000990:	4b14      	ldr	r3, [pc, #80]	@ (80009e4 <main+0xa8>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	3301      	adds	r3, #1
 8000996:	2164      	movs	r1, #100	@ 0x64
 8000998:	fb01 f303 	mul.w	r3, r1, r3
 800099c:	fbb2 f3f3 	udiv	r3, r2, r3
 80009a0:	3b01      	subs	r3, #1
 80009a2:	e000      	b.n	80009a6 <main+0x6a>
 80009a4:	2300      	movs	r3, #0
 80009a6:	4a10      	ldr	r2, [pc, #64]	@ (80009e8 <main+0xac>)
 80009a8:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009aa:	f000 f8e5 	bl	8000b78 <MX_GPIO_Init>
  MX_TIM2_Init();
 80009ae:	f000 f85b 	bl	8000a68 <MX_TIM2_Init>

  /**************************/
  /* TIM2 interrupts set-up */
  /**************************/
  /* Enable the capture/compare interrupt for channel 1 */
  LL_TIM_EnableIT_CC1(TIM2);
 80009b2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80009b6:	f7ff ff2a 	bl	800080e <LL_TIM_EnableIT_CC1>

  /**********************************/
  /* Start output signal generation */
  /**********************************/
  /* Enable output channel 1 */
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH1);
 80009ba:	2101      	movs	r1, #1
 80009bc:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80009c0:	f7ff fe3c 	bl	800063c <LL_TIM_CC_EnableChannel>

  /* Enable counter */
  LL_TIM_EnableCounter(TIM2);
 80009c4:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80009c8:	f7ff fe04 	bl	80005d4 <LL_TIM_EnableCounter>

  /* Force update generation */
  LL_TIM_GenerateEvent_UPDATE(TIM2);
 80009cc:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80009d0:	f7ff ff2c 	bl	800082c <LL_TIM_GenerateEvent_UPDATE>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009d4:	bf00      	nop
 80009d6:	e7fd      	b.n	80009d4 <main+0x98>
 80009d8:	20000030 	.word	0x20000030
 80009dc:	2000002c 	.word	0x2000002c
 80009e0:	d1b71759 	.word	0xd1b71759
 80009e4:	2000005c 	.word	0x2000005c
 80009e8:	20000060 	.word	0x20000060

080009ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 80009f0:	2002      	movs	r0, #2
 80009f2:	f7ff fdbb 	bl	800056c <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_2)
 80009f6:	bf00      	nop
 80009f8:	f7ff fdcc 	bl	8000594 <LL_FLASH_GetLatency>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b02      	cmp	r3, #2
 8000a00:	d1fa      	bne.n	80009f8 <SystemClock_Config+0xc>
  {
  }

  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8000a02:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000a06:	f7ff fdd1 	bl	80005ac <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_MSI_Enable();
 8000a0a:	f7ff fc89 	bl	8000320 <LL_RCC_MSI_Enable>

   /* Wait till MSI is ready */
  while(LL_RCC_MSI_IsReady() != 1)
 8000a0e:	bf00      	nop
 8000a10:	f7ff fc94 	bl	800033c <LL_RCC_MSI_IsReady>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b01      	cmp	r3, #1
 8000a18:	d1fa      	bne.n	8000a10 <SystemClock_Config+0x24>
  {
  }

  LL_RCC_MSI_EnableRangeSelection();
 8000a1a:	f7ff fc9f 	bl	800035c <LL_RCC_MSI_EnableRangeSelection>
  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_11);
 8000a1e:	20b0      	movs	r0, #176	@ 0xb0
 8000a20:	f7ff fcaa 	bl	8000378 <LL_RCC_MSI_SetRange>
  LL_RCC_MSI_SetCalibTrimming(0);
 8000a24:	2000      	movs	r0, #0
 8000a26:	f7ff fcba 	bl	800039e <LL_RCC_MSI_SetCalibTrimming>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 8000a2a:	2000      	movs	r0, #0
 8000a2c:	f7ff fccb 	bl	80003c6 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_MSI)
 8000a30:	bf00      	nop
 8000a32:	f7ff fcdb 	bl	80003ec <LL_RCC_GetSysClkSource>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d1fa      	bne.n	8000a32 <SystemClock_Config+0x46>
  {
  }

  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000a3c:	2000      	movs	r0, #0
 8000a3e:	f7ff fce0 	bl	8000402 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAHB3Prescaler(LL_RCC_SYSCLK_DIV_1);
 8000a42:	2000      	movs	r0, #0
 8000a44:	f7ff fcf0 	bl	8000428 <LL_RCC_SetAHB3Prescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000a48:	2000      	movs	r0, #0
 8000a4a:	f7ff fd03 	bl	8000454 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000a4e:	2000      	movs	r0, #0
 8000a50:	f7ff fd13 	bl	800047a <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(48000000);
 8000a54:	4803      	ldr	r0, [pc, #12]	@ (8000a64 <SystemClock_Config+0x78>)
 8000a56:	f001 f97f 	bl	8001d58 <LL_Init1msTick>

  /* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
  LL_SetSystemCoreClock(48000000);
 8000a5a:	4802      	ldr	r0, [pc, #8]	@ (8000a64 <SystemClock_Config+0x78>)
 8000a5c:	f001 f98a 	bl	8001d74 <LL_SetSystemCoreClock>
}
 8000a60:	bf00      	nop
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	02dc6c00 	.word	0x02dc6c00

08000a68 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b094      	sub	sp, #80	@ 0x50
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000a6e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
 8000a76:	605a      	str	r2, [r3, #4]
 8000a78:	609a      	str	r2, [r3, #8]
 8000a7a:	60da      	str	r2, [r3, #12]
 8000a7c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8000a7e:	f107 031c 	add.w	r3, r7, #28
 8000a82:	2220      	movs	r2, #32
 8000a84:	2100      	movs	r1, #0
 8000a86:	4618      	mov	r0, r3
 8000a88:	f001 f982 	bl	8001d90 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8c:	1d3b      	adds	r3, r7, #4
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]
 8000a98:	611a      	str	r2, [r3, #16]
 8000a9a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8000a9c:	2001      	movs	r0, #1
 8000a9e:	f7ff fd17 	bl	80004d0 <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000aa2:	f7ff fbb7 	bl	8000214 <__NVIC_GetPriorityGrouping>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	2100      	movs	r1, #0
 8000aac:	4618      	mov	r0, r3
 8000aae:	f7ff fc05 	bl	80002bc <NVIC_EncodePriority>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	201b      	movs	r0, #27
 8000ab8:	f7ff fbd6 	bl	8000268 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8000abc:	201b      	movs	r0, #27
 8000abe:	f7ff fbb7 	bl	8000230 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = timxPrescaler;
 8000ac2:	4b2b      	ldr	r3, [pc, #172]	@ (8000b70 <MX_TIM2_Init+0x108>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000aca:	2300      	movs	r3, #0
 8000acc:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = timxPeriod;
 8000ace:	4b29      	ldr	r3, [pc, #164]	@ (8000b74 <MX_TIM2_Init+0x10c>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8000ad8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000adc:	4619      	mov	r1, r3
 8000ade:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000ae2:	f000 fdeb 	bl	80016bc <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM2);
 8000ae6:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000aea:	f7ff fd82 	bl	80005f2 <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 8000aee:	2101      	movs	r1, #1
 8000af0:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000af4:	f7ff fe02 	bl	80006fc <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8000af8:	2360      	movs	r3, #96	@ 0x60
 8000afa:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8000afc:	2300      	movs	r3, #0
 8000afe:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8000b00:	2300      	movs	r3, #0
 8000b02:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = ((timxPeriod + 1 ) / 2);
 8000b04:	4b1b      	ldr	r3, [pc, #108]	@ (8000b74 <MX_TIM2_Init+0x10c>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	3301      	adds	r3, #1
 8000b0a:	085b      	lsrs	r3, r3, #1
 8000b0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000b12:	f107 031c 	add.w	r3, r7, #28
 8000b16:	461a      	mov	r2, r3
 8000b18:	2101      	movs	r1, #1
 8000b1a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000b1e:	f000 fe2b 	bl	8001778 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8000b22:	2101      	movs	r1, #1
 8000b24:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000b28:	f7ff fd98 	bl	800065c <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000b32:	f7ff fe4b 	bl	80007cc <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8000b36:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000b3a:	f7ff fe59 	bl	80007f0 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000b3e:	2001      	movs	r0, #1
 8000b40:	f7ff fcae 	bl	80004a0 <LL_AHB2_GRP1_EnableClock>
  /**TIM2 GPIO Configuration
  PA5   ------> TIM2_CH1
  */
  GPIO_InitStruct.Pin = TIM2_CH1_Pin;
 8000b44:	2320      	movs	r3, #32
 8000b46:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000b48:	2302      	movs	r3, #2
 8000b4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b50:	2300      	movs	r3, #0
 8000b52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8000b54:	2302      	movs	r3, #2
 8000b56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(TIM2_CH1_GPIO_Port, &GPIO_InitStruct);
 8000b5c:	1d3b      	adds	r3, r7, #4
 8000b5e:	4619      	mov	r1, r3
 8000b60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b64:	f000 fcb3 	bl	80014ce <LL_GPIO_Init>

}
 8000b68:	bf00      	nop
 8000b6a:	3750      	adds	r7, #80	@ 0x50
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	2000005c 	.word	0x2000005c
 8000b74:	20000060 	.word	0x20000060

08000b78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b084      	sub	sp, #16
 8000b7c:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000b7e:	1d3b      	adds	r3, r7, #4
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
 8000b84:	605a      	str	r2, [r3, #4]
 8000b86:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000b88:	2001      	movs	r0, #1
 8000b8a:	f7ff fc89 	bl	80004a0 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTA, LL_SYSCFG_EXTI_LINE0);
 8000b8e:	f44f 2170 	mov.w	r1, #983040	@ 0xf0000
 8000b92:	2000      	movs	r0, #0
 8000b94:	f7ff fcb4 	bl	8000500 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	607b      	str	r3, [r7, #4]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60bb      	str	r3, [r7, #8]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	733b      	strb	r3, [r7, #12]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	737b      	strb	r3, [r7, #13]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000ba8:	2302      	movs	r3, #2
 8000baa:	73bb      	strb	r3, [r7, #14]
  LL_EXTI_Init(&EXTI_InitStruct);
 8000bac:	1d3b      	adds	r3, r7, #4
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f000 fa58 	bl	8001064 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin, LL_GPIO_PULL_UP);
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	2101      	movs	r1, #1
 8000bb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bbc:	f7ff fe81 	bl	80008c2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin, LL_GPIO_MODE_INPUT);
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	2101      	movs	r1, #1
 8000bc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bc8:	f7ff fe3f 	bl	800084a <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000bcc:	f7ff fb22 	bl	8000214 <__NVIC_GetPriorityGrouping>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f7ff fb70 	bl	80002bc <NVIC_EncodePriority>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	4619      	mov	r1, r3
 8000be0:	2006      	movs	r0, #6
 8000be2:	f7ff fb41 	bl	8000268 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 8000be6:	2006      	movs	r0, #6
 8000be8:	f7ff fb22 	bl	8000230 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bec:	bf00      	nop
 8000bee:	3710      	adds	r7, #16
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <Configure_DutyCycle>:
  *           where T is the pulse duration and P is the PWM signal period
  * @param  D Duty cycle
  * @retval None
  */
__STATIC_INLINE void Configure_DutyCycle(uint32_t D)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  uint32_t P;    /* Pulse duration */
  uint32_t T;    /* PWM signal period */
  
  /* PWM signal period is determined by the value of the auto-reload register */
  T = LL_TIM_GetAutoReload(TIM2) + 1;
 8000bfc:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000c00:	f7ff fd11 	bl	8000626 <LL_TIM_GetAutoReload>
 8000c04:	4603      	mov	r3, r0
 8000c06:	3301      	adds	r3, #1
 8000c08:	60fb      	str	r3, [r7, #12]
  
  /* Pulse duration is determined by the value of the compare register.       */
  /* Its value is calculated in order to match the requested duty cycle.      */
  P = (D*T)/100;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	68fa      	ldr	r2, [r7, #12]
 8000c0e:	fb02 f303 	mul.w	r3, r2, r3
 8000c12:	4a07      	ldr	r2, [pc, #28]	@ (8000c30 <Configure_DutyCycle+0x3c>)
 8000c14:	fba2 2303 	umull	r2, r3, r2, r3
 8000c18:	095b      	lsrs	r3, r3, #5
 8000c1a:	60bb      	str	r3, [r7, #8]
  LL_TIM_OC_SetCompareCH1(TIM2, P);
 8000c1c:	68b9      	ldr	r1, [r7, #8]
 8000c1e:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000c22:	f7ff fdbb 	bl	800079c <LL_TIM_OC_SetCompareCH1>
}
 8000c26:	bf00      	nop
 8000c28:	3710      	adds	r7, #16
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	51eb851f 	.word	0x51eb851f

08000c34 <UserButton_Callback>:
  * @note   When the user key button is pressed the PWM duty cycle is updated. 
  * @param  None
  * @retval None
  */
void UserButton_Callback(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* Set new duty cycle */
  iDutyCycle = (iDutyCycle + 1) % TIM_DUTY_CYCLES_NB;
 8000c38:	4b0e      	ldr	r3, [pc, #56]	@ (8000c74 <UserButton_Callback+0x40>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	1c59      	adds	r1, r3, #1
 8000c3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c78 <UserButton_Callback+0x44>)
 8000c40:	fb83 2301 	smull	r2, r3, r3, r1
 8000c44:	105a      	asrs	r2, r3, #1
 8000c46:	17cb      	asrs	r3, r1, #31
 8000c48:	1ad2      	subs	r2, r2, r3
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	009b      	lsls	r3, r3, #2
 8000c4e:	4413      	add	r3, r2
 8000c50:	005b      	lsls	r3, r3, #1
 8000c52:	4413      	add	r3, r2
 8000c54:	1aca      	subs	r2, r1, r3
 8000c56:	b2d2      	uxtb	r2, r2
 8000c58:	4b06      	ldr	r3, [pc, #24]	@ (8000c74 <UserButton_Callback+0x40>)
 8000c5a:	701a      	strb	r2, [r3, #0]

  /* Change PWM signal duty cycle */
  Configure_DutyCycle(aDutyCycle[iDutyCycle]);
 8000c5c:	4b05      	ldr	r3, [pc, #20]	@ (8000c74 <UserButton_Callback+0x40>)
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	461a      	mov	r2, r3
 8000c62:	4b06      	ldr	r3, [pc, #24]	@ (8000c7c <UserButton_Callback+0x48>)
 8000c64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f7ff ffc3 	bl	8000bf4 <Configure_DutyCycle>
}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	20000054 	.word	0x20000054
 8000c78:	2e8ba2e9 	.word	0x2e8ba2e9
 8000c7c:	20000000 	.word	0x20000000

08000c80 <TimerCaptureCompare_Callback>:
  * @brief  Timer capture/compare interrupt processing
  * @param  None
  * @retval None
  */
void TimerCaptureCompare_Callback(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
  uint32_t CNT, ARR;
  CNT = LL_TIM_GetCounter(TIM2);
 8000c86:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000c8a:	f7ff fcc1 	bl	8000610 <LL_TIM_GetCounter>
 8000c8e:	6078      	str	r0, [r7, #4]
  ARR = LL_TIM_GetAutoReload(TIM2);
 8000c90:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000c94:	f7ff fcc7 	bl	8000626 <LL_TIM_GetAutoReload>
 8000c98:	6038      	str	r0, [r7, #0]
  
  if (LL_TIM_OC_GetCompareCH1(TIM2) > ARR )
 8000c9a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000c9e:	f7ff fd8a 	bl	80007b6 <LL_TIM_OC_GetCompareCH1>
 8000ca2:	4602      	mov	r2, r0
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d204      	bcs.n	8000cb4 <TimerCaptureCompare_Callback+0x34>
  {
    /* If capture/compare setting is greater than autoreload, there is a counter overflow and counter restarts from 0.
       Need to add full period to counter value (ARR+1)  */
    CNT = CNT + ARR + 1;
 8000caa:	687a      	ldr	r2, [r7, #4]
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	4413      	add	r3, r2
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	607b      	str	r3, [r7, #4]
  }
  uwMeasuredDutyCycle = (CNT * 100) / ( ARR + 1 );
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	2264      	movs	r2, #100	@ 0x64
 8000cb8:	fb03 f202 	mul.w	r2, r3, r2
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cc4:	4a02      	ldr	r2, [pc, #8]	@ (8000cd0 <TimerCaptureCompare_Callback+0x50>)
 8000cc6:	6013      	str	r3, [r2, #0]
}
 8000cc8:	bf00      	nop
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	20000058 	.word	0x20000058

08000cd4 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_21
  *         @arg @ref LL_EXTI_LINE_22
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8000cdc:	4b07      	ldr	r3, [pc, #28]	@ (8000cfc <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8000cde:	68da      	ldr	r2, [r3, #12]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	4013      	ands	r3, r2
 8000ce4:	687a      	ldr	r2, [r7, #4]
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	d101      	bne.n	8000cee <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8000cea:	2301      	movs	r3, #1
 8000cec:	e000      	b.n	8000cf0 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8000cee:	2300      	movs	r3, #0
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	370c      	adds	r7, #12
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bc80      	pop	{r7}
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	58000800 	.word	0x58000800

08000d00 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_21
  *         @arg @ref LL_EXTI_LINE_22
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8000d08:	4a03      	ldr	r2, [pc, #12]	@ (8000d18 <LL_EXTI_ClearFlag_0_31+0x18>)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	60d3      	str	r3, [r2, #12]
}
 8000d0e:	bf00      	nop
 8000d10:	370c      	adds	r7, #12
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bc80      	pop	{r7}
 8000d16:	4770      	bx	lr
 8000d18:	58000800 	.word	0x58000800

08000d1c <LL_TIM_ClearFlag_CC1>:
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	f06f 0202 	mvn.w	r2, #2
 8000d2a:	611a      	str	r2, [r3, #16]
}
 8000d2c:	bf00      	nop
 8000d2e:	370c      	adds	r7, #12
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bc80      	pop	{r7}
 8000d34:	4770      	bx	lr

08000d36 <LL_TIM_IsActiveFlag_CC1>:
{
 8000d36:	b480      	push	{r7}
 8000d38:	b083      	sub	sp, #12
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	691b      	ldr	r3, [r3, #16]
 8000d42:	f003 0302 	and.w	r3, r3, #2
 8000d46:	2b02      	cmp	r3, #2
 8000d48:	d101      	bne.n	8000d4e <LL_TIM_IsActiveFlag_CC1+0x18>
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e000      	b.n	8000d50 <LL_TIM_IsActiveFlag_CC1+0x1a>
 8000d4e:	2300      	movs	r3, #0
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bc80      	pop	{r7}
 8000d58:	4770      	bx	lr

08000d5a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d5a:	b480      	push	{r7}
 8000d5c:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000d5e:	bf00      	nop
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bc80      	pop	{r7}
 8000d64:	4770      	bx	lr

08000d66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d66:	b480      	push	{r7}
 8000d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d6a:	bf00      	nop
 8000d6c:	e7fd      	b.n	8000d6a <HardFault_Handler+0x4>

08000d6e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d6e:	b480      	push	{r7}
 8000d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d72:	bf00      	nop
 8000d74:	e7fd      	b.n	8000d72 <MemManage_Handler+0x4>

08000d76 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d76:	b480      	push	{r7}
 8000d78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d7a:	bf00      	nop
 8000d7c:	e7fd      	b.n	8000d7a <BusFault_Handler+0x4>

08000d7e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d7e:	b480      	push	{r7}
 8000d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d82:	bf00      	nop
 8000d84:	e7fd      	b.n	8000d82 <UsageFault_Handler+0x4>

08000d86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d86:	b480      	push	{r7}
 8000d88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d8a:	bf00      	nop
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bc80      	pop	{r7}
 8000d90:	4770      	bx	lr

08000d92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d92:	b480      	push	{r7}
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d96:	bf00      	nop
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bc80      	pop	{r7}
 8000d9c:	4770      	bx	lr

08000d9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d9e:	b480      	push	{r7}
 8000da0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000da2:	bf00      	nop
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bc80      	pop	{r7}
 8000da8:	4770      	bx	lr

08000daa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000daa:	b480      	push	{r7}
 8000dac:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dae:	bf00      	nop
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bc80      	pop	{r7}
 8000db4:	4770      	bx	lr

08000db6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8000dba:	2001      	movs	r0, #1
 8000dbc:	f7ff ff8a 	bl	8000cd4 <LL_EXTI_IsActiveFlag_0_31>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d004      	beq.n	8000dd0 <EXTI0_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8000dc6:	2001      	movs	r0, #1
 8000dc8:	f7ff ff9a 	bl	8000d00 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_0 */

    /* User button interrupt processing(function defined in main.c) */
    UserButton_Callback();
 8000dcc:	f7ff ff32 	bl	8000c34 <UserButton_Callback>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000dd0:	bf00      	nop
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 Global Interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  /* Check whether CC1 interrupt is pending */
  if(LL_TIM_IsActiveFlag_CC1(TIM2) == 1)
 8000dd8:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000ddc:	f7ff ffab 	bl	8000d36 <LL_TIM_IsActiveFlag_CC1>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b01      	cmp	r3, #1
 8000de4:	d105      	bne.n	8000df2 <TIM2_IRQHandler+0x1e>
  {
    /* Clear the update interrupt flag*/
    LL_TIM_ClearFlag_CC1(TIM2);
 8000de6:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000dea:	f7ff ff97 	bl	8000d1c <LL_TIM_ClearFlag_CC1>

    /* TIM2 capture/compare interrupt processing(function defined in main.c) */
    TimerCaptureCompare_Callback();
 8000dee:	f7ff ff47 	bl	8000c80 <TimerCaptureCompare_Callback>
  }
  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000df2:	bf00      	nop
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000df6:	b480      	push	{r7}
 8000df8:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000dfa:	bf00      	nop
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bc80      	pop	{r7}
 8000e00:	4770      	bx	lr
	...

08000e04 <LL_EXTI_EnableIT_0_31>:
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000e0c:	4b06      	ldr	r3, [pc, #24]	@ (8000e28 <LL_EXTI_EnableIT_0_31+0x24>)
 8000e0e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8000e12:	4905      	ldr	r1, [pc, #20]	@ (8000e28 <LL_EXTI_EnableIT_0_31+0x24>)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	4313      	orrs	r3, r2
 8000e18:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000e1c:	bf00      	nop
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bc80      	pop	{r7}
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	58000800 	.word	0x58000800

08000e2c <LL_EXTI_EnableIT_32_63>:
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000e34:	4b06      	ldr	r3, [pc, #24]	@ (8000e50 <LL_EXTI_EnableIT_32_63+0x24>)
 8000e36:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000e3a:	4905      	ldr	r1, [pc, #20]	@ (8000e50 <LL_EXTI_EnableIT_32_63+0x24>)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000e44:	bf00      	nop
 8000e46:	370c      	adds	r7, #12
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bc80      	pop	{r7}
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	58000800 	.word	0x58000800

08000e54 <LL_EXTI_DisableIT_0_31>:
{
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8000e5c:	4b06      	ldr	r3, [pc, #24]	@ (8000e78 <LL_EXTI_DisableIT_0_31+0x24>)
 8000e5e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	43db      	mvns	r3, r3
 8000e66:	4904      	ldr	r1, [pc, #16]	@ (8000e78 <LL_EXTI_DisableIT_0_31+0x24>)
 8000e68:	4013      	ands	r3, r2
 8000e6a:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000e6e:	bf00      	nop
 8000e70:	370c      	adds	r7, #12
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bc80      	pop	{r7}
 8000e76:	4770      	bx	lr
 8000e78:	58000800 	.word	0x58000800

08000e7c <LL_EXTI_DisableIT_32_63>:
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8000e84:	4b06      	ldr	r3, [pc, #24]	@ (8000ea0 <LL_EXTI_DisableIT_32_63+0x24>)
 8000e86:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	43db      	mvns	r3, r3
 8000e8e:	4904      	ldr	r1, [pc, #16]	@ (8000ea0 <LL_EXTI_DisableIT_32_63+0x24>)
 8000e90:	4013      	ands	r3, r2
 8000e92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000e96:	bf00      	nop
 8000e98:	370c      	adds	r7, #12
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bc80      	pop	{r7}
 8000e9e:	4770      	bx	lr
 8000ea0:	58000800 	.word	0x58000800

08000ea4 <LL_EXTI_EnableEvent_0_31>:
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8000eac:	4b06      	ldr	r3, [pc, #24]	@ (8000ec8 <LL_EXTI_EnableEvent_0_31+0x24>)
 8000eae:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8000eb2:	4905      	ldr	r1, [pc, #20]	@ (8000ec8 <LL_EXTI_EnableEvent_0_31+0x24>)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
}
 8000ebc:	bf00      	nop
 8000ebe:	370c      	adds	r7, #12
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bc80      	pop	{r7}
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	58000800 	.word	0x58000800

08000ecc <LL_EXTI_EnableEvent_32_63>:
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8000ed4:	4b06      	ldr	r3, [pc, #24]	@ (8000ef0 <LL_EXTI_EnableEvent_32_63+0x24>)
 8000ed6:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8000eda:	4905      	ldr	r1, [pc, #20]	@ (8000ef0 <LL_EXTI_EnableEvent_32_63+0x24>)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8000ee4:	bf00      	nop
 8000ee6:	370c      	adds	r7, #12
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bc80      	pop	{r7}
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	58000800 	.word	0x58000800

08000ef4 <LL_EXTI_DisableEvent_0_31>:
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8000efc:	4b06      	ldr	r3, [pc, #24]	@ (8000f18 <LL_EXTI_DisableEvent_0_31+0x24>)
 8000efe:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	43db      	mvns	r3, r3
 8000f06:	4904      	ldr	r1, [pc, #16]	@ (8000f18 <LL_EXTI_DisableEvent_0_31+0x24>)
 8000f08:	4013      	ands	r3, r2
 8000f0a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
}
 8000f0e:	bf00      	nop
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bc80      	pop	{r7}
 8000f16:	4770      	bx	lr
 8000f18:	58000800 	.word	0x58000800

08000f1c <LL_EXTI_DisableEvent_32_63>:
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8000f24:	4b06      	ldr	r3, [pc, #24]	@ (8000f40 <LL_EXTI_DisableEvent_32_63+0x24>)
 8000f26:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	43db      	mvns	r3, r3
 8000f2e:	4904      	ldr	r1, [pc, #16]	@ (8000f40 <LL_EXTI_DisableEvent_32_63+0x24>)
 8000f30:	4013      	ands	r3, r2
 8000f32:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8000f36:	bf00      	nop
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bc80      	pop	{r7}
 8000f3e:	4770      	bx	lr
 8000f40:	58000800 	.word	0x58000800

08000f44 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000f4c:	4b05      	ldr	r3, [pc, #20]	@ (8000f64 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	4904      	ldr	r1, [pc, #16]	@ (8000f64 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	600b      	str	r3, [r1, #0]
}
 8000f58:	bf00      	nop
 8000f5a:	370c      	adds	r7, #12
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bc80      	pop	{r7}
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	58000800 	.word	0x58000800

08000f68 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8000f70:	4b05      	ldr	r3, [pc, #20]	@ (8000f88 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8000f72:	6a1a      	ldr	r2, [r3, #32]
 8000f74:	4904      	ldr	r1, [pc, #16]	@ (8000f88 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	620b      	str	r3, [r1, #32]
}
 8000f7c:	bf00      	nop
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bc80      	pop	{r7}
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	58000800 	.word	0x58000800

08000f8c <LL_EXTI_DisableRisingTrig_0_31>:
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8000f94:	4b05      	ldr	r3, [pc, #20]	@ (8000fac <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	43db      	mvns	r3, r3
 8000f9c:	4903      	ldr	r1, [pc, #12]	@ (8000fac <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	600b      	str	r3, [r1, #0]
}
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bc80      	pop	{r7}
 8000faa:	4770      	bx	lr
 8000fac:	58000800 	.word	0x58000800

08000fb0 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8000fb8:	4b05      	ldr	r3, [pc, #20]	@ (8000fd0 <LL_EXTI_DisableRisingTrig_32_63+0x20>)
 8000fba:	6a1a      	ldr	r2, [r3, #32]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	43db      	mvns	r3, r3
 8000fc0:	4903      	ldr	r1, [pc, #12]	@ (8000fd0 <LL_EXTI_DisableRisingTrig_32_63+0x20>)
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	620b      	str	r3, [r1, #32]
}
 8000fc6:	bf00      	nop
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bc80      	pop	{r7}
 8000fce:	4770      	bx	lr
 8000fd0:	58000800 	.word	0x58000800

08000fd4 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8000fdc:	4b05      	ldr	r3, [pc, #20]	@ (8000ff4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000fde:	685a      	ldr	r2, [r3, #4]
 8000fe0:	4904      	ldr	r1, [pc, #16]	@ (8000ff4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	604b      	str	r3, [r1, #4]
}
 8000fe8:	bf00      	nop
 8000fea:	370c      	adds	r7, #12
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bc80      	pop	{r7}
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	58000800 	.word	0x58000800

08000ff8 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8001000:	4b05      	ldr	r3, [pc, #20]	@ (8001018 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8001002:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001004:	4904      	ldr	r1, [pc, #16]	@ (8001018 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4313      	orrs	r3, r2
 800100a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800100c:	bf00      	nop
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	bc80      	pop	{r7}
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	58000800 	.word	0x58000800

0800101c <LL_EXTI_DisableFallingTrig_0_31>:
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001024:	4b05      	ldr	r3, [pc, #20]	@ (800103c <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8001026:	685a      	ldr	r2, [r3, #4]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	43db      	mvns	r3, r3
 800102c:	4903      	ldr	r1, [pc, #12]	@ (800103c <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 800102e:	4013      	ands	r3, r2
 8001030:	604b      	str	r3, [r1, #4]
}
 8001032:	bf00      	nop
 8001034:	370c      	adds	r7, #12
 8001036:	46bd      	mov	sp, r7
 8001038:	bc80      	pop	{r7}
 800103a:	4770      	bx	lr
 800103c:	58000800 	.word	0x58000800

08001040 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8001048:	4b05      	ldr	r3, [pc, #20]	@ (8001060 <LL_EXTI_DisableFallingTrig_32_63+0x20>)
 800104a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	43db      	mvns	r3, r3
 8001050:	4903      	ldr	r1, [pc, #12]	@ (8001060 <LL_EXTI_DisableFallingTrig_32_63+0x20>)
 8001052:	4013      	ands	r3, r2
 8001054:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	bc80      	pop	{r7}
 800105e:	4770      	bx	lr
 8001060:	58000800 	.word	0x58000800

08001064 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 800106c:	2301      	movs	r3, #1
 800106e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	7a1b      	ldrb	r3, [r3, #8]
 8001074:	2b00      	cmp	r3, #0
 8001076:	f000 80cc 	beq.w	8001212 <LL_EXTI_Init+0x1ae>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d061      	beq.n	8001146 <LL_EXTI_Init+0xe2>
    {
      switch (EXTI_InitStruct->Mode)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	7a5b      	ldrb	r3, [r3, #9]
 8001086:	2b02      	cmp	r3, #2
 8001088:	d01c      	beq.n	80010c4 <LL_EXTI_Init+0x60>
 800108a:	2b02      	cmp	r3, #2
 800108c:	dc25      	bgt.n	80010da <LL_EXTI_Init+0x76>
 800108e:	2b00      	cmp	r3, #0
 8001090:	d002      	beq.n	8001098 <LL_EXTI_Init+0x34>
 8001092:	2b01      	cmp	r3, #1
 8001094:	d00b      	beq.n	80010ae <LL_EXTI_Init+0x4a>
 8001096:	e020      	b.n	80010da <LL_EXTI_Init+0x76>
          status = ERROR;
          break;
#else
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff ff29 	bl	8000ef4 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff feac 	bl	8000e04 <LL_EXTI_EnableIT_0_31>
          break;
 80010ac:	e018      	b.n	80010e0 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff fece 	bl	8000e54 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff fef1 	bl	8000ea4 <LL_EXTI_EnableEvent_0_31>
          break;
 80010c2:	e00d      	b.n	80010e0 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff fe9b 	bl	8000e04 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff fee6 	bl	8000ea4 <LL_EXTI_EnableEvent_0_31>
          break;
 80010d8:	e002      	b.n	80010e0 <LL_EXTI_Init+0x7c>
        default:
          status = ERROR;
 80010da:	2300      	movs	r3, #0
 80010dc:	73fb      	strb	r3, [r7, #15]
          break;
 80010de:	bf00      	nop
#endif /* DUAL_CORE && CORE_CM0PLUS */
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	7a9b      	ldrb	r3, [r3, #10]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d02e      	beq.n	8001146 <LL_EXTI_Init+0xe2>
      {
        switch (EXTI_InitStruct->Trigger)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	7a9b      	ldrb	r3, [r3, #10]
 80010ec:	2b03      	cmp	r3, #3
 80010ee:	d01c      	beq.n	800112a <LL_EXTI_Init+0xc6>
 80010f0:	2b03      	cmp	r3, #3
 80010f2:	dc25      	bgt.n	8001140 <LL_EXTI_Init+0xdc>
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d002      	beq.n	80010fe <LL_EXTI_Init+0x9a>
 80010f8:	2b02      	cmp	r3, #2
 80010fa:	d00b      	beq.n	8001114 <LL_EXTI_Init+0xb0>
 80010fc:	e020      	b.n	8001140 <LL_EXTI_Init+0xdc>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff ff8a 	bl	800101c <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ff19 	bl	8000f44 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001112:	e018      	b.n	8001146 <LL_EXTI_Init+0xe2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff ff37 	bl	8000f8c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff ff56 	bl	8000fd4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001128:	e00d      	b.n	8001146 <LL_EXTI_Init+0xe2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff ff08 	bl	8000f44 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff ff4b 	bl	8000fd4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800113e:	e002      	b.n	8001146 <LL_EXTI_Init+0xe2>
          default:
            status = ERROR;
 8001140:	2300      	movs	r3, #0
 8001142:	73fb      	strb	r3, [r7, #15]
            break;
 8001144:	bf00      	nop
        }
      }
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d075      	beq.n	800123a <LL_EXTI_Init+0x1d6>
    {
      switch (EXTI_InitStruct->Mode)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	7a5b      	ldrb	r3, [r3, #9]
 8001152:	2b02      	cmp	r3, #2
 8001154:	d01c      	beq.n	8001190 <LL_EXTI_Init+0x12c>
 8001156:	2b02      	cmp	r3, #2
 8001158:	dc25      	bgt.n	80011a6 <LL_EXTI_Init+0x142>
 800115a:	2b00      	cmp	r3, #0
 800115c:	d002      	beq.n	8001164 <LL_EXTI_Init+0x100>
 800115e:	2b01      	cmp	r3, #1
 8001160:	d00b      	beq.n	800117a <LL_EXTI_Init+0x116>
 8001162:	e020      	b.n	80011a6 <LL_EXTI_Init+0x142>
          status = ERROR;
          break;
#else
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff fed7 	bl	8000f1c <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff fe5a 	bl	8000e2c <LL_EXTI_EnableIT_32_63>
          break;
 8001178:	e018      	b.n	80011ac <LL_EXTI_Init+0x148>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff fe7c 	bl	8000e7c <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff fe9f 	bl	8000ecc <LL_EXTI_EnableEvent_32_63>
          break;
 800118e:	e00d      	b.n	80011ac <LL_EXTI_Init+0x148>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff fe49 	bl	8000e2c <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff fe94 	bl	8000ecc <LL_EXTI_EnableEvent_32_63>
          break;
 80011a4:	e002      	b.n	80011ac <LL_EXTI_Init+0x148>
        default:
          status = ERROR;
 80011a6:	2300      	movs	r3, #0
 80011a8:	73fb      	strb	r3, [r7, #15]
          break;
 80011aa:	bf00      	nop
#endif /* DUAL_CORE && CORE_CM0PLUS */
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	7a9b      	ldrb	r3, [r3, #10]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d042      	beq.n	800123a <LL_EXTI_Init+0x1d6>
      {
        switch (EXTI_InitStruct->Trigger)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	7a9b      	ldrb	r3, [r3, #10]
 80011b8:	2b03      	cmp	r3, #3
 80011ba:	d01c      	beq.n	80011f6 <LL_EXTI_Init+0x192>
 80011bc:	2b03      	cmp	r3, #3
 80011be:	dc25      	bgt.n	800120c <LL_EXTI_Init+0x1a8>
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d002      	beq.n	80011ca <LL_EXTI_Init+0x166>
 80011c4:	2b02      	cmp	r3, #2
 80011c6:	d00b      	beq.n	80011e0 <LL_EXTI_Init+0x17c>
 80011c8:	e020      	b.n	800120c <LL_EXTI_Init+0x1a8>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff ff36 	bl	8001040 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff fec5 	bl	8000f68 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 80011de:	e02c      	b.n	800123a <LL_EXTI_Init+0x1d6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff fee3 	bl	8000fb0 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff ff02 	bl	8000ff8 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80011f4:	e021      	b.n	800123a <LL_EXTI_Init+0x1d6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff feb4 	bl	8000f68 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff fef7 	bl	8000ff8 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800120a:	e016      	b.n	800123a <LL_EXTI_Init+0x1d6>
          default:
            status = ERROR;
 800120c:	2300      	movs	r3, #0
 800120e:	73fb      	strb	r3, [r7, #15]
            break;
 8001210:	e013      	b.n	800123a <LL_EXTI_Init+0x1d6>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_C2_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
    LL_C2_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
#else
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff fe1c 	bl	8000e54 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff fe67 	bl	8000ef4 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff fe26 	bl	8000e7c <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff fe71 	bl	8000f1c <LL_EXTI_DisableEvent_32_63>
#endif /* DUAL_CORE && CORE_CM0PLUS */
  }
  return status;
 800123a:	7bfb      	ldrb	r3, [r7, #15]
}
 800123c:	4618      	mov	r0, r3
 800123e:	3710      	adds	r7, #16
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <LL_GPIO_SetPinMode>:
{
 8001244:	b480      	push	{r7}
 8001246:	b08b      	sub	sp, #44	@ 0x2c
 8001248:	af00      	add	r7, sp, #0
 800124a:	60f8      	str	r0, [r7, #12]
 800124c:	60b9      	str	r1, [r7, #8]
 800124e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	fa93 f3a3 	rbit	r3, r3
 800125e:	613b      	str	r3, [r7, #16]
  return result;
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d101      	bne.n	800126e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800126a:	2320      	movs	r3, #32
 800126c:	e003      	b.n	8001276 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800126e:	69bb      	ldr	r3, [r7, #24]
 8001270:	fab3 f383 	clz	r3, r3
 8001274:	b2db      	uxtb	r3, r3
 8001276:	005b      	lsls	r3, r3, #1
 8001278:	2103      	movs	r1, #3
 800127a:	fa01 f303 	lsl.w	r3, r1, r3
 800127e:	43db      	mvns	r3, r3
 8001280:	401a      	ands	r2, r3
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001286:	6a3b      	ldr	r3, [r7, #32]
 8001288:	fa93 f3a3 	rbit	r3, r3
 800128c:	61fb      	str	r3, [r7, #28]
  return result;
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001294:	2b00      	cmp	r3, #0
 8001296:	d101      	bne.n	800129c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8001298:	2320      	movs	r3, #32
 800129a:	e003      	b.n	80012a4 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800129c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800129e:	fab3 f383 	clz	r3, r3
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	6879      	ldr	r1, [r7, #4]
 80012a8:	fa01 f303 	lsl.w	r3, r1, r3
 80012ac:	431a      	orrs	r2, r3
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	601a      	str	r2, [r3, #0]
}
 80012b2:	bf00      	nop
 80012b4:	372c      	adds	r7, #44	@ 0x2c
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bc80      	pop	{r7}
 80012ba:	4770      	bx	lr

080012bc <LL_GPIO_SetPinOutputType>:
{
 80012bc:	b480      	push	{r7}
 80012be:	b085      	sub	sp, #20
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	60f8      	str	r0, [r7, #12]
 80012c4:	60b9      	str	r1, [r7, #8]
 80012c6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	685a      	ldr	r2, [r3, #4]
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	43db      	mvns	r3, r3
 80012d0:	401a      	ands	r2, r3
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	6879      	ldr	r1, [r7, #4]
 80012d6:	fb01 f303 	mul.w	r3, r1, r3
 80012da:	431a      	orrs	r2, r3
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	605a      	str	r2, [r3, #4]
}
 80012e0:	bf00      	nop
 80012e2:	3714      	adds	r7, #20
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bc80      	pop	{r7}
 80012e8:	4770      	bx	lr

080012ea <LL_GPIO_SetPinSpeed>:
{
 80012ea:	b480      	push	{r7}
 80012ec:	b08b      	sub	sp, #44	@ 0x2c
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	60f8      	str	r0, [r7, #12]
 80012f2:	60b9      	str	r1, [r7, #8]
 80012f4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	689a      	ldr	r2, [r3, #8]
 80012fa:	68bb      	ldr	r3, [r7, #8]
 80012fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	fa93 f3a3 	rbit	r3, r3
 8001304:	613b      	str	r3, [r7, #16]
  return result;
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800130a:	69bb      	ldr	r3, [r7, #24]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d101      	bne.n	8001314 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8001310:	2320      	movs	r3, #32
 8001312:	e003      	b.n	800131c <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	fab3 f383 	clz	r3, r3
 800131a:	b2db      	uxtb	r3, r3
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	2103      	movs	r1, #3
 8001320:	fa01 f303 	lsl.w	r3, r1, r3
 8001324:	43db      	mvns	r3, r3
 8001326:	401a      	ands	r2, r3
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800132c:	6a3b      	ldr	r3, [r7, #32]
 800132e:	fa93 f3a3 	rbit	r3, r3
 8001332:	61fb      	str	r3, [r7, #28]
  return result;
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800133a:	2b00      	cmp	r3, #0
 800133c:	d101      	bne.n	8001342 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800133e:	2320      	movs	r3, #32
 8001340:	e003      	b.n	800134a <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8001342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001344:	fab3 f383 	clz	r3, r3
 8001348:	b2db      	uxtb	r3, r3
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	6879      	ldr	r1, [r7, #4]
 800134e:	fa01 f303 	lsl.w	r3, r1, r3
 8001352:	431a      	orrs	r2, r3
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	609a      	str	r2, [r3, #8]
}
 8001358:	bf00      	nop
 800135a:	372c      	adds	r7, #44	@ 0x2c
 800135c:	46bd      	mov	sp, r7
 800135e:	bc80      	pop	{r7}
 8001360:	4770      	bx	lr

08001362 <LL_GPIO_SetPinPull>:
{
 8001362:	b480      	push	{r7}
 8001364:	b08b      	sub	sp, #44	@ 0x2c
 8001366:	af00      	add	r7, sp, #0
 8001368:	60f8      	str	r0, [r7, #12]
 800136a:	60b9      	str	r1, [r7, #8]
 800136c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	68da      	ldr	r2, [r3, #12]
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	fa93 f3a3 	rbit	r3, r3
 800137c:	613b      	str	r3, [r7, #16]
  return result;
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001382:	69bb      	ldr	r3, [r7, #24]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d101      	bne.n	800138c <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8001388:	2320      	movs	r3, #32
 800138a:	e003      	b.n	8001394 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	fab3 f383 	clz	r3, r3
 8001392:	b2db      	uxtb	r3, r3
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	2103      	movs	r1, #3
 8001398:	fa01 f303 	lsl.w	r3, r1, r3
 800139c:	43db      	mvns	r3, r3
 800139e:	401a      	ands	r2, r3
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013a4:	6a3b      	ldr	r3, [r7, #32]
 80013a6:	fa93 f3a3 	rbit	r3, r3
 80013aa:	61fb      	str	r3, [r7, #28]
  return result;
 80013ac:	69fb      	ldr	r3, [r7, #28]
 80013ae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80013b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d101      	bne.n	80013ba <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80013b6:	2320      	movs	r3, #32
 80013b8:	e003      	b.n	80013c2 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80013ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013bc:	fab3 f383 	clz	r3, r3
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	6879      	ldr	r1, [r7, #4]
 80013c6:	fa01 f303 	lsl.w	r3, r1, r3
 80013ca:	431a      	orrs	r2, r3
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	60da      	str	r2, [r3, #12]
}
 80013d0:	bf00      	nop
 80013d2:	372c      	adds	r7, #44	@ 0x2c
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bc80      	pop	{r7}
 80013d8:	4770      	bx	lr

080013da <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80013da:	b480      	push	{r7}
 80013dc:	b08b      	sub	sp, #44	@ 0x2c
 80013de:	af00      	add	r7, sp, #0
 80013e0:	60f8      	str	r0, [r7, #12]
 80013e2:	60b9      	str	r1, [r7, #8]
 80013e4:	607a      	str	r2, [r7, #4]
#if defined(CORE_CM0PLUS)
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
#else
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	6a1a      	ldr	r2, [r3, #32]
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	fa93 f3a3 	rbit	r3, r3
 80013f4:	613b      	str	r3, [r7, #16]
  return result;
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80013fa:	69bb      	ldr	r3, [r7, #24]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d101      	bne.n	8001404 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8001400:	2320      	movs	r3, #32
 8001402:	e003      	b.n	800140c <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8001404:	69bb      	ldr	r3, [r7, #24]
 8001406:	fab3 f383 	clz	r3, r3
 800140a:	b2db      	uxtb	r3, r3
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	210f      	movs	r1, #15
 8001410:	fa01 f303 	lsl.w	r3, r1, r3
 8001414:	43db      	mvns	r3, r3
 8001416:	401a      	ands	r2, r3
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800141c:	6a3b      	ldr	r3, [r7, #32]
 800141e:	fa93 f3a3 	rbit	r3, r3
 8001422:	61fb      	str	r3, [r7, #28]
  return result;
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800142a:	2b00      	cmp	r3, #0
 800142c:	d101      	bne.n	8001432 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800142e:	2320      	movs	r3, #32
 8001430:	e003      	b.n	800143a <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8001432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001434:	fab3 f383 	clz	r3, r3
 8001438:	b2db      	uxtb	r3, r3
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	6879      	ldr	r1, [r7, #4]
 800143e:	fa01 f303 	lsl.w	r3, r1, r3
 8001442:	431a      	orrs	r2, r3
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
#endif /* CORE_CM0PLUS */
}
 8001448:	bf00      	nop
 800144a:	372c      	adds	r7, #44	@ 0x2c
 800144c:	46bd      	mov	sp, r7
 800144e:	bc80      	pop	{r7}
 8001450:	4770      	bx	lr

08001452 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001452:	b480      	push	{r7}
 8001454:	b08b      	sub	sp, #44	@ 0x2c
 8001456:	af00      	add	r7, sp, #0
 8001458:	60f8      	str	r0, [r7, #12]
 800145a:	60b9      	str	r1, [r7, #8]
 800145c:	607a      	str	r2, [r7, #4]
#if defined(CORE_CM0PLUS)
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
#else
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	0a1b      	lsrs	r3, r3, #8
 8001466:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	fa93 f3a3 	rbit	r3, r3
 800146e:	613b      	str	r3, [r7, #16]
  return result;
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001474:	69bb      	ldr	r3, [r7, #24]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d101      	bne.n	800147e <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800147a:	2320      	movs	r3, #32
 800147c:	e003      	b.n	8001486 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	fab3 f383 	clz	r3, r3
 8001484:	b2db      	uxtb	r3, r3
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	210f      	movs	r1, #15
 800148a:	fa01 f303 	lsl.w	r3, r1, r3
 800148e:	43db      	mvns	r3, r3
 8001490:	401a      	ands	r2, r3
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	0a1b      	lsrs	r3, r3, #8
 8001496:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001498:	6a3b      	ldr	r3, [r7, #32]
 800149a:	fa93 f3a3 	rbit	r3, r3
 800149e:	61fb      	str	r3, [r7, #28]
  return result;
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80014a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d101      	bne.n	80014ae <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80014aa:	2320      	movs	r3, #32
 80014ac:	e003      	b.n	80014b6 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80014ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014b0:	fab3 f383 	clz	r3, r3
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	6879      	ldr	r1, [r7, #4]
 80014ba:	fa01 f303 	lsl.w	r3, r1, r3
 80014be:	431a      	orrs	r2, r3
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
#endif /* CORE_CM0PLUS */
}
 80014c4:	bf00      	nop
 80014c6:	372c      	adds	r7, #44	@ 0x2c
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bc80      	pop	{r7}
 80014cc:	4770      	bx	lr

080014ce <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80014ce:	b580      	push	{r7, lr}
 80014d0:	b088      	sub	sp, #32
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	6078      	str	r0, [r7, #4]
 80014d6:	6039      	str	r1, [r7, #0]
  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
#if defined(CORE_CM0PLUS)
  pinpos = 0;
#else
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	fa93 f3a3 	rbit	r3, r3
 80014e4:	60fb      	str	r3, [r7, #12]
  return result;
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d101      	bne.n	80014f4 <LL_GPIO_Init+0x26>
    return 32U;
 80014f0:	2320      	movs	r3, #32
 80014f2:	e003      	b.n	80014fc <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	fab3 f383 	clz	r3, r3
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	61fb      	str	r3, [r7, #28]
#endif /* CORE_CM0PLUS */

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80014fe:	e047      	b.n	8001590 <LL_GPIO_Init+0xc2>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	2101      	movs	r1, #1
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	fa01 f303 	lsl.w	r3, r1, r3
 800150c:	4013      	ands	r3, r2
 800150e:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d039      	beq.n	800158a <LL_GPIO_Init+0xbc>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d003      	beq.n	8001526 <LL_GPIO_Init+0x58>
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	2b02      	cmp	r3, #2
 8001524:	d10d      	bne.n	8001542 <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	461a      	mov	r2, r3
 800152c:	69b9      	ldr	r1, [r7, #24]
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f7ff fedb 	bl	80012ea <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	461a      	mov	r2, r3
 800153a:	69b9      	ldr	r1, [r7, #24]
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f7ff febd 	bl	80012bc <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	691b      	ldr	r3, [r3, #16]
 8001546:	461a      	mov	r2, r3
 8001548:	69b9      	ldr	r1, [r7, #24]
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f7ff ff09 	bl	8001362 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	2b02      	cmp	r3, #2
 8001556:	d111      	bne.n	800157c <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	2bff      	cmp	r3, #255	@ 0xff
 800155c:	d807      	bhi.n	800156e <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	695b      	ldr	r3, [r3, #20]
 8001562:	461a      	mov	r2, r3
 8001564:	69b9      	ldr	r1, [r7, #24]
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f7ff ff37 	bl	80013da <LL_GPIO_SetAFPin_0_7>
 800156c:	e006      	b.n	800157c <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	695b      	ldr	r3, [r3, #20]
 8001572:	461a      	mov	r2, r3
 8001574:	69b9      	ldr	r1, [r7, #24]
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f7ff ff6b 	bl	8001452 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	461a      	mov	r2, r3
 8001582:	69b9      	ldr	r1, [r7, #24]
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	f7ff fe5d 	bl	8001244 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800158a:	69fb      	ldr	r3, [r7, #28]
 800158c:	3301      	adds	r3, #1
 800158e:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	fa22 f303 	lsr.w	r3, r2, r3
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1b0      	bne.n	8001500 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 800159e:	2301      	movs	r3, #1
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3720      	adds	r7, #32
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <LL_TIM_SetPrescaler>:
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	683a      	ldr	r2, [r7, #0]
 80015b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80015b8:	bf00      	nop
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc80      	pop	{r7}
 80015c0:	4770      	bx	lr

080015c2 <LL_TIM_SetAutoReload>:
{
 80015c2:	b480      	push	{r7}
 80015c4:	b083      	sub	sp, #12
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	6078      	str	r0, [r7, #4]
 80015ca:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	683a      	ldr	r2, [r7, #0]
 80015d0:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80015d2:	bf00      	nop
 80015d4:	370c      	adds	r7, #12
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bc80      	pop	{r7}
 80015da:	4770      	bx	lr

080015dc <LL_TIM_SetRepetitionCounter>:
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	683a      	ldr	r2, [r7, #0]
 80015ea:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80015ec:	bf00      	nop
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bc80      	pop	{r7}
 80015f4:	4770      	bx	lr

080015f6 <LL_TIM_OC_SetCompareCH1>:
{
 80015f6:	b480      	push	{r7}
 80015f8:	b083      	sub	sp, #12
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	6078      	str	r0, [r7, #4]
 80015fe:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	683a      	ldr	r2, [r7, #0]
 8001604:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr

08001610 <LL_TIM_OC_SetCompareCH2>:
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	683a      	ldr	r2, [r7, #0]
 800161e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001620:	bf00      	nop
 8001622:	370c      	adds	r7, #12
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr

0800162a <LL_TIM_OC_SetCompareCH3>:
{
 800162a:	b480      	push	{r7}
 800162c:	b083      	sub	sp, #12
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
 8001632:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	683a      	ldr	r2, [r7, #0]
 8001638:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800163a:	bf00      	nop
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr

08001644 <LL_TIM_OC_SetCompareCH4>:
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	683a      	ldr	r2, [r7, #0]
 8001652:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001654:	bf00      	nop
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	bc80      	pop	{r7}
 800165c:	4770      	bx	lr

0800165e <LL_TIM_OC_SetCompareCH5>:
{
 800165e:	b480      	push	{r7}
 8001660:	b083      	sub	sp, #12
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
 8001666:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800166c:	0c1b      	lsrs	r3, r3, #16
 800166e:	041b      	lsls	r3, r3, #16
 8001670:	683a      	ldr	r2, [r7, #0]
 8001672:	431a      	orrs	r2, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8001678:	bf00      	nop
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	bc80      	pop	{r7}
 8001680:	4770      	bx	lr

08001682 <LL_TIM_OC_SetCompareCH6>:
{
 8001682:	b480      	push	{r7}
 8001684:	b083      	sub	sp, #12
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
 800168a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	683a      	ldr	r2, [r7, #0]
 8001690:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr

0800169c <LL_TIM_GenerateEvent_UPDATE>:
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	695b      	ldr	r3, [r3, #20]
 80016a8:	f043 0201 	orr.w	r2, r3, #1
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	615a      	str	r2, [r3, #20]
}
 80016b0:	bf00      	nop
 80016b2:	370c      	adds	r7, #12
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bc80      	pop	{r7}
 80016b8:	4770      	bx	lr
	...

080016bc <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4a27      	ldr	r2, [pc, #156]	@ (800176c <LL_TIM_Init+0xb0>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d003      	beq.n	80016dc <LL_TIM_Init+0x20>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016da:	d106      	bne.n	80016ea <LL_TIM_Init+0x2e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	4313      	orrs	r3, r2
 80016e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a1f      	ldr	r2, [pc, #124]	@ (800176c <LL_TIM_Init+0xb0>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d00b      	beq.n	800170a <LL_TIM_Init+0x4e>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016f8:	d007      	beq.n	800170a <LL_TIM_Init+0x4e>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4a1c      	ldr	r2, [pc, #112]	@ (8001770 <LL_TIM_Init+0xb4>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d003      	beq.n	800170a <LL_TIM_Init+0x4e>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4a1b      	ldr	r2, [pc, #108]	@ (8001774 <LL_TIM_Init+0xb8>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d106      	bne.n	8001718 <LL_TIM_Init+0x5c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	4313      	orrs	r3, r2
 8001716:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	68fa      	ldr	r2, [r7, #12]
 800171c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	4619      	mov	r1, r3
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	f7ff ff4c 	bl	80015c2 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	881b      	ldrh	r3, [r3, #0]
 800172e:	4619      	mov	r1, r3
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f7ff ff39 	bl	80015a8 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4a0c      	ldr	r2, [pc, #48]	@ (800176c <LL_TIM_Init+0xb0>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d007      	beq.n	800174e <LL_TIM_Init+0x92>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4a0b      	ldr	r2, [pc, #44]	@ (8001770 <LL_TIM_Init+0xb4>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d003      	beq.n	800174e <LL_TIM_Init+0x92>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4a0a      	ldr	r2, [pc, #40]	@ (8001774 <LL_TIM_Init+0xb8>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d105      	bne.n	800175a <LL_TIM_Init+0x9e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	4619      	mov	r1, r3
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f7ff ff41 	bl	80015dc <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7ff ff9e 	bl	800169c <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8001760:	2301      	movs	r3, #1
}
 8001762:	4618      	mov	r0, r3
 8001764:	3710      	adds	r7, #16
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40012c00 	.word	0x40012c00
 8001770:	40014400 	.word	0x40014400
 8001774:	40014800 	.word	0x40014800

08001778 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	60b9      	str	r1, [r7, #8]
 8001782:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8001784:	2300      	movs	r3, #0
 8001786:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800178e:	d045      	beq.n	800181c <LL_TIM_OC_Init+0xa4>
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001796:	d848      	bhi.n	800182a <LL_TIM_OC_Init+0xb2>
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800179e:	d036      	beq.n	800180e <LL_TIM_OC_Init+0x96>
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017a6:	d840      	bhi.n	800182a <LL_TIM_OC_Init+0xb2>
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80017ae:	d027      	beq.n	8001800 <LL_TIM_OC_Init+0x88>
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80017b6:	d838      	bhi.n	800182a <LL_TIM_OC_Init+0xb2>
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017be:	d018      	beq.n	80017f2 <LL_TIM_OC_Init+0x7a>
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017c6:	d830      	bhi.n	800182a <LL_TIM_OC_Init+0xb2>
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	2b01      	cmp	r3, #1
 80017cc:	d003      	beq.n	80017d6 <LL_TIM_OC_Init+0x5e>
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	2b10      	cmp	r3, #16
 80017d2:	d007      	beq.n	80017e4 <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80017d4:	e029      	b.n	800182a <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80017d6:	6879      	ldr	r1, [r7, #4]
 80017d8:	68f8      	ldr	r0, [r7, #12]
 80017da:	f000 f82d 	bl	8001838 <OC1Config>
 80017de:	4603      	mov	r3, r0
 80017e0:	75fb      	strb	r3, [r7, #23]
      break;
 80017e2:	e023      	b.n	800182c <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80017e4:	6879      	ldr	r1, [r7, #4]
 80017e6:	68f8      	ldr	r0, [r7, #12]
 80017e8:	f000 f89a 	bl	8001920 <OC2Config>
 80017ec:	4603      	mov	r3, r0
 80017ee:	75fb      	strb	r3, [r7, #23]
      break;
 80017f0:	e01c      	b.n	800182c <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80017f2:	6879      	ldr	r1, [r7, #4]
 80017f4:	68f8      	ldr	r0, [r7, #12]
 80017f6:	f000 f90b 	bl	8001a10 <OC3Config>
 80017fa:	4603      	mov	r3, r0
 80017fc:	75fb      	strb	r3, [r7, #23]
      break;
 80017fe:	e015      	b.n	800182c <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8001800:	6879      	ldr	r1, [r7, #4]
 8001802:	68f8      	ldr	r0, [r7, #12]
 8001804:	f000 f97c 	bl	8001b00 <OC4Config>
 8001808:	4603      	mov	r3, r0
 800180a:	75fb      	strb	r3, [r7, #23]
      break;
 800180c:	e00e      	b.n	800182c <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	68f8      	ldr	r0, [r7, #12]
 8001812:	f000 f9d5 	bl	8001bc0 <OC5Config>
 8001816:	4603      	mov	r3, r0
 8001818:	75fb      	strb	r3, [r7, #23]
      break;
 800181a:	e007      	b.n	800182c <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800181c:	6879      	ldr	r1, [r7, #4]
 800181e:	68f8      	ldr	r0, [r7, #12]
 8001820:	f000 fa26 	bl	8001c70 <OC6Config>
 8001824:	4603      	mov	r3, r0
 8001826:	75fb      	strb	r3, [r7, #23]
      break;
 8001828:	e000      	b.n	800182c <LL_TIM_OC_Init+0xb4>
      break;
 800182a:	bf00      	nop
  }

  return result;
 800182c:	7dfb      	ldrb	r3, [r7, #23]
}
 800182e:	4618      	mov	r0, r3
 8001830:	3718      	adds	r7, #24
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
	...

08001838 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6a1b      	ldr	r3, [r3, #32]
 8001846:	f023 0201 	bic.w	r2, r3, #1
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6a1b      	ldr	r3, [r3, #32]
 8001852:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	699b      	ldr	r3, [r3, #24]
 800185e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f023 0303 	bic.w	r3, r3, #3
 8001866:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800186e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001872:	683a      	ldr	r2, [r7, #0]
 8001874:	6812      	ldr	r2, [r2, #0]
 8001876:	4313      	orrs	r3, r2
 8001878:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	f023 0202 	bic.w	r2, r3, #2
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	691b      	ldr	r3, [r3, #16]
 8001884:	4313      	orrs	r3, r2
 8001886:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	f023 0201 	bic.w	r2, r3, #1
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	4313      	orrs	r3, r2
 8001894:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a1e      	ldr	r2, [pc, #120]	@ (8001914 <OC1Config+0xdc>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d007      	beq.n	80018ae <OC1Config+0x76>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a1d      	ldr	r2, [pc, #116]	@ (8001918 <OC1Config+0xe0>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d003      	beq.n	80018ae <OC1Config+0x76>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a1c      	ldr	r2, [pc, #112]	@ (800191c <OC1Config+0xe4>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d11e      	bne.n	80018ec <OC1Config+0xb4>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	f023 0208 	bic.w	r2, r3, #8
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	695b      	ldr	r3, [r3, #20]
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	4313      	orrs	r3, r2
 80018bc:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	f023 0204 	bic.w	r2, r3, #4
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	4313      	orrs	r3, r2
 80018cc:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	699b      	ldr	r3, [r3, #24]
 80018d8:	4313      	orrs	r3, r2
 80018da:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	69db      	ldr	r3, [r3, #28]
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	4313      	orrs	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	68fa      	ldr	r2, [r7, #12]
 80018f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	4619      	mov	r1, r3
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f7ff fe79 	bl	80015f6 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	697a      	ldr	r2, [r7, #20]
 8001908:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800190a:	2301      	movs	r3, #1
}
 800190c:	4618      	mov	r0, r3
 800190e:	3718      	adds	r7, #24
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	40012c00 	.word	0x40012c00
 8001918:	40014400 	.word	0x40014400
 800191c:	40014800 	.word	0x40014800

08001920 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6a1b      	ldr	r3, [r3, #32]
 800192e:	f023 0210 	bic.w	r2, r3, #16
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6a1b      	ldr	r3, [r3, #32]
 800193a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	699b      	ldr	r3, [r3, #24]
 8001946:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800194e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001956:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800195a:	683a      	ldr	r2, [r7, #0]
 800195c:	6812      	ldr	r2, [r2, #0]
 800195e:	0212      	lsls	r2, r2, #8
 8001960:	4313      	orrs	r3, r2
 8001962:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	f023 0220 	bic.w	r2, r3, #32
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	691b      	ldr	r3, [r3, #16]
 800196e:	011b      	lsls	r3, r3, #4
 8001970:	4313      	orrs	r3, r2
 8001972:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	f023 0210 	bic.w	r2, r3, #16
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	011b      	lsls	r3, r3, #4
 8001980:	4313      	orrs	r3, r2
 8001982:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4a1f      	ldr	r2, [pc, #124]	@ (8001a04 <OC2Config+0xe4>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d007      	beq.n	800199c <OC2Config+0x7c>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4a1e      	ldr	r2, [pc, #120]	@ (8001a08 <OC2Config+0xe8>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d003      	beq.n	800199c <OC2Config+0x7c>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	4a1d      	ldr	r2, [pc, #116]	@ (8001a0c <OC2Config+0xec>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d11f      	bne.n	80019dc <OC2Config+0xbc>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	695b      	ldr	r3, [r3, #20]
 80019a6:	019b      	lsls	r3, r3, #6
 80019a8:	4313      	orrs	r3, r2
 80019aa:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	019b      	lsls	r3, r3, #6
 80019b8:	4313      	orrs	r3, r2
 80019ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	699b      	ldr	r3, [r3, #24]
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	4313      	orrs	r3, r2
 80019ca:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	69db      	ldr	r3, [r3, #28]
 80019d6:	00db      	lsls	r3, r3, #3
 80019d8:	4313      	orrs	r3, r2
 80019da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	68fa      	ldr	r2, [r7, #12]
 80019e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	4619      	mov	r1, r3
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f7ff fe0e 	bl	8001610 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80019fa:	2301      	movs	r3, #1
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3718      	adds	r7, #24
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40012c00 	.word	0x40012c00
 8001a08:	40014400 	.word	0x40014400
 8001a0c:	40014800 	.word	0x40014800

08001a10 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6a1b      	ldr	r3, [r3, #32]
 8001a1e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6a1b      	ldr	r3, [r3, #32]
 8001a2a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	69db      	ldr	r3, [r3, #28]
 8001a36:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	f023 0303 	bic.w	r3, r3, #3
 8001a3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001a4a:	683a      	ldr	r2, [r7, #0]
 8001a4c:	6812      	ldr	r2, [r2, #0]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	691b      	ldr	r3, [r3, #16]
 8001a5c:	021b      	lsls	r3, r3, #8
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	021b      	lsls	r3, r3, #8
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a1f      	ldr	r2, [pc, #124]	@ (8001af4 <OC3Config+0xe4>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d007      	beq.n	8001a8a <OC3Config+0x7a>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4a1e      	ldr	r2, [pc, #120]	@ (8001af8 <OC3Config+0xe8>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d003      	beq.n	8001a8a <OC3Config+0x7a>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4a1d      	ldr	r2, [pc, #116]	@ (8001afc <OC3Config+0xec>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d11f      	bne.n	8001aca <OC3Config+0xba>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	695b      	ldr	r3, [r3, #20]
 8001a94:	029b      	lsls	r3, r3, #10
 8001a96:	4313      	orrs	r3, r2
 8001a98:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	029b      	lsls	r3, r3, #10
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	011b      	lsls	r3, r3, #4
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	69db      	ldr	r3, [r3, #28]
 8001ac4:	015b      	lsls	r3, r3, #5
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	693a      	ldr	r2, [r7, #16]
 8001ace:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	68fa      	ldr	r2, [r7, #12]
 8001ad4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	4619      	mov	r1, r3
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f7ff fda4 	bl	800162a <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	697a      	ldr	r2, [r7, #20]
 8001ae6:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001ae8:	2301      	movs	r3, #1
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40012c00 	.word	0x40012c00
 8001af8:	40014400 	.word	0x40014400
 8001afc:	40014800 	.word	0x40014800

08001b00 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6a1b      	ldr	r3, [r3, #32]
 8001b0e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6a1b      	ldr	r3, [r3, #32]
 8001b1a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	69db      	ldr	r3, [r3, #28]
 8001b26:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001b2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001b3a:	683a      	ldr	r2, [r7, #0]
 8001b3c:	6812      	ldr	r2, [r2, #0]
 8001b3e:	0212      	lsls	r2, r2, #8
 8001b40:	4313      	orrs	r3, r2
 8001b42:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	691b      	ldr	r3, [r3, #16]
 8001b4e:	031b      	lsls	r3, r3, #12
 8001b50:	4313      	orrs	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	031b      	lsls	r3, r3, #12
 8001b60:	4313      	orrs	r3, r2
 8001b62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	4a13      	ldr	r2, [pc, #76]	@ (8001bb4 <OC4Config+0xb4>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d007      	beq.n	8001b7c <OC4Config+0x7c>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	4a12      	ldr	r2, [pc, #72]	@ (8001bb8 <OC4Config+0xb8>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d003      	beq.n	8001b7c <OC4Config+0x7c>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	4a11      	ldr	r2, [pc, #68]	@ (8001bbc <OC4Config+0xbc>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d107      	bne.n	8001b8c <OC4Config+0x8c>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	699b      	ldr	r3, [r3, #24]
 8001b86:	019b      	lsls	r3, r3, #6
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	697a      	ldr	r2, [r7, #20]
 8001b90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	68fa      	ldr	r2, [r7, #12]
 8001b96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f7ff fd50 	bl	8001644 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001baa:	2301      	movs	r3, #1
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3718      	adds	r7, #24
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40012c00 	.word	0x40012c00
 8001bb8:	40014400 	.word	0x40014400
 8001bbc:	40014800 	.word	0x40014800

08001bc0 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6a1b      	ldr	r3, [r3, #32]
 8001bce:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6a1b      	ldr	r3, [r3, #32]
 8001bda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001be0:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001be8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001bec:	683a      	ldr	r2, [r7, #0]
 8001bee:	6812      	ldr	r2, [r2, #0]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	691b      	ldr	r3, [r3, #16]
 8001bfe:	041b      	lsls	r3, r3, #16
 8001c00:	4313      	orrs	r3, r2
 8001c02:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	041b      	lsls	r3, r3, #16
 8001c10:	4313      	orrs	r3, r2
 8001c12:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	4a13      	ldr	r2, [pc, #76]	@ (8001c64 <OC5Config+0xa4>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d007      	beq.n	8001c2c <OC5Config+0x6c>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	4a12      	ldr	r2, [pc, #72]	@ (8001c68 <OC5Config+0xa8>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d003      	beq.n	8001c2c <OC5Config+0x6c>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	4a11      	ldr	r2, [pc, #68]	@ (8001c6c <OC5Config+0xac>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d109      	bne.n	8001c40 <OC5Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	699b      	ldr	r3, [r3, #24]
 8001c38:	021b      	lsls	r3, r3, #8
 8001c3a:	431a      	orrs	r2, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	68ba      	ldr	r2, [r7, #8]
 8001c44:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f7ff fd06 	bl	800165e <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	68fa      	ldr	r2, [r7, #12]
 8001c56:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001c58:	2301      	movs	r3, #1
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40012c00 	.word	0x40012c00
 8001c68:	40014400 	.word	0x40014400
 8001c6c:	40014800 	.word	0x40014800

08001c70 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6a1b      	ldr	r3, [r3, #32]
 8001c7e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6a1b      	ldr	r3, [r3, #32]
 8001c8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c90:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001c9c:	683a      	ldr	r2, [r7, #0]
 8001c9e:	6812      	ldr	r2, [r2, #0]
 8001ca0:	0212      	lsls	r2, r2, #8
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	691b      	ldr	r3, [r3, #16]
 8001cb0:	051b      	lsls	r3, r3, #20
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	051b      	lsls	r3, r3, #20
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a12      	ldr	r2, [pc, #72]	@ (8001d14 <OC6Config+0xa4>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d007      	beq.n	8001cde <OC6Config+0x6e>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a11      	ldr	r2, [pc, #68]	@ (8001d18 <OC6Config+0xa8>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d003      	beq.n	8001cde <OC6Config+0x6e>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a10      	ldr	r2, [pc, #64]	@ (8001d1c <OC6Config+0xac>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d109      	bne.n	8001cf2 <OC6Config+0x82>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	029b      	lsls	r3, r3, #10
 8001cec:	431a      	orrs	r2, r3
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	68ba      	ldr	r2, [r7, #8]
 8001cf6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f7ff fcbf 	bl	8001682 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	68fa      	ldr	r2, [r7, #12]
 8001d08:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001d0a:	2301      	movs	r3, #1
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3710      	adds	r7, #16
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40012c00 	.word	0x40012c00
 8001d18:	40014400 	.word	0x40014400
 8001d1c:	40014800 	.word	0x40014800

08001d20 <LL_InitTick>:
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
#endif /* CORE_CM0PLUS */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	6039      	str	r1, [r7, #0]
  if (Ticks > 0U)
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d00c      	beq.n	8001d4a <LL_InitTick+0x2a>
  {
    /* Configure the SysTick to have interrupt in 1ms time base */
    SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001d30:	687a      	ldr	r2, [r7, #4]
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d38:	4a06      	ldr	r2, [pc, #24]	@ (8001d54 <LL_InitTick+0x34>)
 8001d3a:	3b01      	subs	r3, #1
 8001d3c:	6053      	str	r3, [r2, #4]
    SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001d3e:	4b05      	ldr	r3, [pc, #20]	@ (8001d54 <LL_InitTick+0x34>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	609a      	str	r2, [r3, #8]
    SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d44:	4b03      	ldr	r3, [pc, #12]	@ (8001d54 <LL_InitTick+0x34>)
 8001d46:	2205      	movs	r2, #5
 8001d48:	601a      	str	r2, [r3, #0]
                     SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
  }
}
 8001d4a:	bf00      	nop
 8001d4c:	370c      	adds	r7, #12
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bc80      	pop	{r7}
 8001d52:	4770      	bx	lr
 8001d54:	e000e010 	.word	0xe000e010

08001d58 <LL_Init1msTick>:
    *         (HCLK1_Frequency field)
    * @retval None
    */
#endif /* CORE_CM0PLUS */
  void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000);
 8001d60:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f7ff ffdb 	bl	8001d20 <LL_InitTick>
}
 8001d6a:	bf00      	nop
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
	...

08001d74 <LL_SetSystemCoreClock>:
            @ref LL_RCC_GetSystemClocksFreq (HCLK1_Frequency field))
  * @retval None
  */
#endif /* CORE_CM0PLUS */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001d7c:	4a03      	ldr	r2, [pc, #12]	@ (8001d8c <LL_SetSystemCoreClock+0x18>)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6013      	str	r3, [r2, #0]
}
 8001d82:	bf00      	nop
 8001d84:	370c      	adds	r7, #12
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bc80      	pop	{r7}
 8001d8a:	4770      	bx	lr
 8001d8c:	20000030 	.word	0x20000030

08001d90 <memset>:
 8001d90:	4402      	add	r2, r0
 8001d92:	4603      	mov	r3, r0
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d100      	bne.n	8001d9a <memset+0xa>
 8001d98:	4770      	bx	lr
 8001d9a:	f803 1b01 	strb.w	r1, [r3], #1
 8001d9e:	e7f9      	b.n	8001d94 <memset+0x4>

08001da0 <__libc_init_array>:
 8001da0:	b570      	push	{r4, r5, r6, lr}
 8001da2:	4d0d      	ldr	r5, [pc, #52]	@ (8001dd8 <__libc_init_array+0x38>)
 8001da4:	4c0d      	ldr	r4, [pc, #52]	@ (8001ddc <__libc_init_array+0x3c>)
 8001da6:	1b64      	subs	r4, r4, r5
 8001da8:	10a4      	asrs	r4, r4, #2
 8001daa:	2600      	movs	r6, #0
 8001dac:	42a6      	cmp	r6, r4
 8001dae:	d109      	bne.n	8001dc4 <__libc_init_array+0x24>
 8001db0:	4d0b      	ldr	r5, [pc, #44]	@ (8001de0 <__libc_init_array+0x40>)
 8001db2:	4c0c      	ldr	r4, [pc, #48]	@ (8001de4 <__libc_init_array+0x44>)
 8001db4:	f000 f818 	bl	8001de8 <_init>
 8001db8:	1b64      	subs	r4, r4, r5
 8001dba:	10a4      	asrs	r4, r4, #2
 8001dbc:	2600      	movs	r6, #0
 8001dbe:	42a6      	cmp	r6, r4
 8001dc0:	d105      	bne.n	8001dce <__libc_init_array+0x2e>
 8001dc2:	bd70      	pop	{r4, r5, r6, pc}
 8001dc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8001dc8:	4798      	blx	r3
 8001dca:	3601      	adds	r6, #1
 8001dcc:	e7ee      	b.n	8001dac <__libc_init_array+0xc>
 8001dce:	f855 3b04 	ldr.w	r3, [r5], #4
 8001dd2:	4798      	blx	r3
 8001dd4:	3601      	adds	r6, #1
 8001dd6:	e7f2      	b.n	8001dbe <__libc_init_array+0x1e>
 8001dd8:	08001e18 	.word	0x08001e18
 8001ddc:	08001e18 	.word	0x08001e18
 8001de0:	08001e18 	.word	0x08001e18
 8001de4:	08001e1c 	.word	0x08001e1c

08001de8 <_init>:
 8001de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dea:	bf00      	nop
 8001dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001dee:	bc08      	pop	{r3}
 8001df0:	469e      	mov	lr, r3
 8001df2:	4770      	bx	lr

08001df4 <_fini>:
 8001df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001df6:	bf00      	nop
 8001df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001dfa:	bc08      	pop	{r3}
 8001dfc:	469e      	mov	lr, r3
 8001dfe:	4770      	bx	lr
