#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov  7 12:25:24 2022
# Process ID: 17168
# Current directory: C:/CryptoProcessor_2022_23/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3492 C:\CryptoProcessor_2022_23\project_1\project_1.xpr
# Log file: C:/CryptoProcessor_2022_23/project_1/vivado.log
# Journal file: C:/CryptoProcessor_2022_23/project_1\vivado.jou
#-----------------------------------------------------------
sstart_guiopen_project C:/CryptoProcessor_2022_23/project_1/project_1.xpr
IINFO: [Project 1-313] Project file moved from 'C:/CryptoProcessor_2021_22/project_1' since last save.SScanning sources...FFinished scanning sourcesINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXI_Slave8Ports_new_1.0'.
IINFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXI_Slave8Ports_1.0'.INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXIslave_1.0'.
IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 839.613 ; gain = 219.211
update_compile_order -fileset sources_1
eupdate_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXIslave_1.0'.
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- tugraz.at:user:AXI_Slave8Ports_new:1.0 - AXI_Slave8Ports_new_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:ComputeCoreWrapper:1.0 - ComputeCoreWrapper_0
Successfully read diagram <cryptoprocessor> from BD file <C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd>
Upgrading 'C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2022_23\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.172 ; gain = 76.875
update_module_reference: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.172 ; gain = 79.688
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/CryptoProcessor_2022_23/Verilog_src/aes/AES128.v] -no_script -reset -force -quiet
remove_files  C:/CryptoProcessor_2022_23/Verilog_src/aes/AES128.v
export_ip_user_files -of_objects  [get_files C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/shift_row.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/subbyte_invsubbyte.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/add_round_key.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/mix_Column.v] -no_script -reset -force -quiet
remove_files  {C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/shift_row.v C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/subbyte_invsubbyte.v C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/add_round_key.v C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/mix_Column.v}
file delete -force C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/shift_row.v C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/subbyte_invsubbyte.v C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/add_round_key.v C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/mix_Column.v
export_ip_user_files -of_objects  [get_files C:/CryptoProcessor_2022_23/Verilog_src/trng/RO_rng/trng_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/CryptoProcessor_2022_23/Verilog_src/trng/RO_rng/trng_ro.v] -no_script -reset -force -quiet
remove_files  {C:/CryptoProcessor_2022_23/Verilog_src/trng/RO_rng/trng_wrapper.v C:/CryptoProcessor_2022_23/Verilog_src/trng/RO_rng/trng_ro.v}
export_ip_user_files -of_objects  [get_files C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/polynomial_addsub.v] -no_script -reset -force -quiet
remove_files  C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/polynomial_addsub.v
file delete -force C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/polynomial_addsub.v
port_size p 48 a 25 m 43 b 18 c 48
op_width a 25 b 18 a_type 1 b_type 1 swap false
widths a 20 a_type 1 b 10 b_type 1
get_hybrid_configuration a 20 b 10 a_type 1 b_type 1
get_hybrid_configuration p 48 m 43 a 25 b 18 c 48
1x1 base mult
hybrid configuration is 0
port_size p 48 a 25 m 43 b 18 c 48
op_width a 25 b 18 a_type 1 b_type 1 swap false
widths a 20 a_type 1 b 10 b_type 1
get_hybrid_configuration a 20 b 10 a_type 1 b_type 1
get_hybrid_configuration p 48 m 43 a 25 b 18 c 48
1x1 base mult
hybrid configuration is 0
get_hybrid_configuration a 20 b 10 a_type 1 b_type 1
get_hybrid_configuration p 48 m 43 a 25 b 18 c 48
1x1 base mult
hybrid configuration is 0
get_hybrid_configuration a 20 b 10 a_type 1 b_type 1
get_hybrid_configuration p 48 m 43 a 25 b 18 c 48
1x1 base mult
hybrid configuration is 0
get_hybrid_configuration a 20 b 10 a_type 1 b_type 1
get_hybrid_configuration p 48 m 43 a 25 b 18 c 48
1x1 base mult
hybrid configuration is 0
get_hybrid_configuration a 20 b 10 a_type 1 b_type 1
get_hybrid_configuration p 48 m 43 a 25 b 18 c 48
1x1 base mult
hybrid configuration is 0
get_hybrid_configuration a 20 b 10 a_type 1 b_type 1
get_hybrid_configuration p 48 m 43 a 25 b 18 c 48
1x1 base mult
hybrid configuration is 0
get_hybrid_configuration a 20 b 10 a_type 1 b_type 1
get_hybrid_configuration p 48 m 43 a 25 b 18 c 48
1x1 base mult
hybrid configuration is 0
get_hybrid_configuration a 20 b 10 a_type 1 b_type 1
get_hybrid_configuration p 48 m 43 a 25 b 18 c 48
1x1 base mult
hybrid configuration is 0
get_hybrid_configuration a 20 b 10 a_type 1 b_type 1
get_hybrid_configuration p 48 m 43 a 25 b 18 c 48
1x1 base mult
hybrid configuration is 0
get_hybrid_configuration a 20 b 10 a_type 1 b_type 1
get_hybrid_configuration p 48 m 43 a 25 b 18 c 48
1x1 base mult
hybrid configuration is 0
get_hybrid_configuration a 20 b 10 a_type 1 b_type 1
get_hybrid_configuration p 48 m 43 a 25 b 18 c 48
1x1 base mult
hybrid configuration is 0
get_hybrid_configuration a 20 b 10 a_type 1 b_type 1
get_hybrid_configuration p 48 m 43 a 25 b 18 c 48
1x1 base mult
hybrid configuration is 0
get_hybrid_configuration a 20 b 10 a_type 1 b_type 1
get_hybrid_configuration p 48 m 43 a 25 b 18 c 48
1x1 base mult
hybrid configuration is 0
export_ip_user_files -of_objects  [get_files C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v] -no_script -reset -force -quiet
remove_files  C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v
add_files -norecurse C:/CryptoProcessor_2022_23/Verilog_src/poly_arithmetic/polynomial_multiplication.v
update_compile_order -fileset sources_1
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2022_23\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2022_23\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/CryptoProcessor_2022_23/project_1/project_1.sdk -hwspec C:/CryptoProcessor_2022_23/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/CryptoProcessor_2022_23/project_1/project_1.sdk -hwspec C:/CryptoProcessor_2022_23/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/CryptoProcessor_2022_23/project_1/project_1.sdk -hwspec C:/CryptoProcessor_2022_23/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/CryptoProcessor_2022_23/project_1/project_1.sdk -hwspec C:/CryptoProcessor_2022_23/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
generate_target all [get_files  C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-927] Following properties on pin /ComputeCoreWrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=cryptoprocessor_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\CryptoProcessor_2022_23\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
VHDL Output written to : C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/synth/cryptoprocessor.v
VHDL Output written to : C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/sim/cryptoprocessor.v
VHDL Output written to : C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hdl/cryptoprocessor_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Slave8Ports_new_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ComputeCoreWrapper_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_auto_pc_0/cryptoprocessor_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hw_handoff/cryptoprocessor.hwh
Generated Block Design Tcl file C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hw_handoff/cryptoprocessor_bd.tcl
Generated Hardware Definition File C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/synth/cryptoprocessor.hwdef
catch { config_ip_cache -export [get_ips -all cryptoprocessor_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cryptoprocessor_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 4.967 MB.
export_ip_user_files -of_objects [get_files C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd]
launch_runs -jobs 4 cryptoprocessor_ComputeCoreWrapper_0_0_synth_1
[Mon Nov  7 13:47:50 2022] Launched cryptoprocessor_ComputeCoreWrapper_0_0_synth_1...
Run output will be captured here: C:/CryptoProcessor_2022_23/project_1/project_1.runs/cryptoprocessor_ComputeCoreWrapper_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd] -directory C:/CryptoProcessor_2022_23/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CryptoProcessor_2022_23/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CryptoProcessor_2022_23/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CryptoProcessor_2022_23/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CryptoProcessor_2022_23/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CryptoProcessor_2022_23/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CryptoProcessor_2022_23/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file mkdir C:/CryptoProcessor_2022_23/project_1/project_1.sdk
file copy -force C:/CryptoProcessor_2022_23/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper.sysdef C:/CryptoProcessor_2022_23/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/CryptoProcessor_2022_23/project_1/project_1.sdk -hwspec C:/CryptoProcessor_2022_23/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/CryptoProcessor_2022_23/project_1/project_1.sdk -hwspec C:/CryptoProcessor_2022_23/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property top polynomial_multiplication [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file C:/CryptoProcessor_2022_23/Verilog_src/poly_arithmetic/polynomial_multiplication.v [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_3 -to_step write_bitstream -jobs 4
[Mon Nov  7 13:54:02 2022] Launched synth_1...
Run output will be captured here: C:/CryptoProcessor_2022_23/project_1/project_1.runs/synth_1/runme.log
[Mon Nov  7 13:54:02 2022] Launched impl_3...
Run output will be captured here: C:/CryptoProcessor_2022_23/project_1/project_1.runs/impl_3/runme.log
set_property top cryptoprocessor_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_3 -to_step write_bitstream -jobs 4
[Mon Nov  7 13:59:16 2022] Launched synth_1...
Run output will be captured here: C:/CryptoProcessor_2022_23/project_1/project_1.runs/synth_1/runme.log
[Mon Nov  7 13:59:16 2022] Launched impl_3...
Run output will be captured here: C:/CryptoProcessor_2022_23/project_1/project_1.runs/impl_3/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1307.996 ; gain = 1.477
INFO: [Vivado 12-5457] ref source:C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci
generate_target Simulation [get_files C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'INS_RAM'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci
generate_target Simulation [get_files C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_polmul_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_polmul_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov  7 14:09:36 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov  7 14:09:36 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1315.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_polmul_behav -key {Behavioral:sim_1:Functional:tb_polmul} -tclbatch {tb_polmul.tcl} -protoinst "protoinst_files/cryptoprocessor.protoinst" -view {C:/CryptoProcessor_2022_23/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
open_wave_config C:/CryptoProcessor_2022_23/project_1/tb_behav.wcfg
source tb_polmul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File C:CryptoProcessor_2022_23Verilog_srcpoly_arithmetic	b.txt referenced on C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb_polmul.v at line 94 cannot be opened for reading. Please ensure that this file is available in the current working directory.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_polmul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1342.391 ; gain = 27.090
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File C:CryptoProcessor_2022_23Verilog_srcpoly_arithmetic	b.txt referenced on C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb_polmul.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
test_data[  0] = xxxxxxxxxxxxxxxx

test_data[  1] = xxxxxxxxxxxxxxxx

test_data[  2] = xxxxxxxxxxxxxxxx

test_data[  3] = xxxxxxxxxxxxxxxx

test_data[  4] = xxxxxxxxxxxxxxxx

test_data[  5] = xxxxxxxxxxxxxxxx

test_data[  6] = xxxxxxxxxxxxxxxx

test_data[  7] = xxxxxxxxxxxxxxxx

test_data[  8] = xxxxxxxxxxxxxxxx

test_data[  9] = xxxxxxxxxxxxxxxx

test_data[ 10] = xxxxxxxxxxxxxxxx

test_data[ 11] = xxxxxxxxxxxxxxxx

test_data[ 12] = xxxxxxxxxxxxxxxx

test_data[ 13] = xxxxxxxxxxxxxxxx

test_data[ 14] = xxxxxxxxxxxxxxxx

test_data[ 15] = xxxxxxxxxxxxxxxx

test_data[ 16] = xxxxxxxxxxxxxxxx

test_data[ 17] = xxxxxxxxxxxxxxxx

test_data[ 18] = xxxxxxxxxxxxxxxx

test_data[ 19] = xxxxxxxxxxxxxxxx

test_data[ 20] = xxxxxxxxxxxxxxxx

test_data[ 21] = xxxxxxxxxxxxxxxx

test_data[ 22] = xxxxxxxxxxxxxxxx

test_data[ 23] = xxxxxxxxxxxxxxxx

test_data[ 24] = xxxxxxxxxxxxxxxx

test_data[ 25] = xxxxxxxxxxxxxxxx

test_data[ 26] = xxxxxxxxxxxxxxxx

test_data[ 27] = xxxxxxxxxxxxxxxx

test_data[ 28] = xxxxxxxxxxxxxxxx

test_data[ 29] = xxxxxxxxxxxxxxxx

test_data[ 30] = xxxxxxxxxxxxxxxx

test_data[ 31] = xxxxxxxxxxxxxxxx

test_data[ 32] = xxxxxxxxxxxxxxxx

test_data[ 33] = xxxxxxxxxxxxxxxx

test_data[ 34] = xxxxxxxxxxxxxxxx

test_data[ 35] = xxxxxxxxxxxxxxxx

test_data[ 36] = xxxxxxxxxxxxxxxx

test_data[ 37] = xxxxxxxxxxxxxxxx

test_data[ 38] = xxxxxxxxxxxxxxxx

test_data[ 39] = xxxxxxxxxxxxxxxx

test_data[ 40] = xxxxxxxxxxxxxxxx

test_data[ 41] = xxxxxxxxxxxxxxxx

test_data[ 42] = xxxxxxxxxxxxxxxx

test_data[ 43] = xxxxxxxxxxxxxxxx

test_data[ 44] = xxxxxxxxxxxxxxxx

test_data[ 45] = xxxxxxxxxxxxxxxx

test_data[ 46] = xxxxxxxxxxxxxxxx

test_data[ 47] = xxxxxxxxxxxxxxxx

test_data[ 48] = xxxxxxxxxxxxxxxx

test_data[ 49] = xxxxxxxxxxxxxxxx

test_data[ 50] = xxxxxxxxxxxxxxxx

test_data[ 51] = xxxxxxxxxxxxxxxx

test_data[ 52] = xxxxxxxxxxxxxxxx

test_data[ 53] = xxxxxxxxxxxxxxxx

test_data[ 54] = xxxxxxxxxxxxxxxx

test_data[ 55] = xxxxxxxxxxxxxxxx

test_data[ 56] = xxxxxxxxxxxxxxxx

test_data[ 57] = xxxxxxxxxxxxxxxx

test_data[ 58] = xxxxxxxxxxxxxxxx

test_data[ 59] = xxxxxxxxxxxxxxxx

test_data[ 60] = xxxxxxxxxxxxxxxx

test_data[ 61] = xxxxxxxxxxxxxxxx

test_data[ 62] = xxxxxxxxxxxxxxxx

test_data[ 63] = xxxxxxxxxxxxxxxx

test_data[ 64] = xxxxxxxxxxxxxxxx

test_data[ 65] = xxxxxxxxxxxxxxxx

test_data[ 66] = xxxxxxxxxxxxxxxx

test_data[ 67] = xxxxxxxxxxxxxxxx

test_data[ 68] = xxxxxxxxxxxxxxxx

test_data[ 69] = xxxxxxxxxxxxxxxx

test_data[ 70] = xxxxxxxxxxxxxxxx

test_data[ 71] = xxxxxxxxxxxxxxxx

test_data[ 72] = xxxxxxxxxxxxxxxx

test_data[ 73] = xxxxxxxxxxxxxxxx

test_data[ 74] = xxxxxxxxxxxxxxxx

test_data[ 75] = xxxxxxxxxxxxxxxx

test_data[ 76] = xxxxxxxxxxxxxxxx

test_data[ 77] = xxxxxxxxxxxxxxxx

test_data[ 78] = xxxxxxxxxxxxxxxx

test_data[ 79] = xxxxxxxxxxxxxxxx

test_data[ 80] = xxxxxxxxxxxxxxxx

test_data[ 81] = xxxxxxxxxxxxxxxx

test_data[ 82] = xxxxxxxxxxxxxxxx

test_data[ 83] = xxxxxxxxxxxxxxxx

test_data[ 84] = xxxxxxxxxxxxxxxx

test_data[ 85] = xxxxxxxxxxxxxxxx

test_data[ 86] = xxxxxxxxxxxxxxxx

test_data[ 87] = xxxxxxxxxxxxxxxx

test_data[ 88] = xxxxxxxxxxxxxxxx

test_data[ 89] = xxxxxxxxxxxxxxxx

test_data[ 90] = xxxxxxxxxxxxxxxx

test_data[ 91] = xxxxxxxxxxxxxxxx

test_data[ 92] = xxxxxxxxxxxxxxxx

test_data[ 93] = xxxxxxxxxxxxxxxx

test_data[ 94] = xxxxxxxxxxxxxxxx

test_data[ 95] = xxxxxxxxxxxxxxxx

test_data[ 96] = xxxxxxxxxxxxxxxx

test_data[ 97] = xxxxxxxxxxxxxxxx

test_data[ 98] = xxxxxxxxxxxxxxxx

test_data[ 99] = xxxxxxxxxxxxxxxx

test_data[100] = xxxxxxxxxxxxxxxx

test_data[101] = xxxxxxxxxxxxxxxx

test_data[102] = xxxxxxxxxxxxxxxx

test_data[103] = xxxxxxxxxxxxxxxx

test_data[104] = xxxxxxxxxxxxxxxx

test_data[105] = xxxxxxxxxxxxxxxx

test_data[106] = xxxxxxxxxxxxxxxx

test_data[107] = xxxxxxxxxxxxxxxx

test_data[108] = xxxxxxxxxxxxxxxx

test_data[109] = xxxxxxxxxxxxxxxx

test_data[110] = xxxxxxxxxxxxxxxx

test_data[111] = xxxxxxxxxxxxxxxx

test_data[112] = xxxxxxxxxxxxxxxx

test_data[113] = xxxxxxxxxxxxxxxx

test_data[114] = xxxxxxxxxxxxxxxx

test_data[115] = xxxxxxxxxxxxxxxx

test_data[116] = xxxxxxxxxxxxxxxx

test_data[117] = xxxxxxxxxxxxxxxx

test_data[118] = xxxxxxxxxxxxxxxx

test_data[119] = xxxxxxxxxxxxxxxx

test_data[120] = xxxxxxxxxxxxxxxx

test_data[121] = xxxxxxxxxxxxxxxx

test_data[122] = xxxxxxxxxxxxxxxx

test_data[123] = xxxxxxxxxxxxxxxx

test_data[124] = xxxxxxxxxxxxxxxx

test_data[125] = xxxxxxxxxxxxxxxx

test_data[126] = xxxxxxxxxxxxxxxx

test_data[127] = xxxxxxxxxxxxxxxx

test_data[128] = xxxxxxxxxxxxxxxx

test_data[129] = xxxxxxxxxxxxxxxx

test_data[130] = xxxxxxxxxxxxxxxx

test_data[131] = xxxxxxxxxxxxxxxx

test_data[132] = xxxxxxxxxxxxxxxx

test_data[133] = xxxxxxxxxxxxxxxx

test_data[134] = xxxxxxxxxxxxxxxx

test_data[135] = xxxxxxxxxxxxxxxx

test_data[136] = xxxxxxxxxxxxxxxx

test_data[137] = xxxxxxxxxxxxxxxx

test_data[138] = xxxxxxxxxxxxxxxx

test_data[139] = xxxxxxxxxxxxxxxx

test_data[140] = xxxxxxxxxxxxxxxx

test_data[141] = xxxxxxxxxxxxxxxx

test_data[142] = xxxxxxxxxxxxxxxx

test_data[143] = xxxxxxxxxxxxxxxx

test_data[144] = xxxxxxxxxxxxxxxx

test_data[145] = xxxxxxxxxxxxxxxx

test_data[146] = xxxxxxxxxxxxxxxx

test_data[147] = xxxxxxxxxxxxxxxx

test_data[148] = xxxxxxxxxxxxxxxx

test_data[149] = xxxxxxxxxxxxxxxx

test_data[150] = xxxxxxxxxxxxxxxx

test_data[151] = xxxxxxxxxxxxxxxx

test_data[152] = xxxxxxxxxxxxxxxx

test_data[153] = xxxxxxxxxxxxxxxx

test_data[154] = xxxxxxxxxxxxxxxx

test_data[155] = xxxxxxxxxxxxxxxx

test_data[156] = xxxxxxxxxxxxxxxx

test_data[157] = xxxxxxxxxxxxxxxx

test_data[158] = xxxxxxxxxxxxxxxx

test_data[159] = xxxxxxxxxxxxxxxx

test_data[160] = xxxxxxxxxxxxxxxx

test_data[161] = xxxxxxxxxxxxxxxx

test_data[162] = xxxxxxxxxxxxxxxx

test_data[163] = xxxxxxxxxxxxxxxx

test_data[164] = xxxxxxxxxxxxxxxx

test_data[165] = xxxxxxxxxxxxxxxx

test_data[166] = xxxxxxxxxxxxxxxx

test_data[167] = xxxxxxxxxxxxxxxx

test_data[168] = xxxxxxxxxxxxxxxx

test_data[169] = xxxxxxxxxxxxxxxx

test_data[170] = xxxxxxxxxxxxxxxx

test_data[171] = xxxxxxxxxxxxxxxx

test_data[172] = xxxxxxxxxxxxxxxx

test_data[173] = xxxxxxxxxxxxxxxx

test_data[174] = xxxxxxxxxxxxxxxx

test_data[175] = xxxxxxxxxxxxxxxx

test_data[176] = xxxxxxxxxxxxxxxx

test_data[177] = xxxxxxxxxxxxxxxx

test_data[178] = xxxxxxxxxxxxxxxx

test_data[179] = xxxxxxxxxxxxxxxx

test_data[180] = xxxxxxxxxxxxxxxx

test_data[181] = xxxxxxxxxxxxxxxx

test_data[182] = xxxxxxxxxxxxxxxx

test_data[183] = xxxxxxxxxxxxxxxx

test_data[184] = xxxxxxxxxxxxxxxx

test_data[185] = xxxxxxxxxxxxxxxx

test_data[186] = xxxxxxxxxxxxxxxx

test_data[187] = xxxxxxxxxxxxxxxx

test_data[188] = xxxxxxxxxxxxxxxx

test_data[189] = xxxxxxxxxxxxxxxx

test_data[190] = xxxxxxxxxxxxxxxx

test_data[191] = xxxxxxxxxxxxxxxx

test_data[192] = xxxxxxxxxxxxxxxx

test_data[193] = xxxxxxxxxxxxxxxx

test_data[194] = xxxxxxxxxxxxxxxx

test_data[195] = xxxxxxxxxxxxxxxx

test_data[196] = xxxxxxxxxxxxxxxx

test_data[197] = xxxxxxxxxxxxxxxx

test_data[198] = xxxxxxxxxxxxxxxx

test_data[199] = xxxxxxxxxxxxxxxx

test_data[200] = xxxxxxxxxxxxxxxx

test_data[201] = xxxxxxxxxxxxxxxx

test_data[202] = xxxxxxxxxxxxxxxx

test_data[203] = xxxxxxxxxxxxxxxx

test_data[204] = xxxxxxxxxxxxxxxx

test_data[205] = xxxxxxxxxxxxxxxx

test_data[206] = xxxxxxxxxxxxxxxx

test_data[207] = xxxxxxxxxxxxxxxx

test_data[208] = xxxxxxxxxxxxxxxx

test_data[209] = xxxxxxxxxxxxxxxx

test_data[210] = xxxxxxxxxxxxxxxx

test_data[211] = xxxxxxxxxxxxxxxx

test_data[212] = xxxxxxxxxxxxxxxx

test_data[213] = xxxxxxxxxxxxxxxx

test_data[214] = xxxxxxxxxxxxxxxx

test_data[215] = xxxxxxxxxxxxxxxx

test_data[216] = xxxxxxxxxxxxxxxx

test_data[217] = xxxxxxxxxxxxxxxx

test_data[218] = xxxxxxxxxxxxxxxx

test_data[219] = xxxxxxxxxxxxxxxx

test_data[220] = xxxxxxxxxxxxxxxx

test_data[221] = xxxxxxxxxxxxxxxx

test_data[222] = xxxxxxxxxxxxxxxx

test_data[223] = xxxxxxxxxxxxxxxx

test_data[224] = xxxxxxxxxxxxxxxx

test_data[225] = xxxxxxxxxxxxxxxx

test_data[226] = xxxxxxxxxxxxxxxx

test_data[227] = xxxxxxxxxxxxxxxx

test_data[228] = xxxxxxxxxxxxxxxx

test_data[229] = xxxxxxxxxxxxxxxx

test_data[230] = xxxxxxxxxxxxxxxx

test_data[231] = xxxxxxxxxxxxxxxx

test_data[232] = xxxxxxxxxxxxxxxx

test_data[233] = xxxxxxxxxxxxxxxx

test_data[234] = xxxxxxxxxxxxxxxx

test_data[235] = xxxxxxxxxxxxxxxx

test_data[236] = xxxxxxxxxxxxxxxx

test_data[237] = xxxxxxxxxxxxxxxx

test_data[238] = xxxxxxxxxxxxxxxx

test_data[239] = xxxxxxxxxxxxxxxx

test_data[240] = xxxxxxxxxxxxxxxx

test_data[241] = xxxxxxxxxxxxxxxx

test_data[242] = xxxxxxxxxxxxxxxx

test_data[243] = xxxxxxxxxxxxxxxx

test_data[244] = xxxxxxxxxxxxxxxx

test_data[245] = xxxxxxxxxxxxxxxx

test_data[246] = xxxxxxxxxxxxxxxx

test_data[247] = xxxxxxxxxxxxxxxx

test_data[248] = xxxxxxxxxxxxxxxx

test_data[249] = xxxxxxxxxxxxxxxx

test_data[250] = xxxxxxxxxxxxxxxx

test_data[251] = xxxxxxxxxxxxxxxx

test_data[252] = xxxxxxxxxxxxxxxx

test_data[253] = xxxxxxxxxxxxxxxx

test_data[254] = xxxxxxxxxxxxxxxx

test_data[255] = xxxxxxxxxxxxxxxx

blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.645 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File C:CryptoProcessor_2022_23Verilog_srcpoly_arithmetic	b.txt referenced on C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb_polmul.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
test_data[  0] = xxxxxxxxxxxxxxxx

test_data[  1] = xxxxxxxxxxxxxxxx

test_data[  2] = xxxxxxxxxxxxxxxx

test_data[  3] = xxxxxxxxxxxxxxxx

test_data[  4] = xxxxxxxxxxxxxxxx

test_data[  5] = xxxxxxxxxxxxxxxx

test_data[  6] = xxxxxxxxxxxxxxxx

test_data[  7] = xxxxxxxxxxxxxxxx

test_data[  8] = xxxxxxxxxxxxxxxx

test_data[  9] = xxxxxxxxxxxxxxxx

test_data[ 10] = xxxxxxxxxxxxxxxx

test_data[ 11] = xxxxxxxxxxxxxxxx

test_data[ 12] = xxxxxxxxxxxxxxxx

test_data[ 13] = xxxxxxxxxxxxxxxx

test_data[ 14] = xxxxxxxxxxxxxxxx

test_data[ 15] = xxxxxxxxxxxxxxxx

test_data[ 16] = xxxxxxxxxxxxxxxx

test_data[ 17] = xxxxxxxxxxxxxxxx

test_data[ 18] = xxxxxxxxxxxxxxxx

test_data[ 19] = xxxxxxxxxxxxxxxx

test_data[ 20] = xxxxxxxxxxxxxxxx

test_data[ 21] = xxxxxxxxxxxxxxxx

test_data[ 22] = xxxxxxxxxxxxxxxx

test_data[ 23] = xxxxxxxxxxxxxxxx

test_data[ 24] = xxxxxxxxxxxxxxxx

test_data[ 25] = xxxxxxxxxxxxxxxx

test_data[ 26] = xxxxxxxxxxxxxxxx

test_data[ 27] = xxxxxxxxxxxxxxxx

test_data[ 28] = xxxxxxxxxxxxxxxx

test_data[ 29] = xxxxxxxxxxxxxxxx

test_data[ 30] = xxxxxxxxxxxxxxxx

test_data[ 31] = xxxxxxxxxxxxxxxx

test_data[ 32] = xxxxxxxxxxxxxxxx

test_data[ 33] = xxxxxxxxxxxxxxxx

test_data[ 34] = xxxxxxxxxxxxxxxx

test_data[ 35] = xxxxxxxxxxxxxxxx

test_data[ 36] = xxxxxxxxxxxxxxxx

test_data[ 37] = xxxxxxxxxxxxxxxx

test_data[ 38] = xxxxxxxxxxxxxxxx

test_data[ 39] = xxxxxxxxxxxxxxxx

test_data[ 40] = xxxxxxxxxxxxxxxx

test_data[ 41] = xxxxxxxxxxxxxxxx

test_data[ 42] = xxxxxxxxxxxxxxxx

test_data[ 43] = xxxxxxxxxxxxxxxx

test_data[ 44] = xxxxxxxxxxxxxxxx

test_data[ 45] = xxxxxxxxxxxxxxxx

test_data[ 46] = xxxxxxxxxxxxxxxx

test_data[ 47] = xxxxxxxxxxxxxxxx

test_data[ 48] = xxxxxxxxxxxxxxxx

test_data[ 49] = xxxxxxxxxxxxxxxx

test_data[ 50] = xxxxxxxxxxxxxxxx

test_data[ 51] = xxxxxxxxxxxxxxxx

test_data[ 52] = xxxxxxxxxxxxxxxx

test_data[ 53] = xxxxxxxxxxxxxxxx

test_data[ 54] = xxxxxxxxxxxxxxxx

test_data[ 55] = xxxxxxxxxxxxxxxx

test_data[ 56] = xxxxxxxxxxxxxxxx

test_data[ 57] = xxxxxxxxxxxxxxxx

test_data[ 58] = xxxxxxxxxxxxxxxx

test_data[ 59] = xxxxxxxxxxxxxxxx

test_data[ 60] = xxxxxxxxxxxxxxxx

test_data[ 61] = xxxxxxxxxxxxxxxx

test_data[ 62] = xxxxxxxxxxxxxxxx

test_data[ 63] = xxxxxxxxxxxxxxxx

test_data[ 64] = xxxxxxxxxxxxxxxx

test_data[ 65] = xxxxxxxxxxxxxxxx

test_data[ 66] = xxxxxxxxxxxxxxxx

test_data[ 67] = xxxxxxxxxxxxxxxx

test_data[ 68] = xxxxxxxxxxxxxxxx

test_data[ 69] = xxxxxxxxxxxxxxxx

test_data[ 70] = xxxxxxxxxxxxxxxx

test_data[ 71] = xxxxxxxxxxxxxxxx

test_data[ 72] = xxxxxxxxxxxxxxxx

test_data[ 73] = xxxxxxxxxxxxxxxx

test_data[ 74] = xxxxxxxxxxxxxxxx

test_data[ 75] = xxxxxxxxxxxxxxxx

test_data[ 76] = xxxxxxxxxxxxxxxx

test_data[ 77] = xxxxxxxxxxxxxxxx

test_data[ 78] = xxxxxxxxxxxxxxxx

test_data[ 79] = xxxxxxxxxxxxxxxx

test_data[ 80] = xxxxxxxxxxxxxxxx

test_data[ 81] = xxxxxxxxxxxxxxxx

test_data[ 82] = xxxxxxxxxxxxxxxx

test_data[ 83] = xxxxxxxxxxxxxxxx

test_data[ 84] = xxxxxxxxxxxxxxxx

test_data[ 85] = xxxxxxxxxxxxxxxx

test_data[ 86] = xxxxxxxxxxxxxxxx

test_data[ 87] = xxxxxxxxxxxxxxxx

test_data[ 88] = xxxxxxxxxxxxxxxx

relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1362.645 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File C:CryptoProcessor_2022_23Verilog_srcpoly_arithmetic	b	est_values.txt referenced on C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb_polmul.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
test_data[  0] = xxxxxxxxxxxxxxxx

test_data[  1] = xxxxxxxxxxxxxxxx

test_data[  2] = xxxxxxxxxxxxxxxx

test_data[  3] = xxxxxxxxxxxxxxxx

test_data[  4] = xxxxxxxxxxxxxxxx

test_data[  5] = xxxxxxxxxxxxxxxx

test_data[  6] = xxxxxxxxxxxxxxxx

test_data[  7] = xxxxxxxxxxxxxxxx

test_data[  8] = xxxxxxxxxxxxxxxx

test_data[  9] = xxxxxxxxxxxxxxxx

test_data[ 10] = xxxxxxxxxxxxxxxx

test_data[ 11] = xxxxxxxxxxxxxxxx

test_data[ 12] = xxxxxxxxxxxxxxxx

test_data[ 13] = xxxxxxxxxxxxxxxx

test_data[ 14] = xxxxxxxxxxxxxxxx

test_data[ 15] = xxxxxxxxxxxxxxxx

test_data[ 16] = xxxxxxxxxxxxxxxx

test_data[ 17] = xxxxxxxxxxxxxxxx

test_data[ 18] = xxxxxxxxxxxxxxxx

test_data[ 19] = xxxxxxxxxxxxxxxx

test_data[ 20] = xxxxxxxxxxxxxxxx

test_data[ 21] = xxxxxxxxxxxxxxxx

test_data[ 22] = xxxxxxxxxxxxxxxx

test_data[ 23] = xxxxxxxxxxxxxxxx

test_data[ 24] = xxxxxxxxxxxxxxxx

test_data[ 25] = xxxxxxxxxxxxxxxx

test_data[ 26] = xxxxxxxxxxxxxxxx

test_data[ 27] = xxxxxxxxxxxxxxxx

test_data[ 28] = xxxxxxxxxxxxxxxx

test_data[ 29] = xxxxxxxxxxxxxxxx

test_data[ 30] = xxxxxxxxxxxxxxxx

test_data[ 31] = xxxxxxxxxxxxxxxx

test_data[ 32] = xxxxxxxxxxxxxxxx

test_data[ 33] = xxxxxxxxxxxxxxxx

test_data[ 34] = xxxxxxxxxxxxxxxx

test_data[ 35] = xxxxxxxxxxxxxxxx

test_data[ 36] = xxxxxxxxxxxxxxxx

test_data[ 37] = xxxxxxxxxxxxxxxx

test_data[ 38] = xxxxxxxxxxxxxxxx

test_data[ 39] = xxxxxxxxxxxxxxxx

test_data[ 40] = xxxxxxxxxxxxxxxx

test_data[ 41] = xxxxxxxxxxxxxxxx

test_data[ 42] = xxxxxxxxxxxxxxxx

test_data[ 43] = xxxxxxxxxxxxxxxx

test_data[ 44] = xxxxxxxxxxxxxxxx

test_data[ 45] = xxxxxxxxxxxxxxxx

test_data[ 46] = xxxxxxxxxxxxxxxx

test_data[ 47] = xxxxxxxxxxxxxxxx

test_data[ 48] = xxxxxxxxxxxxxxxx

test_data[ 49] = xxxxxxxxxxxxxxxx

test_data[ 50] = xxxxxxxxxxxxxxxx

test_data[ 51] = xxxxxxxxxxxxxxxx

test_data[ 52] = xxxxxxxxxxxxxxxx

test_data[ 53] = xxxxxxxxxxxxxxxx

test_data[ 54] = xxxxxxxxxxxxxxxx

test_data[ 55] = xxxxxxxxxxxxxxxx

test_data[ 56] = xxxxxxxxxxxxxxxx

test_data[ 57] = xxxxxxxxxxxxxxxx

test_data[ 58] = xxxxxxxxxxxxxxxx

test_data[ 59] = xxxxxxxxxxxxxxxx

test_data[ 60] = xxxxxxxxxxxxxxxx

test_data[ 61] = xxxxxxxxxxxxxxxx

test_data[ 62] = xxxxxxxxxxxxxxxx

test_data[ 63] = xxxxxxxxxxxxxxxx

test_data[ 64] = xxxxxxxxxxxxxxxx

test_data[ 65] = xxxxxxxxxxxxxxxx

test_data[ 66] = xxxxxxxxxxxxxxxx

test_data[ 67] = xxxxxxxxxxxxxxxx

test_data[ 68] = xxxxxxxxxxxxxxxx

test_data[ 69] = xxxxxxxxxxxxxxxx

test_data[ 70] = xxxxxxxxxxxxxxxx

test_data[ 71] = xxxxxxxxxxxxxxxx

test_data[ 72] = xxxxxxxxxxxxxxxx

test_data[ 73] = xxxxxxxxxxxxxxxx

test_data[ 74] = xxxxxxxxxxxxxxxx

test_data[ 75] = xxxxxxxxxxxxxxxx

test_data[ 76] = xxxxxxxxxxxxxxxx

test_data[ 77] = xxxxxxxxxxxxxxxx

test_data[ 78] = xxxxxxxxxxxxxxxx

test_data[ 79] = xxxxxxxxxxxxxxxx

test_data[ 80] = xxxxxxxxxxxxxxxx

test_data[ 81] = xxxxxxxxxxxxxxxx

test_data[ 82] = xxxxxxxxxxxxxxxx

test_data[ 83] = xxxxxxxxxxxxxxxx

test_data[ 84] = xxxxxxxxxxxxxxxx

test_data[ 85] = xxxxxxxxxxxxxxxx

test_data[ 86] = xxxxxxxxxxxxxxxx

test_data[ 87] = xxxxxxxxxxxxxxxx

test_data[ 88] = xxxxxxxxxxxxxxxx

relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1362.645 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
test_data[  0] = abcd1234abcd1234

test_data[  1] = abcd1233abcd1233

test_data[  2] = abcd1232abcd1232

test_data[  3] = abcd1231abcd1231

test_data[  4] = xxxxxxxxxxxxxxxx

test_data[  5] = xxxxxxxxxxxxxxxx

test_data[  6] = xxxxxxxxxxxxxxxx

test_data[  7] = xxxxxxxxxxxxxxxx

test_data[  8] = xxxxxxxxxxxxxxxx

test_data[  9] = xxxxxxxxxxxxxxxx

test_data[ 10] = xxxxxxxxxxxxxxxx

test_data[ 11] = xxxxxxxxxxxxxxxx

test_data[ 12] = xxxxxxxxxxxxxxxx

test_data[ 13] = xxxxxxxxxxxxxxxx

test_data[ 14] = xxxxxxxxxxxxxxxx

test_data[ 15] = xxxxxxxxxxxxxxxx

test_data[ 16] = xxxxxxxxxxxxxxxx

test_data[ 17] = xxxxxxxxxxxxxxxx

test_data[ 18] = xxxxxxxxxxxxxxxx

test_data[ 19] = xxxxxxxxxxxxxxxx

test_data[ 20] = xxxxxxxxxxxxxxxx

test_data[ 21] = xxxxxxxxxxxxxxxx

test_data[ 22] = xxxxxxxxxxxxxxxx

test_data[ 23] = xxxxxxxxxxxxxxxx

test_data[ 24] = xxxxxxxxxxxxxxxx

test_data[ 25] = xxxxxxxxxxxxxxxx

test_data[ 26] = xxxxxxxxxxxxxxxx

test_data[ 27] = xxxxxxxxxxxxxxxx

test_data[ 28] = xxxxxxxxxxxxxxxx

test_data[ 29] = xxxxxxxxxxxxxxxx

test_data[ 30] = xxxxxxxxxxxxxxxx

test_data[ 31] = xxxxxxxxxxxxxxxx

test_data[ 32] = xxxxxxxxxxxxxxxx

test_data[ 33] = xxxxxxxxxxxxxxxx

test_data[ 34] = xxxxxxxxxxxxxxxx

test_data[ 35] = xxxxxxxxxxxxxxxx

test_data[ 36] = xxxxxxxxxxxxxxxx

test_data[ 37] = xxxxxxxxxxxxxxxx

test_data[ 38] = xxxxxxxxxxxxxxxx

test_data[ 39] = xxxxxxxxxxxxxxxx

test_data[ 40] = xxxxxxxxxxxxxxxx

test_data[ 41] = xxxxxxxxxxxxxxxx

test_data[ 42] = xxxxxxxxxxxxxxxx

test_data[ 43] = xxxxxxxxxxxxxxxx

test_data[ 44] = xxxxxxxxxxxxxxxx

test_data[ 45] = xxxxxxxxxxxxxxxx

test_data[ 46] = xxxxxxxxxxxxxxxx

test_data[ 47] = xxxxxxxxxxxxxxxx

test_data[ 48] = xxxxxxxxxxxxxxxx

test_data[ 49] = xxxxxxxxxxxxxxxx

test_data[ 50] = xxxxxxxxxxxxxxxx

test_data[ 51] = xxxxxxxxxxxxxxxx

test_data[ 52] = xxxxxxxxxxxxxxxx

test_data[ 53] = xxxxxxxxxxxxxxxx

test_data[ 54] = xxxxxxxxxxxxxxxx

test_data[ 55] = xxxxxxxxxxxxxxxx

test_data[ 56] = xxxxxxxxxxxxxxxx

test_data[ 57] = xxxxxxxxxxxxxxxx

test_data[ 58] = xxxxxxxxxxxxxxxx

test_data[ 59] = xxxxxxxxxxxxxxxx

test_data[ 60] = xxxxxxxxxxxxxxxx

test_data[ 61] = xxxxxxxxxxxxxxxx

test_data[ 62] = xxxxxxxxxxxxxxxx

test_data[ 63] = xxxxxxxxxxxxxxxx

test_data[ 64] = xxxxxxxxxxxxxxxx

test_data[ 65] = xxxxxxxxxxxxxxxx

test_data[ 66] = xxxxxxxxxxxxxxxx

test_data[ 67] = xxxxxxxxxxxxxxxx

test_data[ 68] = xxxxxxxxxxxxxxxx

test_data[ 69] = xxxxxxxxxxxxxxxx

test_data[ 70] = xxxxxxxxxxxxxxxx

test_data[ 71] = xxxxxxxxxxxxxxxx

test_data[ 72] = xxxxxxxxxxxxxxxx

test_data[ 73] = xxxxxxxxxxxxxxxx

test_data[ 74] = xxxxxxxxxxxxxxxx

test_data[ 75] = xxxxxxxxxxxxxxxx

test_data[ 76] = xxxxxxxxxxxxxxxx

test_data[ 77] = xxxxxxxxxxxxxxxx

test_data[ 78] = xxxxxxxxxxxxxxxx

test_data[ 79] = xxxxxxxxxxxxxxxx

test_data[ 80] = xxxxxxxxxxxxxxxx

test_data[ 81] = xxxxxxxxxxxxxxxx

test_data[ 82] = xxxxxxxxxxxxxxxx

test_data[ 83] = xxxxxxxxxxxxxxxx

test_data[ 84] = xxxxxxxxxxxxxxxx

test_data[ 85] = xxxxxxxxxxxxxxxx

test_data[ 86] = xxxxxxxxxxxxxxxx

test_data[ 87] = xxxxxxxxxxxxxxxx

test_data[ 88] = xxxxxxxxxxxxxxxx

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1362.645 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1362.645 ; gain = 0.000
run 10us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1362.645 ; gain = 0.000
run 20us
run 20us
bram_doutb[ 512] = x

bram_doutb[ 513] = x

bram_doutb[ 514] = x

bram_doutb[ 515] = x

bram_doutb[ 516] = x

bram_doutb[ 517] = x

bram_doutb[ 518] = x

bram_doutb[ 519] = x

bram_doutb[ 520] = x

bram_doutb[ 521] = x

bram_doutb[ 522] = x

bram_doutb[ 523] = x

bram_doutb[ 524] = x

bram_doutb[ 525] = x

bram_doutb[ 526] = x

bram_doutb[ 527] = x

bram_doutb[ 528] = x

bram_doutb[ 529] = x

bram_doutb[ 530] = x

bram_doutb[ 531] = x

bram_doutb[ 532] = x

bram_doutb[ 533] = x

bram_doutb[ 534] = x

bram_doutb[ 535] = x

bram_doutb[ 536] = x

bram_doutb[ 537] = x

bram_doutb[ 538] = x

bram_doutb[ 539] = x

bram_doutb[ 540] = x

bram_doutb[ 541] = x

bram_doutb[ 542] = x

bram_doutb[ 543] = x

bram_doutb[ 544] = x

bram_doutb[ 545] = x

bram_doutb[ 546] = x

bram_doutb[ 547] = x

bram_doutb[ 548] = x

bram_doutb[ 549] = x

bram_doutb[ 550] = x

bram_doutb[ 551] = x

bram_doutb[ 552] = x

bram_doutb[ 553] = x

bram_doutb[ 554] = x

bram_doutb[ 555] = x

bram_doutb[ 556] = x

bram_doutb[ 557] = x

bram_doutb[ 558] = x

bram_doutb[ 559] = x

bram_doutb[ 560] = x

bram_doutb[ 561] = x

bram_doutb[ 562] = x

bram_doutb[ 563] = x

bram_doutb[ 564] = x

bram_doutb[ 565] = x

bram_doutb[ 566] = x

bram_doutb[ 567] = x

bram_doutb[ 568] = x

bram_doutb[ 569] = x

bram_doutb[ 570] = x

bram_doutb[ 571] = x

bram_doutb[ 572] = x

bram_doutb[ 573] = x

bram_doutb[ 574] = x

bram_doutb[ 575] = x

bram_doutb[ 576] = x

bram_doutb[ 577] = x

bram_doutb[ 578] = x

bram_doutb[ 579] = x

bram_doutb[ 580] = x

bram_doutb[ 581] = x

bram_doutb[ 582] = x

bram_doutb[ 583] = x

bram_doutb[ 584] = x

bram_doutb[ 585] = x

bram_doutb[ 586] = x

bram_doutb[ 587] = x

bram_doutb[ 588] = x

bram_doutb[ 589] = x

bram_doutb[ 590] = x

bram_doutb[ 591] = x

bram_doutb[ 592] = x

bram_doutb[ 593] = x

bram_doutb[ 594] = x

bram_doutb[ 595] = x

bram_doutb[ 596] = x

bram_doutb[ 597] = x

bram_doutb[ 598] = x

bram_doutb[ 599] = x

bram_doutb[ 600] = x

bram_doutb[ 601] = x

bram_doutb[ 602] = x

bram_doutb[ 603] = x

bram_doutb[ 604] = x

bram_doutb[ 605] = x

bram_doutb[ 606] = x

bram_doutb[ 607] = x

bram_doutb[ 608] = x

bram_doutb[ 609] = x

bram_doutb[ 610] = x

bram_doutb[ 611] = x

bram_doutb[ 612] = x

bram_doutb[ 613] = x

bram_doutb[ 614] = x

bram_doutb[ 615] = x

bram_doutb[ 616] = x

bram_doutb[ 617] = x

bram_doutb[ 618] = x

bram_doutb[ 619] = x

bram_doutb[ 620] = x

bram_doutb[ 621] = x

bram_doutb[ 622] = x

bram_doutb[ 623] = x

bram_doutb[ 624] = x

bram_doutb[ 625] = x

bram_doutb[ 626] = x

bram_doutb[ 627] = x

bram_doutb[ 628] = x

bram_doutb[ 629] = x

bram_doutb[ 630] = x

bram_doutb[ 631] = x

bram_doutb[ 632] = x

bram_doutb[ 633] = x

bram_doutb[ 634] = x

bram_doutb[ 635] = x

bram_doutb[ 636] = x

bram_doutb[ 637] = x

bram_doutb[ 638] = x

bram_doutb[ 639] = x

bram_doutb[ 640] = x

bram_doutb[ 641] = x

bram_doutb[ 642] = x

bram_doutb[ 643] = x

bram_doutb[ 644] = x

bram_doutb[ 645] = x

bram_doutb[ 646] = x

bram_doutb[ 647] = x

bram_doutb[ 648] = x

bram_doutb[ 649] = x

bram_doutb[ 650] = x

bram_doutb[ 651] = x

bram_doutb[ 652] = x

bram_doutb[ 653] = x

bram_doutb[ 654] = x

bram_doutb[ 655] = x

bram_doutb[ 656] = x

bram_doutb[ 657] = x

bram_doutb[ 658] = x

bram_doutb[ 659] = x

bram_doutb[ 660] = x

bram_doutb[ 661] = x

bram_doutb[ 662] = x

bram_doutb[ 663] = x

bram_doutb[ 664] = x

bram_doutb[ 665] = x

bram_doutb[ 666] = x

bram_doutb[ 667] = x

bram_doutb[ 668] = x

bram_doutb[ 669] = x

bram_doutb[ 670] = x

bram_doutb[ 671] = x

bram_doutb[ 672] = x

bram_doutb[ 673] = x

bram_doutb[ 674] = x

bram_doutb[ 675] = x

bram_doutb[ 676] = x

bram_doutb[ 677] = x

bram_doutb[ 678] = x

bram_doutb[ 679] = x

bram_doutb[ 680] = x

bram_doutb[ 681] = x

bram_doutb[ 682] = x

bram_doutb[ 683] = x

bram_doutb[ 684] = x

bram_doutb[ 685] = x

bram_doutb[ 686] = x

bram_doutb[ 687] = x

bram_doutb[ 688] = x

bram_doutb[ 689] = x

bram_doutb[ 690] = x

bram_doutb[ 691] = x

bram_doutb[ 692] = x

bram_doutb[ 693] = x

bram_doutb[ 694] = x

bram_doutb[ 695] = x

bram_doutb[ 696] = x

bram_doutb[ 697] = x

bram_doutb[ 698] = x

bram_doutb[ 699] = x

bram_doutb[ 700] = x

bram_doutb[ 701] = x

bram_doutb[ 702] = x

bram_doutb[ 703] = x

bram_doutb[ 704] = x

bram_doutb[ 705] = x

bram_doutb[ 706] = x

bram_doutb[ 707] = x

bram_doutb[ 708] = x

bram_doutb[ 709] = x

bram_doutb[ 710] = x

bram_doutb[ 711] = x

bram_doutb[ 712] = x

bram_doutb[ 713] = x

bram_doutb[ 714] = x

bram_doutb[ 715] = x

bram_doutb[ 716] = x

bram_doutb[ 717] = x

bram_doutb[ 718] = x

bram_doutb[ 719] = x

bram_doutb[ 720] = x

bram_doutb[ 721] = x

bram_doutb[ 722] = x

bram_doutb[ 723] = x

bram_doutb[ 724] = x

bram_doutb[ 725] = x

bram_doutb[ 726] = x

bram_doutb[ 727] = x

bram_doutb[ 728] = x

bram_doutb[ 729] = x

bram_doutb[ 730] = x

bram_doutb[ 731] = x

bram_doutb[ 732] = x

bram_doutb[ 733] = x

bram_doutb[ 734] = x

bram_doutb[ 735] = x

bram_doutb[ 736] = x

bram_doutb[ 737] = x

bram_doutb[ 738] = x

bram_doutb[ 739] = x

bram_doutb[ 740] = x

bram_doutb[ 741] = x

bram_doutb[ 742] = x

bram_doutb[ 743] = x

bram_doutb[ 744] = x

bram_doutb[ 745] = x

bram_doutb[ 746] = x

bram_doutb[ 747] = x

bram_doutb[ 748] = x

bram_doutb[ 749] = x

bram_doutb[ 750] = x

bram_doutb[ 751] = x

bram_doutb[ 752] = x

bram_doutb[ 753] = x

bram_doutb[ 754] = x

bram_doutb[ 755] = x

bram_doutb[ 756] = x

bram_doutb[ 757] = x

bram_doutb[ 758] = x

bram_doutb[ 759] = x

bram_doutb[ 760] = x

bram_doutb[ 761] = x

bram_doutb[ 762] = x

bram_doutb[ 763] = x

bram_doutb[ 764] = x

bram_doutb[ 765] = x

bram_doutb[ 766] = x

bram_doutb[ 767] = x

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.645 ; gain = 0.000
run 40us
bram_doutb[ 512] = 640a8b5adff10777

bram_doutb[ 513] = 640a8b5adff10777

bram_doutb[ 514] = c2527db8a41d46f8

bram_doutb[ 515] = 6c8be515649b3f40

bram_doutb[ 516] = 01cc4037e75dae3c

bram_doutb[ 517] = 116d70110d099b36

bram_doutb[ 518] = 8e9fc7b0654d96cc

bram_doutb[ 519] = b570dcd2b5c28cf0

bram_doutb[ 520] = 8321aa88c9e1df20

bram_doutb[ 521] = fcd73e6d6474262c

bram_doutb[ 522] = dec223255e8044d2

bram_doutb[ 523] = 1291b858d320fa08

bram_doutb[ 524] = aaa0b42f3b117d5f

bram_doutb[ 525] = 43f60939134b02f4

bram_doutb[ 526] = 82337a5d72040140

bram_doutb[ 527] = 216277668acec73c

bram_doutb[ 528] = 5868c3ed72872dbe

bram_doutb[ 529] = 4ed4c8511bb11bd8

bram_doutb[ 530] = 85d63160692ca140

bram_doutb[ 531] = f4a71fa11fea2220

bram_doutb[ 532] = bbf6cae8980fa9e3

bram_doutb[ 533] = 0fb4687f24f9a0c9

bram_doutb[ 534] = 273fb7335eed6381

bram_doutb[ 535] = 5b9335ab968cad99

bram_doutb[ 536] = 1e04b9b065204dc0

bram_doutb[ 537] = 80d0ec751396d8c0

bram_doutb[ 538] = a5ca1a1eb16c1cd8

bram_doutb[ 539] = 95b1f062ed4d5375

bram_doutb[ 540] = bc8ba5fcc61d311a

bram_doutb[ 541] = fdf0277da6247c20

bram_doutb[ 542] = 7877263f8ae9976c

bram_doutb[ 543] = d1eb0117969cc0b6

bram_doutb[ 544] = 31e7541ccb335fe0

bram_doutb[ 545] = e4bf3273b8a047b3

bram_doutb[ 546] = 4e6bc63a64508d46

bram_doutb[ 547] = de5632647fef0668

bram_doutb[ 548] = 69ae95f0aa185f76

bram_doutb[ 549] = 7bae5bfbd92aeb62

bram_doutb[ 550] = aea1b7ee378f7ec8

bram_doutb[ 551] = 688c4248ad3adecc

bram_doutb[ 552] = 6f5b69a3ad54d377

bram_doutb[ 553] = 9af10e0f61bc3134

bram_doutb[ 554] = a1005c923b974faa

bram_doutb[ 555] = fe79154e0f93836a

bram_doutb[ 556] = 722f3435822193f0

bram_doutb[ 557] = f730e6b27fa32b08

bram_doutb[ 558] = 3a3dfa9115f0c8c6

bram_doutb[ 559] = 990027902fa0cdce

bram_doutb[ 560] = 44b5f4172d3c45b4

bram_doutb[ 561] = 67b0c3250eb02c68

bram_doutb[ 562] = 4430b8640766e4f4

bram_doutb[ 563] = 7bf7358d9c8924f1

bram_doutb[ 564] = ab4e4c43ffc2221c

bram_doutb[ 565] = 31631278839d2bba

bram_doutb[ 566] = b541b24090afabb6

bram_doutb[ 567] = 6829cb669a565080

bram_doutb[ 568] = 39561a789fd04f39

bram_doutb[ 569] = 6c95d29521e69fb2

bram_doutb[ 570] = 18db9caf0427adc5

bram_doutb[ 571] = 30e374fbed9c71dd

bram_doutb[ 572] = 477d38c494b3e1e0

bram_doutb[ 573] = d0a2e09c0ca490f0

bram_doutb[ 574] = 6a8798bc917d21ac

bram_doutb[ 575] = be410e360710a9f4

bram_doutb[ 576] = f162356bb05a2530

bram_doutb[ 577] = 7bb9e416e14ae3f2

bram_doutb[ 578] = 0ab56e5abeacba48

bram_doutb[ 579] = 19d1d1feb27cac20

bram_doutb[ 580] = 0b9402193538e8d4

bram_doutb[ 581] = 24cebc224132c5af

bram_doutb[ 582] = 88655c848b64bab6

bram_doutb[ 583] = 12aa9c09b69ecad8

bram_doutb[ 584] = 231753b6a811dbec

bram_doutb[ 585] = 3622313de8cdc724

bram_doutb[ 586] = 71f9fc123da50cc7

bram_doutb[ 587] = 26726bd8a0e400e0

bram_doutb[ 588] = b59a6f4407ba2310

bram_doutb[ 589] = 81c5d5211af7d9ac

bram_doutb[ 590] = 678eb2172f97bbe6

bram_doutb[ 591] = 31ada2cb60a581ba

bram_doutb[ 592] = c7495d8f1dfda754

bram_doutb[ 593] = 1a911fc93c82c098

bram_doutb[ 594] = c07d101d67326eaa

bram_doutb[ 595] = 544fcee50a0dbe30

bram_doutb[ 596] = cc62e88b15504c2d

bram_doutb[ 597] = 55efcb7325a00bac

bram_doutb[ 598] = c290712b3240f7e6

bram_doutb[ 599] = a4359ca4ef479a20

bram_doutb[ 600] = e4ceeeb2f0f4d318

bram_doutb[ 601] = b8e4efb237b436e0

bram_doutb[ 602] = 2500f52deb30eeb0

bram_doutb[ 603] = 3621e9c4f72d19ab

bram_doutb[ 604] = 74612ccaff5aebce

bram_doutb[ 605] = 773285999b270b80

bram_doutb[ 606] = 99f7b24f29d408ac

bram_doutb[ 607] = abd12c9af1d33ba7

bram_doutb[ 608] = c3bb5c17b66064fb

bram_doutb[ 609] = 579fdc97a60440f0

bram_doutb[ 610] = 235cd4b5cae3aaa1

bram_doutb[ 611] = b413a9c7e7089dd2

bram_doutb[ 612] = 28ebd0c0c3852ebb

bram_doutb[ 613] = 5471bd8850e1d7f7

bram_doutb[ 614] = daba3d7087532574

bram_doutb[ 615] = 2e68d6d8d834cdcc

bram_doutb[ 616] = 40eb63c01ed5210b

bram_doutb[ 617] = 76814ea31fe6bdec

bram_doutb[ 618] = 1e3360bb08d53330

bram_doutb[ 619] = 5860a9d65b9e3d12

bram_doutb[ 620] = f9e08473960615dc

bram_doutb[ 621] = 29e146de90661199

bram_doutb[ 622] = 043a1f53c062e233

bram_doutb[ 623] = bc6f43dc2b48fc48

bram_doutb[ 624] = c2eb5bac075345c4

bram_doutb[ 625] = eb35488b2629c37a

bram_doutb[ 626] = c48af28de932b7c0

bram_doutb[ 627] = ff22cba216a6e360

bram_doutb[ 628] = 0380a76b153ad66e

bram_doutb[ 629] = b1a02a3894573d0b

bram_doutb[ 630] = 24e2702fd4cecbc7

bram_doutb[ 631] = 6032b52f7e820de3

bram_doutb[ 632] = 2ac21331c388685d

bram_doutb[ 633] = d565fa4dc12e23e1

bram_doutb[ 634] = e3d19b7f56a62910

bram_doutb[ 635] = 7e53ae2bb39a8a0c

bram_doutb[ 636] = 9ff3d261b5d56e09

bram_doutb[ 637] = 03410955e91d38e4

bram_doutb[ 638] = 1739b6d232ebca20

bram_doutb[ 639] = 1673f08a1de65a5f

bram_doutb[ 640] = a3b424933d1c14d4

bram_doutb[ 641] = 2b1ede62006e5b00

bram_doutb[ 642] = 47fa7b1db0878c00

bram_doutb[ 643] = 7df6d26668fe82a5

bram_doutb[ 644] = 7e0025ca52c4c012

bram_doutb[ 645] = aac67508af9e17a0

bram_doutb[ 646] = c88f9416d223e35e

bram_doutb[ 647] = edf01d323a073606

bram_doutb[ 648] = 2314592ffa5a0600

bram_doutb[ 649] = 424849627466f3f3

bram_doutb[ 650] = 86fab6a9ff1f8744

bram_doutb[ 651] = ac4f8b50b46309e2

bram_doutb[ 652] = ea5243821f8d2690

bram_doutb[ 653] = 481f8eac5822b640

bram_doutb[ 654] = a771909684b1f400

bram_doutb[ 655] = 6f2395b1059ac654

bram_doutb[ 656] = 15c674aebb27b5c8

bram_doutb[ 657] = 09553273e354e86e

bram_doutb[ 658] = 052c4f69d689d678

bram_doutb[ 659] = d120a61643b48563

bram_doutb[ 660] = f2111d10bd95661b

bram_doutb[ 661] = 7c691cca18a90c08

bram_doutb[ 662] = b7b849c337d0d569

bram_doutb[ 663] = 58e9adae152c15e0

bram_doutb[ 664] = 3061cd7fad791a8b

bram_doutb[ 665] = 4b4d273b0fec9be4

bram_doutb[ 666] = 0fc9b8d1acb8132e

bram_doutb[ 667] = f2f707756b61c534

bram_doutb[ 668] = c67181ae0c330c70

bram_doutb[ 669] = 488290ee64d0f290

bram_doutb[ 670] = cb6bf469ed5e7156

bram_doutb[ 671] = 4d7e798688271092

bram_doutb[ 672] = 671cf22f89b261b9

bram_doutb[ 673] = a684f160439ed0e5

bram_doutb[ 674] = 1fa62ae0f457c1a0

bram_doutb[ 675] = b3d5ac73b30cb0a1

bram_doutb[ 676] = 205824d811877ad0

bram_doutb[ 677] = 201b875e16b3637c

bram_doutb[ 678] = 436c7ffb4761f618

bram_doutb[ 679] = 54bcb223c9bf5f95

bram_doutb[ 680] = 962394c506f7ed1d

bram_doutb[ 681] = f8e6c59e28cf70a2

bram_doutb[ 682] = 561860cfd1e64c60

bram_doutb[ 683] = de4478e6b28b39c0

bram_doutb[ 684] = 946158401d305a3c

bram_doutb[ 685] = 3cc48ca878facb1b

bram_doutb[ 686] = f70981ab5eebfec6

bram_doutb[ 687] = cc44f4302b666572

bram_doutb[ 688] = 781c3669d4515f30

bram_doutb[ 689] = 9ebf2d32a17cc42c

bram_doutb[ 690] = c88f7b65815f2580

bram_doutb[ 691] = df7aac043abdf60e

bram_doutb[ 692] = 39878167bfbbc051

bram_doutb[ 693] = 9203b62b18775b6b

bram_doutb[ 694] = a0f58fdeff2aeac8

bram_doutb[ 695] = f8f6db3bb8d75088

bram_doutb[ 696] = 6d2d2bceee3f97cf

bram_doutb[ 697] = 6a8943ce828498a4

bram_doutb[ 698] = c0d628241960b4be

bram_doutb[ 699] = 04640f223f681c64

bram_doutb[ 700] = 4a2572816c7a926f

bram_doutb[ 701] = 00cd97db448eaae2

bram_doutb[ 702] = bb882dbd64496dc3

bram_doutb[ 703] = 6d1e658e34ecdeda

bram_doutb[ 704] = ae6de3aaf2227ee0

bram_doutb[ 705] = 709fc6c39b97d8c6

bram_doutb[ 706] = 3c5efce980edcb41

bram_doutb[ 707] = 60f567bf7d9ee0b8

bram_doutb[ 708] = 675fa490bb12cbd0

bram_doutb[ 709] = 5f5f52e1d82a1105

bram_doutb[ 710] = 4a3593dd9a99b824

bram_doutb[ 711] = d86fb16748068928

bram_doutb[ 712] = c972c3c81f092686

bram_doutb[ 713] = c18678dd8b29565c

bram_doutb[ 714] = 7af4b12aa2df5e02

bram_doutb[ 715] = 33aeae3f7b3062e6

bram_doutb[ 716] = 22e8fe3377fcc500

bram_doutb[ 717] = 445a4423c2bb6e04

bram_doutb[ 718] = d09db7db76ec0bea

bram_doutb[ 719] = fbf8e65043f15587

bram_doutb[ 720] = 6e1f86ad9dba0a0e

bram_doutb[ 721] = a19b64f0035edc2c

bram_doutb[ 722] = c129f51cde710b1b

bram_doutb[ 723] = 722ac8ffaf75c9d8

bram_doutb[ 724] = 603dcee29a5069e0

bram_doutb[ 725] = acee4e312d11df44

bram_doutb[ 726] = 212493929f90b5ea

bram_doutb[ 727] = a1a5ecee1bd74a90

bram_doutb[ 728] = 5c1a234a651d5e3d

bram_doutb[ 729] = fa3afa53de14eb06

bram_doutb[ 730] = 8523fe60fb78259b

bram_doutb[ 731] = ba0cc971055176cc

bram_doutb[ 732] = 047dfdc46cb919f0

bram_doutb[ 733] = 236aa2526c379f62

bram_doutb[ 734] = 8ae764f0b9615f3c

bram_doutb[ 735] = d9dd693bf413c908

bram_doutb[ 736] = 81314f5d389c7336

bram_doutb[ 737] = ccf3728bdb171d1c

bram_doutb[ 738] = a5aceac5e46f962e

bram_doutb[ 739] = ed0e133ae1d2c245

bram_doutb[ 740] = decee50fe8ff5718

bram_doutb[ 741] = fcae901802cd82e0

bram_doutb[ 742] = 4b640255a2ebb7f7

bram_doutb[ 743] = 9f8687ce92cbdf00

bram_doutb[ 744] = 5e2e4fc8114105f2

bram_doutb[ 745] = 52fc3dc1fd24b460

bram_doutb[ 746] = 54b2add1c45258a8

bram_doutb[ 747] = 1d7fc086b63e05b0

bram_doutb[ 748] = c12aaafdb3814380

bram_doutb[ 749] = a53bb1664e36cf70

bram_doutb[ 750] = dc71708f693f0738

bram_doutb[ 751] = e1df64061f07dfba

bram_doutb[ 752] = 6829d890cc7cafb5

bram_doutb[ 753] = 36204c994a230f46

bram_doutb[ 754] = cdbca25e3e9ea755

bram_doutb[ 755] = 4a759e7cb4087ebd

bram_doutb[ 756] = 6011884326b24ce8

bram_doutb[ 757] = cbd390534a181266

bram_doutb[ 758] = 5f2abc73f582b3f7

bram_doutb[ 759] = 5e61313a2b113058

bram_doutb[ 760] = 6d6e4fb07cadbf80

bram_doutb[ 761] = f2f9c395b8dc5b16

bram_doutb[ 762] = 4211db0608468261

bram_doutb[ 763] = 9e649d9bb0ca67fd

bram_doutb[ 764] = c795d2a9394a69fd

bram_doutb[ 765] = de19121a28918e9e

bram_doutb[ 766] = 047138218a4f89a9

bram_doutb[ 767] = fdef015b34ffc1ac

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1362.645 ; gain = 0.000
run 40us
bram_doutb[ 512] = 640a8b5adff10777

bram_doutb[ 513] = c2527db8a41d46f8

bram_doutb[ 514] = 6c8be515649b3f40

bram_doutb[ 515] = 01cc4037e75dae3c

bram_doutb[ 516] = 116d70110d099b36

bram_doutb[ 517] = 8e9fc7b0654d96cc

bram_doutb[ 518] = b570dcd2b5c28cf0

bram_doutb[ 519] = 8321aa88c9e1df20

bram_doutb[ 520] = fcd73e6d6474262c

bram_doutb[ 521] = dec223255e8044d2

bram_doutb[ 522] = 1291b858d320fa08

bram_doutb[ 523] = aaa0b42f3b117d5f

bram_doutb[ 524] = 43f60939134b02f4

bram_doutb[ 525] = 82337a5d72040140

bram_doutb[ 526] = 216277668acec73c

bram_doutb[ 527] = 5868c3ed72872dbe

bram_doutb[ 528] = 4ed4c8511bb11bd8

bram_doutb[ 529] = 85d63160692ca140

bram_doutb[ 530] = f4a71fa11fea2220

bram_doutb[ 531] = bbf6cae8980fa9e3

bram_doutb[ 532] = 0fb4687f24f9a0c9

bram_doutb[ 533] = 273fb7335eed6381

bram_doutb[ 534] = 5b9335ab968cad99

bram_doutb[ 535] = 1e04b9b065204dc0

bram_doutb[ 536] = 80d0ec751396d8c0

bram_doutb[ 537] = a5ca1a1eb16c1cd8

bram_doutb[ 538] = 95b1f062ed4d5375

bram_doutb[ 539] = bc8ba5fcc61d311a

bram_doutb[ 540] = fdf0277da6247c20

bram_doutb[ 541] = 7877263f8ae9976c

bram_doutb[ 542] = d1eb0117969cc0b6

bram_doutb[ 543] = 31e7541ccb335fe0

bram_doutb[ 544] = e4bf3273b8a047b3

bram_doutb[ 545] = 4e6bc63a64508d46

bram_doutb[ 546] = de5632647fef0668

bram_doutb[ 547] = 69ae95f0aa185f76

bram_doutb[ 548] = 7bae5bfbd92aeb62

bram_doutb[ 549] = aea1b7ee378f7ec8

bram_doutb[ 550] = 688c4248ad3adecc

bram_doutb[ 551] = 6f5b69a3ad54d377

bram_doutb[ 552] = 9af10e0f61bc3134

bram_doutb[ 553] = a1005c923b974faa

bram_doutb[ 554] = fe79154e0f93836a

bram_doutb[ 555] = 722f3435822193f0

bram_doutb[ 556] = f730e6b27fa32b08

bram_doutb[ 557] = 3a3dfa9115f0c8c6

bram_doutb[ 558] = 990027902fa0cdce

bram_doutb[ 559] = 44b5f4172d3c45b4

bram_doutb[ 560] = 67b0c3250eb02c68

bram_doutb[ 561] = 4430b8640766e4f4

bram_doutb[ 562] = 7bf7358d9c8924f1

bram_doutb[ 563] = ab4e4c43ffc2221c

bram_doutb[ 564] = 31631278839d2bba

bram_doutb[ 565] = b541b24090afabb6

bram_doutb[ 566] = 6829cb669a565080

bram_doutb[ 567] = 39561a789fd04f39

bram_doutb[ 568] = 6c95d29521e69fb2

bram_doutb[ 569] = 18db9caf0427adc5

bram_doutb[ 570] = 30e374fbed9c71dd

bram_doutb[ 571] = 477d38c494b3e1e0

bram_doutb[ 572] = d0a2e09c0ca490f0

bram_doutb[ 573] = 6a8798bc917d21ac

bram_doutb[ 574] = be410e360710a9f4

bram_doutb[ 575] = f162356bb05a2530

bram_doutb[ 576] = 7bb9e416e14ae3f2

bram_doutb[ 577] = 0ab56e5abeacba48

bram_doutb[ 578] = 19d1d1feb27cac20

bram_doutb[ 579] = 0b9402193538e8d4

bram_doutb[ 580] = 24cebc224132c5af

bram_doutb[ 581] = 88655c848b64bab6

bram_doutb[ 582] = 12aa9c09b69ecad8

bram_doutb[ 583] = 231753b6a811dbec

bram_doutb[ 584] = 3622313de8cdc724

bram_doutb[ 585] = 71f9fc123da50cc7

bram_doutb[ 586] = 26726bd8a0e400e0

bram_doutb[ 587] = b59a6f4407ba2310

bram_doutb[ 588] = 81c5d5211af7d9ac

bram_doutb[ 589] = 678eb2172f97bbe6

bram_doutb[ 590] = 31ada2cb60a581ba

bram_doutb[ 591] = c7495d8f1dfda754

bram_doutb[ 592] = 1a911fc93c82c098

bram_doutb[ 593] = c07d101d67326eaa

bram_doutb[ 594] = 544fcee50a0dbe30

bram_doutb[ 595] = cc62e88b15504c2d

bram_doutb[ 596] = 55efcb7325a00bac

bram_doutb[ 597] = c290712b3240f7e6

bram_doutb[ 598] = a4359ca4ef479a20

bram_doutb[ 599] = e4ceeeb2f0f4d318

bram_doutb[ 600] = b8e4efb237b436e0

bram_doutb[ 601] = 2500f52deb30eeb0

bram_doutb[ 602] = 3621e9c4f72d19ab

bram_doutb[ 603] = 74612ccaff5aebce

bram_doutb[ 604] = 773285999b270b80

bram_doutb[ 605] = 99f7b24f29d408ac

bram_doutb[ 606] = abd12c9af1d33ba7

bram_doutb[ 607] = c3bb5c17b66064fb

bram_doutb[ 608] = 579fdc97a60440f0

bram_doutb[ 609] = 235cd4b5cae3aaa1

bram_doutb[ 610] = b413a9c7e7089dd2

bram_doutb[ 611] = 28ebd0c0c3852ebb

bram_doutb[ 612] = 5471bd8850e1d7f7

bram_doutb[ 613] = daba3d7087532574

bram_doutb[ 614] = 2e68d6d8d834cdcc

bram_doutb[ 615] = 40eb63c01ed5210b

bram_doutb[ 616] = 76814ea31fe6bdec

bram_doutb[ 617] = 1e3360bb08d53330

bram_doutb[ 618] = 5860a9d65b9e3d12

bram_doutb[ 619] = f9e08473960615dc

bram_doutb[ 620] = 29e146de90661199

bram_doutb[ 621] = 043a1f53c062e233

bram_doutb[ 622] = bc6f43dc2b48fc48

bram_doutb[ 623] = c2eb5bac075345c4

bram_doutb[ 624] = eb35488b2629c37a

bram_doutb[ 625] = c48af28de932b7c0

bram_doutb[ 626] = ff22cba216a6e360

bram_doutb[ 627] = 0380a76b153ad66e

bram_doutb[ 628] = b1a02a3894573d0b

bram_doutb[ 629] = 24e2702fd4cecbc7

bram_doutb[ 630] = 6032b52f7e820de3

bram_doutb[ 631] = 2ac21331c388685d

bram_doutb[ 632] = d565fa4dc12e23e1

bram_doutb[ 633] = e3d19b7f56a62910

bram_doutb[ 634] = 7e53ae2bb39a8a0c

bram_doutb[ 635] = 9ff3d261b5d56e09

bram_doutb[ 636] = 03410955e91d38e4

bram_doutb[ 637] = 1739b6d232ebca20

bram_doutb[ 638] = 1673f08a1de65a5f

bram_doutb[ 639] = a3b424933d1c14d4

bram_doutb[ 640] = 2b1ede62006e5b00

bram_doutb[ 641] = 47fa7b1db0878c00

bram_doutb[ 642] = 7df6d26668fe82a5

bram_doutb[ 643] = 7e0025ca52c4c012

bram_doutb[ 644] = aac67508af9e17a0

bram_doutb[ 645] = c88f9416d223e35e

bram_doutb[ 646] = edf01d323a073606

bram_doutb[ 647] = 2314592ffa5a0600

bram_doutb[ 648] = 424849627466f3f3

bram_doutb[ 649] = 86fab6a9ff1f8744

bram_doutb[ 650] = ac4f8b50b46309e2

bram_doutb[ 651] = ea5243821f8d2690

bram_doutb[ 652] = 481f8eac5822b640

bram_doutb[ 653] = a771909684b1f400

bram_doutb[ 654] = 6f2395b1059ac654

bram_doutb[ 655] = 15c674aebb27b5c8

bram_doutb[ 656] = 09553273e354e86e

bram_doutb[ 657] = 052c4f69d689d678

bram_doutb[ 658] = d120a61643b48563

bram_doutb[ 659] = f2111d10bd95661b

bram_doutb[ 660] = 7c691cca18a90c08

bram_doutb[ 661] = b7b849c337d0d569

bram_doutb[ 662] = 58e9adae152c15e0

bram_doutb[ 663] = 3061cd7fad791a8b

bram_doutb[ 664] = 4b4d273b0fec9be4

bram_doutb[ 665] = 0fc9b8d1acb8132e

bram_doutb[ 666] = f2f707756b61c534

bram_doutb[ 667] = c67181ae0c330c70

bram_doutb[ 668] = 488290ee64d0f290

bram_doutb[ 669] = cb6bf469ed5e7156

bram_doutb[ 670] = 4d7e798688271092

bram_doutb[ 671] = 671cf22f89b261b9

bram_doutb[ 672] = a684f160439ed0e5

bram_doutb[ 673] = 1fa62ae0f457c1a0

bram_doutb[ 674] = b3d5ac73b30cb0a1

bram_doutb[ 675] = 205824d811877ad0

bram_doutb[ 676] = 201b875e16b3637c

bram_doutb[ 677] = 436c7ffb4761f618

bram_doutb[ 678] = 54bcb223c9bf5f95

bram_doutb[ 679] = 962394c506f7ed1d

bram_doutb[ 680] = f8e6c59e28cf70a2

bram_doutb[ 681] = 561860cfd1e64c60

bram_doutb[ 682] = de4478e6b28b39c0

bram_doutb[ 683] = 946158401d305a3c

bram_doutb[ 684] = 3cc48ca878facb1b

bram_doutb[ 685] = f70981ab5eebfec6

bram_doutb[ 686] = cc44f4302b666572

bram_doutb[ 687] = 781c3669d4515f30

bram_doutb[ 688] = 9ebf2d32a17cc42c

bram_doutb[ 689] = c88f7b65815f2580

bram_doutb[ 690] = df7aac043abdf60e

bram_doutb[ 691] = 39878167bfbbc051

bram_doutb[ 692] = 9203b62b18775b6b

bram_doutb[ 693] = a0f58fdeff2aeac8

bram_doutb[ 694] = f8f6db3bb8d75088

bram_doutb[ 695] = 6d2d2bceee3f97cf

bram_doutb[ 696] = 6a8943ce828498a4

bram_doutb[ 697] = c0d628241960b4be

bram_doutb[ 698] = 04640f223f681c64

bram_doutb[ 699] = 4a2572816c7a926f

bram_doutb[ 700] = 00cd97db448eaae2

bram_doutb[ 701] = bb882dbd64496dc3

bram_doutb[ 702] = 6d1e658e34ecdeda

bram_doutb[ 703] = ae6de3aaf2227ee0

bram_doutb[ 704] = 709fc6c39b97d8c6

bram_doutb[ 705] = 3c5efce980edcb41

bram_doutb[ 706] = 60f567bf7d9ee0b8

bram_doutb[ 707] = 675fa490bb12cbd0

bram_doutb[ 708] = 5f5f52e1d82a1105

bram_doutb[ 709] = 4a3593dd9a99b824

bram_doutb[ 710] = d86fb16748068928

bram_doutb[ 711] = c972c3c81f092686

bram_doutb[ 712] = c18678dd8b29565c

bram_doutb[ 713] = 7af4b12aa2df5e02

bram_doutb[ 714] = 33aeae3f7b3062e6

bram_doutb[ 715] = 22e8fe3377fcc500

bram_doutb[ 716] = 445a4423c2bb6e04

bram_doutb[ 717] = d09db7db76ec0bea

bram_doutb[ 718] = fbf8e65043f15587

bram_doutb[ 719] = 6e1f86ad9dba0a0e

bram_doutb[ 720] = a19b64f0035edc2c

bram_doutb[ 721] = c129f51cde710b1b

bram_doutb[ 722] = 722ac8ffaf75c9d8

bram_doutb[ 723] = 603dcee29a5069e0

bram_doutb[ 724] = acee4e312d11df44

bram_doutb[ 725] = 212493929f90b5ea

bram_doutb[ 726] = a1a5ecee1bd74a90

bram_doutb[ 727] = 5c1a234a651d5e3d

bram_doutb[ 728] = fa3afa53de14eb06

bram_doutb[ 729] = 8523fe60fb78259b

bram_doutb[ 730] = ba0cc971055176cc

bram_doutb[ 731] = 047dfdc46cb919f0

bram_doutb[ 732] = 236aa2526c379f62

bram_doutb[ 733] = 8ae764f0b9615f3c

bram_doutb[ 734] = d9dd693bf413c908

bram_doutb[ 735] = 81314f5d389c7336

bram_doutb[ 736] = ccf3728bdb171d1c

bram_doutb[ 737] = a5aceac5e46f962e

bram_doutb[ 738] = ed0e133ae1d2c245

bram_doutb[ 739] = decee50fe8ff5718

bram_doutb[ 740] = fcae901802cd82e0

bram_doutb[ 741] = 4b640255a2ebb7f7

bram_doutb[ 742] = 9f8687ce92cbdf00

bram_doutb[ 743] = 5e2e4fc8114105f2

bram_doutb[ 744] = 52fc3dc1fd24b460

bram_doutb[ 745] = 54b2add1c45258a8

bram_doutb[ 746] = 1d7fc086b63e05b0

bram_doutb[ 747] = c12aaafdb3814380

bram_doutb[ 748] = a53bb1664e36cf70

bram_doutb[ 749] = dc71708f693f0738

bram_doutb[ 750] = e1df64061f07dfba

bram_doutb[ 751] = 6829d890cc7cafb5

bram_doutb[ 752] = 36204c994a230f46

bram_doutb[ 753] = cdbca25e3e9ea755

bram_doutb[ 754] = 4a759e7cb4087ebd

bram_doutb[ 755] = 6011884326b24ce8

bram_doutb[ 756] = cbd390534a181266

bram_doutb[ 757] = 5f2abc73f582b3f7

bram_doutb[ 758] = 5e61313a2b113058

bram_doutb[ 759] = 6d6e4fb07cadbf80

bram_doutb[ 760] = f2f9c395b8dc5b16

bram_doutb[ 761] = 4211db0608468261

bram_doutb[ 762] = 9e649d9bb0ca67fd

bram_doutb[ 763] = c795d2a9394a69fd

bram_doutb[ 764] = de19121a28918e9e

bram_doutb[ 765] = 047138218a4f89a9

bram_doutb[ 766] = fdef015b34ffc1ac

bram_doutb[ 767] = 5d07122363a45bdc

save_wave_config {C:/CryptoProcessor_2022_23/project_1/tb_behav.wcfg}
save_wave_config {C:/CryptoProcessor_2022_23/project_1/tb_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40us
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
bram_doutb[ 512] = 640a8b5adff10777

bram_doutb[ 513] = c2527db8a41d46f8

bram_doutb[ 514] = 6c8be515649b3f40

bram_doutb[ 515] = 01cc4037e75dae3c

bram_doutb[ 516] = 116d70110d099b36

bram_doutb[ 517] = 8e9fc7b0654d96cc

bram_doutb[ 518] = b570dcd2b5c28cf0

bram_doutb[ 519] = 8321aa88c9e1df20

bram_doutb[ 520] = fcd73e6d6474262c

bram_doutb[ 521] = dec223255e8044d2

bram_doutb[ 522] = 1291b858d320fa08

bram_doutb[ 523] = aaa0b42f3b117d5f

bram_doutb[ 524] = 43f60939134b02f4

bram_doutb[ 525] = 82337a5d72040140

bram_doutb[ 526] = 216277668acec73c

bram_doutb[ 527] = 5868c3ed72872dbe

bram_doutb[ 528] = 4ed4c8511bb11bd8

bram_doutb[ 529] = 85d63160692ca140

bram_doutb[ 530] = f4a71fa11fea2220

bram_doutb[ 531] = bbf6cae8980fa9e3

bram_doutb[ 532] = 0fb4687f24f9a0c9

bram_doutb[ 533] = 273fb7335eed6381

bram_doutb[ 534] = 5b9335ab968cad99

bram_doutb[ 535] = 1e04b9b065204dc0

bram_doutb[ 536] = 80d0ec751396d8c0

bram_doutb[ 537] = a5ca1a1eb16c1cd8

bram_doutb[ 538] = 95b1f062ed4d5375

bram_doutb[ 539] = bc8ba5fcc61d311a

bram_doutb[ 540] = fdf0277da6247c20

bram_doutb[ 541] = 7877263f8ae9976c

bram_doutb[ 542] = d1eb0117969cc0b6

bram_doutb[ 543] = 31e7541ccb335fe0

bram_doutb[ 544] = e4bf3273b8a047b3

bram_doutb[ 545] = 4e6bc63a64508d46

bram_doutb[ 546] = de5632647fef0668

bram_doutb[ 547] = 69ae95f0aa185f76

bram_doutb[ 548] = 7bae5bfbd92aeb62

bram_doutb[ 549] = aea1b7ee378f7ec8

bram_doutb[ 550] = 688c4248ad3adecc

bram_doutb[ 551] = 6f5b69a3ad54d377

bram_doutb[ 552] = 9af10e0f61bc3134

bram_doutb[ 553] = a1005c923b974faa

bram_doutb[ 554] = fe79154e0f93836a

bram_doutb[ 555] = 722f3435822193f0

bram_doutb[ 556] = f730e6b27fa32b08

bram_doutb[ 557] = 3a3dfa9115f0c8c6

bram_doutb[ 558] = 990027902fa0cdce

bram_doutb[ 559] = 44b5f4172d3c45b4

bram_doutb[ 560] = 67b0c3250eb02c68

bram_doutb[ 561] = 4430b8640766e4f4

bram_doutb[ 562] = 7bf7358d9c8924f1

bram_doutb[ 563] = ab4e4c43ffc2221c

bram_doutb[ 564] = 31631278839d2bba

bram_doutb[ 565] = b541b24090afabb6

bram_doutb[ 566] = 6829cb669a565080

bram_doutb[ 567] = 39561a789fd04f39

bram_doutb[ 568] = 6c95d29521e69fb2

bram_doutb[ 569] = 18db9caf0427adc5

bram_doutb[ 570] = 30e374fbed9c71dd

bram_doutb[ 571] = 477d38c494b3e1e0

bram_doutb[ 572] = d0a2e09c0ca490f0

bram_doutb[ 573] = 6a8798bc917d21ac

bram_doutb[ 574] = be410e360710a9f4

bram_doutb[ 575] = f162356bb05a2530

bram_doutb[ 576] = 7bb9e416e14ae3f2

bram_doutb[ 577] = 0ab56e5abeacba48

bram_doutb[ 578] = 19d1d1feb27cac20

bram_doutb[ 579] = 0b9402193538e8d4

bram_doutb[ 580] = 24cebc224132c5af

bram_doutb[ 581] = 88655c848b64bab6

bram_doutb[ 582] = 12aa9c09b69ecad8

bram_doutb[ 583] = 231753b6a811dbec

bram_doutb[ 584] = 3622313de8cdc724

bram_doutb[ 585] = 71f9fc123da50cc7

bram_doutb[ 586] = 26726bd8a0e400e0

bram_doutb[ 587] = b59a6f4407ba2310

bram_doutb[ 588] = 81c5d5211af7d9ac

bram_doutb[ 589] = 678eb2172f97bbe6

bram_doutb[ 590] = 31ada2cb60a581ba

bram_doutb[ 591] = c7495d8f1dfda754

bram_doutb[ 592] = 1a911fc93c82c098

bram_doutb[ 593] = c07d101d67326eaa

bram_doutb[ 594] = 544fcee50a0dbe30

bram_doutb[ 595] = cc62e88b15504c2d

bram_doutb[ 596] = 55efcb7325a00bac

bram_doutb[ 597] = c290712b3240f7e6

bram_doutb[ 598] = a4359ca4ef479a20

bram_doutb[ 599] = e4ceeeb2f0f4d318

bram_doutb[ 600] = b8e4efb237b436e0

bram_doutb[ 601] = 2500f52deb30eeb0

bram_doutb[ 602] = 3621e9c4f72d19ab

bram_doutb[ 603] = 74612ccaff5aebce

bram_doutb[ 604] = 773285999b270b80

bram_doutb[ 605] = 99f7b24f29d408ac

bram_doutb[ 606] = abd12c9af1d33ba7

bram_doutb[ 607] = c3bb5c17b66064fb

bram_doutb[ 608] = 579fdc97a60440f0

bram_doutb[ 609] = 235cd4b5cae3aaa1

bram_doutb[ 610] = b413a9c7e7089dd2

bram_doutb[ 611] = 28ebd0c0c3852ebb

bram_doutb[ 612] = 5471bd8850e1d7f7

bram_doutb[ 613] = daba3d7087532574

bram_doutb[ 614] = 2e68d6d8d834cdcc

bram_doutb[ 615] = 40eb63c01ed5210b

bram_doutb[ 616] = 76814ea31fe6bdec

bram_doutb[ 617] = 1e3360bb08d53330

bram_doutb[ 618] = 5860a9d65b9e3d12

bram_doutb[ 619] = f9e08473960615dc

bram_doutb[ 620] = 29e146de90661199

bram_doutb[ 621] = 043a1f53c062e233

bram_doutb[ 622] = bc6f43dc2b48fc48

bram_doutb[ 623] = c2eb5bac075345c4

bram_doutb[ 624] = eb35488b2629c37a

bram_doutb[ 625] = c48af28de932b7c0

bram_doutb[ 626] = ff22cba216a6e360

bram_doutb[ 627] = 0380a76b153ad66e

bram_doutb[ 628] = b1a02a3894573d0b

bram_doutb[ 629] = 24e2702fd4cecbc7

bram_doutb[ 630] = 6032b52f7e820de3

bram_doutb[ 631] = 2ac21331c388685d

bram_doutb[ 632] = d565fa4dc12e23e1

bram_doutb[ 633] = e3d19b7f56a62910

bram_doutb[ 634] = 7e53ae2bb39a8a0c

bram_doutb[ 635] = 9ff3d261b5d56e09

bram_doutb[ 636] = 03410955e91d38e4

bram_doutb[ 637] = 1739b6d232ebca20

bram_doutb[ 638] = 1673f08a1de65a5f

bram_doutb[ 639] = a3b424933d1c14d4

bram_doutb[ 640] = 2b1ede62006e5b00

bram_doutb[ 641] = 47fa7b1db0878c00

bram_doutb[ 642] = 7df6d26668fe82a5

bram_doutb[ 643] = 7e0025ca52c4c012

bram_doutb[ 644] = aac67508af9e17a0

bram_doutb[ 645] = c88f9416d223e35e

bram_doutb[ 646] = edf01d323a073606

bram_doutb[ 647] = 2314592ffa5a0600

bram_doutb[ 648] = 424849627466f3f3

bram_doutb[ 649] = 86fab6a9ff1f8744

bram_doutb[ 650] = ac4f8b50b46309e2

bram_doutb[ 651] = ea5243821f8d2690

bram_doutb[ 652] = 481f8eac5822b640

bram_doutb[ 653] = a771909684b1f400

bram_doutb[ 654] = 6f2395b1059ac654

bram_doutb[ 655] = 15c674aebb27b5c8

bram_doutb[ 656] = 09553273e354e86e

bram_doutb[ 657] = 052c4f69d689d678

bram_doutb[ 658] = d120a61643b48563

bram_doutb[ 659] = f2111d10bd95661b

bram_doutb[ 660] = 7c691cca18a90c08

bram_doutb[ 661] = b7b849c337d0d569

bram_doutb[ 662] = 58e9adae152c15e0

bram_doutb[ 663] = 3061cd7fad791a8b

bram_doutb[ 664] = 4b4d273b0fec9be4

bram_doutb[ 665] = 0fc9b8d1acb8132e

bram_doutb[ 666] = f2f707756b61c534

bram_doutb[ 667] = c67181ae0c330c70

bram_doutb[ 668] = 488290ee64d0f290

bram_doutb[ 669] = cb6bf469ed5e7156

bram_doutb[ 670] = 4d7e798688271092

bram_doutb[ 671] = 671cf22f89b261b9

bram_doutb[ 672] = a684f160439ed0e5

bram_doutb[ 673] = 1fa62ae0f457c1a0

bram_doutb[ 674] = b3d5ac73b30cb0a1

bram_doutb[ 675] = 205824d811877ad0

bram_doutb[ 676] = 201b875e16b3637c

bram_doutb[ 677] = 436c7ffb4761f618

bram_doutb[ 678] = 54bcb223c9bf5f95

bram_doutb[ 679] = 962394c506f7ed1d

bram_doutb[ 680] = f8e6c59e28cf70a2

bram_doutb[ 681] = 561860cfd1e64c60

bram_doutb[ 682] = de4478e6b28b39c0

bram_doutb[ 683] = 946158401d305a3c

bram_doutb[ 684] = 3cc48ca878facb1b

bram_doutb[ 685] = f70981ab5eebfec6

bram_doutb[ 686] = cc44f4302b666572

bram_doutb[ 687] = 781c3669d4515f30

bram_doutb[ 688] = 9ebf2d32a17cc42c

bram_doutb[ 689] = c88f7b65815f2580

bram_doutb[ 690] = df7aac043abdf60e

bram_doutb[ 691] = 39878167bfbbc051

bram_doutb[ 692] = 9203b62b18775b6b

bram_doutb[ 693] = a0f58fdeff2aeac8

bram_doutb[ 694] = f8f6db3bb8d75088

bram_doutb[ 695] = 6d2d2bceee3f97cf

bram_doutb[ 696] = 6a8943ce828498a4

bram_doutb[ 697] = c0d628241960b4be

bram_doutb[ 698] = 04640f223f681c64

bram_doutb[ 699] = 4a2572816c7a926f

bram_doutb[ 700] = 00cd97db448eaae2

bram_doutb[ 701] = bb882dbd64496dc3

bram_doutb[ 702] = 6d1e658e34ecdeda

bram_doutb[ 703] = ae6de3aaf2227ee0

bram_doutb[ 704] = 709fc6c39b97d8c6

bram_doutb[ 705] = 3c5efce980edcb41

bram_doutb[ 706] = 60f567bf7d9ee0b8

bram_doutb[ 707] = 675fa490bb12cbd0

bram_doutb[ 708] = 5f5f52e1d82a1105

bram_doutb[ 709] = 4a3593dd9a99b824

bram_doutb[ 710] = d86fb16748068928

bram_doutb[ 711] = c972c3c81f092686

bram_doutb[ 712] = c18678dd8b29565c

bram_doutb[ 713] = 7af4b12aa2df5e02

bram_doutb[ 714] = 33aeae3f7b3062e6

bram_doutb[ 715] = 22e8fe3377fcc500

bram_doutb[ 716] = 445a4423c2bb6e04

bram_doutb[ 717] = d09db7db76ec0bea

bram_doutb[ 718] = fbf8e65043f15587

bram_doutb[ 719] = 6e1f86ad9dba0a0e

bram_doutb[ 720] = a19b64f0035edc2c

bram_doutb[ 721] = c129f51cde710b1b

bram_doutb[ 722] = 722ac8ffaf75c9d8

bram_doutb[ 723] = 603dcee29a5069e0

bram_doutb[ 724] = acee4e312d11df44

bram_doutb[ 725] = 212493929f90b5ea

bram_doutb[ 726] = a1a5ecee1bd74a90

bram_doutb[ 727] = 5c1a234a651d5e3d

bram_doutb[ 728] = fa3afa53de14eb06

bram_doutb[ 729] = 8523fe60fb78259b

bram_doutb[ 730] = ba0cc971055176cc

bram_doutb[ 731] = 047dfdc46cb919f0

bram_doutb[ 732] = 236aa2526c379f62

bram_doutb[ 733] = 8ae764f0b9615f3c

bram_doutb[ 734] = d9dd693bf413c908

bram_doutb[ 735] = 81314f5d389c7336

bram_doutb[ 736] = ccf3728bdb171d1c

bram_doutb[ 737] = a5aceac5e46f962e

bram_doutb[ 738] = ed0e133ae1d2c245

bram_doutb[ 739] = decee50fe8ff5718

bram_doutb[ 740] = fcae901802cd82e0

bram_doutb[ 741] = 4b640255a2ebb7f7

bram_doutb[ 742] = 9f8687ce92cbdf00

bram_doutb[ 743] = 5e2e4fc8114105f2

bram_doutb[ 744] = 52fc3dc1fd24b460

bram_doutb[ 745] = 54b2add1c45258a8

bram_doutb[ 746] = 1d7fc086b63e05b0

bram_doutb[ 747] = c12aaafdb3814380

bram_doutb[ 748] = a53bb1664e36cf70

bram_doutb[ 749] = dc71708f693f0738

bram_doutb[ 750] = e1df64061f07dfba

bram_doutb[ 751] = 6829d890cc7cafb5

bram_doutb[ 752] = 36204c994a230f46

bram_doutb[ 753] = cdbca25e3e9ea755

bram_doutb[ 754] = 4a759e7cb4087ebd

bram_doutb[ 755] = 6011884326b24ce8

bram_doutb[ 756] = cbd390534a181266

bram_doutb[ 757] = 5f2abc73f582b3f7

bram_doutb[ 758] = 5e61313a2b113058

bram_doutb[ 759] = 6d6e4fb07cadbf80

bram_doutb[ 760] = f2f9c395b8dc5b16

bram_doutb[ 761] = 4211db0608468261

bram_doutb[ 762] = 9e649d9bb0ca67fd

bram_doutb[ 763] = c795d2a9394a69fd

bram_doutb[ 764] = de19121a28918e9e

bram_doutb[ 765] = 047138218a4f89a9

bram_doutb[ 766] = fdef015b34ffc1ac

bram_doutb[ 767] = 5d07122363a45bdc

file copy -force C:/CryptoProcessor_2022_23/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper.sysdef C:/CryptoProcessor_2022_23/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BRAM_memory -dir c:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {BRAM_memory} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Depth_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips BRAM_memory]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BRAM_memory' to 'BRAM_memory' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM_memory/BRAM_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BRAM_memory'...
generate_target all [get_files  c:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM_memory/BRAM_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BRAM_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BRAM_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BRAM_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BRAM_memory'...
catch { config_ip_cache -export [get_ips -all BRAM_memory] }
export_ip_user_files -of_objects [get_files c:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM_memory/BRAM_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM_memory/BRAM_memory.xci]
launch_runs -jobs 4 BRAM_memory_synth_1
[Mon Nov  7 19:40:52 2022] Launched BRAM_memory_synth_1...
Run output will be captured here: C:/CryptoProcessor_2022_23/project_1/project_1.runs/BRAM_memory_synth_1/runme.log
export_simulation -of_objects [get_files c:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM_memory/BRAM_memory.xci] -directory C:/CryptoProcessor_2022_23/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CryptoProcessor_2022_23/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CryptoProcessor_2022_23/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CryptoProcessor_2022_23/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CryptoProcessor_2022_23/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CryptoProcessor_2022_23/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CryptoProcessor_2022_23/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM_memory/BRAM_memory.xci] -no_script -reset -force -quiet
remove_files  -fileset BRAM_memory c:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM_memory/BRAM_memory.xci
INFO: [Project 1-386] Moving file 'c:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM_memory/BRAM_memory.xci' from fileset 'BRAM_memory' to fileset 'sources_1'.
file delete -force c:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM_memory
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/CryptoProcessor_2022_23/project_1/project_1.runs/cryptoprocessor_ComputeCoreWrapper_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2022_23\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2022_23\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2022_23\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1378.016 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 10:07:42 2022...
