{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 14:22:11 2019 " "Info: Processing started: Thu Oct 24 14:22:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Combinational_Logic_Lab -c Combinational_Logic_Lab " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Combinational_Logic_Lab -c Combinational_Logic_Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_21_dataflow.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_21_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_21_dataflow-behavioral " "Info: Found design unit 1: MUX_21_dataflow-behavioral" {  } { { "MUX_21_Dataflow.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/MUX_21_Dataflow.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_21_Dataflow " "Info: Found entity 1: MUX_21_Dataflow" {  } { { "MUX_21_Dataflow.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/MUX_21_Dataflow.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Info: Found entity 1: Test" {  } { { "Test.bdf" "" { Schematic "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/Test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_21_generic_behavioral.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_21_generic_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_21_Generic_Behavioral-behavioral " "Info: Found design unit 1: MUX_21_Generic_Behavioral-behavioral" {  } { { "MUX_21_Generic_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/MUX_21_Generic_Behavioral.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_21_Generic_Behavioral " "Info: Found entity 1: MUX_21_Generic_Behavioral" {  } { { "MUX_21_Generic_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/MUX_21_Generic_Behavioral.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_generic_behavioral.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_4_generic_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4_Generic_Behavioral-behavioral " "Info: Found design unit 1: MUX_4_Generic_Behavioral-behavioral" {  } { { "MUX_4_Generic_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/MUX_4_Generic_Behavioral.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_Generic_Behavioral " "Info: Found entity 1: MUX_4_Generic_Behavioral" {  } { { "MUX_4_Generic_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/MUX_4_Generic_Behavioral.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder_1bit-behavioral " "Info: Found design unit 1: FullAdder_1bit-behavioral" {  } { { "FullAdder_1bit.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/FullAdder_1bit.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_1bit " "Info: Found entity 1: FullAdder_1bit" {  } { { "FullAdder_1bit.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/FullAdder_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addsub_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub_1bit-behavioral " "Info: Found design unit 1: AddSub_1bit-behavioral" {  } { { "AddSub_1bit.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/AddSub_1bit.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AddSub_1bit " "Info: Found entity 1: AddSub_1bit" {  } { { "AddSub_1bit.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/AddSub_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_nbit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addsub_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub_nbit-behavioral " "Info: Found design unit 1: AddSub_nbit-behavioral" {  } { { "AddSub_nbit.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/AddSub_nbit.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AddSub_nbit " "Info: Found entity 1: AddSub_nbit" {  } { { "AddSub_nbit.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/AddSub_nbit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_nbit_generic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addsub_nbit_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub_nbit_Generic-behavioral " "Info: Found design unit 1: AddSub_nbit_Generic-behavioral" {  } { { "AddSub_nbit_Generic.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/AddSub_nbit_Generic.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AddSub_nbit_Generic " "Info: Found entity 1: AddSub_nbit_Generic" {  } { { "AddSub_nbit_Generic.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/AddSub_nbit_Generic.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risingedgedetector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file risingedgedetector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RisingEdgeDetector " "Info: Found entity 1: RisingEdgeDetector" {  } { { "RisingEdgeDetector.bdf" "" { Schematic "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/RisingEdgeDetector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Latch-behavioral " "Info: Found design unit 1: SR_Latch-behavioral" {  } { { "SR_Latch.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SR_Latch " "Info: Found entity 1: SR_Latch" {  } { { "SR_Latch.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch_en.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sr_latch_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Latch_EN-behavioral " "Info: Found design unit 1: SR_Latch_EN-behavioral" {  } { { "SR_Latch_EN.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SR_Latch_EN " "Info: Found entity 1: SR_Latch_EN" {  } { { "SR_Latch_EN.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch_en_behavioral.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sr_latch_en_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Latch_EN_Behavioral-behavioral " "Info: Found design unit 1: SR_Latch_EN_Behavioral-behavioral" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SR_Latch_EN_Behavioral " "Info: Found entity 1: SR_Latch_EN_Behavioral" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SR_Latch_EN_Behavioral " "Info: Elaborating entity \"SR_Latch_EN_Behavioral\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "QN SR_Latch_EN_Behavioral.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at SR_Latch_EN_Behavioral.vhd(12): used implicit default value for signal \"QN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q SR_Latch_EN_Behavioral.vhd(24) " "Warning (10631): VHDL Process Statement warning at SR_Latch_EN_Behavioral.vhd(24): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q SR_Latch_EN_Behavioral.vhd(24) " "Info (10041): Inferred latch for \"Q\" at SR_Latch_EN_Behavioral.vhd(24)" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Q\$latch " "Warning: Latch Q\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA S " "Warning: Ports D and ENA on the latch are fed by the same signal S" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "QN GND " "Warning (13410): Pin \"QN\" is stuck at GND" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "AddSub_nbit_Generic " "Warning: Ignored assignments for entity \"AddSub_nbit_Generic\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity AddSub_nbit_Generic -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity AddSub_nbit_Generic -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity AddSub_nbit_Generic -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity AddSub_nbit_Generic -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Combinational_Logic_Lab " "Warning: Ignored assignments for entity \"Combinational_Logic_Lab\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Combinational_Logic_Lab -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Combinational_Logic_Lab -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Combinational_Logic_Lab -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Combinational_Logic_Lab -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Info: Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Info: Implemented 2 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 14:22:14 2019 " "Info: Processing ended: Thu Oct 24 14:22:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
