17:53:29 INFO  : Registering command handlers for SDK TCF services
17:53:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\klosey\lab_3B\lab_3B.sdk\temp_xsdb_launch_script.tcl
17:53:33 INFO  : XSCT server has started successfully.
17:53:33 INFO  : Successfully done setting XSCT server connection channel  
17:53:34 INFO  : Processing command line option -hwspec C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf.
17:53:34 INFO  : Successfully done setting SDK workspace  
18:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
18:38:38 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:43:17 INFO  : ps7_init is completed.
18:43:17 INFO  : ps7_post_config is completed.
18:43:18 INFO  : Processor reset is completed for ps7_cortexa9_0
18:43:22 ERROR : Port COM3 is already in use.
18:43:53 INFO  : Processor reset is completed for ps7_cortexa9_0
18:43:53 ERROR : Port COM3 is already in use.
18:44:17 INFO  : Processor reset is completed for ps7_cortexa9_0
18:44:54 INFO  : Processor reset is completed for ps7_cortexa9_0
18:45:06 INFO  : Processor reset is completed for ps7_cortexa9_0
20:05:28 INFO  : Processor reset is completed for ps7_cortexa9_0
20:09:10 INFO  : Processor reset is completed for ps7_cortexa9_0
20:09:42 INFO  : Processor reset is completed for ps7_cortexa9_0
20:10:31 INFO  : Processor reset is completed for ps7_cortexa9_0
20:11:19 INFO  : Processor reset is completed for ps7_cortexa9_0
20:12:32 INFO  : Processor reset is completed for ps7_cortexa9_0
20:14:09 INFO  : Processor reset is completed for ps7_cortexa9_0
20:14:35 INFO  : Processor reset is completed for ps7_cortexa9_0
20:15:03 INFO  : Processor reset is completed for ps7_cortexa9_0
20:15:21 INFO  : Processor reset is completed for ps7_cortexa9_0
20:16:07 INFO  : Processor reset is completed for ps7_cortexa9_0
20:16:30 INFO  : Processor reset is completed for ps7_cortexa9_0
20:19:56 INFO  : Processor reset is completed for ps7_cortexa9_0
20:20:18 INFO  : Processor reset is completed for ps7_cortexa9_0
20:21:20 INFO  : Processor reset is completed for ps7_cortexa9_0
20:21:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:21:32 INFO  : Processor reset is completed for ps7_cortexa9_0
20:21:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:21:48 INFO  : Processor reset is completed for ps7_cortexa9_0
20:21:56 INFO  : Processor reset is completed for ps7_cortexa9_0
20:22:09 INFO  : Processor reset is completed for ps7_cortexa9_0
20:23:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
20:23:03 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:23:10 INFO  : ps7_init is completed.
20:23:10 INFO  : ps7_post_config is completed.
20:23:10 INFO  : Processor reset is completed for ps7_cortexa9_0
20:23:31 INFO  : Processor reset is completed for ps7_cortexa9_0
20:23:43 INFO  : Processor reset is completed for ps7_cortexa9_0
20:23:56 INFO  : Processor reset is completed for ps7_cortexa9_0
20:24:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
20:24:09 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:24:15 INFO  : Processor reset is completed for ps7_cortexa9_0
20:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
20:24:29 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:24:42 INFO  : ps7_init is completed.
20:24:42 INFO  : ps7_post_config is completed.
20:24:42 INFO  : Processor reset is completed for ps7_cortexa9_0
20:25:29 INFO  : Processor reset is completed for ps7_cortexa9_0
20:25:41 INFO  : Processor reset is completed for ps7_cortexa9_0
20:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
20:25:58 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:26:04 INFO  : ps7_init is completed.
20:26:04 INFO  : ps7_post_config is completed.
20:26:04 INFO  : Processor reset is completed for ps7_cortexa9_0
20:26:21 INFO  : Processor reset is completed for ps7_cortexa9_0
20:26:41 INFO  : Processor reset is completed for ps7_cortexa9_0
20:27:06 INFO  : Processor reset is completed for ps7_cortexa9_0
20:27:24 INFO  : Processor reset is completed for ps7_cortexa9_0
20:28:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:28:04 INFO  : Processor reset is completed for ps7_cortexa9_0
20:28:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
20:28:18 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:28:23 INFO  : ps7_init is completed.
20:28:23 INFO  : ps7_post_config is completed.
20:28:24 INFO  : Processor reset is completed for ps7_cortexa9_0
20:47:51 INFO  : Processor reset is completed for ps7_cortexa9_0
20:48:10 INFO  : Processor reset is completed for ps7_cortexa9_0
20:48:27 INFO  : Processor reset is completed for ps7_cortexa9_0
20:52:08 INFO  : Processor reset is completed for ps7_cortexa9_0
20:52:24 INFO  : Processor reset is completed for ps7_cortexa9_0
20:52:56 INFO  : Processor reset is completed for ps7_cortexa9_0
20:56:37 INFO  : Processor reset is completed for ps7_cortexa9_0
20:57:22 INFO  : Processor reset is completed for ps7_cortexa9_0
20:58:13 INFO  : Processor reset is completed for ps7_cortexa9_0
20:58:34 INFO  : Processor reset is completed for ps7_cortexa9_0
20:59:10 INFO  : Processor reset is completed for ps7_cortexa9_0
21:00:21 INFO  : Processor reset is completed for ps7_cortexa9_0
21:02:42 INFO  : Processor reset is completed for ps7_cortexa9_0
21:02:55 INFO  : Processor reset is completed for ps7_cortexa9_0
21:03:18 INFO  : Processor reset is completed for ps7_cortexa9_0
21:03:41 INFO  : Processor reset is completed for ps7_cortexa9_0
21:09:12 INFO  : Processor reset is completed for ps7_cortexa9_0
21:16:01 INFO  : Processor reset is completed for ps7_cortexa9_0
21:16:34 INFO  : Processor reset is completed for ps7_cortexa9_0
21:17:31 INFO  : Processor reset is completed for ps7_cortexa9_0
21:18:18 INFO  : Processor reset is completed for ps7_cortexa9_0
21:18:35 INFO  : Processor reset is completed for ps7_cortexa9_0
21:20:14 INFO  : Processor reset is completed for ps7_cortexa9_0
21:24:16 INFO  : Processor reset is completed for ps7_cortexa9_0
21:25:55 INFO  : Processor reset is completed for ps7_cortexa9_0
21:28:00 INFO  : Processor reset is completed for ps7_cortexa9_0
21:29:06 INFO  : Processor reset is completed for ps7_cortexa9_0
21:29:29 INFO  : Processor reset is completed for ps7_cortexa9_0
21:31:47 INFO  : Processor reset is completed for ps7_cortexa9_0
21:33:44 INFO  : Processor reset is completed for ps7_cortexa9_0
21:36:42 INFO  : Processor reset is completed for ps7_cortexa9_0
21:37:16 INFO  : Processor reset is completed for ps7_cortexa9_0
21:41:13 INFO  : Processor reset is completed for ps7_cortexa9_0
21:42:37 INFO  : Processor reset is completed for ps7_cortexa9_0
21:43:38 INFO  : Processor reset is completed for ps7_cortexa9_0
21:44:10 INFO  : Processor reset is completed for ps7_cortexa9_0
21:46:05 INFO  : Processor reset is completed for ps7_cortexa9_0
21:46:21 INFO  : Processor reset is completed for ps7_cortexa9_0
21:46:59 INFO  : Processor reset is completed for ps7_cortexa9_0
21:47:27 INFO  : Processor reset is completed for ps7_cortexa9_0
21:48:10 INFO  : Processor reset is completed for ps7_cortexa9_0
21:48:26 INFO  : Processor reset is completed for ps7_cortexa9_0
21:53:02 INFO  : Processor reset is completed for ps7_cortexa9_0
22:01:43 INFO  : Processor reset is completed for ps7_cortexa9_0
22:03:10 INFO  : Processor reset is completed for ps7_cortexa9_0
22:04:24 INFO  : Processor reset is completed for ps7_cortexa9_0
22:04:47 INFO  : Processor reset is completed for ps7_cortexa9_0
22:05:42 INFO  : Processor reset is completed for ps7_cortexa9_0
22:06:18 INFO  : Processor reset is completed for ps7_cortexa9_0
22:06:32 INFO  : Processor reset is completed for ps7_cortexa9_0
22:07:44 INFO  : Processor reset is completed for ps7_cortexa9_0
23:07:44 INFO  : Processor reset is completed for ps7_cortexa9_0
23:08:27 INFO  : Processor reset is completed for ps7_cortexa9_0
23:08:38 INFO  : Processor reset is completed for ps7_cortexa9_0
23:09:35 INFO  : Processor reset is completed for ps7_cortexa9_0
23:11:21 INFO  : Processor reset is completed for ps7_cortexa9_0
23:12:17 INFO  : Processor reset is completed for ps7_cortexa9_0
23:12:37 INFO  : Processor reset is completed for ps7_cortexa9_0
23:13:04 INFO  : Processor reset is completed for ps7_cortexa9_0
23:13:16 INFO  : Processor reset is completed for ps7_cortexa9_0
23:13:29 INFO  : Processor reset is completed for ps7_cortexa9_0
23:16:42 INFO  : Processor reset is completed for ps7_cortexa9_0
23:17:11 INFO  : Processor reset is completed for ps7_cortexa9_0
23:18:34 INFO  : Processor reset is completed for ps7_cortexa9_0
23:19:33 INFO  : Processor reset is completed for ps7_cortexa9_0
23:19:51 INFO  : Processor reset is completed for ps7_cortexa9_0
23:20:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
23:20:08 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:20:13 INFO  : ps7_init is completed.
23:20:13 INFO  : ps7_post_config is completed.
23:20:13 INFO  : Processor reset is completed for ps7_cortexa9_0
23:21:22 INFO  : Processor reset is completed for ps7_cortexa9_0
23:22:08 INFO  : Processor reset is completed for ps7_cortexa9_0
23:34:29 INFO  : Processor reset is completed for ps7_cortexa9_0
23:34:56 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:26:05 INFO  : Registering command handlers for SDK TCF services
16:26:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\klosey\lab_3B\lab_3B.sdk\temp_xsdb_launch_script.tcl
16:26:09 INFO  : XSCT server has started successfully.
16:26:11 INFO  : Processing command line option -hwspec C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf.
16:26:11 INFO  : Successfully done setting XSCT server connection channel  
16:26:11 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:26:11 INFO  : Successfully done setting SDK workspace  
16:26:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
16:27:05 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:27:23 INFO  : ps7_init is completed.
16:27:23 INFO  : ps7_post_config is completed.
16:27:23 INFO  : Processor reset is completed for ps7_cortexa9_0
16:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:35 INFO  : Registering command handlers for SDK TCF services
16:42:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\klosey\lab_3B\lab_3B.sdk\temp_xsdb_launch_script.tcl
16:42:40 INFO  : XSCT server has started successfully.
16:42:40 INFO  : Successfully done setting XSCT server connection channel  
16:42:41 INFO  : Successfully done setting SDK workspace  
16:42:41 INFO  : Processing command line option -hwspec C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf.
16:42:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:43:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:05 INFO  : Registering command handlers for SDK TCF services
16:47:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\klosey\lab_3B\lab_3B.sdk\temp_xsdb_launch_script.tcl
16:47:11 INFO  : XSCT server has started successfully.
16:47:17 INFO  : Successfully done setting XSCT server connection channel  
16:47:17 INFO  : Processing command line option -hwspec C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf.
16:47:17 INFO  : Successfully done setting SDK workspace  
16:47:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:47:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
16:47:29 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:47:46 INFO  : ps7_init is completed.
16:47:46 INFO  : ps7_post_config is completed.
16:47:46 INFO  : Processor reset is completed for ps7_cortexa9_0
16:48:44 INFO  : Processor reset is completed for ps7_cortexa9_0
16:51:41 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:20:08 INFO  : Registering command handlers for SDK TCF services
18:20:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\klosey\lab_3B\lab_3B.sdk\temp_xsdb_launch_script.tcl
18:20:12 INFO  : XSCT server has started successfully.
18:20:12 INFO  : Successfully done setting XSCT server connection channel  
18:20:17 INFO  : Successfully done setting SDK workspace  
18:20:17 INFO  : Processing command line option -hwspec C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf.
18:20:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:20:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
18:20:24 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:20:38 INFO  : ps7_init is completed.
18:20:38 INFO  : ps7_post_config is completed.
18:20:39 INFO  : Processor reset is completed for ps7_cortexa9_0
18:24:05 INFO  : Processor reset is completed for ps7_cortexa9_0
18:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
18:24:30 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:24:36 INFO  : ps7_init is completed.
18:24:36 INFO  : ps7_post_config is completed.
18:24:36 INFO  : Processor reset is completed for ps7_cortexa9_0
18:29:25 INFO  : Processor reset is completed for ps7_cortexa9_0
18:30:12 INFO  : Processor reset is completed for ps7_cortexa9_0
18:31:16 INFO  : Processor reset is completed for ps7_cortexa9_0
18:31:52 INFO  : Processor reset is completed for ps7_cortexa9_0
18:33:24 INFO  : Processor reset is completed for ps7_cortexa9_0
18:34:40 INFO  : Processor reset is completed for ps7_cortexa9_0
18:35:00 INFO  : Processor reset is completed for ps7_cortexa9_0
18:35:16 INFO  : Processor reset is completed for ps7_cortexa9_0
19:07:13 INFO  : Processor reset is completed for ps7_cortexa9_0
19:08:08 INFO  : Processor reset is completed for ps7_cortexa9_0
19:09:36 INFO  : Processor reset is completed for ps7_cortexa9_0
19:12:19 INFO  : Processor reset is completed for ps7_cortexa9_0
19:13:52 INFO  : Processor reset is completed for ps7_cortexa9_0
19:16:02 INFO  : Processor reset is completed for ps7_cortexa9_0
19:16:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
19:16:32 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:16:37 INFO  : ps7_init is completed.
19:16:37 INFO  : ps7_post_config is completed.
19:16:38 INFO  : Processor reset is completed for ps7_cortexa9_0
19:16:52 INFO  : Processor reset is completed for ps7_cortexa9_0
19:38:59 INFO  : Processor reset is completed for ps7_cortexa9_0
20:02:39 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:29:41 INFO  : Registering command handlers for SDK TCF services
20:29:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\klosey\lab_3B\lab_3B.sdk\temp_xsdb_launch_script.tcl
20:29:45 INFO  : XSCT server has started successfully.
20:29:48 INFO  : Successfully done setting XSCT server connection channel  
20:29:49 INFO  : Processing command line option -hwspec C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf.
20:29:49 INFO  : Successfully done setting SDK workspace  
20:29:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:29:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553351" && level==0} -index 1' command is executed.
20:30:48 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:31:01 INFO  : ps7_init is completed.
20:31:01 INFO  : ps7_post_config is completed.
20:31:02 INFO  : Processor reset is completed for ps7_cortexa9_0
20:31:02 ERROR : No such port: COM5
20:31:22 INFO  : Processor reset is completed for ps7_cortexa9_0
20:31:29 INFO  : Processor reset is completed for ps7_cortexa9_0
20:33:06 INFO  : Processor reset is completed for ps7_cortexa9_0
20:33:38 INFO  : Processor reset is completed for ps7_cortexa9_0
20:33:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:33:57 INFO  : Processor reset is completed for ps7_cortexa9_0
20:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553351" && level==0} -index 1' command is executed.
20:34:17 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:34:23 INFO  : ps7_init is completed.
20:34:23 INFO  : ps7_post_config is completed.
20:34:23 INFO  : Processor reset is completed for ps7_cortexa9_0
20:35:38 INFO  : Processor reset is completed for ps7_cortexa9_0
20:35:48 INFO  : Processor reset is completed for ps7_cortexa9_0
20:52:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553351" && level==0} -index 1' command is executed.
20:52:22 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:52:27 INFO  : Processor reset is completed for ps7_cortexa9_0
20:52:34 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:04:33 INFO  : Registering command handlers for SDK TCF services
21:04:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\klosey\lab_3B\lab_3B.sdk\temp_xsdb_launch_script.tcl
21:04:37 INFO  : XSCT server has started successfully.
21:04:39 INFO  : Processing command line option -hwspec C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf.
21:04:39 INFO  : Successfully done setting XSCT server connection channel  
21:04:39 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:04:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538571770800,  Project:1538387523584
21:04:42 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf.
21:04:42 INFO  : Successfully done setting SDK workspace  
21:04:42 INFO  : Copied contents of C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:04:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:04:59 INFO  : 
21:05:00 INFO  : Updating hardware inferred compiler options for lab_3B.
21:05:00 INFO  : Clearing existing target manager status.
21:05:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553351" && level==0} -index 1' command is executed.
21:05:16 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:05:26 INFO  : Processor reset is completed for ps7_cortexa9_0
21:05:57 INFO  : Processor reset is completed for ps7_cortexa9_0
21:07:27 INFO  : Processor reset is completed for ps7_cortexa9_0
21:09:29 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:09:51 INFO  : Registering command handlers for SDK TCF services
21:09:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\klosey\lab_3B\lab_3B.sdk\temp_xsdb_launch_script.tcl
21:09:54 INFO  : XSCT server has started successfully.
21:09:56 INFO  : Successfully done setting XSCT server connection channel  
21:09:56 INFO  : Processing command line option -hwspec C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf.
21:09:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:09:56 INFO  : Successfully done setting SDK workspace  
21:12:08 INFO  : Processor reset is completed for ps7_cortexa9_0
21:13:32 INFO  : Processor reset is completed for ps7_cortexa9_0
21:14:01 INFO  : Processor reset is completed for ps7_cortexa9_0
21:14:33 INFO  : Processor reset is completed for ps7_cortexa9_0
21:14:53 INFO  : Processor reset is completed for ps7_cortexa9_0
21:16:37 INFO  : Processor reset is completed for ps7_cortexa9_0
21:17:34 INFO  : Processor reset is completed for ps7_cortexa9_0
21:17:56 INFO  : Processor reset is completed for ps7_cortexa9_0
21:18:37 INFO  : Processor reset is completed for ps7_cortexa9_0
21:19:44 INFO  : Processor reset is completed for ps7_cortexa9_0
21:21:19 INFO  : Processor reset is completed for ps7_cortexa9_0
21:28:07 INFO  : Processor reset is completed for ps7_cortexa9_0
21:28:45 INFO  : Processor reset is completed for ps7_cortexa9_0
21:28:52 INFO  : Processor reset is completed for ps7_cortexa9_0
21:29:31 INFO  : Processor reset is completed for ps7_cortexa9_0
21:30:00 INFO  : Processor reset is completed for ps7_cortexa9_0
21:30:26 INFO  : Processor reset is completed for ps7_cortexa9_0
21:31:04 INFO  : Processor reset is completed for ps7_cortexa9_0
21:32:05 INFO  : Processor reset is completed for ps7_cortexa9_0
21:37:31 INFO  : Processor reset is completed for ps7_cortexa9_0
21:37:41 INFO  : Processor reset is completed for ps7_cortexa9_0
21:38:17 INFO  : Processor reset is completed for ps7_cortexa9_0
21:39:27 INFO  : Processor reset is completed for ps7_cortexa9_0
21:40:01 INFO  : Processor reset is completed for ps7_cortexa9_0
21:40:13 INFO  : Processor reset is completed for ps7_cortexa9_0
21:40:26 INFO  : Processor reset is completed for ps7_cortexa9_0
21:40:55 INFO  : Processor reset is completed for ps7_cortexa9_0
21:41:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553351" && level==0} -index 1' command is executed.
21:41:28 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:41:33 INFO  : ps7_init is completed.
21:41:33 INFO  : ps7_post_config is completed.
21:41:33 INFO  : Processor reset is completed for ps7_cortexa9_0
21:41:55 INFO  : Processor reset is completed for ps7_cortexa9_0
21:42:09 INFO  : Processor reset is completed for ps7_cortexa9_0
21:42:24 INFO  : Processor reset is completed for ps7_cortexa9_0
21:42:39 INFO  : Processor reset is completed for ps7_cortexa9_0
21:43:20 INFO  : Processor reset is completed for ps7_cortexa9_0
21:43:36 INFO  : Processor reset is completed for ps7_cortexa9_0
21:43:51 INFO  : Processor reset is completed for ps7_cortexa9_0
21:44:03 INFO  : Processor reset is completed for ps7_cortexa9_0
21:44:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553351" && level==0} -index 1' command is executed.
21:44:33 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:44:38 INFO  : ps7_init is completed.
21:44:39 INFO  : ps7_post_config is completed.
21:44:39 INFO  : Processor reset is completed for ps7_cortexa9_0
21:44:59 INFO  : Processor reset is completed for ps7_cortexa9_0
21:45:16 INFO  : Processor reset is completed for ps7_cortexa9_0
21:46:08 INFO  : Processor reset is completed for ps7_cortexa9_0
21:46:26 INFO  : Processor reset is completed for ps7_cortexa9_0
21:46:35 INFO  : Processor reset is completed for ps7_cortexa9_0
21:46:53 INFO  : Processor reset is completed for ps7_cortexa9_0
21:47:52 INFO  : Processor reset is completed for ps7_cortexa9_0
21:48:03 INFO  : Processor reset is completed for ps7_cortexa9_0
21:48:34 INFO  : Processor reset is completed for ps7_cortexa9_0
21:50:58 INFO  : Processor reset is completed for ps7_cortexa9_0
21:51:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:51:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:51:35 INFO  : Processor reset is completed for ps7_cortexa9_0
21:53:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:53:31 INFO  : Processor reset is completed for ps7_cortexa9_0
21:54:21 INFO  : Processor reset is completed for ps7_cortexa9_0
21:54:47 INFO  : Processor reset is completed for ps7_cortexa9_0
21:54:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553351" && level==0} -index 1' command is executed.
21:54:58 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:55:06 INFO  : Processor reset is completed for ps7_cortexa9_0
21:55:16 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

21:55:16 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
21:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553351" && level==0} -index 1' command is executed.
21:55:28 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:55:33 INFO  : ps7_init is completed.
21:55:33 INFO  : ps7_post_config is completed.
21:55:33 INFO  : Processor reset is completed for ps7_cortexa9_0
21:55:45 INFO  : Processor reset is completed for ps7_cortexa9_0
21:56:32 INFO  : Processor reset is completed for ps7_cortexa9_0
21:57:16 INFO  : Processor reset is completed for ps7_cortexa9_0
21:59:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:59:10 INFO  : Processor reset is completed for ps7_cortexa9_0
22:01:02 INFO  : Processor reset is completed for ps7_cortexa9_0
22:01:14 INFO  : Processor reset is completed for ps7_cortexa9_0
22:01:24 INFO  : Processor reset is completed for ps7_cortexa9_0
22:03:35 INFO  : Processor reset is completed for ps7_cortexa9_0
22:03:50 INFO  : Processor reset is completed for ps7_cortexa9_0
22:04:49 INFO  : Processor reset is completed for ps7_cortexa9_0
22:08:38 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
22:18:59 INFO  : Registering command handlers for SDK TCF services
22:19:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\klosey\lab_3B\lab_3B.sdk\temp_xsdb_launch_script.tcl
22:19:03 INFO  : XSCT server has started successfully.
22:19:05 INFO  : Processing command line option -hwspec C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf.
22:19:05 INFO  : Successfully done setting XSCT server connection channel  
22:19:08 INFO  : Successfully done setting SDK workspace  
22:19:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:19:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538576265638,  Project:1538571770800
22:19:08 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf.
22:19:08 INFO  : Copied contents of C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:19:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:19:19 INFO  : 
22:19:20 INFO  : Updating hardware inferred compiler options for lab_3B.
22:19:20 INFO  : Clearing existing target manager status.
22:19:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553351" && level==0} -index 1' command is executed.
22:19:33 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:19:46 INFO  : Processor reset is completed for ps7_cortexa9_0
22:21:49 INFO  : Processor reset is completed for ps7_cortexa9_0
22:22:42 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
22:23:02 INFO  : Registering command handlers for SDK TCF services
22:23:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\klosey\lab_3B\lab_3B.sdk\temp_xsdb_launch_script.tcl
22:23:06 INFO  : XSCT server has started successfully.
22:23:07 INFO  : Processing command line option -hwspec C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf.
22:23:07 INFO  : Successfully done setting XSCT server connection channel  
22:23:11 INFO  : Successfully done setting SDK workspace  
22:23:11 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:23:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553351" && level==0} -index 1' command is executed.
22:23:19 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:24:10 INFO  : ps7_init is completed.
22:24:10 INFO  : ps7_post_config is completed.
22:24:10 INFO  : Processor reset is completed for ps7_cortexa9_0
22:24:40 INFO  : Processor reset is completed for ps7_cortexa9_0
22:24:50 INFO  : Processor reset is completed for ps7_cortexa9_0
22:25:22 INFO  : Processor reset is completed for ps7_cortexa9_0
22:25:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553351" && level==0} -index 1' command is executed.
22:26:09 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:26:21 INFO  : ps7_init is completed.
22:26:21 INFO  : ps7_post_config is completed.
22:26:21 INFO  : Processor reset is completed for ps7_cortexa9_0
22:30:23 INFO  : Processor reset is completed for ps7_cortexa9_0
22:32:07 INFO  : Processor reset is completed for ps7_cortexa9_0
22:32:34 INFO  : Processor reset is completed for ps7_cortexa9_0
22:36:19 INFO  : Processor reset is completed for ps7_cortexa9_0
22:37:07 INFO  : Processor reset is completed for ps7_cortexa9_0
22:39:19 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
22:39:19 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
22:41:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
22:41:48 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:42:18 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

22:42:18 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
22:42:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
22:42:26 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:42:30 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

22:42:30 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
22:42:37 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

22:42:37 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
22:42:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
22:42:43 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:42:47 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

22:42:47 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
22:42:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
22:43:27 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:43:31 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

22:43:31 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
22:43:46 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

22:43:46 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
22:44:07 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

22:44:07 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
22:44:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
22:44:19 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:44:26 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
22:44:59 INFO  : Registering command handlers for SDK TCF services
22:45:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\klosey\lab_3B\lab_3B.sdk\temp_xsdb_launch_script.tcl
22:45:04 INFO  : XSCT server has started successfully.
22:45:08 INFO  : Successfully done setting XSCT server connection channel  
22:45:10 INFO  : Processing command line option -hwspec C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf.
22:45:10 INFO  : Successfully done setting SDK workspace  
22:45:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
22:45:19 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:45:37 INFO  : ps7_init is completed.
22:45:37 INFO  : ps7_post_config is completed.
22:45:37 INFO  : Processor reset is completed for ps7_cortexa9_0
22:45:39 ERROR : No such port: COM7
22:46:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:46:20 INFO  : Processor reset is completed for ps7_cortexa9_0
22:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
22:47:12 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:47:18 INFO  : ps7_init is completed.
22:47:18 INFO  : ps7_post_config is completed.
22:47:19 INFO  : Processor reset is completed for ps7_cortexa9_0
22:48:12 INFO  : Processor reset is completed for ps7_cortexa9_0
22:50:28 INFO  : Processor reset is completed for ps7_cortexa9_0
22:51:07 INFO  : Processor reset is completed for ps7_cortexa9_0
22:52:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538578205478,  Project:1538576265638
22:52:24 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:52:32 INFO  : Copied contents of C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:52:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:52:44 INFO  : 
22:52:45 INFO  : Updating hardware inferred compiler options for lab_3B.
22:52:45 INFO  : Clearing existing target manager status.
22:52:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
22:52:55 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:53:06 INFO  : ps7_init is completed.
22:53:06 INFO  : ps7_post_config is completed.
22:53:07 INFO  : Processor reset is completed for ps7_cortexa9_0
22:53:08 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Target selection failed.
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:806)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:311)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
22:53:09 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
22:53:34 INFO  : Registering command handlers for SDK TCF services
22:53:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\klosey\lab_3B\lab_3B.sdk\temp_xsdb_launch_script.tcl
22:53:37 INFO  : XSCT server has started successfully.
22:53:37 INFO  : Successfully done setting XSCT server connection channel  
22:53:39 INFO  : Successfully done setting SDK workspace  
22:53:39 INFO  : Processing command line option -hwspec C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper.hdf.
22:53:39 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:55:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
22:55:49 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:55:50 INFO  : Processor reset is completed for ps7_cortexa9_0
22:56:41 INFO  : Processor reset is completed for ps7_cortexa9_0
22:57:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553177" && level==0} -index 1' command is executed.
22:57:12 INFO  : FPGA configured successfully with bitstream "C:/Users/klosey/lab_3B/lab_3B.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:57:27 INFO  : Processor reset is completed for ps7_cortexa9_0
22:57:56 INFO  : Processor reset is completed for ps7_cortexa9_0
22:58:38 INFO  : Processor reset is completed for ps7_cortexa9_0
22:59:57 INFO  : Processor reset is completed for ps7_cortexa9_0
