$date
	Thu Nov 20 21:07:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10us
$end
$scope module reg64_tb $end
$var wire 64 ! q [63:0] $end
$var reg 1 " clk $end
$var reg 64 # d [63:0] $end
$var reg 1 $ rst $end
$var reg 1 % we $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 64 & d [63:0] $end
$var wire 1 $ rst $end
$var wire 1 % we $end
$var reg 64 ' q [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b1101111010101101101111101110111111011110101011011011111011101111 &
0%
1$
b1101111010101101101111101110111111011110101011011011111011101111 #
0"
b0 !
$end
#100
1"
#200
0"
b100100011010001010110011110001001101010111100110111101111 #
b100100011010001010110011110001001101010111100110111101111 &
1%
0$
#300
b100100011010001010110011110001001101010111100110111101111 !
b100100011010001010110011110001001101010111100110111101111 '
1"
#400
0"
b1111111111111111111111111111111111111111111111111111111111111111 #
b1111111111111111111111111111111111111111111111111111111111111111 &
0%
#500
1"
#600
0"
b1010010110100101101001011010010110100101101001011010010110100101 #
b1010010110100101101001011010010110100101101001011010010110100101 &
1%
#700
b1010010110100101101001011010010110100101101001011010010110100101 !
b1010010110100101101001011010010110100101101001011010010110100101 '
1"
#800
0"
