0.6
2019.1
May 24 2019
15:06:07
C:/Users/RAGHAV/Desktop/Cache Controller/Cache_Controller_FPGA_Implementation_Project/Cache_Controller_FPGA_Implementation_Project.sim/sim_1/behav/xsim/glbl.v,1573412823,verilog,,,,glbl,,,,,,,,
C:/Users/RAGHAV/Desktop/Cache Controller/Cache_Controller_FPGA_Implementation_Project/Cache_Controller_FPGA_Implementation_Project.srcs/sim_1/new/TB_READ.v,1573412824,verilog,,,,TB_READ,,,,,,,,
C:/Users/RAGHAV/Desktop/Cache Controller/Cache_Controller_FPGA_Implementation_Project/Cache_Controller_FPGA_Implementation_Project.srcs/sources_1/new/CACHE_CONTROLLER.v,1573984909,verilog,,C:/Users/RAGHAV/Desktop/Cache Controller/Cache_Controller_FPGA_Implementation_Project/Cache_Controller_FPGA_Implementation_Project.srcs/sim_1/new/TB_READ.v,,CACHE_CONTROLLER,,,,,,,,
