<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/ocmb/common/procedures/xml/error_info/pmic_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2019,2024                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->

<!-- Note: the PMIC errors all flow through to catchall errors -->
<!--       as a result, only the catchall errors have deconfigures -->
<!--       non-catchall errors will be logged as recovered, -->
<!--        prior to asserting catchalls -->

<hwpErrors>


  <hwpError>
    <rc>RC_I2C_PMIC_INVALID_READ_SIZE</rc>
    <description>
       The number of bytes returned from the read did not match
       the expected value.
    </description>
    <ffdc>TARGET</ffdc>
    <ffdc>ADDRESS</ffdc>
    <ffdc>SIZE_RETURNED</ffdc>
    <ffdc>SIZE_REQUESTED</ffdc>
    <callout>
      <target>TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_CHIP_NOT_RECOGNIZED</rc>
    <description>
       The PMIC identifier register contents did not match any known chip.
    </description>
    <ffdc>PMIC_TARGET</ffdc>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>VENDOR_ID</ffdc>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <hw>
        <hwid>VPD_PART</hwid>
        <refTarget>OCMB_TARGET</refTarget>
      </hw>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_VOLTAGE_OUT_OF_RANGE</rc>
    <description>
       The voltage from the SPD and offset combination or bias operation was out of range for the PMIC.
    </description>
    <ffdc>PMIC_TARGET</ffdc>
    <ffdc>VOLTAGE_BITMAP</ffdc>
    <ffdc>RAIL</ffdc>
    <ffdc>BASE_VOLTAGE</ffdc>
    <ffdc>SPD_OFFSET</ffdc>
    <ffdc>EFD_OFFSET</ffdc>
    <ffdc>OCMB_TARGET</ffdc>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <hw>
        <hwid>VPD_PART</hwid>
        <refTarget>OCMB_TARGET</refTarget>
      </hw>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_RANGE_CONVERSION_OVERFLOW</rc>
    <description>
       Converting voltage between PMIC switch node range 1 to 0 caused an overflow
    </description>
    <ffdc>PMIC_TARGET</ffdc>
    <ffdc>RANGE_0_VOLT</ffdc>
    <ffdc>RANGE_1_VOLT</ffdc>
    <ffdc>RAIL</ffdc>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_ORDER_OUT_OF_RANGE</rc>
    <description>
       The sequence order specified by the SPD was out of range for the PMIC (max 4)
    </description>
    <ffdc>PMIC_TARGET</ffdc>
    <ffdc>RAIL</ffdc>
    <ffdc>ORDER</ffdc>
    <ffdc>OCMB_TARGET</ffdc>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <hw>
        <hwid>VPD_PART</hwid>
        <refTarget>OCMB_TARGET</refTarget>
      </hw>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_DELAY_OUT_OF_RANGE</rc>
    <description>
       The sequence delay specified by the SPD was out of range for the PMIC (max bitmap: 0b111)
    </description>
    <ffdc>PMIC_TARGET</ffdc>
    <ffdc>RAIL</ffdc>
    <ffdc>DELAY</ffdc>
    <ffdc>OCMB_TARGET</ffdc>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <hw>
        <hwid>VPD_PART</hwid>
        <refTarget>OCMB_TARGET</refTarget>
      </hw>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_GPIO_INPUT_PORT_TIMEOUT</rc>
    <description>
       Polling timeout for the GPIO input port while attempting initial communication
       with PMIC.
    </description>
    <ffdc>GPIO</ffdc>
    <ffdc>PMIC_PAIR_BIT</ffdc>
    <ffdc>TARGET</ffdc>
    <callout>
      <target>TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_NOT_ENABLED</rc>
    <description>
       After running pmic_enable, the PMIC VR Enable bit did not remain set.
       Therefore, the PMIC did not enable successfully.
    </description>
    <ffdc>PMIC_TARGET</ffdc>
    <ffdc>OCMB_TARGET</ffdc>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>LOW</priority>
    </callout>
    <deconfigure>
      <target>OCMB_TARGET</target>
    </deconfigure>
    <gard>
      <target>OCMB_TARGET</target>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_STATUS_ERRORS</rc>
    <description>
       After running pmic_enable, one or more error status bits were set on the PMICs of this OCMB.
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>PMIC_TARGET</ffdc>
    <ffdc>R04_VALUE</ffdc>
    <ffdc>R05_VALUE</ffdc>
    <ffdc>R06_VALUE</ffdc>
    <ffdc>R08_VALUE</ffdc>
    <ffdc>R09_VALUE</ffdc>
    <ffdc>R0A_VALUE</ffdc>
    <ffdc>R0B_VALUE</ffdc>
    <ffdc>R33_VALUE</ffdc>
    <ffdc>R73_VALUE</ffdc>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>LOW</priority>
    </callout>
    <deconfigure>
      <target>OCMB_TARGET</target>
    </deconfigure>
    <gard>
      <target>OCMB_TARGET</target>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_MISMATCHING_VENDOR_IDS</rc>
    <description>
       The PMIC vendor ID defined in the SPD did not match the ID of the PMIC.
       Exiting due to possibly incorrect voltage settings.
    </description>
    <ffdc>VENDOR_ATTR</ffdc>
    <ffdc>VENDOR_REG</ffdc>
    <ffdc>PMIC_TARGET</ffdc>
    <ffdc>OCMB_TARGET</ffdc>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <hw>
        <hwid>VPD_PART</hwid>
        <refTarget>OCMB_TARGET</refTarget>
      </hw>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_MISMATCHING_REVISIONS</rc>
    <description>
       The PMIC revision register value did not match the SPD value.
       Exiting due to possibly incorrect voltage settings.
    </description>
    <ffdc>REVISION_ATTR</ffdc>
    <ffdc>REVISION_REG</ffdc>
    <ffdc>PMIC_TARGET</ffdc>
    <ffdc>OCMB_TARGET</ffdc>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <hw>
        <hwid>VPD_PART</hwid>
        <refTarget>OCMB_TARGET</refTarget>
      </hw>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

   <hwpError>
    <rc>RC_PMIC_NOT_DDR5_REVISION</rc>
    <description>
       The PMIC revision value did not match TI REV 23 or greater.
       Exiting to avoid applying DDR5 only procedures.
    </description>
    <ffdc>PMIC_REVISION</ffdc>
    <ffdc>PMIC_TARGET</ffdc>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_MISMATCHING_REVISIONS_DDR5</rc>
    <description>
       The PMIC revision value did not match TI REV 23.
       Exiting to avoid applying DDR5 only procedures.
    </description>
    <ffdc>REVISION_ATTR</ffdc>
    <ffdc>REVISION_REG</ffdc>
    <ffdc>PMIC_TARGET</ffdc>
    <ffdc>OCMB_TARGET</ffdc>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <hw>
        <hwid>VPD_PART</hwid>
        <refTarget>OCMB_TARGET</refTarget>
      </hw>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_VIN_BULK_BELOW_TOLERANCE</rc>
    <description>
       The VIN_BULK read by the PMIC ADC was below the minimum tolerance.
    </description>
    <ffdc>NOMINAL_MV</ffdc>
    <ffdc>MINIMUM_MV</ffdc>
    <ffdc>ACTUAL_MV</ffdc>
    <ffdc>PMIC_TARGET</ffdc>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_EFUSE_BLOWN</rc>
    <description>
       PMIC EFUSE data shows VIN to be out of valid range,
       indicating the EFUSE must be blown. Before the EFUSE is enabled VIN
       should be below the EFUSE_OFF_HIGH threshold, and after it should be
       between EFUSE_ON_LOW and EFUSE_ON_HIGH.
    </description>
    <ffdc>EFUSE_DATA</ffdc>
    <ffdc>THRESHOLD_LOW</ffdc>
    <ffdc>THRESHOLD_HIGH</ffdc>
    <ffdc>PMIC_TARGET</ffdc>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_INVALID_PMIC_TARGET_CONFIG</rc>
    <description>
       Expected to see 2 PMICs on the provided OCMB_TARGET in order to
       properly perform pmic_enable.
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>NUM_PMICS</ffdc>
    <ffdc>EXPECTED_PMICS</ffdc>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>OCMB_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <rc>RC_INVALID_PMIC_GI2C_TARGET_CONFIG</rc>
    <description>
       Expected 4 GENERICI2CRESPONDER targets and at least 2 PMICs in order to
       properly perform 4U pmic_enable.
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>NUM_GI2CS</ffdc>
    <ffdc>NUM_PMICS</ffdc>
    <ffdc>EXPECTED_GI2CS</ffdc>
    <ffdc>EXPECTED_MIN_PMICS</ffdc>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>OCMB_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_ENABLE_FAIL</rc>
    <description>
       A PMIC had errors during pmic_enable. See previous recoverable errors to further diagnose.
       Note: this return code is used for OCMB without PMIC redundancy
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>PMIC_TARGET</ffdc>
    <ffdc>RETURN_CODE</ffdc>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>OCMB_TARGET</target>
    </deconfigure>
    <gard>
      <target>OCMB_TARGET</target>
    </gard>
    <deconfigure>
      <target>PMIC_TARGET</target>
    </deconfigure>
    <gard>
      <target>PMIC_TARGET</target>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_ENABLE_FAIL_DDR5_2U</rc>
    <description>
       A DDR5 2U PMIC had errors during pmic_enable. See previous recoverable errors to further diagnose.
       Note: this return code is used for OCMB without PMIC redundancy
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>PMIC_TARGET</ffdc>
    <ffdc>RETURN_CODE</ffdc>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>OCMB_TARGET</target>
    </deconfigure>
    <gard>
      <target>OCMB_TARGET</target>
    </gard>
    <deconfigure>
      <target>PMIC_TARGET</target>
    </deconfigure>
    <gard>
      <target>PMIC_TARGET</target>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_ENABLE_FAIL_DDR5_4U</rc>
    <description>
       A DDR5 4U PMIC had errors during pmic_health_check_ddr5.
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>PMIC_TARGET</ffdc>
    <ffdc>RETURN_CODE</ffdc>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_HEALTH_CHECK_FAIL_MNFG_MODE_DDR5_4U</rc>
    <description>
       A DDR5 4U PMIC had aggregate state other than N_PLUS_1 when running health check in manufacturing mode.
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>N_MODE_PMIC0</ffdc>
    <ffdc>N_MODE_PMIC1</ffdc>
    <ffdc>N_MODE_PMIC2</ffdc>
    <ffdc>N_MODE_PMIC3</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>OCMB_TARGET</target>
    </deconfigure>
    <gard>
      <target>OCMB_TARGET</target>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_NON_REDUNDANT_FAIL</rc>
    <description>
       A PMIC had errors during pmic_enable and does not have a redundant backup.
       See previous recoverable errors to further diagnose.
       Note: this return code is used for OCMB without PMIC redundancy
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>PMIC_TARGET</ffdc>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <target>PMIC_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>OCMB_TARGET</target>
    </deconfigure>
    <gard>
      <target>OCMB_TARGET</target>
    </gard>
    <deconfigure>
      <target>PMIC_TARGET</target>
    </deconfigure>
    <gard>
      <target>PMIC_TARGET</target>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_REDUNDANCY_FAIL</rc>
    <description>
       Both PMICs in a redundant pair had errors which caused each to drop into N-Mode.
       Neither PMIC will be able to be VR_ENABLE'd
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>N_MODE_PMIC0</ffdc>
    <ffdc>N_MODE_PMIC1</ffdc>
    <ffdc>N_MODE_PMIC2</ffdc>
    <ffdc>N_MODE_PMIC3</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>OCMB_TARGET</target>
    </deconfigure>
    <gard>
      <target>OCMB_TARGET</target>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_DROPPED_INTO_N_MODE</rc>
    <description>
       The provided PMIC_ID on OCMB_TARGET had errors which has caused a drop into N-Mode.
       Should be logged as recoverable, only a bad status resulting from multiple
       PMICs would cause a procedure failure via a different error.
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>PMIC_ID</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_DIMM_RUNNING_IN_N_MODE</rc>
    <description>
       One of the 4 PMICs had errors which caused the DIMM to drop into N-Mode.
       Should be logged as recoverable unless the thresholds policy setting overrides this.
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>N_MODE_PMIC0</ffdc>
    <ffdc>N_MODE_PMIC1</ffdc>
    <ffdc>N_MODE_PMIC2</ffdc>
    <ffdc>N_MODE_PMIC3</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_INVALID_2U_PMIC_TARGET_CONFIG</rc>
    <description>
       Expected to see 2 PMICs for 2U on the provided OCMB_TARGET in order to
       properly perform pmic_enable.
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>NUM_PMICS</ffdc>
    <ffdc>EXPECTED_PMICS</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>OCMB_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <rc>RC_INVALID_PMIC_DT_DDR5_TARGET_CONFIG</rc>
    <description>
       Expected at least 3 PMICs and 3 DTs in order to properly perform DDR5 4U pmic_enable.
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>NUM_PMICS</ffdc>
    <ffdc>NUM_DT</ffdc>
    <ffdc>EXPECTED_MIN_PMICS</ffdc>
    <ffdc>EXPECTED_MIN_DT</ffdc>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>OCMB_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <rc>RC_INVALID_GI2C_DDR5_TARGET_CONFIG</rc>
    <description>
       Expected at least 1 ADC in order to properly perform DDR5 4U pmic_enable.
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>NUM_GI2CS</ffdc>
    <ffdc>EXPECTED_GI2CS</ffdc>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>OCMB_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <rc>RC_INVALID_PMIC_INDEX_RECEIVED</rc>
    <description>
       Out of bounds PMIC index encountered in pmic_enable target loop.
       Expected max 4 PMICs.
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>NUM_PMICS</ffdc>
    <ffdc>EXPECTED_MAX_PMICS</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_INVALID_DT_INDEX_RECEIVED</rc>
    <description>
       Out of bounds DT index encountered in pmic_enable target loop.
       Expected max 4 DTs.
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>NUM_DTS</ffdc>
    <ffdc>EXPECTED_MAX_DTS</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_NO_PMIC_DT_DDR5_TARGETS_FOUND</rc>
    <description>
       No PMIC DT Targets were found when running the health check tool
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>NUM_PMICS</ffdc>
    <ffdc>NUM_DT</ffdc>
    <ffdc>EXPECTED_MIN_PMICS</ffdc>
    <ffdc>EXPECTED_MIN_DT</ffdc>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>OCMB_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_DROPPED_INTO_N_MODE_DDR5</rc>
    <description>
       The provided PMIC_ID on OCMB_TARGET had errors which has caused a drop into N-Mode.
       Should be logged as recoverable, only a bad status resulting from multiple
       PMICs would cause a procedure failure via a different error.
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>PMIC_ID</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_DIMM_RUNNING_IN_N_MODE_DDR5</rc>
    <description>
       One of the 4 PMICs had errors which caused the DIMM to drop into N-Mode.
       Should be logged as recoverable unless the thresholds policy setting overrides this.
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>N_MODE_PMIC0</ffdc>
    <ffdc>N_MODE_PMIC1</ffdc>
    <ffdc>N_MODE_PMIC2</ffdc>
    <ffdc>N_MODE_PMIC3</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_PMIC_REDUNDANCY_FAIL_DDR5</rc>
    <description>
       Two or more PMICs had errors which caused them to drop into N-Mode.
    </description>
    <ffdc>OCMB_TARGET</ffdc>
    <ffdc>N_MODE_PMIC0</ffdc>
    <ffdc>N_MODE_PMIC1</ffdc>
    <ffdc>N_MODE_PMIC2</ffdc>
    <ffdc>N_MODE_PMIC3</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <target>OCMB_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>OCMB_TARGET</target>
    </deconfigure>
    <gard>
      <target>OCMB_TARGET</target>
    </gard>
  </hwpError>

</hwpErrors>
