../src/pulp/axi_bus.sv
../src/pulp/config.sv
../src/pulp/ram_mux.sv
../src/pulp/instr_ram_wrap.sv
../src/pulp/boot_code.sv
../src/pulp/boot_rom_wrap.sv
../src/pulp/sp_ram_wrap.sv
../src/pulp/sp_ram.sv
../src/core/core_execution_unit/core_branchig_unit.v
../src/core/core_execution_unit/core_execution_unit_alu.v
../src/core/core_control_unit.v
../src/core/core_id_stage.v
../src/core/core_if_stage.v
../src/core/core_exe_stage.v
../src/core/core_mem_stage.v
../src/core/core_wb_stage.v
../src/core/core_reg_file.v
../src/core/core_csr_unit/core_csr_unit.v
../src/core/core_csr_unit/core_csr_unit_counter.v
../src/core/core_csr_unit/core_csr_unit_timer.v
../src/mem/mem_data.v
//../src/mem/mem_prog.v // Old memory
../src/core/core.v
../src/top.v
../tb/testbench.sv

// Tests
//../tb/load_store.v
//../tb/arithmeticologicM.v
../tb/branch.v


// Instruction set M modules
../src/core/core_execution_unit/core_execution_unit_alu_m.v
../src/core/core_execution_unit/MULDIV/eqsDIVrest32u.v
../src/core/core_execution_unit/MULDIV/HighestLeftBit32u.v
../src/core/core_execution_unit/MULDIV/MULgold.v
../src/core/core_execution_unit/MULDIV/Signed2Unsigned.v
