Analysis & Synthesis report for RISC_V_Single_Cycle
Fri Jul  8 23:50:43 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Program_Memory:PROGRAM_MEMORY|altsyncram:rom_rtl_0|altsyncram_4781:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |RISC_V_Single_Cycle
 17. Parameter Settings for User Entity Instance: PC_Register:PC
 18. Parameter Settings for User Entity Instance: Program_Memory:PROGRAM_MEMORY
 19. Parameter Settings for User Entity Instance: Adder_32_Bits:PC_PLUS_4
 20. Parameter Settings for User Entity Instance: Adder_32_Bits:JUMP_ADDER
 21. Parameter Settings for User Entity Instance: Adder_32_Bits:JALR_ADDER
 22. Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_JALR_OR_IMM
 23. Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_PC4_OR_JMP
 24. Parameter Settings for User Entity Instance: Data_Memory:Data_Memory_Unit
 25. Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_ALU_OR_MEM_OUT
 26. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT
 27. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_zero
 28. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_ra
 29. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|SP_Register:Register_sp
 30. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_gp
 31. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_tp
 32. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t0
 33. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t1
 34. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t2
 35. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s0_fp
 36. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s1
 37. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a0
 38. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a1
 39. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a2
 40. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a3
 41. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a4
 42. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a5
 43. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a6
 44. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a7
 45. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s2
 46. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s3
 47. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s4
 48. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s5
 49. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s6
 50. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s7
 51. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s8
 52. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s9
 53. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s10
 54. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s11
 55. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t3
 56. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t4
 57. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t5
 58. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t6
 59. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|MUXRegisterFile:MUXRegister1
 60. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|MUXRegisterFile:MUXRegister2
 61. Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_DATA_OR_IMM_FOR_ALU
 62. Parameter Settings for User Entity Instance: Register_Pipeline:IF_ID_PC
 63. Parameter Settings for User Entity Instance: Register_Pipeline:IF_ID_Instr
 64. Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_PC
 65. Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_RD1
 66. Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_RD2
 67. Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_IMM
 68. Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_ALUOP
 69. Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_ALUSRC
 70. Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_MEMWR
 71. Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_MEMRD
 72. Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_BRANCH
 73. Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_JALR
 74. Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_REGW
 75. Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_MEWMREG
 76. Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_PC
 77. Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_ALU_RES
 78. Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_RD2
 79. Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_MEMWR
 80. Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_MEMRD
 81. Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_BRANCH
 82. Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_JALR
 83. Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_REGW
 84. Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_MEMREG
 85. Parameter Settings for User Entity Instance: Register_Pipeline:MEM_WB_RDATA
 86. Parameter Settings for User Entity Instance: Register_Pipeline:MEM_WB_ALU_RES
 87. Parameter Settings for User Entity Instance: Register_Pipeline:MEM_WB_REGW
 88. Parameter Settings for User Entity Instance: Register_Pipeline:MEM_WB_MEMREG
 89. Parameter Settings for Inferred Entity Instance: Program_Memory:PROGRAM_MEMORY|altsyncram:rom_rtl_0
 90. altsyncram Parameter Settings by Entity Instance
 91. Port Connectivity Checks: "Register_Pipeline:MEM_WB_MEMREG"
 92. Port Connectivity Checks: "Register_Pipeline:MEM_WB_REGW"
 93. Port Connectivity Checks: "Register_Pipeline:MEM_WB_ALU_RES"
 94. Port Connectivity Checks: "Register_Pipeline:MEM_WB_RDATA"
 95. Port Connectivity Checks: "Register_Pipeline:EX_MEM_MEMREG"
 96. Port Connectivity Checks: "Register_Pipeline:EX_MEM_REGW"
 97. Port Connectivity Checks: "Register_Pipeline:EX_MEM_JALR"
 98. Port Connectivity Checks: "Register_Pipeline:EX_MEM_BRANCH"
 99. Port Connectivity Checks: "Register_Pipeline:EX_MEM_MEMRD"
100. Port Connectivity Checks: "Register_Pipeline:EX_MEM_MEMWR"
101. Port Connectivity Checks: "Register_Pipeline:EX_MEM_RD2"
102. Port Connectivity Checks: "Register_Pipeline:EX_MEM_ALU_RES"
103. Port Connectivity Checks: "Register_Pipeline:EX_MEM_PC"
104. Port Connectivity Checks: "Register_Pipeline:ID_EX_MEWMREG"
105. Port Connectivity Checks: "Register_Pipeline:ID_EX_REGW"
106. Port Connectivity Checks: "Register_Pipeline:ID_EX_JALR"
107. Port Connectivity Checks: "Register_Pipeline:ID_EX_BRANCH"
108. Port Connectivity Checks: "Register_Pipeline:ID_EX_MEMRD"
109. Port Connectivity Checks: "Register_Pipeline:ID_EX_MEMWR"
110. Port Connectivity Checks: "Register_Pipeline:ID_EX_ALUSRC"
111. Port Connectivity Checks: "Register_Pipeline:ID_EX_ALUOP"
112. Port Connectivity Checks: "Register_Pipeline:ID_EX_IMM"
113. Port Connectivity Checks: "Register_Pipeline:ID_EX_RD2"
114. Port Connectivity Checks: "Register_Pipeline:ID_EX_RD1"
115. Port Connectivity Checks: "Register_Pipeline:ID_EX_PC"
116. Port Connectivity Checks: "Register_Pipeline:IF_ID_Instr"
117. Port Connectivity Checks: "Register_Pipeline:IF_ID_PC"
118. Port Connectivity Checks: "ALU:ALU_UNIT"
119. Port Connectivity Checks: "Register_File:REGISTER_FILE_UNIT|Register:Register_zero"
120. Port Connectivity Checks: "Branch_Control:Branch_Control_Unit"
121. Port Connectivity Checks: "Multiplexer_2_to_1:MUX_JALR_OR_IMM"
122. Port Connectivity Checks: "Adder_32_Bits:PC_PLUS_4"
123. Post-Synthesis Netlist Statistics for Top Partition
124. Elapsed Time Per Partition
125. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul  8 23:50:43 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; RISC_V_Single_Cycle                         ;
; Top-level Entity Name              ; RISC_V_Single_Cycle                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 17,217                                      ;
;     Total combinational functions  ; 7,992                                       ;
;     Dedicated logic registers      ; 9,459                                       ;
; Total registers                    ; 9459                                        ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+---------------------+---------------------+
; Option                                                           ; Setting             ; Default Value       ;
+------------------------------------------------------------------+---------------------+---------------------+
; Device                                                           ; 10M50DAF484C7G      ;                     ;
; Top-level entity name                                            ; RISC_V_Single_Cycle ; RISC_V_Single_Cycle ;
; Family name                                                      ; MAX 10              ; Cyclone V           ;
; Use smart compilation                                            ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                      ; Off                 ; Off                 ;
; Restructure Multiplexers                                         ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                 ;
; Preserve fewer node names                                        ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable              ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                         ; Auto                ; Auto                ;
; Safe State Machine                                               ; Off                 ; Off                 ;
; Extract Verilog State Machines                                   ; On                  ; On                  ;
; Extract VHDL State Machines                                      ; On                  ; On                  ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                  ;
; Parallel Synthesis                                               ; On                  ; On                  ;
; DSP Block Balancing                                              ; Auto                ; Auto                ;
; NOT Gate Push-Back                                               ; On                  ; On                  ;
; Power-Up Don't Care                                              ; On                  ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                 ;
; Remove Duplicate Registers                                       ; On                  ; On                  ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                              ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                 ;
; Optimization Technique                                           ; Balanced            ; Balanced            ;
; Carry Chain Length                                               ; 70                  ; 70                  ;
; Auto Carry Chains                                                ; On                  ; On                  ;
; Auto Open-Drain Pins                                             ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                 ;
; Auto ROM Replacement                                             ; On                  ; On                  ;
; Auto RAM Replacement                                             ; On                  ; On                  ;
; Auto DSP Block Replacement                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                  ; On                  ;
; Strict RAM Replacement                                           ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                         ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                 ;
; Auto Resource Sharing                                            ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                          ; On                  ; On                  ;
; Report Parameter Settings                                        ; On                  ; On                  ;
; Report Source Assignments                                        ; On                  ; On                  ;
; Report Connectivity Checks                                       ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                 ;
; Synchronization Register Chain Length                            ; 2                   ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                 ;
; Clock MUX Protection                                             ; On                  ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                 ;
; Block Design Naming                                              ; Auto                ; Auto                ;
; SDC constraint protection                                        ; Off                 ; Off                 ;
; Synthesis Effort                                                 ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                  ;
+------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
;     Processor 7            ;   0.2%      ;
;     Processor 8            ;   0.2%      ;
;     Processors 9-16        ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                  ;
+-------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                            ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                          ; Library ;
+-------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; ../src/RISC_V_Single_Cycle.v                                ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v                                                  ;         ;
; ../src/Register_File.v                                      ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v                                                        ;         ;
; ../src/Register.v                                           ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/Register.v                                                             ;         ;
; ../src/Program_Memory.v                                     ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v                                                       ;         ;
; ../src/PC_Register.v                                        ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v                                                          ;         ;
; ../src/MUX_Register_File.v                                  ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/MUX_Register_File.v                                                    ;         ;
; ../src/Multiplexer_2_to_1.v                                 ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v                                                   ;         ;
; ../src/Immediate_Unit.v                                     ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/Immediate_Unit.v                                                       ;         ;
; ../src/Decoder_Register_File.v                              ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/Decoder_Register_File.v                                                ;         ;
; ../src/Data_Memory.v                                        ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/Data_Memory.v                                                          ;         ;
; ../src/Control.v                                            ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/Control.v                                                              ;         ;
; ../src/ALU_Control.v                                        ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/ALU_Control.v                                                          ;         ;
; ../src/ALU.v                                                ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/ALU.v                                                                  ;         ;
; ../src/Adder_32_Bits.v                                      ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/Adder_32_Bits.v                                                        ;         ;
; ../src/Branch_Control.v                                     ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/Branch_Control.v                                                       ;         ;
; ../src/Register_Pipeline.v                                  ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v                                                    ;         ;
; ../src/SP_Register.v                                        ; yes             ; User Verilog HDL File                                 ; E:/RISCV_SC/RISC_V_SC-main/src/SP_Register.v                                                          ;         ;
; d:/documentos/iteso/verano2/arqui/risc_v_sc/src/text.dat    ; yes             ; Auto-Found Unspecified File                           ; d:/documentos/iteso/verano2/arqui/risc_v_sc/src/text.dat                                              ;         ;
; altsyncram.tdf                                              ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                             ;         ;
; stratix_ram_block.inc                                       ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;         ;
; lpm_mux.inc                                                 ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                ;         ;
; lpm_decode.inc                                              ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                             ;         ;
; aglobal211.inc                                              ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/aglobal211.inc                                             ;         ;
; a_rdenreg.inc                                               ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;         ;
; altrom.inc                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altrom.inc                                                 ;         ;
; altram.inc                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altram.inc                                                 ;         ;
; altdpram.inc                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc                                               ;         ;
; db/altsyncram_4781.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; E:/RISCV_SC/RISC_V_SC-main/ProjectQuartus/db/altsyncram_4781.tdf                                      ;         ;
; db/risc_v_single_cycle.ram0_program_memory_49bd8618.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/RISCV_SC/RISC_V_SC-main/ProjectQuartus/db/risc_v_single_cycle.ram0_program_memory_49bd8618.hdl.mif ;         ;
+-------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 17,217    ;
;                                             ;           ;
; Total combinational functions               ; 7992      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 7256      ;
;     -- 3 input functions                    ; 584       ;
;     -- <=2 input functions                  ; 152       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 7931      ;
;     -- arithmetic mode                      ; 61        ;
;                                             ;           ;
; Total registers                             ; 9459      ;
;     -- Dedicated logic registers            ; 9459      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 34        ;
; Total memory bits                           ; 2048      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 9491      ;
; Total fan-out                               ; 60792     ;
; Average fan-out                             ; 3.46      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                    ; Entity Name           ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |RISC_V_Single_Cycle                            ; 7992 (0)            ; 9459 (0)                  ; 2048        ; 0          ; 0            ; 0       ; 0         ; 34   ; 0            ; 0          ; |RISC_V_Single_Cycle                                                                                   ; RISC_V_Single_Cycle   ; work         ;
;    |ALU:ALU_UNIT|                               ; 568 (568)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|ALU:ALU_UNIT                                                                      ; ALU                   ; work         ;
;    |ALU_Control:ALU_CONTROL_UNIT|               ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|ALU_Control:ALU_CONTROL_UNIT                                                      ; ALU_Control           ; work         ;
;    |Adder_32_Bits:PC_PLUS_4|                    ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Adder_32_Bits:PC_PLUS_4                                                           ; Adder_32_Bits         ; work         ;
;    |Branch_Control:Branch_Control_Unit|         ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Branch_Control:Branch_Control_Unit                                                ; Branch_Control        ; work         ;
;    |Control:CONTROL_UNIT|                       ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Control:CONTROL_UNIT                                                              ; Control               ; work         ;
;    |Data_Memory:Data_Memory_Unit|               ; 5728 (5728)         ; 8192 (8192)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Data_Memory:Data_Memory_Unit                                                      ; Data_Memory           ; work         ;
;    |Immediate_Unit:IMM_UNIT|                    ; 90 (90)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT                                                           ; Immediate_Unit        ; work         ;
;    |Multiplexer_2_to_1:MUX_ALU_OR_MEM_OUT|      ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Multiplexer_2_to_1:MUX_ALU_OR_MEM_OUT                                             ; Multiplexer_2_to_1    ; work         ;
;    |Multiplexer_2_to_1:MUX_DATA_OR_IMM_FOR_ALU| ; 24 (24)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Multiplexer_2_to_1:MUX_DATA_OR_IMM_FOR_ALU                                        ; Multiplexer_2_to_1    ; work         ;
;    |Multiplexer_2_to_1:MUX_JALR_OR_IMM|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Multiplexer_2_to_1:MUX_JALR_OR_IMM                                                ; Multiplexer_2_to_1    ; work         ;
;    |Multiplexer_2_to_1:MUX_PC4_OR_JMP|          ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Multiplexer_2_to_1:MUX_PC4_OR_JMP                                                 ; Multiplexer_2_to_1    ; work         ;
;    |PC_Register:PC|                             ; 1 (1)               ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|PC_Register:PC                                                                    ; PC_Register           ; work         ;
;    |Program_Memory:PROGRAM_MEMORY|              ; 25 (25)             ; 1 (1)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY                                                     ; Program_Memory        ; work         ;
;       |altsyncram:rom_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY|altsyncram:rom_rtl_0                                ; altsyncram            ; work         ;
;          |altsyncram_4781:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY|altsyncram:rom_rtl_0|altsyncram_4781:auto_generated ; altsyncram_4781       ; work         ;
;    |Register_File:REGISTER_FILE_UNIT|           ; 1361 (0)            ; 992 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT                                                  ; Register_File         ; work         ;
;       |Decoder_Register_File:DECODER_REG_FILE|  ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Decoder_Register_File:DECODER_REG_FILE           ; Decoder_Register_File ; work         ;
;       |MUXRegisterFile:MUXRegister1|            ; 645 (645)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|MUXRegisterFile:MUXRegister1                     ; MUXRegisterFile       ; work         ;
;       |MUXRegisterFile:MUXRegister2|            ; 672 (672)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|MUXRegisterFile:MUXRegister2                     ; MUXRegisterFile       ; work         ;
;       |Register:Register_a0|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_a0                             ; Register              ; work         ;
;       |Register:Register_a1|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_a1                             ; Register              ; work         ;
;       |Register:Register_a2|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_a2                             ; Register              ; work         ;
;       |Register:Register_a3|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_a3                             ; Register              ; work         ;
;       |Register:Register_a4|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_a4                             ; Register              ; work         ;
;       |Register:Register_a5|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_a5                             ; Register              ; work         ;
;       |Register:Register_a6|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_a6                             ; Register              ; work         ;
;       |Register:Register_a7|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_a7                             ; Register              ; work         ;
;       |Register:Register_gp|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_gp                             ; Register              ; work         ;
;       |Register:Register_ra|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_ra                             ; Register              ; work         ;
;       |Register:Register_s0_fp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s0_fp                          ; Register              ; work         ;
;       |Register:Register_s10|                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s10                            ; Register              ; work         ;
;       |Register:Register_s11|                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s11                            ; Register              ; work         ;
;       |Register:Register_s1|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s1                             ; Register              ; work         ;
;       |Register:Register_s2|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s2                             ; Register              ; work         ;
;       |Register:Register_s3|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s3                             ; Register              ; work         ;
;       |Register:Register_s4|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s4                             ; Register              ; work         ;
;       |Register:Register_s5|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s5                             ; Register              ; work         ;
;       |Register:Register_s6|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s6                             ; Register              ; work         ;
;       |Register:Register_s7|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s7                             ; Register              ; work         ;
;       |Register:Register_s8|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s8                             ; Register              ; work         ;
;       |Register:Register_s9|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s9                             ; Register              ; work         ;
;       |Register:Register_t0|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_t0                             ; Register              ; work         ;
;       |Register:Register_t1|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_t1                             ; Register              ; work         ;
;       |Register:Register_t2|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_t2                             ; Register              ; work         ;
;       |Register:Register_t3|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_t3                             ; Register              ; work         ;
;       |Register:Register_t4|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_t4                             ; Register              ; work         ;
;       |Register:Register_t5|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_t5                             ; Register              ; work         ;
;       |Register:Register_t6|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_t6                             ; Register              ; work         ;
;       |Register:Register_tp|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_tp                             ; Register              ; work         ;
;       |SP_Register:Register_sp|                 ; 1 (1)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|SP_Register:Register_sp                          ; SP_Register           ; work         ;
;    |Register_Pipeline:EX_MEM_ALU_RES|           ; 48 (48)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:EX_MEM_ALU_RES                                                  ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:EX_MEM_BRANCH|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:EX_MEM_BRANCH                                                   ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:EX_MEM_JALR|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:EX_MEM_JALR                                                     ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:EX_MEM_MEMREG|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:EX_MEM_MEMREG                                                   ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:EX_MEM_MEMWR|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:EX_MEM_MEMWR                                                    ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:EX_MEM_PC|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:EX_MEM_PC                                                       ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:EX_MEM_RD2|               ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:EX_MEM_RD2                                                      ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:EX_MEM_REGW|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:EX_MEM_REGW                                                     ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:ID_EX_ALUOP|              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:ID_EX_ALUOP                                                     ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:ID_EX_ALUSRC|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:ID_EX_ALUSRC                                                    ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:ID_EX_BRANCH|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:ID_EX_BRANCH                                                    ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:ID_EX_IMM|                ; 5 (5)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:ID_EX_IMM                                                       ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:ID_EX_JALR|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:ID_EX_JALR                                                      ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:ID_EX_MEMWR|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:ID_EX_MEMWR                                                     ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:ID_EX_MEWMREG|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:ID_EX_MEWMREG                                                   ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:ID_EX_PC|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:ID_EX_PC                                                        ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:ID_EX_RD1|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:ID_EX_RD1                                                       ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:ID_EX_RD2|                ; 6 (6)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:ID_EX_RD2                                                       ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:ID_EX_REGW|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:ID_EX_REGW                                                      ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:IF_ID_PC|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:IF_ID_PC                                                        ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:MEM_WB_ALU_RES|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:MEM_WB_ALU_RES                                                  ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:MEM_WB_MEMREG|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:MEM_WB_MEMREG                                                   ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:MEM_WB_RDATA|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:MEM_WB_RDATA                                                    ; Register_Pipeline     ; work         ;
;    |Register_Pipeline:MEM_WB_REGW|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_Pipeline:MEM_WB_REGW                                                     ; Register_Pipeline     ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------------+
; Name                                                                                         ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                         ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------------+
; Program_Memory:PROGRAM_MEMORY|altsyncram:rom_rtl_0|altsyncram_4781:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 64           ; 32           ; --           ; --           ; 2048 ; db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+---------------------------------------------------------------------------+-----------------------------------------------------------+
; Register name                                                             ; Reason for Removal                                        ;
+---------------------------------------------------------------------------+-----------------------------------------------------------+
; Register_Pipeline:EX_MEM_PC|DataOutput[1..31]                             ; Stuck at GND due to stuck port data_in                    ;
; Register_File:REGISTER_FILE_UNIT|Register:Register_zero|DataOutput[0..31] ; Stuck at GND due to stuck port data_in                    ;
; Register_Pipeline:ID_EX_PC|DataOutput[31]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[31]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[30]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[30]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[29]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[29]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[28]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[28]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[27]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[27]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[26]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[26]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[25]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[25]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[24]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[24]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[23]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[23]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[22]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[22]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[21]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[21]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[20]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[20]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[19]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[19]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[18]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[18]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[17]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[17]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[16]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[16]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[15]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[15]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[14]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[14]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[13]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[13]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[12]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[12]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[11]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[11]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[10]                                 ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[10]                                 ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[9]                                  ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[9]                                  ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[8]                                  ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[8]                                  ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[7]                                  ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[7]                                  ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[6]                                  ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[6]                                  ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[5]                                  ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[5]                                  ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[4]                                  ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[4]                                  ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[3]                                  ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[3]                                  ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[2]                                  ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[2]                                  ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_PC|DataOutput[1]                                  ; Lost fanout                                               ;
; Register_Pipeline:IF_ID_PC|DataOutput[1]                                  ; Lost fanout                                               ;
; Register_Pipeline:ID_EX_MEMRD|DataOutput[0]                               ; Merged with Register_Pipeline:ID_EX_MEWMREG|DataOutput[0] ;
; Register_Pipeline:EX_MEM_MEMRD|DataOutput[0]                              ; Merged with Register_Pipeline:EX_MEM_MEMREG|DataOutput[0] ;
; PC_Register:PC|PC_Value[1]                                                ; Stuck at GND due to stuck port data_in                    ;
; Total Number of Removed Registers = 128                                   ;                                                           ;
+---------------------------------------------------------------------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                       ;
+-------------------------------------------+---------------------------+-------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register    ;
+-------------------------------------------+---------------------------+-------------------------------------------+
; Register_Pipeline:EX_MEM_PC|DataOutput[1] ; Stuck at GND              ; PC_Register:PC|PC_Value[1]                ;
;                                           ; due to stuck port data_in ;                                           ;
; Register_Pipeline:ID_EX_PC|DataOutput[31] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[31] ;
; Register_Pipeline:ID_EX_PC|DataOutput[30] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[30] ;
; Register_Pipeline:ID_EX_PC|DataOutput[29] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[29] ;
; Register_Pipeline:ID_EX_PC|DataOutput[28] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[28] ;
; Register_Pipeline:ID_EX_PC|DataOutput[27] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[27] ;
; Register_Pipeline:ID_EX_PC|DataOutput[26] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[26] ;
; Register_Pipeline:ID_EX_PC|DataOutput[25] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[25] ;
; Register_Pipeline:ID_EX_PC|DataOutput[24] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[24] ;
; Register_Pipeline:ID_EX_PC|DataOutput[23] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[23] ;
; Register_Pipeline:ID_EX_PC|DataOutput[22] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[22] ;
; Register_Pipeline:ID_EX_PC|DataOutput[21] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[21] ;
; Register_Pipeline:ID_EX_PC|DataOutput[20] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[20] ;
; Register_Pipeline:ID_EX_PC|DataOutput[19] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[19] ;
; Register_Pipeline:ID_EX_PC|DataOutput[18] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[18] ;
; Register_Pipeline:ID_EX_PC|DataOutput[17] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[17] ;
; Register_Pipeline:ID_EX_PC|DataOutput[16] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[16] ;
; Register_Pipeline:ID_EX_PC|DataOutput[15] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[15] ;
; Register_Pipeline:ID_EX_PC|DataOutput[14] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[14] ;
; Register_Pipeline:ID_EX_PC|DataOutput[13] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[13] ;
; Register_Pipeline:ID_EX_PC|DataOutput[12] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[12] ;
; Register_Pipeline:ID_EX_PC|DataOutput[11] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[11] ;
; Register_Pipeline:ID_EX_PC|DataOutput[10] ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[10] ;
; Register_Pipeline:ID_EX_PC|DataOutput[9]  ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[9]  ;
; Register_Pipeline:ID_EX_PC|DataOutput[8]  ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[8]  ;
; Register_Pipeline:ID_EX_PC|DataOutput[7]  ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[7]  ;
; Register_Pipeline:ID_EX_PC|DataOutput[6]  ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[6]  ;
; Register_Pipeline:ID_EX_PC|DataOutput[5]  ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[5]  ;
; Register_Pipeline:ID_EX_PC|DataOutput[4]  ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[4]  ;
; Register_Pipeline:ID_EX_PC|DataOutput[3]  ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[3]  ;
; Register_Pipeline:ID_EX_PC|DataOutput[2]  ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[2]  ;
; Register_Pipeline:ID_EX_PC|DataOutput[1]  ; Lost Fanouts              ; Register_Pipeline:IF_ID_PC|DataOutput[1]  ;
+-------------------------------------------+---------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9459  ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 1267  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9184  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Inverted Register Statistics                                                     ;
+------------------------------------------------------------------------+---------+
; Inverted Register                                                      ; Fan out ;
+------------------------------------------------------------------------+---------+
; Register_File:REGISTER_FILE_UNIT|SP_Register:Register_sp|DataOutput[8] ; 2       ;
; PC_Register:PC|PC_Value[22]                                            ; 1       ;
; Total number of inverted registers = 2                                 ;         ;
+------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                     ;
+-------------------------------------------------+-----------------------------------------+------+
; Register Name                                   ; Megafunction                            ; Type ;
+-------------------------------------------------+-----------------------------------------+------+
; Register_Pipeline:IF_ID_Instr|DataOutput[0..31] ; Program_Memory:PROGRAM_MEMORY|rom_rtl_0 ; RAM  ;
+-------------------------------------------------+-----------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |RISC_V_Single_Cycle|Register_Pipeline:ID_EX_IMM|DataOutput[22]                          ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |RISC_V_Single_Cycle|Register_Pipeline:ID_EX_RD2|DataOutput[1]                           ;
; 8:1                ; 6 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |RISC_V_Single_Cycle|Register_Pipeline:ID_EX_IMM|DataOutput[26]                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Single_Cycle|Register_Pipeline:ID_EX_IMM|DataOutput[12]                          ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |RISC_V_Single_Cycle|Register_Pipeline:ID_EX_IMM|DataOutput[2]                           ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |RISC_V_Single_Cycle|Register_Pipeline:EX_MEM_ALU_RES|DataOutput[10]                     ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |RISC_V_Single_Cycle|Register_Pipeline:EX_MEM_ALU_RES|DataOutput[19]                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |RISC_V_Single_Cycle|Register_Pipeline:EX_MEM_ALU_RES|DataOutput[7]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |RISC_V_Single_Cycle|Register_Pipeline:EX_MEM_ALU_RES|DataOutput[27]                     ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; Yes        ; |RISC_V_Single_Cycle|Register_Pipeline:EX_MEM_ALU_RES|DataOutput[2]                      ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; Yes        ; |RISC_V_Single_Cycle|Register_Pipeline:EX_MEM_ALU_RES|DataOutput[29]                     ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; Yes        ; |RISC_V_Single_Cycle|Register_Pipeline:EX_MEM_ALU_RES|DataOutput[31]                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT|Selector25                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT|Selector25                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; No         ; |RISC_V_Single_Cycle|ALU:ALU_UNIT|Add0                                                   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|MUXRegisterFile:MUXRegister1|Mux23 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |RISC_V_Single_Cycle|ALU:ALU_UNIT|Add0                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for Program_Memory:PROGRAM_MEMORY|altsyncram:rom_rtl_0|altsyncram_4781:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |RISC_V_Single_Cycle ;
+----------------------+-------+------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                 ;
+----------------------+-------+------------------------------------------------------+
; PROGRAM_MEMORY_DEPTH ; 64    ; Signed Integer                                       ;
; DATA_MEMORY_DEPTH    ; 256   ; Signed Integer                                       ;
+----------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC_Register:PC ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Program_Memory:PROGRAM_MEMORY ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; MEMORY_DEPTH   ; 64    ; Signed Integer                                    ;
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_32_Bits:PC_PLUS_4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; NBits          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_32_Bits:JUMP_ADDER ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; NBits          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_32_Bits:JALR_ADDER ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; NBits          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_JALR_OR_IMM ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_PC4_OR_JMP ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Memory:Data_Memory_Unit ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
; MEMORY_DEPTH   ; 256   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_ALU_OR_MEM_OUT ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_zero ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_ra ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|SP_Register:Register_sp ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_gp ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_tp ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t2 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s0_fp ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a2 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a3 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a4 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s2 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s3 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s4 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s8 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s9 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s10 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s11 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t3 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t4 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|MUXRegisterFile:MUXRegister1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|MUXRegisterFile:MUXRegister2 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_DATA_OR_IMM_FOR_ALU ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:IF_ID_PC ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:IF_ID_Instr ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_PC ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_RD1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_RD2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_IMM ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_ALUOP ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_ALUSRC ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_MEMWR ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_MEMRD ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_BRANCH ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_JALR ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_REGW ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:ID_EX_MEWMREG ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_PC ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_ALU_RES ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_RD2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_MEMWR ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_MEMRD ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_BRANCH ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_JALR ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_REGW ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:EX_MEM_MEMREG ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:MEM_WB_RDATA ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:MEM_WB_ALU_RES ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:MEM_WB_REGW ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Pipeline:MEM_WB_MEMREG ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Program_Memory:PROGRAM_MEMORY|altsyncram:rom_rtl_0               ;
+------------------------------------+-------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                         ; Untyped        ;
; WIDTH_A                            ; 32                                                          ; Untyped        ;
; WIDTHAD_A                          ; 6                                                           ; Untyped        ;
; NUMWORDS_A                         ; 64                                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped        ;
; INIT_FILE                          ; db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10                                                      ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_4781                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; Program_Memory:PROGRAM_MEMORY|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 64                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:MEM_WB_MEMREG"                                                                                                                          ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..1]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataOutput[31..1]" have no fanouts                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:MEM_WB_REGW"                                                                                                                            ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..1]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataOutput[31..1]" have no fanouts                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:MEM_WB_ALU_RES" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                     ;
+--------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:MEM_WB_RDATA" ;
+--------+-------+----------+--------------------------------+
; Port   ; Type  ; Severity ; Details                        ;
+--------+-------+----------+--------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                   ;
+--------+-------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:EX_MEM_MEMREG"                                                                                                                          ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..1]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataOutput[31..1]" have no fanouts                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:EX_MEM_REGW"                                                                                                                            ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..1]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataOutput[31..1]" have no fanouts                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:EX_MEM_JALR"                                                                                                                            ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..1]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataOutput[31..1]" have no fanouts                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:EX_MEM_BRANCH"                                                                                                                          ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..1]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataOutput[31..1]" have no fanouts                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:EX_MEM_MEMRD"                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..1]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataOutput[31..1]" have no fanouts                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:EX_MEM_MEMWR"                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..1]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataOutput[31..1]" have no fanouts                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:EX_MEM_RD2" ;
+--------+-------+----------+------------------------------+
; Port   ; Type  ; Severity ; Details                      ;
+--------+-------+----------+------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                 ;
+--------+-------+----------+------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:EX_MEM_ALU_RES" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                     ;
+--------+-------+----------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:EX_MEM_PC"                                                                                                                            ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                             ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable    ; Input ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..1]" will be connected to GND. ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:ID_EX_MEWMREG"                                                                                                                          ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..1]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataOutput[31..1]" have no fanouts                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:ID_EX_REGW"                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..1]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataOutput[31..1]" have no fanouts                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:ID_EX_JALR"                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..1]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataOutput[31..1]" have no fanouts                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:ID_EX_BRANCH"                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..1]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataOutput[31..1]" have no fanouts                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:ID_EX_MEMRD"                                                                                                                            ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..1]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataOutput[31..1]" have no fanouts                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:ID_EX_MEMWR"                                                                                                                            ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..1]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataOutput[31..1]" have no fanouts                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:ID_EX_ALUSRC"                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..1]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataOutput[31..1]" have no fanouts                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:ID_EX_ALUOP"                                                                                                                            ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; DataInput  ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..3]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (3 bits) it drives; bit(s) "DataOutput[31..3]" have no fanouts                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:ID_EX_IMM" ;
+--------+-------+----------+-----------------------------+
; Port   ; Type  ; Severity ; Details                     ;
+--------+-------+----------+-----------------------------+
; enable ; Input ; Info     ; Stuck at VCC                ;
+--------+-------+----------+-----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:ID_EX_RD2" ;
+--------+-------+----------+-----------------------------+
; Port   ; Type  ; Severity ; Details                     ;
+--------+-------+----------+-----------------------------+
; enable ; Input ; Info     ; Stuck at VCC                ;
+--------+-------+----------+-----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:ID_EX_RD1" ;
+--------+-------+----------+-----------------------------+
; Port   ; Type  ; Severity ; Details                     ;
+--------+-------+----------+-----------------------------+
; enable ; Input ; Info     ; Stuck at VCC                ;
+--------+-------+----------+-----------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:ID_EX_PC" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; enable ; Input ; Info     ; Stuck at VCC               ;
+--------+-------+----------+----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:IF_ID_Instr" ;
+--------+-------+----------+-------------------------------+
; Port   ; Type  ; Severity ; Details                       ;
+--------+-------+----------+-------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                  ;
+--------+-------+----------+-------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Register_Pipeline:IF_ID_PC" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; enable ; Input ; Info     ; Stuck at VCC               ;
+--------+-------+----------+----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_UNIT"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Zero_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_File:REGISTER_FILE_UNIT|Register:Register_zero" ;
+-----------+-------+----------+------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                              ;
+-----------+-------+----------+------------------------------------------------------+
; DataInput ; Input ; Info     ; Stuck at GND                                         ;
+-----------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Branch_Control:Branch_Control_Unit"                                                                                                           ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Opcode ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplexer_2_to_1:MUX_JALR_OR_IMM"                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Mux_Output_o ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Mux_Output_o[31..1]" have no fanouts ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "Adder_32_Bits:PC_PLUS_4" ;
+--------------+-------+----------+-------------------+
; Port         ; Type  ; Severity ; Details           ;
+--------------+-------+----------+-------------------+
; Data1[31..3] ; Input ; Info     ; Stuck at GND      ;
; Data1[1..0]  ; Input ; Info     ; Stuck at GND      ;
; Data1[2]     ; Input ; Info     ; Stuck at VCC      ;
+--------------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 9459                        ;
;     CLR               ; 235                         ;
;     CLR SCLR          ; 32                          ;
;     CLR SCLR SLD      ; 8                           ;
;     ENA               ; 8192                        ;
;     ENA CLR           ; 992                         ;
; cycloneiii_lcell_comb ; 7992                        ;
;     arith             ; 61                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 31                          ;
;     normal            ; 7931                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 120                         ;
;         3 data inputs ; 553                         ;
;         4 data inputs ; 7256                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 6.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:29     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Fri Jul  8 23:50:02 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Single_Cycle -c RISC_V_Single_Cycle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/risc_v_single_cycle_tb.v
    Info (12023): Found entity 1: RISC_V_Single_Cycle_TB File: E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle_TB.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/risc_v_single_cycle.v
    Info (12023): Found entity 1: RISC_V_Single_Cycle File: E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/register_file.v
    Info (12023): Found entity 1: Register_File File: E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/register.v
    Info (12023): Found entity 1: Register File: E:/RISCV_SC/RISC_V_SC-main/src/Register.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/program_memory.v
    Info (12023): Found entity 1: Program_Memory File: E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/pc_register.v
    Info (12023): Found entity 1: PC_Register File: E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/mux_register_file.v
    Info (12023): Found entity 1: MUXRegisterFile File: E:/RISCV_SC/RISC_V_SC-main/src/MUX_Register_File.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/multiplexer_2_to_1.v
    Info (12023): Found entity 1: Multiplexer_2_to_1 File: E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/immediate_unit.v
    Info (12023): Found entity 1: Immediate_Unit File: E:/RISCV_SC/RISC_V_SC-main/src/Immediate_Unit.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/decoder_register_file.v
    Info (12023): Found entity 1: Decoder_Register_File File: E:/RISCV_SC/RISC_V_SC-main/src/Decoder_Register_File.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/data_memory.v
    Info (12023): Found entity 1: Data_Memory File: E:/RISCV_SC/RISC_V_SC-main/src/Data_Memory.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/control.v
    Info (12023): Found entity 1: Control File: E:/RISCV_SC/RISC_V_SC-main/src/Control.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/alu_control.v
    Info (12023): Found entity 1: ALU_Control File: E:/RISCV_SC/RISC_V_SC-main/src/ALU_Control.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/alu.v
    Info (12023): Found entity 1: ALU File: E:/RISCV_SC/RISC_V_SC-main/src/ALU.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/adder_32_bits.v
    Info (12023): Found entity 1: Adder_32_Bits File: E:/RISCV_SC/RISC_V_SC-main/src/Adder_32_Bits.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/branch_control.v
    Info (12023): Found entity 1: Branch_Control File: E:/RISCV_SC/RISC_V_SC-main/src/Branch_Control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/register_pipeline.v
    Info (12023): Found entity 1: Register_Pipeline File: E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/sp_register.v
    Info (12023): Found entity 1: SP_Register File: E:/RISCV_SC/RISC_V_SC-main/src/SP_Register.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at RISC_V_Single_Cycle.v(227): created implicit net for "Jmp_Out_w" File: E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v Line: 227
Info (12127): Elaborating entity "RISC_V_Single_Cycle" for the top level hierarchy
Info (12128): Elaborating entity "Control" for hierarchy "Control:CONTROL_UNIT" File: E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v Line: 160
Info (12128): Elaborating entity "PC_Register" for hierarchy "PC_Register:PC" File: E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v Line: 170
Info (12128): Elaborating entity "Program_Memory" for hierarchy "Program_Memory:PROGRAM_MEMORY" File: E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v Line: 182
Warning (10850): Verilog HDL warning at Program_Memory.v(34): number of words (0) in memory file does not match the number of elements in the address range [0:63] File: E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v Line: 34
Warning (10030): Net "rom.data_a" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0' File: E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v Line: 30
Warning (10030): Net "rom.waddr_a" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0' File: E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v Line: 30
Warning (10030): Net "rom.we_a" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0' File: E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v Line: 30
Info (12128): Elaborating entity "Adder_32_Bits" for hierarchy "Adder_32_Bits:PC_PLUS_4" File: E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v Line: 192
Info (12128): Elaborating entity "Multiplexer_2_to_1" for hierarchy "Multiplexer_2_to_1:MUX_JALR_OR_IMM" File: E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v Line: 229
Info (12128): Elaborating entity "Branch_Control" for hierarchy "Branch_Control:Branch_Control_Unit" File: E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v Line: 264
Info (12128): Elaborating entity "Data_Memory" for hierarchy "Data_Memory:Data_Memory_Unit" File: E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v Line: 282
Info (12128): Elaborating entity "Register_File" for hierarchy "Register_File:REGISTER_FILE_UNIT" File: E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v Line: 317
Info (12128): Elaborating entity "Decoder_Register_File" for hierarchy "Register_File:REGISTER_FILE_UNIT|Decoder_Register_File:DECODER_REG_FILE" File: E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v Line: 43
Info (12128): Elaborating entity "Register" for hierarchy "Register_File:REGISTER_FILE_UNIT|Register:Register_zero" File: E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v Line: 59
Info (12128): Elaborating entity "SP_Register" for hierarchy "Register_File:REGISTER_FILE_UNIT|SP_Register:Register_sp" File: E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v Line: 85
Info (12128): Elaborating entity "MUXRegisterFile" for hierarchy "Register_File:REGISTER_FILE_UNIT|MUXRegisterFile:MUXRegister1" File: E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v Line: 481
Info (12128): Elaborating entity "Immediate_Unit" for hierarchy "Immediate_Unit:IMM_UNIT" File: E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v Line: 327
Info (12128): Elaborating entity "ALU_Control" for hierarchy "ALU_Control:ALU_CONTROL_UNIT" File: E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v Line: 355
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_UNIT" File: E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v Line: 368
Warning (10764): Verilog HDL warning at ALU.v(53): converting signed shift amount to unsigned File: E:/RISCV_SC/RISC_V_SC-main/src/ALU.v Line: 53
Warning (10764): Verilog HDL warning at ALU.v(54): converting signed shift amount to unsigned File: E:/RISCV_SC/RISC_V_SC-main/src/ALU.v Line: 54
Info (12128): Elaborating entity "Register_Pipeline" for hierarchy "Register_Pipeline:IF_ID_PC" File: E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v Line: 385
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "E:/RISCV_SC/RISC_V_SC-main/ProjectQuartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276013): RAM logic "Register_File:REGISTER_FILE_UNIT|Decoder_Register_File:DECODER_REG_FILE|Ram0" is uninferred because MIF is not supported for the selected family File: E:/RISCV_SC/RISC_V_SC-main/src/Decoder_Register_File.v Line: 20
    Info (276007): RAM logic "Data_Memory:Data_Memory_Unit|ram" is uninferred due to asynchronous read logic File: E:/RISCV_SC/RISC_V_SC-main/src/Data_Memory.v Line: 33
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Program_Memory:PROGRAM_MEMORY|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif
Info (12130): Elaborated megafunction instantiation "Program_Memory:PROGRAM_MEMORY|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "Program_Memory:PROGRAM_MEMORY|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4781.tdf
    Info (12023): Found entity 1: altsyncram_4781 File: E:/RISCV_SC/RISC_V_SC-main/ProjectQuartus/db/altsyncram_4781.tdf Line: 28
Warning (12241): 19 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/RISCV_SC/RISC_V_SC-main/src/SP_Register.v Line: 19
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 62 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 17355 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 17289 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4930 megabytes
    Info: Processing ended: Fri Jul  8 23:50:43 2022
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:58


