{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699547461609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699547461617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 08:31:01 2023 " "Processing started: Thu Nov 09 08:31:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699547461617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547461617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547461617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699547462123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699547462123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_PLOT vga_plot task2.sv(11) " "Verilog HDL Declaration information at task2.sv(11): object \"VGA_PLOT\" differs only in case from object \"vga_plot\" in the same scope" {  } { { "task2.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/task2.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699547472351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_COLOUR vga_colour task2.sv(11) " "Verilog HDL Declaration information at task2.sv(11): object \"VGA_COLOUR\" differs only in case from object \"vga_colour\" in the same scope" {  } { { "task2.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/task2.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699547472351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_X vga_x task2.sv(10) " "Verilog HDL Declaration information at task2.sv(10): object \"VGA_X\" differs only in case from object \"vga_x\" in the same scope" {  } { { "task2.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/task2.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699547472351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_Y vga_y task2.sv(10) " "Verilog HDL Declaration information at task2.sv(10): object \"VGA_Y\" differs only in case from object \"vga_y\" in the same scope" {  } { { "task2.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/task2.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699547472351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task2 " "Found entity 1: task2" {  } { { "task2.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/task2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699547472353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547472353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fillscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file fillscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fillscreen " "Found entity 1: fillscreen" {  } { { "fillscreen.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/fillscreen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699547472356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547472356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/vga_pll.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699547472360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547472360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/vga_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699547472364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547472364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/vga_address_translator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699547472367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547472367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/vga_adapter.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699547472370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547472370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task2 " "Elaborating entity \"task2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699547472398 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "task2.sv(55) " "Verilog HDL Conditional Statement error at task2.sv(55): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "task2.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/task2.sv" 55 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699547472399 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start task2.sv(42) " "Verilog HDL Always Construct warning at task2.sv(42): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "task2.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/task2.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699547472399 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR task2.sv(5) " "Output port \"LEDR\" at task2.sv(5) has no driver" {  } { { "task2.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/task2.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699547472399 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 task2.sv(6) " "Output port \"HEX0\" at task2.sv(6) has no driver" {  } { { "task2.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/task2.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699547472399 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 task2.sv(6) " "Output port \"HEX1\" at task2.sv(6) has no driver" {  } { { "task2.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/task2.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699547472399 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 task2.sv(6) " "Output port \"HEX2\" at task2.sv(6) has no driver" {  } { { "task2.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/task2.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699547472400 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 task2.sv(7) " "Output port \"HEX3\" at task2.sv(7) has no driver" {  } { { "task2.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/task2.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699547472400 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 task2.sv(7) " "Output port \"HEX4\" at task2.sv(7) has no driver" {  } { { "task2.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/task2.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699547472400 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 task2.sv(7) " "Output port \"HEX5\" at task2.sv(7) has no driver" {  } { { "task2.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/task2.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699547472400 "|task2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start task2.sv(42) " "Inferred latch for \"start\" at task2.sv(42)" {  } { { "task2.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task2/task2.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547472400 "|task2"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699547472400 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/School/CPEN 311/CPEN311-lab4/task2/output_files/task2.map.smsg " "Generated suppressed messages file C:/School/CPEN 311/CPEN311-lab4/task2/output_files/task2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547472424 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699547472466 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 09 08:31:12 2023 " "Processing ended: Thu Nov 09 08:31:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699547472466 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699547472466 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699547472466 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547472466 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547473096 ""}
