{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659273614024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659273614025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 31 10:20:13 2022 " "Processing started: Sun Jul 31 10:20:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659273614025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273614025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoComunicacaoDigital -c ProjetoComunicacaoDigital " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoComunicacaoDigital -c ProjetoComunicacaoDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273614025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659273614106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659273614106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayLCD.v 1 1 " "Found 1 design units, including 1 entities, in source file displayLCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayLCD " "Found entity 1: displayLCD" {  } { { "displayLCD.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/displayLCD.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659273618034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273618034 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "leitorPS2.v(38) " "Verilog HDL information at leitorPS2.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "leitorPS2.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/leitorPS2.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1659273618034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leitorPS2.v 1 1 " "Found 1 design units, including 1 entities, in source file leitorPS2.v" { { "Info" "ISGN_ENTITY_NAME" "1 leitorPS2 " "Found entity 1: leitorPS2" {  } { { "leitorPS2.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/leitorPS2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659273618035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273618035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorDesloc.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorDesloc.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorDesloc " "Found entity 1: registradorDesloc" {  } { { "registradorDesloc.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/registradorDesloc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659273618035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273618035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProjetoTeclado.v 1 1 " "Found 1 design units, including 1 entities, in source file ProjetoTeclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoTeclado " "Found entity 1: ProjetoTeclado" {  } { { "ProjetoTeclado.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659273618035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273618035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexto7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexto7segment " "Found entity 1: hexto7segment" {  } { { "hexto7segment.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/hexto7segment.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659273618035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273618035 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PS2_to_LCD.v(151) " "Verilog HDL information at PS2_to_LCD.v(151): always construct contains both blocking and non-blocking assignments" {  } { { "PS2_to_LCD.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/PS2_to_LCD.v" 151 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1659273618036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2_to_LCD.v 1 1 " "Found 1 design units, including 1 entities, in source file PS2_to_LCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_to_LCD " "Found entity 1: PS2_to_LCD" {  } { { "PS2_to_LCD.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/PS2_to_LCD.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659273618036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273618036 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProjetoTeclado.v(27) " "Verilog HDL Instantiation warning at ProjetoTeclado.v(27): instance has no name" {  } { { "ProjetoTeclado.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1659273618042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProjetoTeclado.v(29) " "Verilog HDL Instantiation warning at ProjetoTeclado.v(29): instance has no name" {  } { { "ProjetoTeclado.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1659273618047 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProjetoTeclado.v(34) " "Verilog HDL Instantiation warning at ProjetoTeclado.v(34): instance has no name" {  } { { "ProjetoTeclado.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1659273618047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoTeclado " "Elaborating entity \"ProjetoTeclado\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659273618068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leitorPS2 leitorPS2:comb_6 " "Elaborating entity \"leitorPS2\" for hierarchy \"leitorPS2:comb_6\"" {  } { { "ProjetoTeclado.v" "comb_6" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659273618069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorDesloc leitorPS2:comb_6\|registradorDesloc:regDesloc " "Elaborating entity \"registradorDesloc\" for hierarchy \"leitorPS2:comb_6\|registradorDesloc:regDesloc\"" {  } { { "leitorPS2.v" "regDesloc" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/leitorPS2.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659273618070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_to_LCD PS2_to_LCD:comb_7 " "Elaborating entity \"PS2_to_LCD\" for hierarchy \"PS2_to_LCD:comb_7\"" {  } { { "ProjetoTeclado.v" "comb_7" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659273618070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexto7segment hexto7segment:display1 " "Elaborating entity \"hexto7segment\" for hierarchy \"hexto7segment:display1\"" {  } { { "ProjetoTeclado.v" "display1" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659273618071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayLCD displayLCD:comb_8 " "Elaborating entity \"displayLCD\" for hierarchy \"displayLCD:comb_8\"" {  } { { "ProjetoTeclado.v" "comb_8" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659273618072 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1659273618615 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "ProjetoTeclado.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659273618764 "|ProjetoTeclado|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "ProjetoTeclado.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659273618764 "|ProjetoTeclado|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "ProjetoTeclado.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659273618764 "|ProjetoTeclado|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1659273618764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659273618823 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659273619884 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/output_files/ProjetoComunicacaoDigital.map.smsg " "Generated suppressed messages file /home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/output_files/ProjetoComunicacaoDigital.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273619896 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659273619944 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659273619944 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "508 " "Implemented 508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659273619977 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659273619977 ""} { "Info" "ICUT_CUT_TM_LCELLS" "476 " "Implemented 476 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659273619977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659273619977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659273619981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 31 10:20:19 2022 " "Processing ended: Sun Jul 31 10:20:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659273619981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659273619981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659273619981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273619981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1659273620410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659273620410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 31 10:20:20 2022 " "Processing started: Sun Jul 31 10:20:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659273620410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1659273620410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjetoComunicacaoDigital -c ProjetoComunicacaoDigital " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjetoComunicacaoDigital -c ProjetoComunicacaoDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1659273620410 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1659273620428 ""}
{ "Info" "0" "" "Project  = ProjetoComunicacaoDigital" {  } {  } 0 0 "Project  = ProjetoComunicacaoDigital" 0 0 "Fitter" 0 0 1659273620428 ""}
{ "Info" "0" "" "Revision = ProjetoComunicacaoDigital" {  } {  } 0 0 "Revision = ProjetoComunicacaoDigital" 0 0 "Fitter" 0 0 1659273620428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1659273620461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1659273620461 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProjetoComunicacaoDigital EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ProjetoComunicacaoDigital\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1659273620463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659273620506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659273620506 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1659273620730 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1659273620732 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659273620756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659273620756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659273620756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659273620756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659273620756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659273620756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659273620756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659273620756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659273620756 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1659273620756 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/pedro/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659273620758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/pedro/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659273620758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/pedro/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659273620758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/pedro/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659273620758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/pedro/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659273620758 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1659273620758 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1659273620759 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoComunicacaoDigital.sdc " "Synopsys Design Constraints File file not found: 'ProjetoComunicacaoDigital.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1659273621336 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1659273621336 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PS2_to_LCD:comb_7\|r_finish_ps2 PS2_to_LCD:comb_7\|r_finish_ps2 " "Clock target PS2_to_LCD:comb_7\|r_finish_ps2 of clock PS2_to_LCD:comb_7\|r_finish_ps2 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1659273621338 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|pos_neg_finish_ps2  from: datad  to: combout " "Cell: comb_7\|pos_neg_finish_ps2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659273621338 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1659273621338 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1659273621339 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1659273621339 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1659273621340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK50MHz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK50MHz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659273621384 ""}  } { { "ProjetoTeclado.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659273621384 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "displayLCD:comb_8\|CLK400Hz  " "Automatically promoted node displayLCD:comb_8\|CLK400Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659273621384 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "displayLCD:comb_8\|CLK400Hz~0 " "Destination node displayLCD:comb_8\|CLK400Hz~0" {  } { { "displayLCD.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/displayLCD.v" 166 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659273621384 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1659273621384 ""}  } { { "displayLCD.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/displayLCD.v" 166 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659273621384 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PS2_to_LCD:comb_7\|pos_neg_finish_ps2  " "Automatically promoted node PS2_to_LCD:comb_7\|pos_neg_finish_ps2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659273621384 ""}  } { { "PS2_to_LCD.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/PS2_to_LCD.v" 149 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659273621384 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1659273621514 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659273621514 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659273621514 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659273621515 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659273621516 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1659273621516 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1659273621516 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1659273621517 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1659273621533 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1659273621533 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1659273621533 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659273621596 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1659273621598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1659273622690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659273622820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1659273622847 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1659273625816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659273625816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1659273625973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y61 X33_Y73 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y61 to location X33_Y73" {  } { { "loc" "" { Generic "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y61 to location X33_Y73"} { { 12 { 0 ""} 23 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1659273628178 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1659273628178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1659273629257 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1659273629257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659273629259 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1659273629330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659273629336 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659273629499 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659273629499 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659273629645 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659273629914 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/output_files/ProjetoComunicacaoDigital.fit.smsg " "Generated suppressed messages file /home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/output_files/ProjetoComunicacaoDigital.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1659273630167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1771 " "Peak virtual memory: 1771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659273630320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 31 10:20:30 2022 " "Processing ended: Sun Jul 31 10:20:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659273630320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659273630320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659273630320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1659273630320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1659273630771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659273630771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 31 10:20:30 2022 " "Processing started: Sun Jul 31 10:20:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659273630771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1659273630771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjetoComunicacaoDigital -c ProjetoComunicacaoDigital " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjetoComunicacaoDigital -c ProjetoComunicacaoDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1659273630771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1659273630887 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1659273632319 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1659273632369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659273632546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 31 10:20:32 2022 " "Processing ended: Sun Jul 31 10:20:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659273632546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659273632546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659273632546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1659273632546 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1659273632618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1659273632946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659273632946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 31 10:20:32 2022 " "Processing started: Sun Jul 31 10:20:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659273632946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1659273632946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProjetoComunicacaoDigital -c ProjetoComunicacaoDigital " "Command: quartus_sta ProjetoComunicacaoDigital -c ProjetoComunicacaoDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1659273632946 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1659273632968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1659273633008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1659273633008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659273633056 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659273633056 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoComunicacaoDigital.sdc " "Synopsys Design Constraints File file not found: 'ProjetoComunicacaoDigital.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1659273633354 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1659273633354 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name displayLCD:comb_8\|CLK400Hz displayLCD:comb_8\|CLK400Hz " "create_clock -period 1.000 -name displayLCD:comb_8\|CLK400Hz displayLCD:comb_8\|CLK400Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1659273633355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2_to_LCD:comb_7\|r_finish_ps2 PS2_to_LCD:comb_7\|r_finish_ps2 " "create_clock -period 1.000 -name PS2_to_LCD:comb_7\|r_finish_ps2 PS2_to_LCD:comb_7\|r_finish_ps2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1659273633355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_ps2 clk_ps2 " "create_clock -period 1.000 -name clk_ps2 clk_ps2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1659273633355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK50MHz CLK50MHz " "create_clock -period 1.000 -name CLK50MHz CLK50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1659273633355 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659273633355 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PS2_to_LCD:comb_7\|r_finish_ps2 PS2_to_LCD:comb_7\|r_finish_ps2 " "Clock target PS2_to_LCD:comb_7\|r_finish_ps2 of clock PS2_to_LCD:comb_7\|r_finish_ps2 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1659273633356 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|pos_neg_finish_ps2  from: datac  to: combout " "Cell: comb_7\|pos_neg_finish_ps2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659273633356 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1659273633356 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1659273633357 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659273633357 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1659273633357 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1659273633360 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1659273633369 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1659273633369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.721 " "Worst-case setup slack is -4.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.721            -139.247 displayLCD:comb_8\|CLK400Hz  " "   -4.721            -139.247 displayLCD:comb_8\|CLK400Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.797             -61.597 CLK50MHz  " "   -3.797             -61.597 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.317             -31.728 PS2_to_LCD:comb_7\|r_finish_ps2  " "   -3.317             -31.728 PS2_to_LCD:comb_7\|r_finish_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.329             -17.937 clk_ps2  " "   -1.329             -17.937 clk_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659273633370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.015 " "Worst-case hold slack is -0.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.015 PS2_to_LCD:comb_7\|r_finish_ps2  " "   -0.015              -0.015 PS2_to_LCD:comb_7\|r_finish_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 displayLCD:comb_8\|CLK400Hz  " "    0.388               0.000 displayLCD:comb_8\|CLK400Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 CLK50MHz  " "    0.427               0.000 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 clk_ps2  " "    0.440               0.000 clk_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659273633371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1659273633371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1659273633372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.985 CLK50MHz  " "   -3.000             -29.985 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.130 clk_ps2  " "   -3.000             -26.130 clk_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -73.245 displayLCD:comb_8\|CLK400Hz  " "   -1.285             -73.245 displayLCD:comb_8\|CLK400Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -21.845 PS2_to_LCD:comb_7\|r_finish_ps2  " "   -1.285             -21.845 PS2_to_LCD:comb_7\|r_finish_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659273633372 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659273633398 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659273633398 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1659273633402 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1659273633416 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1659273633592 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PS2_to_LCD:comb_7\|r_finish_ps2 PS2_to_LCD:comb_7\|r_finish_ps2 " "Clock target PS2_to_LCD:comb_7\|r_finish_ps2 of clock PS2_to_LCD:comb_7\|r_finish_ps2 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1659273633619 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|pos_neg_finish_ps2  from: datac  to: combout " "Cell: comb_7\|pos_neg_finish_ps2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659273633619 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1659273633619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659273633619 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1659273633623 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1659273633623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.256 " "Worst-case setup slack is -4.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.256            -122.922 displayLCD:comb_8\|CLK400Hz  " "   -4.256            -122.922 displayLCD:comb_8\|CLK400Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.379             -54.369 CLK50MHz  " "   -3.379             -54.369 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.943             -28.108 PS2_to_LCD:comb_7\|r_finish_ps2  " "   -2.943             -28.108 PS2_to_LCD:comb_7\|r_finish_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.089             -14.690 clk_ps2  " "   -1.089             -14.690 clk_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659273633624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.049 " "Worst-case hold slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 PS2_to_LCD:comb_7\|r_finish_ps2  " "    0.049               0.000 PS2_to_LCD:comb_7\|r_finish_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 displayLCD:comb_8\|CLK400Hz  " "    0.340               0.000 displayLCD:comb_8\|CLK400Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 CLK50MHz  " "    0.387               0.000 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clk_ps2  " "    0.387               0.000 clk_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659273633626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1659273633627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1659273633629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.985 CLK50MHz  " "   -3.000             -29.985 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.130 clk_ps2  " "   -3.000             -26.130 clk_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -73.245 displayLCD:comb_8\|CLK400Hz  " "   -1.285             -73.245 displayLCD:comb_8\|CLK400Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -21.845 PS2_to_LCD:comb_7\|r_finish_ps2  " "   -1.285             -21.845 PS2_to_LCD:comb_7\|r_finish_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659273633630 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659273633664 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659273633664 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1659273633666 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PS2_to_LCD:comb_7\|r_finish_ps2 PS2_to_LCD:comb_7\|r_finish_ps2 " "Clock target PS2_to_LCD:comb_7\|r_finish_ps2 of clock PS2_to_LCD:comb_7\|r_finish_ps2 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1659273633709 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|pos_neg_finish_ps2  from: datac  to: combout " "Cell: comb_7\|pos_neg_finish_ps2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659273633709 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1659273633709 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659273633709 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1659273633711 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1659273633711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.826 " "Worst-case setup slack is -1.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.826             -41.177 displayLCD:comb_8\|CLK400Hz  " "   -1.826             -41.177 displayLCD:comb_8\|CLK400Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.413             -19.413 CLK50MHz  " "   -1.413             -19.413 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.321             -14.624 PS2_to_LCD:comb_7\|r_finish_ps2  " "   -1.321             -14.624 PS2_to_LCD:comb_7\|r_finish_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -0.305 clk_ps2  " "   -0.106              -0.305 clk_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659273633713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 displayLCD:comb_8\|CLK400Hz  " "    0.175               0.000 displayLCD:comb_8\|CLK400Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 PS2_to_LCD:comb_7\|r_finish_ps2  " "    0.182               0.000 PS2_to_LCD:comb_7\|r_finish_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 CLK50MHz  " "    0.191               0.000 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 clk_ps2  " "    0.199               0.000 clk_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659273633716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1659273633718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1659273633720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.302 CLK50MHz  " "   -3.000             -25.302 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.126 clk_ps2  " "   -3.000             -24.126 clk_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -57.000 displayLCD:comb_8\|CLK400Hz  " "   -1.000             -57.000 displayLCD:comb_8\|CLK400Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 PS2_to_LCD:comb_7\|r_finish_ps2  " "   -1.000             -17.000 PS2_to_LCD:comb_7\|r_finish_ps2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659273633722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659273633722 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659273633761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659273633761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659273633761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659273633761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.982 ns " "Worst Case Available Settling Time: 0.982 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659273633761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659273633761 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659273633761 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1659273633970 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1659273633970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "645 " "Peak virtual memory: 645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659273634005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 31 10:20:34 2022 " "Processing ended: Sun Jul 31 10:20:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659273634005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659273634005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659273634005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1659273634005 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1659273634456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659273634457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 31 10:20:34 2022 " "Processing started: Sun Jul 31 10:20:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659273634457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1659273634457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ProjetoComunicacaoDigital -c ProjetoComunicacaoDigital " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ProjetoComunicacaoDigital -c ProjetoComunicacaoDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1659273634457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1659273634606 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProjetoComunicacaoDigital.vo /home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/simulation/modelsim/ simulation " "Generated file ProjetoComunicacaoDigital.vo in folder \"/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1659273634680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "604 " "Peak virtual memory: 604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659273634690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 31 10:20:34 2022 " "Processing ended: Sun Jul 31 10:20:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659273634690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659273634690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659273634690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1659273634690 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1659273634776 ""}
