arch = "AArch64"
name = "WDS+po-dsb-tlbiipa-dsb-tlbiis-dsb-eret"
symbolic = ["x"]

page_table_setup = """
    physical pa1;
    intermediate ipa1;

    x |-> invalid;
    x ?-> ipa1;

    ipa1 |-> invalid;
    ipa1 ?-> pa1;

    *pa1 = 0;

    identity 0x1000 with code;
    identity 0x2000 with code;
"""

[thread.0]
init = {}
code = """
    STR X0,[X1]
    STR X2,[X3]
    DSB SY
    TLBI IPAS2E1,X6
    DSB SY
    TLBI VMALLE1IS
    DSB SY
    ERET
L0:
    LDR X4,[X5]
"""

[thread.0.reset]
R0 = "mkdesc3(oa=pa1)"
R1 = "pte3(ipa1, s2_page_table_base)"
R2 = "mkdesc3(oa=ipa1)"
R3 = "pte3(x, page_table_base)"
R5 = "x"
R6 = "extz(page(x), 64)"
VBAR_EL1 = "extz(0x1000, 64)"
VBAR_EL2 = "extz(0x2000, 64)"
"PSTATE.EL" = "0b10"
# return to EL1h at L0
SPSR_EL2 = "extz(0b00100, 64)"
ELR_EL2 = "L0:"

[section.thread0_el1_handler]
address = "0x1200"
code = """
    MOV X4,#1

    MRS X20,ELR_EL1
    ADD X20,X20,#4
    MSR ELR_EL1,X20
    ERET
"""

[section.thread0_el2_handler_lower_exc]
address = "0x2400"
code = """
    MOV X4,#2

    MRS X20,ELR_EL2
    ADD X20,X20,#4
    MSR ELR_EL2,X20
    ERET
"""

[final]
assertion = "0:X4=2"
