Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 13:00:17 2024
| Host         : DESKTOP-TUDSMRQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AccelerometerCtl_timing_summary_routed.rpt -pb AccelerometerCtl_timing_summary_routed.pb -rpx AccelerometerCtl_timing_summary_routed.rpx -warn_on_violation
| Design       : AccelerometerCtl
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  633         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (633)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1361)
5. checking no_input_delay (2)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (633)
--------------------------
 There are 633 register/latch pins with no clock driven by root clock pin: SYSCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1361)
---------------------------------------------------
 There are 1361 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1406          inf        0.000                      0                 1406           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1406 Endpoints
Min Delay          1406 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_INT_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.215ns  (logic 3.209ns (44.479%)  route 4.006ns (55.521%))
  Logic Levels:           3  (FDSE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDSE                         0.000     0.000 r  RESET_INT_reg/C
    SLICE_X1Y84          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  RESET_INT_reg/Q
                         net (fo=92, routed)          1.745     2.201    ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.325 r  ADXL_Control/SPI_Interface/SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.261     4.586    SS_OBUF
    M14                  OBUF (Prop_obuf_I_O)         2.629     7.215 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000     7.215    SS
    M14                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.712ns  (logic 3.507ns (52.257%)  route 3.204ns (47.743%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE                         0.000     0.000 r  ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]/C
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]/Q
                         net (fo=23, routed)          1.095     1.613    ADXL_Control/SPI_Interface/StC[1]
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.153     1.766 r  ADXL_Control/SPI_Interface/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.109     3.875    SCLK_OBUF
    L15                  OBUF (Prop_obuf_I_O)         2.836     6.712 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     6.712    SCLK
    L15                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accel_Calculation/ACCEL_Y_CLIP_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACCEL_Y_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.522ns  (logic 3.228ns (58.451%)  route 2.294ns (41.549%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE                         0.000     0.000 r  Accel_Calculation/ACCEL_Y_CLIP_reg[7]/C
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Accel_Calculation/ACCEL_Y_CLIP_reg[7]/Q
                         net (fo=1, routed)           2.294     2.713    ACCEL_Y_OUT_OBUF[7]
    M18                  OBUF (Prop_obuf_I_O)         2.809     5.522 r  ACCEL_Y_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.522    ACCEL_Y_OUT[7]
    M18                                                               r  ACCEL_Y_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACCEL_Y_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.477ns  (logic 3.222ns (58.830%)  route 2.255ns (41.170%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE                         0.000     0.000 r  Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Accel_Calculation/ACCEL_Y_CLIP_reg[8]/Q
                         net (fo=1, routed)           2.255     2.674    ACCEL_Y_OUT_OBUF[8]
    L18                  OBUF (Prop_obuf_I_O)         2.803     5.477 r  ACCEL_Y_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.477    ACCEL_Y_OUT[8]
    L18                                                               r  ACCEL_Y_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADXL_Control/ACCEL_Y_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Accel_Calculation/ACCEL_Y_SUM_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.343ns  (logic 2.512ns (47.018%)  route 2.831ns (52.982%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT1=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  ADXL_Control/ACCEL_Y_reg[6]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ADXL_Control/ACCEL_Y_reg[6]/Q
                         net (fo=2, routed)           1.197     1.653    ADXL_Control/ACCEL_Y_reg[11]_1[4]
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.777 r  ADXL_Control/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     1.777    Accel_Calculation/plusOp_inferred__3/i__carry_1[2]
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.157 r  Accel_Calculation/plusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.157    Accel_Calculation/plusOp_inferred__1/i__carry__0_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.376 f  Accel_Calculation/plusOp_inferred__1/i__carry__1/O[0]
                         net (fo=2, routed)           0.818     3.195    ADXL_Control/O[0]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.295     3.490 r  ADXL_Control/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     3.490    Accel_Calculation/ACCEL_Y_SUM_reg[8]_0[0]
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.891 r  Accel_Calculation/plusOp_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.891    Accel_Calculation/plusOp_inferred__3/i__carry__0_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.225 r  Accel_Calculation/plusOp_inferred__3/i__carry__1/O[1]
                         net (fo=1, routed)           0.815     5.040    Accel_Calculation/plusOp_inferred__3/i__carry__1_n_6
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.303     5.343 r  Accel_Calculation/ACCEL_Y_SUM[10]_i_1/O
                         net (fo=1, routed)           0.000     5.343    Accel_Calculation/ACCEL_Y_SUM[10]_i_1_n_0
    SLICE_X5Y74          FDRE                                         r  Accel_Calculation/ACCEL_Y_SUM_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.329ns  (logic 3.219ns (60.418%)  route 2.109ns (39.582%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE                         0.000     0.000 r  ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/Q
                         net (fo=1, routed)           2.109     2.528    MOSI_OBUF
    L16                  OBUF (Prop_obuf_I_O)         2.800     5.329 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     5.329    MOSI
    L16                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accel_Calculation/ACCEL_Y_CLIP_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACCEL_Y_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.319ns  (logic 3.224ns (60.613%)  route 2.095ns (39.387%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE                         0.000     0.000 r  Accel_Calculation/ACCEL_Y_CLIP_reg[3]/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Accel_Calculation/ACCEL_Y_CLIP_reg[3]/Q
                         net (fo=1, routed)           2.095     2.514    ACCEL_Y_OUT_OBUF[3]
    M13                  OBUF (Prop_obuf_I_O)         2.805     5.319 r  ACCEL_Y_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.319    ACCEL_Y_OUT[3]
    M13                                                               r  ACCEL_Y_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACCEL_Y_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.299ns  (logic 3.239ns (61.130%)  route 2.060ns (38.870%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE                         0.000     0.000 r  Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q
                         net (fo=1, routed)           2.060     2.479    ACCEL_Y_OUT_OBUF[1]
    T18                  OBUF (Prop_obuf_I_O)         2.820     5.299 r  ACCEL_Y_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.299    ACCEL_Y_OUT[1]
    T18                                                               r  ACCEL_Y_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accel_Calculation/ACCEL_X_CLIP_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACCEL_X_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.261ns  (logic 3.218ns (61.171%)  route 2.043ns (38.829%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  Accel_Calculation/ACCEL_X_CLIP_reg[7]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Accel_Calculation/ACCEL_X_CLIP_reg[7]/Q
                         net (fo=1, routed)           2.043     2.462    ACCEL_X_OUT_OBUF[7]
    N17                  OBUF (Prop_obuf_I_O)         2.799     5.261 r  ACCEL_X_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.261    ACCEL_X_OUT[7]
    N17                                                               r  ACCEL_X_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACCEL_X_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.258ns  (logic 3.292ns (62.605%)  route 1.966ns (37.395%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE                         0.000     0.000 r  Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Accel_Calculation/ACCEL_X_CLIP_reg[8]/Q
                         net (fo=1, routed)           1.966     2.444    ACCEL_X_OUT_OBUF[8]
    P14                  OBUF (Prop_obuf_I_O)         2.814     5.258 r  ACCEL_X_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.258    ACCEL_X_OUT[8]
    P14                                                               r  ACCEL_X_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]_srl1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE                         0.000     0.000 r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/C
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/Q
                         net (fo=1, routed)           0.059     0.187    Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_0
    SLICE_X10Y69         SRL16E                                       r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]_srl1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[5]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[5]/Q
                         net (fo=1, routed)           0.080     0.221    Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_last.gen_rem/gen_inv_sqrt_out/B[5]
    SLICE_X2Y59          FDRE                                         r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADXL_Control/Cmd_Reg_reg[2][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADXL_Control/D_Send_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  ADXL_Control/Cmd_Reg_reg[2][6]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADXL_Control/Cmd_Reg_reg[2][6]/Q
                         net (fo=1, routed)           0.099     0.240    ADXL_Control/Cmd_Reg_reg[2][6]
    SLICE_X2Y79          FDRE                                         r  ADXL_Control/D_Send_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[5]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[5]/Q
                         net (fo=2, routed)           0.099     0.240    Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[10]_0[5]
    SLICE_X2Y62          FDRE                                         r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADXL_Control/Cmd_Reg_reg[2][1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ADXL_Control/D_Send_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDSE                         0.000     0.000 r  ADXL_Control/Cmd_Reg_reg[2][1]/C
    SLICE_X1Y78          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  ADXL_Control/Cmd_Reg_reg[2][1]/Q
                         net (fo=1, routed)           0.102     0.243    ADXL_Control/Cmd_Reg_reg[2][1]
    SLICE_X2Y78          FDRE                                         r  ADXL_Control/D_Send_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[8]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[8]/Q
                         net (fo=1, routed)           0.119     0.247    Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_last.gen_rem/gen_inv_sqrt_out/B[8]
    SLICE_X3Y59          FDRE                                         r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADXL_Control/SPI_Interface/DONE_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADXL_Control/SPI_Interface/Done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.279%)  route 0.122ns (48.721%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  ADXL_Control/SPI_Interface/DONE_1_reg/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ADXL_Control/SPI_Interface/DONE_1_reg/Q
                         net (fo=1, routed)           0.122     0.250    ADXL_Control/SPI_Interface/DONE_1
    SLICE_X4Y78          FDRE                                         r  ADXL_Control/SPI_Interface/Done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[12]_0[4]
    SLICE_X3Y59          FDRE                                         r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE                         0.000     0.000 r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[21]/C
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[21]/Q
                         net (fo=1, routed)           0.110     0.251    Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[1]_0
    SLICE_X13Y70         FDRE                                         r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]_srl5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE                         0.000     0.000 r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[10]/C
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[10]/Q
                         net (fo=1, routed)           0.110     0.251    Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]_0
    SLICE_X10Y64         SRL16E                                       r  Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]_srl5/D
  -------------------------------------------------------------------    -------------------





