verilog-optional-signed-range-re is a variable defined in `verilog-mode.el'.<br/>Its value is<br/>"\\s-*\\(\\<\\(reg\\|wire\\)\\>\\s-*\\)?\\(\\<signed\\>\\s-*\\)?\\(\\(\\[[^]]*\\]\\s-*\\)+\\)?"<br/><br/>  This variable may be risky if used as a file-local variable.<br/><br/>Documentation:<br/>Not documented as a variable.