// Seed: 472108899
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_10 = 1'b0;
  assign id_3  = 1;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    output tri id_0,
    inout tri0 id_1,
    output tri1 id_2,
    output supply1 id_3,
    output wire id_4,
    output supply1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output supply0 id_9
    , id_20,
    output supply1 id_10,
    output tri1 id_11,
    input tri1 id_12,
    output tri1 id_13,
    input wor id_14,
    output tri0 id_15,
    output logic id_16,
    input supply0 id_17,
    output supply1 id_18
);
  wire id_21;
  assign id_0 = id_8;
  assign id_9 = 1'b0;
  module_0 modCall_1 (
      id_21,
      id_20,
      id_21,
      id_20,
      id_20,
      id_21,
      id_21,
      id_20,
      id_21,
      id_20,
      id_20,
      id_21
  );
  assign modCall_1.id_6 = 0;
  wire id_22;
  wand id_23, id_24, id_25, id_26;
  always $display(id_21);
  initial id_16 <= 1'b0 | id_25;
endmodule
