# risc-v_rv32i_fpga
A simple project to get started with SystemVerilog.

# Resources
* https://learning.edx.org/course/course-v1:LinuxFoundationX+LFD111x+1T2021
* https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-2.html#finding-our-stack
* https://www.cs.cornell.edu/courses/cs3410/2019sp/riscv/interpreter/
* https://five-embeddev.com/baremetal/startup_cxx/

