/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, clang++ 17.0.0 -fPIC -O3) */

module up_down_counter(clock, reset, enable, direction, count, at_max, at_min);
  input clock;
  wire clock;
  input reset;
  wire reset;
  input enable;
  wire enable;
  input direction;
  wire direction;
  output [2:0] count;
  reg [2:0] count;
  output at_max;
  wire at_max;
  output at_min;
  wire at_min;
  wire [2:0] _00_;
  wire [2:0] _01_;
  wire [2:0] _02_;
  wire [2:0] _03_;
  wire [2:0] _04_;
  wire [2:0] _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire [2:0] _10_;
  wire [2:0] _11_;
  wire [2:0] _12_;
  wire _13_;
  always @(posedge clock)
    if (reset) count[0] <= 1'h0;
    else if (enable) count[0] <= _11_[0];
  always @(posedge clock)
    if (reset) count[1] <= 1'h0;
    else if (enable) count[1] <= _11_[1];
  always @(posedge clock)
    if (reset) count[2] <= 1'h0;
    else if (enable) count[2] <= _11_[2];
  assign _01_[0] = ~count[0];
  assign _04_[1] = ~count[1];
  assign _04_[2] = ~count[2];
  assign _05_[1] = _04_[1] ^ count[0];
  assign _05_[2] = _04_[2] ^ _03_[1];
  assign _02_[1] = count[1] ^ count[0];
  assign _02_[2] = count[2] ^ _00_[1];
  assign _13_ = _04_[1] & count[0];
  assign _03_[1] = count[1] | _13_;
  assign _00_[1] = count[1] & count[0];
  assign _06_ = _01_[0] | _04_[1];
  assign _09_ = _06_ | _04_[2];
  assign _07_ = count[0] | count[1];
  assign _08_ = _07_ | count[2];
  assign at_max = ~_09_;
  assign at_min = ~_08_;
  assign _12_[0] = _08_ ? _01_[0] : 1'h1;
  assign _12_[1] = _08_ ? _05_[1] : 1'h1;
  assign _12_[2] = _08_ ? _05_[2] : 1'h1;
  assign _10_[0] = _09_ ? _01_[0] : 1'h0;
  assign _10_[1] = _09_ ? _02_[1] : 1'h0;
  assign _10_[2] = _09_ ? _02_[2] : 1'h0;
  assign _11_[0] = direction ? _10_[0] : _12_[0];
  assign _11_[1] = direction ? _10_[1] : _12_[1];
  assign _11_[2] = direction ? _10_[2] : _12_[2];
  assign _02_[0] = _01_[0];
  assign _01_[2:1] = count[2:1];
  assign _05_[0] = _01_[0];
  assign _03_[0] = count[0];
  assign _00_[0] = count[0];
  assign _04_[0] = count[0];
endmodule
