

================================================================
== Vitis HLS Report for 'fpr_of'
================================================================
* Date:           Mon Mar  4 11:09:15 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  19.697 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  0.100 us|  0.100 us|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     23|    -|
|Register         |        -|    -|      66|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      66|     23|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |            Instance           |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |sitodp_64ns_64_2_no_dsp_1_U84  |sitodp_64ns_64_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                          |                           |        0|   0|  0|   0|    0|
    +-------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |ap_return  |   9|          2|   64|        128|
    +-----------+----+-----------+-----+-----------+
    |Total      |  23|          5|   65|        131|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   2|   0|    2|          0|
    |ap_return_preg  |  64|   0|   64|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  66|   0|   66|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|        fpr_of|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|        fpr_of|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|        fpr_of|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|        fpr_of|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|        fpr_of|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|        fpr_of|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|        fpr_of|  return value|
|i          |   in|   64|     ap_none|             i|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 19.6>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %i" [../FalconHLS/code_hls/fpr.c:45]   --->   Operation 3 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (19.6ns)   --->   "%conv = sitodp i64 %i_read" [../FalconHLS/code_hls/fpr.c:48]   --->   Operation 4 'sitodp' 'conv' <Predicate = true> <Delay = 19.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 19.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 19.6>
ST_2 : Operation 5 [1/2] (19.6ns)   --->   "%conv = sitodp i64 %i_read" [../FalconHLS/code_hls/fpr.c:48]   --->   Operation 5 'sitodp' 'conv' <Predicate = true> <Delay = 19.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 19.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%ret_ln48 = ret i64 %conv" [../FalconHLS/code_hls/fpr.c:48]   --->   Operation 6 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_read   (read  ) [ 001]
conv     (sitodp) [ 000]
ret_ln48 (ret   ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1004" name="i_read_read_fu_4">
<pin_list>
<pin id="5" dir="0" index="0" bw="64" slack="0"/>
<pin id="6" dir="0" index="1" bw="64" slack="0"/>
<pin id="7" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="10" class="1004" name="grp_fu_10">
<pin_list>
<pin id="11" dir="0" index="0" bw="64" slack="0"/>
<pin id="12" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv/1 "/>
</bind>
</comp>

<comp id="14" class="1005" name="i_read_reg_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="64" slack="1"/>
<pin id="16" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="8"><net_src comp="2" pin="0"/><net_sink comp="4" pin=0"/></net>

<net id="9"><net_src comp="0" pin="0"/><net_sink comp="4" pin=1"/></net>

<net id="13"><net_src comp="4" pin="2"/><net_sink comp="10" pin=0"/></net>

<net id="17"><net_src comp="4" pin="2"/><net_sink comp="14" pin=0"/></net>

<net id="18"><net_src comp="14" pin="1"/><net_sink comp="10" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fpr_of : i | {1 }
  - Chain level:
	State 1
	State 2
		ret_ln48 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|
| Operation|  Functional Unit |
|----------|------------------|
|   read   | i_read_read_fu_4 |
|----------|------------------|
|  sitodp  |     grp_fu_10    |
|----------|------------------|
|   Total  |                  |
|----------|------------------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|i_read_reg_14|   64   |
+-------------+--------+
|    Total    |   64   |
+-------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_10 |  p0  |   2  |  64  |   128  ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  1.588  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   64   |    9   |
+-----------+--------+--------+--------+
