0.7
2020.2
Oct 14 2022
05:20:55
D:/fpga_projects/SDUP/projekt/bram_ip_test/bram_ip_test.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
D:/fpga_projects/SDUP/projekt/bram_ip_test/bram_ip_test.srcs/sources_1/new/bram_ip_top.sv,1680281760,systemVerilog,,,,bram_ip_top,,uvm,,,,,,
