
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -298.27

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -22.14

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.14

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.57   17.99   36.03   36.03 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.99    0.02   36.06 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.63    8.83    7.29   43.35 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.83    0.01   43.36 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.36   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.36   data arrival time
-----------------------------------------------------------------------------
                                 34.96   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.46   27.96   41.80   41.80 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 27.96    0.02   41.82 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.80   77.68   68.63  110.45 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.68    0.09  110.53 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.78   35.15  145.69 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.78    0.00  145.69 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.69   14.39   29.53  175.22 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.39    0.13  175.35 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.76   11.53   21.21  196.56 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.54    0.17  196.73 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.35   20.42  217.15 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.35    0.06  217.21 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.08   10.90   24.06  241.26 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.90    0.01  241.27 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.18   10.28   28.84  270.11 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.28    0.03  270.14 ^ resp_msg[13] (out)
                                270.14   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.14   data arrival time
-----------------------------------------------------------------------------
                                -22.14   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.46   27.96   41.80   41.80 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 27.96    0.02   41.82 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.80   77.68   68.63  110.45 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.68    0.09  110.53 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.78   35.15  145.69 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.78    0.00  145.69 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.69   14.39   29.53  175.22 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.39    0.13  175.35 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.76   11.53   21.21  196.56 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.54    0.17  196.73 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.35   20.42  217.15 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.35    0.06  217.21 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.08   10.90   24.06  241.26 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.90    0.01  241.27 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.18   10.28   28.84  270.11 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.28    0.03  270.14 ^ resp_msg[13] (out)
                                270.14   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.14   data arrival time
-----------------------------------------------------------------------------
                                -22.14   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
231.1451873779297

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7223

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.657089233398438

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8098

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  41.93   41.93 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.64  108.58 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.98  146.56 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.82  164.39 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.51  184.89 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.38  205.27 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.46  222.73 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.39  249.12 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.50  275.62 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.20  285.81 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.61  311.42 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  311.44 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         311.44   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.93  299.07   library setup time
         299.07   data required time
---------------------------------------------------------
         299.07   data required time
        -311.44   data arrival time
---------------------------------------------------------
         -12.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.03   36.03 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.31   43.35 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.36 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.36   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.36   data arrival time
---------------------------------------------------------
          34.96   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
270.1391

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-22.1391

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.195444

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.34e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.56e-04   2.17e-08   3.26e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.80e-04   2.70e-08   5.61e-04 100.0%
                          67.9%      32.1%       0.0%
