C1,decoup_caps
C10,decoup_caps
C2,decoup_caps
C3,decoup_caps
C4,decoup_caps
C5,decoup_caps
C6,decoup_caps
C7,decoup_caps
C8,decoup_caps
C9,decoup_caps
CLK/BAL0/R1,res_network
CLK/BAL0/R2,res_network
CLK/BAL0/R3,res_network
CLK/BAL0/R4,res_network
CLK/BAL0/R5,res_network
CLK/BAL0/T1,iso_txfmr
CLK/BAL1/R1,res_network
CLK/BAL1/R2,res_network
CLK/BAL1/R3,res_network
CLK/BAL1/R4,res_network
CLK/BAL1/R5,res_network
CLK/BAL1/T1,iso_txfmr
CLK/C1,clk_block_cap
CLK/C2,clk_block_cap
CLK/C3,clk_block_cap
CLK/C4,clk_block_cap
CLK/P1,differential_clk
CLK/P2,differential_clk
CLK/P3,single_ended_clk
CLK/P4,clk_sel
CLK/R1,clk_term
CLK/R2,clk_term
CLK/R3,clk_term
CLK/R4,clk_term
CLK/U1,clock_buffer
H1,mtg_holes
H2,mtg_holes
H3,mtg_holes
H4,mtg_holes
J1,io_hdr
P1,sync_conns
P2,sync_conns
P3,dock_con
R1,sync_term
XVR0/C1,dc_block
XVR0/C2,dc_block
XVR0/P1,sma_con
XVR0/P2,sma_con
XVR0/P3,sma_con
XVR0/P4,sma_con
XVR1/C1,dc_block
XVR1/C2,dc_block
XVR1/P1,sma_con
XVR1/P2,sma_con
XVR1/P3,sma_con
XVR1/P4,sma_con
XVR2/C1,dc_block
XVR2/C2,dc_block
XVR2/P1,sma_con
XVR2/P2,sma_con
XVR2/P3,sma_con
XVR2/P4,sma_con
XVR3/C1,dc_block
XVR3/C2,dc_block
XVR3/P1,sma_con
XVR3/P2,sma_con
XVR3/P3,sma_con
XVR3/P4,sma_con
XVR4/C1,dc_block
XVR4/C2,dc_block
XVR4/P1,sma_con
XVR4/P2,sma_con
XVR4/P3,sma_con
XVR4/P4,sma_con
XVR5/C1,dc_block
XVR5/C2,dc_block
XVR5/P1,sma_con
XVR5/P2,sma_con
XVR5/P3,sma_con
XVR5/P4,sma_con
