{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.871595",
   "Default View_TopLeft":"57,220",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 threadsafe
#  -string -flagsOSRD
preplace port spi_rtl -pg 1 -lvl 8 -x 3330 -y 360 -defaultsOSRD
preplace port uart -pg 1 -lvl 8 -x 3330 -y 1070 -defaultsOSRD
preplace port push_buttons_1bit -pg 1 -lvl 8 -x 3330 -y 450 -defaultsOSRD
preplace port led_2bits -pg 1 -lvl 8 -x 3330 -y 600 -defaultsOSRD
preplace port port-id_clk_12MHz -pg 1 -lvl 0 -x -20 -y 1200 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x -20 -y 640 -defaultsOSRD
preplace port port-id_clk_1MHz -pg 1 -lvl 8 -x 3330 -y 1200 -defaultsOSRD
preplace port port-id_gpio_mc -pg 1 -lvl 8 -x 3330 -y 1040 -defaultsOSRD
preplace port port-id_quad_index -pg 1 -lvl 8 -x 3330 -y 1010 -defaultsOSRD
preplace portBus quad_count -pg 1 -lvl 0 -x -20 -y 610 -defaultsOSRD
preplace portBus sin_cos_ch1_phase_inc_threshold -pg 1 -lvl 8 -x 3330 -y 510 -defaultsOSRD
preplace portBus sin_cos_ch1_phase_inc_delta -pg 1 -lvl 8 -x 3330 -y 770 -defaultsOSRD
preplace portBus sin_cos_ch0_phase_inc_threshold -pg 1 -lvl 8 -x 3330 -y 390 -defaultsOSRD
preplace portBus sin_cos_ch0_phase_inc_delta -pg 1 -lvl 8 -x 3330 -y 420 -defaultsOSRD
preplace portBus sin_cos_ch2_phase_inc_threshold -pg 1 -lvl 8 -x 3330 -y 480 -defaultsOSRD
preplace portBus sin_cos_ch2_phase_inc_delta -pg 1 -lvl 8 -x 3330 -y 540 -defaultsOSRD
preplace portBus sin_cos_ch3_phase_inc_threshold -pg 1 -lvl 8 -x 3330 -y 570 -defaultsOSRD
preplace portBus sin_cos_ch3_phase_inc_delta -pg 1 -lvl 8 -x 3330 -y 660 -defaultsOSRD
preplace portBus sin_cos_ch4_phase_inc_threshold -pg 1 -lvl 8 -x 3330 -y 630 -defaultsOSRD
preplace portBus sin_cos_ch4_phase_inc_delta -pg 1 -lvl 8 -x 3330 -y 690 -defaultsOSRD
preplace portBus sin_cos_ch5_phase_inc_threshold -pg 1 -lvl 8 -x 3330 -y 720 -defaultsOSRD
preplace portBus sin_cos_ch5_phase_inc_delta -pg 1 -lvl 8 -x 3330 -y 890 -defaultsOSRD
preplace portBus sin_cos_ch6_phase_inc_threshold -pg 1 -lvl 8 -x 3330 -y 800 -defaultsOSRD
preplace portBus sin_cos_ch6_phase_inc_delta -pg 1 -lvl 8 -x 3330 -y 830 -defaultsOSRD
preplace portBus sin_cos_ch7_phase_inc_threshold -pg 1 -lvl 8 -x 3330 -y 860 -defaultsOSRD
preplace portBus sin_cos_ch7_phase_inc_delta -pg 1 -lvl 8 -x 3330 -y 950 -defaultsOSRD
preplace portBus sin_cos_reset -pg 1 -lvl 8 -x 3330 -y 920 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 4 -x 1690 -y 840 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 4 -x 1690 -y 1190 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 5 -x 2120 -y 860 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -x 1180 -y 820 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -x 1690 -y 1000 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 6 -x 2660 -y 250 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 7 -x 3130 -y 510 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 6 -x 2660 -y 550 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -x 1180 -y 980 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 2 -x 710 -y 650 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 2 -x 710 -y 850 -defaultsOSRD
preplace inst mc_ctrl_0 -pg 1 -lvl 1 -x 240 -y 760 -defaultsOSRD
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 4 2 1860J 550 2440J
preplace netloc clk_100MHz_1 1 0 4 NJ 1200 N 1200 N 1200 N
preplace netloc clk_wiz_clk_out5 1 4 4 NJ 1200 NJ 1200 NJ 1200 NJ
preplace netloc clk_wiz_locked 1 4 1 1900 900n
preplace netloc mc_ctrl_0_gpio1 1 1 7 440J 510 NJ 510 NJ 510 NJ 510 2380J 1040 NJ 1040 NJ
preplace netloc mc_ctrl_0_quad_index 1 1 7 NJ 940 900J 910 1470J 620 1830J 1010 NJ 1010 NJ 1010 NJ
preplace netloc mc_ctrl_0_sin_cos_ch0_phase_inc_delta 1 1 7 490J 520 NJ 520 NJ 520 NJ 520 2450J 800 2890J 340 3310J
preplace netloc mc_ctrl_0_sin_cos_ch0_phase_inc_threshold 1 1 7 500J 530 NJ 530 NJ 530 NJ 530 2480J 740 2870J 350 3300J
preplace netloc mc_ctrl_0_sin_cos_ch1_phase_inc_delta 1 1 7 560J 730 820J 670 NJ 670 1840J 760 2330J 770 NJ 770 NJ
preplace netloc mc_ctrl_0_sin_cos_ch1_phase_inc_threshold 1 1 7 520J 540 NJ 540 NJ 540 NJ 540 2430J 690 2840J 370 3290J
preplace netloc mc_ctrl_0_sin_cos_ch2_phase_inc_delta 1 1 7 550J 740 830J 690 NJ 690 NJ 690 2370J 760 2900J 390 3260J
preplace netloc mc_ctrl_0_sin_cos_ch2_phase_inc_threshold 1 1 7 530J 970 880J 1050 1520J 700 NJ 700 NJ 700 2850J 380 3280J
preplace netloc mc_ctrl_0_sin_cos_ch3_phase_inc_delta 1 1 7 500J 1010 820J 1090 1540J 680 NJ 680 2410J 710 2950J 660 NJ
preplace netloc mc_ctrl_0_sin_cos_ch3_phase_inc_threshold 1 1 7 520J 980 860J 1070 1560J 740 NJ 740 2340J 780 2970J 640 3280J
preplace netloc mc_ctrl_0_sin_cos_ch4_phase_inc_delta 1 1 7 490J 990 840J 1080 1550J 710 NJ 710 2390J 720 2960J 690 NJ
preplace netloc mc_ctrl_0_sin_cos_ch4_phase_inc_threshold 1 1 7 NJ 760 880J 720 1510J 730 NJ 730 NJ 730 2940J 630 NJ
preplace netloc mc_ctrl_0_sin_cos_ch5_phase_inc_delta 1 1 7 480J 430 NJ 430 NJ 430 NJ 430 2470J 890 NJ 890 NJ
preplace netloc mc_ctrl_0_sin_cos_ch5_phase_inc_threshold 1 1 7 560J 770 860J 680 1460J 630 1820J 970 NJ 970 3010J 720 NJ
preplace netloc mc_ctrl_0_sin_cos_ch6_phase_inc_delta 1 1 7 510J 440 NJ 440 NJ 440 NJ 440 2300J 830 NJ 830 NJ
preplace netloc mc_ctrl_0_sin_cos_ch6_phase_inc_threshold 1 1 7 540J 550 NJ 550 NJ 550 1820J 560 2400J 810 3000J 800 NJ
preplace netloc mc_ctrl_0_sin_cos_ch7_phase_inc_delta 1 1 7 570J 560 820J 580 NJ 580 NJ 580 2350J 950 NJ 950 NJ
preplace netloc mc_ctrl_0_sin_cos_ch7_phase_inc_threshold 1 1 7 580J 570 850J 590 NJ 590 NJ 590 2360J 860 NJ 860 NJ
preplace netloc mc_ctrl_0_sin_cos_reset 1 1 7 510J 930 890J 710 1530J 720 NJ 720 2310J 920 NJ 920 NJ
preplace netloc mdm_1_debug_sys_rst 1 3 2 1450 490 1880J
preplace netloc microblaze_0_Clk 1 0 7 50 1000 590 1000 920 1060 1490 650 1850 650 2500 790 2930
preplace netloc microblaze_0_intr 1 6 1 2880J 520n
preplace netloc quad_count_1 1 0 1 0 610n
preplace netloc reset 1 0 5 10J 520 430 500 830J 560 N 560 1810J
preplace netloc rst_clk_wiz_100M_bus_struct_reset 1 3 3 1570 610 NJ 610 2290J
preplace netloc rst_clk_wiz_100M_mb_reset 1 2 5 930 570 NJ 570 NJ 570 2320J 820 2990
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 0 7 40 1010 460 750 870 700 1500 480 NJ 480 2420 840 2980
preplace netloc axi_gpio_0_GPIO 1 2 6 NJ 640 NJ 640 1870J 630 NJ 630 2860J 400 3270J
preplace netloc axi_gpio_0_GPIO2 1 2 6 840J 500 NJ 500 NJ 500 2510J 650 NJ 650 3310J
preplace netloc axi_quad_spi_0_SPI_0 1 4 4 1800 960 N 960 2920 360 N
preplace netloc axi_uartlite_0_UART 1 2 6 850J 660 NJ 660 NJ 660 2460J 680 NJ 680 3310J
preplace netloc microblaze_0_axi_dp 1 3 3 1420J 60 NJ 60 NJ
preplace netloc microblaze_0_axi_periph_M01_AXI 1 3 4 1580 750 NJ 750 NJ 750 2830
preplace netloc microblaze_0_axi_periph_M02_AXI 1 1 6 590 450 NJ 450 NJ 450 1900J 670 NJ 670 2820
preplace netloc microblaze_0_axi_periph_M03_AXI 1 1 6 600 460 NJ 460 NJ 460 NJ 460 2520J 660 2810
preplace netloc microblaze_0_axi_periph_M05_AXI 1 0 7 50 470 NJ 470 NJ 470 NJ 470 1890J 640 NJ 640 2800
preplace netloc microblaze_0_debug 1 2 2 940 730 1410
preplace netloc microblaze_0_dlmb_1 1 3 1 1480 800n
preplace netloc microblaze_0_ilmb_1 1 3 1 1460 820n
preplace netloc microblaze_0_intc_axi 1 6 1 2910 200n
preplace netloc microblaze_0_interrupt 1 2 6 950 600 NJ 600 NJ 600 2490J 620 NJ 620 3250
levelinfo -pg 1 -20 240 710 1180 1690 2120 2660 3130 3330
pagesize -pg 1 -db -bbox -sgen -180 0 3650 1320
"
}
{
   "da_axi4_cnt":"7",
   "da_board_cnt":"13",
   "da_clkrst_cnt":"3",
   "da_mb_cnt":"1",
   "da_ps7_cnt":"1"
}
