programModeRegisters	,	F_6
ddk750_setModeTiming	,	F_10
CLK	,	V_14
PLL65	,	V_16
CLOCK_PHASE	,	V_24
horizontal_sync_start	,	V_42
PANEL_DISPLAY_CTRL	,	V_64
PANEL_VERTICAL_TOTAL	,	V_62
PEEK32	,	F_9
BOTTOM	,	V_11
DISPLAY_END	,	V_37
HSYNC_PHASE	,	V_51
pll_value_t	,	T_2
horizontal_display_end	,	V_5
VSYNC	,	V_69
CRT_HORIZONTAL_SYNC	,	V_38
PLL25	,	V_20
horizontal_total	,	V_36
DEFAULT_INPUT_CLOCK	,	V_73
RESERVED_3_MASK	,	V_68
ret	,	V_27
LEFT	,	V_9
PLL74	,	V_18
CRTSELECT	,	V_21
ulReservedBits	,	V_58
ACTIVE_LOW	,	V_25
ENABLE	,	V_54
pModeParam	,	V_1
clockType	,	V_31
CRT_AUTO_CENTERING_TL	,	V_7
PANEL_VERTICAL_SYNC	,	V_63
ulTmpValue	,	V_29
PANEL_HORIZONTAL_SYNC	,	V_61
uiActualPixelClk	,	V_71
CRT_VERTICAL_TOTAL	,	V_43
TOP	,	V_8
CRT_PLL_CTRL	,	V_33
vertical_sync_polarity	,	V_50
horizontal_sync_polarity	,	V_52
TIMING	,	V_53
PLANE	,	V_55
RESERVED_1_MASK	,	V_66
POKE32	,	F_2
PANEL_PLL_CTRL	,	V_59
CRT_HORIZONTAL_TOTAL	,	V_34
vertical_sync_height	,	V_47
PRIMARY_PLL	,	V_57
PLL80	,	V_17
CRT	,	V_22
PLL41	,	V_15
FIELD_VALUE	,	F_3
FIELD_SET	,	F_5
WIDTH	,	V_39
displayControlAdjust_SM750LE	,	F_1
vertical_display_end	,	V_6
formatPllReg	,	F_7
RGBBIT	,	V_23
FIELD_CLEAR	,	F_4
inputFreq	,	V_72
outb_p	,	F_12
calcPllValue	,	F_11
parm	,	V_70
RIGHT	,	V_12
clock_type_t	,	T_3
SM750LE	,	V_56
mode_parameter_t	,	T_1
CRT_DISPLAY_CTRL	,	V_13
ulReg	,	V_30
vertical_total	,	V_44
PANEL_HORIZONTAL_TOTAL	,	V_60
TOTAL	,	V_35
SECONDARY_PLL	,	V_32
cnt	,	V_28
getChipType	,	F_8
HEIGHT	,	V_46
clock_phase_polarity	,	V_65
RESERVED_2_MASK	,	V_67
pixel_clock	,	V_74
pll	,	V_26
horizontal_sync_width	,	V_40
vertical_sync_start	,	V_48
CRT_AUTO_CENTERING_BR	,	V_10
x	,	V_3
y	,	V_4
START	,	V_41
PLL108	,	V_19
dispControl	,	V_2
VSYNC_PHASE	,	V_49
CRT_VERTICAL_SYNC	,	V_45
