/* Generated by Yosys 0.45+148 (git sha1 1bf908dea, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* dynports =  1  *)
(* top =  1  *)
(* src = "./benchmark/mac_4.v:6.1-13.10" *)
module mac_4(a, b, c, out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  (* src = "./benchmark/mac_4.v:8.28-8.29" *)
  input [3:0] a;
  wire [3:0] a;
  (* src = "./benchmark/mac_4.v:8.31-8.32" *)
  input [3:0] b;
  wire [3:0] b;
  (* src = "./benchmark/mac_4.v:8.34-8.35" *)
  input [3:0] c;
  wire [3:0] c;
  (* src = "./benchmark/mac_4.v:9.29-9.32" *)
  output [3:0] out;
  wire [3:0] out;
  assign out[1] = 64'h438fb37fbc704c80 >> { c[1], a[1], b[1:0], a[0], c[0] };
  assign out[2] = 8'h69 >> { c[2], _01_, _00_ };
  assign _00_ = 64'h711733ff3f3fffff >> { b[0], a[0], a[1], b[1], c[1:0] };
  assign _01_ = 64'h66665aaa3cccf000 >> { b[0], a[0], a[1], b[1], b[2], a[2] };
  assign out[3] = 16'hd42b >> { _04_, c[2], _01_, _00_ };
  assign _02_ = 64'h6ac0953f953f953f >> { a[3], b[0], a[2], b[2], a[1], b[1] };
  assign out[0] = 8'h78 >> { c[0], b[0], a[0] };
  assign _03_ = 64'h7888c000a0000000 >> { a[0], b[0], a[1], b[1], b[2], a[2] };
  assign _04_ = 32'd2022147960 >> { _02_, c[3], _03_, b[3], a[0] };
endmodule
