
E = 
1.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000

S = 
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000

C:\Users\aguss\Desktop\Github\FPGA\ultrascale\VQFTAXIBUS\solution1\sim\vhdl>set PATH= 

C:\Users\aguss\Desktop\Github\FPGA\ultrascale\VQFTAXIBUS\solution1\sim\vhdl>call C:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_VQFTAXIBUS_top glbl -prj VQFTAXIBUS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s VQFTAXIBUS  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_VQFTAXIBUS_top glbl -prj VQFTAXIBUS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s VQFTAXIBUS 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1/sim/vhdl/ip/xil_defaultlib/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VQFTAXIBUS_ap_faddfsub_2_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1/sim/vhdl/ip/xil_defaultlib/VQFTAXIBUS_ap_fmul_0_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VQFTAXIBUS_ap_fmul_0_max_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1/sim/vhdl/AESL_axi_slave_AXILiteS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_slave_AXILiteS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1/sim/vhdl/VQFTAXIBUS.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_VQFTAXIBUS_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1/sim/vhdl/VQFTAXIBUS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VQFTAXIBUS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1/sim/vhdl/VQFTAXIBUS_AXILiteS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VQFTAXIBUS_AXILiteS_s_axi'
INFO: [VRFC 10-3107] analyzing entity 'VQFTAXIBUS_AXILiteS_s_axi_ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1/sim/vhdl/VQFTAXIBUS_faddfsbkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VQFTAXIBUS_faddfsbkb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1/sim/vhdl/VQFTAXIBUS_fmul_3cud.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VQFTAXIBUS_fmul_3cud'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32.vhd:206]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/VQFTAXIBUS_ap_fmul_0_max_dsp_32.vhd:195]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_exp_table_...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_pkg
Compiling package floating_point_v7_1_9.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module work.glbl
Compiling architecture behave of entity xil_defaultlib.VQFTAXIBUS_AXILiteS_s_axi_ram [\VQFTAXIBUS_AXILiteS_s_axi_ram(d...]
Compiling architecture behave of entity xil_defaultlib.VQFTAXIBUS_AXILiteS_s_axi [vqftaxibus_axilites_s_axi_defaul...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_9.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_9.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_9.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture vqftaxibus_ap_faddfsub_2_full_dsp_32_arch of entity xil_defaultlib.VQFTAXIBUS_ap_faddfsub_2_full_dsp_32 [vqftaxibus_ap_faddfsub_2_full_ds...]
Compiling architecture arch of entity xil_defaultlib.VQFTAXIBUS_faddfsbkb [vqftaxibus_faddfsbkb_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_9.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_9.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_9.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture vqftaxibus_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.VQFTAXIBUS_ap_fmul_0_max_dsp_32 [vqftaxibus_ap_fmul_0_max_dsp_32_...]
Compiling architecture arch of entity xil_defaultlib.VQFTAXIBUS_fmul_3cud [\VQFTAXIBUS_fmul_3cud(id=1)\]
Compiling architecture behav of entity xil_defaultlib.VQFTAXIBUS [vqftaxibus_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_AXILiteS [aesl_axi_slave_axilites_default]
Compiling architecture behav of entity xil_defaultlib.apatb_vqftaxibus_top
Built simulation snapshot VQFTAXIBUS

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1/sim/vhdl/xsim.dir/VQFTAXIBUS/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1/sim/vhdl/xsim.dir/VQFTAXIBUS/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Aug 13 21:16:06 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 13 21:16:06 2021...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/VQFTAXIBUS/xsim_script.tcl
# xsim {VQFTAXIBUS} -autoloadwcfg -tclbatch {VQFTAXIBUS.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source VQFTAXIBUS.tcl
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U8/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U7/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U6/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U5/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U4/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U3/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U2/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U1/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5115 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U1/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5195 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U2/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5195 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U3/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5195 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U4/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5195 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U5/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5195 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U6/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5195 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U7/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5195 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U8/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6375 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U1/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6375 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U2/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6375 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U3/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6375 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U4/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6375 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U5/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6375 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U6/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6375 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U7/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6375 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U8/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6415 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U1/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6415 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U2/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6415 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U3/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6415 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U4/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6415 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U5/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6415 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U6/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6415 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U7/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6415 ns  Iteration: 14  Process: /apatb_VQFTAXIBUS_top/AESL_inst_VQFTAXIBUS/VQFTAXIBUS_faddfsbkb_U8/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Note: simulation done!
Time: 11865 ns  Iteration: 1  Process: /apatb_VQFTAXIBUS_top/generate_sim_done_proc  File: C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1/sim/vhdl/VQFTAXIBUS.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 11865 ns  Iteration: 1  Process: /apatb_VQFTAXIBUS_top/generate_sim_done_proc  File: C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1/sim/vhdl/VQFTAXIBUS.autotb.vhd
$finish called at time : 11865 ns
## quit
INFO: [Common 17-206] Exiting xsim at Fri Aug 13 21:16:22 2021...

E = 
1.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000
0.000000 + i* 0.000000

S = 
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
0.250000 + i* 0.000000
