--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml uart_rx_top.twx uart_rx_top.ncd -o uart_rx_top.twr
uart_rx_top.pcf

Design file:              uart_rx_top.ncd
Physical constraint file: uart_rx_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Rs232_Rx    |    1.167(R)|      SLOW  |   -0.187(R)|      SLOW  |Clk_BUFGP         |   0.000|
Rst_n       |    3.769(R)|      SLOW  |    0.088(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Rs232_Tx    |         8.850(R)|      SLOW  |         3.606(R)|      FAST  |Clk_BUFGP         |   0.000|
led         |         8.798(R)|      SLOW  |         3.560(R)|      FAST  |Clk_BUFGP         |   0.000|
led1        |         9.246(R)|      SLOW  |         3.831(R)|      FAST  |Clk_BUFGP         |   0.000|
led2        |         7.713(R)|      SLOW  |         2.855(R)|      FAST  |Clk_BUFGP         |   0.000|
led3        |         9.096(R)|      SLOW  |         3.768(R)|      FAST  |Clk_BUFGP         |   0.000|
led4        |         9.078(R)|      SLOW  |         3.732(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.050|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Aug 25 19:04:38 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



