INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/ALU_control_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/Adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/RISCV_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/immediate_data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/pc_update.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_update
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/register_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sim_1/new/wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wrapper_tb
