##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_I2C
		4.2::Critical Path Report for Clock_UART
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_I2C:R vs. Clock_I2C:R)
		5.2::Critical Path Report for (Clock_UART:R vs. Clock_UART:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_I2C:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_UART:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_Voltage_Target_Ext_CP_Clk               | N/A                   | Target: 1.28 MHz   | 
Clock: ADC_Voltage_Target_Ext_CP_Clk(routed)       | N/A                   | Target: 1.28 MHz   | 
Clock: ADC_Voltage_Target_theACLK                  | N/A                   | Target: 0.32 MHz   | 
Clock: ADC_Voltage_Target_theACLK(fixed-function)  | N/A                   | Target: 0.32 MHz   | 
Clock: Clock_I2C                                   | Frequency: 29.52 MHz  | Target: 16.00 MHz  | 
Clock: Clock_UART                                  | Frequency: 43.13 MHz  | Target: 0.08 MHz   | 
Clock: Clock_UsbSuspend                            | N/A                   | Target: 0.05 MHz   | 
Clock: Clock_UsbSuspend(fixed-function)            | N/A                   | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                                   | Frequency: 64.41 MHz  | Target: 64.00 MHz  | 
Clock: CyILO                                       | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                                       | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                                | N/A                   | Target: 64.00 MHz  | 
Clock: CyPLL_OUT                                   | N/A                   | Target: 64.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_I2C     Clock_I2C      62500            28626       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_UART    Clock_UART     1.3e+007         12976815    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_I2C      15625            7813        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_UART     15625            99          N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name               Clock to Out  Clock Name:Phase  
----------------------  ------------  ----------------  
Pin_I2C_SCL(0)_PAD:out  25662         Clock_I2C:R       
Pin_I2C_SDA(0)_PAD:out  23942         Clock_I2C:R       
Pin_UART_Tx(0)_PAD      35735         Clock_UART:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_I2C
***************************************
Clock: Clock_I2C
Frequency: 29.52 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2CHW:bI2C_UDB:Shifter:u0\/clock
Path slack     : 28626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -6290
------------------------------------------------   ----- 
End-of-path required time (ps)                     56210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27584
-------------------------------------   ----- 
End-of-path arrival time (ps)           27584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q               macrocell18     1250   1250  28626  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/main_2          macrocell8     10116  11366  28626  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/q               macrocell8      3350  14716  28626  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell11     2774  17491  28626  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_0\/q       macrocell11     3350  20841  28626  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   6743  27584  28626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_UART
****************************************
Clock: Clock_UART
Frequency: 43.13 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_1\/q
Path End       : \UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12976815p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11665
-------------------------------------   ----- 
End-of-path arrival time (ps)           11665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_1\/q                      macrocell54     1250   1250  12976815  RISE       1
\UART_Bridge:BUART:counter_load_not\/main_0           macrocell35     4153   5403  12976815  RISE       1
\UART_Bridge:BUART:counter_load_not\/q                macrocell35     3350   8753  12976815  RISE       1
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2913  11665  12976815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 64.41 MHz | Target: 64.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Bridge:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -5210
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10415

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10316
-------------------------------------   ----- 
End-of-path arrival time (ps)           10316
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out                        synccell        1480   1480     99  RISE       1
\UART_Bridge:BUART:rx_postpoll\/main_2         macrocell43     3192   4672     99  RISE       1
\UART_Bridge:BUART:rx_postpoll\/q              macrocell43     3350   8022     99  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  10316     99  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_I2C:R vs. Clock_I2C:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2CHW:bI2C_UDB:Shifter:u0\/clock
Path slack     : 28626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -6290
------------------------------------------------   ----- 
End-of-path required time (ps)                     56210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27584
-------------------------------------   ----- 
End-of-path arrival time (ps)           27584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q               macrocell18     1250   1250  28626  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/main_2          macrocell8     10116  11366  28626  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/q               macrocell8      3350  14716  28626  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell11     2774  17491  28626  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_0\/q       macrocell11     3350  20841  28626  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   6743  27584  28626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (Clock_UART:R vs. Clock_UART:R)
*************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_1\/q
Path End       : \UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12976815p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11665
-------------------------------------   ----- 
End-of-path arrival time (ps)           11665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_1\/q                      macrocell54     1250   1250  12976815  RISE       1
\UART_Bridge:BUART:counter_load_not\/main_0           macrocell35     4153   5403  12976815  RISE       1
\UART_Bridge:BUART:counter_load_not\/q                macrocell35     3350   8753  12976815  RISE       1
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2913  11665  12976815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_I2C:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_I2C_SDA(0)_SYNC/out
Path End       : \I2CHW:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 7813p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_I2C:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4302
-------------------------------------   ---- 
End-of-path arrival time (ps)           4302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_I2C_SDA(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_I2C_SDA(0)_SYNC/out             synccell      1480   1480   7813  RISE       1
\I2CHW:bI2C_UDB:sda_in_reg\/main_0  macrocell28   2822   4302   7813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_reg\/clock_0                        macrocell28         0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_UART:R)
************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Bridge:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -5210
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10415

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10316
-------------------------------------   ----- 
End-of-path arrival time (ps)           10316
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out                        synccell        1480   1480     99  RISE       1
\UART_Bridge:BUART:rx_postpoll\/main_2         macrocell43     3192   4672     99  RISE       1
\UART_Bridge:BUART:rx_postpoll\/q              macrocell43     3350   8022     99  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  10316     99  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Bridge:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -5210
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10415

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10316
-------------------------------------   ----- 
End-of-path arrival time (ps)           10316
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out                        synccell        1480   1480     99  RISE       1
\UART_Bridge:BUART:rx_postpoll\/main_2         macrocell43     3192   4672     99  RISE       1
\UART_Bridge:BUART:rx_postpoll\/q              macrocell43     3350   8022     99  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  10316     99  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 6455p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out                synccell      1480   1480     99  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_9  macrocell45   4180   5660   6455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:rx_last\/main_0
Capture Clock  : \UART_Bridge:BUART:rx_last\/clock_0
Path slack     : 7372p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out             synccell      1480   1480     99  RISE       1
\UART_Bridge:BUART:rx_last\/main_0  macrocell41   3263   4743   7372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_last\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 7372p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out                 synccell      1480   1480     99  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_10  macrocell44   3263   4743   7372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Bridge:BUART:rx_status_3\/clock_0
Path slack     : 7372p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out                 synccell      1480   1480     99  RISE       1
\UART_Bridge:BUART:rx_status_3\/main_7  macrocell48   3263   4743   7372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Bridge:BUART:pollcount_0\/clock_0
Path slack     : 7443p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out                 synccell      1480   1480     99  RISE       1
\UART_Bridge:BUART:pollcount_0\/main_3  macrocell36   3192   4672   7443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_0\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Bridge:BUART:pollcount_1\/clock_0
Path slack     : 7443p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out                 synccell      1480   1480     99  RISE       1
\UART_Bridge:BUART:pollcount_1\/main_4  macrocell37   3192   4672   7443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_1\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_I2C_SDA(0)_SYNC/out
Path End       : \I2CHW:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 7813p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_I2C:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4302
-------------------------------------   ---- 
End-of-path arrival time (ps)           4302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_I2C_SDA(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_I2C_SDA(0)_SYNC/out             synccell      1480   1480   7813  RISE       1
\I2CHW:bI2C_UDB:sda_in_reg\/main_0  macrocell28   2822   4302   7813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_reg\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_I2C_SDA(0)_SYNC/out
Path End       : \I2CHW:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 7849p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_I2C:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_I2C_SDA(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Pin_I2C_SDA(0)_SYNC/out           synccell      1480   1480   7813  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_8  macrocell30   2786   4266   7849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_I2C_SCL(0)_SYNC/out
Path End       : \I2CHW:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 8321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_I2C:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_I2C_SCL(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_I2C_SCL(0)_SYNC/out             synccell      1480   1480   8321  RISE       1
\I2CHW:bI2C_UDB:clk_eq_reg\/main_1  macrocell5    2314   3794   8321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_I2C_SCL(0)_SYNC/out
Path End       : \I2CHW:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 8321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_I2C:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_I2C_SCL(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_I2C_SCL(0)_SYNC/out             synccell      1480   1480   8321  RISE       1
\I2CHW:bI2C_UDB:scl_in_reg\/main_0  macrocell25   2314   3794   8321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_reg\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2CHW:bI2C_UDB:Shifter:u0\/clock
Path slack     : 28626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -6290
------------------------------------------------   ----- 
End-of-path required time (ps)                     56210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27584
-------------------------------------   ----- 
End-of-path arrival time (ps)           27584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q               macrocell18     1250   1250  28626  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/main_2          macrocell8     10116  11366  28626  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/q               macrocell8      3350  14716  28626  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell11     2774  17491  28626  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_0\/q       macrocell11     3350  20841  28626  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   6743  27584  28626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2CHW:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 34045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -5310
------------------------------------------------   ----- 
End-of-path required time (ps)                     57190

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23145
-------------------------------------   ----- 
End-of-path arrival time (ps)           23145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q                 macrocell18     1250   1250  28626  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/main_2            macrocell8     10116  11366  28626  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/q                 macrocell8      3350  14716  28626  RISE       1
\I2CHW:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell10     2784  17501  34045  RISE       1
\I2CHW:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell10     3350  20851  34045  RISE       1
\I2CHW:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell1   2294  23145  34045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2CHW:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2CHW:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 38553p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -5310
------------------------------------------------   ----- 
End-of-path required time (ps)                     57190

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18637
-------------------------------------   ----- 
End-of-path arrival time (ps)           18637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  38553  RISE       1
\I2CHW:bI2C_UDB:cs_addr_clkgen_0\/main_0      macrocell9      7683  12963  38553  RISE       1
\I2CHW:bI2C_UDB:cs_addr_clkgen_0\/q           macrocell9      3350  16313  38553  RISE       1
\I2CHW:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0   datapathcell1   2324  18637  38553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 39538p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19452
-------------------------------------   ----- 
End-of-path arrival time (ps)           19452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q         macrocell6    1250   1250  34871  RISE       1
\I2CHW:bI2C_UDB:m_state_0_split\/main_10  macrocell16  11202  12452  39538  RISE       1
\I2CHW:bI2C_UDB:m_state_0_split\/q        macrocell16   3350  15802  39538  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_8         macrocell15   3650  19452  39538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2CHW:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2CHW:bI2C_UDB:Shifter:u0\/clock
Path slack     : 40004p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -6290
------------------------------------------------   ----- 
End-of-path required time (ps)                     56210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16206
-------------------------------------   ----- 
End-of-path arrival time (ps)           16206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  38553  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell12     4659   9939  40004  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_1\/q          macrocell12     3350  13289  40004  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/cs_addr_1         datapathcell2   2917  16206  40004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2CHW:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:m_state_2\/clock_0
Path slack     : 40233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18757
-------------------------------------   ----- 
End-of-path arrival time (ps)           18757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q         macrocell6    1250   1250  34871  RISE       1
\I2CHW:bI2C_UDB:m_state_2_split\/main_10  macrocell19  11863  13113  40233  RISE       1
\I2CHW:bI2C_UDB:m_state_2_split\/q        macrocell19   3350  16463  40233  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/main_5         macrocell18   2294  18757  40233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:scl_in_reg\/q
Path End       : \I2CHW:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2CHW:bI2C_UDB:StsReg\/clock
Path slack     : 40888p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     60930

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20042
-------------------------------------   ----- 
End-of-path arrival time (ps)           20042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_reg\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:scl_in_reg\/q     macrocell25    1250   1250  30883  RISE       1
\I2CHW:bI2C_UDB:status_5\/main_0  macrocell34    7129   8379  40888  RISE       1
\I2CHW:bI2C_UDB:status_5\/q       macrocell34    3350  11729  40888  RISE       1
\I2CHW:bI2C_UDB:StsReg\/status_5  statusicell1   8312  20042  40888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:StsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2CHW:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 41130p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17860
-------------------------------------   ----- 
End-of-path arrival time (ps)           17860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  38553  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell12     4659   9939  40004  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_1\/q          macrocell12     3350  13289  40004  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/main_0          macrocell13     4571  17860  41130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : Net_834/main_8
Capture Clock  : Net_834/clock_0
Path slack     : 41489p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17501
-------------------------------------   ----- 
End-of-path arrival time (ps)           17501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q       macrocell18   1250   1250  28626  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/main_2  macrocell8   10116  11366  28626  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/q       macrocell8    3350  14716  28626  RISE       1
Net_834/main_8                     macrocell2    2784  17501  41489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 41499p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17491
-------------------------------------   ----- 
End-of-path arrival time (ps)           17491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q            macrocell18   1250   1250  28626  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/main_2       macrocell8   10116  11366  28626  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/q            macrocell8    3350  14716  28626  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell6    2774  17491  41499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2CHW:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:m_state_4\/clock_0
Path slack     : 42518p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16472
-------------------------------------   ----- 
End-of-path arrival time (ps)           16472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q         macrocell6    1250   1250  34871  RISE       1
\I2CHW:bI2C_UDB:m_state_4_split\/main_10  macrocell22   9570  10820  42518  RISE       1
\I2CHW:bI2C_UDB:m_state_4_split\/q        macrocell22   3350  14170  42518  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/main_6         macrocell21   2303  16472  42518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2CHW:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:status_0\/clock_0
Path slack     : 42772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16218
-------------------------------------   ----- 
End-of-path arrival time (ps)           16218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  38553  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell12     4659   9939  40004  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_1\/q          macrocell12     3350  13289  40004  RISE       1
\I2CHW:bI2C_UDB:status_0\/main_1              macrocell29     2930  16218  42772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2CHW:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:status_3\/clock_0
Path slack     : 42772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16218
-------------------------------------   ----- 
End-of-path arrival time (ps)           16218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  38553  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell12     4659   9939  40004  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_1\/q          macrocell12     3350  13289  40004  RISE       1
\I2CHW:bI2C_UDB:status_3\/main_1              macrocell32     2930  16218  42772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2CHW:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:m_state_2\/clock_0
Path slack     : 45872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13118
-------------------------------------   ----- 
End-of-path arrival time (ps)           13118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  34871  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/main_4  macrocell18  11868  13118  45872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:m_state_2\/clock_0
Path slack     : 45930p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13060
-------------------------------------   ----- 
End-of-path arrival time (ps)           13060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q       macrocell21   1250   1250  29045  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/main_0  macrocell18  11810  13060  45930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2CHW:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2CHW:bI2C_UDB:m_state_1\/clock_0
Path slack     : 45987p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13003
-------------------------------------   ----- 
End-of-path arrival time (ps)           13003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  34871  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/main_7  macrocell17  11753  13003  45987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : Net_834/main_3
Capture Clock  : Net_834/clock_0
Path slack     : 46611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12379
-------------------------------------   ----- 
End-of-path arrival time (ps)           12379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q  macrocell18   1250   1250  28626  RISE       1
Net_834/main_3                macrocell2   11129  12379  46611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2CHW:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:m_state_1\/clock_0
Path slack     : 47394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11596
-------------------------------------   ----- 
End-of-path arrival time (ps)           11596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  38553  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/main_0             macrocell17     6316  11596  47394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:status_2\/clock_0
Path slack     : 47624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11366
-------------------------------------   ----- 
End-of-path arrival time (ps)           11366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q      macrocell18   1250   1250  28626  RISE       1
\I2CHW:bI2C_UDB:status_2\/main_3  macrocell31  10116  11366  47624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_2\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:status_2\/clock_0
Path slack     : 48043p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10947
-------------------------------------   ----- 
End-of-path arrival time (ps)           10947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q      macrocell21   1250   1250  29045  RISE       1
\I2CHW:bI2C_UDB:status_2\/main_1  macrocell31   9697  10947  48043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_2\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : Net_834/main_1
Capture Clock  : Net_834/clock_0
Path slack     : 48062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10928
-------------------------------------   ----- 
End-of-path arrival time (ps)           10928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q  macrocell21   1250   1250  29045  RISE       1
Net_834/main_1                macrocell2    9678  10928  48062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2CHW:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 48170p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10820
-------------------------------------   ----- 
End-of-path arrival time (ps)           10820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q       macrocell6    1250   1250  34871  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell7    9570  10820  48170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell7          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:m_state_1\/clock_0
Path slack     : 48344p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q       macrocell21   1250   1250  29045  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/main_1  macrocell17   9396  10646  48344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : Net_835/main_4
Capture Clock  : Net_835/clock_0
Path slack     : 48361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10629
-------------------------------------   ----- 
End-of-path arrival time (ps)           10629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q  macrocell18   1250   1250  28626  RISE       1
Net_835/main_4                macrocell3    9379  10629  48361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:m_state_4\/clock_0
Path slack     : 48361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10629
-------------------------------------   ----- 
End-of-path arrival time (ps)           10629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q       macrocell18   1250   1250  28626  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/main_2  macrocell21   9379  10629  48361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:status_2\/clock_0
Path slack     : 48392p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10598
-------------------------------------   ----- 
End-of-path arrival time (ps)           10598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q        macrocell14   1250   1250  45587  RISE       1
\I2CHW:bI2C_UDB:status_2\/main_6  macrocell31   9348  10598  48392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_2\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 48399p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10591
-------------------------------------   ----- 
End-of-path arrival time (ps)           10591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q              macrocell14   1250   1250  45587  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell6    9341  10591  48399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : Net_834/main_6
Capture Clock  : Net_834/clock_0
Path slack     : 48404p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10586
-------------------------------------   ----- 
End-of-path arrival time (ps)           10586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q  macrocell14   1250   1250  45587  RISE       1
Net_834/main_6              macrocell2    9336  10586  48404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 49051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9939
-------------------------------------   ---- 
End-of-path arrival time (ps)           9939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  38553  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_3             macrocell20     4659   9939  49051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 49089p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9901
-------------------------------------   ---- 
End-of-path arrival time (ps)           9901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  34871  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_7  macrocell15   8651   9901  49089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2CHW:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 49089p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9901
-------------------------------------   ---- 
End-of-path arrival time (ps)           9901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  34871  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_7   macrocell30   8651   9901  49089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 49096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9894
-------------------------------------   ---- 
End-of-path arrival time (ps)           9894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q   macrocell6    1250   1250  34871  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_10  macrocell20   8644   9894  49096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 49179p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9811
-------------------------------------   ---- 
End-of-path arrival time (ps)           9811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  38553  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_0             macrocell15     4531   9811  49179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:lost_arb_reg\/q
Path End       : Net_835/main_8
Capture Clock  : Net_835/clock_0
Path slack     : 49313p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9677
-------------------------------------   ---- 
End-of-path arrival time (ps)           9677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:lost_arb_reg\/q  macrocell13   1250   1250  43646  RISE       1
Net_835/main_8                   macrocell3    8427   9677  49313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : Net_834/main_4
Capture Clock  : Net_834/clock_0
Path slack     : 49355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9635
-------------------------------------   ---- 
End-of-path arrival time (ps)           9635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q  macrocell17   1250   1250  30380  RISE       1
Net_834/main_4                macrocell2    8385   9635  49355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : \I2CHW:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:status_2\/clock_0
Path slack     : 49377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9613
-------------------------------------   ---- 
End-of-path arrival time (ps)           9613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q      macrocell17   1250   1250  30380  RISE       1
\I2CHW:bI2C_UDB:status_2\/main_4  macrocell31   8363   9613  49377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_2\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:status_0\/clock_0
Path slack     : 49412p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9578
-------------------------------------   ---- 
End-of-path arrival time (ps)           9578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q      macrocell21   1250   1250  29045  RISE       1
\I2CHW:bI2C_UDB:status_0\/main_2  macrocell29   8328   9578  49412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:status_3\/clock_0
Path slack     : 49412p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9578
-------------------------------------   ---- 
End-of-path arrival time (ps)           9578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q      macrocell21   1250   1250  29045  RISE       1
\I2CHW:bI2C_UDB:status_3\/main_2  macrocell32   8328   9578  49412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : \I2CHW:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:status_2\/clock_0
Path slack     : 49485p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q      macrocell20   1250   1250  30488  RISE       1
\I2CHW:bI2C_UDB:status_2\/main_2  macrocell31   8255   9505  49485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_2\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : Net_834/main_2
Capture Clock  : Net_834/clock_0
Path slack     : 49507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9483
-------------------------------------   ---- 
End-of-path arrival time (ps)           9483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q  macrocell20   1250   1250  30488  RISE       1
Net_834/main_2                macrocell2    8233   9483  49507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : Net_834/main_5
Capture Clock  : Net_834/clock_0
Path slack     : 49727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q  macrocell15   1250   1250  30755  RISE       1
Net_834/main_5                macrocell2    8013   9263  49727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:status_2\/clock_0
Path slack     : 49752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9238
-------------------------------------   ---- 
End-of-path arrival time (ps)           9238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  30755  RISE       1
\I2CHW:bI2C_UDB:status_2\/main_5  macrocell31   7988   9238  49752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_2\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : Net_835/main_7
Capture Clock  : Net_835/clock_0
Path slack     : 49753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9237
-------------------------------------   ---- 
End-of-path arrival time (ps)           9237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q  macrocell14   1250   1250  45587  RISE       1
Net_835/main_7              macrocell3    7987   9237  49753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:m_state_4\/clock_0
Path slack     : 49753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9237
-------------------------------------   ---- 
End-of-path arrival time (ps)           9237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q         macrocell14   1250   1250  45587  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/main_5  macrocell21   7987   9237  49753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:sda_in_reg\/q
Path End       : \I2CHW:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2CHW:bI2C_UDB:Shifter:u0\/clock
Path slack     : 49796p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -6770
------------------------------------------------   ----- 
End-of-path required time (ps)                     55730

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_reg\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:sda_in_reg\/q         macrocell28     1250   1250  49796  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/route_si  datapathcell2   4684   5934  49796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 49828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9162
-------------------------------------   ---- 
End-of-path arrival time (ps)           9162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q       macrocell18   1250   1250  28626  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_3  macrocell15   7912   9162  49828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 49828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9162
-------------------------------------   ---- 
End-of-path arrival time (ps)           9162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q      macrocell18   1250   1250  28626  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_3  macrocell30   7912   9162  49828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : \I2CHW:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:m_state_2\/clock_0
Path slack     : 50033p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8957
-------------------------------------   ---- 
End-of-path arrival time (ps)           8957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q       macrocell20   1250   1250  30488  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/main_1  macrocell18   7707   8957  50033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 50252p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8738
-------------------------------------   ---- 
End-of-path arrival time (ps)           8738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  43673  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_1           macrocell20    6158   8738  50252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 50398p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8592
-------------------------------------   ---- 
End-of-path arrival time (ps)           8592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:lost_arb_reg\/q     macrocell13   1250   1250  43646  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_11  macrocell20   7342   8592  50398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 50401p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q       macrocell18   1250   1250  28626  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_6  macrocell20   7339   8589  50401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:status_0\/clock_0
Path slack     : 50436p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8554
-------------------------------------   ---- 
End-of-path arrival time (ps)           8554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q      macrocell18   1250   1250  28626  RISE       1
\I2CHW:bI2C_UDB:status_0\/main_4  macrocell29   7304   8554  50436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:status_3\/clock_0
Path slack     : 50436p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8554
-------------------------------------   ---- 
End-of-path arrival time (ps)           8554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q      macrocell18   1250   1250  28626  RISE       1
\I2CHW:bI2C_UDB:status_3\/main_4  macrocell32   7304   8554  50436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : Net_835/main_5
Capture Clock  : Net_835/clock_0
Path slack     : 50610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8380
-------------------------------------   ---- 
End-of-path arrival time (ps)           8380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q  macrocell17   1250   1250  30380  RISE       1
Net_835/main_5                macrocell3    7130   8380  50610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : \I2CHW:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:m_state_4\/clock_0
Path slack     : 50610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8380
-------------------------------------   ---- 
End-of-path arrival time (ps)           8380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q       macrocell17   1250   1250  30380  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/main_3  macrocell21   7130   8380  50610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:scl_in_reg\/q
Path End       : \I2CHW:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 50611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8379
-------------------------------------   ---- 
End-of-path arrival time (ps)           8379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_reg\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:scl_in_reg\/q         macrocell25   1250   1250  30883  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/main_0  macrocell4    7129   8379  50611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 50612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8378
-------------------------------------   ---- 
End-of-path arrival time (ps)           8378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q            macrocell14   1250   1250  45587  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/main_5  macrocell4    7128   8378  50612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 50612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8378
-------------------------------------   ---- 
End-of-path arrival time (ps)           8378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q            macrocell14   1250   1250  45587  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/main_1  macrocell13   7128   8378  50612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:m_state_2\/clock_0
Path slack     : 50620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q         macrocell14   1250   1250  45587  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/main_3  macrocell18   7120   8370  50620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 50645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8345
-------------------------------------   ---- 
End-of-path arrival time (ps)           8345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q         macrocell14   1250   1250  45587  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_6  macrocell15   7095   8345  50645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 50645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8345
-------------------------------------   ---- 
End-of-path arrival time (ps)           8345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q        macrocell14   1250   1250  45587  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_6  macrocell30   7095   8345  50645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:m_state_1\/clock_0
Path slack     : 50689p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8301
-------------------------------------   ---- 
End-of-path arrival time (ps)           8301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  30755  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/main_5  macrocell17   7051   8301  50689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : Net_835/main_0
Capture Clock  : Net_835/clock_0
Path slack     : 50763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8227
-------------------------------------   ---- 
End-of-path arrival time (ps)           8227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   2580   2580  46179  RISE       1
Net_835/main_0                              macrocell3     5647   8227  50763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2CHW:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:m_state_4\/clock_0
Path slack     : 50763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8227
-------------------------------------   ---- 
End-of-path arrival time (ps)           8227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   2580   2580  46179  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/main_0           macrocell21    5647   8227  50763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : \I2CHW:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:m_state_1\/clock_0
Path slack     : 51132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7858
-------------------------------------   ---- 
End-of-path arrival time (ps)           7858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q       macrocell20   1250   1250  30488  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/main_2  macrocell17   6608   7858  51132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_834/q
Path End       : \I2CHW:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 51178p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7812
-------------------------------------   ---- 
End-of-path arrival time (ps)           7812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_834/q                           macrocell2    1250   1250  36444  RISE       1
\I2CHW:bI2C_UDB:clk_eq_reg\/main_0  macrocell5    6562   7812  51178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : Net_834/main_7
Capture Clock  : Net_834/clock_0
Path slack     : 51186p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7804
-------------------------------------   ---- 
End-of-path arrival time (ps)           7804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  34871  RISE       1
Net_834/main_7                     macrocell2    6554   7804  51186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 51239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7751
-------------------------------------   ---- 
End-of-path arrival time (ps)           7751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q              macrocell14   1250   1250  45587  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell7    6501   7751  51239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell7          0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:scl_in_reg\/q
Path End       : \I2CHW:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 51302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7688
-------------------------------------   ---- 
End-of-path arrival time (ps)           7688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_reg\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:scl_in_reg\/q            macrocell25   1250   1250  30883  RISE       1
\I2CHW:bI2C_UDB:scl_in_last_reg\/main_0  macrocell24   6438   7688  51302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : Net_835/main_3
Capture Clock  : Net_835/clock_0
Path slack     : 51305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7685
-------------------------------------   ---- 
End-of-path arrival time (ps)           7685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q  macrocell20   1250   1250  30488  RISE       1
Net_835/main_3                macrocell3    6435   7685  51305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 51509p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   2580   2580  44931  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_0           macrocell20    4901   7481  51509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 51531p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7459
-------------------------------------   ---- 
End-of-path arrival time (ps)           7459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q       macrocell21   1250   1250  29045  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_4  macrocell20   6209   7459  51531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 51598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7392
-------------------------------------   ---- 
End-of-path arrival time (ps)           7392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q       macrocell21   1250   1250  29045  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_1  macrocell15   6142   7392  51598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 51598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7392
-------------------------------------   ---- 
End-of-path arrival time (ps)           7392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q      macrocell21   1250   1250  29045  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_1  macrocell30   6142   7392  51598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:status_3\/clock_0
Path slack     : 51749p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7241
-------------------------------------   ---- 
End-of-path arrival time (ps)           7241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  30755  RISE       1
\I2CHW:bI2C_UDB:status_3\/main_6  macrocell32   5991   7241  51749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 51963p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7027
-------------------------------------   ---- 
End-of-path arrival time (ps)           7027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   2580   2580  45383  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_2           macrocell20    4447   7027  51963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2CHW:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 52037p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6953
-------------------------------------   ---- 
End-of-path arrival time (ps)           6953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:scl_in_last_reg\/q    macrocell24   1250   1250  32198  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/main_1  macrocell4    5703   6953  52037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 52081p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6909
-------------------------------------   ---- 
End-of-path arrival time (ps)           6909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q       macrocell17   1250   1250  30380  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_4  macrocell15   5659   6909  52081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : \I2CHW:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 52081p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6909
-------------------------------------   ---- 
End-of-path arrival time (ps)           6909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q      macrocell17   1250   1250  30380  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_4  macrocell30   5659   6909  52081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:Shifter:u0\/so_comb
Path End       : Net_835/main_1
Capture Clock  : Net_835/clock_0
Path slack     : 52134p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6856
-------------------------------------   ---- 
End-of-path arrival time (ps)           6856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:Shifter:u0\/so_comb  datapathcell2   4550   4550  52134  RISE       1
Net_835/main_1                       macrocell3      2306   6856  52134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 52180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6810
-------------------------------------   ---- 
End-of-path arrival time (ps)           6810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q         macrocell14   1250   1250  45587  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_9  macrocell20   5560   6810  52180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : \I2CHW:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:status_0\/clock_0
Path slack     : 52190p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q      macrocell20   1250   1250  30488  RISE       1
\I2CHW:bI2C_UDB:status_0\/main_3  macrocell29   5550   6800  52190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : \I2CHW:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:status_3\/clock_0
Path slack     : 52190p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q      macrocell20   1250   1250  30488  RISE       1
\I2CHW:bI2C_UDB:status_3\/main_3  macrocell32   5550   6800  52190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : Net_835/main_6
Capture Clock  : Net_835/clock_0
Path slack     : 52281p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6710
-------------------------------------   ---- 
End-of-path arrival time (ps)           6710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q  macrocell15   1250   1250  30755  RISE       1
Net_835/main_6                macrocell3    5460   6710  52281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:m_state_4\/clock_0
Path slack     : 52281p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6710
-------------------------------------   ---- 
End-of-path arrival time (ps)           6710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  30755  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/main_4  macrocell21   5460   6710  52281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : Net_835/main_2
Capture Clock  : Net_835/clock_0
Path slack     : 52514p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q  macrocell21   1250   1250  29045  RISE       1
Net_835/main_2                macrocell3    5226   6476  52514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:m_state_4\/clock_0
Path slack     : 52514p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q       macrocell21   1250   1250  29045  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/main_1  macrocell21   5226   6476  52514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 52527p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell1   3850   3850  39654  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell6      2613   6463  52527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2CHW:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 52597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:sda_in_last_reg\/q    macrocell27   1250   1250  42874  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/main_3  macrocell4    5143   6393  52597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2CHW:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 52597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:sda_in_last_reg\/q        macrocell27   1250   1250  42874  RISE       1
\I2CHW:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell26   5143   6393  52597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 52642p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6348
-------------------------------------   ---- 
End-of-path arrival time (ps)           6348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q       macrocell17   1250   1250  30380  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_7  macrocell20   5098   6348  52642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2CHW:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:m_reset\/clock_0
Path slack     : 52739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6251
-------------------------------------   ---- 
End-of-path arrival time (ps)           6251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   2580   2580  52739  RISE       1
\I2CHW:bI2C_UDB:m_reset\/main_0             macrocell14    3671   6251  52739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2CHW:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 52989p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:lost_arb_reg\/q       macrocell13   1250   1250  43646  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/main_2  macrocell13   4751   6001  52989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:m_state_1\/clock_0
Path slack     : 53022p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5968
-------------------------------------   ---- 
End-of-path arrival time (ps)           5968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q       macrocell18   1250   1250  28626  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/main_3  macrocell17   4718   5968  53022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:sda_in_reg\/q
Path End       : \I2CHW:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 53041p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_reg\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:sda_in_reg\/q            macrocell28   1250   1250  49796  RISE       1
\I2CHW:bI2C_UDB:sda_in_last_reg\/main_0  macrocell27   4699   5949  53041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 53085p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  30755  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_8  macrocell20   4655   5905  53085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 53127p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5863
-------------------------------------   ---- 
End-of-path arrival time (ps)           5863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q       macrocell20   1250   1250  30488  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_2  macrocell15   4613   5863  53127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : \I2CHW:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 53127p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5863
-------------------------------------   ---- 
End-of-path arrival time (ps)           5863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q      macrocell20   1250   1250  30488  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_2  macrocell30   4613   5863  53127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 53136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q       macrocell20   1250   1250  30488  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_5  macrocell20   4604   5854  53136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:m_state_2\/clock_0
Path slack     : 53149p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q       macrocell18   1250   1250  28626  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/main_2  macrocell18   4591   5841  53149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 53360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  30755  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_5  macrocell15   4380   5630  53360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 53360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  30755  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_5  macrocell30   4380   5630  53360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:m_state_1\/clock_0
Path slack     : 53474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q         macrocell14   1250   1250  45587  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/main_6  macrocell17   4266   5516  53474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:status_0\/clock_0
Path slack     : 53553p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q        macrocell14   1250   1250  45587  RISE       1
\I2CHW:bI2C_UDB:status_0\/main_6  macrocell29   4187   5437  53553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2CHW:bI2C_UDB:status_3\/clock_0
Path slack     : 53553p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q        macrocell14   1250   1250  45587  RISE       1
\I2CHW:bI2C_UDB:status_3\/main_7  macrocell32   4187   5437  53553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2CHW:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 53678p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:scl_in_last_reg\/q        macrocell24   1250   1250  32198  RISE       1
\I2CHW:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell23   4062   5312  53678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:status_3\/q
Path End       : \I2CHW:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:status_3\/clock_0
Path slack     : 53922p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:status_3\/q       macrocell32   1250   1250  53922  RISE       1
\I2CHW:bI2C_UDB:status_3\/main_0  macrocell32   3818   5068  53922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2CHW:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 54094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:scl_in_last2_reg\/q   macrocell23   1250   1250  44372  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/main_2  macrocell4    3646   4896  54094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:status_1\/q
Path End       : \I2CHW:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 54271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:status_1\/q       macrocell30   1250   1250  54271  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_0  macrocell30   3469   4719  54271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_835/q
Path End       : Net_835/main_10
Capture Clock  : Net_835/clock_0
Path slack     : 54278p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_835/q        macrocell3    1250   1250  54278  RISE       1
Net_835/main_10  macrocell3    3462   4712  54278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:status_0\/q
Path End       : \I2CHW:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:status_0\/clock_0
Path slack     : 54312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:status_0\/q       macrocell29   1250   1250  54312  RISE       1
\I2CHW:bI2C_UDB:status_0\/main_0  macrocell29   3428   4678  54312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : \I2CHW:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:status_0\/clock_0
Path slack     : 54524p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q      macrocell17   1250   1250  30380  RISE       1
\I2CHW:bI2C_UDB:status_0\/main_5  macrocell29   3216   4466  54524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : \I2CHW:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:status_3\/clock_0
Path slack     : 54524p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q      macrocell17   1250   1250  30380  RISE       1
\I2CHW:bI2C_UDB:status_3\/main_5  macrocell32   3216   4466  54524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:status_2\/q
Path End       : \I2CHW:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:status_2\/clock_0
Path slack     : 54973p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_2\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:status_2\/q       macrocell31   1250   1250  54973  RISE       1
\I2CHW:bI2C_UDB:status_2\/main_0  macrocell31   2767   4017  54973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_2\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2CHW:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 55430p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:bus_busy_reg\/q       macrocell4    1250   1250  55430  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/main_6  macrocell4    2310   3560  55430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : \I2CHW:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:m_state_1\/clock_0
Path slack     : 55439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q       macrocell17   1250   1250  30380  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/main_4  macrocell17   2301   3551  55439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : Net_835/main_9
Capture Clock  : Net_835/clock_0
Path slack     : 55440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell7          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc2_reg\/q  macrocell7    1250   1250  55440  RISE       1
Net_835/main_9                     macrocell3    2300   3550  55440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2CHW:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 55445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:sda_in_last2_reg\/q   macrocell26   1250   1250  45723  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/main_4  macrocell4    2295   3545  55445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_1\/q
Path End       : \UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12976815p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11665
-------------------------------------   ----- 
End-of-path arrival time (ps)           11665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_1\/q                      macrocell54     1250   1250  12976815  RISE       1
\UART_Bridge:BUART:counter_load_not\/main_0           macrocell35     4153   5403  12976815  RISE       1
\UART_Bridge:BUART:counter_load_not\/q                macrocell35     3350   8753  12976815  RISE       1
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2913  11665  12976815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Bridge:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Bridge:BUART:sRX:RxSts\/clock
Path slack     : 12977956p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20474
-------------------------------------   ----- 
End-of-path arrival time (ps)           20474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  12977956  RISE       1
\UART_Bridge:BUART:rx_status_4\/main_1                 macrocell49     5161  10441  12977956  RISE       1
\UART_Bridge:BUART:rx_status_4\/q                      macrocell49     3350  13791  12977956  RISE       1
\UART_Bridge:BUART:sRX:RxSts\/status_4                 statusicell2    6683  20474  12977956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Bridge:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Bridge:BUART:sTX:TxShifter:u0\/clock
Path slack     : 12978722p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -6290
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12993710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14988
-------------------------------------   ----- 
End-of-path arrival time (ps)           14988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  12978722  RISE       1
\UART_Bridge:BUART:tx_bitclk_enable_pre\/main_0      macrocell52     3659   9339  12978722  RISE       1
\UART_Bridge:BUART:tx_bitclk_enable_pre\/q           macrocell52     3350  12689  12978722  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   2299  14988  12978722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Bridge:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Bridge:BUART:sTX:TxSts\/clock
Path slack     : 12983856p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14574
-------------------------------------   ----- 
End-of-path arrival time (ps)           14574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  12983856  RISE       1
\UART_Bridge:BUART:tx_status_0\/main_2                 macrocell56     3619   8899  12983856  RISE       1
\UART_Bridge:BUART:tx_status_0\/q                      macrocell56     3350  12249  12983856  RISE       1
\UART_Bridge:BUART:sTX:TxSts\/status_0                 statusicell3    2324  14574  12983856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_address_detected\/q
Path End       : \UART_Bridge:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Bridge:BUART:sRX:RxBitCounter\/clock
Path slack     : 12984106p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -4220
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12995780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11674
-------------------------------------   ----- 
End-of-path arrival time (ps)           11674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_address_detected\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_address_detected\/q   macrocell38   1250   1250  12984106  RISE       1
\UART_Bridge:BUART:rx_counter_load\/main_0  macrocell40   4169   5419  12984106  RISE       1
\UART_Bridge:BUART:rx_counter_load\/q       macrocell40   3350   8769  12984106  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/load   count7cell    2905  11674  12984106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:pollcount_0\/q
Path End       : \UART_Bridge:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12985378p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11112
-------------------------------------   ----- 
End-of-path arrival time (ps)           11112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_0\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:pollcount_0\/q      macrocell36   1250   1250  12982579  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_9  macrocell44   9862  11112  12985378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:pollcount_0\/q
Path End       : \UART_Bridge:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Bridge:BUART:rx_status_3\/clock_0
Path slack     : 12985378p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11112
-------------------------------------   ----- 
End-of-path arrival time (ps)           11112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_0\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:pollcount_0\/q       macrocell36   1250   1250  12982579  RISE       1
\UART_Bridge:BUART:rx_status_3\/main_6  macrocell48   9862  11112  12985378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_1\/q
Path End       : \UART_Bridge:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Bridge:BUART:sTX:TxShifter:u0\/clock
Path slack     : 12986418p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -6290
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12993710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_1\/q                macrocell54     1250   1250  12976815  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   6042   7292  12986418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Bridge:BUART:txn\/main_3
Capture Clock  : \UART_Bridge:BUART:txn\/clock_0
Path slack     : 12986901p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9589
-------------------------------------   ---- 
End-of-path arrival time (ps)           9589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   7280   7280  12986901  RISE       1
\UART_Bridge:BUART:txn\/main_3                macrocell58     2309   9589  12986901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bridge:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Bridge:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12986951p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -6300
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_bitclk_enable\/q          macrocell39     1250   1250  12986951  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5499   6749  12986951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Bridge:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Bridge:BUART:tx_bitclk\/clock_0
Path slack     : 12987151p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9339
-------------------------------------   ---- 
End-of-path arrival time (ps)           9339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  12978722  RISE       1
\UART_Bridge:BUART:tx_bitclk\/main_0                 macrocell51     3659   9339  12987151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_bitclk\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_0\/q
Path End       : \UART_Bridge:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Bridge:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12987225p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -6300
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6475
-------------------------------------   ---- 
End-of-path arrival time (ps)           6475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_0\/q                macrocell44     1250   1250  12985040  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5225   6475  12987225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Bridge:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Bridge:BUART:tx_state_0\/clock_0
Path slack     : 12987591p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8899
-------------------------------------   ---- 
End-of-path arrival time (ps)           8899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  12983856  RISE       1
\UART_Bridge:BUART:tx_state_0\/main_2                  macrocell53     3619   8899  12987591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Bridge:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Bridge:BUART:pollcount_0\/clock_0
Path slack     : 12988783p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7707
-------------------------------------   ---- 
End-of-path arrival time (ps)           7707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  12988783  RISE       1
\UART_Bridge:BUART:pollcount_0\/main_0        macrocell36   5597   7707  12988783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_0\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Bridge:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Bridge:BUART:pollcount_1\/clock_0
Path slack     : 12988783p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7707
-------------------------------------   ---- 
End-of-path arrival time (ps)           7707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  12988783  RISE       1
\UART_Bridge:BUART:pollcount_1\/main_0        macrocell37   5597   7707  12988783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_1\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Bridge:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Bridge:BUART:pollcount_0\/clock_0
Path slack     : 12988948p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7542
-------------------------------------   ---- 
End-of-path arrival time (ps)           7542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  12988948  RISE       1
\UART_Bridge:BUART:pollcount_0\/main_1        macrocell36   5432   7542  12988948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_0\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Bridge:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Bridge:BUART:pollcount_1\/clock_0
Path slack     : 12988948p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7542
-------------------------------------   ---- 
End-of-path arrival time (ps)           7542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  12988948  RISE       1
\UART_Bridge:BUART:pollcount_1\/main_1        macrocell37   5432   7542  12988948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_1\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Bridge:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Bridge:BUART:rx_load_fifo\/clock_0
Path slack     : 12988960p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  12988960  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/main_7       macrocell42   5420   7530  12988960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Bridge:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12988960p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  12988960  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_7         macrocell45   5420   7530  12988960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Bridge:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Bridge:BUART:rx_state_3\/clock_0
Path slack     : 12988960p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  12988960  RISE       1
\UART_Bridge:BUART:rx_state_3\/main_7         macrocell46   5420   7530  12988960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_0\/q
Path End       : \UART_Bridge:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Bridge:BUART:sTX:TxShifter:u0\/clock
Path slack     : 12989048p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -6290
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12993710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_0\/q                macrocell53     1250   1250  12976937  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3412   4662  12989048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_1\/q
Path End       : \UART_Bridge:BUART:txn\/main_1
Capture Clock  : \UART_Bridge:BUART:txn\/clock_0
Path slack     : 12989201p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7289
-------------------------------------   ---- 
End-of-path arrival time (ps)           7289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_1\/q  macrocell54   1250   1250  12976815  RISE       1
\UART_Bridge:BUART:txn\/main_1    macrocell58   6039   7289  12989201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_address_detected\/q
Path End       : \UART_Bridge:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Bridge:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12989215p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -6300
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_address_detected\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_address_detected\/q       macrocell38     1250   1250  12984106  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3235   4485  12989215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Bridge:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12989461p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7029
-------------------------------------   ---- 
End-of-path arrival time (ps)           7029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  12988960  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_7         macrocell44   4919   7029  12989461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_1\/q
Path End       : \UART_Bridge:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Bridge:BUART:tx_state_0\/clock_0
Path slack     : 12989920p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6570
-------------------------------------   ---- 
End-of-path arrival time (ps)           6570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_1\/q       macrocell54   1250   1250  12976815  RISE       1
\UART_Bridge:BUART:tx_state_0\/main_0  macrocell53   5320   6570  12989920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:pollcount_0\/q
Path End       : \UART_Bridge:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Bridge:BUART:pollcount_0\/clock_0
Path slack     : 12989923p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_0\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:pollcount_0\/q       macrocell36   1250   1250  12982579  RISE       1
\UART_Bridge:BUART:pollcount_0\/main_2  macrocell36   5317   6567  12989923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_0\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:pollcount_0\/q
Path End       : \UART_Bridge:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Bridge:BUART:pollcount_1\/clock_0
Path slack     : 12989923p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_0\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:pollcount_0\/q       macrocell36   1250   1250  12982579  RISE       1
\UART_Bridge:BUART:pollcount_1\/main_3  macrocell37   5317   6567  12989923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_1\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_2\/q
Path End       : \UART_Bridge:BUART:txn\/main_4
Capture Clock  : \UART_Bridge:BUART:txn\/clock_0
Path slack     : 12990373p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_2\/q  macrocell55   1250   1250  12978333  RISE       1
\UART_Bridge:BUART:txn\/main_4    macrocell58   4867   6117  12990373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Bridge:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12990579p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  12990579  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_5         macrocell44   3801   5911  12990579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Bridge:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12990581p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  12990581  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_6         macrocell44   3799   5909  12990581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_2\/q
Path End       : \UART_Bridge:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12990733p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_2\/q       macrocell45   1250   1250  12985092  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_4  macrocell44   4507   5757  12990733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_2\/q
Path End       : \UART_Bridge:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Bridge:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 12990733p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_2\/q               macrocell45   1250   1250  12985092  RISE       1
\UART_Bridge:BUART:rx_state_stop1_reg\/main_3  macrocell47   4507   5757  12990733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_stop1_reg\/clock_0             macrocell47         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_2\/q
Path End       : \UART_Bridge:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Bridge:BUART:rx_status_3\/clock_0
Path slack     : 12990733p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_2\/q        macrocell45   1250   1250  12985092  RISE       1
\UART_Bridge:BUART:rx_status_3\/main_4  macrocell48   4507   5757  12990733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_load_fifo\/q
Path End       : \UART_Bridge:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Bridge:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12990780p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -1930
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12998070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_load_fifo\/q            macrocell42     1250   1250  12983319  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   6040   7290  12990780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_2\/q
Path End       : \UART_Bridge:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Bridge:BUART:tx_state_0\/clock_0
Path slack     : 12990934p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5556
-------------------------------------   ---- 
End-of-path arrival time (ps)           5556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_2\/q       macrocell55   1250   1250  12978333  RISE       1
\UART_Bridge:BUART:tx_state_0\/main_3  macrocell53   4306   5556  12990934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_address_detected\/q
Path End       : \UART_Bridge:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Bridge:BUART:rx_load_fifo\/clock_0
Path slack     : 12991071p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_address_detected\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_address_detected\/q  macrocell38   1250   1250  12984106  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/main_0    macrocell42   4169   5419  12991071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_address_detected\/q
Path End       : \UART_Bridge:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12991071p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_address_detected\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_address_detected\/q  macrocell38   1250   1250  12984106  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_0      macrocell45   4169   5419  12991071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_address_detected\/q
Path End       : \UART_Bridge:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Bridge:BUART:rx_state_3\/clock_0
Path slack     : 12991071p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_address_detected\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_address_detected\/q  macrocell38   1250   1250  12984106  RISE       1
\UART_Bridge:BUART:rx_state_3\/main_0      macrocell46   4169   5419  12991071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_1\/q
Path End       : \UART_Bridge:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Bridge:BUART:tx_state_1\/clock_0
Path slack     : 12991087p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_1\/q       macrocell54   1250   1250  12976815  RISE       1
\UART_Bridge:BUART:tx_state_1\/main_0  macrocell54   4153   5403  12991087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_1\/q
Path End       : \UART_Bridge:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Bridge:BUART:tx_state_2\/clock_0
Path slack     : 12991087p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_1\/q       macrocell54   1250   1250  12976815  RISE       1
\UART_Bridge:BUART:tx_state_2\/main_0  macrocell55   4153   5403  12991087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_0\/q
Path End       : \UART_Bridge:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Bridge:BUART:tx_state_1\/clock_0
Path slack     : 12991210p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_0\/q       macrocell53   1250   1250  12976937  RISE       1
\UART_Bridge:BUART:tx_state_1\/main_1  macrocell54   4030   5280  12991210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_0\/q
Path End       : \UART_Bridge:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Bridge:BUART:tx_state_2\/clock_0
Path slack     : 12991210p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_0\/q       macrocell53   1250   1250  12976937  RISE       1
\UART_Bridge:BUART:tx_state_2\/main_1  macrocell55   4030   5280  12991210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:pollcount_1\/q
Path End       : \UART_Bridge:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12991255p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_1\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:pollcount_1\/q      macrocell37   1250   1250  12985585  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_8  macrocell44   3985   5235  12991255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:pollcount_1\/q
Path End       : \UART_Bridge:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Bridge:BUART:rx_status_3\/clock_0
Path slack     : 12991255p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_1\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:pollcount_1\/q       macrocell37   1250   1250  12985585  RISE       1
\UART_Bridge:BUART:rx_status_3\/main_5  macrocell48   3985   5235  12991255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bridge:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12991417p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_bitclk_enable\/q  macrocell39   1250   1250  12986951  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_2   macrocell44   3823   5073  12991417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bridge:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Bridge:BUART:rx_status_3\/clock_0
Path slack     : 12991417p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_bitclk_enable\/q  macrocell39   1250   1250  12986951  RISE       1
\UART_Bridge:BUART:rx_status_3\/main_2  macrocell48   3823   5073  12991417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Bridge:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Bridge:BUART:rx_load_fifo\/clock_0
Path slack     : 12991477p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  12990579  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/main_5       macrocell42   2903   5013  12991477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Bridge:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12991477p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  12990579  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_5         macrocell45   2903   5013  12991477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Bridge:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Bridge:BUART:rx_state_3\/clock_0
Path slack     : 12991477p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  12990579  RISE       1
\UART_Bridge:BUART:rx_state_3\/main_5         macrocell46   2903   5013  12991477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Bridge:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Bridge:BUART:rx_load_fifo\/clock_0
Path slack     : 12991483p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  12990581  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/main_6       macrocell42   2897   5007  12991483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Bridge:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12991483p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  12990581  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_6         macrocell45   2897   5007  12991483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Bridge:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Bridge:BUART:rx_state_3\/clock_0
Path slack     : 12991483p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  12990581  RISE       1
\UART_Bridge:BUART:rx_state_3\/main_6         macrocell46   2897   5007  12991483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_bitclk\/q
Path End       : \UART_Bridge:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Bridge:BUART:tx_state_1\/clock_0
Path slack     : 12991508p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_bitclk\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_bitclk\/q        macrocell51   1250   1250  12977235  RISE       1
\UART_Bridge:BUART:tx_state_1\/main_3  macrocell54   3732   4982  12991508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_bitclk\/q
Path End       : \UART_Bridge:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Bridge:BUART:tx_state_2\/clock_0
Path slack     : 12991508p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_bitclk\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_bitclk\/q        macrocell51   1250   1250  12977235  RISE       1
\UART_Bridge:BUART:tx_state_2\/main_3  macrocell55   3732   4982  12991508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Bridge:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Bridge:BUART:rx_bitclk_enable\/clock_0
Path slack     : 12991751p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  12988783  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/main_0   macrocell39   2629   4739  12991751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_0\/q
Path End       : \UART_Bridge:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Bridge:BUART:tx_state_0\/clock_0
Path slack     : 12991836p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_0\/q       macrocell53   1250   1250  12976937  RISE       1
\UART_Bridge:BUART:tx_state_0\/main_1  macrocell53   3404   4654  12991836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_0\/q
Path End       : \UART_Bridge:BUART:txn\/main_2
Capture Clock  : \UART_Bridge:BUART:txn\/clock_0
Path slack     : 12991964p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_0\/q  macrocell53   1250   1250  12976937  RISE       1
\UART_Bridge:BUART:txn\/main_2    macrocell58   3276   4526  12991964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_address_detected\/q
Path End       : \UART_Bridge:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12991984p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_address_detected\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_address_detected\/q  macrocell38   1250   1250  12984106  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_0      macrocell44   3256   4506  12991984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_address_detected\/q
Path End       : \UART_Bridge:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Bridge:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 12991984p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_address_detected\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_address_detected\/q      macrocell38   1250   1250  12984106  RISE       1
\UART_Bridge:BUART:rx_state_stop1_reg\/main_0  macrocell47   3256   4506  12991984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_stop1_reg\/clock_0             macrocell47         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_address_detected\/q
Path End       : \UART_Bridge:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Bridge:BUART:rx_status_3\/clock_0
Path slack     : 12991984p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_address_detected\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_address_detected\/q  macrocell38   1250   1250  12984106  RISE       1
\UART_Bridge:BUART:rx_status_3\/main_0     macrocell48   3256   4506  12991984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_0\/q
Path End       : \UART_Bridge:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Bridge:BUART:rx_load_fifo\/clock_0
Path slack     : 12992005p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_0\/q         macrocell44   1250   1250  12985040  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/main_1  macrocell42   3235   4485  12992005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_0\/q
Path End       : \UART_Bridge:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12992005p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_0\/q       macrocell44   1250   1250  12985040  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_1  macrocell45   3235   4485  12992005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_0\/q
Path End       : \UART_Bridge:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Bridge:BUART:rx_state_3\/clock_0
Path slack     : 12992005p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_0\/q       macrocell44   1250   1250  12985040  RISE       1
\UART_Bridge:BUART:rx_state_3\/main_1  macrocell46   3235   4485  12992005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_3\/q
Path End       : \UART_Bridge:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12992025p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_3\/q       macrocell46   1250   1250  12985957  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_3  macrocell44   3215   4465  12992025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_3\/q
Path End       : \UART_Bridge:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Bridge:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 12992025p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_3\/q               macrocell46   1250   1250  12985957  RISE       1
\UART_Bridge:BUART:rx_state_stop1_reg\/main_2  macrocell47   3215   4465  12992025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_stop1_reg\/clock_0             macrocell47         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_3\/q
Path End       : \UART_Bridge:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Bridge:BUART:rx_status_3\/clock_0
Path slack     : 12992025p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_3\/q        macrocell46   1250   1250  12985957  RISE       1
\UART_Bridge:BUART:rx_status_3\/main_3  macrocell48   3215   4465  12992025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:txn\/q
Path End       : \UART_Bridge:BUART:txn\/main_0
Capture Clock  : \UART_Bridge:BUART:txn\/clock_0
Path slack     : 12992048p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:txn\/q       macrocell58   1250   1250  12992048  RISE       1
\UART_Bridge:BUART:txn\/main_0  macrocell58   3192   4442  12992048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_2\/q
Path End       : \UART_Bridge:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Bridge:BUART:rx_load_fifo\/clock_0
Path slack     : 12992056p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_2\/q         macrocell45   1250   1250  12985092  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/main_4  macrocell42   3184   4434  12992056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_2\/q
Path End       : \UART_Bridge:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12992056p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_2\/q       macrocell45   1250   1250  12985092  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_4  macrocell45   3184   4434  12992056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_2\/q
Path End       : \UART_Bridge:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Bridge:BUART:rx_state_3\/clock_0
Path slack     : 12992056p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_2\/q       macrocell45   1250   1250  12985092  RISE       1
\UART_Bridge:BUART:rx_state_3\/main_4  macrocell46   3184   4434  12992056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Bridge:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Bridge:BUART:rx_bitclk_enable\/clock_0
Path slack     : 12992058p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  12988948  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/main_1   macrocell39   2322   4432  12992058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Bridge:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Bridge:BUART:rx_bitclk_enable\/clock_0
Path slack     : 12992082p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  12992082  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/main_2   macrocell39   2298   4408  12992082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_last\/q
Path End       : \UART_Bridge:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12992309p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_last\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_last\/q          macrocell41   1250   1250  12992309  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_8  macrocell45   2931   4181  12992309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bridge:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Bridge:BUART:rx_load_fifo\/clock_0
Path slack     : 12992320p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_bitclk_enable\/q   macrocell39   1250   1250  12986951  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/main_2  macrocell42   2920   4170  12992320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bridge:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12992320p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_bitclk_enable\/q  macrocell39   1250   1250  12986951  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_2   macrocell45   2920   4170  12992320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bridge:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Bridge:BUART:rx_state_3\/clock_0
Path slack     : 12992320p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_bitclk_enable\/q  macrocell39   1250   1250  12986951  RISE       1
\UART_Bridge:BUART:rx_state_3\/main_2   macrocell46   2920   4170  12992320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_bitclk\/q
Path End       : \UART_Bridge:BUART:txn\/main_5
Capture Clock  : \UART_Bridge:BUART:txn\/clock_0
Path slack     : 12992436p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_bitclk\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_bitclk\/q  macrocell51   1250   1250  12977235  RISE       1
\UART_Bridge:BUART:txn\/main_5   macrocell58   2804   4054  12992436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_bitclk\/q
Path End       : \UART_Bridge:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Bridge:BUART:tx_state_0\/clock_0
Path slack     : 12992459p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_bitclk\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_bitclk\/q        macrocell51   1250   1250  12977235  RISE       1
\UART_Bridge:BUART:tx_state_0\/main_4  macrocell53   2781   4031  12992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_2\/q
Path End       : \UART_Bridge:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Bridge:BUART:tx_state_1\/clock_0
Path slack     : 12992605p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_2\/q       macrocell55   1250   1250  12978333  RISE       1
\UART_Bridge:BUART:tx_state_1\/main_2  macrocell54   2635   3885  12992605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_2\/q
Path End       : \UART_Bridge:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Bridge:BUART:tx_state_2\/clock_0
Path slack     : 12992605p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_2\/q       macrocell55   1250   1250  12978333  RISE       1
\UART_Bridge:BUART:tx_state_2\/main_2  macrocell55   2635   3885  12992605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_3\/q
Path End       : \UART_Bridge:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Bridge:BUART:rx_load_fifo\/clock_0
Path slack     : 12992921p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_3\/q         macrocell46   1250   1250  12985957  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/main_3  macrocell42   2319   3569  12992921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_3\/q
Path End       : \UART_Bridge:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12992921p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_3\/q       macrocell46   1250   1250  12985957  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_3  macrocell45   2319   3569  12992921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_3\/q
Path End       : \UART_Bridge:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Bridge:BUART:rx_state_3\/clock_0
Path slack     : 12992921p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_3\/q       macrocell46   1250   1250  12985957  RISE       1
\UART_Bridge:BUART:rx_state_3\/main_3  macrocell46   2319   3569  12992921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_0\/q
Path End       : \UART_Bridge:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12992922p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_0\/q       macrocell44   1250   1250  12985040  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_1  macrocell44   2318   3568  12992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_0\/q
Path End       : \UART_Bridge:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Bridge:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 12992922p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_0\/q               macrocell44   1250   1250  12985040  RISE       1
\UART_Bridge:BUART:rx_state_stop1_reg\/main_1  macrocell47   2318   3568  12992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_stop1_reg\/clock_0             macrocell47         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_0\/q
Path End       : \UART_Bridge:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Bridge:BUART:rx_status_3\/clock_0
Path slack     : 12992922p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_0\/q        macrocell44   1250   1250  12985040  RISE       1
\UART_Bridge:BUART:rx_status_3\/main_1  macrocell48   2318   3568  12992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:pollcount_1\/q
Path End       : \UART_Bridge:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Bridge:BUART:pollcount_1\/clock_0
Path slack     : 12992929p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_1\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:pollcount_1\/q       macrocell37   1250   1250  12985585  RISE       1
\UART_Bridge:BUART:pollcount_1\/main_2  macrocell37   2311   3561  12992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_1\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_status_3\/q
Path End       : \UART_Bridge:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Bridge:BUART:sRX:RxSts\/clock
Path slack     : 12994868p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_status_3\/q       macrocell48    1250   1250  12994868  RISE       1
\UART_Bridge:BUART:sRX:RxSts\/status_3  statusicell2   2312   3562  12994868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

