```
module top_module( 
    input [2:0] a, b,
    input cin,
    output [2:0] cout,
    output [2:0] sum );

    wire c1, c2; // Intermediate carry signals

    // Full adder instance for LSB
    full_adder fa0 (
        .a(a[0]),
        .b(b[0]),
        .cin(cin),
        .sum(sum[0]),
        .cout(c1)
    );

    // Full adder instance for middle bit
    full_adder fa1 (
        .a(a[1]),
        .b(b[1]),
        .cin(c1),
        .sum(sum[1]),
        .cout(c2)
    );

    // Full adder instance for MSB
    full_adder fa2 (
        .a(a[2]),
        .b(b[2]),
        .cin(c2),
        .sum(sum[2]),
        .cout(cout[2])
    );

    // Connect the carry outputs
    assign cout[0] = c1;
    assign cout[1] = c2;

endmodule

module full_adder (
    input a, b, cin,
    output sum, cout
);
    assign sum = a ^ b ^ cin;          // Sum bit
    assign cout = (a & b) | (cin & (a ^ b)); // Carry out
endmodule
```