{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "full_sys:u0\|full_sys_nios2_qsys_0:nios2_qsys_0\|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"full_sys:u0\|full_sys_nios2_qsys_0:nios2_qsys_0\|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693280573 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "full_sys:u0\|full_sys_nios2_qsys_0:nios2_qsys_0\|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"full_sys:u0\|full_sys_nios2_qsys_0:nios2_qsys_0\|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693280573 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 0 1450693280573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "full_sys:u0\|full_sys_nios2_qsys_0:nios2_qsys_0\|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"full_sys:u0\|full_sys_nios2_qsys_0:nios2_qsys_0\|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693280682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "full_sys:u0\|full_sys_nios2_qsys_0:nios2_qsys_0\|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"full_sys:u0\|full_sys_nios2_qsys_0:nios2_qsys_0\|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280682 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1450693280682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "Z:/ES/LCD/quartus/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1450693280729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1450693280729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "full_sys:u0\|full_sys_nios2_qsys_0:nios2_qsys_0\|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"full_sys:u0\|full_sys_nios2_qsys_0:nios2_qsys_0\|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693280791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "full_sys:u0\|full_sys_nios2_qsys_0:nios2_qsys_0\|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"full_sys:u0\|full_sys_nios2_qsys_0:nios2_qsys_0\|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1450693280791 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1450693280791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "Z:/ES/LCD/quartus/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1450693280838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1450693280838 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1450693281259 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[8\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[9\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[12\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[18\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[19\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[20\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[21\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[22\]\" and its non-tri-state driver." {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1450693281571 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1450693281571 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1450693281571 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 0 1450693281571 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[23\] GND pin " "The pin \"GPIO_0\[23\]\" is fed by GND" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[31\] VCC pin " "The pin \"GPIO_0\[31\]\" is fed by VCC" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[33\] VCC pin " "The pin \"GPIO_0\[33\]\" is fed by VCC" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[23\] VCC pin " "The pin \"GPIO_1\[23\]\" is fed by VCC" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[31\] VCC pin " "The pin \"GPIO_1\[31\]\" is fed by VCC" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 0 1450693281571 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[33\] VCC pin " "The pin \"GPIO_1\[33\]\" is fed by VCC" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 0 1450693281571 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 0 1450693281571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[3\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281571 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[2\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281571 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[1\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281571 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[0\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281571 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[16\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281571 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[4\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281571 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[5\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281571 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[6\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281587 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[7\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281587 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[8\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281587 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[9\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281587 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[10\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281587 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[11\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281587 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[12\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281587 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[13\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281587 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[14\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281587 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[15\] " "Latch full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|next_data_reg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL " "Ports D and ENA on the latch are fed by the same signal full_sys:u0\|LCD:lcd_sys_0\|slave:b2v_inst\|state.LCD_CONTROL" {  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1450693281587 ""}  } { { "slave.vhd" "" { Text "Z:/ES/LCD/quartus/slave.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1450693281587 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/full_sys/submodules/full_sys_jtag_uart_0.v" "" { Text "Z:/ES/LCD/quartus/db/ip/full_sys/submodules/full_sys_jtag_uart_0.v" 393 -1 0 } } { "db/ip/full_sys/submodules/altera_reset_synchronizer.v" "" { Text "Z:/ES/LCD/quartus/db/ip/full_sys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/full_sys/submodules/full_sys_nios2_qsys_0.v" "" { Text "Z:/ES/LCD/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0.v" 5114 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/full_sys/submodules/altera_merlin_master_agent.sv" "" { Text "Z:/ES/LCD/quartus/db/ip/full_sys/submodules/altera_merlin_master_agent.sv" 280 -1 0 } } { "db/ip/full_sys/submodules/full_sys_jtag_uart_0.v" "" { Text "Z:/ES/LCD/quartus/db/ip/full_sys/submodules/full_sys_jtag_uart_0.v" 348 -1 0 } } { "db/ip/full_sys/submodules/full_sys_nios2_qsys_0.v" "" { Text "Z:/ES/LCD/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0.v" 4809 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/full_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "Z:/ES/LCD/quartus/db/ip/full_sys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/full_sys/submodules/full_sys_nios2_qsys_0.v" "" { Text "Z:/ES/LCD/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0.v" 4852 -1 0 } } { "db/ip/full_sys/submodules/full_sys_nios2_qsys_0.v" "" { Text "Z:/ES/LCD/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0.v" 752 -1 0 } } { "db/ip/full_sys/submodules/full_sys_nios2_qsys_0.v" "" { Text "Z:/ES/LCD/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0.v" 6572 -1 0 } } { "db/ip/full_sys/submodules/full_sys_nios2_qsys_0.v" "" { Text "Z:/ES/LCD/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0.v" 5146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1450693281587 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1450693281587 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[31\]~synth " "Node \"GPIO_0\[31\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[33\]~synth " "Node \"GPIO_0\[33\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[8\]~synth " "Node \"GPIO_1\[8\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[9\]~synth " "Node \"GPIO_1\[9\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[10\]~synth " "Node \"GPIO_1\[10\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[12\]~synth " "Node \"GPIO_1\[12\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[13\]~synth " "Node \"GPIO_1\[13\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[16\]~synth " "Node \"GPIO_1\[16\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[17\]~synth " "Node \"GPIO_1\[17\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[18\]~synth " "Node \"GPIO_1\[18\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[19\]~synth " "Node \"GPIO_1\[19\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[20\]~synth " "Node \"GPIO_1\[20\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[21\]~synth " "Node \"GPIO_1\[21\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[22\]~synth " "Node \"GPIO_1\[22\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[23\]~synth " "Node \"GPIO_1\[23\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[33\]~synth " "Node \"GPIO_1\[33\]~synth\"" {  } { { "DE0_Nano_top_level.vhd" "" { Text "Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282539 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 0 1450693282539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1450693282804 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1450693284660 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3282 " "Implemented 3282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1450693284707 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1450693284707 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "68 " "Implemented 68 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1450693284707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2965 " "Implemented 2965 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1450693284707 ""} { "Info" "ICUT_CUT_TM_RAMS" "186 " "Implemented 186 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1450693284707 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 0 1450693284707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1450693284707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 149 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1450693285425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 11:21:25 2015 " "Processing ended: Mon Dec 21 11:21:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1450693285425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1450693285425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1450693285425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1450693285425 ""}
