0.6
2019.1
May 24 2019
15:06:07
C:/Users/Laska/Desktop/STUDY/Digital electronics/Lab2_Simulating_Combinational_Logic/Task1-Testbench for the comparator/Task1.sim/sim_1/behav/xsim/glbl.v,1604586016,verilog,,,,glbl,,,,,,,,
C:/Users/Laska/Desktop/STUDY/Digital electronics/Lab2_Simulating_Combinational_Logic/Task1-Testbench for the comparator/Task1.srcs/sources_1/imports/Task1/uni_comp_tb.sv,1604586016,systemVerilog,,,,uni_comp_tb,,,,,,,,
C:/Users/Laska/Desktop/STUDY/Digital electronics/Lab2_Simulating_Combinational_Logic/Task1-Testbench for the comparator/Task1.srcs/sources_1/imports/uni_comp.sv,1604586016,systemVerilog,,C:/Users/Laska/Desktop/STUDY/Digital electronics/Lab2_Simulating_Combinational_Logic/Task1-Testbench for the comparator/Task1.srcs/sources_1/imports/Task1/uni_comp_tb.sv,,uni_comp,,,,,,,,
