
NucleoTestPrj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bdc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08003c9c  08003c9c  00013c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d48  08003d48  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003d48  08003d48  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d48  08003d48  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d48  08003d48  00013d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d4c  08003d4c  00013d4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003d50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d4  20000070  08003dc0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000244  08003dc0  00020244  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bd53  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001d19  00000000  00000000  0002bdeb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c88  00000000  00000000  0002db08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bc0  00000000  00000000  0002e790  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000dcd1  00000000  00000000  0002f350  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009e87  00000000  00000000  0003d021  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0005109c  00000000  00000000  00046ea8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00097f44  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f78  00000000  00000000  00097fc0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003c84 	.word	0x08003c84

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08003c84 	.word	0x08003c84

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <HAL_TIM_PeriodElapsedCallback>:
static void MX_USART2_UART_Init(void);
static void MX_TIM14_Init(void);
/* USER CODE BEGIN PFP */
static void initBluetoothHC06(void);
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b082      	sub	sp, #8
 8000234:	af00      	add	r7, sp, #0
 8000236:	6078      	str	r0, [r7, #4]
	if (TIM6 == htim->Instance)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	4a0c      	ldr	r2, [pc, #48]	; (8000270 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800023e:	4293      	cmp	r3, r2
 8000240:	d107      	bne.n	8000252 <HAL_TIM_PeriodElapsedCallback+0x22>
	{
		timeCounter++;
 8000242:	4b0c      	ldr	r3, [pc, #48]	; (8000274 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000244:	881b      	ldrh	r3, [r3, #0]
 8000246:	b29b      	uxth	r3, r3
 8000248:	3301      	adds	r3, #1
 800024a:	b29a      	uxth	r2, r3
 800024c:	4b09      	ldr	r3, [pc, #36]	; (8000274 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800024e:	801a      	strh	r2, [r3, #0]
	}
	else if(TIM14 == htim->Instance)
	{
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_2);
	}
}
 8000250:	e009      	b.n	8000266 <HAL_TIM_PeriodElapsedCallback+0x36>
	else if(TIM14 == htim->Instance)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	4a08      	ldr	r2, [pc, #32]	; (8000278 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000258:	4293      	cmp	r3, r2
 800025a:	d104      	bne.n	8000266 <HAL_TIM_PeriodElapsedCallback+0x36>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_2);
 800025c:	4b07      	ldr	r3, [pc, #28]	; (800027c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800025e:	2104      	movs	r1, #4
 8000260:	0018      	movs	r0, r3
 8000262:	f001 f865 	bl	8001330 <HAL_GPIO_TogglePin>
}
 8000266:	46c0      	nop			; (mov r8, r8)
 8000268:	46bd      	mov	sp, r7
 800026a:	b002      	add	sp, #8
 800026c:	bd80      	pop	{r7, pc}
 800026e:	46c0      	nop			; (mov r8, r8)
 8000270:	40001000 	.word	0x40001000
 8000274:	2000008c 	.word	0x2000008c
 8000278:	40002000 	.word	0x40002000
 800027c:	48000800 	.word	0x48000800

08000280 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000282:	b0a5      	sub	sp, #148	; 0x94
 8000284:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000286:	f000 fd21 	bl	8000ccc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800028a:	f000 f8a7 	bl	80003dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800028e:	f000 fa1d 	bl	80006cc <MX_GPIO_Init>
  MX_RTC_Init();
 8000292:	f000 f90d 	bl	80004b0 <MX_RTC_Init>
  MX_TIM6_Init();
 8000296:	f000 f96d 	bl	8000574 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 800029a:	f000 f9b7 	bl	800060c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800029e:	f000 f9e5 	bl	800066c <MX_USART2_UART_Init>
  MX_TIM14_Init();
 80002a2:	f000 f98b 	bl	80005bc <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  RTC_TimeTypeDef sTime = {0};
 80002a6:	2358      	movs	r3, #88	; 0x58
 80002a8:	2208      	movs	r2, #8
 80002aa:	4694      	mov	ip, r2
 80002ac:	44bc      	add	ip, r7
 80002ae:	4463      	add	r3, ip
 80002b0:	0018      	movs	r0, r3
 80002b2:	2314      	movs	r3, #20
 80002b4:	001a      	movs	r2, r3
 80002b6:	2100      	movs	r1, #0
 80002b8:	f003 f8d4 	bl	8003464 <memset>
  RTC_DateTypeDef sDate = {0};
 80002bc:	2354      	movs	r3, #84	; 0x54
 80002be:	2208      	movs	r2, #8
 80002c0:	4694      	mov	ip, r2
 80002c2:	44bc      	add	ip, r7
 80002c4:	4463      	add	r3, ip
 80002c6:	2200      	movs	r2, #0
 80002c8:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  /* TIM14 interrupt Init */
  HAL_TIM_Base_Start_IT(&htim14);
 80002ca:	4b3d      	ldr	r3, [pc, #244]	; (80003c0 <main+0x140>)
 80002cc:	0018      	movs	r0, r3
 80002ce:	f002 f912 	bl	80024f6 <HAL_TIM_Base_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //light ext led
	  GPIO_PinState moveSensorState = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12);
 80002d2:	256f      	movs	r5, #111	; 0x6f
 80002d4:	2608      	movs	r6, #8
 80002d6:	19bb      	adds	r3, r7, r6
 80002d8:	195c      	adds	r4, r3, r5
 80002da:	2380      	movs	r3, #128	; 0x80
 80002dc:	015b      	lsls	r3, r3, #5
 80002de:	4a39      	ldr	r2, [pc, #228]	; (80003c4 <main+0x144>)
 80002e0:	0019      	movs	r1, r3
 80002e2:	0010      	movs	r0, r2
 80002e4:	f000 ffea 	bl	80012bc <HAL_GPIO_ReadPin>
 80002e8:	0003      	movs	r3, r0
 80002ea:	7023      	strb	r3, [r4, #0]
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, moveSensorState);
 80002ec:	19bb      	adds	r3, r7, r6
 80002ee:	195b      	adds	r3, r3, r5
 80002f0:	781b      	ldrb	r3, [r3, #0]
 80002f2:	4834      	ldr	r0, [pc, #208]	; (80003c4 <main+0x144>)
 80002f4:	001a      	movs	r2, r3
 80002f6:	2108      	movs	r1, #8
 80002f8:	f000 fffd 	bl	80012f6 <HAL_GPIO_WritePin>

	  if (true == btnTrigger)
 80002fc:	4b32      	ldr	r3, [pc, #200]	; (80003c8 <main+0x148>)
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	b2db      	uxtb	r3, r3
 8000302:	2b00      	cmp	r3, #0
 8000304:	d0e5      	beq.n	80002d2 <main+0x52>
	  {
		  //light led
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000306:	2390      	movs	r3, #144	; 0x90
 8000308:	05db      	lsls	r3, r3, #23
 800030a:	2120      	movs	r1, #32
 800030c:	0018      	movs	r0, r3
 800030e:	f001 f80f 	bl	8001330 <HAL_GPIO_TogglePin>
		  //get current rtc time and date
		  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000312:	2558      	movs	r5, #88	; 0x58
 8000314:	2608      	movs	r6, #8
 8000316:	19bb      	adds	r3, r7, r6
 8000318:	1959      	adds	r1, r3, r5
 800031a:	4b2c      	ldr	r3, [pc, #176]	; (80003cc <main+0x14c>)
 800031c:	2200      	movs	r2, #0
 800031e:	0018      	movs	r0, r3
 8000320:	f001 fed4 	bl	80020cc <HAL_RTC_GetTime>
		  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000324:	2154      	movs	r1, #84	; 0x54
 8000326:	000c      	movs	r4, r1
 8000328:	2308      	movs	r3, #8
 800032a:	469c      	mov	ip, r3
 800032c:	44bc      	add	ip, r7
 800032e:	4461      	add	r1, ip
 8000330:	4b26      	ldr	r3, [pc, #152]	; (80003cc <main+0x14c>)
 8000332:	2200      	movs	r2, #0
 8000334:	0018      	movs	r0, r3
 8000336:	f001 ffcd 	bl	80022d4 <HAL_RTC_GetDate>
		  sprintf(currentTimeDateData,
			  "Date: %2d.%2d.202%d Time: %d:%d:%d\nMoveSensor : %d\nCounter : %d",
			  sDate.WeekDay, sDate.Month, sDate.Year,
 800033a:	0021      	movs	r1, r4
 800033c:	0032      	movs	r2, r6
 800033e:	18bb      	adds	r3, r7, r2
 8000340:	185b      	adds	r3, r3, r1
 8000342:	781b      	ldrb	r3, [r3, #0]
		  sprintf(currentTimeDateData,
 8000344:	607b      	str	r3, [r7, #4]
			  sDate.WeekDay, sDate.Month, sDate.Year,
 8000346:	18bb      	adds	r3, r7, r2
 8000348:	185b      	adds	r3, r3, r1
 800034a:	785b      	ldrb	r3, [r3, #1]
		  sprintf(currentTimeDateData,
 800034c:	603b      	str	r3, [r7, #0]
			  sDate.WeekDay, sDate.Month, sDate.Year,
 800034e:	18bb      	adds	r3, r7, r2
 8000350:	185b      	adds	r3, r3, r1
 8000352:	78db      	ldrb	r3, [r3, #3]
		  sprintf(currentTimeDateData,
 8000354:	001c      	movs	r4, r3
			  sTime.Hours, sTime.Minutes, sTime.Seconds,
 8000356:	0029      	movs	r1, r5
 8000358:	18bb      	adds	r3, r7, r2
 800035a:	185b      	adds	r3, r3, r1
 800035c:	781b      	ldrb	r3, [r3, #0]
		  sprintf(currentTimeDateData,
 800035e:	001d      	movs	r5, r3
			  sTime.Hours, sTime.Minutes, sTime.Seconds,
 8000360:	18bb      	adds	r3, r7, r2
 8000362:	185b      	adds	r3, r3, r1
 8000364:	785b      	ldrb	r3, [r3, #1]
		  sprintf(currentTimeDateData,
 8000366:	001e      	movs	r6, r3
			  sTime.Hours, sTime.Minutes, sTime.Seconds,
 8000368:	18bb      	adds	r3, r7, r2
 800036a:	185b      	adds	r3, r3, r1
 800036c:	789b      	ldrb	r3, [r3, #2]
		  sprintf(currentTimeDateData,
 800036e:	469c      	mov	ip, r3
 8000370:	216f      	movs	r1, #111	; 0x6f
 8000372:	18bb      	adds	r3, r7, r2
 8000374:	185b      	adds	r3, r3, r1
 8000376:	781b      	ldrb	r3, [r3, #0]
 8000378:	4a15      	ldr	r2, [pc, #84]	; (80003d0 <main+0x150>)
 800037a:	8812      	ldrh	r2, [r2, #0]
 800037c:	b292      	uxth	r2, r2
 800037e:	4915      	ldr	r1, [pc, #84]	; (80003d4 <main+0x154>)
 8000380:	200c      	movs	r0, #12
 8000382:	1838      	adds	r0, r7, r0
 8000384:	9205      	str	r2, [sp, #20]
 8000386:	9304      	str	r3, [sp, #16]
 8000388:	4662      	mov	r2, ip
 800038a:	9203      	str	r2, [sp, #12]
 800038c:	9602      	str	r6, [sp, #8]
 800038e:	9501      	str	r5, [sp, #4]
 8000390:	9400      	str	r4, [sp, #0]
 8000392:	683b      	ldr	r3, [r7, #0]
 8000394:	687a      	ldr	r2, [r7, #4]
 8000396:	f003 f86d 	bl	8003474 <siprintf>
		  	  (int) moveSensorState, timeCounter);
		  HAL_UART_Transmit(&huart1, (uint8_t*)currentTimeDateData, strlen(currentTimeDateData), 100);
 800039a:	240c      	movs	r4, #12
 800039c:	193b      	adds	r3, r7, r4
 800039e:	0018      	movs	r0, r3
 80003a0:	f7ff feb2 	bl	8000108 <strlen>
 80003a4:	0003      	movs	r3, r0
 80003a6:	b29a      	uxth	r2, r3
 80003a8:	1939      	adds	r1, r7, r4
 80003aa:	480b      	ldr	r0, [pc, #44]	; (80003d8 <main+0x158>)
 80003ac:	2364      	movs	r3, #100	; 0x64
 80003ae:	f002 faff 	bl	80029b0 <HAL_UART_Transmit>
		  btnTrigger = false;
 80003b2:	4b05      	ldr	r3, [pc, #20]	; (80003c8 <main+0x148>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	701a      	strb	r2, [r3, #0]
		  timeCounter = 0U;
 80003b8:	4b05      	ldr	r3, [pc, #20]	; (80003d0 <main+0x150>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	801a      	strh	r2, [r3, #0]
  {
 80003be:	e788      	b.n	80002d2 <main+0x52>
 80003c0:	200001fc 	.word	0x200001fc
 80003c4:	48000800 	.word	0x48000800
 80003c8:	2000008e 	.word	0x2000008e
 80003cc:	2000011c 	.word	0x2000011c
 80003d0:	2000008c 	.word	0x2000008c
 80003d4:	08003c9c 	.word	0x08003c9c
 80003d8:	2000009c 	.word	0x2000009c

080003dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003dc:	b590      	push	{r4, r7, lr}
 80003de:	b095      	sub	sp, #84	; 0x54
 80003e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003e2:	2420      	movs	r4, #32
 80003e4:	193b      	adds	r3, r7, r4
 80003e6:	0018      	movs	r0, r3
 80003e8:	2330      	movs	r3, #48	; 0x30
 80003ea:	001a      	movs	r2, r3
 80003ec:	2100      	movs	r1, #0
 80003ee:	f003 f839 	bl	8003464 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003f2:	2310      	movs	r3, #16
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	0018      	movs	r0, r3
 80003f8:	2310      	movs	r3, #16
 80003fa:	001a      	movs	r2, r3
 80003fc:	2100      	movs	r1, #0
 80003fe:	f003 f831 	bl	8003464 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000402:	003b      	movs	r3, r7
 8000404:	0018      	movs	r0, r3
 8000406:	2310      	movs	r3, #16
 8000408:	001a      	movs	r2, r3
 800040a:	2100      	movs	r1, #0
 800040c:	f003 f82a 	bl	8003464 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000410:	0021      	movs	r1, r4
 8000412:	187b      	adds	r3, r7, r1
 8000414:	220a      	movs	r2, #10
 8000416:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000418:	187b      	adds	r3, r7, r1
 800041a:	2201      	movs	r2, #1
 800041c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800041e:	187b      	adds	r3, r7, r1
 8000420:	2210      	movs	r2, #16
 8000422:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000424:	187b      	adds	r3, r7, r1
 8000426:	2201      	movs	r2, #1
 8000428:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800042a:	187b      	adds	r3, r7, r1
 800042c:	2202      	movs	r2, #2
 800042e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000430:	187b      	adds	r3, r7, r1
 8000432:	2200      	movs	r2, #0
 8000434:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000436:	187b      	adds	r3, r7, r1
 8000438:	22a0      	movs	r2, #160	; 0xa0
 800043a:	0392      	lsls	r2, r2, #14
 800043c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800043e:	187b      	adds	r3, r7, r1
 8000440:	2200      	movs	r2, #0
 8000442:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000444:	187b      	adds	r3, r7, r1
 8000446:	0018      	movs	r0, r3
 8000448:	f000 ffb4 	bl	80013b4 <HAL_RCC_OscConfig>
 800044c:	1e03      	subs	r3, r0, #0
 800044e:	d001      	beq.n	8000454 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000450:	f000 f9da 	bl	8000808 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000454:	2110      	movs	r1, #16
 8000456:	187b      	adds	r3, r7, r1
 8000458:	2207      	movs	r2, #7
 800045a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800045c:	187b      	adds	r3, r7, r1
 800045e:	2202      	movs	r2, #2
 8000460:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000462:	187b      	adds	r3, r7, r1
 8000464:	2200      	movs	r2, #0
 8000466:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000468:	187b      	adds	r3, r7, r1
 800046a:	2200      	movs	r2, #0
 800046c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800046e:	187b      	adds	r3, r7, r1
 8000470:	2101      	movs	r1, #1
 8000472:	0018      	movs	r0, r3
 8000474:	f001 faba 	bl	80019ec <HAL_RCC_ClockConfig>
 8000478:	1e03      	subs	r3, r0, #0
 800047a:	d001      	beq.n	8000480 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800047c:	f000 f9c4 	bl	8000808 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 8000480:	003b      	movs	r3, r7
 8000482:	4a0a      	ldr	r2, [pc, #40]	; (80004ac <SystemClock_Config+0xd0>)
 8000484:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000486:	003b      	movs	r3, r7
 8000488:	2200      	movs	r2, #0
 800048a:	609a      	str	r2, [r3, #8]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800048c:	003b      	movs	r3, r7
 800048e:	2280      	movs	r2, #128	; 0x80
 8000490:	0092      	lsls	r2, r2, #2
 8000492:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000494:	003b      	movs	r3, r7
 8000496:	0018      	movs	r0, r3
 8000498:	f001 fbfa 	bl	8001c90 <HAL_RCCEx_PeriphCLKConfig>
 800049c:	1e03      	subs	r3, r0, #0
 800049e:	d001      	beq.n	80004a4 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80004a0:	f000 f9b2 	bl	8000808 <Error_Handler>
  }
}
 80004a4:	46c0      	nop			; (mov r8, r8)
 80004a6:	46bd      	mov	sp, r7
 80004a8:	b015      	add	sp, #84	; 0x54
 80004aa:	bd90      	pop	{r4, r7, pc}
 80004ac:	00010001 	.word	0x00010001

080004b0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b086      	sub	sp, #24
 80004b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80004b6:	1d3b      	adds	r3, r7, #4
 80004b8:	0018      	movs	r0, r3
 80004ba:	2314      	movs	r3, #20
 80004bc:	001a      	movs	r2, r3
 80004be:	2100      	movs	r1, #0
 80004c0:	f002 ffd0 	bl	8003464 <memset>
  RTC_DateTypeDef sDate = {0};
 80004c4:	003b      	movs	r3, r7
 80004c6:	2200      	movs	r2, #0
 80004c8:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80004ca:	4b28      	ldr	r3, [pc, #160]	; (800056c <MX_RTC_Init+0xbc>)
 80004cc:	4a28      	ldr	r2, [pc, #160]	; (8000570 <MX_RTC_Init+0xc0>)
 80004ce:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80004d0:	4b26      	ldr	r3, [pc, #152]	; (800056c <MX_RTC_Init+0xbc>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80004d6:	4b25      	ldr	r3, [pc, #148]	; (800056c <MX_RTC_Init+0xbc>)
 80004d8:	227f      	movs	r2, #127	; 0x7f
 80004da:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80004dc:	4b23      	ldr	r3, [pc, #140]	; (800056c <MX_RTC_Init+0xbc>)
 80004de:	22ff      	movs	r2, #255	; 0xff
 80004e0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80004e2:	4b22      	ldr	r3, [pc, #136]	; (800056c <MX_RTC_Init+0xbc>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80004e8:	4b20      	ldr	r3, [pc, #128]	; (800056c <MX_RTC_Init+0xbc>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80004ee:	4b1f      	ldr	r3, [pc, #124]	; (800056c <MX_RTC_Init+0xbc>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80004f4:	4b1d      	ldr	r3, [pc, #116]	; (800056c <MX_RTC_Init+0xbc>)
 80004f6:	0018      	movs	r0, r3
 80004f8:	f001 fc98 	bl	8001e2c <HAL_RTC_Init>
 80004fc:	1e03      	subs	r3, r0, #0
 80004fe:	d001      	beq.n	8000504 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8000500:	f000 f982 	bl	8000808 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 8000504:	1d3b      	adds	r3, r7, #4
 8000506:	2200      	movs	r2, #0
 8000508:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 800050a:	1d3b      	adds	r3, r7, #4
 800050c:	2200      	movs	r2, #0
 800050e:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8000510:	1d3b      	adds	r3, r7, #4
 8000512:	2200      	movs	r2, #0
 8000514:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000516:	1d3b      	adds	r3, r7, #4
 8000518:	2200      	movs	r2, #0
 800051a:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800051c:	1d3b      	adds	r3, r7, #4
 800051e:	2200      	movs	r2, #0
 8000520:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000522:	1d39      	adds	r1, r7, #4
 8000524:	4b11      	ldr	r3, [pc, #68]	; (800056c <MX_RTC_Init+0xbc>)
 8000526:	2200      	movs	r2, #0
 8000528:	0018      	movs	r0, r3
 800052a:	f001 fd13 	bl	8001f54 <HAL_RTC_SetTime>
 800052e:	1e03      	subs	r3, r0, #0
 8000530:	d001      	beq.n	8000536 <MX_RTC_Init+0x86>
  {
    Error_Handler();
 8000532:	f000 f969 	bl	8000808 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000536:	003b      	movs	r3, r7
 8000538:	2201      	movs	r2, #1
 800053a:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800053c:	003b      	movs	r3, r7
 800053e:	2201      	movs	r2, #1
 8000540:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8000542:	003b      	movs	r3, r7
 8000544:	2201      	movs	r2, #1
 8000546:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8000548:	003b      	movs	r3, r7
 800054a:	2200      	movs	r2, #0
 800054c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800054e:	0039      	movs	r1, r7
 8000550:	4b06      	ldr	r3, [pc, #24]	; (800056c <MX_RTC_Init+0xbc>)
 8000552:	2200      	movs	r2, #0
 8000554:	0018      	movs	r0, r3
 8000556:	f001 fe17 	bl	8002188 <HAL_RTC_SetDate>
 800055a:	1e03      	subs	r3, r0, #0
 800055c:	d001      	beq.n	8000562 <MX_RTC_Init+0xb2>
  {
    Error_Handler();
 800055e:	f000 f953 	bl	8000808 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000562:	46c0      	nop			; (mov r8, r8)
 8000564:	46bd      	mov	sp, r7
 8000566:	b006      	add	sp, #24
 8000568:	bd80      	pop	{r7, pc}
 800056a:	46c0      	nop			; (mov r8, r8)
 800056c:	2000011c 	.word	0x2000011c
 8000570:	40002800 	.word	0x40002800

08000574 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_Init 1 */
  //Timer6 configuration - uses sys clock of 48Mhz
  //Desired frequency is 100Hz - counter will count to 10 - 1,
  // with prescaler 48000 - 1
  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000578:	4b0d      	ldr	r3, [pc, #52]	; (80005b0 <MX_TIM6_Init+0x3c>)
 800057a:	4a0e      	ldr	r2, [pc, #56]	; (80005b4 <MX_TIM6_Init+0x40>)
 800057c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 48000;
 800057e:	4b0c      	ldr	r3, [pc, #48]	; (80005b0 <MX_TIM6_Init+0x3c>)
 8000580:	4a0d      	ldr	r2, [pc, #52]	; (80005b8 <MX_TIM6_Init+0x44>)
 8000582:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000584:	4b0a      	ldr	r3, [pc, #40]	; (80005b0 <MX_TIM6_Init+0x3c>)
 8000586:	2200      	movs	r2, #0
 8000588:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 800058a:	4b09      	ldr	r3, [pc, #36]	; (80005b0 <MX_TIM6_Init+0x3c>)
 800058c:	22fa      	movs	r2, #250	; 0xfa
 800058e:	0092      	lsls	r2, r2, #2
 8000590:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000592:	4b07      	ldr	r3, [pc, #28]	; (80005b0 <MX_TIM6_Init+0x3c>)
 8000594:	2200      	movs	r2, #0
 8000596:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000598:	4b05      	ldr	r3, [pc, #20]	; (80005b0 <MX_TIM6_Init+0x3c>)
 800059a:	0018      	movs	r0, r3
 800059c:	f001 ff7f 	bl	800249e <HAL_TIM_Base_Init>
 80005a0:	1e03      	subs	r3, r0, #0
 80005a2:	d001      	beq.n	80005a8 <MX_TIM6_Init+0x34>
  {
    Error_Handler();
 80005a4:	f000 f930 	bl	8000808 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80005a8:	46c0      	nop			; (mov r8, r8)
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	46c0      	nop			; (mov r8, r8)
 80005b0:	2000013c 	.word	0x2000013c
 80005b4:	40001000 	.word	0x40001000
 80005b8:	0000bb80 	.word	0x0000bb80

080005bc <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80005c0:	4b0e      	ldr	r3, [pc, #56]	; (80005fc <MX_TIM14_Init+0x40>)
 80005c2:	4a0f      	ldr	r2, [pc, #60]	; (8000600 <MX_TIM14_Init+0x44>)
 80005c4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 48000 - 1;
 80005c6:	4b0d      	ldr	r3, [pc, #52]	; (80005fc <MX_TIM14_Init+0x40>)
 80005c8:	4a0e      	ldr	r2, [pc, #56]	; (8000604 <MX_TIM14_Init+0x48>)
 80005ca:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005cc:	4b0b      	ldr	r3, [pc, #44]	; (80005fc <MX_TIM14_Init+0x40>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1000 - 1;
 80005d2:	4b0a      	ldr	r3, [pc, #40]	; (80005fc <MX_TIM14_Init+0x40>)
 80005d4:	4a0c      	ldr	r2, [pc, #48]	; (8000608 <MX_TIM14_Init+0x4c>)
 80005d6:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005d8:	4b08      	ldr	r3, [pc, #32]	; (80005fc <MX_TIM14_Init+0x40>)
 80005da:	2200      	movs	r2, #0
 80005dc:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005de:	4b07      	ldr	r3, [pc, #28]	; (80005fc <MX_TIM14_Init+0x40>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80005e4:	4b05      	ldr	r3, [pc, #20]	; (80005fc <MX_TIM14_Init+0x40>)
 80005e6:	0018      	movs	r0, r3
 80005e8:	f001 ff59 	bl	800249e <HAL_TIM_Base_Init>
 80005ec:	1e03      	subs	r3, r0, #0
 80005ee:	d001      	beq.n	80005f4 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 80005f0:	f000 f90a 	bl	8000808 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80005f4:	46c0      	nop			; (mov r8, r8)
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	46c0      	nop			; (mov r8, r8)
 80005fc:	200001fc 	.word	0x200001fc
 8000600:	40002000 	.word	0x40002000
 8000604:	0000bb7f 	.word	0x0000bb7f
 8000608:	000003e7 	.word	0x000003e7

0800060c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000610:	4b14      	ldr	r3, [pc, #80]	; (8000664 <MX_USART1_UART_Init+0x58>)
 8000612:	4a15      	ldr	r2, [pc, #84]	; (8000668 <MX_USART1_UART_Init+0x5c>)
 8000614:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000616:	4b13      	ldr	r3, [pc, #76]	; (8000664 <MX_USART1_UART_Init+0x58>)
 8000618:	2296      	movs	r2, #150	; 0x96
 800061a:	0192      	lsls	r2, r2, #6
 800061c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800061e:	4b11      	ldr	r3, [pc, #68]	; (8000664 <MX_USART1_UART_Init+0x58>)
 8000620:	2200      	movs	r2, #0
 8000622:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000624:	4b0f      	ldr	r3, [pc, #60]	; (8000664 <MX_USART1_UART_Init+0x58>)
 8000626:	2200      	movs	r2, #0
 8000628:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800062a:	4b0e      	ldr	r3, [pc, #56]	; (8000664 <MX_USART1_UART_Init+0x58>)
 800062c:	2200      	movs	r2, #0
 800062e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000630:	4b0c      	ldr	r3, [pc, #48]	; (8000664 <MX_USART1_UART_Init+0x58>)
 8000632:	220c      	movs	r2, #12
 8000634:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000636:	4b0b      	ldr	r3, [pc, #44]	; (8000664 <MX_USART1_UART_Init+0x58>)
 8000638:	2200      	movs	r2, #0
 800063a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800063c:	4b09      	ldr	r3, [pc, #36]	; (8000664 <MX_USART1_UART_Init+0x58>)
 800063e:	2200      	movs	r2, #0
 8000640:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000642:	4b08      	ldr	r3, [pc, #32]	; (8000664 <MX_USART1_UART_Init+0x58>)
 8000644:	2200      	movs	r2, #0
 8000646:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000648:	4b06      	ldr	r3, [pc, #24]	; (8000664 <MX_USART1_UART_Init+0x58>)
 800064a:	2200      	movs	r2, #0
 800064c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800064e:	4b05      	ldr	r3, [pc, #20]	; (8000664 <MX_USART1_UART_Init+0x58>)
 8000650:	0018      	movs	r0, r3
 8000652:	f002 f959 	bl	8002908 <HAL_UART_Init>
 8000656:	1e03      	subs	r3, r0, #0
 8000658:	d001      	beq.n	800065e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800065a:	f000 f8d5 	bl	8000808 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800065e:	46c0      	nop			; (mov r8, r8)
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	2000009c 	.word	0x2000009c
 8000668:	40013800 	.word	0x40013800

0800066c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000670:	4b14      	ldr	r3, [pc, #80]	; (80006c4 <MX_USART2_UART_Init+0x58>)
 8000672:	4a15      	ldr	r2, [pc, #84]	; (80006c8 <MX_USART2_UART_Init+0x5c>)
 8000674:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000676:	4b13      	ldr	r3, [pc, #76]	; (80006c4 <MX_USART2_UART_Init+0x58>)
 8000678:	2296      	movs	r2, #150	; 0x96
 800067a:	0212      	lsls	r2, r2, #8
 800067c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800067e:	4b11      	ldr	r3, [pc, #68]	; (80006c4 <MX_USART2_UART_Init+0x58>)
 8000680:	2200      	movs	r2, #0
 8000682:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000684:	4b0f      	ldr	r3, [pc, #60]	; (80006c4 <MX_USART2_UART_Init+0x58>)
 8000686:	2200      	movs	r2, #0
 8000688:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800068a:	4b0e      	ldr	r3, [pc, #56]	; (80006c4 <MX_USART2_UART_Init+0x58>)
 800068c:	2200      	movs	r2, #0
 800068e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000690:	4b0c      	ldr	r3, [pc, #48]	; (80006c4 <MX_USART2_UART_Init+0x58>)
 8000692:	220c      	movs	r2, #12
 8000694:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000696:	4b0b      	ldr	r3, [pc, #44]	; (80006c4 <MX_USART2_UART_Init+0x58>)
 8000698:	2200      	movs	r2, #0
 800069a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800069c:	4b09      	ldr	r3, [pc, #36]	; (80006c4 <MX_USART2_UART_Init+0x58>)
 800069e:	2200      	movs	r2, #0
 80006a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006a2:	4b08      	ldr	r3, [pc, #32]	; (80006c4 <MX_USART2_UART_Init+0x58>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006a8:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <MX_USART2_UART_Init+0x58>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006ae:	4b05      	ldr	r3, [pc, #20]	; (80006c4 <MX_USART2_UART_Init+0x58>)
 80006b0:	0018      	movs	r0, r3
 80006b2:	f002 f929 	bl	8002908 <HAL_UART_Init>
 80006b6:	1e03      	subs	r3, r0, #0
 80006b8:	d001      	beq.n	80006be <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80006ba:	f000 f8a5 	bl	8000808 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	2000017c 	.word	0x2000017c
 80006c8:	40004400 	.word	0x40004400

080006cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006cc:	b590      	push	{r4, r7, lr}
 80006ce:	b089      	sub	sp, #36	; 0x24
 80006d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d2:	240c      	movs	r4, #12
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	0018      	movs	r0, r3
 80006d8:	2314      	movs	r3, #20
 80006da:	001a      	movs	r2, r3
 80006dc:	2100      	movs	r1, #0
 80006de:	f002 fec1 	bl	8003464 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e2:	4b46      	ldr	r3, [pc, #280]	; (80007fc <MX_GPIO_Init+0x130>)
 80006e4:	695a      	ldr	r2, [r3, #20]
 80006e6:	4b45      	ldr	r3, [pc, #276]	; (80007fc <MX_GPIO_Init+0x130>)
 80006e8:	2180      	movs	r1, #128	; 0x80
 80006ea:	0309      	lsls	r1, r1, #12
 80006ec:	430a      	orrs	r2, r1
 80006ee:	615a      	str	r2, [r3, #20]
 80006f0:	4b42      	ldr	r3, [pc, #264]	; (80007fc <MX_GPIO_Init+0x130>)
 80006f2:	695a      	ldr	r2, [r3, #20]
 80006f4:	2380      	movs	r3, #128	; 0x80
 80006f6:	031b      	lsls	r3, r3, #12
 80006f8:	4013      	ands	r3, r2
 80006fa:	60bb      	str	r3, [r7, #8]
 80006fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006fe:	4b3f      	ldr	r3, [pc, #252]	; (80007fc <MX_GPIO_Init+0x130>)
 8000700:	695a      	ldr	r2, [r3, #20]
 8000702:	4b3e      	ldr	r3, [pc, #248]	; (80007fc <MX_GPIO_Init+0x130>)
 8000704:	2180      	movs	r1, #128	; 0x80
 8000706:	03c9      	lsls	r1, r1, #15
 8000708:	430a      	orrs	r2, r1
 800070a:	615a      	str	r2, [r3, #20]
 800070c:	4b3b      	ldr	r3, [pc, #236]	; (80007fc <MX_GPIO_Init+0x130>)
 800070e:	695a      	ldr	r2, [r3, #20]
 8000710:	2380      	movs	r3, #128	; 0x80
 8000712:	03db      	lsls	r3, r3, #15
 8000714:	4013      	ands	r3, r2
 8000716:	607b      	str	r3, [r7, #4]
 8000718:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800071a:	4b38      	ldr	r3, [pc, #224]	; (80007fc <MX_GPIO_Init+0x130>)
 800071c:	695a      	ldr	r2, [r3, #20]
 800071e:	4b37      	ldr	r3, [pc, #220]	; (80007fc <MX_GPIO_Init+0x130>)
 8000720:	2180      	movs	r1, #128	; 0x80
 8000722:	0289      	lsls	r1, r1, #10
 8000724:	430a      	orrs	r2, r1
 8000726:	615a      	str	r2, [r3, #20]
 8000728:	4b34      	ldr	r3, [pc, #208]	; (80007fc <MX_GPIO_Init+0x130>)
 800072a:	695a      	ldr	r2, [r3, #20]
 800072c:	2380      	movs	r3, #128	; 0x80
 800072e:	029b      	lsls	r3, r3, #10
 8000730:	4013      	ands	r3, r2
 8000732:	603b      	str	r3, [r7, #0]
 8000734:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000736:	4b32      	ldr	r3, [pc, #200]	; (8000800 <MX_GPIO_Init+0x134>)
 8000738:	2200      	movs	r2, #0
 800073a:	210c      	movs	r1, #12
 800073c:	0018      	movs	r0, r3
 800073e:	f000 fdda 	bl	80012f6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000742:	2390      	movs	r3, #144	; 0x90
 8000744:	05db      	lsls	r3, r3, #23
 8000746:	2200      	movs	r2, #0
 8000748:	2120      	movs	r1, #32
 800074a:	0018      	movs	r0, r3
 800074c:	f000 fdd3 	bl	80012f6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_11;
 8000750:	193b      	adds	r3, r7, r4
 8000752:	22a0      	movs	r2, #160	; 0xa0
 8000754:	0192      	lsls	r2, r2, #6
 8000756:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000758:	193b      	adds	r3, r7, r4
 800075a:	4a2a      	ldr	r2, [pc, #168]	; (8000804 <MX_GPIO_Init+0x138>)
 800075c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075e:	193b      	adds	r3, r7, r4
 8000760:	2200      	movs	r2, #0
 8000762:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000764:	193b      	adds	r3, r7, r4
 8000766:	4a26      	ldr	r2, [pc, #152]	; (8000800 <MX_GPIO_Init+0x134>)
 8000768:	0019      	movs	r1, r3
 800076a:	0010      	movs	r0, r2
 800076c:	f000 fc36 	bl	8000fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000770:	0021      	movs	r1, r4
 8000772:	187b      	adds	r3, r7, r1
 8000774:	220c      	movs	r2, #12
 8000776:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000778:	187b      	adds	r3, r7, r1
 800077a:	2201      	movs	r2, #1
 800077c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077e:	187b      	adds	r3, r7, r1
 8000780:	2200      	movs	r2, #0
 8000782:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000784:	187b      	adds	r3, r7, r1
 8000786:	2200      	movs	r2, #0
 8000788:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800078a:	000c      	movs	r4, r1
 800078c:	187b      	adds	r3, r7, r1
 800078e:	4a1c      	ldr	r2, [pc, #112]	; (8000800 <MX_GPIO_Init+0x134>)
 8000790:	0019      	movs	r1, r3
 8000792:	0010      	movs	r0, r2
 8000794:	f000 fc22 	bl	8000fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000798:	0021      	movs	r1, r4
 800079a:	187b      	adds	r3, r7, r1
 800079c:	2220      	movs	r2, #32
 800079e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a0:	187b      	adds	r3, r7, r1
 80007a2:	2201      	movs	r2, #1
 80007a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a6:	187b      	adds	r3, r7, r1
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ac:	187b      	adds	r3, r7, r1
 80007ae:	2200      	movs	r2, #0
 80007b0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007b2:	000c      	movs	r4, r1
 80007b4:	187a      	adds	r2, r7, r1
 80007b6:	2390      	movs	r3, #144	; 0x90
 80007b8:	05db      	lsls	r3, r3, #23
 80007ba:	0011      	movs	r1, r2
 80007bc:	0018      	movs	r0, r3
 80007be:	f000 fc0d 	bl	8000fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80007c2:	0021      	movs	r1, r4
 80007c4:	187b      	adds	r3, r7, r1
 80007c6:	2280      	movs	r2, #128	; 0x80
 80007c8:	0152      	lsls	r2, r2, #5
 80007ca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007cc:	187b      	adds	r3, r7, r1
 80007ce:	2200      	movs	r2, #0
 80007d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	187b      	adds	r3, r7, r1
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007d8:	187b      	adds	r3, r7, r1
 80007da:	4a09      	ldr	r2, [pc, #36]	; (8000800 <MX_GPIO_Init+0x134>)
 80007dc:	0019      	movs	r1, r3
 80007de:	0010      	movs	r0, r2
 80007e0:	f000 fbfc 	bl	8000fdc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80007e4:	2200      	movs	r2, #0
 80007e6:	2100      	movs	r1, #0
 80007e8:	2007      	movs	r0, #7
 80007ea:	f000 fb7f 	bl	8000eec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80007ee:	2007      	movs	r0, #7
 80007f0:	f000 fb91 	bl	8000f16 <HAL_NVIC_EnableIRQ>

}
 80007f4:	46c0      	nop			; (mov r8, r8)
 80007f6:	46bd      	mov	sp, r7
 80007f8:	b009      	add	sp, #36	; 0x24
 80007fa:	bd90      	pop	{r4, r7, pc}
 80007fc:	40021000 	.word	0x40021000
 8000800:	48000800 	.word	0x48000800
 8000804:	10110000 	.word	0x10110000

08000808 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800080c:	46c0      	nop			; (mov r8, r8)
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
	...

08000814 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800081a:	4b0f      	ldr	r3, [pc, #60]	; (8000858 <HAL_MspInit+0x44>)
 800081c:	699a      	ldr	r2, [r3, #24]
 800081e:	4b0e      	ldr	r3, [pc, #56]	; (8000858 <HAL_MspInit+0x44>)
 8000820:	2101      	movs	r1, #1
 8000822:	430a      	orrs	r2, r1
 8000824:	619a      	str	r2, [r3, #24]
 8000826:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <HAL_MspInit+0x44>)
 8000828:	699b      	ldr	r3, [r3, #24]
 800082a:	2201      	movs	r2, #1
 800082c:	4013      	ands	r3, r2
 800082e:	607b      	str	r3, [r7, #4]
 8000830:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000832:	4b09      	ldr	r3, [pc, #36]	; (8000858 <HAL_MspInit+0x44>)
 8000834:	69da      	ldr	r2, [r3, #28]
 8000836:	4b08      	ldr	r3, [pc, #32]	; (8000858 <HAL_MspInit+0x44>)
 8000838:	2180      	movs	r1, #128	; 0x80
 800083a:	0549      	lsls	r1, r1, #21
 800083c:	430a      	orrs	r2, r1
 800083e:	61da      	str	r2, [r3, #28]
 8000840:	4b05      	ldr	r3, [pc, #20]	; (8000858 <HAL_MspInit+0x44>)
 8000842:	69da      	ldr	r2, [r3, #28]
 8000844:	2380      	movs	r3, #128	; 0x80
 8000846:	055b      	lsls	r3, r3, #21
 8000848:	4013      	ands	r3, r2
 800084a:	603b      	str	r3, [r7, #0]
 800084c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800084e:	46c0      	nop			; (mov r8, r8)
 8000850:	46bd      	mov	sp, r7
 8000852:	b002      	add	sp, #8
 8000854:	bd80      	pop	{r7, pc}
 8000856:	46c0      	nop			; (mov r8, r8)
 8000858:	40021000 	.word	0x40021000

0800085c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a06      	ldr	r2, [pc, #24]	; (8000884 <HAL_RTC_MspInit+0x28>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d106      	bne.n	800087c <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800086e:	4b06      	ldr	r3, [pc, #24]	; (8000888 <HAL_RTC_MspInit+0x2c>)
 8000870:	6a1a      	ldr	r2, [r3, #32]
 8000872:	4b05      	ldr	r3, [pc, #20]	; (8000888 <HAL_RTC_MspInit+0x2c>)
 8000874:	2180      	movs	r1, #128	; 0x80
 8000876:	0209      	lsls	r1, r1, #8
 8000878:	430a      	orrs	r2, r1
 800087a:	621a      	str	r2, [r3, #32]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800087c:	46c0      	nop			; (mov r8, r8)
 800087e:	46bd      	mov	sp, r7
 8000880:	b002      	add	sp, #8
 8000882:	bd80      	pop	{r7, pc}
 8000884:	40002800 	.word	0x40002800
 8000888:	40021000 	.word	0x40021000

0800088c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4a1b      	ldr	r2, [pc, #108]	; (8000908 <HAL_TIM_Base_MspInit+0x7c>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d114      	bne.n	80008c8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800089e:	4b1b      	ldr	r3, [pc, #108]	; (800090c <HAL_TIM_Base_MspInit+0x80>)
 80008a0:	69da      	ldr	r2, [r3, #28]
 80008a2:	4b1a      	ldr	r3, [pc, #104]	; (800090c <HAL_TIM_Base_MspInit+0x80>)
 80008a4:	2110      	movs	r1, #16
 80008a6:	430a      	orrs	r2, r1
 80008a8:	61da      	str	r2, [r3, #28]
 80008aa:	4b18      	ldr	r3, [pc, #96]	; (800090c <HAL_TIM_Base_MspInit+0x80>)
 80008ac:	69db      	ldr	r3, [r3, #28]
 80008ae:	2210      	movs	r2, #16
 80008b0:	4013      	ands	r3, r2
 80008b2:	60fb      	str	r3, [r7, #12]
 80008b4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2100      	movs	r1, #0
 80008ba:	2011      	movs	r0, #17
 80008bc:	f000 fb16 	bl	8000eec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80008c0:	2011      	movs	r0, #17
 80008c2:	f000 fb28 	bl	8000f16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80008c6:	e01a      	b.n	80008fe <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM14)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a10      	ldr	r2, [pc, #64]	; (8000910 <HAL_TIM_Base_MspInit+0x84>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d115      	bne.n	80008fe <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80008d2:	4b0e      	ldr	r3, [pc, #56]	; (800090c <HAL_TIM_Base_MspInit+0x80>)
 80008d4:	69da      	ldr	r2, [r3, #28]
 80008d6:	4b0d      	ldr	r3, [pc, #52]	; (800090c <HAL_TIM_Base_MspInit+0x80>)
 80008d8:	2180      	movs	r1, #128	; 0x80
 80008da:	0049      	lsls	r1, r1, #1
 80008dc:	430a      	orrs	r2, r1
 80008de:	61da      	str	r2, [r3, #28]
 80008e0:	4b0a      	ldr	r3, [pc, #40]	; (800090c <HAL_TIM_Base_MspInit+0x80>)
 80008e2:	69da      	ldr	r2, [r3, #28]
 80008e4:	2380      	movs	r3, #128	; 0x80
 80008e6:	005b      	lsls	r3, r3, #1
 80008e8:	4013      	ands	r3, r2
 80008ea:	60bb      	str	r3, [r7, #8]
 80008ec:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 80008ee:	2200      	movs	r2, #0
 80008f0:	2100      	movs	r1, #0
 80008f2:	2013      	movs	r0, #19
 80008f4:	f000 fafa 	bl	8000eec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 80008f8:	2013      	movs	r0, #19
 80008fa:	f000 fb0c 	bl	8000f16 <HAL_NVIC_EnableIRQ>
}
 80008fe:	46c0      	nop			; (mov r8, r8)
 8000900:	46bd      	mov	sp, r7
 8000902:	b004      	add	sp, #16
 8000904:	bd80      	pop	{r7, pc}
 8000906:	46c0      	nop			; (mov r8, r8)
 8000908:	40001000 	.word	0x40001000
 800090c:	40021000 	.word	0x40021000
 8000910:	40002000 	.word	0x40002000

08000914 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b08c      	sub	sp, #48	; 0x30
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091c:	231c      	movs	r3, #28
 800091e:	18fb      	adds	r3, r7, r3
 8000920:	0018      	movs	r0, r3
 8000922:	2314      	movs	r3, #20
 8000924:	001a      	movs	r2, r3
 8000926:	2100      	movs	r1, #0
 8000928:	f002 fd9c 	bl	8003464 <memset>
  if(huart->Instance==USART1)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a41      	ldr	r2, [pc, #260]	; (8000a38 <HAL_UART_MspInit+0x124>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d13c      	bne.n	80009b0 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000936:	4b41      	ldr	r3, [pc, #260]	; (8000a3c <HAL_UART_MspInit+0x128>)
 8000938:	699a      	ldr	r2, [r3, #24]
 800093a:	4b40      	ldr	r3, [pc, #256]	; (8000a3c <HAL_UART_MspInit+0x128>)
 800093c:	2180      	movs	r1, #128	; 0x80
 800093e:	01c9      	lsls	r1, r1, #7
 8000940:	430a      	orrs	r2, r1
 8000942:	619a      	str	r2, [r3, #24]
 8000944:	4b3d      	ldr	r3, [pc, #244]	; (8000a3c <HAL_UART_MspInit+0x128>)
 8000946:	699a      	ldr	r2, [r3, #24]
 8000948:	2380      	movs	r3, #128	; 0x80
 800094a:	01db      	lsls	r3, r3, #7
 800094c:	4013      	ands	r3, r2
 800094e:	61bb      	str	r3, [r7, #24]
 8000950:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000952:	4b3a      	ldr	r3, [pc, #232]	; (8000a3c <HAL_UART_MspInit+0x128>)
 8000954:	695a      	ldr	r2, [r3, #20]
 8000956:	4b39      	ldr	r3, [pc, #228]	; (8000a3c <HAL_UART_MspInit+0x128>)
 8000958:	2180      	movs	r1, #128	; 0x80
 800095a:	0289      	lsls	r1, r1, #10
 800095c:	430a      	orrs	r2, r1
 800095e:	615a      	str	r2, [r3, #20]
 8000960:	4b36      	ldr	r3, [pc, #216]	; (8000a3c <HAL_UART_MspInit+0x128>)
 8000962:	695a      	ldr	r2, [r3, #20]
 8000964:	2380      	movs	r3, #128	; 0x80
 8000966:	029b      	lsls	r3, r3, #10
 8000968:	4013      	ands	r3, r2
 800096a:	617b      	str	r3, [r7, #20]
 800096c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800096e:	211c      	movs	r1, #28
 8000970:	187b      	adds	r3, r7, r1
 8000972:	22c0      	movs	r2, #192	; 0xc0
 8000974:	00d2      	lsls	r2, r2, #3
 8000976:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000978:	187b      	adds	r3, r7, r1
 800097a:	2202      	movs	r2, #2
 800097c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	187b      	adds	r3, r7, r1
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000984:	187b      	adds	r3, r7, r1
 8000986:	2203      	movs	r2, #3
 8000988:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800098a:	187b      	adds	r3, r7, r1
 800098c:	2201      	movs	r2, #1
 800098e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000990:	187a      	adds	r2, r7, r1
 8000992:	2390      	movs	r3, #144	; 0x90
 8000994:	05db      	lsls	r3, r3, #23
 8000996:	0011      	movs	r1, r2
 8000998:	0018      	movs	r0, r3
 800099a:	f000 fb1f 	bl	8000fdc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800099e:	2200      	movs	r2, #0
 80009a0:	2100      	movs	r1, #0
 80009a2:	201b      	movs	r0, #27
 80009a4:	f000 faa2 	bl	8000eec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80009a8:	201b      	movs	r0, #27
 80009aa:	f000 fab4 	bl	8000f16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009ae:	e03f      	b.n	8000a30 <HAL_UART_MspInit+0x11c>
  else if(huart->Instance==USART2)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a22      	ldr	r2, [pc, #136]	; (8000a40 <HAL_UART_MspInit+0x12c>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d13a      	bne.n	8000a30 <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80009ba:	4b20      	ldr	r3, [pc, #128]	; (8000a3c <HAL_UART_MspInit+0x128>)
 80009bc:	69da      	ldr	r2, [r3, #28]
 80009be:	4b1f      	ldr	r3, [pc, #124]	; (8000a3c <HAL_UART_MspInit+0x128>)
 80009c0:	2180      	movs	r1, #128	; 0x80
 80009c2:	0289      	lsls	r1, r1, #10
 80009c4:	430a      	orrs	r2, r1
 80009c6:	61da      	str	r2, [r3, #28]
 80009c8:	4b1c      	ldr	r3, [pc, #112]	; (8000a3c <HAL_UART_MspInit+0x128>)
 80009ca:	69da      	ldr	r2, [r3, #28]
 80009cc:	2380      	movs	r3, #128	; 0x80
 80009ce:	029b      	lsls	r3, r3, #10
 80009d0:	4013      	ands	r3, r2
 80009d2:	613b      	str	r3, [r7, #16]
 80009d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d6:	4b19      	ldr	r3, [pc, #100]	; (8000a3c <HAL_UART_MspInit+0x128>)
 80009d8:	695a      	ldr	r2, [r3, #20]
 80009da:	4b18      	ldr	r3, [pc, #96]	; (8000a3c <HAL_UART_MspInit+0x128>)
 80009dc:	2180      	movs	r1, #128	; 0x80
 80009de:	0289      	lsls	r1, r1, #10
 80009e0:	430a      	orrs	r2, r1
 80009e2:	615a      	str	r2, [r3, #20]
 80009e4:	4b15      	ldr	r3, [pc, #84]	; (8000a3c <HAL_UART_MspInit+0x128>)
 80009e6:	695a      	ldr	r2, [r3, #20]
 80009e8:	2380      	movs	r3, #128	; 0x80
 80009ea:	029b      	lsls	r3, r3, #10
 80009ec:	4013      	ands	r3, r2
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009f2:	211c      	movs	r1, #28
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	220c      	movs	r2, #12
 80009f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009fa:	187b      	adds	r3, r7, r1
 80009fc:	2202      	movs	r2, #2
 80009fe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	2200      	movs	r2, #0
 8000a04:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a06:	187b      	adds	r3, r7, r1
 8000a08:	2203      	movs	r2, #3
 8000a0a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	2201      	movs	r2, #1
 8000a10:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a12:	187a      	adds	r2, r7, r1
 8000a14:	2390      	movs	r3, #144	; 0x90
 8000a16:	05db      	lsls	r3, r3, #23
 8000a18:	0011      	movs	r1, r2
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	f000 fade 	bl	8000fdc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000a20:	2200      	movs	r2, #0
 8000a22:	2100      	movs	r1, #0
 8000a24:	201c      	movs	r0, #28
 8000a26:	f000 fa61 	bl	8000eec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000a2a:	201c      	movs	r0, #28
 8000a2c:	f000 fa73 	bl	8000f16 <HAL_NVIC_EnableIRQ>
}
 8000a30:	46c0      	nop			; (mov r8, r8)
 8000a32:	46bd      	mov	sp, r7
 8000a34:	b00c      	add	sp, #48	; 0x30
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	40013800 	.word	0x40013800
 8000a3c:	40021000 	.word	0x40021000
 8000a40:	40004400 	.word	0x40004400

08000a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000a48:	46c0      	nop			; (mov r8, r8)
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}

08000a4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a4e:	b580      	push	{r7, lr}
 8000a50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a52:	e7fe      	b.n	8000a52 <HardFault_Handler+0x4>

08000a54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a58:	46c0      	nop			; (mov r8, r8)
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}

08000a5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a62:	46c0      	nop			; (mov r8, r8)
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a6c:	f000 f976 	bl	8000d5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a70:	46c0      	nop			; (mov r8, r8)
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
	...

08000a78 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_11) ||
 8000a7c:	4b0e      	ldr	r3, [pc, #56]	; (8000ab8 <EXTI4_15_IRQHandler+0x40>)
 8000a7e:	695a      	ldr	r2, [r3, #20]
 8000a80:	2380      	movs	r3, #128	; 0x80
 8000a82:	011b      	lsls	r3, r3, #4
 8000a84:	4013      	ands	r3, r2
 8000a86:	d105      	bne.n	8000a94 <EXTI4_15_IRQHandler+0x1c>
		__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_13))
 8000a88:	4b0b      	ldr	r3, [pc, #44]	; (8000ab8 <EXTI4_15_IRQHandler+0x40>)
 8000a8a:	695a      	ldr	r2, [r3, #20]
 8000a8c:	2380      	movs	r3, #128	; 0x80
 8000a8e:	019b      	lsls	r3, r3, #6
 8000a90:	4013      	ands	r3, r2
	if (__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_11) ||
 8000a92:	d003      	beq.n	8000a9c <EXTI4_15_IRQHandler+0x24>
	{
		handleGPIO_Pin11_Interrupt();
 8000a94:	f000 f842 	bl	8000b1c <handleGPIO_Pin11_Interrupt>
		handleGPIO_Pin13_Interrupt();
 8000a98:	f000 f87e 	bl	8000b98 <handleGPIO_Pin13_Interrupt>
	}
  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8000a9c:	2380      	movs	r3, #128	; 0x80
 8000a9e:	011b      	lsls	r3, r3, #4
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f000 fc61 	bl	8001368 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000aa6:	2380      	movs	r3, #128	; 0x80
 8000aa8:	019b      	lsls	r3, r3, #6
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f000 fc5c 	bl	8001368 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000ab0:	46c0      	nop			; (mov r8, r8)
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	46c0      	nop			; (mov r8, r8)
 8000ab8:	40010400 	.word	0x40010400

08000abc <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ac0:	4b03      	ldr	r3, [pc, #12]	; (8000ad0 <TIM6_IRQHandler+0x14>)
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f001 fd64 	bl	8002590 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8000ac8:	46c0      	nop			; (mov r8, r8)
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	46c0      	nop			; (mov r8, r8)
 8000ad0:	2000013c 	.word	0x2000013c

08000ad4 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000ad8:	4b03      	ldr	r3, [pc, #12]	; (8000ae8 <TIM14_IRQHandler+0x14>)
 8000ada:	0018      	movs	r0, r3
 8000adc:	f001 fd58 	bl	8002590 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8000ae0:	46c0      	nop			; (mov r8, r8)
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	46c0      	nop			; (mov r8, r8)
 8000ae8:	200001fc 	.word	0x200001fc

08000aec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000af0:	4b03      	ldr	r3, [pc, #12]	; (8000b00 <USART1_IRQHandler+0x14>)
 8000af2:	0018      	movs	r0, r3
 8000af4:	f002 f804 	bl	8002b00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000af8:	46c0      	nop			; (mov r8, r8)
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	46c0      	nop			; (mov r8, r8)
 8000b00:	2000009c 	.word	0x2000009c

08000b04 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b08:	4b03      	ldr	r3, [pc, #12]	; (8000b18 <USART2_IRQHandler+0x14>)
 8000b0a:	0018      	movs	r0, r3
 8000b0c:	f001 fff8 	bl	8002b00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b10:	46c0      	nop			; (mov r8, r8)
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	46c0      	nop			; (mov r8, r8)
 8000b18:	2000017c 	.word	0x2000017c

08000b1c <handleGPIO_Pin11_Interrupt>:

/* USER CODE BEGIN 1 */

inline void handleGPIO_Pin11_Interrupt()
{
 8000b1c:	b590      	push	{r4, r7, lr}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
	//Use timer to handle debouncing
	if (__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_11))
 8000b22:	4b18      	ldr	r3, [pc, #96]	; (8000b84 <handleGPIO_Pin11_Interrupt+0x68>)
 8000b24:	695a      	ldr	r2, [r3, #20]
 8000b26:	2380      	movs	r3, #128	; 0x80
 8000b28:	011b      	lsls	r3, r3, #4
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	d026      	beq.n	8000b7c <handleGPIO_Pin11_Interrupt+0x60>
	{
		uint8_t pin11State = (uint8_t)HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11);
 8000b2e:	1dfc      	adds	r4, r7, #7
 8000b30:	2380      	movs	r3, #128	; 0x80
 8000b32:	011b      	lsls	r3, r3, #4
 8000b34:	4a14      	ldr	r2, [pc, #80]	; (8000b88 <handleGPIO_Pin11_Interrupt+0x6c>)
 8000b36:	0019      	movs	r1, r3
 8000b38:	0010      	movs	r0, r2
 8000b3a:	f000 fbbf 	bl	80012bc <HAL_GPIO_ReadPin>
 8000b3e:	0003      	movs	r3, r0
 8000b40:	7023      	strb	r3, [r4, #0]
		if (GPIO_PIN_SET == pin11State)
 8000b42:	1dfb      	adds	r3, r7, #7
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d107      	bne.n	8000b5a <handleGPIO_Pin11_Interrupt+0x3e>
		{
			//rising edge
			timeCounter = 0U;
 8000b4a:	4b10      	ldr	r3, [pc, #64]	; (8000b8c <handleGPIO_Pin11_Interrupt+0x70>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	801a      	strh	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim6);
 8000b50:	4b0f      	ldr	r3, [pc, #60]	; (8000b90 <handleGPIO_Pin11_Interrupt+0x74>)
 8000b52:	0018      	movs	r0, r3
 8000b54:	f001 fccf 	bl	80024f6 <HAL_TIM_Base_Start_IT>
				btnTrigger = true;
			}
			HAL_TIM_Base_Stop_IT(&htim6);
		}
	}
}
 8000b58:	e010      	b.n	8000b7c <handleGPIO_Pin11_Interrupt+0x60>
		else if (GPIO_PIN_RESET == pin11State)
 8000b5a:	1dfb      	adds	r3, r7, #7
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d10c      	bne.n	8000b7c <handleGPIO_Pin11_Interrupt+0x60>
			if (timeCounter > btnPressTimeThreshold)
 8000b62:	4b0a      	ldr	r3, [pc, #40]	; (8000b8c <handleGPIO_Pin11_Interrupt+0x70>)
 8000b64:	881b      	ldrh	r3, [r3, #0]
 8000b66:	b29b      	uxth	r3, r3
 8000b68:	220f      	movs	r2, #15
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d902      	bls.n	8000b74 <handleGPIO_Pin11_Interrupt+0x58>
				btnTrigger = true;
 8000b6e:	4b09      	ldr	r3, [pc, #36]	; (8000b94 <handleGPIO_Pin11_Interrupt+0x78>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim6);
 8000b74:	4b06      	ldr	r3, [pc, #24]	; (8000b90 <handleGPIO_Pin11_Interrupt+0x74>)
 8000b76:	0018      	movs	r0, r3
 8000b78:	f001 fce0 	bl	800253c <HAL_TIM_Base_Stop_IT>
}
 8000b7c:	46c0      	nop			; (mov r8, r8)
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	b003      	add	sp, #12
 8000b82:	bd90      	pop	{r4, r7, pc}
 8000b84:	40010400 	.word	0x40010400
 8000b88:	48000800 	.word	0x48000800
 8000b8c:	2000008c 	.word	0x2000008c
 8000b90:	2000013c 	.word	0x2000013c
 8000b94:	2000008e 	.word	0x2000008e

08000b98 <handleGPIO_Pin13_Interrupt>:

inline void handleGPIO_Pin13_Interrupt()
{
 8000b98:	b590      	push	{r4, r7, lr}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
	//Use timer to handle debouncing
	if (__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_13))
 8000b9e:	4b18      	ldr	r3, [pc, #96]	; (8000c00 <handleGPIO_Pin13_Interrupt+0x68>)
 8000ba0:	695a      	ldr	r2, [r3, #20]
 8000ba2:	2380      	movs	r3, #128	; 0x80
 8000ba4:	019b      	lsls	r3, r3, #6
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	d026      	beq.n	8000bf8 <handleGPIO_Pin13_Interrupt+0x60>
	{
		uint8_t pin13State = (uint8_t)HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8000baa:	1dfc      	adds	r4, r7, #7
 8000bac:	2380      	movs	r3, #128	; 0x80
 8000bae:	019b      	lsls	r3, r3, #6
 8000bb0:	4a14      	ldr	r2, [pc, #80]	; (8000c04 <handleGPIO_Pin13_Interrupt+0x6c>)
 8000bb2:	0019      	movs	r1, r3
 8000bb4:	0010      	movs	r0, r2
 8000bb6:	f000 fb81 	bl	80012bc <HAL_GPIO_ReadPin>
 8000bba:	0003      	movs	r3, r0
 8000bbc:	7023      	strb	r3, [r4, #0]
		if (GPIO_PIN_RESET == pin13State)
 8000bbe:	1dfb      	adds	r3, r7, #7
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d107      	bne.n	8000bd6 <handleGPIO_Pin13_Interrupt+0x3e>
		{
			//rising edge
			timeCounter = 0U;
 8000bc6:	4b10      	ldr	r3, [pc, #64]	; (8000c08 <handleGPIO_Pin13_Interrupt+0x70>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	801a      	strh	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim6);
 8000bcc:	4b0f      	ldr	r3, [pc, #60]	; (8000c0c <handleGPIO_Pin13_Interrupt+0x74>)
 8000bce:	0018      	movs	r0, r3
 8000bd0:	f001 fc91 	bl	80024f6 <HAL_TIM_Base_Start_IT>
				btnTrigger = true;
			}
			HAL_TIM_Base_Stop_IT(&htim6);
		}
	}
}
 8000bd4:	e010      	b.n	8000bf8 <handleGPIO_Pin13_Interrupt+0x60>
		else if (GPIO_PIN_SET == pin13State)
 8000bd6:	1dfb      	adds	r3, r7, #7
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d10c      	bne.n	8000bf8 <handleGPIO_Pin13_Interrupt+0x60>
			if (timeCounter > btnPressTimeThreshold)
 8000bde:	4b0a      	ldr	r3, [pc, #40]	; (8000c08 <handleGPIO_Pin13_Interrupt+0x70>)
 8000be0:	881b      	ldrh	r3, [r3, #0]
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	220f      	movs	r2, #15
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d902      	bls.n	8000bf0 <handleGPIO_Pin13_Interrupt+0x58>
				btnTrigger = true;
 8000bea:	4b09      	ldr	r3, [pc, #36]	; (8000c10 <handleGPIO_Pin13_Interrupt+0x78>)
 8000bec:	2201      	movs	r2, #1
 8000bee:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim6);
 8000bf0:	4b06      	ldr	r3, [pc, #24]	; (8000c0c <handleGPIO_Pin13_Interrupt+0x74>)
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	f001 fca2 	bl	800253c <HAL_TIM_Base_Stop_IT>
}
 8000bf8:	46c0      	nop			; (mov r8, r8)
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	b003      	add	sp, #12
 8000bfe:	bd90      	pop	{r4, r7, pc}
 8000c00:	40010400 	.word	0x40010400
 8000c04:	48000800 	.word	0x48000800
 8000c08:	2000008c 	.word	0x2000008c
 8000c0c:	2000013c 	.word	0x2000013c
 8000c10:	2000008e 	.word	0x2000008e

08000c14 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000c1c:	4b11      	ldr	r3, [pc, #68]	; (8000c64 <_sbrk+0x50>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d102      	bne.n	8000c2a <_sbrk+0x16>
		heap_end = &end;
 8000c24:	4b0f      	ldr	r3, [pc, #60]	; (8000c64 <_sbrk+0x50>)
 8000c26:	4a10      	ldr	r2, [pc, #64]	; (8000c68 <_sbrk+0x54>)
 8000c28:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000c2a:	4b0e      	ldr	r3, [pc, #56]	; (8000c64 <_sbrk+0x50>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000c30:	4b0c      	ldr	r3, [pc, #48]	; (8000c64 <_sbrk+0x50>)
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	18d3      	adds	r3, r2, r3
 8000c38:	466a      	mov	r2, sp
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d907      	bls.n	8000c4e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000c3e:	f002 fbe7 	bl	8003410 <__errno>
 8000c42:	0003      	movs	r3, r0
 8000c44:	220c      	movs	r2, #12
 8000c46:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	425b      	negs	r3, r3
 8000c4c:	e006      	b.n	8000c5c <_sbrk+0x48>
	}

	heap_end += incr;
 8000c4e:	4b05      	ldr	r3, [pc, #20]	; (8000c64 <_sbrk+0x50>)
 8000c50:	681a      	ldr	r2, [r3, #0]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	18d2      	adds	r2, r2, r3
 8000c56:	4b03      	ldr	r3, [pc, #12]	; (8000c64 <_sbrk+0x50>)
 8000c58:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
}
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	b004      	add	sp, #16
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	20000090 	.word	0x20000090
 8000c68:	20000248 	.word	0x20000248

08000c6c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000c70:	46c0      	nop			; (mov r8, r8)
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
	...

08000c78 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c78:	480d      	ldr	r0, [pc, #52]	; (8000cb0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c7a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c7c:	480d      	ldr	r0, [pc, #52]	; (8000cb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c7e:	490e      	ldr	r1, [pc, #56]	; (8000cb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c80:	4a0e      	ldr	r2, [pc, #56]	; (8000cbc <LoopForever+0xe>)
  movs r3, #0
 8000c82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c84:	e002      	b.n	8000c8c <LoopCopyDataInit>

08000c86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c8a:	3304      	adds	r3, #4

08000c8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c90:	d3f9      	bcc.n	8000c86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c92:	4a0b      	ldr	r2, [pc, #44]	; (8000cc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c94:	4c0b      	ldr	r4, [pc, #44]	; (8000cc4 <LoopForever+0x16>)
  movs r3, #0
 8000c96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c98:	e001      	b.n	8000c9e <LoopFillZerobss>

08000c9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c9c:	3204      	adds	r2, #4

08000c9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ca0:	d3fb      	bcc.n	8000c9a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000ca2:	f7ff ffe3 	bl	8000c6c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000ca6:	f002 fbb9 	bl	800341c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000caa:	f7ff fae9 	bl	8000280 <main>

08000cae <LoopForever>:

LoopForever:
    b LoopForever
 8000cae:	e7fe      	b.n	8000cae <LoopForever>
  ldr   r0, =_estack
 8000cb0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000cb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cb8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000cbc:	08003d50 	.word	0x08003d50
  ldr r2, =_sbss
 8000cc0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000cc4:	20000244 	.word	0x20000244

08000cc8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cc8:	e7fe      	b.n	8000cc8 <ADC1_IRQHandler>
	...

08000ccc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd0:	4b07      	ldr	r3, [pc, #28]	; (8000cf0 <HAL_Init+0x24>)
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	4b06      	ldr	r3, [pc, #24]	; (8000cf0 <HAL_Init+0x24>)
 8000cd6:	2110      	movs	r1, #16
 8000cd8:	430a      	orrs	r2, r1
 8000cda:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000cdc:	2000      	movs	r0, #0
 8000cde:	f000 f809 	bl	8000cf4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ce2:	f7ff fd97 	bl	8000814 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ce6:	2300      	movs	r3, #0
}
 8000ce8:	0018      	movs	r0, r3
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	40022000 	.word	0x40022000

08000cf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cf4:	b590      	push	{r4, r7, lr}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cfc:	4b14      	ldr	r3, [pc, #80]	; (8000d50 <HAL_InitTick+0x5c>)
 8000cfe:	681c      	ldr	r4, [r3, #0]
 8000d00:	4b14      	ldr	r3, [pc, #80]	; (8000d54 <HAL_InitTick+0x60>)
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	0019      	movs	r1, r3
 8000d06:	23fa      	movs	r3, #250	; 0xfa
 8000d08:	0098      	lsls	r0, r3, #2
 8000d0a:	f7ff fa05 	bl	8000118 <__udivsi3>
 8000d0e:	0003      	movs	r3, r0
 8000d10:	0019      	movs	r1, r3
 8000d12:	0020      	movs	r0, r4
 8000d14:	f7ff fa00 	bl	8000118 <__udivsi3>
 8000d18:	0003      	movs	r3, r0
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	f000 f90b 	bl	8000f36 <HAL_SYSTICK_Config>
 8000d20:	1e03      	subs	r3, r0, #0
 8000d22:	d001      	beq.n	8000d28 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000d24:	2301      	movs	r3, #1
 8000d26:	e00f      	b.n	8000d48 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2b03      	cmp	r3, #3
 8000d2c:	d80b      	bhi.n	8000d46 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d2e:	6879      	ldr	r1, [r7, #4]
 8000d30:	2301      	movs	r3, #1
 8000d32:	425b      	negs	r3, r3
 8000d34:	2200      	movs	r2, #0
 8000d36:	0018      	movs	r0, r3
 8000d38:	f000 f8d8 	bl	8000eec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d3c:	4b06      	ldr	r3, [pc, #24]	; (8000d58 <HAL_InitTick+0x64>)
 8000d3e:	687a      	ldr	r2, [r7, #4]
 8000d40:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000d42:	2300      	movs	r3, #0
 8000d44:	e000      	b.n	8000d48 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000d46:	2301      	movs	r3, #1
}
 8000d48:	0018      	movs	r0, r3
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	b003      	add	sp, #12
 8000d4e:	bd90      	pop	{r4, r7, pc}
 8000d50:	20000000 	.word	0x20000000
 8000d54:	20000008 	.word	0x20000008
 8000d58:	20000004 	.word	0x20000004

08000d5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d60:	4b05      	ldr	r3, [pc, #20]	; (8000d78 <HAL_IncTick+0x1c>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	001a      	movs	r2, r3
 8000d66:	4b05      	ldr	r3, [pc, #20]	; (8000d7c <HAL_IncTick+0x20>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	18d2      	adds	r2, r2, r3
 8000d6c:	4b03      	ldr	r3, [pc, #12]	; (8000d7c <HAL_IncTick+0x20>)
 8000d6e:	601a      	str	r2, [r3, #0]
}
 8000d70:	46c0      	nop			; (mov r8, r8)
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	46c0      	nop			; (mov r8, r8)
 8000d78:	20000008 	.word	0x20000008
 8000d7c:	2000023c 	.word	0x2000023c

08000d80 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  return uwTick;
 8000d84:	4b02      	ldr	r3, [pc, #8]	; (8000d90 <HAL_GetTick+0x10>)
 8000d86:	681b      	ldr	r3, [r3, #0]
}
 8000d88:	0018      	movs	r0, r3
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	46c0      	nop			; (mov r8, r8)
 8000d90:	2000023c 	.word	0x2000023c

08000d94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	0002      	movs	r2, r0
 8000d9c:	1dfb      	adds	r3, r7, #7
 8000d9e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000da0:	1dfb      	adds	r3, r7, #7
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	2b7f      	cmp	r3, #127	; 0x7f
 8000da6:	d809      	bhi.n	8000dbc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000da8:	1dfb      	adds	r3, r7, #7
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	001a      	movs	r2, r3
 8000dae:	231f      	movs	r3, #31
 8000db0:	401a      	ands	r2, r3
 8000db2:	4b04      	ldr	r3, [pc, #16]	; (8000dc4 <__NVIC_EnableIRQ+0x30>)
 8000db4:	2101      	movs	r1, #1
 8000db6:	4091      	lsls	r1, r2
 8000db8:	000a      	movs	r2, r1
 8000dba:	601a      	str	r2, [r3, #0]
  }
}
 8000dbc:	46c0      	nop			; (mov r8, r8)
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	b002      	add	sp, #8
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	e000e100 	.word	0xe000e100

08000dc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dc8:	b590      	push	{r4, r7, lr}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	0002      	movs	r2, r0
 8000dd0:	6039      	str	r1, [r7, #0]
 8000dd2:	1dfb      	adds	r3, r7, #7
 8000dd4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000dd6:	1dfb      	adds	r3, r7, #7
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	2b7f      	cmp	r3, #127	; 0x7f
 8000ddc:	d828      	bhi.n	8000e30 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dde:	4a2f      	ldr	r2, [pc, #188]	; (8000e9c <__NVIC_SetPriority+0xd4>)
 8000de0:	1dfb      	adds	r3, r7, #7
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	b25b      	sxtb	r3, r3
 8000de6:	089b      	lsrs	r3, r3, #2
 8000de8:	33c0      	adds	r3, #192	; 0xc0
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	589b      	ldr	r3, [r3, r2]
 8000dee:	1dfa      	adds	r2, r7, #7
 8000df0:	7812      	ldrb	r2, [r2, #0]
 8000df2:	0011      	movs	r1, r2
 8000df4:	2203      	movs	r2, #3
 8000df6:	400a      	ands	r2, r1
 8000df8:	00d2      	lsls	r2, r2, #3
 8000dfa:	21ff      	movs	r1, #255	; 0xff
 8000dfc:	4091      	lsls	r1, r2
 8000dfe:	000a      	movs	r2, r1
 8000e00:	43d2      	mvns	r2, r2
 8000e02:	401a      	ands	r2, r3
 8000e04:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	019b      	lsls	r3, r3, #6
 8000e0a:	22ff      	movs	r2, #255	; 0xff
 8000e0c:	401a      	ands	r2, r3
 8000e0e:	1dfb      	adds	r3, r7, #7
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	0018      	movs	r0, r3
 8000e14:	2303      	movs	r3, #3
 8000e16:	4003      	ands	r3, r0
 8000e18:	00db      	lsls	r3, r3, #3
 8000e1a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e1c:	481f      	ldr	r0, [pc, #124]	; (8000e9c <__NVIC_SetPriority+0xd4>)
 8000e1e:	1dfb      	adds	r3, r7, #7
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	b25b      	sxtb	r3, r3
 8000e24:	089b      	lsrs	r3, r3, #2
 8000e26:	430a      	orrs	r2, r1
 8000e28:	33c0      	adds	r3, #192	; 0xc0
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000e2e:	e031      	b.n	8000e94 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e30:	4a1b      	ldr	r2, [pc, #108]	; (8000ea0 <__NVIC_SetPriority+0xd8>)
 8000e32:	1dfb      	adds	r3, r7, #7
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	0019      	movs	r1, r3
 8000e38:	230f      	movs	r3, #15
 8000e3a:	400b      	ands	r3, r1
 8000e3c:	3b08      	subs	r3, #8
 8000e3e:	089b      	lsrs	r3, r3, #2
 8000e40:	3306      	adds	r3, #6
 8000e42:	009b      	lsls	r3, r3, #2
 8000e44:	18d3      	adds	r3, r2, r3
 8000e46:	3304      	adds	r3, #4
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	1dfa      	adds	r2, r7, #7
 8000e4c:	7812      	ldrb	r2, [r2, #0]
 8000e4e:	0011      	movs	r1, r2
 8000e50:	2203      	movs	r2, #3
 8000e52:	400a      	ands	r2, r1
 8000e54:	00d2      	lsls	r2, r2, #3
 8000e56:	21ff      	movs	r1, #255	; 0xff
 8000e58:	4091      	lsls	r1, r2
 8000e5a:	000a      	movs	r2, r1
 8000e5c:	43d2      	mvns	r2, r2
 8000e5e:	401a      	ands	r2, r3
 8000e60:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	019b      	lsls	r3, r3, #6
 8000e66:	22ff      	movs	r2, #255	; 0xff
 8000e68:	401a      	ands	r2, r3
 8000e6a:	1dfb      	adds	r3, r7, #7
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	0018      	movs	r0, r3
 8000e70:	2303      	movs	r3, #3
 8000e72:	4003      	ands	r3, r0
 8000e74:	00db      	lsls	r3, r3, #3
 8000e76:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e78:	4809      	ldr	r0, [pc, #36]	; (8000ea0 <__NVIC_SetPriority+0xd8>)
 8000e7a:	1dfb      	adds	r3, r7, #7
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	001c      	movs	r4, r3
 8000e80:	230f      	movs	r3, #15
 8000e82:	4023      	ands	r3, r4
 8000e84:	3b08      	subs	r3, #8
 8000e86:	089b      	lsrs	r3, r3, #2
 8000e88:	430a      	orrs	r2, r1
 8000e8a:	3306      	adds	r3, #6
 8000e8c:	009b      	lsls	r3, r3, #2
 8000e8e:	18c3      	adds	r3, r0, r3
 8000e90:	3304      	adds	r3, #4
 8000e92:	601a      	str	r2, [r3, #0]
}
 8000e94:	46c0      	nop			; (mov r8, r8)
 8000e96:	46bd      	mov	sp, r7
 8000e98:	b003      	add	sp, #12
 8000e9a:	bd90      	pop	{r4, r7, pc}
 8000e9c:	e000e100 	.word	0xe000e100
 8000ea0:	e000ed00 	.word	0xe000ed00

08000ea4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	3b01      	subs	r3, #1
 8000eb0:	4a0c      	ldr	r2, [pc, #48]	; (8000ee4 <SysTick_Config+0x40>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d901      	bls.n	8000eba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e010      	b.n	8000edc <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eba:	4b0b      	ldr	r3, [pc, #44]	; (8000ee8 <SysTick_Config+0x44>)
 8000ebc:	687a      	ldr	r2, [r7, #4]
 8000ebe:	3a01      	subs	r2, #1
 8000ec0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	425b      	negs	r3, r3
 8000ec6:	2103      	movs	r1, #3
 8000ec8:	0018      	movs	r0, r3
 8000eca:	f7ff ff7d 	bl	8000dc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ece:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <SysTick_Config+0x44>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ed4:	4b04      	ldr	r3, [pc, #16]	; (8000ee8 <SysTick_Config+0x44>)
 8000ed6:	2207      	movs	r2, #7
 8000ed8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000eda:	2300      	movs	r3, #0
}
 8000edc:	0018      	movs	r0, r3
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	b002      	add	sp, #8
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	00ffffff 	.word	0x00ffffff
 8000ee8:	e000e010 	.word	0xe000e010

08000eec <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60b9      	str	r1, [r7, #8]
 8000ef4:	607a      	str	r2, [r7, #4]
 8000ef6:	210f      	movs	r1, #15
 8000ef8:	187b      	adds	r3, r7, r1
 8000efa:	1c02      	adds	r2, r0, #0
 8000efc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000efe:	68ba      	ldr	r2, [r7, #8]
 8000f00:	187b      	adds	r3, r7, r1
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	b25b      	sxtb	r3, r3
 8000f06:	0011      	movs	r1, r2
 8000f08:	0018      	movs	r0, r3
 8000f0a:	f7ff ff5d 	bl	8000dc8 <__NVIC_SetPriority>
}
 8000f0e:	46c0      	nop			; (mov r8, r8)
 8000f10:	46bd      	mov	sp, r7
 8000f12:	b004      	add	sp, #16
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b082      	sub	sp, #8
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	0002      	movs	r2, r0
 8000f1e:	1dfb      	adds	r3, r7, #7
 8000f20:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f22:	1dfb      	adds	r3, r7, #7
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	b25b      	sxtb	r3, r3
 8000f28:	0018      	movs	r0, r3
 8000f2a:	f7ff ff33 	bl	8000d94 <__NVIC_EnableIRQ>
}
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	46bd      	mov	sp, r7
 8000f32:	b002      	add	sp, #8
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f36:	b580      	push	{r7, lr}
 8000f38:	b082      	sub	sp, #8
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	0018      	movs	r0, r3
 8000f42:	f7ff ffaf 	bl	8000ea4 <SysTick_Config>
 8000f46:	0003      	movs	r3, r0
}
 8000f48:	0018      	movs	r0, r3
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	b002      	add	sp, #8
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f58:	230f      	movs	r3, #15
 8000f5a:	18fb      	adds	r3, r7, r3
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2221      	movs	r2, #33	; 0x21
 8000f64:	5c9b      	ldrb	r3, [r3, r2]
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	d007      	beq.n	8000f7c <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2204      	movs	r2, #4
 8000f70:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000f72:	230f      	movs	r3, #15
 8000f74:	18fb      	adds	r3, r7, r3
 8000f76:	2201      	movs	r2, #1
 8000f78:	701a      	strb	r2, [r3, #0]
 8000f7a:	e028      	b.n	8000fce <HAL_DMA_Abort_IT+0x7e>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	210e      	movs	r1, #14
 8000f88:	438a      	bics	r2, r1
 8000f8a:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	2101      	movs	r1, #1
 8000f98:	438a      	bics	r2, r1
 8000f9a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fa4:	2101      	movs	r1, #1
 8000fa6:	4091      	lsls	r1, r2
 8000fa8:	000a      	movs	r2, r1
 8000faa:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2221      	movs	r2, #33	; 0x21
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2220      	movs	r2, #32
 8000fb8:	2100      	movs	r1, #0
 8000fba:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d004      	beq.n	8000fce <HAL_DMA_Abort_IT+0x7e>
    {
      hdma->XferAbortCallback(hdma);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fc8:	687a      	ldr	r2, [r7, #4]
 8000fca:	0010      	movs	r0, r2
 8000fcc:	4798      	blx	r3
    } 
  }
  return status;
 8000fce:	230f      	movs	r3, #15
 8000fd0:	18fb      	adds	r3, r7, r3
 8000fd2:	781b      	ldrb	r3, [r3, #0]
}
 8000fd4:	0018      	movs	r0, r3
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	b004      	add	sp, #16
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fea:	e14f      	b.n	800128c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2101      	movs	r1, #1
 8000ff2:	697a      	ldr	r2, [r7, #20]
 8000ff4:	4091      	lsls	r1, r2
 8000ff6:	000a      	movs	r2, r1
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d100      	bne.n	8001004 <HAL_GPIO_Init+0x28>
 8001002:	e140      	b.n	8001286 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	2b01      	cmp	r3, #1
 800100a:	d00b      	beq.n	8001024 <HAL_GPIO_Init+0x48>
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	2b02      	cmp	r3, #2
 8001012:	d007      	beq.n	8001024 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001018:	2b11      	cmp	r3, #17
 800101a:	d003      	beq.n	8001024 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	2b12      	cmp	r3, #18
 8001022:	d130      	bne.n	8001086 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	689b      	ldr	r3, [r3, #8]
 8001028:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	2203      	movs	r2, #3
 8001030:	409a      	lsls	r2, r3
 8001032:	0013      	movs	r3, r2
 8001034:	43da      	mvns	r2, r3
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	4013      	ands	r3, r2
 800103a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	68da      	ldr	r2, [r3, #12]
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	409a      	lsls	r2, r3
 8001046:	0013      	movs	r3, r2
 8001048:	693a      	ldr	r2, [r7, #16]
 800104a:	4313      	orrs	r3, r2
 800104c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	693a      	ldr	r2, [r7, #16]
 8001052:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800105a:	2201      	movs	r2, #1
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	409a      	lsls	r2, r3
 8001060:	0013      	movs	r3, r2
 8001062:	43da      	mvns	r2, r3
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	4013      	ands	r3, r2
 8001068:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	091b      	lsrs	r3, r3, #4
 8001070:	2201      	movs	r2, #1
 8001072:	401a      	ands	r2, r3
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	409a      	lsls	r2, r3
 8001078:	0013      	movs	r3, r2
 800107a:	693a      	ldr	r2, [r7, #16]
 800107c:	4313      	orrs	r3, r2
 800107e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	68db      	ldr	r3, [r3, #12]
 800108a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	2203      	movs	r2, #3
 8001092:	409a      	lsls	r2, r3
 8001094:	0013      	movs	r3, r2
 8001096:	43da      	mvns	r2, r3
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	4013      	ands	r3, r2
 800109c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	689a      	ldr	r2, [r3, #8]
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	409a      	lsls	r2, r3
 80010a8:	0013      	movs	r3, r2
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	693a      	ldr	r2, [r7, #16]
 80010b4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	2b02      	cmp	r3, #2
 80010bc:	d003      	beq.n	80010c6 <HAL_GPIO_Init+0xea>
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	2b12      	cmp	r3, #18
 80010c4:	d123      	bne.n	800110e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	08da      	lsrs	r2, r3, #3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	3208      	adds	r2, #8
 80010ce:	0092      	lsls	r2, r2, #2
 80010d0:	58d3      	ldr	r3, [r2, r3]
 80010d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	2207      	movs	r2, #7
 80010d8:	4013      	ands	r3, r2
 80010da:	009b      	lsls	r3, r3, #2
 80010dc:	220f      	movs	r2, #15
 80010de:	409a      	lsls	r2, r3
 80010e0:	0013      	movs	r3, r2
 80010e2:	43da      	mvns	r2, r3
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	4013      	ands	r3, r2
 80010e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	691a      	ldr	r2, [r3, #16]
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	2107      	movs	r1, #7
 80010f2:	400b      	ands	r3, r1
 80010f4:	009b      	lsls	r3, r3, #2
 80010f6:	409a      	lsls	r2, r3
 80010f8:	0013      	movs	r3, r2
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	4313      	orrs	r3, r2
 80010fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	08da      	lsrs	r2, r3, #3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	3208      	adds	r2, #8
 8001108:	0092      	lsls	r2, r2, #2
 800110a:	6939      	ldr	r1, [r7, #16]
 800110c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	2203      	movs	r2, #3
 800111a:	409a      	lsls	r2, r3
 800111c:	0013      	movs	r3, r2
 800111e:	43da      	mvns	r2, r3
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	4013      	ands	r3, r2
 8001124:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	2203      	movs	r2, #3
 800112c:	401a      	ands	r2, r3
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	409a      	lsls	r2, r3
 8001134:	0013      	movs	r3, r2
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	4313      	orrs	r3, r2
 800113a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685a      	ldr	r2, [r3, #4]
 8001146:	2380      	movs	r3, #128	; 0x80
 8001148:	055b      	lsls	r3, r3, #21
 800114a:	4013      	ands	r3, r2
 800114c:	d100      	bne.n	8001150 <HAL_GPIO_Init+0x174>
 800114e:	e09a      	b.n	8001286 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001150:	4b54      	ldr	r3, [pc, #336]	; (80012a4 <HAL_GPIO_Init+0x2c8>)
 8001152:	699a      	ldr	r2, [r3, #24]
 8001154:	4b53      	ldr	r3, [pc, #332]	; (80012a4 <HAL_GPIO_Init+0x2c8>)
 8001156:	2101      	movs	r1, #1
 8001158:	430a      	orrs	r2, r1
 800115a:	619a      	str	r2, [r3, #24]
 800115c:	4b51      	ldr	r3, [pc, #324]	; (80012a4 <HAL_GPIO_Init+0x2c8>)
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	2201      	movs	r2, #1
 8001162:	4013      	ands	r3, r2
 8001164:	60bb      	str	r3, [r7, #8]
 8001166:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001168:	4a4f      	ldr	r2, [pc, #316]	; (80012a8 <HAL_GPIO_Init+0x2cc>)
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	089b      	lsrs	r3, r3, #2
 800116e:	3302      	adds	r3, #2
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	589b      	ldr	r3, [r3, r2]
 8001174:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	2203      	movs	r2, #3
 800117a:	4013      	ands	r3, r2
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	220f      	movs	r2, #15
 8001180:	409a      	lsls	r2, r3
 8001182:	0013      	movs	r3, r2
 8001184:	43da      	mvns	r2, r3
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	4013      	ands	r3, r2
 800118a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800118c:	687a      	ldr	r2, [r7, #4]
 800118e:	2390      	movs	r3, #144	; 0x90
 8001190:	05db      	lsls	r3, r3, #23
 8001192:	429a      	cmp	r2, r3
 8001194:	d013      	beq.n	80011be <HAL_GPIO_Init+0x1e2>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a44      	ldr	r2, [pc, #272]	; (80012ac <HAL_GPIO_Init+0x2d0>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d00d      	beq.n	80011ba <HAL_GPIO_Init+0x1de>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4a43      	ldr	r2, [pc, #268]	; (80012b0 <HAL_GPIO_Init+0x2d4>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d007      	beq.n	80011b6 <HAL_GPIO_Init+0x1da>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4a42      	ldr	r2, [pc, #264]	; (80012b4 <HAL_GPIO_Init+0x2d8>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d101      	bne.n	80011b2 <HAL_GPIO_Init+0x1d6>
 80011ae:	2303      	movs	r3, #3
 80011b0:	e006      	b.n	80011c0 <HAL_GPIO_Init+0x1e4>
 80011b2:	2305      	movs	r3, #5
 80011b4:	e004      	b.n	80011c0 <HAL_GPIO_Init+0x1e4>
 80011b6:	2302      	movs	r3, #2
 80011b8:	e002      	b.n	80011c0 <HAL_GPIO_Init+0x1e4>
 80011ba:	2301      	movs	r3, #1
 80011bc:	e000      	b.n	80011c0 <HAL_GPIO_Init+0x1e4>
 80011be:	2300      	movs	r3, #0
 80011c0:	697a      	ldr	r2, [r7, #20]
 80011c2:	2103      	movs	r1, #3
 80011c4:	400a      	ands	r2, r1
 80011c6:	0092      	lsls	r2, r2, #2
 80011c8:	4093      	lsls	r3, r2
 80011ca:	693a      	ldr	r2, [r7, #16]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80011d0:	4935      	ldr	r1, [pc, #212]	; (80012a8 <HAL_GPIO_Init+0x2cc>)
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	089b      	lsrs	r3, r3, #2
 80011d6:	3302      	adds	r3, #2
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011de:	4b36      	ldr	r3, [pc, #216]	; (80012b8 <HAL_GPIO_Init+0x2dc>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	43da      	mvns	r2, r3
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	4013      	ands	r3, r2
 80011ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685a      	ldr	r2, [r3, #4]
 80011f2:	2380      	movs	r3, #128	; 0x80
 80011f4:	025b      	lsls	r3, r3, #9
 80011f6:	4013      	ands	r3, r2
 80011f8:	d003      	beq.n	8001202 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	4313      	orrs	r3, r2
 8001200:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001202:	4b2d      	ldr	r3, [pc, #180]	; (80012b8 <HAL_GPIO_Init+0x2dc>)
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001208:	4b2b      	ldr	r3, [pc, #172]	; (80012b8 <HAL_GPIO_Init+0x2dc>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	43da      	mvns	r2, r3
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	4013      	ands	r3, r2
 8001216:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685a      	ldr	r2, [r3, #4]
 800121c:	2380      	movs	r3, #128	; 0x80
 800121e:	029b      	lsls	r3, r3, #10
 8001220:	4013      	ands	r3, r2
 8001222:	d003      	beq.n	800122c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001224:	693a      	ldr	r2, [r7, #16]
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	4313      	orrs	r3, r2
 800122a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800122c:	4b22      	ldr	r3, [pc, #136]	; (80012b8 <HAL_GPIO_Init+0x2dc>)
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001232:	4b21      	ldr	r3, [pc, #132]	; (80012b8 <HAL_GPIO_Init+0x2dc>)
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	43da      	mvns	r2, r3
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	4013      	ands	r3, r2
 8001240:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	685a      	ldr	r2, [r3, #4]
 8001246:	2380      	movs	r3, #128	; 0x80
 8001248:	035b      	lsls	r3, r3, #13
 800124a:	4013      	ands	r3, r2
 800124c:	d003      	beq.n	8001256 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	4313      	orrs	r3, r2
 8001254:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001256:	4b18      	ldr	r3, [pc, #96]	; (80012b8 <HAL_GPIO_Init+0x2dc>)
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800125c:	4b16      	ldr	r3, [pc, #88]	; (80012b8 <HAL_GPIO_Init+0x2dc>)
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	43da      	mvns	r2, r3
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	4013      	ands	r3, r2
 800126a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685a      	ldr	r2, [r3, #4]
 8001270:	2380      	movs	r3, #128	; 0x80
 8001272:	039b      	lsls	r3, r3, #14
 8001274:	4013      	ands	r3, r2
 8001276:	d003      	beq.n	8001280 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001278:	693a      	ldr	r2, [r7, #16]
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	4313      	orrs	r3, r2
 800127e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001280:	4b0d      	ldr	r3, [pc, #52]	; (80012b8 <HAL_GPIO_Init+0x2dc>)
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	3301      	adds	r3, #1
 800128a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	40da      	lsrs	r2, r3
 8001294:	1e13      	subs	r3, r2, #0
 8001296:	d000      	beq.n	800129a <HAL_GPIO_Init+0x2be>
 8001298:	e6a8      	b.n	8000fec <HAL_GPIO_Init+0x10>
  } 
}
 800129a:	46c0      	nop			; (mov r8, r8)
 800129c:	46bd      	mov	sp, r7
 800129e:	b006      	add	sp, #24
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	46c0      	nop			; (mov r8, r8)
 80012a4:	40021000 	.word	0x40021000
 80012a8:	40010000 	.word	0x40010000
 80012ac:	48000400 	.word	0x48000400
 80012b0:	48000800 	.word	0x48000800
 80012b4:	48000c00 	.word	0x48000c00
 80012b8:	40010400 	.word	0x40010400

080012bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	000a      	movs	r2, r1
 80012c6:	1cbb      	adds	r3, r7, #2
 80012c8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	691b      	ldr	r3, [r3, #16]
 80012ce:	1cba      	adds	r2, r7, #2
 80012d0:	8812      	ldrh	r2, [r2, #0]
 80012d2:	4013      	ands	r3, r2
 80012d4:	d004      	beq.n	80012e0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80012d6:	230f      	movs	r3, #15
 80012d8:	18fb      	adds	r3, r7, r3
 80012da:	2201      	movs	r2, #1
 80012dc:	701a      	strb	r2, [r3, #0]
 80012de:	e003      	b.n	80012e8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80012e0:	230f      	movs	r3, #15
 80012e2:	18fb      	adds	r3, r7, r3
 80012e4:	2200      	movs	r2, #0
 80012e6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80012e8:	230f      	movs	r3, #15
 80012ea:	18fb      	adds	r3, r7, r3
 80012ec:	781b      	ldrb	r3, [r3, #0]
  }
 80012ee:	0018      	movs	r0, r3
 80012f0:	46bd      	mov	sp, r7
 80012f2:	b004      	add	sp, #16
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b082      	sub	sp, #8
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
 80012fe:	0008      	movs	r0, r1
 8001300:	0011      	movs	r1, r2
 8001302:	1cbb      	adds	r3, r7, #2
 8001304:	1c02      	adds	r2, r0, #0
 8001306:	801a      	strh	r2, [r3, #0]
 8001308:	1c7b      	adds	r3, r7, #1
 800130a:	1c0a      	adds	r2, r1, #0
 800130c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800130e:	1c7b      	adds	r3, r7, #1
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d004      	beq.n	8001320 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001316:	1cbb      	adds	r3, r7, #2
 8001318:	881a      	ldrh	r2, [r3, #0]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800131e:	e003      	b.n	8001328 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001320:	1cbb      	adds	r3, r7, #2
 8001322:	881a      	ldrh	r2, [r3, #0]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001328:	46c0      	nop			; (mov r8, r8)
 800132a:	46bd      	mov	sp, r7
 800132c:	b002      	add	sp, #8
 800132e:	bd80      	pop	{r7, pc}

08001330 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	000a      	movs	r2, r1
 800133a:	1cbb      	adds	r3, r7, #2
 800133c:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	695b      	ldr	r3, [r3, #20]
 8001342:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001344:	1cbb      	adds	r3, r7, #2
 8001346:	881b      	ldrh	r3, [r3, #0]
 8001348:	68fa      	ldr	r2, [r7, #12]
 800134a:	4013      	ands	r3, r2
 800134c:	041a      	lsls	r2, r3, #16
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	43db      	mvns	r3, r3
 8001352:	1cb9      	adds	r1, r7, #2
 8001354:	8809      	ldrh	r1, [r1, #0]
 8001356:	400b      	ands	r3, r1
 8001358:	431a      	orrs	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	619a      	str	r2, [r3, #24]
}
 800135e:	46c0      	nop			; (mov r8, r8)
 8001360:	46bd      	mov	sp, r7
 8001362:	b004      	add	sp, #16
 8001364:	bd80      	pop	{r7, pc}
	...

08001368 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	0002      	movs	r2, r0
 8001370:	1dbb      	adds	r3, r7, #6
 8001372:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001374:	4b09      	ldr	r3, [pc, #36]	; (800139c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001376:	695b      	ldr	r3, [r3, #20]
 8001378:	1dba      	adds	r2, r7, #6
 800137a:	8812      	ldrh	r2, [r2, #0]
 800137c:	4013      	ands	r3, r2
 800137e:	d008      	beq.n	8001392 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001380:	4b06      	ldr	r3, [pc, #24]	; (800139c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001382:	1dba      	adds	r2, r7, #6
 8001384:	8812      	ldrh	r2, [r2, #0]
 8001386:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001388:	1dbb      	adds	r3, r7, #6
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	0018      	movs	r0, r3
 800138e:	f000 f807 	bl	80013a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001392:	46c0      	nop			; (mov r8, r8)
 8001394:	46bd      	mov	sp, r7
 8001396:	b002      	add	sp, #8
 8001398:	bd80      	pop	{r7, pc}
 800139a:	46c0      	nop			; (mov r8, r8)
 800139c:	40010400 	.word	0x40010400

080013a0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	0002      	movs	r2, r0
 80013a8:	1dbb      	adds	r3, r7, #6
 80013aa:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 80013ac:	46c0      	nop			; (mov r8, r8)
 80013ae:	46bd      	mov	sp, r7
 80013b0:	b002      	add	sp, #8
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b088      	sub	sp, #32
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d101      	bne.n	80013c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e303      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2201      	movs	r2, #1
 80013cc:	4013      	ands	r3, r2
 80013ce:	d100      	bne.n	80013d2 <HAL_RCC_OscConfig+0x1e>
 80013d0:	e08d      	b.n	80014ee <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80013d2:	4bc4      	ldr	r3, [pc, #784]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	220c      	movs	r2, #12
 80013d8:	4013      	ands	r3, r2
 80013da:	2b04      	cmp	r3, #4
 80013dc:	d00e      	beq.n	80013fc <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013de:	4bc1      	ldr	r3, [pc, #772]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	220c      	movs	r2, #12
 80013e4:	4013      	ands	r3, r2
 80013e6:	2b08      	cmp	r3, #8
 80013e8:	d116      	bne.n	8001418 <HAL_RCC_OscConfig+0x64>
 80013ea:	4bbe      	ldr	r3, [pc, #760]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 80013ec:	685a      	ldr	r2, [r3, #4]
 80013ee:	2380      	movs	r3, #128	; 0x80
 80013f0:	025b      	lsls	r3, r3, #9
 80013f2:	401a      	ands	r2, r3
 80013f4:	2380      	movs	r3, #128	; 0x80
 80013f6:	025b      	lsls	r3, r3, #9
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d10d      	bne.n	8001418 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013fc:	4bb9      	ldr	r3, [pc, #740]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	2380      	movs	r3, #128	; 0x80
 8001402:	029b      	lsls	r3, r3, #10
 8001404:	4013      	ands	r3, r2
 8001406:	d100      	bne.n	800140a <HAL_RCC_OscConfig+0x56>
 8001408:	e070      	b.n	80014ec <HAL_RCC_OscConfig+0x138>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d000      	beq.n	8001414 <HAL_RCC_OscConfig+0x60>
 8001412:	e06b      	b.n	80014ec <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e2da      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d107      	bne.n	8001430 <HAL_RCC_OscConfig+0x7c>
 8001420:	4bb0      	ldr	r3, [pc, #704]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	4baf      	ldr	r3, [pc, #700]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 8001426:	2180      	movs	r1, #128	; 0x80
 8001428:	0249      	lsls	r1, r1, #9
 800142a:	430a      	orrs	r2, r1
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	e02f      	b.n	8001490 <HAL_RCC_OscConfig+0xdc>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d10c      	bne.n	8001452 <HAL_RCC_OscConfig+0x9e>
 8001438:	4baa      	ldr	r3, [pc, #680]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	4ba9      	ldr	r3, [pc, #676]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800143e:	49aa      	ldr	r1, [pc, #680]	; (80016e8 <HAL_RCC_OscConfig+0x334>)
 8001440:	400a      	ands	r2, r1
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	4ba7      	ldr	r3, [pc, #668]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	4ba6      	ldr	r3, [pc, #664]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800144a:	49a8      	ldr	r1, [pc, #672]	; (80016ec <HAL_RCC_OscConfig+0x338>)
 800144c:	400a      	ands	r2, r1
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	e01e      	b.n	8001490 <HAL_RCC_OscConfig+0xdc>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	2b05      	cmp	r3, #5
 8001458:	d10e      	bne.n	8001478 <HAL_RCC_OscConfig+0xc4>
 800145a:	4ba2      	ldr	r3, [pc, #648]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	4ba1      	ldr	r3, [pc, #644]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 8001460:	2180      	movs	r1, #128	; 0x80
 8001462:	02c9      	lsls	r1, r1, #11
 8001464:	430a      	orrs	r2, r1
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	4b9e      	ldr	r3, [pc, #632]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	4b9d      	ldr	r3, [pc, #628]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800146e:	2180      	movs	r1, #128	; 0x80
 8001470:	0249      	lsls	r1, r1, #9
 8001472:	430a      	orrs	r2, r1
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	e00b      	b.n	8001490 <HAL_RCC_OscConfig+0xdc>
 8001478:	4b9a      	ldr	r3, [pc, #616]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	4b99      	ldr	r3, [pc, #612]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800147e:	499a      	ldr	r1, [pc, #616]	; (80016e8 <HAL_RCC_OscConfig+0x334>)
 8001480:	400a      	ands	r2, r1
 8001482:	601a      	str	r2, [r3, #0]
 8001484:	4b97      	ldr	r3, [pc, #604]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	4b96      	ldr	r3, [pc, #600]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800148a:	4998      	ldr	r1, [pc, #608]	; (80016ec <HAL_RCC_OscConfig+0x338>)
 800148c:	400a      	ands	r2, r1
 800148e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d014      	beq.n	80014c2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001498:	f7ff fc72 	bl	8000d80 <HAL_GetTick>
 800149c:	0003      	movs	r3, r0
 800149e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014a0:	e008      	b.n	80014b4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014a2:	f7ff fc6d 	bl	8000d80 <HAL_GetTick>
 80014a6:	0002      	movs	r2, r0
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	2b64      	cmp	r3, #100	; 0x64
 80014ae:	d901      	bls.n	80014b4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80014b0:	2303      	movs	r3, #3
 80014b2:	e28c      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014b4:	4b8b      	ldr	r3, [pc, #556]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	2380      	movs	r3, #128	; 0x80
 80014ba:	029b      	lsls	r3, r3, #10
 80014bc:	4013      	ands	r3, r2
 80014be:	d0f0      	beq.n	80014a2 <HAL_RCC_OscConfig+0xee>
 80014c0:	e015      	b.n	80014ee <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c2:	f7ff fc5d 	bl	8000d80 <HAL_GetTick>
 80014c6:	0003      	movs	r3, r0
 80014c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ca:	e008      	b.n	80014de <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014cc:	f7ff fc58 	bl	8000d80 <HAL_GetTick>
 80014d0:	0002      	movs	r2, r0
 80014d2:	69bb      	ldr	r3, [r7, #24]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	2b64      	cmp	r3, #100	; 0x64
 80014d8:	d901      	bls.n	80014de <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80014da:	2303      	movs	r3, #3
 80014dc:	e277      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014de:	4b81      	ldr	r3, [pc, #516]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	2380      	movs	r3, #128	; 0x80
 80014e4:	029b      	lsls	r3, r3, #10
 80014e6:	4013      	ands	r3, r2
 80014e8:	d1f0      	bne.n	80014cc <HAL_RCC_OscConfig+0x118>
 80014ea:	e000      	b.n	80014ee <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ec:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2202      	movs	r2, #2
 80014f4:	4013      	ands	r3, r2
 80014f6:	d100      	bne.n	80014fa <HAL_RCC_OscConfig+0x146>
 80014f8:	e069      	b.n	80015ce <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80014fa:	4b7a      	ldr	r3, [pc, #488]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	220c      	movs	r2, #12
 8001500:	4013      	ands	r3, r2
 8001502:	d00b      	beq.n	800151c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001504:	4b77      	ldr	r3, [pc, #476]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	220c      	movs	r2, #12
 800150a:	4013      	ands	r3, r2
 800150c:	2b08      	cmp	r3, #8
 800150e:	d11c      	bne.n	800154a <HAL_RCC_OscConfig+0x196>
 8001510:	4b74      	ldr	r3, [pc, #464]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 8001512:	685a      	ldr	r2, [r3, #4]
 8001514:	2380      	movs	r3, #128	; 0x80
 8001516:	025b      	lsls	r3, r3, #9
 8001518:	4013      	ands	r3, r2
 800151a:	d116      	bne.n	800154a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800151c:	4b71      	ldr	r3, [pc, #452]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2202      	movs	r2, #2
 8001522:	4013      	ands	r3, r2
 8001524:	d005      	beq.n	8001532 <HAL_RCC_OscConfig+0x17e>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	68db      	ldr	r3, [r3, #12]
 800152a:	2b01      	cmp	r3, #1
 800152c:	d001      	beq.n	8001532 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e24d      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001532:	4b6c      	ldr	r3, [pc, #432]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	22f8      	movs	r2, #248	; 0xf8
 8001538:	4393      	bics	r3, r2
 800153a:	0019      	movs	r1, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	691b      	ldr	r3, [r3, #16]
 8001540:	00da      	lsls	r2, r3, #3
 8001542:	4b68      	ldr	r3, [pc, #416]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 8001544:	430a      	orrs	r2, r1
 8001546:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001548:	e041      	b.n	80015ce <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	68db      	ldr	r3, [r3, #12]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d024      	beq.n	800159c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001552:	4b64      	ldr	r3, [pc, #400]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	4b63      	ldr	r3, [pc, #396]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 8001558:	2101      	movs	r1, #1
 800155a:	430a      	orrs	r2, r1
 800155c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800155e:	f7ff fc0f 	bl	8000d80 <HAL_GetTick>
 8001562:	0003      	movs	r3, r0
 8001564:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001566:	e008      	b.n	800157a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001568:	f7ff fc0a 	bl	8000d80 <HAL_GetTick>
 800156c:	0002      	movs	r2, r0
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b02      	cmp	r3, #2
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e229      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800157a:	4b5a      	ldr	r3, [pc, #360]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2202      	movs	r2, #2
 8001580:	4013      	ands	r3, r2
 8001582:	d0f1      	beq.n	8001568 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001584:	4b57      	ldr	r3, [pc, #348]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	22f8      	movs	r2, #248	; 0xf8
 800158a:	4393      	bics	r3, r2
 800158c:	0019      	movs	r1, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	691b      	ldr	r3, [r3, #16]
 8001592:	00da      	lsls	r2, r3, #3
 8001594:	4b53      	ldr	r3, [pc, #332]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 8001596:	430a      	orrs	r2, r1
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	e018      	b.n	80015ce <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800159c:	4b51      	ldr	r3, [pc, #324]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	4b50      	ldr	r3, [pc, #320]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 80015a2:	2101      	movs	r1, #1
 80015a4:	438a      	bics	r2, r1
 80015a6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a8:	f7ff fbea 	bl	8000d80 <HAL_GetTick>
 80015ac:	0003      	movs	r3, r0
 80015ae:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015b0:	e008      	b.n	80015c4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015b2:	f7ff fbe5 	bl	8000d80 <HAL_GetTick>
 80015b6:	0002      	movs	r2, r0
 80015b8:	69bb      	ldr	r3, [r7, #24]
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d901      	bls.n	80015c4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80015c0:	2303      	movs	r3, #3
 80015c2:	e204      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015c4:	4b47      	ldr	r3, [pc, #284]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2202      	movs	r2, #2
 80015ca:	4013      	ands	r3, r2
 80015cc:	d1f1      	bne.n	80015b2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	2208      	movs	r2, #8
 80015d4:	4013      	ands	r3, r2
 80015d6:	d036      	beq.n	8001646 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	69db      	ldr	r3, [r3, #28]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d019      	beq.n	8001614 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015e0:	4b40      	ldr	r3, [pc, #256]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 80015e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015e4:	4b3f      	ldr	r3, [pc, #252]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 80015e6:	2101      	movs	r1, #1
 80015e8:	430a      	orrs	r2, r1
 80015ea:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ec:	f7ff fbc8 	bl	8000d80 <HAL_GetTick>
 80015f0:	0003      	movs	r3, r0
 80015f2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015f4:	e008      	b.n	8001608 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015f6:	f7ff fbc3 	bl	8000d80 <HAL_GetTick>
 80015fa:	0002      	movs	r2, r0
 80015fc:	69bb      	ldr	r3, [r7, #24]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	2b02      	cmp	r3, #2
 8001602:	d901      	bls.n	8001608 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001604:	2303      	movs	r3, #3
 8001606:	e1e2      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001608:	4b36      	ldr	r3, [pc, #216]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800160a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800160c:	2202      	movs	r2, #2
 800160e:	4013      	ands	r3, r2
 8001610:	d0f1      	beq.n	80015f6 <HAL_RCC_OscConfig+0x242>
 8001612:	e018      	b.n	8001646 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001614:	4b33      	ldr	r3, [pc, #204]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 8001616:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001618:	4b32      	ldr	r3, [pc, #200]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800161a:	2101      	movs	r1, #1
 800161c:	438a      	bics	r2, r1
 800161e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001620:	f7ff fbae 	bl	8000d80 <HAL_GetTick>
 8001624:	0003      	movs	r3, r0
 8001626:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001628:	e008      	b.n	800163c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800162a:	f7ff fba9 	bl	8000d80 <HAL_GetTick>
 800162e:	0002      	movs	r2, r0
 8001630:	69bb      	ldr	r3, [r7, #24]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	2b02      	cmp	r3, #2
 8001636:	d901      	bls.n	800163c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001638:	2303      	movs	r3, #3
 800163a:	e1c8      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800163c:	4b29      	ldr	r3, [pc, #164]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800163e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001640:	2202      	movs	r2, #2
 8001642:	4013      	ands	r3, r2
 8001644:	d1f1      	bne.n	800162a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	2204      	movs	r2, #4
 800164c:	4013      	ands	r3, r2
 800164e:	d100      	bne.n	8001652 <HAL_RCC_OscConfig+0x29e>
 8001650:	e0b6      	b.n	80017c0 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001652:	231f      	movs	r3, #31
 8001654:	18fb      	adds	r3, r7, r3
 8001656:	2200      	movs	r2, #0
 8001658:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800165a:	4b22      	ldr	r3, [pc, #136]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800165c:	69da      	ldr	r2, [r3, #28]
 800165e:	2380      	movs	r3, #128	; 0x80
 8001660:	055b      	lsls	r3, r3, #21
 8001662:	4013      	ands	r3, r2
 8001664:	d111      	bne.n	800168a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001666:	4b1f      	ldr	r3, [pc, #124]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 8001668:	69da      	ldr	r2, [r3, #28]
 800166a:	4b1e      	ldr	r3, [pc, #120]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 800166c:	2180      	movs	r1, #128	; 0x80
 800166e:	0549      	lsls	r1, r1, #21
 8001670:	430a      	orrs	r2, r1
 8001672:	61da      	str	r2, [r3, #28]
 8001674:	4b1b      	ldr	r3, [pc, #108]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 8001676:	69da      	ldr	r2, [r3, #28]
 8001678:	2380      	movs	r3, #128	; 0x80
 800167a:	055b      	lsls	r3, r3, #21
 800167c:	4013      	ands	r3, r2
 800167e:	60fb      	str	r3, [r7, #12]
 8001680:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001682:	231f      	movs	r3, #31
 8001684:	18fb      	adds	r3, r7, r3
 8001686:	2201      	movs	r2, #1
 8001688:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800168a:	4b19      	ldr	r3, [pc, #100]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	2380      	movs	r3, #128	; 0x80
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	4013      	ands	r3, r2
 8001694:	d11a      	bne.n	80016cc <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001696:	4b16      	ldr	r3, [pc, #88]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	4b15      	ldr	r3, [pc, #84]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 800169c:	2180      	movs	r1, #128	; 0x80
 800169e:	0049      	lsls	r1, r1, #1
 80016a0:	430a      	orrs	r2, r1
 80016a2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016a4:	f7ff fb6c 	bl	8000d80 <HAL_GetTick>
 80016a8:	0003      	movs	r3, r0
 80016aa:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ac:	e008      	b.n	80016c0 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016ae:	f7ff fb67 	bl	8000d80 <HAL_GetTick>
 80016b2:	0002      	movs	r2, r0
 80016b4:	69bb      	ldr	r3, [r7, #24]
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	2b64      	cmp	r3, #100	; 0x64
 80016ba:	d901      	bls.n	80016c0 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 80016bc:	2303      	movs	r3, #3
 80016be:	e186      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016c0:	4b0b      	ldr	r3, [pc, #44]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	2380      	movs	r3, #128	; 0x80
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	4013      	ands	r3, r2
 80016ca:	d0f0      	beq.n	80016ae <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d10f      	bne.n	80016f4 <HAL_RCC_OscConfig+0x340>
 80016d4:	4b03      	ldr	r3, [pc, #12]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 80016d6:	6a1a      	ldr	r2, [r3, #32]
 80016d8:	4b02      	ldr	r3, [pc, #8]	; (80016e4 <HAL_RCC_OscConfig+0x330>)
 80016da:	2101      	movs	r1, #1
 80016dc:	430a      	orrs	r2, r1
 80016de:	621a      	str	r2, [r3, #32]
 80016e0:	e036      	b.n	8001750 <HAL_RCC_OscConfig+0x39c>
 80016e2:	46c0      	nop			; (mov r8, r8)
 80016e4:	40021000 	.word	0x40021000
 80016e8:	fffeffff 	.word	0xfffeffff
 80016ec:	fffbffff 	.word	0xfffbffff
 80016f0:	40007000 	.word	0x40007000
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d10c      	bne.n	8001716 <HAL_RCC_OscConfig+0x362>
 80016fc:	4bb6      	ldr	r3, [pc, #728]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 80016fe:	6a1a      	ldr	r2, [r3, #32]
 8001700:	4bb5      	ldr	r3, [pc, #724]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001702:	2101      	movs	r1, #1
 8001704:	438a      	bics	r2, r1
 8001706:	621a      	str	r2, [r3, #32]
 8001708:	4bb3      	ldr	r3, [pc, #716]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 800170a:	6a1a      	ldr	r2, [r3, #32]
 800170c:	4bb2      	ldr	r3, [pc, #712]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 800170e:	2104      	movs	r1, #4
 8001710:	438a      	bics	r2, r1
 8001712:	621a      	str	r2, [r3, #32]
 8001714:	e01c      	b.n	8001750 <HAL_RCC_OscConfig+0x39c>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	2b05      	cmp	r3, #5
 800171c:	d10c      	bne.n	8001738 <HAL_RCC_OscConfig+0x384>
 800171e:	4bae      	ldr	r3, [pc, #696]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001720:	6a1a      	ldr	r2, [r3, #32]
 8001722:	4bad      	ldr	r3, [pc, #692]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001724:	2104      	movs	r1, #4
 8001726:	430a      	orrs	r2, r1
 8001728:	621a      	str	r2, [r3, #32]
 800172a:	4bab      	ldr	r3, [pc, #684]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 800172c:	6a1a      	ldr	r2, [r3, #32]
 800172e:	4baa      	ldr	r3, [pc, #680]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001730:	2101      	movs	r1, #1
 8001732:	430a      	orrs	r2, r1
 8001734:	621a      	str	r2, [r3, #32]
 8001736:	e00b      	b.n	8001750 <HAL_RCC_OscConfig+0x39c>
 8001738:	4ba7      	ldr	r3, [pc, #668]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 800173a:	6a1a      	ldr	r2, [r3, #32]
 800173c:	4ba6      	ldr	r3, [pc, #664]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 800173e:	2101      	movs	r1, #1
 8001740:	438a      	bics	r2, r1
 8001742:	621a      	str	r2, [r3, #32]
 8001744:	4ba4      	ldr	r3, [pc, #656]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001746:	6a1a      	ldr	r2, [r3, #32]
 8001748:	4ba3      	ldr	r3, [pc, #652]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 800174a:	2104      	movs	r1, #4
 800174c:	438a      	bics	r2, r1
 800174e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d014      	beq.n	8001782 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001758:	f7ff fb12 	bl	8000d80 <HAL_GetTick>
 800175c:	0003      	movs	r3, r0
 800175e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001760:	e009      	b.n	8001776 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001762:	f7ff fb0d 	bl	8000d80 <HAL_GetTick>
 8001766:	0002      	movs	r2, r0
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	4a9b      	ldr	r2, [pc, #620]	; (80019dc <HAL_RCC_OscConfig+0x628>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d901      	bls.n	8001776 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e12b      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001776:	4b98      	ldr	r3, [pc, #608]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001778:	6a1b      	ldr	r3, [r3, #32]
 800177a:	2202      	movs	r2, #2
 800177c:	4013      	ands	r3, r2
 800177e:	d0f0      	beq.n	8001762 <HAL_RCC_OscConfig+0x3ae>
 8001780:	e013      	b.n	80017aa <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001782:	f7ff fafd 	bl	8000d80 <HAL_GetTick>
 8001786:	0003      	movs	r3, r0
 8001788:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800178a:	e009      	b.n	80017a0 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800178c:	f7ff faf8 	bl	8000d80 <HAL_GetTick>
 8001790:	0002      	movs	r2, r0
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	4a91      	ldr	r2, [pc, #580]	; (80019dc <HAL_RCC_OscConfig+0x628>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d901      	bls.n	80017a0 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e116      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017a0:	4b8d      	ldr	r3, [pc, #564]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 80017a2:	6a1b      	ldr	r3, [r3, #32]
 80017a4:	2202      	movs	r2, #2
 80017a6:	4013      	ands	r3, r2
 80017a8:	d1f0      	bne.n	800178c <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017aa:	231f      	movs	r3, #31
 80017ac:	18fb      	adds	r3, r7, r3
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d105      	bne.n	80017c0 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017b4:	4b88      	ldr	r3, [pc, #544]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 80017b6:	69da      	ldr	r2, [r3, #28]
 80017b8:	4b87      	ldr	r3, [pc, #540]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 80017ba:	4989      	ldr	r1, [pc, #548]	; (80019e0 <HAL_RCC_OscConfig+0x62c>)
 80017bc:	400a      	ands	r2, r1
 80017be:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2210      	movs	r2, #16
 80017c6:	4013      	ands	r3, r2
 80017c8:	d063      	beq.n	8001892 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	695b      	ldr	r3, [r3, #20]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d12a      	bne.n	8001828 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80017d2:	4b81      	ldr	r3, [pc, #516]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 80017d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017d6:	4b80      	ldr	r3, [pc, #512]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 80017d8:	2104      	movs	r1, #4
 80017da:	430a      	orrs	r2, r1
 80017dc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80017de:	4b7e      	ldr	r3, [pc, #504]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 80017e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017e2:	4b7d      	ldr	r3, [pc, #500]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 80017e4:	2101      	movs	r1, #1
 80017e6:	430a      	orrs	r2, r1
 80017e8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ea:	f7ff fac9 	bl	8000d80 <HAL_GetTick>
 80017ee:	0003      	movs	r3, r0
 80017f0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80017f2:	e008      	b.n	8001806 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80017f4:	f7ff fac4 	bl	8000d80 <HAL_GetTick>
 80017f8:	0002      	movs	r2, r0
 80017fa:	69bb      	ldr	r3, [r7, #24]
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d901      	bls.n	8001806 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8001802:	2303      	movs	r3, #3
 8001804:	e0e3      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001806:	4b74      	ldr	r3, [pc, #464]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800180a:	2202      	movs	r2, #2
 800180c:	4013      	ands	r3, r2
 800180e:	d0f1      	beq.n	80017f4 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001810:	4b71      	ldr	r3, [pc, #452]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001812:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001814:	22f8      	movs	r2, #248	; 0xf8
 8001816:	4393      	bics	r3, r2
 8001818:	0019      	movs	r1, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	699b      	ldr	r3, [r3, #24]
 800181e:	00da      	lsls	r2, r3, #3
 8001820:	4b6d      	ldr	r3, [pc, #436]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001822:	430a      	orrs	r2, r1
 8001824:	635a      	str	r2, [r3, #52]	; 0x34
 8001826:	e034      	b.n	8001892 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	695b      	ldr	r3, [r3, #20]
 800182c:	3305      	adds	r3, #5
 800182e:	d111      	bne.n	8001854 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001830:	4b69      	ldr	r3, [pc, #420]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001832:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001834:	4b68      	ldr	r3, [pc, #416]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001836:	2104      	movs	r1, #4
 8001838:	438a      	bics	r2, r1
 800183a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800183c:	4b66      	ldr	r3, [pc, #408]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 800183e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001840:	22f8      	movs	r2, #248	; 0xf8
 8001842:	4393      	bics	r3, r2
 8001844:	0019      	movs	r1, r3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	699b      	ldr	r3, [r3, #24]
 800184a:	00da      	lsls	r2, r3, #3
 800184c:	4b62      	ldr	r3, [pc, #392]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 800184e:	430a      	orrs	r2, r1
 8001850:	635a      	str	r2, [r3, #52]	; 0x34
 8001852:	e01e      	b.n	8001892 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001854:	4b60      	ldr	r3, [pc, #384]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001856:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001858:	4b5f      	ldr	r3, [pc, #380]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 800185a:	2104      	movs	r1, #4
 800185c:	430a      	orrs	r2, r1
 800185e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001860:	4b5d      	ldr	r3, [pc, #372]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001862:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001864:	4b5c      	ldr	r3, [pc, #368]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001866:	2101      	movs	r1, #1
 8001868:	438a      	bics	r2, r1
 800186a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800186c:	f7ff fa88 	bl	8000d80 <HAL_GetTick>
 8001870:	0003      	movs	r3, r0
 8001872:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001874:	e008      	b.n	8001888 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001876:	f7ff fa83 	bl	8000d80 <HAL_GetTick>
 800187a:	0002      	movs	r2, r0
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	1ad3      	subs	r3, r2, r3
 8001880:	2b02      	cmp	r3, #2
 8001882:	d901      	bls.n	8001888 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8001884:	2303      	movs	r3, #3
 8001886:	e0a2      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001888:	4b53      	ldr	r3, [pc, #332]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 800188a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800188c:	2202      	movs	r2, #2
 800188e:	4013      	ands	r3, r2
 8001890:	d1f1      	bne.n	8001876 <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a1b      	ldr	r3, [r3, #32]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d100      	bne.n	800189c <HAL_RCC_OscConfig+0x4e8>
 800189a:	e097      	b.n	80019cc <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800189c:	4b4e      	ldr	r3, [pc, #312]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	220c      	movs	r2, #12
 80018a2:	4013      	ands	r3, r2
 80018a4:	2b08      	cmp	r3, #8
 80018a6:	d100      	bne.n	80018aa <HAL_RCC_OscConfig+0x4f6>
 80018a8:	e06b      	b.n	8001982 <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a1b      	ldr	r3, [r3, #32]
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d14c      	bne.n	800194c <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018b2:	4b49      	ldr	r3, [pc, #292]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	4b48      	ldr	r3, [pc, #288]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 80018b8:	494a      	ldr	r1, [pc, #296]	; (80019e4 <HAL_RCC_OscConfig+0x630>)
 80018ba:	400a      	ands	r2, r1
 80018bc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018be:	f7ff fa5f 	bl	8000d80 <HAL_GetTick>
 80018c2:	0003      	movs	r3, r0
 80018c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018c6:	e008      	b.n	80018da <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018c8:	f7ff fa5a 	bl	8000d80 <HAL_GetTick>
 80018cc:	0002      	movs	r2, r0
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d901      	bls.n	80018da <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 80018d6:	2303      	movs	r3, #3
 80018d8:	e079      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018da:	4b3f      	ldr	r3, [pc, #252]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	2380      	movs	r3, #128	; 0x80
 80018e0:	049b      	lsls	r3, r3, #18
 80018e2:	4013      	ands	r3, r2
 80018e4:	d1f0      	bne.n	80018c8 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018e6:	4b3c      	ldr	r3, [pc, #240]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 80018e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ea:	220f      	movs	r2, #15
 80018ec:	4393      	bics	r3, r2
 80018ee:	0019      	movs	r1, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018f4:	4b38      	ldr	r3, [pc, #224]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 80018f6:	430a      	orrs	r2, r1
 80018f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80018fa:	4b37      	ldr	r3, [pc, #220]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	4a3a      	ldr	r2, [pc, #232]	; (80019e8 <HAL_RCC_OscConfig+0x634>)
 8001900:	4013      	ands	r3, r2
 8001902:	0019      	movs	r1, r3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800190c:	431a      	orrs	r2, r3
 800190e:	4b32      	ldr	r3, [pc, #200]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001910:	430a      	orrs	r2, r1
 8001912:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001914:	4b30      	ldr	r3, [pc, #192]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	4b2f      	ldr	r3, [pc, #188]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 800191a:	2180      	movs	r1, #128	; 0x80
 800191c:	0449      	lsls	r1, r1, #17
 800191e:	430a      	orrs	r2, r1
 8001920:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001922:	f7ff fa2d 	bl	8000d80 <HAL_GetTick>
 8001926:	0003      	movs	r3, r0
 8001928:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800192a:	e008      	b.n	800193e <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800192c:	f7ff fa28 	bl	8000d80 <HAL_GetTick>
 8001930:	0002      	movs	r2, r0
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	2b02      	cmp	r3, #2
 8001938:	d901      	bls.n	800193e <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e047      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800193e:	4b26      	ldr	r3, [pc, #152]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	2380      	movs	r3, #128	; 0x80
 8001944:	049b      	lsls	r3, r3, #18
 8001946:	4013      	ands	r3, r2
 8001948:	d0f0      	beq.n	800192c <HAL_RCC_OscConfig+0x578>
 800194a:	e03f      	b.n	80019cc <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800194c:	4b22      	ldr	r3, [pc, #136]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	4b21      	ldr	r3, [pc, #132]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001952:	4924      	ldr	r1, [pc, #144]	; (80019e4 <HAL_RCC_OscConfig+0x630>)
 8001954:	400a      	ands	r2, r1
 8001956:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001958:	f7ff fa12 	bl	8000d80 <HAL_GetTick>
 800195c:	0003      	movs	r3, r0
 800195e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001960:	e008      	b.n	8001974 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001962:	f7ff fa0d 	bl	8000d80 <HAL_GetTick>
 8001966:	0002      	movs	r2, r0
 8001968:	69bb      	ldr	r3, [r7, #24]
 800196a:	1ad3      	subs	r3, r2, r3
 800196c:	2b02      	cmp	r3, #2
 800196e:	d901      	bls.n	8001974 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8001970:	2303      	movs	r3, #3
 8001972:	e02c      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001974:	4b18      	ldr	r3, [pc, #96]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	2380      	movs	r3, #128	; 0x80
 800197a:	049b      	lsls	r3, r3, #18
 800197c:	4013      	ands	r3, r2
 800197e:	d1f0      	bne.n	8001962 <HAL_RCC_OscConfig+0x5ae>
 8001980:	e024      	b.n	80019cc <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6a1b      	ldr	r3, [r3, #32]
 8001986:	2b01      	cmp	r3, #1
 8001988:	d101      	bne.n	800198e <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e01f      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800198e:	4b12      	ldr	r3, [pc, #72]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001994:	4b10      	ldr	r3, [pc, #64]	; (80019d8 <HAL_RCC_OscConfig+0x624>)
 8001996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001998:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800199a:	697a      	ldr	r2, [r7, #20]
 800199c:	2380      	movs	r3, #128	; 0x80
 800199e:	025b      	lsls	r3, r3, #9
 80019a0:	401a      	ands	r2, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d10e      	bne.n	80019c8 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	220f      	movs	r2, #15
 80019ae:	401a      	ands	r2, r3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d107      	bne.n	80019c8 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80019b8:	697a      	ldr	r2, [r7, #20]
 80019ba:	23f0      	movs	r3, #240	; 0xf0
 80019bc:	039b      	lsls	r3, r3, #14
 80019be:	401a      	ands	r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d001      	beq.n	80019cc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	e000      	b.n	80019ce <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	0018      	movs	r0, r3
 80019d0:	46bd      	mov	sp, r7
 80019d2:	b008      	add	sp, #32
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	46c0      	nop			; (mov r8, r8)
 80019d8:	40021000 	.word	0x40021000
 80019dc:	00001388 	.word	0x00001388
 80019e0:	efffffff 	.word	0xefffffff
 80019e4:	feffffff 	.word	0xfeffffff
 80019e8:	ffc2ffff 	.word	0xffc2ffff

080019ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d101      	bne.n	8001a00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e0b3      	b.n	8001b68 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a00:	4b5b      	ldr	r3, [pc, #364]	; (8001b70 <HAL_RCC_ClockConfig+0x184>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2201      	movs	r2, #1
 8001a06:	4013      	ands	r3, r2
 8001a08:	683a      	ldr	r2, [r7, #0]
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	d911      	bls.n	8001a32 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a0e:	4b58      	ldr	r3, [pc, #352]	; (8001b70 <HAL_RCC_ClockConfig+0x184>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	2201      	movs	r2, #1
 8001a14:	4393      	bics	r3, r2
 8001a16:	0019      	movs	r1, r3
 8001a18:	4b55      	ldr	r3, [pc, #340]	; (8001b70 <HAL_RCC_ClockConfig+0x184>)
 8001a1a:	683a      	ldr	r2, [r7, #0]
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a20:	4b53      	ldr	r3, [pc, #332]	; (8001b70 <HAL_RCC_ClockConfig+0x184>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2201      	movs	r2, #1
 8001a26:	4013      	ands	r3, r2
 8001a28:	683a      	ldr	r2, [r7, #0]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d001      	beq.n	8001a32 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e09a      	b.n	8001b68 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2202      	movs	r2, #2
 8001a38:	4013      	ands	r3, r2
 8001a3a:	d015      	beq.n	8001a68 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2204      	movs	r2, #4
 8001a42:	4013      	ands	r3, r2
 8001a44:	d006      	beq.n	8001a54 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001a46:	4b4b      	ldr	r3, [pc, #300]	; (8001b74 <HAL_RCC_ClockConfig+0x188>)
 8001a48:	685a      	ldr	r2, [r3, #4]
 8001a4a:	4b4a      	ldr	r3, [pc, #296]	; (8001b74 <HAL_RCC_ClockConfig+0x188>)
 8001a4c:	21e0      	movs	r1, #224	; 0xe0
 8001a4e:	00c9      	lsls	r1, r1, #3
 8001a50:	430a      	orrs	r2, r1
 8001a52:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a54:	4b47      	ldr	r3, [pc, #284]	; (8001b74 <HAL_RCC_ClockConfig+0x188>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	22f0      	movs	r2, #240	; 0xf0
 8001a5a:	4393      	bics	r3, r2
 8001a5c:	0019      	movs	r1, r3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	689a      	ldr	r2, [r3, #8]
 8001a62:	4b44      	ldr	r3, [pc, #272]	; (8001b74 <HAL_RCC_ClockConfig+0x188>)
 8001a64:	430a      	orrs	r2, r1
 8001a66:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	4013      	ands	r3, r2
 8001a70:	d040      	beq.n	8001af4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d107      	bne.n	8001a8a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a7a:	4b3e      	ldr	r3, [pc, #248]	; (8001b74 <HAL_RCC_ClockConfig+0x188>)
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	2380      	movs	r3, #128	; 0x80
 8001a80:	029b      	lsls	r3, r3, #10
 8001a82:	4013      	ands	r3, r2
 8001a84:	d114      	bne.n	8001ab0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e06e      	b.n	8001b68 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d107      	bne.n	8001aa2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a92:	4b38      	ldr	r3, [pc, #224]	; (8001b74 <HAL_RCC_ClockConfig+0x188>)
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	2380      	movs	r3, #128	; 0x80
 8001a98:	049b      	lsls	r3, r3, #18
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	d108      	bne.n	8001ab0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e062      	b.n	8001b68 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aa2:	4b34      	ldr	r3, [pc, #208]	; (8001b74 <HAL_RCC_ClockConfig+0x188>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	2202      	movs	r2, #2
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	d101      	bne.n	8001ab0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e05b      	b.n	8001b68 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ab0:	4b30      	ldr	r3, [pc, #192]	; (8001b74 <HAL_RCC_ClockConfig+0x188>)
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	2203      	movs	r2, #3
 8001ab6:	4393      	bics	r3, r2
 8001ab8:	0019      	movs	r1, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685a      	ldr	r2, [r3, #4]
 8001abe:	4b2d      	ldr	r3, [pc, #180]	; (8001b74 <HAL_RCC_ClockConfig+0x188>)
 8001ac0:	430a      	orrs	r2, r1
 8001ac2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ac4:	f7ff f95c 	bl	8000d80 <HAL_GetTick>
 8001ac8:	0003      	movs	r3, r0
 8001aca:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001acc:	e009      	b.n	8001ae2 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ace:	f7ff f957 	bl	8000d80 <HAL_GetTick>
 8001ad2:	0002      	movs	r2, r0
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	4a27      	ldr	r2, [pc, #156]	; (8001b78 <HAL_RCC_ClockConfig+0x18c>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d901      	bls.n	8001ae2 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e042      	b.n	8001b68 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ae2:	4b24      	ldr	r3, [pc, #144]	; (8001b74 <HAL_RCC_ClockConfig+0x188>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	220c      	movs	r2, #12
 8001ae8:	401a      	ands	r2, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d1ec      	bne.n	8001ace <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001af4:	4b1e      	ldr	r3, [pc, #120]	; (8001b70 <HAL_RCC_ClockConfig+0x184>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2201      	movs	r2, #1
 8001afa:	4013      	ands	r3, r2
 8001afc:	683a      	ldr	r2, [r7, #0]
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d211      	bcs.n	8001b26 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b02:	4b1b      	ldr	r3, [pc, #108]	; (8001b70 <HAL_RCC_ClockConfig+0x184>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2201      	movs	r2, #1
 8001b08:	4393      	bics	r3, r2
 8001b0a:	0019      	movs	r1, r3
 8001b0c:	4b18      	ldr	r3, [pc, #96]	; (8001b70 <HAL_RCC_ClockConfig+0x184>)
 8001b0e:	683a      	ldr	r2, [r7, #0]
 8001b10:	430a      	orrs	r2, r1
 8001b12:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b14:	4b16      	ldr	r3, [pc, #88]	; (8001b70 <HAL_RCC_ClockConfig+0x184>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2201      	movs	r2, #1
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	683a      	ldr	r2, [r7, #0]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d001      	beq.n	8001b26 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e020      	b.n	8001b68 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2204      	movs	r2, #4
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	d009      	beq.n	8001b44 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001b30:	4b10      	ldr	r3, [pc, #64]	; (8001b74 <HAL_RCC_ClockConfig+0x188>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	4a11      	ldr	r2, [pc, #68]	; (8001b7c <HAL_RCC_ClockConfig+0x190>)
 8001b36:	4013      	ands	r3, r2
 8001b38:	0019      	movs	r1, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	68da      	ldr	r2, [r3, #12]
 8001b3e:	4b0d      	ldr	r3, [pc, #52]	; (8001b74 <HAL_RCC_ClockConfig+0x188>)
 8001b40:	430a      	orrs	r2, r1
 8001b42:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001b44:	f000 f820 	bl	8001b88 <HAL_RCC_GetSysClockFreq>
 8001b48:	0001      	movs	r1, r0
 8001b4a:	4b0a      	ldr	r3, [pc, #40]	; (8001b74 <HAL_RCC_ClockConfig+0x188>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	091b      	lsrs	r3, r3, #4
 8001b50:	220f      	movs	r2, #15
 8001b52:	4013      	ands	r3, r2
 8001b54:	4a0a      	ldr	r2, [pc, #40]	; (8001b80 <HAL_RCC_ClockConfig+0x194>)
 8001b56:	5cd3      	ldrb	r3, [r2, r3]
 8001b58:	000a      	movs	r2, r1
 8001b5a:	40da      	lsrs	r2, r3
 8001b5c:	4b09      	ldr	r3, [pc, #36]	; (8001b84 <HAL_RCC_ClockConfig+0x198>)
 8001b5e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001b60:	2000      	movs	r0, #0
 8001b62:	f7ff f8c7 	bl	8000cf4 <HAL_InitTick>
  
  return HAL_OK;
 8001b66:	2300      	movs	r3, #0
}
 8001b68:	0018      	movs	r0, r3
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	b004      	add	sp, #16
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40022000 	.word	0x40022000
 8001b74:	40021000 	.word	0x40021000
 8001b78:	00001388 	.word	0x00001388
 8001b7c:	fffff8ff 	.word	0xfffff8ff
 8001b80:	08003cfc 	.word	0x08003cfc
 8001b84:	20000000 	.word	0x20000000

08001b88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b88:	b590      	push	{r4, r7, lr}
 8001b8a:	b08f      	sub	sp, #60	; 0x3c
 8001b8c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001b8e:	2314      	movs	r3, #20
 8001b90:	18fb      	adds	r3, r7, r3
 8001b92:	4a2b      	ldr	r2, [pc, #172]	; (8001c40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b94:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001b96:	c313      	stmia	r3!, {r0, r1, r4}
 8001b98:	6812      	ldr	r2, [r2, #0]
 8001b9a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001b9c:	1d3b      	adds	r3, r7, #4
 8001b9e:	4a29      	ldr	r2, [pc, #164]	; (8001c44 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ba0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001ba2:	c313      	stmia	r3!, {r0, r1, r4}
 8001ba4:	6812      	ldr	r2, [r2, #0]
 8001ba6:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001bac:	2300      	movs	r3, #0
 8001bae:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	637b      	str	r3, [r7, #52]	; 0x34
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001bbc:	4b22      	ldr	r3, [pc, #136]	; (8001c48 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bc4:	220c      	movs	r2, #12
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	2b04      	cmp	r3, #4
 8001bca:	d002      	beq.n	8001bd2 <HAL_RCC_GetSysClockFreq+0x4a>
 8001bcc:	2b08      	cmp	r3, #8
 8001bce:	d003      	beq.n	8001bd8 <HAL_RCC_GetSysClockFreq+0x50>
 8001bd0:	e02d      	b.n	8001c2e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001bd2:	4b1e      	ldr	r3, [pc, #120]	; (8001c4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001bd4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001bd6:	e02d      	b.n	8001c34 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bda:	0c9b      	lsrs	r3, r3, #18
 8001bdc:	220f      	movs	r2, #15
 8001bde:	4013      	ands	r3, r2
 8001be0:	2214      	movs	r2, #20
 8001be2:	18ba      	adds	r2, r7, r2
 8001be4:	5cd3      	ldrb	r3, [r2, r3]
 8001be6:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001be8:	4b17      	ldr	r3, [pc, #92]	; (8001c48 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bec:	220f      	movs	r2, #15
 8001bee:	4013      	ands	r3, r2
 8001bf0:	1d3a      	adds	r2, r7, #4
 8001bf2:	5cd3      	ldrb	r3, [r2, r3]
 8001bf4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001bf6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bf8:	2380      	movs	r3, #128	; 0x80
 8001bfa:	025b      	lsls	r3, r3, #9
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	d009      	beq.n	8001c14 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001c00:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c02:	4812      	ldr	r0, [pc, #72]	; (8001c4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001c04:	f7fe fa88 	bl	8000118 <__udivsi3>
 8001c08:	0003      	movs	r3, r0
 8001c0a:	001a      	movs	r2, r3
 8001c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c0e:	4353      	muls	r3, r2
 8001c10:	637b      	str	r3, [r7, #52]	; 0x34
 8001c12:	e009      	b.n	8001c28 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001c14:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001c16:	000a      	movs	r2, r1
 8001c18:	0152      	lsls	r2, r2, #5
 8001c1a:	1a52      	subs	r2, r2, r1
 8001c1c:	0193      	lsls	r3, r2, #6
 8001c1e:	1a9b      	subs	r3, r3, r2
 8001c20:	00db      	lsls	r3, r3, #3
 8001c22:	185b      	adds	r3, r3, r1
 8001c24:	021b      	lsls	r3, r3, #8
 8001c26:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c2a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c2c:	e002      	b.n	8001c34 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c2e:	4b07      	ldr	r3, [pc, #28]	; (8001c4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001c30:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c32:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001c36:	0018      	movs	r0, r3
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	b00f      	add	sp, #60	; 0x3c
 8001c3c:	bd90      	pop	{r4, r7, pc}
 8001c3e:	46c0      	nop			; (mov r8, r8)
 8001c40:	08003cdc 	.word	0x08003cdc
 8001c44:	08003cec 	.word	0x08003cec
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	007a1200 	.word	0x007a1200

08001c50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c54:	4b02      	ldr	r3, [pc, #8]	; (8001c60 <HAL_RCC_GetHCLKFreq+0x10>)
 8001c56:	681b      	ldr	r3, [r3, #0]
}
 8001c58:	0018      	movs	r0, r3
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	46c0      	nop			; (mov r8, r8)
 8001c60:	20000000 	.word	0x20000000

08001c64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001c68:	f7ff fff2 	bl	8001c50 <HAL_RCC_GetHCLKFreq>
 8001c6c:	0001      	movs	r1, r0
 8001c6e:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	0a1b      	lsrs	r3, r3, #8
 8001c74:	2207      	movs	r2, #7
 8001c76:	4013      	ands	r3, r2
 8001c78:	4a04      	ldr	r2, [pc, #16]	; (8001c8c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001c7a:	5cd3      	ldrb	r3, [r2, r3]
 8001c7c:	40d9      	lsrs	r1, r3
 8001c7e:	000b      	movs	r3, r1
}    
 8001c80:	0018      	movs	r0, r3
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	46c0      	nop			; (mov r8, r8)
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	08003d0c 	.word	0x08003d0c

08001c90 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	2380      	movs	r3, #128	; 0x80
 8001ca6:	025b      	lsls	r3, r3, #9
 8001ca8:	4013      	ands	r3, r2
 8001caa:	d100      	bne.n	8001cae <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001cac:	e08f      	b.n	8001dce <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001cae:	2317      	movs	r3, #23
 8001cb0:	18fb      	adds	r3, r7, r3
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cb6:	4b57      	ldr	r3, [pc, #348]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001cb8:	69da      	ldr	r2, [r3, #28]
 8001cba:	2380      	movs	r3, #128	; 0x80
 8001cbc:	055b      	lsls	r3, r3, #21
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	d111      	bne.n	8001ce6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001cc2:	4b54      	ldr	r3, [pc, #336]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001cc4:	69da      	ldr	r2, [r3, #28]
 8001cc6:	4b53      	ldr	r3, [pc, #332]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001cc8:	2180      	movs	r1, #128	; 0x80
 8001cca:	0549      	lsls	r1, r1, #21
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	61da      	str	r2, [r3, #28]
 8001cd0:	4b50      	ldr	r3, [pc, #320]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001cd2:	69da      	ldr	r2, [r3, #28]
 8001cd4:	2380      	movs	r3, #128	; 0x80
 8001cd6:	055b      	lsls	r3, r3, #21
 8001cd8:	4013      	ands	r3, r2
 8001cda:	60bb      	str	r3, [r7, #8]
 8001cdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cde:	2317      	movs	r3, #23
 8001ce0:	18fb      	adds	r3, r7, r3
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ce6:	4b4c      	ldr	r3, [pc, #304]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	2380      	movs	r3, #128	; 0x80
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	4013      	ands	r3, r2
 8001cf0:	d11a      	bne.n	8001d28 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cf2:	4b49      	ldr	r3, [pc, #292]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	4b48      	ldr	r3, [pc, #288]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001cf8:	2180      	movs	r1, #128	; 0x80
 8001cfa:	0049      	lsls	r1, r1, #1
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d00:	f7ff f83e 	bl	8000d80 <HAL_GetTick>
 8001d04:	0003      	movs	r3, r0
 8001d06:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d08:	e008      	b.n	8001d1c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d0a:	f7ff f839 	bl	8000d80 <HAL_GetTick>
 8001d0e:	0002      	movs	r2, r0
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	2b64      	cmp	r3, #100	; 0x64
 8001d16:	d901      	bls.n	8001d1c <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	e077      	b.n	8001e0c <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d1c:	4b3e      	ldr	r3, [pc, #248]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	2380      	movs	r3, #128	; 0x80
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	4013      	ands	r3, r2
 8001d26:	d0f0      	beq.n	8001d0a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001d28:	4b3a      	ldr	r3, [pc, #232]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d2a:	6a1a      	ldr	r2, [r3, #32]
 8001d2c:	23c0      	movs	r3, #192	; 0xc0
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	4013      	ands	r3, r2
 8001d32:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d034      	beq.n	8001da4 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	685a      	ldr	r2, [r3, #4]
 8001d3e:	23c0      	movs	r3, #192	; 0xc0
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	4013      	ands	r3, r2
 8001d44:	68fa      	ldr	r2, [r7, #12]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d02c      	beq.n	8001da4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001d4a:	4b32      	ldr	r3, [pc, #200]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d4c:	6a1b      	ldr	r3, [r3, #32]
 8001d4e:	4a33      	ldr	r2, [pc, #204]	; (8001e1c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001d50:	4013      	ands	r3, r2
 8001d52:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001d54:	4b2f      	ldr	r3, [pc, #188]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d56:	6a1a      	ldr	r2, [r3, #32]
 8001d58:	4b2e      	ldr	r3, [pc, #184]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d5a:	2180      	movs	r1, #128	; 0x80
 8001d5c:	0249      	lsls	r1, r1, #9
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001d62:	4b2c      	ldr	r3, [pc, #176]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d64:	6a1a      	ldr	r2, [r3, #32]
 8001d66:	4b2b      	ldr	r3, [pc, #172]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d68:	492d      	ldr	r1, [pc, #180]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8001d6a:	400a      	ands	r2, r1
 8001d6c:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001d6e:	4b29      	ldr	r3, [pc, #164]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d70:	68fa      	ldr	r2, [r7, #12]
 8001d72:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2201      	movs	r2, #1
 8001d78:	4013      	ands	r3, r2
 8001d7a:	d013      	beq.n	8001da4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d7c:	f7ff f800 	bl	8000d80 <HAL_GetTick>
 8001d80:	0003      	movs	r3, r0
 8001d82:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d84:	e009      	b.n	8001d9a <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d86:	f7fe fffb 	bl	8000d80 <HAL_GetTick>
 8001d8a:	0002      	movs	r2, r0
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	4a24      	ldr	r2, [pc, #144]	; (8001e24 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d901      	bls.n	8001d9a <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001d96:	2303      	movs	r3, #3
 8001d98:	e038      	b.n	8001e0c <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d9a:	4b1e      	ldr	r3, [pc, #120]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d9c:	6a1b      	ldr	r3, [r3, #32]
 8001d9e:	2202      	movs	r2, #2
 8001da0:	4013      	ands	r3, r2
 8001da2:	d0f0      	beq.n	8001d86 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001da4:	4b1b      	ldr	r3, [pc, #108]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001da6:	6a1b      	ldr	r3, [r3, #32]
 8001da8:	4a1c      	ldr	r2, [pc, #112]	; (8001e1c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001daa:	4013      	ands	r3, r2
 8001dac:	0019      	movs	r1, r3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685a      	ldr	r2, [r3, #4]
 8001db2:	4b18      	ldr	r3, [pc, #96]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001db4:	430a      	orrs	r2, r1
 8001db6:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001db8:	2317      	movs	r3, #23
 8001dba:	18fb      	adds	r3, r7, r3
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d105      	bne.n	8001dce <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dc2:	4b14      	ldr	r3, [pc, #80]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001dc4:	69da      	ldr	r2, [r3, #28]
 8001dc6:	4b13      	ldr	r3, [pc, #76]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001dc8:	4917      	ldr	r1, [pc, #92]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8001dca:	400a      	ands	r2, r1
 8001dcc:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	d009      	beq.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001dd8:	4b0e      	ldr	r3, [pc, #56]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ddc:	2203      	movs	r2, #3
 8001dde:	4393      	bics	r3, r2
 8001de0:	0019      	movs	r1, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	689a      	ldr	r2, [r3, #8]
 8001de6:	4b0b      	ldr	r3, [pc, #44]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001de8:	430a      	orrs	r2, r1
 8001dea:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2220      	movs	r2, #32
 8001df2:	4013      	ands	r3, r2
 8001df4:	d009      	beq.n	8001e0a <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001df6:	4b07      	ldr	r3, [pc, #28]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfa:	2210      	movs	r2, #16
 8001dfc:	4393      	bics	r3, r2
 8001dfe:	0019      	movs	r1, r3
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	68da      	ldr	r2, [r3, #12]
 8001e04:	4b03      	ldr	r3, [pc, #12]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e06:	430a      	orrs	r2, r1
 8001e08:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001e0a:	2300      	movs	r3, #0
}
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b006      	add	sp, #24
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40007000 	.word	0x40007000
 8001e1c:	fffffcff 	.word	0xfffffcff
 8001e20:	fffeffff 	.word	0xfffeffff
 8001e24:	00001388 	.word	0x00001388
 8001e28:	efffffff 	.word	0xefffffff

08001e2c <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e081      	b.n	8001f42 <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	7f5b      	ldrb	r3, [r3, #29]
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d106      	bne.n	8001e56 <HAL_RTC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	0018      	movs	r0, r3
 8001e52:	f7fe fd03 	bl	800085c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2202      	movs	r2, #2
 8001e5a:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	22ca      	movs	r2, #202	; 0xca
 8001e62:	625a      	str	r2, [r3, #36]	; 0x24
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2253      	movs	r2, #83	; 0x53
 8001e6a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	0018      	movs	r0, r3
 8001e70:	f000 faa9 	bl	80023c6 <RTC_EnterInitMode>
 8001e74:	1e03      	subs	r3, r0, #0
 8001e76:	d008      	beq.n	8001e8a <HAL_RTC_Init+0x5e>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	22ff      	movs	r2, #255	; 0xff
 8001e7e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2204      	movs	r2, #4
 8001e84:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e05b      	b.n	8001f42 <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	689a      	ldr	r2, [r3, #8]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	492d      	ldr	r1, [pc, #180]	; (8001f4c <HAL_RTC_Init+0x120>)
 8001e96:	400a      	ands	r2, r1
 8001e98:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	6899      	ldr	r1, [r3, #8]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685a      	ldr	r2, [r3, #4]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	431a      	orrs	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	695b      	ldr	r3, [r3, #20]
 8001eae:	431a      	orrs	r2, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	68d2      	ldr	r2, [r2, #12]
 8001ec0:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	6919      	ldr	r1, [r3, #16]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	041a      	lsls	r2, r3, #16
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68da      	ldr	r2, [r3, #12]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2180      	movs	r1, #128	; 0x80
 8001ee2:	438a      	bics	r2, r1
 8001ee4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	2220      	movs	r2, #32
 8001eee:	4013      	ands	r3, r2
 8001ef0:	d10e      	bne.n	8001f10 <HAL_RTC_Init+0xe4>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	0018      	movs	r0, r3
 8001ef6:	f000 fa3d 	bl	8002374 <HAL_RTC_WaitForSynchro>
 8001efa:	1e03      	subs	r3, r0, #0
 8001efc:	d008      	beq.n	8001f10 <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	22ff      	movs	r2, #255	; 0xff
 8001f04:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2204      	movs	r2, #4
 8001f0a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e018      	b.n	8001f42 <HAL_RTC_Init+0x116>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	490d      	ldr	r1, [pc, #52]	; (8001f50 <HAL_RTC_Init+0x124>)
 8001f1c:	400a      	ands	r2, r1
 8001f1e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	699a      	ldr	r2, [r3, #24]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	22ff      	movs	r2, #255	; 0xff
 8001f38:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8001f40:	2300      	movs	r3, #0
  }
}
 8001f42:	0018      	movs	r0, r3
 8001f44:	46bd      	mov	sp, r7
 8001f46:	b002      	add	sp, #8
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	46c0      	nop			; (mov r8, r8)
 8001f4c:	ff8fffbf 	.word	0xff8fffbf
 8001f50:	fffbffff 	.word	0xfffbffff

08001f54 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001f54:	b590      	push	{r4, r7, lr}
 8001f56:	b087      	sub	sp, #28
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	60f8      	str	r0, [r7, #12]
 8001f5c:	60b9      	str	r1, [r7, #8]
 8001f5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001f60:	2300      	movs	r3, #0
 8001f62:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	7f1b      	ldrb	r3, [r3, #28]
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d101      	bne.n	8001f70 <HAL_RTC_SetTime+0x1c>
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	e0a5      	b.n	80020bc <HAL_RTC_SetTime+0x168>
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2201      	movs	r2, #1
 8001f74:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	2202      	movs	r2, #2
 8001f7a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d125      	bne.n	8001fce <HAL_RTC_SetTime+0x7a>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	2240      	movs	r2, #64	; 0x40
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	d102      	bne.n	8001f94 <HAL_RTC_SetTime+0x40>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	2200      	movs	r2, #0
 8001f92:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	0018      	movs	r0, r3
 8001f9a:	f000 fa40 	bl	800241e <RTC_ByteToBcd2>
 8001f9e:	0003      	movs	r3, r0
 8001fa0:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	785b      	ldrb	r3, [r3, #1]
 8001fa6:	0018      	movs	r0, r3
 8001fa8:	f000 fa39 	bl	800241e <RTC_ByteToBcd2>
 8001fac:	0003      	movs	r3, r0
 8001fae:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001fb0:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	789b      	ldrb	r3, [r3, #2]
 8001fb6:	0018      	movs	r0, r3
 8001fb8:	f000 fa31 	bl	800241e <RTC_ByteToBcd2>
 8001fbc:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8001fbe:	0022      	movs	r2, r4
 8001fc0:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	78db      	ldrb	r3, [r3, #3]
 8001fc6:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	617b      	str	r3, [r7, #20]
 8001fcc:	e017      	b.n	8001ffe <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	2240      	movs	r2, #64	; 0x40
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	d102      	bne.n	8001fe0 <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	785b      	ldrb	r3, [r3, #1]
 8001fea:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001fec:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8001fee:	68ba      	ldr	r2, [r7, #8]
 8001ff0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8001ff2:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	78db      	ldrb	r3, [r3, #3]
 8001ff8:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	22ca      	movs	r2, #202	; 0xca
 8002004:	625a      	str	r2, [r3, #36]	; 0x24
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2253      	movs	r2, #83	; 0x53
 800200c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	0018      	movs	r0, r3
 8002012:	f000 f9d8 	bl	80023c6 <RTC_EnterInitMode>
 8002016:	1e03      	subs	r3, r0, #0
 8002018:	d00b      	beq.n	8002032 <HAL_RTC_SetTime+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	22ff      	movs	r2, #255	; 0xff
 8002020:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	2204      	movs	r2, #4
 8002026:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	2200      	movs	r2, #0
 800202c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e044      	b.n	80020bc <HAL_RTC_SetTime+0x168>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	697a      	ldr	r2, [r7, #20]
 8002038:	4922      	ldr	r1, [pc, #136]	; (80020c4 <HAL_RTC_SetTime+0x170>)
 800203a:	400a      	ands	r2, r1
 800203c:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	491f      	ldr	r1, [pc, #124]	; (80020c8 <HAL_RTC_SetTime+0x174>)
 800204a:	400a      	ands	r2, r1
 800204c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	6899      	ldr	r1, [r3, #8]
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	68da      	ldr	r2, [r3, #12]
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	431a      	orrs	r2, r3
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	430a      	orrs	r2, r1
 8002064:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	68da      	ldr	r2, [r3, #12]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2180      	movs	r1, #128	; 0x80
 8002072:	438a      	bics	r2, r1
 8002074:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	2220      	movs	r2, #32
 800207e:	4013      	ands	r3, r2
 8002080:	d111      	bne.n	80020a6 <HAL_RTC_SetTime+0x152>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	0018      	movs	r0, r3
 8002086:	f000 f975 	bl	8002374 <HAL_RTC_WaitForSynchro>
 800208a:	1e03      	subs	r3, r0, #0
 800208c:	d00b      	beq.n	80020a6 <HAL_RTC_SetTime+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	22ff      	movs	r2, #255	; 0xff
 8002094:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2204      	movs	r2, #4
 800209a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2200      	movs	r2, #0
 80020a0:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e00a      	b.n	80020bc <HAL_RTC_SetTime+0x168>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	22ff      	movs	r2, #255	; 0xff
 80020ac:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2201      	movs	r2, #1
 80020b2:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2200      	movs	r2, #0
 80020b8:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80020ba:	2300      	movs	r3, #0
  }
}
 80020bc:	0018      	movs	r0, r3
 80020be:	46bd      	mov	sp, r7
 80020c0:	b007      	add	sp, #28
 80020c2:	bd90      	pop	{r4, r7, pc}
 80020c4:	007f7f7f 	.word	0x007f7f7f
 80020c8:	fffbffff 	.word	0xfffbffff

080020cc <HAL_RTC_GetTime>:
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read
  * to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b086      	sub	sp, #24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80020d8:	2300      	movs	r3, #0
 80020da:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	691b      	ldr	r3, [r3, #16]
 80020ec:	045b      	lsls	r3, r3, #17
 80020ee:	0c5a      	lsrs	r2, r3, #17
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a22      	ldr	r2, [pc, #136]	; (8002184 <HAL_RTC_GetTime+0xb8>)
 80020fc:	4013      	ands	r3, r2
 80020fe:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	0c1b      	lsrs	r3, r3, #16
 8002104:	b2db      	uxtb	r3, r3
 8002106:	223f      	movs	r2, #63	; 0x3f
 8002108:	4013      	ands	r3, r2
 800210a:	b2da      	uxtb	r2, r3
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	0a1b      	lsrs	r3, r3, #8
 8002114:	b2db      	uxtb	r3, r3
 8002116:	227f      	movs	r2, #127	; 0x7f
 8002118:	4013      	ands	r3, r2
 800211a:	b2da      	uxtb	r2, r3
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	b2db      	uxtb	r3, r3
 8002124:	227f      	movs	r2, #127	; 0x7f
 8002126:	4013      	ands	r3, r2
 8002128:	b2da      	uxtb	r2, r3
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	0c1b      	lsrs	r3, r3, #16
 8002132:	b2db      	uxtb	r3, r3
 8002134:	2240      	movs	r2, #64	; 0x40
 8002136:	4013      	ands	r3, r2
 8002138:	b2da      	uxtb	r2, r3
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d11a      	bne.n	800217a <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	0018      	movs	r0, r3
 800214a:	f000 f989 	bl	8002460 <RTC_Bcd2ToByte>
 800214e:	0003      	movs	r3, r0
 8002150:	001a      	movs	r2, r3
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	785b      	ldrb	r3, [r3, #1]
 800215a:	0018      	movs	r0, r3
 800215c:	f000 f980 	bl	8002460 <RTC_Bcd2ToByte>
 8002160:	0003      	movs	r3, r0
 8002162:	001a      	movs	r2, r3
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	789b      	ldrb	r3, [r3, #2]
 800216c:	0018      	movs	r0, r3
 800216e:	f000 f977 	bl	8002460 <RTC_Bcd2ToByte>
 8002172:	0003      	movs	r3, r0
 8002174:	001a      	movs	r2, r3
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800217a:	2300      	movs	r3, #0
}
 800217c:	0018      	movs	r0, r3
 800217e:	46bd      	mov	sp, r7
 8002180:	b006      	add	sp, #24
 8002182:	bd80      	pop	{r7, pc}
 8002184:	007f7f7f 	.word	0x007f7f7f

08002188 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002188:	b590      	push	{r4, r7, lr}
 800218a:	b087      	sub	sp, #28
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002194:	2300      	movs	r3, #0
 8002196:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	7f1b      	ldrb	r3, [r3, #28]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d101      	bne.n	80021a4 <HAL_RTC_SetDate+0x1c>
 80021a0:	2302      	movs	r3, #2
 80021a2:	e091      	b.n	80022c8 <HAL_RTC_SetDate+0x140>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2201      	movs	r2, #1
 80021a8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2202      	movs	r2, #2
 80021ae:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d10e      	bne.n	80021d4 <HAL_RTC_SetDate+0x4c>
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	785b      	ldrb	r3, [r3, #1]
 80021ba:	001a      	movs	r2, r3
 80021bc:	2310      	movs	r3, #16
 80021be:	4013      	ands	r3, r2
 80021c0:	d008      	beq.n	80021d4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	785b      	ldrb	r3, [r3, #1]
 80021c6:	2210      	movs	r2, #16
 80021c8:	4393      	bics	r3, r2
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	330a      	adds	r3, #10
 80021ce:	b2da      	uxtb	r2, r3
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d11c      	bne.n	8002214 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	78db      	ldrb	r3, [r3, #3]
 80021de:	0018      	movs	r0, r3
 80021e0:	f000 f91d 	bl	800241e <RTC_ByteToBcd2>
 80021e4:	0003      	movs	r3, r0
 80021e6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	785b      	ldrb	r3, [r3, #1]
 80021ec:	0018      	movs	r0, r3
 80021ee:	f000 f916 	bl	800241e <RTC_ByteToBcd2>
 80021f2:	0003      	movs	r3, r0
 80021f4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80021f6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	789b      	ldrb	r3, [r3, #2]
 80021fc:	0018      	movs	r0, r3
 80021fe:	f000 f90e 	bl	800241e <RTC_ByteToBcd2>
 8002202:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002204:	0022      	movs	r2, r4
 8002206:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800220e:	4313      	orrs	r3, r2
 8002210:	617b      	str	r3, [r7, #20]
 8002212:	e00e      	b.n	8002232 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	78db      	ldrb	r3, [r3, #3]
 8002218:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	785b      	ldrb	r3, [r3, #1]
 800221e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002220:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8002222:	68ba      	ldr	r2, [r7, #8]
 8002224:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8002226:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800222e:	4313      	orrs	r3, r2
 8002230:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	22ca      	movs	r2, #202	; 0xca
 8002238:	625a      	str	r2, [r3, #36]	; 0x24
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	2253      	movs	r2, #83	; 0x53
 8002240:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	0018      	movs	r0, r3
 8002246:	f000 f8be 	bl	80023c6 <RTC_EnterInitMode>
 800224a:	1e03      	subs	r3, r0, #0
 800224c:	d00b      	beq.n	8002266 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	22ff      	movs	r2, #255	; 0xff
 8002254:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2204      	movs	r2, #4
 800225a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2200      	movs	r2, #0
 8002260:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e030      	b.n	80022c8 <HAL_RTC_SetDate+0x140>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	697a      	ldr	r2, [r7, #20]
 800226c:	4918      	ldr	r1, [pc, #96]	; (80022d0 <HAL_RTC_SetDate+0x148>)
 800226e:	400a      	ands	r2, r1
 8002270:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	68da      	ldr	r2, [r3, #12]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2180      	movs	r1, #128	; 0x80
 800227e:	438a      	bics	r2, r1
 8002280:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	2220      	movs	r2, #32
 800228a:	4013      	ands	r3, r2
 800228c:	d111      	bne.n	80022b2 <HAL_RTC_SetDate+0x12a>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	0018      	movs	r0, r3
 8002292:	f000 f86f 	bl	8002374 <HAL_RTC_WaitForSynchro>
 8002296:	1e03      	subs	r3, r0, #0
 8002298:	d00b      	beq.n	80022b2 <HAL_RTC_SetDate+0x12a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	22ff      	movs	r2, #255	; 0xff
 80022a0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	2204      	movs	r2, #4
 80022a6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2200      	movs	r2, #0
 80022ac:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e00a      	b.n	80022c8 <HAL_RTC_SetDate+0x140>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	22ff      	movs	r2, #255	; 0xff
 80022b8:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2201      	movs	r2, #1
 80022be:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2200      	movs	r2, #0
 80022c4:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80022c6:	2300      	movs	r3, #0
  }
}
 80022c8:	0018      	movs	r0, r3
 80022ca:	46bd      	mov	sp, r7
 80022cc:	b007      	add	sp, #28
 80022ce:	bd90      	pop	{r4, r7, pc}
 80022d0:	00ffff3f 	.word	0x00ffff3f

080022d4 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b086      	sub	sp, #24
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	60b9      	str	r1, [r7, #8]
 80022de:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80022e0:	2300      	movs	r3, #0
 80022e2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	4a21      	ldr	r2, [pc, #132]	; (8002370 <HAL_RTC_GetDate+0x9c>)
 80022ec:	4013      	ands	r3, r2
 80022ee:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	0c1b      	lsrs	r3, r3, #16
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	0a1b      	lsrs	r3, r3, #8
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	221f      	movs	r2, #31
 8002302:	4013      	ands	r3, r2
 8002304:	b2da      	uxtb	r2, r3
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	b2db      	uxtb	r3, r3
 800230e:	223f      	movs	r2, #63	; 0x3f
 8002310:	4013      	ands	r3, r2
 8002312:	b2da      	uxtb	r2, r3
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	0b5b      	lsrs	r3, r3, #13
 800231c:	b2db      	uxtb	r3, r3
 800231e:	2207      	movs	r2, #7
 8002320:	4013      	ands	r3, r2
 8002322:	b2da      	uxtb	r2, r3
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d11a      	bne.n	8002364 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	78db      	ldrb	r3, [r3, #3]
 8002332:	0018      	movs	r0, r3
 8002334:	f000 f894 	bl	8002460 <RTC_Bcd2ToByte>
 8002338:	0003      	movs	r3, r0
 800233a:	001a      	movs	r2, r3
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	785b      	ldrb	r3, [r3, #1]
 8002344:	0018      	movs	r0, r3
 8002346:	f000 f88b 	bl	8002460 <RTC_Bcd2ToByte>
 800234a:	0003      	movs	r3, r0
 800234c:	001a      	movs	r2, r3
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	789b      	ldrb	r3, [r3, #2]
 8002356:	0018      	movs	r0, r3
 8002358:	f000 f882 	bl	8002460 <RTC_Bcd2ToByte>
 800235c:	0003      	movs	r3, r0
 800235e:	001a      	movs	r2, r3
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002364:	2300      	movs	r3, #0
}
 8002366:	0018      	movs	r0, r3
 8002368:	46bd      	mov	sp, r7
 800236a:	b006      	add	sp, #24
 800236c:	bd80      	pop	{r7, pc}
 800236e:	46c0      	nop			; (mov r8, r8)
 8002370:	00ffff3f 	.word	0x00ffff3f

08002374 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800237c:	2300      	movs	r3, #0
 800237e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	68da      	ldr	r2, [r3, #12]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	21a0      	movs	r1, #160	; 0xa0
 800238c:	438a      	bics	r2, r1
 800238e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8002390:	f7fe fcf6 	bl	8000d80 <HAL_GetTick>
 8002394:	0003      	movs	r3, r0
 8002396:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002398:	e00a      	b.n	80023b0 <HAL_RTC_WaitForSynchro+0x3c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800239a:	f7fe fcf1 	bl	8000d80 <HAL_GetTick>
 800239e:	0002      	movs	r2, r0
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	1ad2      	subs	r2, r2, r3
 80023a4:	23fa      	movs	r3, #250	; 0xfa
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d901      	bls.n	80023b0 <HAL_RTC_WaitForSynchro+0x3c>
    {
      return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e006      	b.n	80023be <HAL_RTC_WaitForSynchro+0x4a>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	2220      	movs	r2, #32
 80023b8:	4013      	ands	r3, r2
 80023ba:	d0ee      	beq.n	800239a <HAL_RTC_WaitForSynchro+0x26>
    }
  }

  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	0018      	movs	r0, r3
 80023c0:	46bd      	mov	sp, r7
 80023c2:	b004      	add	sp, #16
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b084      	sub	sp, #16
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023ce:	2300      	movs	r3, #0
 80023d0:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	2240      	movs	r2, #64	; 0x40
 80023da:	4013      	ands	r3, r2
 80023dc:	d11a      	bne.n	8002414 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2201      	movs	r2, #1
 80023e4:	4252      	negs	r2, r2
 80023e6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80023e8:	f7fe fcca 	bl	8000d80 <HAL_GetTick>
 80023ec:	0003      	movs	r3, r0
 80023ee:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80023f0:	e00a      	b.n	8002408 <RTC_EnterInitMode+0x42>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80023f2:	f7fe fcc5 	bl	8000d80 <HAL_GetTick>
 80023f6:	0002      	movs	r2, r0
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	1ad2      	subs	r2, r2, r3
 80023fc:	23fa      	movs	r3, #250	; 0xfa
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	429a      	cmp	r2, r3
 8002402:	d901      	bls.n	8002408 <RTC_EnterInitMode+0x42>
      {
        return HAL_TIMEOUT;
 8002404:	2303      	movs	r3, #3
 8002406:	e006      	b.n	8002416 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	68db      	ldr	r3, [r3, #12]
 800240e:	2240      	movs	r2, #64	; 0x40
 8002410:	4013      	ands	r3, r2
 8002412:	d0ee      	beq.n	80023f2 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8002414:	2300      	movs	r3, #0
}
 8002416:	0018      	movs	r0, r3
 8002418:	46bd      	mov	sp, r7
 800241a:	b004      	add	sp, #16
 800241c:	bd80      	pop	{r7, pc}

0800241e <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b084      	sub	sp, #16
 8002422:	af00      	add	r7, sp, #0
 8002424:	0002      	movs	r2, r0
 8002426:	1dfb      	adds	r3, r7, #7
 8002428:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 800242a:	2300      	movs	r3, #0
 800242c:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800242e:	e007      	b.n	8002440 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	3301      	adds	r3, #1
 8002434:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8002436:	1dfb      	adds	r3, r7, #7
 8002438:	1dfa      	adds	r2, r7, #7
 800243a:	7812      	ldrb	r2, [r2, #0]
 800243c:	3a0a      	subs	r2, #10
 800243e:	701a      	strb	r2, [r3, #0]
  while (Value >= 10U)
 8002440:	1dfb      	adds	r3, r7, #7
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	2b09      	cmp	r3, #9
 8002446:	d8f3      	bhi.n	8002430 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	b2db      	uxtb	r3, r3
 800244c:	011b      	lsls	r3, r3, #4
 800244e:	b2da      	uxtb	r2, r3
 8002450:	1dfb      	adds	r3, r7, #7
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	4313      	orrs	r3, r2
 8002456:	b2db      	uxtb	r3, r3
}
 8002458:	0018      	movs	r0, r3
 800245a:	46bd      	mov	sp, r7
 800245c:	b004      	add	sp, #16
 800245e:	bd80      	pop	{r7, pc}

08002460 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	0002      	movs	r2, r0
 8002468:	1dfb      	adds	r3, r7, #7
 800246a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp = 0U;
 800246c:	2300      	movs	r3, #0
 800246e:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 8002470:	1dfb      	adds	r3, r7, #7
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	091b      	lsrs	r3, r3, #4
 8002476:	b2db      	uxtb	r3, r3
 8002478:	001a      	movs	r2, r3
 800247a:	0013      	movs	r3, r2
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	189b      	adds	r3, r3, r2
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 8002484:	1dfb      	adds	r3, r7, #7
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	220f      	movs	r2, #15
 800248a:	4013      	ands	r3, r2
 800248c:	b2da      	uxtb	r2, r3
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	b2db      	uxtb	r3, r3
 8002492:	18d3      	adds	r3, r2, r3
 8002494:	b2db      	uxtb	r3, r3
}
 8002496:	0018      	movs	r0, r3
 8002498:	46bd      	mov	sp, r7
 800249a:	b004      	add	sp, #16
 800249c:	bd80      	pop	{r7, pc}

0800249e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800249e:	b580      	push	{r7, lr}
 80024a0:	b082      	sub	sp, #8
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d101      	bne.n	80024b0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e01e      	b.n	80024ee <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	223d      	movs	r2, #61	; 0x3d
 80024b4:	5c9b      	ldrb	r3, [r3, r2]
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d107      	bne.n	80024cc <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	223c      	movs	r2, #60	; 0x3c
 80024c0:	2100      	movs	r1, #0
 80024c2:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	0018      	movs	r0, r3
 80024c8:	f7fe f9e0 	bl	800088c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	223d      	movs	r2, #61	; 0x3d
 80024d0:	2102      	movs	r1, #2
 80024d2:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	3304      	adds	r3, #4
 80024dc:	0019      	movs	r1, r3
 80024de:	0010      	movs	r0, r2
 80024e0:	f000 f98c 	bl	80027fc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	223d      	movs	r2, #61	; 0x3d
 80024e8:	2101      	movs	r1, #1
 80024ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80024ec:	2300      	movs	r3, #0
}
 80024ee:	0018      	movs	r0, r3
 80024f0:	46bd      	mov	sp, r7
 80024f2:	b002      	add	sp, #8
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b084      	sub	sp, #16
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	68da      	ldr	r2, [r3, #12]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2101      	movs	r1, #1
 800250a:	430a      	orrs	r2, r1
 800250c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	2207      	movs	r2, #7
 8002516:	4013      	ands	r3, r2
 8002518:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2b06      	cmp	r3, #6
 800251e:	d007      	beq.n	8002530 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2101      	movs	r1, #1
 800252c:	430a      	orrs	r2, r1
 800252e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002530:	2300      	movs	r3, #0
}
 8002532:	0018      	movs	r0, r3
 8002534:	46bd      	mov	sp, r7
 8002536:	b004      	add	sp, #16
 8002538:	bd80      	pop	{r7, pc}
	...

0800253c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	68da      	ldr	r2, [r3, #12]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2101      	movs	r1, #1
 8002550:	438a      	bics	r2, r1
 8002552:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	6a1b      	ldr	r3, [r3, #32]
 800255a:	4a0b      	ldr	r2, [pc, #44]	; (8002588 <HAL_TIM_Base_Stop_IT+0x4c>)
 800255c:	4013      	ands	r3, r2
 800255e:	d10d      	bne.n	800257c <HAL_TIM_Base_Stop_IT+0x40>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	6a1b      	ldr	r3, [r3, #32]
 8002566:	4a09      	ldr	r2, [pc, #36]	; (800258c <HAL_TIM_Base_Stop_IT+0x50>)
 8002568:	4013      	ands	r3, r2
 800256a:	d107      	bne.n	800257c <HAL_TIM_Base_Stop_IT+0x40>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2101      	movs	r1, #1
 8002578:	438a      	bics	r2, r1
 800257a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	0018      	movs	r0, r3
 8002580:	46bd      	mov	sp, r7
 8002582:	b002      	add	sp, #8
 8002584:	bd80      	pop	{r7, pc}
 8002586:	46c0      	nop			; (mov r8, r8)
 8002588:	00001111 	.word	0x00001111
 800258c:	00000444 	.word	0x00000444

08002590 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	691b      	ldr	r3, [r3, #16]
 800259e:	2202      	movs	r2, #2
 80025a0:	4013      	ands	r3, r2
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d124      	bne.n	80025f0 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	2202      	movs	r2, #2
 80025ae:	4013      	ands	r3, r2
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d11d      	bne.n	80025f0 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2203      	movs	r2, #3
 80025ba:	4252      	negs	r2, r2
 80025bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2201      	movs	r2, #1
 80025c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	2203      	movs	r2, #3
 80025cc:	4013      	ands	r3, r2
 80025ce:	d004      	beq.n	80025da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	0018      	movs	r0, r3
 80025d4:	f000 f8fa 	bl	80027cc <HAL_TIM_IC_CaptureCallback>
 80025d8:	e007      	b.n	80025ea <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	0018      	movs	r0, r3
 80025de:	f000 f8ed 	bl	80027bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	0018      	movs	r0, r3
 80025e6:	f000 f8f9 	bl	80027dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	691b      	ldr	r3, [r3, #16]
 80025f6:	2204      	movs	r2, #4
 80025f8:	4013      	ands	r3, r2
 80025fa:	2b04      	cmp	r3, #4
 80025fc:	d125      	bne.n	800264a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	2204      	movs	r2, #4
 8002606:	4013      	ands	r3, r2
 8002608:	2b04      	cmp	r3, #4
 800260a:	d11e      	bne.n	800264a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2205      	movs	r2, #5
 8002612:	4252      	negs	r2, r2
 8002614:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2202      	movs	r2, #2
 800261a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	699a      	ldr	r2, [r3, #24]
 8002622:	23c0      	movs	r3, #192	; 0xc0
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	4013      	ands	r3, r2
 8002628:	d004      	beq.n	8002634 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	0018      	movs	r0, r3
 800262e:	f000 f8cd 	bl	80027cc <HAL_TIM_IC_CaptureCallback>
 8002632:	e007      	b.n	8002644 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	0018      	movs	r0, r3
 8002638:	f000 f8c0 	bl	80027bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	0018      	movs	r0, r3
 8002640:	f000 f8cc 	bl	80027dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	691b      	ldr	r3, [r3, #16]
 8002650:	2208      	movs	r2, #8
 8002652:	4013      	ands	r3, r2
 8002654:	2b08      	cmp	r3, #8
 8002656:	d124      	bne.n	80026a2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	2208      	movs	r2, #8
 8002660:	4013      	ands	r3, r2
 8002662:	2b08      	cmp	r3, #8
 8002664:	d11d      	bne.n	80026a2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	2209      	movs	r2, #9
 800266c:	4252      	negs	r2, r2
 800266e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2204      	movs	r2, #4
 8002674:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	69db      	ldr	r3, [r3, #28]
 800267c:	2203      	movs	r2, #3
 800267e:	4013      	ands	r3, r2
 8002680:	d004      	beq.n	800268c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	0018      	movs	r0, r3
 8002686:	f000 f8a1 	bl	80027cc <HAL_TIM_IC_CaptureCallback>
 800268a:	e007      	b.n	800269c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	0018      	movs	r0, r3
 8002690:	f000 f894 	bl	80027bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	0018      	movs	r0, r3
 8002698:	f000 f8a0 	bl	80027dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	2210      	movs	r2, #16
 80026aa:	4013      	ands	r3, r2
 80026ac:	2b10      	cmp	r3, #16
 80026ae:	d125      	bne.n	80026fc <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	2210      	movs	r2, #16
 80026b8:	4013      	ands	r3, r2
 80026ba:	2b10      	cmp	r3, #16
 80026bc:	d11e      	bne.n	80026fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2211      	movs	r2, #17
 80026c4:	4252      	negs	r2, r2
 80026c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2208      	movs	r2, #8
 80026cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	69da      	ldr	r2, [r3, #28]
 80026d4:	23c0      	movs	r3, #192	; 0xc0
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	4013      	ands	r3, r2
 80026da:	d004      	beq.n	80026e6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	0018      	movs	r0, r3
 80026e0:	f000 f874 	bl	80027cc <HAL_TIM_IC_CaptureCallback>
 80026e4:	e007      	b.n	80026f6 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	0018      	movs	r0, r3
 80026ea:	f000 f867 	bl	80027bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	0018      	movs	r0, r3
 80026f2:	f000 f873 	bl	80027dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	691b      	ldr	r3, [r3, #16]
 8002702:	2201      	movs	r2, #1
 8002704:	4013      	ands	r3, r2
 8002706:	2b01      	cmp	r3, #1
 8002708:	d10f      	bne.n	800272a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	2201      	movs	r2, #1
 8002712:	4013      	ands	r3, r2
 8002714:	2b01      	cmp	r3, #1
 8002716:	d108      	bne.n	800272a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2202      	movs	r2, #2
 800271e:	4252      	negs	r2, r2
 8002720:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	0018      	movs	r0, r3
 8002726:	f7fd fd83 	bl	8000230 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	691b      	ldr	r3, [r3, #16]
 8002730:	2280      	movs	r2, #128	; 0x80
 8002732:	4013      	ands	r3, r2
 8002734:	2b80      	cmp	r3, #128	; 0x80
 8002736:	d10f      	bne.n	8002758 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	2280      	movs	r2, #128	; 0x80
 8002740:	4013      	ands	r3, r2
 8002742:	2b80      	cmp	r3, #128	; 0x80
 8002744:	d108      	bne.n	8002758 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	2281      	movs	r2, #129	; 0x81
 800274c:	4252      	negs	r2, r2
 800274e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	0018      	movs	r0, r3
 8002754:	f000 f8d0 	bl	80028f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	691b      	ldr	r3, [r3, #16]
 800275e:	2240      	movs	r2, #64	; 0x40
 8002760:	4013      	ands	r3, r2
 8002762:	2b40      	cmp	r3, #64	; 0x40
 8002764:	d10f      	bne.n	8002786 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	2240      	movs	r2, #64	; 0x40
 800276e:	4013      	ands	r3, r2
 8002770:	2b40      	cmp	r3, #64	; 0x40
 8002772:	d108      	bne.n	8002786 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2241      	movs	r2, #65	; 0x41
 800277a:	4252      	negs	r2, r2
 800277c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	0018      	movs	r0, r3
 8002782:	f000 f833 	bl	80027ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	2220      	movs	r2, #32
 800278e:	4013      	ands	r3, r2
 8002790:	2b20      	cmp	r3, #32
 8002792:	d10f      	bne.n	80027b4 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	2220      	movs	r2, #32
 800279c:	4013      	ands	r3, r2
 800279e:	2b20      	cmp	r3, #32
 80027a0:	d108      	bne.n	80027b4 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	2221      	movs	r2, #33	; 0x21
 80027a8:	4252      	negs	r2, r2
 80027aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	0018      	movs	r0, r3
 80027b0:	f000 f89a 	bl	80028e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027b4:	46c0      	nop			; (mov r8, r8)
 80027b6:	46bd      	mov	sp, r7
 80027b8:	b002      	add	sp, #8
 80027ba:	bd80      	pop	{r7, pc}

080027bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027c4:	46c0      	nop			; (mov r8, r8)
 80027c6:	46bd      	mov	sp, r7
 80027c8:	b002      	add	sp, #8
 80027ca:	bd80      	pop	{r7, pc}

080027cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027d4:	46c0      	nop			; (mov r8, r8)
 80027d6:	46bd      	mov	sp, r7
 80027d8:	b002      	add	sp, #8
 80027da:	bd80      	pop	{r7, pc}

080027dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027e4:	46c0      	nop			; (mov r8, r8)
 80027e6:	46bd      	mov	sp, r7
 80027e8:	b002      	add	sp, #8
 80027ea:	bd80      	pop	{r7, pc}

080027ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027f4:	46c0      	nop			; (mov r8, r8)
 80027f6:	46bd      	mov	sp, r7
 80027f8:	b002      	add	sp, #8
 80027fa:	bd80      	pop	{r7, pc}

080027fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4a2f      	ldr	r2, [pc, #188]	; (80028cc <TIM_Base_SetConfig+0xd0>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d003      	beq.n	800281c <TIM_Base_SetConfig+0x20>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4a2e      	ldr	r2, [pc, #184]	; (80028d0 <TIM_Base_SetConfig+0xd4>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d108      	bne.n	800282e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2270      	movs	r2, #112	; 0x70
 8002820:	4393      	bics	r3, r2
 8002822:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	68fa      	ldr	r2, [r7, #12]
 800282a:	4313      	orrs	r3, r2
 800282c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a26      	ldr	r2, [pc, #152]	; (80028cc <TIM_Base_SetConfig+0xd0>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d013      	beq.n	800285e <TIM_Base_SetConfig+0x62>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a25      	ldr	r2, [pc, #148]	; (80028d0 <TIM_Base_SetConfig+0xd4>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d00f      	beq.n	800285e <TIM_Base_SetConfig+0x62>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a24      	ldr	r2, [pc, #144]	; (80028d4 <TIM_Base_SetConfig+0xd8>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d00b      	beq.n	800285e <TIM_Base_SetConfig+0x62>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a23      	ldr	r2, [pc, #140]	; (80028d8 <TIM_Base_SetConfig+0xdc>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d007      	beq.n	800285e <TIM_Base_SetConfig+0x62>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a22      	ldr	r2, [pc, #136]	; (80028dc <TIM_Base_SetConfig+0xe0>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d003      	beq.n	800285e <TIM_Base_SetConfig+0x62>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a21      	ldr	r2, [pc, #132]	; (80028e0 <TIM_Base_SetConfig+0xe4>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d108      	bne.n	8002870 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	4a20      	ldr	r2, [pc, #128]	; (80028e4 <TIM_Base_SetConfig+0xe8>)
 8002862:	4013      	ands	r3, r2
 8002864:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	4313      	orrs	r3, r2
 800286e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2280      	movs	r2, #128	; 0x80
 8002874:	4393      	bics	r3, r2
 8002876:	001a      	movs	r2, r3
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	695b      	ldr	r3, [r3, #20]
 800287c:	4313      	orrs	r3, r2
 800287e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	689a      	ldr	r2, [r3, #8]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a0c      	ldr	r2, [pc, #48]	; (80028cc <TIM_Base_SetConfig+0xd0>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d00b      	beq.n	80028b6 <TIM_Base_SetConfig+0xba>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a0d      	ldr	r2, [pc, #52]	; (80028d8 <TIM_Base_SetConfig+0xdc>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d007      	beq.n	80028b6 <TIM_Base_SetConfig+0xba>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a0c      	ldr	r2, [pc, #48]	; (80028dc <TIM_Base_SetConfig+0xe0>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d003      	beq.n	80028b6 <TIM_Base_SetConfig+0xba>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a0b      	ldr	r2, [pc, #44]	; (80028e0 <TIM_Base_SetConfig+0xe4>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d103      	bne.n	80028be <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	691a      	ldr	r2, [r3, #16]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2201      	movs	r2, #1
 80028c2:	615a      	str	r2, [r3, #20]
}
 80028c4:	46c0      	nop			; (mov r8, r8)
 80028c6:	46bd      	mov	sp, r7
 80028c8:	b004      	add	sp, #16
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40012c00 	.word	0x40012c00
 80028d0:	40000400 	.word	0x40000400
 80028d4:	40002000 	.word	0x40002000
 80028d8:	40014000 	.word	0x40014000
 80028dc:	40014400 	.word	0x40014400
 80028e0:	40014800 	.word	0x40014800
 80028e4:	fffffcff 	.word	0xfffffcff

080028e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80028f0:	46c0      	nop			; (mov r8, r8)
 80028f2:	46bd      	mov	sp, r7
 80028f4:	b002      	add	sp, #8
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002900:	46c0      	nop			; (mov r8, r8)
 8002902:	46bd      	mov	sp, r7
 8002904:	b002      	add	sp, #8
 8002906:	bd80      	pop	{r7, pc}

08002908 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d101      	bne.n	800291a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e044      	b.n	80029a4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800291e:	2b00      	cmp	r3, #0
 8002920:	d107      	bne.n	8002932 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2270      	movs	r2, #112	; 0x70
 8002926:	2100      	movs	r1, #0
 8002928:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	0018      	movs	r0, r3
 800292e:	f7fd fff1 	bl	8000914 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2224      	movs	r2, #36	; 0x24
 8002936:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2101      	movs	r1, #1
 8002944:	438a      	bics	r2, r1
 8002946:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	0018      	movs	r0, r3
 800294c:	f000 fa10 	bl	8002d70 <UART_SetConfig>
 8002950:	0003      	movs	r3, r0
 8002952:	2b01      	cmp	r3, #1
 8002954:	d101      	bne.n	800295a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e024      	b.n	80029a4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295e:	2b00      	cmp	r3, #0
 8002960:	d003      	beq.n	800296a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	0018      	movs	r0, r3
 8002966:	f000 fb89 	bl	800307c <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	685a      	ldr	r2, [r3, #4]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	490d      	ldr	r1, [pc, #52]	; (80029ac <HAL_UART_Init+0xa4>)
 8002976:	400a      	ands	r2, r1
 8002978:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2108      	movs	r1, #8
 8002986:	438a      	bics	r2, r1
 8002988:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2101      	movs	r1, #1
 8002996:	430a      	orrs	r2, r1
 8002998:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	0018      	movs	r0, r3
 800299e:	f000 fc21 	bl	80031e4 <UART_CheckIdleState>
 80029a2:	0003      	movs	r3, r0
}
 80029a4:	0018      	movs	r0, r3
 80029a6:	46bd      	mov	sp, r7
 80029a8:	b002      	add	sp, #8
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	fffff7ff 	.word	0xfffff7ff

080029b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b08a      	sub	sp, #40	; 0x28
 80029b4:	af02      	add	r7, sp, #8
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	603b      	str	r3, [r7, #0]
 80029bc:	1dbb      	adds	r3, r7, #6
 80029be:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029c4:	2b20      	cmp	r3, #32
 80029c6:	d000      	beq.n	80029ca <HAL_UART_Transmit+0x1a>
 80029c8:	e095      	b.n	8002af6 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d003      	beq.n	80029d8 <HAL_UART_Transmit+0x28>
 80029d0:	1dbb      	adds	r3, r7, #6
 80029d2:	881b      	ldrh	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d101      	bne.n	80029dc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e08d      	b.n	8002af8 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	689a      	ldr	r2, [r3, #8]
 80029e0:	2380      	movs	r3, #128	; 0x80
 80029e2:	015b      	lsls	r3, r3, #5
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d109      	bne.n	80029fc <HAL_UART_Transmit+0x4c>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	691b      	ldr	r3, [r3, #16]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d105      	bne.n	80029fc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	2201      	movs	r2, #1
 80029f4:	4013      	ands	r3, r2
 80029f6:	d001      	beq.n	80029fc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e07d      	b.n	8002af8 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2270      	movs	r2, #112	; 0x70
 8002a00:	5c9b      	ldrb	r3, [r3, r2]
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d101      	bne.n	8002a0a <HAL_UART_Transmit+0x5a>
 8002a06:	2302      	movs	r3, #2
 8002a08:	e076      	b.n	8002af8 <HAL_UART_Transmit+0x148>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2270      	movs	r2, #112	; 0x70
 8002a0e:	2101      	movs	r1, #1
 8002a10:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2200      	movs	r2, #0
 8002a16:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2221      	movs	r2, #33	; 0x21
 8002a1c:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002a1e:	f7fe f9af 	bl	8000d80 <HAL_GetTick>
 8002a22:	0003      	movs	r3, r0
 8002a24:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	1dba      	adds	r2, r7, #6
 8002a2a:	2150      	movs	r1, #80	; 0x50
 8002a2c:	8812      	ldrh	r2, [r2, #0]
 8002a2e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	1dba      	adds	r2, r7, #6
 8002a34:	2152      	movs	r1, #82	; 0x52
 8002a36:	8812      	ldrh	r2, [r2, #0]
 8002a38:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	689a      	ldr	r2, [r3, #8]
 8002a3e:	2380      	movs	r3, #128	; 0x80
 8002a40:	015b      	lsls	r3, r3, #5
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d108      	bne.n	8002a58 <HAL_UART_Transmit+0xa8>
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d104      	bne.n	8002a58 <HAL_UART_Transmit+0xa8>
    {
      pdata8bits  = NULL;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	61bb      	str	r3, [r7, #24]
 8002a56:	e003      	b.n	8002a60 <HAL_UART_Transmit+0xb0>
    }
    else
    {
      pdata8bits  = pData;
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002a60:	e02d      	b.n	8002abe <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a62:	697a      	ldr	r2, [r7, #20]
 8002a64:	68f8      	ldr	r0, [r7, #12]
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	0013      	movs	r3, r2
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	2180      	movs	r1, #128	; 0x80
 8002a70:	f000 fbfe 	bl	8003270 <UART_WaitOnFlagUntilTimeout>
 8002a74:	1e03      	subs	r3, r0, #0
 8002a76:	d001      	beq.n	8002a7c <HAL_UART_Transmit+0xcc>
      {
        return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e03d      	b.n	8002af8 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d10b      	bne.n	8002a9a <HAL_UART_Transmit+0xea>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a82:	69bb      	ldr	r3, [r7, #24]
 8002a84:	881a      	ldrh	r2, [r3, #0]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	05d2      	lsls	r2, r2, #23
 8002a8c:	0dd2      	lsrs	r2, r2, #23
 8002a8e:	b292      	uxth	r2, r2
 8002a90:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	3302      	adds	r3, #2
 8002a96:	61bb      	str	r3, [r7, #24]
 8002a98:	e008      	b.n	8002aac <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	781a      	ldrb	r2, [r3, #0]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	b292      	uxth	r2, r2
 8002aa4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2252      	movs	r2, #82	; 0x52
 8002ab0:	5a9b      	ldrh	r3, [r3, r2]
 8002ab2:	b29b      	uxth	r3, r3
 8002ab4:	3b01      	subs	r3, #1
 8002ab6:	b299      	uxth	r1, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2252      	movs	r2, #82	; 0x52
 8002abc:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2252      	movs	r2, #82	; 0x52
 8002ac2:	5a9b      	ldrh	r3, [r3, r2]
 8002ac4:	b29b      	uxth	r3, r3
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1cb      	bne.n	8002a62 <HAL_UART_Transmit+0xb2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002aca:	697a      	ldr	r2, [r7, #20]
 8002acc:	68f8      	ldr	r0, [r7, #12]
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	9300      	str	r3, [sp, #0]
 8002ad2:	0013      	movs	r3, r2
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	2140      	movs	r1, #64	; 0x40
 8002ad8:	f000 fbca 	bl	8003270 <UART_WaitOnFlagUntilTimeout>
 8002adc:	1e03      	subs	r3, r0, #0
 8002ade:	d001      	beq.n	8002ae4 <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e009      	b.n	8002af8 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2220      	movs	r2, #32
 8002ae8:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2270      	movs	r2, #112	; 0x70
 8002aee:	2100      	movs	r1, #0
 8002af0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002af2:	2300      	movs	r3, #0
 8002af4:	e000      	b.n	8002af8 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8002af6:	2302      	movs	r3, #2
  }
}
 8002af8:	0018      	movs	r0, r3
 8002afa:	46bd      	mov	sp, r7
 8002afc:	b008      	add	sp, #32
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b088      	sub	sp, #32
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	69db      	ldr	r3, [r3, #28]
 8002b0e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	4a89      	ldr	r2, [pc, #548]	; (8002d48 <HAL_UART_IRQHandler+0x248>)
 8002b24:	4013      	ands	r3, r2
 8002b26:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d112      	bne.n	8002b54 <HAL_UART_IRQHandler+0x54>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	2220      	movs	r2, #32
 8002b32:	4013      	ands	r3, r2
 8002b34:	d00e      	beq.n	8002b54 <HAL_UART_IRQHandler+0x54>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	2220      	movs	r2, #32
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	d00a      	beq.n	8002b54 <HAL_UART_IRQHandler+0x54>
    {
      if (huart->RxISR != NULL)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d100      	bne.n	8002b48 <HAL_UART_IRQHandler+0x48>
 8002b46:	e0f7      	b.n	8002d38 <HAL_UART_IRQHandler+0x238>
      {
        huart->RxISR(huart);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	0010      	movs	r0, r2
 8002b50:	4798      	blx	r3
      }
      return;
 8002b52:	e0f1      	b.n	8002d38 <HAL_UART_IRQHandler+0x238>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d100      	bne.n	8002b5c <HAL_UART_IRQHandler+0x5c>
 8002b5a:	e0cd      	b.n	8002cf8 <HAL_UART_IRQHandler+0x1f8>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	4013      	ands	r3, r2
 8002b62:	d105      	bne.n	8002b70 <HAL_UART_IRQHandler+0x70>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8002b64:	69ba      	ldr	r2, [r7, #24]
 8002b66:	2390      	movs	r3, #144	; 0x90
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	d100      	bne.n	8002b70 <HAL_UART_IRQHandler+0x70>
 8002b6e:	e0c3      	b.n	8002cf8 <HAL_UART_IRQHandler+0x1f8>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	2201      	movs	r2, #1
 8002b74:	4013      	ands	r3, r2
 8002b76:	d00e      	beq.n	8002b96 <HAL_UART_IRQHandler+0x96>
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	2380      	movs	r3, #128	; 0x80
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	4013      	ands	r3, r2
 8002b80:	d009      	beq.n	8002b96 <HAL_UART_IRQHandler+0x96>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2201      	movs	r2, #1
 8002b88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b8e:	2201      	movs	r2, #1
 8002b90:	431a      	orrs	r2, r3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	2202      	movs	r2, #2
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	d00d      	beq.n	8002bba <HAL_UART_IRQHandler+0xba>
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	d009      	beq.n	8002bba <HAL_UART_IRQHandler+0xba>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2202      	movs	r2, #2
 8002bac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002bb2:	2204      	movs	r2, #4
 8002bb4:	431a      	orrs	r2, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	2204      	movs	r2, #4
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	d00d      	beq.n	8002bde <HAL_UART_IRQHandler+0xde>
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	d009      	beq.n	8002bde <HAL_UART_IRQHandler+0xde>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2204      	movs	r2, #4
 8002bd0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	431a      	orrs	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	2208      	movs	r2, #8
 8002be2:	4013      	ands	r3, r2
 8002be4:	d011      	beq.n	8002c0a <HAL_UART_IRQHandler+0x10a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002be6:	69bb      	ldr	r3, [r7, #24]
 8002be8:	2220      	movs	r2, #32
 8002bea:	4013      	ands	r3, r2
 8002bec:	d103      	bne.n	8002bf6 <HAL_UART_IRQHandler+0xf6>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002bf4:	d009      	beq.n	8002c0a <HAL_UART_IRQHandler+0x10a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2208      	movs	r2, #8
 8002bfc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c02:	2208      	movs	r2, #8
 8002c04:	431a      	orrs	r2, r3
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002c0a:	69fa      	ldr	r2, [r7, #28]
 8002c0c:	2380      	movs	r3, #128	; 0x80
 8002c0e:	011b      	lsls	r3, r3, #4
 8002c10:	4013      	ands	r3, r2
 8002c12:	d00f      	beq.n	8002c34 <HAL_UART_IRQHandler+0x134>
 8002c14:	69ba      	ldr	r2, [r7, #24]
 8002c16:	2380      	movs	r3, #128	; 0x80
 8002c18:	04db      	lsls	r3, r3, #19
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	d00a      	beq.n	8002c34 <HAL_UART_IRQHandler+0x134>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2280      	movs	r2, #128	; 0x80
 8002c24:	0112      	lsls	r2, r2, #4
 8002c26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c2c:	2220      	movs	r2, #32
 8002c2e:	431a      	orrs	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d100      	bne.n	8002c3e <HAL_UART_IRQHandler+0x13e>
 8002c3c:	e07e      	b.n	8002d3c <HAL_UART_IRQHandler+0x23c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	2220      	movs	r2, #32
 8002c42:	4013      	ands	r3, r2
 8002c44:	d00c      	beq.n	8002c60 <HAL_UART_IRQHandler+0x160>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	2220      	movs	r2, #32
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	d008      	beq.n	8002c60 <HAL_UART_IRQHandler+0x160>
      {
        if (huart->RxISR != NULL)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d004      	beq.n	8002c60 <HAL_UART_IRQHandler+0x160>
        {
          huart->RxISR(huart);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	0010      	movs	r0, r2
 8002c5e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c64:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	2240      	movs	r2, #64	; 0x40
 8002c6e:	4013      	ands	r3, r2
 8002c70:	2b40      	cmp	r3, #64	; 0x40
 8002c72:	d003      	beq.n	8002c7c <HAL_UART_IRQHandler+0x17c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2228      	movs	r2, #40	; 0x28
 8002c78:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002c7a:	d033      	beq.n	8002ce4 <HAL_UART_IRQHandler+0x1e4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	0018      	movs	r0, r3
 8002c80:	f000 fb74 	bl	800336c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	2240      	movs	r2, #64	; 0x40
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	2b40      	cmp	r3, #64	; 0x40
 8002c90:	d123      	bne.n	8002cda <HAL_UART_IRQHandler+0x1da>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	2140      	movs	r1, #64	; 0x40
 8002c9e:	438a      	bics	r2, r1
 8002ca0:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d012      	beq.n	8002cd0 <HAL_UART_IRQHandler+0x1d0>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002cae:	4a27      	ldr	r2, [pc, #156]	; (8002d4c <HAL_UART_IRQHandler+0x24c>)
 8002cb0:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002cb6:	0018      	movs	r0, r3
 8002cb8:	f7fe f94a 	bl	8000f50 <HAL_DMA_Abort_IT>
 8002cbc:	1e03      	subs	r3, r0, #0
 8002cbe:	d019      	beq.n	8002cf4 <HAL_UART_IRQHandler+0x1f4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002cc4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002cca:	0018      	movs	r0, r3
 8002ccc:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cce:	e011      	b.n	8002cf4 <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	0018      	movs	r0, r3
 8002cd4:	f000 f844 	bl	8002d60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cd8:	e00c      	b.n	8002cf4 <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	0018      	movs	r0, r3
 8002cde:	f000 f83f 	bl	8002d60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ce2:	e007      	b.n	8002cf4 <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	0018      	movs	r0, r3
 8002ce8:	f000 f83a 	bl	8002d60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8002cf2:	e023      	b.n	8002d3c <HAL_UART_IRQHandler+0x23c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cf4:	46c0      	nop			; (mov r8, r8)
    return;
 8002cf6:	e021      	b.n	8002d3c <HAL_UART_IRQHandler+0x23c>
    return;
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	2280      	movs	r2, #128	; 0x80
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	d00d      	beq.n	8002d1c <HAL_UART_IRQHandler+0x21c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	2280      	movs	r2, #128	; 0x80
 8002d04:	4013      	ands	r3, r2
 8002d06:	d009      	beq.n	8002d1c <HAL_UART_IRQHandler+0x21c>
  {
    if (huart->TxISR != NULL)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d017      	beq.n	8002d40 <HAL_UART_IRQHandler+0x240>
    {
      huart->TxISR(huart);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	0010      	movs	r0, r2
 8002d18:	4798      	blx	r3
    }
    return;
 8002d1a:	e011      	b.n	8002d40 <HAL_UART_IRQHandler+0x240>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	2240      	movs	r2, #64	; 0x40
 8002d20:	4013      	ands	r3, r2
 8002d22:	d00e      	beq.n	8002d42 <HAL_UART_IRQHandler+0x242>
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	2240      	movs	r2, #64	; 0x40
 8002d28:	4013      	ands	r3, r2
 8002d2a:	d00a      	beq.n	8002d42 <HAL_UART_IRQHandler+0x242>
  {
    UART_EndTransmit_IT(huart);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	0018      	movs	r0, r3
 8002d30:	f000 fb53 	bl	80033da <UART_EndTransmit_IT>
    return;
 8002d34:	46c0      	nop			; (mov r8, r8)
 8002d36:	e004      	b.n	8002d42 <HAL_UART_IRQHandler+0x242>
      return;
 8002d38:	46c0      	nop			; (mov r8, r8)
 8002d3a:	e002      	b.n	8002d42 <HAL_UART_IRQHandler+0x242>
    return;
 8002d3c:	46c0      	nop			; (mov r8, r8)
 8002d3e:	e000      	b.n	8002d42 <HAL_UART_IRQHandler+0x242>
    return;
 8002d40:	46c0      	nop			; (mov r8, r8)
  }

}
 8002d42:	46bd      	mov	sp, r7
 8002d44:	b008      	add	sp, #32
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	0000080f 	.word	0x0000080f
 8002d4c:	080033ad 	.word	0x080033ad

08002d50 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002d58:	46c0      	nop			; (mov r8, r8)
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	b002      	add	sp, #8
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002d68:	46c0      	nop			; (mov r8, r8)
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	b002      	add	sp, #8
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b088      	sub	sp, #32
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d7c:	2317      	movs	r3, #23
 8002d7e:	18fb      	adds	r3, r7, r3
 8002d80:	2200      	movs	r2, #0
 8002d82:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	689a      	ldr	r2, [r3, #8]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	691b      	ldr	r3, [r3, #16]
 8002d8c:	431a      	orrs	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	431a      	orrs	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	69db      	ldr	r3, [r3, #28]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4aad      	ldr	r2, [pc, #692]	; (8003058 <UART_SetConfig+0x2e8>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	0019      	movs	r1, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	693a      	ldr	r2, [r7, #16]
 8002dae:	430a      	orrs	r2, r1
 8002db0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	4aa8      	ldr	r2, [pc, #672]	; (800305c <UART_SetConfig+0x2ec>)
 8002dba:	4013      	ands	r3, r2
 8002dbc:	0019      	movs	r1, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	68da      	ldr	r2, [r3, #12]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	699b      	ldr	r3, [r3, #24]
 8002dce:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	693a      	ldr	r2, [r7, #16]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	4a9f      	ldr	r2, [pc, #636]	; (8003060 <UART_SetConfig+0x2f0>)
 8002de2:	4013      	ands	r3, r2
 8002de4:	0019      	movs	r1, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	693a      	ldr	r2, [r7, #16]
 8002dec:	430a      	orrs	r2, r1
 8002dee:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a9b      	ldr	r2, [pc, #620]	; (8003064 <UART_SetConfig+0x2f4>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d125      	bne.n	8002e46 <UART_SetConfig+0xd6>
 8002dfa:	4b9b      	ldr	r3, [pc, #620]	; (8003068 <UART_SetConfig+0x2f8>)
 8002dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfe:	2203      	movs	r2, #3
 8002e00:	4013      	ands	r3, r2
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d00f      	beq.n	8002e26 <UART_SetConfig+0xb6>
 8002e06:	d304      	bcc.n	8002e12 <UART_SetConfig+0xa2>
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d011      	beq.n	8002e30 <UART_SetConfig+0xc0>
 8002e0c:	2b03      	cmp	r3, #3
 8002e0e:	d005      	beq.n	8002e1c <UART_SetConfig+0xac>
 8002e10:	e013      	b.n	8002e3a <UART_SetConfig+0xca>
 8002e12:	231f      	movs	r3, #31
 8002e14:	18fb      	adds	r3, r7, r3
 8002e16:	2200      	movs	r2, #0
 8002e18:	701a      	strb	r2, [r3, #0]
 8002e1a:	e022      	b.n	8002e62 <UART_SetConfig+0xf2>
 8002e1c:	231f      	movs	r3, #31
 8002e1e:	18fb      	adds	r3, r7, r3
 8002e20:	2202      	movs	r2, #2
 8002e22:	701a      	strb	r2, [r3, #0]
 8002e24:	e01d      	b.n	8002e62 <UART_SetConfig+0xf2>
 8002e26:	231f      	movs	r3, #31
 8002e28:	18fb      	adds	r3, r7, r3
 8002e2a:	2204      	movs	r2, #4
 8002e2c:	701a      	strb	r2, [r3, #0]
 8002e2e:	e018      	b.n	8002e62 <UART_SetConfig+0xf2>
 8002e30:	231f      	movs	r3, #31
 8002e32:	18fb      	adds	r3, r7, r3
 8002e34:	2208      	movs	r2, #8
 8002e36:	701a      	strb	r2, [r3, #0]
 8002e38:	e013      	b.n	8002e62 <UART_SetConfig+0xf2>
 8002e3a:	231f      	movs	r3, #31
 8002e3c:	18fb      	adds	r3, r7, r3
 8002e3e:	2210      	movs	r2, #16
 8002e40:	701a      	strb	r2, [r3, #0]
 8002e42:	46c0      	nop			; (mov r8, r8)
 8002e44:	e00d      	b.n	8002e62 <UART_SetConfig+0xf2>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a88      	ldr	r2, [pc, #544]	; (800306c <UART_SetConfig+0x2fc>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d104      	bne.n	8002e5a <UART_SetConfig+0xea>
 8002e50:	231f      	movs	r3, #31
 8002e52:	18fb      	adds	r3, r7, r3
 8002e54:	2200      	movs	r2, #0
 8002e56:	701a      	strb	r2, [r3, #0]
 8002e58:	e003      	b.n	8002e62 <UART_SetConfig+0xf2>
 8002e5a:	231f      	movs	r3, #31
 8002e5c:	18fb      	adds	r3, r7, r3
 8002e5e:	2210      	movs	r2, #16
 8002e60:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	69da      	ldr	r2, [r3, #28]
 8002e66:	2380      	movs	r3, #128	; 0x80
 8002e68:	021b      	lsls	r3, r3, #8
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d000      	beq.n	8002e70 <UART_SetConfig+0x100>
 8002e6e:	e07d      	b.n	8002f6c <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 8002e70:	231f      	movs	r3, #31
 8002e72:	18fb      	adds	r3, r7, r3
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d01c      	beq.n	8002eb4 <UART_SetConfig+0x144>
 8002e7a:	dc02      	bgt.n	8002e82 <UART_SetConfig+0x112>
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d005      	beq.n	8002e8c <UART_SetConfig+0x11c>
 8002e80:	e04b      	b.n	8002f1a <UART_SetConfig+0x1aa>
 8002e82:	2b04      	cmp	r3, #4
 8002e84:	d025      	beq.n	8002ed2 <UART_SetConfig+0x162>
 8002e86:	2b08      	cmp	r3, #8
 8002e88:	d037      	beq.n	8002efa <UART_SetConfig+0x18a>
 8002e8a:	e046      	b.n	8002f1a <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e8c:	f7fe feea 	bl	8001c64 <HAL_RCC_GetPCLK1Freq>
 8002e90:	0003      	movs	r3, r0
 8002e92:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	005a      	lsls	r2, r3, #1
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	085b      	lsrs	r3, r3, #1
 8002e9e:	18d2      	adds	r2, r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	0019      	movs	r1, r3
 8002ea6:	0010      	movs	r0, r2
 8002ea8:	f7fd f936 	bl	8000118 <__udivsi3>
 8002eac:	0003      	movs	r3, r0
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	61bb      	str	r3, [r7, #24]
        break;
 8002eb2:	e037      	b.n	8002f24 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	085b      	lsrs	r3, r3, #1
 8002eba:	4a6d      	ldr	r2, [pc, #436]	; (8003070 <UART_SetConfig+0x300>)
 8002ebc:	189a      	adds	r2, r3, r2
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	0019      	movs	r1, r3
 8002ec4:	0010      	movs	r0, r2
 8002ec6:	f7fd f927 	bl	8000118 <__udivsi3>
 8002eca:	0003      	movs	r3, r0
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	61bb      	str	r3, [r7, #24]
        break;
 8002ed0:	e028      	b.n	8002f24 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ed2:	f7fe fe59 	bl	8001b88 <HAL_RCC_GetSysClockFreq>
 8002ed6:	0003      	movs	r3, r0
 8002ed8:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	005a      	lsls	r2, r3, #1
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	085b      	lsrs	r3, r3, #1
 8002ee4:	18d2      	adds	r2, r2, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	0019      	movs	r1, r3
 8002eec:	0010      	movs	r0, r2
 8002eee:	f7fd f913 	bl	8000118 <__udivsi3>
 8002ef2:	0003      	movs	r3, r0
 8002ef4:	b29b      	uxth	r3, r3
 8002ef6:	61bb      	str	r3, [r7, #24]
        break;
 8002ef8:	e014      	b.n	8002f24 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	085b      	lsrs	r3, r3, #1
 8002f00:	2280      	movs	r2, #128	; 0x80
 8002f02:	0252      	lsls	r2, r2, #9
 8002f04:	189a      	adds	r2, r3, r2
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	0019      	movs	r1, r3
 8002f0c:	0010      	movs	r0, r2
 8002f0e:	f7fd f903 	bl	8000118 <__udivsi3>
 8002f12:	0003      	movs	r3, r0
 8002f14:	b29b      	uxth	r3, r3
 8002f16:	61bb      	str	r3, [r7, #24]
        break;
 8002f18:	e004      	b.n	8002f24 <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 8002f1a:	2317      	movs	r3, #23
 8002f1c:	18fb      	adds	r3, r7, r3
 8002f1e:	2201      	movs	r2, #1
 8002f20:	701a      	strb	r2, [r3, #0]
        break;
 8002f22:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	2b0f      	cmp	r3, #15
 8002f28:	d91b      	bls.n	8002f62 <UART_SetConfig+0x1f2>
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	4a51      	ldr	r2, [pc, #324]	; (8003074 <UART_SetConfig+0x304>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d817      	bhi.n	8002f62 <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f32:	69bb      	ldr	r3, [r7, #24]
 8002f34:	b29a      	uxth	r2, r3
 8002f36:	200a      	movs	r0, #10
 8002f38:	183b      	adds	r3, r7, r0
 8002f3a:	210f      	movs	r1, #15
 8002f3c:	438a      	bics	r2, r1
 8002f3e:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f40:	69bb      	ldr	r3, [r7, #24]
 8002f42:	085b      	lsrs	r3, r3, #1
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	2207      	movs	r2, #7
 8002f48:	4013      	ands	r3, r2
 8002f4a:	b299      	uxth	r1, r3
 8002f4c:	183b      	adds	r3, r7, r0
 8002f4e:	183a      	adds	r2, r7, r0
 8002f50:	8812      	ldrh	r2, [r2, #0]
 8002f52:	430a      	orrs	r2, r1
 8002f54:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	183a      	adds	r2, r7, r0
 8002f5c:	8812      	ldrh	r2, [r2, #0]
 8002f5e:	60da      	str	r2, [r3, #12]
 8002f60:	e06c      	b.n	800303c <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8002f62:	2317      	movs	r3, #23
 8002f64:	18fb      	adds	r3, r7, r3
 8002f66:	2201      	movs	r2, #1
 8002f68:	701a      	strb	r2, [r3, #0]
 8002f6a:	e067      	b.n	800303c <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 8002f6c:	231f      	movs	r3, #31
 8002f6e:	18fb      	adds	r3, r7, r3
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d01b      	beq.n	8002fae <UART_SetConfig+0x23e>
 8002f76:	dc02      	bgt.n	8002f7e <UART_SetConfig+0x20e>
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d005      	beq.n	8002f88 <UART_SetConfig+0x218>
 8002f7c:	e049      	b.n	8003012 <UART_SetConfig+0x2a2>
 8002f7e:	2b04      	cmp	r3, #4
 8002f80:	d024      	beq.n	8002fcc <UART_SetConfig+0x25c>
 8002f82:	2b08      	cmp	r3, #8
 8002f84:	d035      	beq.n	8002ff2 <UART_SetConfig+0x282>
 8002f86:	e044      	b.n	8003012 <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f88:	f7fe fe6c 	bl	8001c64 <HAL_RCC_GetPCLK1Freq>
 8002f8c:	0003      	movs	r3, r0
 8002f8e:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	085a      	lsrs	r2, r3, #1
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	18d2      	adds	r2, r2, r3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	0019      	movs	r1, r3
 8002fa0:	0010      	movs	r0, r2
 8002fa2:	f7fd f8b9 	bl	8000118 <__udivsi3>
 8002fa6:	0003      	movs	r3, r0
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	61bb      	str	r3, [r7, #24]
        break;
 8002fac:	e036      	b.n	800301c <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	085b      	lsrs	r3, r3, #1
 8002fb4:	4a30      	ldr	r2, [pc, #192]	; (8003078 <UART_SetConfig+0x308>)
 8002fb6:	189a      	adds	r2, r3, r2
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	0019      	movs	r1, r3
 8002fbe:	0010      	movs	r0, r2
 8002fc0:	f7fd f8aa 	bl	8000118 <__udivsi3>
 8002fc4:	0003      	movs	r3, r0
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	61bb      	str	r3, [r7, #24]
        break;
 8002fca:	e027      	b.n	800301c <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002fcc:	f7fe fddc 	bl	8001b88 <HAL_RCC_GetSysClockFreq>
 8002fd0:	0003      	movs	r3, r0
 8002fd2:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	085a      	lsrs	r2, r3, #1
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	18d2      	adds	r2, r2, r3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	0019      	movs	r1, r3
 8002fe4:	0010      	movs	r0, r2
 8002fe6:	f7fd f897 	bl	8000118 <__udivsi3>
 8002fea:	0003      	movs	r3, r0
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	61bb      	str	r3, [r7, #24]
        break;
 8002ff0:	e014      	b.n	800301c <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	085b      	lsrs	r3, r3, #1
 8002ff8:	2280      	movs	r2, #128	; 0x80
 8002ffa:	0212      	lsls	r2, r2, #8
 8002ffc:	189a      	adds	r2, r3, r2
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	0019      	movs	r1, r3
 8003004:	0010      	movs	r0, r2
 8003006:	f7fd f887 	bl	8000118 <__udivsi3>
 800300a:	0003      	movs	r3, r0
 800300c:	b29b      	uxth	r3, r3
 800300e:	61bb      	str	r3, [r7, #24]
        break;
 8003010:	e004      	b.n	800301c <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 8003012:	2317      	movs	r3, #23
 8003014:	18fb      	adds	r3, r7, r3
 8003016:	2201      	movs	r2, #1
 8003018:	701a      	strb	r2, [r3, #0]
        break;
 800301a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	2b0f      	cmp	r3, #15
 8003020:	d908      	bls.n	8003034 <UART_SetConfig+0x2c4>
 8003022:	69bb      	ldr	r3, [r7, #24]
 8003024:	4a13      	ldr	r2, [pc, #76]	; (8003074 <UART_SetConfig+0x304>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d804      	bhi.n	8003034 <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	69ba      	ldr	r2, [r7, #24]
 8003030:	60da      	str	r2, [r3, #12]
 8003032:	e003      	b.n	800303c <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8003034:	2317      	movs	r3, #23
 8003036:	18fb      	adds	r3, r7, r3
 8003038:	2201      	movs	r2, #1
 800303a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003048:	2317      	movs	r3, #23
 800304a:	18fb      	adds	r3, r7, r3
 800304c:	781b      	ldrb	r3, [r3, #0]
}
 800304e:	0018      	movs	r0, r3
 8003050:	46bd      	mov	sp, r7
 8003052:	b008      	add	sp, #32
 8003054:	bd80      	pop	{r7, pc}
 8003056:	46c0      	nop			; (mov r8, r8)
 8003058:	ffff69f3 	.word	0xffff69f3
 800305c:	ffffcfff 	.word	0xffffcfff
 8003060:	fffff4ff 	.word	0xfffff4ff
 8003064:	40013800 	.word	0x40013800
 8003068:	40021000 	.word	0x40021000
 800306c:	40004400 	.word	0x40004400
 8003070:	00f42400 	.word	0x00f42400
 8003074:	0000ffff 	.word	0x0000ffff
 8003078:	007a1200 	.word	0x007a1200

0800307c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003088:	2201      	movs	r2, #1
 800308a:	4013      	ands	r3, r2
 800308c:	d00b      	beq.n	80030a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	4a4a      	ldr	r2, [pc, #296]	; (80031c0 <UART_AdvFeatureConfig+0x144>)
 8003096:	4013      	ands	r3, r2
 8003098:	0019      	movs	r1, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030aa:	2202      	movs	r2, #2
 80030ac:	4013      	ands	r3, r2
 80030ae:	d00b      	beq.n	80030c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	4a43      	ldr	r2, [pc, #268]	; (80031c4 <UART_AdvFeatureConfig+0x148>)
 80030b8:	4013      	ands	r3, r2
 80030ba:	0019      	movs	r1, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030cc:	2204      	movs	r2, #4
 80030ce:	4013      	ands	r3, r2
 80030d0:	d00b      	beq.n	80030ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	4a3b      	ldr	r2, [pc, #236]	; (80031c8 <UART_AdvFeatureConfig+0x14c>)
 80030da:	4013      	ands	r3, r2
 80030dc:	0019      	movs	r1, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	430a      	orrs	r2, r1
 80030e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ee:	2208      	movs	r2, #8
 80030f0:	4013      	ands	r3, r2
 80030f2:	d00b      	beq.n	800310c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	4a34      	ldr	r2, [pc, #208]	; (80031cc <UART_AdvFeatureConfig+0x150>)
 80030fc:	4013      	ands	r3, r2
 80030fe:	0019      	movs	r1, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	430a      	orrs	r2, r1
 800310a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003110:	2210      	movs	r2, #16
 8003112:	4013      	ands	r3, r2
 8003114:	d00b      	beq.n	800312e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	4a2c      	ldr	r2, [pc, #176]	; (80031d0 <UART_AdvFeatureConfig+0x154>)
 800311e:	4013      	ands	r3, r2
 8003120:	0019      	movs	r1, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	430a      	orrs	r2, r1
 800312c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003132:	2220      	movs	r2, #32
 8003134:	4013      	ands	r3, r2
 8003136:	d00b      	beq.n	8003150 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	4a25      	ldr	r2, [pc, #148]	; (80031d4 <UART_AdvFeatureConfig+0x158>)
 8003140:	4013      	ands	r3, r2
 8003142:	0019      	movs	r1, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	430a      	orrs	r2, r1
 800314e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003154:	2240      	movs	r2, #64	; 0x40
 8003156:	4013      	ands	r3, r2
 8003158:	d01d      	beq.n	8003196 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	4a1d      	ldr	r2, [pc, #116]	; (80031d8 <UART_AdvFeatureConfig+0x15c>)
 8003162:	4013      	ands	r3, r2
 8003164:	0019      	movs	r1, r3
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003176:	2380      	movs	r3, #128	; 0x80
 8003178:	035b      	lsls	r3, r3, #13
 800317a:	429a      	cmp	r2, r3
 800317c:	d10b      	bne.n	8003196 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	4a15      	ldr	r2, [pc, #84]	; (80031dc <UART_AdvFeatureConfig+0x160>)
 8003186:	4013      	ands	r3, r2
 8003188:	0019      	movs	r1, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	430a      	orrs	r2, r1
 8003194:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319a:	2280      	movs	r2, #128	; 0x80
 800319c:	4013      	ands	r3, r2
 800319e:	d00b      	beq.n	80031b8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	4a0e      	ldr	r2, [pc, #56]	; (80031e0 <UART_AdvFeatureConfig+0x164>)
 80031a8:	4013      	ands	r3, r2
 80031aa:	0019      	movs	r1, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	430a      	orrs	r2, r1
 80031b6:	605a      	str	r2, [r3, #4]
  }
}
 80031b8:	46c0      	nop			; (mov r8, r8)
 80031ba:	46bd      	mov	sp, r7
 80031bc:	b002      	add	sp, #8
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	fffdffff 	.word	0xfffdffff
 80031c4:	fffeffff 	.word	0xfffeffff
 80031c8:	fffbffff 	.word	0xfffbffff
 80031cc:	ffff7fff 	.word	0xffff7fff
 80031d0:	ffffefff 	.word	0xffffefff
 80031d4:	ffffdfff 	.word	0xffffdfff
 80031d8:	ffefffff 	.word	0xffefffff
 80031dc:	ff9fffff 	.word	0xff9fffff
 80031e0:	fff7ffff 	.word	0xfff7ffff

080031e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b086      	sub	sp, #24
 80031e8:	af02      	add	r7, sp, #8
 80031ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2200      	movs	r2, #0
 80031f0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80031f2:	f7fd fdc5 	bl	8000d80 <HAL_GetTick>
 80031f6:	0003      	movs	r3, r0
 80031f8:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2208      	movs	r2, #8
 8003202:	4013      	ands	r3, r2
 8003204:	2b08      	cmp	r3, #8
 8003206:	d10d      	bne.n	8003224 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003208:	68fa      	ldr	r2, [r7, #12]
 800320a:	2380      	movs	r3, #128	; 0x80
 800320c:	0399      	lsls	r1, r3, #14
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	4b16      	ldr	r3, [pc, #88]	; (800326c <UART_CheckIdleState+0x88>)
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	0013      	movs	r3, r2
 8003216:	2200      	movs	r2, #0
 8003218:	f000 f82a 	bl	8003270 <UART_WaitOnFlagUntilTimeout>
 800321c:	1e03      	subs	r3, r0, #0
 800321e:	d001      	beq.n	8003224 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003220:	2303      	movs	r3, #3
 8003222:	e01f      	b.n	8003264 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	2204      	movs	r2, #4
 800322c:	4013      	ands	r3, r2
 800322e:	2b04      	cmp	r3, #4
 8003230:	d10d      	bne.n	800324e <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003232:	68fa      	ldr	r2, [r7, #12]
 8003234:	2380      	movs	r3, #128	; 0x80
 8003236:	03d9      	lsls	r1, r3, #15
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	4b0c      	ldr	r3, [pc, #48]	; (800326c <UART_CheckIdleState+0x88>)
 800323c:	9300      	str	r3, [sp, #0]
 800323e:	0013      	movs	r3, r2
 8003240:	2200      	movs	r2, #0
 8003242:	f000 f815 	bl	8003270 <UART_WaitOnFlagUntilTimeout>
 8003246:	1e03      	subs	r3, r0, #0
 8003248:	d001      	beq.n	800324e <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	e00a      	b.n	8003264 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2220      	movs	r2, #32
 8003252:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2220      	movs	r2, #32
 8003258:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2270      	movs	r2, #112	; 0x70
 800325e:	2100      	movs	r1, #0
 8003260:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003262:	2300      	movs	r3, #0
}
 8003264:	0018      	movs	r0, r3
 8003266:	46bd      	mov	sp, r7
 8003268:	b004      	add	sp, #16
 800326a:	bd80      	pop	{r7, pc}
 800326c:	01ffffff 	.word	0x01ffffff

08003270 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	603b      	str	r3, [r7, #0]
 800327c:	1dfb      	adds	r3, r7, #7
 800327e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003280:	e05d      	b.n	800333e <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003282:	69bb      	ldr	r3, [r7, #24]
 8003284:	3301      	adds	r3, #1
 8003286:	d05a      	beq.n	800333e <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003288:	f7fd fd7a 	bl	8000d80 <HAL_GetTick>
 800328c:	0002      	movs	r2, r0
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	69ba      	ldr	r2, [r7, #24]
 8003294:	429a      	cmp	r2, r3
 8003296:	d302      	bcc.n	800329e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d11b      	bne.n	80032d6 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	492f      	ldr	r1, [pc, #188]	; (8003368 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80032aa:	400a      	ands	r2, r1
 80032ac:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	689a      	ldr	r2, [r3, #8]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2101      	movs	r1, #1
 80032ba:	438a      	bics	r2, r1
 80032bc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2220      	movs	r2, #32
 80032c2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2220      	movs	r2, #32
 80032c8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2270      	movs	r2, #112	; 0x70
 80032ce:	2100      	movs	r1, #0
 80032d0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e043      	b.n	800335e <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2204      	movs	r2, #4
 80032de:	4013      	ands	r3, r2
 80032e0:	d02d      	beq.n	800333e <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	69da      	ldr	r2, [r3, #28]
 80032e8:	2380      	movs	r3, #128	; 0x80
 80032ea:	011b      	lsls	r3, r3, #4
 80032ec:	401a      	ands	r2, r3
 80032ee:	2380      	movs	r3, #128	; 0x80
 80032f0:	011b      	lsls	r3, r3, #4
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d123      	bne.n	800333e <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	2280      	movs	r2, #128	; 0x80
 80032fc:	0112      	lsls	r2, r2, #4
 80032fe:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4917      	ldr	r1, [pc, #92]	; (8003368 <UART_WaitOnFlagUntilTimeout+0xf8>)
 800330c:	400a      	ands	r2, r1
 800330e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689a      	ldr	r2, [r3, #8]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2101      	movs	r1, #1
 800331c:	438a      	bics	r2, r1
 800331e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2220      	movs	r2, #32
 8003324:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2220      	movs	r2, #32
 800332a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2220      	movs	r2, #32
 8003330:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2270      	movs	r2, #112	; 0x70
 8003336:	2100      	movs	r1, #0
 8003338:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e00f      	b.n	800335e <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	69db      	ldr	r3, [r3, #28]
 8003344:	68ba      	ldr	r2, [r7, #8]
 8003346:	4013      	ands	r3, r2
 8003348:	68ba      	ldr	r2, [r7, #8]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	425a      	negs	r2, r3
 800334e:	4153      	adcs	r3, r2
 8003350:	b2db      	uxtb	r3, r3
 8003352:	001a      	movs	r2, r3
 8003354:	1dfb      	adds	r3, r7, #7
 8003356:	781b      	ldrb	r3, [r3, #0]
 8003358:	429a      	cmp	r2, r3
 800335a:	d092      	beq.n	8003282 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800335c:	2300      	movs	r3, #0
}
 800335e:	0018      	movs	r0, r3
 8003360:	46bd      	mov	sp, r7
 8003362:	b004      	add	sp, #16
 8003364:	bd80      	pop	{r7, pc}
 8003366:	46c0      	nop			; (mov r8, r8)
 8003368:	fffffe5f 	.word	0xfffffe5f

0800336c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	490a      	ldr	r1, [pc, #40]	; (80033a8 <UART_EndRxTransfer+0x3c>)
 8003380:	400a      	ands	r2, r1
 8003382:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689a      	ldr	r2, [r3, #8]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2101      	movs	r1, #1
 8003390:	438a      	bics	r2, r1
 8003392:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2220      	movs	r2, #32
 8003398:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	661a      	str	r2, [r3, #96]	; 0x60
}
 80033a0:	46c0      	nop			; (mov r8, r8)
 80033a2:	46bd      	mov	sp, r7
 80033a4:	b002      	add	sp, #8
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	fffffedf 	.word	0xfffffedf

080033ac <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	225a      	movs	r2, #90	; 0x5a
 80033be:	2100      	movs	r1, #0
 80033c0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2252      	movs	r2, #82	; 0x52
 80033c6:	2100      	movs	r1, #0
 80033c8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	0018      	movs	r0, r3
 80033ce:	f7ff fcc7 	bl	8002d60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80033d2:	46c0      	nop			; (mov r8, r8)
 80033d4:	46bd      	mov	sp, r7
 80033d6:	b004      	add	sp, #16
 80033d8:	bd80      	pop	{r7, pc}

080033da <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	b082      	sub	sp, #8
 80033de:	af00      	add	r7, sp, #0
 80033e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2140      	movs	r1, #64	; 0x40
 80033ee:	438a      	bics	r2, r1
 80033f0:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2220      	movs	r2, #32
 80033f6:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	0018      	movs	r0, r3
 8003402:	f7ff fca5 	bl	8002d50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003406:	46c0      	nop			; (mov r8, r8)
 8003408:	46bd      	mov	sp, r7
 800340a:	b002      	add	sp, #8
 800340c:	bd80      	pop	{r7, pc}
	...

08003410 <__errno>:
 8003410:	4b01      	ldr	r3, [pc, #4]	; (8003418 <__errno+0x8>)
 8003412:	6818      	ldr	r0, [r3, #0]
 8003414:	4770      	bx	lr
 8003416:	46c0      	nop			; (mov r8, r8)
 8003418:	2000000c 	.word	0x2000000c

0800341c <__libc_init_array>:
 800341c:	b570      	push	{r4, r5, r6, lr}
 800341e:	2600      	movs	r6, #0
 8003420:	4d0c      	ldr	r5, [pc, #48]	; (8003454 <__libc_init_array+0x38>)
 8003422:	4c0d      	ldr	r4, [pc, #52]	; (8003458 <__libc_init_array+0x3c>)
 8003424:	1b64      	subs	r4, r4, r5
 8003426:	10a4      	asrs	r4, r4, #2
 8003428:	42a6      	cmp	r6, r4
 800342a:	d109      	bne.n	8003440 <__libc_init_array+0x24>
 800342c:	2600      	movs	r6, #0
 800342e:	f000 fc29 	bl	8003c84 <_init>
 8003432:	4d0a      	ldr	r5, [pc, #40]	; (800345c <__libc_init_array+0x40>)
 8003434:	4c0a      	ldr	r4, [pc, #40]	; (8003460 <__libc_init_array+0x44>)
 8003436:	1b64      	subs	r4, r4, r5
 8003438:	10a4      	asrs	r4, r4, #2
 800343a:	42a6      	cmp	r6, r4
 800343c:	d105      	bne.n	800344a <__libc_init_array+0x2e>
 800343e:	bd70      	pop	{r4, r5, r6, pc}
 8003440:	00b3      	lsls	r3, r6, #2
 8003442:	58eb      	ldr	r3, [r5, r3]
 8003444:	4798      	blx	r3
 8003446:	3601      	adds	r6, #1
 8003448:	e7ee      	b.n	8003428 <__libc_init_array+0xc>
 800344a:	00b3      	lsls	r3, r6, #2
 800344c:	58eb      	ldr	r3, [r5, r3]
 800344e:	4798      	blx	r3
 8003450:	3601      	adds	r6, #1
 8003452:	e7f2      	b.n	800343a <__libc_init_array+0x1e>
 8003454:	08003d48 	.word	0x08003d48
 8003458:	08003d48 	.word	0x08003d48
 800345c:	08003d48 	.word	0x08003d48
 8003460:	08003d4c 	.word	0x08003d4c

08003464 <memset>:
 8003464:	0003      	movs	r3, r0
 8003466:	1812      	adds	r2, r2, r0
 8003468:	4293      	cmp	r3, r2
 800346a:	d100      	bne.n	800346e <memset+0xa>
 800346c:	4770      	bx	lr
 800346e:	7019      	strb	r1, [r3, #0]
 8003470:	3301      	adds	r3, #1
 8003472:	e7f9      	b.n	8003468 <memset+0x4>

08003474 <siprintf>:
 8003474:	b40e      	push	{r1, r2, r3}
 8003476:	b500      	push	{lr}
 8003478:	490b      	ldr	r1, [pc, #44]	; (80034a8 <siprintf+0x34>)
 800347a:	b09c      	sub	sp, #112	; 0x70
 800347c:	ab1d      	add	r3, sp, #116	; 0x74
 800347e:	9002      	str	r0, [sp, #8]
 8003480:	9006      	str	r0, [sp, #24]
 8003482:	9107      	str	r1, [sp, #28]
 8003484:	9104      	str	r1, [sp, #16]
 8003486:	4809      	ldr	r0, [pc, #36]	; (80034ac <siprintf+0x38>)
 8003488:	4909      	ldr	r1, [pc, #36]	; (80034b0 <siprintf+0x3c>)
 800348a:	cb04      	ldmia	r3!, {r2}
 800348c:	9105      	str	r1, [sp, #20]
 800348e:	6800      	ldr	r0, [r0, #0]
 8003490:	a902      	add	r1, sp, #8
 8003492:	9301      	str	r3, [sp, #4]
 8003494:	f000 f870 	bl	8003578 <_svfiprintf_r>
 8003498:	2300      	movs	r3, #0
 800349a:	9a02      	ldr	r2, [sp, #8]
 800349c:	7013      	strb	r3, [r2, #0]
 800349e:	b01c      	add	sp, #112	; 0x70
 80034a0:	bc08      	pop	{r3}
 80034a2:	b003      	add	sp, #12
 80034a4:	4718      	bx	r3
 80034a6:	46c0      	nop			; (mov r8, r8)
 80034a8:	7fffffff 	.word	0x7fffffff
 80034ac:	2000000c 	.word	0x2000000c
 80034b0:	ffff0208 	.word	0xffff0208

080034b4 <__ssputs_r>:
 80034b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034b6:	688e      	ldr	r6, [r1, #8]
 80034b8:	b085      	sub	sp, #20
 80034ba:	0007      	movs	r7, r0
 80034bc:	000c      	movs	r4, r1
 80034be:	9203      	str	r2, [sp, #12]
 80034c0:	9301      	str	r3, [sp, #4]
 80034c2:	429e      	cmp	r6, r3
 80034c4:	d83c      	bhi.n	8003540 <__ssputs_r+0x8c>
 80034c6:	2390      	movs	r3, #144	; 0x90
 80034c8:	898a      	ldrh	r2, [r1, #12]
 80034ca:	00db      	lsls	r3, r3, #3
 80034cc:	421a      	tst	r2, r3
 80034ce:	d034      	beq.n	800353a <__ssputs_r+0x86>
 80034d0:	2503      	movs	r5, #3
 80034d2:	6909      	ldr	r1, [r1, #16]
 80034d4:	6823      	ldr	r3, [r4, #0]
 80034d6:	1a5b      	subs	r3, r3, r1
 80034d8:	9302      	str	r3, [sp, #8]
 80034da:	6963      	ldr	r3, [r4, #20]
 80034dc:	9802      	ldr	r0, [sp, #8]
 80034de:	435d      	muls	r5, r3
 80034e0:	0feb      	lsrs	r3, r5, #31
 80034e2:	195d      	adds	r5, r3, r5
 80034e4:	9b01      	ldr	r3, [sp, #4]
 80034e6:	106d      	asrs	r5, r5, #1
 80034e8:	3301      	adds	r3, #1
 80034ea:	181b      	adds	r3, r3, r0
 80034ec:	42ab      	cmp	r3, r5
 80034ee:	d900      	bls.n	80034f2 <__ssputs_r+0x3e>
 80034f0:	001d      	movs	r5, r3
 80034f2:	0553      	lsls	r3, r2, #21
 80034f4:	d532      	bpl.n	800355c <__ssputs_r+0xa8>
 80034f6:	0029      	movs	r1, r5
 80034f8:	0038      	movs	r0, r7
 80034fa:	f000 fb23 	bl	8003b44 <_malloc_r>
 80034fe:	1e06      	subs	r6, r0, #0
 8003500:	d109      	bne.n	8003516 <__ssputs_r+0x62>
 8003502:	230c      	movs	r3, #12
 8003504:	603b      	str	r3, [r7, #0]
 8003506:	2340      	movs	r3, #64	; 0x40
 8003508:	2001      	movs	r0, #1
 800350a:	89a2      	ldrh	r2, [r4, #12]
 800350c:	4240      	negs	r0, r0
 800350e:	4313      	orrs	r3, r2
 8003510:	81a3      	strh	r3, [r4, #12]
 8003512:	b005      	add	sp, #20
 8003514:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003516:	9a02      	ldr	r2, [sp, #8]
 8003518:	6921      	ldr	r1, [r4, #16]
 800351a:	f000 faac 	bl	8003a76 <memcpy>
 800351e:	89a3      	ldrh	r3, [r4, #12]
 8003520:	4a14      	ldr	r2, [pc, #80]	; (8003574 <__ssputs_r+0xc0>)
 8003522:	401a      	ands	r2, r3
 8003524:	2380      	movs	r3, #128	; 0x80
 8003526:	4313      	orrs	r3, r2
 8003528:	81a3      	strh	r3, [r4, #12]
 800352a:	9b02      	ldr	r3, [sp, #8]
 800352c:	6126      	str	r6, [r4, #16]
 800352e:	18f6      	adds	r6, r6, r3
 8003530:	6026      	str	r6, [r4, #0]
 8003532:	6165      	str	r5, [r4, #20]
 8003534:	9e01      	ldr	r6, [sp, #4]
 8003536:	1aed      	subs	r5, r5, r3
 8003538:	60a5      	str	r5, [r4, #8]
 800353a:	9b01      	ldr	r3, [sp, #4]
 800353c:	429e      	cmp	r6, r3
 800353e:	d900      	bls.n	8003542 <__ssputs_r+0x8e>
 8003540:	9e01      	ldr	r6, [sp, #4]
 8003542:	0032      	movs	r2, r6
 8003544:	9903      	ldr	r1, [sp, #12]
 8003546:	6820      	ldr	r0, [r4, #0]
 8003548:	f000 fa9e 	bl	8003a88 <memmove>
 800354c:	68a3      	ldr	r3, [r4, #8]
 800354e:	2000      	movs	r0, #0
 8003550:	1b9b      	subs	r3, r3, r6
 8003552:	60a3      	str	r3, [r4, #8]
 8003554:	6823      	ldr	r3, [r4, #0]
 8003556:	199e      	adds	r6, r3, r6
 8003558:	6026      	str	r6, [r4, #0]
 800355a:	e7da      	b.n	8003512 <__ssputs_r+0x5e>
 800355c:	002a      	movs	r2, r5
 800355e:	0038      	movs	r0, r7
 8003560:	f000 fb4e 	bl	8003c00 <_realloc_r>
 8003564:	1e06      	subs	r6, r0, #0
 8003566:	d1e0      	bne.n	800352a <__ssputs_r+0x76>
 8003568:	6921      	ldr	r1, [r4, #16]
 800356a:	0038      	movs	r0, r7
 800356c:	f000 faa0 	bl	8003ab0 <_free_r>
 8003570:	e7c7      	b.n	8003502 <__ssputs_r+0x4e>
 8003572:	46c0      	nop			; (mov r8, r8)
 8003574:	fffffb7f 	.word	0xfffffb7f

08003578 <_svfiprintf_r>:
 8003578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800357a:	b0a1      	sub	sp, #132	; 0x84
 800357c:	9003      	str	r0, [sp, #12]
 800357e:	001d      	movs	r5, r3
 8003580:	898b      	ldrh	r3, [r1, #12]
 8003582:	000f      	movs	r7, r1
 8003584:	0016      	movs	r6, r2
 8003586:	061b      	lsls	r3, r3, #24
 8003588:	d511      	bpl.n	80035ae <_svfiprintf_r+0x36>
 800358a:	690b      	ldr	r3, [r1, #16]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d10e      	bne.n	80035ae <_svfiprintf_r+0x36>
 8003590:	2140      	movs	r1, #64	; 0x40
 8003592:	f000 fad7 	bl	8003b44 <_malloc_r>
 8003596:	6038      	str	r0, [r7, #0]
 8003598:	6138      	str	r0, [r7, #16]
 800359a:	2800      	cmp	r0, #0
 800359c:	d105      	bne.n	80035aa <_svfiprintf_r+0x32>
 800359e:	230c      	movs	r3, #12
 80035a0:	9a03      	ldr	r2, [sp, #12]
 80035a2:	3801      	subs	r0, #1
 80035a4:	6013      	str	r3, [r2, #0]
 80035a6:	b021      	add	sp, #132	; 0x84
 80035a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035aa:	2340      	movs	r3, #64	; 0x40
 80035ac:	617b      	str	r3, [r7, #20]
 80035ae:	2300      	movs	r3, #0
 80035b0:	ac08      	add	r4, sp, #32
 80035b2:	6163      	str	r3, [r4, #20]
 80035b4:	3320      	adds	r3, #32
 80035b6:	7663      	strb	r3, [r4, #25]
 80035b8:	3310      	adds	r3, #16
 80035ba:	76a3      	strb	r3, [r4, #26]
 80035bc:	9507      	str	r5, [sp, #28]
 80035be:	0035      	movs	r5, r6
 80035c0:	782b      	ldrb	r3, [r5, #0]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <_svfiprintf_r+0x52>
 80035c6:	2b25      	cmp	r3, #37	; 0x25
 80035c8:	d146      	bne.n	8003658 <_svfiprintf_r+0xe0>
 80035ca:	1bab      	subs	r3, r5, r6
 80035cc:	9305      	str	r3, [sp, #20]
 80035ce:	d00c      	beq.n	80035ea <_svfiprintf_r+0x72>
 80035d0:	0032      	movs	r2, r6
 80035d2:	0039      	movs	r1, r7
 80035d4:	9803      	ldr	r0, [sp, #12]
 80035d6:	f7ff ff6d 	bl	80034b4 <__ssputs_r>
 80035da:	1c43      	adds	r3, r0, #1
 80035dc:	d100      	bne.n	80035e0 <_svfiprintf_r+0x68>
 80035de:	e0ae      	b.n	800373e <_svfiprintf_r+0x1c6>
 80035e0:	6962      	ldr	r2, [r4, #20]
 80035e2:	9b05      	ldr	r3, [sp, #20]
 80035e4:	4694      	mov	ip, r2
 80035e6:	4463      	add	r3, ip
 80035e8:	6163      	str	r3, [r4, #20]
 80035ea:	782b      	ldrb	r3, [r5, #0]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d100      	bne.n	80035f2 <_svfiprintf_r+0x7a>
 80035f0:	e0a5      	b.n	800373e <_svfiprintf_r+0x1c6>
 80035f2:	2201      	movs	r2, #1
 80035f4:	2300      	movs	r3, #0
 80035f6:	4252      	negs	r2, r2
 80035f8:	6062      	str	r2, [r4, #4]
 80035fa:	a904      	add	r1, sp, #16
 80035fc:	3254      	adds	r2, #84	; 0x54
 80035fe:	1852      	adds	r2, r2, r1
 8003600:	1c6e      	adds	r6, r5, #1
 8003602:	6023      	str	r3, [r4, #0]
 8003604:	60e3      	str	r3, [r4, #12]
 8003606:	60a3      	str	r3, [r4, #8]
 8003608:	7013      	strb	r3, [r2, #0]
 800360a:	65a3      	str	r3, [r4, #88]	; 0x58
 800360c:	7831      	ldrb	r1, [r6, #0]
 800360e:	2205      	movs	r2, #5
 8003610:	4853      	ldr	r0, [pc, #332]	; (8003760 <_svfiprintf_r+0x1e8>)
 8003612:	f000 fa25 	bl	8003a60 <memchr>
 8003616:	1c75      	adds	r5, r6, #1
 8003618:	2800      	cmp	r0, #0
 800361a:	d11f      	bne.n	800365c <_svfiprintf_r+0xe4>
 800361c:	6822      	ldr	r2, [r4, #0]
 800361e:	06d3      	lsls	r3, r2, #27
 8003620:	d504      	bpl.n	800362c <_svfiprintf_r+0xb4>
 8003622:	2353      	movs	r3, #83	; 0x53
 8003624:	a904      	add	r1, sp, #16
 8003626:	185b      	adds	r3, r3, r1
 8003628:	2120      	movs	r1, #32
 800362a:	7019      	strb	r1, [r3, #0]
 800362c:	0713      	lsls	r3, r2, #28
 800362e:	d504      	bpl.n	800363a <_svfiprintf_r+0xc2>
 8003630:	2353      	movs	r3, #83	; 0x53
 8003632:	a904      	add	r1, sp, #16
 8003634:	185b      	adds	r3, r3, r1
 8003636:	212b      	movs	r1, #43	; 0x2b
 8003638:	7019      	strb	r1, [r3, #0]
 800363a:	7833      	ldrb	r3, [r6, #0]
 800363c:	2b2a      	cmp	r3, #42	; 0x2a
 800363e:	d016      	beq.n	800366e <_svfiprintf_r+0xf6>
 8003640:	0035      	movs	r5, r6
 8003642:	2100      	movs	r1, #0
 8003644:	200a      	movs	r0, #10
 8003646:	68e3      	ldr	r3, [r4, #12]
 8003648:	782a      	ldrb	r2, [r5, #0]
 800364a:	1c6e      	adds	r6, r5, #1
 800364c:	3a30      	subs	r2, #48	; 0x30
 800364e:	2a09      	cmp	r2, #9
 8003650:	d94e      	bls.n	80036f0 <_svfiprintf_r+0x178>
 8003652:	2900      	cmp	r1, #0
 8003654:	d018      	beq.n	8003688 <_svfiprintf_r+0x110>
 8003656:	e010      	b.n	800367a <_svfiprintf_r+0x102>
 8003658:	3501      	adds	r5, #1
 800365a:	e7b1      	b.n	80035c0 <_svfiprintf_r+0x48>
 800365c:	4b40      	ldr	r3, [pc, #256]	; (8003760 <_svfiprintf_r+0x1e8>)
 800365e:	6822      	ldr	r2, [r4, #0]
 8003660:	1ac0      	subs	r0, r0, r3
 8003662:	2301      	movs	r3, #1
 8003664:	4083      	lsls	r3, r0
 8003666:	4313      	orrs	r3, r2
 8003668:	6023      	str	r3, [r4, #0]
 800366a:	002e      	movs	r6, r5
 800366c:	e7ce      	b.n	800360c <_svfiprintf_r+0x94>
 800366e:	9b07      	ldr	r3, [sp, #28]
 8003670:	1d19      	adds	r1, r3, #4
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	9107      	str	r1, [sp, #28]
 8003676:	2b00      	cmp	r3, #0
 8003678:	db01      	blt.n	800367e <_svfiprintf_r+0x106>
 800367a:	930b      	str	r3, [sp, #44]	; 0x2c
 800367c:	e004      	b.n	8003688 <_svfiprintf_r+0x110>
 800367e:	425b      	negs	r3, r3
 8003680:	60e3      	str	r3, [r4, #12]
 8003682:	2302      	movs	r3, #2
 8003684:	4313      	orrs	r3, r2
 8003686:	6023      	str	r3, [r4, #0]
 8003688:	782b      	ldrb	r3, [r5, #0]
 800368a:	2b2e      	cmp	r3, #46	; 0x2e
 800368c:	d10a      	bne.n	80036a4 <_svfiprintf_r+0x12c>
 800368e:	786b      	ldrb	r3, [r5, #1]
 8003690:	2b2a      	cmp	r3, #42	; 0x2a
 8003692:	d135      	bne.n	8003700 <_svfiprintf_r+0x188>
 8003694:	9b07      	ldr	r3, [sp, #28]
 8003696:	3502      	adds	r5, #2
 8003698:	1d1a      	adds	r2, r3, #4
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	9207      	str	r2, [sp, #28]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	db2b      	blt.n	80036fa <_svfiprintf_r+0x182>
 80036a2:	9309      	str	r3, [sp, #36]	; 0x24
 80036a4:	4e2f      	ldr	r6, [pc, #188]	; (8003764 <_svfiprintf_r+0x1ec>)
 80036a6:	7829      	ldrb	r1, [r5, #0]
 80036a8:	2203      	movs	r2, #3
 80036aa:	0030      	movs	r0, r6
 80036ac:	f000 f9d8 	bl	8003a60 <memchr>
 80036b0:	2800      	cmp	r0, #0
 80036b2:	d006      	beq.n	80036c2 <_svfiprintf_r+0x14a>
 80036b4:	2340      	movs	r3, #64	; 0x40
 80036b6:	1b80      	subs	r0, r0, r6
 80036b8:	4083      	lsls	r3, r0
 80036ba:	6822      	ldr	r2, [r4, #0]
 80036bc:	3501      	adds	r5, #1
 80036be:	4313      	orrs	r3, r2
 80036c0:	6023      	str	r3, [r4, #0]
 80036c2:	7829      	ldrb	r1, [r5, #0]
 80036c4:	2206      	movs	r2, #6
 80036c6:	4828      	ldr	r0, [pc, #160]	; (8003768 <_svfiprintf_r+0x1f0>)
 80036c8:	1c6e      	adds	r6, r5, #1
 80036ca:	7621      	strb	r1, [r4, #24]
 80036cc:	f000 f9c8 	bl	8003a60 <memchr>
 80036d0:	2800      	cmp	r0, #0
 80036d2:	d03c      	beq.n	800374e <_svfiprintf_r+0x1d6>
 80036d4:	4b25      	ldr	r3, [pc, #148]	; (800376c <_svfiprintf_r+0x1f4>)
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d125      	bne.n	8003726 <_svfiprintf_r+0x1ae>
 80036da:	2207      	movs	r2, #7
 80036dc:	9b07      	ldr	r3, [sp, #28]
 80036de:	3307      	adds	r3, #7
 80036e0:	4393      	bics	r3, r2
 80036e2:	3308      	adds	r3, #8
 80036e4:	9307      	str	r3, [sp, #28]
 80036e6:	6963      	ldr	r3, [r4, #20]
 80036e8:	9a04      	ldr	r2, [sp, #16]
 80036ea:	189b      	adds	r3, r3, r2
 80036ec:	6163      	str	r3, [r4, #20]
 80036ee:	e766      	b.n	80035be <_svfiprintf_r+0x46>
 80036f0:	4343      	muls	r3, r0
 80036f2:	2101      	movs	r1, #1
 80036f4:	189b      	adds	r3, r3, r2
 80036f6:	0035      	movs	r5, r6
 80036f8:	e7a6      	b.n	8003648 <_svfiprintf_r+0xd0>
 80036fa:	2301      	movs	r3, #1
 80036fc:	425b      	negs	r3, r3
 80036fe:	e7d0      	b.n	80036a2 <_svfiprintf_r+0x12a>
 8003700:	2300      	movs	r3, #0
 8003702:	200a      	movs	r0, #10
 8003704:	001a      	movs	r2, r3
 8003706:	3501      	adds	r5, #1
 8003708:	6063      	str	r3, [r4, #4]
 800370a:	7829      	ldrb	r1, [r5, #0]
 800370c:	1c6e      	adds	r6, r5, #1
 800370e:	3930      	subs	r1, #48	; 0x30
 8003710:	2909      	cmp	r1, #9
 8003712:	d903      	bls.n	800371c <_svfiprintf_r+0x1a4>
 8003714:	2b00      	cmp	r3, #0
 8003716:	d0c5      	beq.n	80036a4 <_svfiprintf_r+0x12c>
 8003718:	9209      	str	r2, [sp, #36]	; 0x24
 800371a:	e7c3      	b.n	80036a4 <_svfiprintf_r+0x12c>
 800371c:	4342      	muls	r2, r0
 800371e:	2301      	movs	r3, #1
 8003720:	1852      	adds	r2, r2, r1
 8003722:	0035      	movs	r5, r6
 8003724:	e7f1      	b.n	800370a <_svfiprintf_r+0x192>
 8003726:	ab07      	add	r3, sp, #28
 8003728:	9300      	str	r3, [sp, #0]
 800372a:	003a      	movs	r2, r7
 800372c:	4b10      	ldr	r3, [pc, #64]	; (8003770 <_svfiprintf_r+0x1f8>)
 800372e:	0021      	movs	r1, r4
 8003730:	9803      	ldr	r0, [sp, #12]
 8003732:	e000      	b.n	8003736 <_svfiprintf_r+0x1be>
 8003734:	bf00      	nop
 8003736:	9004      	str	r0, [sp, #16]
 8003738:	9b04      	ldr	r3, [sp, #16]
 800373a:	3301      	adds	r3, #1
 800373c:	d1d3      	bne.n	80036e6 <_svfiprintf_r+0x16e>
 800373e:	89bb      	ldrh	r3, [r7, #12]
 8003740:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003742:	065b      	lsls	r3, r3, #25
 8003744:	d400      	bmi.n	8003748 <_svfiprintf_r+0x1d0>
 8003746:	e72e      	b.n	80035a6 <_svfiprintf_r+0x2e>
 8003748:	2001      	movs	r0, #1
 800374a:	4240      	negs	r0, r0
 800374c:	e72b      	b.n	80035a6 <_svfiprintf_r+0x2e>
 800374e:	ab07      	add	r3, sp, #28
 8003750:	9300      	str	r3, [sp, #0]
 8003752:	003a      	movs	r2, r7
 8003754:	4b06      	ldr	r3, [pc, #24]	; (8003770 <_svfiprintf_r+0x1f8>)
 8003756:	0021      	movs	r1, r4
 8003758:	9803      	ldr	r0, [sp, #12]
 800375a:	f000 f879 	bl	8003850 <_printf_i>
 800375e:	e7ea      	b.n	8003736 <_svfiprintf_r+0x1be>
 8003760:	08003d14 	.word	0x08003d14
 8003764:	08003d1a 	.word	0x08003d1a
 8003768:	08003d1e 	.word	0x08003d1e
 800376c:	00000000 	.word	0x00000000
 8003770:	080034b5 	.word	0x080034b5

08003774 <_printf_common>:
 8003774:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003776:	0015      	movs	r5, r2
 8003778:	9301      	str	r3, [sp, #4]
 800377a:	688a      	ldr	r2, [r1, #8]
 800377c:	690b      	ldr	r3, [r1, #16]
 800377e:	9000      	str	r0, [sp, #0]
 8003780:	000c      	movs	r4, r1
 8003782:	4293      	cmp	r3, r2
 8003784:	da00      	bge.n	8003788 <_printf_common+0x14>
 8003786:	0013      	movs	r3, r2
 8003788:	0022      	movs	r2, r4
 800378a:	602b      	str	r3, [r5, #0]
 800378c:	3243      	adds	r2, #67	; 0x43
 800378e:	7812      	ldrb	r2, [r2, #0]
 8003790:	2a00      	cmp	r2, #0
 8003792:	d001      	beq.n	8003798 <_printf_common+0x24>
 8003794:	3301      	adds	r3, #1
 8003796:	602b      	str	r3, [r5, #0]
 8003798:	6823      	ldr	r3, [r4, #0]
 800379a:	069b      	lsls	r3, r3, #26
 800379c:	d502      	bpl.n	80037a4 <_printf_common+0x30>
 800379e:	682b      	ldr	r3, [r5, #0]
 80037a0:	3302      	adds	r3, #2
 80037a2:	602b      	str	r3, [r5, #0]
 80037a4:	2706      	movs	r7, #6
 80037a6:	6823      	ldr	r3, [r4, #0]
 80037a8:	401f      	ands	r7, r3
 80037aa:	d027      	beq.n	80037fc <_printf_common+0x88>
 80037ac:	0023      	movs	r3, r4
 80037ae:	3343      	adds	r3, #67	; 0x43
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	1e5a      	subs	r2, r3, #1
 80037b4:	4193      	sbcs	r3, r2
 80037b6:	6822      	ldr	r2, [r4, #0]
 80037b8:	0692      	lsls	r2, r2, #26
 80037ba:	d430      	bmi.n	800381e <_printf_common+0xaa>
 80037bc:	0022      	movs	r2, r4
 80037be:	9901      	ldr	r1, [sp, #4]
 80037c0:	3243      	adds	r2, #67	; 0x43
 80037c2:	9800      	ldr	r0, [sp, #0]
 80037c4:	9e08      	ldr	r6, [sp, #32]
 80037c6:	47b0      	blx	r6
 80037c8:	1c43      	adds	r3, r0, #1
 80037ca:	d025      	beq.n	8003818 <_printf_common+0xa4>
 80037cc:	2306      	movs	r3, #6
 80037ce:	6820      	ldr	r0, [r4, #0]
 80037d0:	682a      	ldr	r2, [r5, #0]
 80037d2:	68e1      	ldr	r1, [r4, #12]
 80037d4:	4003      	ands	r3, r0
 80037d6:	2500      	movs	r5, #0
 80037d8:	2b04      	cmp	r3, #4
 80037da:	d103      	bne.n	80037e4 <_printf_common+0x70>
 80037dc:	1a8d      	subs	r5, r1, r2
 80037de:	43eb      	mvns	r3, r5
 80037e0:	17db      	asrs	r3, r3, #31
 80037e2:	401d      	ands	r5, r3
 80037e4:	68a3      	ldr	r3, [r4, #8]
 80037e6:	6922      	ldr	r2, [r4, #16]
 80037e8:	4293      	cmp	r3, r2
 80037ea:	dd01      	ble.n	80037f0 <_printf_common+0x7c>
 80037ec:	1a9b      	subs	r3, r3, r2
 80037ee:	18ed      	adds	r5, r5, r3
 80037f0:	2700      	movs	r7, #0
 80037f2:	42bd      	cmp	r5, r7
 80037f4:	d120      	bne.n	8003838 <_printf_common+0xc4>
 80037f6:	2000      	movs	r0, #0
 80037f8:	e010      	b.n	800381c <_printf_common+0xa8>
 80037fa:	3701      	adds	r7, #1
 80037fc:	68e3      	ldr	r3, [r4, #12]
 80037fe:	682a      	ldr	r2, [r5, #0]
 8003800:	1a9b      	subs	r3, r3, r2
 8003802:	42bb      	cmp	r3, r7
 8003804:	ddd2      	ble.n	80037ac <_printf_common+0x38>
 8003806:	0022      	movs	r2, r4
 8003808:	2301      	movs	r3, #1
 800380a:	3219      	adds	r2, #25
 800380c:	9901      	ldr	r1, [sp, #4]
 800380e:	9800      	ldr	r0, [sp, #0]
 8003810:	9e08      	ldr	r6, [sp, #32]
 8003812:	47b0      	blx	r6
 8003814:	1c43      	adds	r3, r0, #1
 8003816:	d1f0      	bne.n	80037fa <_printf_common+0x86>
 8003818:	2001      	movs	r0, #1
 800381a:	4240      	negs	r0, r0
 800381c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800381e:	2030      	movs	r0, #48	; 0x30
 8003820:	18e1      	adds	r1, r4, r3
 8003822:	3143      	adds	r1, #67	; 0x43
 8003824:	7008      	strb	r0, [r1, #0]
 8003826:	0021      	movs	r1, r4
 8003828:	1c5a      	adds	r2, r3, #1
 800382a:	3145      	adds	r1, #69	; 0x45
 800382c:	7809      	ldrb	r1, [r1, #0]
 800382e:	18a2      	adds	r2, r4, r2
 8003830:	3243      	adds	r2, #67	; 0x43
 8003832:	3302      	adds	r3, #2
 8003834:	7011      	strb	r1, [r2, #0]
 8003836:	e7c1      	b.n	80037bc <_printf_common+0x48>
 8003838:	0022      	movs	r2, r4
 800383a:	2301      	movs	r3, #1
 800383c:	321a      	adds	r2, #26
 800383e:	9901      	ldr	r1, [sp, #4]
 8003840:	9800      	ldr	r0, [sp, #0]
 8003842:	9e08      	ldr	r6, [sp, #32]
 8003844:	47b0      	blx	r6
 8003846:	1c43      	adds	r3, r0, #1
 8003848:	d0e6      	beq.n	8003818 <_printf_common+0xa4>
 800384a:	3701      	adds	r7, #1
 800384c:	e7d1      	b.n	80037f2 <_printf_common+0x7e>
	...

08003850 <_printf_i>:
 8003850:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003852:	b089      	sub	sp, #36	; 0x24
 8003854:	9204      	str	r2, [sp, #16]
 8003856:	000a      	movs	r2, r1
 8003858:	3243      	adds	r2, #67	; 0x43
 800385a:	9305      	str	r3, [sp, #20]
 800385c:	9003      	str	r0, [sp, #12]
 800385e:	9202      	str	r2, [sp, #8]
 8003860:	7e0a      	ldrb	r2, [r1, #24]
 8003862:	000c      	movs	r4, r1
 8003864:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003866:	2a6e      	cmp	r2, #110	; 0x6e
 8003868:	d100      	bne.n	800386c <_printf_i+0x1c>
 800386a:	e086      	b.n	800397a <_printf_i+0x12a>
 800386c:	d81f      	bhi.n	80038ae <_printf_i+0x5e>
 800386e:	2a63      	cmp	r2, #99	; 0x63
 8003870:	d033      	beq.n	80038da <_printf_i+0x8a>
 8003872:	d808      	bhi.n	8003886 <_printf_i+0x36>
 8003874:	2a00      	cmp	r2, #0
 8003876:	d100      	bne.n	800387a <_printf_i+0x2a>
 8003878:	e08c      	b.n	8003994 <_printf_i+0x144>
 800387a:	2a58      	cmp	r2, #88	; 0x58
 800387c:	d04d      	beq.n	800391a <_printf_i+0xca>
 800387e:	0025      	movs	r5, r4
 8003880:	3542      	adds	r5, #66	; 0x42
 8003882:	702a      	strb	r2, [r5, #0]
 8003884:	e030      	b.n	80038e8 <_printf_i+0x98>
 8003886:	2a64      	cmp	r2, #100	; 0x64
 8003888:	d001      	beq.n	800388e <_printf_i+0x3e>
 800388a:	2a69      	cmp	r2, #105	; 0x69
 800388c:	d1f7      	bne.n	800387e <_printf_i+0x2e>
 800388e:	6819      	ldr	r1, [r3, #0]
 8003890:	6825      	ldr	r5, [r4, #0]
 8003892:	1d0a      	adds	r2, r1, #4
 8003894:	0628      	lsls	r0, r5, #24
 8003896:	d529      	bpl.n	80038ec <_printf_i+0x9c>
 8003898:	6808      	ldr	r0, [r1, #0]
 800389a:	601a      	str	r2, [r3, #0]
 800389c:	2800      	cmp	r0, #0
 800389e:	da03      	bge.n	80038a8 <_printf_i+0x58>
 80038a0:	232d      	movs	r3, #45	; 0x2d
 80038a2:	9a02      	ldr	r2, [sp, #8]
 80038a4:	4240      	negs	r0, r0
 80038a6:	7013      	strb	r3, [r2, #0]
 80038a8:	4e6b      	ldr	r6, [pc, #428]	; (8003a58 <_printf_i+0x208>)
 80038aa:	270a      	movs	r7, #10
 80038ac:	e04f      	b.n	800394e <_printf_i+0xfe>
 80038ae:	2a73      	cmp	r2, #115	; 0x73
 80038b0:	d074      	beq.n	800399c <_printf_i+0x14c>
 80038b2:	d808      	bhi.n	80038c6 <_printf_i+0x76>
 80038b4:	2a6f      	cmp	r2, #111	; 0x6f
 80038b6:	d01f      	beq.n	80038f8 <_printf_i+0xa8>
 80038b8:	2a70      	cmp	r2, #112	; 0x70
 80038ba:	d1e0      	bne.n	800387e <_printf_i+0x2e>
 80038bc:	2220      	movs	r2, #32
 80038be:	6809      	ldr	r1, [r1, #0]
 80038c0:	430a      	orrs	r2, r1
 80038c2:	6022      	str	r2, [r4, #0]
 80038c4:	e003      	b.n	80038ce <_printf_i+0x7e>
 80038c6:	2a75      	cmp	r2, #117	; 0x75
 80038c8:	d016      	beq.n	80038f8 <_printf_i+0xa8>
 80038ca:	2a78      	cmp	r2, #120	; 0x78
 80038cc:	d1d7      	bne.n	800387e <_printf_i+0x2e>
 80038ce:	0022      	movs	r2, r4
 80038d0:	2178      	movs	r1, #120	; 0x78
 80038d2:	3245      	adds	r2, #69	; 0x45
 80038d4:	7011      	strb	r1, [r2, #0]
 80038d6:	4e61      	ldr	r6, [pc, #388]	; (8003a5c <_printf_i+0x20c>)
 80038d8:	e022      	b.n	8003920 <_printf_i+0xd0>
 80038da:	0025      	movs	r5, r4
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	3542      	adds	r5, #66	; 0x42
 80038e0:	1d11      	adds	r1, r2, #4
 80038e2:	6019      	str	r1, [r3, #0]
 80038e4:	6813      	ldr	r3, [r2, #0]
 80038e6:	702b      	strb	r3, [r5, #0]
 80038e8:	2301      	movs	r3, #1
 80038ea:	e065      	b.n	80039b8 <_printf_i+0x168>
 80038ec:	6808      	ldr	r0, [r1, #0]
 80038ee:	601a      	str	r2, [r3, #0]
 80038f0:	0669      	lsls	r1, r5, #25
 80038f2:	d5d3      	bpl.n	800389c <_printf_i+0x4c>
 80038f4:	b200      	sxth	r0, r0
 80038f6:	e7d1      	b.n	800389c <_printf_i+0x4c>
 80038f8:	6819      	ldr	r1, [r3, #0]
 80038fa:	6825      	ldr	r5, [r4, #0]
 80038fc:	1d08      	adds	r0, r1, #4
 80038fe:	6018      	str	r0, [r3, #0]
 8003900:	6808      	ldr	r0, [r1, #0]
 8003902:	062e      	lsls	r6, r5, #24
 8003904:	d505      	bpl.n	8003912 <_printf_i+0xc2>
 8003906:	4e54      	ldr	r6, [pc, #336]	; (8003a58 <_printf_i+0x208>)
 8003908:	2708      	movs	r7, #8
 800390a:	2a6f      	cmp	r2, #111	; 0x6f
 800390c:	d01b      	beq.n	8003946 <_printf_i+0xf6>
 800390e:	270a      	movs	r7, #10
 8003910:	e019      	b.n	8003946 <_printf_i+0xf6>
 8003912:	066d      	lsls	r5, r5, #25
 8003914:	d5f7      	bpl.n	8003906 <_printf_i+0xb6>
 8003916:	b280      	uxth	r0, r0
 8003918:	e7f5      	b.n	8003906 <_printf_i+0xb6>
 800391a:	3145      	adds	r1, #69	; 0x45
 800391c:	4e4e      	ldr	r6, [pc, #312]	; (8003a58 <_printf_i+0x208>)
 800391e:	700a      	strb	r2, [r1, #0]
 8003920:	6818      	ldr	r0, [r3, #0]
 8003922:	6822      	ldr	r2, [r4, #0]
 8003924:	1d01      	adds	r1, r0, #4
 8003926:	6800      	ldr	r0, [r0, #0]
 8003928:	6019      	str	r1, [r3, #0]
 800392a:	0615      	lsls	r5, r2, #24
 800392c:	d521      	bpl.n	8003972 <_printf_i+0x122>
 800392e:	07d3      	lsls	r3, r2, #31
 8003930:	d502      	bpl.n	8003938 <_printf_i+0xe8>
 8003932:	2320      	movs	r3, #32
 8003934:	431a      	orrs	r2, r3
 8003936:	6022      	str	r2, [r4, #0]
 8003938:	2710      	movs	r7, #16
 800393a:	2800      	cmp	r0, #0
 800393c:	d103      	bne.n	8003946 <_printf_i+0xf6>
 800393e:	2320      	movs	r3, #32
 8003940:	6822      	ldr	r2, [r4, #0]
 8003942:	439a      	bics	r2, r3
 8003944:	6022      	str	r2, [r4, #0]
 8003946:	0023      	movs	r3, r4
 8003948:	2200      	movs	r2, #0
 800394a:	3343      	adds	r3, #67	; 0x43
 800394c:	701a      	strb	r2, [r3, #0]
 800394e:	6863      	ldr	r3, [r4, #4]
 8003950:	60a3      	str	r3, [r4, #8]
 8003952:	2b00      	cmp	r3, #0
 8003954:	db58      	blt.n	8003a08 <_printf_i+0x1b8>
 8003956:	2204      	movs	r2, #4
 8003958:	6821      	ldr	r1, [r4, #0]
 800395a:	4391      	bics	r1, r2
 800395c:	6021      	str	r1, [r4, #0]
 800395e:	2800      	cmp	r0, #0
 8003960:	d154      	bne.n	8003a0c <_printf_i+0x1bc>
 8003962:	9d02      	ldr	r5, [sp, #8]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d05a      	beq.n	8003a1e <_printf_i+0x1ce>
 8003968:	0025      	movs	r5, r4
 800396a:	7833      	ldrb	r3, [r6, #0]
 800396c:	3542      	adds	r5, #66	; 0x42
 800396e:	702b      	strb	r3, [r5, #0]
 8003970:	e055      	b.n	8003a1e <_printf_i+0x1ce>
 8003972:	0655      	lsls	r5, r2, #25
 8003974:	d5db      	bpl.n	800392e <_printf_i+0xde>
 8003976:	b280      	uxth	r0, r0
 8003978:	e7d9      	b.n	800392e <_printf_i+0xde>
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	680d      	ldr	r5, [r1, #0]
 800397e:	1d10      	adds	r0, r2, #4
 8003980:	6949      	ldr	r1, [r1, #20]
 8003982:	6018      	str	r0, [r3, #0]
 8003984:	6813      	ldr	r3, [r2, #0]
 8003986:	062e      	lsls	r6, r5, #24
 8003988:	d501      	bpl.n	800398e <_printf_i+0x13e>
 800398a:	6019      	str	r1, [r3, #0]
 800398c:	e002      	b.n	8003994 <_printf_i+0x144>
 800398e:	066d      	lsls	r5, r5, #25
 8003990:	d5fb      	bpl.n	800398a <_printf_i+0x13a>
 8003992:	8019      	strh	r1, [r3, #0]
 8003994:	2300      	movs	r3, #0
 8003996:	9d02      	ldr	r5, [sp, #8]
 8003998:	6123      	str	r3, [r4, #16]
 800399a:	e04f      	b.n	8003a3c <_printf_i+0x1ec>
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	1d11      	adds	r1, r2, #4
 80039a0:	6019      	str	r1, [r3, #0]
 80039a2:	6815      	ldr	r5, [r2, #0]
 80039a4:	2100      	movs	r1, #0
 80039a6:	6862      	ldr	r2, [r4, #4]
 80039a8:	0028      	movs	r0, r5
 80039aa:	f000 f859 	bl	8003a60 <memchr>
 80039ae:	2800      	cmp	r0, #0
 80039b0:	d001      	beq.n	80039b6 <_printf_i+0x166>
 80039b2:	1b40      	subs	r0, r0, r5
 80039b4:	6060      	str	r0, [r4, #4]
 80039b6:	6863      	ldr	r3, [r4, #4]
 80039b8:	6123      	str	r3, [r4, #16]
 80039ba:	2300      	movs	r3, #0
 80039bc:	9a02      	ldr	r2, [sp, #8]
 80039be:	7013      	strb	r3, [r2, #0]
 80039c0:	e03c      	b.n	8003a3c <_printf_i+0x1ec>
 80039c2:	6923      	ldr	r3, [r4, #16]
 80039c4:	002a      	movs	r2, r5
 80039c6:	9904      	ldr	r1, [sp, #16]
 80039c8:	9803      	ldr	r0, [sp, #12]
 80039ca:	9d05      	ldr	r5, [sp, #20]
 80039cc:	47a8      	blx	r5
 80039ce:	1c43      	adds	r3, r0, #1
 80039d0:	d03e      	beq.n	8003a50 <_printf_i+0x200>
 80039d2:	6823      	ldr	r3, [r4, #0]
 80039d4:	079b      	lsls	r3, r3, #30
 80039d6:	d415      	bmi.n	8003a04 <_printf_i+0x1b4>
 80039d8:	9b07      	ldr	r3, [sp, #28]
 80039da:	68e0      	ldr	r0, [r4, #12]
 80039dc:	4298      	cmp	r0, r3
 80039de:	da39      	bge.n	8003a54 <_printf_i+0x204>
 80039e0:	0018      	movs	r0, r3
 80039e2:	e037      	b.n	8003a54 <_printf_i+0x204>
 80039e4:	0022      	movs	r2, r4
 80039e6:	2301      	movs	r3, #1
 80039e8:	3219      	adds	r2, #25
 80039ea:	9904      	ldr	r1, [sp, #16]
 80039ec:	9803      	ldr	r0, [sp, #12]
 80039ee:	9e05      	ldr	r6, [sp, #20]
 80039f0:	47b0      	blx	r6
 80039f2:	1c43      	adds	r3, r0, #1
 80039f4:	d02c      	beq.n	8003a50 <_printf_i+0x200>
 80039f6:	3501      	adds	r5, #1
 80039f8:	68e3      	ldr	r3, [r4, #12]
 80039fa:	9a07      	ldr	r2, [sp, #28]
 80039fc:	1a9b      	subs	r3, r3, r2
 80039fe:	42ab      	cmp	r3, r5
 8003a00:	dcf0      	bgt.n	80039e4 <_printf_i+0x194>
 8003a02:	e7e9      	b.n	80039d8 <_printf_i+0x188>
 8003a04:	2500      	movs	r5, #0
 8003a06:	e7f7      	b.n	80039f8 <_printf_i+0x1a8>
 8003a08:	2800      	cmp	r0, #0
 8003a0a:	d0ad      	beq.n	8003968 <_printf_i+0x118>
 8003a0c:	9d02      	ldr	r5, [sp, #8]
 8003a0e:	0039      	movs	r1, r7
 8003a10:	f7fc fc08 	bl	8000224 <__aeabi_uidivmod>
 8003a14:	5c73      	ldrb	r3, [r6, r1]
 8003a16:	3d01      	subs	r5, #1
 8003a18:	702b      	strb	r3, [r5, #0]
 8003a1a:	2800      	cmp	r0, #0
 8003a1c:	d1f7      	bne.n	8003a0e <_printf_i+0x1be>
 8003a1e:	2f08      	cmp	r7, #8
 8003a20:	d109      	bne.n	8003a36 <_printf_i+0x1e6>
 8003a22:	6823      	ldr	r3, [r4, #0]
 8003a24:	07db      	lsls	r3, r3, #31
 8003a26:	d506      	bpl.n	8003a36 <_printf_i+0x1e6>
 8003a28:	6863      	ldr	r3, [r4, #4]
 8003a2a:	6922      	ldr	r2, [r4, #16]
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	dc02      	bgt.n	8003a36 <_printf_i+0x1e6>
 8003a30:	2330      	movs	r3, #48	; 0x30
 8003a32:	3d01      	subs	r5, #1
 8003a34:	702b      	strb	r3, [r5, #0]
 8003a36:	9b02      	ldr	r3, [sp, #8]
 8003a38:	1b5b      	subs	r3, r3, r5
 8003a3a:	6123      	str	r3, [r4, #16]
 8003a3c:	9b05      	ldr	r3, [sp, #20]
 8003a3e:	aa07      	add	r2, sp, #28
 8003a40:	9300      	str	r3, [sp, #0]
 8003a42:	0021      	movs	r1, r4
 8003a44:	9b04      	ldr	r3, [sp, #16]
 8003a46:	9803      	ldr	r0, [sp, #12]
 8003a48:	f7ff fe94 	bl	8003774 <_printf_common>
 8003a4c:	1c43      	adds	r3, r0, #1
 8003a4e:	d1b8      	bne.n	80039c2 <_printf_i+0x172>
 8003a50:	2001      	movs	r0, #1
 8003a52:	4240      	negs	r0, r0
 8003a54:	b009      	add	sp, #36	; 0x24
 8003a56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a58:	08003d25 	.word	0x08003d25
 8003a5c:	08003d36 	.word	0x08003d36

08003a60 <memchr>:
 8003a60:	b2c9      	uxtb	r1, r1
 8003a62:	1882      	adds	r2, r0, r2
 8003a64:	4290      	cmp	r0, r2
 8003a66:	d101      	bne.n	8003a6c <memchr+0xc>
 8003a68:	2000      	movs	r0, #0
 8003a6a:	4770      	bx	lr
 8003a6c:	7803      	ldrb	r3, [r0, #0]
 8003a6e:	428b      	cmp	r3, r1
 8003a70:	d0fb      	beq.n	8003a6a <memchr+0xa>
 8003a72:	3001      	adds	r0, #1
 8003a74:	e7f6      	b.n	8003a64 <memchr+0x4>

08003a76 <memcpy>:
 8003a76:	2300      	movs	r3, #0
 8003a78:	b510      	push	{r4, lr}
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	d100      	bne.n	8003a80 <memcpy+0xa>
 8003a7e:	bd10      	pop	{r4, pc}
 8003a80:	5ccc      	ldrb	r4, [r1, r3]
 8003a82:	54c4      	strb	r4, [r0, r3]
 8003a84:	3301      	adds	r3, #1
 8003a86:	e7f8      	b.n	8003a7a <memcpy+0x4>

08003a88 <memmove>:
 8003a88:	b510      	push	{r4, lr}
 8003a8a:	4288      	cmp	r0, r1
 8003a8c:	d902      	bls.n	8003a94 <memmove+0xc>
 8003a8e:	188b      	adds	r3, r1, r2
 8003a90:	4298      	cmp	r0, r3
 8003a92:	d303      	bcc.n	8003a9c <memmove+0x14>
 8003a94:	2300      	movs	r3, #0
 8003a96:	e007      	b.n	8003aa8 <memmove+0x20>
 8003a98:	5c8b      	ldrb	r3, [r1, r2]
 8003a9a:	5483      	strb	r3, [r0, r2]
 8003a9c:	3a01      	subs	r2, #1
 8003a9e:	d2fb      	bcs.n	8003a98 <memmove+0x10>
 8003aa0:	bd10      	pop	{r4, pc}
 8003aa2:	5ccc      	ldrb	r4, [r1, r3]
 8003aa4:	54c4      	strb	r4, [r0, r3]
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d1fa      	bne.n	8003aa2 <memmove+0x1a>
 8003aac:	e7f8      	b.n	8003aa0 <memmove+0x18>
	...

08003ab0 <_free_r>:
 8003ab0:	b570      	push	{r4, r5, r6, lr}
 8003ab2:	0005      	movs	r5, r0
 8003ab4:	2900      	cmp	r1, #0
 8003ab6:	d010      	beq.n	8003ada <_free_r+0x2a>
 8003ab8:	1f0c      	subs	r4, r1, #4
 8003aba:	6823      	ldr	r3, [r4, #0]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	da00      	bge.n	8003ac2 <_free_r+0x12>
 8003ac0:	18e4      	adds	r4, r4, r3
 8003ac2:	0028      	movs	r0, r5
 8003ac4:	f000 f8d4 	bl	8003c70 <__malloc_lock>
 8003ac8:	4a1d      	ldr	r2, [pc, #116]	; (8003b40 <_free_r+0x90>)
 8003aca:	6813      	ldr	r3, [r2, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d105      	bne.n	8003adc <_free_r+0x2c>
 8003ad0:	6063      	str	r3, [r4, #4]
 8003ad2:	6014      	str	r4, [r2, #0]
 8003ad4:	0028      	movs	r0, r5
 8003ad6:	f000 f8cc 	bl	8003c72 <__malloc_unlock>
 8003ada:	bd70      	pop	{r4, r5, r6, pc}
 8003adc:	42a3      	cmp	r3, r4
 8003ade:	d909      	bls.n	8003af4 <_free_r+0x44>
 8003ae0:	6821      	ldr	r1, [r4, #0]
 8003ae2:	1860      	adds	r0, r4, r1
 8003ae4:	4283      	cmp	r3, r0
 8003ae6:	d1f3      	bne.n	8003ad0 <_free_r+0x20>
 8003ae8:	6818      	ldr	r0, [r3, #0]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	1841      	adds	r1, r0, r1
 8003aee:	6021      	str	r1, [r4, #0]
 8003af0:	e7ee      	b.n	8003ad0 <_free_r+0x20>
 8003af2:	0013      	movs	r3, r2
 8003af4:	685a      	ldr	r2, [r3, #4]
 8003af6:	2a00      	cmp	r2, #0
 8003af8:	d001      	beq.n	8003afe <_free_r+0x4e>
 8003afa:	42a2      	cmp	r2, r4
 8003afc:	d9f9      	bls.n	8003af2 <_free_r+0x42>
 8003afe:	6819      	ldr	r1, [r3, #0]
 8003b00:	1858      	adds	r0, r3, r1
 8003b02:	42a0      	cmp	r0, r4
 8003b04:	d10b      	bne.n	8003b1e <_free_r+0x6e>
 8003b06:	6820      	ldr	r0, [r4, #0]
 8003b08:	1809      	adds	r1, r1, r0
 8003b0a:	1858      	adds	r0, r3, r1
 8003b0c:	6019      	str	r1, [r3, #0]
 8003b0e:	4282      	cmp	r2, r0
 8003b10:	d1e0      	bne.n	8003ad4 <_free_r+0x24>
 8003b12:	6810      	ldr	r0, [r2, #0]
 8003b14:	6852      	ldr	r2, [r2, #4]
 8003b16:	1841      	adds	r1, r0, r1
 8003b18:	6019      	str	r1, [r3, #0]
 8003b1a:	605a      	str	r2, [r3, #4]
 8003b1c:	e7da      	b.n	8003ad4 <_free_r+0x24>
 8003b1e:	42a0      	cmp	r0, r4
 8003b20:	d902      	bls.n	8003b28 <_free_r+0x78>
 8003b22:	230c      	movs	r3, #12
 8003b24:	602b      	str	r3, [r5, #0]
 8003b26:	e7d5      	b.n	8003ad4 <_free_r+0x24>
 8003b28:	6821      	ldr	r1, [r4, #0]
 8003b2a:	1860      	adds	r0, r4, r1
 8003b2c:	4282      	cmp	r2, r0
 8003b2e:	d103      	bne.n	8003b38 <_free_r+0x88>
 8003b30:	6810      	ldr	r0, [r2, #0]
 8003b32:	6852      	ldr	r2, [r2, #4]
 8003b34:	1841      	adds	r1, r0, r1
 8003b36:	6021      	str	r1, [r4, #0]
 8003b38:	6062      	str	r2, [r4, #4]
 8003b3a:	605c      	str	r4, [r3, #4]
 8003b3c:	e7ca      	b.n	8003ad4 <_free_r+0x24>
 8003b3e:	46c0      	nop			; (mov r8, r8)
 8003b40:	20000094 	.word	0x20000094

08003b44 <_malloc_r>:
 8003b44:	2303      	movs	r3, #3
 8003b46:	b570      	push	{r4, r5, r6, lr}
 8003b48:	1ccd      	adds	r5, r1, #3
 8003b4a:	439d      	bics	r5, r3
 8003b4c:	3508      	adds	r5, #8
 8003b4e:	0006      	movs	r6, r0
 8003b50:	2d0c      	cmp	r5, #12
 8003b52:	d21e      	bcs.n	8003b92 <_malloc_r+0x4e>
 8003b54:	250c      	movs	r5, #12
 8003b56:	42a9      	cmp	r1, r5
 8003b58:	d81d      	bhi.n	8003b96 <_malloc_r+0x52>
 8003b5a:	0030      	movs	r0, r6
 8003b5c:	f000 f888 	bl	8003c70 <__malloc_lock>
 8003b60:	4a25      	ldr	r2, [pc, #148]	; (8003bf8 <_malloc_r+0xb4>)
 8003b62:	6814      	ldr	r4, [r2, #0]
 8003b64:	0021      	movs	r1, r4
 8003b66:	2900      	cmp	r1, #0
 8003b68:	d119      	bne.n	8003b9e <_malloc_r+0x5a>
 8003b6a:	4c24      	ldr	r4, [pc, #144]	; (8003bfc <_malloc_r+0xb8>)
 8003b6c:	6823      	ldr	r3, [r4, #0]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d103      	bne.n	8003b7a <_malloc_r+0x36>
 8003b72:	0030      	movs	r0, r6
 8003b74:	f000 f86a 	bl	8003c4c <_sbrk_r>
 8003b78:	6020      	str	r0, [r4, #0]
 8003b7a:	0029      	movs	r1, r5
 8003b7c:	0030      	movs	r0, r6
 8003b7e:	f000 f865 	bl	8003c4c <_sbrk_r>
 8003b82:	1c43      	adds	r3, r0, #1
 8003b84:	d12b      	bne.n	8003bde <_malloc_r+0x9a>
 8003b86:	230c      	movs	r3, #12
 8003b88:	0030      	movs	r0, r6
 8003b8a:	6033      	str	r3, [r6, #0]
 8003b8c:	f000 f871 	bl	8003c72 <__malloc_unlock>
 8003b90:	e003      	b.n	8003b9a <_malloc_r+0x56>
 8003b92:	2d00      	cmp	r5, #0
 8003b94:	dadf      	bge.n	8003b56 <_malloc_r+0x12>
 8003b96:	230c      	movs	r3, #12
 8003b98:	6033      	str	r3, [r6, #0]
 8003b9a:	2000      	movs	r0, #0
 8003b9c:	bd70      	pop	{r4, r5, r6, pc}
 8003b9e:	680b      	ldr	r3, [r1, #0]
 8003ba0:	1b5b      	subs	r3, r3, r5
 8003ba2:	d419      	bmi.n	8003bd8 <_malloc_r+0x94>
 8003ba4:	2b0b      	cmp	r3, #11
 8003ba6:	d903      	bls.n	8003bb0 <_malloc_r+0x6c>
 8003ba8:	600b      	str	r3, [r1, #0]
 8003baa:	18cc      	adds	r4, r1, r3
 8003bac:	6025      	str	r5, [r4, #0]
 8003bae:	e003      	b.n	8003bb8 <_malloc_r+0x74>
 8003bb0:	684b      	ldr	r3, [r1, #4]
 8003bb2:	428c      	cmp	r4, r1
 8003bb4:	d10d      	bne.n	8003bd2 <_malloc_r+0x8e>
 8003bb6:	6013      	str	r3, [r2, #0]
 8003bb8:	0030      	movs	r0, r6
 8003bba:	f000 f85a 	bl	8003c72 <__malloc_unlock>
 8003bbe:	0020      	movs	r0, r4
 8003bc0:	2207      	movs	r2, #7
 8003bc2:	300b      	adds	r0, #11
 8003bc4:	1d23      	adds	r3, r4, #4
 8003bc6:	4390      	bics	r0, r2
 8003bc8:	1ac3      	subs	r3, r0, r3
 8003bca:	d0e7      	beq.n	8003b9c <_malloc_r+0x58>
 8003bcc:	425a      	negs	r2, r3
 8003bce:	50e2      	str	r2, [r4, r3]
 8003bd0:	e7e4      	b.n	8003b9c <_malloc_r+0x58>
 8003bd2:	6063      	str	r3, [r4, #4]
 8003bd4:	000c      	movs	r4, r1
 8003bd6:	e7ef      	b.n	8003bb8 <_malloc_r+0x74>
 8003bd8:	000c      	movs	r4, r1
 8003bda:	6849      	ldr	r1, [r1, #4]
 8003bdc:	e7c3      	b.n	8003b66 <_malloc_r+0x22>
 8003bde:	2303      	movs	r3, #3
 8003be0:	1cc4      	adds	r4, r0, #3
 8003be2:	439c      	bics	r4, r3
 8003be4:	42a0      	cmp	r0, r4
 8003be6:	d0e1      	beq.n	8003bac <_malloc_r+0x68>
 8003be8:	1a21      	subs	r1, r4, r0
 8003bea:	0030      	movs	r0, r6
 8003bec:	f000 f82e 	bl	8003c4c <_sbrk_r>
 8003bf0:	1c43      	adds	r3, r0, #1
 8003bf2:	d1db      	bne.n	8003bac <_malloc_r+0x68>
 8003bf4:	e7c7      	b.n	8003b86 <_malloc_r+0x42>
 8003bf6:	46c0      	nop			; (mov r8, r8)
 8003bf8:	20000094 	.word	0x20000094
 8003bfc:	20000098 	.word	0x20000098

08003c00 <_realloc_r>:
 8003c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c02:	0007      	movs	r7, r0
 8003c04:	000d      	movs	r5, r1
 8003c06:	0016      	movs	r6, r2
 8003c08:	2900      	cmp	r1, #0
 8003c0a:	d105      	bne.n	8003c18 <_realloc_r+0x18>
 8003c0c:	0011      	movs	r1, r2
 8003c0e:	f7ff ff99 	bl	8003b44 <_malloc_r>
 8003c12:	0004      	movs	r4, r0
 8003c14:	0020      	movs	r0, r4
 8003c16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c18:	2a00      	cmp	r2, #0
 8003c1a:	d103      	bne.n	8003c24 <_realloc_r+0x24>
 8003c1c:	f7ff ff48 	bl	8003ab0 <_free_r>
 8003c20:	0034      	movs	r4, r6
 8003c22:	e7f7      	b.n	8003c14 <_realloc_r+0x14>
 8003c24:	f000 f826 	bl	8003c74 <_malloc_usable_size_r>
 8003c28:	002c      	movs	r4, r5
 8003c2a:	42b0      	cmp	r0, r6
 8003c2c:	d2f2      	bcs.n	8003c14 <_realloc_r+0x14>
 8003c2e:	0031      	movs	r1, r6
 8003c30:	0038      	movs	r0, r7
 8003c32:	f7ff ff87 	bl	8003b44 <_malloc_r>
 8003c36:	1e04      	subs	r4, r0, #0
 8003c38:	d0ec      	beq.n	8003c14 <_realloc_r+0x14>
 8003c3a:	0029      	movs	r1, r5
 8003c3c:	0032      	movs	r2, r6
 8003c3e:	f7ff ff1a 	bl	8003a76 <memcpy>
 8003c42:	0029      	movs	r1, r5
 8003c44:	0038      	movs	r0, r7
 8003c46:	f7ff ff33 	bl	8003ab0 <_free_r>
 8003c4a:	e7e3      	b.n	8003c14 <_realloc_r+0x14>

08003c4c <_sbrk_r>:
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	b570      	push	{r4, r5, r6, lr}
 8003c50:	4c06      	ldr	r4, [pc, #24]	; (8003c6c <_sbrk_r+0x20>)
 8003c52:	0005      	movs	r5, r0
 8003c54:	0008      	movs	r0, r1
 8003c56:	6023      	str	r3, [r4, #0]
 8003c58:	f7fc ffdc 	bl	8000c14 <_sbrk>
 8003c5c:	1c43      	adds	r3, r0, #1
 8003c5e:	d103      	bne.n	8003c68 <_sbrk_r+0x1c>
 8003c60:	6823      	ldr	r3, [r4, #0]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d000      	beq.n	8003c68 <_sbrk_r+0x1c>
 8003c66:	602b      	str	r3, [r5, #0]
 8003c68:	bd70      	pop	{r4, r5, r6, pc}
 8003c6a:	46c0      	nop			; (mov r8, r8)
 8003c6c:	20000240 	.word	0x20000240

08003c70 <__malloc_lock>:
 8003c70:	4770      	bx	lr

08003c72 <__malloc_unlock>:
 8003c72:	4770      	bx	lr

08003c74 <_malloc_usable_size_r>:
 8003c74:	1f0b      	subs	r3, r1, #4
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	1f18      	subs	r0, r3, #4
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	da01      	bge.n	8003c82 <_malloc_usable_size_r+0xe>
 8003c7e:	580b      	ldr	r3, [r1, r0]
 8003c80:	18c0      	adds	r0, r0, r3
 8003c82:	4770      	bx	lr

08003c84 <_init>:
 8003c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c86:	46c0      	nop			; (mov r8, r8)
 8003c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c8a:	bc08      	pop	{r3}
 8003c8c:	469e      	mov	lr, r3
 8003c8e:	4770      	bx	lr

08003c90 <_fini>:
 8003c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c92:	46c0      	nop			; (mov r8, r8)
 8003c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c96:	bc08      	pop	{r3}
 8003c98:	469e      	mov	lr, r3
 8003c9a:	4770      	bx	lr
