#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0x557e391fd0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x557e3b6b70_0 .var "CLK", 0 0;
v0x557e3b6c30_0 .var "Reset_L", 0 0;
v0x557e3b6cf0_0 .net "currentPC", 63 0, v0x557e3b58a0_0;  1 drivers
v0x557e3b6d90_0 .net "dMemOut", 63 0, v0x557e3b1a90_0;  1 drivers
v0x557e3b6e80_0 .var "passed", 7 0;
v0x557e3b6f90_0 .var "startPC", 63 0;
v0x557e3b7050_0 .var "watchdog", 15 0;
E_0x557e32fde0 .event edge, v0x557e3b7050_0;
S_0x557e320f30 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x557e391fd0;
 .timescale -9 -12;
v0x557e38f280_0 .var "numTests", 7 0;
v0x557e38b910_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x557e38b910_0;
    %load/vec4 v0x557e38f280_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x557e38b910_0, v0x557e38f280_0 {0 0 0};
T_0.1 ;
    %end;
S_0x557e3aff40 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x557e391fd0;
 .timescale -9 -12;
v0x557e3b0140_0 .var "actualOut", 63 0;
v0x557e3b0220_0 .var "expectedOut", 63 0;
v0x557e3b0300_0 .var "passed", 7 0;
v0x557e3b03c0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x557e3b0140_0;
    %load/vec4 v0x557e3b0220_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x557e3b03c0_0 {0 0 0};
    %load/vec4 v0x557e3b0300_0;
    %addi 1, 0, 8;
    %store/vec4 v0x557e3b0300_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x557e3b03c0_0, v0x557e3b0140_0, v0x557e3b0220_0 {0 0 0};
T_1.3 ;
    %end;
S_0x557e3b04a0 .scope module, "uut" "singlecycle" 2 53, 3 1 0, S_0x557e391fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "dmemout";
    .port_info 4 /INPUT 1 "CLK";
v0x557e3b5210_0 .net "CLK", 0 0, v0x557e3b6b70_0;  1 drivers
v0x557e3b5300_0 .net *"_ivl_5", 4 0, L_0x557e3b7360;  1 drivers
v0x557e3b53e0_0 .net *"_ivl_7", 4 0, L_0x557e3b7400;  1 drivers
v0x557e3b54a0_0 .net "aluctrl", 3 0, v0x557e3b4230_0;  1 drivers
v0x557e3b55b0_0 .net "aluout", 63 0, v0x557e3b0d70_0;  1 drivers
v0x557e3b5710_0 .net "alusrc", 0 0, v0x557e3b4340_0;  1 drivers
v0x557e3b57b0_0 .net "branch", 0 0, v0x557e3b43e0_0;  1 drivers
v0x557e3b58a0_0 .var "currentpc", 63 0;
v0x557e3b5990_0 .net "dmemout", 63 0, v0x557e3b1a90_0;  alias, 1 drivers
v0x557e3b5a50_0 .net "extimm", 63 0, v0x557e3b3c50_0;  1 drivers
v0x557e3b5af0_0 .net "instruction", 31 0, v0x557e3b50f0_0;  1 drivers
v0x557e3b5bb0_0 .net "mem2reg", 0 0, v0x557e3b44e0_0;  1 drivers
v0x557e3b5c50_0 .net "memread", 0 0, v0x557e3b4580_0;  1 drivers
v0x557e3b5d40_0 .net "memwrite", 0 0, v0x557e3b4670_0;  1 drivers
v0x557e3b5e30_0 .var "muxOut128", 63 0;
v0x557e3b5ed0_0 .var "muxOutMem", 63 0;
v0x557e3b5f70_0 .net "nextpc", 63 0, v0x557e3b25b0_0;  1 drivers
v0x557e3b6010_0 .net "opcode", 10 0, L_0x557e3b7660;  1 drivers
v0x557e3b60b0_0 .net "rd", 4 0, L_0x557e3b7110;  1 drivers
v0x557e3b6180_0 .net "reg2loc", 0 0, v0x557e3b47e0_0;  1 drivers
v0x557e3b6250_0 .net "regoutA", 63 0, L_0x557e38f160;  1 drivers
v0x557e3b6340_0 .net "regoutB", 63 0, L_0x557e38b7b0;  1 drivers
v0x557e3b6430_0 .net "regwrite", 0 0, v0x557e3b4880_0;  1 drivers
v0x557e3b6520_0 .net "resetl", 0 0, v0x557e3b6c30_0;  1 drivers
v0x557e3b65c0_0 .net "rm", 4 0, L_0x557e3b7270;  1 drivers
v0x557e3b6680_0 .net "rn", 4 0, L_0x557e3b74d0;  1 drivers
v0x557e3b6720_0 .net "signop", 2 0, v0x557e3b4950_0;  1 drivers
v0x557e3b6810_0 .net "startpc", 63 0, v0x557e3b6f90_0;  1 drivers
v0x557e3b68f0_0 .net "uncond_branch", 0 0, v0x557e3b4a20_0;  1 drivers
v0x557e3b69e0_0 .net "zero", 0 0, L_0x557e3c7cf0;  1 drivers
E_0x557e32ff70 .event edge, v0x557e3b44e0_0, v0x557e3b0d70_0, v0x557e3b1a90_0;
E_0x557e32fa40 .event edge, v0x557e3b4340_0, v0x557e3b1bc0_0, v0x557e3b2690_0;
L_0x557e3b7110 .part v0x557e3b50f0_0, 0, 5;
L_0x557e3b7270 .part v0x557e3b50f0_0, 5, 5;
L_0x557e3b7360 .part v0x557e3b50f0_0, 0, 5;
L_0x557e3b7400 .part v0x557e3b50f0_0, 16, 5;
L_0x557e3b74d0 .functor MUXZ 5, L_0x557e3b7400, L_0x557e3b7360, v0x557e3b47e0_0, C4<>;
L_0x557e3b7660 .part v0x557e3b50f0_0, 21, 11;
L_0x557e3b7790 .part v0x557e3b50f0_0, 0, 26;
S_0x557e3b0740 .scope module, "ALU" "ALU" 3 116, 4 8 0, S_0x557e3b04a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
P_0x557e3b0940 .param/l "n" 0 4 10, +C4<00000000000000000000000001000000>;
v0x557e3b0aa0_0 .net "ALUCtrl", 3 0, v0x557e3b4230_0;  alias, 1 drivers
v0x557e3b0ba0_0 .net "BusA", 63 0, L_0x557e38f160;  alias, 1 drivers
v0x557e3b0c80_0 .net "BusB", 63 0, v0x557e3b5e30_0;  1 drivers
v0x557e3b0d70_0 .var "BusW", 63 0;
v0x557e3b0e50_0 .net "Zero", 0 0, L_0x557e3c7cf0;  alias, 1 drivers
L_0x7f7f3fd0a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557e3b0f60_0 .net/2u *"_ivl_0", 63 0, L_0x7f7f3fd0a8;  1 drivers
E_0x557e330360 .event edge, v0x557e3b0c80_0, v0x557e3b0ba0_0, v0x557e3b0aa0_0;
L_0x557e3c7cf0 .cmp/eeq 64, v0x557e3b0d70_0, L_0x7f7f3fd0a8;
S_0x557e3b10e0 .scope module, "DataMemory" "DataMemory" 3 124, 5 5 0, S_0x557e3b04a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x557e3b1780_0 .net "Address", 63 0, v0x557e3b0d70_0;  alias, 1 drivers
v0x557e3b1860_0 .net "Clock", 0 0, v0x557e3b6b70_0;  alias, 1 drivers
v0x557e3b1900_0 .net "MemoryRead", 0 0, v0x557e3b4580_0;  alias, 1 drivers
v0x557e3b19d0_0 .net "MemoryWrite", 0 0, v0x557e3b4670_0;  alias, 1 drivers
v0x557e3b1a90_0 .var "ReadData", 63 0;
v0x557e3b1bc0_0 .net "WriteData", 63 0, L_0x557e38b7b0;  alias, 1 drivers
v0x557e3b1ca0 .array "memBank", 0 1023, 7 0;
E_0x557e394ff0 .event posedge, v0x557e3b1860_0;
S_0x557e3b13a0 .scope task, "initset" "initset" 5 16, 5 16 0, S_0x557e3b10e0;
 .timescale -9 -12;
v0x557e3b15a0_0 .var "addr", 63 0;
v0x557e3b16a0_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0x557e3b16a0_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x557e3b15a0_0;
    %store/vec4a v0x557e3b1ca0, 4, 0;
    %load/vec4 v0x557e3b16a0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x557e3b15a0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x557e3b1ca0, 4, 0;
    %load/vec4 v0x557e3b16a0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x557e3b15a0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x557e3b1ca0, 4, 0;
    %load/vec4 v0x557e3b16a0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x557e3b15a0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x557e3b1ca0, 4, 0;
    %load/vec4 v0x557e3b16a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x557e3b15a0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x557e3b1ca0, 4, 0;
    %load/vec4 v0x557e3b16a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x557e3b15a0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x557e3b1ca0, 4, 0;
    %load/vec4 v0x557e3b16a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x557e3b15a0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x557e3b1ca0, 4, 0;
    %load/vec4 v0x557e3b16a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x557e3b15a0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x557e3b1ca0, 4, 0;
    %end;
S_0x557e3b1e60 .scope module, "NextPClogic" "NextPClogic" 3 141, 6 1 0, S_0x557e3b04a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
v0x557e3b2160_0 .net "ALUZero", 0 0, L_0x557e3c7cf0;  alias, 1 drivers
v0x557e3b2250_0 .var "BZero", 0 0;
v0x557e3b22f0_0 .net "Branch", 0 0, v0x557e3b43e0_0;  alias, 1 drivers
v0x557e3b23c0_0 .var "BranchOR", 0 0;
v0x557e3b2480_0 .net "CurrentPC", 63 0, v0x557e3b58a0_0;  alias, 1 drivers
v0x557e3b25b0_0 .var "NextPC", 63 0;
v0x557e3b2690_0 .net "SignExtImm64", 63 0, v0x557e3b3c50_0;  alias, 1 drivers
v0x557e3b2770_0 .net "Uncondbranch", 0 0, v0x557e3b4a20_0;  alias, 1 drivers
E_0x557e3b20e0/0 .event edge, v0x557e3b0e50_0, v0x557e3b22f0_0, v0x557e3b2250_0, v0x557e3b2770_0;
E_0x557e3b20e0/1 .event edge, v0x557e3b23c0_0, v0x557e3b2480_0, v0x557e3b2690_0;
E_0x557e3b20e0 .event/or E_0x557e3b20e0/0, E_0x557e3b20e0/1;
S_0x557e3b2930 .scope module, "RegisterFile" "RegisterFile" 3 96, 7 1 0, S_0x557e3b04a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
L_0x557e38f160 .functor BUFZ 64, L_0x557e3b7830, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x557e38b7b0 .functor BUFZ 64, L_0x557e3b7a60, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x557e3b2ba0_0 .net "BusA", 63 0, L_0x557e38f160;  alias, 1 drivers
v0x557e3b2c80_0 .net "BusB", 63 0, L_0x557e38b7b0;  alias, 1 drivers
v0x557e3b2d50_0 .net "BusW", 63 0, v0x557e3b5ed0_0;  1 drivers
v0x557e3b2e20_0 .net "Clk", 0 0, v0x557e3b6b70_0;  alias, 1 drivers
v0x557e3b2ef0_0 .net "RA", 4 0, L_0x557e3b7270;  alias, 1 drivers
v0x557e3b3000_0 .net "RB", 4 0, L_0x557e3b74d0;  alias, 1 drivers
v0x557e3b30e0_0 .net "RW", 4 0, L_0x557e3b7110;  alias, 1 drivers
v0x557e3b31c0_0 .net "RegWr", 0 0, v0x557e3b4880_0;  alias, 1 drivers
v0x557e3b3280_0 .net *"_ivl_0", 63 0, L_0x557e3b7830;  1 drivers
v0x557e3b3360_0 .net *"_ivl_10", 6 0, L_0x557e3b7b00;  1 drivers
L_0x7f7f3fd060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557e3b3440_0 .net *"_ivl_13", 1 0, L_0x7f7f3fd060;  1 drivers
v0x557e3b3520_0 .net *"_ivl_2", 6 0, L_0x557e3b78d0;  1 drivers
L_0x7f7f3fd018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557e3b3600_0 .net *"_ivl_5", 1 0, L_0x7f7f3fd018;  1 drivers
v0x557e3b36e0_0 .net *"_ivl_8", 63 0, L_0x557e3b7a60;  1 drivers
v0x557e3b37c0 .array "registers", 0 31, 63 0;
E_0x557e30ff80 .event negedge, v0x557e3b1860_0;
L_0x557e3b7830 .array/port v0x557e3b37c0, L_0x557e3b78d0;
L_0x557e3b78d0 .concat [ 5 2 0 0], L_0x557e3b7270, L_0x7f7f3fd018;
L_0x557e3b7a60 .array/port v0x557e3b37c0, L_0x557e3b7b00;
L_0x557e3b7b00 .concat [ 5 2 0 0], L_0x557e3b74d0, L_0x7f7f3fd060;
S_0x557e3b3980 .scope module, "SignExtender" "SignExtender" 3 80, 8 1 0, S_0x557e3b04a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Imm26";
    .port_info 2 /INPUT 3 "Ctrl";
v0x557e3b3c50_0 .var "BusImm", 63 0;
v0x557e3b3d30_0 .net "Ctrl", 2 0, v0x557e3b4950_0;  alias, 1 drivers
v0x557e3b3df0_0 .net "Imm26", 25 0, L_0x557e3b7790;  1 drivers
v0x557e3b3eb0_0 .var "extBit", 0 0;
E_0x557e3b3bd0 .event edge, v0x557e3b3d30_0, v0x557e3b3eb0_0, v0x557e3b3df0_0;
S_0x557e3b3ff0 .scope module, "control" "control" 3 64, 9 17 0, S_0x557e3b04a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 3 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x557e3b4230_0 .var "aluop", 3 0;
v0x557e3b4340_0 .var "alusrc", 0 0;
v0x557e3b43e0_0 .var "branch", 0 0;
v0x557e3b44e0_0 .var "mem2reg", 0 0;
v0x557e3b4580_0 .var "memread", 0 0;
v0x557e3b4670_0 .var "memwrite", 0 0;
v0x557e3b4740_0 .net "opcode", 10 0, L_0x557e3b7660;  alias, 1 drivers
v0x557e3b47e0_0 .var "reg2loc", 0 0;
v0x557e3b4880_0 .var "regwrite", 0 0;
v0x557e3b4950_0 .var "signop", 2 0;
v0x557e3b4a20_0 .var "uncond_branch", 0 0;
E_0x557e3b41d0 .event edge, v0x557e3b4740_0;
S_0x557e3b4c70 .scope module, "imem" "InstructionMemory" 3 59, 10 8 0, S_0x557e3b04a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x557e391570 .param/l "MemSize" 0 10 10, +C4<00000000000000000000000000101000>;
P_0x557e3915b0 .param/l "T_rd" 0 10 9, +C4<00000000000000000000000000010100>;
v0x557e3b4fe0_0 .net "Address", 63 0, v0x557e3b58a0_0;  alias, 1 drivers
v0x557e3b50f0_0 .var "Data", 31 0;
E_0x557e3b4f60 .event edge, v0x557e3b2480_0;
    .scope S_0x557e3b4c70;
T_3 ;
    %wait E_0x557e3b4f60;
    %load/vec4 v0x557e3b4fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.13 ;
    %pushi/vec4 3538044558, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 3536506639, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 2333016526, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 3534968720, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 3533430289, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 2333147664, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 2333082057, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 4160914409, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 4165108714, 0, 32;
    %store/vec4 v0x557e3b50f0_0, 0, 32;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x557e3b3ff0;
T_4 ;
    %wait E_0x557e3b41d0;
    %load/vec4 v0x557e3b4740_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x557e3b47e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x557e3b4340_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x557e3b44e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b43e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4a20_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x557e3b4230_0, 0;
    %pushi/vec4 3, 3, 3;
    %assign/vec4 v0x557e3b4950_0, 0;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b44e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b43e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4a20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557e3b4230_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x557e3b4950_0, 0;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b44e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b43e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4a20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x557e3b4230_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x557e3b4950_0, 0;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b44e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b43e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4a20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x557e3b4230_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x557e3b4950_0, 0;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b44e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b43e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4a20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x557e3b4230_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x557e3b4950_0, 0;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b44e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b43e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4a20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x557e3b4230_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557e3b4950_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b44e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b43e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4a20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x557e3b4230_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557e3b4950_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b47e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b4340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b44e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b43e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4a20_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x557e3b4230_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x557e3b4950_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x557e3b47e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x557e3b4340_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x557e3b44e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4670_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x557e3b43e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b4a20_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x557e3b4230_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x557e3b4950_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4340_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x557e3b44e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b43e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4a20_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x557e3b4230_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x557e3b4950_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x557e3b47e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b4340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b44e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b4880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b4580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b43e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4a20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x557e3b4230_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x557e3b4950_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b47e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b4340_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x557e3b44e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e3b4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b43e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e3b4a20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x557e3b4230_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x557e3b4950_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x557e3b3980;
T_5 ;
    %wait E_0x557e3b3bd0;
    %load/vec4 v0x557e3b3d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x557e3b3c50_0, 0, 64;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557e3b3eb0_0, 0, 1;
    %load/vec4 v0x557e3b3eb0_0;
    %replicate 52;
    %load/vec4 v0x557e3b3df0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557e3b3c50_0, 0, 64;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x557e3b3df0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x557e3b3eb0_0, 0, 1;
    %load/vec4 v0x557e3b3eb0_0;
    %replicate 55;
    %load/vec4 v0x557e3b3df0_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557e3b3c50_0, 0, 64;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x557e3b3df0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x557e3b3eb0_0, 0, 1;
    %load/vec4 v0x557e3b3eb0_0;
    %replicate 38;
    %load/vec4 v0x557e3b3df0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557e3b3c50_0, 0, 64;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x557e3b3df0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x557e3b3eb0_0, 0, 1;
    %load/vec4 v0x557e3b3eb0_0;
    %replicate 45;
    %load/vec4 v0x557e3b3df0_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557e3b3c50_0, 0, 64;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557e3b3eb0_0, 0, 1;
    %load/vec4 v0x557e3b3df0_0;
    %parti/s 2, 21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0x557e3b3df0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557e3b3c50_0, 0, 64;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x557e3b3df0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x557e3b3c50_0, 0, 64;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x557e3b3df0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 32;
    %store/vec4 v0x557e3b3c50_0, 0, 64;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x557e3b3df0_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 48;
    %store/vec4 v0x557e3b3c50_0, 0, 64;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x557e3b2930;
T_6 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557e3b37c0, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x557e3b2930;
T_7 ;
    %wait E_0x557e30ff80;
    %load/vec4 v0x557e3b31c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557e3b30e0_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x557e3b2d50_0;
    %load/vec4 v0x557e3b30e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x557e3b37c0, 4, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x557e3b0740;
T_8 ;
    %wait E_0x557e330360;
    %load/vec4 v0x557e3b0aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x557e3b0d70_0, 0, 64;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0x557e3b0ba0_0;
    %load/vec4 v0x557e3b0c80_0;
    %and;
    %assign/vec4 v0x557e3b0d70_0, 0;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0x557e3b0ba0_0;
    %load/vec4 v0x557e3b0c80_0;
    %or;
    %assign/vec4 v0x557e3b0d70_0, 0;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x557e3b0ba0_0;
    %load/vec4 v0x557e3b0c80_0;
    %add;
    %assign/vec4 v0x557e3b0d70_0, 0;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x557e3b0ba0_0;
    %load/vec4 v0x557e3b0c80_0;
    %sub;
    %assign/vec4 v0x557e3b0d70_0, 0;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x557e3b0c80_0;
    %assign/vec4 v0x557e3b0d70_0, 0;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x557e3b10e0;
T_9 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x557e3b15a0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x557e3b16a0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x557e3b13a0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x557e3b15a0_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x557e3b16a0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x557e3b13a0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x557e3b15a0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x557e3b16a0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x557e3b13a0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x557e3b15a0_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x557e3b16a0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x557e3b13a0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x557e3b15a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x557e3b16a0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x557e3b13a0;
    %join;
    %end;
    .thread T_9;
    .scope S_0x557e3b10e0;
T_10 ;
    %wait E_0x557e394ff0;
    %load/vec4 v0x557e3b1900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v0x557e3b1780_0;
    %load/vec4a v0x557e3b1ca0, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557e3b1a90_0, 4, 5;
    %load/vec4 v0x557e3b1780_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x557e3b1ca0, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557e3b1a90_0, 4, 5;
    %load/vec4 v0x557e3b1780_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x557e3b1ca0, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557e3b1a90_0, 4, 5;
    %load/vec4 v0x557e3b1780_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x557e3b1ca0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557e3b1a90_0, 4, 5;
    %load/vec4 v0x557e3b1780_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x557e3b1ca0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557e3b1a90_0, 4, 5;
    %load/vec4 v0x557e3b1780_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x557e3b1ca0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557e3b1a90_0, 4, 5;
    %load/vec4 v0x557e3b1780_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x557e3b1ca0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557e3b1a90_0, 4, 5;
    %load/vec4 v0x557e3b1780_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x557e3b1ca0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557e3b1a90_0, 4, 5;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x557e3b10e0;
T_11 ;
    %wait E_0x557e394ff0;
    %load/vec4 v0x557e3b19d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x557e3b1bc0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x557e3b1780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557e3b1ca0, 0, 4;
    %load/vec4 v0x557e3b1bc0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x557e3b1780_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557e3b1ca0, 0, 4;
    %load/vec4 v0x557e3b1bc0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x557e3b1780_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557e3b1ca0, 0, 4;
    %load/vec4 v0x557e3b1bc0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x557e3b1780_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557e3b1ca0, 0, 4;
    %load/vec4 v0x557e3b1bc0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x557e3b1780_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557e3b1ca0, 0, 4;
    %load/vec4 v0x557e3b1bc0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x557e3b1780_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557e3b1ca0, 0, 4;
    %load/vec4 v0x557e3b1bc0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x557e3b1780_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557e3b1ca0, 0, 4;
    %load/vec4 v0x557e3b1bc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x557e3b1780_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557e3b1ca0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x557e3b1e60;
T_12 ;
    %wait E_0x557e3b20e0;
    %load/vec4 v0x557e3b2160_0;
    %load/vec4 v0x557e3b22f0_0;
    %and;
    %store/vec4 v0x557e3b2250_0, 0, 1;
    %load/vec4 v0x557e3b2250_0;
    %load/vec4 v0x557e3b2770_0;
    %or;
    %store/vec4 v0x557e3b23c0_0, 0, 1;
    %load/vec4 v0x557e3b23c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x557e3b2480_0;
    %load/vec4 v0x557e3b2690_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x557e3b25b0_0, 0, 64;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x557e3b2480_0;
    %addi 4, 0, 64;
    %store/vec4 v0x557e3b25b0_0, 0, 64;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x557e3b04a0;
T_13 ;
    %wait E_0x557e30ff80;
    %load/vec4 v0x557e3b6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x557e3b5f70_0;
    %assign/vec4 v0x557e3b58a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x557e3b6810_0;
    %assign/vec4 v0x557e3b58a0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x557e3b04a0;
T_14 ;
    %wait E_0x557e32fa40;
    %load/vec4 v0x557e3b5710_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x557e3b6340_0;
    %store/vec4 v0x557e3b5e30_0, 0, 64;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x557e3b5a50_0;
    %store/vec4 v0x557e3b5e30_0, 0, 64;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x557e3b04a0;
T_15 ;
    %wait E_0x557e32ff70;
    %load/vec4 v0x557e3b5bb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x557e3b55b0_0;
    %store/vec4 v0x557e3b5ed0_0, 0, 64;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x557e3b5990_0;
    %store/vec4 v0x557e3b5ed0_0, 0, 64;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x557e391fd0;
T_16 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x557e391fd0;
T_17 ;
    %vpi_call 2 47 "$dumpfile", "SingleCycleProcTest.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557e391fd0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x557e391fd0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557e3b6c30_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x557e3b6f90_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557e3b6e80_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557e3b7050_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557e3b6c30_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x557e3b6f90_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557e3b6c30_0, 0, 1;
T_18.0 ;
    %load/vec4 v0x557e3b6cf0_0;
    %cmpi/u 52, 0, 64;
    %jmp/0xz T_18.1, 5;
    %delay 120000, 0;
    %vpi_call 2 90 "$display", "CurrentPC:%h", v0x557e3b6cf0_0 {0 0 0};
    %jmp T_18.0;
T_18.1 ;
    %delay 120000, 0;
    %load/vec4 v0x557e3b6d90_0;
    %store/vec4 v0x557e3b0140_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x557e3b0220_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x557e3b03c0_0, 0, 257;
    %load/vec4 v0x557e3b6e80_0;
    %store/vec4 v0x557e3b0300_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x557e3aff40;
    %join;
    %load/vec4 v0x557e3b0300_0;
    %store/vec4 v0x557e3b6e80_0, 0, 8;
T_18.2 ;
    %load/vec4 v0x557e3b6cf0_0;
    %cmpi/u 88, 0, 64;
    %jmp/0xz T_18.3, 5;
    %delay 120000, 0;
    %vpi_call 2 101 "$display", "CurrentPC:%h", v0x557e3b6cf0_0 {0 0 0};
    %jmp T_18.2;
T_18.3 ;
    %delay 120000, 0;
    %load/vec4 v0x557e3b6d90_0;
    %store/vec4 v0x557e3b0140_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0x557e3b0220_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541618, 0, 31;
    %store/vec4 v0x557e3b03c0_0, 0, 257;
    %load/vec4 v0x557e3b6e80_0;
    %store/vec4 v0x557e3b0300_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x557e3aff40;
    %join;
    %load/vec4 v0x557e3b0300_0;
    %store/vec4 v0x557e3b6e80_0, 0, 8;
    %load/vec4 v0x557e3b6e80_0;
    %store/vec4 v0x557e38b910_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x557e38f280_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x557e320f30;
    %join;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x557e391fd0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557e3b6b70_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x557e391fd0;
T_20 ;
    %delay 60000, 0;
    %load/vec4 v0x557e3b6b70_0;
    %inv;
    %store/vec4 v0x557e3b6b70_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x557e3b6b70_0;
    %inv;
    %store/vec4 v0x557e3b6b70_0, 0, 1;
    %load/vec4 v0x557e3b7050_0;
    %addi 1, 0, 16;
    %store/vec4 v0x557e3b7050_0, 0, 16;
    %jmp T_20;
    .thread T_20;
    .scope S_0x557e391fd0;
T_21 ;
    %wait E_0x557e32fde0;
    %load/vec4 v0x557e3b7050_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 127 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 128 "$finish" {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "DataMemory.v";
    "NextPClogic.v";
    "RegisterFile.v";
    "SignExtender.v";
    "SingleCycleControl.v";
    "InstructionMemory-1.v";
