
STM_Snake.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052f0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  080053b0  080053b0  000063b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080054d0  080054d0  0000716c  2**0
                  CONTENTS
  4 .ARM          00000000  080054d0  080054d0  0000716c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080054d0  080054d0  0000716c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080054d0  080054d0  000064d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080054d4  080054d4  000064d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000016c  20000000  080054d8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000494  2000016c  08005644  0000716c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000600  08005644  00007600  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000716c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e6e8  00000000  00000000  00007194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023d1  00000000  00000000  0001587c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d70  00000000  00000000  00017c50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a7e  00000000  00000000  000189c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013bee  00000000  00000000  0001943e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000111a6  00000000  00000000  0002d02c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000730e8  00000000  00000000  0003e1d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b12ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000395c  00000000  00000000  000b1300  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  000b4c5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000016c 	.word	0x2000016c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005398 	.word	0x08005398

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000170 	.word	0x20000170
 8000104:	08005398 	.word	0x08005398

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__aeabi_lmul>:
 8000408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800040a:	46ce      	mov	lr, r9
 800040c:	4699      	mov	r9, r3
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	469c      	mov	ip, r3
 8000412:	0413      	lsls	r3, r2, #16
 8000414:	4647      	mov	r7, r8
 8000416:	0c1b      	lsrs	r3, r3, #16
 8000418:	001d      	movs	r5, r3
 800041a:	000e      	movs	r6, r1
 800041c:	4661      	mov	r1, ip
 800041e:	0404      	lsls	r4, r0, #16
 8000420:	0c24      	lsrs	r4, r4, #16
 8000422:	b580      	push	{r7, lr}
 8000424:	0007      	movs	r7, r0
 8000426:	0c10      	lsrs	r0, r2, #16
 8000428:	434b      	muls	r3, r1
 800042a:	4365      	muls	r5, r4
 800042c:	4341      	muls	r1, r0
 800042e:	4360      	muls	r0, r4
 8000430:	0c2c      	lsrs	r4, r5, #16
 8000432:	18c0      	adds	r0, r0, r3
 8000434:	1824      	adds	r4, r4, r0
 8000436:	468c      	mov	ip, r1
 8000438:	42a3      	cmp	r3, r4
 800043a:	d903      	bls.n	8000444 <__aeabi_lmul+0x3c>
 800043c:	2380      	movs	r3, #128	@ 0x80
 800043e:	025b      	lsls	r3, r3, #9
 8000440:	4698      	mov	r8, r3
 8000442:	44c4      	add	ip, r8
 8000444:	4649      	mov	r1, r9
 8000446:	4379      	muls	r1, r7
 8000448:	4356      	muls	r6, r2
 800044a:	0c23      	lsrs	r3, r4, #16
 800044c:	042d      	lsls	r5, r5, #16
 800044e:	0c2d      	lsrs	r5, r5, #16
 8000450:	1989      	adds	r1, r1, r6
 8000452:	4463      	add	r3, ip
 8000454:	0424      	lsls	r4, r4, #16
 8000456:	1960      	adds	r0, r4, r5
 8000458:	18c9      	adds	r1, r1, r3
 800045a:	bcc0      	pop	{r6, r7}
 800045c:	46b9      	mov	r9, r7
 800045e:	46b0      	mov	r8, r6
 8000460:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <randomize_apple>:
#include "SnakeLogic.h"
#include <stdint.h>
#include <stdlib.h>

void randomize_apple(uint8_t *frog_x, uint8_t *frog_y) {
 8000464:	b580      	push	{r7, lr}
 8000466:	b082      	sub	sp, #8
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
 800046c:	6039      	str	r1, [r7, #0]
    *frog_x = rand() % 10;
 800046e:	f003 ff7b 	bl	8004368 <rand>
 8000472:	0003      	movs	r3, r0
 8000474:	210a      	movs	r1, #10
 8000476:	0018      	movs	r0, r3
 8000478:	f7ff ffc0 	bl	80003fc <__aeabi_idivmod>
 800047c:	000b      	movs	r3, r1
 800047e:	b2da      	uxtb	r2, r3
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	701a      	strb	r2, [r3, #0]
    *frog_y = rand() % 10;
 8000484:	f003 ff70 	bl	8004368 <rand>
 8000488:	0003      	movs	r3, r0
 800048a:	210a      	movs	r1, #10
 800048c:	0018      	movs	r0, r3
 800048e:	f7ff ffb5 	bl	80003fc <__aeabi_idivmod>
 8000492:	000b      	movs	r3, r1
 8000494:	b2da      	uxtb	r2, r3
 8000496:	683b      	ldr	r3, [r7, #0]
 8000498:	701a      	strb	r2, [r3, #0]
}
 800049a:	46c0      	nop			@ (mov r8, r8)
 800049c:	46bd      	mov	sp, r7
 800049e:	b002      	add	sp, #8
 80004a0:	bd80      	pop	{r7, pc}
	...

080004a4 <move_snake>:





uint8_t move_snake(uint8_t command, uint8_t *frog_x, uint8_t *frog_y, uint8_t *payload) {
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b08a      	sub	sp, #40	@ 0x28
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	60b9      	str	r1, [r7, #8]
 80004ac:	607a      	str	r2, [r7, #4]
 80004ae:	603b      	str	r3, [r7, #0]
 80004b0:	230f      	movs	r3, #15
 80004b2:	18fb      	adds	r3, r7, r3
 80004b4:	1c02      	adds	r2, r0, #0
 80004b6:	701a      	strb	r2, [r3, #0]
    uint8_t snake_length = 4;
 80004b8:	2127      	movs	r1, #39	@ 0x27
 80004ba:	187b      	adds	r3, r7, r1
 80004bc:	2204      	movs	r2, #4
 80004be:	701a      	strb	r2, [r3, #0]
    static uint8_t legit = 1;
    static uint8_t x_buffer[128] = {10, 11, 12, 13};
    static uint8_t y_buffer[128] = {15, 15, 15, 15};

    // Рухаєм змійку
    for (int i = snake_length - 1; i > 0; i--) {
 80004c0:	187b      	adds	r3, r7, r1
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	3b01      	subs	r3, #1
 80004c6:	623b      	str	r3, [r7, #32]
 80004c8:	e014      	b.n	80004f4 <move_snake+0x50>
        x_buffer[i] = x_buffer[i - 1];
 80004ca:	6a3b      	ldr	r3, [r7, #32]
 80004cc:	3b01      	subs	r3, #1
 80004ce:	4a90      	ldr	r2, [pc, #576]	@ (8000710 <move_snake+0x26c>)
 80004d0:	5cd1      	ldrb	r1, [r2, r3]
 80004d2:	4a8f      	ldr	r2, [pc, #572]	@ (8000710 <move_snake+0x26c>)
 80004d4:	6a3b      	ldr	r3, [r7, #32]
 80004d6:	18d3      	adds	r3, r2, r3
 80004d8:	1c0a      	adds	r2, r1, #0
 80004da:	701a      	strb	r2, [r3, #0]
        y_buffer[i] = y_buffer[i - 1];
 80004dc:	6a3b      	ldr	r3, [r7, #32]
 80004de:	3b01      	subs	r3, #1
 80004e0:	4a8c      	ldr	r2, [pc, #560]	@ (8000714 <move_snake+0x270>)
 80004e2:	5cd1      	ldrb	r1, [r2, r3]
 80004e4:	4a8b      	ldr	r2, [pc, #556]	@ (8000714 <move_snake+0x270>)
 80004e6:	6a3b      	ldr	r3, [r7, #32]
 80004e8:	18d3      	adds	r3, r2, r3
 80004ea:	1c0a      	adds	r2, r1, #0
 80004ec:	701a      	strb	r2, [r3, #0]
    for (int i = snake_length - 1; i > 0; i--) {
 80004ee:	6a3b      	ldr	r3, [r7, #32]
 80004f0:	3b01      	subs	r3, #1
 80004f2:	623b      	str	r3, [r7, #32]
 80004f4:	6a3b      	ldr	r3, [r7, #32]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	dce7      	bgt.n	80004ca <move_snake+0x26>
    }

    // Обробка команд
    switch (command) {
 80004fa:	230f      	movs	r3, #15
 80004fc:	18fb      	adds	r3, r7, r3
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	2b04      	cmp	r3, #4
 8000502:	d01d      	beq.n	8000540 <move_snake+0x9c>
 8000504:	dc23      	bgt.n	800054e <move_snake+0xaa>
 8000506:	2b03      	cmp	r3, #3
 8000508:	d013      	beq.n	8000532 <move_snake+0x8e>
 800050a:	dc20      	bgt.n	800054e <move_snake+0xaa>
 800050c:	2b01      	cmp	r3, #1
 800050e:	d002      	beq.n	8000516 <move_snake+0x72>
 8000510:	2b02      	cmp	r3, #2
 8000512:	d007      	beq.n	8000524 <move_snake+0x80>
        case 1: y_buffer[0]--; break;  // Вгору
        case 2: y_buffer[0]++; break;  // Вниз
        case 3: x_buffer[0]--; break;  // Вліво
        case 4: x_buffer[0]++; break;  // Вправо
        default: break;
 8000514:	e01b      	b.n	800054e <move_snake+0xaa>
        case 1: y_buffer[0]--; break;  // Вгору
 8000516:	4b7f      	ldr	r3, [pc, #508]	@ (8000714 <move_snake+0x270>)
 8000518:	781b      	ldrb	r3, [r3, #0]
 800051a:	3b01      	subs	r3, #1
 800051c:	b2da      	uxtb	r2, r3
 800051e:	4b7d      	ldr	r3, [pc, #500]	@ (8000714 <move_snake+0x270>)
 8000520:	701a      	strb	r2, [r3, #0]
 8000522:	e015      	b.n	8000550 <move_snake+0xac>
        case 2: y_buffer[0]++; break;  // Вниз
 8000524:	4b7b      	ldr	r3, [pc, #492]	@ (8000714 <move_snake+0x270>)
 8000526:	781b      	ldrb	r3, [r3, #0]
 8000528:	3301      	adds	r3, #1
 800052a:	b2da      	uxtb	r2, r3
 800052c:	4b79      	ldr	r3, [pc, #484]	@ (8000714 <move_snake+0x270>)
 800052e:	701a      	strb	r2, [r3, #0]
 8000530:	e00e      	b.n	8000550 <move_snake+0xac>
        case 3: x_buffer[0]--; break;  // Вліво
 8000532:	4b77      	ldr	r3, [pc, #476]	@ (8000710 <move_snake+0x26c>)
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	3b01      	subs	r3, #1
 8000538:	b2da      	uxtb	r2, r3
 800053a:	4b75      	ldr	r3, [pc, #468]	@ (8000710 <move_snake+0x26c>)
 800053c:	701a      	strb	r2, [r3, #0]
 800053e:	e007      	b.n	8000550 <move_snake+0xac>
        case 4: x_buffer[0]++; break;  // Вправо
 8000540:	4b73      	ldr	r3, [pc, #460]	@ (8000710 <move_snake+0x26c>)
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	3301      	adds	r3, #1
 8000546:	b2da      	uxtb	r2, r3
 8000548:	4b71      	ldr	r3, [pc, #452]	@ (8000710 <move_snake+0x26c>)
 800054a:	701a      	strb	r2, [r3, #0]
 800054c:	e000      	b.n	8000550 <move_snake+0xac>
        default: break;
 800054e:	46c0      	nop			@ (mov r8, r8)
    }

    for (int i = 0; i < snake_length; i++) {
 8000550:	2300      	movs	r3, #0
 8000552:	61fb      	str	r3, [r7, #28]
 8000554:	e030      	b.n	80005b8 <move_snake+0x114>
    if (x_buffer[i] >= 17) x_buffer[i] = 1;
 8000556:	4a6e      	ldr	r2, [pc, #440]	@ (8000710 <move_snake+0x26c>)
 8000558:	69fb      	ldr	r3, [r7, #28]
 800055a:	18d3      	adds	r3, r2, r3
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	2b10      	cmp	r3, #16
 8000560:	d905      	bls.n	800056e <move_snake+0xca>
 8000562:	4a6b      	ldr	r2, [pc, #428]	@ (8000710 <move_snake+0x26c>)
 8000564:	69fb      	ldr	r3, [r7, #28]
 8000566:	18d3      	adds	r3, r2, r3
 8000568:	2201      	movs	r2, #1
 800056a:	701a      	strb	r2, [r3, #0]
 800056c:	e00a      	b.n	8000584 <move_snake+0xe0>
        else if (x_buffer[i] < 1) x_buffer[i] = 16;
 800056e:	4a68      	ldr	r2, [pc, #416]	@ (8000710 <move_snake+0x26c>)
 8000570:	69fb      	ldr	r3, [r7, #28]
 8000572:	18d3      	adds	r3, r2, r3
 8000574:	781b      	ldrb	r3, [r3, #0]
 8000576:	2b00      	cmp	r3, #0
 8000578:	d104      	bne.n	8000584 <move_snake+0xe0>
 800057a:	4a65      	ldr	r2, [pc, #404]	@ (8000710 <move_snake+0x26c>)
 800057c:	69fb      	ldr	r3, [r7, #28]
 800057e:	18d3      	adds	r3, r2, r3
 8000580:	2210      	movs	r2, #16
 8000582:	701a      	strb	r2, [r3, #0]

    if (y_buffer[i] >= 17) y_buffer[i] = 1;
 8000584:	4a63      	ldr	r2, [pc, #396]	@ (8000714 <move_snake+0x270>)
 8000586:	69fb      	ldr	r3, [r7, #28]
 8000588:	18d3      	adds	r3, r2, r3
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	2b10      	cmp	r3, #16
 800058e:	d905      	bls.n	800059c <move_snake+0xf8>
 8000590:	4a60      	ldr	r2, [pc, #384]	@ (8000714 <move_snake+0x270>)
 8000592:	69fb      	ldr	r3, [r7, #28]
 8000594:	18d3      	adds	r3, r2, r3
 8000596:	2201      	movs	r2, #1
 8000598:	701a      	strb	r2, [r3, #0]
 800059a:	e00a      	b.n	80005b2 <move_snake+0x10e>
        else if (y_buffer[i] < 1) y_buffer[i] = 16;
 800059c:	4a5d      	ldr	r2, [pc, #372]	@ (8000714 <move_snake+0x270>)
 800059e:	69fb      	ldr	r3, [r7, #28]
 80005a0:	18d3      	adds	r3, r2, r3
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d104      	bne.n	80005b2 <move_snake+0x10e>
 80005a8:	4a5a      	ldr	r2, [pc, #360]	@ (8000714 <move_snake+0x270>)
 80005aa:	69fb      	ldr	r3, [r7, #28]
 80005ac:	18d3      	adds	r3, r2, r3
 80005ae:	2210      	movs	r2, #16
 80005b0:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < snake_length; i++) {
 80005b2:	69fb      	ldr	r3, [r7, #28]
 80005b4:	3301      	adds	r3, #1
 80005b6:	61fb      	str	r3, [r7, #28]
 80005b8:	2127      	movs	r1, #39	@ 0x27
 80005ba:	187b      	adds	r3, r7, r1
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	69fa      	ldr	r2, [r7, #28]
 80005c0:	429a      	cmp	r2, r3
 80005c2:	dbc8      	blt.n	8000556 <move_snake+0xb2>
    }

    // Перевірка на "з'їдання" яблука
    if (x_buffer[0] == *frog_x && y_buffer[0] == *frog_y) {	//перевірка на з'їдене яблуко
 80005c4:	4b52      	ldr	r3, [pc, #328]	@ (8000710 <move_snake+0x26c>)
 80005c6:	781a      	ldrb	r2, [r3, #0]
 80005c8:	68bb      	ldr	r3, [r7, #8]
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	429a      	cmp	r2, r3
 80005ce:	d15b      	bne.n	8000688 <move_snake+0x1e4>
 80005d0:	4b50      	ldr	r3, [pc, #320]	@ (8000714 <move_snake+0x270>)
 80005d2:	781a      	ldrb	r2, [r3, #0]
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	429a      	cmp	r2, r3
 80005da:	d155      	bne.n	8000688 <move_snake+0x1e4>
            snake_length++;
 80005dc:	187b      	adds	r3, r7, r1
 80005de:	781a      	ldrb	r2, [r3, #0]
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	3201      	adds	r2, #1
 80005e4:	701a      	strb	r2, [r3, #0]
            legit = 0;
 80005e6:	4b4c      	ldr	r3, [pc, #304]	@ (8000718 <move_snake+0x274>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	701a      	strb	r2, [r3, #0]
        	for (uint8_t i = 0; i < snake_length; i++) {
 80005ec:	231b      	movs	r3, #27
 80005ee:	18fb      	adds	r3, r7, r3
 80005f0:	2200      	movs	r2, #0
 80005f2:	701a      	strb	r2, [r3, #0]
 80005f4:	e040      	b.n	8000678 <move_snake+0x1d4>
        		i++;
 80005f6:	211b      	movs	r1, #27
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	781a      	ldrb	r2, [r3, #0]
 80005fc:	187b      	adds	r3, r7, r1
 80005fe:	3201      	adds	r2, #1
 8000600:	701a      	strb	r2, [r3, #0]
        		do {
        			randomize_apple(frog_x, frog_y);
 8000602:	687a      	ldr	r2, [r7, #4]
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	0011      	movs	r1, r2
 8000608:	0018      	movs	r0, r3
 800060a:	f7ff ff2b 	bl	8000464 <randomize_apple>
        		    legit = 1;
 800060e:	4b42      	ldr	r3, [pc, #264]	@ (8000718 <move_snake+0x274>)
 8000610:	2201      	movs	r2, #1
 8000612:	701a      	strb	r2, [r3, #0]

        		    for (uint8_t i = 0; i < snake_length; i++) {
 8000614:	231a      	movs	r3, #26
 8000616:	18fb      	adds	r3, r7, r3
 8000618:	2200      	movs	r2, #0
 800061a:	701a      	strb	r2, [r3, #0]
 800061c:	e01a      	b.n	8000654 <move_snake+0x1b0>
        		        if (x_buffer[i] == *frog_x && y_buffer[i] == *frog_y) {
 800061e:	211a      	movs	r1, #26
 8000620:	187b      	adds	r3, r7, r1
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	4a3a      	ldr	r2, [pc, #232]	@ (8000710 <move_snake+0x26c>)
 8000626:	5cd2      	ldrb	r2, [r2, r3]
 8000628:	68bb      	ldr	r3, [r7, #8]
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	429a      	cmp	r2, r3
 800062e:	d10b      	bne.n	8000648 <move_snake+0x1a4>
 8000630:	187b      	adds	r3, r7, r1
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	4a37      	ldr	r2, [pc, #220]	@ (8000714 <move_snake+0x270>)
 8000636:	5cd2      	ldrb	r2, [r2, r3]
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	429a      	cmp	r2, r3
 800063e:	d103      	bne.n	8000648 <move_snake+0x1a4>
        		            legit = 0;
 8000640:	4b35      	ldr	r3, [pc, #212]	@ (8000718 <move_snake+0x274>)
 8000642:	2200      	movs	r2, #0
 8000644:	701a      	strb	r2, [r3, #0]
        		            break;
 8000646:	e00d      	b.n	8000664 <move_snake+0x1c0>
        		    for (uint8_t i = 0; i < snake_length; i++) {
 8000648:	211a      	movs	r1, #26
 800064a:	187b      	adds	r3, r7, r1
 800064c:	781a      	ldrb	r2, [r3, #0]
 800064e:	187b      	adds	r3, r7, r1
 8000650:	3201      	adds	r2, #1
 8000652:	701a      	strb	r2, [r3, #0]
 8000654:	231a      	movs	r3, #26
 8000656:	18fa      	adds	r2, r7, r3
 8000658:	2327      	movs	r3, #39	@ 0x27
 800065a:	18fb      	adds	r3, r7, r3
 800065c:	7812      	ldrb	r2, [r2, #0]
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	429a      	cmp	r2, r3
 8000662:	d3dc      	bcc.n	800061e <move_snake+0x17a>
        		        }
        		    }
        		} while (!legit);
 8000664:	4b2c      	ldr	r3, [pc, #176]	@ (8000718 <move_snake+0x274>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d0ca      	beq.n	8000602 <move_snake+0x15e>
        	for (uint8_t i = 0; i < snake_length; i++) {
 800066c:	211b      	movs	r1, #27
 800066e:	187b      	adds	r3, r7, r1
 8000670:	781a      	ldrb	r2, [r3, #0]
 8000672:	187b      	adds	r3, r7, r1
 8000674:	3201      	adds	r2, #1
 8000676:	701a      	strb	r2, [r3, #0]
 8000678:	231b      	movs	r3, #27
 800067a:	18fa      	adds	r2, r7, r3
 800067c:	2327      	movs	r3, #39	@ 0x27
 800067e:	18fb      	adds	r3, r7, r3
 8000680:	7812      	ldrb	r2, [r2, #0]
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	429a      	cmp	r2, r3
 8000686:	d3b6      	bcc.n	80005f6 <move_snake+0x152>
        	        }
            if (snake_length > 255) snake_length = 255;
    }

    for (int i = 1; i < snake_length; i++) {
 8000688:	2301      	movs	r3, #1
 800068a:	617b      	str	r3, [r7, #20]
 800068c:	e014      	b.n	80006b8 <move_snake+0x214>
      if (x_buffer[0] == x_buffer[i] && y_buffer[0] == y_buffer[i]) {
 800068e:	4b20      	ldr	r3, [pc, #128]	@ (8000710 <move_snake+0x26c>)
 8000690:	781a      	ldrb	r2, [r3, #0]
 8000692:	491f      	ldr	r1, [pc, #124]	@ (8000710 <move_snake+0x26c>)
 8000694:	697b      	ldr	r3, [r7, #20]
 8000696:	18cb      	adds	r3, r1, r3
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	429a      	cmp	r2, r3
 800069c:	d109      	bne.n	80006b2 <move_snake+0x20e>
 800069e:	4b1d      	ldr	r3, [pc, #116]	@ (8000714 <move_snake+0x270>)
 80006a0:	781a      	ldrb	r2, [r3, #0]
 80006a2:	491c      	ldr	r1, [pc, #112]	@ (8000714 <move_snake+0x270>)
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	18cb      	adds	r3, r1, r3
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	429a      	cmp	r2, r3
 80006ac:	d101      	bne.n	80006b2 <move_snake+0x20e>
            return 8;  // Змійка зіткнулась сама з собою
 80006ae:	2308      	movs	r3, #8
 80006b0:	e029      	b.n	8000706 <move_snake+0x262>
    for (int i = 1; i < snake_length; i++) {
 80006b2:	697b      	ldr	r3, [r7, #20]
 80006b4:	3301      	adds	r3, #1
 80006b6:	617b      	str	r3, [r7, #20]
 80006b8:	2327      	movs	r3, #39	@ 0x27
 80006ba:	18fb      	adds	r3, r7, r3
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	697a      	ldr	r2, [r7, #20]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	dbe4      	blt.n	800068e <move_snake+0x1ea>
         }
      }

    // Формуємо payload для відображення змійки
    for (int i = 0; i < snake_length; i++) {
 80006c4:	2300      	movs	r3, #0
 80006c6:	613b      	str	r3, [r7, #16]
 80006c8:	e016      	b.n	80006f8 <move_snake+0x254>
        payload[2 * i] = x_buffer[i];
 80006ca:	693b      	ldr	r3, [r7, #16]
 80006cc:	005b      	lsls	r3, r3, #1
 80006ce:	001a      	movs	r2, r3
 80006d0:	683b      	ldr	r3, [r7, #0]
 80006d2:	189b      	adds	r3, r3, r2
 80006d4:	490e      	ldr	r1, [pc, #56]	@ (8000710 <move_snake+0x26c>)
 80006d6:	693a      	ldr	r2, [r7, #16]
 80006d8:	188a      	adds	r2, r1, r2
 80006da:	7812      	ldrb	r2, [r2, #0]
 80006dc:	701a      	strb	r2, [r3, #0]
        payload[2 * i + 1] = y_buffer[i];
 80006de:	693b      	ldr	r3, [r7, #16]
 80006e0:	005b      	lsls	r3, r3, #1
 80006e2:	3301      	adds	r3, #1
 80006e4:	683a      	ldr	r2, [r7, #0]
 80006e6:	18d3      	adds	r3, r2, r3
 80006e8:	490a      	ldr	r1, [pc, #40]	@ (8000714 <move_snake+0x270>)
 80006ea:	693a      	ldr	r2, [r7, #16]
 80006ec:	188a      	adds	r2, r1, r2
 80006ee:	7812      	ldrb	r2, [r2, #0]
 80006f0:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < snake_length; i++) {
 80006f2:	693b      	ldr	r3, [r7, #16]
 80006f4:	3301      	adds	r3, #1
 80006f6:	613b      	str	r3, [r7, #16]
 80006f8:	2327      	movs	r3, #39	@ 0x27
 80006fa:	18fb      	adds	r3, r7, r3
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	693a      	ldr	r2, [r7, #16]
 8000700:	429a      	cmp	r2, r3
 8000702:	dbe2      	blt.n	80006ca <move_snake+0x226>
    }

    return 0;
 8000704:	2300      	movs	r3, #0
}
 8000706:	0018      	movs	r0, r3
 8000708:	46bd      	mov	sp, r7
 800070a:	b00a      	add	sp, #40	@ 0x28
 800070c:	bd80      	pop	{r7, pc}
 800070e:	46c0      	nop			@ (mov r8, r8)
 8000710:	20000000 	.word	0x20000000
 8000714:	20000080 	.word	0x20000080
 8000718:	20000100 	.word	0x20000100

0800071c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000720:	f000 fe20 	bl	8001364 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000724:	f000 f81e 	bl	8000764 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000728:	f000 f920 	bl	800096c <MX_GPIO_Init>
  MX_DMA_Init();
 800072c:	f000 f900 	bl	8000930 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000730:	f000 f8ce 	bl	80008d0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000734:	f000 f876 	bl	8000824 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_DMA(&huart1,rx_buffer,sizeof(rx_buffer));
 8000738:	4906      	ldr	r1, [pc, #24]	@ (8000754 <main+0x38>)
 800073a:	4b07      	ldr	r3, [pc, #28]	@ (8000758 <main+0x3c>)
 800073c:	2205      	movs	r2, #5
 800073e:	0018      	movs	r0, r3
 8000740:	f002 fd3f 	bl	80031c2 <HAL_UART_Receive_DMA>
  randomize_apple(&frog_x, &frog_y);
 8000744:	4a05      	ldr	r2, [pc, #20]	@ (800075c <main+0x40>)
 8000746:	4b06      	ldr	r3, [pc, #24]	@ (8000760 <main+0x44>)
 8000748:	0011      	movs	r1, r2
 800074a:	0018      	movs	r0, r3
 800074c:	f7ff fe8a 	bl	8000464 <randomize_apple>
  //simulate_snake_game();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000750:	46c0      	nop			@ (mov r8, r8)
 8000752:	e7fd      	b.n	8000750 <main+0x34>
 8000754:	2000039c 	.word	0x2000039c
 8000758:	200001d0 	.word	0x200001d0
 800075c:	200004a7 	.word	0x200004a7
 8000760:	200004a6 	.word	0x200004a6

08000764 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000764:	b590      	push	{r4, r7, lr}
 8000766:	b097      	sub	sp, #92	@ 0x5c
 8000768:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800076a:	2428      	movs	r4, #40	@ 0x28
 800076c:	193b      	adds	r3, r7, r4
 800076e:	0018      	movs	r0, r3
 8000770:	2330      	movs	r3, #48	@ 0x30
 8000772:	001a      	movs	r2, r3
 8000774:	2100      	movs	r1, #0
 8000776:	f003 ff45 	bl	8004604 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800077a:	2318      	movs	r3, #24
 800077c:	18fb      	adds	r3, r7, r3
 800077e:	0018      	movs	r0, r3
 8000780:	2310      	movs	r3, #16
 8000782:	001a      	movs	r2, r3
 8000784:	2100      	movs	r1, #0
 8000786:	f003 ff3d 	bl	8004604 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800078a:	1d3b      	adds	r3, r7, #4
 800078c:	0018      	movs	r0, r3
 800078e:	2314      	movs	r3, #20
 8000790:	001a      	movs	r2, r3
 8000792:	2100      	movs	r1, #0
 8000794:	f003 ff36 	bl	8004604 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000798:	0021      	movs	r1, r4
 800079a:	187b      	adds	r3, r7, r1
 800079c:	2201      	movs	r2, #1
 800079e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007a0:	187b      	adds	r3, r7, r1
 80007a2:	2201      	movs	r2, #1
 80007a4:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007a6:	187b      	adds	r3, r7, r1
 80007a8:	2202      	movs	r2, #2
 80007aa:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ac:	187b      	adds	r3, r7, r1
 80007ae:	2280      	movs	r2, #128	@ 0x80
 80007b0:	0252      	lsls	r2, r2, #9
 80007b2:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80007b4:	187b      	adds	r3, r7, r1
 80007b6:	2280      	movs	r2, #128	@ 0x80
 80007b8:	0352      	lsls	r2, r2, #13
 80007ba:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80007bc:	187b      	adds	r3, r7, r1
 80007be:	2200      	movs	r2, #0
 80007c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c2:	187b      	adds	r3, r7, r1
 80007c4:	0018      	movs	r0, r3
 80007c6:	f001 fab3 	bl	8001d30 <HAL_RCC_OscConfig>
 80007ca:	1e03      	subs	r3, r0, #0
 80007cc:	d001      	beq.n	80007d2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80007ce:	f000 fa0b 	bl	8000be8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d2:	2118      	movs	r1, #24
 80007d4:	187b      	adds	r3, r7, r1
 80007d6:	2207      	movs	r2, #7
 80007d8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007da:	187b      	adds	r3, r7, r1
 80007dc:	2202      	movs	r2, #2
 80007de:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007e0:	187b      	adds	r3, r7, r1
 80007e2:	2200      	movs	r2, #0
 80007e4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007e6:	187b      	adds	r3, r7, r1
 80007e8:	2200      	movs	r2, #0
 80007ea:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007ec:	187b      	adds	r3, r7, r1
 80007ee:	2101      	movs	r1, #1
 80007f0:	0018      	movs	r0, r3
 80007f2:	f001 fdb7 	bl	8002364 <HAL_RCC_ClockConfig>
 80007f6:	1e03      	subs	r3, r0, #0
 80007f8:	d001      	beq.n	80007fe <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80007fa:	f000 f9f5 	bl	8000be8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80007fe:	1d3b      	adds	r3, r7, #4
 8000800:	2201      	movs	r2, #1
 8000802:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000804:	1d3b      	adds	r3, r7, #4
 8000806:	2200      	movs	r2, #0
 8000808:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800080a:	1d3b      	adds	r3, r7, #4
 800080c:	0018      	movs	r0, r3
 800080e:	f001 feed 	bl	80025ec <HAL_RCCEx_PeriphCLKConfig>
 8000812:	1e03      	subs	r3, r0, #0
 8000814:	d001      	beq.n	800081a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000816:	f000 f9e7 	bl	8000be8 <Error_Handler>
  }
}
 800081a:	46c0      	nop			@ (mov r8, r8)
 800081c:	46bd      	mov	sp, r7
 800081e:	b017      	add	sp, #92	@ 0x5c
 8000820:	bd90      	pop	{r4, r7, pc}
	...

08000824 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b086      	sub	sp, #24
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800082a:	2308      	movs	r3, #8
 800082c:	18fb      	adds	r3, r7, r3
 800082e:	0018      	movs	r0, r3
 8000830:	2310      	movs	r3, #16
 8000832:	001a      	movs	r2, r3
 8000834:	2100      	movs	r1, #0
 8000836:	f003 fee5 	bl	8004604 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800083a:	003b      	movs	r3, r7
 800083c:	0018      	movs	r0, r3
 800083e:	2308      	movs	r3, #8
 8000840:	001a      	movs	r2, r3
 8000842:	2100      	movs	r1, #0
 8000844:	f003 fede 	bl	8004604 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000848:	4b1e      	ldr	r3, [pc, #120]	@ (80008c4 <MX_TIM2_Init+0xa0>)
 800084a:	2280      	movs	r2, #128	@ 0x80
 800084c:	05d2      	lsls	r2, r2, #23
 800084e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6999;
 8000850:	4b1c      	ldr	r3, [pc, #112]	@ (80008c4 <MX_TIM2_Init+0xa0>)
 8000852:	4a1d      	ldr	r2, [pc, #116]	@ (80008c8 <MX_TIM2_Init+0xa4>)
 8000854:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000856:	4b1b      	ldr	r3, [pc, #108]	@ (80008c4 <MX_TIM2_Init+0xa0>)
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 6856;
 800085c:	4b19      	ldr	r3, [pc, #100]	@ (80008c4 <MX_TIM2_Init+0xa0>)
 800085e:	4a1b      	ldr	r2, [pc, #108]	@ (80008cc <MX_TIM2_Init+0xa8>)
 8000860:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000862:	4b18      	ldr	r3, [pc, #96]	@ (80008c4 <MX_TIM2_Init+0xa0>)
 8000864:	2200      	movs	r2, #0
 8000866:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000868:	4b16      	ldr	r3, [pc, #88]	@ (80008c4 <MX_TIM2_Init+0xa0>)
 800086a:	2200      	movs	r2, #0
 800086c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800086e:	4b15      	ldr	r3, [pc, #84]	@ (80008c4 <MX_TIM2_Init+0xa0>)
 8000870:	0018      	movs	r0, r3
 8000872:	f001 ff99 	bl	80027a8 <HAL_TIM_Base_Init>
 8000876:	1e03      	subs	r3, r0, #0
 8000878:	d001      	beq.n	800087e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800087a:	f000 f9b5 	bl	8000be8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800087e:	2108      	movs	r1, #8
 8000880:	187b      	adds	r3, r7, r1
 8000882:	2280      	movs	r2, #128	@ 0x80
 8000884:	0152      	lsls	r2, r2, #5
 8000886:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000888:	187a      	adds	r2, r7, r1
 800088a:	4b0e      	ldr	r3, [pc, #56]	@ (80008c4 <MX_TIM2_Init+0xa0>)
 800088c:	0011      	movs	r1, r2
 800088e:	0018      	movs	r0, r3
 8000890:	f002 f91a 	bl	8002ac8 <HAL_TIM_ConfigClockSource>
 8000894:	1e03      	subs	r3, r0, #0
 8000896:	d001      	beq.n	800089c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000898:	f000 f9a6 	bl	8000be8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800089c:	003b      	movs	r3, r7
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008a2:	003b      	movs	r3, r7
 80008a4:	2200      	movs	r2, #0
 80008a6:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008a8:	003a      	movs	r2, r7
 80008aa:	4b06      	ldr	r3, [pc, #24]	@ (80008c4 <MX_TIM2_Init+0xa0>)
 80008ac:	0011      	movs	r1, r2
 80008ae:	0018      	movs	r0, r3
 80008b0:	f002 fb26 	bl	8002f00 <HAL_TIMEx_MasterConfigSynchronization>
 80008b4:	1e03      	subs	r3, r0, #0
 80008b6:	d001      	beq.n	80008bc <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80008b8:	f000 f996 	bl	8000be8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80008bc:	46c0      	nop			@ (mov r8, r8)
 80008be:	46bd      	mov	sp, r7
 80008c0:	b006      	add	sp, #24
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	20000188 	.word	0x20000188
 80008c8:	00001b57 	.word	0x00001b57
 80008cc:	00001ac8 	.word	0x00001ac8

080008d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008d4:	4b14      	ldr	r3, [pc, #80]	@ (8000928 <MX_USART1_UART_Init+0x58>)
 80008d6:	4a15      	ldr	r2, [pc, #84]	@ (800092c <MX_USART1_UART_Init+0x5c>)
 80008d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80008da:	4b13      	ldr	r3, [pc, #76]	@ (8000928 <MX_USART1_UART_Init+0x58>)
 80008dc:	2296      	movs	r2, #150	@ 0x96
 80008de:	0192      	lsls	r2, r2, #6
 80008e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008e2:	4b11      	ldr	r3, [pc, #68]	@ (8000928 <MX_USART1_UART_Init+0x58>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000928 <MX_USART1_UART_Init+0x58>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000928 <MX_USART1_UART_Init+0x58>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000928 <MX_USART1_UART_Init+0x58>)
 80008f6:	220c      	movs	r2, #12
 80008f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000928 <MX_USART1_UART_Init+0x58>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000900:	4b09      	ldr	r3, [pc, #36]	@ (8000928 <MX_USART1_UART_Init+0x58>)
 8000902:	2200      	movs	r2, #0
 8000904:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000906:	4b08      	ldr	r3, [pc, #32]	@ (8000928 <MX_USART1_UART_Init+0x58>)
 8000908:	2200      	movs	r2, #0
 800090a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800090c:	4b06      	ldr	r3, [pc, #24]	@ (8000928 <MX_USART1_UART_Init+0x58>)
 800090e:	2200      	movs	r2, #0
 8000910:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000912:	4b05      	ldr	r3, [pc, #20]	@ (8000928 <MX_USART1_UART_Init+0x58>)
 8000914:	0018      	movs	r0, r3
 8000916:	f002 fb61 	bl	8002fdc <HAL_UART_Init>
 800091a:	1e03      	subs	r3, r0, #0
 800091c:	d001      	beq.n	8000922 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800091e:	f000 f963 	bl	8000be8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000922:	46c0      	nop			@ (mov r8, r8)
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	200001d0 	.word	0x200001d0
 800092c:	40013800 	.word	0x40013800

08000930 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000936:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <MX_DMA_Init+0x38>)
 8000938:	695a      	ldr	r2, [r3, #20]
 800093a:	4b0b      	ldr	r3, [pc, #44]	@ (8000968 <MX_DMA_Init+0x38>)
 800093c:	2101      	movs	r1, #1
 800093e:	430a      	orrs	r2, r1
 8000940:	615a      	str	r2, [r3, #20]
 8000942:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <MX_DMA_Init+0x38>)
 8000944:	695b      	ldr	r3, [r3, #20]
 8000946:	2201      	movs	r2, #1
 8000948:	4013      	ands	r3, r2
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800094e:	2200      	movs	r2, #0
 8000950:	2100      	movs	r1, #0
 8000952:	200a      	movs	r0, #10
 8000954:	f000 fe16 	bl	8001584 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000958:	200a      	movs	r0, #10
 800095a:	f000 fe28 	bl	80015ae <HAL_NVIC_EnableIRQ>

}
 800095e:	46c0      	nop			@ (mov r8, r8)
 8000960:	46bd      	mov	sp, r7
 8000962:	b002      	add	sp, #8
 8000964:	bd80      	pop	{r7, pc}
 8000966:	46c0      	nop			@ (mov r8, r8)
 8000968:	40021000 	.word	0x40021000

0800096c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800096c:	b590      	push	{r4, r7, lr}
 800096e:	b089      	sub	sp, #36	@ 0x24
 8000970:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000972:	240c      	movs	r4, #12
 8000974:	193b      	adds	r3, r7, r4
 8000976:	0018      	movs	r0, r3
 8000978:	2314      	movs	r3, #20
 800097a:	001a      	movs	r2, r3
 800097c:	2100      	movs	r1, #0
 800097e:	f003 fe41 	bl	8004604 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000982:	4b24      	ldr	r3, [pc, #144]	@ (8000a14 <MX_GPIO_Init+0xa8>)
 8000984:	695a      	ldr	r2, [r3, #20]
 8000986:	4b23      	ldr	r3, [pc, #140]	@ (8000a14 <MX_GPIO_Init+0xa8>)
 8000988:	2180      	movs	r1, #128	@ 0x80
 800098a:	03c9      	lsls	r1, r1, #15
 800098c:	430a      	orrs	r2, r1
 800098e:	615a      	str	r2, [r3, #20]
 8000990:	4b20      	ldr	r3, [pc, #128]	@ (8000a14 <MX_GPIO_Init+0xa8>)
 8000992:	695a      	ldr	r2, [r3, #20]
 8000994:	2380      	movs	r3, #128	@ 0x80
 8000996:	03db      	lsls	r3, r3, #15
 8000998:	4013      	ands	r3, r2
 800099a:	60bb      	str	r3, [r7, #8]
 800099c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800099e:	4b1d      	ldr	r3, [pc, #116]	@ (8000a14 <MX_GPIO_Init+0xa8>)
 80009a0:	695a      	ldr	r2, [r3, #20]
 80009a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a14 <MX_GPIO_Init+0xa8>)
 80009a4:	2180      	movs	r1, #128	@ 0x80
 80009a6:	0309      	lsls	r1, r1, #12
 80009a8:	430a      	orrs	r2, r1
 80009aa:	615a      	str	r2, [r3, #20]
 80009ac:	4b19      	ldr	r3, [pc, #100]	@ (8000a14 <MX_GPIO_Init+0xa8>)
 80009ae:	695a      	ldr	r2, [r3, #20]
 80009b0:	2380      	movs	r3, #128	@ 0x80
 80009b2:	031b      	lsls	r3, r3, #12
 80009b4:	4013      	ands	r3, r2
 80009b6:	607b      	str	r3, [r7, #4]
 80009b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ba:	4b16      	ldr	r3, [pc, #88]	@ (8000a14 <MX_GPIO_Init+0xa8>)
 80009bc:	695a      	ldr	r2, [r3, #20]
 80009be:	4b15      	ldr	r3, [pc, #84]	@ (8000a14 <MX_GPIO_Init+0xa8>)
 80009c0:	2180      	movs	r1, #128	@ 0x80
 80009c2:	0289      	lsls	r1, r1, #10
 80009c4:	430a      	orrs	r2, r1
 80009c6:	615a      	str	r2, [r3, #20]
 80009c8:	4b12      	ldr	r3, [pc, #72]	@ (8000a14 <MX_GPIO_Init+0xa8>)
 80009ca:	695a      	ldr	r2, [r3, #20]
 80009cc:	2380      	movs	r3, #128	@ 0x80
 80009ce:	029b      	lsls	r3, r3, #10
 80009d0:	4013      	ands	r3, r2
 80009d2:	603b      	str	r3, [r7, #0]
 80009d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80009d6:	23c0      	movs	r3, #192	@ 0xc0
 80009d8:	009b      	lsls	r3, r3, #2
 80009da:	480f      	ldr	r0, [pc, #60]	@ (8000a18 <MX_GPIO_Init+0xac>)
 80009dc:	2200      	movs	r2, #0
 80009de:	0019      	movs	r1, r3
 80009e0:	f001 f988 	bl	8001cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80009e4:	193b      	adds	r3, r7, r4
 80009e6:	22c0      	movs	r2, #192	@ 0xc0
 80009e8:	0092      	lsls	r2, r2, #2
 80009ea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ec:	193b      	adds	r3, r7, r4
 80009ee:	2201      	movs	r2, #1
 80009f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	193b      	adds	r3, r7, r4
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f8:	193b      	adds	r3, r7, r4
 80009fa:	2200      	movs	r2, #0
 80009fc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009fe:	193b      	adds	r3, r7, r4
 8000a00:	4a05      	ldr	r2, [pc, #20]	@ (8000a18 <MX_GPIO_Init+0xac>)
 8000a02:	0019      	movs	r1, r3
 8000a04:	0010      	movs	r0, r2
 8000a06:	f001 f805 	bl	8001a14 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a0a:	46c0      	nop			@ (mov r8, r8)
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	b009      	add	sp, #36	@ 0x24
 8000a10:	bd90      	pop	{r4, r7, pc}
 8000a12:	46c0      	nop			@ (mov r8, r8)
 8000a14:	40021000 	.word	0x40021000
 8000a18:	48000800 	.word	0x48000800

08000a1c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000a1c:	b5b0      	push	{r4, r5, r7, lr}
 8000a1e:	b086      	sub	sp, #24
 8000a20:	af02      	add	r7, sp, #8
 8000a22:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a3c      	ldr	r2, [pc, #240]	@ (8000b1c <HAL_UART_RxCpltCallback+0x100>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d000      	beq.n	8000a30 <HAL_UART_RxCpltCallback+0x14>
 8000a2e:	e071      	b.n	8000b14 <HAL_UART_RxCpltCallback+0xf8>

    	uint8_t cmd_code = rx_buffer[1];
 8000a30:	210f      	movs	r1, #15
 8000a32:	187b      	adds	r3, r7, r1
 8000a34:	4a3a      	ldr	r2, [pc, #232]	@ (8000b20 <HAL_UART_RxCpltCallback+0x104>)
 8000a36:	7852      	ldrb	r2, [r2, #1]
 8000a38:	701a      	strb	r2, [r3, #0]
    	second_byte = rx_buffer[2];
 8000a3a:	4b39      	ldr	r3, [pc, #228]	@ (8000b20 <HAL_UART_RxCpltCallback+0x104>)
 8000a3c:	789a      	ldrb	r2, [r3, #2]
 8000a3e:	4b39      	ldr	r3, [pc, #228]	@ (8000b24 <HAL_UART_RxCpltCallback+0x108>)
 8000a40:	701a      	strb	r2, [r3, #0]
    	switch(cmd_code){
 8000a42:	187b      	adds	r3, r7, r1
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	2b01      	cmp	r3, #1
 8000a48:	d002      	beq.n	8000a50 <HAL_UART_RxCpltCallback+0x34>
 8000a4a:	2b03      	cmp	r3, #3
 8000a4c:	d032      	beq.n	8000ab4 <HAL_UART_RxCpltCallback+0x98>
 8000a4e:	e05b      	b.n	8000b08 <HAL_UART_RxCpltCallback+0xec>
    		case(1):
			uint8_t Decoder_receive = decode_frame(rx_buffer,sizeof(rx_buffer));
 8000a50:	4b33      	ldr	r3, [pc, #204]	@ (8000b20 <HAL_UART_RxCpltCallback+0x104>)
 8000a52:	2105      	movs	r1, #5
 8000a54:	0018      	movs	r0, r3
 8000a56:	f000 fa4a 	bl	8000eee <decode_frame>
 8000a5a:	0002      	movs	r2, r0
 8000a5c:	210d      	movs	r1, #13
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	701a      	strb	r2, [r3, #0]
    		if (Decoder_receive==0 && second_byte == 1) {
 8000a62:	187b      	adds	r3, r7, r1
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d117      	bne.n	8000a9a <HAL_UART_RxCpltCallback+0x7e>
 8000a6a:	4b2e      	ldr	r3, [pc, #184]	@ (8000b24 <HAL_UART_RxCpltCallback+0x108>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	2b01      	cmp	r3, #1
 8000a70:	d113      	bne.n	8000a9a <HAL_UART_RxCpltCallback+0x7e>
    			uint8_t response[5] = {0x7E,0x01,0x02,0xD1,0x93};
 8000a72:	2008      	movs	r0, #8
 8000a74:	183b      	adds	r3, r7, r0
 8000a76:	4a2c      	ldr	r2, [pc, #176]	@ (8000b28 <HAL_UART_RxCpltCallback+0x10c>)
 8000a78:	6811      	ldr	r1, [r2, #0]
 8000a7a:	6019      	str	r1, [r3, #0]
 8000a7c:	7912      	ldrb	r2, [r2, #4]
 8000a7e:	711a      	strb	r2, [r3, #4]
    		    HAL_UART_Transmit(&huart1, response, sizeof(response), 100);
 8000a80:	1839      	adds	r1, r7, r0
 8000a82:	482a      	ldr	r0, [pc, #168]	@ (8000b2c <HAL_UART_RxCpltCallback+0x110>)
 8000a84:	2364      	movs	r3, #100	@ 0x64
 8000a86:	2205      	movs	r2, #5
 8000a88:	f002 fafc 	bl	8003084 <HAL_UART_Transmit>
    			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,GPIO_PIN_SET);
 8000a8c:	2380      	movs	r3, #128	@ 0x80
 8000a8e:	005b      	lsls	r3, r3, #1
 8000a90:	4827      	ldr	r0, [pc, #156]	@ (8000b30 <HAL_UART_RxCpltCallback+0x114>)
 8000a92:	2201      	movs	r2, #1
 8000a94:	0019      	movs	r1, r3
 8000a96:	f001 f92d 	bl	8001cf4 <HAL_GPIO_WritePin>



    		}
    		if (Decoder_receive==4) HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9,GPIO_PIN_SET);
 8000a9a:	230d      	movs	r3, #13
 8000a9c:	18fb      	adds	r3, r7, r3
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	2b04      	cmp	r3, #4
 8000aa2:	d130      	bne.n	8000b06 <HAL_UART_RxCpltCallback+0xea>
 8000aa4:	2380      	movs	r3, #128	@ 0x80
 8000aa6:	009b      	lsls	r3, r3, #2
 8000aa8:	4821      	ldr	r0, [pc, #132]	@ (8000b30 <HAL_UART_RxCpltCallback+0x114>)
 8000aaa:	2201      	movs	r2, #1
 8000aac:	0019      	movs	r1, r3
 8000aae:	f001 f921 	bl	8001cf4 <HAL_GPIO_WritePin>


    		break;
 8000ab2:	e028      	b.n	8000b06 <HAL_UART_RxCpltCallback+0xea>

    		case(3):
			if(second_byte == 0){
 8000ab4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b24 <HAL_UART_RxCpltCallback+0x108>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d11f      	bne.n	8000afc <HAL_UART_RxCpltCallback+0xe0>
			move_snake(second_byte, &frog_x, &frog_y, payload);
 8000abc:	4b19      	ldr	r3, [pc, #100]	@ (8000b24 <HAL_UART_RxCpltCallback+0x108>)
 8000abe:	7818      	ldrb	r0, [r3, #0]
 8000ac0:	4b1c      	ldr	r3, [pc, #112]	@ (8000b34 <HAL_UART_RxCpltCallback+0x118>)
 8000ac2:	4a1d      	ldr	r2, [pc, #116]	@ (8000b38 <HAL_UART_RxCpltCallback+0x11c>)
 8000ac4:	491d      	ldr	r1, [pc, #116]	@ (8000b3c <HAL_UART_RxCpltCallback+0x120>)
 8000ac6:	f7ff fced 	bl	80004a4 <move_snake>
            uint8_t frame_length = encode_frame_snake(payload, 8, tx_buffer, 0x02, frog_x, frog_y);
 8000aca:	4b1c      	ldr	r3, [pc, #112]	@ (8000b3c <HAL_UART_RxCpltCallback+0x120>)
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	4a1a      	ldr	r2, [pc, #104]	@ (8000b38 <HAL_UART_RxCpltCallback+0x11c>)
 8000ad0:	7812      	ldrb	r2, [r2, #0]
 8000ad2:	250e      	movs	r5, #14
 8000ad4:	197c      	adds	r4, r7, r5
 8000ad6:	491a      	ldr	r1, [pc, #104]	@ (8000b40 <HAL_UART_RxCpltCallback+0x124>)
 8000ad8:	4816      	ldr	r0, [pc, #88]	@ (8000b34 <HAL_UART_RxCpltCallback+0x118>)
 8000ada:	9201      	str	r2, [sp, #4]
 8000adc:	9300      	str	r3, [sp, #0]
 8000ade:	2302      	movs	r3, #2
 8000ae0:	000a      	movs	r2, r1
 8000ae2:	2108      	movs	r1, #8
 8000ae4:	f000 f978 	bl	8000dd8 <encode_frame_snake>
 8000ae8:	0003      	movs	r3, r0
 8000aea:	7023      	strb	r3, [r4, #0]
            HAL_UART_Transmit(&huart1, tx_buffer, frame_length, 100);
 8000aec:	197b      	adds	r3, r7, r5
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	b29a      	uxth	r2, r3
 8000af2:	4913      	ldr	r1, [pc, #76]	@ (8000b40 <HAL_UART_RxCpltCallback+0x124>)
 8000af4:	480d      	ldr	r0, [pc, #52]	@ (8000b2c <HAL_UART_RxCpltCallback+0x110>)
 8000af6:	2364      	movs	r3, #100	@ 0x64
 8000af8:	f002 fac4 	bl	8003084 <HAL_UART_Transmit>
			}
    		if(second_byte == 1 || 2 || 3 || 4 ){
    			HAL_TIM_Base_Start_IT(&htim2);
 8000afc:	4b11      	ldr	r3, [pc, #68]	@ (8000b44 <HAL_UART_RxCpltCallback+0x128>)
 8000afe:	0018      	movs	r0, r3
 8000b00:	f001 fea2 	bl	8002848 <HAL_TIM_Base_Start_IT>
 8000b04:	e000      	b.n	8000b08 <HAL_UART_RxCpltCallback+0xec>
    		break;
 8000b06:	46c0      	nop			@ (mov r8, r8)
    		}

    	}
    	 HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 8000b08:	4905      	ldr	r1, [pc, #20]	@ (8000b20 <HAL_UART_RxCpltCallback+0x104>)
 8000b0a:	4b08      	ldr	r3, [pc, #32]	@ (8000b2c <HAL_UART_RxCpltCallback+0x110>)
 8000b0c:	2205      	movs	r2, #5
 8000b0e:	0018      	movs	r0, r3
 8000b10:	f002 fb57 	bl	80031c2 <HAL_UART_Receive_DMA>
    }

}
 8000b14:	46c0      	nop			@ (mov r8, r8)
 8000b16:	46bd      	mov	sp, r7
 8000b18:	b004      	add	sp, #16
 8000b1a:	bdb0      	pop	{r4, r5, r7, pc}
 8000b1c:	40013800 	.word	0x40013800
 8000b20:	2000039c 	.word	0x2000039c
 8000b24:	200004a4 	.word	0x200004a4
 8000b28:	080053b0 	.word	0x080053b0
 8000b2c:	200001d0 	.word	0x200001d0
 8000b30:	48000800 	.word	0x48000800
 8000b34:	200003a4 	.word	0x200003a4
 8000b38:	200004a7 	.word	0x200004a7
 8000b3c:	200004a6 	.word	0x200004a6
 8000b40:	2000029c 	.word	0x2000029c
 8000b44:	20000188 	.word	0x20000188

08000b48 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b4a:	b087      	sub	sp, #28
 8000b4c:	af02      	add	r7, sp, #8
 8000b4e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681a      	ldr	r2, [r3, #0]
 8000b54:	2380      	movs	r3, #128	@ 0x80
 8000b56:	05db      	lsls	r3, r3, #23
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	d130      	bne.n	8000bbe <HAL_TIM_PeriodElapsedCallback+0x76>
        time_count++;
 8000b5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000bc8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	3301      	adds	r3, #1
 8000b62:	b2da      	uxtb	r2, r3
 8000b64:	4b18      	ldr	r3, [pc, #96]	@ (8000bc8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000b66:	701a      	strb	r2, [r3, #0]

        if (time_count >= 3) {
 8000b68:	4b17      	ldr	r3, [pc, #92]	@ (8000bc8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	2b02      	cmp	r3, #2
 8000b6e:	d926      	bls.n	8000bbe <HAL_TIM_PeriodElapsedCallback+0x76>
        	move_snake(second_byte, &frog_x, &frog_y, payload);
 8000b70:	4b16      	ldr	r3, [pc, #88]	@ (8000bcc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000b72:	7818      	ldrb	r0, [r3, #0]
 8000b74:	4b16      	ldr	r3, [pc, #88]	@ (8000bd0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000b76:	4a17      	ldr	r2, [pc, #92]	@ (8000bd4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000b78:	4917      	ldr	r1, [pc, #92]	@ (8000bd8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000b7a:	f7ff fc93 	bl	80004a4 <move_snake>
            uint8_t frame_length = encode_frame_snake(payload, *snake_length*2, tx_buffer, 0x02, frog_x, frog_y);
 8000b7e:	4b17      	ldr	r3, [pc, #92]	@ (8000bdc <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	18db      	adds	r3, r3, r3
 8000b86:	b2d9      	uxtb	r1, r3
 8000b88:	4b13      	ldr	r3, [pc, #76]	@ (8000bd8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	4a11      	ldr	r2, [pc, #68]	@ (8000bd4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000b8e:	7812      	ldrb	r2, [r2, #0]
 8000b90:	260f      	movs	r6, #15
 8000b92:	19bc      	adds	r4, r7, r6
 8000b94:	4d12      	ldr	r5, [pc, #72]	@ (8000be0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000b96:	480e      	ldr	r0, [pc, #56]	@ (8000bd0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000b98:	9201      	str	r2, [sp, #4]
 8000b9a:	9300      	str	r3, [sp, #0]
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	002a      	movs	r2, r5
 8000ba0:	f000 f91a 	bl	8000dd8 <encode_frame_snake>
 8000ba4:	0003      	movs	r3, r0
 8000ba6:	7023      	strb	r3, [r4, #0]

            HAL_UART_Transmit(&huart1, tx_buffer, frame_length, 100);
 8000ba8:	19bb      	adds	r3, r7, r6
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	b29a      	uxth	r2, r3
 8000bae:	490c      	ldr	r1, [pc, #48]	@ (8000be0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000bb0:	480c      	ldr	r0, [pc, #48]	@ (8000be4 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000bb2:	2364      	movs	r3, #100	@ 0x64
 8000bb4:	f002 fa66 	bl	8003084 <HAL_UART_Transmit>

            time_count = 0;
 8000bb8:	4b03      	ldr	r3, [pc, #12]	@ (8000bc8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8000bbe:	46c0      	nop			@ (mov r8, r8)
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	b005      	add	sp, #20
 8000bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bc6:	46c0      	nop			@ (mov r8, r8)
 8000bc8:	200004a5 	.word	0x200004a5
 8000bcc:	200004a4 	.word	0x200004a4
 8000bd0:	200003a4 	.word	0x200003a4
 8000bd4:	200004a7 	.word	0x200004a7
 8000bd8:	200004a6 	.word	0x200004a6
 8000bdc:	200004a8 	.word	0x200004a8
 8000be0:	2000029c 	.word	0x2000029c
 8000be4:	200001d0 	.word	0x200001d0

08000be8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bec:	b672      	cpsid	i
}
 8000bee:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bf0:	46c0      	nop			@ (mov r8, r8)
 8000bf2:	e7fd      	b.n	8000bf0 <Error_Handler+0x8>

08000bf4 <crc16_ccitt_snake>:



// Функція обчислення CRC-16-CCITT для пакету змійки (поліном 0x1021, початкове значення 0xFFFF)
// Обчислення CRC-16-CCITT для пакету змійки
uint16_t crc16_ccitt_snake(const uint8_t *data, uint8_t len, uint8_t cmd, uint8_t frog_x, uint8_t frog_y) {
 8000bf4:	b590      	push	{r4, r7, lr}
 8000bf6:	b085      	sub	sp, #20
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	000c      	movs	r4, r1
 8000bfe:	0010      	movs	r0, r2
 8000c00:	0019      	movs	r1, r3
 8000c02:	1cfb      	adds	r3, r7, #3
 8000c04:	1c22      	adds	r2, r4, #0
 8000c06:	701a      	strb	r2, [r3, #0]
 8000c08:	1cbb      	adds	r3, r7, #2
 8000c0a:	1c02      	adds	r2, r0, #0
 8000c0c:	701a      	strb	r2, [r3, #0]
 8000c0e:	1c7b      	adds	r3, r7, #1
 8000c10:	1c0a      	adds	r2, r1, #0
 8000c12:	701a      	strb	r2, [r3, #0]
    uint16_t crc = 0xFFFF;
 8000c14:	210e      	movs	r1, #14
 8000c16:	187b      	adds	r3, r7, r1
 8000c18:	2201      	movs	r2, #1
 8000c1a:	4252      	negs	r2, r2
 8000c1c:	801a      	strh	r2, [r3, #0]
    crc ^= ((uint16_t)cmd << 8);
 8000c1e:	1cbb      	adds	r3, r7, #2
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	021b      	lsls	r3, r3, #8
 8000c24:	b21a      	sxth	r2, r3
 8000c26:	187b      	adds	r3, r7, r1
 8000c28:	2000      	movs	r0, #0
 8000c2a:	5e1b      	ldrsh	r3, [r3, r0]
 8000c2c:	4053      	eors	r3, r2
 8000c2e:	b21a      	sxth	r2, r3
 8000c30:	187b      	adds	r3, r7, r1
 8000c32:	801a      	strh	r2, [r3, #0]
    crc ^= (((uint16_t)frog_x << 8) | frog_y);
 8000c34:	1c7b      	adds	r3, r7, #1
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	021b      	lsls	r3, r3, #8
 8000c3a:	b21a      	sxth	r2, r3
 8000c3c:	2320      	movs	r3, #32
 8000c3e:	18fb      	adds	r3, r7, r3
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	b21b      	sxth	r3, r3
 8000c44:	4313      	orrs	r3, r2
 8000c46:	b21a      	sxth	r2, r3
 8000c48:	187b      	adds	r3, r7, r1
 8000c4a:	2000      	movs	r0, #0
 8000c4c:	5e1b      	ldrsh	r3, [r3, r0]
 8000c4e:	4053      	eors	r3, r2
 8000c50:	b21a      	sxth	r2, r3
 8000c52:	187b      	adds	r3, r7, r1
 8000c54:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++) {
 8000c56:	230c      	movs	r3, #12
 8000c58:	18fb      	adds	r3, r7, r3
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	801a      	strh	r2, [r3, #0]
 8000c5e:	e03b      	b.n	8000cd8 <crc16_ccitt_snake+0xe4>
        crc ^= ((uint16_t)data[i] << 8);
 8000c60:	230c      	movs	r3, #12
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	881b      	ldrh	r3, [r3, #0]
 8000c66:	687a      	ldr	r2, [r7, #4]
 8000c68:	18d3      	adds	r3, r2, r3
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	021b      	lsls	r3, r3, #8
 8000c6e:	b21a      	sxth	r2, r3
 8000c70:	210e      	movs	r1, #14
 8000c72:	187b      	adds	r3, r7, r1
 8000c74:	2000      	movs	r0, #0
 8000c76:	5e1b      	ldrsh	r3, [r3, r0]
 8000c78:	4053      	eors	r3, r2
 8000c7a:	b21a      	sxth	r2, r3
 8000c7c:	187b      	adds	r3, r7, r1
 8000c7e:	801a      	strh	r2, [r3, #0]
        for (uint8_t j = 0; j < 8; j++) {
 8000c80:	230b      	movs	r3, #11
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	2200      	movs	r2, #0
 8000c86:	701a      	strb	r2, [r3, #0]
 8000c88:	e01b      	b.n	8000cc2 <crc16_ccitt_snake+0xce>
            if (crc & 0x8000)
 8000c8a:	210e      	movs	r1, #14
 8000c8c:	187b      	adds	r3, r7, r1
 8000c8e:	2200      	movs	r2, #0
 8000c90:	5e9b      	ldrsh	r3, [r3, r2]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	da09      	bge.n	8000caa <crc16_ccitt_snake+0xb6>
                crc = (crc << 1) ^ 0x1021;
 8000c96:	187b      	adds	r3, r7, r1
 8000c98:	881b      	ldrh	r3, [r3, #0]
 8000c9a:	005b      	lsls	r3, r3, #1
 8000c9c:	b21b      	sxth	r3, r3
 8000c9e:	4a16      	ldr	r2, [pc, #88]	@ (8000cf8 <crc16_ccitt_snake+0x104>)
 8000ca0:	4053      	eors	r3, r2
 8000ca2:	b21a      	sxth	r2, r3
 8000ca4:	187b      	adds	r3, r7, r1
 8000ca6:	801a      	strh	r2, [r3, #0]
 8000ca8:	e005      	b.n	8000cb6 <crc16_ccitt_snake+0xc2>
            else
                crc <<= 1;
 8000caa:	230e      	movs	r3, #14
 8000cac:	18fa      	adds	r2, r7, r3
 8000cae:	18fb      	adds	r3, r7, r3
 8000cb0:	881b      	ldrh	r3, [r3, #0]
 8000cb2:	18db      	adds	r3, r3, r3
 8000cb4:	8013      	strh	r3, [r2, #0]
        for (uint8_t j = 0; j < 8; j++) {
 8000cb6:	210b      	movs	r1, #11
 8000cb8:	187b      	adds	r3, r7, r1
 8000cba:	781a      	ldrb	r2, [r3, #0]
 8000cbc:	187b      	adds	r3, r7, r1
 8000cbe:	3201      	adds	r2, #1
 8000cc0:	701a      	strb	r2, [r3, #0]
 8000cc2:	230b      	movs	r3, #11
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	2b07      	cmp	r3, #7
 8000cca:	d9de      	bls.n	8000c8a <crc16_ccitt_snake+0x96>
    for (uint16_t i = 0; i < len; i++) {
 8000ccc:	210c      	movs	r1, #12
 8000cce:	187b      	adds	r3, r7, r1
 8000cd0:	881a      	ldrh	r2, [r3, #0]
 8000cd2:	187b      	adds	r3, r7, r1
 8000cd4:	3201      	adds	r2, #1
 8000cd6:	801a      	strh	r2, [r3, #0]
 8000cd8:	1cfb      	adds	r3, r7, #3
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	b29b      	uxth	r3, r3
 8000cde:	220c      	movs	r2, #12
 8000ce0:	18ba      	adds	r2, r7, r2
 8000ce2:	8812      	ldrh	r2, [r2, #0]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d3bb      	bcc.n	8000c60 <crc16_ccitt_snake+0x6c>
        }
    }
    return crc;
 8000ce8:	230e      	movs	r3, #14
 8000cea:	18fb      	adds	r3, r7, r3
 8000cec:	881b      	ldrh	r3, [r3, #0]
}
 8000cee:	0018      	movs	r0, r3
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	b005      	add	sp, #20
 8000cf4:	bd90      	pop	{r4, r7, pc}
 8000cf6:	46c0      	nop			@ (mov r8, r8)
 8000cf8:	00001021 	.word	0x00001021

08000cfc <crc16_ccitt>:
// Функція обчислення CRC-16-CCITT (поліном 0x1021, початкове значення 0xFFFF)
uint16_t crc16_ccitt(const uint8_t *data, uint16_t len, uint8_t cmd) {
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	0008      	movs	r0, r1
 8000d06:	0011      	movs	r1, r2
 8000d08:	1cbb      	adds	r3, r7, #2
 8000d0a:	1c02      	adds	r2, r0, #0
 8000d0c:	801a      	strh	r2, [r3, #0]
 8000d0e:	1c7b      	adds	r3, r7, #1
 8000d10:	1c0a      	adds	r2, r1, #0
 8000d12:	701a      	strb	r2, [r3, #0]
    uint16_t crc = 0xFFFF;									//початкове значення
 8000d14:	210e      	movs	r1, #14
 8000d16:	187b      	adds	r3, r7, r1
 8000d18:	2201      	movs	r2, #1
 8000d1a:	4252      	negs	r2, r2
 8000d1c:	801a      	strh	r2, [r3, #0]
    crc ^= ((uint16_t)cmd << 8);							//команда cmd
 8000d1e:	1c7b      	adds	r3, r7, #1
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	021b      	lsls	r3, r3, #8
 8000d24:	b21a      	sxth	r2, r3
 8000d26:	187b      	adds	r3, r7, r1
 8000d28:	2000      	movs	r0, #0
 8000d2a:	5e1b      	ldrsh	r3, [r3, r0]
 8000d2c:	4053      	eors	r3, r2
 8000d2e:	b21a      	sxth	r2, r3
 8000d30:	187b      	adds	r3, r7, r1
 8000d32:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++) {
 8000d34:	230c      	movs	r3, #12
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	2200      	movs	r2, #0
 8000d3a:	801a      	strh	r2, [r3, #0]
 8000d3c:	e03b      	b.n	8000db6 <crc16_ccitt+0xba>
        crc ^= ((uint16_t)data[i] << 8);
 8000d3e:	230c      	movs	r3, #12
 8000d40:	18fb      	adds	r3, r7, r3
 8000d42:	881b      	ldrh	r3, [r3, #0]
 8000d44:	687a      	ldr	r2, [r7, #4]
 8000d46:	18d3      	adds	r3, r2, r3
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	021b      	lsls	r3, r3, #8
 8000d4c:	b21a      	sxth	r2, r3
 8000d4e:	210e      	movs	r1, #14
 8000d50:	187b      	adds	r3, r7, r1
 8000d52:	2000      	movs	r0, #0
 8000d54:	5e1b      	ldrsh	r3, [r3, r0]
 8000d56:	4053      	eors	r3, r2
 8000d58:	b21a      	sxth	r2, r3
 8000d5a:	187b      	adds	r3, r7, r1
 8000d5c:	801a      	strh	r2, [r3, #0]
        for (uint8_t j = 0; j < 8; j++) {
 8000d5e:	230b      	movs	r3, #11
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	2200      	movs	r2, #0
 8000d64:	701a      	strb	r2, [r3, #0]
 8000d66:	e01b      	b.n	8000da0 <crc16_ccitt+0xa4>
            if (crc & 0x8000)
 8000d68:	210e      	movs	r1, #14
 8000d6a:	187b      	adds	r3, r7, r1
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	5e9b      	ldrsh	r3, [r3, r2]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	da09      	bge.n	8000d88 <crc16_ccitt+0x8c>
                crc = (crc << 1) ^ 0x1021;					//поліном
 8000d74:	187b      	adds	r3, r7, r1
 8000d76:	881b      	ldrh	r3, [r3, #0]
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	b21b      	sxth	r3, r3
 8000d7c:	4a15      	ldr	r2, [pc, #84]	@ (8000dd4 <crc16_ccitt+0xd8>)
 8000d7e:	4053      	eors	r3, r2
 8000d80:	b21a      	sxth	r2, r3
 8000d82:	187b      	adds	r3, r7, r1
 8000d84:	801a      	strh	r2, [r3, #0]
 8000d86:	e005      	b.n	8000d94 <crc16_ccitt+0x98>
            else
                crc <<= 1;
 8000d88:	230e      	movs	r3, #14
 8000d8a:	18fa      	adds	r2, r7, r3
 8000d8c:	18fb      	adds	r3, r7, r3
 8000d8e:	881b      	ldrh	r3, [r3, #0]
 8000d90:	18db      	adds	r3, r3, r3
 8000d92:	8013      	strh	r3, [r2, #0]
        for (uint8_t j = 0; j < 8; j++) {
 8000d94:	210b      	movs	r1, #11
 8000d96:	187b      	adds	r3, r7, r1
 8000d98:	781a      	ldrb	r2, [r3, #0]
 8000d9a:	187b      	adds	r3, r7, r1
 8000d9c:	3201      	adds	r2, #1
 8000d9e:	701a      	strb	r2, [r3, #0]
 8000da0:	230b      	movs	r3, #11
 8000da2:	18fb      	adds	r3, r7, r3
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	2b07      	cmp	r3, #7
 8000da8:	d9de      	bls.n	8000d68 <crc16_ccitt+0x6c>
    for (uint16_t i = 0; i < len; i++) {
 8000daa:	210c      	movs	r1, #12
 8000dac:	187b      	adds	r3, r7, r1
 8000dae:	881a      	ldrh	r2, [r3, #0]
 8000db0:	187b      	adds	r3, r7, r1
 8000db2:	3201      	adds	r2, #1
 8000db4:	801a      	strh	r2, [r3, #0]
 8000db6:	230c      	movs	r3, #12
 8000db8:	18fa      	adds	r2, r7, r3
 8000dba:	1cbb      	adds	r3, r7, #2
 8000dbc:	8812      	ldrh	r2, [r2, #0]
 8000dbe:	881b      	ldrh	r3, [r3, #0]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	d3bc      	bcc.n	8000d3e <crc16_ccitt+0x42>
        }
    }
    return crc;
 8000dc4:	230e      	movs	r3, #14
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	881b      	ldrh	r3, [r3, #0]
}
 8000dca:	0018      	movs	r0, r3
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	b004      	add	sp, #16
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	46c0      	nop			@ (mov r8, r8)
 8000dd4:	00001021 	.word	0x00001021

08000dd8 <encode_frame_snake>:

//функція кодування пакету змії
uint8_t encode_frame_snake(const uint8_t *payload, uint8_t payload_len, uint8_t *tx_buffer, uint8_t cmd_byte, uint8_t frog_x, uint8_t frog_y) {
 8000dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dda:	b089      	sub	sp, #36	@ 0x24
 8000ddc:	af02      	add	r7, sp, #8
 8000dde:	60f8      	str	r0, [r7, #12]
 8000de0:	0008      	movs	r0, r1
 8000de2:	607a      	str	r2, [r7, #4]
 8000de4:	0019      	movs	r1, r3
 8000de6:	240b      	movs	r4, #11
 8000de8:	193b      	adds	r3, r7, r4
 8000dea:	1c02      	adds	r2, r0, #0
 8000dec:	701a      	strb	r2, [r3, #0]
 8000dee:	200a      	movs	r0, #10
 8000df0:	183b      	adds	r3, r7, r0
 8000df2:	1c0a      	adds	r2, r1, #0
 8000df4:	701a      	strb	r2, [r3, #0]

	tx_buffer[0] = START_BYTE;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	227e      	movs	r2, #126	@ 0x7e
 8000dfa:	701a      	strb	r2, [r3, #0]
	tx_buffer[1] = cmd_byte;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	3301      	adds	r3, #1
 8000e00:	183a      	adds	r2, r7, r0
 8000e02:	7812      	ldrb	r2, [r2, #0]
 8000e04:	701a      	strb	r2, [r3, #0]
	tx_buffer[2] = payload_len;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	3302      	adds	r3, #2
 8000e0a:	193a      	adds	r2, r7, r4
 8000e0c:	7812      	ldrb	r2, [r2, #0]
 8000e0e:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < payload_len; i++) {
 8000e10:	2317      	movs	r3, #23
 8000e12:	18fb      	adds	r3, r7, r3
 8000e14:	2200      	movs	r2, #0
 8000e16:	701a      	strb	r2, [r3, #0]
 8000e18:	e011      	b.n	8000e3e <encode_frame_snake+0x66>
    tx_buffer[3 + i] = payload[i];
 8000e1a:	2017      	movs	r0, #23
 8000e1c:	183b      	adds	r3, r7, r0
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	68fa      	ldr	r2, [r7, #12]
 8000e22:	18d2      	adds	r2, r2, r3
 8000e24:	183b      	adds	r3, r7, r0
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	3303      	adds	r3, #3
 8000e2a:	0019      	movs	r1, r3
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	185b      	adds	r3, r3, r1
 8000e30:	7812      	ldrb	r2, [r2, #0]
 8000e32:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < payload_len; i++) {
 8000e34:	183b      	adds	r3, r7, r0
 8000e36:	781a      	ldrb	r2, [r3, #0]
 8000e38:	183b      	adds	r3, r7, r0
 8000e3a:	3201      	adds	r2, #1
 8000e3c:	701a      	strb	r2, [r3, #0]
 8000e3e:	2317      	movs	r3, #23
 8000e40:	18fa      	adds	r2, r7, r3
 8000e42:	210b      	movs	r1, #11
 8000e44:	187b      	adds	r3, r7, r1
 8000e46:	7812      	ldrb	r2, [r2, #0]
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d3e5      	bcc.n	8000e1a <encode_frame_snake+0x42>
    }

    tx_buffer[3 + payload_len] = frog_x;
 8000e4e:	187b      	adds	r3, r7, r1
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	3303      	adds	r3, #3
 8000e54:	001a      	movs	r2, r3
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	189a      	adds	r2, r3, r2
 8000e5a:	2528      	movs	r5, #40	@ 0x28
 8000e5c:	2008      	movs	r0, #8
 8000e5e:	182b      	adds	r3, r5, r0
 8000e60:	19db      	adds	r3, r3, r7
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	7013      	strb	r3, [r2, #0]
    tx_buffer[4 + payload_len] = frog_y;
 8000e66:	187b      	adds	r3, r7, r1
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	3304      	adds	r3, #4
 8000e6c:	001a      	movs	r2, r3
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	189b      	adds	r3, r3, r2
 8000e72:	222c      	movs	r2, #44	@ 0x2c
 8000e74:	0006      	movs	r6, r0
 8000e76:	1812      	adds	r2, r2, r0
 8000e78:	19d2      	adds	r2, r2, r7
 8000e7a:	7812      	ldrb	r2, [r2, #0]
 8000e7c:	701a      	strb	r2, [r3, #0]

   uint16_t crc = crc16_ccitt_snake(payload, payload_len, cmd_byte, frog_x, frog_y);
 8000e7e:	2014      	movs	r0, #20
 8000e80:	183c      	adds	r4, r7, r0
 8000e82:	0030      	movs	r0, r6
 8000e84:	19ab      	adds	r3, r5, r6
 8000e86:	19db      	adds	r3, r3, r7
 8000e88:	781d      	ldrb	r5, [r3, #0]
 8000e8a:	260a      	movs	r6, #10
 8000e8c:	19bb      	adds	r3, r7, r6
 8000e8e:	781a      	ldrb	r2, [r3, #0]
 8000e90:	000e      	movs	r6, r1
 8000e92:	187b      	adds	r3, r7, r1
 8000e94:	7819      	ldrb	r1, [r3, #0]
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	469c      	mov	ip, r3
 8000e9a:	232c      	movs	r3, #44	@ 0x2c
 8000e9c:	181b      	adds	r3, r3, r0
 8000e9e:	19db      	adds	r3, r3, r7
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	9300      	str	r3, [sp, #0]
 8000ea4:	002b      	movs	r3, r5
 8000ea6:	4660      	mov	r0, ip
 8000ea8:	f7ff fea4 	bl	8000bf4 <crc16_ccitt_snake>
 8000eac:	0003      	movs	r3, r0
 8000eae:	8023      	strh	r3, [r4, #0]
   	tx_buffer[5 + payload_len] = (crc >> 8) & 0xFF;
 8000eb0:	2014      	movs	r0, #20
 8000eb2:	183b      	adds	r3, r7, r0
 8000eb4:	881b      	ldrh	r3, [r3, #0]
 8000eb6:	0a1b      	lsrs	r3, r3, #8
 8000eb8:	b29a      	uxth	r2, r3
 8000eba:	19bb      	adds	r3, r7, r6
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	3305      	adds	r3, #5
 8000ec0:	0019      	movs	r1, r3
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	185b      	adds	r3, r3, r1
 8000ec6:	b2d2      	uxtb	r2, r2
 8000ec8:	701a      	strb	r2, [r3, #0]
    tx_buffer[6 + payload_len] = crc & 0xFF;
 8000eca:	19bb      	adds	r3, r7, r6
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	3306      	adds	r3, #6
 8000ed0:	001a      	movs	r2, r3
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	189b      	adds	r3, r3, r2
 8000ed6:	183a      	adds	r2, r7, r0
 8000ed8:	8812      	ldrh	r2, [r2, #0]
 8000eda:	b2d2      	uxtb	r2, r2
 8000edc:	701a      	strb	r2, [r3, #0]

    return (7+payload_len);
 8000ede:	19bb      	adds	r3, r7, r6
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	3307      	adds	r3, #7
 8000ee4:	b2db      	uxtb	r3, r3
}
 8000ee6:	0018      	movs	r0, r3
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	b007      	add	sp, #28
 8000eec:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000eee <decode_frame>:
    tx_buffer[3 + payload_len] = (crc >> 8) & 0xFF; 			// crc high
    tx_buffer[4 + payload_len] = crc & 0xFF;        			// crc low
    return 5;
}

int decode_frame(const uint8_t *frame, uint8_t frame_len) {
 8000eee:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ef0:	b085      	sub	sp, #20
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	6078      	str	r0, [r7, #4]
 8000ef6:	000a      	movs	r2, r1
 8000ef8:	1cfb      	adds	r3, r7, #3
 8000efa:	701a      	strb	r2, [r3, #0]
	// Кадр занадто короткий
    if (frame_len < 5){
 8000efc:	1cfb      	adds	r3, r7, #3
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	2b04      	cmp	r3, #4
 8000f02:	d801      	bhi.n	8000f08 <decode_frame+0x1a>
    	return 1;
 8000f04:	2301      	movs	r3, #1
 8000f06:	e034      	b.n	8000f72 <decode_frame+0x84>
    }
    // Невірний стартовий байт
    if (frame[0] != START_BYTE){
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	2b7e      	cmp	r3, #126	@ 0x7e
 8000f0e:	d001      	beq.n	8000f14 <decode_frame+0x26>
    		return 2;
 8000f10:	2302      	movs	r3, #2
 8000f12:	e02e      	b.n	8000f72 <decode_frame+0x84>
    }

    uint8_t cmd_byte = frame[1];
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	1c5a      	adds	r2, r3, #1
 8000f18:	210f      	movs	r1, #15
 8000f1a:	187b      	adds	r3, r7, r1
 8000f1c:	7812      	ldrb	r2, [r2, #0]
 8000f1e:	701a      	strb	r2, [r3, #0]
   	uint8_t payload = frame[2];
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	1c9a      	adds	r2, r3, #2
 8000f24:	230e      	movs	r3, #14
 8000f26:	18fb      	adds	r3, r7, r3
 8000f28:	7812      	ldrb	r2, [r2, #0]
 8000f2a:	701a      	strb	r2, [r3, #0]

    uint16_t received_crc = (frame[3] << 8) | frame[4];
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	3303      	adds	r3, #3
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	021b      	lsls	r3, r3, #8
 8000f34:	b21a      	sxth	r2, r3
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	3304      	adds	r3, #4
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	b21b      	sxth	r3, r3
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	b21a      	sxth	r2, r3
 8000f42:	250c      	movs	r5, #12
 8000f44:	197b      	adds	r3, r7, r5
 8000f46:	801a      	strh	r2, [r3, #0]

    uint16_t computed_crc = crc16_ccitt(&frame[2], 1, cmd_byte);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	1c98      	adds	r0, r3, #2
 8000f4c:	260a      	movs	r6, #10
 8000f4e:	19bc      	adds	r4, r7, r6
 8000f50:	187b      	adds	r3, r7, r1
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	001a      	movs	r2, r3
 8000f56:	2101      	movs	r1, #1
 8000f58:	f7ff fed0 	bl	8000cfc <crc16_ccitt>
 8000f5c:	0003      	movs	r3, r0
 8000f5e:	8023      	strh	r3, [r4, #0]
    return (received_crc == computed_crc) ? 0 : 4;
 8000f60:	197a      	adds	r2, r7, r5
 8000f62:	19bb      	adds	r3, r7, r6
 8000f64:	8812      	ldrh	r2, [r2, #0]
 8000f66:	881b      	ldrh	r3, [r3, #0]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d101      	bne.n	8000f70 <decode_frame+0x82>
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	e000      	b.n	8000f72 <decode_frame+0x84>
 8000f70:	2304      	movs	r3, #4
}
 8000f72:	0018      	movs	r0, r3
 8000f74:	46bd      	mov	sp, r7
 8000f76:	b005      	add	sp, #20
 8000f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000f7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f82:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000f84:	699a      	ldr	r2, [r3, #24]
 8000f86:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000f88:	2101      	movs	r1, #1
 8000f8a:	430a      	orrs	r2, r1
 8000f8c:	619a      	str	r2, [r3, #24]
 8000f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000f90:	699b      	ldr	r3, [r3, #24]
 8000f92:	2201      	movs	r2, #1
 8000f94:	4013      	ands	r3, r2
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f9a:	4b09      	ldr	r3, [pc, #36]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000f9c:	69da      	ldr	r2, [r3, #28]
 8000f9e:	4b08      	ldr	r3, [pc, #32]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000fa0:	2180      	movs	r1, #128	@ 0x80
 8000fa2:	0549      	lsls	r1, r1, #21
 8000fa4:	430a      	orrs	r2, r1
 8000fa6:	61da      	str	r2, [r3, #28]
 8000fa8:	4b05      	ldr	r3, [pc, #20]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000faa:	69da      	ldr	r2, [r3, #28]
 8000fac:	2380      	movs	r3, #128	@ 0x80
 8000fae:	055b      	lsls	r3, r3, #21
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	603b      	str	r3, [r7, #0]
 8000fb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fb6:	46c0      	nop			@ (mov r8, r8)
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	b002      	add	sp, #8
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	46c0      	nop			@ (mov r8, r8)
 8000fc0:	40021000 	.word	0x40021000

08000fc4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	2380      	movs	r3, #128	@ 0x80
 8000fd2:	05db      	lsls	r3, r3, #23
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d113      	bne.n	8001000 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001008 <HAL_TIM_Base_MspInit+0x44>)
 8000fda:	69da      	ldr	r2, [r3, #28]
 8000fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8001008 <HAL_TIM_Base_MspInit+0x44>)
 8000fde:	2101      	movs	r1, #1
 8000fe0:	430a      	orrs	r2, r1
 8000fe2:	61da      	str	r2, [r3, #28]
 8000fe4:	4b08      	ldr	r3, [pc, #32]	@ (8001008 <HAL_TIM_Base_MspInit+0x44>)
 8000fe6:	69db      	ldr	r3, [r3, #28]
 8000fe8:	2201      	movs	r2, #1
 8000fea:	4013      	ands	r3, r2
 8000fec:	60fb      	str	r3, [r7, #12]
 8000fee:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	200f      	movs	r0, #15
 8000ff6:	f000 fac5 	bl	8001584 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000ffa:	200f      	movs	r0, #15
 8000ffc:	f000 fad7 	bl	80015ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001000:	46c0      	nop			@ (mov r8, r8)
 8001002:	46bd      	mov	sp, r7
 8001004:	b004      	add	sp, #16
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40021000 	.word	0x40021000

0800100c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800100c:	b590      	push	{r4, r7, lr}
 800100e:	b08b      	sub	sp, #44	@ 0x2c
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001014:	2414      	movs	r4, #20
 8001016:	193b      	adds	r3, r7, r4
 8001018:	0018      	movs	r0, r3
 800101a:	2314      	movs	r3, #20
 800101c:	001a      	movs	r2, r3
 800101e:	2100      	movs	r1, #0
 8001020:	f003 faf0 	bl	8004604 <memset>
  if(huart->Instance==USART1)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a34      	ldr	r2, [pc, #208]	@ (80010fc <HAL_UART_MspInit+0xf0>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d161      	bne.n	80010f2 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800102e:	4b34      	ldr	r3, [pc, #208]	@ (8001100 <HAL_UART_MspInit+0xf4>)
 8001030:	699a      	ldr	r2, [r3, #24]
 8001032:	4b33      	ldr	r3, [pc, #204]	@ (8001100 <HAL_UART_MspInit+0xf4>)
 8001034:	2180      	movs	r1, #128	@ 0x80
 8001036:	01c9      	lsls	r1, r1, #7
 8001038:	430a      	orrs	r2, r1
 800103a:	619a      	str	r2, [r3, #24]
 800103c:	4b30      	ldr	r3, [pc, #192]	@ (8001100 <HAL_UART_MspInit+0xf4>)
 800103e:	699a      	ldr	r2, [r3, #24]
 8001040:	2380      	movs	r3, #128	@ 0x80
 8001042:	01db      	lsls	r3, r3, #7
 8001044:	4013      	ands	r3, r2
 8001046:	613b      	str	r3, [r7, #16]
 8001048:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800104a:	4b2d      	ldr	r3, [pc, #180]	@ (8001100 <HAL_UART_MspInit+0xf4>)
 800104c:	695a      	ldr	r2, [r3, #20]
 800104e:	4b2c      	ldr	r3, [pc, #176]	@ (8001100 <HAL_UART_MspInit+0xf4>)
 8001050:	2180      	movs	r1, #128	@ 0x80
 8001052:	0289      	lsls	r1, r1, #10
 8001054:	430a      	orrs	r2, r1
 8001056:	615a      	str	r2, [r3, #20]
 8001058:	4b29      	ldr	r3, [pc, #164]	@ (8001100 <HAL_UART_MspInit+0xf4>)
 800105a:	695a      	ldr	r2, [r3, #20]
 800105c:	2380      	movs	r3, #128	@ 0x80
 800105e:	029b      	lsls	r3, r3, #10
 8001060:	4013      	ands	r3, r2
 8001062:	60fb      	str	r3, [r7, #12]
 8001064:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001066:	193b      	adds	r3, r7, r4
 8001068:	22c0      	movs	r2, #192	@ 0xc0
 800106a:	00d2      	lsls	r2, r2, #3
 800106c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106e:	0021      	movs	r1, r4
 8001070:	187b      	adds	r3, r7, r1
 8001072:	2202      	movs	r2, #2
 8001074:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001076:	187b      	adds	r3, r7, r1
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800107c:	187b      	adds	r3, r7, r1
 800107e:	2203      	movs	r2, #3
 8001080:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001082:	187b      	adds	r3, r7, r1
 8001084:	2201      	movs	r2, #1
 8001086:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001088:	187a      	adds	r2, r7, r1
 800108a:	2390      	movs	r3, #144	@ 0x90
 800108c:	05db      	lsls	r3, r3, #23
 800108e:	0011      	movs	r1, r2
 8001090:	0018      	movs	r0, r3
 8001092:	f000 fcbf 	bl	8001a14 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8001096:	4b1b      	ldr	r3, [pc, #108]	@ (8001104 <HAL_UART_MspInit+0xf8>)
 8001098:	4a1b      	ldr	r2, [pc, #108]	@ (8001108 <HAL_UART_MspInit+0xfc>)
 800109a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800109c:	4b19      	ldr	r3, [pc, #100]	@ (8001104 <HAL_UART_MspInit+0xf8>)
 800109e:	2200      	movs	r2, #0
 80010a0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010a2:	4b18      	ldr	r3, [pc, #96]	@ (8001104 <HAL_UART_MspInit+0xf8>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010a8:	4b16      	ldr	r3, [pc, #88]	@ (8001104 <HAL_UART_MspInit+0xf8>)
 80010aa:	2280      	movs	r2, #128	@ 0x80
 80010ac:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010ae:	4b15      	ldr	r3, [pc, #84]	@ (8001104 <HAL_UART_MspInit+0xf8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010b4:	4b13      	ldr	r3, [pc, #76]	@ (8001104 <HAL_UART_MspInit+0xf8>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80010ba:	4b12      	ldr	r3, [pc, #72]	@ (8001104 <HAL_UART_MspInit+0xf8>)
 80010bc:	2220      	movs	r2, #32
 80010be:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010c0:	4b10      	ldr	r3, [pc, #64]	@ (8001104 <HAL_UART_MspInit+0xf8>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80010c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001104 <HAL_UART_MspInit+0xf8>)
 80010c8:	0018      	movs	r0, r3
 80010ca:	f000 fa8d 	bl	80015e8 <HAL_DMA_Init>
 80010ce:	1e03      	subs	r3, r0, #0
 80010d0:	d001      	beq.n	80010d6 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80010d2:	f7ff fd89 	bl	8000be8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001104 <HAL_UART_MspInit+0xf8>)
 80010da:	675a      	str	r2, [r3, #116]	@ 0x74
 80010dc:	4b09      	ldr	r3, [pc, #36]	@ (8001104 <HAL_UART_MspInit+0xf8>)
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80010e2:	2200      	movs	r2, #0
 80010e4:	2100      	movs	r1, #0
 80010e6:	201b      	movs	r0, #27
 80010e8:	f000 fa4c 	bl	8001584 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80010ec:	201b      	movs	r0, #27
 80010ee:	f000 fa5e 	bl	80015ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80010f2:	46c0      	nop			@ (mov r8, r8)
 80010f4:	46bd      	mov	sp, r7
 80010f6:	b00b      	add	sp, #44	@ 0x2c
 80010f8:	bd90      	pop	{r4, r7, pc}
 80010fa:	46c0      	nop			@ (mov r8, r8)
 80010fc:	40013800 	.word	0x40013800
 8001100:	40021000 	.word	0x40021000
 8001104:	20000258 	.word	0x20000258
 8001108:	40020030 	.word	0x40020030

0800110c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001110:	46c0      	nop			@ (mov r8, r8)
 8001112:	e7fd      	b.n	8001110 <NMI_Handler+0x4>

08001114 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001118:	46c0      	nop			@ (mov r8, r8)
 800111a:	e7fd      	b.n	8001118 <HardFault_Handler+0x4>

0800111c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001120:	46c0      	nop			@ (mov r8, r8)
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001126:	b580      	push	{r7, lr}
 8001128:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800112a:	46c0      	nop			@ (mov r8, r8)
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001134:	f000 f95e 	bl	80013f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001138:	46c0      	nop			@ (mov r8, r8)
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
	...

08001140 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001144:	4b03      	ldr	r3, [pc, #12]	@ (8001154 <DMA1_Channel2_3_IRQHandler+0x14>)
 8001146:	0018      	movs	r0, r3
 8001148:	f000 fb79 	bl	800183e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800114c:	46c0      	nop			@ (mov r8, r8)
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	46c0      	nop			@ (mov r8, r8)
 8001154:	20000258 	.word	0x20000258

08001158 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800115c:	4b03      	ldr	r3, [pc, #12]	@ (800116c <TIM2_IRQHandler+0x14>)
 800115e:	0018      	movs	r0, r3
 8001160:	f001 fbc4 	bl	80028ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001164:	46c0      	nop			@ (mov r8, r8)
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	46c0      	nop			@ (mov r8, r8)
 800116c:	20000188 	.word	0x20000188

08001170 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001174:	4b03      	ldr	r3, [pc, #12]	@ (8001184 <USART1_IRQHandler+0x14>)
 8001176:	0018      	movs	r0, r3
 8001178:	f002 f87a 	bl	8003270 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800117c:	46c0      	nop			@ (mov r8, r8)
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	46c0      	nop			@ (mov r8, r8)
 8001184:	200001d0 	.word	0x200001d0

08001188 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  return 1;
 800118c:	2301      	movs	r3, #1
}
 800118e:	0018      	movs	r0, r3
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <_kill>:

int _kill(int pid, int sig)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800119e:	f003 fa87 	bl	80046b0 <__errno>
 80011a2:	0003      	movs	r3, r0
 80011a4:	2216      	movs	r2, #22
 80011a6:	601a      	str	r2, [r3, #0]
  return -1;
 80011a8:	2301      	movs	r3, #1
 80011aa:	425b      	negs	r3, r3
}
 80011ac:	0018      	movs	r0, r3
 80011ae:	46bd      	mov	sp, r7
 80011b0:	b002      	add	sp, #8
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <_exit>:

void _exit (int status)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80011bc:	2301      	movs	r3, #1
 80011be:	425a      	negs	r2, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	0011      	movs	r1, r2
 80011c4:	0018      	movs	r0, r3
 80011c6:	f7ff ffe5 	bl	8001194 <_kill>
  while (1) {}    /* Make sure we hang here */
 80011ca:	46c0      	nop			@ (mov r8, r8)
 80011cc:	e7fd      	b.n	80011ca <_exit+0x16>

080011ce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b086      	sub	sp, #24
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	60f8      	str	r0, [r7, #12]
 80011d6:	60b9      	str	r1, [r7, #8]
 80011d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011da:	2300      	movs	r3, #0
 80011dc:	617b      	str	r3, [r7, #20]
 80011de:	e00a      	b.n	80011f6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011e0:	e000      	b.n	80011e4 <_read+0x16>
 80011e2:	bf00      	nop
 80011e4:	0001      	movs	r1, r0
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	1c5a      	adds	r2, r3, #1
 80011ea:	60ba      	str	r2, [r7, #8]
 80011ec:	b2ca      	uxtb	r2, r1
 80011ee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	3301      	adds	r3, #1
 80011f4:	617b      	str	r3, [r7, #20]
 80011f6:	697a      	ldr	r2, [r7, #20]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	429a      	cmp	r2, r3
 80011fc:	dbf0      	blt.n	80011e0 <_read+0x12>
  }

  return len;
 80011fe:	687b      	ldr	r3, [r7, #4]
}
 8001200:	0018      	movs	r0, r3
 8001202:	46bd      	mov	sp, r7
 8001204:	b006      	add	sp, #24
 8001206:	bd80      	pop	{r7, pc}

08001208 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001214:	2300      	movs	r3, #0
 8001216:	617b      	str	r3, [r7, #20]
 8001218:	e009      	b.n	800122e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	1c5a      	adds	r2, r3, #1
 800121e:	60ba      	str	r2, [r7, #8]
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	0018      	movs	r0, r3
 8001224:	e000      	b.n	8001228 <_write+0x20>
 8001226:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	3301      	adds	r3, #1
 800122c:	617b      	str	r3, [r7, #20]
 800122e:	697a      	ldr	r2, [r7, #20]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	429a      	cmp	r2, r3
 8001234:	dbf1      	blt.n	800121a <_write+0x12>
  }
  return len;
 8001236:	687b      	ldr	r3, [r7, #4]
}
 8001238:	0018      	movs	r0, r3
 800123a:	46bd      	mov	sp, r7
 800123c:	b006      	add	sp, #24
 800123e:	bd80      	pop	{r7, pc}

08001240 <_close>:

int _close(int file)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001248:	2301      	movs	r3, #1
 800124a:	425b      	negs	r3, r3
}
 800124c:	0018      	movs	r0, r3
 800124e:	46bd      	mov	sp, r7
 8001250:	b002      	add	sp, #8
 8001252:	bd80      	pop	{r7, pc}

08001254 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	2280      	movs	r2, #128	@ 0x80
 8001262:	0192      	lsls	r2, r2, #6
 8001264:	605a      	str	r2, [r3, #4]
  return 0;
 8001266:	2300      	movs	r3, #0
}
 8001268:	0018      	movs	r0, r3
 800126a:	46bd      	mov	sp, r7
 800126c:	b002      	add	sp, #8
 800126e:	bd80      	pop	{r7, pc}

08001270 <_isatty>:

int _isatty(int file)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001278:	2301      	movs	r3, #1
}
 800127a:	0018      	movs	r0, r3
 800127c:	46bd      	mov	sp, r7
 800127e:	b002      	add	sp, #8
 8001280:	bd80      	pop	{r7, pc}

08001282 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	b084      	sub	sp, #16
 8001286:	af00      	add	r7, sp, #0
 8001288:	60f8      	str	r0, [r7, #12]
 800128a:	60b9      	str	r1, [r7, #8]
 800128c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800128e:	2300      	movs	r3, #0
}
 8001290:	0018      	movs	r0, r3
 8001292:	46bd      	mov	sp, r7
 8001294:	b004      	add	sp, #16
 8001296:	bd80      	pop	{r7, pc}

08001298 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012a0:	4a14      	ldr	r2, [pc, #80]	@ (80012f4 <_sbrk+0x5c>)
 80012a2:	4b15      	ldr	r3, [pc, #84]	@ (80012f8 <_sbrk+0x60>)
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012ac:	4b13      	ldr	r3, [pc, #76]	@ (80012fc <_sbrk+0x64>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d102      	bne.n	80012ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012b4:	4b11      	ldr	r3, [pc, #68]	@ (80012fc <_sbrk+0x64>)
 80012b6:	4a12      	ldr	r2, [pc, #72]	@ (8001300 <_sbrk+0x68>)
 80012b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012ba:	4b10      	ldr	r3, [pc, #64]	@ (80012fc <_sbrk+0x64>)
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	18d3      	adds	r3, r2, r3
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d207      	bcs.n	80012d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012c8:	f003 f9f2 	bl	80046b0 <__errno>
 80012cc:	0003      	movs	r3, r0
 80012ce:	220c      	movs	r2, #12
 80012d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012d2:	2301      	movs	r3, #1
 80012d4:	425b      	negs	r3, r3
 80012d6:	e009      	b.n	80012ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012d8:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <_sbrk+0x64>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012de:	4b07      	ldr	r3, [pc, #28]	@ (80012fc <_sbrk+0x64>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	18d2      	adds	r2, r2, r3
 80012e6:	4b05      	ldr	r3, [pc, #20]	@ (80012fc <_sbrk+0x64>)
 80012e8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80012ea:	68fb      	ldr	r3, [r7, #12]
}
 80012ec:	0018      	movs	r0, r3
 80012ee:	46bd      	mov	sp, r7
 80012f0:	b006      	add	sp, #24
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	20002000 	.word	0x20002000
 80012f8:	00000400 	.word	0x00000400
 80012fc:	200004ac 	.word	0x200004ac
 8001300:	20000600 	.word	0x20000600

08001304 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001308:	46c0      	nop			@ (mov r8, r8)
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
	...

08001310 <Reset_Handler>:
 8001310:	480d      	ldr	r0, [pc, #52]	@ (8001348 <LoopForever+0x2>)
 8001312:	4685      	mov	sp, r0
 8001314:	f7ff fff6 	bl	8001304 <SystemInit>
 8001318:	480c      	ldr	r0, [pc, #48]	@ (800134c <LoopForever+0x6>)
 800131a:	490d      	ldr	r1, [pc, #52]	@ (8001350 <LoopForever+0xa>)
 800131c:	4a0d      	ldr	r2, [pc, #52]	@ (8001354 <LoopForever+0xe>)
 800131e:	2300      	movs	r3, #0
 8001320:	e002      	b.n	8001328 <LoopCopyDataInit>

08001322 <CopyDataInit>:
 8001322:	58d4      	ldr	r4, [r2, r3]
 8001324:	50c4      	str	r4, [r0, r3]
 8001326:	3304      	adds	r3, #4

08001328 <LoopCopyDataInit>:
 8001328:	18c4      	adds	r4, r0, r3
 800132a:	428c      	cmp	r4, r1
 800132c:	d3f9      	bcc.n	8001322 <CopyDataInit>
 800132e:	4a0a      	ldr	r2, [pc, #40]	@ (8001358 <LoopForever+0x12>)
 8001330:	4c0a      	ldr	r4, [pc, #40]	@ (800135c <LoopForever+0x16>)
 8001332:	2300      	movs	r3, #0
 8001334:	e001      	b.n	800133a <LoopFillZerobss>

08001336 <FillZerobss>:
 8001336:	6013      	str	r3, [r2, #0]
 8001338:	3204      	adds	r2, #4

0800133a <LoopFillZerobss>:
 800133a:	42a2      	cmp	r2, r4
 800133c:	d3fb      	bcc.n	8001336 <FillZerobss>
 800133e:	f003 f9bd 	bl	80046bc <__libc_init_array>
 8001342:	f7ff f9eb 	bl	800071c <main>

08001346 <LoopForever>:
 8001346:	e7fe      	b.n	8001346 <LoopForever>
 8001348:	20002000 	.word	0x20002000
 800134c:	20000000 	.word	0x20000000
 8001350:	2000016c 	.word	0x2000016c
 8001354:	080054d8 	.word	0x080054d8
 8001358:	2000016c 	.word	0x2000016c
 800135c:	20000600 	.word	0x20000600

08001360 <ADC1_COMP_IRQHandler>:
 8001360:	e7fe      	b.n	8001360 <ADC1_COMP_IRQHandler>
	...

08001364 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001368:	4b07      	ldr	r3, [pc, #28]	@ (8001388 <HAL_Init+0x24>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	4b06      	ldr	r3, [pc, #24]	@ (8001388 <HAL_Init+0x24>)
 800136e:	2110      	movs	r1, #16
 8001370:	430a      	orrs	r2, r1
 8001372:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001374:	2003      	movs	r0, #3
 8001376:	f000 f809 	bl	800138c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800137a:	f7ff fdff 	bl	8000f7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800137e:	2300      	movs	r3, #0
}
 8001380:	0018      	movs	r0, r3
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	46c0      	nop			@ (mov r8, r8)
 8001388:	40022000 	.word	0x40022000

0800138c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800138c:	b590      	push	{r4, r7, lr}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001394:	4b14      	ldr	r3, [pc, #80]	@ (80013e8 <HAL_InitTick+0x5c>)
 8001396:	681c      	ldr	r4, [r3, #0]
 8001398:	4b14      	ldr	r3, [pc, #80]	@ (80013ec <HAL_InitTick+0x60>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	0019      	movs	r1, r3
 800139e:	23fa      	movs	r3, #250	@ 0xfa
 80013a0:	0098      	lsls	r0, r3, #2
 80013a2:	f7fe febb 	bl	800011c <__udivsi3>
 80013a6:	0003      	movs	r3, r0
 80013a8:	0019      	movs	r1, r3
 80013aa:	0020      	movs	r0, r4
 80013ac:	f7fe feb6 	bl	800011c <__udivsi3>
 80013b0:	0003      	movs	r3, r0
 80013b2:	0018      	movs	r0, r3
 80013b4:	f000 f90b 	bl	80015ce <HAL_SYSTICK_Config>
 80013b8:	1e03      	subs	r3, r0, #0
 80013ba:	d001      	beq.n	80013c0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e00f      	b.n	80013e0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2b03      	cmp	r3, #3
 80013c4:	d80b      	bhi.n	80013de <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013c6:	6879      	ldr	r1, [r7, #4]
 80013c8:	2301      	movs	r3, #1
 80013ca:	425b      	negs	r3, r3
 80013cc:	2200      	movs	r2, #0
 80013ce:	0018      	movs	r0, r3
 80013d0:	f000 f8d8 	bl	8001584 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013d4:	4b06      	ldr	r3, [pc, #24]	@ (80013f0 <HAL_InitTick+0x64>)
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80013da:	2300      	movs	r3, #0
 80013dc:	e000      	b.n	80013e0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
}
 80013e0:	0018      	movs	r0, r3
 80013e2:	46bd      	mov	sp, r7
 80013e4:	b003      	add	sp, #12
 80013e6:	bd90      	pop	{r4, r7, pc}
 80013e8:	20000104 	.word	0x20000104
 80013ec:	2000010c 	.word	0x2000010c
 80013f0:	20000108 	.word	0x20000108

080013f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013f8:	4b05      	ldr	r3, [pc, #20]	@ (8001410 <HAL_IncTick+0x1c>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	001a      	movs	r2, r3
 80013fe:	4b05      	ldr	r3, [pc, #20]	@ (8001414 <HAL_IncTick+0x20>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	18d2      	adds	r2, r2, r3
 8001404:	4b03      	ldr	r3, [pc, #12]	@ (8001414 <HAL_IncTick+0x20>)
 8001406:	601a      	str	r2, [r3, #0]
}
 8001408:	46c0      	nop			@ (mov r8, r8)
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	46c0      	nop			@ (mov r8, r8)
 8001410:	2000010c 	.word	0x2000010c
 8001414:	200004b0 	.word	0x200004b0

08001418 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
  return uwTick;
 800141c:	4b02      	ldr	r3, [pc, #8]	@ (8001428 <HAL_GetTick+0x10>)
 800141e:	681b      	ldr	r3, [r3, #0]
}
 8001420:	0018      	movs	r0, r3
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	46c0      	nop			@ (mov r8, r8)
 8001428:	200004b0 	.word	0x200004b0

0800142c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	0002      	movs	r2, r0
 8001434:	1dfb      	adds	r3, r7, #7
 8001436:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001438:	1dfb      	adds	r3, r7, #7
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b7f      	cmp	r3, #127	@ 0x7f
 800143e:	d809      	bhi.n	8001454 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001440:	1dfb      	adds	r3, r7, #7
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	001a      	movs	r2, r3
 8001446:	231f      	movs	r3, #31
 8001448:	401a      	ands	r2, r3
 800144a:	4b04      	ldr	r3, [pc, #16]	@ (800145c <__NVIC_EnableIRQ+0x30>)
 800144c:	2101      	movs	r1, #1
 800144e:	4091      	lsls	r1, r2
 8001450:	000a      	movs	r2, r1
 8001452:	601a      	str	r2, [r3, #0]
  }
}
 8001454:	46c0      	nop			@ (mov r8, r8)
 8001456:	46bd      	mov	sp, r7
 8001458:	b002      	add	sp, #8
 800145a:	bd80      	pop	{r7, pc}
 800145c:	e000e100 	.word	0xe000e100

08001460 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001460:	b590      	push	{r4, r7, lr}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	0002      	movs	r2, r0
 8001468:	6039      	str	r1, [r7, #0]
 800146a:	1dfb      	adds	r3, r7, #7
 800146c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800146e:	1dfb      	adds	r3, r7, #7
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	2b7f      	cmp	r3, #127	@ 0x7f
 8001474:	d828      	bhi.n	80014c8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001476:	4a2f      	ldr	r2, [pc, #188]	@ (8001534 <__NVIC_SetPriority+0xd4>)
 8001478:	1dfb      	adds	r3, r7, #7
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	b25b      	sxtb	r3, r3
 800147e:	089b      	lsrs	r3, r3, #2
 8001480:	33c0      	adds	r3, #192	@ 0xc0
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	589b      	ldr	r3, [r3, r2]
 8001486:	1dfa      	adds	r2, r7, #7
 8001488:	7812      	ldrb	r2, [r2, #0]
 800148a:	0011      	movs	r1, r2
 800148c:	2203      	movs	r2, #3
 800148e:	400a      	ands	r2, r1
 8001490:	00d2      	lsls	r2, r2, #3
 8001492:	21ff      	movs	r1, #255	@ 0xff
 8001494:	4091      	lsls	r1, r2
 8001496:	000a      	movs	r2, r1
 8001498:	43d2      	mvns	r2, r2
 800149a:	401a      	ands	r2, r3
 800149c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	019b      	lsls	r3, r3, #6
 80014a2:	22ff      	movs	r2, #255	@ 0xff
 80014a4:	401a      	ands	r2, r3
 80014a6:	1dfb      	adds	r3, r7, #7
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	0018      	movs	r0, r3
 80014ac:	2303      	movs	r3, #3
 80014ae:	4003      	ands	r3, r0
 80014b0:	00db      	lsls	r3, r3, #3
 80014b2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014b4:	481f      	ldr	r0, [pc, #124]	@ (8001534 <__NVIC_SetPriority+0xd4>)
 80014b6:	1dfb      	adds	r3, r7, #7
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	b25b      	sxtb	r3, r3
 80014bc:	089b      	lsrs	r3, r3, #2
 80014be:	430a      	orrs	r2, r1
 80014c0:	33c0      	adds	r3, #192	@ 0xc0
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80014c6:	e031      	b.n	800152c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014c8:	4a1b      	ldr	r2, [pc, #108]	@ (8001538 <__NVIC_SetPriority+0xd8>)
 80014ca:	1dfb      	adds	r3, r7, #7
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	0019      	movs	r1, r3
 80014d0:	230f      	movs	r3, #15
 80014d2:	400b      	ands	r3, r1
 80014d4:	3b08      	subs	r3, #8
 80014d6:	089b      	lsrs	r3, r3, #2
 80014d8:	3306      	adds	r3, #6
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	18d3      	adds	r3, r2, r3
 80014de:	3304      	adds	r3, #4
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	1dfa      	adds	r2, r7, #7
 80014e4:	7812      	ldrb	r2, [r2, #0]
 80014e6:	0011      	movs	r1, r2
 80014e8:	2203      	movs	r2, #3
 80014ea:	400a      	ands	r2, r1
 80014ec:	00d2      	lsls	r2, r2, #3
 80014ee:	21ff      	movs	r1, #255	@ 0xff
 80014f0:	4091      	lsls	r1, r2
 80014f2:	000a      	movs	r2, r1
 80014f4:	43d2      	mvns	r2, r2
 80014f6:	401a      	ands	r2, r3
 80014f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	019b      	lsls	r3, r3, #6
 80014fe:	22ff      	movs	r2, #255	@ 0xff
 8001500:	401a      	ands	r2, r3
 8001502:	1dfb      	adds	r3, r7, #7
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	0018      	movs	r0, r3
 8001508:	2303      	movs	r3, #3
 800150a:	4003      	ands	r3, r0
 800150c:	00db      	lsls	r3, r3, #3
 800150e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001510:	4809      	ldr	r0, [pc, #36]	@ (8001538 <__NVIC_SetPriority+0xd8>)
 8001512:	1dfb      	adds	r3, r7, #7
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	001c      	movs	r4, r3
 8001518:	230f      	movs	r3, #15
 800151a:	4023      	ands	r3, r4
 800151c:	3b08      	subs	r3, #8
 800151e:	089b      	lsrs	r3, r3, #2
 8001520:	430a      	orrs	r2, r1
 8001522:	3306      	adds	r3, #6
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	18c3      	adds	r3, r0, r3
 8001528:	3304      	adds	r3, #4
 800152a:	601a      	str	r2, [r3, #0]
}
 800152c:	46c0      	nop			@ (mov r8, r8)
 800152e:	46bd      	mov	sp, r7
 8001530:	b003      	add	sp, #12
 8001532:	bd90      	pop	{r4, r7, pc}
 8001534:	e000e100 	.word	0xe000e100
 8001538:	e000ed00 	.word	0xe000ed00

0800153c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	1e5a      	subs	r2, r3, #1
 8001548:	2380      	movs	r3, #128	@ 0x80
 800154a:	045b      	lsls	r3, r3, #17
 800154c:	429a      	cmp	r2, r3
 800154e:	d301      	bcc.n	8001554 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001550:	2301      	movs	r3, #1
 8001552:	e010      	b.n	8001576 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001554:	4b0a      	ldr	r3, [pc, #40]	@ (8001580 <SysTick_Config+0x44>)
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	3a01      	subs	r2, #1
 800155a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800155c:	2301      	movs	r3, #1
 800155e:	425b      	negs	r3, r3
 8001560:	2103      	movs	r1, #3
 8001562:	0018      	movs	r0, r3
 8001564:	f7ff ff7c 	bl	8001460 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001568:	4b05      	ldr	r3, [pc, #20]	@ (8001580 <SysTick_Config+0x44>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800156e:	4b04      	ldr	r3, [pc, #16]	@ (8001580 <SysTick_Config+0x44>)
 8001570:	2207      	movs	r2, #7
 8001572:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001574:	2300      	movs	r3, #0
}
 8001576:	0018      	movs	r0, r3
 8001578:	46bd      	mov	sp, r7
 800157a:	b002      	add	sp, #8
 800157c:	bd80      	pop	{r7, pc}
 800157e:	46c0      	nop			@ (mov r8, r8)
 8001580:	e000e010 	.word	0xe000e010

08001584 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	60b9      	str	r1, [r7, #8]
 800158c:	607a      	str	r2, [r7, #4]
 800158e:	210f      	movs	r1, #15
 8001590:	187b      	adds	r3, r7, r1
 8001592:	1c02      	adds	r2, r0, #0
 8001594:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001596:	68ba      	ldr	r2, [r7, #8]
 8001598:	187b      	adds	r3, r7, r1
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	b25b      	sxtb	r3, r3
 800159e:	0011      	movs	r1, r2
 80015a0:	0018      	movs	r0, r3
 80015a2:	f7ff ff5d 	bl	8001460 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80015a6:	46c0      	nop			@ (mov r8, r8)
 80015a8:	46bd      	mov	sp, r7
 80015aa:	b004      	add	sp, #16
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b082      	sub	sp, #8
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	0002      	movs	r2, r0
 80015b6:	1dfb      	adds	r3, r7, #7
 80015b8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015ba:	1dfb      	adds	r3, r7, #7
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	b25b      	sxtb	r3, r3
 80015c0:	0018      	movs	r0, r3
 80015c2:	f7ff ff33 	bl	800142c <__NVIC_EnableIRQ>
}
 80015c6:	46c0      	nop			@ (mov r8, r8)
 80015c8:	46bd      	mov	sp, r7
 80015ca:	b002      	add	sp, #8
 80015cc:	bd80      	pop	{r7, pc}

080015ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b082      	sub	sp, #8
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	0018      	movs	r0, r3
 80015da:	f7ff ffaf 	bl	800153c <SysTick_Config>
 80015de:	0003      	movs	r3, r0
}
 80015e0:	0018      	movs	r0, r3
 80015e2:	46bd      	mov	sp, r7
 80015e4:	b002      	add	sp, #8
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80015f0:	2300      	movs	r3, #0
 80015f2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d101      	bne.n	80015fe <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e036      	b.n	800166c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2221      	movs	r2, #33	@ 0x21
 8001602:	2102      	movs	r1, #2
 8001604:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	4a18      	ldr	r2, [pc, #96]	@ (8001674 <HAL_DMA_Init+0x8c>)
 8001612:	4013      	ands	r3, r2
 8001614:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800161e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800162a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	695b      	ldr	r3, [r3, #20]
 8001630:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001636:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	69db      	ldr	r3, [r3, #28]
 800163c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800163e:	68fa      	ldr	r2, [r7, #12]
 8001640:	4313      	orrs	r3, r2
 8001642:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	68fa      	ldr	r2, [r7, #12]
 800164a:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	0018      	movs	r0, r3
 8001650:	f000 f9c4 	bl	80019dc <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2200      	movs	r2, #0
 8001658:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2221      	movs	r2, #33	@ 0x21
 800165e:	2101      	movs	r1, #1
 8001660:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2220      	movs	r2, #32
 8001666:	2100      	movs	r1, #0
 8001668:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800166a:	2300      	movs	r3, #0
}
 800166c:	0018      	movs	r0, r3
 800166e:	46bd      	mov	sp, r7
 8001670:	b004      	add	sp, #16
 8001672:	bd80      	pop	{r7, pc}
 8001674:	ffffc00f 	.word	0xffffc00f

08001678 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	60b9      	str	r1, [r7, #8]
 8001682:	607a      	str	r2, [r7, #4]
 8001684:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001686:	2317      	movs	r3, #23
 8001688:	18fb      	adds	r3, r7, r3
 800168a:	2200      	movs	r2, #0
 800168c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	2220      	movs	r2, #32
 8001692:	5c9b      	ldrb	r3, [r3, r2]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d101      	bne.n	800169c <HAL_DMA_Start_IT+0x24>
 8001698:	2302      	movs	r3, #2
 800169a:	e04f      	b.n	800173c <HAL_DMA_Start_IT+0xc4>
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	2220      	movs	r2, #32
 80016a0:	2101      	movs	r1, #1
 80016a2:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	2221      	movs	r2, #33	@ 0x21
 80016a8:	5c9b      	ldrb	r3, [r3, r2]
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d13a      	bne.n	8001726 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	2221      	movs	r2, #33	@ 0x21
 80016b4:	2102      	movs	r1, #2
 80016b6:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	2200      	movs	r2, #0
 80016bc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2101      	movs	r1, #1
 80016ca:	438a      	bics	r2, r1
 80016cc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	68b9      	ldr	r1, [r7, #8]
 80016d4:	68f8      	ldr	r0, [r7, #12]
 80016d6:	f000 f954 	bl	8001982 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d008      	beq.n	80016f4 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	210e      	movs	r1, #14
 80016ee:	430a      	orrs	r2, r1
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	e00f      	b.n	8001714 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	210a      	movs	r1, #10
 8001700:	430a      	orrs	r2, r1
 8001702:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2104      	movs	r1, #4
 8001710:	438a      	bics	r2, r1
 8001712:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2101      	movs	r1, #1
 8001720:	430a      	orrs	r2, r1
 8001722:	601a      	str	r2, [r3, #0]
 8001724:	e007      	b.n	8001736 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2220      	movs	r2, #32
 800172a:	2100      	movs	r1, #0
 800172c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 800172e:	2317      	movs	r3, #23
 8001730:	18fb      	adds	r3, r7, r3
 8001732:	2202      	movs	r2, #2
 8001734:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001736:	2317      	movs	r3, #23
 8001738:	18fb      	adds	r3, r7, r3
 800173a:	781b      	ldrb	r3, [r3, #0]
}
 800173c:	0018      	movs	r0, r3
 800173e:	46bd      	mov	sp, r7
 8001740:	b006      	add	sp, #24
 8001742:	bd80      	pop	{r7, pc}

08001744 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2221      	movs	r2, #33	@ 0x21
 8001750:	5c9b      	ldrb	r3, [r3, r2]
 8001752:	b2db      	uxtb	r3, r3
 8001754:	2b02      	cmp	r3, #2
 8001756:	d008      	beq.n	800176a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2204      	movs	r2, #4
 800175c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2220      	movs	r2, #32
 8001762:	2100      	movs	r1, #0
 8001764:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e020      	b.n	80017ac <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	210e      	movs	r1, #14
 8001776:	438a      	bics	r2, r1
 8001778:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2101      	movs	r1, #1
 8001786:	438a      	bics	r2, r1
 8001788:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001792:	2101      	movs	r1, #1
 8001794:	4091      	lsls	r1, r2
 8001796:	000a      	movs	r2, r1
 8001798:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2221      	movs	r2, #33	@ 0x21
 800179e:	2101      	movs	r1, #1
 80017a0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2220      	movs	r2, #32
 80017a6:	2100      	movs	r1, #0
 80017a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	0018      	movs	r0, r3
 80017ae:	46bd      	mov	sp, r7
 80017b0:	b002      	add	sp, #8
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017bc:	210f      	movs	r1, #15
 80017be:	187b      	adds	r3, r7, r1
 80017c0:	2200      	movs	r2, #0
 80017c2:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2221      	movs	r2, #33	@ 0x21
 80017c8:	5c9b      	ldrb	r3, [r3, r2]
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	d006      	beq.n	80017de <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2204      	movs	r2, #4
 80017d4:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 80017d6:	187b      	adds	r3, r7, r1
 80017d8:	2201      	movs	r2, #1
 80017da:	701a      	strb	r2, [r3, #0]
 80017dc:	e028      	b.n	8001830 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	210e      	movs	r1, #14
 80017ea:	438a      	bics	r2, r1
 80017ec:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2101      	movs	r1, #1
 80017fa:	438a      	bics	r2, r1
 80017fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001806:	2101      	movs	r1, #1
 8001808:	4091      	lsls	r1, r2
 800180a:	000a      	movs	r2, r1
 800180c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2221      	movs	r2, #33	@ 0x21
 8001812:	2101      	movs	r1, #1
 8001814:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2220      	movs	r2, #32
 800181a:	2100      	movs	r1, #0
 800181c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001822:	2b00      	cmp	r3, #0
 8001824:	d004      	beq.n	8001830 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	0010      	movs	r0, r2
 800182e:	4798      	blx	r3
    }
  }
  return status;
 8001830:	230f      	movs	r3, #15
 8001832:	18fb      	adds	r3, r7, r3
 8001834:	781b      	ldrb	r3, [r3, #0]
}
 8001836:	0018      	movs	r0, r3
 8001838:	46bd      	mov	sp, r7
 800183a:	b004      	add	sp, #16
 800183c:	bd80      	pop	{r7, pc}

0800183e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	b084      	sub	sp, #16
 8001842:	af00      	add	r7, sp, #0
 8001844:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800185a:	2204      	movs	r2, #4
 800185c:	409a      	lsls	r2, r3
 800185e:	0013      	movs	r3, r2
 8001860:	68fa      	ldr	r2, [r7, #12]
 8001862:	4013      	ands	r3, r2
 8001864:	d024      	beq.n	80018b0 <HAL_DMA_IRQHandler+0x72>
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	2204      	movs	r2, #4
 800186a:	4013      	ands	r3, r2
 800186c:	d020      	beq.n	80018b0 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2220      	movs	r2, #32
 8001876:	4013      	ands	r3, r2
 8001878:	d107      	bne.n	800188a <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2104      	movs	r1, #4
 8001886:	438a      	bics	r2, r1
 8001888:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001892:	2104      	movs	r1, #4
 8001894:	4091      	lsls	r1, r2
 8001896:	000a      	movs	r2, r1
 8001898:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d100      	bne.n	80018a4 <HAL_DMA_IRQHandler+0x66>
 80018a2:	e06a      	b.n	800197a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	0010      	movs	r0, r2
 80018ac:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80018ae:	e064      	b.n	800197a <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b4:	2202      	movs	r2, #2
 80018b6:	409a      	lsls	r2, r3
 80018b8:	0013      	movs	r3, r2
 80018ba:	68fa      	ldr	r2, [r7, #12]
 80018bc:	4013      	ands	r3, r2
 80018be:	d02b      	beq.n	8001918 <HAL_DMA_IRQHandler+0xda>
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	2202      	movs	r2, #2
 80018c4:	4013      	ands	r3, r2
 80018c6:	d027      	beq.n	8001918 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2220      	movs	r2, #32
 80018d0:	4013      	ands	r3, r2
 80018d2:	d10b      	bne.n	80018ec <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	210a      	movs	r1, #10
 80018e0:	438a      	bics	r2, r1
 80018e2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2221      	movs	r2, #33	@ 0x21
 80018e8:	2101      	movs	r1, #1
 80018ea:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018f4:	2102      	movs	r1, #2
 80018f6:	4091      	lsls	r1, r2
 80018f8:	000a      	movs	r2, r1
 80018fa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2220      	movs	r2, #32
 8001900:	2100      	movs	r1, #0
 8001902:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001908:	2b00      	cmp	r3, #0
 800190a:	d036      	beq.n	800197a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	0010      	movs	r0, r2
 8001914:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001916:	e030      	b.n	800197a <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800191c:	2208      	movs	r2, #8
 800191e:	409a      	lsls	r2, r3
 8001920:	0013      	movs	r3, r2
 8001922:	68fa      	ldr	r2, [r7, #12]
 8001924:	4013      	ands	r3, r2
 8001926:	d028      	beq.n	800197a <HAL_DMA_IRQHandler+0x13c>
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	2208      	movs	r2, #8
 800192c:	4013      	ands	r3, r2
 800192e:	d024      	beq.n	800197a <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	210e      	movs	r1, #14
 800193c:	438a      	bics	r2, r1
 800193e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001948:	2101      	movs	r1, #1
 800194a:	4091      	lsls	r1, r2
 800194c:	000a      	movs	r2, r1
 800194e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2201      	movs	r2, #1
 8001954:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2221      	movs	r2, #33	@ 0x21
 800195a:	2101      	movs	r1, #1
 800195c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2220      	movs	r2, #32
 8001962:	2100      	movs	r1, #0
 8001964:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196a:	2b00      	cmp	r3, #0
 800196c:	d005      	beq.n	800197a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	0010      	movs	r0, r2
 8001976:	4798      	blx	r3
    }
  }
}
 8001978:	e7ff      	b.n	800197a <HAL_DMA_IRQHandler+0x13c>
 800197a:	46c0      	nop			@ (mov r8, r8)
 800197c:	46bd      	mov	sp, r7
 800197e:	b004      	add	sp, #16
 8001980:	bd80      	pop	{r7, pc}

08001982 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b084      	sub	sp, #16
 8001986:	af00      	add	r7, sp, #0
 8001988:	60f8      	str	r0, [r7, #12]
 800198a:	60b9      	str	r1, [r7, #8]
 800198c:	607a      	str	r2, [r7, #4]
 800198e:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001998:	2101      	movs	r1, #1
 800199a:	4091      	lsls	r1, r2
 800199c:	000a      	movs	r2, r1
 800199e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	683a      	ldr	r2, [r7, #0]
 80019a6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	2b10      	cmp	r3, #16
 80019ae:	d108      	bne.n	80019c2 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	687a      	ldr	r2, [r7, #4]
 80019b6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	68ba      	ldr	r2, [r7, #8]
 80019be:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80019c0:	e007      	b.n	80019d2 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	68ba      	ldr	r2, [r7, #8]
 80019c8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	60da      	str	r2, [r3, #12]
}
 80019d2:	46c0      	nop			@ (mov r8, r8)
 80019d4:	46bd      	mov	sp, r7
 80019d6:	b004      	add	sp, #16
 80019d8:	bd80      	pop	{r7, pc}
	...

080019dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a08      	ldr	r2, [pc, #32]	@ (8001a0c <DMA_CalcBaseAndBitshift+0x30>)
 80019ea:	4694      	mov	ip, r2
 80019ec:	4463      	add	r3, ip
 80019ee:	2114      	movs	r1, #20
 80019f0:	0018      	movs	r0, r3
 80019f2:	f7fe fb93 	bl	800011c <__udivsi3>
 80019f6:	0003      	movs	r3, r0
 80019f8:	009a      	lsls	r2, r3, #2
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4a03      	ldr	r2, [pc, #12]	@ (8001a10 <DMA_CalcBaseAndBitshift+0x34>)
 8001a02:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001a04:	46c0      	nop			@ (mov r8, r8)
 8001a06:	46bd      	mov	sp, r7
 8001a08:	b002      	add	sp, #8
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	bffdfff8 	.word	0xbffdfff8
 8001a10:	40020000 	.word	0x40020000

08001a14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a22:	e14f      	b.n	8001cc4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2101      	movs	r1, #1
 8001a2a:	697a      	ldr	r2, [r7, #20]
 8001a2c:	4091      	lsls	r1, r2
 8001a2e:	000a      	movs	r2, r1
 8001a30:	4013      	ands	r3, r2
 8001a32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d100      	bne.n	8001a3c <HAL_GPIO_Init+0x28>
 8001a3a:	e140      	b.n	8001cbe <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	2203      	movs	r2, #3
 8001a42:	4013      	ands	r3, r2
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d005      	beq.n	8001a54 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	2203      	movs	r2, #3
 8001a4e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d130      	bne.n	8001ab6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	2203      	movs	r2, #3
 8001a60:	409a      	lsls	r2, r3
 8001a62:	0013      	movs	r3, r2
 8001a64:	43da      	mvns	r2, r3
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	68da      	ldr	r2, [r3, #12]
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	409a      	lsls	r2, r3
 8001a76:	0013      	movs	r3, r2
 8001a78:	693a      	ldr	r2, [r7, #16]
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	693a      	ldr	r2, [r7, #16]
 8001a82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	409a      	lsls	r2, r3
 8001a90:	0013      	movs	r3, r2
 8001a92:	43da      	mvns	r2, r3
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	4013      	ands	r3, r2
 8001a98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	091b      	lsrs	r3, r3, #4
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	401a      	ands	r2, r3
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	409a      	lsls	r2, r3
 8001aa8:	0013      	movs	r3, r2
 8001aaa:	693a      	ldr	r2, [r7, #16]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	693a      	ldr	r2, [r7, #16]
 8001ab4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	2203      	movs	r2, #3
 8001abc:	4013      	ands	r3, r2
 8001abe:	2b03      	cmp	r3, #3
 8001ac0:	d017      	beq.n	8001af2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	2203      	movs	r2, #3
 8001ace:	409a      	lsls	r2, r3
 8001ad0:	0013      	movs	r3, r2
 8001ad2:	43da      	mvns	r2, r3
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	689a      	ldr	r2, [r3, #8]
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	409a      	lsls	r2, r3
 8001ae4:	0013      	movs	r3, r2
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	2203      	movs	r2, #3
 8001af8:	4013      	ands	r3, r2
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d123      	bne.n	8001b46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	08da      	lsrs	r2, r3, #3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	3208      	adds	r2, #8
 8001b06:	0092      	lsls	r2, r2, #2
 8001b08:	58d3      	ldr	r3, [r2, r3]
 8001b0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	2207      	movs	r2, #7
 8001b10:	4013      	ands	r3, r2
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	220f      	movs	r2, #15
 8001b16:	409a      	lsls	r2, r3
 8001b18:	0013      	movs	r3, r2
 8001b1a:	43da      	mvns	r2, r3
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	4013      	ands	r3, r2
 8001b20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	691a      	ldr	r2, [r3, #16]
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	2107      	movs	r1, #7
 8001b2a:	400b      	ands	r3, r1
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	409a      	lsls	r2, r3
 8001b30:	0013      	movs	r3, r2
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	08da      	lsrs	r2, r3, #3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	3208      	adds	r2, #8
 8001b40:	0092      	lsls	r2, r2, #2
 8001b42:	6939      	ldr	r1, [r7, #16]
 8001b44:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	2203      	movs	r2, #3
 8001b52:	409a      	lsls	r2, r3
 8001b54:	0013      	movs	r3, r2
 8001b56:	43da      	mvns	r2, r3
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	2203      	movs	r2, #3
 8001b64:	401a      	ands	r2, r3
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	409a      	lsls	r2, r3
 8001b6c:	0013      	movs	r3, r2
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	685a      	ldr	r2, [r3, #4]
 8001b7e:	23c0      	movs	r3, #192	@ 0xc0
 8001b80:	029b      	lsls	r3, r3, #10
 8001b82:	4013      	ands	r3, r2
 8001b84:	d100      	bne.n	8001b88 <HAL_GPIO_Init+0x174>
 8001b86:	e09a      	b.n	8001cbe <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b88:	4b54      	ldr	r3, [pc, #336]	@ (8001cdc <HAL_GPIO_Init+0x2c8>)
 8001b8a:	699a      	ldr	r2, [r3, #24]
 8001b8c:	4b53      	ldr	r3, [pc, #332]	@ (8001cdc <HAL_GPIO_Init+0x2c8>)
 8001b8e:	2101      	movs	r1, #1
 8001b90:	430a      	orrs	r2, r1
 8001b92:	619a      	str	r2, [r3, #24]
 8001b94:	4b51      	ldr	r3, [pc, #324]	@ (8001cdc <HAL_GPIO_Init+0x2c8>)
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	2201      	movs	r2, #1
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	60bb      	str	r3, [r7, #8]
 8001b9e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ba0:	4a4f      	ldr	r2, [pc, #316]	@ (8001ce0 <HAL_GPIO_Init+0x2cc>)
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	089b      	lsrs	r3, r3, #2
 8001ba6:	3302      	adds	r3, #2
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	589b      	ldr	r3, [r3, r2]
 8001bac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	2203      	movs	r2, #3
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	220f      	movs	r2, #15
 8001bb8:	409a      	lsls	r2, r3
 8001bba:	0013      	movs	r3, r2
 8001bbc:	43da      	mvns	r2, r3
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	2390      	movs	r3, #144	@ 0x90
 8001bc8:	05db      	lsls	r3, r3, #23
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d013      	beq.n	8001bf6 <HAL_GPIO_Init+0x1e2>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a44      	ldr	r2, [pc, #272]	@ (8001ce4 <HAL_GPIO_Init+0x2d0>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d00d      	beq.n	8001bf2 <HAL_GPIO_Init+0x1de>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a43      	ldr	r2, [pc, #268]	@ (8001ce8 <HAL_GPIO_Init+0x2d4>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d007      	beq.n	8001bee <HAL_GPIO_Init+0x1da>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a42      	ldr	r2, [pc, #264]	@ (8001cec <HAL_GPIO_Init+0x2d8>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d101      	bne.n	8001bea <HAL_GPIO_Init+0x1d6>
 8001be6:	2303      	movs	r3, #3
 8001be8:	e006      	b.n	8001bf8 <HAL_GPIO_Init+0x1e4>
 8001bea:	2305      	movs	r3, #5
 8001bec:	e004      	b.n	8001bf8 <HAL_GPIO_Init+0x1e4>
 8001bee:	2302      	movs	r3, #2
 8001bf0:	e002      	b.n	8001bf8 <HAL_GPIO_Init+0x1e4>
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e000      	b.n	8001bf8 <HAL_GPIO_Init+0x1e4>
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	697a      	ldr	r2, [r7, #20]
 8001bfa:	2103      	movs	r1, #3
 8001bfc:	400a      	ands	r2, r1
 8001bfe:	0092      	lsls	r2, r2, #2
 8001c00:	4093      	lsls	r3, r2
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c08:	4935      	ldr	r1, [pc, #212]	@ (8001ce0 <HAL_GPIO_Init+0x2cc>)
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	089b      	lsrs	r3, r3, #2
 8001c0e:	3302      	adds	r3, #2
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c16:	4b36      	ldr	r3, [pc, #216]	@ (8001cf0 <HAL_GPIO_Init+0x2dc>)
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	43da      	mvns	r2, r3
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	4013      	ands	r3, r2
 8001c24:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	685a      	ldr	r2, [r3, #4]
 8001c2a:	2380      	movs	r3, #128	@ 0x80
 8001c2c:	035b      	lsls	r3, r3, #13
 8001c2e:	4013      	ands	r3, r2
 8001c30:	d003      	beq.n	8001c3a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c3a:	4b2d      	ldr	r3, [pc, #180]	@ (8001cf0 <HAL_GPIO_Init+0x2dc>)
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001c40:	4b2b      	ldr	r3, [pc, #172]	@ (8001cf0 <HAL_GPIO_Init+0x2dc>)
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	43da      	mvns	r2, r3
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	685a      	ldr	r2, [r3, #4]
 8001c54:	2380      	movs	r3, #128	@ 0x80
 8001c56:	039b      	lsls	r3, r3, #14
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d003      	beq.n	8001c64 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001c5c:	693a      	ldr	r2, [r7, #16]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001c64:	4b22      	ldr	r3, [pc, #136]	@ (8001cf0 <HAL_GPIO_Init+0x2dc>)
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001c6a:	4b21      	ldr	r3, [pc, #132]	@ (8001cf0 <HAL_GPIO_Init+0x2dc>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	43da      	mvns	r2, r3
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	4013      	ands	r3, r2
 8001c78:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	685a      	ldr	r2, [r3, #4]
 8001c7e:	2380      	movs	r3, #128	@ 0x80
 8001c80:	029b      	lsls	r3, r3, #10
 8001c82:	4013      	ands	r3, r2
 8001c84:	d003      	beq.n	8001c8e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001c86:	693a      	ldr	r2, [r7, #16]
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001c8e:	4b18      	ldr	r3, [pc, #96]	@ (8001cf0 <HAL_GPIO_Init+0x2dc>)
 8001c90:	693a      	ldr	r2, [r7, #16]
 8001c92:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001c94:	4b16      	ldr	r3, [pc, #88]	@ (8001cf0 <HAL_GPIO_Init+0x2dc>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	43da      	mvns	r2, r3
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685a      	ldr	r2, [r3, #4]
 8001ca8:	2380      	movs	r3, #128	@ 0x80
 8001caa:	025b      	lsls	r3, r3, #9
 8001cac:	4013      	ands	r3, r2
 8001cae:	d003      	beq.n	8001cb8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001cb0:	693a      	ldr	r2, [r7, #16]
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001cb8:	4b0d      	ldr	r3, [pc, #52]	@ (8001cf0 <HAL_GPIO_Init+0x2dc>)
 8001cba:	693a      	ldr	r2, [r7, #16]
 8001cbc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	40da      	lsrs	r2, r3
 8001ccc:	1e13      	subs	r3, r2, #0
 8001cce:	d000      	beq.n	8001cd2 <HAL_GPIO_Init+0x2be>
 8001cd0:	e6a8      	b.n	8001a24 <HAL_GPIO_Init+0x10>
  } 
}
 8001cd2:	46c0      	nop			@ (mov r8, r8)
 8001cd4:	46c0      	nop			@ (mov r8, r8)
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	b006      	add	sp, #24
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	40010000 	.word	0x40010000
 8001ce4:	48000400 	.word	0x48000400
 8001ce8:	48000800 	.word	0x48000800
 8001cec:	48000c00 	.word	0x48000c00
 8001cf0:	40010400 	.word	0x40010400

08001cf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	0008      	movs	r0, r1
 8001cfe:	0011      	movs	r1, r2
 8001d00:	1cbb      	adds	r3, r7, #2
 8001d02:	1c02      	adds	r2, r0, #0
 8001d04:	801a      	strh	r2, [r3, #0]
 8001d06:	1c7b      	adds	r3, r7, #1
 8001d08:	1c0a      	adds	r2, r1, #0
 8001d0a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d0c:	1c7b      	adds	r3, r7, #1
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d004      	beq.n	8001d1e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d14:	1cbb      	adds	r3, r7, #2
 8001d16:	881a      	ldrh	r2, [r3, #0]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d1c:	e003      	b.n	8001d26 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d1e:	1cbb      	adds	r3, r7, #2
 8001d20:	881a      	ldrh	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001d26:	46c0      	nop			@ (mov r8, r8)
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	b002      	add	sp, #8
 8001d2c:	bd80      	pop	{r7, pc}
	...

08001d30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b088      	sub	sp, #32
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d101      	bne.n	8001d42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e301      	b.n	8002346 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2201      	movs	r2, #1
 8001d48:	4013      	ands	r3, r2
 8001d4a:	d100      	bne.n	8001d4e <HAL_RCC_OscConfig+0x1e>
 8001d4c:	e08d      	b.n	8001e6a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001d4e:	4bc3      	ldr	r3, [pc, #780]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	220c      	movs	r2, #12
 8001d54:	4013      	ands	r3, r2
 8001d56:	2b04      	cmp	r3, #4
 8001d58:	d00e      	beq.n	8001d78 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d5a:	4bc0      	ldr	r3, [pc, #768]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	220c      	movs	r2, #12
 8001d60:	4013      	ands	r3, r2
 8001d62:	2b08      	cmp	r3, #8
 8001d64:	d116      	bne.n	8001d94 <HAL_RCC_OscConfig+0x64>
 8001d66:	4bbd      	ldr	r3, [pc, #756]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001d68:	685a      	ldr	r2, [r3, #4]
 8001d6a:	2380      	movs	r3, #128	@ 0x80
 8001d6c:	025b      	lsls	r3, r3, #9
 8001d6e:	401a      	ands	r2, r3
 8001d70:	2380      	movs	r3, #128	@ 0x80
 8001d72:	025b      	lsls	r3, r3, #9
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d10d      	bne.n	8001d94 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d78:	4bb8      	ldr	r3, [pc, #736]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	2380      	movs	r3, #128	@ 0x80
 8001d7e:	029b      	lsls	r3, r3, #10
 8001d80:	4013      	ands	r3, r2
 8001d82:	d100      	bne.n	8001d86 <HAL_RCC_OscConfig+0x56>
 8001d84:	e070      	b.n	8001e68 <HAL_RCC_OscConfig+0x138>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d000      	beq.n	8001d90 <HAL_RCC_OscConfig+0x60>
 8001d8e:	e06b      	b.n	8001e68 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e2d8      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d107      	bne.n	8001dac <HAL_RCC_OscConfig+0x7c>
 8001d9c:	4baf      	ldr	r3, [pc, #700]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	4bae      	ldr	r3, [pc, #696]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001da2:	2180      	movs	r1, #128	@ 0x80
 8001da4:	0249      	lsls	r1, r1, #9
 8001da6:	430a      	orrs	r2, r1
 8001da8:	601a      	str	r2, [r3, #0]
 8001daa:	e02f      	b.n	8001e0c <HAL_RCC_OscConfig+0xdc>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d10c      	bne.n	8001dce <HAL_RCC_OscConfig+0x9e>
 8001db4:	4ba9      	ldr	r3, [pc, #676]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	4ba8      	ldr	r3, [pc, #672]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001dba:	49a9      	ldr	r1, [pc, #676]	@ (8002060 <HAL_RCC_OscConfig+0x330>)
 8001dbc:	400a      	ands	r2, r1
 8001dbe:	601a      	str	r2, [r3, #0]
 8001dc0:	4ba6      	ldr	r3, [pc, #664]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	4ba5      	ldr	r3, [pc, #660]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001dc6:	49a7      	ldr	r1, [pc, #668]	@ (8002064 <HAL_RCC_OscConfig+0x334>)
 8001dc8:	400a      	ands	r2, r1
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	e01e      	b.n	8001e0c <HAL_RCC_OscConfig+0xdc>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	2b05      	cmp	r3, #5
 8001dd4:	d10e      	bne.n	8001df4 <HAL_RCC_OscConfig+0xc4>
 8001dd6:	4ba1      	ldr	r3, [pc, #644]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	4ba0      	ldr	r3, [pc, #640]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001ddc:	2180      	movs	r1, #128	@ 0x80
 8001dde:	02c9      	lsls	r1, r1, #11
 8001de0:	430a      	orrs	r2, r1
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	4b9d      	ldr	r3, [pc, #628]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	4b9c      	ldr	r3, [pc, #624]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001dea:	2180      	movs	r1, #128	@ 0x80
 8001dec:	0249      	lsls	r1, r1, #9
 8001dee:	430a      	orrs	r2, r1
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	e00b      	b.n	8001e0c <HAL_RCC_OscConfig+0xdc>
 8001df4:	4b99      	ldr	r3, [pc, #612]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	4b98      	ldr	r3, [pc, #608]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001dfa:	4999      	ldr	r1, [pc, #612]	@ (8002060 <HAL_RCC_OscConfig+0x330>)
 8001dfc:	400a      	ands	r2, r1
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	4b96      	ldr	r3, [pc, #600]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	4b95      	ldr	r3, [pc, #596]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001e06:	4997      	ldr	r1, [pc, #604]	@ (8002064 <HAL_RCC_OscConfig+0x334>)
 8001e08:	400a      	ands	r2, r1
 8001e0a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d014      	beq.n	8001e3e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e14:	f7ff fb00 	bl	8001418 <HAL_GetTick>
 8001e18:	0003      	movs	r3, r0
 8001e1a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e1c:	e008      	b.n	8001e30 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e1e:	f7ff fafb 	bl	8001418 <HAL_GetTick>
 8001e22:	0002      	movs	r2, r0
 8001e24:	69bb      	ldr	r3, [r7, #24]
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	2b64      	cmp	r3, #100	@ 0x64
 8001e2a:	d901      	bls.n	8001e30 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	e28a      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e30:	4b8a      	ldr	r3, [pc, #552]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	2380      	movs	r3, #128	@ 0x80
 8001e36:	029b      	lsls	r3, r3, #10
 8001e38:	4013      	ands	r3, r2
 8001e3a:	d0f0      	beq.n	8001e1e <HAL_RCC_OscConfig+0xee>
 8001e3c:	e015      	b.n	8001e6a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e3e:	f7ff faeb 	bl	8001418 <HAL_GetTick>
 8001e42:	0003      	movs	r3, r0
 8001e44:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e46:	e008      	b.n	8001e5a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e48:	f7ff fae6 	bl	8001418 <HAL_GetTick>
 8001e4c:	0002      	movs	r2, r0
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	2b64      	cmp	r3, #100	@ 0x64
 8001e54:	d901      	bls.n	8001e5a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001e56:	2303      	movs	r3, #3
 8001e58:	e275      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e5a:	4b80      	ldr	r3, [pc, #512]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	2380      	movs	r3, #128	@ 0x80
 8001e60:	029b      	lsls	r3, r3, #10
 8001e62:	4013      	ands	r3, r2
 8001e64:	d1f0      	bne.n	8001e48 <HAL_RCC_OscConfig+0x118>
 8001e66:	e000      	b.n	8001e6a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e68:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2202      	movs	r2, #2
 8001e70:	4013      	ands	r3, r2
 8001e72:	d100      	bne.n	8001e76 <HAL_RCC_OscConfig+0x146>
 8001e74:	e069      	b.n	8001f4a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001e76:	4b79      	ldr	r3, [pc, #484]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	220c      	movs	r2, #12
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	d00b      	beq.n	8001e98 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001e80:	4b76      	ldr	r3, [pc, #472]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	220c      	movs	r2, #12
 8001e86:	4013      	ands	r3, r2
 8001e88:	2b08      	cmp	r3, #8
 8001e8a:	d11c      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x196>
 8001e8c:	4b73      	ldr	r3, [pc, #460]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001e8e:	685a      	ldr	r2, [r3, #4]
 8001e90:	2380      	movs	r3, #128	@ 0x80
 8001e92:	025b      	lsls	r3, r3, #9
 8001e94:	4013      	ands	r3, r2
 8001e96:	d116      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e98:	4b70      	ldr	r3, [pc, #448]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2202      	movs	r2, #2
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	d005      	beq.n	8001eae <HAL_RCC_OscConfig+0x17e>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d001      	beq.n	8001eae <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e24b      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eae:	4b6b      	ldr	r3, [pc, #428]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	22f8      	movs	r2, #248	@ 0xf8
 8001eb4:	4393      	bics	r3, r2
 8001eb6:	0019      	movs	r1, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	691b      	ldr	r3, [r3, #16]
 8001ebc:	00da      	lsls	r2, r3, #3
 8001ebe:	4b67      	ldr	r3, [pc, #412]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ec4:	e041      	b.n	8001f4a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d024      	beq.n	8001f18 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ece:	4b63      	ldr	r3, [pc, #396]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	4b62      	ldr	r3, [pc, #392]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eda:	f7ff fa9d 	bl	8001418 <HAL_GetTick>
 8001ede:	0003      	movs	r3, r0
 8001ee0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ee2:	e008      	b.n	8001ef6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ee4:	f7ff fa98 	bl	8001418 <HAL_GetTick>
 8001ee8:	0002      	movs	r2, r0
 8001eea:	69bb      	ldr	r3, [r7, #24]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e227      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ef6:	4b59      	ldr	r3, [pc, #356]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2202      	movs	r2, #2
 8001efc:	4013      	ands	r3, r2
 8001efe:	d0f1      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f00:	4b56      	ldr	r3, [pc, #344]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	22f8      	movs	r2, #248	@ 0xf8
 8001f06:	4393      	bics	r3, r2
 8001f08:	0019      	movs	r1, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	00da      	lsls	r2, r3, #3
 8001f10:	4b52      	ldr	r3, [pc, #328]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001f12:	430a      	orrs	r2, r1
 8001f14:	601a      	str	r2, [r3, #0]
 8001f16:	e018      	b.n	8001f4a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f18:	4b50      	ldr	r3, [pc, #320]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	4b4f      	ldr	r3, [pc, #316]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001f1e:	2101      	movs	r1, #1
 8001f20:	438a      	bics	r2, r1
 8001f22:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f24:	f7ff fa78 	bl	8001418 <HAL_GetTick>
 8001f28:	0003      	movs	r3, r0
 8001f2a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f2c:	e008      	b.n	8001f40 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f2e:	f7ff fa73 	bl	8001418 <HAL_GetTick>
 8001f32:	0002      	movs	r2, r0
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e202      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f40:	4b46      	ldr	r3, [pc, #280]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2202      	movs	r2, #2
 8001f46:	4013      	ands	r3, r2
 8001f48:	d1f1      	bne.n	8001f2e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2208      	movs	r2, #8
 8001f50:	4013      	ands	r3, r2
 8001f52:	d036      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	69db      	ldr	r3, [r3, #28]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d019      	beq.n	8001f90 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f5c:	4b3f      	ldr	r3, [pc, #252]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001f5e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f60:	4b3e      	ldr	r3, [pc, #248]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001f62:	2101      	movs	r1, #1
 8001f64:	430a      	orrs	r2, r1
 8001f66:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f68:	f7ff fa56 	bl	8001418 <HAL_GetTick>
 8001f6c:	0003      	movs	r3, r0
 8001f6e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f70:	e008      	b.n	8001f84 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f72:	f7ff fa51 	bl	8001418 <HAL_GetTick>
 8001f76:	0002      	movs	r2, r0
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d901      	bls.n	8001f84 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e1e0      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f84:	4b35      	ldr	r3, [pc, #212]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f88:	2202      	movs	r2, #2
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	d0f1      	beq.n	8001f72 <HAL_RCC_OscConfig+0x242>
 8001f8e:	e018      	b.n	8001fc2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f90:	4b32      	ldr	r3, [pc, #200]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001f92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f94:	4b31      	ldr	r3, [pc, #196]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001f96:	2101      	movs	r1, #1
 8001f98:	438a      	bics	r2, r1
 8001f9a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f9c:	f7ff fa3c 	bl	8001418 <HAL_GetTick>
 8001fa0:	0003      	movs	r3, r0
 8001fa2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fa4:	e008      	b.n	8001fb8 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fa6:	f7ff fa37 	bl	8001418 <HAL_GetTick>
 8001faa:	0002      	movs	r2, r0
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	1ad3      	subs	r3, r2, r3
 8001fb0:	2b02      	cmp	r3, #2
 8001fb2:	d901      	bls.n	8001fb8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	e1c6      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fb8:	4b28      	ldr	r3, [pc, #160]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fbc:	2202      	movs	r2, #2
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	d1f1      	bne.n	8001fa6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	2204      	movs	r2, #4
 8001fc8:	4013      	ands	r3, r2
 8001fca:	d100      	bne.n	8001fce <HAL_RCC_OscConfig+0x29e>
 8001fcc:	e0b4      	b.n	8002138 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fce:	201f      	movs	r0, #31
 8001fd0:	183b      	adds	r3, r7, r0
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fd6:	4b21      	ldr	r3, [pc, #132]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001fd8:	69da      	ldr	r2, [r3, #28]
 8001fda:	2380      	movs	r3, #128	@ 0x80
 8001fdc:	055b      	lsls	r3, r3, #21
 8001fde:	4013      	ands	r3, r2
 8001fe0:	d110      	bne.n	8002004 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fe2:	4b1e      	ldr	r3, [pc, #120]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001fe4:	69da      	ldr	r2, [r3, #28]
 8001fe6:	4b1d      	ldr	r3, [pc, #116]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001fe8:	2180      	movs	r1, #128	@ 0x80
 8001fea:	0549      	lsls	r1, r1, #21
 8001fec:	430a      	orrs	r2, r1
 8001fee:	61da      	str	r2, [r3, #28]
 8001ff0:	4b1a      	ldr	r3, [pc, #104]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8001ff2:	69da      	ldr	r2, [r3, #28]
 8001ff4:	2380      	movs	r3, #128	@ 0x80
 8001ff6:	055b      	lsls	r3, r3, #21
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	60fb      	str	r3, [r7, #12]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001ffe:	183b      	adds	r3, r7, r0
 8002000:	2201      	movs	r2, #1
 8002002:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002004:	4b18      	ldr	r3, [pc, #96]	@ (8002068 <HAL_RCC_OscConfig+0x338>)
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	2380      	movs	r3, #128	@ 0x80
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	4013      	ands	r3, r2
 800200e:	d11a      	bne.n	8002046 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002010:	4b15      	ldr	r3, [pc, #84]	@ (8002068 <HAL_RCC_OscConfig+0x338>)
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	4b14      	ldr	r3, [pc, #80]	@ (8002068 <HAL_RCC_OscConfig+0x338>)
 8002016:	2180      	movs	r1, #128	@ 0x80
 8002018:	0049      	lsls	r1, r1, #1
 800201a:	430a      	orrs	r2, r1
 800201c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800201e:	f7ff f9fb 	bl	8001418 <HAL_GetTick>
 8002022:	0003      	movs	r3, r0
 8002024:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002026:	e008      	b.n	800203a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002028:	f7ff f9f6 	bl	8001418 <HAL_GetTick>
 800202c:	0002      	movs	r2, r0
 800202e:	69bb      	ldr	r3, [r7, #24]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	2b64      	cmp	r3, #100	@ 0x64
 8002034:	d901      	bls.n	800203a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e185      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800203a:	4b0b      	ldr	r3, [pc, #44]	@ (8002068 <HAL_RCC_OscConfig+0x338>)
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	2380      	movs	r3, #128	@ 0x80
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	4013      	ands	r3, r2
 8002044:	d0f0      	beq.n	8002028 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	2b01      	cmp	r3, #1
 800204c:	d10e      	bne.n	800206c <HAL_RCC_OscConfig+0x33c>
 800204e:	4b03      	ldr	r3, [pc, #12]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8002050:	6a1a      	ldr	r2, [r3, #32]
 8002052:	4b02      	ldr	r3, [pc, #8]	@ (800205c <HAL_RCC_OscConfig+0x32c>)
 8002054:	2101      	movs	r1, #1
 8002056:	430a      	orrs	r2, r1
 8002058:	621a      	str	r2, [r3, #32]
 800205a:	e035      	b.n	80020c8 <HAL_RCC_OscConfig+0x398>
 800205c:	40021000 	.word	0x40021000
 8002060:	fffeffff 	.word	0xfffeffff
 8002064:	fffbffff 	.word	0xfffbffff
 8002068:	40007000 	.word	0x40007000
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d10c      	bne.n	800208e <HAL_RCC_OscConfig+0x35e>
 8002074:	4bb6      	ldr	r3, [pc, #728]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002076:	6a1a      	ldr	r2, [r3, #32]
 8002078:	4bb5      	ldr	r3, [pc, #724]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 800207a:	2101      	movs	r1, #1
 800207c:	438a      	bics	r2, r1
 800207e:	621a      	str	r2, [r3, #32]
 8002080:	4bb3      	ldr	r3, [pc, #716]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002082:	6a1a      	ldr	r2, [r3, #32]
 8002084:	4bb2      	ldr	r3, [pc, #712]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002086:	2104      	movs	r1, #4
 8002088:	438a      	bics	r2, r1
 800208a:	621a      	str	r2, [r3, #32]
 800208c:	e01c      	b.n	80020c8 <HAL_RCC_OscConfig+0x398>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	2b05      	cmp	r3, #5
 8002094:	d10c      	bne.n	80020b0 <HAL_RCC_OscConfig+0x380>
 8002096:	4bae      	ldr	r3, [pc, #696]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002098:	6a1a      	ldr	r2, [r3, #32]
 800209a:	4bad      	ldr	r3, [pc, #692]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 800209c:	2104      	movs	r1, #4
 800209e:	430a      	orrs	r2, r1
 80020a0:	621a      	str	r2, [r3, #32]
 80020a2:	4bab      	ldr	r3, [pc, #684]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80020a4:	6a1a      	ldr	r2, [r3, #32]
 80020a6:	4baa      	ldr	r3, [pc, #680]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80020a8:	2101      	movs	r1, #1
 80020aa:	430a      	orrs	r2, r1
 80020ac:	621a      	str	r2, [r3, #32]
 80020ae:	e00b      	b.n	80020c8 <HAL_RCC_OscConfig+0x398>
 80020b0:	4ba7      	ldr	r3, [pc, #668]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80020b2:	6a1a      	ldr	r2, [r3, #32]
 80020b4:	4ba6      	ldr	r3, [pc, #664]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80020b6:	2101      	movs	r1, #1
 80020b8:	438a      	bics	r2, r1
 80020ba:	621a      	str	r2, [r3, #32]
 80020bc:	4ba4      	ldr	r3, [pc, #656]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80020be:	6a1a      	ldr	r2, [r3, #32]
 80020c0:	4ba3      	ldr	r3, [pc, #652]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80020c2:	2104      	movs	r1, #4
 80020c4:	438a      	bics	r2, r1
 80020c6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d014      	beq.n	80020fa <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020d0:	f7ff f9a2 	bl	8001418 <HAL_GetTick>
 80020d4:	0003      	movs	r3, r0
 80020d6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020d8:	e009      	b.n	80020ee <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020da:	f7ff f99d 	bl	8001418 <HAL_GetTick>
 80020de:	0002      	movs	r2, r0
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	4a9b      	ldr	r2, [pc, #620]	@ (8002354 <HAL_RCC_OscConfig+0x624>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d901      	bls.n	80020ee <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e12b      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ee:	4b98      	ldr	r3, [pc, #608]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80020f0:	6a1b      	ldr	r3, [r3, #32]
 80020f2:	2202      	movs	r2, #2
 80020f4:	4013      	ands	r3, r2
 80020f6:	d0f0      	beq.n	80020da <HAL_RCC_OscConfig+0x3aa>
 80020f8:	e013      	b.n	8002122 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020fa:	f7ff f98d 	bl	8001418 <HAL_GetTick>
 80020fe:	0003      	movs	r3, r0
 8002100:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002102:	e009      	b.n	8002118 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002104:	f7ff f988 	bl	8001418 <HAL_GetTick>
 8002108:	0002      	movs	r2, r0
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	4a91      	ldr	r2, [pc, #580]	@ (8002354 <HAL_RCC_OscConfig+0x624>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d901      	bls.n	8002118 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8002114:	2303      	movs	r3, #3
 8002116:	e116      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002118:	4b8d      	ldr	r3, [pc, #564]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 800211a:	6a1b      	ldr	r3, [r3, #32]
 800211c:	2202      	movs	r2, #2
 800211e:	4013      	ands	r3, r2
 8002120:	d1f0      	bne.n	8002104 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002122:	231f      	movs	r3, #31
 8002124:	18fb      	adds	r3, r7, r3
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	2b01      	cmp	r3, #1
 800212a:	d105      	bne.n	8002138 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800212c:	4b88      	ldr	r3, [pc, #544]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 800212e:	69da      	ldr	r2, [r3, #28]
 8002130:	4b87      	ldr	r3, [pc, #540]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002132:	4989      	ldr	r1, [pc, #548]	@ (8002358 <HAL_RCC_OscConfig+0x628>)
 8002134:	400a      	ands	r2, r1
 8002136:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2210      	movs	r2, #16
 800213e:	4013      	ands	r3, r2
 8002140:	d063      	beq.n	800220a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	695b      	ldr	r3, [r3, #20]
 8002146:	2b01      	cmp	r3, #1
 8002148:	d12a      	bne.n	80021a0 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800214a:	4b81      	ldr	r3, [pc, #516]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 800214c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800214e:	4b80      	ldr	r3, [pc, #512]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002150:	2104      	movs	r1, #4
 8002152:	430a      	orrs	r2, r1
 8002154:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002156:	4b7e      	ldr	r3, [pc, #504]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002158:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800215a:	4b7d      	ldr	r3, [pc, #500]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 800215c:	2101      	movs	r1, #1
 800215e:	430a      	orrs	r2, r1
 8002160:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002162:	f7ff f959 	bl	8001418 <HAL_GetTick>
 8002166:	0003      	movs	r3, r0
 8002168:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800216a:	e008      	b.n	800217e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800216c:	f7ff f954 	bl	8001418 <HAL_GetTick>
 8002170:	0002      	movs	r2, r0
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d901      	bls.n	800217e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e0e3      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800217e:	4b74      	ldr	r3, [pc, #464]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002180:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002182:	2202      	movs	r2, #2
 8002184:	4013      	ands	r3, r2
 8002186:	d0f1      	beq.n	800216c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002188:	4b71      	ldr	r3, [pc, #452]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 800218a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800218c:	22f8      	movs	r2, #248	@ 0xf8
 800218e:	4393      	bics	r3, r2
 8002190:	0019      	movs	r1, r3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	699b      	ldr	r3, [r3, #24]
 8002196:	00da      	lsls	r2, r3, #3
 8002198:	4b6d      	ldr	r3, [pc, #436]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 800219a:	430a      	orrs	r2, r1
 800219c:	635a      	str	r2, [r3, #52]	@ 0x34
 800219e:	e034      	b.n	800220a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	695b      	ldr	r3, [r3, #20]
 80021a4:	3305      	adds	r3, #5
 80021a6:	d111      	bne.n	80021cc <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80021a8:	4b69      	ldr	r3, [pc, #420]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80021aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021ac:	4b68      	ldr	r3, [pc, #416]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80021ae:	2104      	movs	r1, #4
 80021b0:	438a      	bics	r2, r1
 80021b2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80021b4:	4b66      	ldr	r3, [pc, #408]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80021b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021b8:	22f8      	movs	r2, #248	@ 0xf8
 80021ba:	4393      	bics	r3, r2
 80021bc:	0019      	movs	r1, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	699b      	ldr	r3, [r3, #24]
 80021c2:	00da      	lsls	r2, r3, #3
 80021c4:	4b62      	ldr	r3, [pc, #392]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80021c6:	430a      	orrs	r2, r1
 80021c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80021ca:	e01e      	b.n	800220a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80021cc:	4b60      	ldr	r3, [pc, #384]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80021ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021d0:	4b5f      	ldr	r3, [pc, #380]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80021d2:	2104      	movs	r1, #4
 80021d4:	430a      	orrs	r2, r1
 80021d6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80021d8:	4b5d      	ldr	r3, [pc, #372]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80021da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021dc:	4b5c      	ldr	r3, [pc, #368]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80021de:	2101      	movs	r1, #1
 80021e0:	438a      	bics	r2, r1
 80021e2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021e4:	f7ff f918 	bl	8001418 <HAL_GetTick>
 80021e8:	0003      	movs	r3, r0
 80021ea:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80021ec:	e008      	b.n	8002200 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80021ee:	f7ff f913 	bl	8001418 <HAL_GetTick>
 80021f2:	0002      	movs	r2, r0
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d901      	bls.n	8002200 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e0a2      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002200:	4b53      	ldr	r3, [pc, #332]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002202:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002204:	2202      	movs	r2, #2
 8002206:	4013      	ands	r3, r2
 8002208:	d1f1      	bne.n	80021ee <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a1b      	ldr	r3, [r3, #32]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d100      	bne.n	8002214 <HAL_RCC_OscConfig+0x4e4>
 8002212:	e097      	b.n	8002344 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002214:	4b4e      	ldr	r3, [pc, #312]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	220c      	movs	r2, #12
 800221a:	4013      	ands	r3, r2
 800221c:	2b08      	cmp	r3, #8
 800221e:	d100      	bne.n	8002222 <HAL_RCC_OscConfig+0x4f2>
 8002220:	e06b      	b.n	80022fa <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a1b      	ldr	r3, [r3, #32]
 8002226:	2b02      	cmp	r3, #2
 8002228:	d14c      	bne.n	80022c4 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800222a:	4b49      	ldr	r3, [pc, #292]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	4b48      	ldr	r3, [pc, #288]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002230:	494a      	ldr	r1, [pc, #296]	@ (800235c <HAL_RCC_OscConfig+0x62c>)
 8002232:	400a      	ands	r2, r1
 8002234:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002236:	f7ff f8ef 	bl	8001418 <HAL_GetTick>
 800223a:	0003      	movs	r3, r0
 800223c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800223e:	e008      	b.n	8002252 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002240:	f7ff f8ea 	bl	8001418 <HAL_GetTick>
 8002244:	0002      	movs	r2, r0
 8002246:	69bb      	ldr	r3, [r7, #24]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	2b02      	cmp	r3, #2
 800224c:	d901      	bls.n	8002252 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e079      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002252:	4b3f      	ldr	r3, [pc, #252]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	2380      	movs	r3, #128	@ 0x80
 8002258:	049b      	lsls	r3, r3, #18
 800225a:	4013      	ands	r3, r2
 800225c:	d1f0      	bne.n	8002240 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800225e:	4b3c      	ldr	r3, [pc, #240]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002262:	220f      	movs	r2, #15
 8002264:	4393      	bics	r3, r2
 8002266:	0019      	movs	r1, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800226c:	4b38      	ldr	r3, [pc, #224]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 800226e:	430a      	orrs	r2, r1
 8002270:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002272:	4b37      	ldr	r3, [pc, #220]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	4a3a      	ldr	r2, [pc, #232]	@ (8002360 <HAL_RCC_OscConfig+0x630>)
 8002278:	4013      	ands	r3, r2
 800227a:	0019      	movs	r1, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002284:	431a      	orrs	r2, r3
 8002286:	4b32      	ldr	r3, [pc, #200]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002288:	430a      	orrs	r2, r1
 800228a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800228c:	4b30      	ldr	r3, [pc, #192]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	4b2f      	ldr	r3, [pc, #188]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002292:	2180      	movs	r1, #128	@ 0x80
 8002294:	0449      	lsls	r1, r1, #17
 8002296:	430a      	orrs	r2, r1
 8002298:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229a:	f7ff f8bd 	bl	8001418 <HAL_GetTick>
 800229e:	0003      	movs	r3, r0
 80022a0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022a2:	e008      	b.n	80022b6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022a4:	f7ff f8b8 	bl	8001418 <HAL_GetTick>
 80022a8:	0002      	movs	r2, r0
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e047      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022b6:	4b26      	ldr	r3, [pc, #152]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	2380      	movs	r3, #128	@ 0x80
 80022bc:	049b      	lsls	r3, r3, #18
 80022be:	4013      	ands	r3, r2
 80022c0:	d0f0      	beq.n	80022a4 <HAL_RCC_OscConfig+0x574>
 80022c2:	e03f      	b.n	8002344 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022c4:	4b22      	ldr	r3, [pc, #136]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	4b21      	ldr	r3, [pc, #132]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80022ca:	4924      	ldr	r1, [pc, #144]	@ (800235c <HAL_RCC_OscConfig+0x62c>)
 80022cc:	400a      	ands	r2, r1
 80022ce:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d0:	f7ff f8a2 	bl	8001418 <HAL_GetTick>
 80022d4:	0003      	movs	r3, r0
 80022d6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022d8:	e008      	b.n	80022ec <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022da:	f7ff f89d 	bl	8001418 <HAL_GetTick>
 80022de:	0002      	movs	r2, r0
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d901      	bls.n	80022ec <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e02c      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022ec:	4b18      	ldr	r3, [pc, #96]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	2380      	movs	r3, #128	@ 0x80
 80022f2:	049b      	lsls	r3, r3, #18
 80022f4:	4013      	ands	r3, r2
 80022f6:	d1f0      	bne.n	80022da <HAL_RCC_OscConfig+0x5aa>
 80022f8:	e024      	b.n	8002344 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a1b      	ldr	r3, [r3, #32]
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d101      	bne.n	8002306 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e01f      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002306:	4b12      	ldr	r3, [pc, #72]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800230c:	4b10      	ldr	r3, [pc, #64]	@ (8002350 <HAL_RCC_OscConfig+0x620>)
 800230e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002310:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002312:	697a      	ldr	r2, [r7, #20]
 8002314:	2380      	movs	r3, #128	@ 0x80
 8002316:	025b      	lsls	r3, r3, #9
 8002318:	401a      	ands	r2, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800231e:	429a      	cmp	r2, r3
 8002320:	d10e      	bne.n	8002340 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	220f      	movs	r2, #15
 8002326:	401a      	ands	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800232c:	429a      	cmp	r2, r3
 800232e:	d107      	bne.n	8002340 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002330:	697a      	ldr	r2, [r7, #20]
 8002332:	23f0      	movs	r3, #240	@ 0xf0
 8002334:	039b      	lsls	r3, r3, #14
 8002336:	401a      	ands	r2, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800233c:	429a      	cmp	r2, r3
 800233e:	d001      	beq.n	8002344 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e000      	b.n	8002346 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002344:	2300      	movs	r3, #0
}
 8002346:	0018      	movs	r0, r3
 8002348:	46bd      	mov	sp, r7
 800234a:	b008      	add	sp, #32
 800234c:	bd80      	pop	{r7, pc}
 800234e:	46c0      	nop			@ (mov r8, r8)
 8002350:	40021000 	.word	0x40021000
 8002354:	00001388 	.word	0x00001388
 8002358:	efffffff 	.word	0xefffffff
 800235c:	feffffff 	.word	0xfeffffff
 8002360:	ffc2ffff 	.word	0xffc2ffff

08002364 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d101      	bne.n	8002378 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e0b3      	b.n	80024e0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002378:	4b5b      	ldr	r3, [pc, #364]	@ (80024e8 <HAL_RCC_ClockConfig+0x184>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2201      	movs	r2, #1
 800237e:	4013      	ands	r3, r2
 8002380:	683a      	ldr	r2, [r7, #0]
 8002382:	429a      	cmp	r2, r3
 8002384:	d911      	bls.n	80023aa <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002386:	4b58      	ldr	r3, [pc, #352]	@ (80024e8 <HAL_RCC_ClockConfig+0x184>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2201      	movs	r2, #1
 800238c:	4393      	bics	r3, r2
 800238e:	0019      	movs	r1, r3
 8002390:	4b55      	ldr	r3, [pc, #340]	@ (80024e8 <HAL_RCC_ClockConfig+0x184>)
 8002392:	683a      	ldr	r2, [r7, #0]
 8002394:	430a      	orrs	r2, r1
 8002396:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002398:	4b53      	ldr	r3, [pc, #332]	@ (80024e8 <HAL_RCC_ClockConfig+0x184>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2201      	movs	r2, #1
 800239e:	4013      	ands	r3, r2
 80023a0:	683a      	ldr	r2, [r7, #0]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d001      	beq.n	80023aa <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e09a      	b.n	80024e0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2202      	movs	r2, #2
 80023b0:	4013      	ands	r3, r2
 80023b2:	d015      	beq.n	80023e0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2204      	movs	r2, #4
 80023ba:	4013      	ands	r3, r2
 80023bc:	d006      	beq.n	80023cc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80023be:	4b4b      	ldr	r3, [pc, #300]	@ (80024ec <HAL_RCC_ClockConfig+0x188>)
 80023c0:	685a      	ldr	r2, [r3, #4]
 80023c2:	4b4a      	ldr	r3, [pc, #296]	@ (80024ec <HAL_RCC_ClockConfig+0x188>)
 80023c4:	21e0      	movs	r1, #224	@ 0xe0
 80023c6:	00c9      	lsls	r1, r1, #3
 80023c8:	430a      	orrs	r2, r1
 80023ca:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023cc:	4b47      	ldr	r3, [pc, #284]	@ (80024ec <HAL_RCC_ClockConfig+0x188>)
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	22f0      	movs	r2, #240	@ 0xf0
 80023d2:	4393      	bics	r3, r2
 80023d4:	0019      	movs	r1, r3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	689a      	ldr	r2, [r3, #8]
 80023da:	4b44      	ldr	r3, [pc, #272]	@ (80024ec <HAL_RCC_ClockConfig+0x188>)
 80023dc:	430a      	orrs	r2, r1
 80023de:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2201      	movs	r2, #1
 80023e6:	4013      	ands	r3, r2
 80023e8:	d040      	beq.n	800246c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d107      	bne.n	8002402 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023f2:	4b3e      	ldr	r3, [pc, #248]	@ (80024ec <HAL_RCC_ClockConfig+0x188>)
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	2380      	movs	r3, #128	@ 0x80
 80023f8:	029b      	lsls	r3, r3, #10
 80023fa:	4013      	ands	r3, r2
 80023fc:	d114      	bne.n	8002428 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e06e      	b.n	80024e0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	2b02      	cmp	r3, #2
 8002408:	d107      	bne.n	800241a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800240a:	4b38      	ldr	r3, [pc, #224]	@ (80024ec <HAL_RCC_ClockConfig+0x188>)
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	2380      	movs	r3, #128	@ 0x80
 8002410:	049b      	lsls	r3, r3, #18
 8002412:	4013      	ands	r3, r2
 8002414:	d108      	bne.n	8002428 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e062      	b.n	80024e0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800241a:	4b34      	ldr	r3, [pc, #208]	@ (80024ec <HAL_RCC_ClockConfig+0x188>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2202      	movs	r2, #2
 8002420:	4013      	ands	r3, r2
 8002422:	d101      	bne.n	8002428 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e05b      	b.n	80024e0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002428:	4b30      	ldr	r3, [pc, #192]	@ (80024ec <HAL_RCC_ClockConfig+0x188>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	2203      	movs	r2, #3
 800242e:	4393      	bics	r3, r2
 8002430:	0019      	movs	r1, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685a      	ldr	r2, [r3, #4]
 8002436:	4b2d      	ldr	r3, [pc, #180]	@ (80024ec <HAL_RCC_ClockConfig+0x188>)
 8002438:	430a      	orrs	r2, r1
 800243a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800243c:	f7fe ffec 	bl	8001418 <HAL_GetTick>
 8002440:	0003      	movs	r3, r0
 8002442:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002444:	e009      	b.n	800245a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002446:	f7fe ffe7 	bl	8001418 <HAL_GetTick>
 800244a:	0002      	movs	r2, r0
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	4a27      	ldr	r2, [pc, #156]	@ (80024f0 <HAL_RCC_ClockConfig+0x18c>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d901      	bls.n	800245a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e042      	b.n	80024e0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800245a:	4b24      	ldr	r3, [pc, #144]	@ (80024ec <HAL_RCC_ClockConfig+0x188>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	220c      	movs	r2, #12
 8002460:	401a      	ands	r2, r3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	429a      	cmp	r2, r3
 800246a:	d1ec      	bne.n	8002446 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800246c:	4b1e      	ldr	r3, [pc, #120]	@ (80024e8 <HAL_RCC_ClockConfig+0x184>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2201      	movs	r2, #1
 8002472:	4013      	ands	r3, r2
 8002474:	683a      	ldr	r2, [r7, #0]
 8002476:	429a      	cmp	r2, r3
 8002478:	d211      	bcs.n	800249e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800247a:	4b1b      	ldr	r3, [pc, #108]	@ (80024e8 <HAL_RCC_ClockConfig+0x184>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2201      	movs	r2, #1
 8002480:	4393      	bics	r3, r2
 8002482:	0019      	movs	r1, r3
 8002484:	4b18      	ldr	r3, [pc, #96]	@ (80024e8 <HAL_RCC_ClockConfig+0x184>)
 8002486:	683a      	ldr	r2, [r7, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800248c:	4b16      	ldr	r3, [pc, #88]	@ (80024e8 <HAL_RCC_ClockConfig+0x184>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2201      	movs	r2, #1
 8002492:	4013      	ands	r3, r2
 8002494:	683a      	ldr	r2, [r7, #0]
 8002496:	429a      	cmp	r2, r3
 8002498:	d001      	beq.n	800249e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e020      	b.n	80024e0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2204      	movs	r2, #4
 80024a4:	4013      	ands	r3, r2
 80024a6:	d009      	beq.n	80024bc <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80024a8:	4b10      	ldr	r3, [pc, #64]	@ (80024ec <HAL_RCC_ClockConfig+0x188>)
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	4a11      	ldr	r2, [pc, #68]	@ (80024f4 <HAL_RCC_ClockConfig+0x190>)
 80024ae:	4013      	ands	r3, r2
 80024b0:	0019      	movs	r1, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	68da      	ldr	r2, [r3, #12]
 80024b6:	4b0d      	ldr	r3, [pc, #52]	@ (80024ec <HAL_RCC_ClockConfig+0x188>)
 80024b8:	430a      	orrs	r2, r1
 80024ba:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80024bc:	f000 f820 	bl	8002500 <HAL_RCC_GetSysClockFreq>
 80024c0:	0001      	movs	r1, r0
 80024c2:	4b0a      	ldr	r3, [pc, #40]	@ (80024ec <HAL_RCC_ClockConfig+0x188>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	091b      	lsrs	r3, r3, #4
 80024c8:	220f      	movs	r2, #15
 80024ca:	4013      	ands	r3, r2
 80024cc:	4a0a      	ldr	r2, [pc, #40]	@ (80024f8 <HAL_RCC_ClockConfig+0x194>)
 80024ce:	5cd3      	ldrb	r3, [r2, r3]
 80024d0:	000a      	movs	r2, r1
 80024d2:	40da      	lsrs	r2, r3
 80024d4:	4b09      	ldr	r3, [pc, #36]	@ (80024fc <HAL_RCC_ClockConfig+0x198>)
 80024d6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80024d8:	2003      	movs	r0, #3
 80024da:	f7fe ff57 	bl	800138c <HAL_InitTick>
  
  return HAL_OK;
 80024de:	2300      	movs	r3, #0
}
 80024e0:	0018      	movs	r0, r3
 80024e2:	46bd      	mov	sp, r7
 80024e4:	b004      	add	sp, #16
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	40022000 	.word	0x40022000
 80024ec:	40021000 	.word	0x40021000
 80024f0:	00001388 	.word	0x00001388
 80024f4:	fffff8ff 	.word	0xfffff8ff
 80024f8:	080053b8 	.word	0x080053b8
 80024fc:	20000104 	.word	0x20000104

08002500 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002506:	2300      	movs	r3, #0
 8002508:	60fb      	str	r3, [r7, #12]
 800250a:	2300      	movs	r3, #0
 800250c:	60bb      	str	r3, [r7, #8]
 800250e:	2300      	movs	r3, #0
 8002510:	617b      	str	r3, [r7, #20]
 8002512:	2300      	movs	r3, #0
 8002514:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002516:	2300      	movs	r3, #0
 8002518:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800251a:	4b20      	ldr	r3, [pc, #128]	@ (800259c <HAL_RCC_GetSysClockFreq+0x9c>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	220c      	movs	r2, #12
 8002524:	4013      	ands	r3, r2
 8002526:	2b04      	cmp	r3, #4
 8002528:	d002      	beq.n	8002530 <HAL_RCC_GetSysClockFreq+0x30>
 800252a:	2b08      	cmp	r3, #8
 800252c:	d003      	beq.n	8002536 <HAL_RCC_GetSysClockFreq+0x36>
 800252e:	e02c      	b.n	800258a <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002530:	4b1b      	ldr	r3, [pc, #108]	@ (80025a0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002532:	613b      	str	r3, [r7, #16]
      break;
 8002534:	e02c      	b.n	8002590 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	0c9b      	lsrs	r3, r3, #18
 800253a:	220f      	movs	r2, #15
 800253c:	4013      	ands	r3, r2
 800253e:	4a19      	ldr	r2, [pc, #100]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002540:	5cd3      	ldrb	r3, [r2, r3]
 8002542:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002544:	4b15      	ldr	r3, [pc, #84]	@ (800259c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002548:	220f      	movs	r2, #15
 800254a:	4013      	ands	r3, r2
 800254c:	4a16      	ldr	r2, [pc, #88]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0xa8>)
 800254e:	5cd3      	ldrb	r3, [r2, r3]
 8002550:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002552:	68fa      	ldr	r2, [r7, #12]
 8002554:	2380      	movs	r3, #128	@ 0x80
 8002556:	025b      	lsls	r3, r3, #9
 8002558:	4013      	ands	r3, r2
 800255a:	d009      	beq.n	8002570 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800255c:	68b9      	ldr	r1, [r7, #8]
 800255e:	4810      	ldr	r0, [pc, #64]	@ (80025a0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002560:	f7fd fddc 	bl	800011c <__udivsi3>
 8002564:	0003      	movs	r3, r0
 8002566:	001a      	movs	r2, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	4353      	muls	r3, r2
 800256c:	617b      	str	r3, [r7, #20]
 800256e:	e009      	b.n	8002584 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002570:	6879      	ldr	r1, [r7, #4]
 8002572:	000a      	movs	r2, r1
 8002574:	0152      	lsls	r2, r2, #5
 8002576:	1a52      	subs	r2, r2, r1
 8002578:	0193      	lsls	r3, r2, #6
 800257a:	1a9b      	subs	r3, r3, r2
 800257c:	00db      	lsls	r3, r3, #3
 800257e:	185b      	adds	r3, r3, r1
 8002580:	021b      	lsls	r3, r3, #8
 8002582:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	613b      	str	r3, [r7, #16]
      break;
 8002588:	e002      	b.n	8002590 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800258a:	4b05      	ldr	r3, [pc, #20]	@ (80025a0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800258c:	613b      	str	r3, [r7, #16]
      break;
 800258e:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002590:	693b      	ldr	r3, [r7, #16]
}
 8002592:	0018      	movs	r0, r3
 8002594:	46bd      	mov	sp, r7
 8002596:	b006      	add	sp, #24
 8002598:	bd80      	pop	{r7, pc}
 800259a:	46c0      	nop			@ (mov r8, r8)
 800259c:	40021000 	.word	0x40021000
 80025a0:	007a1200 	.word	0x007a1200
 80025a4:	080053d0 	.word	0x080053d0
 80025a8:	080053e0 	.word	0x080053e0

080025ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025b0:	4b02      	ldr	r3, [pc, #8]	@ (80025bc <HAL_RCC_GetHCLKFreq+0x10>)
 80025b2:	681b      	ldr	r3, [r3, #0]
}
 80025b4:	0018      	movs	r0, r3
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	46c0      	nop			@ (mov r8, r8)
 80025bc:	20000104 	.word	0x20000104

080025c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80025c4:	f7ff fff2 	bl	80025ac <HAL_RCC_GetHCLKFreq>
 80025c8:	0001      	movs	r1, r0
 80025ca:	4b06      	ldr	r3, [pc, #24]	@ (80025e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	0a1b      	lsrs	r3, r3, #8
 80025d0:	2207      	movs	r2, #7
 80025d2:	4013      	ands	r3, r2
 80025d4:	4a04      	ldr	r2, [pc, #16]	@ (80025e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80025d6:	5cd3      	ldrb	r3, [r2, r3]
 80025d8:	40d9      	lsrs	r1, r3
 80025da:	000b      	movs	r3, r1
}    
 80025dc:	0018      	movs	r0, r3
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	46c0      	nop			@ (mov r8, r8)
 80025e4:	40021000 	.word	0x40021000
 80025e8:	080053c8 	.word	0x080053c8

080025ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025f4:	2300      	movs	r3, #0
 80025f6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80025f8:	2300      	movs	r3, #0
 80025fa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	2380      	movs	r3, #128	@ 0x80
 8002602:	025b      	lsls	r3, r3, #9
 8002604:	4013      	ands	r3, r2
 8002606:	d100      	bne.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002608:	e08e      	b.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800260a:	2017      	movs	r0, #23
 800260c:	183b      	adds	r3, r7, r0
 800260e:	2200      	movs	r2, #0
 8002610:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002612:	4b5f      	ldr	r3, [pc, #380]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002614:	69da      	ldr	r2, [r3, #28]
 8002616:	2380      	movs	r3, #128	@ 0x80
 8002618:	055b      	lsls	r3, r3, #21
 800261a:	4013      	ands	r3, r2
 800261c:	d110      	bne.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800261e:	4b5c      	ldr	r3, [pc, #368]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002620:	69da      	ldr	r2, [r3, #28]
 8002622:	4b5b      	ldr	r3, [pc, #364]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002624:	2180      	movs	r1, #128	@ 0x80
 8002626:	0549      	lsls	r1, r1, #21
 8002628:	430a      	orrs	r2, r1
 800262a:	61da      	str	r2, [r3, #28]
 800262c:	4b58      	ldr	r3, [pc, #352]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800262e:	69da      	ldr	r2, [r3, #28]
 8002630:	2380      	movs	r3, #128	@ 0x80
 8002632:	055b      	lsls	r3, r3, #21
 8002634:	4013      	ands	r3, r2
 8002636:	60bb      	str	r3, [r7, #8]
 8002638:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800263a:	183b      	adds	r3, r7, r0
 800263c:	2201      	movs	r2, #1
 800263e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002640:	4b54      	ldr	r3, [pc, #336]	@ (8002794 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	2380      	movs	r3, #128	@ 0x80
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	4013      	ands	r3, r2
 800264a:	d11a      	bne.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800264c:	4b51      	ldr	r3, [pc, #324]	@ (8002794 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	4b50      	ldr	r3, [pc, #320]	@ (8002794 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002652:	2180      	movs	r1, #128	@ 0x80
 8002654:	0049      	lsls	r1, r1, #1
 8002656:	430a      	orrs	r2, r1
 8002658:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800265a:	f7fe fedd 	bl	8001418 <HAL_GetTick>
 800265e:	0003      	movs	r3, r0
 8002660:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002662:	e008      	b.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002664:	f7fe fed8 	bl	8001418 <HAL_GetTick>
 8002668:	0002      	movs	r2, r0
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	2b64      	cmp	r3, #100	@ 0x64
 8002670:	d901      	bls.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e087      	b.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002676:	4b47      	ldr	r3, [pc, #284]	@ (8002794 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	2380      	movs	r3, #128	@ 0x80
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	4013      	ands	r3, r2
 8002680:	d0f0      	beq.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002682:	4b43      	ldr	r3, [pc, #268]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002684:	6a1a      	ldr	r2, [r3, #32]
 8002686:	23c0      	movs	r3, #192	@ 0xc0
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	4013      	ands	r3, r2
 800268c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d034      	beq.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	685a      	ldr	r2, [r3, #4]
 8002698:	23c0      	movs	r3, #192	@ 0xc0
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	4013      	ands	r3, r2
 800269e:	68fa      	ldr	r2, [r7, #12]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d02c      	beq.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80026a4:	4b3a      	ldr	r3, [pc, #232]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80026a6:	6a1b      	ldr	r3, [r3, #32]
 80026a8:	4a3b      	ldr	r2, [pc, #236]	@ (8002798 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80026aa:	4013      	ands	r3, r2
 80026ac:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80026ae:	4b38      	ldr	r3, [pc, #224]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80026b0:	6a1a      	ldr	r2, [r3, #32]
 80026b2:	4b37      	ldr	r3, [pc, #220]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80026b4:	2180      	movs	r1, #128	@ 0x80
 80026b6:	0249      	lsls	r1, r1, #9
 80026b8:	430a      	orrs	r2, r1
 80026ba:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80026bc:	4b34      	ldr	r3, [pc, #208]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80026be:	6a1a      	ldr	r2, [r3, #32]
 80026c0:	4b33      	ldr	r3, [pc, #204]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80026c2:	4936      	ldr	r1, [pc, #216]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80026c4:	400a      	ands	r2, r1
 80026c6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80026c8:	4b31      	ldr	r3, [pc, #196]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80026ca:	68fa      	ldr	r2, [r7, #12]
 80026cc:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2201      	movs	r2, #1
 80026d2:	4013      	ands	r3, r2
 80026d4:	d013      	beq.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d6:	f7fe fe9f 	bl	8001418 <HAL_GetTick>
 80026da:	0003      	movs	r3, r0
 80026dc:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026de:	e009      	b.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026e0:	f7fe fe9a 	bl	8001418 <HAL_GetTick>
 80026e4:	0002      	movs	r2, r0
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	4a2d      	ldr	r2, [pc, #180]	@ (80027a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e048      	b.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026f4:	4b26      	ldr	r3, [pc, #152]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80026f6:	6a1b      	ldr	r3, [r3, #32]
 80026f8:	2202      	movs	r2, #2
 80026fa:	4013      	ands	r3, r2
 80026fc:	d0f0      	beq.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026fe:	4b24      	ldr	r3, [pc, #144]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002700:	6a1b      	ldr	r3, [r3, #32]
 8002702:	4a25      	ldr	r2, [pc, #148]	@ (8002798 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002704:	4013      	ands	r3, r2
 8002706:	0019      	movs	r1, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	685a      	ldr	r2, [r3, #4]
 800270c:	4b20      	ldr	r3, [pc, #128]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800270e:	430a      	orrs	r2, r1
 8002710:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002712:	2317      	movs	r3, #23
 8002714:	18fb      	adds	r3, r7, r3
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	2b01      	cmp	r3, #1
 800271a:	d105      	bne.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800271c:	4b1c      	ldr	r3, [pc, #112]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800271e:	69da      	ldr	r2, [r3, #28]
 8002720:	4b1b      	ldr	r3, [pc, #108]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002722:	4920      	ldr	r1, [pc, #128]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002724:	400a      	ands	r2, r1
 8002726:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2201      	movs	r2, #1
 800272e:	4013      	ands	r3, r2
 8002730:	d009      	beq.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002732:	4b17      	ldr	r3, [pc, #92]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002736:	2203      	movs	r2, #3
 8002738:	4393      	bics	r3, r2
 800273a:	0019      	movs	r1, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	689a      	ldr	r2, [r3, #8]
 8002740:	4b13      	ldr	r3, [pc, #76]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002742:	430a      	orrs	r2, r1
 8002744:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	2220      	movs	r2, #32
 800274c:	4013      	ands	r3, r2
 800274e:	d009      	beq.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002750:	4b0f      	ldr	r3, [pc, #60]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002754:	2210      	movs	r2, #16
 8002756:	4393      	bics	r3, r2
 8002758:	0019      	movs	r1, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	68da      	ldr	r2, [r3, #12]
 800275e:	4b0c      	ldr	r3, [pc, #48]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002760:	430a      	orrs	r2, r1
 8002762:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	2380      	movs	r3, #128	@ 0x80
 800276a:	00db      	lsls	r3, r3, #3
 800276c:	4013      	ands	r3, r2
 800276e:	d009      	beq.n	8002784 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002770:	4b07      	ldr	r3, [pc, #28]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002774:	2240      	movs	r2, #64	@ 0x40
 8002776:	4393      	bics	r3, r2
 8002778:	0019      	movs	r1, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	691a      	ldr	r2, [r3, #16]
 800277e:	4b04      	ldr	r3, [pc, #16]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002780:	430a      	orrs	r2, r1
 8002782:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	0018      	movs	r0, r3
 8002788:	46bd      	mov	sp, r7
 800278a:	b006      	add	sp, #24
 800278c:	bd80      	pop	{r7, pc}
 800278e:	46c0      	nop			@ (mov r8, r8)
 8002790:	40021000 	.word	0x40021000
 8002794:	40007000 	.word	0x40007000
 8002798:	fffffcff 	.word	0xfffffcff
 800279c:	fffeffff 	.word	0xfffeffff
 80027a0:	00001388 	.word	0x00001388
 80027a4:	efffffff 	.word	0xefffffff

080027a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d101      	bne.n	80027ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e042      	b.n	8002840 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	223d      	movs	r2, #61	@ 0x3d
 80027be:	5c9b      	ldrb	r3, [r3, r2]
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d107      	bne.n	80027d6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	223c      	movs	r2, #60	@ 0x3c
 80027ca:	2100      	movs	r1, #0
 80027cc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	0018      	movs	r0, r3
 80027d2:	f7fe fbf7 	bl	8000fc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	223d      	movs	r2, #61	@ 0x3d
 80027da:	2102      	movs	r1, #2
 80027dc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	3304      	adds	r3, #4
 80027e6:	0019      	movs	r1, r3
 80027e8:	0010      	movs	r0, r2
 80027ea:	f000 fa61 	bl	8002cb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2246      	movs	r2, #70	@ 0x46
 80027f2:	2101      	movs	r1, #1
 80027f4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	223e      	movs	r2, #62	@ 0x3e
 80027fa:	2101      	movs	r1, #1
 80027fc:	5499      	strb	r1, [r3, r2]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	223f      	movs	r2, #63	@ 0x3f
 8002802:	2101      	movs	r1, #1
 8002804:	5499      	strb	r1, [r3, r2]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2240      	movs	r2, #64	@ 0x40
 800280a:	2101      	movs	r1, #1
 800280c:	5499      	strb	r1, [r3, r2]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2241      	movs	r2, #65	@ 0x41
 8002812:	2101      	movs	r1, #1
 8002814:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2242      	movs	r2, #66	@ 0x42
 800281a:	2101      	movs	r1, #1
 800281c:	5499      	strb	r1, [r3, r2]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2243      	movs	r2, #67	@ 0x43
 8002822:	2101      	movs	r1, #1
 8002824:	5499      	strb	r1, [r3, r2]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2244      	movs	r2, #68	@ 0x44
 800282a:	2101      	movs	r1, #1
 800282c:	5499      	strb	r1, [r3, r2]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2245      	movs	r2, #69	@ 0x45
 8002832:	2101      	movs	r1, #1
 8002834:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	223d      	movs	r2, #61	@ 0x3d
 800283a:	2101      	movs	r1, #1
 800283c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800283e:	2300      	movs	r3, #0
}
 8002840:	0018      	movs	r0, r3
 8002842:	46bd      	mov	sp, r7
 8002844:	b002      	add	sp, #8
 8002846:	bd80      	pop	{r7, pc}

08002848 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	223d      	movs	r2, #61	@ 0x3d
 8002854:	5c9b      	ldrb	r3, [r3, r2]
 8002856:	b2db      	uxtb	r3, r3
 8002858:	2b01      	cmp	r3, #1
 800285a:	d001      	beq.n	8002860 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e03b      	b.n	80028d8 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	223d      	movs	r2, #61	@ 0x3d
 8002864:	2102      	movs	r1, #2
 8002866:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68da      	ldr	r2, [r3, #12]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2101      	movs	r1, #1
 8002874:	430a      	orrs	r2, r1
 8002876:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a18      	ldr	r2, [pc, #96]	@ (80028e0 <HAL_TIM_Base_Start_IT+0x98>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d00f      	beq.n	80028a2 <HAL_TIM_Base_Start_IT+0x5a>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	2380      	movs	r3, #128	@ 0x80
 8002888:	05db      	lsls	r3, r3, #23
 800288a:	429a      	cmp	r2, r3
 800288c:	d009      	beq.n	80028a2 <HAL_TIM_Base_Start_IT+0x5a>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a14      	ldr	r2, [pc, #80]	@ (80028e4 <HAL_TIM_Base_Start_IT+0x9c>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d004      	beq.n	80028a2 <HAL_TIM_Base_Start_IT+0x5a>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a12      	ldr	r2, [pc, #72]	@ (80028e8 <HAL_TIM_Base_Start_IT+0xa0>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d111      	bne.n	80028c6 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	2207      	movs	r2, #7
 80028aa:	4013      	ands	r3, r2
 80028ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2b06      	cmp	r3, #6
 80028b2:	d010      	beq.n	80028d6 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2101      	movs	r1, #1
 80028c0:	430a      	orrs	r2, r1
 80028c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028c4:	e007      	b.n	80028d6 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2101      	movs	r1, #1
 80028d2:	430a      	orrs	r2, r1
 80028d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028d6:	2300      	movs	r3, #0
}
 80028d8:	0018      	movs	r0, r3
 80028da:	46bd      	mov	sp, r7
 80028dc:	b004      	add	sp, #16
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	40012c00 	.word	0x40012c00
 80028e4:	40000400 	.word	0x40000400
 80028e8:	40014000 	.word	0x40014000

080028ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	2202      	movs	r2, #2
 8002908:	4013      	ands	r3, r2
 800290a:	d021      	beq.n	8002950 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2202      	movs	r2, #2
 8002910:	4013      	ands	r3, r2
 8002912:	d01d      	beq.n	8002950 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2203      	movs	r2, #3
 800291a:	4252      	negs	r2, r2
 800291c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2201      	movs	r2, #1
 8002922:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	699b      	ldr	r3, [r3, #24]
 800292a:	2203      	movs	r2, #3
 800292c:	4013      	ands	r3, r2
 800292e:	d004      	beq.n	800293a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	0018      	movs	r0, r3
 8002934:	f000 f9a4 	bl	8002c80 <HAL_TIM_IC_CaptureCallback>
 8002938:	e007      	b.n	800294a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	0018      	movs	r0, r3
 800293e:	f000 f997 	bl	8002c70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	0018      	movs	r0, r3
 8002946:	f000 f9a3 	bl	8002c90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	2204      	movs	r2, #4
 8002954:	4013      	ands	r3, r2
 8002956:	d022      	beq.n	800299e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2204      	movs	r2, #4
 800295c:	4013      	ands	r3, r2
 800295e:	d01e      	beq.n	800299e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2205      	movs	r2, #5
 8002966:	4252      	negs	r2, r2
 8002968:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2202      	movs	r2, #2
 800296e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	699a      	ldr	r2, [r3, #24]
 8002976:	23c0      	movs	r3, #192	@ 0xc0
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	4013      	ands	r3, r2
 800297c:	d004      	beq.n	8002988 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	0018      	movs	r0, r3
 8002982:	f000 f97d 	bl	8002c80 <HAL_TIM_IC_CaptureCallback>
 8002986:	e007      	b.n	8002998 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	0018      	movs	r0, r3
 800298c:	f000 f970 	bl	8002c70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	0018      	movs	r0, r3
 8002994:	f000 f97c 	bl	8002c90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	2208      	movs	r2, #8
 80029a2:	4013      	ands	r3, r2
 80029a4:	d021      	beq.n	80029ea <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2208      	movs	r2, #8
 80029aa:	4013      	ands	r3, r2
 80029ac:	d01d      	beq.n	80029ea <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	2209      	movs	r2, #9
 80029b4:	4252      	negs	r2, r2
 80029b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2204      	movs	r2, #4
 80029bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	69db      	ldr	r3, [r3, #28]
 80029c4:	2203      	movs	r2, #3
 80029c6:	4013      	ands	r3, r2
 80029c8:	d004      	beq.n	80029d4 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	0018      	movs	r0, r3
 80029ce:	f000 f957 	bl	8002c80 <HAL_TIM_IC_CaptureCallback>
 80029d2:	e007      	b.n	80029e4 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	0018      	movs	r0, r3
 80029d8:	f000 f94a 	bl	8002c70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	0018      	movs	r0, r3
 80029e0:	f000 f956 	bl	8002c90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	2210      	movs	r2, #16
 80029ee:	4013      	ands	r3, r2
 80029f0:	d022      	beq.n	8002a38 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2210      	movs	r2, #16
 80029f6:	4013      	ands	r3, r2
 80029f8:	d01e      	beq.n	8002a38 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2211      	movs	r2, #17
 8002a00:	4252      	negs	r2, r2
 8002a02:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2208      	movs	r2, #8
 8002a08:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	69da      	ldr	r2, [r3, #28]
 8002a10:	23c0      	movs	r3, #192	@ 0xc0
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	4013      	ands	r3, r2
 8002a16:	d004      	beq.n	8002a22 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	0018      	movs	r0, r3
 8002a1c:	f000 f930 	bl	8002c80 <HAL_TIM_IC_CaptureCallback>
 8002a20:	e007      	b.n	8002a32 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	0018      	movs	r0, r3
 8002a26:	f000 f923 	bl	8002c70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	f000 f92f 	bl	8002c90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	d00c      	beq.n	8002a5a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2201      	movs	r2, #1
 8002a44:	4013      	ands	r3, r2
 8002a46:	d008      	beq.n	8002a5a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2202      	movs	r2, #2
 8002a4e:	4252      	negs	r2, r2
 8002a50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	0018      	movs	r0, r3
 8002a56:	f7fe f877 	bl	8000b48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	2280      	movs	r2, #128	@ 0x80
 8002a5e:	4013      	ands	r3, r2
 8002a60:	d00c      	beq.n	8002a7c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2280      	movs	r2, #128	@ 0x80
 8002a66:	4013      	ands	r3, r2
 8002a68:	d008      	beq.n	8002a7c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	2281      	movs	r2, #129	@ 0x81
 8002a70:	4252      	negs	r2, r2
 8002a72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	0018      	movs	r0, r3
 8002a78:	f000 faa8 	bl	8002fcc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	2240      	movs	r2, #64	@ 0x40
 8002a80:	4013      	ands	r3, r2
 8002a82:	d00c      	beq.n	8002a9e <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2240      	movs	r2, #64	@ 0x40
 8002a88:	4013      	ands	r3, r2
 8002a8a:	d008      	beq.n	8002a9e <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2241      	movs	r2, #65	@ 0x41
 8002a92:	4252      	negs	r2, r2
 8002a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f000 f901 	bl	8002ca0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	2220      	movs	r2, #32
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d00c      	beq.n	8002ac0 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2220      	movs	r2, #32
 8002aaa:	4013      	ands	r3, r2
 8002aac:	d008      	beq.n	8002ac0 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2221      	movs	r2, #33	@ 0x21
 8002ab4:	4252      	negs	r2, r2
 8002ab6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	0018      	movs	r0, r3
 8002abc:	f000 fa7e 	bl	8002fbc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ac0:	46c0      	nop			@ (mov r8, r8)
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	b004      	add	sp, #16
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ad2:	230f      	movs	r3, #15
 8002ad4:	18fb      	adds	r3, r7, r3
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	223c      	movs	r2, #60	@ 0x3c
 8002ade:	5c9b      	ldrb	r3, [r3, r2]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d101      	bne.n	8002ae8 <HAL_TIM_ConfigClockSource+0x20>
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	e0bc      	b.n	8002c62 <HAL_TIM_ConfigClockSource+0x19a>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	223c      	movs	r2, #60	@ 0x3c
 8002aec:	2101      	movs	r1, #1
 8002aee:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	223d      	movs	r2, #61	@ 0x3d
 8002af4:	2102      	movs	r1, #2
 8002af6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	2277      	movs	r2, #119	@ 0x77
 8002b04:	4393      	bics	r3, r2
 8002b06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	4a58      	ldr	r2, [pc, #352]	@ (8002c6c <HAL_TIM_ConfigClockSource+0x1a4>)
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68ba      	ldr	r2, [r7, #8]
 8002b16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2280      	movs	r2, #128	@ 0x80
 8002b1e:	0192      	lsls	r2, r2, #6
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d040      	beq.n	8002ba6 <HAL_TIM_ConfigClockSource+0xde>
 8002b24:	2280      	movs	r2, #128	@ 0x80
 8002b26:	0192      	lsls	r2, r2, #6
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d900      	bls.n	8002b2e <HAL_TIM_ConfigClockSource+0x66>
 8002b2c:	e088      	b.n	8002c40 <HAL_TIM_ConfigClockSource+0x178>
 8002b2e:	2280      	movs	r2, #128	@ 0x80
 8002b30:	0152      	lsls	r2, r2, #5
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d100      	bne.n	8002b38 <HAL_TIM_ConfigClockSource+0x70>
 8002b36:	e088      	b.n	8002c4a <HAL_TIM_ConfigClockSource+0x182>
 8002b38:	2280      	movs	r2, #128	@ 0x80
 8002b3a:	0152      	lsls	r2, r2, #5
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d900      	bls.n	8002b42 <HAL_TIM_ConfigClockSource+0x7a>
 8002b40:	e07e      	b.n	8002c40 <HAL_TIM_ConfigClockSource+0x178>
 8002b42:	2b70      	cmp	r3, #112	@ 0x70
 8002b44:	d018      	beq.n	8002b78 <HAL_TIM_ConfigClockSource+0xb0>
 8002b46:	d900      	bls.n	8002b4a <HAL_TIM_ConfigClockSource+0x82>
 8002b48:	e07a      	b.n	8002c40 <HAL_TIM_ConfigClockSource+0x178>
 8002b4a:	2b60      	cmp	r3, #96	@ 0x60
 8002b4c:	d04f      	beq.n	8002bee <HAL_TIM_ConfigClockSource+0x126>
 8002b4e:	d900      	bls.n	8002b52 <HAL_TIM_ConfigClockSource+0x8a>
 8002b50:	e076      	b.n	8002c40 <HAL_TIM_ConfigClockSource+0x178>
 8002b52:	2b50      	cmp	r3, #80	@ 0x50
 8002b54:	d03b      	beq.n	8002bce <HAL_TIM_ConfigClockSource+0x106>
 8002b56:	d900      	bls.n	8002b5a <HAL_TIM_ConfigClockSource+0x92>
 8002b58:	e072      	b.n	8002c40 <HAL_TIM_ConfigClockSource+0x178>
 8002b5a:	2b40      	cmp	r3, #64	@ 0x40
 8002b5c:	d057      	beq.n	8002c0e <HAL_TIM_ConfigClockSource+0x146>
 8002b5e:	d900      	bls.n	8002b62 <HAL_TIM_ConfigClockSource+0x9a>
 8002b60:	e06e      	b.n	8002c40 <HAL_TIM_ConfigClockSource+0x178>
 8002b62:	2b30      	cmp	r3, #48	@ 0x30
 8002b64:	d063      	beq.n	8002c2e <HAL_TIM_ConfigClockSource+0x166>
 8002b66:	d86b      	bhi.n	8002c40 <HAL_TIM_ConfigClockSource+0x178>
 8002b68:	2b20      	cmp	r3, #32
 8002b6a:	d060      	beq.n	8002c2e <HAL_TIM_ConfigClockSource+0x166>
 8002b6c:	d868      	bhi.n	8002c40 <HAL_TIM_ConfigClockSource+0x178>
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d05d      	beq.n	8002c2e <HAL_TIM_ConfigClockSource+0x166>
 8002b72:	2b10      	cmp	r3, #16
 8002b74:	d05b      	beq.n	8002c2e <HAL_TIM_ConfigClockSource+0x166>
 8002b76:	e063      	b.n	8002c40 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002b88:	f000 f99a 	bl	8002ec0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	2277      	movs	r2, #119	@ 0x77
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	68ba      	ldr	r2, [r7, #8]
 8002ba2:	609a      	str	r2, [r3, #8]
      break;
 8002ba4:	e052      	b.n	8002c4c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002bb6:	f000 f983 	bl	8002ec0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2180      	movs	r1, #128	@ 0x80
 8002bc6:	01c9      	lsls	r1, r1, #7
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	609a      	str	r2, [r3, #8]
      break;
 8002bcc:	e03e      	b.n	8002c4c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bda:	001a      	movs	r2, r3
 8002bdc:	f000 f8f6 	bl	8002dcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2150      	movs	r1, #80	@ 0x50
 8002be6:	0018      	movs	r0, r3
 8002be8:	f000 f950 	bl	8002e8c <TIM_ITRx_SetConfig>
      break;
 8002bec:	e02e      	b.n	8002c4c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bfa:	001a      	movs	r2, r3
 8002bfc:	f000 f914 	bl	8002e28 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2160      	movs	r1, #96	@ 0x60
 8002c06:	0018      	movs	r0, r3
 8002c08:	f000 f940 	bl	8002e8c <TIM_ITRx_SetConfig>
      break;
 8002c0c:	e01e      	b.n	8002c4c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c1a:	001a      	movs	r2, r3
 8002c1c:	f000 f8d6 	bl	8002dcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2140      	movs	r1, #64	@ 0x40
 8002c26:	0018      	movs	r0, r3
 8002c28:	f000 f930 	bl	8002e8c <TIM_ITRx_SetConfig>
      break;
 8002c2c:	e00e      	b.n	8002c4c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	0019      	movs	r1, r3
 8002c38:	0010      	movs	r0, r2
 8002c3a:	f000 f927 	bl	8002e8c <TIM_ITRx_SetConfig>
      break;
 8002c3e:	e005      	b.n	8002c4c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002c40:	230f      	movs	r3, #15
 8002c42:	18fb      	adds	r3, r7, r3
 8002c44:	2201      	movs	r2, #1
 8002c46:	701a      	strb	r2, [r3, #0]
      break;
 8002c48:	e000      	b.n	8002c4c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002c4a:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	223d      	movs	r2, #61	@ 0x3d
 8002c50:	2101      	movs	r1, #1
 8002c52:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	223c      	movs	r2, #60	@ 0x3c
 8002c58:	2100      	movs	r1, #0
 8002c5a:	5499      	strb	r1, [r3, r2]

  return status;
 8002c5c:	230f      	movs	r3, #15
 8002c5e:	18fb      	adds	r3, r7, r3
 8002c60:	781b      	ldrb	r3, [r3, #0]
}
 8002c62:	0018      	movs	r0, r3
 8002c64:	46bd      	mov	sp, r7
 8002c66:	b004      	add	sp, #16
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	46c0      	nop			@ (mov r8, r8)
 8002c6c:	ffff00ff 	.word	0xffff00ff

08002c70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c78:	46c0      	nop			@ (mov r8, r8)
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	b002      	add	sp, #8
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c88:	46c0      	nop			@ (mov r8, r8)
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	b002      	add	sp, #8
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c98:	46c0      	nop			@ (mov r8, r8)
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	b002      	add	sp, #8
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ca8:	46c0      	nop			@ (mov r8, r8)
 8002caa:	46bd      	mov	sp, r7
 8002cac:	b002      	add	sp, #8
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a3b      	ldr	r2, [pc, #236]	@ (8002db0 <TIM_Base_SetConfig+0x100>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d008      	beq.n	8002cda <TIM_Base_SetConfig+0x2a>
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	2380      	movs	r3, #128	@ 0x80
 8002ccc:	05db      	lsls	r3, r3, #23
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d003      	beq.n	8002cda <TIM_Base_SetConfig+0x2a>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a37      	ldr	r2, [pc, #220]	@ (8002db4 <TIM_Base_SetConfig+0x104>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d108      	bne.n	8002cec <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2270      	movs	r2, #112	@ 0x70
 8002cde:	4393      	bics	r3, r2
 8002ce0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	68fa      	ldr	r2, [r7, #12]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a30      	ldr	r2, [pc, #192]	@ (8002db0 <TIM_Base_SetConfig+0x100>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d018      	beq.n	8002d26 <TIM_Base_SetConfig+0x76>
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	2380      	movs	r3, #128	@ 0x80
 8002cf8:	05db      	lsls	r3, r3, #23
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d013      	beq.n	8002d26 <TIM_Base_SetConfig+0x76>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a2c      	ldr	r2, [pc, #176]	@ (8002db4 <TIM_Base_SetConfig+0x104>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d00f      	beq.n	8002d26 <TIM_Base_SetConfig+0x76>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a2b      	ldr	r2, [pc, #172]	@ (8002db8 <TIM_Base_SetConfig+0x108>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d00b      	beq.n	8002d26 <TIM_Base_SetConfig+0x76>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a2a      	ldr	r2, [pc, #168]	@ (8002dbc <TIM_Base_SetConfig+0x10c>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d007      	beq.n	8002d26 <TIM_Base_SetConfig+0x76>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a29      	ldr	r2, [pc, #164]	@ (8002dc0 <TIM_Base_SetConfig+0x110>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d003      	beq.n	8002d26 <TIM_Base_SetConfig+0x76>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a28      	ldr	r2, [pc, #160]	@ (8002dc4 <TIM_Base_SetConfig+0x114>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d108      	bne.n	8002d38 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	4a27      	ldr	r2, [pc, #156]	@ (8002dc8 <TIM_Base_SetConfig+0x118>)
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	68fa      	ldr	r2, [r7, #12]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2280      	movs	r2, #128	@ 0x80
 8002d3c:	4393      	bics	r3, r2
 8002d3e:	001a      	movs	r2, r3
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	695b      	ldr	r3, [r3, #20]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	689a      	ldr	r2, [r3, #8]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4a13      	ldr	r2, [pc, #76]	@ (8002db0 <TIM_Base_SetConfig+0x100>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d00b      	beq.n	8002d7e <TIM_Base_SetConfig+0xce>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4a14      	ldr	r2, [pc, #80]	@ (8002dbc <TIM_Base_SetConfig+0x10c>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d007      	beq.n	8002d7e <TIM_Base_SetConfig+0xce>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a13      	ldr	r2, [pc, #76]	@ (8002dc0 <TIM_Base_SetConfig+0x110>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d003      	beq.n	8002d7e <TIM_Base_SetConfig+0xce>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4a12      	ldr	r2, [pc, #72]	@ (8002dc4 <TIM_Base_SetConfig+0x114>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d103      	bne.n	8002d86 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	691a      	ldr	r2, [r3, #16]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2201      	movs	r2, #1
 8002d8a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	691b      	ldr	r3, [r3, #16]
 8002d90:	2201      	movs	r2, #1
 8002d92:	4013      	ands	r3, r2
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d106      	bne.n	8002da6 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	691b      	ldr	r3, [r3, #16]
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	4393      	bics	r3, r2
 8002da0:	001a      	movs	r2, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	611a      	str	r2, [r3, #16]
  }
}
 8002da6:	46c0      	nop			@ (mov r8, r8)
 8002da8:	46bd      	mov	sp, r7
 8002daa:	b004      	add	sp, #16
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	46c0      	nop			@ (mov r8, r8)
 8002db0:	40012c00 	.word	0x40012c00
 8002db4:	40000400 	.word	0x40000400
 8002db8:	40002000 	.word	0x40002000
 8002dbc:	40014000 	.word	0x40014000
 8002dc0:	40014400 	.word	0x40014400
 8002dc4:	40014800 	.word	0x40014800
 8002dc8:	fffffcff 	.word	0xfffffcff

08002dcc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b086      	sub	sp, #24
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	60b9      	str	r1, [r7, #8]
 8002dd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6a1b      	ldr	r3, [r3, #32]
 8002ddc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6a1b      	ldr	r3, [r3, #32]
 8002de2:	2201      	movs	r2, #1
 8002de4:	4393      	bics	r3, r2
 8002de6:	001a      	movs	r2, r3
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	699b      	ldr	r3, [r3, #24]
 8002df0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	22f0      	movs	r2, #240	@ 0xf0
 8002df6:	4393      	bics	r3, r2
 8002df8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	011b      	lsls	r3, r3, #4
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	220a      	movs	r2, #10
 8002e08:	4393      	bics	r3, r2
 8002e0a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	4313      	orrs	r3, r2
 8002e12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	693a      	ldr	r2, [r7, #16]
 8002e18:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	697a      	ldr	r2, [r7, #20]
 8002e1e:	621a      	str	r2, [r3, #32]
}
 8002e20:	46c0      	nop			@ (mov r8, r8)
 8002e22:	46bd      	mov	sp, r7
 8002e24:	b006      	add	sp, #24
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b086      	sub	sp, #24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6a1b      	ldr	r3, [r3, #32]
 8002e3e:	2210      	movs	r2, #16
 8002e40:	4393      	bics	r3, r2
 8002e42:	001a      	movs	r2, r3
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	4a0d      	ldr	r2, [pc, #52]	@ (8002e88 <TIM_TI2_ConfigInputStage+0x60>)
 8002e52:	4013      	ands	r3, r2
 8002e54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	031b      	lsls	r3, r3, #12
 8002e5a:	693a      	ldr	r2, [r7, #16]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	22a0      	movs	r2, #160	@ 0xa0
 8002e64:	4393      	bics	r3, r2
 8002e66:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	011b      	lsls	r3, r3, #4
 8002e6c:	697a      	ldr	r2, [r7, #20]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	693a      	ldr	r2, [r7, #16]
 8002e76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	697a      	ldr	r2, [r7, #20]
 8002e7c:	621a      	str	r2, [r3, #32]
}
 8002e7e:	46c0      	nop			@ (mov r8, r8)
 8002e80:	46bd      	mov	sp, r7
 8002e82:	b006      	add	sp, #24
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	46c0      	nop			@ (mov r8, r8)
 8002e88:	ffff0fff 	.word	0xffff0fff

08002e8c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2270      	movs	r2, #112	@ 0x70
 8002ea0:	4393      	bics	r3, r2
 8002ea2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ea4:	683a      	ldr	r2, [r7, #0]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	2207      	movs	r2, #7
 8002eac:	4313      	orrs	r3, r2
 8002eae:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	609a      	str	r2, [r3, #8]
}
 8002eb6:	46c0      	nop			@ (mov r8, r8)
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	b004      	add	sp, #16
 8002ebc:	bd80      	pop	{r7, pc}
	...

08002ec0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	60b9      	str	r1, [r7, #8]
 8002eca:	607a      	str	r2, [r7, #4]
 8002ecc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	4a09      	ldr	r2, [pc, #36]	@ (8002efc <TIM_ETR_SetConfig+0x3c>)
 8002ed8:	4013      	ands	r3, r2
 8002eda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	021a      	lsls	r2, r3, #8
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	431a      	orrs	r2, r3
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	697a      	ldr	r2, [r7, #20]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	697a      	ldr	r2, [r7, #20]
 8002ef2:	609a      	str	r2, [r3, #8]
}
 8002ef4:	46c0      	nop			@ (mov r8, r8)
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	b006      	add	sp, #24
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	ffff00ff 	.word	0xffff00ff

08002f00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	223c      	movs	r2, #60	@ 0x3c
 8002f0e:	5c9b      	ldrb	r3, [r3, r2]
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d101      	bne.n	8002f18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f14:	2302      	movs	r3, #2
 8002f16:	e047      	b.n	8002fa8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	223c      	movs	r2, #60	@ 0x3c
 8002f1c:	2101      	movs	r1, #1
 8002f1e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	223d      	movs	r2, #61	@ 0x3d
 8002f24:	2102      	movs	r1, #2
 8002f26:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2270      	movs	r2, #112	@ 0x70
 8002f3c:	4393      	bics	r3, r2
 8002f3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68fa      	ldr	r2, [r7, #12]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	68fa      	ldr	r2, [r7, #12]
 8002f50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a16      	ldr	r2, [pc, #88]	@ (8002fb0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d00f      	beq.n	8002f7c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	2380      	movs	r3, #128	@ 0x80
 8002f62:	05db      	lsls	r3, r3, #23
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d009      	beq.n	8002f7c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a11      	ldr	r2, [pc, #68]	@ (8002fb4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d004      	beq.n	8002f7c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a10      	ldr	r2, [pc, #64]	@ (8002fb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d10c      	bne.n	8002f96 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	2280      	movs	r2, #128	@ 0x80
 8002f80:	4393      	bics	r3, r2
 8002f82:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	68ba      	ldr	r2, [r7, #8]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	223d      	movs	r2, #61	@ 0x3d
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	223c      	movs	r2, #60	@ 0x3c
 8002fa2:	2100      	movs	r1, #0
 8002fa4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	0018      	movs	r0, r3
 8002faa:	46bd      	mov	sp, r7
 8002fac:	b004      	add	sp, #16
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	40012c00 	.word	0x40012c00
 8002fb4:	40000400 	.word	0x40000400
 8002fb8:	40014000 	.word	0x40014000

08002fbc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002fc4:	46c0      	nop			@ (mov r8, r8)
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	b002      	add	sp, #8
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002fd4:	46c0      	nop			@ (mov r8, r8)
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	b002      	add	sp, #8
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e044      	b.n	8003078 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d107      	bne.n	8003006 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2278      	movs	r2, #120	@ 0x78
 8002ffa:	2100      	movs	r1, #0
 8002ffc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	0018      	movs	r0, r3
 8003002:	f7fe f803 	bl	800100c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2224      	movs	r2, #36	@ 0x24
 800300a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2101      	movs	r1, #1
 8003018:	438a      	bics	r2, r1
 800301a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003020:	2b00      	cmp	r3, #0
 8003022:	d003      	beq.n	800302c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	0018      	movs	r0, r3
 8003028:	f000 fd66 	bl	8003af8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	0018      	movs	r0, r3
 8003030:	f000 fc22 	bl	8003878 <UART_SetConfig>
 8003034:	0003      	movs	r3, r0
 8003036:	2b01      	cmp	r3, #1
 8003038:	d101      	bne.n	800303e <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e01c      	b.n	8003078 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	685a      	ldr	r2, [r3, #4]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	490d      	ldr	r1, [pc, #52]	@ (8003080 <HAL_UART_Init+0xa4>)
 800304a:	400a      	ands	r2, r1
 800304c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	689a      	ldr	r2, [r3, #8]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	212a      	movs	r1, #42	@ 0x2a
 800305a:	438a      	bics	r2, r1
 800305c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2101      	movs	r1, #1
 800306a:	430a      	orrs	r2, r1
 800306c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	0018      	movs	r0, r3
 8003072:	f000 fdf5 	bl	8003c60 <UART_CheckIdleState>
 8003076:	0003      	movs	r3, r0
}
 8003078:	0018      	movs	r0, r3
 800307a:	46bd      	mov	sp, r7
 800307c:	b002      	add	sp, #8
 800307e:	bd80      	pop	{r7, pc}
 8003080:	ffffb7ff 	.word	0xffffb7ff

08003084 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b08a      	sub	sp, #40	@ 0x28
 8003088:	af02      	add	r7, sp, #8
 800308a:	60f8      	str	r0, [r7, #12]
 800308c:	60b9      	str	r1, [r7, #8]
 800308e:	603b      	str	r3, [r7, #0]
 8003090:	1dbb      	adds	r3, r7, #6
 8003092:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003098:	2b20      	cmp	r3, #32
 800309a:	d000      	beq.n	800309e <HAL_UART_Transmit+0x1a>
 800309c:	e08c      	b.n	80031b8 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d003      	beq.n	80030ac <HAL_UART_Transmit+0x28>
 80030a4:	1dbb      	adds	r3, r7, #6
 80030a6:	881b      	ldrh	r3, [r3, #0]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d101      	bne.n	80030b0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e084      	b.n	80031ba <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	689a      	ldr	r2, [r3, #8]
 80030b4:	2380      	movs	r3, #128	@ 0x80
 80030b6:	015b      	lsls	r3, r3, #5
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d109      	bne.n	80030d0 <HAL_UART_Transmit+0x4c>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d105      	bne.n	80030d0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	2201      	movs	r2, #1
 80030c8:	4013      	ands	r3, r2
 80030ca:	d001      	beq.n	80030d0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e074      	b.n	80031ba <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2284      	movs	r2, #132	@ 0x84
 80030d4:	2100      	movs	r1, #0
 80030d6:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2221      	movs	r2, #33	@ 0x21
 80030dc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030de:	f7fe f99b 	bl	8001418 <HAL_GetTick>
 80030e2:	0003      	movs	r3, r0
 80030e4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	1dba      	adds	r2, r7, #6
 80030ea:	2150      	movs	r1, #80	@ 0x50
 80030ec:	8812      	ldrh	r2, [r2, #0]
 80030ee:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	1dba      	adds	r2, r7, #6
 80030f4:	2152      	movs	r1, #82	@ 0x52
 80030f6:	8812      	ldrh	r2, [r2, #0]
 80030f8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	689a      	ldr	r2, [r3, #8]
 80030fe:	2380      	movs	r3, #128	@ 0x80
 8003100:	015b      	lsls	r3, r3, #5
 8003102:	429a      	cmp	r2, r3
 8003104:	d108      	bne.n	8003118 <HAL_UART_Transmit+0x94>
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	691b      	ldr	r3, [r3, #16]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d104      	bne.n	8003118 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800310e:	2300      	movs	r3, #0
 8003110:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	61bb      	str	r3, [r7, #24]
 8003116:	e003      	b.n	8003120 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800311c:	2300      	movs	r3, #0
 800311e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003120:	e02f      	b.n	8003182 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003122:	697a      	ldr	r2, [r7, #20]
 8003124:	68f8      	ldr	r0, [r7, #12]
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	9300      	str	r3, [sp, #0]
 800312a:	0013      	movs	r3, r2
 800312c:	2200      	movs	r2, #0
 800312e:	2180      	movs	r1, #128	@ 0x80
 8003130:	f000 fe3e 	bl	8003db0 <UART_WaitOnFlagUntilTimeout>
 8003134:	1e03      	subs	r3, r0, #0
 8003136:	d004      	beq.n	8003142 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2220      	movs	r2, #32
 800313c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e03b      	b.n	80031ba <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d10b      	bne.n	8003160 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	881a      	ldrh	r2, [r3, #0]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	05d2      	lsls	r2, r2, #23
 8003152:	0dd2      	lsrs	r2, r2, #23
 8003154:	b292      	uxth	r2, r2
 8003156:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003158:	69bb      	ldr	r3, [r7, #24]
 800315a:	3302      	adds	r3, #2
 800315c:	61bb      	str	r3, [r7, #24]
 800315e:	e007      	b.n	8003170 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003160:	69fb      	ldr	r3, [r7, #28]
 8003162:	781a      	ldrb	r2, [r3, #0]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	3301      	adds	r3, #1
 800316e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2252      	movs	r2, #82	@ 0x52
 8003174:	5a9b      	ldrh	r3, [r3, r2]
 8003176:	b29b      	uxth	r3, r3
 8003178:	3b01      	subs	r3, #1
 800317a:	b299      	uxth	r1, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2252      	movs	r2, #82	@ 0x52
 8003180:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2252      	movs	r2, #82	@ 0x52
 8003186:	5a9b      	ldrh	r3, [r3, r2]
 8003188:	b29b      	uxth	r3, r3
 800318a:	2b00      	cmp	r3, #0
 800318c:	d1c9      	bne.n	8003122 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800318e:	697a      	ldr	r2, [r7, #20]
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	9300      	str	r3, [sp, #0]
 8003196:	0013      	movs	r3, r2
 8003198:	2200      	movs	r2, #0
 800319a:	2140      	movs	r1, #64	@ 0x40
 800319c:	f000 fe08 	bl	8003db0 <UART_WaitOnFlagUntilTimeout>
 80031a0:	1e03      	subs	r3, r0, #0
 80031a2:	d004      	beq.n	80031ae <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2220      	movs	r2, #32
 80031a8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e005      	b.n	80031ba <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2220      	movs	r2, #32
 80031b2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80031b4:	2300      	movs	r3, #0
 80031b6:	e000      	b.n	80031ba <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80031b8:	2302      	movs	r3, #2
  }
}
 80031ba:	0018      	movs	r0, r3
 80031bc:	46bd      	mov	sp, r7
 80031be:	b008      	add	sp, #32
 80031c0:	bd80      	pop	{r7, pc}

080031c2 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80031c2:	b580      	push	{r7, lr}
 80031c4:	b088      	sub	sp, #32
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	60f8      	str	r0, [r7, #12]
 80031ca:	60b9      	str	r1, [r7, #8]
 80031cc:	1dbb      	adds	r3, r7, #6
 80031ce:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2280      	movs	r2, #128	@ 0x80
 80031d4:	589b      	ldr	r3, [r3, r2]
 80031d6:	2b20      	cmp	r3, #32
 80031d8:	d145      	bne.n	8003266 <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d003      	beq.n	80031e8 <HAL_UART_Receive_DMA+0x26>
 80031e0:	1dbb      	adds	r3, r7, #6
 80031e2:	881b      	ldrh	r3, [r3, #0]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d101      	bne.n	80031ec <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e03d      	b.n	8003268 <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	689a      	ldr	r2, [r3, #8]
 80031f0:	2380      	movs	r3, #128	@ 0x80
 80031f2:	015b      	lsls	r3, r3, #5
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d109      	bne.n	800320c <HAL_UART_Receive_DMA+0x4a>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d105      	bne.n	800320c <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	2201      	movs	r2, #1
 8003204:	4013      	ands	r3, r2
 8003206:	d001      	beq.n	800320c <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e02d      	b.n	8003268 <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2200      	movs	r2, #0
 8003210:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	685a      	ldr	r2, [r3, #4]
 8003218:	2380      	movs	r3, #128	@ 0x80
 800321a:	041b      	lsls	r3, r3, #16
 800321c:	4013      	ands	r3, r2
 800321e:	d019      	beq.n	8003254 <HAL_UART_Receive_DMA+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003220:	f3ef 8310 	mrs	r3, PRIMASK
 8003224:	613b      	str	r3, [r7, #16]
  return(result);
 8003226:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003228:	61fb      	str	r3, [r7, #28]
 800322a:	2301      	movs	r3, #1
 800322c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	f383 8810 	msr	PRIMASK, r3
}
 8003234:	46c0      	nop			@ (mov r8, r8)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2180      	movs	r1, #128	@ 0x80
 8003242:	04c9      	lsls	r1, r1, #19
 8003244:	430a      	orrs	r2, r1
 8003246:	601a      	str	r2, [r3, #0]
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800324c:	69bb      	ldr	r3, [r7, #24]
 800324e:	f383 8810 	msr	PRIMASK, r3
}
 8003252:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003254:	1dbb      	adds	r3, r7, #6
 8003256:	881a      	ldrh	r2, [r3, #0]
 8003258:	68b9      	ldr	r1, [r7, #8]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	0018      	movs	r0, r3
 800325e:	f000 fe17 	bl	8003e90 <UART_Start_Receive_DMA>
 8003262:	0003      	movs	r3, r0
 8003264:	e000      	b.n	8003268 <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8003266:	2302      	movs	r3, #2
  }
}
 8003268:	0018      	movs	r0, r3
 800326a:	46bd      	mov	sp, r7
 800326c:	b008      	add	sp, #32
 800326e:	bd80      	pop	{r7, pc}

08003270 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003270:	b590      	push	{r4, r7, lr}
 8003272:	b0ab      	sub	sp, #172	@ 0xac
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	69db      	ldr	r3, [r3, #28]
 800327e:	22a4      	movs	r2, #164	@ 0xa4
 8003280:	18b9      	adds	r1, r7, r2
 8003282:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	20a0      	movs	r0, #160	@ 0xa0
 800328c:	1839      	adds	r1, r7, r0
 800328e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	219c      	movs	r1, #156	@ 0x9c
 8003298:	1879      	adds	r1, r7, r1
 800329a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800329c:	0011      	movs	r1, r2
 800329e:	18bb      	adds	r3, r7, r2
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a99      	ldr	r2, [pc, #612]	@ (8003508 <HAL_UART_IRQHandler+0x298>)
 80032a4:	4013      	ands	r3, r2
 80032a6:	2298      	movs	r2, #152	@ 0x98
 80032a8:	18bc      	adds	r4, r7, r2
 80032aa:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80032ac:	18bb      	adds	r3, r7, r2
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d114      	bne.n	80032de <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80032b4:	187b      	adds	r3, r7, r1
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2220      	movs	r2, #32
 80032ba:	4013      	ands	r3, r2
 80032bc:	d00f      	beq.n	80032de <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80032be:	183b      	adds	r3, r7, r0
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2220      	movs	r2, #32
 80032c4:	4013      	ands	r3, r2
 80032c6:	d00a      	beq.n	80032de <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d100      	bne.n	80032d2 <HAL_UART_IRQHandler+0x62>
 80032d0:	e29e      	b.n	8003810 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	0010      	movs	r0, r2
 80032da:	4798      	blx	r3
      }
      return;
 80032dc:	e298      	b.n	8003810 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80032de:	2398      	movs	r3, #152	@ 0x98
 80032e0:	18fb      	adds	r3, r7, r3
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d100      	bne.n	80032ea <HAL_UART_IRQHandler+0x7a>
 80032e8:	e114      	b.n	8003514 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80032ea:	239c      	movs	r3, #156	@ 0x9c
 80032ec:	18fb      	adds	r3, r7, r3
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2201      	movs	r2, #1
 80032f2:	4013      	ands	r3, r2
 80032f4:	d106      	bne.n	8003304 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80032f6:	23a0      	movs	r3, #160	@ 0xa0
 80032f8:	18fb      	adds	r3, r7, r3
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a83      	ldr	r2, [pc, #524]	@ (800350c <HAL_UART_IRQHandler+0x29c>)
 80032fe:	4013      	ands	r3, r2
 8003300:	d100      	bne.n	8003304 <HAL_UART_IRQHandler+0x94>
 8003302:	e107      	b.n	8003514 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003304:	23a4      	movs	r3, #164	@ 0xa4
 8003306:	18fb      	adds	r3, r7, r3
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2201      	movs	r2, #1
 800330c:	4013      	ands	r3, r2
 800330e:	d012      	beq.n	8003336 <HAL_UART_IRQHandler+0xc6>
 8003310:	23a0      	movs	r3, #160	@ 0xa0
 8003312:	18fb      	adds	r3, r7, r3
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	2380      	movs	r3, #128	@ 0x80
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	4013      	ands	r3, r2
 800331c:	d00b      	beq.n	8003336 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2201      	movs	r2, #1
 8003324:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2284      	movs	r2, #132	@ 0x84
 800332a:	589b      	ldr	r3, [r3, r2]
 800332c:	2201      	movs	r2, #1
 800332e:	431a      	orrs	r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2184      	movs	r1, #132	@ 0x84
 8003334:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003336:	23a4      	movs	r3, #164	@ 0xa4
 8003338:	18fb      	adds	r3, r7, r3
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2202      	movs	r2, #2
 800333e:	4013      	ands	r3, r2
 8003340:	d011      	beq.n	8003366 <HAL_UART_IRQHandler+0xf6>
 8003342:	239c      	movs	r3, #156	@ 0x9c
 8003344:	18fb      	adds	r3, r7, r3
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2201      	movs	r2, #1
 800334a:	4013      	ands	r3, r2
 800334c:	d00b      	beq.n	8003366 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	2202      	movs	r2, #2
 8003354:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2284      	movs	r2, #132	@ 0x84
 800335a:	589b      	ldr	r3, [r3, r2]
 800335c:	2204      	movs	r2, #4
 800335e:	431a      	orrs	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2184      	movs	r1, #132	@ 0x84
 8003364:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003366:	23a4      	movs	r3, #164	@ 0xa4
 8003368:	18fb      	adds	r3, r7, r3
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2204      	movs	r2, #4
 800336e:	4013      	ands	r3, r2
 8003370:	d011      	beq.n	8003396 <HAL_UART_IRQHandler+0x126>
 8003372:	239c      	movs	r3, #156	@ 0x9c
 8003374:	18fb      	adds	r3, r7, r3
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2201      	movs	r2, #1
 800337a:	4013      	ands	r3, r2
 800337c:	d00b      	beq.n	8003396 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2204      	movs	r2, #4
 8003384:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2284      	movs	r2, #132	@ 0x84
 800338a:	589b      	ldr	r3, [r3, r2]
 800338c:	2202      	movs	r2, #2
 800338e:	431a      	orrs	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2184      	movs	r1, #132	@ 0x84
 8003394:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003396:	23a4      	movs	r3, #164	@ 0xa4
 8003398:	18fb      	adds	r3, r7, r3
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2208      	movs	r2, #8
 800339e:	4013      	ands	r3, r2
 80033a0:	d017      	beq.n	80033d2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80033a2:	23a0      	movs	r3, #160	@ 0xa0
 80033a4:	18fb      	adds	r3, r7, r3
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2220      	movs	r2, #32
 80033aa:	4013      	ands	r3, r2
 80033ac:	d105      	bne.n	80033ba <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80033ae:	239c      	movs	r3, #156	@ 0x9c
 80033b0:	18fb      	adds	r3, r7, r3
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2201      	movs	r2, #1
 80033b6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80033b8:	d00b      	beq.n	80033d2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2208      	movs	r2, #8
 80033c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2284      	movs	r2, #132	@ 0x84
 80033c6:	589b      	ldr	r3, [r3, r2]
 80033c8:	2208      	movs	r2, #8
 80033ca:	431a      	orrs	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2184      	movs	r1, #132	@ 0x84
 80033d0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80033d2:	23a4      	movs	r3, #164	@ 0xa4
 80033d4:	18fb      	adds	r3, r7, r3
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	2380      	movs	r3, #128	@ 0x80
 80033da:	011b      	lsls	r3, r3, #4
 80033dc:	4013      	ands	r3, r2
 80033de:	d013      	beq.n	8003408 <HAL_UART_IRQHandler+0x198>
 80033e0:	23a0      	movs	r3, #160	@ 0xa0
 80033e2:	18fb      	adds	r3, r7, r3
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	2380      	movs	r3, #128	@ 0x80
 80033e8:	04db      	lsls	r3, r3, #19
 80033ea:	4013      	ands	r3, r2
 80033ec:	d00c      	beq.n	8003408 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2280      	movs	r2, #128	@ 0x80
 80033f4:	0112      	lsls	r2, r2, #4
 80033f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2284      	movs	r2, #132	@ 0x84
 80033fc:	589b      	ldr	r3, [r3, r2]
 80033fe:	2220      	movs	r2, #32
 8003400:	431a      	orrs	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2184      	movs	r1, #132	@ 0x84
 8003406:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2284      	movs	r2, #132	@ 0x84
 800340c:	589b      	ldr	r3, [r3, r2]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d100      	bne.n	8003414 <HAL_UART_IRQHandler+0x1a4>
 8003412:	e1ff      	b.n	8003814 <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003414:	23a4      	movs	r3, #164	@ 0xa4
 8003416:	18fb      	adds	r3, r7, r3
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2220      	movs	r2, #32
 800341c:	4013      	ands	r3, r2
 800341e:	d00e      	beq.n	800343e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003420:	23a0      	movs	r3, #160	@ 0xa0
 8003422:	18fb      	adds	r3, r7, r3
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2220      	movs	r2, #32
 8003428:	4013      	ands	r3, r2
 800342a:	d008      	beq.n	800343e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003430:	2b00      	cmp	r3, #0
 8003432:	d004      	beq.n	800343e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	0010      	movs	r0, r2
 800343c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2284      	movs	r2, #132	@ 0x84
 8003442:	589b      	ldr	r3, [r3, r2]
 8003444:	2194      	movs	r1, #148	@ 0x94
 8003446:	187a      	adds	r2, r7, r1
 8003448:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	2240      	movs	r2, #64	@ 0x40
 8003452:	4013      	ands	r3, r2
 8003454:	2b40      	cmp	r3, #64	@ 0x40
 8003456:	d004      	beq.n	8003462 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003458:	187b      	adds	r3, r7, r1
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2228      	movs	r2, #40	@ 0x28
 800345e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003460:	d047      	beq.n	80034f2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	0018      	movs	r0, r3
 8003466:	f000 fdd7 	bl	8004018 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	2240      	movs	r2, #64	@ 0x40
 8003472:	4013      	ands	r3, r2
 8003474:	2b40      	cmp	r3, #64	@ 0x40
 8003476:	d137      	bne.n	80034e8 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003478:	f3ef 8310 	mrs	r3, PRIMASK
 800347c:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 800347e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003480:	2090      	movs	r0, #144	@ 0x90
 8003482:	183a      	adds	r2, r7, r0
 8003484:	6013      	str	r3, [r2, #0]
 8003486:	2301      	movs	r3, #1
 8003488:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800348a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800348c:	f383 8810 	msr	PRIMASK, r3
}
 8003490:	46c0      	nop			@ (mov r8, r8)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	689a      	ldr	r2, [r3, #8]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2140      	movs	r1, #64	@ 0x40
 800349e:	438a      	bics	r2, r1
 80034a0:	609a      	str	r2, [r3, #8]
 80034a2:	183b      	adds	r3, r7, r0
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034aa:	f383 8810 	msr	PRIMASK, r3
}
 80034ae:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d012      	beq.n	80034de <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034bc:	4a14      	ldr	r2, [pc, #80]	@ (8003510 <HAL_UART_IRQHandler+0x2a0>)
 80034be:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034c4:	0018      	movs	r0, r3
 80034c6:	f7fe f975 	bl	80017b4 <HAL_DMA_Abort_IT>
 80034ca:	1e03      	subs	r3, r0, #0
 80034cc:	d01a      	beq.n	8003504 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034d8:	0018      	movs	r0, r3
 80034da:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034dc:	e012      	b.n	8003504 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	0018      	movs	r0, r3
 80034e2:	f000 f9b5 	bl	8003850 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034e6:	e00d      	b.n	8003504 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	0018      	movs	r0, r3
 80034ec:	f000 f9b0 	bl	8003850 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034f0:	e008      	b.n	8003504 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	0018      	movs	r0, r3
 80034f6:	f000 f9ab 	bl	8003850 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2284      	movs	r2, #132	@ 0x84
 80034fe:	2100      	movs	r1, #0
 8003500:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003502:	e187      	b.n	8003814 <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003504:	46c0      	nop			@ (mov r8, r8)
    return;
 8003506:	e185      	b.n	8003814 <HAL_UART_IRQHandler+0x5a4>
 8003508:	0000080f 	.word	0x0000080f
 800350c:	04000120 	.word	0x04000120
 8003510:	080042d3 	.word	0x080042d3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003518:	2b01      	cmp	r3, #1
 800351a:	d000      	beq.n	800351e <HAL_UART_IRQHandler+0x2ae>
 800351c:	e139      	b.n	8003792 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800351e:	23a4      	movs	r3, #164	@ 0xa4
 8003520:	18fb      	adds	r3, r7, r3
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2210      	movs	r2, #16
 8003526:	4013      	ands	r3, r2
 8003528:	d100      	bne.n	800352c <HAL_UART_IRQHandler+0x2bc>
 800352a:	e132      	b.n	8003792 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800352c:	23a0      	movs	r3, #160	@ 0xa0
 800352e:	18fb      	adds	r3, r7, r3
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	2210      	movs	r2, #16
 8003534:	4013      	ands	r3, r2
 8003536:	d100      	bne.n	800353a <HAL_UART_IRQHandler+0x2ca>
 8003538:	e12b      	b.n	8003792 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2210      	movs	r2, #16
 8003540:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	2240      	movs	r2, #64	@ 0x40
 800354a:	4013      	ands	r3, r2
 800354c:	2b40      	cmp	r3, #64	@ 0x40
 800354e:	d000      	beq.n	8003552 <HAL_UART_IRQHandler+0x2e2>
 8003550:	e09f      	b.n	8003692 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	685a      	ldr	r2, [r3, #4]
 800355a:	217e      	movs	r1, #126	@ 0x7e
 800355c:	187b      	adds	r3, r7, r1
 800355e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003560:	187b      	adds	r3, r7, r1
 8003562:	881b      	ldrh	r3, [r3, #0]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d100      	bne.n	800356a <HAL_UART_IRQHandler+0x2fa>
 8003568:	e156      	b.n	8003818 <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2258      	movs	r2, #88	@ 0x58
 800356e:	5a9b      	ldrh	r3, [r3, r2]
 8003570:	187a      	adds	r2, r7, r1
 8003572:	8812      	ldrh	r2, [r2, #0]
 8003574:	429a      	cmp	r2, r3
 8003576:	d300      	bcc.n	800357a <HAL_UART_IRQHandler+0x30a>
 8003578:	e14e      	b.n	8003818 <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	187a      	adds	r2, r7, r1
 800357e:	215a      	movs	r1, #90	@ 0x5a
 8003580:	8812      	ldrh	r2, [r2, #0]
 8003582:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003588:	699b      	ldr	r3, [r3, #24]
 800358a:	2b20      	cmp	r3, #32
 800358c:	d06f      	beq.n	800366e <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800358e:	f3ef 8310 	mrs	r3, PRIMASK
 8003592:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8003594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003596:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003598:	2301      	movs	r3, #1
 800359a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800359c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800359e:	f383 8810 	msr	PRIMASK, r3
}
 80035a2:	46c0      	nop			@ (mov r8, r8)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	499e      	ldr	r1, [pc, #632]	@ (8003828 <HAL_UART_IRQHandler+0x5b8>)
 80035b0:	400a      	ands	r2, r1
 80035b2:	601a      	str	r2, [r3, #0]
 80035b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035ba:	f383 8810 	msr	PRIMASK, r3
}
 80035be:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035c0:	f3ef 8310 	mrs	r3, PRIMASK
 80035c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80035c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035c8:	677b      	str	r3, [r7, #116]	@ 0x74
 80035ca:	2301      	movs	r3, #1
 80035cc:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035d0:	f383 8810 	msr	PRIMASK, r3
}
 80035d4:	46c0      	nop			@ (mov r8, r8)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689a      	ldr	r2, [r3, #8]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2101      	movs	r1, #1
 80035e2:	438a      	bics	r2, r1
 80035e4:	609a      	str	r2, [r3, #8]
 80035e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035e8:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035ec:	f383 8810 	msr	PRIMASK, r3
}
 80035f0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035f2:	f3ef 8310 	mrs	r3, PRIMASK
 80035f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80035f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035fa:	673b      	str	r3, [r7, #112]	@ 0x70
 80035fc:	2301      	movs	r3, #1
 80035fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003600:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003602:	f383 8810 	msr	PRIMASK, r3
}
 8003606:	46c0      	nop			@ (mov r8, r8)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689a      	ldr	r2, [r3, #8]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	2140      	movs	r1, #64	@ 0x40
 8003614:	438a      	bics	r2, r1
 8003616:	609a      	str	r2, [r3, #8]
 8003618:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800361a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800361c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800361e:	f383 8810 	msr	PRIMASK, r3
}
 8003622:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2280      	movs	r2, #128	@ 0x80
 8003628:	2120      	movs	r1, #32
 800362a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003632:	f3ef 8310 	mrs	r3, PRIMASK
 8003636:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8003638:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800363a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800363c:	2301      	movs	r3, #1
 800363e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003640:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003642:	f383 8810 	msr	PRIMASK, r3
}
 8003646:	46c0      	nop			@ (mov r8, r8)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2110      	movs	r1, #16
 8003654:	438a      	bics	r2, r1
 8003656:	601a      	str	r2, [r3, #0]
 8003658:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800365a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800365c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800365e:	f383 8810 	msr	PRIMASK, r3
}
 8003662:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003668:	0018      	movs	r0, r3
 800366a:	f7fe f86b 	bl	8001744 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2202      	movs	r2, #2
 8003672:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2258      	movs	r2, #88	@ 0x58
 8003678:	5a9a      	ldrh	r2, [r3, r2]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	215a      	movs	r1, #90	@ 0x5a
 800367e:	5a5b      	ldrh	r3, [r3, r1]
 8003680:	b29b      	uxth	r3, r3
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	b29a      	uxth	r2, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	0011      	movs	r1, r2
 800368a:	0018      	movs	r0, r3
 800368c:	f000 f8e8 	bl	8003860 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003690:	e0c2      	b.n	8003818 <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2258      	movs	r2, #88	@ 0x58
 8003696:	5a99      	ldrh	r1, [r3, r2]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	225a      	movs	r2, #90	@ 0x5a
 800369c:	5a9b      	ldrh	r3, [r3, r2]
 800369e:	b29a      	uxth	r2, r3
 80036a0:	208e      	movs	r0, #142	@ 0x8e
 80036a2:	183b      	adds	r3, r7, r0
 80036a4:	1a8a      	subs	r2, r1, r2
 80036a6:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	225a      	movs	r2, #90	@ 0x5a
 80036ac:	5a9b      	ldrh	r3, [r3, r2]
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d100      	bne.n	80036b6 <HAL_UART_IRQHandler+0x446>
 80036b4:	e0b2      	b.n	800381c <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 80036b6:	183b      	adds	r3, r7, r0
 80036b8:	881b      	ldrh	r3, [r3, #0]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d100      	bne.n	80036c0 <HAL_UART_IRQHandler+0x450>
 80036be:	e0ad      	b.n	800381c <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036c0:	f3ef 8310 	mrs	r3, PRIMASK
 80036c4:	60fb      	str	r3, [r7, #12]
  return(result);
 80036c6:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036c8:	2488      	movs	r4, #136	@ 0x88
 80036ca:	193a      	adds	r2, r7, r4
 80036cc:	6013      	str	r3, [r2, #0]
 80036ce:	2301      	movs	r3, #1
 80036d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	f383 8810 	msr	PRIMASK, r3
}
 80036d8:	46c0      	nop			@ (mov r8, r8)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4951      	ldr	r1, [pc, #324]	@ (800382c <HAL_UART_IRQHandler+0x5bc>)
 80036e6:	400a      	ands	r2, r1
 80036e8:	601a      	str	r2, [r3, #0]
 80036ea:	193b      	adds	r3, r7, r4
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	f383 8810 	msr	PRIMASK, r3
}
 80036f6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036f8:	f3ef 8310 	mrs	r3, PRIMASK
 80036fc:	61bb      	str	r3, [r7, #24]
  return(result);
 80036fe:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003700:	2484      	movs	r4, #132	@ 0x84
 8003702:	193a      	adds	r2, r7, r4
 8003704:	6013      	str	r3, [r2, #0]
 8003706:	2301      	movs	r3, #1
 8003708:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	f383 8810 	msr	PRIMASK, r3
}
 8003710:	46c0      	nop			@ (mov r8, r8)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689a      	ldr	r2, [r3, #8]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2101      	movs	r1, #1
 800371e:	438a      	bics	r2, r1
 8003720:	609a      	str	r2, [r3, #8]
 8003722:	193b      	adds	r3, r7, r4
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003728:	6a3b      	ldr	r3, [r7, #32]
 800372a:	f383 8810 	msr	PRIMASK, r3
}
 800372e:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2280      	movs	r2, #128	@ 0x80
 8003734:	2120      	movs	r1, #32
 8003736:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003744:	f3ef 8310 	mrs	r3, PRIMASK
 8003748:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800374a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800374c:	2480      	movs	r4, #128	@ 0x80
 800374e:	193a      	adds	r2, r7, r4
 8003750:	6013      	str	r3, [r2, #0]
 8003752:	2301      	movs	r3, #1
 8003754:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003758:	f383 8810 	msr	PRIMASK, r3
}
 800375c:	46c0      	nop			@ (mov r8, r8)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2110      	movs	r1, #16
 800376a:	438a      	bics	r2, r1
 800376c:	601a      	str	r2, [r3, #0]
 800376e:	193b      	adds	r3, r7, r4
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003776:	f383 8810 	msr	PRIMASK, r3
}
 800377a:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2202      	movs	r2, #2
 8003780:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003782:	183b      	adds	r3, r7, r0
 8003784:	881a      	ldrh	r2, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	0011      	movs	r1, r2
 800378a:	0018      	movs	r0, r3
 800378c:	f000 f868 	bl	8003860 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003790:	e044      	b.n	800381c <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003792:	23a4      	movs	r3, #164	@ 0xa4
 8003794:	18fb      	adds	r3, r7, r3
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	2380      	movs	r3, #128	@ 0x80
 800379a:	035b      	lsls	r3, r3, #13
 800379c:	4013      	ands	r3, r2
 800379e:	d010      	beq.n	80037c2 <HAL_UART_IRQHandler+0x552>
 80037a0:	239c      	movs	r3, #156	@ 0x9c
 80037a2:	18fb      	adds	r3, r7, r3
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	2380      	movs	r3, #128	@ 0x80
 80037a8:	03db      	lsls	r3, r3, #15
 80037aa:	4013      	ands	r3, r2
 80037ac:	d009      	beq.n	80037c2 <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2280      	movs	r2, #128	@ 0x80
 80037b4:	0352      	lsls	r2, r2, #13
 80037b6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	0018      	movs	r0, r3
 80037bc:	f000 fdcb 	bl	8004356 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80037c0:	e02f      	b.n	8003822 <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80037c2:	23a4      	movs	r3, #164	@ 0xa4
 80037c4:	18fb      	adds	r3, r7, r3
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	2280      	movs	r2, #128	@ 0x80
 80037ca:	4013      	ands	r3, r2
 80037cc:	d00f      	beq.n	80037ee <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80037ce:	23a0      	movs	r3, #160	@ 0xa0
 80037d0:	18fb      	adds	r3, r7, r3
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2280      	movs	r2, #128	@ 0x80
 80037d6:	4013      	ands	r3, r2
 80037d8:	d009      	beq.n	80037ee <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d01e      	beq.n	8003820 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	0010      	movs	r0, r2
 80037ea:	4798      	blx	r3
    }
    return;
 80037ec:	e018      	b.n	8003820 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80037ee:	23a4      	movs	r3, #164	@ 0xa4
 80037f0:	18fb      	adds	r3, r7, r3
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2240      	movs	r2, #64	@ 0x40
 80037f6:	4013      	ands	r3, r2
 80037f8:	d013      	beq.n	8003822 <HAL_UART_IRQHandler+0x5b2>
 80037fa:	23a0      	movs	r3, #160	@ 0xa0
 80037fc:	18fb      	adds	r3, r7, r3
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	2240      	movs	r2, #64	@ 0x40
 8003802:	4013      	ands	r3, r2
 8003804:	d00d      	beq.n	8003822 <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	0018      	movs	r0, r3
 800380a:	f000 fd79 	bl	8004300 <UART_EndTransmit_IT>
    return;
 800380e:	e008      	b.n	8003822 <HAL_UART_IRQHandler+0x5b2>
      return;
 8003810:	46c0      	nop			@ (mov r8, r8)
 8003812:	e006      	b.n	8003822 <HAL_UART_IRQHandler+0x5b2>
    return;
 8003814:	46c0      	nop			@ (mov r8, r8)
 8003816:	e004      	b.n	8003822 <HAL_UART_IRQHandler+0x5b2>
      return;
 8003818:	46c0      	nop			@ (mov r8, r8)
 800381a:	e002      	b.n	8003822 <HAL_UART_IRQHandler+0x5b2>
      return;
 800381c:	46c0      	nop			@ (mov r8, r8)
 800381e:	e000      	b.n	8003822 <HAL_UART_IRQHandler+0x5b2>
    return;
 8003820:	46c0      	nop			@ (mov r8, r8)
  }

}
 8003822:	46bd      	mov	sp, r7
 8003824:	b02b      	add	sp, #172	@ 0xac
 8003826:	bd90      	pop	{r4, r7, pc}
 8003828:	fffffeff 	.word	0xfffffeff
 800382c:	fffffedf 	.word	0xfffffedf

08003830 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003838:	46c0      	nop			@ (mov r8, r8)
 800383a:	46bd      	mov	sp, r7
 800383c:	b002      	add	sp, #8
 800383e:	bd80      	pop	{r7, pc}

08003840 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003848:	46c0      	nop			@ (mov r8, r8)
 800384a:	46bd      	mov	sp, r7
 800384c:	b002      	add	sp, #8
 800384e:	bd80      	pop	{r7, pc}

08003850 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003858:	46c0      	nop			@ (mov r8, r8)
 800385a:	46bd      	mov	sp, r7
 800385c:	b002      	add	sp, #8
 800385e:	bd80      	pop	{r7, pc}

08003860 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	000a      	movs	r2, r1
 800386a:	1cbb      	adds	r3, r7, #2
 800386c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800386e:	46c0      	nop			@ (mov r8, r8)
 8003870:	46bd      	mov	sp, r7
 8003872:	b002      	add	sp, #8
 8003874:	bd80      	pop	{r7, pc}
	...

08003878 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b088      	sub	sp, #32
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003880:	231e      	movs	r3, #30
 8003882:	18fb      	adds	r3, r7, r3
 8003884:	2200      	movs	r2, #0
 8003886:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	689a      	ldr	r2, [r3, #8]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	691b      	ldr	r3, [r3, #16]
 8003890:	431a      	orrs	r2, r3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	695b      	ldr	r3, [r3, #20]
 8003896:	431a      	orrs	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	69db      	ldr	r3, [r3, #28]
 800389c:	4313      	orrs	r3, r2
 800389e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a8d      	ldr	r2, [pc, #564]	@ (8003adc <UART_SetConfig+0x264>)
 80038a8:	4013      	ands	r3, r2
 80038aa:	0019      	movs	r1, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	697a      	ldr	r2, [r7, #20]
 80038b2:	430a      	orrs	r2, r1
 80038b4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	4a88      	ldr	r2, [pc, #544]	@ (8003ae0 <UART_SetConfig+0x268>)
 80038be:	4013      	ands	r3, r2
 80038c0:	0019      	movs	r1, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	68da      	ldr	r2, [r3, #12]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6a1b      	ldr	r3, [r3, #32]
 80038d8:	697a      	ldr	r2, [r7, #20]
 80038da:	4313      	orrs	r3, r2
 80038dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	4a7f      	ldr	r2, [pc, #508]	@ (8003ae4 <UART_SetConfig+0x26c>)
 80038e6:	4013      	ands	r3, r2
 80038e8:	0019      	movs	r1, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	697a      	ldr	r2, [r7, #20]
 80038f0:	430a      	orrs	r2, r1
 80038f2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a7b      	ldr	r2, [pc, #492]	@ (8003ae8 <UART_SetConfig+0x270>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d127      	bne.n	800394e <UART_SetConfig+0xd6>
 80038fe:	4b7b      	ldr	r3, [pc, #492]	@ (8003aec <UART_SetConfig+0x274>)
 8003900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003902:	2203      	movs	r2, #3
 8003904:	4013      	ands	r3, r2
 8003906:	2b03      	cmp	r3, #3
 8003908:	d00d      	beq.n	8003926 <UART_SetConfig+0xae>
 800390a:	d81b      	bhi.n	8003944 <UART_SetConfig+0xcc>
 800390c:	2b02      	cmp	r3, #2
 800390e:	d014      	beq.n	800393a <UART_SetConfig+0xc2>
 8003910:	d818      	bhi.n	8003944 <UART_SetConfig+0xcc>
 8003912:	2b00      	cmp	r3, #0
 8003914:	d002      	beq.n	800391c <UART_SetConfig+0xa4>
 8003916:	2b01      	cmp	r3, #1
 8003918:	d00a      	beq.n	8003930 <UART_SetConfig+0xb8>
 800391a:	e013      	b.n	8003944 <UART_SetConfig+0xcc>
 800391c:	231f      	movs	r3, #31
 800391e:	18fb      	adds	r3, r7, r3
 8003920:	2200      	movs	r2, #0
 8003922:	701a      	strb	r2, [r3, #0]
 8003924:	e021      	b.n	800396a <UART_SetConfig+0xf2>
 8003926:	231f      	movs	r3, #31
 8003928:	18fb      	adds	r3, r7, r3
 800392a:	2202      	movs	r2, #2
 800392c:	701a      	strb	r2, [r3, #0]
 800392e:	e01c      	b.n	800396a <UART_SetConfig+0xf2>
 8003930:	231f      	movs	r3, #31
 8003932:	18fb      	adds	r3, r7, r3
 8003934:	2204      	movs	r2, #4
 8003936:	701a      	strb	r2, [r3, #0]
 8003938:	e017      	b.n	800396a <UART_SetConfig+0xf2>
 800393a:	231f      	movs	r3, #31
 800393c:	18fb      	adds	r3, r7, r3
 800393e:	2208      	movs	r2, #8
 8003940:	701a      	strb	r2, [r3, #0]
 8003942:	e012      	b.n	800396a <UART_SetConfig+0xf2>
 8003944:	231f      	movs	r3, #31
 8003946:	18fb      	adds	r3, r7, r3
 8003948:	2210      	movs	r2, #16
 800394a:	701a      	strb	r2, [r3, #0]
 800394c:	e00d      	b.n	800396a <UART_SetConfig+0xf2>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a67      	ldr	r2, [pc, #412]	@ (8003af0 <UART_SetConfig+0x278>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d104      	bne.n	8003962 <UART_SetConfig+0xea>
 8003958:	231f      	movs	r3, #31
 800395a:	18fb      	adds	r3, r7, r3
 800395c:	2200      	movs	r2, #0
 800395e:	701a      	strb	r2, [r3, #0]
 8003960:	e003      	b.n	800396a <UART_SetConfig+0xf2>
 8003962:	231f      	movs	r3, #31
 8003964:	18fb      	adds	r3, r7, r3
 8003966:	2210      	movs	r2, #16
 8003968:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	69da      	ldr	r2, [r3, #28]
 800396e:	2380      	movs	r3, #128	@ 0x80
 8003970:	021b      	lsls	r3, r3, #8
 8003972:	429a      	cmp	r2, r3
 8003974:	d15c      	bne.n	8003a30 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8003976:	231f      	movs	r3, #31
 8003978:	18fb      	adds	r3, r7, r3
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	2b08      	cmp	r3, #8
 800397e:	d015      	beq.n	80039ac <UART_SetConfig+0x134>
 8003980:	dc18      	bgt.n	80039b4 <UART_SetConfig+0x13c>
 8003982:	2b04      	cmp	r3, #4
 8003984:	d00d      	beq.n	80039a2 <UART_SetConfig+0x12a>
 8003986:	dc15      	bgt.n	80039b4 <UART_SetConfig+0x13c>
 8003988:	2b00      	cmp	r3, #0
 800398a:	d002      	beq.n	8003992 <UART_SetConfig+0x11a>
 800398c:	2b02      	cmp	r3, #2
 800398e:	d005      	beq.n	800399c <UART_SetConfig+0x124>
 8003990:	e010      	b.n	80039b4 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003992:	f7fe fe15 	bl	80025c0 <HAL_RCC_GetPCLK1Freq>
 8003996:	0003      	movs	r3, r0
 8003998:	61bb      	str	r3, [r7, #24]
        break;
 800399a:	e012      	b.n	80039c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800399c:	4b55      	ldr	r3, [pc, #340]	@ (8003af4 <UART_SetConfig+0x27c>)
 800399e:	61bb      	str	r3, [r7, #24]
        break;
 80039a0:	e00f      	b.n	80039c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039a2:	f7fe fdad 	bl	8002500 <HAL_RCC_GetSysClockFreq>
 80039a6:	0003      	movs	r3, r0
 80039a8:	61bb      	str	r3, [r7, #24]
        break;
 80039aa:	e00a      	b.n	80039c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039ac:	2380      	movs	r3, #128	@ 0x80
 80039ae:	021b      	lsls	r3, r3, #8
 80039b0:	61bb      	str	r3, [r7, #24]
        break;
 80039b2:	e006      	b.n	80039c2 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80039b4:	2300      	movs	r3, #0
 80039b6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80039b8:	231e      	movs	r3, #30
 80039ba:	18fb      	adds	r3, r7, r3
 80039bc:	2201      	movs	r2, #1
 80039be:	701a      	strb	r2, [r3, #0]
        break;
 80039c0:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80039c2:	69bb      	ldr	r3, [r7, #24]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d100      	bne.n	80039ca <UART_SetConfig+0x152>
 80039c8:	e07a      	b.n	8003ac0 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	005a      	lsls	r2, r3, #1
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	085b      	lsrs	r3, r3, #1
 80039d4:	18d2      	adds	r2, r2, r3
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	0019      	movs	r1, r3
 80039dc:	0010      	movs	r0, r2
 80039de:	f7fc fb9d 	bl	800011c <__udivsi3>
 80039e2:	0003      	movs	r3, r0
 80039e4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	2b0f      	cmp	r3, #15
 80039ea:	d91c      	bls.n	8003a26 <UART_SetConfig+0x1ae>
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	2380      	movs	r3, #128	@ 0x80
 80039f0:	025b      	lsls	r3, r3, #9
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d217      	bcs.n	8003a26 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	b29a      	uxth	r2, r3
 80039fa:	200e      	movs	r0, #14
 80039fc:	183b      	adds	r3, r7, r0
 80039fe:	210f      	movs	r1, #15
 8003a00:	438a      	bics	r2, r1
 8003a02:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	085b      	lsrs	r3, r3, #1
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	2207      	movs	r2, #7
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	b299      	uxth	r1, r3
 8003a10:	183b      	adds	r3, r7, r0
 8003a12:	183a      	adds	r2, r7, r0
 8003a14:	8812      	ldrh	r2, [r2, #0]
 8003a16:	430a      	orrs	r2, r1
 8003a18:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	183a      	adds	r2, r7, r0
 8003a20:	8812      	ldrh	r2, [r2, #0]
 8003a22:	60da      	str	r2, [r3, #12]
 8003a24:	e04c      	b.n	8003ac0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003a26:	231e      	movs	r3, #30
 8003a28:	18fb      	adds	r3, r7, r3
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	701a      	strb	r2, [r3, #0]
 8003a2e:	e047      	b.n	8003ac0 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003a30:	231f      	movs	r3, #31
 8003a32:	18fb      	adds	r3, r7, r3
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	2b08      	cmp	r3, #8
 8003a38:	d015      	beq.n	8003a66 <UART_SetConfig+0x1ee>
 8003a3a:	dc18      	bgt.n	8003a6e <UART_SetConfig+0x1f6>
 8003a3c:	2b04      	cmp	r3, #4
 8003a3e:	d00d      	beq.n	8003a5c <UART_SetConfig+0x1e4>
 8003a40:	dc15      	bgt.n	8003a6e <UART_SetConfig+0x1f6>
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d002      	beq.n	8003a4c <UART_SetConfig+0x1d4>
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d005      	beq.n	8003a56 <UART_SetConfig+0x1de>
 8003a4a:	e010      	b.n	8003a6e <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a4c:	f7fe fdb8 	bl	80025c0 <HAL_RCC_GetPCLK1Freq>
 8003a50:	0003      	movs	r3, r0
 8003a52:	61bb      	str	r3, [r7, #24]
        break;
 8003a54:	e012      	b.n	8003a7c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a56:	4b27      	ldr	r3, [pc, #156]	@ (8003af4 <UART_SetConfig+0x27c>)
 8003a58:	61bb      	str	r3, [r7, #24]
        break;
 8003a5a:	e00f      	b.n	8003a7c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a5c:	f7fe fd50 	bl	8002500 <HAL_RCC_GetSysClockFreq>
 8003a60:	0003      	movs	r3, r0
 8003a62:	61bb      	str	r3, [r7, #24]
        break;
 8003a64:	e00a      	b.n	8003a7c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a66:	2380      	movs	r3, #128	@ 0x80
 8003a68:	021b      	lsls	r3, r3, #8
 8003a6a:	61bb      	str	r3, [r7, #24]
        break;
 8003a6c:	e006      	b.n	8003a7c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003a72:	231e      	movs	r3, #30
 8003a74:	18fb      	adds	r3, r7, r3
 8003a76:	2201      	movs	r2, #1
 8003a78:	701a      	strb	r2, [r3, #0]
        break;
 8003a7a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d01e      	beq.n	8003ac0 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	085a      	lsrs	r2, r3, #1
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	18d2      	adds	r2, r2, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	0019      	movs	r1, r3
 8003a92:	0010      	movs	r0, r2
 8003a94:	f7fc fb42 	bl	800011c <__udivsi3>
 8003a98:	0003      	movs	r3, r0
 8003a9a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	2b0f      	cmp	r3, #15
 8003aa0:	d90a      	bls.n	8003ab8 <UART_SetConfig+0x240>
 8003aa2:	693a      	ldr	r2, [r7, #16]
 8003aa4:	2380      	movs	r3, #128	@ 0x80
 8003aa6:	025b      	lsls	r3, r3, #9
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d205      	bcs.n	8003ab8 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	b29a      	uxth	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	60da      	str	r2, [r3, #12]
 8003ab6:	e003      	b.n	8003ac0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003ab8:	231e      	movs	r3, #30
 8003aba:	18fb      	adds	r3, r7, r3
 8003abc:	2201      	movs	r2, #1
 8003abe:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003acc:	231e      	movs	r3, #30
 8003ace:	18fb      	adds	r3, r7, r3
 8003ad0:	781b      	ldrb	r3, [r3, #0]
}
 8003ad2:	0018      	movs	r0, r3
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	b008      	add	sp, #32
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	46c0      	nop			@ (mov r8, r8)
 8003adc:	ffff69f3 	.word	0xffff69f3
 8003ae0:	ffffcfff 	.word	0xffffcfff
 8003ae4:	fffff4ff 	.word	0xfffff4ff
 8003ae8:	40013800 	.word	0x40013800
 8003aec:	40021000 	.word	0x40021000
 8003af0:	40004400 	.word	0x40004400
 8003af4:	007a1200 	.word	0x007a1200

08003af8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b04:	2208      	movs	r2, #8
 8003b06:	4013      	ands	r3, r2
 8003b08:	d00b      	beq.n	8003b22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	4a4a      	ldr	r2, [pc, #296]	@ (8003c3c <UART_AdvFeatureConfig+0x144>)
 8003b12:	4013      	ands	r3, r2
 8003b14:	0019      	movs	r1, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	430a      	orrs	r2, r1
 8003b20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b26:	2201      	movs	r2, #1
 8003b28:	4013      	ands	r3, r2
 8003b2a:	d00b      	beq.n	8003b44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	4a43      	ldr	r2, [pc, #268]	@ (8003c40 <UART_AdvFeatureConfig+0x148>)
 8003b34:	4013      	ands	r3, r2
 8003b36:	0019      	movs	r1, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	430a      	orrs	r2, r1
 8003b42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b48:	2202      	movs	r2, #2
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	d00b      	beq.n	8003b66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	4a3b      	ldr	r2, [pc, #236]	@ (8003c44 <UART_AdvFeatureConfig+0x14c>)
 8003b56:	4013      	ands	r3, r2
 8003b58:	0019      	movs	r1, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	430a      	orrs	r2, r1
 8003b64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b6a:	2204      	movs	r2, #4
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	d00b      	beq.n	8003b88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	4a34      	ldr	r2, [pc, #208]	@ (8003c48 <UART_AdvFeatureConfig+0x150>)
 8003b78:	4013      	ands	r3, r2
 8003b7a:	0019      	movs	r1, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	430a      	orrs	r2, r1
 8003b86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8c:	2210      	movs	r2, #16
 8003b8e:	4013      	ands	r3, r2
 8003b90:	d00b      	beq.n	8003baa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	4a2c      	ldr	r2, [pc, #176]	@ (8003c4c <UART_AdvFeatureConfig+0x154>)
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	0019      	movs	r1, r3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	430a      	orrs	r2, r1
 8003ba8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bae:	2220      	movs	r2, #32
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	d00b      	beq.n	8003bcc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	4a25      	ldr	r2, [pc, #148]	@ (8003c50 <UART_AdvFeatureConfig+0x158>)
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	0019      	movs	r1, r3
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	430a      	orrs	r2, r1
 8003bca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd0:	2240      	movs	r2, #64	@ 0x40
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	d01d      	beq.n	8003c12 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	4a1d      	ldr	r2, [pc, #116]	@ (8003c54 <UART_AdvFeatureConfig+0x15c>)
 8003bde:	4013      	ands	r3, r2
 8003be0:	0019      	movs	r1, r3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	430a      	orrs	r2, r1
 8003bec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003bf2:	2380      	movs	r3, #128	@ 0x80
 8003bf4:	035b      	lsls	r3, r3, #13
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d10b      	bne.n	8003c12 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	4a15      	ldr	r2, [pc, #84]	@ (8003c58 <UART_AdvFeatureConfig+0x160>)
 8003c02:	4013      	ands	r3, r2
 8003c04:	0019      	movs	r1, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	430a      	orrs	r2, r1
 8003c10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c16:	2280      	movs	r2, #128	@ 0x80
 8003c18:	4013      	ands	r3, r2
 8003c1a:	d00b      	beq.n	8003c34 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	4a0e      	ldr	r2, [pc, #56]	@ (8003c5c <UART_AdvFeatureConfig+0x164>)
 8003c24:	4013      	ands	r3, r2
 8003c26:	0019      	movs	r1, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	430a      	orrs	r2, r1
 8003c32:	605a      	str	r2, [r3, #4]
  }
}
 8003c34:	46c0      	nop			@ (mov r8, r8)
 8003c36:	46bd      	mov	sp, r7
 8003c38:	b002      	add	sp, #8
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	ffff7fff 	.word	0xffff7fff
 8003c40:	fffdffff 	.word	0xfffdffff
 8003c44:	fffeffff 	.word	0xfffeffff
 8003c48:	fffbffff 	.word	0xfffbffff
 8003c4c:	ffffefff 	.word	0xffffefff
 8003c50:	ffffdfff 	.word	0xffffdfff
 8003c54:	ffefffff 	.word	0xffefffff
 8003c58:	ff9fffff 	.word	0xff9fffff
 8003c5c:	fff7ffff 	.word	0xfff7ffff

08003c60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b092      	sub	sp, #72	@ 0x48
 8003c64:	af02      	add	r7, sp, #8
 8003c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2284      	movs	r2, #132	@ 0x84
 8003c6c:	2100      	movs	r1, #0
 8003c6e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003c70:	f7fd fbd2 	bl	8001418 <HAL_GetTick>
 8003c74:	0003      	movs	r3, r0
 8003c76:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2208      	movs	r2, #8
 8003c80:	4013      	ands	r3, r2
 8003c82:	2b08      	cmp	r3, #8
 8003c84:	d12c      	bne.n	8003ce0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c88:	2280      	movs	r2, #128	@ 0x80
 8003c8a:	0391      	lsls	r1, r2, #14
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	4a46      	ldr	r2, [pc, #280]	@ (8003da8 <UART_CheckIdleState+0x148>)
 8003c90:	9200      	str	r2, [sp, #0]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f000 f88c 	bl	8003db0 <UART_WaitOnFlagUntilTimeout>
 8003c98:	1e03      	subs	r3, r0, #0
 8003c9a:	d021      	beq.n	8003ce0 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c9c:	f3ef 8310 	mrs	r3, PRIMASK
 8003ca0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003ca4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cac:	f383 8810 	msr	PRIMASK, r3
}
 8003cb0:	46c0      	nop			@ (mov r8, r8)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	2180      	movs	r1, #128	@ 0x80
 8003cbe:	438a      	bics	r2, r1
 8003cc0:	601a      	str	r2, [r3, #0]
 8003cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cc8:	f383 8810 	msr	PRIMASK, r3
}
 8003ccc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2220      	movs	r2, #32
 8003cd2:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2278      	movs	r2, #120	@ 0x78
 8003cd8:	2100      	movs	r1, #0
 8003cda:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e05f      	b.n	8003da0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	2204      	movs	r2, #4
 8003ce8:	4013      	ands	r3, r2
 8003cea:	2b04      	cmp	r3, #4
 8003cec:	d146      	bne.n	8003d7c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003cee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cf0:	2280      	movs	r2, #128	@ 0x80
 8003cf2:	03d1      	lsls	r1, r2, #15
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	4a2c      	ldr	r2, [pc, #176]	@ (8003da8 <UART_CheckIdleState+0x148>)
 8003cf8:	9200      	str	r2, [sp, #0]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f000 f858 	bl	8003db0 <UART_WaitOnFlagUntilTimeout>
 8003d00:	1e03      	subs	r3, r0, #0
 8003d02:	d03b      	beq.n	8003d7c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d04:	f3ef 8310 	mrs	r3, PRIMASK
 8003d08:	60fb      	str	r3, [r7, #12]
  return(result);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d0e:	2301      	movs	r3, #1
 8003d10:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	f383 8810 	msr	PRIMASK, r3
}
 8003d18:	46c0      	nop			@ (mov r8, r8)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4921      	ldr	r1, [pc, #132]	@ (8003dac <UART_CheckIdleState+0x14c>)
 8003d26:	400a      	ands	r2, r1
 8003d28:	601a      	str	r2, [r3, #0]
 8003d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d2c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	f383 8810 	msr	PRIMASK, r3
}
 8003d34:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d36:	f3ef 8310 	mrs	r3, PRIMASK
 8003d3a:	61bb      	str	r3, [r7, #24]
  return(result);
 8003d3c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d3e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d40:	2301      	movs	r3, #1
 8003d42:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	f383 8810 	msr	PRIMASK, r3
}
 8003d4a:	46c0      	nop			@ (mov r8, r8)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	689a      	ldr	r2, [r3, #8]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2101      	movs	r1, #1
 8003d58:	438a      	bics	r2, r1
 8003d5a:	609a      	str	r2, [r3, #8]
 8003d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d5e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d60:	6a3b      	ldr	r3, [r7, #32]
 8003d62:	f383 8810 	msr	PRIMASK, r3
}
 8003d66:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2280      	movs	r2, #128	@ 0x80
 8003d6c:	2120      	movs	r1, #32
 8003d6e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2278      	movs	r2, #120	@ 0x78
 8003d74:	2100      	movs	r1, #0
 8003d76:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e011      	b.n	8003da0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2220      	movs	r2, #32
 8003d80:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2280      	movs	r2, #128	@ 0x80
 8003d86:	2120      	movs	r1, #32
 8003d88:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2278      	movs	r2, #120	@ 0x78
 8003d9a:	2100      	movs	r1, #0
 8003d9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d9e:	2300      	movs	r3, #0
}
 8003da0:	0018      	movs	r0, r3
 8003da2:	46bd      	mov	sp, r7
 8003da4:	b010      	add	sp, #64	@ 0x40
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	01ffffff 	.word	0x01ffffff
 8003dac:	fffffedf 	.word	0xfffffedf

08003db0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	60b9      	str	r1, [r7, #8]
 8003dba:	603b      	str	r3, [r7, #0]
 8003dbc:	1dfb      	adds	r3, r7, #7
 8003dbe:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dc0:	e051      	b.n	8003e66 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dc2:	69bb      	ldr	r3, [r7, #24]
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	d04e      	beq.n	8003e66 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dc8:	f7fd fb26 	bl	8001418 <HAL_GetTick>
 8003dcc:	0002      	movs	r2, r0
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d302      	bcc.n	8003dde <UART_WaitOnFlagUntilTimeout+0x2e>
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d101      	bne.n	8003de2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003dde:	2303      	movs	r3, #3
 8003de0:	e051      	b.n	8003e86 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	2204      	movs	r2, #4
 8003dea:	4013      	ands	r3, r2
 8003dec:	d03b      	beq.n	8003e66 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	2b80      	cmp	r3, #128	@ 0x80
 8003df2:	d038      	beq.n	8003e66 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	2b40      	cmp	r3, #64	@ 0x40
 8003df8:	d035      	beq.n	8003e66 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	69db      	ldr	r3, [r3, #28]
 8003e00:	2208      	movs	r2, #8
 8003e02:	4013      	ands	r3, r2
 8003e04:	2b08      	cmp	r3, #8
 8003e06:	d111      	bne.n	8003e2c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2208      	movs	r2, #8
 8003e0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	0018      	movs	r0, r3
 8003e14:	f000 f900 	bl	8004018 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2284      	movs	r2, #132	@ 0x84
 8003e1c:	2108      	movs	r1, #8
 8003e1e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2278      	movs	r2, #120	@ 0x78
 8003e24:	2100      	movs	r1, #0
 8003e26:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e02c      	b.n	8003e86 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	69da      	ldr	r2, [r3, #28]
 8003e32:	2380      	movs	r3, #128	@ 0x80
 8003e34:	011b      	lsls	r3, r3, #4
 8003e36:	401a      	ands	r2, r3
 8003e38:	2380      	movs	r3, #128	@ 0x80
 8003e3a:	011b      	lsls	r3, r3, #4
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d112      	bne.n	8003e66 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2280      	movs	r2, #128	@ 0x80
 8003e46:	0112      	lsls	r2, r2, #4
 8003e48:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	0018      	movs	r0, r3
 8003e4e:	f000 f8e3 	bl	8004018 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2284      	movs	r2, #132	@ 0x84
 8003e56:	2120      	movs	r1, #32
 8003e58:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2278      	movs	r2, #120	@ 0x78
 8003e5e:	2100      	movs	r1, #0
 8003e60:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e00f      	b.n	8003e86 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	69db      	ldr	r3, [r3, #28]
 8003e6c:	68ba      	ldr	r2, [r7, #8]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	68ba      	ldr	r2, [r7, #8]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	425a      	negs	r2, r3
 8003e76:	4153      	adcs	r3, r2
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	001a      	movs	r2, r3
 8003e7c:	1dfb      	adds	r3, r7, #7
 8003e7e:	781b      	ldrb	r3, [r3, #0]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d09e      	beq.n	8003dc2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	0018      	movs	r0, r3
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	b004      	add	sp, #16
 8003e8c:	bd80      	pop	{r7, pc}
	...

08003e90 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b090      	sub	sp, #64	@ 0x40
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	1dbb      	adds	r3, r7, #6
 8003e9c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	68ba      	ldr	r2, [r7, #8]
 8003ea2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	1dba      	adds	r2, r7, #6
 8003ea8:	2158      	movs	r1, #88	@ 0x58
 8003eaa:	8812      	ldrh	r2, [r2, #0]
 8003eac:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2284      	movs	r2, #132	@ 0x84
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2280      	movs	r2, #128	@ 0x80
 8003eba:	2122      	movs	r1, #34	@ 0x22
 8003ebc:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d028      	beq.n	8003f18 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eca:	4a3e      	ldr	r2, [pc, #248]	@ (8003fc4 <UART_Start_Receive_DMA+0x134>)
 8003ecc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ed2:	4a3d      	ldr	r2, [pc, #244]	@ (8003fc8 <UART_Start_Receive_DMA+0x138>)
 8003ed4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eda:	4a3c      	ldr	r2, [pc, #240]	@ (8003fcc <UART_Start_Receive_DMA+0x13c>)
 8003edc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	3324      	adds	r3, #36	@ 0x24
 8003ef0:	0019      	movs	r1, r3
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ef6:	001a      	movs	r2, r3
 8003ef8:	1dbb      	adds	r3, r7, #6
 8003efa:	881b      	ldrh	r3, [r3, #0]
 8003efc:	f7fd fbbc 	bl	8001678 <HAL_DMA_Start_IT>
 8003f00:	1e03      	subs	r3, r0, #0
 8003f02:	d009      	beq.n	8003f18 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2284      	movs	r2, #132	@ 0x84
 8003f08:	2110      	movs	r1, #16
 8003f0a:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2280      	movs	r2, #128	@ 0x80
 8003f10:	2120      	movs	r1, #32
 8003f12:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e050      	b.n	8003fba <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	691b      	ldr	r3, [r3, #16]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d019      	beq.n	8003f54 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f20:	f3ef 8310 	mrs	r3, PRIMASK
 8003f24:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8003f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f30:	f383 8810 	msr	PRIMASK, r3
}
 8003f34:	46c0      	nop			@ (mov r8, r8)
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	2180      	movs	r1, #128	@ 0x80
 8003f42:	0049      	lsls	r1, r1, #1
 8003f44:	430a      	orrs	r2, r1
 8003f46:	601a      	str	r2, [r3, #0]
 8003f48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f4a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f4e:	f383 8810 	msr	PRIMASK, r3
}
 8003f52:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f54:	f3ef 8310 	mrs	r3, PRIMASK
 8003f58:	613b      	str	r3, [r7, #16]
  return(result);
 8003f5a:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f5c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f5e:	2301      	movs	r3, #1
 8003f60:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	f383 8810 	msr	PRIMASK, r3
}
 8003f68:	46c0      	nop			@ (mov r8, r8)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	689a      	ldr	r2, [r3, #8]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2101      	movs	r1, #1
 8003f76:	430a      	orrs	r2, r1
 8003f78:	609a      	str	r2, [r3, #8]
 8003f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f7c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	f383 8810 	msr	PRIMASK, r3
}
 8003f84:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f86:	f3ef 8310 	mrs	r3, PRIMASK
 8003f8a:	61fb      	str	r3, [r7, #28]
  return(result);
 8003f8c:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f90:	2301      	movs	r3, #1
 8003f92:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f94:	6a3b      	ldr	r3, [r7, #32]
 8003f96:	f383 8810 	msr	PRIMASK, r3
}
 8003f9a:	46c0      	nop			@ (mov r8, r8)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	689a      	ldr	r2, [r3, #8]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2140      	movs	r1, #64	@ 0x40
 8003fa8:	430a      	orrs	r2, r1
 8003faa:	609a      	str	r2, [r3, #8]
 8003fac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fae:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb2:	f383 8810 	msr	PRIMASK, r3
}
 8003fb6:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	0018      	movs	r0, r3
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	b010      	add	sp, #64	@ 0x40
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	46c0      	nop			@ (mov r8, r8)
 8003fc4:	080040e1 	.word	0x080040e1
 8003fc8:	0800420d 	.word	0x0800420d
 8003fcc:	0800424f 	.word	0x0800424f

08003fd0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fd8:	f3ef 8310 	mrs	r3, PRIMASK
 8003fdc:	60bb      	str	r3, [r7, #8]
  return(result);
 8003fde:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003fe0:	617b      	str	r3, [r7, #20]
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f383 8810 	msr	PRIMASK, r3
}
 8003fec:	46c0      	nop			@ (mov r8, r8)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	21c0      	movs	r1, #192	@ 0xc0
 8003ffa:	438a      	bics	r2, r1
 8003ffc:	601a      	str	r2, [r3, #0]
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	f383 8810 	msr	PRIMASK, r3
}
 8004008:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2220      	movs	r2, #32
 800400e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8004010:	46c0      	nop			@ (mov r8, r8)
 8004012:	46bd      	mov	sp, r7
 8004014:	b006      	add	sp, #24
 8004016:	bd80      	pop	{r7, pc}

08004018 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b08e      	sub	sp, #56	@ 0x38
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004020:	f3ef 8310 	mrs	r3, PRIMASK
 8004024:	617b      	str	r3, [r7, #20]
  return(result);
 8004026:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004028:	637b      	str	r3, [r7, #52]	@ 0x34
 800402a:	2301      	movs	r3, #1
 800402c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	f383 8810 	msr	PRIMASK, r3
}
 8004034:	46c0      	nop			@ (mov r8, r8)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4926      	ldr	r1, [pc, #152]	@ (80040dc <UART_EndRxTransfer+0xc4>)
 8004042:	400a      	ands	r2, r1
 8004044:	601a      	str	r2, [r3, #0]
 8004046:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004048:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	f383 8810 	msr	PRIMASK, r3
}
 8004050:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004052:	f3ef 8310 	mrs	r3, PRIMASK
 8004056:	623b      	str	r3, [r7, #32]
  return(result);
 8004058:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800405a:	633b      	str	r3, [r7, #48]	@ 0x30
 800405c:	2301      	movs	r3, #1
 800405e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004062:	f383 8810 	msr	PRIMASK, r3
}
 8004066:	46c0      	nop			@ (mov r8, r8)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	689a      	ldr	r2, [r3, #8]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2101      	movs	r1, #1
 8004074:	438a      	bics	r2, r1
 8004076:	609a      	str	r2, [r3, #8]
 8004078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800407a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800407c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800407e:	f383 8810 	msr	PRIMASK, r3
}
 8004082:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004088:	2b01      	cmp	r3, #1
 800408a:	d118      	bne.n	80040be <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800408c:	f3ef 8310 	mrs	r3, PRIMASK
 8004090:	60bb      	str	r3, [r7, #8]
  return(result);
 8004092:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004094:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004096:	2301      	movs	r3, #1
 8004098:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	f383 8810 	msr	PRIMASK, r3
}
 80040a0:	46c0      	nop			@ (mov r8, r8)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2110      	movs	r1, #16
 80040ae:	438a      	bics	r2, r1
 80040b0:	601a      	str	r2, [r3, #0]
 80040b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	f383 8810 	msr	PRIMASK, r3
}
 80040bc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2280      	movs	r2, #128	@ 0x80
 80040c2:	2120      	movs	r1, #32
 80040c4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80040d2:	46c0      	nop			@ (mov r8, r8)
 80040d4:	46bd      	mov	sp, r7
 80040d6:	b00e      	add	sp, #56	@ 0x38
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	46c0      	nop			@ (mov r8, r8)
 80040dc:	fffffedf 	.word	0xfffffedf

080040e0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b094      	sub	sp, #80	@ 0x50
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ec:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	2b20      	cmp	r3, #32
 80040f4:	d06f      	beq.n	80041d6 <UART_DMAReceiveCplt+0xf6>
  {
    huart->RxXferCount = 0U;
 80040f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040f8:	225a      	movs	r2, #90	@ 0x5a
 80040fa:	2100      	movs	r1, #0
 80040fc:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040fe:	f3ef 8310 	mrs	r3, PRIMASK
 8004102:	61bb      	str	r3, [r7, #24]
  return(result);
 8004104:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004106:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004108:	2301      	movs	r3, #1
 800410a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	f383 8810 	msr	PRIMASK, r3
}
 8004112:	46c0      	nop			@ (mov r8, r8)
 8004114:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	493a      	ldr	r1, [pc, #232]	@ (8004208 <UART_DMAReceiveCplt+0x128>)
 8004120:	400a      	ands	r2, r1
 8004122:	601a      	str	r2, [r3, #0]
 8004124:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004126:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004128:	6a3b      	ldr	r3, [r7, #32]
 800412a:	f383 8810 	msr	PRIMASK, r3
}
 800412e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004130:	f3ef 8310 	mrs	r3, PRIMASK
 8004134:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004138:	647b      	str	r3, [r7, #68]	@ 0x44
 800413a:	2301      	movs	r3, #1
 800413c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800413e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004140:	f383 8810 	msr	PRIMASK, r3
}
 8004144:	46c0      	nop			@ (mov r8, r8)
 8004146:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	689a      	ldr	r2, [r3, #8]
 800414c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2101      	movs	r1, #1
 8004152:	438a      	bics	r2, r1
 8004154:	609a      	str	r2, [r3, #8]
 8004156:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004158:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800415a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800415c:	f383 8810 	msr	PRIMASK, r3
}
 8004160:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004162:	f3ef 8310 	mrs	r3, PRIMASK
 8004166:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8004168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800416a:	643b      	str	r3, [r7, #64]	@ 0x40
 800416c:	2301      	movs	r3, #1
 800416e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004170:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004172:	f383 8810 	msr	PRIMASK, r3
}
 8004176:	46c0      	nop			@ (mov r8, r8)
 8004178:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	689a      	ldr	r2, [r3, #8]
 800417e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	2140      	movs	r1, #64	@ 0x40
 8004184:	438a      	bics	r2, r1
 8004186:	609a      	str	r2, [r3, #8]
 8004188:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800418a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800418c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800418e:	f383 8810 	msr	PRIMASK, r3
}
 8004192:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004194:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004196:	2280      	movs	r2, #128	@ 0x80
 8004198:	2120      	movs	r1, #32
 800419a:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800419c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800419e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d118      	bne.n	80041d6 <UART_DMAReceiveCplt+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041a4:	f3ef 8310 	mrs	r3, PRIMASK
 80041a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80041aa:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041ae:	2301      	movs	r3, #1
 80041b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	f383 8810 	msr	PRIMASK, r3
}
 80041b8:	46c0      	nop			@ (mov r8, r8)
 80041ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2110      	movs	r1, #16
 80041c6:	438a      	bics	r2, r1
 80041c8:	601a      	str	r2, [r3, #0]
 80041ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041cc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	f383 8810 	msr	PRIMASK, r3
}
 80041d4:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041d8:	2200      	movs	r2, #0
 80041da:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d108      	bne.n	80041f6 <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80041e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041e6:	2258      	movs	r2, #88	@ 0x58
 80041e8:	5a9a      	ldrh	r2, [r3, r2]
 80041ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041ec:	0011      	movs	r1, r2
 80041ee:	0018      	movs	r0, r3
 80041f0:	f7ff fb36 	bl	8003860 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80041f4:	e003      	b.n	80041fe <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80041f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041f8:	0018      	movs	r0, r3
 80041fa:	f7fc fc0f 	bl	8000a1c <HAL_UART_RxCpltCallback>
}
 80041fe:	46c0      	nop			@ (mov r8, r8)
 8004200:	46bd      	mov	sp, r7
 8004202:	b014      	add	sp, #80	@ 0x50
 8004204:	bd80      	pop	{r7, pc}
 8004206:	46c0      	nop			@ (mov r8, r8)
 8004208:	fffffeff 	.word	0xfffffeff

0800420c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004218:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2201      	movs	r2, #1
 800421e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004224:	2b01      	cmp	r3, #1
 8004226:	d10a      	bne.n	800423e <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2258      	movs	r2, #88	@ 0x58
 800422c:	5a9b      	ldrh	r3, [r3, r2]
 800422e:	085b      	lsrs	r3, r3, #1
 8004230:	b29a      	uxth	r2, r3
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	0011      	movs	r1, r2
 8004236:	0018      	movs	r0, r3
 8004238:	f7ff fb12 	bl	8003860 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800423c:	e003      	b.n	8004246 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	0018      	movs	r0, r3
 8004242:	f7ff fafd 	bl	8003840 <HAL_UART_RxHalfCpltCallback>
}
 8004246:	46c0      	nop			@ (mov r8, r8)
 8004248:	46bd      	mov	sp, r7
 800424a:	b004      	add	sp, #16
 800424c:	bd80      	pop	{r7, pc}

0800424e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800424e:	b580      	push	{r7, lr}
 8004250:	b086      	sub	sp, #24
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004260:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	2280      	movs	r2, #128	@ 0x80
 8004266:	589b      	ldr	r3, [r3, r2]
 8004268:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	2280      	movs	r2, #128	@ 0x80
 8004272:	4013      	ands	r3, r2
 8004274:	2b80      	cmp	r3, #128	@ 0x80
 8004276:	d10a      	bne.n	800428e <UART_DMAError+0x40>
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	2b21      	cmp	r3, #33	@ 0x21
 800427c:	d107      	bne.n	800428e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	2252      	movs	r2, #82	@ 0x52
 8004282:	2100      	movs	r1, #0
 8004284:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	0018      	movs	r0, r3
 800428a:	f7ff fea1 	bl	8003fd0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	2240      	movs	r2, #64	@ 0x40
 8004296:	4013      	ands	r3, r2
 8004298:	2b40      	cmp	r3, #64	@ 0x40
 800429a:	d10a      	bne.n	80042b2 <UART_DMAError+0x64>
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2b22      	cmp	r3, #34	@ 0x22
 80042a0:	d107      	bne.n	80042b2 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	225a      	movs	r2, #90	@ 0x5a
 80042a6:	2100      	movs	r1, #0
 80042a8:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	0018      	movs	r0, r3
 80042ae:	f7ff feb3 	bl	8004018 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	2284      	movs	r2, #132	@ 0x84
 80042b6:	589b      	ldr	r3, [r3, r2]
 80042b8:	2210      	movs	r2, #16
 80042ba:	431a      	orrs	r2, r3
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	2184      	movs	r1, #132	@ 0x84
 80042c0:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	0018      	movs	r0, r3
 80042c6:	f7ff fac3 	bl	8003850 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042ca:	46c0      	nop			@ (mov r8, r8)
 80042cc:	46bd      	mov	sp, r7
 80042ce:	b006      	add	sp, #24
 80042d0:	bd80      	pop	{r7, pc}

080042d2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80042d2:	b580      	push	{r7, lr}
 80042d4:	b084      	sub	sp, #16
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042de:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	225a      	movs	r2, #90	@ 0x5a
 80042e4:	2100      	movs	r1, #0
 80042e6:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2252      	movs	r2, #82	@ 0x52
 80042ec:	2100      	movs	r1, #0
 80042ee:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	0018      	movs	r0, r3
 80042f4:	f7ff faac 	bl	8003850 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042f8:	46c0      	nop			@ (mov r8, r8)
 80042fa:	46bd      	mov	sp, r7
 80042fc:	b004      	add	sp, #16
 80042fe:	bd80      	pop	{r7, pc}

08004300 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b086      	sub	sp, #24
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004308:	f3ef 8310 	mrs	r3, PRIMASK
 800430c:	60bb      	str	r3, [r7, #8]
  return(result);
 800430e:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004310:	617b      	str	r3, [r7, #20]
 8004312:	2301      	movs	r3, #1
 8004314:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f383 8810 	msr	PRIMASK, r3
}
 800431c:	46c0      	nop			@ (mov r8, r8)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2140      	movs	r1, #64	@ 0x40
 800432a:	438a      	bics	r2, r1
 800432c:	601a      	str	r2, [r3, #0]
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	f383 8810 	msr	PRIMASK, r3
}
 8004338:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2220      	movs	r2, #32
 800433e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	0018      	movs	r0, r3
 800434a:	f7ff fa71 	bl	8003830 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800434e:	46c0      	nop			@ (mov r8, r8)
 8004350:	46bd      	mov	sp, r7
 8004352:	b006      	add	sp, #24
 8004354:	bd80      	pop	{r7, pc}

08004356 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b082      	sub	sp, #8
 800435a:	af00      	add	r7, sp, #0
 800435c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800435e:	46c0      	nop			@ (mov r8, r8)
 8004360:	46bd      	mov	sp, r7
 8004362:	b002      	add	sp, #8
 8004364:	bd80      	pop	{r7, pc}
	...

08004368 <rand>:
 8004368:	4b16      	ldr	r3, [pc, #88]	@ (80043c4 <rand+0x5c>)
 800436a:	b510      	push	{r4, lr}
 800436c:	681c      	ldr	r4, [r3, #0]
 800436e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004370:	2b00      	cmp	r3, #0
 8004372:	d116      	bne.n	80043a2 <rand+0x3a>
 8004374:	2018      	movs	r0, #24
 8004376:	f000 fa31 	bl	80047dc <malloc>
 800437a:	1e02      	subs	r2, r0, #0
 800437c:	6320      	str	r0, [r4, #48]	@ 0x30
 800437e:	d104      	bne.n	800438a <rand+0x22>
 8004380:	2152      	movs	r1, #82	@ 0x52
 8004382:	4b11      	ldr	r3, [pc, #68]	@ (80043c8 <rand+0x60>)
 8004384:	4811      	ldr	r0, [pc, #68]	@ (80043cc <rand+0x64>)
 8004386:	f000 f9c1 	bl	800470c <__assert_func>
 800438a:	4b11      	ldr	r3, [pc, #68]	@ (80043d0 <rand+0x68>)
 800438c:	2100      	movs	r1, #0
 800438e:	6003      	str	r3, [r0, #0]
 8004390:	4b10      	ldr	r3, [pc, #64]	@ (80043d4 <rand+0x6c>)
 8004392:	6043      	str	r3, [r0, #4]
 8004394:	4b10      	ldr	r3, [pc, #64]	@ (80043d8 <rand+0x70>)
 8004396:	6083      	str	r3, [r0, #8]
 8004398:	230b      	movs	r3, #11
 800439a:	8183      	strh	r3, [r0, #12]
 800439c:	2001      	movs	r0, #1
 800439e:	6110      	str	r0, [r2, #16]
 80043a0:	6151      	str	r1, [r2, #20]
 80043a2:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 80043a4:	4a0d      	ldr	r2, [pc, #52]	@ (80043dc <rand+0x74>)
 80043a6:	6920      	ldr	r0, [r4, #16]
 80043a8:	6961      	ldr	r1, [r4, #20]
 80043aa:	4b0d      	ldr	r3, [pc, #52]	@ (80043e0 <rand+0x78>)
 80043ac:	f7fc f82c 	bl	8000408 <__aeabi_lmul>
 80043b0:	2201      	movs	r2, #1
 80043b2:	2300      	movs	r3, #0
 80043b4:	1880      	adds	r0, r0, r2
 80043b6:	4159      	adcs	r1, r3
 80043b8:	6120      	str	r0, [r4, #16]
 80043ba:	6161      	str	r1, [r4, #20]
 80043bc:	0048      	lsls	r0, r1, #1
 80043be:	0840      	lsrs	r0, r0, #1
 80043c0:	bd10      	pop	{r4, pc}
 80043c2:	46c0      	nop			@ (mov r8, r8)
 80043c4:	2000011c 	.word	0x2000011c
 80043c8:	080053f0 	.word	0x080053f0
 80043cc:	08005407 	.word	0x08005407
 80043d0:	abcd330e 	.word	0xabcd330e
 80043d4:	e66d1234 	.word	0xe66d1234
 80043d8:	0005deec 	.word	0x0005deec
 80043dc:	4c957f2d 	.word	0x4c957f2d
 80043e0:	5851f42d 	.word	0x5851f42d

080043e4 <std>:
 80043e4:	2300      	movs	r3, #0
 80043e6:	b510      	push	{r4, lr}
 80043e8:	0004      	movs	r4, r0
 80043ea:	6003      	str	r3, [r0, #0]
 80043ec:	6043      	str	r3, [r0, #4]
 80043ee:	6083      	str	r3, [r0, #8]
 80043f0:	8181      	strh	r1, [r0, #12]
 80043f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80043f4:	81c2      	strh	r2, [r0, #14]
 80043f6:	6103      	str	r3, [r0, #16]
 80043f8:	6143      	str	r3, [r0, #20]
 80043fa:	6183      	str	r3, [r0, #24]
 80043fc:	0019      	movs	r1, r3
 80043fe:	2208      	movs	r2, #8
 8004400:	305c      	adds	r0, #92	@ 0x5c
 8004402:	f000 f8ff 	bl	8004604 <memset>
 8004406:	4b0b      	ldr	r3, [pc, #44]	@ (8004434 <std+0x50>)
 8004408:	6224      	str	r4, [r4, #32]
 800440a:	6263      	str	r3, [r4, #36]	@ 0x24
 800440c:	4b0a      	ldr	r3, [pc, #40]	@ (8004438 <std+0x54>)
 800440e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004410:	4b0a      	ldr	r3, [pc, #40]	@ (800443c <std+0x58>)
 8004412:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004414:	4b0a      	ldr	r3, [pc, #40]	@ (8004440 <std+0x5c>)
 8004416:	6323      	str	r3, [r4, #48]	@ 0x30
 8004418:	4b0a      	ldr	r3, [pc, #40]	@ (8004444 <std+0x60>)
 800441a:	429c      	cmp	r4, r3
 800441c:	d005      	beq.n	800442a <std+0x46>
 800441e:	4b0a      	ldr	r3, [pc, #40]	@ (8004448 <std+0x64>)
 8004420:	429c      	cmp	r4, r3
 8004422:	d002      	beq.n	800442a <std+0x46>
 8004424:	4b09      	ldr	r3, [pc, #36]	@ (800444c <std+0x68>)
 8004426:	429c      	cmp	r4, r3
 8004428:	d103      	bne.n	8004432 <std+0x4e>
 800442a:	0020      	movs	r0, r4
 800442c:	3058      	adds	r0, #88	@ 0x58
 800442e:	f000 f969 	bl	8004704 <__retarget_lock_init_recursive>
 8004432:	bd10      	pop	{r4, pc}
 8004434:	0800456d 	.word	0x0800456d
 8004438:	08004595 	.word	0x08004595
 800443c:	080045cd 	.word	0x080045cd
 8004440:	080045f9 	.word	0x080045f9
 8004444:	200004b4 	.word	0x200004b4
 8004448:	2000051c 	.word	0x2000051c
 800444c:	20000584 	.word	0x20000584

08004450 <stdio_exit_handler>:
 8004450:	b510      	push	{r4, lr}
 8004452:	4a03      	ldr	r2, [pc, #12]	@ (8004460 <stdio_exit_handler+0x10>)
 8004454:	4903      	ldr	r1, [pc, #12]	@ (8004464 <stdio_exit_handler+0x14>)
 8004456:	4804      	ldr	r0, [pc, #16]	@ (8004468 <stdio_exit_handler+0x18>)
 8004458:	f000 f86c 	bl	8004534 <_fwalk_sglue>
 800445c:	bd10      	pop	{r4, pc}
 800445e:	46c0      	nop			@ (mov r8, r8)
 8004460:	20000110 	.word	0x20000110
 8004464:	08004a61 	.word	0x08004a61
 8004468:	20000120 	.word	0x20000120

0800446c <cleanup_stdio>:
 800446c:	6841      	ldr	r1, [r0, #4]
 800446e:	4b0b      	ldr	r3, [pc, #44]	@ (800449c <cleanup_stdio+0x30>)
 8004470:	b510      	push	{r4, lr}
 8004472:	0004      	movs	r4, r0
 8004474:	4299      	cmp	r1, r3
 8004476:	d001      	beq.n	800447c <cleanup_stdio+0x10>
 8004478:	f000 faf2 	bl	8004a60 <_fflush_r>
 800447c:	68a1      	ldr	r1, [r4, #8]
 800447e:	4b08      	ldr	r3, [pc, #32]	@ (80044a0 <cleanup_stdio+0x34>)
 8004480:	4299      	cmp	r1, r3
 8004482:	d002      	beq.n	800448a <cleanup_stdio+0x1e>
 8004484:	0020      	movs	r0, r4
 8004486:	f000 faeb 	bl	8004a60 <_fflush_r>
 800448a:	68e1      	ldr	r1, [r4, #12]
 800448c:	4b05      	ldr	r3, [pc, #20]	@ (80044a4 <cleanup_stdio+0x38>)
 800448e:	4299      	cmp	r1, r3
 8004490:	d002      	beq.n	8004498 <cleanup_stdio+0x2c>
 8004492:	0020      	movs	r0, r4
 8004494:	f000 fae4 	bl	8004a60 <_fflush_r>
 8004498:	bd10      	pop	{r4, pc}
 800449a:	46c0      	nop			@ (mov r8, r8)
 800449c:	200004b4 	.word	0x200004b4
 80044a0:	2000051c 	.word	0x2000051c
 80044a4:	20000584 	.word	0x20000584

080044a8 <global_stdio_init.part.0>:
 80044a8:	b510      	push	{r4, lr}
 80044aa:	4b09      	ldr	r3, [pc, #36]	@ (80044d0 <global_stdio_init.part.0+0x28>)
 80044ac:	4a09      	ldr	r2, [pc, #36]	@ (80044d4 <global_stdio_init.part.0+0x2c>)
 80044ae:	2104      	movs	r1, #4
 80044b0:	601a      	str	r2, [r3, #0]
 80044b2:	4809      	ldr	r0, [pc, #36]	@ (80044d8 <global_stdio_init.part.0+0x30>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	f7ff ff95 	bl	80043e4 <std>
 80044ba:	2201      	movs	r2, #1
 80044bc:	2109      	movs	r1, #9
 80044be:	4807      	ldr	r0, [pc, #28]	@ (80044dc <global_stdio_init.part.0+0x34>)
 80044c0:	f7ff ff90 	bl	80043e4 <std>
 80044c4:	2202      	movs	r2, #2
 80044c6:	2112      	movs	r1, #18
 80044c8:	4805      	ldr	r0, [pc, #20]	@ (80044e0 <global_stdio_init.part.0+0x38>)
 80044ca:	f7ff ff8b 	bl	80043e4 <std>
 80044ce:	bd10      	pop	{r4, pc}
 80044d0:	200005ec 	.word	0x200005ec
 80044d4:	08004451 	.word	0x08004451
 80044d8:	200004b4 	.word	0x200004b4
 80044dc:	2000051c 	.word	0x2000051c
 80044e0:	20000584 	.word	0x20000584

080044e4 <__sfp_lock_acquire>:
 80044e4:	b510      	push	{r4, lr}
 80044e6:	4802      	ldr	r0, [pc, #8]	@ (80044f0 <__sfp_lock_acquire+0xc>)
 80044e8:	f000 f90d 	bl	8004706 <__retarget_lock_acquire_recursive>
 80044ec:	bd10      	pop	{r4, pc}
 80044ee:	46c0      	nop			@ (mov r8, r8)
 80044f0:	200005f5 	.word	0x200005f5

080044f4 <__sfp_lock_release>:
 80044f4:	b510      	push	{r4, lr}
 80044f6:	4802      	ldr	r0, [pc, #8]	@ (8004500 <__sfp_lock_release+0xc>)
 80044f8:	f000 f906 	bl	8004708 <__retarget_lock_release_recursive>
 80044fc:	bd10      	pop	{r4, pc}
 80044fe:	46c0      	nop			@ (mov r8, r8)
 8004500:	200005f5 	.word	0x200005f5

08004504 <__sinit>:
 8004504:	b510      	push	{r4, lr}
 8004506:	0004      	movs	r4, r0
 8004508:	f7ff ffec 	bl	80044e4 <__sfp_lock_acquire>
 800450c:	6a23      	ldr	r3, [r4, #32]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d002      	beq.n	8004518 <__sinit+0x14>
 8004512:	f7ff ffef 	bl	80044f4 <__sfp_lock_release>
 8004516:	bd10      	pop	{r4, pc}
 8004518:	4b04      	ldr	r3, [pc, #16]	@ (800452c <__sinit+0x28>)
 800451a:	6223      	str	r3, [r4, #32]
 800451c:	4b04      	ldr	r3, [pc, #16]	@ (8004530 <__sinit+0x2c>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d1f6      	bne.n	8004512 <__sinit+0xe>
 8004524:	f7ff ffc0 	bl	80044a8 <global_stdio_init.part.0>
 8004528:	e7f3      	b.n	8004512 <__sinit+0xe>
 800452a:	46c0      	nop			@ (mov r8, r8)
 800452c:	0800446d 	.word	0x0800446d
 8004530:	200005ec 	.word	0x200005ec

08004534 <_fwalk_sglue>:
 8004534:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004536:	0014      	movs	r4, r2
 8004538:	2600      	movs	r6, #0
 800453a:	9000      	str	r0, [sp, #0]
 800453c:	9101      	str	r1, [sp, #4]
 800453e:	68a5      	ldr	r5, [r4, #8]
 8004540:	6867      	ldr	r7, [r4, #4]
 8004542:	3f01      	subs	r7, #1
 8004544:	d504      	bpl.n	8004550 <_fwalk_sglue+0x1c>
 8004546:	6824      	ldr	r4, [r4, #0]
 8004548:	2c00      	cmp	r4, #0
 800454a:	d1f8      	bne.n	800453e <_fwalk_sglue+0xa>
 800454c:	0030      	movs	r0, r6
 800454e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004550:	89ab      	ldrh	r3, [r5, #12]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d908      	bls.n	8004568 <_fwalk_sglue+0x34>
 8004556:	220e      	movs	r2, #14
 8004558:	5eab      	ldrsh	r3, [r5, r2]
 800455a:	3301      	adds	r3, #1
 800455c:	d004      	beq.n	8004568 <_fwalk_sglue+0x34>
 800455e:	0029      	movs	r1, r5
 8004560:	9800      	ldr	r0, [sp, #0]
 8004562:	9b01      	ldr	r3, [sp, #4]
 8004564:	4798      	blx	r3
 8004566:	4306      	orrs	r6, r0
 8004568:	3568      	adds	r5, #104	@ 0x68
 800456a:	e7ea      	b.n	8004542 <_fwalk_sglue+0xe>

0800456c <__sread>:
 800456c:	b570      	push	{r4, r5, r6, lr}
 800456e:	000c      	movs	r4, r1
 8004570:	250e      	movs	r5, #14
 8004572:	5f49      	ldrsh	r1, [r1, r5]
 8004574:	f000 f874 	bl	8004660 <_read_r>
 8004578:	2800      	cmp	r0, #0
 800457a:	db03      	blt.n	8004584 <__sread+0x18>
 800457c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800457e:	181b      	adds	r3, r3, r0
 8004580:	6563      	str	r3, [r4, #84]	@ 0x54
 8004582:	bd70      	pop	{r4, r5, r6, pc}
 8004584:	89a3      	ldrh	r3, [r4, #12]
 8004586:	4a02      	ldr	r2, [pc, #8]	@ (8004590 <__sread+0x24>)
 8004588:	4013      	ands	r3, r2
 800458a:	81a3      	strh	r3, [r4, #12]
 800458c:	e7f9      	b.n	8004582 <__sread+0x16>
 800458e:	46c0      	nop			@ (mov r8, r8)
 8004590:	ffffefff 	.word	0xffffefff

08004594 <__swrite>:
 8004594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004596:	001f      	movs	r7, r3
 8004598:	898b      	ldrh	r3, [r1, #12]
 800459a:	0005      	movs	r5, r0
 800459c:	000c      	movs	r4, r1
 800459e:	0016      	movs	r6, r2
 80045a0:	05db      	lsls	r3, r3, #23
 80045a2:	d505      	bpl.n	80045b0 <__swrite+0x1c>
 80045a4:	230e      	movs	r3, #14
 80045a6:	5ec9      	ldrsh	r1, [r1, r3]
 80045a8:	2200      	movs	r2, #0
 80045aa:	2302      	movs	r3, #2
 80045ac:	f000 f844 	bl	8004638 <_lseek_r>
 80045b0:	89a3      	ldrh	r3, [r4, #12]
 80045b2:	4a05      	ldr	r2, [pc, #20]	@ (80045c8 <__swrite+0x34>)
 80045b4:	0028      	movs	r0, r5
 80045b6:	4013      	ands	r3, r2
 80045b8:	81a3      	strh	r3, [r4, #12]
 80045ba:	0032      	movs	r2, r6
 80045bc:	230e      	movs	r3, #14
 80045be:	5ee1      	ldrsh	r1, [r4, r3]
 80045c0:	003b      	movs	r3, r7
 80045c2:	f000 f861 	bl	8004688 <_write_r>
 80045c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045c8:	ffffefff 	.word	0xffffefff

080045cc <__sseek>:
 80045cc:	b570      	push	{r4, r5, r6, lr}
 80045ce:	000c      	movs	r4, r1
 80045d0:	250e      	movs	r5, #14
 80045d2:	5f49      	ldrsh	r1, [r1, r5]
 80045d4:	f000 f830 	bl	8004638 <_lseek_r>
 80045d8:	89a3      	ldrh	r3, [r4, #12]
 80045da:	1c42      	adds	r2, r0, #1
 80045dc:	d103      	bne.n	80045e6 <__sseek+0x1a>
 80045de:	4a05      	ldr	r2, [pc, #20]	@ (80045f4 <__sseek+0x28>)
 80045e0:	4013      	ands	r3, r2
 80045e2:	81a3      	strh	r3, [r4, #12]
 80045e4:	bd70      	pop	{r4, r5, r6, pc}
 80045e6:	2280      	movs	r2, #128	@ 0x80
 80045e8:	0152      	lsls	r2, r2, #5
 80045ea:	4313      	orrs	r3, r2
 80045ec:	81a3      	strh	r3, [r4, #12]
 80045ee:	6560      	str	r0, [r4, #84]	@ 0x54
 80045f0:	e7f8      	b.n	80045e4 <__sseek+0x18>
 80045f2:	46c0      	nop			@ (mov r8, r8)
 80045f4:	ffffefff 	.word	0xffffefff

080045f8 <__sclose>:
 80045f8:	b510      	push	{r4, lr}
 80045fa:	230e      	movs	r3, #14
 80045fc:	5ec9      	ldrsh	r1, [r1, r3]
 80045fe:	f000 f809 	bl	8004614 <_close_r>
 8004602:	bd10      	pop	{r4, pc}

08004604 <memset>:
 8004604:	0003      	movs	r3, r0
 8004606:	1882      	adds	r2, r0, r2
 8004608:	4293      	cmp	r3, r2
 800460a:	d100      	bne.n	800460e <memset+0xa>
 800460c:	4770      	bx	lr
 800460e:	7019      	strb	r1, [r3, #0]
 8004610:	3301      	adds	r3, #1
 8004612:	e7f9      	b.n	8004608 <memset+0x4>

08004614 <_close_r>:
 8004614:	2300      	movs	r3, #0
 8004616:	b570      	push	{r4, r5, r6, lr}
 8004618:	4d06      	ldr	r5, [pc, #24]	@ (8004634 <_close_r+0x20>)
 800461a:	0004      	movs	r4, r0
 800461c:	0008      	movs	r0, r1
 800461e:	602b      	str	r3, [r5, #0]
 8004620:	f7fc fe0e 	bl	8001240 <_close>
 8004624:	1c43      	adds	r3, r0, #1
 8004626:	d103      	bne.n	8004630 <_close_r+0x1c>
 8004628:	682b      	ldr	r3, [r5, #0]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d000      	beq.n	8004630 <_close_r+0x1c>
 800462e:	6023      	str	r3, [r4, #0]
 8004630:	bd70      	pop	{r4, r5, r6, pc}
 8004632:	46c0      	nop			@ (mov r8, r8)
 8004634:	200005f0 	.word	0x200005f0

08004638 <_lseek_r>:
 8004638:	b570      	push	{r4, r5, r6, lr}
 800463a:	0004      	movs	r4, r0
 800463c:	0008      	movs	r0, r1
 800463e:	0011      	movs	r1, r2
 8004640:	001a      	movs	r2, r3
 8004642:	2300      	movs	r3, #0
 8004644:	4d05      	ldr	r5, [pc, #20]	@ (800465c <_lseek_r+0x24>)
 8004646:	602b      	str	r3, [r5, #0]
 8004648:	f7fc fe1b 	bl	8001282 <_lseek>
 800464c:	1c43      	adds	r3, r0, #1
 800464e:	d103      	bne.n	8004658 <_lseek_r+0x20>
 8004650:	682b      	ldr	r3, [r5, #0]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d000      	beq.n	8004658 <_lseek_r+0x20>
 8004656:	6023      	str	r3, [r4, #0]
 8004658:	bd70      	pop	{r4, r5, r6, pc}
 800465a:	46c0      	nop			@ (mov r8, r8)
 800465c:	200005f0 	.word	0x200005f0

08004660 <_read_r>:
 8004660:	b570      	push	{r4, r5, r6, lr}
 8004662:	0004      	movs	r4, r0
 8004664:	0008      	movs	r0, r1
 8004666:	0011      	movs	r1, r2
 8004668:	001a      	movs	r2, r3
 800466a:	2300      	movs	r3, #0
 800466c:	4d05      	ldr	r5, [pc, #20]	@ (8004684 <_read_r+0x24>)
 800466e:	602b      	str	r3, [r5, #0]
 8004670:	f7fc fdad 	bl	80011ce <_read>
 8004674:	1c43      	adds	r3, r0, #1
 8004676:	d103      	bne.n	8004680 <_read_r+0x20>
 8004678:	682b      	ldr	r3, [r5, #0]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d000      	beq.n	8004680 <_read_r+0x20>
 800467e:	6023      	str	r3, [r4, #0]
 8004680:	bd70      	pop	{r4, r5, r6, pc}
 8004682:	46c0      	nop			@ (mov r8, r8)
 8004684:	200005f0 	.word	0x200005f0

08004688 <_write_r>:
 8004688:	b570      	push	{r4, r5, r6, lr}
 800468a:	0004      	movs	r4, r0
 800468c:	0008      	movs	r0, r1
 800468e:	0011      	movs	r1, r2
 8004690:	001a      	movs	r2, r3
 8004692:	2300      	movs	r3, #0
 8004694:	4d05      	ldr	r5, [pc, #20]	@ (80046ac <_write_r+0x24>)
 8004696:	602b      	str	r3, [r5, #0]
 8004698:	f7fc fdb6 	bl	8001208 <_write>
 800469c:	1c43      	adds	r3, r0, #1
 800469e:	d103      	bne.n	80046a8 <_write_r+0x20>
 80046a0:	682b      	ldr	r3, [r5, #0]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d000      	beq.n	80046a8 <_write_r+0x20>
 80046a6:	6023      	str	r3, [r4, #0]
 80046a8:	bd70      	pop	{r4, r5, r6, pc}
 80046aa:	46c0      	nop			@ (mov r8, r8)
 80046ac:	200005f0 	.word	0x200005f0

080046b0 <__errno>:
 80046b0:	4b01      	ldr	r3, [pc, #4]	@ (80046b8 <__errno+0x8>)
 80046b2:	6818      	ldr	r0, [r3, #0]
 80046b4:	4770      	bx	lr
 80046b6:	46c0      	nop			@ (mov r8, r8)
 80046b8:	2000011c 	.word	0x2000011c

080046bc <__libc_init_array>:
 80046bc:	b570      	push	{r4, r5, r6, lr}
 80046be:	2600      	movs	r6, #0
 80046c0:	4c0c      	ldr	r4, [pc, #48]	@ (80046f4 <__libc_init_array+0x38>)
 80046c2:	4d0d      	ldr	r5, [pc, #52]	@ (80046f8 <__libc_init_array+0x3c>)
 80046c4:	1b64      	subs	r4, r4, r5
 80046c6:	10a4      	asrs	r4, r4, #2
 80046c8:	42a6      	cmp	r6, r4
 80046ca:	d109      	bne.n	80046e0 <__libc_init_array+0x24>
 80046cc:	2600      	movs	r6, #0
 80046ce:	f000 fe63 	bl	8005398 <_init>
 80046d2:	4c0a      	ldr	r4, [pc, #40]	@ (80046fc <__libc_init_array+0x40>)
 80046d4:	4d0a      	ldr	r5, [pc, #40]	@ (8004700 <__libc_init_array+0x44>)
 80046d6:	1b64      	subs	r4, r4, r5
 80046d8:	10a4      	asrs	r4, r4, #2
 80046da:	42a6      	cmp	r6, r4
 80046dc:	d105      	bne.n	80046ea <__libc_init_array+0x2e>
 80046de:	bd70      	pop	{r4, r5, r6, pc}
 80046e0:	00b3      	lsls	r3, r6, #2
 80046e2:	58eb      	ldr	r3, [r5, r3]
 80046e4:	4798      	blx	r3
 80046e6:	3601      	adds	r6, #1
 80046e8:	e7ee      	b.n	80046c8 <__libc_init_array+0xc>
 80046ea:	00b3      	lsls	r3, r6, #2
 80046ec:	58eb      	ldr	r3, [r5, r3]
 80046ee:	4798      	blx	r3
 80046f0:	3601      	adds	r6, #1
 80046f2:	e7f2      	b.n	80046da <__libc_init_array+0x1e>
 80046f4:	080054d0 	.word	0x080054d0
 80046f8:	080054d0 	.word	0x080054d0
 80046fc:	080054d4 	.word	0x080054d4
 8004700:	080054d0 	.word	0x080054d0

08004704 <__retarget_lock_init_recursive>:
 8004704:	4770      	bx	lr

08004706 <__retarget_lock_acquire_recursive>:
 8004706:	4770      	bx	lr

08004708 <__retarget_lock_release_recursive>:
 8004708:	4770      	bx	lr
	...

0800470c <__assert_func>:
 800470c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800470e:	0014      	movs	r4, r2
 8004710:	001a      	movs	r2, r3
 8004712:	4b09      	ldr	r3, [pc, #36]	@ (8004738 <__assert_func+0x2c>)
 8004714:	0005      	movs	r5, r0
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	000e      	movs	r6, r1
 800471a:	68d8      	ldr	r0, [r3, #12]
 800471c:	4b07      	ldr	r3, [pc, #28]	@ (800473c <__assert_func+0x30>)
 800471e:	2c00      	cmp	r4, #0
 8004720:	d101      	bne.n	8004726 <__assert_func+0x1a>
 8004722:	4b07      	ldr	r3, [pc, #28]	@ (8004740 <__assert_func+0x34>)
 8004724:	001c      	movs	r4, r3
 8004726:	4907      	ldr	r1, [pc, #28]	@ (8004744 <__assert_func+0x38>)
 8004728:	9301      	str	r3, [sp, #4]
 800472a:	9402      	str	r4, [sp, #8]
 800472c:	002b      	movs	r3, r5
 800472e:	9600      	str	r6, [sp, #0]
 8004730:	f000 f9c2 	bl	8004ab8 <fiprintf>
 8004734:	f000 f9e2 	bl	8004afc <abort>
 8004738:	2000011c 	.word	0x2000011c
 800473c:	0800545f 	.word	0x0800545f
 8004740:	0800549a 	.word	0x0800549a
 8004744:	0800546c 	.word	0x0800546c

08004748 <_free_r>:
 8004748:	b570      	push	{r4, r5, r6, lr}
 800474a:	0005      	movs	r5, r0
 800474c:	1e0c      	subs	r4, r1, #0
 800474e:	d010      	beq.n	8004772 <_free_r+0x2a>
 8004750:	3c04      	subs	r4, #4
 8004752:	6823      	ldr	r3, [r4, #0]
 8004754:	2b00      	cmp	r3, #0
 8004756:	da00      	bge.n	800475a <_free_r+0x12>
 8004758:	18e4      	adds	r4, r4, r3
 800475a:	0028      	movs	r0, r5
 800475c:	f000 f8ea 	bl	8004934 <__malloc_lock>
 8004760:	4a1d      	ldr	r2, [pc, #116]	@ (80047d8 <_free_r+0x90>)
 8004762:	6813      	ldr	r3, [r2, #0]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d105      	bne.n	8004774 <_free_r+0x2c>
 8004768:	6063      	str	r3, [r4, #4]
 800476a:	6014      	str	r4, [r2, #0]
 800476c:	0028      	movs	r0, r5
 800476e:	f000 f8e9 	bl	8004944 <__malloc_unlock>
 8004772:	bd70      	pop	{r4, r5, r6, pc}
 8004774:	42a3      	cmp	r3, r4
 8004776:	d908      	bls.n	800478a <_free_r+0x42>
 8004778:	6820      	ldr	r0, [r4, #0]
 800477a:	1821      	adds	r1, r4, r0
 800477c:	428b      	cmp	r3, r1
 800477e:	d1f3      	bne.n	8004768 <_free_r+0x20>
 8004780:	6819      	ldr	r1, [r3, #0]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	1809      	adds	r1, r1, r0
 8004786:	6021      	str	r1, [r4, #0]
 8004788:	e7ee      	b.n	8004768 <_free_r+0x20>
 800478a:	001a      	movs	r2, r3
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d001      	beq.n	8004796 <_free_r+0x4e>
 8004792:	42a3      	cmp	r3, r4
 8004794:	d9f9      	bls.n	800478a <_free_r+0x42>
 8004796:	6811      	ldr	r1, [r2, #0]
 8004798:	1850      	adds	r0, r2, r1
 800479a:	42a0      	cmp	r0, r4
 800479c:	d10b      	bne.n	80047b6 <_free_r+0x6e>
 800479e:	6820      	ldr	r0, [r4, #0]
 80047a0:	1809      	adds	r1, r1, r0
 80047a2:	1850      	adds	r0, r2, r1
 80047a4:	6011      	str	r1, [r2, #0]
 80047a6:	4283      	cmp	r3, r0
 80047a8:	d1e0      	bne.n	800476c <_free_r+0x24>
 80047aa:	6818      	ldr	r0, [r3, #0]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	1841      	adds	r1, r0, r1
 80047b0:	6011      	str	r1, [r2, #0]
 80047b2:	6053      	str	r3, [r2, #4]
 80047b4:	e7da      	b.n	800476c <_free_r+0x24>
 80047b6:	42a0      	cmp	r0, r4
 80047b8:	d902      	bls.n	80047c0 <_free_r+0x78>
 80047ba:	230c      	movs	r3, #12
 80047bc:	602b      	str	r3, [r5, #0]
 80047be:	e7d5      	b.n	800476c <_free_r+0x24>
 80047c0:	6820      	ldr	r0, [r4, #0]
 80047c2:	1821      	adds	r1, r4, r0
 80047c4:	428b      	cmp	r3, r1
 80047c6:	d103      	bne.n	80047d0 <_free_r+0x88>
 80047c8:	6819      	ldr	r1, [r3, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	1809      	adds	r1, r1, r0
 80047ce:	6021      	str	r1, [r4, #0]
 80047d0:	6063      	str	r3, [r4, #4]
 80047d2:	6054      	str	r4, [r2, #4]
 80047d4:	e7ca      	b.n	800476c <_free_r+0x24>
 80047d6:	46c0      	nop			@ (mov r8, r8)
 80047d8:	200005fc 	.word	0x200005fc

080047dc <malloc>:
 80047dc:	b510      	push	{r4, lr}
 80047de:	4b03      	ldr	r3, [pc, #12]	@ (80047ec <malloc+0x10>)
 80047e0:	0001      	movs	r1, r0
 80047e2:	6818      	ldr	r0, [r3, #0]
 80047e4:	f000 f826 	bl	8004834 <_malloc_r>
 80047e8:	bd10      	pop	{r4, pc}
 80047ea:	46c0      	nop			@ (mov r8, r8)
 80047ec:	2000011c 	.word	0x2000011c

080047f0 <sbrk_aligned>:
 80047f0:	b570      	push	{r4, r5, r6, lr}
 80047f2:	4e0f      	ldr	r6, [pc, #60]	@ (8004830 <sbrk_aligned+0x40>)
 80047f4:	000d      	movs	r5, r1
 80047f6:	6831      	ldr	r1, [r6, #0]
 80047f8:	0004      	movs	r4, r0
 80047fa:	2900      	cmp	r1, #0
 80047fc:	d102      	bne.n	8004804 <sbrk_aligned+0x14>
 80047fe:	f000 f96b 	bl	8004ad8 <_sbrk_r>
 8004802:	6030      	str	r0, [r6, #0]
 8004804:	0029      	movs	r1, r5
 8004806:	0020      	movs	r0, r4
 8004808:	f000 f966 	bl	8004ad8 <_sbrk_r>
 800480c:	1c43      	adds	r3, r0, #1
 800480e:	d103      	bne.n	8004818 <sbrk_aligned+0x28>
 8004810:	2501      	movs	r5, #1
 8004812:	426d      	negs	r5, r5
 8004814:	0028      	movs	r0, r5
 8004816:	bd70      	pop	{r4, r5, r6, pc}
 8004818:	2303      	movs	r3, #3
 800481a:	1cc5      	adds	r5, r0, #3
 800481c:	439d      	bics	r5, r3
 800481e:	42a8      	cmp	r0, r5
 8004820:	d0f8      	beq.n	8004814 <sbrk_aligned+0x24>
 8004822:	1a29      	subs	r1, r5, r0
 8004824:	0020      	movs	r0, r4
 8004826:	f000 f957 	bl	8004ad8 <_sbrk_r>
 800482a:	3001      	adds	r0, #1
 800482c:	d1f2      	bne.n	8004814 <sbrk_aligned+0x24>
 800482e:	e7ef      	b.n	8004810 <sbrk_aligned+0x20>
 8004830:	200005f8 	.word	0x200005f8

08004834 <_malloc_r>:
 8004834:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004836:	2203      	movs	r2, #3
 8004838:	1ccb      	adds	r3, r1, #3
 800483a:	4393      	bics	r3, r2
 800483c:	3308      	adds	r3, #8
 800483e:	0005      	movs	r5, r0
 8004840:	001f      	movs	r7, r3
 8004842:	2b0c      	cmp	r3, #12
 8004844:	d234      	bcs.n	80048b0 <_malloc_r+0x7c>
 8004846:	270c      	movs	r7, #12
 8004848:	42b9      	cmp	r1, r7
 800484a:	d833      	bhi.n	80048b4 <_malloc_r+0x80>
 800484c:	0028      	movs	r0, r5
 800484e:	f000 f871 	bl	8004934 <__malloc_lock>
 8004852:	4e37      	ldr	r6, [pc, #220]	@ (8004930 <_malloc_r+0xfc>)
 8004854:	6833      	ldr	r3, [r6, #0]
 8004856:	001c      	movs	r4, r3
 8004858:	2c00      	cmp	r4, #0
 800485a:	d12f      	bne.n	80048bc <_malloc_r+0x88>
 800485c:	0039      	movs	r1, r7
 800485e:	0028      	movs	r0, r5
 8004860:	f7ff ffc6 	bl	80047f0 <sbrk_aligned>
 8004864:	0004      	movs	r4, r0
 8004866:	1c43      	adds	r3, r0, #1
 8004868:	d15f      	bne.n	800492a <_malloc_r+0xf6>
 800486a:	6834      	ldr	r4, [r6, #0]
 800486c:	9400      	str	r4, [sp, #0]
 800486e:	9b00      	ldr	r3, [sp, #0]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d14a      	bne.n	800490a <_malloc_r+0xd6>
 8004874:	2c00      	cmp	r4, #0
 8004876:	d052      	beq.n	800491e <_malloc_r+0xea>
 8004878:	6823      	ldr	r3, [r4, #0]
 800487a:	0028      	movs	r0, r5
 800487c:	18e3      	adds	r3, r4, r3
 800487e:	9900      	ldr	r1, [sp, #0]
 8004880:	9301      	str	r3, [sp, #4]
 8004882:	f000 f929 	bl	8004ad8 <_sbrk_r>
 8004886:	9b01      	ldr	r3, [sp, #4]
 8004888:	4283      	cmp	r3, r0
 800488a:	d148      	bne.n	800491e <_malloc_r+0xea>
 800488c:	6823      	ldr	r3, [r4, #0]
 800488e:	0028      	movs	r0, r5
 8004890:	1aff      	subs	r7, r7, r3
 8004892:	0039      	movs	r1, r7
 8004894:	f7ff ffac 	bl	80047f0 <sbrk_aligned>
 8004898:	3001      	adds	r0, #1
 800489a:	d040      	beq.n	800491e <_malloc_r+0xea>
 800489c:	6823      	ldr	r3, [r4, #0]
 800489e:	19db      	adds	r3, r3, r7
 80048a0:	6023      	str	r3, [r4, #0]
 80048a2:	6833      	ldr	r3, [r6, #0]
 80048a4:	685a      	ldr	r2, [r3, #4]
 80048a6:	2a00      	cmp	r2, #0
 80048a8:	d133      	bne.n	8004912 <_malloc_r+0xde>
 80048aa:	9b00      	ldr	r3, [sp, #0]
 80048ac:	6033      	str	r3, [r6, #0]
 80048ae:	e019      	b.n	80048e4 <_malloc_r+0xb0>
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	dac9      	bge.n	8004848 <_malloc_r+0x14>
 80048b4:	230c      	movs	r3, #12
 80048b6:	602b      	str	r3, [r5, #0]
 80048b8:	2000      	movs	r0, #0
 80048ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80048bc:	6821      	ldr	r1, [r4, #0]
 80048be:	1bc9      	subs	r1, r1, r7
 80048c0:	d420      	bmi.n	8004904 <_malloc_r+0xd0>
 80048c2:	290b      	cmp	r1, #11
 80048c4:	d90a      	bls.n	80048dc <_malloc_r+0xa8>
 80048c6:	19e2      	adds	r2, r4, r7
 80048c8:	6027      	str	r7, [r4, #0]
 80048ca:	42a3      	cmp	r3, r4
 80048cc:	d104      	bne.n	80048d8 <_malloc_r+0xa4>
 80048ce:	6032      	str	r2, [r6, #0]
 80048d0:	6863      	ldr	r3, [r4, #4]
 80048d2:	6011      	str	r1, [r2, #0]
 80048d4:	6053      	str	r3, [r2, #4]
 80048d6:	e005      	b.n	80048e4 <_malloc_r+0xb0>
 80048d8:	605a      	str	r2, [r3, #4]
 80048da:	e7f9      	b.n	80048d0 <_malloc_r+0x9c>
 80048dc:	6862      	ldr	r2, [r4, #4]
 80048de:	42a3      	cmp	r3, r4
 80048e0:	d10e      	bne.n	8004900 <_malloc_r+0xcc>
 80048e2:	6032      	str	r2, [r6, #0]
 80048e4:	0028      	movs	r0, r5
 80048e6:	f000 f82d 	bl	8004944 <__malloc_unlock>
 80048ea:	0020      	movs	r0, r4
 80048ec:	2207      	movs	r2, #7
 80048ee:	300b      	adds	r0, #11
 80048f0:	1d23      	adds	r3, r4, #4
 80048f2:	4390      	bics	r0, r2
 80048f4:	1ac2      	subs	r2, r0, r3
 80048f6:	4298      	cmp	r0, r3
 80048f8:	d0df      	beq.n	80048ba <_malloc_r+0x86>
 80048fa:	1a1b      	subs	r3, r3, r0
 80048fc:	50a3      	str	r3, [r4, r2]
 80048fe:	e7dc      	b.n	80048ba <_malloc_r+0x86>
 8004900:	605a      	str	r2, [r3, #4]
 8004902:	e7ef      	b.n	80048e4 <_malloc_r+0xb0>
 8004904:	0023      	movs	r3, r4
 8004906:	6864      	ldr	r4, [r4, #4]
 8004908:	e7a6      	b.n	8004858 <_malloc_r+0x24>
 800490a:	9c00      	ldr	r4, [sp, #0]
 800490c:	6863      	ldr	r3, [r4, #4]
 800490e:	9300      	str	r3, [sp, #0]
 8004910:	e7ad      	b.n	800486e <_malloc_r+0x3a>
 8004912:	001a      	movs	r2, r3
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	42a3      	cmp	r3, r4
 8004918:	d1fb      	bne.n	8004912 <_malloc_r+0xde>
 800491a:	2300      	movs	r3, #0
 800491c:	e7da      	b.n	80048d4 <_malloc_r+0xa0>
 800491e:	230c      	movs	r3, #12
 8004920:	0028      	movs	r0, r5
 8004922:	602b      	str	r3, [r5, #0]
 8004924:	f000 f80e 	bl	8004944 <__malloc_unlock>
 8004928:	e7c6      	b.n	80048b8 <_malloc_r+0x84>
 800492a:	6007      	str	r7, [r0, #0]
 800492c:	e7da      	b.n	80048e4 <_malloc_r+0xb0>
 800492e:	46c0      	nop			@ (mov r8, r8)
 8004930:	200005fc 	.word	0x200005fc

08004934 <__malloc_lock>:
 8004934:	b510      	push	{r4, lr}
 8004936:	4802      	ldr	r0, [pc, #8]	@ (8004940 <__malloc_lock+0xc>)
 8004938:	f7ff fee5 	bl	8004706 <__retarget_lock_acquire_recursive>
 800493c:	bd10      	pop	{r4, pc}
 800493e:	46c0      	nop			@ (mov r8, r8)
 8004940:	200005f4 	.word	0x200005f4

08004944 <__malloc_unlock>:
 8004944:	b510      	push	{r4, lr}
 8004946:	4802      	ldr	r0, [pc, #8]	@ (8004950 <__malloc_unlock+0xc>)
 8004948:	f7ff fede 	bl	8004708 <__retarget_lock_release_recursive>
 800494c:	bd10      	pop	{r4, pc}
 800494e:	46c0      	nop			@ (mov r8, r8)
 8004950:	200005f4 	.word	0x200005f4

08004954 <__sflush_r>:
 8004954:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004956:	220c      	movs	r2, #12
 8004958:	5e8b      	ldrsh	r3, [r1, r2]
 800495a:	0005      	movs	r5, r0
 800495c:	000c      	movs	r4, r1
 800495e:	071a      	lsls	r2, r3, #28
 8004960:	d456      	bmi.n	8004a10 <__sflush_r+0xbc>
 8004962:	684a      	ldr	r2, [r1, #4]
 8004964:	2a00      	cmp	r2, #0
 8004966:	dc02      	bgt.n	800496e <__sflush_r+0x1a>
 8004968:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800496a:	2a00      	cmp	r2, #0
 800496c:	dd4e      	ble.n	8004a0c <__sflush_r+0xb8>
 800496e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004970:	2f00      	cmp	r7, #0
 8004972:	d04b      	beq.n	8004a0c <__sflush_r+0xb8>
 8004974:	2200      	movs	r2, #0
 8004976:	2080      	movs	r0, #128	@ 0x80
 8004978:	682e      	ldr	r6, [r5, #0]
 800497a:	602a      	str	r2, [r5, #0]
 800497c:	001a      	movs	r2, r3
 800497e:	0140      	lsls	r0, r0, #5
 8004980:	6a21      	ldr	r1, [r4, #32]
 8004982:	4002      	ands	r2, r0
 8004984:	4203      	tst	r3, r0
 8004986:	d033      	beq.n	80049f0 <__sflush_r+0x9c>
 8004988:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800498a:	89a3      	ldrh	r3, [r4, #12]
 800498c:	075b      	lsls	r3, r3, #29
 800498e:	d506      	bpl.n	800499e <__sflush_r+0x4a>
 8004990:	6863      	ldr	r3, [r4, #4]
 8004992:	1ad2      	subs	r2, r2, r3
 8004994:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <__sflush_r+0x4a>
 800499a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800499c:	1ad2      	subs	r2, r2, r3
 800499e:	2300      	movs	r3, #0
 80049a0:	0028      	movs	r0, r5
 80049a2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80049a4:	6a21      	ldr	r1, [r4, #32]
 80049a6:	47b8      	blx	r7
 80049a8:	89a2      	ldrh	r2, [r4, #12]
 80049aa:	1c43      	adds	r3, r0, #1
 80049ac:	d106      	bne.n	80049bc <__sflush_r+0x68>
 80049ae:	6829      	ldr	r1, [r5, #0]
 80049b0:	291d      	cmp	r1, #29
 80049b2:	d846      	bhi.n	8004a42 <__sflush_r+0xee>
 80049b4:	4b29      	ldr	r3, [pc, #164]	@ (8004a5c <__sflush_r+0x108>)
 80049b6:	410b      	asrs	r3, r1
 80049b8:	07db      	lsls	r3, r3, #31
 80049ba:	d442      	bmi.n	8004a42 <__sflush_r+0xee>
 80049bc:	2300      	movs	r3, #0
 80049be:	6063      	str	r3, [r4, #4]
 80049c0:	6923      	ldr	r3, [r4, #16]
 80049c2:	6023      	str	r3, [r4, #0]
 80049c4:	04d2      	lsls	r2, r2, #19
 80049c6:	d505      	bpl.n	80049d4 <__sflush_r+0x80>
 80049c8:	1c43      	adds	r3, r0, #1
 80049ca:	d102      	bne.n	80049d2 <__sflush_r+0x7e>
 80049cc:	682b      	ldr	r3, [r5, #0]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d100      	bne.n	80049d4 <__sflush_r+0x80>
 80049d2:	6560      	str	r0, [r4, #84]	@ 0x54
 80049d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80049d6:	602e      	str	r6, [r5, #0]
 80049d8:	2900      	cmp	r1, #0
 80049da:	d017      	beq.n	8004a0c <__sflush_r+0xb8>
 80049dc:	0023      	movs	r3, r4
 80049de:	3344      	adds	r3, #68	@ 0x44
 80049e0:	4299      	cmp	r1, r3
 80049e2:	d002      	beq.n	80049ea <__sflush_r+0x96>
 80049e4:	0028      	movs	r0, r5
 80049e6:	f7ff feaf 	bl	8004748 <_free_r>
 80049ea:	2300      	movs	r3, #0
 80049ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80049ee:	e00d      	b.n	8004a0c <__sflush_r+0xb8>
 80049f0:	2301      	movs	r3, #1
 80049f2:	0028      	movs	r0, r5
 80049f4:	47b8      	blx	r7
 80049f6:	0002      	movs	r2, r0
 80049f8:	1c43      	adds	r3, r0, #1
 80049fa:	d1c6      	bne.n	800498a <__sflush_r+0x36>
 80049fc:	682b      	ldr	r3, [r5, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d0c3      	beq.n	800498a <__sflush_r+0x36>
 8004a02:	2b1d      	cmp	r3, #29
 8004a04:	d001      	beq.n	8004a0a <__sflush_r+0xb6>
 8004a06:	2b16      	cmp	r3, #22
 8004a08:	d11a      	bne.n	8004a40 <__sflush_r+0xec>
 8004a0a:	602e      	str	r6, [r5, #0]
 8004a0c:	2000      	movs	r0, #0
 8004a0e:	e01e      	b.n	8004a4e <__sflush_r+0xfa>
 8004a10:	690e      	ldr	r6, [r1, #16]
 8004a12:	2e00      	cmp	r6, #0
 8004a14:	d0fa      	beq.n	8004a0c <__sflush_r+0xb8>
 8004a16:	680f      	ldr	r7, [r1, #0]
 8004a18:	600e      	str	r6, [r1, #0]
 8004a1a:	1bba      	subs	r2, r7, r6
 8004a1c:	9201      	str	r2, [sp, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	079b      	lsls	r3, r3, #30
 8004a22:	d100      	bne.n	8004a26 <__sflush_r+0xd2>
 8004a24:	694a      	ldr	r2, [r1, #20]
 8004a26:	60a2      	str	r2, [r4, #8]
 8004a28:	9b01      	ldr	r3, [sp, #4]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	ddee      	ble.n	8004a0c <__sflush_r+0xb8>
 8004a2e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004a30:	0032      	movs	r2, r6
 8004a32:	001f      	movs	r7, r3
 8004a34:	0028      	movs	r0, r5
 8004a36:	9b01      	ldr	r3, [sp, #4]
 8004a38:	6a21      	ldr	r1, [r4, #32]
 8004a3a:	47b8      	blx	r7
 8004a3c:	2800      	cmp	r0, #0
 8004a3e:	dc07      	bgt.n	8004a50 <__sflush_r+0xfc>
 8004a40:	89a2      	ldrh	r2, [r4, #12]
 8004a42:	2340      	movs	r3, #64	@ 0x40
 8004a44:	2001      	movs	r0, #1
 8004a46:	4313      	orrs	r3, r2
 8004a48:	b21b      	sxth	r3, r3
 8004a4a:	81a3      	strh	r3, [r4, #12]
 8004a4c:	4240      	negs	r0, r0
 8004a4e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004a50:	9b01      	ldr	r3, [sp, #4]
 8004a52:	1836      	adds	r6, r6, r0
 8004a54:	1a1b      	subs	r3, r3, r0
 8004a56:	9301      	str	r3, [sp, #4]
 8004a58:	e7e6      	b.n	8004a28 <__sflush_r+0xd4>
 8004a5a:	46c0      	nop			@ (mov r8, r8)
 8004a5c:	dfbffffe 	.word	0xdfbffffe

08004a60 <_fflush_r>:
 8004a60:	690b      	ldr	r3, [r1, #16]
 8004a62:	b570      	push	{r4, r5, r6, lr}
 8004a64:	0005      	movs	r5, r0
 8004a66:	000c      	movs	r4, r1
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d102      	bne.n	8004a72 <_fflush_r+0x12>
 8004a6c:	2500      	movs	r5, #0
 8004a6e:	0028      	movs	r0, r5
 8004a70:	bd70      	pop	{r4, r5, r6, pc}
 8004a72:	2800      	cmp	r0, #0
 8004a74:	d004      	beq.n	8004a80 <_fflush_r+0x20>
 8004a76:	6a03      	ldr	r3, [r0, #32]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d101      	bne.n	8004a80 <_fflush_r+0x20>
 8004a7c:	f7ff fd42 	bl	8004504 <__sinit>
 8004a80:	220c      	movs	r2, #12
 8004a82:	5ea3      	ldrsh	r3, [r4, r2]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d0f1      	beq.n	8004a6c <_fflush_r+0xc>
 8004a88:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004a8a:	07d2      	lsls	r2, r2, #31
 8004a8c:	d404      	bmi.n	8004a98 <_fflush_r+0x38>
 8004a8e:	059b      	lsls	r3, r3, #22
 8004a90:	d402      	bmi.n	8004a98 <_fflush_r+0x38>
 8004a92:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a94:	f7ff fe37 	bl	8004706 <__retarget_lock_acquire_recursive>
 8004a98:	0028      	movs	r0, r5
 8004a9a:	0021      	movs	r1, r4
 8004a9c:	f7ff ff5a 	bl	8004954 <__sflush_r>
 8004aa0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004aa2:	0005      	movs	r5, r0
 8004aa4:	07db      	lsls	r3, r3, #31
 8004aa6:	d4e2      	bmi.n	8004a6e <_fflush_r+0xe>
 8004aa8:	89a3      	ldrh	r3, [r4, #12]
 8004aaa:	059b      	lsls	r3, r3, #22
 8004aac:	d4df      	bmi.n	8004a6e <_fflush_r+0xe>
 8004aae:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ab0:	f7ff fe2a 	bl	8004708 <__retarget_lock_release_recursive>
 8004ab4:	e7db      	b.n	8004a6e <_fflush_r+0xe>
	...

08004ab8 <fiprintf>:
 8004ab8:	b40e      	push	{r1, r2, r3}
 8004aba:	b517      	push	{r0, r1, r2, r4, lr}
 8004abc:	4c05      	ldr	r4, [pc, #20]	@ (8004ad4 <fiprintf+0x1c>)
 8004abe:	ab05      	add	r3, sp, #20
 8004ac0:	cb04      	ldmia	r3!, {r2}
 8004ac2:	0001      	movs	r1, r0
 8004ac4:	6820      	ldr	r0, [r4, #0]
 8004ac6:	9301      	str	r3, [sp, #4]
 8004ac8:	f000 f846 	bl	8004b58 <_vfiprintf_r>
 8004acc:	bc1e      	pop	{r1, r2, r3, r4}
 8004ace:	bc08      	pop	{r3}
 8004ad0:	b003      	add	sp, #12
 8004ad2:	4718      	bx	r3
 8004ad4:	2000011c 	.word	0x2000011c

08004ad8 <_sbrk_r>:
 8004ad8:	2300      	movs	r3, #0
 8004ada:	b570      	push	{r4, r5, r6, lr}
 8004adc:	4d06      	ldr	r5, [pc, #24]	@ (8004af8 <_sbrk_r+0x20>)
 8004ade:	0004      	movs	r4, r0
 8004ae0:	0008      	movs	r0, r1
 8004ae2:	602b      	str	r3, [r5, #0]
 8004ae4:	f7fc fbd8 	bl	8001298 <_sbrk>
 8004ae8:	1c43      	adds	r3, r0, #1
 8004aea:	d103      	bne.n	8004af4 <_sbrk_r+0x1c>
 8004aec:	682b      	ldr	r3, [r5, #0]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d000      	beq.n	8004af4 <_sbrk_r+0x1c>
 8004af2:	6023      	str	r3, [r4, #0]
 8004af4:	bd70      	pop	{r4, r5, r6, pc}
 8004af6:	46c0      	nop			@ (mov r8, r8)
 8004af8:	200005f0 	.word	0x200005f0

08004afc <abort>:
 8004afc:	2006      	movs	r0, #6
 8004afe:	b510      	push	{r4, lr}
 8004b00:	f000 fb8e 	bl	8005220 <raise>
 8004b04:	2001      	movs	r0, #1
 8004b06:	f7fc fb55 	bl	80011b4 <_exit>

08004b0a <__sfputc_r>:
 8004b0a:	6893      	ldr	r3, [r2, #8]
 8004b0c:	b510      	push	{r4, lr}
 8004b0e:	3b01      	subs	r3, #1
 8004b10:	6093      	str	r3, [r2, #8]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	da04      	bge.n	8004b20 <__sfputc_r+0x16>
 8004b16:	6994      	ldr	r4, [r2, #24]
 8004b18:	42a3      	cmp	r3, r4
 8004b1a:	db07      	blt.n	8004b2c <__sfputc_r+0x22>
 8004b1c:	290a      	cmp	r1, #10
 8004b1e:	d005      	beq.n	8004b2c <__sfputc_r+0x22>
 8004b20:	6813      	ldr	r3, [r2, #0]
 8004b22:	1c58      	adds	r0, r3, #1
 8004b24:	6010      	str	r0, [r2, #0]
 8004b26:	7019      	strb	r1, [r3, #0]
 8004b28:	0008      	movs	r0, r1
 8004b2a:	bd10      	pop	{r4, pc}
 8004b2c:	f000 faae 	bl	800508c <__swbuf_r>
 8004b30:	0001      	movs	r1, r0
 8004b32:	e7f9      	b.n	8004b28 <__sfputc_r+0x1e>

08004b34 <__sfputs_r>:
 8004b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b36:	0006      	movs	r6, r0
 8004b38:	000f      	movs	r7, r1
 8004b3a:	0014      	movs	r4, r2
 8004b3c:	18d5      	adds	r5, r2, r3
 8004b3e:	42ac      	cmp	r4, r5
 8004b40:	d101      	bne.n	8004b46 <__sfputs_r+0x12>
 8004b42:	2000      	movs	r0, #0
 8004b44:	e007      	b.n	8004b56 <__sfputs_r+0x22>
 8004b46:	7821      	ldrb	r1, [r4, #0]
 8004b48:	003a      	movs	r2, r7
 8004b4a:	0030      	movs	r0, r6
 8004b4c:	f7ff ffdd 	bl	8004b0a <__sfputc_r>
 8004b50:	3401      	adds	r4, #1
 8004b52:	1c43      	adds	r3, r0, #1
 8004b54:	d1f3      	bne.n	8004b3e <__sfputs_r+0xa>
 8004b56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004b58 <_vfiprintf_r>:
 8004b58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b5a:	b0a1      	sub	sp, #132	@ 0x84
 8004b5c:	000f      	movs	r7, r1
 8004b5e:	0015      	movs	r5, r2
 8004b60:	001e      	movs	r6, r3
 8004b62:	9003      	str	r0, [sp, #12]
 8004b64:	2800      	cmp	r0, #0
 8004b66:	d004      	beq.n	8004b72 <_vfiprintf_r+0x1a>
 8004b68:	6a03      	ldr	r3, [r0, #32]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d101      	bne.n	8004b72 <_vfiprintf_r+0x1a>
 8004b6e:	f7ff fcc9 	bl	8004504 <__sinit>
 8004b72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b74:	07db      	lsls	r3, r3, #31
 8004b76:	d405      	bmi.n	8004b84 <_vfiprintf_r+0x2c>
 8004b78:	89bb      	ldrh	r3, [r7, #12]
 8004b7a:	059b      	lsls	r3, r3, #22
 8004b7c:	d402      	bmi.n	8004b84 <_vfiprintf_r+0x2c>
 8004b7e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004b80:	f7ff fdc1 	bl	8004706 <__retarget_lock_acquire_recursive>
 8004b84:	89bb      	ldrh	r3, [r7, #12]
 8004b86:	071b      	lsls	r3, r3, #28
 8004b88:	d502      	bpl.n	8004b90 <_vfiprintf_r+0x38>
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d113      	bne.n	8004bb8 <_vfiprintf_r+0x60>
 8004b90:	0039      	movs	r1, r7
 8004b92:	9803      	ldr	r0, [sp, #12]
 8004b94:	f000 fabc 	bl	8005110 <__swsetup_r>
 8004b98:	2800      	cmp	r0, #0
 8004b9a:	d00d      	beq.n	8004bb8 <_vfiprintf_r+0x60>
 8004b9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b9e:	07db      	lsls	r3, r3, #31
 8004ba0:	d503      	bpl.n	8004baa <_vfiprintf_r+0x52>
 8004ba2:	2001      	movs	r0, #1
 8004ba4:	4240      	negs	r0, r0
 8004ba6:	b021      	add	sp, #132	@ 0x84
 8004ba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004baa:	89bb      	ldrh	r3, [r7, #12]
 8004bac:	059b      	lsls	r3, r3, #22
 8004bae:	d4f8      	bmi.n	8004ba2 <_vfiprintf_r+0x4a>
 8004bb0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004bb2:	f7ff fda9 	bl	8004708 <__retarget_lock_release_recursive>
 8004bb6:	e7f4      	b.n	8004ba2 <_vfiprintf_r+0x4a>
 8004bb8:	2300      	movs	r3, #0
 8004bba:	ac08      	add	r4, sp, #32
 8004bbc:	6163      	str	r3, [r4, #20]
 8004bbe:	3320      	adds	r3, #32
 8004bc0:	7663      	strb	r3, [r4, #25]
 8004bc2:	3310      	adds	r3, #16
 8004bc4:	76a3      	strb	r3, [r4, #26]
 8004bc6:	9607      	str	r6, [sp, #28]
 8004bc8:	002e      	movs	r6, r5
 8004bca:	7833      	ldrb	r3, [r6, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d001      	beq.n	8004bd4 <_vfiprintf_r+0x7c>
 8004bd0:	2b25      	cmp	r3, #37	@ 0x25
 8004bd2:	d148      	bne.n	8004c66 <_vfiprintf_r+0x10e>
 8004bd4:	1b73      	subs	r3, r6, r5
 8004bd6:	9305      	str	r3, [sp, #20]
 8004bd8:	42ae      	cmp	r6, r5
 8004bda:	d00b      	beq.n	8004bf4 <_vfiprintf_r+0x9c>
 8004bdc:	002a      	movs	r2, r5
 8004bde:	0039      	movs	r1, r7
 8004be0:	9803      	ldr	r0, [sp, #12]
 8004be2:	f7ff ffa7 	bl	8004b34 <__sfputs_r>
 8004be6:	3001      	adds	r0, #1
 8004be8:	d100      	bne.n	8004bec <_vfiprintf_r+0x94>
 8004bea:	e0ae      	b.n	8004d4a <_vfiprintf_r+0x1f2>
 8004bec:	6963      	ldr	r3, [r4, #20]
 8004bee:	9a05      	ldr	r2, [sp, #20]
 8004bf0:	189b      	adds	r3, r3, r2
 8004bf2:	6163      	str	r3, [r4, #20]
 8004bf4:	7833      	ldrb	r3, [r6, #0]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d100      	bne.n	8004bfc <_vfiprintf_r+0xa4>
 8004bfa:	e0a6      	b.n	8004d4a <_vfiprintf_r+0x1f2>
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	2300      	movs	r3, #0
 8004c00:	4252      	negs	r2, r2
 8004c02:	6062      	str	r2, [r4, #4]
 8004c04:	a904      	add	r1, sp, #16
 8004c06:	3254      	adds	r2, #84	@ 0x54
 8004c08:	1852      	adds	r2, r2, r1
 8004c0a:	1c75      	adds	r5, r6, #1
 8004c0c:	6023      	str	r3, [r4, #0]
 8004c0e:	60e3      	str	r3, [r4, #12]
 8004c10:	60a3      	str	r3, [r4, #8]
 8004c12:	7013      	strb	r3, [r2, #0]
 8004c14:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004c16:	4b59      	ldr	r3, [pc, #356]	@ (8004d7c <_vfiprintf_r+0x224>)
 8004c18:	2205      	movs	r2, #5
 8004c1a:	0018      	movs	r0, r3
 8004c1c:	7829      	ldrb	r1, [r5, #0]
 8004c1e:	9305      	str	r3, [sp, #20]
 8004c20:	f000 fb1e 	bl	8005260 <memchr>
 8004c24:	1c6e      	adds	r6, r5, #1
 8004c26:	2800      	cmp	r0, #0
 8004c28:	d11f      	bne.n	8004c6a <_vfiprintf_r+0x112>
 8004c2a:	6822      	ldr	r2, [r4, #0]
 8004c2c:	06d3      	lsls	r3, r2, #27
 8004c2e:	d504      	bpl.n	8004c3a <_vfiprintf_r+0xe2>
 8004c30:	2353      	movs	r3, #83	@ 0x53
 8004c32:	a904      	add	r1, sp, #16
 8004c34:	185b      	adds	r3, r3, r1
 8004c36:	2120      	movs	r1, #32
 8004c38:	7019      	strb	r1, [r3, #0]
 8004c3a:	0713      	lsls	r3, r2, #28
 8004c3c:	d504      	bpl.n	8004c48 <_vfiprintf_r+0xf0>
 8004c3e:	2353      	movs	r3, #83	@ 0x53
 8004c40:	a904      	add	r1, sp, #16
 8004c42:	185b      	adds	r3, r3, r1
 8004c44:	212b      	movs	r1, #43	@ 0x2b
 8004c46:	7019      	strb	r1, [r3, #0]
 8004c48:	782b      	ldrb	r3, [r5, #0]
 8004c4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c4c:	d016      	beq.n	8004c7c <_vfiprintf_r+0x124>
 8004c4e:	002e      	movs	r6, r5
 8004c50:	2100      	movs	r1, #0
 8004c52:	200a      	movs	r0, #10
 8004c54:	68e3      	ldr	r3, [r4, #12]
 8004c56:	7832      	ldrb	r2, [r6, #0]
 8004c58:	1c75      	adds	r5, r6, #1
 8004c5a:	3a30      	subs	r2, #48	@ 0x30
 8004c5c:	2a09      	cmp	r2, #9
 8004c5e:	d950      	bls.n	8004d02 <_vfiprintf_r+0x1aa>
 8004c60:	2900      	cmp	r1, #0
 8004c62:	d111      	bne.n	8004c88 <_vfiprintf_r+0x130>
 8004c64:	e017      	b.n	8004c96 <_vfiprintf_r+0x13e>
 8004c66:	3601      	adds	r6, #1
 8004c68:	e7af      	b.n	8004bca <_vfiprintf_r+0x72>
 8004c6a:	9b05      	ldr	r3, [sp, #20]
 8004c6c:	6822      	ldr	r2, [r4, #0]
 8004c6e:	1ac0      	subs	r0, r0, r3
 8004c70:	2301      	movs	r3, #1
 8004c72:	4083      	lsls	r3, r0
 8004c74:	4313      	orrs	r3, r2
 8004c76:	0035      	movs	r5, r6
 8004c78:	6023      	str	r3, [r4, #0]
 8004c7a:	e7cc      	b.n	8004c16 <_vfiprintf_r+0xbe>
 8004c7c:	9b07      	ldr	r3, [sp, #28]
 8004c7e:	1d19      	adds	r1, r3, #4
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	9107      	str	r1, [sp, #28]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	db01      	blt.n	8004c8c <_vfiprintf_r+0x134>
 8004c88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c8a:	e004      	b.n	8004c96 <_vfiprintf_r+0x13e>
 8004c8c:	425b      	negs	r3, r3
 8004c8e:	60e3      	str	r3, [r4, #12]
 8004c90:	2302      	movs	r3, #2
 8004c92:	4313      	orrs	r3, r2
 8004c94:	6023      	str	r3, [r4, #0]
 8004c96:	7833      	ldrb	r3, [r6, #0]
 8004c98:	2b2e      	cmp	r3, #46	@ 0x2e
 8004c9a:	d10c      	bne.n	8004cb6 <_vfiprintf_r+0x15e>
 8004c9c:	7873      	ldrb	r3, [r6, #1]
 8004c9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ca0:	d134      	bne.n	8004d0c <_vfiprintf_r+0x1b4>
 8004ca2:	9b07      	ldr	r3, [sp, #28]
 8004ca4:	3602      	adds	r6, #2
 8004ca6:	1d1a      	adds	r2, r3, #4
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	9207      	str	r2, [sp, #28]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	da01      	bge.n	8004cb4 <_vfiprintf_r+0x15c>
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	425b      	negs	r3, r3
 8004cb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cb6:	4d32      	ldr	r5, [pc, #200]	@ (8004d80 <_vfiprintf_r+0x228>)
 8004cb8:	2203      	movs	r2, #3
 8004cba:	0028      	movs	r0, r5
 8004cbc:	7831      	ldrb	r1, [r6, #0]
 8004cbe:	f000 facf 	bl	8005260 <memchr>
 8004cc2:	2800      	cmp	r0, #0
 8004cc4:	d006      	beq.n	8004cd4 <_vfiprintf_r+0x17c>
 8004cc6:	2340      	movs	r3, #64	@ 0x40
 8004cc8:	1b40      	subs	r0, r0, r5
 8004cca:	4083      	lsls	r3, r0
 8004ccc:	6822      	ldr	r2, [r4, #0]
 8004cce:	3601      	adds	r6, #1
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	6023      	str	r3, [r4, #0]
 8004cd4:	7831      	ldrb	r1, [r6, #0]
 8004cd6:	2206      	movs	r2, #6
 8004cd8:	482a      	ldr	r0, [pc, #168]	@ (8004d84 <_vfiprintf_r+0x22c>)
 8004cda:	1c75      	adds	r5, r6, #1
 8004cdc:	7621      	strb	r1, [r4, #24]
 8004cde:	f000 fabf 	bl	8005260 <memchr>
 8004ce2:	2800      	cmp	r0, #0
 8004ce4:	d040      	beq.n	8004d68 <_vfiprintf_r+0x210>
 8004ce6:	4b28      	ldr	r3, [pc, #160]	@ (8004d88 <_vfiprintf_r+0x230>)
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d122      	bne.n	8004d32 <_vfiprintf_r+0x1da>
 8004cec:	2207      	movs	r2, #7
 8004cee:	9b07      	ldr	r3, [sp, #28]
 8004cf0:	3307      	adds	r3, #7
 8004cf2:	4393      	bics	r3, r2
 8004cf4:	3308      	adds	r3, #8
 8004cf6:	9307      	str	r3, [sp, #28]
 8004cf8:	6963      	ldr	r3, [r4, #20]
 8004cfa:	9a04      	ldr	r2, [sp, #16]
 8004cfc:	189b      	adds	r3, r3, r2
 8004cfe:	6163      	str	r3, [r4, #20]
 8004d00:	e762      	b.n	8004bc8 <_vfiprintf_r+0x70>
 8004d02:	4343      	muls	r3, r0
 8004d04:	002e      	movs	r6, r5
 8004d06:	2101      	movs	r1, #1
 8004d08:	189b      	adds	r3, r3, r2
 8004d0a:	e7a4      	b.n	8004c56 <_vfiprintf_r+0xfe>
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	200a      	movs	r0, #10
 8004d10:	0019      	movs	r1, r3
 8004d12:	3601      	adds	r6, #1
 8004d14:	6063      	str	r3, [r4, #4]
 8004d16:	7832      	ldrb	r2, [r6, #0]
 8004d18:	1c75      	adds	r5, r6, #1
 8004d1a:	3a30      	subs	r2, #48	@ 0x30
 8004d1c:	2a09      	cmp	r2, #9
 8004d1e:	d903      	bls.n	8004d28 <_vfiprintf_r+0x1d0>
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d0c8      	beq.n	8004cb6 <_vfiprintf_r+0x15e>
 8004d24:	9109      	str	r1, [sp, #36]	@ 0x24
 8004d26:	e7c6      	b.n	8004cb6 <_vfiprintf_r+0x15e>
 8004d28:	4341      	muls	r1, r0
 8004d2a:	002e      	movs	r6, r5
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	1889      	adds	r1, r1, r2
 8004d30:	e7f1      	b.n	8004d16 <_vfiprintf_r+0x1be>
 8004d32:	aa07      	add	r2, sp, #28
 8004d34:	9200      	str	r2, [sp, #0]
 8004d36:	0021      	movs	r1, r4
 8004d38:	003a      	movs	r2, r7
 8004d3a:	4b14      	ldr	r3, [pc, #80]	@ (8004d8c <_vfiprintf_r+0x234>)
 8004d3c:	9803      	ldr	r0, [sp, #12]
 8004d3e:	e000      	b.n	8004d42 <_vfiprintf_r+0x1ea>
 8004d40:	bf00      	nop
 8004d42:	9004      	str	r0, [sp, #16]
 8004d44:	9b04      	ldr	r3, [sp, #16]
 8004d46:	3301      	adds	r3, #1
 8004d48:	d1d6      	bne.n	8004cf8 <_vfiprintf_r+0x1a0>
 8004d4a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004d4c:	07db      	lsls	r3, r3, #31
 8004d4e:	d405      	bmi.n	8004d5c <_vfiprintf_r+0x204>
 8004d50:	89bb      	ldrh	r3, [r7, #12]
 8004d52:	059b      	lsls	r3, r3, #22
 8004d54:	d402      	bmi.n	8004d5c <_vfiprintf_r+0x204>
 8004d56:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004d58:	f7ff fcd6 	bl	8004708 <__retarget_lock_release_recursive>
 8004d5c:	89bb      	ldrh	r3, [r7, #12]
 8004d5e:	065b      	lsls	r3, r3, #25
 8004d60:	d500      	bpl.n	8004d64 <_vfiprintf_r+0x20c>
 8004d62:	e71e      	b.n	8004ba2 <_vfiprintf_r+0x4a>
 8004d64:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004d66:	e71e      	b.n	8004ba6 <_vfiprintf_r+0x4e>
 8004d68:	aa07      	add	r2, sp, #28
 8004d6a:	9200      	str	r2, [sp, #0]
 8004d6c:	0021      	movs	r1, r4
 8004d6e:	003a      	movs	r2, r7
 8004d70:	4b06      	ldr	r3, [pc, #24]	@ (8004d8c <_vfiprintf_r+0x234>)
 8004d72:	9803      	ldr	r0, [sp, #12]
 8004d74:	f000 f87c 	bl	8004e70 <_printf_i>
 8004d78:	e7e3      	b.n	8004d42 <_vfiprintf_r+0x1ea>
 8004d7a:	46c0      	nop			@ (mov r8, r8)
 8004d7c:	0800549b 	.word	0x0800549b
 8004d80:	080054a1 	.word	0x080054a1
 8004d84:	080054a5 	.word	0x080054a5
 8004d88:	00000000 	.word	0x00000000
 8004d8c:	08004b35 	.word	0x08004b35

08004d90 <_printf_common>:
 8004d90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d92:	0016      	movs	r6, r2
 8004d94:	9301      	str	r3, [sp, #4]
 8004d96:	688a      	ldr	r2, [r1, #8]
 8004d98:	690b      	ldr	r3, [r1, #16]
 8004d9a:	000c      	movs	r4, r1
 8004d9c:	9000      	str	r0, [sp, #0]
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	da00      	bge.n	8004da4 <_printf_common+0x14>
 8004da2:	0013      	movs	r3, r2
 8004da4:	0022      	movs	r2, r4
 8004da6:	6033      	str	r3, [r6, #0]
 8004da8:	3243      	adds	r2, #67	@ 0x43
 8004daa:	7812      	ldrb	r2, [r2, #0]
 8004dac:	2a00      	cmp	r2, #0
 8004dae:	d001      	beq.n	8004db4 <_printf_common+0x24>
 8004db0:	3301      	adds	r3, #1
 8004db2:	6033      	str	r3, [r6, #0]
 8004db4:	6823      	ldr	r3, [r4, #0]
 8004db6:	069b      	lsls	r3, r3, #26
 8004db8:	d502      	bpl.n	8004dc0 <_printf_common+0x30>
 8004dba:	6833      	ldr	r3, [r6, #0]
 8004dbc:	3302      	adds	r3, #2
 8004dbe:	6033      	str	r3, [r6, #0]
 8004dc0:	6822      	ldr	r2, [r4, #0]
 8004dc2:	2306      	movs	r3, #6
 8004dc4:	0015      	movs	r5, r2
 8004dc6:	401d      	ands	r5, r3
 8004dc8:	421a      	tst	r2, r3
 8004dca:	d027      	beq.n	8004e1c <_printf_common+0x8c>
 8004dcc:	0023      	movs	r3, r4
 8004dce:	3343      	adds	r3, #67	@ 0x43
 8004dd0:	781b      	ldrb	r3, [r3, #0]
 8004dd2:	1e5a      	subs	r2, r3, #1
 8004dd4:	4193      	sbcs	r3, r2
 8004dd6:	6822      	ldr	r2, [r4, #0]
 8004dd8:	0692      	lsls	r2, r2, #26
 8004dda:	d430      	bmi.n	8004e3e <_printf_common+0xae>
 8004ddc:	0022      	movs	r2, r4
 8004dde:	9901      	ldr	r1, [sp, #4]
 8004de0:	9800      	ldr	r0, [sp, #0]
 8004de2:	9d08      	ldr	r5, [sp, #32]
 8004de4:	3243      	adds	r2, #67	@ 0x43
 8004de6:	47a8      	blx	r5
 8004de8:	3001      	adds	r0, #1
 8004dea:	d025      	beq.n	8004e38 <_printf_common+0xa8>
 8004dec:	2206      	movs	r2, #6
 8004dee:	6823      	ldr	r3, [r4, #0]
 8004df0:	2500      	movs	r5, #0
 8004df2:	4013      	ands	r3, r2
 8004df4:	2b04      	cmp	r3, #4
 8004df6:	d105      	bne.n	8004e04 <_printf_common+0x74>
 8004df8:	6833      	ldr	r3, [r6, #0]
 8004dfa:	68e5      	ldr	r5, [r4, #12]
 8004dfc:	1aed      	subs	r5, r5, r3
 8004dfe:	43eb      	mvns	r3, r5
 8004e00:	17db      	asrs	r3, r3, #31
 8004e02:	401d      	ands	r5, r3
 8004e04:	68a3      	ldr	r3, [r4, #8]
 8004e06:	6922      	ldr	r2, [r4, #16]
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	dd01      	ble.n	8004e10 <_printf_common+0x80>
 8004e0c:	1a9b      	subs	r3, r3, r2
 8004e0e:	18ed      	adds	r5, r5, r3
 8004e10:	2600      	movs	r6, #0
 8004e12:	42b5      	cmp	r5, r6
 8004e14:	d120      	bne.n	8004e58 <_printf_common+0xc8>
 8004e16:	2000      	movs	r0, #0
 8004e18:	e010      	b.n	8004e3c <_printf_common+0xac>
 8004e1a:	3501      	adds	r5, #1
 8004e1c:	68e3      	ldr	r3, [r4, #12]
 8004e1e:	6832      	ldr	r2, [r6, #0]
 8004e20:	1a9b      	subs	r3, r3, r2
 8004e22:	42ab      	cmp	r3, r5
 8004e24:	ddd2      	ble.n	8004dcc <_printf_common+0x3c>
 8004e26:	0022      	movs	r2, r4
 8004e28:	2301      	movs	r3, #1
 8004e2a:	9901      	ldr	r1, [sp, #4]
 8004e2c:	9800      	ldr	r0, [sp, #0]
 8004e2e:	9f08      	ldr	r7, [sp, #32]
 8004e30:	3219      	adds	r2, #25
 8004e32:	47b8      	blx	r7
 8004e34:	3001      	adds	r0, #1
 8004e36:	d1f0      	bne.n	8004e1a <_printf_common+0x8a>
 8004e38:	2001      	movs	r0, #1
 8004e3a:	4240      	negs	r0, r0
 8004e3c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004e3e:	2030      	movs	r0, #48	@ 0x30
 8004e40:	18e1      	adds	r1, r4, r3
 8004e42:	3143      	adds	r1, #67	@ 0x43
 8004e44:	7008      	strb	r0, [r1, #0]
 8004e46:	0021      	movs	r1, r4
 8004e48:	1c5a      	adds	r2, r3, #1
 8004e4a:	3145      	adds	r1, #69	@ 0x45
 8004e4c:	7809      	ldrb	r1, [r1, #0]
 8004e4e:	18a2      	adds	r2, r4, r2
 8004e50:	3243      	adds	r2, #67	@ 0x43
 8004e52:	3302      	adds	r3, #2
 8004e54:	7011      	strb	r1, [r2, #0]
 8004e56:	e7c1      	b.n	8004ddc <_printf_common+0x4c>
 8004e58:	0022      	movs	r2, r4
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	9901      	ldr	r1, [sp, #4]
 8004e5e:	9800      	ldr	r0, [sp, #0]
 8004e60:	9f08      	ldr	r7, [sp, #32]
 8004e62:	321a      	adds	r2, #26
 8004e64:	47b8      	blx	r7
 8004e66:	3001      	adds	r0, #1
 8004e68:	d0e6      	beq.n	8004e38 <_printf_common+0xa8>
 8004e6a:	3601      	adds	r6, #1
 8004e6c:	e7d1      	b.n	8004e12 <_printf_common+0x82>
	...

08004e70 <_printf_i>:
 8004e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e72:	b08b      	sub	sp, #44	@ 0x2c
 8004e74:	9206      	str	r2, [sp, #24]
 8004e76:	000a      	movs	r2, r1
 8004e78:	3243      	adds	r2, #67	@ 0x43
 8004e7a:	9307      	str	r3, [sp, #28]
 8004e7c:	9005      	str	r0, [sp, #20]
 8004e7e:	9203      	str	r2, [sp, #12]
 8004e80:	7e0a      	ldrb	r2, [r1, #24]
 8004e82:	000c      	movs	r4, r1
 8004e84:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004e86:	2a78      	cmp	r2, #120	@ 0x78
 8004e88:	d809      	bhi.n	8004e9e <_printf_i+0x2e>
 8004e8a:	2a62      	cmp	r2, #98	@ 0x62
 8004e8c:	d80b      	bhi.n	8004ea6 <_printf_i+0x36>
 8004e8e:	2a00      	cmp	r2, #0
 8004e90:	d100      	bne.n	8004e94 <_printf_i+0x24>
 8004e92:	e0bc      	b.n	800500e <_printf_i+0x19e>
 8004e94:	497b      	ldr	r1, [pc, #492]	@ (8005084 <_printf_i+0x214>)
 8004e96:	9104      	str	r1, [sp, #16]
 8004e98:	2a58      	cmp	r2, #88	@ 0x58
 8004e9a:	d100      	bne.n	8004e9e <_printf_i+0x2e>
 8004e9c:	e090      	b.n	8004fc0 <_printf_i+0x150>
 8004e9e:	0025      	movs	r5, r4
 8004ea0:	3542      	adds	r5, #66	@ 0x42
 8004ea2:	702a      	strb	r2, [r5, #0]
 8004ea4:	e022      	b.n	8004eec <_printf_i+0x7c>
 8004ea6:	0010      	movs	r0, r2
 8004ea8:	3863      	subs	r0, #99	@ 0x63
 8004eaa:	2815      	cmp	r0, #21
 8004eac:	d8f7      	bhi.n	8004e9e <_printf_i+0x2e>
 8004eae:	f7fb f92b 	bl	8000108 <__gnu_thumb1_case_shi>
 8004eb2:	0016      	.short	0x0016
 8004eb4:	fff6001f 	.word	0xfff6001f
 8004eb8:	fff6fff6 	.word	0xfff6fff6
 8004ebc:	001ffff6 	.word	0x001ffff6
 8004ec0:	fff6fff6 	.word	0xfff6fff6
 8004ec4:	fff6fff6 	.word	0xfff6fff6
 8004ec8:	003600a1 	.word	0x003600a1
 8004ecc:	fff60080 	.word	0xfff60080
 8004ed0:	00b2fff6 	.word	0x00b2fff6
 8004ed4:	0036fff6 	.word	0x0036fff6
 8004ed8:	fff6fff6 	.word	0xfff6fff6
 8004edc:	0084      	.short	0x0084
 8004ede:	0025      	movs	r5, r4
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	3542      	adds	r5, #66	@ 0x42
 8004ee4:	1d11      	adds	r1, r2, #4
 8004ee6:	6019      	str	r1, [r3, #0]
 8004ee8:	6813      	ldr	r3, [r2, #0]
 8004eea:	702b      	strb	r3, [r5, #0]
 8004eec:	2301      	movs	r3, #1
 8004eee:	e0a0      	b.n	8005032 <_printf_i+0x1c2>
 8004ef0:	6818      	ldr	r0, [r3, #0]
 8004ef2:	6809      	ldr	r1, [r1, #0]
 8004ef4:	1d02      	adds	r2, r0, #4
 8004ef6:	060d      	lsls	r5, r1, #24
 8004ef8:	d50b      	bpl.n	8004f12 <_printf_i+0xa2>
 8004efa:	6806      	ldr	r6, [r0, #0]
 8004efc:	601a      	str	r2, [r3, #0]
 8004efe:	2e00      	cmp	r6, #0
 8004f00:	da03      	bge.n	8004f0a <_printf_i+0x9a>
 8004f02:	232d      	movs	r3, #45	@ 0x2d
 8004f04:	9a03      	ldr	r2, [sp, #12]
 8004f06:	4276      	negs	r6, r6
 8004f08:	7013      	strb	r3, [r2, #0]
 8004f0a:	4b5e      	ldr	r3, [pc, #376]	@ (8005084 <_printf_i+0x214>)
 8004f0c:	270a      	movs	r7, #10
 8004f0e:	9304      	str	r3, [sp, #16]
 8004f10:	e018      	b.n	8004f44 <_printf_i+0xd4>
 8004f12:	6806      	ldr	r6, [r0, #0]
 8004f14:	601a      	str	r2, [r3, #0]
 8004f16:	0649      	lsls	r1, r1, #25
 8004f18:	d5f1      	bpl.n	8004efe <_printf_i+0x8e>
 8004f1a:	b236      	sxth	r6, r6
 8004f1c:	e7ef      	b.n	8004efe <_printf_i+0x8e>
 8004f1e:	6808      	ldr	r0, [r1, #0]
 8004f20:	6819      	ldr	r1, [r3, #0]
 8004f22:	c940      	ldmia	r1!, {r6}
 8004f24:	0605      	lsls	r5, r0, #24
 8004f26:	d402      	bmi.n	8004f2e <_printf_i+0xbe>
 8004f28:	0640      	lsls	r0, r0, #25
 8004f2a:	d500      	bpl.n	8004f2e <_printf_i+0xbe>
 8004f2c:	b2b6      	uxth	r6, r6
 8004f2e:	6019      	str	r1, [r3, #0]
 8004f30:	4b54      	ldr	r3, [pc, #336]	@ (8005084 <_printf_i+0x214>)
 8004f32:	270a      	movs	r7, #10
 8004f34:	9304      	str	r3, [sp, #16]
 8004f36:	2a6f      	cmp	r2, #111	@ 0x6f
 8004f38:	d100      	bne.n	8004f3c <_printf_i+0xcc>
 8004f3a:	3f02      	subs	r7, #2
 8004f3c:	0023      	movs	r3, r4
 8004f3e:	2200      	movs	r2, #0
 8004f40:	3343      	adds	r3, #67	@ 0x43
 8004f42:	701a      	strb	r2, [r3, #0]
 8004f44:	6863      	ldr	r3, [r4, #4]
 8004f46:	60a3      	str	r3, [r4, #8]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	db03      	blt.n	8004f54 <_printf_i+0xe4>
 8004f4c:	2104      	movs	r1, #4
 8004f4e:	6822      	ldr	r2, [r4, #0]
 8004f50:	438a      	bics	r2, r1
 8004f52:	6022      	str	r2, [r4, #0]
 8004f54:	2e00      	cmp	r6, #0
 8004f56:	d102      	bne.n	8004f5e <_printf_i+0xee>
 8004f58:	9d03      	ldr	r5, [sp, #12]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00c      	beq.n	8004f78 <_printf_i+0x108>
 8004f5e:	9d03      	ldr	r5, [sp, #12]
 8004f60:	0030      	movs	r0, r6
 8004f62:	0039      	movs	r1, r7
 8004f64:	f7fb f960 	bl	8000228 <__aeabi_uidivmod>
 8004f68:	9b04      	ldr	r3, [sp, #16]
 8004f6a:	3d01      	subs	r5, #1
 8004f6c:	5c5b      	ldrb	r3, [r3, r1]
 8004f6e:	702b      	strb	r3, [r5, #0]
 8004f70:	0033      	movs	r3, r6
 8004f72:	0006      	movs	r6, r0
 8004f74:	429f      	cmp	r7, r3
 8004f76:	d9f3      	bls.n	8004f60 <_printf_i+0xf0>
 8004f78:	2f08      	cmp	r7, #8
 8004f7a:	d109      	bne.n	8004f90 <_printf_i+0x120>
 8004f7c:	6823      	ldr	r3, [r4, #0]
 8004f7e:	07db      	lsls	r3, r3, #31
 8004f80:	d506      	bpl.n	8004f90 <_printf_i+0x120>
 8004f82:	6862      	ldr	r2, [r4, #4]
 8004f84:	6923      	ldr	r3, [r4, #16]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	dc02      	bgt.n	8004f90 <_printf_i+0x120>
 8004f8a:	2330      	movs	r3, #48	@ 0x30
 8004f8c:	3d01      	subs	r5, #1
 8004f8e:	702b      	strb	r3, [r5, #0]
 8004f90:	9b03      	ldr	r3, [sp, #12]
 8004f92:	1b5b      	subs	r3, r3, r5
 8004f94:	6123      	str	r3, [r4, #16]
 8004f96:	9b07      	ldr	r3, [sp, #28]
 8004f98:	0021      	movs	r1, r4
 8004f9a:	9300      	str	r3, [sp, #0]
 8004f9c:	9805      	ldr	r0, [sp, #20]
 8004f9e:	9b06      	ldr	r3, [sp, #24]
 8004fa0:	aa09      	add	r2, sp, #36	@ 0x24
 8004fa2:	f7ff fef5 	bl	8004d90 <_printf_common>
 8004fa6:	3001      	adds	r0, #1
 8004fa8:	d148      	bne.n	800503c <_printf_i+0x1cc>
 8004faa:	2001      	movs	r0, #1
 8004fac:	4240      	negs	r0, r0
 8004fae:	b00b      	add	sp, #44	@ 0x2c
 8004fb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fb2:	2220      	movs	r2, #32
 8004fb4:	6809      	ldr	r1, [r1, #0]
 8004fb6:	430a      	orrs	r2, r1
 8004fb8:	6022      	str	r2, [r4, #0]
 8004fba:	2278      	movs	r2, #120	@ 0x78
 8004fbc:	4932      	ldr	r1, [pc, #200]	@ (8005088 <_printf_i+0x218>)
 8004fbe:	9104      	str	r1, [sp, #16]
 8004fc0:	0021      	movs	r1, r4
 8004fc2:	3145      	adds	r1, #69	@ 0x45
 8004fc4:	700a      	strb	r2, [r1, #0]
 8004fc6:	6819      	ldr	r1, [r3, #0]
 8004fc8:	6822      	ldr	r2, [r4, #0]
 8004fca:	c940      	ldmia	r1!, {r6}
 8004fcc:	0610      	lsls	r0, r2, #24
 8004fce:	d402      	bmi.n	8004fd6 <_printf_i+0x166>
 8004fd0:	0650      	lsls	r0, r2, #25
 8004fd2:	d500      	bpl.n	8004fd6 <_printf_i+0x166>
 8004fd4:	b2b6      	uxth	r6, r6
 8004fd6:	6019      	str	r1, [r3, #0]
 8004fd8:	07d3      	lsls	r3, r2, #31
 8004fda:	d502      	bpl.n	8004fe2 <_printf_i+0x172>
 8004fdc:	2320      	movs	r3, #32
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	6023      	str	r3, [r4, #0]
 8004fe2:	2e00      	cmp	r6, #0
 8004fe4:	d001      	beq.n	8004fea <_printf_i+0x17a>
 8004fe6:	2710      	movs	r7, #16
 8004fe8:	e7a8      	b.n	8004f3c <_printf_i+0xcc>
 8004fea:	2220      	movs	r2, #32
 8004fec:	6823      	ldr	r3, [r4, #0]
 8004fee:	4393      	bics	r3, r2
 8004ff0:	6023      	str	r3, [r4, #0]
 8004ff2:	e7f8      	b.n	8004fe6 <_printf_i+0x176>
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	680d      	ldr	r5, [r1, #0]
 8004ff8:	1d10      	adds	r0, r2, #4
 8004ffa:	6949      	ldr	r1, [r1, #20]
 8004ffc:	6018      	str	r0, [r3, #0]
 8004ffe:	6813      	ldr	r3, [r2, #0]
 8005000:	062e      	lsls	r6, r5, #24
 8005002:	d501      	bpl.n	8005008 <_printf_i+0x198>
 8005004:	6019      	str	r1, [r3, #0]
 8005006:	e002      	b.n	800500e <_printf_i+0x19e>
 8005008:	066d      	lsls	r5, r5, #25
 800500a:	d5fb      	bpl.n	8005004 <_printf_i+0x194>
 800500c:	8019      	strh	r1, [r3, #0]
 800500e:	2300      	movs	r3, #0
 8005010:	9d03      	ldr	r5, [sp, #12]
 8005012:	6123      	str	r3, [r4, #16]
 8005014:	e7bf      	b.n	8004f96 <_printf_i+0x126>
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	1d11      	adds	r1, r2, #4
 800501a:	6019      	str	r1, [r3, #0]
 800501c:	6815      	ldr	r5, [r2, #0]
 800501e:	2100      	movs	r1, #0
 8005020:	0028      	movs	r0, r5
 8005022:	6862      	ldr	r2, [r4, #4]
 8005024:	f000 f91c 	bl	8005260 <memchr>
 8005028:	2800      	cmp	r0, #0
 800502a:	d001      	beq.n	8005030 <_printf_i+0x1c0>
 800502c:	1b40      	subs	r0, r0, r5
 800502e:	6060      	str	r0, [r4, #4]
 8005030:	6863      	ldr	r3, [r4, #4]
 8005032:	6123      	str	r3, [r4, #16]
 8005034:	2300      	movs	r3, #0
 8005036:	9a03      	ldr	r2, [sp, #12]
 8005038:	7013      	strb	r3, [r2, #0]
 800503a:	e7ac      	b.n	8004f96 <_printf_i+0x126>
 800503c:	002a      	movs	r2, r5
 800503e:	6923      	ldr	r3, [r4, #16]
 8005040:	9906      	ldr	r1, [sp, #24]
 8005042:	9805      	ldr	r0, [sp, #20]
 8005044:	9d07      	ldr	r5, [sp, #28]
 8005046:	47a8      	blx	r5
 8005048:	3001      	adds	r0, #1
 800504a:	d0ae      	beq.n	8004faa <_printf_i+0x13a>
 800504c:	6823      	ldr	r3, [r4, #0]
 800504e:	079b      	lsls	r3, r3, #30
 8005050:	d415      	bmi.n	800507e <_printf_i+0x20e>
 8005052:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005054:	68e0      	ldr	r0, [r4, #12]
 8005056:	4298      	cmp	r0, r3
 8005058:	daa9      	bge.n	8004fae <_printf_i+0x13e>
 800505a:	0018      	movs	r0, r3
 800505c:	e7a7      	b.n	8004fae <_printf_i+0x13e>
 800505e:	0022      	movs	r2, r4
 8005060:	2301      	movs	r3, #1
 8005062:	9906      	ldr	r1, [sp, #24]
 8005064:	9805      	ldr	r0, [sp, #20]
 8005066:	9e07      	ldr	r6, [sp, #28]
 8005068:	3219      	adds	r2, #25
 800506a:	47b0      	blx	r6
 800506c:	3001      	adds	r0, #1
 800506e:	d09c      	beq.n	8004faa <_printf_i+0x13a>
 8005070:	3501      	adds	r5, #1
 8005072:	68e3      	ldr	r3, [r4, #12]
 8005074:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005076:	1a9b      	subs	r3, r3, r2
 8005078:	42ab      	cmp	r3, r5
 800507a:	dcf0      	bgt.n	800505e <_printf_i+0x1ee>
 800507c:	e7e9      	b.n	8005052 <_printf_i+0x1e2>
 800507e:	2500      	movs	r5, #0
 8005080:	e7f7      	b.n	8005072 <_printf_i+0x202>
 8005082:	46c0      	nop			@ (mov r8, r8)
 8005084:	080054ac 	.word	0x080054ac
 8005088:	080054bd 	.word	0x080054bd

0800508c <__swbuf_r>:
 800508c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800508e:	0006      	movs	r6, r0
 8005090:	000d      	movs	r5, r1
 8005092:	0014      	movs	r4, r2
 8005094:	2800      	cmp	r0, #0
 8005096:	d004      	beq.n	80050a2 <__swbuf_r+0x16>
 8005098:	6a03      	ldr	r3, [r0, #32]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d101      	bne.n	80050a2 <__swbuf_r+0x16>
 800509e:	f7ff fa31 	bl	8004504 <__sinit>
 80050a2:	69a3      	ldr	r3, [r4, #24]
 80050a4:	60a3      	str	r3, [r4, #8]
 80050a6:	89a3      	ldrh	r3, [r4, #12]
 80050a8:	071b      	lsls	r3, r3, #28
 80050aa:	d502      	bpl.n	80050b2 <__swbuf_r+0x26>
 80050ac:	6923      	ldr	r3, [r4, #16]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d109      	bne.n	80050c6 <__swbuf_r+0x3a>
 80050b2:	0021      	movs	r1, r4
 80050b4:	0030      	movs	r0, r6
 80050b6:	f000 f82b 	bl	8005110 <__swsetup_r>
 80050ba:	2800      	cmp	r0, #0
 80050bc:	d003      	beq.n	80050c6 <__swbuf_r+0x3a>
 80050be:	2501      	movs	r5, #1
 80050c0:	426d      	negs	r5, r5
 80050c2:	0028      	movs	r0, r5
 80050c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050c6:	6923      	ldr	r3, [r4, #16]
 80050c8:	6820      	ldr	r0, [r4, #0]
 80050ca:	b2ef      	uxtb	r7, r5
 80050cc:	1ac0      	subs	r0, r0, r3
 80050ce:	6963      	ldr	r3, [r4, #20]
 80050d0:	b2ed      	uxtb	r5, r5
 80050d2:	4283      	cmp	r3, r0
 80050d4:	dc05      	bgt.n	80050e2 <__swbuf_r+0x56>
 80050d6:	0021      	movs	r1, r4
 80050d8:	0030      	movs	r0, r6
 80050da:	f7ff fcc1 	bl	8004a60 <_fflush_r>
 80050de:	2800      	cmp	r0, #0
 80050e0:	d1ed      	bne.n	80050be <__swbuf_r+0x32>
 80050e2:	68a3      	ldr	r3, [r4, #8]
 80050e4:	3001      	adds	r0, #1
 80050e6:	3b01      	subs	r3, #1
 80050e8:	60a3      	str	r3, [r4, #8]
 80050ea:	6823      	ldr	r3, [r4, #0]
 80050ec:	1c5a      	adds	r2, r3, #1
 80050ee:	6022      	str	r2, [r4, #0]
 80050f0:	701f      	strb	r7, [r3, #0]
 80050f2:	6963      	ldr	r3, [r4, #20]
 80050f4:	4283      	cmp	r3, r0
 80050f6:	d004      	beq.n	8005102 <__swbuf_r+0x76>
 80050f8:	89a3      	ldrh	r3, [r4, #12]
 80050fa:	07db      	lsls	r3, r3, #31
 80050fc:	d5e1      	bpl.n	80050c2 <__swbuf_r+0x36>
 80050fe:	2d0a      	cmp	r5, #10
 8005100:	d1df      	bne.n	80050c2 <__swbuf_r+0x36>
 8005102:	0021      	movs	r1, r4
 8005104:	0030      	movs	r0, r6
 8005106:	f7ff fcab 	bl	8004a60 <_fflush_r>
 800510a:	2800      	cmp	r0, #0
 800510c:	d0d9      	beq.n	80050c2 <__swbuf_r+0x36>
 800510e:	e7d6      	b.n	80050be <__swbuf_r+0x32>

08005110 <__swsetup_r>:
 8005110:	4b2d      	ldr	r3, [pc, #180]	@ (80051c8 <__swsetup_r+0xb8>)
 8005112:	b570      	push	{r4, r5, r6, lr}
 8005114:	0005      	movs	r5, r0
 8005116:	6818      	ldr	r0, [r3, #0]
 8005118:	000c      	movs	r4, r1
 800511a:	2800      	cmp	r0, #0
 800511c:	d004      	beq.n	8005128 <__swsetup_r+0x18>
 800511e:	6a03      	ldr	r3, [r0, #32]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d101      	bne.n	8005128 <__swsetup_r+0x18>
 8005124:	f7ff f9ee 	bl	8004504 <__sinit>
 8005128:	230c      	movs	r3, #12
 800512a:	5ee2      	ldrsh	r2, [r4, r3]
 800512c:	0713      	lsls	r3, r2, #28
 800512e:	d423      	bmi.n	8005178 <__swsetup_r+0x68>
 8005130:	06d3      	lsls	r3, r2, #27
 8005132:	d407      	bmi.n	8005144 <__swsetup_r+0x34>
 8005134:	2309      	movs	r3, #9
 8005136:	602b      	str	r3, [r5, #0]
 8005138:	2340      	movs	r3, #64	@ 0x40
 800513a:	2001      	movs	r0, #1
 800513c:	4313      	orrs	r3, r2
 800513e:	81a3      	strh	r3, [r4, #12]
 8005140:	4240      	negs	r0, r0
 8005142:	e03a      	b.n	80051ba <__swsetup_r+0xaa>
 8005144:	0752      	lsls	r2, r2, #29
 8005146:	d513      	bpl.n	8005170 <__swsetup_r+0x60>
 8005148:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800514a:	2900      	cmp	r1, #0
 800514c:	d008      	beq.n	8005160 <__swsetup_r+0x50>
 800514e:	0023      	movs	r3, r4
 8005150:	3344      	adds	r3, #68	@ 0x44
 8005152:	4299      	cmp	r1, r3
 8005154:	d002      	beq.n	800515c <__swsetup_r+0x4c>
 8005156:	0028      	movs	r0, r5
 8005158:	f7ff faf6 	bl	8004748 <_free_r>
 800515c:	2300      	movs	r3, #0
 800515e:	6363      	str	r3, [r4, #52]	@ 0x34
 8005160:	2224      	movs	r2, #36	@ 0x24
 8005162:	89a3      	ldrh	r3, [r4, #12]
 8005164:	4393      	bics	r3, r2
 8005166:	81a3      	strh	r3, [r4, #12]
 8005168:	2300      	movs	r3, #0
 800516a:	6063      	str	r3, [r4, #4]
 800516c:	6923      	ldr	r3, [r4, #16]
 800516e:	6023      	str	r3, [r4, #0]
 8005170:	2308      	movs	r3, #8
 8005172:	89a2      	ldrh	r2, [r4, #12]
 8005174:	4313      	orrs	r3, r2
 8005176:	81a3      	strh	r3, [r4, #12]
 8005178:	6923      	ldr	r3, [r4, #16]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10b      	bne.n	8005196 <__swsetup_r+0x86>
 800517e:	21a0      	movs	r1, #160	@ 0xa0
 8005180:	2280      	movs	r2, #128	@ 0x80
 8005182:	89a3      	ldrh	r3, [r4, #12]
 8005184:	0089      	lsls	r1, r1, #2
 8005186:	0092      	lsls	r2, r2, #2
 8005188:	400b      	ands	r3, r1
 800518a:	4293      	cmp	r3, r2
 800518c:	d003      	beq.n	8005196 <__swsetup_r+0x86>
 800518e:	0021      	movs	r1, r4
 8005190:	0028      	movs	r0, r5
 8005192:	f000 f89b 	bl	80052cc <__smakebuf_r>
 8005196:	230c      	movs	r3, #12
 8005198:	5ee2      	ldrsh	r2, [r4, r3]
 800519a:	2101      	movs	r1, #1
 800519c:	0013      	movs	r3, r2
 800519e:	400b      	ands	r3, r1
 80051a0:	420a      	tst	r2, r1
 80051a2:	d00b      	beq.n	80051bc <__swsetup_r+0xac>
 80051a4:	2300      	movs	r3, #0
 80051a6:	60a3      	str	r3, [r4, #8]
 80051a8:	6963      	ldr	r3, [r4, #20]
 80051aa:	425b      	negs	r3, r3
 80051ac:	61a3      	str	r3, [r4, #24]
 80051ae:	2000      	movs	r0, #0
 80051b0:	6923      	ldr	r3, [r4, #16]
 80051b2:	4283      	cmp	r3, r0
 80051b4:	d101      	bne.n	80051ba <__swsetup_r+0xaa>
 80051b6:	0613      	lsls	r3, r2, #24
 80051b8:	d4be      	bmi.n	8005138 <__swsetup_r+0x28>
 80051ba:	bd70      	pop	{r4, r5, r6, pc}
 80051bc:	0791      	lsls	r1, r2, #30
 80051be:	d400      	bmi.n	80051c2 <__swsetup_r+0xb2>
 80051c0:	6963      	ldr	r3, [r4, #20]
 80051c2:	60a3      	str	r3, [r4, #8]
 80051c4:	e7f3      	b.n	80051ae <__swsetup_r+0x9e>
 80051c6:	46c0      	nop			@ (mov r8, r8)
 80051c8:	2000011c 	.word	0x2000011c

080051cc <_raise_r>:
 80051cc:	b570      	push	{r4, r5, r6, lr}
 80051ce:	0004      	movs	r4, r0
 80051d0:	000d      	movs	r5, r1
 80051d2:	291f      	cmp	r1, #31
 80051d4:	d904      	bls.n	80051e0 <_raise_r+0x14>
 80051d6:	2316      	movs	r3, #22
 80051d8:	6003      	str	r3, [r0, #0]
 80051da:	2001      	movs	r0, #1
 80051dc:	4240      	negs	r0, r0
 80051de:	bd70      	pop	{r4, r5, r6, pc}
 80051e0:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d004      	beq.n	80051f0 <_raise_r+0x24>
 80051e6:	008a      	lsls	r2, r1, #2
 80051e8:	189b      	adds	r3, r3, r2
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	2a00      	cmp	r2, #0
 80051ee:	d108      	bne.n	8005202 <_raise_r+0x36>
 80051f0:	0020      	movs	r0, r4
 80051f2:	f000 f831 	bl	8005258 <_getpid_r>
 80051f6:	002a      	movs	r2, r5
 80051f8:	0001      	movs	r1, r0
 80051fa:	0020      	movs	r0, r4
 80051fc:	f000 f81a 	bl	8005234 <_kill_r>
 8005200:	e7ed      	b.n	80051de <_raise_r+0x12>
 8005202:	2a01      	cmp	r2, #1
 8005204:	d009      	beq.n	800521a <_raise_r+0x4e>
 8005206:	1c51      	adds	r1, r2, #1
 8005208:	d103      	bne.n	8005212 <_raise_r+0x46>
 800520a:	2316      	movs	r3, #22
 800520c:	6003      	str	r3, [r0, #0]
 800520e:	2001      	movs	r0, #1
 8005210:	e7e5      	b.n	80051de <_raise_r+0x12>
 8005212:	2100      	movs	r1, #0
 8005214:	0028      	movs	r0, r5
 8005216:	6019      	str	r1, [r3, #0]
 8005218:	4790      	blx	r2
 800521a:	2000      	movs	r0, #0
 800521c:	e7df      	b.n	80051de <_raise_r+0x12>
	...

08005220 <raise>:
 8005220:	b510      	push	{r4, lr}
 8005222:	4b03      	ldr	r3, [pc, #12]	@ (8005230 <raise+0x10>)
 8005224:	0001      	movs	r1, r0
 8005226:	6818      	ldr	r0, [r3, #0]
 8005228:	f7ff ffd0 	bl	80051cc <_raise_r>
 800522c:	bd10      	pop	{r4, pc}
 800522e:	46c0      	nop			@ (mov r8, r8)
 8005230:	2000011c 	.word	0x2000011c

08005234 <_kill_r>:
 8005234:	2300      	movs	r3, #0
 8005236:	b570      	push	{r4, r5, r6, lr}
 8005238:	4d06      	ldr	r5, [pc, #24]	@ (8005254 <_kill_r+0x20>)
 800523a:	0004      	movs	r4, r0
 800523c:	0008      	movs	r0, r1
 800523e:	0011      	movs	r1, r2
 8005240:	602b      	str	r3, [r5, #0]
 8005242:	f7fb ffa7 	bl	8001194 <_kill>
 8005246:	1c43      	adds	r3, r0, #1
 8005248:	d103      	bne.n	8005252 <_kill_r+0x1e>
 800524a:	682b      	ldr	r3, [r5, #0]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d000      	beq.n	8005252 <_kill_r+0x1e>
 8005250:	6023      	str	r3, [r4, #0]
 8005252:	bd70      	pop	{r4, r5, r6, pc}
 8005254:	200005f0 	.word	0x200005f0

08005258 <_getpid_r>:
 8005258:	b510      	push	{r4, lr}
 800525a:	f7fb ff95 	bl	8001188 <_getpid>
 800525e:	bd10      	pop	{r4, pc}

08005260 <memchr>:
 8005260:	b2c9      	uxtb	r1, r1
 8005262:	1882      	adds	r2, r0, r2
 8005264:	4290      	cmp	r0, r2
 8005266:	d101      	bne.n	800526c <memchr+0xc>
 8005268:	2000      	movs	r0, #0
 800526a:	4770      	bx	lr
 800526c:	7803      	ldrb	r3, [r0, #0]
 800526e:	428b      	cmp	r3, r1
 8005270:	d0fb      	beq.n	800526a <memchr+0xa>
 8005272:	3001      	adds	r0, #1
 8005274:	e7f6      	b.n	8005264 <memchr+0x4>
	...

08005278 <__swhatbuf_r>:
 8005278:	b570      	push	{r4, r5, r6, lr}
 800527a:	000e      	movs	r6, r1
 800527c:	001d      	movs	r5, r3
 800527e:	230e      	movs	r3, #14
 8005280:	5ec9      	ldrsh	r1, [r1, r3]
 8005282:	0014      	movs	r4, r2
 8005284:	b096      	sub	sp, #88	@ 0x58
 8005286:	2900      	cmp	r1, #0
 8005288:	da0c      	bge.n	80052a4 <__swhatbuf_r+0x2c>
 800528a:	89b2      	ldrh	r2, [r6, #12]
 800528c:	2380      	movs	r3, #128	@ 0x80
 800528e:	0011      	movs	r1, r2
 8005290:	4019      	ands	r1, r3
 8005292:	421a      	tst	r2, r3
 8005294:	d114      	bne.n	80052c0 <__swhatbuf_r+0x48>
 8005296:	2380      	movs	r3, #128	@ 0x80
 8005298:	00db      	lsls	r3, r3, #3
 800529a:	2000      	movs	r0, #0
 800529c:	6029      	str	r1, [r5, #0]
 800529e:	6023      	str	r3, [r4, #0]
 80052a0:	b016      	add	sp, #88	@ 0x58
 80052a2:	bd70      	pop	{r4, r5, r6, pc}
 80052a4:	466a      	mov	r2, sp
 80052a6:	f000 f853 	bl	8005350 <_fstat_r>
 80052aa:	2800      	cmp	r0, #0
 80052ac:	dbed      	blt.n	800528a <__swhatbuf_r+0x12>
 80052ae:	23f0      	movs	r3, #240	@ 0xf0
 80052b0:	9901      	ldr	r1, [sp, #4]
 80052b2:	021b      	lsls	r3, r3, #8
 80052b4:	4019      	ands	r1, r3
 80052b6:	4b04      	ldr	r3, [pc, #16]	@ (80052c8 <__swhatbuf_r+0x50>)
 80052b8:	18c9      	adds	r1, r1, r3
 80052ba:	424b      	negs	r3, r1
 80052bc:	4159      	adcs	r1, r3
 80052be:	e7ea      	b.n	8005296 <__swhatbuf_r+0x1e>
 80052c0:	2100      	movs	r1, #0
 80052c2:	2340      	movs	r3, #64	@ 0x40
 80052c4:	e7e9      	b.n	800529a <__swhatbuf_r+0x22>
 80052c6:	46c0      	nop			@ (mov r8, r8)
 80052c8:	ffffe000 	.word	0xffffe000

080052cc <__smakebuf_r>:
 80052cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052ce:	2602      	movs	r6, #2
 80052d0:	898b      	ldrh	r3, [r1, #12]
 80052d2:	0005      	movs	r5, r0
 80052d4:	000c      	movs	r4, r1
 80052d6:	b085      	sub	sp, #20
 80052d8:	4233      	tst	r3, r6
 80052da:	d007      	beq.n	80052ec <__smakebuf_r+0x20>
 80052dc:	0023      	movs	r3, r4
 80052de:	3347      	adds	r3, #71	@ 0x47
 80052e0:	6023      	str	r3, [r4, #0]
 80052e2:	6123      	str	r3, [r4, #16]
 80052e4:	2301      	movs	r3, #1
 80052e6:	6163      	str	r3, [r4, #20]
 80052e8:	b005      	add	sp, #20
 80052ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052ec:	ab03      	add	r3, sp, #12
 80052ee:	aa02      	add	r2, sp, #8
 80052f0:	f7ff ffc2 	bl	8005278 <__swhatbuf_r>
 80052f4:	9f02      	ldr	r7, [sp, #8]
 80052f6:	9001      	str	r0, [sp, #4]
 80052f8:	0039      	movs	r1, r7
 80052fa:	0028      	movs	r0, r5
 80052fc:	f7ff fa9a 	bl	8004834 <_malloc_r>
 8005300:	2800      	cmp	r0, #0
 8005302:	d108      	bne.n	8005316 <__smakebuf_r+0x4a>
 8005304:	220c      	movs	r2, #12
 8005306:	5ea3      	ldrsh	r3, [r4, r2]
 8005308:	059a      	lsls	r2, r3, #22
 800530a:	d4ed      	bmi.n	80052e8 <__smakebuf_r+0x1c>
 800530c:	2203      	movs	r2, #3
 800530e:	4393      	bics	r3, r2
 8005310:	431e      	orrs	r6, r3
 8005312:	81a6      	strh	r6, [r4, #12]
 8005314:	e7e2      	b.n	80052dc <__smakebuf_r+0x10>
 8005316:	2380      	movs	r3, #128	@ 0x80
 8005318:	89a2      	ldrh	r2, [r4, #12]
 800531a:	6020      	str	r0, [r4, #0]
 800531c:	4313      	orrs	r3, r2
 800531e:	81a3      	strh	r3, [r4, #12]
 8005320:	9b03      	ldr	r3, [sp, #12]
 8005322:	6120      	str	r0, [r4, #16]
 8005324:	6167      	str	r7, [r4, #20]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00c      	beq.n	8005344 <__smakebuf_r+0x78>
 800532a:	0028      	movs	r0, r5
 800532c:	230e      	movs	r3, #14
 800532e:	5ee1      	ldrsh	r1, [r4, r3]
 8005330:	f000 f820 	bl	8005374 <_isatty_r>
 8005334:	2800      	cmp	r0, #0
 8005336:	d005      	beq.n	8005344 <__smakebuf_r+0x78>
 8005338:	2303      	movs	r3, #3
 800533a:	89a2      	ldrh	r2, [r4, #12]
 800533c:	439a      	bics	r2, r3
 800533e:	3b02      	subs	r3, #2
 8005340:	4313      	orrs	r3, r2
 8005342:	81a3      	strh	r3, [r4, #12]
 8005344:	89a3      	ldrh	r3, [r4, #12]
 8005346:	9a01      	ldr	r2, [sp, #4]
 8005348:	4313      	orrs	r3, r2
 800534a:	81a3      	strh	r3, [r4, #12]
 800534c:	e7cc      	b.n	80052e8 <__smakebuf_r+0x1c>
	...

08005350 <_fstat_r>:
 8005350:	2300      	movs	r3, #0
 8005352:	b570      	push	{r4, r5, r6, lr}
 8005354:	4d06      	ldr	r5, [pc, #24]	@ (8005370 <_fstat_r+0x20>)
 8005356:	0004      	movs	r4, r0
 8005358:	0008      	movs	r0, r1
 800535a:	0011      	movs	r1, r2
 800535c:	602b      	str	r3, [r5, #0]
 800535e:	f7fb ff79 	bl	8001254 <_fstat>
 8005362:	1c43      	adds	r3, r0, #1
 8005364:	d103      	bne.n	800536e <_fstat_r+0x1e>
 8005366:	682b      	ldr	r3, [r5, #0]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d000      	beq.n	800536e <_fstat_r+0x1e>
 800536c:	6023      	str	r3, [r4, #0]
 800536e:	bd70      	pop	{r4, r5, r6, pc}
 8005370:	200005f0 	.word	0x200005f0

08005374 <_isatty_r>:
 8005374:	2300      	movs	r3, #0
 8005376:	b570      	push	{r4, r5, r6, lr}
 8005378:	4d06      	ldr	r5, [pc, #24]	@ (8005394 <_isatty_r+0x20>)
 800537a:	0004      	movs	r4, r0
 800537c:	0008      	movs	r0, r1
 800537e:	602b      	str	r3, [r5, #0]
 8005380:	f7fb ff76 	bl	8001270 <_isatty>
 8005384:	1c43      	adds	r3, r0, #1
 8005386:	d103      	bne.n	8005390 <_isatty_r+0x1c>
 8005388:	682b      	ldr	r3, [r5, #0]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d000      	beq.n	8005390 <_isatty_r+0x1c>
 800538e:	6023      	str	r3, [r4, #0]
 8005390:	bd70      	pop	{r4, r5, r6, pc}
 8005392:	46c0      	nop			@ (mov r8, r8)
 8005394:	200005f0 	.word	0x200005f0

08005398 <_init>:
 8005398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800539a:	46c0      	nop			@ (mov r8, r8)
 800539c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800539e:	bc08      	pop	{r3}
 80053a0:	469e      	mov	lr, r3
 80053a2:	4770      	bx	lr

080053a4 <_fini>:
 80053a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053a6:	46c0      	nop			@ (mov r8, r8)
 80053a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053aa:	bc08      	pop	{r3}
 80053ac:	469e      	mov	lr, r3
 80053ae:	4770      	bx	lr
