#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan 23 11:22:35 2020
# Process ID: 21456
# Current directory: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21264
# Log file: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
INFO: [Common 17-1463] Init.tcl in C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/init.tcl is not used. Vivado_init.tcl is already sourced.
start_gui
open_project D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/Zybo-Z7-20-HDMI/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1051.406 ; gain = 201.707
Zybo-Z7-20-HDMI
update_compile_order -fileset sources_1
open_bd_design {D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_in
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding cell -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_133M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_out
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_in
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_1/aPixelClkLckd(undef) and /proc_sys_reset_0/aux_reset_in(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1097.547 ; gain = 46.141
WARNING: [IP_Flow 19-3432] UI File d:/Github/Zybo-Z7-20-HDMI/repo/vivado-library/ip/dvi2rgb/xgui/dvi2rgb_v2_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
disconnect_bd_net /dvi2rgb_0_aPixelClkLckd [get_bd_pins dvi2rgb_1/aPixelClkLckd]
set_property location {3 1048 1237} [get_bd_cells axi_gpio_video]
connect_bd_net [get_bd_pins dvi2rgb_1/pLocked] [get_bd_pins axi_gpio_video/gpio2_io_i]
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/aux_reset_in(rst) and /dvi2rgb_1/pLocked(undef)
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.kClkRange {2}] [get_bd_cells dvi2rgb_1]
endgroup
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
endgroup
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property location {1 164 917} [get_bd_cells rst_ps7_0_100M]
save_bd_design
Wrote  : <D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_1/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK2 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_1/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_dvi2rgb_1_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_5X_O 
Wrote  : <D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_HP0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_HP0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_HP0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_HP0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_video .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_out .
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_refclk was packaged with board value 'digilentinc.com:nexys_video:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated ila_refclk to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_pixclk was packaged with board value 'digilentinc.com:nexys_video:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated ila_pixclk to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_133M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph_GP0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_HP0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph_GP0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_HP0/m00_couplers/auto_pc .
Exporting to file D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Jan 23 11:48:27 2020] Launched design_1_proc_sys_reset_0_0_synth_1, design_1_axi_vdma_0_0_synth_1, design_1_dvi2rgb_1_0_synth_1, design_1_rst_ps7_0_133M_0_synth_1, design_1_axi_dynclk_0_0_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_v_vid_in_axi4s_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_xbar_1_synth_1, design_1_xlconstant_0_0_synth_1, design_1_axis_subset_converter_in_0_synth_1, design_1_v_tc_in_0_synth_1, design_1_rgb2dvi_0_0_synth_1, design_1_axi_gpio_video_0_synth_1, design_1_v_tc_out_0_synth_1, design_1_xbar_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_xlconcat_0_0_synth_1, design_1_axis_subset_converter_out_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_proc_sys_reset_0_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_axi_vdma_0_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_dvi2rgb_1_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_dvi2rgb_1_0_synth_1/runme.log
design_1_rst_ps7_0_133M_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_rst_ps7_0_133M_0_synth_1/runme.log
design_1_axi_dynclk_0_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_axi_dynclk_0_0_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_v_vid_in_axi4s_0_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_v_vid_in_axi4s_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_xbar_1_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_xbar_1_synth_1/runme.log
design_1_xlconstant_0_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_xlconstant_0_0_synth_1/runme.log
design_1_axis_subset_converter_in_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_axis_subset_converter_in_0_synth_1/runme.log
design_1_v_tc_in_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_v_tc_in_0_synth_1/runme.log
design_1_rgb2dvi_0_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_rgb2dvi_0_0_synth_1/runme.log
design_1_axi_gpio_video_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_axi_gpio_video_0_synth_1/runme.log
design_1_v_tc_out_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_v_tc_out_0_synth_1/runme.log
design_1_xbar_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_xbar_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_xlconcat_0_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_xlconcat_0_0_synth_1/runme.log
design_1_axis_subset_converter_out_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_axis_subset_converter_out_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/synth_1/runme.log
[Thu Jan 23 11:48:28 2020] Launched impl_1...
Run output will be captured here: D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:15 ; elapsed = 00:02:20 . Memory (MB): peak = 1513.508 ; gain = 363.770
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1070 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.973 ; gain = 9.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.973 ; gain = 9.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 216 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 192 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2836.293 ; gain = 1023.184
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2914.266 ; gain = 68.199
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
archive_project D:/Github/Zybo-Z7-20-HDMI/Zybo-Z7-20-HDMI.xpr.zip -temp_dir C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21456-WK142 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21456-WK142' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/Zybo-Z7-20-HDMI/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_proc_sys_reset_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_vdma_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_dvi2rgb_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_rst_ps7_0_133M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_dynclk_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_v_axi4s_vid_out_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_v_vid_in_axi4s_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_rst_ps7_0_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xbar_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xlconstant_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axis_subset_converter_in_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_v_tc_in_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_rgb2dvi_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_gpio_video_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_v_tc_out_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xlconcat_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axis_subset_converter_out_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_auto_pc_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_auto_pc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_proc_sys_reset_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_vdma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_dvi2rgb_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_ps7_0_133M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_dynclk_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_axi4s_vid_out_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_vid_in_axi4s_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_ps7_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xlconstant_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_in_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_tc_in_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rgb2dvi_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_gpio_video_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_tc_out_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xlconcat_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_out_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_pc_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_pc_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_pc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_pc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_pc_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_pc_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_dynclk_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_dynclk_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_gpio_video_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_gpio_video_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_vdma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_vdma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_subset_converter_in_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_subset_converter_in_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_subset_converter_out_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_subset_converter_out_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_dvi2rgb_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_dvi2rgb_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_proc_sys_reset_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_proc_sys_reset_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rgb2dvi_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rgb2dvi_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_ps7_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_ps7_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_ps7_0_133M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_ps7_0_133M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_tc_in_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_tc_in_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_tc_out_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_tc_out_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_vid_in_axi4s_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_vid_in_axi4s_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xlconcat_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xlconcat_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xlconstant_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xlconstant_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
