

================================================================
== Vitis HLS Report for 'insert_sort_top_unsigned_int_unsigned_int_4_s'
================================================================
* Date:           Wed Jun  2 21:25:51 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        insert_sort.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.013 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- insert_loop  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_11 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_temp_1 = alloca i32 1"   --->   Operation 8 'alloca' 'in_temp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_temp = alloca i32 1"   --->   Operation 9 'alloca' 'out_temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_dtemp = alloca i32 1"   --->   Operation 10 'alloca' 'out_dtemp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_dtemp_1 = alloca i32 1"   --->   Operation 11 'alloca' 'in_dtemp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_12 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_13 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_14 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_dtemp = alloca i32 1"   --->   Operation 15 'alloca' 'in_dtemp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_temp = alloca i32 1"   --->   Operation 16 'alloca' 'in_temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_out_end_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kout_strm_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_strm_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_in_end_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kin_strm_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_strm_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sign_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sign" [./insert_sort.hpp:31]   --->   Operation 23 'read' 'sign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.21ns)   --->   "%tmp_2 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %strm_in_end_V" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'read' 'tmp_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 25 [1/1] (0.12ns)   --->   "%lnot = xor i1 %sign_read, i1 1" [./insert_sort.hpp:31]   --->   Operation 25 'xor' 'lnot' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln58 = br void" [./insert_sort.hpp:58]   --->   Operation 26 'br' 'br_ln58' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%end_2 = phi i1 %tmp_2, void, i1 %end_1, void %._crit_edge8_ifconv"   --->   Operation 27 'phi' 'end_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%residual_count = phi i16 5, void, i16 %residual_count_1, void %._crit_edge8_ifconv"   --->   Operation 28 'phi' 'residual_count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.67ns)   --->   "%icmp_ln58 = icmp_eq  i16 %residual_count, i16 0" [./insert_sort.hpp:58]   --->   Operation 29 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.12ns)   --->   "%and_ln58 = and i1 %end_2, i1 %icmp_ln58" [./insert_sort.hpp:58]   --->   Operation 30 'and' 'and_ln58' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %and_ln58, void, void" [./insert_sort.hpp:58]   --->   Operation 31 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [./insert_sort.hpp:62]   --->   Operation 32 'specpipeline' 'specpipeline_ln62' <Predicate = (!and_ln58)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./insert_sort.hpp:62]   --->   Operation 33 'specloopname' 'specloopname_ln62' <Predicate = (!and_ln58)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln62 = br i1 %end_2, void, void %._crit_edge_ifconv" [./insert_sort.hpp:62]   --->   Operation 34 'br' 'br_ln62' <Predicate = (!and_ln58)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (1.21ns)   --->   "%tmp_5 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %strm_in_end_V" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'tmp_5' <Predicate = (!and_ln58 & !end_2)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln66 = br void %._crit_edge_ifconv" [./insert_sort.hpp:66]   --->   Operation 36 'br' 'br_ln66' <Predicate = (!and_ln58 & !end_2)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%end_1 = phi i1 %tmp_5, void, i1 1, void"   --->   Operation 37 'phi' 'end_1' <Predicate = (!and_ln58)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%array_full = phi i1 0, void, i1 %array_full_1, void %._crit_edge8_ifconv"   --->   Operation 38 'phi' 'array_full' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%inserting_id = phi i16 1, void, i16 %inserting_id_2, void %._crit_edge8_ifconv"   --->   Operation 39 'phi' 'inserting_id' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.21ns)   --->   "%tmp_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %kin_strm_V" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'read' 'tmp_3' <Predicate = (!and_ln58 & !end_2)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 41 [1/1] (1.21ns)   --->   "%tmp_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %din_strm_V" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'tmp_4' <Predicate = (!and_ln58 & !end_2)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %tmp_3, i32 %in_temp" [./insert_sort.hpp:66]   --->   Operation 42 'store' 'store_ln66' <Predicate = (!and_ln58 & !end_2)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %tmp_4, i32 %in_dtemp" [./insert_sort.hpp:66]   --->   Operation 43 'store' 'store_ln66' <Predicate = (!and_ln58 & !end_2)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %inserting_id, i32 1, i32 15" [./insert_sort.hpp:73]   --->   Operation 44 'partselect' 'tmp' <Predicate = (!and_ln58)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.66ns)   --->   "%icmp_ln73 = icmp_eq  i15 %tmp, i15 0" [./insert_sort.hpp:73]   --->   Operation 45 'icmp' 'icmp_ln73' <Predicate = (!and_ln58)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.67ns)   --->   "%icmp_ln73_1 = icmp_ult  i16 %inserting_id, i16 3" [./insert_sort.hpp:73]   --->   Operation 46 'icmp' 'icmp_ln73_1' <Predicate = (!and_ln58)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %inserting_id, i32 2, i32 15" [./insert_sort.hpp:73]   --->   Operation 47 'partselect' 'tmp_1' <Predicate = (!and_ln58)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.65ns)   --->   "%icmp_ln73_2 = icmp_eq  i14 %tmp_1, i14 0" [./insert_sort.hpp:73]   --->   Operation 48 'icmp' 'icmp_ln73_2' <Predicate = (!and_ln58)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %array_full, void %._crit_edge8_ifconv, void" [./insert_sort.hpp:111]   --->   Operation 49 'br' 'br_ln111' <Predicate = (!and_ln58)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.78ns)   --->   "%residual_count_2 = add i16 %residual_count, i16 65535" [./insert_sort.hpp:121]   --->   Operation 50 'add' 'residual_count_2' <Predicate = (!and_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.67ns)   --->   "%icmp_ln124 = icmp_eq  i16 %inserting_id, i16 4" [./insert_sort.hpp:124]   --->   Operation 51 'icmp' 'icmp_ln124' <Predicate = (!and_ln58)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.78ns)   --->   "%inserting_id_1 = add i16 %inserting_id, i16 1" [./insert_sort.hpp:128]   --->   Operation 52 'add' 'inserting_id_1' <Predicate = (!and_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.12ns)   --->   "%empty_15 = or i1 %end_1, i1 %icmp_ln124" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'or' 'empty_15' <Predicate = (!and_ln58)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.12ns)   --->   "%array_full_1 = or i1 %array_full, i1 %empty_15" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'or' 'array_full_1' <Predicate = (!and_ln58)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.24ns)   --->   "%inserting_id_2 = select i1 %empty_15, i16 1, i16 %inserting_id_1" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'select' 'inserting_id_2' <Predicate = (!and_ln58)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.24ns)   --->   "%residual_count_1 = select i1 %end_1, i16 %residual_count_2, i16 %residual_count" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'select' 'residual_count_1' <Predicate = (!and_ln58)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln58 = br void" [./insert_sort.hpp:58]   --->   Operation 57 'br' 'br_ln58' <Predicate = (!and_ln58)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.94>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_load14 = load i32 %empty" [./insert_sort.hpp:97]   --->   Operation 58 'load' 'p_load14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%p_load13 = load i32 %empty_11" [./insert_sort.hpp:98]   --->   Operation 59 'load' 'p_load13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%in_temp_1_load = load i32 %in_temp_1" [./insert_sort.hpp:98]   --->   Operation 60 'load' 'in_temp_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%out_temp_load = load i32 %out_temp" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'load' 'out_temp_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%out_dtemp_load = load i32 %out_dtemp" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'load' 'out_dtemp_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%in_dtemp_1_load = load i32 %in_dtemp_1" [./insert_sort.hpp:98]   --->   Operation 63 'load' 'in_dtemp_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_load12 = load i32 %empty_12" [./insert_sort.hpp:98]   --->   Operation 64 'load' 'p_load12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_load11 = load i32 %empty_13" [./insert_sort.hpp:97]   --->   Operation 65 'load' 'p_load11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_14" [./insert_sort.hpp:97]   --->   Operation 66 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%in_dtemp_3 = load i32 %in_dtemp" [./insert_sort.hpp:97]   --->   Operation 67 'load' 'in_dtemp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%in_temp_3 = load i32 %in_temp" [./insert_sort.hpp:97]   --->   Operation 68 'load' 'in_temp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.85ns)   --->   "%icmp_ln74 = icmp_ult  i32 %p_load14, i32 %in_temp_3" [./insert_sort.hpp:74]   --->   Operation 69 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln73)   --->   "%select_ln76 = select i1 %icmp_ln74, i1 %sign_read, i1 %lnot" [./insert_sort.hpp:76]   --->   Operation 70 'select' 'select_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln73 = or i1 %select_ln76, i1 %icmp_ln73" [./insert_sort.hpp:73]   --->   Operation 71 'or' 'or_ln73' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.85ns)   --->   "%icmp_ln74_1 = icmp_ult  i32 %p_load13, i32 %in_temp_3" [./insert_sort.hpp:74]   --->   Operation 72 'icmp' 'icmp_ln74_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_1)   --->   "%select_ln76_1 = select i1 %icmp_ln74_1, i1 %sign_read, i1 %lnot" [./insert_sort.hpp:76]   --->   Operation 73 'select' 'select_ln76_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln73_1 = or i1 %select_ln76_1, i1 %icmp_ln73_1" [./insert_sort.hpp:73]   --->   Operation 74 'or' 'or_ln73_1' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.85ns)   --->   "%icmp_ln74_2 = icmp_ult  i32 %in_temp_1_load, i32 %in_temp_3" [./insert_sort.hpp:74]   --->   Operation 75 'icmp' 'icmp_ln74_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%select_ln76_2 = select i1 %icmp_ln74_2, i1 %sign_read, i1 %lnot" [./insert_sort.hpp:76]   --->   Operation 76 'select' 'select_ln76_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln73_2 = or i1 %select_ln76_2, i1 %icmp_ln73_2" [./insert_sort.hpp:73]   --->   Operation 77 'or' 'or_ln73_2' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.22ns)   --->   "%select_ln87 = select i1 %or_ln73_2, i32 %out_dtemp_load, i32 %in_dtemp_3" [./insert_sort.hpp:87]   --->   Operation 78 'select' 'select_ln87' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.22ns)   --->   "%select_ln87_1 = select i1 %or_ln73_2, i32 %out_temp_load, i32 %in_temp_3" [./insert_sort.hpp:87]   --->   Operation 79 'select' 'select_ln87_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.12ns)   --->   "%or_ln97 = or i1 %or_ln73_1, i1 %or_ln73_2" [./insert_sort.hpp:97]   --->   Operation 80 'or' 'or_ln97' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln73)   --->   "%select_ln103 = select i1 %or_ln73_2, i32 %in_dtemp_1_load, i32 %in_dtemp_3" [./insert_sort.hpp:103]   --->   Operation 81 'select' 'select_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_1)   --->   "%select_ln103_1 = select i1 %or_ln73_2, i32 %in_temp_1_load, i32 %in_temp_3" [./insert_sort.hpp:103]   --->   Operation 82 'select' 'select_ln103_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln98)   --->   "%xor_ln98 = xor i1 %or_ln73_1, i1 1" [./insert_sort.hpp:98]   --->   Operation 83 'xor' 'xor_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln98 = and i1 %or_ln73_2, i1 %xor_ln98" [./insert_sort.hpp:98]   --->   Operation 84 'and' 'and_ln98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.22ns)   --->   "%in_dtemp_4 = select i1 %and_ln98, i32 %in_dtemp_3, i32 %in_dtemp_1_load" [./insert_sort.hpp:98]   --->   Operation 85 'select' 'in_dtemp_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln73 = select i1 %or_ln73_1, i32 %select_ln103, i32 %select_ln87" [./insert_sort.hpp:73]   --->   Operation 86 'select' 'select_ln73' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln98)   --->   "%select_ln97_5 = select i1 %or_ln97, i32 %select_ln73, i32 %select_ln87" [./insert_sort.hpp:97]   --->   Operation 87 'select' 'select_ln97_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln98 = select i1 %and_ln98, i32 %in_dtemp_1_load, i32 %select_ln97_5" [./insert_sort.hpp:98]   --->   Operation 88 'select' 'select_ln98' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln73_1 = select i1 %or_ln73_1, i32 %select_ln103_1, i32 %select_ln87_1" [./insert_sort.hpp:73]   --->   Operation 89 'select' 'select_ln73_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%select_ln97_6 = select i1 %or_ln97, i32 %select_ln73_1, i32 %select_ln87_1" [./insert_sort.hpp:97]   --->   Operation 90 'select' 'select_ln97_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln98_1 = select i1 %and_ln98, i32 %in_temp_1_load, i32 %select_ln97_6" [./insert_sort.hpp:98]   --->   Operation 91 'select' 'select_ln98_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.22ns)   --->   "%in_temp_4 = select i1 %and_ln98, i32 %in_temp_3, i32 %in_temp_1_load" [./insert_sort.hpp:98]   --->   Operation 92 'select' 'in_temp_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.12ns)   --->   "%or_ln97_1 = or i1 %or_ln73, i1 %or_ln73_1" [./insert_sort.hpp:97]   --->   Operation 93 'or' 'or_ln97_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_2)   --->   "%select_ln103_2 = select i1 %or_ln73_1, i32 %p_load12, i32 %in_dtemp_4" [./insert_sort.hpp:103]   --->   Operation 94 'select' 'select_ln103_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_3)   --->   "%select_ln103_3 = select i1 %or_ln73_1, i32 %p_load13, i32 %in_temp_4" [./insert_sort.hpp:103]   --->   Operation 95 'select' 'select_ln103_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_1)   --->   "%xor_ln98_1 = xor i1 %or_ln73, i1 1" [./insert_sort.hpp:98]   --->   Operation 96 'xor' 'xor_ln98_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln98_1 = and i1 %or_ln73_1, i1 %xor_ln98_1" [./insert_sort.hpp:98]   --->   Operation 97 'and' 'and_ln98_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln97_2)   --->   "%select_ln98_3 = select i1 %and_ln98_1, i32 %in_dtemp_3, i32 %p_load12" [./insert_sort.hpp:98]   --->   Operation 98 'select' 'select_ln98_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln73_2 = select i1 %or_ln73, i32 %select_ln103_2, i32 %in_dtemp_4" [./insert_sort.hpp:73]   --->   Operation 99 'select' 'select_ln73_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_4)   --->   "%select_ln97_7 = select i1 %or_ln97_1, i32 %select_ln73_2, i32 %in_dtemp_4" [./insert_sort.hpp:97]   --->   Operation 100 'select' 'select_ln97_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln98_4 = select i1 %and_ln98_1, i32 %p_load12, i32 %select_ln97_7" [./insert_sort.hpp:98]   --->   Operation 101 'select' 'select_ln98_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln73_3 = select i1 %or_ln73, i32 %select_ln103_3, i32 %in_temp_4" [./insert_sort.hpp:73]   --->   Operation 102 'select' 'select_ln73_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_5)   --->   "%select_ln97_8 = select i1 %or_ln97_1, i32 %select_ln73_3, i32 %in_temp_4" [./insert_sort.hpp:97]   --->   Operation 103 'select' 'select_ln97_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln98_5 = select i1 %and_ln98_1, i32 %p_load13, i32 %select_ln97_8" [./insert_sort.hpp:98]   --->   Operation 104 'select' 'select_ln98_5' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln97_3)   --->   "%select_ln98_6 = select i1 %and_ln98_1, i32 %in_temp_3, i32 %p_load13" [./insert_sort.hpp:98]   --->   Operation 105 'select' 'select_ln98_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.22ns)   --->   "%select_ln97 = select i1 %or_ln73, i32 %in_dtemp_3, i32 %p_load" [./insert_sort.hpp:97]   --->   Operation 106 'select' 'select_ln97' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.22ns)   --->   "%select_ln97_1 = select i1 %or_ln73, i32 %in_temp_3, i32 %p_load11" [./insert_sort.hpp:97]   --->   Operation 107 'select' 'select_ln97_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln97_2 = select i1 %or_ln73, i32 %p_load, i32 %select_ln98_3" [./insert_sort.hpp:97]   --->   Operation 108 'select' 'select_ln97_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln97_3 = select i1 %or_ln73, i32 %p_load11, i32 %select_ln98_6" [./insert_sort.hpp:97]   --->   Operation 109 'select' 'select_ln97_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.22ns)   --->   "%select_ln97_4 = select i1 %or_ln73, i32 %in_temp_3, i32 %p_load14" [./insert_sort.hpp:97]   --->   Operation 110 'select' 'select_ln97_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln97, i32 %empty_14" [./insert_sort.hpp:111]   --->   Operation 111 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln97_1, i32 %empty_13" [./insert_sort.hpp:111]   --->   Operation 112 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln97_2, i32 %empty_12" [./insert_sort.hpp:111]   --->   Operation 113 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln98_4, i32 %in_dtemp_1" [./insert_sort.hpp:111]   --->   Operation 114 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln98, i32 %out_dtemp" [./insert_sort.hpp:111]   --->   Operation 115 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln98_1, i32 %out_temp" [./insert_sort.hpp:111]   --->   Operation 116 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln98_5, i32 %in_temp_1" [./insert_sort.hpp:111]   --->   Operation 117 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln97_3, i32 %empty_11" [./insert_sort.hpp:111]   --->   Operation 118 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln97_4, i32 %empty" [./insert_sort.hpp:111]   --->   Operation 119 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %kout_strm_V, i32 %out_temp_load" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'write' 'write_ln174' <Predicate = (array_full)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 121 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %dout_strm_V, i32 %out_dtemp_load" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'write' 'write_ln174' <Predicate = (array_full)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 122 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %strm_out_end_V, i1 0" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'write' 'write_ln174' <Predicate = (array_full)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln115 = br void %._crit_edge8_ifconv" [./insert_sort.hpp:115]   --->   Operation 123 'br' 'br_ln115' <Predicate = (array_full)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.21>
ST_5 : Operation 124 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %strm_out_end_V, i1 1" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln133 = ret" [./insert_sort.hpp:133]   --->   Operation 125 'ret' 'ret_ln133' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_strm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kin_strm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_in_end_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dout_strm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kout_strm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_end_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (alloca       ) [ 001110]
empty_11          (alloca       ) [ 001110]
in_temp_1         (alloca       ) [ 001110]
out_temp          (alloca       ) [ 001110]
out_dtemp         (alloca       ) [ 001110]
in_dtemp_1        (alloca       ) [ 001110]
empty_12          (alloca       ) [ 001110]
empty_13          (alloca       ) [ 001110]
empty_14          (alloca       ) [ 001110]
in_dtemp          (alloca       ) [ 001110]
in_temp           (alloca       ) [ 001110]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
sign_read         (read         ) [ 001110]
tmp_2             (read         ) [ 011110]
lnot              (xor          ) [ 001110]
br_ln58           (br           ) [ 011110]
end_2             (phi          ) [ 001110]
residual_count    (phi          ) [ 001110]
icmp_ln58         (icmp         ) [ 000000]
and_ln58          (and          ) [ 001110]
br_ln58           (br           ) [ 000000]
specpipeline_ln62 (specpipeline ) [ 000000]
specloopname_ln62 (specloopname ) [ 000000]
br_ln62           (br           ) [ 000000]
tmp_5             (read         ) [ 000000]
br_ln66           (br           ) [ 000000]
end_1             (phi          ) [ 011110]
array_full        (phi          ) [ 001110]
inserting_id      (phi          ) [ 001110]
tmp_3             (read         ) [ 000000]
tmp_4             (read         ) [ 000000]
store_ln66        (store        ) [ 000000]
store_ln66        (store        ) [ 000000]
tmp               (partselect   ) [ 000000]
icmp_ln73         (icmp         ) [ 001010]
icmp_ln73_1       (icmp         ) [ 001010]
tmp_1             (partselect   ) [ 000000]
icmp_ln73_2       (icmp         ) [ 001010]
br_ln111          (br           ) [ 000000]
residual_count_2  (add          ) [ 000000]
icmp_ln124        (icmp         ) [ 000000]
inserting_id_1    (add          ) [ 000000]
empty_15          (or           ) [ 000000]
array_full_1      (or           ) [ 011110]
inserting_id_2    (select       ) [ 011110]
residual_count_1  (select       ) [ 011110]
br_ln58           (br           ) [ 011110]
p_load14          (load         ) [ 000000]
p_load13          (load         ) [ 000000]
in_temp_1_load    (load         ) [ 000000]
out_temp_load     (load         ) [ 000000]
out_dtemp_load    (load         ) [ 000000]
in_dtemp_1_load   (load         ) [ 000000]
p_load12          (load         ) [ 000000]
p_load11          (load         ) [ 000000]
p_load            (load         ) [ 000000]
in_dtemp_3        (load         ) [ 000000]
in_temp_3         (load         ) [ 000000]
icmp_ln74         (icmp         ) [ 000000]
select_ln76       (select       ) [ 000000]
or_ln73           (or           ) [ 000000]
icmp_ln74_1       (icmp         ) [ 000000]
select_ln76_1     (select       ) [ 000000]
or_ln73_1         (or           ) [ 000000]
icmp_ln74_2       (icmp         ) [ 000000]
select_ln76_2     (select       ) [ 000000]
or_ln73_2         (or           ) [ 000000]
select_ln87       (select       ) [ 000000]
select_ln87_1     (select       ) [ 000000]
or_ln97           (or           ) [ 000000]
select_ln103      (select       ) [ 000000]
select_ln103_1    (select       ) [ 000000]
xor_ln98          (xor          ) [ 000000]
and_ln98          (and          ) [ 000000]
in_dtemp_4        (select       ) [ 000000]
select_ln73       (select       ) [ 000000]
select_ln97_5     (select       ) [ 000000]
select_ln98       (select       ) [ 000000]
select_ln73_1     (select       ) [ 000000]
select_ln97_6     (select       ) [ 000000]
select_ln98_1     (select       ) [ 000000]
in_temp_4         (select       ) [ 000000]
or_ln97_1         (or           ) [ 000000]
select_ln103_2    (select       ) [ 000000]
select_ln103_3    (select       ) [ 000000]
xor_ln98_1        (xor          ) [ 000000]
and_ln98_1        (and          ) [ 000000]
select_ln98_3     (select       ) [ 000000]
select_ln73_2     (select       ) [ 000000]
select_ln97_7     (select       ) [ 000000]
select_ln98_4     (select       ) [ 000000]
select_ln73_3     (select       ) [ 000000]
select_ln97_8     (select       ) [ 000000]
select_ln98_5     (select       ) [ 000000]
select_ln98_6     (select       ) [ 000000]
select_ln97       (select       ) [ 000000]
select_ln97_1     (select       ) [ 000000]
select_ln97_2     (select       ) [ 000000]
select_ln97_3     (select       ) [ 000000]
select_ln97_4     (select       ) [ 000000]
store_ln111       (store        ) [ 000000]
store_ln111       (store        ) [ 000000]
store_ln111       (store        ) [ 000000]
store_ln111       (store        ) [ 000000]
store_ln111       (store        ) [ 000000]
store_ln111       (store        ) [ 000000]
store_ln111       (store        ) [ 000000]
store_ln111       (store        ) [ 000000]
store_ln111       (store        ) [ 000000]
write_ln174       (write        ) [ 000000]
write_ln174       (write        ) [ 000000]
write_ln174       (write        ) [ 000000]
br_ln115          (br           ) [ 000000]
write_ln174       (write        ) [ 000000]
ret_ln133         (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_strm_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_strm_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kin_strm_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kin_strm_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="strm_in_end_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_end_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dout_strm_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_strm_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kout_strm_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kout_strm_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="strm_out_end_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_end_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sign">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sign"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="empty_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="empty_11_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_11/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="in_temp_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_temp_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="out_temp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_temp/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="out_dtemp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_dtemp/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="in_dtemp_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_dtemp_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="empty_12_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_12/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="empty_13_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_13/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="empty_14_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_14/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="in_dtemp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_dtemp/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_temp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_temp/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sign_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sign_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 tmp_5/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_3_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_4_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln174_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln174_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 write_ln174/5 "/>
</bind>
</comp>

<comp id="159" class="1005" name="end_2_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="end_2 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="end_2_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="end_2/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="residual_count_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="1"/>
<pin id="171" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="residual_count (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="residual_count_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="16" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="residual_count/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="end_1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="end_1 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="end_1_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="end_1/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="array_full_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="array_full (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="array_full_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="2"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="array_full/3 "/>
</bind>
</comp>

<comp id="206" class="1005" name="inserting_id_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="2"/>
<pin id="208" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="inserting_id (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="inserting_id_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="2"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="16" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inserting_id/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="lnot_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="lnot/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln58_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="and_ln58_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln66_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="2"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln66_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="2"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="15" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="0" index="3" bw="5" slack="0"/>
<pin id="250" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln73_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="15" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln73_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="3" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="0" index="2" bw="3" slack="0"/>
<pin id="271" dir="0" index="3" bw="5" slack="0"/>
<pin id="272" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln73_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="14" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_2/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="residual_count_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="1"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="residual_count_2/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln124_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="inserting_id_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inserting_id_1/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="empty_15_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_15/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="array_full_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="array_full_1/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="inserting_id_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="16" slack="0"/>
<pin id="317" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inserting_id_2/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="residual_count_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="16" slack="0"/>
<pin id="324" dir="0" index="2" bw="16" slack="1"/>
<pin id="325" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="residual_count_1/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_load14_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="3"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load14/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_load13_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="3"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load13/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="in_temp_1_load_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="3"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_temp_1_load/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="out_temp_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="3"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_temp_load/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="out_dtemp_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="3"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_dtemp_load/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="in_dtemp_1_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="3"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_dtemp_1_load/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_load12_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="3"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load12/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_load11_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="3"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load11/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_load_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="3"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="in_dtemp_3_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="3"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_dtemp_3/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="in_temp_3_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="3"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_temp_3/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln74_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln76_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="3"/>
<pin id="373" dir="0" index="2" bw="1" slack="3"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="or_ln73_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="1"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln74_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74_1/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="select_ln76_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="3"/>
<pin id="390" dir="0" index="2" bw="1" slack="3"/>
<pin id="391" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="or_ln73_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="1"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_1/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln74_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74_2/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln76_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="3"/>
<pin id="407" dir="0" index="2" bw="1" slack="3"/>
<pin id="408" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_2/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="or_ln73_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="1"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_2/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln87_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="32" slack="0"/>
<pin id="419" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="select_ln87_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="0" index="2" bw="32" slack="0"/>
<pin id="427" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87_1/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="or_ln97_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln97/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln103_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="32" slack="0"/>
<pin id="441" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln103_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="32" slack="0"/>
<pin id="449" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103_1/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="xor_ln98_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="and_ln98_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln98/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="in_dtemp_4_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="32" slack="0"/>
<pin id="469" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_dtemp_4/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln73_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="0" index="2" bw="32" slack="0"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln97_5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_5/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="select_ln98_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="0" index="2" bw="32" slack="0"/>
<pin id="493" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln73_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="32" slack="0"/>
<pin id="501" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_1/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln97_6_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="0" index="2" bw="32" slack="0"/>
<pin id="509" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_6/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln98_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="0" index="2" bw="32" slack="0"/>
<pin id="517" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98_1/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="in_temp_4_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="0" index="2" bw="32" slack="0"/>
<pin id="525" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_temp_4/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="or_ln97_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln97_1/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln103_2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="0" index="2" bw="32" slack="0"/>
<pin id="539" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103_2/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln103_3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="0" index="2" bw="32" slack="0"/>
<pin id="547" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103_3/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="xor_ln98_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_1/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="and_ln98_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln98_1/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="select_ln98_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="0" index="2" bw="32" slack="0"/>
<pin id="567" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98_3/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln73_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="0" index="2" bw="32" slack="0"/>
<pin id="575" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_2/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="select_ln97_7_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="0" index="2" bw="32" slack="0"/>
<pin id="583" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_7/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="select_ln98_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="0" index="2" bw="32" slack="0"/>
<pin id="591" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98_4/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="select_ln73_3_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="0" index="2" bw="32" slack="0"/>
<pin id="599" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_3/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln97_8_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="0" index="2" bw="32" slack="0"/>
<pin id="607" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_8/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="select_ln98_5_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="32" slack="0"/>
<pin id="615" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98_5/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="select_ln98_6_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="0" index="2" bw="32" slack="0"/>
<pin id="623" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98_6/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="select_ln97_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="0" index="2" bw="32" slack="0"/>
<pin id="631" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln97_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="0" index="2" bw="32" slack="0"/>
<pin id="639" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_1/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="select_ln97_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="0" index="2" bw="32" slack="0"/>
<pin id="647" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_2/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="select_ln97_3_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="0" index="2" bw="32" slack="0"/>
<pin id="655" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_3/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="select_ln97_4_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="0" index="2" bw="32" slack="0"/>
<pin id="663" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_4/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="store_ln111_store_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="3"/>
<pin id="670" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="store_ln111_store_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="3"/>
<pin id="675" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="store_ln111_store_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="3"/>
<pin id="680" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="store_ln111_store_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="3"/>
<pin id="685" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="store_ln111_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="3"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="store_ln111_store_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="3"/>
<pin id="695" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="store_ln111_store_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="3"/>
<pin id="700" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="store_ln111_store_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="3"/>
<pin id="705" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="store_ln111_store_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="3"/>
<pin id="710" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/4 "/>
</bind>
</comp>

<comp id="712" class="1005" name="empty_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="3"/>
<pin id="714" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="718" class="1005" name="empty_11_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="3"/>
<pin id="720" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty_11 "/>
</bind>
</comp>

<comp id="724" class="1005" name="in_temp_1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="3"/>
<pin id="726" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="in_temp_1 "/>
</bind>
</comp>

<comp id="730" class="1005" name="out_temp_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="3"/>
<pin id="732" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="out_temp "/>
</bind>
</comp>

<comp id="736" class="1005" name="out_dtemp_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="3"/>
<pin id="738" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="out_dtemp "/>
</bind>
</comp>

<comp id="742" class="1005" name="in_dtemp_1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="3"/>
<pin id="744" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="in_dtemp_1 "/>
</bind>
</comp>

<comp id="748" class="1005" name="empty_12_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="3"/>
<pin id="750" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty_12 "/>
</bind>
</comp>

<comp id="754" class="1005" name="empty_13_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="3"/>
<pin id="756" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty_13 "/>
</bind>
</comp>

<comp id="760" class="1005" name="empty_14_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="3"/>
<pin id="762" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty_14 "/>
</bind>
</comp>

<comp id="766" class="1005" name="in_dtemp_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="2"/>
<pin id="768" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in_dtemp "/>
</bind>
</comp>

<comp id="772" class="1005" name="in_temp_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="2"/>
<pin id="774" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in_temp "/>
</bind>
</comp>

<comp id="778" class="1005" name="sign_read_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="3"/>
<pin id="780" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="sign_read "/>
</bind>
</comp>

<comp id="785" class="1005" name="tmp_2_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="790" class="1005" name="lnot_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="3"/>
<pin id="792" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="lnot "/>
</bind>
</comp>

<comp id="797" class="1005" name="and_ln58_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln58 "/>
</bind>
</comp>

<comp id="801" class="1005" name="icmp_ln73_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="806" class="1005" name="icmp_ln73_1_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln73_1 "/>
</bind>
</comp>

<comp id="811" class="1005" name="icmp_ln73_2_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln73_2 "/>
</bind>
</comp>

<comp id="816" class="1005" name="array_full_1_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="array_full_1 "/>
</bind>
</comp>

<comp id="821" class="1005" name="inserting_id_2_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="16" slack="0"/>
<pin id="823" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="inserting_id_2 "/>
</bind>
</comp>

<comp id="826" class="1005" name="residual_count_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="1"/>
<pin id="828" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="residual_count_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="64" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="66" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="168"><net_src comp="162" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="181" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="191"><net_src comp="118" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="193"><net_src comp="185" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="112" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="173" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="162" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="223" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="124" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="130" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="210" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="259"><net_src comp="245" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="210" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="52" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="54" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="210" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="56" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="281"><net_src comp="267" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="58" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="169" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="210" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="62" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="210" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="42" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="181" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="289" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="198" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="301" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="295" pin="2"/><net_sink comp="313" pin=2"/></net>

<net id="326"><net_src comp="181" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="283" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="169" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="345"><net_src comp="342" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="368"><net_src comp="329" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="332" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="361" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="335" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="361" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="342" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="358" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="428"><net_src comp="410" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="338" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="361" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="393" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="410" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="410" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="346" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="358" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="450"><net_src comp="410" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="335" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="361" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="393" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="28" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="410" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="358" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="346" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="393" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="437" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="415" pin="3"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="431" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="473" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="415" pin="3"/><net_sink comp="481" pin=2"/></net>

<net id="494"><net_src comp="459" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="346" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="481" pin="3"/><net_sink comp="489" pin=2"/></net>

<net id="502"><net_src comp="393" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="445" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="423" pin="3"/><net_sink comp="497" pin=2"/></net>

<net id="510"><net_src comp="431" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="497" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="423" pin="3"/><net_sink comp="505" pin=2"/></net>

<net id="518"><net_src comp="459" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="335" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="505" pin="3"/><net_sink comp="513" pin=2"/></net>

<net id="526"><net_src comp="459" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="361" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="335" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="533"><net_src comp="376" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="393" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="393" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="349" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="465" pin="3"/><net_sink comp="535" pin=2"/></net>

<net id="548"><net_src comp="393" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="332" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="521" pin="3"/><net_sink comp="543" pin=2"/></net>

<net id="555"><net_src comp="376" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="28" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="393" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="551" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="358" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="349" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="576"><net_src comp="376" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="535" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="465" pin="3"/><net_sink comp="571" pin=2"/></net>

<net id="584"><net_src comp="529" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="571" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="465" pin="3"/><net_sink comp="579" pin=2"/></net>

<net id="592"><net_src comp="557" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="349" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="579" pin="3"/><net_sink comp="587" pin=2"/></net>

<net id="600"><net_src comp="376" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="543" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="521" pin="3"/><net_sink comp="595" pin=2"/></net>

<net id="608"><net_src comp="529" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="595" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="521" pin="3"/><net_sink comp="603" pin=2"/></net>

<net id="616"><net_src comp="557" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="332" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="603" pin="3"/><net_sink comp="611" pin=2"/></net>

<net id="624"><net_src comp="557" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="361" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="332" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="632"><net_src comp="376" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="358" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="355" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="640"><net_src comp="376" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="361" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="352" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="648"><net_src comp="376" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="355" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="563" pin="3"/><net_sink comp="643" pin=2"/></net>

<net id="656"><net_src comp="376" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="352" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="619" pin="3"/><net_sink comp="651" pin=2"/></net>

<net id="664"><net_src comp="376" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="361" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="329" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="671"><net_src comp="627" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="635" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="643" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="587" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="489" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="696"><net_src comp="513" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="611" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="706"><net_src comp="651" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="659" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="68" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="721"><net_src comp="72" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="727"><net_src comp="76" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="733"><net_src comp="80" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="739"><net_src comp="84" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="745"><net_src comp="88" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="751"><net_src comp="92" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="757"><net_src comp="96" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="763"><net_src comp="100" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="769"><net_src comp="104" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="775"><net_src comp="108" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="781"><net_src comp="112" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="784"><net_src comp="778" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="788"><net_src comp="118" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="793"><net_src comp="217" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="796"><net_src comp="790" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="800"><net_src comp="229" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="255" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="809"><net_src comp="261" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="814"><net_src comp="277" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="819"><net_src comp="307" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="824"><net_src comp="313" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="829"><net_src comp="321" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="173" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_strm_V | {4 }
	Port: kout_strm_V | {4 }
	Port: strm_out_end_V | {4 5 }
 - Input state : 
	Port: insert_sort_top<unsigned int, unsigned int, 4> : din_strm_V | {3 }
	Port: insert_sort_top<unsigned int, unsigned int, 4> : kin_strm_V | {3 }
	Port: insert_sort_top<unsigned int, unsigned int, 4> : strm_in_end_V | {1 2 }
	Port: insert_sort_top<unsigned int, unsigned int, 4> : sign | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln58 : 1
		and_ln58 : 2
		br_ln58 : 2
		br_ln62 : 1
		end_1 : 2
	State 3
		tmp : 1
		icmp_ln73 : 2
		icmp_ln73_1 : 1
		tmp_1 : 1
		icmp_ln73_2 : 2
		br_ln111 : 1
		icmp_ln124 : 1
		inserting_id_1 : 1
		empty_15 : 2
		array_full_1 : 2
		inserting_id_2 : 2
		residual_count_1 : 1
	State 4
		icmp_ln74 : 1
		select_ln76 : 2
		or_ln73 : 3
		icmp_ln74_1 : 1
		select_ln76_1 : 2
		or_ln73_1 : 3
		icmp_ln74_2 : 1
		select_ln76_2 : 2
		or_ln73_2 : 3
		select_ln87 : 3
		select_ln87_1 : 3
		or_ln97 : 3
		select_ln103 : 3
		select_ln103_1 : 3
		xor_ln98 : 3
		and_ln98 : 3
		in_dtemp_4 : 3
		select_ln73 : 4
		select_ln97_5 : 5
		select_ln98 : 6
		select_ln73_1 : 4
		select_ln97_6 : 5
		select_ln98_1 : 6
		in_temp_4 : 3
		or_ln97_1 : 3
		select_ln103_2 : 4
		select_ln103_3 : 4
		xor_ln98_1 : 3
		and_ln98_1 : 3
		select_ln98_3 : 3
		select_ln73_2 : 5
		select_ln97_7 : 6
		select_ln98_4 : 7
		select_ln73_3 : 5
		select_ln97_8 : 6
		select_ln98_5 : 7
		select_ln98_6 : 3
		select_ln97 : 3
		select_ln97_1 : 3
		select_ln97_2 : 4
		select_ln97_3 : 4
		select_ln97_4 : 3
		store_ln111 : 4
		store_ln111 : 4
		store_ln111 : 5
		store_ln111 : 8
		store_ln111 : 7
		store_ln111 : 7
		store_ln111 : 8
		store_ln111 : 5
		store_ln111 : 4
		write_ln174 : 1
		write_ln174 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |   inserting_id_2_fu_313  |    0    |    16   |
|          |  residual_count_1_fu_321 |    0    |    16   |
|          |    select_ln76_fu_370    |    0    |    2    |
|          |   select_ln76_1_fu_387   |    0    |    2    |
|          |   select_ln76_2_fu_404   |    0    |    2    |
|          |    select_ln87_fu_415    |    0    |    32   |
|          |   select_ln87_1_fu_423   |    0    |    32   |
|          |    select_ln103_fu_437   |    0    |    32   |
|          |   select_ln103_1_fu_445  |    0    |    32   |
|          |     in_dtemp_4_fu_465    |    0    |    32   |
|          |    select_ln73_fu_473    |    0    |    32   |
|          |   select_ln97_5_fu_481   |    0    |    32   |
|          |    select_ln98_fu_489    |    0    |    32   |
|          |   select_ln73_1_fu_497   |    0    |    32   |
|          |   select_ln97_6_fu_505   |    0    |    32   |
|  select  |   select_ln98_1_fu_513   |    0    |    32   |
|          |     in_temp_4_fu_521     |    0    |    32   |
|          |   select_ln103_2_fu_535  |    0    |    32   |
|          |   select_ln103_3_fu_543  |    0    |    32   |
|          |   select_ln98_3_fu_563   |    0    |    32   |
|          |   select_ln73_2_fu_571   |    0    |    32   |
|          |   select_ln97_7_fu_579   |    0    |    32   |
|          |   select_ln98_4_fu_587   |    0    |    32   |
|          |   select_ln73_3_fu_595   |    0    |    32   |
|          |   select_ln97_8_fu_603   |    0    |    32   |
|          |   select_ln98_5_fu_611   |    0    |    32   |
|          |   select_ln98_6_fu_619   |    0    |    32   |
|          |    select_ln97_fu_627    |    0    |    32   |
|          |   select_ln97_1_fu_635   |    0    |    32   |
|          |   select_ln97_2_fu_643   |    0    |    32   |
|          |   select_ln97_3_fu_651   |    0    |    32   |
|          |   select_ln97_4_fu_659   |    0    |    32   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln58_fu_223     |    0    |    13   |
|          |     icmp_ln73_fu_255     |    0    |    12   |
|          |    icmp_ln73_1_fu_261    |    0    |    13   |
|   icmp   |    icmp_ln73_2_fu_277    |    0    |    12   |
|          |     icmp_ln124_fu_289    |    0    |    13   |
|          |     icmp_ln74_fu_364     |    0    |    20   |
|          |    icmp_ln74_1_fu_381    |    0    |    20   |
|          |    icmp_ln74_2_fu_398    |    0    |    20   |
|----------|--------------------------|---------|---------|
|    add   |  residual_count_2_fu_283 |    0    |    23   |
|          |   inserting_id_1_fu_295  |    0    |    23   |
|----------|--------------------------|---------|---------|
|          |      empty_15_fu_301     |    0    |    2    |
|          |    array_full_1_fu_307   |    0    |    2    |
|          |      or_ln73_fu_376      |    0    |    2    |
|    or    |     or_ln73_1_fu_393     |    0    |    2    |
|          |     or_ln73_2_fu_410     |    0    |    2    |
|          |      or_ln97_fu_431      |    0    |    2    |
|          |     or_ln97_1_fu_529     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |        lnot_fu_217       |    0    |    2    |
|    xor   |      xor_ln98_fu_453     |    0    |    2    |
|          |     xor_ln98_1_fu_551    |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |      and_ln58_fu_229     |    0    |    2    |
|    and   |      and_ln98_fu_459     |    0    |    2    |
|          |     and_ln98_1_fu_557    |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |   sign_read_read_fu_112  |    0    |    0    |
|   read   |      grp_read_fu_118     |    0    |    0    |
|          |     tmp_3_read_fu_124    |    0    |    0    |
|          |     tmp_4_read_fu_130    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | write_ln174_write_fu_136 |    0    |    0    |
|   write  | write_ln174_write_fu_143 |    0    |    0    |
|          |     grp_write_fu_150     |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|        tmp_fu_245        |    0    |    0    |
|          |       tmp_1_fu_267       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   1097  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    and_ln58_reg_797    |    1   |
|  array_full_1_reg_816  |    1   |
|   array_full_reg_194   |    1   |
|    empty_11_reg_718    |   32   |
|    empty_12_reg_748    |   32   |
|    empty_13_reg_754    |   32   |
|    empty_14_reg_760    |   32   |
|      empty_reg_712     |   32   |
|      end_1_reg_181     |    1   |
|      end_2_reg_159     |    1   |
|   icmp_ln73_1_reg_806  |    1   |
|   icmp_ln73_2_reg_811  |    1   |
|    icmp_ln73_reg_801   |    1   |
|   in_dtemp_1_reg_742   |   32   |
|    in_dtemp_reg_766    |   32   |
|    in_temp_1_reg_724   |   32   |
|     in_temp_reg_772    |   32   |
| inserting_id_2_reg_821 |   16   |
|  inserting_id_reg_206  |   16   |
|      lnot_reg_790      |    1   |
|    out_dtemp_reg_736   |   32   |
|    out_temp_reg_730    |   32   |
|residual_count_1_reg_826|   16   |
| residual_count_reg_169 |   16   |
|    sign_read_reg_778   |    1   |
|      tmp_2_reg_785     |    1   |
+------------------------+--------+
|          Total         |   427  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_150    |  p2  |   2  |   1  |    2   |
| residual_count_reg_169 |  p0  |   2  |  16  |   32   ||    9    |
|   array_full_reg_194   |  p0  |   2  |   1  |    2   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   36   ||  1.161  ||    18   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1097  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   427  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   427  |  1115  |
+-----------+--------+--------+--------+
