

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_ADD_LOOP1'
================================================================
* Date:           Thu Dec 29 13:18:33 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       38|  0.320 us|  0.380 us|   32|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_ADD_LOOP1  |       30|       36|         7|          6|          1|  5 ~ 6|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_35 = alloca i32 1"   --->   Operation 10 'alloca' 'i_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_2_0 = alloca i32 1"   --->   Operation 11 'alloca' 'this_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_1_0 = alloca i32 1"   --->   Operation 12 'alloca' 'this_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%this_4_0 = alloca i32 1"   --->   Operation 13 'alloca' 'this_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%this_3_0 = alloca i32 1"   --->   Operation 14 'alloca' 'this_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 15 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%addr3_cast_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr3_cast_cast"   --->   Operation 16 'read' 'addr3_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%addr2_cast_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr2_cast_cast"   --->   Operation 17 'read' 'addr2_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 18 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 19 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read16 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1"   --->   Operation 20 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_16 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 21 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read34 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3"   --->   Operation 22 'read' 'p_read34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read23 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2"   --->   Operation 23 'read' 'p_read23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%addr3_cast_cast_cast = zext i6 %addr3_cast_cast_read"   --->   Operation 24 'zext' 'addr3_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%addr2_cast_cast_cast = zext i6 %addr2_cast_cast_read"   --->   Operation 25 'zext' 'addr2_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read23, i8192 %this_3_0"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read34, i8192 %this_4_0"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read_16, i8192 %this_1_0"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read16, i8192 %this_2_0"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i_35"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i = load i3 %i_35" [HLS_Final_vitis_src/dpu.cpp:138]   --->   Operation 33 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.56ns)   --->   "%icmp_ln138 = icmp_eq  i3 %i, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:138]   --->   Operation 35 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.71ns)   --->   "%i_72 = add i3 %i, i3 1" [HLS_Final_vitis_src/dpu.cpp:138]   --->   Operation 37 'add' 'i_72' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.inc.split, void %if.end463.loopexit14.exitStub" [HLS_Final_vitis_src/dpu.cpp:138]   --->   Operation 38 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.46ns)   --->   "%store_ln138 = store i3 %i_72, i3 %i_35" [HLS_Final_vitis_src/dpu.cpp:138]   --->   Operation 39 'store' 'store_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.46>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%this_2_0_load = load i8192 %this_2_0"   --->   Operation 64 'load' 'this_2_0_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%this_1_0_load = load i8192 %this_1_0"   --->   Operation 65 'load' 'this_1_0_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%this_4_0_load = load i8192 %this_4_0"   --->   Operation 66 'load' 'this_4_0_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%this_3_0_load = load i8192 %this_3_0"   --->   Operation 67 'load' 'this_3_0_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_3_0_out, i8192 %this_3_0_load"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_4_0_out, i8192 %this_4_0_load"   --->   Operation 69 'write' 'write_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_1_0_out, i8192 %this_1_0_load"   --->   Operation 70 'write' 'write_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_2_0_out, i8192 %this_2_0_load"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i3 %i" [HLS_Final_vitis_src/dpu.cpp:140]   --->   Operation 40 'zext' 'zext_ln140' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.87ns)   --->   "%add_ln140 = add i8 %zext_ln140, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:140]   --->   Operation 41 'add' 'add_ln140' <Predicate = (!icmp_ln138)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [2/2] (1.29ns)   --->   "%call_ret4 = call i8192 @read_p1, i8192 %this_0, i8 %add_ln140" [HLS_Final_vitis_src/dpu.cpp:140]   --->   Operation 42 'call' 'call_ret4' <Predicate = (!icmp_ln138)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 43 [1/2] (1.29ns)   --->   "%call_ret4 = call i8192 @read_p1, i8192 %this_0, i8 %add_ln140" [HLS_Final_vitis_src/dpu.cpp:140]   --->   Operation 43 'call' 'call_ret4' <Predicate = (!icmp_ln138)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.13>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i3 %i" [HLS_Final_vitis_src/dpu.cpp:140]   --->   Operation 44 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.84ns)   --->   "%add_ln141 = add i7 %zext_ln140_1, i7 %addr2_cast_cast_cast" [HLS_Final_vitis_src/dpu.cpp:141]   --->   Operation 45 'add' 'add_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i7 %add_ln141" [HLS_Final_vitis_src/dpu.cpp:141]   --->   Operation 46 'zext' 'zext_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (1.29ns)   --->   "%call_ret5 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln141" [HLS_Final_vitis_src/dpu.cpp:141]   --->   Operation 47 'call' 'call_ret5' <Predicate = (!icmp_ln138)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 48 [1/1] (0.84ns)   --->   "%add_ln143 = add i7 %zext_ln140_1, i7 %addr3_cast_cast_cast" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 48 'add' 'add_ln143' <Predicate = (!icmp_ln138)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.12>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%this_4_0_load_1 = load i8192 %this_4_0" [HLS_Final_vitis_src/dpu.cpp:142]   --->   Operation 49 'load' 'this_4_0_load_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%this_3_0_load_1 = load i8192 %this_3_0" [HLS_Final_vitis_src/dpu.cpp:142]   --->   Operation 50 'load' 'this_3_0_load_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 51 [1/2] (1.29ns)   --->   "%call_ret5 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln141" [HLS_Final_vitis_src/dpu.cpp:141]   --->   Operation 51 'call' 'call_ret5' <Predicate = (!icmp_ln138)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 52 [2/2] (5.82ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_3_0_load_1, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:142]   --->   Operation 52 'call' 'call_ret6' <Predicate = (!icmp_ln138)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln138 = store i8192 %call_ret5, i8192 %this_2_0" [HLS_Final_vitis_src/dpu.cpp:138]   --->   Operation 53 'store' 'store_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.46>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 54 [1/2] (6.91ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_3_0_load_1, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:142]   --->   Operation 54 'call' 'call_ret6' <Predicate = (!icmp_ln138)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%this_3_ret1 = extractvalue i16384 %call_ret6" [HLS_Final_vitis_src/dpu.cpp:142]   --->   Operation 55 'extractvalue' 'this_3_ret1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%this_4_ret1 = extractvalue i16384 %call_ret6" [HLS_Final_vitis_src/dpu.cpp:142]   --->   Operation 56 'extractvalue' 'this_4_ret1' <Predicate = (!icmp_ln138)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [HLS_Final_vitis_src/dpu.cpp:138]   --->   Operation 57 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i7 %add_ln143" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 58 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.29ns)   --->   "%call_ln143 = call void @write_p3, i8192 %this_0, i8192 %this_3_ret1, i8 %zext_ln143" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 59 'call' 'call_ln143' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 60 [1/1] (0.46ns)   --->   "%store_ln138 = store i8192 %this_3_ret1, i8192 %this_3_0" [HLS_Final_vitis_src/dpu.cpp:138]   --->   Operation 60 'store' 'store_ln138' <Predicate = true> <Delay = 0.46>
ST_7 : Operation 61 [1/1] (0.46ns)   --->   "%store_ln138 = store i8192 %this_4_ret1, i8192 %this_4_0" [HLS_Final_vitis_src/dpu.cpp:138]   --->   Operation 61 'store' 'store_ln138' <Predicate = true> <Delay = 0.46>
ST_7 : Operation 62 [1/1] (0.46ns)   --->   "%store_ln138 = store i8192 %call_ret4, i8192 %this_1_0" [HLS_Final_vitis_src/dpu.cpp:138]   --->   Operation 62 'store' 'store_ln138' <Predicate = true> <Delay = 0.46>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.inc" [HLS_Final_vitis_src/dpu.cpp:138]   --->   Operation 63 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	'alloca' operation ('i') [14]  (0 ns)
	'load' operation ('i', HLS_Final_vitis_src/dpu.cpp:138) on local variable 'i' [38]  (0 ns)
	'add' operation ('i', HLS_Final_vitis_src/dpu.cpp:138) [42]  (0.715 ns)
	'store' operation ('store_ln138', HLS_Final_vitis_src/dpu.cpp:138) of variable 'i', HLS_Final_vitis_src/dpu.cpp:138 on local variable 'i' [65]  (0.46 ns)

 <State 2>: 2.17ns
The critical path consists of the following:
	'add' operation ('add_ln140', HLS_Final_vitis_src/dpu.cpp:140) [50]  (0.871 ns)
	'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:140) to 'read_p1' [51]  (1.3 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:140) to 'read_p1' [51]  (1.3 ns)

 <State 4>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln141', HLS_Final_vitis_src/dpu.cpp:141) [52]  (0.84 ns)
	'call' operation ('call_ret5', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p2' [54]  (1.3 ns)

 <State 5>: 7.12ns
The critical path consists of the following:
	'call' operation ('call_ret5', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p2' [54]  (1.3 ns)
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:142) to 'dpu_unit' [55]  (5.82 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:142) to 'dpu_unit' [55]  (6.91 ns)

 <State 7>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ln143', HLS_Final_vitis_src/dpu.cpp:143) to 'write_p3' [60]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
