vcs \
-R \
-full64 \
-sverilog \
tb_term.sv \
SME.sv \
+access+r \
+vcs+fsdbon \
+define+SDF \
+maxdelays
-v /usr/cad/CBDK/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v \
