Calling target program-options parser
[16:37:03.554] [bmv2] [D] [thread 9518] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[16:37:03.554] [bmv2] [D] [thread 9518] Set default default entry for table 'tbl_basic187': basic187 - 
[16:37:03.554] [bmv2] [D] [thread 9518] Set default default entry for table 'tbl_add_int_primeiro_filho': MyIngress.add_int_primeiro_filho - 
[16:37:03.554] [bmv2] [D] [thread 9518] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
Adding interface s3-eth1 as port 1
[16:37:03.555] [bmv2] [D] [thread 9518] Adding interface s3-eth1 as port 1
Adding interface s3-eth2 as port 2
[16:37:03.586] [bmv2] [D] [thread 9518] Adding interface s3-eth2 as port 2
Adding interface s3-eth3 as port 3
[16:37:03.635] [bmv2] [D] [thread 9518] Adding interface s3-eth3 as port 3
Server listening on 0.0.0.0:50053
[16:37:03.668] [bmv2] [I] [thread 9518] Starting Thrift server on port 9092
[16:37:03.668] [bmv2] [I] [thread 9518] Thrift server was started
[16:37:03.851] [bmv2] [D] [thread 9528] [0.0] [cxt 0] Processing packet received on port 3
[16:37:03.852] [bmv2] [D] [thread 9528] [0.0] [cxt 0] Parser 'parser': start
[16:37:03.852] [bmv2] [D] [thread 9528] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.853] [bmv2] [D] [thread 9528] [0.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.853] [bmv2] [D] [thread 9528] [0.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.853] [bmv2] [T] [thread 9528] [0.0] [cxt 0] Bytes parsed: 14
[16:37:03.853] [bmv2] [D] [thread 9528] [0.0] [cxt 0] Parser 'parser': end
[16:37:03.853] [bmv2] [D] [thread 9528] [0.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.853] [bmv2] [T] [thread 9528] [0.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.853] [bmv2] [T] [thread 9528] [0.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.854] [bmv2] [D] [thread 9528] [0.0] [cxt 0] Looking up key:

[16:37:03.854] [bmv2] [D] [thread 9528] [0.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.854] [bmv2] [D] [thread 9528] [0.0] [cxt 0] Action entry is basic187 - 
[16:37:03.854] [bmv2] [T] [thread 9528] [0.0] [cxt 0] Action basic187
[16:37:03.854] [bmv2] [T] [thread 9528] [0.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.854] [bmv2] [T] [thread 9528] [0.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.854] [bmv2] [T] [thread 9528] [0.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.854] [bmv2] [T] [thread 9528] [0.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.854] [bmv2] [T] [thread 9528] [0.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.854] [bmv2] [D] [thread 9528] [0.0] [cxt 0] Looking up key:

[16:37:03.854] [bmv2] [D] [thread 9528] [0.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.855] [bmv2] [D] [thread 9528] [0.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.855] [bmv2] [T] [thread 9528] [0.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.855] [bmv2] [T] [thread 9528] [0.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.856] [bmv2] [T] [thread 9528] [0.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.856] [bmv2] [T] [thread 9528] [0.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.856] [bmv2] [T] [thread 9528] [0.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.856] [bmv2] [T] [thread 9528] [0.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.857] [bmv2] [T] [thread 9528] [0.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.857] [bmv2] [T] [thread 9528] [0.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.857] [bmv2] [T] [thread 9528] [0.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.857] [bmv2] [T] [thread 9528] [0.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.857] [bmv2] [T] [thread 9528] [0.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.857] [bmv2] [T] [thread 9528] [0.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.858] [bmv2] [D] [thread 9528] [0.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.858] [bmv2] [D] [thread 9528] [0.0] [cxt 0] Egress port is 0
[16:37:03.858] [bmv2] [D] [thread 9528] [1.0] [cxt 0] Processing packet received on port 3
[16:37:03.858] [bmv2] [D] [thread 9528] [1.0] [cxt 0] Parser 'parser': start
[16:37:03.858] [bmv2] [D] [thread 9528] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.858] [bmv2] [D] [thread 9528] [1.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.858] [bmv2] [D] [thread 9529] [0.0] [cxt 0] Pipeline 'egress': start
[16:37:03.858] [bmv2] [D] [thread 9529] [0.0] [cxt 0] Pipeline 'egress': end
[16:37:03.858] [bmv2] [D] [thread 9529] [0.0] [cxt 0] Deparser 'deparser': start
[16:37:03.858] [bmv2] [T] [thread 9529] [0.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.859] [bmv2] [D] [thread 9529] [0.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.859] [bmv2] [D] [thread 9529] [0.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.859] [bmv2] [D] [thread 9529] [0.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.859] [bmv2] [D] [thread 9529] [0.0] [cxt 0] Deparser 'deparser': end
[16:37:03.858] [bmv2] [D] [thread 9528] [1.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.859] [bmv2] [T] [thread 9528] [1.0] [cxt 0] Bytes parsed: 14
[16:37:03.859] [bmv2] [D] [thread 9528] [1.0] [cxt 0] Parser 'parser': end
[16:37:03.859] [bmv2] [D] [thread 9528] [1.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.859] [bmv2] [T] [thread 9528] [1.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.859] [bmv2] [T] [thread 9528] [1.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.859] [bmv2] [D] [thread 9528] [1.0] [cxt 0] Looking up key:

[16:37:03.859] [bmv2] [D] [thread 9528] [1.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.859] [bmv2] [D] [thread 9528] [1.0] [cxt 0] Action entry is basic187 - 
[16:37:03.859] [bmv2] [T] [thread 9528] [1.0] [cxt 0] Action basic187
[16:37:03.859] [bmv2] [T] [thread 9528] [1.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.859] [bmv2] [T] [thread 9528] [1.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.859] [bmv2] [D] [thread 9533] [0.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:03.860] [bmv2] [T] [thread 9528] [1.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.860] [bmv2] [T] [thread 9528] [1.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.860] [bmv2] [T] [thread 9528] [1.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.860] [bmv2] [D] [thread 9528] [1.0] [cxt 0] Looking up key:

[16:37:03.860] [bmv2] [D] [thread 9528] [1.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.860] [bmv2] [D] [thread 9528] [1.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.860] [bmv2] [T] [thread 9528] [1.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.860] [bmv2] [T] [thread 9528] [1.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.860] [bmv2] [T] [thread 9528] [1.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.860] [bmv2] [T] [thread 9528] [1.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.860] [bmv2] [T] [thread 9528] [1.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.860] [bmv2] [T] [thread 9528] [1.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.860] [bmv2] [T] [thread 9528] [1.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.860] [bmv2] [T] [thread 9528] [1.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.861] [bmv2] [T] [thread 9528] [1.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.861] [bmv2] [T] [thread 9528] [1.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.861] [bmv2] [T] [thread 9528] [1.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.861] [bmv2] [T] [thread 9528] [1.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.861] [bmv2] [D] [thread 9528] [1.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.861] [bmv2] [D] [thread 9528] [1.0] [cxt 0] Egress port is 0
[16:37:03.861] [bmv2] [D] [thread 9529] [1.0] [cxt 0] Pipeline 'egress': start
[16:37:03.861] [bmv2] [D] [thread 9529] [1.0] [cxt 0] Pipeline 'egress': end
[16:37:03.861] [bmv2] [D] [thread 9529] [1.0] [cxt 0] Deparser 'deparser': start
[16:37:03.861] [bmv2] [T] [thread 9529] [1.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.861] [bmv2] [D] [thread 9529] [1.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.861] [bmv2] [D] [thread 9529] [1.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.861] [bmv2] [D] [thread 9529] [1.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.861] [bmv2] [D] [thread 9529] [1.0] [cxt 0] Deparser 'deparser': end
[16:37:03.861] [bmv2] [D] [thread 9533] [1.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:03.886] [bmv2] [D] [thread 9528] [2.0] [cxt 0] Processing packet received on port 3
[16:37:03.886] [bmv2] [D] [thread 9528] [2.0] [cxt 0] Parser 'parser': start
[16:37:03.886] [bmv2] [D] [thread 9528] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.887] [bmv2] [D] [thread 9528] [2.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.887] [bmv2] [D] [thread 9528] [2.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.888] [bmv2] [T] [thread 9528] [2.0] [cxt 0] Bytes parsed: 14
[16:37:03.888] [bmv2] [D] [thread 9528] [2.0] [cxt 0] Parser 'parser': end
[16:37:03.888] [bmv2] [D] [thread 9528] [2.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.889] [bmv2] [T] [thread 9528] [2.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.889] [bmv2] [T] [thread 9528] [2.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.889] [bmv2] [D] [thread 9528] [2.0] [cxt 0] Looking up key:

[16:37:03.889] [bmv2] [D] [thread 9528] [2.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.889] [bmv2] [D] [thread 9528] [2.0] [cxt 0] Action entry is basic187 - 
[16:37:03.889] [bmv2] [T] [thread 9528] [2.0] [cxt 0] Action basic187
[16:37:03.889] [bmv2] [T] [thread 9528] [2.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.889] [bmv2] [T] [thread 9528] [2.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.889] [bmv2] [T] [thread 9528] [2.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.889] [bmv2] [T] [thread 9528] [2.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.890] [bmv2] [T] [thread 9528] [2.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.890] [bmv2] [D] [thread 9528] [2.0] [cxt 0] Looking up key:

[16:37:03.890] [bmv2] [D] [thread 9528] [2.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.890] [bmv2] [D] [thread 9528] [2.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.890] [bmv2] [T] [thread 9528] [2.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.890] [bmv2] [T] [thread 9528] [2.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.890] [bmv2] [T] [thread 9528] [2.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.890] [bmv2] [T] [thread 9528] [2.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.890] [bmv2] [T] [thread 9528] [2.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.890] [bmv2] [T] [thread 9528] [2.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.890] [bmv2] [T] [thread 9528] [2.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.890] [bmv2] [T] [thread 9528] [2.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.890] [bmv2] [T] [thread 9528] [2.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.890] [bmv2] [T] [thread 9528] [2.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.890] [bmv2] [T] [thread 9528] [2.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.891] [bmv2] [T] [thread 9528] [2.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.891] [bmv2] [D] [thread 9528] [2.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.891] [bmv2] [D] [thread 9528] [2.0] [cxt 0] Egress port is 0
[16:37:03.891] [bmv2] [D] [thread 9529] [2.0] [cxt 0] Pipeline 'egress': start
[16:37:03.891] [bmv2] [D] [thread 9529] [2.0] [cxt 0] Pipeline 'egress': end
[16:37:03.891] [bmv2] [D] [thread 9529] [2.0] [cxt 0] Deparser 'deparser': start
[16:37:03.891] [bmv2] [T] [thread 9529] [2.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.891] [bmv2] [D] [thread 9529] [2.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.891] [bmv2] [D] [thread 9529] [2.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.891] [bmv2] [D] [thread 9529] [2.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.891] [bmv2] [D] [thread 9529] [2.0] [cxt 0] Deparser 'deparser': end
[16:37:03.891] [bmv2] [D] [thread 9528] [3.0] [cxt 0] Processing packet received on port 3
[16:37:03.892] [bmv2] [D] [thread 9528] [3.0] [cxt 0] Parser 'parser': start
[16:37:03.892] [bmv2] [D] [thread 9528] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.892] [bmv2] [D] [thread 9528] [3.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.892] [bmv2] [D] [thread 9533] [2.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:03.892] [bmv2] [D] [thread 9528] [3.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.892] [bmv2] [T] [thread 9528] [3.0] [cxt 0] Bytes parsed: 14
[16:37:03.892] [bmv2] [D] [thread 9528] [3.0] [cxt 0] Parser 'parser': end
[16:37:03.892] [bmv2] [D] [thread 9528] [3.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.892] [bmv2] [T] [thread 9528] [3.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.892] [bmv2] [T] [thread 9528] [3.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.893] [bmv2] [D] [thread 9528] [3.0] [cxt 0] Looking up key:

[16:37:03.893] [bmv2] [D] [thread 9528] [3.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.893] [bmv2] [D] [thread 9528] [3.0] [cxt 0] Action entry is basic187 - 
[16:37:03.893] [bmv2] [T] [thread 9528] [3.0] [cxt 0] Action basic187
[16:37:03.893] [bmv2] [T] [thread 9528] [3.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.893] [bmv2] [T] [thread 9528] [3.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.893] [bmv2] [T] [thread 9528] [3.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.893] [bmv2] [T] [thread 9528] [3.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.893] [bmv2] [T] [thread 9528] [3.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.893] [bmv2] [D] [thread 9528] [3.0] [cxt 0] Looking up key:

[16:37:03.893] [bmv2] [D] [thread 9528] [3.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.893] [bmv2] [D] [thread 9528] [3.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.893] [bmv2] [T] [thread 9528] [3.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.893] [bmv2] [T] [thread 9528] [3.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.893] [bmv2] [T] [thread 9528] [3.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.893] [bmv2] [T] [thread 9528] [3.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.893] [bmv2] [T] [thread 9528] [3.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.893] [bmv2] [T] [thread 9528] [3.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.894] [bmv2] [T] [thread 9528] [3.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.894] [bmv2] [T] [thread 9528] [3.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.894] [bmv2] [T] [thread 9528] [3.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.894] [bmv2] [T] [thread 9528] [3.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.894] [bmv2] [T] [thread 9528] [3.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.894] [bmv2] [T] [thread 9528] [3.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.894] [bmv2] [D] [thread 9528] [3.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.894] [bmv2] [D] [thread 9528] [3.0] [cxt 0] Egress port is 0
[16:37:03.894] [bmv2] [D] [thread 9529] [3.0] [cxt 0] Pipeline 'egress': start
[16:37:03.894] [bmv2] [D] [thread 9529] [3.0] [cxt 0] Pipeline 'egress': end
[16:37:03.894] [bmv2] [D] [thread 9529] [3.0] [cxt 0] Deparser 'deparser': start
[16:37:03.894] [bmv2] [T] [thread 9529] [3.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.894] [bmv2] [D] [thread 9529] [3.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.894] [bmv2] [D] [thread 9529] [3.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.894] [bmv2] [D] [thread 9529] [3.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.894] [bmv2] [D] [thread 9529] [3.0] [cxt 0] Deparser 'deparser': end
[16:37:03.894] [bmv2] [D] [thread 9533] [3.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:03.982] [bmv2] [D] [thread 9528] [4.0] [cxt 0] Processing packet received on port 2
[16:37:03.982] [bmv2] [D] [thread 9528] [4.0] [cxt 0] Parser 'parser': start
[16:37:03.982] [bmv2] [D] [thread 9528] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.983] [bmv2] [D] [thread 9528] [4.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.983] [bmv2] [D] [thread 9528] [4.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.983] [bmv2] [T] [thread 9528] [4.0] [cxt 0] Bytes parsed: 14
[16:37:03.984] [bmv2] [D] [thread 9528] [4.0] [cxt 0] Parser 'parser': end
[16:37:03.984] [bmv2] [D] [thread 9528] [4.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.984] [bmv2] [T] [thread 9528] [4.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.985] [bmv2] [T] [thread 9528] [4.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.985] [bmv2] [D] [thread 9528] [4.0] [cxt 0] Looking up key:

[16:37:03.985] [bmv2] [D] [thread 9528] [4.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.985] [bmv2] [D] [thread 9528] [4.0] [cxt 0] Action entry is basic187 - 
[16:37:03.985] [bmv2] [T] [thread 9528] [4.0] [cxt 0] Action basic187
[16:37:03.985] [bmv2] [T] [thread 9528] [4.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.985] [bmv2] [T] [thread 9528] [4.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.985] [bmv2] [T] [thread 9528] [4.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.985] [bmv2] [T] [thread 9528] [4.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.986] [bmv2] [T] [thread 9528] [4.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.986] [bmv2] [D] [thread 9528] [4.0] [cxt 0] Looking up key:

[16:37:03.986] [bmv2] [D] [thread 9528] [4.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.986] [bmv2] [D] [thread 9528] [4.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.986] [bmv2] [T] [thread 9528] [4.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.986] [bmv2] [T] [thread 9528] [4.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.986] [bmv2] [T] [thread 9528] [4.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.986] [bmv2] [T] [thread 9528] [4.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.986] [bmv2] [T] [thread 9528] [4.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.986] [bmv2] [T] [thread 9528] [4.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.986] [bmv2] [T] [thread 9528] [4.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.986] [bmv2] [T] [thread 9528] [4.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.986] [bmv2] [T] [thread 9528] [4.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.986] [bmv2] [T] [thread 9528] [4.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.986] [bmv2] [T] [thread 9528] [4.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.986] [bmv2] [T] [thread 9528] [4.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.986] [bmv2] [D] [thread 9528] [4.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.986] [bmv2] [D] [thread 9528] [4.0] [cxt 0] Egress port is 0
[16:37:03.987] [bmv2] [D] [thread 9529] [4.0] [cxt 0] Pipeline 'egress': start
[16:37:03.987] [bmv2] [D] [thread 9529] [4.0] [cxt 0] Pipeline 'egress': end
[16:37:03.987] [bmv2] [D] [thread 9529] [4.0] [cxt 0] Deparser 'deparser': start
[16:37:03.987] [bmv2] [T] [thread 9529] [4.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.987] [bmv2] [D] [thread 9529] [4.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.987] [bmv2] [D] [thread 9529] [4.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.987] [bmv2] [D] [thread 9529] [4.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.987] [bmv2] [D] [thread 9529] [4.0] [cxt 0] Deparser 'deparser': end
[16:37:03.987] [bmv2] [D] [thread 9533] [4.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:04.074] [bmv2] [D] [thread 9528] [5.0] [cxt 0] Processing packet received on port 1
[16:37:04.075] [bmv2] [D] [thread 9528] [5.0] [cxt 0] Parser 'parser': start
[16:37:04.075] [bmv2] [D] [thread 9528] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.075] [bmv2] [D] [thread 9528] [5.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.076] [bmv2] [D] [thread 9528] [5.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.076] [bmv2] [T] [thread 9528] [5.0] [cxt 0] Bytes parsed: 14
[16:37:04.076] [bmv2] [D] [thread 9528] [5.0] [cxt 0] Parser 'parser': end
[16:37:04.076] [bmv2] [D] [thread 9528] [5.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.077] [bmv2] [T] [thread 9528] [5.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.077] [bmv2] [T] [thread 9528] [5.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.077] [bmv2] [D] [thread 9528] [5.0] [cxt 0] Looking up key:

[16:37:04.077] [bmv2] [D] [thread 9528] [5.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.077] [bmv2] [D] [thread 9528] [5.0] [cxt 0] Action entry is basic187 - 
[16:37:04.077] [bmv2] [T] [thread 9528] [5.0] [cxt 0] Action basic187
[16:37:04.077] [bmv2] [T] [thread 9528] [5.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.078] [bmv2] [T] [thread 9528] [5.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.078] [bmv2] [T] [thread 9528] [5.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.078] [bmv2] [T] [thread 9528] [5.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.078] [bmv2] [T] [thread 9528] [5.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.078] [bmv2] [D] [thread 9528] [5.0] [cxt 0] Looking up key:

[16:37:04.078] [bmv2] [D] [thread 9528] [5.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.078] [bmv2] [D] [thread 9528] [5.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.078] [bmv2] [T] [thread 9528] [5.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.078] [bmv2] [T] [thread 9528] [5.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.078] [bmv2] [T] [thread 9528] [5.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.079] [bmv2] [T] [thread 9528] [5.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.079] [bmv2] [T] [thread 9528] [5.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.079] [bmv2] [T] [thread 9528] [5.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.079] [bmv2] [T] [thread 9528] [5.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.079] [bmv2] [T] [thread 9528] [5.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.079] [bmv2] [T] [thread 9528] [5.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.079] [bmv2] [T] [thread 9528] [5.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.079] [bmv2] [T] [thread 9528] [5.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.079] [bmv2] [T] [thread 9528] [5.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.079] [bmv2] [D] [thread 9528] [5.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.079] [bmv2] [D] [thread 9528] [5.0] [cxt 0] Egress port is 0
[16:37:04.079] [bmv2] [D] [thread 9529] [5.0] [cxt 0] Pipeline 'egress': start
[16:37:04.079] [bmv2] [D] [thread 9529] [5.0] [cxt 0] Pipeline 'egress': end
[16:37:04.079] [bmv2] [D] [thread 9529] [5.0] [cxt 0] Deparser 'deparser': start
[16:37:04.079] [bmv2] [T] [thread 9529] [5.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.079] [bmv2] [D] [thread 9529] [5.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.079] [bmv2] [D] [thread 9529] [5.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.079] [bmv2] [D] [thread 9529] [5.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.080] [bmv2] [D] [thread 9529] [5.0] [cxt 0] Deparser 'deparser': end
[16:37:04.079] [bmv2] [D] [thread 9528] [6.0] [cxt 0] Processing packet received on port 1
[16:37:04.080] [bmv2] [D] [thread 9528] [6.0] [cxt 0] Parser 'parser': start
[16:37:04.080] [bmv2] [D] [thread 9528] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.080] [bmv2] [D] [thread 9528] [6.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.080] [bmv2] [D] [thread 9533] [5.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:04.080] [bmv2] [D] [thread 9528] [6.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.080] [bmv2] [T] [thread 9528] [6.0] [cxt 0] Bytes parsed: 14
[16:37:04.080] [bmv2] [D] [thread 9528] [6.0] [cxt 0] Parser 'parser': end
[16:37:04.080] [bmv2] [D] [thread 9528] [6.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.080] [bmv2] [T] [thread 9528] [6.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.080] [bmv2] [T] [thread 9528] [6.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.080] [bmv2] [D] [thread 9528] [6.0] [cxt 0] Looking up key:

[16:37:04.080] [bmv2] [D] [thread 9528] [6.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.080] [bmv2] [D] [thread 9528] [6.0] [cxt 0] Action entry is basic187 - 
[16:37:04.080] [bmv2] [T] [thread 9528] [6.0] [cxt 0] Action basic187
[16:37:04.080] [bmv2] [T] [thread 9528] [6.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.081] [bmv2] [T] [thread 9528] [6.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.081] [bmv2] [T] [thread 9528] [6.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.081] [bmv2] [T] [thread 9528] [6.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.081] [bmv2] [T] [thread 9528] [6.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.081] [bmv2] [D] [thread 9528] [6.0] [cxt 0] Looking up key:

[16:37:04.081] [bmv2] [D] [thread 9528] [6.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.081] [bmv2] [D] [thread 9528] [6.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.081] [bmv2] [T] [thread 9528] [6.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.081] [bmv2] [T] [thread 9528] [6.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.081] [bmv2] [T] [thread 9528] [6.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.081] [bmv2] [T] [thread 9528] [6.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.081] [bmv2] [T] [thread 9528] [6.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.081] [bmv2] [T] [thread 9528] [6.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.081] [bmv2] [T] [thread 9528] [6.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.081] [bmv2] [T] [thread 9528] [6.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.081] [bmv2] [T] [thread 9528] [6.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.081] [bmv2] [T] [thread 9528] [6.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.081] [bmv2] [T] [thread 9528] [6.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.082] [bmv2] [T] [thread 9528] [6.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.082] [bmv2] [D] [thread 9528] [6.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.082] [bmv2] [D] [thread 9528] [6.0] [cxt 0] Egress port is 0
[16:37:04.082] [bmv2] [D] [thread 9529] [6.0] [cxt 0] Pipeline 'egress': start
[16:37:04.082] [bmv2] [D] [thread 9529] [6.0] [cxt 0] Pipeline 'egress': end
[16:37:04.082] [bmv2] [D] [thread 9529] [6.0] [cxt 0] Deparser 'deparser': start
[16:37:04.082] [bmv2] [T] [thread 9529] [6.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.082] [bmv2] [D] [thread 9529] [6.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.082] [bmv2] [D] [thread 9529] [6.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.082] [bmv2] [D] [thread 9529] [6.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.082] [bmv2] [D] [thread 9529] [6.0] [cxt 0] Deparser 'deparser': end
[16:37:04.082] [bmv2] [D] [thread 9533] [6.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:04.274] [bmv2] [D] [thread 9528] [7.0] [cxt 0] Processing packet received on port 1
[16:37:04.274] [bmv2] [D] [thread 9528] [7.0] [cxt 0] Parser 'parser': start
[16:37:04.275] [bmv2] [D] [thread 9528] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.275] [bmv2] [D] [thread 9528] [7.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.276] [bmv2] [D] [thread 9528] [7.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.276] [bmv2] [T] [thread 9528] [7.0] [cxt 0] Bytes parsed: 14
[16:37:04.277] [bmv2] [D] [thread 9528] [7.0] [cxt 0] Parser 'parser': end
[16:37:04.277] [bmv2] [D] [thread 9528] [7.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.277] [bmv2] [T] [thread 9528] [7.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.277] [bmv2] [T] [thread 9528] [7.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.277] [bmv2] [D] [thread 9528] [7.0] [cxt 0] Looking up key:

[16:37:04.278] [bmv2] [D] [thread 9528] [7.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.278] [bmv2] [D] [thread 9528] [7.0] [cxt 0] Action entry is basic187 - 
[16:37:04.279] [bmv2] [T] [thread 9528] [7.0] [cxt 0] Action basic187
[16:37:04.279] [bmv2] [T] [thread 9528] [7.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.279] [bmv2] [T] [thread 9528] [7.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.280] [bmv2] [T] [thread 9528] [7.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.280] [bmv2] [T] [thread 9528] [7.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.280] [bmv2] [T] [thread 9528] [7.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.281] [bmv2] [D] [thread 9528] [7.0] [cxt 0] Looking up key:

[16:37:04.281] [bmv2] [D] [thread 9528] [7.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.281] [bmv2] [D] [thread 9528] [7.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.281] [bmv2] [T] [thread 9528] [7.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.281] [bmv2] [T] [thread 9528] [7.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.281] [bmv2] [T] [thread 9528] [7.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.281] [bmv2] [T] [thread 9528] [7.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.281] [bmv2] [T] [thread 9528] [7.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.282] [bmv2] [T] [thread 9528] [7.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.282] [bmv2] [T] [thread 9528] [7.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.282] [bmv2] [T] [thread 9528] [7.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.282] [bmv2] [T] [thread 9528] [7.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.282] [bmv2] [T] [thread 9528] [7.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.282] [bmv2] [T] [thread 9528] [7.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.282] [bmv2] [T] [thread 9528] [7.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.282] [bmv2] [D] [thread 9528] [7.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.282] [bmv2] [D] [thread 9528] [7.0] [cxt 0] Egress port is 0
[16:37:04.282] [bmv2] [D] [thread 9529] [7.0] [cxt 0] Pipeline 'egress': start
[16:37:04.282] [bmv2] [D] [thread 9529] [7.0] [cxt 0] Pipeline 'egress': end
[16:37:04.282] [bmv2] [D] [thread 9529] [7.0] [cxt 0] Deparser 'deparser': start
[16:37:04.282] [bmv2] [T] [thread 9529] [7.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.282] [bmv2] [D] [thread 9529] [7.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.283] [bmv2] [D] [thread 9529] [7.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.283] [bmv2] [D] [thread 9529] [7.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.283] [bmv2] [D] [thread 9529] [7.0] [cxt 0] Deparser 'deparser': end
[16:37:04.283] [bmv2] [D] [thread 9533] [7.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:04.301] [bmv2] [D] [thread 9528] [8.0] [cxt 0] Processing packet received on port 3
[16:37:04.301] [bmv2] [D] [thread 9528] [8.0] [cxt 0] Parser 'parser': start
[16:37:04.302] [bmv2] [D] [thread 9528] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.302] [bmv2] [D] [thread 9528] [8.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.302] [bmv2] [D] [thread 9528] [8.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.302] [bmv2] [T] [thread 9528] [8.0] [cxt 0] Bytes parsed: 14
[16:37:04.302] [bmv2] [D] [thread 9528] [8.0] [cxt 0] Parser 'parser': end
[16:37:04.302] [bmv2] [D] [thread 9528] [8.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.302] [bmv2] [T] [thread 9528] [8.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.302] [bmv2] [T] [thread 9528] [8.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.302] [bmv2] [D] [thread 9528] [8.0] [cxt 0] Looking up key:

[16:37:04.303] [bmv2] [D] [thread 9528] [8.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.303] [bmv2] [D] [thread 9528] [8.0] [cxt 0] Action entry is basic187 - 
[16:37:04.303] [bmv2] [T] [thread 9528] [8.0] [cxt 0] Action basic187
[16:37:04.303] [bmv2] [T] [thread 9528] [8.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.303] [bmv2] [T] [thread 9528] [8.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.303] [bmv2] [T] [thread 9528] [8.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.303] [bmv2] [T] [thread 9528] [8.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.303] [bmv2] [T] [thread 9528] [8.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.303] [bmv2] [D] [thread 9528] [8.0] [cxt 0] Looking up key:

[16:37:04.303] [bmv2] [D] [thread 9528] [8.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.303] [bmv2] [D] [thread 9528] [8.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.303] [bmv2] [T] [thread 9528] [8.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.304] [bmv2] [T] [thread 9528] [8.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.304] [bmv2] [T] [thread 9528] [8.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.304] [bmv2] [T] [thread 9528] [8.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.304] [bmv2] [T] [thread 9528] [8.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.304] [bmv2] [T] [thread 9528] [8.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.304] [bmv2] [T] [thread 9528] [8.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.304] [bmv2] [T] [thread 9528] [8.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.304] [bmv2] [T] [thread 9528] [8.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.304] [bmv2] [T] [thread 9528] [8.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.304] [bmv2] [T] [thread 9528] [8.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.304] [bmv2] [T] [thread 9528] [8.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.304] [bmv2] [D] [thread 9528] [8.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.304] [bmv2] [D] [thread 9528] [8.0] [cxt 0] Egress port is 0
[16:37:04.305] [bmv2] [D] [thread 9529] [8.0] [cxt 0] Pipeline 'egress': start
[16:37:04.305] [bmv2] [D] [thread 9529] [8.0] [cxt 0] Pipeline 'egress': end
[16:37:04.305] [bmv2] [D] [thread 9529] [8.0] [cxt 0] Deparser 'deparser': start
[16:37:04.305] [bmv2] [T] [thread 9529] [8.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.305] [bmv2] [D] [thread 9529] [8.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.305] [bmv2] [D] [thread 9529] [8.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.305] [bmv2] [D] [thread 9529] [8.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.305] [bmv2] [D] [thread 9529] [8.0] [cxt 0] Deparser 'deparser': end
[16:37:04.305] [bmv2] [D] [thread 9533] [8.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:04.335] [bmv2] [D] [thread 9528] [9.0] [cxt 0] Processing packet received on port 2
[16:37:04.335] [bmv2] [D] [thread 9528] [9.0] [cxt 0] Parser 'parser': start
[16:37:04.336] [bmv2] [D] [thread 9528] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.336] [bmv2] [D] [thread 9528] [9.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.336] [bmv2] [D] [thread 9528] [9.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.336] [bmv2] [T] [thread 9528] [9.0] [cxt 0] Bytes parsed: 14
[16:37:04.336] [bmv2] [D] [thread 9528] [9.0] [cxt 0] Parser 'parser': end
[16:37:04.336] [bmv2] [D] [thread 9528] [9.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.337] [bmv2] [T] [thread 9528] [9.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.337] [bmv2] [T] [thread 9528] [9.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.337] [bmv2] [D] [thread 9528] [9.0] [cxt 0] Looking up key:

[16:37:04.337] [bmv2] [D] [thread 9528] [9.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.337] [bmv2] [D] [thread 9528] [9.0] [cxt 0] Action entry is basic187 - 
[16:37:04.337] [bmv2] [T] [thread 9528] [9.0] [cxt 0] Action basic187
[16:37:04.337] [bmv2] [T] [thread 9528] [9.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.337] [bmv2] [T] [thread 9528] [9.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.337] [bmv2] [T] [thread 9528] [9.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.338] [bmv2] [T] [thread 9528] [9.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.338] [bmv2] [T] [thread 9528] [9.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.338] [bmv2] [D] [thread 9528] [9.0] [cxt 0] Looking up key:

[16:37:04.338] [bmv2] [D] [thread 9528] [9.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.338] [bmv2] [D] [thread 9528] [9.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.338] [bmv2] [T] [thread 9528] [9.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.338] [bmv2] [T] [thread 9528] [9.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.338] [bmv2] [T] [thread 9528] [9.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.338] [bmv2] [T] [thread 9528] [9.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.338] [bmv2] [T] [thread 9528] [9.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.338] [bmv2] [T] [thread 9528] [9.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.338] [bmv2] [T] [thread 9528] [9.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.339] [bmv2] [T] [thread 9528] [9.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.339] [bmv2] [T] [thread 9528] [9.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.339] [bmv2] [T] [thread 9528] [9.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.339] [bmv2] [T] [thread 9528] [9.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.339] [bmv2] [T] [thread 9528] [9.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.339] [bmv2] [D] [thread 9528] [9.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.339] [bmv2] [D] [thread 9528] [9.0] [cxt 0] Egress port is 0
[16:37:04.339] [bmv2] [D] [thread 9528] [10.0] [cxt 0] Processing packet received on port 2
[16:37:04.339] [bmv2] [D] [thread 9528] [10.0] [cxt 0] Parser 'parser': start
[16:37:04.339] [bmv2] [D] [thread 9528] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.339] [bmv2] [D] [thread 9528] [10.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.339] [bmv2] [D] [thread 9528] [10.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.339] [bmv2] [T] [thread 9528] [10.0] [cxt 0] Bytes parsed: 14
[16:37:04.340] [bmv2] [D] [thread 9528] [10.0] [cxt 0] Parser 'parser': end
[16:37:04.340] [bmv2] [D] [thread 9528] [10.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.340] [bmv2] [T] [thread 9528] [10.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.340] [bmv2] [T] [thread 9528] [10.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.340] [bmv2] [D] [thread 9528] [10.0] [cxt 0] Looking up key:

[16:37:04.340] [bmv2] [D] [thread 9528] [10.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.341] [bmv2] [D] [thread 9528] [10.0] [cxt 0] Action entry is basic187 - 
[16:37:04.341] [bmv2] [T] [thread 9528] [10.0] [cxt 0] Action basic187
[16:37:04.341] [bmv2] [T] [thread 9528] [10.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.339] [bmv2] [D] [thread 9529] [9.0] [cxt 0] Pipeline 'egress': start
[16:37:04.341] [bmv2] [D] [thread 9529] [9.0] [cxt 0] Pipeline 'egress': end
[16:37:04.341] [bmv2] [D] [thread 9529] [9.0] [cxt 0] Deparser 'deparser': start
[16:37:04.341] [bmv2] [T] [thread 9529] [9.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.341] [bmv2] [D] [thread 9529] [9.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.341] [bmv2] [D] [thread 9529] [9.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.341] [bmv2] [D] [thread 9529] [9.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.341] [bmv2] [D] [thread 9529] [9.0] [cxt 0] Deparser 'deparser': end
[16:37:04.341] [bmv2] [T] [thread 9528] [10.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.341] [bmv2] [T] [thread 9528] [10.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.342] [bmv2] [T] [thread 9528] [10.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.342] [bmv2] [T] [thread 9528] [10.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.342] [bmv2] [D] [thread 9528] [10.0] [cxt 0] Looking up key:

[16:37:04.342] [bmv2] [D] [thread 9528] [10.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.342] [bmv2] [D] [thread 9528] [10.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.342] [bmv2] [T] [thread 9528] [10.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.342] [bmv2] [T] [thread 9528] [10.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.342] [bmv2] [T] [thread 9528] [10.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.342] [bmv2] [T] [thread 9528] [10.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.342] [bmv2] [T] [thread 9528] [10.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.342] [bmv2] [T] [thread 9528] [10.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.342] [bmv2] [T] [thread 9528] [10.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.342] [bmv2] [T] [thread 9528] [10.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.342] [bmv2] [T] [thread 9528] [10.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.342] [bmv2] [T] [thread 9528] [10.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.343] [bmv2] [T] [thread 9528] [10.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.343] [bmv2] [T] [thread 9528] [10.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.343] [bmv2] [D] [thread 9528] [10.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.343] [bmv2] [D] [thread 9528] [10.0] [cxt 0] Egress port is 0
[16:37:04.341] [bmv2] [D] [thread 9533] [9.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:04.343] [bmv2] [D] [thread 9529] [10.0] [cxt 0] Pipeline 'egress': start
[16:37:04.343] [bmv2] [D] [thread 9529] [10.0] [cxt 0] Pipeline 'egress': end
[16:37:04.343] [bmv2] [D] [thread 9529] [10.0] [cxt 0] Deparser 'deparser': start
[16:37:04.343] [bmv2] [T] [thread 9529] [10.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.343] [bmv2] [D] [thread 9529] [10.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.343] [bmv2] [D] [thread 9529] [10.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.343] [bmv2] [D] [thread 9529] [10.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.343] [bmv2] [D] [thread 9529] [10.0] [cxt 0] Deparser 'deparser': end
[16:37:04.343] [bmv2] [D] [thread 9533] [10.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:04.749] [bmv2] [D] [thread 9528] [11.0] [cxt 0] Processing packet received on port 3
[16:37:04.749] [bmv2] [D] [thread 9528] [11.0] [cxt 0] Parser 'parser': start
[16:37:04.750] [bmv2] [D] [thread 9528] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.750] [bmv2] [D] [thread 9528] [11.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.751] [bmv2] [D] [thread 9528] [11.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.751] [bmv2] [T] [thread 9528] [11.0] [cxt 0] Bytes parsed: 14
[16:37:04.752] [bmv2] [D] [thread 9528] [11.0] [cxt 0] Parser 'parser': end
[16:37:04.752] [bmv2] [D] [thread 9528] [11.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.752] [bmv2] [T] [thread 9528] [11.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.752] [bmv2] [T] [thread 9528] [11.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.753] [bmv2] [D] [thread 9528] [11.0] [cxt 0] Looking up key:

[16:37:04.753] [bmv2] [D] [thread 9528] [11.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.753] [bmv2] [D] [thread 9528] [11.0] [cxt 0] Action entry is basic187 - 
[16:37:04.753] [bmv2] [T] [thread 9528] [11.0] [cxt 0] Action basic187
[16:37:04.753] [bmv2] [T] [thread 9528] [11.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.753] [bmv2] [T] [thread 9528] [11.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.754] [bmv2] [T] [thread 9528] [11.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.754] [bmv2] [T] [thread 9528] [11.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.754] [bmv2] [T] [thread 9528] [11.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.754] [bmv2] [D] [thread 9528] [11.0] [cxt 0] Looking up key:

[16:37:04.754] [bmv2] [D] [thread 9528] [11.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.754] [bmv2] [D] [thread 9528] [11.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.754] [bmv2] [T] [thread 9528] [11.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.754] [bmv2] [T] [thread 9528] [11.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.754] [bmv2] [T] [thread 9528] [11.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.754] [bmv2] [T] [thread 9528] [11.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.754] [bmv2] [T] [thread 9528] [11.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.754] [bmv2] [T] [thread 9528] [11.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.754] [bmv2] [T] [thread 9528] [11.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.754] [bmv2] [T] [thread 9528] [11.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.755] [bmv2] [T] [thread 9528] [11.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.755] [bmv2] [T] [thread 9528] [11.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.755] [bmv2] [T] [thread 9528] [11.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.755] [bmv2] [T] [thread 9528] [11.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.755] [bmv2] [D] [thread 9528] [11.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.755] [bmv2] [D] [thread 9528] [11.0] [cxt 0] Egress port is 0
[16:37:04.755] [bmv2] [D] [thread 9529] [11.0] [cxt 0] Pipeline 'egress': start
[16:37:04.755] [bmv2] [D] [thread 9529] [11.0] [cxt 0] Pipeline 'egress': end
[16:37:04.755] [bmv2] [D] [thread 9529] [11.0] [cxt 0] Deparser 'deparser': start
[16:37:04.755] [bmv2] [T] [thread 9529] [11.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.755] [bmv2] [D] [thread 9529] [11.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.755] [bmv2] [D] [thread 9529] [11.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.755] [bmv2] [D] [thread 9529] [11.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.755] [bmv2] [D] [thread 9529] [11.0] [cxt 0] Deparser 'deparser': end
[16:37:04.756] [bmv2] [D] [thread 9533] [11.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:04.778] [bmv2] [D] [thread 9528] [12.0] [cxt 0] Processing packet received on port 2
[16:37:04.778] [bmv2] [D] [thread 9528] [12.0] [cxt 0] Parser 'parser': start
[16:37:04.778] [bmv2] [D] [thread 9528] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.779] [bmv2] [D] [thread 9528] [12.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.779] [bmv2] [D] [thread 9528] [12.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.779] [bmv2] [T] [thread 9528] [12.0] [cxt 0] Bytes parsed: 14
[16:37:04.780] [bmv2] [D] [thread 9528] [12.0] [cxt 0] Parser 'parser': end
[16:37:04.780] [bmv2] [D] [thread 9528] [12.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.780] [bmv2] [T] [thread 9528] [12.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.780] [bmv2] [T] [thread 9528] [12.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.780] [bmv2] [D] [thread 9528] [12.0] [cxt 0] Looking up key:

[16:37:04.780] [bmv2] [D] [thread 9528] [12.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.781] [bmv2] [D] [thread 9528] [12.0] [cxt 0] Action entry is basic187 - 
[16:37:04.781] [bmv2] [T] [thread 9528] [12.0] [cxt 0] Action basic187
[16:37:04.781] [bmv2] [T] [thread 9528] [12.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.781] [bmv2] [T] [thread 9528] [12.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.781] [bmv2] [T] [thread 9528] [12.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.781] [bmv2] [T] [thread 9528] [12.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.781] [bmv2] [T] [thread 9528] [12.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.782] [bmv2] [D] [thread 9528] [12.0] [cxt 0] Looking up key:

[16:37:04.782] [bmv2] [D] [thread 9528] [12.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.782] [bmv2] [D] [thread 9528] [12.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.782] [bmv2] [T] [thread 9528] [12.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.782] [bmv2] [T] [thread 9528] [12.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.782] [bmv2] [T] [thread 9528] [12.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.782] [bmv2] [T] [thread 9528] [12.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.782] [bmv2] [T] [thread 9528] [12.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.782] [bmv2] [T] [thread 9528] [12.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.783] [bmv2] [T] [thread 9528] [12.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.783] [bmv2] [T] [thread 9528] [12.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.783] [bmv2] [T] [thread 9528] [12.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.783] [bmv2] [T] [thread 9528] [12.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.783] [bmv2] [T] [thread 9528] [12.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.783] [bmv2] [T] [thread 9528] [12.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.783] [bmv2] [D] [thread 9528] [12.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.783] [bmv2] [D] [thread 9528] [12.0] [cxt 0] Egress port is 0
[16:37:04.784] [bmv2] [D] [thread 9529] [12.0] [cxt 0] Pipeline 'egress': start
[16:37:04.784] [bmv2] [D] [thread 9529] [12.0] [cxt 0] Pipeline 'egress': end
[16:37:04.784] [bmv2] [D] [thread 9529] [12.0] [cxt 0] Deparser 'deparser': start
[16:37:04.784] [bmv2] [T] [thread 9529] [12.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.784] [bmv2] [D] [thread 9529] [12.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.784] [bmv2] [D] [thread 9529] [12.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.784] [bmv2] [D] [thread 9529] [12.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.784] [bmv2] [D] [thread 9529] [12.0] [cxt 0] Deparser 'deparser': end
[16:37:04.784] [bmv2] [D] [thread 9533] [12.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:05.142] [bmv2] [W] [thread 9563] [P4Runtime] p4::tmp::P4DeviceConfig is deprecated
[16:37:05.145] [bmv2] [D] [thread 9563] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[16:37:05.145] [bmv2] [D] [thread 9563] Set default default entry for table 'tbl_basic187': basic187 - 
[16:37:05.145] [bmv2] [D] [thread 9563] Set default default entry for table 'tbl_add_int_primeiro_filho': MyIngress.add_int_primeiro_filho - 
[16:37:05.145] [bmv2] [D] [thread 9563] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[16:37:05.146] [bmv2] [D] [thread 9563] simple_switch target has been notified of a config swap
[16:37:05.148] [bmv2] [D] [thread 9564] Set default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[16:37:05.149] [bmv2] [D] [thread 9563] Entry 0 added to table 'MyIngress.ipv4_lpm'
[16:37:05.150] [bmv2] [D] [thread 9563] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000101/32
Action entry: MyIngress.ipv4_forward - 80000000100,2,

[16:37:05.152] [bmv2] [D] [thread 9564] Entry 1 added to table 'MyIngress.ipv4_lpm'
[16:37:05.152] [bmv2] [D] [thread 9564] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000200,3,

[16:37:05.153] [bmv2] [D] [thread 9563] Entry 2 added to table 'MyIngress.ipv4_lpm'
[16:37:05.153] [bmv2] [D] [thread 9563] Dumping entry 2
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000303/32
Action entry: MyIngress.ipv4_forward - 80000000333,1,

[16:37:07.565] [bmv2] [D] [thread 9528] [13.0] [cxt 0] Processing packet received on port 2
[16:37:07.566] [bmv2] [D] [thread 9528] [13.0] [cxt 0] Parser 'parser': start
[16:37:07.566] [bmv2] [D] [thread 9528] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:07.566] [bmv2] [D] [thread 9528] [13.0] [cxt 0] Extracting header 'ethernet'
[16:37:07.566] [bmv2] [D] [thread 9528] [13.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:07.566] [bmv2] [T] [thread 9528] [13.0] [cxt 0] Bytes parsed: 14
[16:37:07.566] [bmv2] [D] [thread 9528] [13.0] [cxt 0] Parser 'parser': end
[16:37:07.566] [bmv2] [D] [thread 9528] [13.0] [cxt 0] Pipeline 'ingress': start
[16:37:07.566] [bmv2] [T] [thread 9528] [13.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:07.566] [bmv2] [T] [thread 9528] [13.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:07.566] [bmv2] [D] [thread 9528] [13.0] [cxt 0] Looking up key:

[16:37:07.567] [bmv2] [D] [thread 9528] [13.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:07.567] [bmv2] [D] [thread 9528] [13.0] [cxt 0] Action entry is basic187 - 
[16:37:07.567] [bmv2] [T] [thread 9528] [13.0] [cxt 0] Action basic187
[16:37:07.567] [bmv2] [T] [thread 9528] [13.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:07.567] [bmv2] [T] [thread 9528] [13.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:07.567] [bmv2] [T] [thread 9528] [13.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:07.567] [bmv2] [T] [thread 9528] [13.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:07.567] [bmv2] [T] [thread 9528] [13.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:07.567] [bmv2] [D] [thread 9528] [13.0] [cxt 0] Looking up key:

[16:37:07.567] [bmv2] [D] [thread 9528] [13.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:07.567] [bmv2] [D] [thread 9528] [13.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:07.568] [bmv2] [T] [thread 9528] [13.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:07.568] [bmv2] [T] [thread 9528] [13.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:07.568] [bmv2] [T] [thread 9528] [13.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:07.568] [bmv2] [T] [thread 9528] [13.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:07.568] [bmv2] [T] [thread 9528] [13.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:07.568] [bmv2] [T] [thread 9528] [13.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:07.568] [bmv2] [T] [thread 9528] [13.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:07.568] [bmv2] [T] [thread 9528] [13.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:07.569] [bmv2] [T] [thread 9528] [13.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:07.569] [bmv2] [T] [thread 9528] [13.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:07.569] [bmv2] [T] [thread 9528] [13.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:07.569] [bmv2] [T] [thread 9528] [13.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:07.569] [bmv2] [D] [thread 9528] [13.0] [cxt 0] Pipeline 'ingress': end
[16:37:07.569] [bmv2] [D] [thread 9528] [13.0] [cxt 0] Egress port is 0
[16:37:07.569] [bmv2] [D] [thread 9529] [13.0] [cxt 0] Pipeline 'egress': start
[16:37:07.569] [bmv2] [D] [thread 9529] [13.0] [cxt 0] Pipeline 'egress': end
[16:37:07.569] [bmv2] [D] [thread 9529] [13.0] [cxt 0] Deparser 'deparser': start
[16:37:07.569] [bmv2] [T] [thread 9529] [13.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:07.569] [bmv2] [D] [thread 9529] [13.0] [cxt 0] Deparsing header 'ethernet'
[16:37:07.569] [bmv2] [D] [thread 9529] [13.0] [cxt 0] Deparsing header 'int_pai'
[16:37:07.569] [bmv2] [D] [thread 9529] [13.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:07.569] [bmv2] [D] [thread 9529] [13.0] [cxt 0] Deparser 'deparser': end
[16:37:07.569] [bmv2] [D] [thread 9533] [13.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:07.818] [bmv2] [D] [thread 9528] [14.0] [cxt 0] Processing packet received on port 3
[16:37:07.819] [bmv2] [D] [thread 9528] [14.0] [cxt 0] Parser 'parser': start
[16:37:07.819] [bmv2] [D] [thread 9528] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:07.819] [bmv2] [D] [thread 9528] [14.0] [cxt 0] Extracting header 'ethernet'
[16:37:07.819] [bmv2] [D] [thread 9528] [14.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:07.819] [bmv2] [T] [thread 9528] [14.0] [cxt 0] Bytes parsed: 14
[16:37:07.820] [bmv2] [D] [thread 9528] [14.0] [cxt 0] Parser 'parser': end
[16:37:07.820] [bmv2] [D] [thread 9528] [14.0] [cxt 0] Pipeline 'ingress': start
[16:37:07.820] [bmv2] [T] [thread 9528] [14.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:07.820] [bmv2] [T] [thread 9528] [14.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:07.820] [bmv2] [D] [thread 9528] [14.0] [cxt 0] Looking up key:

[16:37:07.821] [bmv2] [D] [thread 9528] [14.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:07.821] [bmv2] [D] [thread 9528] [14.0] [cxt 0] Action entry is basic187 - 
[16:37:07.821] [bmv2] [T] [thread 9528] [14.0] [cxt 0] Action basic187
[16:37:07.821] [bmv2] [T] [thread 9528] [14.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:07.821] [bmv2] [T] [thread 9528] [14.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:07.821] [bmv2] [T] [thread 9528] [14.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:07.821] [bmv2] [T] [thread 9528] [14.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:07.822] [bmv2] [T] [thread 9528] [14.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:07.822] [bmv2] [D] [thread 9528] [14.0] [cxt 0] Looking up key:

[16:37:07.822] [bmv2] [D] [thread 9528] [14.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:07.822] [bmv2] [D] [thread 9528] [14.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:07.822] [bmv2] [T] [thread 9528] [14.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:07.822] [bmv2] [T] [thread 9528] [14.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:07.823] [bmv2] [T] [thread 9528] [14.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:07.823] [bmv2] [T] [thread 9528] [14.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:07.823] [bmv2] [T] [thread 9528] [14.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:07.823] [bmv2] [T] [thread 9528] [14.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:07.823] [bmv2] [T] [thread 9528] [14.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:07.823] [bmv2] [T] [thread 9528] [14.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:07.823] [bmv2] [T] [thread 9528] [14.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:07.824] [bmv2] [T] [thread 9528] [14.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:07.824] [bmv2] [T] [thread 9528] [14.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:07.824] [bmv2] [T] [thread 9528] [14.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:07.824] [bmv2] [D] [thread 9528] [14.0] [cxt 0] Pipeline 'ingress': end
[16:37:07.824] [bmv2] [D] [thread 9528] [14.0] [cxt 0] Egress port is 0
[16:37:07.824] [bmv2] [D] [thread 9529] [14.0] [cxt 0] Pipeline 'egress': start
[16:37:07.824] [bmv2] [D] [thread 9529] [14.0] [cxt 0] Pipeline 'egress': end
[16:37:07.824] [bmv2] [D] [thread 9529] [14.0] [cxt 0] Deparser 'deparser': start
[16:37:07.824] [bmv2] [T] [thread 9529] [14.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:07.824] [bmv2] [D] [thread 9529] [14.0] [cxt 0] Deparsing header 'ethernet'
[16:37:07.824] [bmv2] [D] [thread 9529] [14.0] [cxt 0] Deparsing header 'int_pai'
[16:37:07.824] [bmv2] [D] [thread 9529] [14.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:07.824] [bmv2] [D] [thread 9529] [14.0] [cxt 0] Deparser 'deparser': end
[16:37:07.824] [bmv2] [D] [thread 9533] [14.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:08.076] [bmv2] [D] [thread 9528] [15.0] [cxt 0] Processing packet received on port 3
[16:37:08.076] [bmv2] [D] [thread 9528] [15.0] [cxt 0] Parser 'parser': start
[16:37:08.076] [bmv2] [D] [thread 9528] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:08.076] [bmv2] [D] [thread 9528] [15.0] [cxt 0] Extracting header 'ethernet'
[16:37:08.077] [bmv2] [D] [thread 9528] [15.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:08.077] [bmv2] [T] [thread 9528] [15.0] [cxt 0] Bytes parsed: 14
[16:37:08.078] [bmv2] [D] [thread 9528] [15.0] [cxt 0] Parser 'parser': end
[16:37:08.078] [bmv2] [D] [thread 9528] [15.0] [cxt 0] Pipeline 'ingress': start
[16:37:08.078] [bmv2] [T] [thread 9528] [15.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:08.079] [bmv2] [T] [thread 9528] [15.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:08.079] [bmv2] [D] [thread 9528] [15.0] [cxt 0] Looking up key:

[16:37:08.079] [bmv2] [D] [thread 9528] [15.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:08.080] [bmv2] [D] [thread 9528] [15.0] [cxt 0] Action entry is basic187 - 
[16:37:08.080] [bmv2] [T] [thread 9528] [15.0] [cxt 0] Action basic187
[16:37:08.080] [bmv2] [T] [thread 9528] [15.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:08.080] [bmv2] [T] [thread 9528] [15.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:08.080] [bmv2] [T] [thread 9528] [15.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:08.080] [bmv2] [T] [thread 9528] [15.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:08.080] [bmv2] [T] [thread 9528] [15.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:08.080] [bmv2] [D] [thread 9528] [15.0] [cxt 0] Looking up key:

[16:37:08.080] [bmv2] [D] [thread 9528] [15.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:08.080] [bmv2] [D] [thread 9528] [15.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:08.080] [bmv2] [T] [thread 9528] [15.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:08.081] [bmv2] [T] [thread 9528] [15.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:08.081] [bmv2] [T] [thread 9528] [15.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:08.081] [bmv2] [T] [thread 9528] [15.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:08.081] [bmv2] [T] [thread 9528] [15.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:08.081] [bmv2] [T] [thread 9528] [15.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:08.081] [bmv2] [T] [thread 9528] [15.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:08.081] [bmv2] [T] [thread 9528] [15.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:08.081] [bmv2] [T] [thread 9528] [15.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:08.081] [bmv2] [T] [thread 9528] [15.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:08.081] [bmv2] [T] [thread 9528] [15.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:08.081] [bmv2] [T] [thread 9528] [15.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:08.081] [bmv2] [D] [thread 9528] [15.0] [cxt 0] Pipeline 'ingress': end
[16:37:08.082] [bmv2] [D] [thread 9528] [15.0] [cxt 0] Egress port is 0
[16:37:08.082] [bmv2] [D] [thread 9528] [16.0] [cxt 0] Processing packet received on port 1
[16:37:08.082] [bmv2] [D] [thread 9528] [16.0] [cxt 0] Parser 'parser': start
[16:37:08.082] [bmv2] [D] [thread 9528] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:08.082] [bmv2] [D] [thread 9528] [16.0] [cxt 0] Extracting header 'ethernet'
[16:37:08.082] [bmv2] [D] [thread 9528] [16.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:08.082] [bmv2] [T] [thread 9528] [16.0] [cxt 0] Bytes parsed: 14
[16:37:08.082] [bmv2] [D] [thread 9528] [16.0] [cxt 0] Parser 'parser': end
[16:37:08.082] [bmv2] [D] [thread 9529] [15.0] [cxt 0] Pipeline 'egress': start
[16:37:08.083] [bmv2] [D] [thread 9529] [15.0] [cxt 0] Pipeline 'egress': end
[16:37:08.083] [bmv2] [D] [thread 9529] [15.0] [cxt 0] Deparser 'deparser': start
[16:37:08.083] [bmv2] [T] [thread 9529] [15.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:08.083] [bmv2] [D] [thread 9529] [15.0] [cxt 0] Deparsing header 'ethernet'
[16:37:08.083] [bmv2] [D] [thread 9529] [15.0] [cxt 0] Deparsing header 'int_pai'
[16:37:08.083] [bmv2] [D] [thread 9529] [15.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:08.083] [bmv2] [D] [thread 9529] [15.0] [cxt 0] Deparser 'deparser': end
[16:37:08.083] [bmv2] [D] [thread 9533] [15.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:08.082] [bmv2] [D] [thread 9528] [16.0] [cxt 0] Pipeline 'ingress': start
[16:37:08.083] [bmv2] [T] [thread 9528] [16.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:08.083] [bmv2] [T] [thread 9528] [16.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:08.083] [bmv2] [D] [thread 9528] [16.0] [cxt 0] Looking up key:

[16:37:08.083] [bmv2] [D] [thread 9528] [16.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:08.083] [bmv2] [D] [thread 9528] [16.0] [cxt 0] Action entry is basic187 - 
[16:37:08.083] [bmv2] [T] [thread 9528] [16.0] [cxt 0] Action basic187
[16:37:08.083] [bmv2] [T] [thread 9528] [16.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:08.083] [bmv2] [T] [thread 9528] [16.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:08.084] [bmv2] [T] [thread 9528] [16.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:08.084] [bmv2] [T] [thread 9528] [16.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:08.084] [bmv2] [T] [thread 9528] [16.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:08.084] [bmv2] [D] [thread 9528] [16.0] [cxt 0] Looking up key:

[16:37:08.084] [bmv2] [D] [thread 9528] [16.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:08.084] [bmv2] [D] [thread 9528] [16.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:08.084] [bmv2] [T] [thread 9528] [16.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:08.084] [bmv2] [T] [thread 9528] [16.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:08.084] [bmv2] [T] [thread 9528] [16.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:08.084] [bmv2] [T] [thread 9528] [16.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:08.084] [bmv2] [T] [thread 9528] [16.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:08.084] [bmv2] [T] [thread 9528] [16.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:08.084] [bmv2] [T] [thread 9528] [16.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:08.084] [bmv2] [T] [thread 9528] [16.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:08.084] [bmv2] [T] [thread 9528] [16.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:08.084] [bmv2] [T] [thread 9528] [16.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:08.084] [bmv2] [T] [thread 9528] [16.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:08.084] [bmv2] [T] [thread 9528] [16.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:08.084] [bmv2] [D] [thread 9528] [16.0] [cxt 0] Pipeline 'ingress': end
[16:37:08.085] [bmv2] [D] [thread 9528] [16.0] [cxt 0] Egress port is 0
[16:37:08.085] [bmv2] [D] [thread 9529] [16.0] [cxt 0] Pipeline 'egress': start
[16:37:08.085] [bmv2] [D] [thread 9529] [16.0] [cxt 0] Pipeline 'egress': end
[16:37:08.085] [bmv2] [D] [thread 9529] [16.0] [cxt 0] Deparser 'deparser': start
[16:37:08.085] [bmv2] [T] [thread 9529] [16.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:08.085] [bmv2] [D] [thread 9529] [16.0] [cxt 0] Deparsing header 'ethernet'
[16:37:08.085] [bmv2] [D] [thread 9529] [16.0] [cxt 0] Deparsing header 'int_pai'
[16:37:08.085] [bmv2] [D] [thread 9529] [16.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:08.085] [bmv2] [D] [thread 9529] [16.0] [cxt 0] Deparser 'deparser': end
[16:37:08.085] [bmv2] [D] [thread 9533] [16.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:08.586] [bmv2] [D] [thread 9528] [17.0] [cxt 0] Processing packet received on port 2
[16:37:08.586] [bmv2] [D] [thread 9528] [17.0] [cxt 0] Parser 'parser': start
[16:37:08.586] [bmv2] [D] [thread 9528] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:08.587] [bmv2] [D] [thread 9528] [17.0] [cxt 0] Extracting header 'ethernet'
[16:37:08.587] [bmv2] [D] [thread 9528] [17.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:08.587] [bmv2] [T] [thread 9528] [17.0] [cxt 0] Bytes parsed: 14
[16:37:08.587] [bmv2] [D] [thread 9528] [17.0] [cxt 0] Parser 'parser': end
[16:37:08.588] [bmv2] [D] [thread 9528] [17.0] [cxt 0] Pipeline 'ingress': start
[16:37:08.588] [bmv2] [T] [thread 9528] [17.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:08.588] [bmv2] [T] [thread 9528] [17.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:08.588] [bmv2] [D] [thread 9528] [17.0] [cxt 0] Looking up key:

[16:37:08.588] [bmv2] [D] [thread 9528] [17.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:08.588] [bmv2] [D] [thread 9528] [17.0] [cxt 0] Action entry is basic187 - 
[16:37:08.588] [bmv2] [T] [thread 9528] [17.0] [cxt 0] Action basic187
[16:37:08.588] [bmv2] [T] [thread 9528] [17.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:08.589] [bmv2] [T] [thread 9528] [17.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:08.589] [bmv2] [T] [thread 9528] [17.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:08.589] [bmv2] [T] [thread 9528] [17.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:08.589] [bmv2] [T] [thread 9528] [17.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:08.589] [bmv2] [D] [thread 9528] [17.0] [cxt 0] Looking up key:

[16:37:08.589] [bmv2] [D] [thread 9528] [17.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:08.589] [bmv2] [D] [thread 9528] [17.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:08.589] [bmv2] [T] [thread 9528] [17.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:08.590] [bmv2] [T] [thread 9528] [17.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:08.590] [bmv2] [T] [thread 9528] [17.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:08.590] [bmv2] [T] [thread 9528] [17.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:08.590] [bmv2] [T] [thread 9528] [17.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:08.590] [bmv2] [T] [thread 9528] [17.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:08.590] [bmv2] [T] [thread 9528] [17.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:08.590] [bmv2] [T] [thread 9528] [17.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:08.591] [bmv2] [T] [thread 9528] [17.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:08.591] [bmv2] [T] [thread 9528] [17.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:08.591] [bmv2] [T] [thread 9528] [17.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:08.591] [bmv2] [T] [thread 9528] [17.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:08.591] [bmv2] [D] [thread 9528] [17.0] [cxt 0] Pipeline 'ingress': end
[16:37:08.591] [bmv2] [D] [thread 9528] [17.0] [cxt 0] Egress port is 0
[16:37:08.591] [bmv2] [D] [thread 9529] [17.0] [cxt 0] Pipeline 'egress': start
[16:37:08.591] [bmv2] [D] [thread 9529] [17.0] [cxt 0] Pipeline 'egress': end
[16:37:08.591] [bmv2] [D] [thread 9529] [17.0] [cxt 0] Deparser 'deparser': start
[16:37:08.591] [bmv2] [T] [thread 9529] [17.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:08.592] [bmv2] [D] [thread 9529] [17.0] [cxt 0] Deparsing header 'ethernet'
[16:37:08.592] [bmv2] [D] [thread 9529] [17.0] [cxt 0] Deparsing header 'int_pai'
[16:37:08.592] [bmv2] [D] [thread 9529] [17.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:08.592] [bmv2] [D] [thread 9529] [17.0] [cxt 0] Deparser 'deparser': end
[16:37:08.592] [bmv2] [D] [thread 9533] [17.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:15.242] [bmv2] [D] [thread 9528] [18.0] [cxt 0] Processing packet received on port 3
[16:37:15.242] [bmv2] [D] [thread 9528] [18.0] [cxt 0] Parser 'parser': start
[16:37:15.242] [bmv2] [D] [thread 9528] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:15.242] [bmv2] [D] [thread 9528] [18.0] [cxt 0] Extracting header 'ethernet'
[16:37:15.243] [bmv2] [D] [thread 9528] [18.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:15.243] [bmv2] [T] [thread 9528] [18.0] [cxt 0] Bytes parsed: 14
[16:37:15.243] [bmv2] [D] [thread 9528] [18.0] [cxt 0] Parser 'parser': end
[16:37:15.243] [bmv2] [D] [thread 9528] [18.0] [cxt 0] Pipeline 'ingress': start
[16:37:15.243] [bmv2] [T] [thread 9528] [18.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:15.244] [bmv2] [T] [thread 9528] [18.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:15.244] [bmv2] [D] [thread 9528] [18.0] [cxt 0] Looking up key:

[16:37:15.244] [bmv2] [D] [thread 9528] [18.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:15.244] [bmv2] [D] [thread 9528] [18.0] [cxt 0] Action entry is basic187 - 
[16:37:15.244] [bmv2] [T] [thread 9528] [18.0] [cxt 0] Action basic187
[16:37:15.244] [bmv2] [T] [thread 9528] [18.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:15.244] [bmv2] [T] [thread 9528] [18.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:15.244] [bmv2] [T] [thread 9528] [18.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:15.244] [bmv2] [T] [thread 9528] [18.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:15.244] [bmv2] [T] [thread 9528] [18.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:15.244] [bmv2] [D] [thread 9528] [18.0] [cxt 0] Looking up key:

[16:37:15.244] [bmv2] [D] [thread 9528] [18.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:15.245] [bmv2] [D] [thread 9528] [18.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:15.245] [bmv2] [T] [thread 9528] [18.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:15.245] [bmv2] [T] [thread 9528] [18.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:15.245] [bmv2] [T] [thread 9528] [18.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:15.245] [bmv2] [T] [thread 9528] [18.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:15.245] [bmv2] [T] [thread 9528] [18.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:15.245] [bmv2] [T] [thread 9528] [18.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:15.245] [bmv2] [T] [thread 9528] [18.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:15.245] [bmv2] [T] [thread 9528] [18.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:15.245] [bmv2] [T] [thread 9528] [18.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:15.246] [bmv2] [T] [thread 9528] [18.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:15.246] [bmv2] [T] [thread 9528] [18.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:15.246] [bmv2] [T] [thread 9528] [18.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:15.246] [bmv2] [D] [thread 9528] [18.0] [cxt 0] Pipeline 'ingress': end
[16:37:15.246] [bmv2] [D] [thread 9528] [18.0] [cxt 0] Egress port is 0
[16:37:15.246] [bmv2] [D] [thread 9529] [18.0] [cxt 0] Pipeline 'egress': start
[16:37:15.246] [bmv2] [D] [thread 9529] [18.0] [cxt 0] Pipeline 'egress': end
[16:37:15.246] [bmv2] [D] [thread 9529] [18.0] [cxt 0] Deparser 'deparser': start
[16:37:15.247] [bmv2] [T] [thread 9529] [18.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:15.247] [bmv2] [D] [thread 9529] [18.0] [cxt 0] Deparsing header 'ethernet'
[16:37:15.247] [bmv2] [D] [thread 9529] [18.0] [cxt 0] Deparsing header 'int_pai'
[16:37:15.247] [bmv2] [D] [thread 9529] [18.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:15.247] [bmv2] [D] [thread 9529] [18.0] [cxt 0] Deparser 'deparser': end
[16:37:15.247] [bmv2] [D] [thread 9533] [18.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:15.498] [bmv2] [D] [thread 9528] [19.0] [cxt 0] Processing packet received on port 2
[16:37:15.498] [bmv2] [D] [thread 9528] [19.0] [cxt 0] Parser 'parser': start
[16:37:15.498] [bmv2] [D] [thread 9528] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:15.498] [bmv2] [D] [thread 9528] [19.0] [cxt 0] Extracting header 'ethernet'
[16:37:15.498] [bmv2] [D] [thread 9528] [19.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:15.499] [bmv2] [T] [thread 9528] [19.0] [cxt 0] Bytes parsed: 14
[16:37:15.499] [bmv2] [D] [thread 9528] [19.0] [cxt 0] Parser 'parser': end
[16:37:15.499] [bmv2] [D] [thread 9528] [19.0] [cxt 0] Pipeline 'ingress': start
[16:37:15.499] [bmv2] [T] [thread 9528] [19.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:15.499] [bmv2] [T] [thread 9528] [19.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:15.499] [bmv2] [D] [thread 9528] [19.0] [cxt 0] Looking up key:

[16:37:15.499] [bmv2] [D] [thread 9528] [19.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:15.500] [bmv2] [D] [thread 9528] [19.0] [cxt 0] Action entry is basic187 - 
[16:37:15.500] [bmv2] [T] [thread 9528] [19.0] [cxt 0] Action basic187
[16:37:15.500] [bmv2] [T] [thread 9528] [19.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:15.500] [bmv2] [T] [thread 9528] [19.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:15.500] [bmv2] [T] [thread 9528] [19.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:15.500] [bmv2] [T] [thread 9528] [19.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:15.500] [bmv2] [T] [thread 9528] [19.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:15.500] [bmv2] [D] [thread 9528] [19.0] [cxt 0] Looking up key:

[16:37:15.500] [bmv2] [D] [thread 9528] [19.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:15.500] [bmv2] [D] [thread 9528] [19.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:15.500] [bmv2] [T] [thread 9528] [19.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:15.501] [bmv2] [T] [thread 9528] [19.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:15.501] [bmv2] [T] [thread 9528] [19.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:15.501] [bmv2] [T] [thread 9528] [19.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:15.501] [bmv2] [T] [thread 9528] [19.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:15.501] [bmv2] [T] [thread 9528] [19.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:15.501] [bmv2] [T] [thread 9528] [19.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:15.501] [bmv2] [T] [thread 9528] [19.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:15.501] [bmv2] [T] [thread 9528] [19.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:15.502] [bmv2] [T] [thread 9528] [19.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:15.502] [bmv2] [T] [thread 9528] [19.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:15.502] [bmv2] [T] [thread 9528] [19.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:15.502] [bmv2] [D] [thread 9528] [19.0] [cxt 0] Pipeline 'ingress': end
[16:37:15.502] [bmv2] [D] [thread 9528] [19.0] [cxt 0] Egress port is 0
[16:37:15.503] [bmv2] [D] [thread 9529] [19.0] [cxt 0] Pipeline 'egress': start
[16:37:15.503] [bmv2] [D] [thread 9529] [19.0] [cxt 0] Pipeline 'egress': end
[16:37:15.503] [bmv2] [D] [thread 9529] [19.0] [cxt 0] Deparser 'deparser': start
[16:37:15.503] [bmv2] [T] [thread 9529] [19.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:15.503] [bmv2] [D] [thread 9529] [19.0] [cxt 0] Deparsing header 'ethernet'
[16:37:15.504] [bmv2] [D] [thread 9529] [19.0] [cxt 0] Deparsing header 'int_pai'
[16:37:15.504] [bmv2] [D] [thread 9529] [19.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:15.504] [bmv2] [D] [thread 9529] [19.0] [cxt 0] Deparser 'deparser': end
[16:37:15.504] [bmv2] [D] [thread 9533] [19.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:16.010] [bmv2] [D] [thread 9528] [20.0] [cxt 0] Processing packet received on port 1
[16:37:16.011] [bmv2] [D] [thread 9528] [20.0] [cxt 0] Parser 'parser': start
[16:37:16.011] [bmv2] [D] [thread 9528] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:16.011] [bmv2] [D] [thread 9528] [20.0] [cxt 0] Extracting header 'ethernet'
[16:37:16.012] [bmv2] [D] [thread 9528] [20.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:16.012] [bmv2] [T] [thread 9528] [20.0] [cxt 0] Bytes parsed: 14
[16:37:16.013] [bmv2] [D] [thread 9528] [20.0] [cxt 0] Parser 'parser': end
[16:37:16.013] [bmv2] [D] [thread 9528] [20.0] [cxt 0] Pipeline 'ingress': start
[16:37:16.013] [bmv2] [T] [thread 9528] [20.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:16.014] [bmv2] [T] [thread 9528] [20.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:16.014] [bmv2] [D] [thread 9528] [20.0] [cxt 0] Looking up key:

[16:37:16.014] [bmv2] [D] [thread 9528] [20.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:16.014] [bmv2] [D] [thread 9528] [20.0] [cxt 0] Action entry is basic187 - 
[16:37:16.014] [bmv2] [T] [thread 9528] [20.0] [cxt 0] Action basic187
[16:37:16.014] [bmv2] [T] [thread 9528] [20.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:16.015] [bmv2] [T] [thread 9528] [20.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:16.015] [bmv2] [T] [thread 9528] [20.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:16.015] [bmv2] [T] [thread 9528] [20.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:16.015] [bmv2] [T] [thread 9528] [20.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:16.015] [bmv2] [D] [thread 9528] [20.0] [cxt 0] Looking up key:

[16:37:16.015] [bmv2] [D] [thread 9528] [20.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:16.015] [bmv2] [D] [thread 9528] [20.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:16.015] [bmv2] [T] [thread 9528] [20.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:16.015] [bmv2] [T] [thread 9528] [20.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:16.015] [bmv2] [T] [thread 9528] [20.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:16.015] [bmv2] [T] [thread 9528] [20.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:16.015] [bmv2] [T] [thread 9528] [20.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:16.015] [bmv2] [T] [thread 9528] [20.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:16.015] [bmv2] [T] [thread 9528] [20.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:16.015] [bmv2] [T] [thread 9528] [20.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:16.015] [bmv2] [T] [thread 9528] [20.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:16.015] [bmv2] [T] [thread 9528] [20.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:16.015] [bmv2] [T] [thread 9528] [20.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:16.016] [bmv2] [T] [thread 9528] [20.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:16.016] [bmv2] [D] [thread 9528] [20.0] [cxt 0] Pipeline 'ingress': end
[16:37:16.016] [bmv2] [D] [thread 9528] [20.0] [cxt 0] Egress port is 0
[16:37:16.016] [bmv2] [D] [thread 9529] [20.0] [cxt 0] Pipeline 'egress': start
[16:37:16.016] [bmv2] [D] [thread 9529] [20.0] [cxt 0] Pipeline 'egress': end
[16:37:16.016] [bmv2] [D] [thread 9529] [20.0] [cxt 0] Deparser 'deparser': start
[16:37:16.016] [bmv2] [T] [thread 9529] [20.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:16.016] [bmv2] [D] [thread 9529] [20.0] [cxt 0] Deparsing header 'ethernet'
[16:37:16.016] [bmv2] [D] [thread 9529] [20.0] [cxt 0] Deparsing header 'int_pai'
[16:37:16.016] [bmv2] [D] [thread 9529] [20.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:16.017] [bmv2] [D] [thread 9529] [20.0] [cxt 0] Deparser 'deparser': end
[16:37:16.017] [bmv2] [D] [thread 9533] [20.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:16.273] [bmv2] [D] [thread 9528] [21.0] [cxt 0] Processing packet received on port 3
[16:37:16.273] [bmv2] [D] [thread 9528] [21.0] [cxt 0] Parser 'parser': start
[16:37:16.273] [bmv2] [D] [thread 9528] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:16.273] [bmv2] [D] [thread 9528] [21.0] [cxt 0] Extracting header 'ethernet'
[16:37:16.273] [bmv2] [D] [thread 9528] [21.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:16.273] [bmv2] [T] [thread 9528] [21.0] [cxt 0] Bytes parsed: 14
[16:37:16.273] [bmv2] [D] [thread 9528] [21.0] [cxt 0] Parser 'parser': end
[16:37:16.274] [bmv2] [D] [thread 9528] [21.0] [cxt 0] Pipeline 'ingress': start
[16:37:16.274] [bmv2] [T] [thread 9528] [21.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:16.274] [bmv2] [T] [thread 9528] [21.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:16.274] [bmv2] [D] [thread 9528] [21.0] [cxt 0] Looking up key:

[16:37:16.274] [bmv2] [D] [thread 9528] [21.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:16.274] [bmv2] [D] [thread 9528] [21.0] [cxt 0] Action entry is basic187 - 
[16:37:16.274] [bmv2] [T] [thread 9528] [21.0] [cxt 0] Action basic187
[16:37:16.274] [bmv2] [T] [thread 9528] [21.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:16.274] [bmv2] [T] [thread 9528] [21.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:16.274] [bmv2] [T] [thread 9528] [21.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:16.274] [bmv2] [T] [thread 9528] [21.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:16.274] [bmv2] [T] [thread 9528] [21.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:16.274] [bmv2] [D] [thread 9528] [21.0] [cxt 0] Looking up key:

[16:37:16.274] [bmv2] [D] [thread 9528] [21.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:16.275] [bmv2] [D] [thread 9528] [21.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:16.275] [bmv2] [T] [thread 9528] [21.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:16.275] [bmv2] [T] [thread 9528] [21.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:16.275] [bmv2] [T] [thread 9528] [21.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:16.275] [bmv2] [T] [thread 9528] [21.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:16.275] [bmv2] [T] [thread 9528] [21.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:16.275] [bmv2] [T] [thread 9528] [21.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:16.275] [bmv2] [T] [thread 9528] [21.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:16.275] [bmv2] [T] [thread 9528] [21.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:16.275] [bmv2] [T] [thread 9528] [21.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:16.275] [bmv2] [T] [thread 9528] [21.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:16.275] [bmv2] [T] [thread 9528] [21.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:16.275] [bmv2] [T] [thread 9528] [21.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:16.275] [bmv2] [D] [thread 9528] [21.0] [cxt 0] Pipeline 'ingress': end
[16:37:16.275] [bmv2] [D] [thread 9528] [21.0] [cxt 0] Egress port is 0
[16:37:16.276] [bmv2] [D] [thread 9529] [21.0] [cxt 0] Pipeline 'egress': start
[16:37:16.276] [bmv2] [D] [thread 9529] [21.0] [cxt 0] Pipeline 'egress': end
[16:37:16.276] [bmv2] [D] [thread 9529] [21.0] [cxt 0] Deparser 'deparser': start
[16:37:16.276] [bmv2] [T] [thread 9529] [21.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:16.276] [bmv2] [D] [thread 9529] [21.0] [cxt 0] Deparsing header 'ethernet'
[16:37:16.277] [bmv2] [D] [thread 9529] [21.0] [cxt 0] Deparsing header 'int_pai'
[16:37:16.277] [bmv2] [D] [thread 9529] [21.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:16.277] [bmv2] [D] [thread 9529] [21.0] [cxt 0] Deparser 'deparser': end
[16:37:16.277] [bmv2] [D] [thread 9533] [21.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:17.290] [bmv2] [D] [thread 9528] [22.0] [cxt 0] Processing packet received on port 2
[16:37:17.290] [bmv2] [D] [thread 9528] [22.0] [cxt 0] Parser 'parser': start
[16:37:17.290] [bmv2] [D] [thread 9528] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:17.290] [bmv2] [D] [thread 9528] [22.0] [cxt 0] Extracting header 'ethernet'
[16:37:17.290] [bmv2] [D] [thread 9528] [22.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:17.291] [bmv2] [T] [thread 9528] [22.0] [cxt 0] Bytes parsed: 14
[16:37:17.291] [bmv2] [D] [thread 9528] [22.0] [cxt 0] Parser 'parser': end
[16:37:17.291] [bmv2] [D] [thread 9528] [22.0] [cxt 0] Pipeline 'ingress': start
[16:37:17.291] [bmv2] [T] [thread 9528] [22.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:17.291] [bmv2] [T] [thread 9528] [22.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:17.291] [bmv2] [D] [thread 9528] [22.0] [cxt 0] Looking up key:

[16:37:17.292] [bmv2] [D] [thread 9528] [22.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:17.292] [bmv2] [D] [thread 9528] [22.0] [cxt 0] Action entry is basic187 - 
[16:37:17.292] [bmv2] [T] [thread 9528] [22.0] [cxt 0] Action basic187
[16:37:17.292] [bmv2] [T] [thread 9528] [22.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:17.292] [bmv2] [T] [thread 9528] [22.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:17.292] [bmv2] [T] [thread 9528] [22.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:17.292] [bmv2] [T] [thread 9528] [22.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:17.293] [bmv2] [T] [thread 9528] [22.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:17.293] [bmv2] [D] [thread 9528] [22.0] [cxt 0] Looking up key:

[16:37:17.293] [bmv2] [D] [thread 9528] [22.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:17.293] [bmv2] [D] [thread 9528] [22.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:17.293] [bmv2] [T] [thread 9528] [22.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:17.293] [bmv2] [T] [thread 9528] [22.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:17.293] [bmv2] [T] [thread 9528] [22.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:17.293] [bmv2] [T] [thread 9528] [22.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:17.293] [bmv2] [T] [thread 9528] [22.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:17.293] [bmv2] [T] [thread 9528] [22.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:17.293] [bmv2] [T] [thread 9528] [22.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:17.293] [bmv2] [T] [thread 9528] [22.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:17.294] [bmv2] [T] [thread 9528] [22.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:17.294] [bmv2] [T] [thread 9528] [22.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:17.294] [bmv2] [T] [thread 9528] [22.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:17.294] [bmv2] [T] [thread 9528] [22.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:17.294] [bmv2] [D] [thread 9528] [22.0] [cxt 0] Pipeline 'ingress': end
[16:37:17.294] [bmv2] [D] [thread 9528] [22.0] [cxt 0] Egress port is 0
[16:37:17.294] [bmv2] [D] [thread 9529] [22.0] [cxt 0] Pipeline 'egress': start
[16:37:17.294] [bmv2] [D] [thread 9529] [22.0] [cxt 0] Pipeline 'egress': end
[16:37:17.294] [bmv2] [D] [thread 9529] [22.0] [cxt 0] Deparser 'deparser': start
[16:37:17.294] [bmv2] [T] [thread 9529] [22.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:17.295] [bmv2] [D] [thread 9529] [22.0] [cxt 0] Deparsing header 'ethernet'
[16:37:17.295] [bmv2] [D] [thread 9529] [22.0] [cxt 0] Deparsing header 'int_pai'
[16:37:17.295] [bmv2] [D] [thread 9529] [22.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:17.295] [bmv2] [D] [thread 9529] [22.0] [cxt 0] Deparser 'deparser': end
[16:37:17.295] [bmv2] [D] [thread 9533] [22.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:30.093] [bmv2] [D] [thread 9528] [23.0] [cxt 0] Processing packet received on port 3
[16:37:30.094] [bmv2] [D] [thread 9528] [23.0] [cxt 0] Parser 'parser': start
[16:37:30.094] [bmv2] [D] [thread 9528] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:30.094] [bmv2] [D] [thread 9528] [23.0] [cxt 0] Extracting header 'ethernet'
[16:37:30.095] [bmv2] [D] [thread 9528] [23.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:30.095] [bmv2] [T] [thread 9528] [23.0] [cxt 0] Bytes parsed: 14
[16:37:30.095] [bmv2] [D] [thread 9528] [23.0] [cxt 0] Parser 'parser': end
[16:37:30.095] [bmv2] [D] [thread 9528] [23.0] [cxt 0] Pipeline 'ingress': start
[16:37:30.095] [bmv2] [T] [thread 9528] [23.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:30.096] [bmv2] [T] [thread 9528] [23.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:30.096] [bmv2] [D] [thread 9528] [23.0] [cxt 0] Looking up key:

[16:37:30.096] [bmv2] [D] [thread 9528] [23.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:30.096] [bmv2] [D] [thread 9528] [23.0] [cxt 0] Action entry is basic187 - 
[16:37:30.096] [bmv2] [T] [thread 9528] [23.0] [cxt 0] Action basic187
[16:37:30.096] [bmv2] [T] [thread 9528] [23.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:30.096] [bmv2] [T] [thread 9528] [23.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:30.097] [bmv2] [T] [thread 9528] [23.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:30.097] [bmv2] [T] [thread 9528] [23.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:30.097] [bmv2] [T] [thread 9528] [23.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:30.097] [bmv2] [D] [thread 9528] [23.0] [cxt 0] Looking up key:

[16:37:30.097] [bmv2] [D] [thread 9528] [23.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:30.097] [bmv2] [D] [thread 9528] [23.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:30.097] [bmv2] [T] [thread 9528] [23.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:30.097] [bmv2] [T] [thread 9528] [23.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:30.097] [bmv2] [T] [thread 9528] [23.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:30.097] [bmv2] [T] [thread 9528] [23.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:30.097] [bmv2] [T] [thread 9528] [23.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:30.097] [bmv2] [T] [thread 9528] [23.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:30.098] [bmv2] [T] [thread 9528] [23.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:30.098] [bmv2] [T] [thread 9528] [23.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:30.098] [bmv2] [T] [thread 9528] [23.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:30.098] [bmv2] [T] [thread 9528] [23.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:30.098] [bmv2] [T] [thread 9528] [23.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:30.098] [bmv2] [T] [thread 9528] [23.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:30.098] [bmv2] [D] [thread 9528] [23.0] [cxt 0] Pipeline 'ingress': end
[16:37:30.098] [bmv2] [D] [thread 9528] [23.0] [cxt 0] Egress port is 0
[16:37:30.098] [bmv2] [D] [thread 9529] [23.0] [cxt 0] Pipeline 'egress': start
[16:37:30.098] [bmv2] [D] [thread 9529] [23.0] [cxt 0] Pipeline 'egress': end
[16:37:30.099] [bmv2] [D] [thread 9529] [23.0] [cxt 0] Deparser 'deparser': start
[16:37:30.099] [bmv2] [T] [thread 9529] [23.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:30.099] [bmv2] [D] [thread 9529] [23.0] [cxt 0] Deparsing header 'ethernet'
[16:37:30.099] [bmv2] [D] [thread 9529] [23.0] [cxt 0] Deparsing header 'int_pai'
[16:37:30.099] [bmv2] [D] [thread 9529] [23.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:30.100] [bmv2] [D] [thread 9529] [23.0] [cxt 0] Deparser 'deparser': end
[16:37:30.100] [bmv2] [D] [thread 9533] [23.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:30.880] [bmv2] [D] [thread 9528] [24.0] [cxt 0] Processing packet received on port 2
[16:37:30.881] [bmv2] [D] [thread 9528] [24.0] [cxt 0] Parser 'parser': start
[16:37:30.881] [bmv2] [D] [thread 9528] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:30.881] [bmv2] [D] [thread 9528] [24.0] [cxt 0] Extracting header 'ethernet'
[16:37:30.882] [bmv2] [D] [thread 9528] [24.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:30.882] [bmv2] [T] [thread 9528] [24.0] [cxt 0] Bytes parsed: 14
[16:37:30.882] [bmv2] [D] [thread 9528] [24.0] [cxt 0] Parser 'parser': end
[16:37:30.882] [bmv2] [D] [thread 9528] [24.0] [cxt 0] Pipeline 'ingress': start
[16:37:30.882] [bmv2] [T] [thread 9528] [24.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:30.883] [bmv2] [T] [thread 9528] [24.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:30.883] [bmv2] [D] [thread 9528] [24.0] [cxt 0] Looking up key:

[16:37:30.884] [bmv2] [D] [thread 9528] [24.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:30.884] [bmv2] [D] [thread 9528] [24.0] [cxt 0] Action entry is basic187 - 
[16:37:30.884] [bmv2] [T] [thread 9528] [24.0] [cxt 0] Action basic187
[16:37:30.884] [bmv2] [T] [thread 9528] [24.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:30.884] [bmv2] [T] [thread 9528] [24.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:30.885] [bmv2] [T] [thread 9528] [24.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:30.885] [bmv2] [T] [thread 9528] [24.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:30.885] [bmv2] [T] [thread 9528] [24.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:30.885] [bmv2] [D] [thread 9528] [24.0] [cxt 0] Looking up key:

[16:37:30.885] [bmv2] [D] [thread 9528] [24.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:30.885] [bmv2] [D] [thread 9528] [24.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:30.885] [bmv2] [T] [thread 9528] [24.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:30.885] [bmv2] [T] [thread 9528] [24.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:30.885] [bmv2] [T] [thread 9528] [24.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:30.885] [bmv2] [T] [thread 9528] [24.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:30.885] [bmv2] [T] [thread 9528] [24.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:30.885] [bmv2] [T] [thread 9528] [24.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:30.885] [bmv2] [T] [thread 9528] [24.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:30.885] [bmv2] [T] [thread 9528] [24.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:30.885] [bmv2] [T] [thread 9528] [24.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:30.885] [bmv2] [T] [thread 9528] [24.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:30.886] [bmv2] [T] [thread 9528] [24.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:30.886] [bmv2] [T] [thread 9528] [24.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:30.886] [bmv2] [D] [thread 9528] [24.0] [cxt 0] Pipeline 'ingress': end
[16:37:30.886] [bmv2] [D] [thread 9528] [24.0] [cxt 0] Egress port is 0
[16:37:30.886] [bmv2] [D] [thread 9529] [24.0] [cxt 0] Pipeline 'egress': start
[16:37:30.886] [bmv2] [D] [thread 9529] [24.0] [cxt 0] Pipeline 'egress': end
[16:37:30.886] [bmv2] [D] [thread 9529] [24.0] [cxt 0] Deparser 'deparser': start
[16:37:30.886] [bmv2] [T] [thread 9529] [24.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:30.886] [bmv2] [D] [thread 9529] [24.0] [cxt 0] Deparsing header 'ethernet'
[16:37:30.886] [bmv2] [D] [thread 9529] [24.0] [cxt 0] Deparsing header 'int_pai'
[16:37:30.887] [bmv2] [D] [thread 9529] [24.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:30.887] [bmv2] [D] [thread 9529] [24.0] [cxt 0] Deparser 'deparser': end
[16:37:30.887] [bmv2] [D] [thread 9533] [24.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:31.114] [bmv2] [D] [thread 9528] [25.0] [cxt 0] Processing packet received on port 1
[16:37:31.115] [bmv2] [D] [thread 9528] [25.0] [cxt 0] Parser 'parser': start
[16:37:31.115] [bmv2] [D] [thread 9528] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:31.116] [bmv2] [D] [thread 9528] [25.0] [cxt 0] Extracting header 'ethernet'
[16:37:31.116] [bmv2] [D] [thread 9528] [25.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:31.117] [bmv2] [T] [thread 9528] [25.0] [cxt 0] Bytes parsed: 14
[16:37:31.117] [bmv2] [D] [thread 9528] [25.0] [cxt 0] Parser 'parser': end
[16:37:31.117] [bmv2] [D] [thread 9528] [25.0] [cxt 0] Pipeline 'ingress': start
[16:37:31.118] [bmv2] [T] [thread 9528] [25.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:31.118] [bmv2] [T] [thread 9528] [25.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:31.118] [bmv2] [D] [thread 9528] [25.0] [cxt 0] Looking up key:

[16:37:31.118] [bmv2] [D] [thread 9528] [25.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:31.118] [bmv2] [D] [thread 9528] [25.0] [cxt 0] Action entry is basic187 - 
[16:37:31.118] [bmv2] [T] [thread 9528] [25.0] [cxt 0] Action basic187
[16:37:31.118] [bmv2] [T] [thread 9528] [25.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:31.118] [bmv2] [T] [thread 9528] [25.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:31.119] [bmv2] [T] [thread 9528] [25.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:31.119] [bmv2] [T] [thread 9528] [25.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:31.119] [bmv2] [T] [thread 9528] [25.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:31.119] [bmv2] [D] [thread 9528] [25.0] [cxt 0] Looking up key:

[16:37:31.119] [bmv2] [D] [thread 9528] [25.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:31.119] [bmv2] [D] [thread 9528] [25.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:31.119] [bmv2] [T] [thread 9528] [25.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:31.119] [bmv2] [T] [thread 9528] [25.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:31.119] [bmv2] [T] [thread 9528] [25.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:31.119] [bmv2] [T] [thread 9528] [25.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:31.119] [bmv2] [T] [thread 9528] [25.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:31.119] [bmv2] [T] [thread 9528] [25.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:31.119] [bmv2] [T] [thread 9528] [25.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:31.119] [bmv2] [T] [thread 9528] [25.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:31.119] [bmv2] [T] [thread 9528] [25.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:31.119] [bmv2] [T] [thread 9528] [25.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:31.119] [bmv2] [T] [thread 9528] [25.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:31.119] [bmv2] [T] [thread 9528] [25.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:31.120] [bmv2] [D] [thread 9528] [25.0] [cxt 0] Pipeline 'ingress': end
[16:37:31.120] [bmv2] [D] [thread 9528] [25.0] [cxt 0] Egress port is 0
[16:37:31.120] [bmv2] [D] [thread 9529] [25.0] [cxt 0] Pipeline 'egress': start
[16:37:31.120] [bmv2] [D] [thread 9529] [25.0] [cxt 0] Pipeline 'egress': end
[16:37:31.120] [bmv2] [D] [thread 9529] [25.0] [cxt 0] Deparser 'deparser': start
[16:37:31.120] [bmv2] [T] [thread 9529] [25.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:31.120] [bmv2] [D] [thread 9529] [25.0] [cxt 0] Deparsing header 'ethernet'
[16:37:31.120] [bmv2] [D] [thread 9529] [25.0] [cxt 0] Deparsing header 'int_pai'
[16:37:31.121] [bmv2] [D] [thread 9529] [25.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:31.121] [bmv2] [D] [thread 9529] [25.0] [cxt 0] Deparser 'deparser': end
[16:37:31.121] [bmv2] [D] [thread 9533] [25.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:32.146] [bmv2] [D] [thread 9528] [26.0] [cxt 0] Processing packet received on port 3
[16:37:32.146] [bmv2] [D] [thread 9528] [26.0] [cxt 0] Parser 'parser': start
[16:37:32.147] [bmv2] [D] [thread 9528] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:32.147] [bmv2] [D] [thread 9528] [26.0] [cxt 0] Extracting header 'ethernet'
[16:37:32.147] [bmv2] [D] [thread 9528] [26.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:32.147] [bmv2] [T] [thread 9528] [26.0] [cxt 0] Bytes parsed: 14
[16:37:32.148] [bmv2] [D] [thread 9528] [26.0] [cxt 0] Parser 'parser': end
[16:37:32.148] [bmv2] [D] [thread 9528] [26.0] [cxt 0] Pipeline 'ingress': start
[16:37:32.148] [bmv2] [T] [thread 9528] [26.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:32.148] [bmv2] [T] [thread 9528] [26.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:32.148] [bmv2] [D] [thread 9528] [26.0] [cxt 0] Looking up key:

[16:37:32.148] [bmv2] [D] [thread 9528] [26.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:32.149] [bmv2] [D] [thread 9528] [26.0] [cxt 0] Action entry is basic187 - 
[16:37:32.149] [bmv2] [T] [thread 9528] [26.0] [cxt 0] Action basic187
[16:37:32.149] [bmv2] [T] [thread 9528] [26.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:32.149] [bmv2] [T] [thread 9528] [26.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:32.149] [bmv2] [T] [thread 9528] [26.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:32.149] [bmv2] [T] [thread 9528] [26.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:32.149] [bmv2] [T] [thread 9528] [26.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:32.149] [bmv2] [D] [thread 9528] [26.0] [cxt 0] Looking up key:

[16:37:32.149] [bmv2] [D] [thread 9528] [26.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:32.149] [bmv2] [D] [thread 9528] [26.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:32.149] [bmv2] [T] [thread 9528] [26.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:32.150] [bmv2] [T] [thread 9528] [26.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:32.150] [bmv2] [T] [thread 9528] [26.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:32.150] [bmv2] [T] [thread 9528] [26.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:32.150] [bmv2] [T] [thread 9528] [26.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:32.150] [bmv2] [T] [thread 9528] [26.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:32.150] [bmv2] [T] [thread 9528] [26.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:32.150] [bmv2] [T] [thread 9528] [26.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:32.150] [bmv2] [T] [thread 9528] [26.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:32.150] [bmv2] [T] [thread 9528] [26.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:32.151] [bmv2] [T] [thread 9528] [26.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:32.151] [bmv2] [T] [thread 9528] [26.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:32.151] [bmv2] [D] [thread 9528] [26.0] [cxt 0] Pipeline 'ingress': end
[16:37:32.151] [bmv2] [D] [thread 9528] [26.0] [cxt 0] Egress port is 0
[16:37:32.151] [bmv2] [D] [thread 9529] [26.0] [cxt 0] Pipeline 'egress': start
[16:37:32.151] [bmv2] [D] [thread 9529] [26.0] [cxt 0] Pipeline 'egress': end
[16:37:32.151] [bmv2] [D] [thread 9529] [26.0] [cxt 0] Deparser 'deparser': start
[16:37:32.151] [bmv2] [T] [thread 9529] [26.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:32.152] [bmv2] [D] [thread 9529] [26.0] [cxt 0] Deparsing header 'ethernet'
[16:37:32.152] [bmv2] [D] [thread 9529] [26.0] [cxt 0] Deparsing header 'int_pai'
[16:37:32.152] [bmv2] [D] [thread 9529] [26.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:32.152] [bmv2] [D] [thread 9529] [26.0] [cxt 0] Deparser 'deparser': end
[16:37:32.152] [bmv2] [D] [thread 9533] [26.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:35.467] [bmv2] [D] [thread 9528] [27.0] [cxt 0] Processing packet received on port 2
[16:37:35.467] [bmv2] [D] [thread 9528] [27.0] [cxt 0] Parser 'parser': start
[16:37:35.467] [bmv2] [D] [thread 9528] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:35.468] [bmv2] [D] [thread 9528] [27.0] [cxt 0] Extracting header 'ethernet'
[16:37:35.468] [bmv2] [D] [thread 9528] [27.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:35.468] [bmv2] [T] [thread 9528] [27.0] [cxt 0] Bytes parsed: 14
[16:37:35.469] [bmv2] [D] [thread 9528] [27.0] [cxt 0] Parser 'parser': end
[16:37:35.469] [bmv2] [D] [thread 9528] [27.0] [cxt 0] Pipeline 'ingress': start
[16:37:35.469] [bmv2] [T] [thread 9528] [27.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:35.469] [bmv2] [T] [thread 9528] [27.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:35.469] [bmv2] [D] [thread 9528] [27.0] [cxt 0] Looking up key:

[16:37:35.469] [bmv2] [D] [thread 9528] [27.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:35.470] [bmv2] [D] [thread 9528] [27.0] [cxt 0] Action entry is basic187 - 
[16:37:35.470] [bmv2] [T] [thread 9528] [27.0] [cxt 0] Action basic187
[16:37:35.470] [bmv2] [T] [thread 9528] [27.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:35.470] [bmv2] [T] [thread 9528] [27.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:35.470] [bmv2] [T] [thread 9528] [27.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:35.470] [bmv2] [T] [thread 9528] [27.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:35.471] [bmv2] [T] [thread 9528] [27.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:35.471] [bmv2] [D] [thread 9528] [27.0] [cxt 0] Looking up key:

[16:37:35.471] [bmv2] [D] [thread 9528] [27.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:35.471] [bmv2] [D] [thread 9528] [27.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:35.471] [bmv2] [T] [thread 9528] [27.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:35.471] [bmv2] [T] [thread 9528] [27.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:35.471] [bmv2] [T] [thread 9528] [27.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:35.471] [bmv2] [T] [thread 9528] [27.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:35.471] [bmv2] [T] [thread 9528] [27.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:35.472] [bmv2] [T] [thread 9528] [27.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:35.472] [bmv2] [T] [thread 9528] [27.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:35.472] [bmv2] [T] [thread 9528] [27.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:35.472] [bmv2] [T] [thread 9528] [27.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:35.472] [bmv2] [T] [thread 9528] [27.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:35.472] [bmv2] [T] [thread 9528] [27.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:35.472] [bmv2] [T] [thread 9528] [27.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:35.472] [bmv2] [D] [thread 9528] [27.0] [cxt 0] Pipeline 'ingress': end
[16:37:35.472] [bmv2] [D] [thread 9528] [27.0] [cxt 0] Egress port is 0
[16:37:35.472] [bmv2] [D] [thread 9529] [27.0] [cxt 0] Pipeline 'egress': start
[16:37:35.472] [bmv2] [D] [thread 9529] [27.0] [cxt 0] Pipeline 'egress': end
[16:37:35.473] [bmv2] [D] [thread 9529] [27.0] [cxt 0] Deparser 'deparser': start
[16:37:35.473] [bmv2] [T] [thread 9529] [27.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:35.473] [bmv2] [D] [thread 9529] [27.0] [cxt 0] Deparsing header 'ethernet'
[16:37:35.473] [bmv2] [D] [thread 9529] [27.0] [cxt 0] Deparsing header 'int_pai'
[16:37:35.473] [bmv2] [D] [thread 9529] [27.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:35.473] [bmv2] [D] [thread 9529] [27.0] [cxt 0] Deparser 'deparser': end
[16:37:35.473] [bmv2] [D] [thread 9533] [27.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:38:00.041] [bmv2] [D] [thread 9528] [28.0] [cxt 0] Processing packet received on port 3
[16:38:00.041] [bmv2] [D] [thread 9528] [28.0] [cxt 0] Parser 'parser': start
[16:38:00.041] [bmv2] [D] [thread 9528] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[16:38:00.042] [bmv2] [D] [thread 9528] [28.0] [cxt 0] Extracting header 'ethernet'
[16:38:00.042] [bmv2] [D] [thread 9528] [28.0] [cxt 0] Parser state 'start': key is 86dd
[16:38:00.042] [bmv2] [T] [thread 9528] [28.0] [cxt 0] Bytes parsed: 14
[16:38:00.042] [bmv2] [D] [thread 9528] [28.0] [cxt 0] Parser 'parser': end
[16:38:00.042] [bmv2] [D] [thread 9528] [28.0] [cxt 0] Pipeline 'ingress': start
[16:38:00.042] [bmv2] [T] [thread 9528] [28.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:38:00.042] [bmv2] [T] [thread 9528] [28.0] [cxt 0] Applying table 'tbl_basic187'
[16:38:00.042] [bmv2] [D] [thread 9528] [28.0] [cxt 0] Looking up key:

[16:38:00.042] [bmv2] [D] [thread 9528] [28.0] [cxt 0] Table 'tbl_basic187': miss
[16:38:00.042] [bmv2] [D] [thread 9528] [28.0] [cxt 0] Action entry is basic187 - 
[16:38:00.043] [bmv2] [T] [thread 9528] [28.0] [cxt 0] Action basic187
[16:38:00.043] [bmv2] [T] [thread 9528] [28.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:38:00.043] [bmv2] [T] [thread 9528] [28.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:38:00.043] [bmv2] [T] [thread 9528] [28.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:38:00.043] [bmv2] [T] [thread 9528] [28.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:38:00.043] [bmv2] [T] [thread 9528] [28.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:38:00.043] [bmv2] [D] [thread 9528] [28.0] [cxt 0] Looking up key:

[16:38:00.043] [bmv2] [D] [thread 9528] [28.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:38:00.043] [bmv2] [D] [thread 9528] [28.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:38:00.043] [bmv2] [T] [thread 9528] [28.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:38:00.043] [bmv2] [T] [thread 9528] [28.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:38:00.043] [bmv2] [T] [thread 9528] [28.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:38:00.043] [bmv2] [T] [thread 9528] [28.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:38:00.043] [bmv2] [T] [thread 9528] [28.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:38:00.043] [bmv2] [T] [thread 9528] [28.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:38:00.044] [bmv2] [T] [thread 9528] [28.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:38:00.044] [bmv2] [T] [thread 9528] [28.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:38:00.044] [bmv2] [T] [thread 9528] [28.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:38:00.044] [bmv2] [T] [thread 9528] [28.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:38:00.044] [bmv2] [T] [thread 9528] [28.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:38:00.044] [bmv2] [T] [thread 9528] [28.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:38:00.044] [bmv2] [D] [thread 9528] [28.0] [cxt 0] Pipeline 'ingress': end
[16:38:00.044] [bmv2] [D] [thread 9528] [28.0] [cxt 0] Egress port is 0
[16:38:00.044] [bmv2] [D] [thread 9529] [28.0] [cxt 0] Pipeline 'egress': start
[16:38:00.044] [bmv2] [D] [thread 9529] [28.0] [cxt 0] Pipeline 'egress': end
[16:38:00.044] [bmv2] [D] [thread 9529] [28.0] [cxt 0] Deparser 'deparser': start
[16:38:00.044] [bmv2] [T] [thread 9529] [28.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:38:00.045] [bmv2] [D] [thread 9529] [28.0] [cxt 0] Deparsing header 'ethernet'
[16:38:00.045] [bmv2] [D] [thread 9529] [28.0] [cxt 0] Deparsing header 'int_pai'
[16:38:00.045] [bmv2] [D] [thread 9529] [28.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:38:00.045] [bmv2] [D] [thread 9529] [28.0] [cxt 0] Deparser 'deparser': end
[16:38:00.045] [bmv2] [D] [thread 9533] [28.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:38:02.090] [bmv2] [D] [thread 9528] [29.0] [cxt 0] Processing packet received on port 1
[16:38:02.090] [bmv2] [D] [thread 9528] [29.0] [cxt 0] Parser 'parser': start
[16:38:02.091] [bmv2] [D] [thread 9528] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[16:38:02.091] [bmv2] [D] [thread 9528] [29.0] [cxt 0] Extracting header 'ethernet'
[16:38:02.092] [bmv2] [D] [thread 9528] [29.0] [cxt 0] Parser state 'start': key is 86dd
[16:38:02.092] [bmv2] [T] [thread 9528] [29.0] [cxt 0] Bytes parsed: 14
[16:38:02.092] [bmv2] [D] [thread 9528] [29.0] [cxt 0] Parser 'parser': end
[16:38:02.092] [bmv2] [D] [thread 9528] [29.0] [cxt 0] Pipeline 'ingress': start
[16:38:02.093] [bmv2] [T] [thread 9528] [29.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:38:02.093] [bmv2] [T] [thread 9528] [29.0] [cxt 0] Applying table 'tbl_basic187'
[16:38:02.093] [bmv2] [D] [thread 9528] [29.0] [cxt 0] Looking up key:

[16:38:02.093] [bmv2] [D] [thread 9528] [29.0] [cxt 0] Table 'tbl_basic187': miss
[16:38:02.093] [bmv2] [D] [thread 9528] [29.0] [cxt 0] Action entry is basic187 - 
[16:38:02.093] [bmv2] [T] [thread 9528] [29.0] [cxt 0] Action basic187
[16:38:02.094] [bmv2] [T] [thread 9528] [29.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:38:02.094] [bmv2] [T] [thread 9528] [29.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:38:02.094] [bmv2] [T] [thread 9528] [29.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:38:02.094] [bmv2] [T] [thread 9528] [29.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:38:02.094] [bmv2] [T] [thread 9528] [29.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:38:02.094] [bmv2] [D] [thread 9528] [29.0] [cxt 0] Looking up key:

[16:38:02.094] [bmv2] [D] [thread 9528] [29.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:38:02.094] [bmv2] [D] [thread 9528] [29.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:38:02.094] [bmv2] [T] [thread 9528] [29.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:38:02.094] [bmv2] [T] [thread 9528] [29.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:38:02.094] [bmv2] [T] [thread 9528] [29.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:38:02.094] [bmv2] [T] [thread 9528] [29.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:38:02.095] [bmv2] [T] [thread 9528] [29.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:38:02.095] [bmv2] [T] [thread 9528] [29.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:38:02.095] [bmv2] [T] [thread 9528] [29.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:38:02.095] [bmv2] [T] [thread 9528] [29.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:38:02.095] [bmv2] [T] [thread 9528] [29.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:38:02.096] [bmv2] [T] [thread 9528] [29.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:38:02.096] [bmv2] [T] [thread 9528] [29.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:38:02.096] [bmv2] [T] [thread 9528] [29.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:38:02.096] [bmv2] [D] [thread 9528] [29.0] [cxt 0] Pipeline 'ingress': end
[16:38:02.096] [bmv2] [D] [thread 9528] [29.0] [cxt 0] Egress port is 0
[16:38:02.096] [bmv2] [D] [thread 9529] [29.0] [cxt 0] Pipeline 'egress': start
[16:38:02.097] [bmv2] [D] [thread 9529] [29.0] [cxt 0] Pipeline 'egress': end
[16:38:02.097] [bmv2] [D] [thread 9529] [29.0] [cxt 0] Deparser 'deparser': start
[16:38:02.097] [bmv2] [T] [thread 9529] [29.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:38:02.097] [bmv2] [D] [thread 9529] [29.0] [cxt 0] Deparsing header 'ethernet'
[16:38:02.097] [bmv2] [D] [thread 9529] [29.0] [cxt 0] Deparsing header 'int_pai'
[16:38:02.097] [bmv2] [D] [thread 9529] [29.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:38:02.097] [bmv2] [D] [thread 9529] [29.0] [cxt 0] Deparser 'deparser': end
[16:38:02.097] [bmv2] [D] [thread 9533] [29.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:38:04.138] [bmv2] [D] [thread 9528] [30.0] [cxt 0] Processing packet received on port 2
[16:38:04.138] [bmv2] [D] [thread 9528] [30.0] [cxt 0] Parser 'parser': start
[16:38:04.138] [bmv2] [D] [thread 9528] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[16:38:04.139] [bmv2] [D] [thread 9528] [30.0] [cxt 0] Extracting header 'ethernet'
[16:38:04.139] [bmv2] [D] [thread 9528] [30.0] [cxt 0] Parser state 'start': key is 86dd
[16:38:04.139] [bmv2] [T] [thread 9528] [30.0] [cxt 0] Bytes parsed: 14
[16:38:04.139] [bmv2] [D] [thread 9528] [30.0] [cxt 0] Parser 'parser': end
[16:38:04.139] [bmv2] [D] [thread 9528] [30.0] [cxt 0] Pipeline 'ingress': start
[16:38:04.141] [bmv2] [T] [thread 9528] [30.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:38:04.141] [bmv2] [T] [thread 9528] [30.0] [cxt 0] Applying table 'tbl_basic187'
[16:38:04.141] [bmv2] [D] [thread 9528] [30.0] [cxt 0] Looking up key:

[16:38:04.141] [bmv2] [D] [thread 9528] [30.0] [cxt 0] Table 'tbl_basic187': miss
[16:38:04.141] [bmv2] [D] [thread 9528] [30.0] [cxt 0] Action entry is basic187 - 
[16:38:04.141] [bmv2] [T] [thread 9528] [30.0] [cxt 0] Action basic187
[16:38:04.142] [bmv2] [T] [thread 9528] [30.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:38:04.142] [bmv2] [T] [thread 9528] [30.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:38:04.142] [bmv2] [T] [thread 9528] [30.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:38:04.142] [bmv2] [T] [thread 9528] [30.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:38:04.142] [bmv2] [T] [thread 9528] [30.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:38:04.142] [bmv2] [D] [thread 9528] [30.0] [cxt 0] Looking up key:

[16:38:04.142] [bmv2] [D] [thread 9528] [30.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:38:04.142] [bmv2] [D] [thread 9528] [30.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:38:04.143] [bmv2] [T] [thread 9528] [30.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:38:04.143] [bmv2] [T] [thread 9528] [30.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:38:04.143] [bmv2] [T] [thread 9528] [30.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:38:04.143] [bmv2] [T] [thread 9528] [30.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:38:04.143] [bmv2] [T] [thread 9528] [30.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:38:04.143] [bmv2] [T] [thread 9528] [30.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:38:04.143] [bmv2] [T] [thread 9528] [30.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:38:04.143] [bmv2] [T] [thread 9528] [30.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:38:04.143] [bmv2] [T] [thread 9528] [30.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:38:04.144] [bmv2] [T] [thread 9528] [30.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:38:04.144] [bmv2] [T] [thread 9528] [30.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:38:04.144] [bmv2] [T] [thread 9528] [30.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:38:04.144] [bmv2] [D] [thread 9528] [30.0] [cxt 0] Pipeline 'ingress': end
[16:38:04.144] [bmv2] [D] [thread 9528] [30.0] [cxt 0] Egress port is 0
[16:38:04.144] [bmv2] [D] [thread 9528] [31.0] [cxt 0] Processing packet received on port 3
[16:38:04.144] [bmv2] [D] [thread 9528] [31.0] [cxt 0] Parser 'parser': start
[16:38:04.144] [bmv2] [D] [thread 9528] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[16:38:04.145] [bmv2] [D] [thread 9528] [31.0] [cxt 0] Extracting header 'ethernet'
[16:38:04.145] [bmv2] [D] [thread 9528] [31.0] [cxt 0] Parser state 'start': key is 86dd
[16:38:04.145] [bmv2] [T] [thread 9528] [31.0] [cxt 0] Bytes parsed: 14
[16:38:04.145] [bmv2] [D] [thread 9528] [31.0] [cxt 0] Parser 'parser': end
[16:38:04.145] [bmv2] [D] [thread 9528] [31.0] [cxt 0] Pipeline 'ingress': start
[16:38:04.145] [bmv2] [T] [thread 9528] [31.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:38:04.145] [bmv2] [T] [thread 9528] [31.0] [cxt 0] Applying table 'tbl_basic187'
[16:38:04.145] [bmv2] [D] [thread 9528] [31.0] [cxt 0] Looking up key:

[16:38:04.145] [bmv2] [D] [thread 9528] [31.0] [cxt 0] Table 'tbl_basic187': miss
[16:38:04.146] [bmv2] [D] [thread 9528] [31.0] [cxt 0] Action entry is basic187 - 
[16:38:04.144] [bmv2] [D] [thread 9529] [30.0] [cxt 0] Pipeline 'egress': start
[16:38:04.146] [bmv2] [D] [thread 9529] [30.0] [cxt 0] Pipeline 'egress': end
[16:38:04.146] [bmv2] [D] [thread 9529] [30.0] [cxt 0] Deparser 'deparser': start
[16:38:04.146] [bmv2] [T] [thread 9529] [30.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:38:04.146] [bmv2] [D] [thread 9529] [30.0] [cxt 0] Deparsing header 'ethernet'
[16:38:04.146] [bmv2] [D] [thread 9529] [30.0] [cxt 0] Deparsing header 'int_pai'
[16:38:04.146] [bmv2] [D] [thread 9529] [30.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:38:04.146] [bmv2] [D] [thread 9529] [30.0] [cxt 0] Deparser 'deparser': end
[16:38:04.146] [bmv2] [D] [thread 9533] [30.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:38:04.146] [bmv2] [T] [thread 9528] [31.0] [cxt 0] Action basic187
[16:38:04.146] [bmv2] [T] [thread 9528] [31.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:38:04.146] [bmv2] [T] [thread 9528] [31.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:38:04.146] [bmv2] [T] [thread 9528] [31.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:38:04.147] [bmv2] [T] [thread 9528] [31.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:38:04.147] [bmv2] [T] [thread 9528] [31.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:38:04.147] [bmv2] [D] [thread 9528] [31.0] [cxt 0] Looking up key:

[16:38:04.147] [bmv2] [D] [thread 9528] [31.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:38:04.147] [bmv2] [D] [thread 9528] [31.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:38:04.147] [bmv2] [T] [thread 9528] [31.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:38:04.147] [bmv2] [T] [thread 9528] [31.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:38:04.147] [bmv2] [T] [thread 9528] [31.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:38:04.147] [bmv2] [T] [thread 9528] [31.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:38:04.147] [bmv2] [T] [thread 9528] [31.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:38:04.147] [bmv2] [T] [thread 9528] [31.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:38:04.147] [bmv2] [T] [thread 9528] [31.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:38:04.147] [bmv2] [T] [thread 9528] [31.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:38:04.147] [bmv2] [T] [thread 9528] [31.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:38:04.148] [bmv2] [T] [thread 9528] [31.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:38:04.148] [bmv2] [T] [thread 9528] [31.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:38:04.148] [bmv2] [T] [thread 9528] [31.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:38:04.148] [bmv2] [D] [thread 9528] [31.0] [cxt 0] Pipeline 'ingress': end
[16:38:04.148] [bmv2] [D] [thread 9528] [31.0] [cxt 0] Egress port is 0
[16:38:04.148] [bmv2] [D] [thread 9529] [31.0] [cxt 0] Pipeline 'egress': start
[16:38:04.148] [bmv2] [D] [thread 9529] [31.0] [cxt 0] Pipeline 'egress': end
[16:38:04.148] [bmv2] [D] [thread 9529] [31.0] [cxt 0] Deparser 'deparser': start
[16:38:04.148] [bmv2] [T] [thread 9529] [31.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:38:04.148] [bmv2] [D] [thread 9529] [31.0] [cxt 0] Deparsing header 'ethernet'
[16:38:04.148] [bmv2] [D] [thread 9529] [31.0] [cxt 0] Deparsing header 'int_pai'
[16:38:04.149] [bmv2] [D] [thread 9529] [31.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:38:04.149] [bmv2] [D] [thread 9529] [31.0] [cxt 0] Deparser 'deparser': end
[16:38:04.149] [bmv2] [D] [thread 9533] [31.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:38:08.234] [bmv2] [D] [thread 9528] [32.0] [cxt 0] Processing packet received on port 2
[16:38:08.235] [bmv2] [D] [thread 9528] [32.0] [cxt 0] Parser 'parser': start
[16:38:08.235] [bmv2] [D] [thread 9528] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[16:38:08.235] [bmv2] [D] [thread 9528] [32.0] [cxt 0] Extracting header 'ethernet'
[16:38:08.235] [bmv2] [D] [thread 9528] [32.0] [cxt 0] Parser state 'start': key is 86dd
[16:38:08.235] [bmv2] [T] [thread 9528] [32.0] [cxt 0] Bytes parsed: 14
[16:38:08.236] [bmv2] [D] [thread 9528] [32.0] [cxt 0] Parser 'parser': end
[16:38:08.236] [bmv2] [D] [thread 9528] [32.0] [cxt 0] Pipeline 'ingress': start
[16:38:08.236] [bmv2] [T] [thread 9528] [32.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:38:08.237] [bmv2] [T] [thread 9528] [32.0] [cxt 0] Applying table 'tbl_basic187'
[16:38:08.237] [bmv2] [D] [thread 9528] [32.0] [cxt 0] Looking up key:

[16:38:08.237] [bmv2] [D] [thread 9528] [32.0] [cxt 0] Table 'tbl_basic187': miss
[16:38:08.237] [bmv2] [D] [thread 9528] [32.0] [cxt 0] Action entry is basic187 - 
[16:38:08.237] [bmv2] [T] [thread 9528] [32.0] [cxt 0] Action basic187
[16:38:08.237] [bmv2] [T] [thread 9528] [32.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:38:08.237] [bmv2] [T] [thread 9528] [32.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:38:08.237] [bmv2] [T] [thread 9528] [32.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:38:08.237] [bmv2] [T] [thread 9528] [32.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:38:08.238] [bmv2] [T] [thread 9528] [32.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:38:08.238] [bmv2] [D] [thread 9528] [32.0] [cxt 0] Looking up key:

[16:38:08.238] [bmv2] [D] [thread 9528] [32.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:38:08.238] [bmv2] [D] [thread 9528] [32.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:38:08.239] [bmv2] [T] [thread 9528] [32.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:38:08.239] [bmv2] [T] [thread 9528] [32.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:38:08.239] [bmv2] [T] [thread 9528] [32.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:38:08.239] [bmv2] [T] [thread 9528] [32.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:38:08.239] [bmv2] [T] [thread 9528] [32.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:38:08.239] [bmv2] [T] [thread 9528] [32.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:38:08.239] [bmv2] [T] [thread 9528] [32.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:38:08.239] [bmv2] [T] [thread 9528] [32.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:38:08.239] [bmv2] [T] [thread 9528] [32.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:38:08.239] [bmv2] [T] [thread 9528] [32.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:38:08.240] [bmv2] [T] [thread 9528] [32.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:38:08.240] [bmv2] [T] [thread 9528] [32.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:38:08.240] [bmv2] [D] [thread 9528] [32.0] [cxt 0] Pipeline 'ingress': end
[16:38:08.240] [bmv2] [D] [thread 9528] [32.0] [cxt 0] Egress port is 0
[16:38:08.240] [bmv2] [D] [thread 9529] [32.0] [cxt 0] Pipeline 'egress': start
[16:38:08.240] [bmv2] [D] [thread 9529] [32.0] [cxt 0] Pipeline 'egress': end
[16:38:08.240] [bmv2] [D] [thread 9529] [32.0] [cxt 0] Deparser 'deparser': start
[16:38:08.240] [bmv2] [T] [thread 9529] [32.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:38:08.240] [bmv2] [D] [thread 9529] [32.0] [cxt 0] Deparsing header 'ethernet'
[16:38:08.240] [bmv2] [D] [thread 9529] [32.0] [cxt 0] Deparsing header 'int_pai'
[16:38:08.240] [bmv2] [D] [thread 9529] [32.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:38:08.240] [bmv2] [D] [thread 9529] [32.0] [cxt 0] Deparser 'deparser': end
[16:38:08.241] [bmv2] [D] [thread 9533] [32.0] [cxt 0] Transmitting packet of size 93 out of port 0
