

================================================================
== Vitis HLS Report for 'aes_addRoundKey_cpy_1'
================================================================
* Date:           Mon Oct  6 15:08:30 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.293 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- cpkey   |       17|       17|         2|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln122 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %buf_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %buf_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ctx_read_2 = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %ctx_read" [aes.c:122]   --->   Operation 9 'read' 'ctx_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.84ns)   --->   "%store_ln122 = store i768 %ctx_read_2, i768 %phi_ln122" [aes.c:122]   --->   Operation 10 'store' 'store_ln122' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 11 [1/1] (0.84ns)   --->   "%store_ln122 = store i4 15, i4 %i" [aes.c:122]   --->   Operation 11 'store' 'store_ln122' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln122 = br void %while.body" [aes.c:122]   --->   Operation 12 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.17>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [aes.c:122]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_ln122_load = load i768 %phi_ln122" [aes.c:122]   --->   Operation 14 'load' 'phi_ln122_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i4 %i_1" [aes.c:122]   --->   Operation 15 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_1, i3 0" [aes.c:122]   --->   Operation 16 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln122_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i4.i3, i2 2, i4 %i_1, i3 0" [aes.c:122]   --->   Operation 17 'bitconcatenate' 'zext_ln122_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i9 %zext_ln122_cast" [aes.c:122]   --->   Operation 18 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.77ns)   --->   "%lshr_ln122 = lshr i768 %phi_ln122_load, i768 %zext_ln122" [aes.c:122]   --->   Operation 19 'lshr' 'lshr_ln122' <Predicate = true> <Delay = 2.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i768 %lshr_ln122" [aes.c:122]   --->   Operation 20 'trunc' 'trunc_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i7 %shl_ln" [aes.c:122]   --->   Operation 21 'zext' 'zext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122)   --->   "%shl_ln122 = shl i128 255, i128 %zext_ln122_1" [aes.c:122]   --->   Operation 22 'shl' 'shl_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122)   --->   "%zext_ln122_2 = zext i128 %shl_ln122" [aes.c:122]   --->   Operation 23 'zext' 'zext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln122)   --->   "%zext_ln122_3 = zext i8 %trunc_ln122" [aes.c:122]   --->   Operation 24 'zext' 'zext_ln122_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln122)   --->   "%shl_ln122_1 = shl i128 %zext_ln122_3, i128 %zext_ln122_1" [aes.c:122]   --->   Operation 25 'shl' 'shl_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.67ns) (out node of the LUT)   --->   "%xor_ln122 = xor i129 %zext_ln122_2, i129 680564733841876926926749214863536422911" [aes.c:122]   --->   Operation 26 'xor' 'xor_ln122' <Predicate = true> <Delay = 1.67> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i129 %xor_ln122" [aes.c:122]   --->   Operation 27 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln122)   --->   "%trunc_ln122_1 = trunc i129 %xor_ln122" [aes.c:122]   --->   Operation 28 'trunc' 'trunc_ln122_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln122)   --->   "%trunc_ln122_2 = trunc i768 %phi_ln122_load" [aes.c:122]   --->   Operation 29 'trunc' 'trunc_ln122_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.54ns)   --->   "%and_ln122 = and i768 %phi_ln122_load, i768 %sext_ln122" [aes.c:122]   --->   Operation 30 'and' 'and_ln122' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln122)   --->   "%and_ln122_2 = and i128 %trunc_ln122_2, i128 %trunc_ln122_1" [aes.c:122]   --->   Operation 31 'and' 'and_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.62ns) (out node of the LUT)   --->   "%or_ln122 = or i128 %and_ln122_2, i128 %shl_ln122_1" [aes.c:122]   --->   Operation 32 'or' 'or_ln122' <Predicate = true> <Delay = 1.62> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = partselect i640 @_ssdm_op_PartSelect.i640.i768.i32.i32, i768 %and_ln122, i32 128, i32 767" [aes.c:122]   --->   Operation 33 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln122_5 = partselect i128 @_ssdm_op_PartSelect.i128.i768.i32.i32, i768 %and_ln122, i32 128, i32 255" [aes.c:122]   --->   Operation 34 'partselect' 'trunc_ln122_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i640.i128, i640 %tmp_s, i128 %or_ln122" [aes.c:122]   --->   Operation 35 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [aes.c:122]   --->   Operation 36 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 2" [aes.c:122]   --->   Operation 37 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln122_4 = zext i2 %empty" [aes.c:122]   --->   Operation 38 'zext' 'zext_ln122_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%buf_0_addr = getelementptr i16 %buf_0, i64 0, i64 %zext_ln122_4" [aes.c:122]   --->   Operation 39 'getelementptr' 'buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.14ns)   --->   "%buf_0_load = load i2 %buf_0_addr" [aes.c:122]   --->   Operation 40 'load' 'buf_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i16 %buf_1, i64 0, i64 %zext_ln122_4" [aes.c:122]   --->   Operation 41 'getelementptr' 'buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.14ns)   --->   "%buf_1_load = load i2 %buf_1_addr" [aes.c:122]   --->   Operation 42 'load' 'buf_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %tmp, void %arrayidx41.case.0, void %arrayidx41.case.1" [aes.c:122]   --->   Operation 43 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln122_7_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i4.i3, i1 1, i4 %i_1, i3 0" [aes.c:122]   --->   Operation 44 'bitconcatenate' 'zext_ln122_7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%sext_ln122_2 = sext i8 %zext_ln122_7_cast" [aes.c:122]   --->   Operation 45 'sext' 'sext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%zext_ln122_12 = zext i9 %sext_ln122_2" [aes.c:122]   --->   Operation 46 'zext' 'zext_ln122_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%lshr_ln122_2 = lshr i768 %or_ln, i768 %zext_ln122_12" [aes.c:122]   --->   Operation 47 'lshr' 'lshr_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%trunc_ln122_6 = trunc i768 %lshr_ln122_2" [aes.c:122]   --->   Operation 48 'trunc' 'trunc_ln122_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln122_13 = zext i8 %zext_ln122_7_cast" [aes.c:122]   --->   Operation 49 'zext' 'zext_ln122_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_2)   --->   "%shl_ln122_2 = shl i256 255, i256 %zext_ln122_13" [aes.c:122]   --->   Operation 50 'shl' 'shl_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_2)   --->   "%zext_ln122_8 = zext i256 %shl_ln122_2" [aes.c:122]   --->   Operation 51 'zext' 'zext_ln122_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%zext_ln122_9 = zext i8 %trunc_ln122_6" [aes.c:122]   --->   Operation 52 'zext' 'zext_ln122_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%shl_ln122_3 = shl i256 %zext_ln122_9, i256 %zext_ln122_13" [aes.c:122]   --->   Operation 53 'shl' 'shl_ln122_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.67ns) (out node of the LUT)   --->   "%xor_ln122_2 = xor i257 %zext_ln122_8, i257 231584178474632390847141970017375815706539969331281128078915168015826259279871" [aes.c:122]   --->   Operation 54 'xor' 'xor_ln122_2' <Predicate = true> <Delay = 1.67> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i257 %xor_ln122_2" [aes.c:122]   --->   Operation 55 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%trunc_ln122_7 = trunc i257 %xor_ln122_2" [aes.c:122]   --->   Operation 56 'trunc' 'trunc_ln122_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%tmp_90 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i128.i128, i128 %trunc_ln122_5, i128 %or_ln122" [aes.c:122]   --->   Operation 57 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.54ns)   --->   "%and_ln122_3 = and i768 %or_ln, i768 %sext_ln122_1" [aes.c:122]   --->   Operation 58 'and' 'and_ln122_3' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%and_ln122_4 = and i256 %tmp_90, i256 %trunc_ln122_7" [aes.c:122]   --->   Operation 59 'and' 'and_ln122_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.77ns) (out node of the LUT)   --->   "%or_ln122_3 = or i256 %and_ln122_4, i256 %shl_ln122_3" [aes.c:122]   --->   Operation 60 'or' 'or_ln122_3' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i512 @_ssdm_op_PartSelect.i512.i768.i32.i32, i768 %and_ln122_3, i32 256, i32 767" [aes.c:122]   --->   Operation 61 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln122_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i512.i256, i512 %tmp_91, i256 %or_ln122_3" [aes.c:122]   --->   Operation 62 'bitconcatenate' 'or_ln122_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.01ns)   --->   "%add_ln122 = add i4 %i_1, i4 15" [aes.c:122]   --->   Operation 63 'add' 'add_ln122' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.87ns)   --->   "%icmp_ln122 = icmp_eq  i4 %i_1, i4 0" [aes.c:122]   --->   Operation 64 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %arrayidx41.exit.while.body_crit_edge, void %while.end" [aes.c:122]   --->   Operation 65 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.84ns)   --->   "%store_ln122 = store i4 %add_ln122, i4 %i" [aes.c:122]   --->   Operation 66 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.84>

State 3 <SV = 2> <Delay = 7.29>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [aes.c:122]   --->   Operation 68 'specloopname' 'specloopname_ln122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%and_ln122_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_93, i3 0" [aes.c:122]   --->   Operation 69 'bitconcatenate' 'and_ln122_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/2] (1.14ns)   --->   "%buf_0_load = load i2 %buf_0_addr" [aes.c:122]   --->   Operation 70 'load' 'buf_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln122_5 = zext i4 %and_ln122_1" [aes.c:122]   --->   Operation 71 'zext' 'zext_ln122_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.00ns)   --->   "%lshr_ln122_1 = lshr i16 %buf_0_load, i16 %zext_ln122_5" [aes.c:122]   --->   Operation 72 'lshr' 'lshr_ln122_1' <Predicate = true> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln122_3 = trunc i16 %lshr_ln122_1" [aes.c:122]   --->   Operation 73 'trunc' 'trunc_ln122_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/2] (1.14ns)   --->   "%buf_1_load = load i2 %buf_1_addr" [aes.c:122]   --->   Operation 74 'load' 'buf_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln122_6 = zext i4 %and_ln122_1" [aes.c:122]   --->   Operation 75 'zext' 'zext_ln122_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.00ns)   --->   "%lshr_ln122_3 = lshr i16 %buf_1_load, i16 %zext_ln122_6" [aes.c:122]   --->   Operation 76 'lshr' 'lshr_ln122_3' <Predicate = true> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln122_4 = trunc i16 %lshr_ln122_3" [aes.c:122]   --->   Operation 77 'trunc' 'trunc_ln122_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.84ns)   --->   "%tmp_38 = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %trunc_ln122_3, i8 %trunc_ln122_4, i1 %tmp" [aes.c:122]   --->   Operation 78 'mux' 'tmp_38' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.51ns)   --->   "%xor_ln122_1 = xor i8 %tmp_38, i8 %trunc_ln122" [aes.c:122]   --->   Operation 79 'xor' 'xor_ln122_1' <Predicate = true> <Delay = 0.51> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 80 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln122_7 = zext i4 %and_ln122_1" [aes.c:122]   --->   Operation 81 'zext' 'zext_ln122_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_3)   --->   "%shl_ln122_4 = shl i16 255, i16 %zext_ln122_7" [aes.c:122]   --->   Operation 82 'shl' 'shl_ln122_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.67ns) (out node of the LUT)   --->   "%xor_ln122_3 = xor i16 %shl_ln122_4, i16 65535" [aes.c:122]   --->   Operation 83 'xor' 'xor_ln122_3' <Predicate = true> <Delay = 1.67> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_4)   --->   "%and_ln122_6 = and i16 %buf_0_load, i16 %xor_ln122_3" [aes.c:122]   --->   Operation 84 'and' 'and_ln122_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_4)   --->   "%zext_ln122_11 = zext i8 %xor_ln122_1" [aes.c:122]   --->   Operation 85 'zext' 'zext_ln122_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_4)   --->   "%shl_ln122_6 = shl i16 %zext_ln122_11, i16 %zext_ln122_7" [aes.c:122]   --->   Operation 86 'shl' 'shl_ln122_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.62ns) (out node of the LUT)   --->   "%or_ln122_4 = or i16 %and_ln122_6, i16 %shl_ln122_6" [aes.c:122]   --->   Operation 87 'or' 'or_ln122_4' <Predicate = (!tmp)> <Delay = 1.62> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.14ns)   --->   "%store_ln122 = store i16 %or_ln122_4, i2 %buf_0_addr" [aes.c:122]   --->   Operation 88 'store' 'store_ln122' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx41.exit" [aes.c:122]   --->   Operation 89 'br' 'br_ln122' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_2)   --->   "%and_ln122_5 = and i16 %buf_1_load, i16 %xor_ln122_3" [aes.c:122]   --->   Operation 90 'and' 'and_ln122_5' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_2)   --->   "%zext_ln122_10 = zext i8 %xor_ln122_1" [aes.c:122]   --->   Operation 91 'zext' 'zext_ln122_10' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_2)   --->   "%shl_ln122_5 = shl i16 %zext_ln122_10, i16 %zext_ln122_7" [aes.c:122]   --->   Operation 92 'shl' 'shl_ln122_5' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.62ns) (out node of the LUT)   --->   "%or_ln122_2 = or i16 %and_ln122_5, i16 %shl_ln122_5" [aes.c:122]   --->   Operation 93 'or' 'or_ln122_2' <Predicate = (tmp)> <Delay = 1.62> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.14ns)   --->   "%store_ln122 = store i16 %or_ln122_2, i2 %buf_1_addr" [aes.c:122]   --->   Operation 94 'store' 'store_ln122' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx41.exit" [aes.c:122]   --->   Operation 95 'br' 'br_ln122' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.84ns)   --->   "%store_ln122 = store i768 %or_ln122_1, i768 %phi_ln122" [aes.c:122]   --->   Operation 96 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.84>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln122 = br void %while.body" [aes.c:122]   --->   Operation 97 'br' 'br_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln123 = ret i768 %or_ln122_1" [aes.c:123]   --->   Operation 98 'ret' 'ret_ln123' <Predicate = (icmp_ln122)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.844ns
The critical path consists of the following:
	'alloca' operation ('phi_ln122') [5]  (0 ns)
	'store' operation ('store_ln122', aes.c:122) of variable 'ctx_read_2', aes.c:122 on local variable 'phi_ln122' [9]  (0.844 ns)

 <State 2>: 7.17ns
The critical path consists of the following:
	'load' operation ('i', aes.c:122) on local variable 'i' [13]  (0 ns)
	'lshr' operation ('lshr_ln122', aes.c:122) [21]  (2.77 ns)
	'shl' operation ('shl_ln122_1', aes.c:122) [27]  (0 ns)
	'or' operation ('or_ln122', aes.c:122) [34]  (1.63 ns)
	'and' operation ('and_ln122_4', aes.c:122) [89]  (0 ns)
	'or' operation ('or_ln122_3', aes.c:122) [90]  (2.77 ns)

 <State 3>: 7.29ns
The critical path consists of the following:
	'load' operation ('buf_0_load', aes.c:122) on array 'buf_0' [43]  (1.15 ns)
	'lshr' operation ('lshr_ln122_1', aes.c:122) [45]  (2.01 ns)
	'mux' operation ('tmp_38', aes.c:122) [52]  (0.844 ns)
	'xor' operation ('xor_ln122_1', aes.c:122) [53]  (0.517 ns)
	'shl' operation ('shl_ln122_6', aes.c:122) [62]  (0 ns)
	'or' operation ('or_ln122_4', aes.c:122) [63]  (1.63 ns)
	'store' operation ('store_ln122', aes.c:122) of variable 'or_ln122_4', aes.c:122 on array 'buf_0' [64]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
