
---------- Begin Simulation Statistics ----------
final_tick                               1551858293000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61466                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702716                       # Number of bytes of host memory used
host_op_rate                                    61631                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25480.61                       # Real time elapsed on the host
host_tick_rate                               60903495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566180893                       # Number of instructions simulated
sim_ops                                    1570384660                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.551858                       # Number of seconds simulated
sim_ticks                                1551858293000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.732957                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              190072973                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           221703509                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12629343                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        291417570                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          28905691                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       29501211                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          595520                       # Number of indirect misses.
system.cpu0.branchPred.lookups              376060808                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276642                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100280                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8194590                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343025174                       # Number of branches committed
system.cpu0.commit.bw_lim_events             50218358                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309767                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      143188897                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408180346                       # Number of instructions committed
system.cpu0.commit.committedOps            1410283927                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2530943942                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.557217                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.394691                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1892941942     74.79%     74.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    370402061     14.63%     89.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     90881861      3.59%     93.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     77611683      3.07%     96.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     32020304      1.27%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8864414      0.35%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4890288      0.19%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3113031      0.12%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     50218358      1.98%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2530943942                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29097940                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363642249                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423704689                       # Number of loads committed
system.cpu0.commit.membars                    4203741                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203747      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798536284     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12621993      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425804961     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165444184     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410283927                       # Class of committed instruction
system.cpu0.commit.refs                     591249173                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408180346                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410283927                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.195277                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.195277                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            585205599                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4446688                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           187091370                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1573238822                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               865388372                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1085526762                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8210434                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14174015                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9939861                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  376060808                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                277913473                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1670784370                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4913678                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          118                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1602313694                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 165                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          167                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25290420                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.121650                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         870840998                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         218978664                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.518322                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2554271028                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.628131                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874100                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1399381627     54.79%     54.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               861331383     33.72%     88.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               182812016      7.16%     95.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                84733620      3.32%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12234045      0.48%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10451931      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1222152      0.05%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101022      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3232      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2554271028                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      537074437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8329532                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               360240129                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.496589                       # Inst execution rate
system.cpu0.iew.exec_refs                   668314589                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 191944938                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              425091239                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            475030378                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106290                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4824269                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           195282708                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1553407493                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            476369651                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8048305                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1535127150                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1680876                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             23338382                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8210434                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             27876782                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       817841                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34184727                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        33867                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16176                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8460865                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     51325689                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     27738213                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16176                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       548522                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7781010                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                679906579                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1520998836                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.844237                       # average fanout of values written-back
system.cpu0.iew.wb_producers                574002189                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.492018                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1521142192                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1893369571                       # number of integer regfile reads
system.cpu0.int_regfile_writes              982399718                       # number of integer regfile writes
system.cpu0.ipc                              0.455523                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.455523                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205635      0.27%      0.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            853128013     55.28%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12624692      0.82%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673790      0.24%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           479524195     31.07%     87.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          190019080     12.31%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1543175456                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    6169823                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003998                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1139901     18.48%     18.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 21234      0.34%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1139785     18.47%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     37.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3143468     50.95%     88.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               725431     11.76%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1545139589                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5647241434                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1520998785                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1696546741                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1547097144                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1543175456                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310349                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      143123481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           449778                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           582                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33150933                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2554271028                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.604155                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.850264                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1455772577     56.99%     56.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          761810880     29.82%     86.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          268863631     10.53%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43639311      1.71%     99.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15268687      0.60%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3492397      0.14%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4138503      0.16%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             928706      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             356336      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2554271028                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.499192                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         22369354                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         9167876                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           475030378                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          195282708                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1892                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3091345465                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13893704                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              469962672                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911009733                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              17120703                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               875207251                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              41258103                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                39259                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1936685987                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1568368218                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1018666735                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1084296204                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              58043926                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8210434                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            116424090                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               107656934                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1936685943                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        170377                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5937                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 38936579                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5928                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4034174267                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3130327498                       # The number of ROB writes
system.cpu0.timesIdled                       27916903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1859                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.723468                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               25153997                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31160699                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2897453                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33462576                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2176168                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2195716                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           19548                       # Number of indirect misses.
system.cpu1.branchPred.lookups               42410675                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148227                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100011                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1961409                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34312406                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6343797                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300710                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19340893                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158000547                       # Number of instructions committed
system.cpu1.commit.committedOps             160100733                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    585097240                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.273631                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.073113                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    521327547     89.10%     89.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     32053304      5.48%     94.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12307279      2.10%     96.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5909629      1.01%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3059152      0.52%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2452119      0.42%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1054486      0.18%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       589927      0.10%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6343797      1.08%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    585097240                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3695213                       # Number of function calls committed.
system.cpu1.commit.int_insts                152793901                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38886206                       # Number of loads committed
system.cpu1.commit.membars                    4200144                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200144      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98337950     61.42%     64.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40986217     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15784076      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160100733                       # Class of committed instruction
system.cpu1.commit.refs                      56770305                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158000547                       # Number of Instructions Simulated
system.cpu1.committedOps                    160100733                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.759783                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.759783                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            449402979                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               952228                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23642080                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             186903766                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                42004924                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 89647103                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1962915                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2374880                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5978337                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   42410675                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 33516418                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    540835418                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               782688                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     194066067                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5797918                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.071393                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45261880                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27330165                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.326684                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         588996258                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.333052                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.758579                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               459402601     78.00%     78.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                87421455     14.84%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                26564616      4.51%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10401072      1.77%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2315674      0.39%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2195698      0.37%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  694697      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     204      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     241      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           588996258                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        5051452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2038199                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                37300792                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.293086                       # Inst execution rate
system.cpu1.iew.exec_refs                    62022992                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18523897                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              358765880                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             43964150                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100715                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1776757                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            19136495                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          179395955                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             43499095                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1637840                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            174106777                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1300386                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10183446                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1962915                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14252564                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       196940                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1628742                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30076                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2058                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3798                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5077944                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1252396                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2058                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       421617                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1616582                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 96651740                       # num instructions consuming a value
system.cpu1.iew.wb_count                    172265705                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.809744                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 78263135                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.289986                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     172351832                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               219689613                       # number of integer regfile reads
system.cpu1.int_regfile_writes              116334406                       # number of integer regfile writes
system.cpu1.ipc                              0.265973                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.265973                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200244      2.39%      2.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            107966850     61.43%     63.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265425      0.15%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527122      0.30%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            46273940     26.33%     90.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16511024      9.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             175744617                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4422416                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025164                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 817521     18.49%     18.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5705      0.13%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 470352     10.64%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     29.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2463474     55.70%     84.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               665360     15.05%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             175966773                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         945204532                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    172265693                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        198692859                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 173094895                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                175744617                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301060                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19295221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           296652                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           350                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8572797                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    588996258                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.298380                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.789668                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          480173955     81.52%     81.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           71724736     12.18%     93.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22321170      3.79%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5820629      0.99%     98.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5813701      0.99%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1148240      0.19%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1230842      0.21%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             569282      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             193703      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      588996258                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.295843                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15321600                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2962954                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            43964150                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           19136495                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       594047710                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2509653537                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              388729480                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107554275                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              16031282                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                46023449                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6670255                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                45050                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            233511017                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             184251698                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          124631363                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 90441589                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              38549928                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1962915                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             61813940                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17077088                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       233511005                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24885                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               631                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 32313222                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           631                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   758194900                       # The number of ROB reads
system.cpu1.rob.rob_writes                  362822043                       # The number of ROB writes
system.cpu1.timesIdled                         519946                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         14854546                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              9130604                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            32077571                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              55266                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4141613                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21242037                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      42388360                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2905193                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       268701                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77493487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     15271472                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    154986853                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       15540173                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           16889059                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5058442                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16087764                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              365                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            272                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4352253                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4352247                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16889062                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           199                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     63629663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               63629663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1683183872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1683183872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              536                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21242151                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21242151    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21242151                       # Request fanout histogram
system.membus.respLayer1.occupancy       111050138831                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         67326462275                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1389370900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   992615404.301774                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        93500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2433600000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1544911438500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6946854500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    246239775                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       246239775                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    246239775                       # number of overall hits
system.cpu0.icache.overall_hits::total      246239775                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31673697                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31673697                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31673697                       # number of overall misses
system.cpu0.icache.overall_misses::total     31673697                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 643792294496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 643792294496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 643792294496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 643792294496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    277913472                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    277913472                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    277913472                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    277913472                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.113970                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.113970                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.113970                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.113970                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20325.770449                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20325.770449                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20325.770449                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20325.770449                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2836                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.266667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29440080                       # number of writebacks
system.cpu0.icache.writebacks::total         29440080                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2233584                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2233584                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2233584                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2233584                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29440113                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29440113                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29440113                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29440113                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 588695420496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 588695420496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 588695420496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 588695420496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.105933                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.105933                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.105933                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.105933                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19996.370955                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19996.370955                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19996.370955                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19996.370955                       # average overall mshr miss latency
system.cpu0.icache.replacements              29440080                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    246239775                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      246239775                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31673697                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31673697                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 643792294496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 643792294496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    277913472                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    277913472                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.113970                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.113970                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20325.770449                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20325.770449                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2233584                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2233584                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29440113                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29440113                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 588695420496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 588695420496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.105933                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.105933                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19996.370955                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19996.370955                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999962                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          275679682                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29440080                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.364094                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999962                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        585267056                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       585267056                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    514632345                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       514632345                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    514632345                       # number of overall hits
system.cpu0.dcache.overall_hits::total      514632345                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     82657540                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      82657540                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     82657540                       # number of overall misses
system.cpu0.dcache.overall_misses::total     82657540                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2877603837050                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2877603837050                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2877603837050                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2877603837050                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    597289885                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    597289885                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    597289885                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    597289885                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138388                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138388                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138388                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138388                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 34813.567365                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34813.567365                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 34813.567365                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34813.567365                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     32766398                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       148009                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1612005                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1805                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    20.326487                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.999446                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43973645                       # number of writebacks
system.cpu0.dcache.writebacks::total         43973645                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     39598972                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     39598972                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     39598972                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     39598972                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     43058568                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     43058568                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     43058568                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     43058568                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1024341400654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1024341400654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1024341400654                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1024341400654                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072090                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072090                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072090                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072090                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23789.490646                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23789.490646                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23789.490646                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23789.490646                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43973645                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    381944128                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      381944128                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     49905435                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     49905435                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1590229924500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1590229924500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    431849563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    431849563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115562                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115562                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31864.864508                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31864.864508                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17741931                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17741931                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     32163504                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     32163504                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 723374976500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 723374976500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074478                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074478                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22490.552537                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22490.552537                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    132688217                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     132688217                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     32752105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     32752105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1287373912550                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1287373912550                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165440322                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165440322                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.197969                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.197969                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39306.600677                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39306.600677                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     21857041                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     21857041                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10895064                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10895064                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 300966424154                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 300966424154                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065855                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065855                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27624.107959                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27624.107959                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2154                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2154                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1780                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1780                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10854000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10854000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.452466                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.452466                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6097.752809                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6097.752809                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1771                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1771                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       506000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       506000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002288                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002288                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 56222.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56222.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       786500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       786500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3880                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3880                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.043299                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.043299                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4681.547619                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4681.547619                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          168                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       619500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       619500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.043299                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.043299                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3687.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3687.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184298                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184298                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       915982                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       915982                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92645138000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92645138000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100280                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100280                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436124                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436124                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101142.967875                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101142.967875                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       915982                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       915982                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91729156000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91729156000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436124                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436124                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100142.967875                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100142.967875                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999534                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          559797402                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43974246                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.730119                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999534                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1242770236                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1242770236                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26216070                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37305465                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              647623                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              490139                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64659297                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26216070                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37305465                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             647623                       # number of overall hits
system.l2.overall_hits::.cpu1.data             490139                       # number of overall hits
system.l2.overall_hits::total                64659297                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3224040                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6667716                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5992                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2932747                       # number of demand (read+write) misses
system.l2.demand_misses::total               12830495                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3224040                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6667716                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5992                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2932747                       # number of overall misses
system.l2.overall_misses::total              12830495                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 262751108498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 630986173502                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    536241000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 312026138630                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1206299661630                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 262751108498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 630986173502                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    536241000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 312026138630                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1206299661630                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29440110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43973181                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          653615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3422886                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77489792                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29440110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43973181                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         653615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3422886                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77489792                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.109512                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.151631                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.009167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.856805                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165577                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.109512                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.151631                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.009167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.856805                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165577                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81497.471650                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94633.030786                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89492.823765                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106393.813933                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94018.170120                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81497.471650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94633.030786                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89492.823765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106393.813933                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94018.170120                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             400009                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     12328                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.447193                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8105119                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5058443                       # number of writebacks
system.l2.writebacks::total                   5058443                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         165034                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          19756                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              184823                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        165034                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         19756                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             184823                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3224021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6502682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2912991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12645672                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3224021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6502682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2912991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8746582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21392254                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 230510015498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 554371316393                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    475870000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 281564534680                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1066921736571                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 230510015498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 554371316393                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    475870000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 281564534680                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 831777151896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1898698888467                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.109511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.147878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.009146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.851034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.163191                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.109511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.147878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.009146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.851034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.276065                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71497.678054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85252.718247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79603.546337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96658.223345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84370.505306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71497.678054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85252.718247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79603.546337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96658.223345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95097.393690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88756.373614                       # average overall mshr miss latency
system.l2.replacements                       36264908                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14264213                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14264213                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14264213                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14264213                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     62372338                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         62372338                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     62372338                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     62372338                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8746582                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8746582                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 831777151896                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 831777151896                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95097.393690                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95097.393690                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 93                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       450500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       481000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.943820                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.948980                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5363.095238                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3388.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5172.043011                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1688500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       182500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1871000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.943820                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.948980                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20101.190476                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20277.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20118.279570                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       118000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       198000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19800                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9047597                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           204415                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9252012                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2769184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1688215                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4457399                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 274398224320                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 182100295229                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  456498519549                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11816781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1892630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13709411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.234343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.891994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.325134                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99089.921190                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107865.583015                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102413.654140                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        94640                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        11750                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           106390                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2674544                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1676465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4351009                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 240075516500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 164456883269                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 404532399769                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.226334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.885786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.317374                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89763.158318                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98097.415257                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92974.388187                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26216070                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        647623                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26863693                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3224040                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5992                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3230032                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 262751108498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    536241000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 263287349498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29440110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       653615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30093725                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.109512                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.009167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.107332                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81497.471650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89492.823765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81512.303747                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3224021                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5978                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3229999                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 230510015498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    475870000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 230985885498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.109511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.009146                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.107331                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71497.678054                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79603.546337                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71512.680189                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     28257868                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       285724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          28543592                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3898532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1244532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5143064                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 356587949182                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 129925843401                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 486513792583                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     32156400                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1530256                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      33686656                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.121237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.813284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.152674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91467.236689                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104397.350491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94596.099248                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        70394                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8006                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        78400                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3828138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1236526                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5064664                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 314295799893                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 117107651411                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 431403451304                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.119047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.808052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150346                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82101.481162                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94706.986680                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85179.086175                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           58                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           40                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                98                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          182                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           99                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             281                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2975463                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1327487                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4302950                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          240                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          139                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           379                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.758333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.712230                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.741425                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16348.697802                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13408.959596                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15312.989324                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           52                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           30                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           82                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          130                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           69                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          199                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2631485                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1465482                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4096967                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.541667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.496403                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.525066                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20242.192308                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21238.869565                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20587.773869                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999933                       # Cycle average of tags in use
system.l2.tags.total_refs                   162537189                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  36265088                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.481919                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.958917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.327365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.232465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.115337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.114054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.251793                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.499358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.020740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.159882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.033032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.285184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1269279832                       # Number of tag accesses
system.l2.tags.data_accesses               1269279832                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     206337280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     416248960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        382592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     186447488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    550027456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1359443776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    206337280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       382592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     206719872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    323740288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       323740288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3224020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6503890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2913242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8594179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21241309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5058442                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5058442                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        132961419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        268226140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           246538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        120144661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    354431496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             876010253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    132961419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       246538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        133207957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      208614594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            208614594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      208614594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       132961419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       268226140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          246538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       120144661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    354431496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1084624847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4650146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3224020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6044881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2886982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8480064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006479198250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       284140                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       284140                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            38123714                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4379362                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21241311                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5058442                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21241311                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5058442                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 599386                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                408296                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            770858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            766652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            770407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            853032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3529815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2460935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1192038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            800350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            809152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            796582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           800177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1223198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1441112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1673710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           767228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1986679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            276322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            278109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            276254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            276465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            279349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            278960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            281258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            283470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            292220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            288721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           288369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           327799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           392054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           275605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           278073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           277090                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 719477208299                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               103209625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1106513302049                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34855.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53605.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15090662                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2530247                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              21241311                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5058442                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8135872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2911118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1482077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1207728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  943200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  768970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  681723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  617089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  545265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  493769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 537902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 926272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 471754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 304378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 243208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 183236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 124986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  58209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 114507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 224214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 265569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 283799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 287365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 287463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 288749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 290913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 294346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 300502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 295147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 295014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 291932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 285495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 283774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 284187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  25595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7671127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    211.010689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.528314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.175880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4698779     61.25%     61.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1277251     16.65%     77.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       339036      4.42%     82.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       315635      4.11%     86.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       176275      2.30%     88.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       115100      1.50%     90.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       106982      1.39%     91.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       100128      1.31%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       541941      7.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7671127                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       284140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      72.646949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.392401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    551.558978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       284135    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-98303            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::204800-212991            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        284140                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       284140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.365587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.341050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.941198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           240564     84.66%     84.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4549      1.60%     86.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24997      8.80%     95.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9416      3.31%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2925      1.03%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1059      0.37%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              426      0.15%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              136      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               47      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        284140                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1321083200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                38360704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               297607552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1359443904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            323740288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       851.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    876.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    208.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1551858262000                       # Total gap between requests
system.mem_ctrls.avgGap                      59006.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    206337280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    386872384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       382592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    184766848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    542724096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    297607552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 132961418.533335119486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 249296205.552448600531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 246537.974327788717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 119061675.175775855780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 349725292.862162113190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191774953.513748437166                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3224020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6503891                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2913242                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8594180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5058442                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  98042121519                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 289804956858                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    224429644                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 160887771015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 557554023013                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 37710768141820                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30409.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44558.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37542.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55226.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64875.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7455016.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25268274360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13430394945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         67814549040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12632039820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     122502054480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     676540114170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26195593920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       944383020735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        608.549779                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  61569954961                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  51819820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1438468518039                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          29503622400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15681532020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         79568781180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11641576140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     122502054480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     681975612510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21618332160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       962491510890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        620.218686                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  49246898226                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  51819820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1450791574774                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14419167603.448277                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   71293468304.453766                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        78500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 585595182000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   297390711500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1254467581500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32850386                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32850386                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32850386                       # number of overall hits
system.cpu1.icache.overall_hits::total       32850386                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       666032                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        666032                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       666032                       # number of overall misses
system.cpu1.icache.overall_misses::total       666032                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   9804458000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   9804458000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   9804458000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   9804458000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     33516418                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     33516418                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     33516418                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     33516418                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.019872                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019872                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.019872                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019872                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 14720.701107                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14720.701107                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 14720.701107                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14720.701107                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          256                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    85.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       653583                       # number of writebacks
system.cpu1.icache.writebacks::total           653583                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12417                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12417                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12417                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12417                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       653615                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       653615                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       653615                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       653615                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9025902000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9025902000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9025902000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9025902000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019501                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019501                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019501                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019501                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 13809.202665                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13809.202665                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 13809.202665                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13809.202665                       # average overall mshr miss latency
system.cpu1.icache.replacements                653583                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32850386                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32850386                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       666032                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       666032                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   9804458000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   9804458000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     33516418                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     33516418                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.019872                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019872                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 14720.701107                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14720.701107                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12417                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12417                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       653615                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       653615                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9025902000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9025902000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019501                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019501                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 13809.202665                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13809.202665                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992403                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           33019089                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           653583                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            50.520116                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        366973500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992403                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999763                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999763                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         67686451                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        67686451                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     42850035                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42850035                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     42850035                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42850035                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13996362                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13996362                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13996362                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13996362                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1297837194444                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1297837194444                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1297837194444                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1297837194444                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56846397                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56846397                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56846397                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56846397                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.246214                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.246214                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.246214                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.246214                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92726.752455                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92726.752455                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92726.752455                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92726.752455                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13348995                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       149587                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           210770                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1526                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.334417                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    98.025557                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3422782                       # number of writebacks
system.cpu1.dcache.writebacks::total          3422782                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11350165                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11350165                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11350165                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11350165                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2646197                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2646197                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2646197                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2646197                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 248112645959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 248112645959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 248112645959                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 248112645959                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046550                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046550                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046550                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046550                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93761.970843                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93761.970843                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93761.970843                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93761.970843                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3422782                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33467127                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33467127                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7595637                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7595637                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 607514398000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 607514398000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     41062764                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     41062764                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184976                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184976                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79982.020994                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79982.020994                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6065072                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6065072                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1530565                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1530565                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 136184369500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 136184369500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037274                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037274                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88976.534482                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88976.534482                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      9382908                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9382908                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6400725                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6400725                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 690322796444                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 690322796444                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15783633                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15783633                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.405529                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.405529                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 107850.719480                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 107850.719480                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5285093                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5285093                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1115632                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1115632                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 111928276459                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 111928276459                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.070683                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070683                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100327.237350                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100327.237350                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6673500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6673500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.320675                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.320675                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43904.605263                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43904.605263                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          152                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       594500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       594500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          455                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          455                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.230769                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.230769                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5661.904762                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5661.904762                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       489500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       489500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.230769                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.230769                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4661.904762                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4661.904762                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322381                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322381                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777630                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777630                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77270399500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77270399500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100011                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100011                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370298                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370298                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99366.536142                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99366.536142                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777630                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777630                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76492769500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76492769500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370298                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370298                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98366.536142                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98366.536142                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.592083                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           47595626                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3423707                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.901781                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        366985000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.592083                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.924753                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924753                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121318412                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121318412                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1551858293000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63781143                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19322656                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     63225876                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        31206465                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15952551                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              75                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             368                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           272                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            640                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13710223                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13710220                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30093728                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     33687416                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          379                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          379                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88320302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131921938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1960813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10269773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             232472826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3768332096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5628600192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     83660672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    438123968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9918716928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        52219642                       # Total snoops (count)
system.tol2bus.snoopTraffic                 323846016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        129712295                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.144284                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.357225                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              111265549     85.78%     85.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1               18178043     14.01%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 268701      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          129712295                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       154985621398                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65965846428                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44667542216                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5138955001                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         981821692                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           112694                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1783490819000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1086238                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708776                       # Number of bytes of host memory used
host_op_rate                                  1089289                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1501.08                       # Real time elapsed on the host
host_tick_rate                              154310062                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1630534600                       # Number of instructions simulated
sim_ops                                    1635115150                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.231633                       # Number of seconds simulated
sim_ticks                                231632526000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            82.548152                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5132906                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6218075                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           861847                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7712740                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            396586                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         465350                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           68764                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9587806                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        36688                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        106484                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           595473                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6332049                       # Number of branches committed
system.cpu0.commit.bw_lim_events               619992                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         711459                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8209517                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27326394                       # Number of instructions committed
system.cpu0.commit.committedOps              27586523                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    114779828                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.240343                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.891533                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    100910893     87.92%     87.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8668542      7.55%     95.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1790401      1.56%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1808933      1.58%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       413079      0.36%     98.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       220719      0.19%     99.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       236350      0.21%     99.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       110919      0.10%     99.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       619992      0.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    114779828                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2894                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              832910                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26749452                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5497672                       # Number of loads committed
system.cpu0.commit.membars                     424466                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       425102      1.54%      1.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16697665     60.53%     62.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         182277      0.66%     62.73% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           76228      0.28%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           424      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1273      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           212      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          246      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5603678     20.31%     83.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4598679     16.67%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          478      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          245      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27586523                       # Class of committed instruction
system.cpu0.commit.refs                      10203080                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27326394                       # Number of Instructions Simulated
system.cpu0.committedOps                     27586523                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.343981                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.343981                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             63349800                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               269024                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4598005                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              37987856                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31731052                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 20057892                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                616009                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               591278                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               550965                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9587806                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4640414                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     77644486                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               336205                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          863                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      43318542                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 643                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          426                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1764876                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.042050                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          37776862                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5529492                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.189985                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         116305718                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.377843                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.862429                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                87642471     75.36%     75.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                21136665     18.17%     93.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3382713      2.91%     96.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1999012      1.72%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1475745      1.27%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  328272      0.28%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   96053      0.08%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   32730      0.03%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  212057      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           116305718                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2474                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1804                       # number of floating regfile writes
system.cpu0.idleCycles                      111705203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              646985                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7094579                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.145587                       # Inst execution rate
system.cpu0.iew.exec_refs                    12991612                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4972755                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                1920189                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8291629                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            400433                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           194511                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5212792                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           35717006                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8018857                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           416969                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             33195469                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 13687                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6996946                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                616009                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6998270                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       191939                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           83846                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1483                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          615                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          114                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2793957                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       507395                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           615                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       244725                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        402260                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 18503513                       # num instructions consuming a value
system.cpu0.iew.wb_count                     32018238                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.737222                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13641198                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.140424                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      32091391                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                43189308                       # number of integer regfile reads
system.cpu0.int_regfile_writes               20458820                       # number of integer regfile writes
system.cpu0.ipc                              0.119847                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.119847                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           445253      1.32%      1.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             19625558     58.39%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              252698      0.75%     60.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                76298      0.23%     60.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     60.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                424      0.00%     60.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1273      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                212      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               246      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8305758     24.71%     85.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4903958     14.59%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            490      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           252      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              33612437                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2921                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               5836                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2903                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2920                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     175785                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005230                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  21409     12.18%     12.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    66      0.04%     12.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    128      0.07%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                117295     66.73%     79.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                36880     20.98%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                7      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              33340048                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         183764983                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     32015335                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         43845212                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  34715393                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 33612437                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1001613                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        8130567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            64441                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        290154                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4342936                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    116305718                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.289001                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.716988                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           94145695     80.95%     80.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           15042112     12.93%     93.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4181576      3.60%     97.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2033129      1.75%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             601340      0.52%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             166163      0.14%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              93325      0.08%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              27363      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              15015      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      116305718                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.147416                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           622580                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          155584                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8291629                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5212792                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  23319                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2171                       # number of misc regfile writes
system.cpu0.numCycles                       228010921                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   235254211                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                9044235                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16855935                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                155959                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                32596880                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5156643                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11120                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47411302                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              36489352                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23670069                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 19689677                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9156757                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                616009                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14590433                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6814202                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2475                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        47408827                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      39768484                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            283982                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2812585                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        289915                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   149780181                       # The number of ROB reads
system.cpu0.rob.rob_writes                   73124628                       # The number of ROB writes
system.cpu0.timesIdled                        1274133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                20071                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.930326                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5322340                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7103052                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           631339                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7471549                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            838941                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         952862                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          113921                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9659480                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       115295                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         75630                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           444396                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8509372                       # Number of branches committed
system.cpu1.commit.bw_lim_events               700447                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         412262                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1989986                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37027313                       # Number of instructions committed
system.cpu1.commit.committedOps              37143967                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     94537747                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.392901                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.066988                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     75222931     79.57%     79.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11714193     12.39%     91.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3309213      3.50%     95.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2197752      2.32%     97.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       763124      0.81%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       304828      0.32%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       238933      0.25%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        86326      0.09%     99.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       700447      0.74%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     94537747                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     79595                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1497389                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36577895                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6503806                       # Number of loads committed
system.cpu1.commit.membars                     189390                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       207747      0.56%      0.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24043159     64.73%     65.29% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         209641      0.56%     65.85% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           67628      0.18%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         12238      0.03%     66.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         36714      0.10%     66.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          6119      0.02%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         6119      0.02%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6567166     17.68%     83.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5969031     16.07%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        12270      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         6135      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         37143967                       # Class of committed instruction
system.cpu1.commit.refs                      12554602                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37027313                       # Number of Instructions Simulated
system.cpu1.committedOps                     37143967                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.590253                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.590253                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             17721428                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               189085                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5163000                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40278542                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                52763519                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 23929318                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                488474                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               244334                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               242809                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9659480                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5546958                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     39335071                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               313268                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         5890                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      41987939                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 594                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          232                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1350904                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.030369                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55128309                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6161281                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.132007                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          95145548                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.443741                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.901926                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                66650513     70.05%     70.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21431183     22.52%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3755219      3.95%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1603214      1.69%     98.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  966767      1.02%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  299208      0.31%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  164115      0.17%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   81723      0.09%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  193606      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            95145548                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    67327                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   48984                       # number of floating regfile writes
system.cpu1.idleCycles                      222928444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              466521                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8763885                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.122009                       # Inst execution rate
system.cpu1.iew.exec_refs                    13398440                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6122909                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 272344                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7064576                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            255249                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           251292                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6204163                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           39128939                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7275531                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           322388                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             38808006                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  1401                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1582768                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                488474                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1584664                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        93228                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          319955                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1457                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          476                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       560770                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       153367                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           476                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       198469                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        268052                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 16276232                       # num instructions consuming a value
system.cpu1.iew.wb_count                     38195385                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.767832                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 12497409                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.120083                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      38255250                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                50744585                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24128997                       # number of integer regfile writes
system.cpu1.ipc                              0.116411                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.116411                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           251446      0.64%      0.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             25021372     63.94%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              211367      0.54%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                67768      0.17%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              12238      0.03%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              36714      0.09%     65.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               6119      0.02%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              6119      0.02%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7433224     19.00%     84.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6065612     15.50%     99.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          12278      0.03%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          6137      0.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              39130394                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  79611                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             159216                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        79595                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             79615                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     266974                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006823                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   9694      3.63%      3.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    87      0.03%      3.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   3269      1.22%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      4.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                177185     66.37%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                76733     28.74%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39066311                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         173547271                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     38115790                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41034764                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  38672804                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 39130394                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             456135                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1984972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            33177                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         43873                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       822799                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     95145548                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.411269                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.826717                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           69016377     72.54%     72.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18285655     19.22%     91.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4559173      4.79%     96.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2077130      2.18%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             761436      0.80%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             289768      0.30%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             103933      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              39787      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              12289      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       95145548                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.123023                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           171357                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           77905                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7064576                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6204163                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 135441                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 61190                       # number of misc regfile writes
system.cpu1.numCycles                       318073992                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   145105449                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1897719                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             23314557                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 22158                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                53337227                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                757957                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  360                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             51541279                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39717786                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           25088747                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 23591612                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9221845                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                488474                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10112264                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1774190                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            67327                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        51473952                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5718252                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            155152                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1210609                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        155161                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   132561688                       # The number of ROB reads
system.cpu1.rob.rob_writes                   78875953                       # The number of ROB writes
system.cpu1.timesIdled                        2296035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued           880411                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               568844                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1971291                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              23635                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                222242                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4980472                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9403449                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       741359                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       400462                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5925363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3978780                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11874347                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4379242                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4335499                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1070892                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3362485                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            96482                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          48134                       # Transaction distribution
system.membus.trans_dist::ReadExReq            487915                       # Transaction distribution
system.membus.trans_dist::ReadExResp           485091                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4335496                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2006                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14224004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14224004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    377055104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               377055104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           118248                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4970033                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4970033    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4970033                       # Request fanout histogram
system.membus.respLayer1.occupancy        25603823296                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14871506440                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   231632526000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   231632526000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13136                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6568                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17909620.813033                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4424253.318517                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6568    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     72081000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6568                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   114002136500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 117630389500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3301999                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3301999                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3301999                       # number of overall hits
system.cpu0.icache.overall_hits::total        3301999                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1338414                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1338414                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1338414                       # number of overall misses
system.cpu0.icache.overall_misses::total      1338414                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  87912427991                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  87912427991                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  87912427991                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  87912427991                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4640413                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4640413                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4640413                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4640413                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.288426                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.288426                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.288426                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.288426                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65684.031989                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65684.031989                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65684.031989                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65684.031989                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        26609                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              571                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.600701                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1224737                       # number of writebacks
system.cpu0.icache.writebacks::total          1224737                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       113609                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       113609                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       113609                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       113609                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1224805                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1224805                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1224805                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1224805                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  80028397991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  80028397991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  80028397991                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  80028397991                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.263943                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.263943                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.263943                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.263943                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65339.705497                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65339.705497                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65339.705497                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65339.705497                       # average overall mshr miss latency
system.cpu0.icache.replacements               1224737                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3301999                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3301999                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1338414                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1338414                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  87912427991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  87912427991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4640413                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4640413                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.288426                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.288426                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65684.031989                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65684.031989                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       113609                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       113609                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1224805                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1224805                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  80028397991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  80028397991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.263943                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.263943                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65339.705497                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65339.705497                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998984                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4527009                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1224837                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.696009                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998984                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999968                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10505631                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10505631                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7515970                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7515970                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7515970                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7515970                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4050346                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4050346                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4050346                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4050346                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 307018859582                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 307018859582                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 307018859582                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 307018859582                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11566316                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11566316                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11566316                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11566316                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.350185                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.350185                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.350185                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.350185                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75800.650014                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75800.650014                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75800.650014                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75800.650014                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17706884                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1225                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           262016                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.579400                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.058824                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1380170                       # number of writebacks
system.cpu0.dcache.writebacks::total          1380170                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2553614                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2553614                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2553614                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2553614                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1496732                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1496732                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1496732                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1496732                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 112094224533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 112094224533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 112094224533                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 112094224533                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.129404                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.129404                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.129404                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.129404                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 74892.649140                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 74892.649140                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 74892.649140                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 74892.649140                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1380170                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5192413                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5192413                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1934780                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1934780                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 141396280500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 141396280500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7127193                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7127193                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.271465                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.271465                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 73081.322166                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73081.322166                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       872903                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       872903                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1061877                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1061877                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  78434386500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  78434386500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.148990                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.148990                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 73863.909379                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73863.909379                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2323557                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2323557                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2115566                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2115566                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 165622579082                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 165622579082                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4439123                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4439123                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.476573                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.476573                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 78287.597306                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78287.597306                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1680711                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1680711                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       434855                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       434855                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  33659838033                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  33659838033                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.097960                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.097960                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 77404.739587                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 77404.739587                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       154754                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       154754                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        21675                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        21675                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    968182500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    968182500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       176429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       176429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.122854                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.122854                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44668.166090                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44668.166090                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        18289                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        18289                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3386                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3386                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     29810500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     29810500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019192                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019192                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8804.046072                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8804.046072                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       138995                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       138995                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        20496                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        20496                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    133282000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    133282000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       159491                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       159491                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.128509                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.128509                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6502.829820                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6502.829820                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        20471                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        20471                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    112826000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    112826000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.128352                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.128352                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5511.504079                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5511.504079                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       431000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       431000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       416000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       416000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        75757                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          75757                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        30727                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        30727                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    510615993                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    510615993                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       106484                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       106484                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.288560                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.288560                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16617.827741                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16617.827741                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        30727                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        30727                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    479888993                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    479888993                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.288560                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.288560                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15617.827741                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15617.827741                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.569556                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9456339                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1472956                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.419974                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.569556                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.986549                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986549                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25490364                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25490364                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              340872                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              291159                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              428132                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              250835                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1310998                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             340872                       # number of overall hits
system.l2.overall_hits::.cpu0.data             291159                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             428132                       # number of overall hits
system.l2.overall_hits::.cpu1.data             250835                       # number of overall hits
system.l2.overall_hits::total                 1310998                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            883915                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1082231                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1731483                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            730993                       # number of demand (read+write) misses
system.l2.demand_misses::total                4428622                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           883915                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1082231                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1731483                       # number of overall misses
system.l2.overall_misses::.cpu1.data           730993                       # number of overall misses
system.l2.overall_misses::total               4428622                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  74181156985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 105990214999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 138628786988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  68057622042                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     386857781014                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  74181156985                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 105990214999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 138628786988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  68057622042                       # number of overall miss cycles
system.l2.overall_miss_latency::total    386857781014                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1224787                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1373390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2159615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          981828                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5739620                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1224787                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1373390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2159615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         981828                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5739620                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.721689                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.788000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.801755                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.744522                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.771588                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.721689                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.788000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.801755                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.744522                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.771588                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83923.405514                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97936.775974                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80063.614247                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 93102.973684                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87353.985283                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83923.405514                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97936.775974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80063.614247                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 93102.973684                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87353.985283                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             237230                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4290                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      55.298368                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    336030                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1070889                       # number of writebacks
system.l2.writebacks::total                   1070889                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           3274                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          46663                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1020                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          51969                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              102926                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          3274                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         46663                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1020                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         51969                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             102926                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       880641                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1035568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1730463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       679024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4325696                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       880641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1035568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1730463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       679024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       498072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4823768                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  65180903031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  91864715191                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 121262867526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  57190621152                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 335499106900                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  65180903031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  91864715191                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 121262867526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  57190621152                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  66655908242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 402155015142                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.719016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.754023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.801283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.691592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.753655                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.719016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.754023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.801283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.691592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.840433                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74015.294576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88709.495843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70075.388798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84224.741912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77559.566576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74015.294576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88709.495843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70075.388798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84224.741912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 133827.856699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83369.476961                       # average overall mshr miss latency
system.l2.replacements                        8779853                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1259233                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1259233                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1259235                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1259235                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      3983701                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3983701                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      3983705                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3983705                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       498072                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         498072                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  66655908242                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  66655908242                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 133827.856699                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 133827.856699                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1805                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             531                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2336                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         15735                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          5668                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              21403                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     44068000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     25735000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     69803000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        17540                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         6199                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23739                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.897092                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.914341                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.901597                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2800.635526                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4540.402258                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3261.365229                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        15733                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         5666                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         21399                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    318624497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    112814497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    431438994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.896978                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.914018                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.901428                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20251.986080                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19910.783092                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20161.642787                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           176                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           485                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                661                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1709                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         5798                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             7507                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2873500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     15055000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     17928500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1885                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         6283                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           8168                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.906631                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.922808                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.919074                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1681.392627                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2596.585029                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2388.237645                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            19                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1693                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         5795                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         7488                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     34566974                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    116960983                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    151527957                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.898143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.922330                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.916748                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20417.586533                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20183.085936                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20236.105369                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           102963                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           130110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                233073                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         290645                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         280538                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              571183                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  31549904054                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  29472537585                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   61022441639                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       393608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       410648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            804256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.738412                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.683159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.710200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108551.339448                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105057.202892                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106835.185289                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        43708                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        43496                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            87204                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       246937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       237042                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         483979                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  25505627669                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  23543808674                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  49049436343                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.627368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.577239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.601772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103287.995193                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99323.363261                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101346.207879                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        340872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        428132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             769004                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       883915                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1731483                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2615398                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  74181156985                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 138628786988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 212809943973                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1224787                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2159615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3384402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.721689                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.801755                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.772780                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83923.405514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80063.614247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81368.091577                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         3274                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1020                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4294                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       880641                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1730463                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2611104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  65180903031                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 121262867526                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 186443770557                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.719016                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.801283                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.771511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74015.294576                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70075.388798                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71404.191697                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       188196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       120725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            308921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       791586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       450455                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1242041                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  74440310945                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  38585084457                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 113025395402                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       979782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       571180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1550962                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.807921                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.788639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.800820                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94039.448582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85658.022349                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90999.729801                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2955                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8473                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        11428                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       788631                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       441982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1230613                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  66359087522                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  33646812478                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 100005900000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.804905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.773805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.793451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84144.660205                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76127.110330                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81265.109340                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1214                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          138                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1352                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1735                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          337                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2072                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2182971                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1734482                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3917453                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2949                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          475                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3424                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.588335                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.709474                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.605140                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1258.196542                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5146.830861                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1890.662645                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           27                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           66                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1696                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          310                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2006                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     33069935                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      6415425                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     39485360                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.575110                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.652632                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.585864                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19498.782429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20694.919355                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19683.629113                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997337                       # Cycle average of tags in use
system.l2.tags.total_refs                    11382211                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8781335                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.296182                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.931949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.708480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.577723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        8.988488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.731534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     3.059163                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.608312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.104820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.055902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.140445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.042680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.047799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999958                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  96924503                       # Number of tag accesses
system.l2.tags.data_accesses                 96924503                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      56361088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      66305024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     110749632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      43507264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     31594560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          308517568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     56361088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    110749632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     167110720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     68537088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        68537088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         880642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1036016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1730463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         679801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       493665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4820587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1070892                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1070892                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        243321130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        286250921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        478126427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        187828820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    136399497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1331926795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    243321130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    478126427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        721447557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      295887150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            295887150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      295887150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       243321130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       286250921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       478126427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       187828820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    136399497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1627813945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1012625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    880639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    935632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1730463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    575342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    492449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000343035250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        62351                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        62351                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8938577                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             955996                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4820585                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1070896                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4820585                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1070896                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 206060                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 58271                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             87278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             80784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            490929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            207141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            297140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            961954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            217452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            436703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            159883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            282243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           170150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           409109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           234052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           261492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           180790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           137425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             44948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             62630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             39554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             70535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           146773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           123357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            48730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            50529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            46943                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 122432190563                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23072625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            208954534313                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26531.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45281.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        35                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3150534                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  805613                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4820585                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1070896                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2514503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  979634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  340483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  139667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   67538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   51755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   37607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   40059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  70924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 107295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  51814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  33270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  29361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  25807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  21460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  14526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  40607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  47531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  51898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  51195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  51740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  13042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     69                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1671011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.521090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.068808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.897429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       827779     49.54%     49.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       428583     25.65%     75.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       130487      7.81%     82.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        81081      4.85%     87.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        45445      2.72%     90.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27729      1.66%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13814      0.83%     93.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9924      0.59%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       106169      6.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1671011                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        62351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.009110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.372056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.467875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          24829     39.82%     39.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         13079     20.98%     60.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          7385     11.84%     72.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         4723      7.57%     80.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         3135      5.03%     85.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         3119      5.00%     90.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2819      4.52%     94.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         1533      2.46%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          824      1.32%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          456      0.73%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          259      0.42%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          120      0.19%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           53      0.09%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         62351                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        62351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.240878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.225608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.738181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            55309     88.71%     88.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1413      2.27%     90.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3960      6.35%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1208      1.94%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              299      0.48%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              114      0.18%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               41      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         62351                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              295329600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13187840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64808640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               308517440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             68537344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1274.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       279.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1331.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    295.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  231632480500                       # Total gap between requests
system.mem_ctrls.avgGap                      39316.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     56360896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     59880448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    110749632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     36821888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     31516736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     64808640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 243320301.225744098425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 258514851.234666407108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 478126426.855958878994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 158966828.346032887697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 136063516.399246960878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 279790757.883458912373                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       880642                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1036015                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1730463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       679801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       493664                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1070896                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  28738539977                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  49788010013                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  49857331227                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29984775292                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  50585877804                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5805190345305                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32633.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48057.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28811.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     44108.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher    102470.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5420872.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5347938540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2842496745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13102942440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3138284880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18284925360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102546684480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2591787360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       147855059805                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        638.317348                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5857796029                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7734740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 218039989971                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6583094280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3498990000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19844780340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2147669820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     18284925360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     104349868650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1073316480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       155782644930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        672.542184                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1874051577                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7734740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 222023734423                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              24302                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        12152                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5974457.332126                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12407529.020137                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        12152    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    665368500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          12152                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   159030920500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  72601605500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3298669                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3298669                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3298669                       # number of overall hits
system.cpu1.icache.overall_hits::total        3298669                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2248288                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2248288                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2248288                       # number of overall misses
system.cpu1.icache.overall_misses::total      2248288                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 154535117984                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 154535117984                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 154535117984                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 154535117984                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5546957                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5546957                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5546957                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5546957                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.405319                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.405319                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.405319                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.405319                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68734.574033                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68734.574033                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68734.574033                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68734.574033                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       471087                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             4192                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   112.377624                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2159613                       # number of writebacks
system.cpu1.icache.writebacks::total          2159613                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        88663                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        88663                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        88663                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        88663                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2159625                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2159625                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2159625                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2159625                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 146907646484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 146907646484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 146907646484                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 146907646484                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.389335                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.389335                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.389335                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.389335                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68024.609126                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68024.609126                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68024.609126                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68024.609126                       # average overall mshr miss latency
system.cpu1.icache.replacements               2159613                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3298669                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3298669                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2248288                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2248288                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 154535117984                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 154535117984                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5546957                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5546957                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.405319                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.405319                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68734.574033                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68734.574033                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        88663                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        88663                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2159625                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2159625                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 146907646484                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 146907646484                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.389335                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.389335                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68024.609126                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68024.609126                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999865                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5943206                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2159657                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.751921                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999865                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999996                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13253539                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13253539                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8779265                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8779265                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8779265                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8779265                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3573181                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3573181                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3573181                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3573181                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 245777235385                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 245777235385                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 245777235385                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 245777235385                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12352446                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12352446                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12352446                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12352446                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.289269                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.289269                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.289269                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.289269                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68783.875036                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68783.875036                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68783.875036                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68783.875036                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10439896                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          221                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           146788                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.122272                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1006687                       # number of writebacks
system.cpu1.dcache.writebacks::total          1006687                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2467517                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2467517                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2467517                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2467517                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1105664                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1105664                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1105664                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1105664                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  73453973292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  73453973292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  73453973292                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  73453973292                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089510                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089510                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089510                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089510                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 66434.263295                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66434.263295                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 66434.263295                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66434.263295                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1006687                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5220219                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5220219                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1242290                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1242290                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  73385763000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  73385763000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6462509                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6462509                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192230                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192230                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 59072.972494                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59072.972494                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       585093                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       585093                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       657197                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       657197                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  41170557000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  41170557000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.101694                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.101694                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 62645.686149                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 62645.686149                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3559046                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3559046                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2330891                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2330891                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 172391472385                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 172391472385                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5889937                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5889937                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.395741                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.395741                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73959.474032                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73959.474032                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1882424                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1882424                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       448467                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       448467                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32283416292                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32283416292                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.076141                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.076141                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71986.157938                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71986.157938                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        77781                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        77781                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        27283                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        27283                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    739225000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    739225000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       105064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       105064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.259680                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.259680                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27094.710992                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27094.710992                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        23822                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        23822                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3461                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3461                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     32369000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     32369000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.032942                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.032942                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9352.499278                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9352.499278                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        55239                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        55239                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        28557                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        28557                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    284997500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    284997500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        83796                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        83796                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.340792                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.340792                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9979.952376                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9979.952376                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        28555                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        28555                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    256647500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    256647500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.340768                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.340768                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8987.830503                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8987.830503                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4244500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4244500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      4039500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4039500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        48155                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          48155                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        27475                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        27475                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    132333000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    132333000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        75630                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        75630                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.363282                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.363282                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4816.487716                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4816.487716                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        27475                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        27475                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    104858000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    104858000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.363282                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.363282                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3816.487716                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3816.487716                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.528844                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10141053                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1096284                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.250389                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.528844                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.985276                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.985276                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26330125                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26330125                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 231632526000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5110340                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2330124                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4511961                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7708965                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           899750                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           98523                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         48806                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         147329                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          220                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          220                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           839620                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          839623                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3384429                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1725910                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3424                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3424                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3674329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4327267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6478853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3166634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17647083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    156769600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    176227776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    276430592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127264512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              736692480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10005585                       # Total snoops (count)
system.tol2bus.snoopTraffic                  82012672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15781759                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.359407                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.530079                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10510147     66.60%     66.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4871149     30.87%     97.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 400463      2.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15781759                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11709699828                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2247182933                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1839451502                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1679577303                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3240354162                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
