

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Wed Mar 29 09:30:37 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.691 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  110100481|  174055425|  1.101 sec|  1.741 sec|  110100482|  174055426|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+-----------+-----------+---------------+-----------+-----------+------+----------+
        |                                |    Latency (cycles)   |   Iteration   |  Initiation Interval  | Trip |          |
        |            Loop Name           |    min    |    max    |    Latency    |  achieved |   target  | Count| Pipelined|
        +--------------------------------+-----------+-----------+---------------+-----------+-----------+------+----------+
        |- TILE_ROW_TILE_COL_TILE_DEPTH  |  110100480|  174055424|  13440 ~ 21247|          -|          -|  8192|        no|
        +--------------------------------+-----------+-----------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 5 
5 --> 6 11 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tk = alloca i32 1"   --->   Operation 15 'alloca' 'tk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 16 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten166 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 18 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten253 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_1 = alloca i32 1"   --->   Operation 20 'alloca' 'conv_bias_buf_pong_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_1 = alloca i32 1"   --->   Operation 21 'alloca' 'conv_bias_buf_pong_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_1 = alloca i32 1"   --->   Operation 22 'alloca' 'conv_bias_buf_pong_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_1 = alloca i32 1"   --->   Operation 23 'alloca' 'conv_bias_buf_pong_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_2 = alloca i32 1"   --->   Operation 24 'alloca' 'conv_bias_buf_ping_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_2 = alloca i32 1"   --->   Operation 25 'alloca' 'conv_bias_buf_ping_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_2 = alloca i32 1"   --->   Operation 26 'alloca' 'conv_bias_buf_ping_V_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_2 = alloca i32 1"   --->   Operation 27 'alloca' 'conv_bias_buf_ping_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [tiled_conv.cpp:13]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_15, void @empty_9, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_7, void @empty_9, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map"   --->   Operation 42 'read' 'output_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias"   --->   Operation 43 'read' 'layer_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights"   --->   Operation 44 'read' 'layer_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map"   --->   Operation 45 'read' 'input_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv_in_buf_V = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 46 'alloca' 'conv_in_buf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv_in_buf_V_1 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 47 'alloca' 'conv_in_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv_in_buf_V_2 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 48 'alloca' 'conv_in_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv_wt_buf_ping_V = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 49 'alloca' 'conv_wt_buf_ping_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv_wt_buf_ping_V_1 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 50 'alloca' 'conv_wt_buf_ping_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_wt_buf_ping_V_2 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 51 'alloca' 'conv_wt_buf_ping_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv_wt_buf_ping_V_3 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 52 'alloca' 'conv_wt_buf_ping_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv_wt_buf_ping_V_4 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 53 'alloca' 'conv_wt_buf_ping_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv_wt_buf_ping_V_5 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 54 'alloca' 'conv_wt_buf_ping_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv_wt_buf_ping_V_6 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 55 'alloca' 'conv_wt_buf_ping_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv_wt_buf_pong_V = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 56 'alloca' 'conv_wt_buf_pong_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv_wt_buf_pong_V_1 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 57 'alloca' 'conv_wt_buf_pong_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv_wt_buf_pong_V_2 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 58 'alloca' 'conv_wt_buf_pong_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv_wt_buf_pong_V_3 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 59 'alloca' 'conv_wt_buf_pong_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv_wt_buf_pong_V_4 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 60 'alloca' 'conv_wt_buf_pong_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv_wt_buf_pong_V_5 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 61 'alloca' 'conv_wt_buf_pong_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv_wt_buf_pong_V_6 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 62 'alloca' 'conv_wt_buf_pong_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv_out_buf_V = alloca i64 1" [tiled_conv.cpp:42]   --->   Operation 63 'alloca' 'conv_out_buf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv_out_buf_V_addr = getelementptr i16 %conv_out_buf_V, i64 0, i64 0"   --->   Operation 64 'getelementptr' 'conv_out_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv_out_buf_V_1 = alloca i64 1" [tiled_conv.cpp:42]   --->   Operation 65 'alloca' 'conv_out_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv_out_buf_V_2 = alloca i64 1" [tiled_conv.cpp:42]   --->   Operation 66 'alloca' 'conv_out_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv_out_buf_V_3 = alloca i64 1" [tiled_conv.cpp:42]   --->   Operation 67 'alloca' 'conv_out_buf_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 0, i9 %conv_out_buf_V_addr"   --->   Operation 68 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln62 = store i14 0, i14 %indvar_flatten253" [tiled_conv.cpp:62]   --->   Operation 69 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln62 = store i5 0, i5 %ti" [tiled_conv.cpp:62]   --->   Operation 70 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln62 = store i11 0, i11 %indvar_flatten166" [tiled_conv.cpp:62]   --->   Operation 71 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln62 = store i6 0, i6 %tj" [tiled_conv.cpp:62]   --->   Operation 72 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln62 = store i5 0, i5 %tk" [tiled_conv.cpp:62]   --->   Operation 73 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.body129" [tiled_conv.cpp:62]   --->   Operation 74 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.09>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tj_1 = load i6 %tj"   --->   Operation 75 'load' 'tj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_flatten253_load = load i14 %indvar_flatten253" [tiled_conv.cpp:62]   --->   Operation 76 'load' 'indvar_flatten253_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_2_load = load i16 %conv_bias_buf_ping_V_0_2"   --->   Operation 77 'load' 'conv_bias_buf_ping_V_0_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_2_load = load i16 %conv_bias_buf_ping_V_1_2"   --->   Operation 78 'load' 'conv_bias_buf_ping_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_2_load = load i16 %conv_bias_buf_ping_V_2_2"   --->   Operation 79 'load' 'conv_bias_buf_ping_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_2_load = load i16 %conv_bias_buf_ping_V_3_2"   --->   Operation 80 'load' 'conv_bias_buf_ping_V_3_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%empty = trunc i6 %tj_1"   --->   Operation 81 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0"   --->   Operation 82 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0"   --->   Operation 83 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i8 %p_shl3"   --->   Operation 84 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %p_shl2"   --->   Operation 85 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty, i2 0"   --->   Operation 86 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_cast18 = zext i7 %tmp_5"   --->   Operation 87 'zext' 'p_cast18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty, i4 0"   --->   Operation 88 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i9 %tmp_7" [utils.cpp:130]   --->   Operation 89 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.82ns)   --->   "%add_ln130 = add i10 %zext_ln130, i10 %p_cast18" [utils.cpp:130]   --->   Operation 90 'add' 'add_ln130' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.73ns)   --->   "%add_ln46_1 = add i11 %p_shl2_cast, i11 %p_shl3_cast" [utils.cpp:46]   --->   Operation 91 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln130_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln130, i1 0" [utils.cpp:130]   --->   Operation 92 'bitconcatenate' 'shl_ln130_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (2.20ns)   --->   "%icmp_ln62 = icmp_eq  i14 %indvar_flatten253_load, i14 8192" [tiled_conv.cpp:62]   --->   Operation 93 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.81ns)   --->   "%add_ln62_1 = add i14 %indvar_flatten253_load, i14 1" [tiled_conv.cpp:62]   --->   Operation 94 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.inc161, void %for.end163" [tiled_conv.cpp:62]   --->   Operation 95 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%indvar_flatten166_load_1 = load i11 %indvar_flatten166" [tiled_conv.cpp:65]   --->   Operation 96 'load' 'indvar_flatten166_load_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%ti_load = load i5 %ti" [tiled_conv.cpp:62]   --->   Operation 97 'load' 'ti_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.78ns)   --->   "%add_ln62 = add i5 %ti_load, i5 1" [tiled_conv.cpp:62]   --->   Operation 98 'add' 'add_ln62' <Predicate = (!icmp_ln62)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.88ns)   --->   "%icmp_ln65 = icmp_eq  i11 %indvar_flatten166_load_1, i11 512" [tiled_conv.cpp:65]   --->   Operation 99 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln62)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.21ns)   --->   "%select_ln39_1 = select i1 %icmp_ln65, i5 %add_ln62, i5 %ti_load" [utils.cpp:39]   --->   Operation 100 'select' 'select_ln39_1' <Predicate = (!icmp_ln62)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln153 = ret" [tiled_conv.cpp:153]   --->   Operation 101 'ret' 'ret_ln153' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tk_load = load i5 %tk" [tiled_conv.cpp:75]   --->   Operation 102 'load' 'tk_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_ROW_TILE_COL_TILE_DEPTH_str"   --->   Operation 103 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 104 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.18ns)   --->   "%select_ln39 = select i1 %icmp_ln65, i6 0, i6 %tj_1" [utils.cpp:39]   --->   Operation 105 'select' 'select_ln39' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i5 %select_ln39_1" [utils.cpp:39]   --->   Operation 106 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (3.78ns)   --->   "%mul_ln39 = mul i9 %zext_ln39, i9 23" [utils.cpp:39]   --->   Operation 107 'mul' 'mul_ln39' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i5 %select_ln39_1" [utils.cpp:39]   --->   Operation 108 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (3.36ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39_1 = mul i11 %zext_ln39_1, i11 46" [utils.cpp:39]   --->   Operation 109 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (0.00ns) (root node of the DSP)   --->   "%add_ln39 = add i11 %mul_ln39_1, i11 2045" [utils.cpp:39]   --->   Operation 110 'add' 'add_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_1)   --->   "%select_ln39_2 = select i1 %icmp_ln65, i10 0, i10 %add_ln130" [utils.cpp:39]   --->   Operation 111 'select' 'select_ln39_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_2)   --->   "%select_ln39_3 = select i1 %icmp_ln65, i11 0, i11 %add_ln46_1" [utils.cpp:39]   --->   Operation 112 'select' 'select_ln39_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_3)   --->   "%select_ln39_4 = select i1 %icmp_ln65, i11 0, i11 %shl_ln130_6" [utils.cpp:39]   --->   Operation 113 'select' 'select_ln39_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%xor_ln39 = xor i1 %icmp_ln65, i1 1" [utils.cpp:39]   --->   Operation 114 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (1.36ns)   --->   "%icmp_ln75 = icmp_eq  i5 %tk_load, i5 16" [tiled_conv.cpp:75]   --->   Operation 115 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln39 = and i1 %icmp_ln75, i1 %xor_ln39" [utils.cpp:39]   --->   Operation 116 'and' 'and_ln39' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (1.82ns)   --->   "%add_ln65 = add i6 %select_ln39, i6 1" [tiled_conv.cpp:65]   --->   Operation 117 'add' 'add_ln65' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_COL_TILE_DEPTH_str"   --->   Operation 118 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%or_ln24 = or i1 %and_ln39, i1 %icmp_ln65" [utils.cpp:24]   --->   Operation 119 'or' 'or_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %or_ln24, i5 0, i5 %tk_load" [utils.cpp:24]   --->   Operation 120 'select' 'select_ln24' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%empty_42 = trunc i6 %add_ln65" [tiled_conv.cpp:65]   --->   Operation 121 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_42, i5 0" [tiled_conv.cpp:65]   --->   Operation 122 'bitconcatenate' 'p_shl2_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_42, i3 0" [tiled_conv.cpp:65]   --->   Operation 123 'bitconcatenate' 'p_shl3_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl3_cast_mid1 = zext i8 %p_shl3_mid1" [tiled_conv.cpp:65]   --->   Operation 124 'zext' 'p_shl3_cast_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid1 = zext i10 %p_shl2_mid1" [tiled_conv.cpp:65]   --->   Operation 125 'zext' 'p_shl2_cast_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_42, i2 0" [tiled_conv.cpp:65]   --->   Operation 126 'bitconcatenate' 'p_mid' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%p_cast18_mid1 = zext i7 %p_mid" [tiled_conv.cpp:65]   --->   Operation 127 'zext' 'p_cast18_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_42, i4 0" [tiled_conv.cpp:65]   --->   Operation 128 'bitconcatenate' 'p_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln130_4 = zext i9 %p_mid1" [utils.cpp:130]   --->   Operation 129 'zext' 'zext_ln130_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.82ns)   --->   "%add_ln130_1 = add i10 %zext_ln130_4, i10 %p_cast18_mid1" [utils.cpp:130]   --->   Operation 130 'add' 'add_ln130_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln24_1 = select i1 %and_ln39, i10 %add_ln130_1, i10 %select_ln39_2" [utils.cpp:24]   --->   Operation 131 'select' 'select_ln24_1' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (1.73ns)   --->   "%add_ln46 = add i11 %p_shl2_cast_mid1, i11 %p_shl3_cast_mid1" [utils.cpp:46]   --->   Operation 132 'add' 'add_ln46' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln24_2 = select i1 %and_ln39, i11 %add_ln46, i11 %select_ln39_3" [utils.cpp:24]   --->   Operation 133 'select' 'select_ln24_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_3)   --->   "%shl_ln130_6_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln130_1, i1 0" [utils.cpp:130]   --->   Operation 134 'bitconcatenate' 'shl_ln130_6_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln24_3 = select i1 %and_ln39, i11 %shl_ln130_6_mid1, i11 %select_ln39_4" [utils.cpp:24]   --->   Operation 135 'select' 'select_ln24_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i11 %select_ln24_3" [tiled_conv.cpp:65]   --->   Operation 136 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.18ns)   --->   "%select_ln65 = select i1 %and_ln39, i6 %add_ln65, i6 %select_ln39" [tiled_conv.cpp:65]   --->   Operation 137 'select' 'select_ln65' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [tiled_conv.cpp:75]   --->   Operation 138 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (1.36ns)   --->   "%icmp_ln78 = icmp_eq  i5 %select_ln24, i5 0" [tiled_conv.cpp:78]   --->   Operation 139 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (1.58ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %if.end, void %for.body9.i.preheader" [tiled_conv.cpp:78]   --->   Operation 140 'br' 'br_ln78' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 141 [1/1] (1.88ns)   --->   "%p_mid129 = icmp_ugt  i11 %add_ln39, i11 735" [utils.cpp:39]   --->   Operation 141 'icmp' 'p_mid129' <Predicate = (icmp_ln78)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.52>
ST_4 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln39 = call void @tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i11 %add_ln39, i64 %input_feature_map_read, i1 %p_mid129, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i11 %select_ln24_2" [utils.cpp:39]   --->   Operation 142 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 143 [2/2] (4.52ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_2_load, i16 %conv_bias_buf_ping_V_1_2_load, i16 %conv_bias_buf_ping_V_2_2_load, i16 %conv_bias_buf_ping_V_3_2_load, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:86]   --->   Operation 143 'call' 'call_ret' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.39>
ST_5 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln39 = call void @tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i11 %add_ln39, i64 %input_feature_map_read, i1 %p_mid129, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i11 %select_ln24_2" [utils.cpp:39]   --->   Operation 144 'call' 'call_ln39' <Predicate = (icmp_ln78)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 145 [1/2] (0.80ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_2_load, i16 %conv_bias_buf_ping_V_1_2_load, i16 %conv_bias_buf_ping_V_2_2_load, i16 %conv_bias_buf_ping_V_3_2_load, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:86]   --->   Operation 145 'call' 'call_ret' <Predicate = (icmp_ln78)> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0 = extractvalue i64 %call_ret" [tiled_conv.cpp:86]   --->   Operation 146 'extractvalue' 'conv_bias_buf_ping_V_0' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1 = extractvalue i64 %call_ret" [tiled_conv.cpp:86]   --->   Operation 147 'extractvalue' 'conv_bias_buf_ping_V_1' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2 = extractvalue i64 %call_ret" [tiled_conv.cpp:86]   --->   Operation 148 'extractvalue' 'conv_bias_buf_ping_V_2' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3 = extractvalue i64 %call_ret" [tiled_conv.cpp:86]   --->   Operation 149 'extractvalue' 'conv_bias_buf_ping_V_3' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (1.58ns)   --->   "%br_ln93 = br void %if.end" [tiled_conv.cpp:93]   --->   Operation 150 'br' 'br_ln93' <Predicate = (icmp_ln78)> <Delay = 1.58>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_3 = phi i16 %conv_bias_buf_ping_V_3, void %for.body9.i.preheader, i16 %conv_bias_buf_ping_V_3_2_load, void %for.inc161"   --->   Operation 151 'phi' 'conv_bias_buf_ping_V_3_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_3 = phi i16 %conv_bias_buf_ping_V_2, void %for.body9.i.preheader, i16 %conv_bias_buf_ping_V_2_2_load, void %for.inc161"   --->   Operation 152 'phi' 'conv_bias_buf_ping_V_2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_3 = phi i16 %conv_bias_buf_ping_V_1, void %for.body9.i.preheader, i16 %conv_bias_buf_ping_V_1_2_load, void %for.inc161"   --->   Operation 153 'phi' 'conv_bias_buf_ping_V_1_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_3 = phi i16 %conv_bias_buf_ping_V_0, void %for.body9.i.preheader, i16 %conv_bias_buf_ping_V_0_2_load, void %for.inc161"   --->   Operation 154 'phi' 'conv_bias_buf_ping_V_0_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%empty_39 = trunc i5 %select_ln24" [utils.cpp:24]   --->   Operation 155 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%empty_40 = trunc i5 %select_ln24" [utils.cpp:24]   --->   Operation 156 'trunc' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %empty_40, void %if.then134, void %if.else" [tiled_conv.cpp:95]   --->   Operation 157 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (0.00ns)   --->   "%call_ln97 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3" [tiled_conv.cpp:97]   --->   Operation 158 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln97 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3" [tiled_conv.cpp:97]   --->   Operation 159 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.99>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_39, i2 0" [utils.cpp:114]   --->   Operation 160 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln130_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %mul_ln39, i10 0" [utils.cpp:130]   --->   Operation 161 'bitconcatenate' 'shl_ln130_mid' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln130_1_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %mul_ln39, i8 0" [utils.cpp:130]   --->   Operation 162 'bitconcatenate' 'shl_ln130_1_mid' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i17 %shl_ln130_1_mid" [utils.cpp:125]   --->   Operation 163 'zext' 'zext_ln125_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_14 = add i19 %shl_ln130_mid, i19 %zext_ln65" [utils.cpp:130]   --->   Operation 164 'add' 'add_ln130_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 165 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln130_15 = add i19 %add_ln130_14, i19 %zext_ln125_3" [utils.cpp:130]   --->   Operation 165 'add' 'add_ln130_15' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 166 [2/2] (0.00ns)   --->   "%call_ln114 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1, i16 %fm, i6 %shl_ln, i64 %output_feature_map_read, i9 %mul_ln39, i11 %select_ln24_3, i19 %shl_ln130_mid, i17 %shl_ln130_1_mid, i19 %add_ln130_15, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i10 %select_ln24_1" [utils.cpp:114]   --->   Operation 166 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.25>
ST_9 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln114 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1, i16 %fm, i6 %shl_ln, i64 %output_feature_map_read, i9 %mul_ln39, i11 %select_ln24_3, i19 %shl_ln130_mid, i17 %shl_ln130_1_mid, i19 %add_ln130_15, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i10 %select_ln24_1" [utils.cpp:114]   --->   Operation 167 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 168 [1/1] (1.36ns)   --->   "%icmp_ln113 = icmp_ult  i5 %select_ln24, i5 15" [tiled_conv.cpp:113]   --->   Operation 168 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (1.58ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %for.inc, void %if.then141" [tiled_conv.cpp:113]   --->   Operation 169 'br' 'br_ln113' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_1_load_1 = load i16 %conv_bias_buf_pong_V_0_1" [tiled_conv.cpp:114]   --->   Operation 170 'load' 'conv_bias_buf_pong_V_0_1_load_1' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_1_load_1 = load i16 %conv_bias_buf_pong_V_1_1" [tiled_conv.cpp:114]   --->   Operation 171 'load' 'conv_bias_buf_pong_V_1_1_load_1' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_1_load_1 = load i16 %conv_bias_buf_pong_V_2_1" [tiled_conv.cpp:114]   --->   Operation 172 'load' 'conv_bias_buf_pong_V_2_1_load_1' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_1_load_1 = load i16 %conv_bias_buf_pong_V_3_1" [tiled_conv.cpp:114]   --->   Operation 173 'load' 'conv_bias_buf_pong_V_3_1_load_1' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (1.73ns)   --->   "%add_ln114 = add i4 %empty_39, i4 1" [tiled_conv.cpp:114]   --->   Operation 174 'add' 'add_ln114' <Predicate = (icmp_ln113)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [2/2] (4.52ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_pong_V, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load_1, i16 %conv_bias_buf_pong_V_1_1_load_1, i16 %conv_bias_buf_pong_V_2_1_load_1, i16 %conv_bias_buf_pong_V_3_1_load_1, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln114" [tiled_conv.cpp:114]   --->   Operation 175 'call' 'call_ret2' <Predicate = (icmp_ln113)> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.91>
ST_10 : Operation 176 [1/2] (0.80ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_pong_V, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load_1, i16 %conv_bias_buf_pong_V_1_1_load_1, i16 %conv_bias_buf_pong_V_2_1_load_1, i16 %conv_bias_buf_pong_V_3_1_load_1, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln114" [tiled_conv.cpp:114]   --->   Operation 176 'call' 'call_ret2' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0 = extractvalue i64 %call_ret2" [tiled_conv.cpp:114]   --->   Operation 177 'extractvalue' 'conv_bias_buf_pong_V_0' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1 = extractvalue i64 %call_ret2" [tiled_conv.cpp:114]   --->   Operation 178 'extractvalue' 'conv_bias_buf_pong_V_1' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2 = extractvalue i64 %call_ret2" [tiled_conv.cpp:114]   --->   Operation 179 'extractvalue' 'conv_bias_buf_pong_V_2' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3 = extractvalue i64 %call_ret2" [tiled_conv.cpp:114]   --->   Operation 180 'extractvalue' 'conv_bias_buf_pong_V_3' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln121 = store i16 %conv_bias_buf_pong_V_3, i16 %conv_bias_buf_pong_V_3_1" [tiled_conv.cpp:121]   --->   Operation 181 'store' 'store_ln121' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln121 = store i16 %conv_bias_buf_pong_V_2, i16 %conv_bias_buf_pong_V_2_1" [tiled_conv.cpp:121]   --->   Operation 182 'store' 'store_ln121' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln121 = store i16 %conv_bias_buf_pong_V_1, i16 %conv_bias_buf_pong_V_1_1" [tiled_conv.cpp:121]   --->   Operation 183 'store' 'store_ln121' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln121 = store i16 %conv_bias_buf_pong_V_0, i16 %conv_bias_buf_pong_V_0_1" [tiled_conv.cpp:121]   --->   Operation 184 'store' 'store_ln121' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (1.58ns)   --->   "%br_ln121 = br void %for.inc" [tiled_conv.cpp:121]   --->   Operation 185 'br' 'br_ln121' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 1.58>
ST_10 : Operation 186 [1/2] (0.80ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln141" [tiled_conv.cpp:141]   --->   Operation 186 'call' 'call_ret1' <Predicate = (empty_40 & icmp_ln140)> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_1 = extractvalue i64 %call_ret1" [tiled_conv.cpp:141]   --->   Operation 187 'extractvalue' 'conv_bias_buf_ping_V_0_1' <Predicate = (empty_40 & icmp_ln140)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_1 = extractvalue i64 %call_ret1" [tiled_conv.cpp:141]   --->   Operation 188 'extractvalue' 'conv_bias_buf_ping_V_1_1' <Predicate = (empty_40 & icmp_ln140)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_1 = extractvalue i64 %call_ret1" [tiled_conv.cpp:141]   --->   Operation 189 'extractvalue' 'conv_bias_buf_ping_V_2_1' <Predicate = (empty_40 & icmp_ln140)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_1 = extractvalue i64 %call_ret1" [tiled_conv.cpp:141]   --->   Operation 190 'extractvalue' 'conv_bias_buf_ping_V_3_1' <Predicate = (empty_40 & icmp_ln140)> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (1.58ns)   --->   "%br_ln148 = br void %for.inc" [tiled_conv.cpp:148]   --->   Operation 191 'br' 'br_ln148' <Predicate = (empty_40 & icmp_ln140)> <Delay = 1.58>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_5 = phi i16 %conv_bias_buf_ping_V_3_3, void %if.then141, i16 %conv_bias_buf_ping_V_3_1, void %if.then152, i16 %conv_bias_buf_ping_V_3_3, void %if.then134, i16 %conv_bias_buf_ping_V_3_3, void %if.else"   --->   Operation 192 'phi' 'conv_bias_buf_ping_V_3_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_5 = phi i16 %conv_bias_buf_ping_V_2_3, void %if.then141, i16 %conv_bias_buf_ping_V_2_1, void %if.then152, i16 %conv_bias_buf_ping_V_2_3, void %if.then134, i16 %conv_bias_buf_ping_V_2_3, void %if.else"   --->   Operation 193 'phi' 'conv_bias_buf_ping_V_2_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_5 = phi i16 %conv_bias_buf_ping_V_1_3, void %if.then141, i16 %conv_bias_buf_ping_V_1_1, void %if.then152, i16 %conv_bias_buf_ping_V_1_3, void %if.then134, i16 %conv_bias_buf_ping_V_1_3, void %if.else"   --->   Operation 194 'phi' 'conv_bias_buf_ping_V_1_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_5 = phi i16 %conv_bias_buf_ping_V_0_3, void %if.then141, i16 %conv_bias_buf_ping_V_0_1, void %if.then152, i16 %conv_bias_buf_ping_V_0_3, void %if.then134, i16 %conv_bias_buf_ping_V_0_3, void %if.else"   --->   Operation 195 'phi' 'conv_bias_buf_ping_V_0_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%indvar_flatten166_load = load i11 %indvar_flatten166" [tiled_conv.cpp:65]   --->   Operation 196 'load' 'indvar_flatten166_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (1.78ns)   --->   "%add_ln75 = add i5 %select_ln24, i5 1" [tiled_conv.cpp:75]   --->   Operation 197 'add' 'add_ln75' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (1.63ns)   --->   "%add_ln65_1 = add i11 %indvar_flatten166_load, i11 1" [tiled_conv.cpp:65]   --->   Operation 198 'add' 'add_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.69ns)   --->   "%select_ln65_1 = select i1 %icmp_ln65, i11 1, i11 %add_ln65_1" [tiled_conv.cpp:65]   --->   Operation 199 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln75 = store i16 %conv_bias_buf_ping_V_3_5, i16 %conv_bias_buf_ping_V_3_2" [tiled_conv.cpp:75]   --->   Operation 200 'store' 'store_ln75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln75 = store i16 %conv_bias_buf_ping_V_2_5, i16 %conv_bias_buf_ping_V_2_2" [tiled_conv.cpp:75]   --->   Operation 201 'store' 'store_ln75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln75 = store i16 %conv_bias_buf_ping_V_1_5, i16 %conv_bias_buf_ping_V_1_2" [tiled_conv.cpp:75]   --->   Operation 202 'store' 'store_ln75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln75 = store i16 %conv_bias_buf_ping_V_0_5, i16 %conv_bias_buf_ping_V_0_2" [tiled_conv.cpp:75]   --->   Operation 203 'store' 'store_ln75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (1.58ns)   --->   "%store_ln75 = store i14 %add_ln62_1, i14 %indvar_flatten253" [tiled_conv.cpp:75]   --->   Operation 204 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 205 [1/1] (1.58ns)   --->   "%store_ln75 = store i5 %select_ln39_1, i5 %ti" [tiled_conv.cpp:75]   --->   Operation 205 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 206 [1/1] (1.58ns)   --->   "%store_ln75 = store i11 %select_ln65_1, i11 %indvar_flatten166" [tiled_conv.cpp:75]   --->   Operation 206 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 207 [1/1] (1.58ns)   --->   "%store_ln75 = store i6 %select_ln65, i6 %tj" [tiled_conv.cpp:75]   --->   Operation 207 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 208 [1/1] (1.58ns)   --->   "%store_ln75 = store i5 %add_ln75, i5 %tk" [tiled_conv.cpp:75]   --->   Operation 208 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.body129" [tiled_conv.cpp:75]   --->   Operation 209 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_1_load = load i16 %conv_bias_buf_pong_V_0_1" [tiled_conv.cpp:124]   --->   Operation 210 'load' 'conv_bias_buf_pong_V_0_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_1_load = load i16 %conv_bias_buf_pong_V_1_1" [tiled_conv.cpp:124]   --->   Operation 211 'load' 'conv_bias_buf_pong_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_1_load = load i16 %conv_bias_buf_pong_V_2_1" [tiled_conv.cpp:124]   --->   Operation 212 'load' 'conv_bias_buf_pong_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_1_load = load i16 %conv_bias_buf_pong_V_3_1" [tiled_conv.cpp:124]   --->   Operation 213 'load' 'conv_bias_buf_pong_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 214 [2/2] (0.00ns)   --->   "%call_ln124 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load, i16 %conv_bias_buf_pong_V_1_1_load, i16 %conv_bias_buf_pong_V_2_1_load, i16 %conv_bias_buf_pong_V_3_1_load" [tiled_conv.cpp:124]   --->   Operation 214 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln124 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load, i16 %conv_bias_buf_pong_V_1_1_load, i16 %conv_bias_buf_pong_V_2_1_load, i16 %conv_bias_buf_pong_V_3_1_load" [tiled_conv.cpp:124]   --->   Operation 215 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 7> <Delay = 3.99>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln114_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_39, i2 0" [utils.cpp:114]   --->   Operation 216 'bitconcatenate' 'shl_ln114_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln130_2_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %mul_ln39, i10 0" [utils.cpp:130]   --->   Operation 217 'bitconcatenate' 'shl_ln130_2_mid' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln130_3_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %mul_ln39, i8 0" [utils.cpp:130]   --->   Operation 218 'bitconcatenate' 'shl_ln130_3_mid' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i17 %shl_ln130_3_mid" [utils.cpp:125]   --->   Operation 219 'zext' 'zext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_8 = add i19 %shl_ln130_2_mid, i19 %zext_ln65" [utils.cpp:130]   --->   Operation 220 'add' 'add_ln130_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 221 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln130_13 = add i19 %add_ln130_8, i19 %zext_ln125_2" [utils.cpp:130]   --->   Operation 221 'add' 'add_ln130_13' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 222 [2/2] (0.00ns)   --->   "%call_ln114 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1, i16 %fm, i6 %shl_ln114_1, i64 %output_feature_map_read, i9 %mul_ln39, i11 %select_ln24_3, i19 %shl_ln130_2_mid, i17 %shl_ln130_3_mid, i19 %add_ln130_13, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i10 %select_ln24_1" [utils.cpp:114]   --->   Operation 222 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 8> <Delay = 6.25>
ST_14 : Operation 223 [1/2] (0.00ns)   --->   "%call_ln114 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1, i16 %fm, i6 %shl_ln114_1, i64 %output_feature_map_read, i9 %mul_ln39, i11 %select_ln24_3, i19 %shl_ln130_2_mid, i17 %shl_ln130_3_mid, i19 %add_ln130_13, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i10 %select_ln24_1" [utils.cpp:114]   --->   Operation 223 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 224 [1/1] (1.36ns)   --->   "%icmp_ln140 = icmp_ult  i5 %select_ln24, i5 15" [tiled_conv.cpp:140]   --->   Operation 224 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (1.58ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %for.inc, void %if.then152" [tiled_conv.cpp:140]   --->   Operation 225 'br' 'br_ln140' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 226 [1/1] (1.73ns)   --->   "%add_ln141 = add i4 %empty_39, i4 1" [tiled_conv.cpp:141]   --->   Operation 226 'add' 'add_ln141' <Predicate = (icmp_ln140)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [2/2] (4.52ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln141" [tiled_conv.cpp:141]   --->   Operation 227 'call' 'call_ret1' <Predicate = (icmp_ln140)> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('conv_out_buf.V', tiled_conv.cpp:42) [55]  (0 ns)
	'getelementptr' operation ('conv_out_buf_V_addr') [56]  (0 ns)
	'store' operation ('store_ln887') of constant 0 on array 'conv_out_buf.V', tiled_conv.cpp:42 [60]  (3.25 ns)

 <State 2>: 3.1ns
The critical path consists of the following:
	'load' operation ('indvar_flatten166_load_1', tiled_conv.cpp:65) on local variable 'indvar_flatten166' [91]  (0 ns)
	'icmp' operation ('icmp_ln65', tiled_conv.cpp:65) [96]  (1.88 ns)
	'select' operation ('select_ln39_1', utils.cpp:39) [98]  (1.22 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('tk_load', tiled_conv.cpp:75) on local variable 'kernel_group' [90]  (0 ns)
	'icmp' operation ('icmp_ln75', tiled_conv.cpp:75) [108]  (1.36 ns)
	'and' operation ('and_ln39', utils.cpp:39) [109]  (0.978 ns)
	'or' operation ('or_ln24', utils.cpp:24) [112]  (0 ns)
	'select' operation ('select_ln24', utils.cpp:24) [113]  (1.22 ns)
	'icmp' operation ('icmp_ln78', tiled_conv.cpp:78) [132]  (1.36 ns)
	multiplexor before 'phi' operation ('conv_bias_buf_ping.V[3]') with incoming values : ('conv_bias_buf_ping_V_3_2_load') ('conv_bias_buf_ping.V[3]', tiled_conv.cpp:86) [144]  (1.59 ns)

 <State 4>: 4.52ns
The critical path consists of the following:
	'call' operation ('call_ret', tiled_conv.cpp:86) to 'load_layer_params_from_DRAM' [137]  (4.52 ns)

 <State 5>: 2.39ns
The critical path consists of the following:
	'call' operation ('call_ret', tiled_conv.cpp:86) to 'load_layer_params_from_DRAM' [137]  (0.805 ns)
	multiplexor before 'phi' operation ('conv_bias_buf_ping.V[3]') with incoming values : ('conv_bias_buf_ping_V_3_2_load') ('conv_bias_buf_ping.V[3]', tiled_conv.cpp:86) [144]  (1.59 ns)
	'phi' operation ('conv_bias_buf_ping.V[3]') with incoming values : ('conv_bias_buf_ping_V_3_2_load') ('conv_bias_buf_ping.V[3]', tiled_conv.cpp:86) [144]  (0 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 3.99ns
The critical path consists of the following:
	'add' operation ('add_ln130_14', utils.cpp:130) [157]  (0 ns)
	'add' operation ('add_ln130_15', utils.cpp:130) [158]  (3.99 ns)

 <State 9>: 6.25ns
The critical path consists of the following:
	'add' operation ('add_ln114', tiled_conv.cpp:114) [167]  (1.74 ns)
	'call' operation ('call_ret2', tiled_conv.cpp:114) to 'load_layer_params_from_DRAM' [168]  (4.52 ns)

 <State 10>: 3.92ns
The critical path consists of the following:
	'load' operation ('indvar_flatten166_load', tiled_conv.cpp:65) on local variable 'indvar_flatten166' [206]  (0 ns)
	'add' operation ('add_ln65_1', tiled_conv.cpp:65) [208]  (1.64 ns)
	'select' operation ('select_ln65_1', tiled_conv.cpp:65) [209]  (0.692 ns)
	'store' operation ('store_ln75', tiled_conv.cpp:75) of variable 'select_ln65_1', tiled_conv.cpp:65 on local variable 'indvar_flatten166' [216]  (1.59 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 3.99ns
The critical path consists of the following:
	'add' operation ('add_ln130_8', utils.cpp:130) [188]  (0 ns)
	'add' operation ('add_ln130_13', utils.cpp:130) [189]  (3.99 ns)

 <State 14>: 6.25ns
The critical path consists of the following:
	'add' operation ('add_ln141', tiled_conv.cpp:141) [194]  (1.74 ns)
	'call' operation ('call_ret1', tiled_conv.cpp:141) to 'load_layer_params_from_DRAM' [195]  (4.52 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
