Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_012.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3200408 heartbeat IPC: 3.1246 cumulative IPC: 3.1246 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6403647 heartbeat IPC: 3.12184 cumulative IPC: 3.12322 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9607633 heartbeat IPC: 3.12111 cumulative IPC: 3.12252 (Simulation time: 0 hr 1 min 14 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12817027 heartbeat IPC: 3.11585 cumulative IPC: 3.12085 (Simulation time: 0 hr 1 min 39 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 16019136 heartbeat IPC: 3.12294 cumulative IPC: 3.12127 (Simulation time: 0 hr 2 min 4 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 16019136 (Simulation time: 0 hr 2 min 4 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 24976745 heartbeat IPC: 1.11637 cumulative IPC: 1.11637 (Simulation time: 0 hr 2 min 27 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 33991332 heartbeat IPC: 1.10931 cumulative IPC: 1.11283 (Simulation time: 0 hr 2 min 51 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 43182231 heartbeat IPC: 1.08803 cumulative IPC: 1.10444 (Simulation time: 0 hr 3 min 15 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 52520656 heartbeat IPC: 1.07084 cumulative IPC: 1.09584 (Simulation time: 0 hr 3 min 39 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 61656410 heartbeat IPC: 1.0946 cumulative IPC: 1.0956 (Simulation time: 0 hr 4 min 5 sec) 
Finished CPU 0 instructions: 50000001 cycles: 45637275 cumulative IPC: 1.0956 (Simulation time: 0 hr 4 min 5 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.0956 instructions: 50000001 cycles: 45637275
L1D TOTAL     ACCESS:   17999112  HIT:   16955780  MISS:    1043332
L1D LOAD      ACCESS:    6627784  HIT:    6145051  MISS:     482733
L1D RFO       ACCESS:    4980424  HIT:    4898341  MISS:      82083
L1D PREFETCH  ACCESS:    6390904  HIT:    5912388  MISS:     478516
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   15351899  ISSUED:   15098235  USEFUL:     283118  USELESS:     682123
L1D AVERAGE MISS LATENCY: 39.2976 cycles
L1I TOTAL     ACCESS:   10537410  HIT:    8566412  MISS:    1970998
L1I LOAD      ACCESS:    8645046  HIT:    7925380  MISS:     719666
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    1892364  HIT:     641032  MISS:    1251332
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   44743530  ISSUED:   11173726  USEFUL:    1374658  USELESS:    1021135
L1I AVERAGE MISS LATENCY: 27.1889 cycles
L2C TOTAL     ACCESS:    4085777  HIT:    2873722  MISS:    1212055
L2C LOAD      ACCESS:    1149153  HIT:     542338  MISS:     606815
L2C RFO       ACCESS:      80908  HIT:      31024  MISS:      49884
L2C PREFETCH  ACCESS:    2580188  HIT:    2026303  MISS:     553885
L2C WRITEBACK ACCESS:     275528  HIT:     274057  MISS:       1471
L2C PREFETCH  REQUESTED:    7486397  ISSUED:    7002804  USEFUL:     107875  USELESS:    1008543
L2C AVERAGE MISS LATENCY: 42.0014 cycles
LLC TOTAL     ACCESS:    2686075  HIT:    2534957  MISS:     151118
LLC LOAD      ACCESS:     597630  HIT:     566823  MISS:      30807
LLC RFO       ACCESS:      49879  HIT:      39672  MISS:      10207
LLC PREFETCH  ACCESS:    1872818  HIT:    1763067  MISS:     109751
LLC WRITEBACK ACCESS:     165748  HIT:     165395  MISS:        353
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      41183  USELESS:     170249
LLC AVERAGE MISS LATENCY: 164.517 cycles
Major fault: 0 Minor fault: 5596
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      23032  ROW_BUFFER_MISS:     127727
 DBUS_CONGESTED:      61547
 WQ ROW_BUFFER_HIT:       9966  ROW_BUFFER_MISS:      50115  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.4607% MPKI: 1.00288 Average ROB Occupancy at Mispredict: 86.6805

Branch types
NOT_BRANCH: 40700937 81.4019%
BRANCH_DIRECT_JUMP: 469808 0.939616%
BRANCH_INDIRECT: 153732 0.307464%
BRANCH_CONDITIONAL: 6944055 13.8881%
BRANCH_DIRECT_CALL: 679876 1.35975%
BRANCH_INDIRECT_CALL: 168745 0.33749%
BRANCH_RETURN: 882491 1.76498%
BRANCH_OTHER: 0 0%

