// Seed: 2694143667
module module_0 (
    input id_0
    , id_4,
    input logic id_1,
    input logic id_2,
    input id_3
);
  assign id_4 = 1;
  always @(posedge id_0) begin
    id_4 <= 1;
  end
  logic id_5;
endmodule
