$date
	Sat Oct 22 20:52:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#300718
b11000 &
b11000 %
1$
b11000 !
1"
#300719
0"
#300722
b1100 &
b1100 %
#300726
b110 &
b110 %
#300730
b11 &
b11 %
#300734
b1010 &
b1010 %
#300738
b101 &
b101 %
#300742
b10000 &
b10000 %
#300746
b1000 &
b1000 %
#300750
b100 &
b100 %
#300754
b10 &
b10 %
#300758
b1 &
1#
b1 %
#300762
b0 &
b0 %
0#
0$
#1327177
b10 !
1"
#1327178
b10 &
b10 %
1$
#1327179
0"
#1327182
b1 &
1#
b1 %
#1327186
b0 &
b0 %
0#
0$
#2305619
b11100 !
1"
#2305622
b11100 &
b11100 %
1$
#2305623
0"
#2305626
b1110 &
b1110 %
#2305630
b111 &
b111 %
#2305634
b10110 &
b10110 %
#2305638
b1011 &
b1011 %
#2305642
b100010 &
b100010 %
#2305646
b10001 &
b10001 %
#2305650
b110100 &
b110100 %
#2305654
b11010 &
b11010 %
#2305658
b1101 &
b1101 %
#2305662
b101000 &
b101000 %
#2305666
b10100 &
b10100 %
#2305670
b1010 &
b1010 %
#2305674
b101 &
b101 %
#2305678
b10000 &
b10000 %
#2305682
b1000 &
b1000 %
#2305686
b100 &
b100 %
#2305690
b10 &
b10 %
#2305694
b1 &
1#
b1 %
#2305698
b0 &
b0 %
0#
0$
#4500012
