// Seed: 2082496126
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    output wand id_5,
    output supply0 id_6,
    input wire id_7,
    input supply1 id_8,
    input supply1 id_9,
    output tri1 id_10
);
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    output supply0 id_4,
    output uwire id_5,
    output tri0 id_6,
    output wand id_7,
    input supply1 id_8,
    input uwire id_9,
    output supply0 id_10,
    input uwire id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply1 id_14
);
  logic id_16;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_14,
      id_3,
      id_1,
      id_7,
      id_5,
      id_12,
      id_14,
      id_14,
      id_0
  );
  logic id_17;
  ;
endmodule
