// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.950000,HLS_SYN_LAT=287,HLS_SYN_TPT=258,HLS_SYN_MEM=2,HLS_SYN_DSP=2,HLS_SYN_FF=1462,HLS_SYN_LUT=917,HLS_VERSION=2019_2}" *)

module myproject (
        input_1_V_data_0_V_TDATA,
        input_1_V_data_1_V_TDATA,
        input_1_V_data_2_V_TDATA,
        input_1_V_data_3_V_TDATA,
        input_1_V_data_4_V_TDATA,
        input_1_V_data_5_V_TDATA,
        input_1_V_data_6_V_TDATA,
        input_1_V_data_7_V_TDATA,
        input_1_V_data_8_V_TDATA,
        input_1_V_data_9_V_TDATA,
        input_1_V_data_10_V_TDATA,
        input_1_V_data_11_V_TDATA,
        input_1_V_data_12_V_TDATA,
        input_1_V_data_13_V_TDATA,
        input_1_V_data_14_V_TDATA,
        input_1_V_data_15_V_TDATA,
        input_1_V_data_16_V_TDATA,
        input_1_V_data_17_V_TDATA,
        input_1_V_data_18_V_TDATA,
        input_1_V_data_19_V_TDATA,
        input_1_V_data_20_V_TDATA,
        input_1_V_data_21_V_TDATA,
        input_1_V_data_22_V_TDATA,
        input_1_V_data_23_V_TDATA,
        input_1_V_data_24_V_TDATA,
        input_1_V_data_25_V_TDATA,
        input_1_V_data_26_V_TDATA,
        input_1_V_data_27_V_TDATA,
        input_1_V_data_28_V_TDATA,
        input_1_V_data_29_V_TDATA,
        input_1_V_data_30_V_TDATA,
        input_1_V_data_31_V_TDATA,
        layer2_out_V_data_0_V_TDATA,
        ap_clk,
        ap_rst_n,
        input_1_V_data_0_V_TVALID,
        input_1_V_data_0_V_TREADY,
        input_1_V_data_1_V_TVALID,
        input_1_V_data_1_V_TREADY,
        input_1_V_data_2_V_TVALID,
        input_1_V_data_2_V_TREADY,
        input_1_V_data_3_V_TVALID,
        input_1_V_data_3_V_TREADY,
        input_1_V_data_4_V_TVALID,
        input_1_V_data_4_V_TREADY,
        input_1_V_data_5_V_TVALID,
        input_1_V_data_5_V_TREADY,
        input_1_V_data_6_V_TVALID,
        input_1_V_data_6_V_TREADY,
        input_1_V_data_7_V_TVALID,
        input_1_V_data_7_V_TREADY,
        input_1_V_data_8_V_TVALID,
        input_1_V_data_8_V_TREADY,
        input_1_V_data_9_V_TVALID,
        input_1_V_data_9_V_TREADY,
        input_1_V_data_10_V_TVALID,
        input_1_V_data_10_V_TREADY,
        input_1_V_data_11_V_TVALID,
        input_1_V_data_11_V_TREADY,
        input_1_V_data_12_V_TVALID,
        input_1_V_data_12_V_TREADY,
        input_1_V_data_13_V_TVALID,
        input_1_V_data_13_V_TREADY,
        input_1_V_data_14_V_TVALID,
        input_1_V_data_14_V_TREADY,
        input_1_V_data_15_V_TVALID,
        input_1_V_data_15_V_TREADY,
        input_1_V_data_16_V_TVALID,
        input_1_V_data_16_V_TREADY,
        input_1_V_data_17_V_TVALID,
        input_1_V_data_17_V_TREADY,
        input_1_V_data_18_V_TVALID,
        input_1_V_data_18_V_TREADY,
        input_1_V_data_19_V_TVALID,
        input_1_V_data_19_V_TREADY,
        input_1_V_data_20_V_TVALID,
        input_1_V_data_20_V_TREADY,
        input_1_V_data_21_V_TVALID,
        input_1_V_data_21_V_TREADY,
        input_1_V_data_22_V_TVALID,
        input_1_V_data_22_V_TREADY,
        input_1_V_data_23_V_TVALID,
        input_1_V_data_23_V_TREADY,
        input_1_V_data_24_V_TVALID,
        input_1_V_data_24_V_TREADY,
        input_1_V_data_25_V_TVALID,
        input_1_V_data_25_V_TREADY,
        input_1_V_data_26_V_TVALID,
        input_1_V_data_26_V_TREADY,
        input_1_V_data_27_V_TVALID,
        input_1_V_data_27_V_TREADY,
        input_1_V_data_28_V_TVALID,
        input_1_V_data_28_V_TREADY,
        input_1_V_data_29_V_TVALID,
        input_1_V_data_29_V_TREADY,
        input_1_V_data_30_V_TVALID,
        input_1_V_data_30_V_TREADY,
        input_1_V_data_31_V_TVALID,
        input_1_V_data_31_V_TREADY,
        ap_start,
        layer2_out_V_data_0_V_TVALID,
        layer2_out_V_data_0_V_TREADY,
        ap_done,
        ap_ready,
        ap_idle
);


input  [31:0] input_1_V_data_0_V_TDATA;
input  [31:0] input_1_V_data_1_V_TDATA;
input  [31:0] input_1_V_data_2_V_TDATA;
input  [31:0] input_1_V_data_3_V_TDATA;
input  [31:0] input_1_V_data_4_V_TDATA;
input  [31:0] input_1_V_data_5_V_TDATA;
input  [31:0] input_1_V_data_6_V_TDATA;
input  [31:0] input_1_V_data_7_V_TDATA;
input  [31:0] input_1_V_data_8_V_TDATA;
input  [31:0] input_1_V_data_9_V_TDATA;
input  [31:0] input_1_V_data_10_V_TDATA;
input  [31:0] input_1_V_data_11_V_TDATA;
input  [31:0] input_1_V_data_12_V_TDATA;
input  [31:0] input_1_V_data_13_V_TDATA;
input  [31:0] input_1_V_data_14_V_TDATA;
input  [31:0] input_1_V_data_15_V_TDATA;
input  [31:0] input_1_V_data_16_V_TDATA;
input  [31:0] input_1_V_data_17_V_TDATA;
input  [31:0] input_1_V_data_18_V_TDATA;
input  [31:0] input_1_V_data_19_V_TDATA;
input  [31:0] input_1_V_data_20_V_TDATA;
input  [31:0] input_1_V_data_21_V_TDATA;
input  [31:0] input_1_V_data_22_V_TDATA;
input  [31:0] input_1_V_data_23_V_TDATA;
input  [31:0] input_1_V_data_24_V_TDATA;
input  [31:0] input_1_V_data_25_V_TDATA;
input  [31:0] input_1_V_data_26_V_TDATA;
input  [31:0] input_1_V_data_27_V_TDATA;
input  [31:0] input_1_V_data_28_V_TDATA;
input  [31:0] input_1_V_data_29_V_TDATA;
input  [31:0] input_1_V_data_30_V_TDATA;
input  [31:0] input_1_V_data_31_V_TDATA;
output  [31:0] layer2_out_V_data_0_V_TDATA;
input   ap_clk;
input   ap_rst_n;
input   input_1_V_data_0_V_TVALID;
output   input_1_V_data_0_V_TREADY;
input   input_1_V_data_1_V_TVALID;
output   input_1_V_data_1_V_TREADY;
input   input_1_V_data_2_V_TVALID;
output   input_1_V_data_2_V_TREADY;
input   input_1_V_data_3_V_TVALID;
output   input_1_V_data_3_V_TREADY;
input   input_1_V_data_4_V_TVALID;
output   input_1_V_data_4_V_TREADY;
input   input_1_V_data_5_V_TVALID;
output   input_1_V_data_5_V_TREADY;
input   input_1_V_data_6_V_TVALID;
output   input_1_V_data_6_V_TREADY;
input   input_1_V_data_7_V_TVALID;
output   input_1_V_data_7_V_TREADY;
input   input_1_V_data_8_V_TVALID;
output   input_1_V_data_8_V_TREADY;
input   input_1_V_data_9_V_TVALID;
output   input_1_V_data_9_V_TREADY;
input   input_1_V_data_10_V_TVALID;
output   input_1_V_data_10_V_TREADY;
input   input_1_V_data_11_V_TVALID;
output   input_1_V_data_11_V_TREADY;
input   input_1_V_data_12_V_TVALID;
output   input_1_V_data_12_V_TREADY;
input   input_1_V_data_13_V_TVALID;
output   input_1_V_data_13_V_TREADY;
input   input_1_V_data_14_V_TVALID;
output   input_1_V_data_14_V_TREADY;
input   input_1_V_data_15_V_TVALID;
output   input_1_V_data_15_V_TREADY;
input   input_1_V_data_16_V_TVALID;
output   input_1_V_data_16_V_TREADY;
input   input_1_V_data_17_V_TVALID;
output   input_1_V_data_17_V_TREADY;
input   input_1_V_data_18_V_TVALID;
output   input_1_V_data_18_V_TREADY;
input   input_1_V_data_19_V_TVALID;
output   input_1_V_data_19_V_TREADY;
input   input_1_V_data_20_V_TVALID;
output   input_1_V_data_20_V_TREADY;
input   input_1_V_data_21_V_TVALID;
output   input_1_V_data_21_V_TREADY;
input   input_1_V_data_22_V_TVALID;
output   input_1_V_data_22_V_TREADY;
input   input_1_V_data_23_V_TVALID;
output   input_1_V_data_23_V_TREADY;
input   input_1_V_data_24_V_TVALID;
output   input_1_V_data_24_V_TREADY;
input   input_1_V_data_25_V_TVALID;
output   input_1_V_data_25_V_TREADY;
input   input_1_V_data_26_V_TVALID;
output   input_1_V_data_26_V_TREADY;
input   input_1_V_data_27_V_TVALID;
output   input_1_V_data_27_V_TREADY;
input   input_1_V_data_28_V_TVALID;
output   input_1_V_data_28_V_TREADY;
input   input_1_V_data_29_V_TVALID;
output   input_1_V_data_29_V_TREADY;
input   input_1_V_data_30_V_TVALID;
output   input_1_V_data_30_V_TREADY;
input   input_1_V_data_31_V_TVALID;
output   input_1_V_data_31_V_TREADY;
input   ap_start;
output   layer2_out_V_data_0_V_TVALID;
input   layer2_out_V_data_0_V_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    Block_preheader_i_i_04_proc27_U0_ap_start;
wire    Block_preheader_i_i_04_proc27_U0_ap_done;
wire    Block_preheader_i_i_04_proc27_U0_ap_continue;
wire    Block_preheader_i_i_04_proc27_U0_ap_idle;
wire    Block_preheader_i_i_04_proc27_U0_ap_ready;
wire    Block_preheader_i_i_04_proc27_U0_start_out;
wire    Block_preheader_i_i_04_proc27_U0_start_write;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_0_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_1_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_2_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_3_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_4_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_5_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_6_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_7_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_8_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_9_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_10_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_11_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_12_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_13_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_14_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_15_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_16_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_17_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_18_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_19_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_20_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_21_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_22_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_23_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_24_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_25_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_26_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_27_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_28_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_29_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_30_V_TREADY;
wire    Block_preheader_i_i_04_proc27_U0_input_1_V_data_31_V_TREADY;
wire   [31:0] Block_preheader_i_i_04_proc27_U0_tmpdata1_data_V_din;
wire    Block_preheader_i_i_04_proc27_U0_tmpdata1_data_V_write;
wire    Loop_1_proc_U0_ap_start;
wire    Loop_1_proc_U0_ap_done;
wire    Loop_1_proc_U0_ap_continue;
wire    Loop_1_proc_U0_ap_idle;
wire    Loop_1_proc_U0_ap_ready;
wire    Loop_1_proc_U0_tmpdata1_data_V_read;
wire   [31:0] Loop_1_proc_U0_ap_return;
wire    ap_channel_done_p_Val2_loc_channel;
wire    p_Val2_loc_channel_full_n;
wire    Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_start;
wire    Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_done;
wire    Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_continue;
wire    Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_idle;
wire    Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_ready;
wire   [31:0] Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_0_V_TDATA;
wire    Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_0_V_TVALID;
wire    ap_sync_continue;
wire    tmpdata1_data_V_channel_full_n;
wire   [31:0] tmpdata1_data_V_channel_dout;
wire    tmpdata1_data_V_channel_empty_n;
wire   [31:0] p_Val2_loc_channel_dout;
wire    p_Val2_loc_channel_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_Loop_1_proc_U0_din;
wire    start_for_Loop_1_proc_U0_full_n;
wire   [0:0] start_for_Loop_1_proc_U0_dout;
wire    start_for_Loop_1_proc_U0_empty_n;
wire    Loop_1_proc_U0_start_full_n;
wire    Loop_1_proc_U0_start_write;
wire    Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_start_full_n;
wire    Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_start_write;

Block_preheader_i_i_04_proc27 Block_preheader_i_i_04_proc27_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_preheader_i_i_04_proc27_U0_ap_start),
    .start_full_n(start_for_Loop_1_proc_U0_full_n),
    .ap_done(Block_preheader_i_i_04_proc27_U0_ap_done),
    .ap_continue(Block_preheader_i_i_04_proc27_U0_ap_continue),
    .ap_idle(Block_preheader_i_i_04_proc27_U0_ap_idle),
    .ap_ready(Block_preheader_i_i_04_proc27_U0_ap_ready),
    .start_out(Block_preheader_i_i_04_proc27_U0_start_out),
    .start_write(Block_preheader_i_i_04_proc27_U0_start_write),
    .input_1_V_data_0_V_TDATA(input_1_V_data_0_V_TDATA),
    .input_1_V_data_0_V_TVALID(input_1_V_data_0_V_TVALID),
    .input_1_V_data_0_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_0_V_TREADY),
    .input_1_V_data_1_V_TDATA(input_1_V_data_1_V_TDATA),
    .input_1_V_data_1_V_TVALID(input_1_V_data_1_V_TVALID),
    .input_1_V_data_1_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_1_V_TREADY),
    .input_1_V_data_2_V_TDATA(input_1_V_data_2_V_TDATA),
    .input_1_V_data_2_V_TVALID(input_1_V_data_2_V_TVALID),
    .input_1_V_data_2_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_2_V_TREADY),
    .input_1_V_data_3_V_TDATA(input_1_V_data_3_V_TDATA),
    .input_1_V_data_3_V_TVALID(input_1_V_data_3_V_TVALID),
    .input_1_V_data_3_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_3_V_TREADY),
    .input_1_V_data_4_V_TDATA(input_1_V_data_4_V_TDATA),
    .input_1_V_data_4_V_TVALID(input_1_V_data_4_V_TVALID),
    .input_1_V_data_4_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_4_V_TREADY),
    .input_1_V_data_5_V_TDATA(input_1_V_data_5_V_TDATA),
    .input_1_V_data_5_V_TVALID(input_1_V_data_5_V_TVALID),
    .input_1_V_data_5_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_5_V_TREADY),
    .input_1_V_data_6_V_TDATA(input_1_V_data_6_V_TDATA),
    .input_1_V_data_6_V_TVALID(input_1_V_data_6_V_TVALID),
    .input_1_V_data_6_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_6_V_TREADY),
    .input_1_V_data_7_V_TDATA(input_1_V_data_7_V_TDATA),
    .input_1_V_data_7_V_TVALID(input_1_V_data_7_V_TVALID),
    .input_1_V_data_7_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_7_V_TREADY),
    .input_1_V_data_8_V_TDATA(input_1_V_data_8_V_TDATA),
    .input_1_V_data_8_V_TVALID(input_1_V_data_8_V_TVALID),
    .input_1_V_data_8_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_8_V_TREADY),
    .input_1_V_data_9_V_TDATA(input_1_V_data_9_V_TDATA),
    .input_1_V_data_9_V_TVALID(input_1_V_data_9_V_TVALID),
    .input_1_V_data_9_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_9_V_TREADY),
    .input_1_V_data_10_V_TDATA(input_1_V_data_10_V_TDATA),
    .input_1_V_data_10_V_TVALID(input_1_V_data_10_V_TVALID),
    .input_1_V_data_10_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_10_V_TREADY),
    .input_1_V_data_11_V_TDATA(input_1_V_data_11_V_TDATA),
    .input_1_V_data_11_V_TVALID(input_1_V_data_11_V_TVALID),
    .input_1_V_data_11_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_11_V_TREADY),
    .input_1_V_data_12_V_TDATA(input_1_V_data_12_V_TDATA),
    .input_1_V_data_12_V_TVALID(input_1_V_data_12_V_TVALID),
    .input_1_V_data_12_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_12_V_TREADY),
    .input_1_V_data_13_V_TDATA(input_1_V_data_13_V_TDATA),
    .input_1_V_data_13_V_TVALID(input_1_V_data_13_V_TVALID),
    .input_1_V_data_13_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_13_V_TREADY),
    .input_1_V_data_14_V_TDATA(input_1_V_data_14_V_TDATA),
    .input_1_V_data_14_V_TVALID(input_1_V_data_14_V_TVALID),
    .input_1_V_data_14_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_14_V_TREADY),
    .input_1_V_data_15_V_TDATA(input_1_V_data_15_V_TDATA),
    .input_1_V_data_15_V_TVALID(input_1_V_data_15_V_TVALID),
    .input_1_V_data_15_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_15_V_TREADY),
    .input_1_V_data_16_V_TDATA(input_1_V_data_16_V_TDATA),
    .input_1_V_data_16_V_TVALID(input_1_V_data_16_V_TVALID),
    .input_1_V_data_16_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_16_V_TREADY),
    .input_1_V_data_17_V_TDATA(input_1_V_data_17_V_TDATA),
    .input_1_V_data_17_V_TVALID(input_1_V_data_17_V_TVALID),
    .input_1_V_data_17_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_17_V_TREADY),
    .input_1_V_data_18_V_TDATA(input_1_V_data_18_V_TDATA),
    .input_1_V_data_18_V_TVALID(input_1_V_data_18_V_TVALID),
    .input_1_V_data_18_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_18_V_TREADY),
    .input_1_V_data_19_V_TDATA(input_1_V_data_19_V_TDATA),
    .input_1_V_data_19_V_TVALID(input_1_V_data_19_V_TVALID),
    .input_1_V_data_19_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_19_V_TREADY),
    .input_1_V_data_20_V_TDATA(input_1_V_data_20_V_TDATA),
    .input_1_V_data_20_V_TVALID(input_1_V_data_20_V_TVALID),
    .input_1_V_data_20_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_20_V_TREADY),
    .input_1_V_data_21_V_TDATA(input_1_V_data_21_V_TDATA),
    .input_1_V_data_21_V_TVALID(input_1_V_data_21_V_TVALID),
    .input_1_V_data_21_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_21_V_TREADY),
    .input_1_V_data_22_V_TDATA(input_1_V_data_22_V_TDATA),
    .input_1_V_data_22_V_TVALID(input_1_V_data_22_V_TVALID),
    .input_1_V_data_22_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_22_V_TREADY),
    .input_1_V_data_23_V_TDATA(input_1_V_data_23_V_TDATA),
    .input_1_V_data_23_V_TVALID(input_1_V_data_23_V_TVALID),
    .input_1_V_data_23_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_23_V_TREADY),
    .input_1_V_data_24_V_TDATA(input_1_V_data_24_V_TDATA),
    .input_1_V_data_24_V_TVALID(input_1_V_data_24_V_TVALID),
    .input_1_V_data_24_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_24_V_TREADY),
    .input_1_V_data_25_V_TDATA(input_1_V_data_25_V_TDATA),
    .input_1_V_data_25_V_TVALID(input_1_V_data_25_V_TVALID),
    .input_1_V_data_25_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_25_V_TREADY),
    .input_1_V_data_26_V_TDATA(input_1_V_data_26_V_TDATA),
    .input_1_V_data_26_V_TVALID(input_1_V_data_26_V_TVALID),
    .input_1_V_data_26_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_26_V_TREADY),
    .input_1_V_data_27_V_TDATA(input_1_V_data_27_V_TDATA),
    .input_1_V_data_27_V_TVALID(input_1_V_data_27_V_TVALID),
    .input_1_V_data_27_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_27_V_TREADY),
    .input_1_V_data_28_V_TDATA(input_1_V_data_28_V_TDATA),
    .input_1_V_data_28_V_TVALID(input_1_V_data_28_V_TVALID),
    .input_1_V_data_28_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_28_V_TREADY),
    .input_1_V_data_29_V_TDATA(input_1_V_data_29_V_TDATA),
    .input_1_V_data_29_V_TVALID(input_1_V_data_29_V_TVALID),
    .input_1_V_data_29_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_29_V_TREADY),
    .input_1_V_data_30_V_TDATA(input_1_V_data_30_V_TDATA),
    .input_1_V_data_30_V_TVALID(input_1_V_data_30_V_TVALID),
    .input_1_V_data_30_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_30_V_TREADY),
    .input_1_V_data_31_V_TDATA(input_1_V_data_31_V_TDATA),
    .input_1_V_data_31_V_TVALID(input_1_V_data_31_V_TVALID),
    .input_1_V_data_31_V_TREADY(Block_preheader_i_i_04_proc27_U0_input_1_V_data_31_V_TREADY),
    .tmpdata1_data_V_din(Block_preheader_i_i_04_proc27_U0_tmpdata1_data_V_din),
    .tmpdata1_data_V_full_n(tmpdata1_data_V_channel_full_n),
    .tmpdata1_data_V_write(Block_preheader_i_i_04_proc27_U0_tmpdata1_data_V_write)
);

Loop_1_proc Loop_1_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_1_proc_U0_ap_start),
    .ap_done(Loop_1_proc_U0_ap_done),
    .ap_continue(Loop_1_proc_U0_ap_continue),
    .ap_idle(Loop_1_proc_U0_ap_idle),
    .ap_ready(Loop_1_proc_U0_ap_ready),
    .tmpdata1_data_V_dout(tmpdata1_data_V_channel_dout),
    .tmpdata1_data_V_empty_n(tmpdata1_data_V_channel_empty_n),
    .tmpdata1_data_V_read(Loop_1_proc_U0_tmpdata1_data_V_read),
    .ap_return(Loop_1_proc_U0_ap_return)
);

Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_start),
    .ap_done(Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_done),
    .ap_continue(Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_continue),
    .ap_idle(Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_idle),
    .ap_ready(Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_ready),
    .p_read(p_Val2_loc_channel_dout),
    .layer2_out_V_data_0_V_TDATA(Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_0_V_TDATA),
    .layer2_out_V_data_0_V_TVALID(Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_0_V_TVALID),
    .layer2_out_V_data_0_V_TREADY(layer2_out_V_data_0_V_TREADY)
);

fifo_w32_d32_A tmpdata1_data_V_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_i_04_proc27_U0_tmpdata1_data_V_din),
    .if_full_n(tmpdata1_data_V_channel_full_n),
    .if_write(Block_preheader_i_i_04_proc27_U0_tmpdata1_data_V_write),
    .if_dout(tmpdata1_data_V_channel_dout),
    .if_empty_n(tmpdata1_data_V_channel_empty_n),
    .if_read(Loop_1_proc_U0_tmpdata1_data_V_read)
);

fifo_w32_d2_A p_Val2_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_1_proc_U0_ap_return),
    .if_full_n(p_Val2_loc_channel_full_n),
    .if_write(Loop_1_proc_U0_ap_done),
    .if_dout(p_Val2_loc_channel_dout),
    .if_empty_n(p_Val2_loc_channel_empty_n),
    .if_read(Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_ready)
);

start_for_Loop_1_proc_U0 start_for_Loop_1_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_1_proc_U0_din),
    .if_full_n(start_for_Loop_1_proc_U0_full_n),
    .if_write(Block_preheader_i_i_04_proc27_U0_start_write),
    .if_dout(start_for_Loop_1_proc_U0_dout),
    .if_empty_n(start_for_Loop_1_proc_U0_empty_n),
    .if_read(Loop_1_proc_U0_ap_ready)
);

assign Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_continue = 1'b1;

assign Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_start = p_Val2_loc_channel_empty_n;

assign Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_start_full_n = 1'b1;

assign Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_start_write = 1'b0;

assign Block_preheader_i_i_04_proc27_U0_ap_continue = 1'b1;

assign Block_preheader_i_i_04_proc27_U0_ap_start = ap_start;

assign Loop_1_proc_U0_ap_continue = p_Val2_loc_channel_full_n;

assign Loop_1_proc_U0_ap_start = start_for_Loop_1_proc_U0_empty_n;

assign Loop_1_proc_U0_start_full_n = 1'b1;

assign Loop_1_proc_U0_start_write = 1'b0;

assign ap_channel_done_p_Val2_loc_channel = Loop_1_proc_U0_ap_done;

assign ap_done = Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_done;

assign ap_idle = ((p_Val2_loc_channel_empty_n ^ 1'b1) & Loop_1_proc_U0_ap_idle & Block_preheader_i_i_04_proc27_U0_ap_idle & Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_idle);

assign ap_ready = Block_preheader_i_i_04_proc27_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_done;

assign ap_sync_ready = Block_preheader_i_i_04_proc27_U0_ap_ready;

assign input_1_V_data_0_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_0_V_TREADY;

assign input_1_V_data_10_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_10_V_TREADY;

assign input_1_V_data_11_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_11_V_TREADY;

assign input_1_V_data_12_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_12_V_TREADY;

assign input_1_V_data_13_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_13_V_TREADY;

assign input_1_V_data_14_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_14_V_TREADY;

assign input_1_V_data_15_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_15_V_TREADY;

assign input_1_V_data_16_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_16_V_TREADY;

assign input_1_V_data_17_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_17_V_TREADY;

assign input_1_V_data_18_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_18_V_TREADY;

assign input_1_V_data_19_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_19_V_TREADY;

assign input_1_V_data_1_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_1_V_TREADY;

assign input_1_V_data_20_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_20_V_TREADY;

assign input_1_V_data_21_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_21_V_TREADY;

assign input_1_V_data_22_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_22_V_TREADY;

assign input_1_V_data_23_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_23_V_TREADY;

assign input_1_V_data_24_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_24_V_TREADY;

assign input_1_V_data_25_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_25_V_TREADY;

assign input_1_V_data_26_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_26_V_TREADY;

assign input_1_V_data_27_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_27_V_TREADY;

assign input_1_V_data_28_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_28_V_TREADY;

assign input_1_V_data_29_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_29_V_TREADY;

assign input_1_V_data_2_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_2_V_TREADY;

assign input_1_V_data_30_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_30_V_TREADY;

assign input_1_V_data_31_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_31_V_TREADY;

assign input_1_V_data_3_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_3_V_TREADY;

assign input_1_V_data_4_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_4_V_TREADY;

assign input_1_V_data_5_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_5_V_TREADY;

assign input_1_V_data_6_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_6_V_TREADY;

assign input_1_V_data_7_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_7_V_TREADY;

assign input_1_V_data_8_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_8_V_TREADY;

assign input_1_V_data_9_V_TREADY = Block_preheader_i_i_04_proc27_U0_input_1_V_data_9_V_TREADY;

assign layer2_out_V_data_0_V_TDATA = Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_0_V_TDATA;

assign layer2_out_V_data_0_V_TVALID = Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_0_V_TVALID;

assign start_for_Loop_1_proc_U0_din = 1'b1;

endmodule //myproject
