<?xml version="1.0" encoding="UTF-8"?>
<!--

    Licensed to the Apache Software Foundation (ASF) under one or more
    contributor license agreements.  See the NOTICE file distributed with
    this work for additional information regarding copyright ownership.
    The ASF licenses this file to You under the Apache License, Version 2.0
    (the "License"); you may not use this file except in compliance with
    the License.  You may obtain a copy of the License at

    http://www.apache.org/licenses/LICENSE-2.0

    Unless required by applicable law or agreed to in writing, software
    distributed under the License is distributed on an "AS IS" BASIS,
    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    See the License for the specific language governing permissions and
    limitations under the License.

-->
<dataflow role="top" xmlns="http://taverna.sf.net/2008/xml/t2flow" id="123">
	<inputPorts />
	<outputPorts />
	<processors>
		<processor>
			<name>a_processor</name>
			<inputPorts>
				<port>
					<name>input</name>
					<depth>0</depth>
				</port>
			</inputPorts>
			<outputPorts>
				<port>
					<name>output</name>
					<depth>1</depth>
					<granularDepth>0</granularDepth>
				</port>
			</outputPorts>
			<annotations />
			<activities />
			<dispatchStack />
			<iterationStrategyStack>
				<iteration>
					<strategy>
						<cross>
							<port name="input" depth="0" />
						</cross>
					</strategy>
				</iteration>
			</iterationStrategyStack>
		</processor>
		<processor>
			<name>b_processor</name>
			<inputPorts>
				<port>
					<name>input</name>
					<depth>0</depth>
				</port>
			</inputPorts>
			<outputPorts>
				<port>
					<name>output</name>
					<depth>1</depth>
					<granularDepth>0</granularDepth>
				</port>
			</outputPorts>
			<annotations />
			<activities />
			<dispatchStack />
			<iterationStrategyStack>
				<iteration>
					<strategy>
						<cross>
							<port name="input" depth="0" />
						</cross>
					</strategy>
				</iteration>
			</iterationStrategyStack>
		</processor>
	</processors>
	<conditions>
		<condition control="a_processor" target="b_processor"/>
	</conditions>
	<datalinks />
</dataflow>
