Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\seba2\Documents\quartusProjects\CPU2\AlarmClockHDL.qsys --block-symbol-file --output-directory=C:\Users\seba2\Documents\quartusProjects\CPU2\AlarmClockHDL --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CPU2/AlarmClockHDL.qsys
Progress: Reading input file
Progress: Adding ALARM1 [altera_avalon_pio 18.1]
Progress: Parameterizing module ALARM1
Progress: Adding BUTTON1 [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTON1
Progress: Adding BUTTON2 [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTON2
Progress: Adding BUTTON3 [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTON3
Progress: Adding BUTTON4 [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTON4
Progress: Adding BUZZ [altera_avalon_pio 18.1]
Progress: Parameterizing module BUZZ
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding NIOSII [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOSII
Progress: Adding ONCHIPRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ONCHIPRAM
Progress: Adding SEGMENT1 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEGMENT1
Progress: Adding SEGMENT2 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEGMENT2
Progress: Adding SEGMENT3 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEGMENT3
Progress: Adding SEGMENT4 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEGMENT4
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: AlarmClockHDL.ALARM1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AlarmClockHDL.BUTTON1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AlarmClockHDL.BUTTON2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AlarmClockHDL.BUTTON3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AlarmClockHDL.BUTTON4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AlarmClockHDL.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\seba2\Documents\quartusProjects\CPU2\AlarmClockHDL.qsys --synthesis=VERILOG --output-directory=C:\Users\seba2\Documents\quartusProjects\CPU2\AlarmClockHDL\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CPU2/AlarmClockHDL.qsys
Progress: Reading input file
Progress: Adding ALARM1 [altera_avalon_pio 18.1]
Progress: Parameterizing module ALARM1
Progress: Adding BUTTON1 [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTON1
Progress: Adding BUTTON2 [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTON2
Progress: Adding BUTTON3 [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTON3
Progress: Adding BUTTON4 [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTON4
Progress: Adding BUZZ [altera_avalon_pio 18.1]
Progress: Parameterizing module BUZZ
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding NIOSII [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOSII
Progress: Adding ONCHIPRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ONCHIPRAM
Progress: Adding SEGMENT1 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEGMENT1
Progress: Adding SEGMENT2 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEGMENT2
Progress: Adding SEGMENT3 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEGMENT3
Progress: Adding SEGMENT4 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEGMENT4
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: AlarmClockHDL.ALARM1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AlarmClockHDL.BUTTON1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AlarmClockHDL.BUTTON2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AlarmClockHDL.BUTTON3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AlarmClockHDL.BUTTON4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AlarmClockHDL.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: AlarmClockHDL: Generating AlarmClockHDL "AlarmClockHDL" for QUARTUS_SYNTH
Info: ALARM1: Starting RTL generation for module 'AlarmClockHDL_ALARM1'
Info: ALARM1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=AlarmClockHDL_ALARM1 --dir=C:/Users/seba2/AppData/Local/Temp/alt9950_3986658367284019123.dir/0061_ALARM1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9950_3986658367284019123.dir/0061_ALARM1_gen//AlarmClockHDL_ALARM1_component_configuration.pl  --do_build_sim=0  ]
Info: ALARM1: Done RTL generation for module 'AlarmClockHDL_ALARM1'
Info: ALARM1: "AlarmClockHDL" instantiated altera_avalon_pio "ALARM1"
Info: BUZZ: Starting RTL generation for module 'AlarmClockHDL_BUZZ'
Info: BUZZ:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=AlarmClockHDL_BUZZ --dir=C:/Users/seba2/AppData/Local/Temp/alt9950_3986658367284019123.dir/0062_BUZZ_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9950_3986658367284019123.dir/0062_BUZZ_gen//AlarmClockHDL_BUZZ_component_configuration.pl  --do_build_sim=0  ]
Info: BUZZ: Done RTL generation for module 'AlarmClockHDL_BUZZ'
Info: BUZZ: "AlarmClockHDL" instantiated altera_avalon_pio "BUZZ"
Info: JTAG: Starting RTL generation for module 'AlarmClockHDL_JTAG'
Info: JTAG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=AlarmClockHDL_JTAG --dir=C:/Users/seba2/AppData/Local/Temp/alt9950_3986658367284019123.dir/0063_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9950_3986658367284019123.dir/0063_JTAG_gen//AlarmClockHDL_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'AlarmClockHDL_JTAG'
Info: JTAG: "AlarmClockHDL" instantiated altera_avalon_jtag_uart "JTAG"
Info: NIOSII: "AlarmClockHDL" instantiated altera_nios2_gen2 "NIOSII"
Info: ONCHIPRAM: Starting RTL generation for module 'AlarmClockHDL_ONCHIPRAM'
Info: ONCHIPRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=AlarmClockHDL_ONCHIPRAM --dir=C:/Users/seba2/AppData/Local/Temp/alt9950_3986658367284019123.dir/0064_ONCHIPRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9950_3986658367284019123.dir/0064_ONCHIPRAM_gen//AlarmClockHDL_ONCHIPRAM_component_configuration.pl  --do_build_sim=0  ]
Info: ONCHIPRAM: Done RTL generation for module 'AlarmClockHDL_ONCHIPRAM'
Info: ONCHIPRAM: "AlarmClockHDL" instantiated altera_avalon_onchip_memory2 "ONCHIPRAM"
Info: SEGMENT1: Starting RTL generation for module 'AlarmClockHDL_SEGMENT1'
Info: SEGMENT1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=AlarmClockHDL_SEGMENT1 --dir=C:/Users/seba2/AppData/Local/Temp/alt9950_3986658367284019123.dir/0065_SEGMENT1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9950_3986658367284019123.dir/0065_SEGMENT1_gen//AlarmClockHDL_SEGMENT1_component_configuration.pl  --do_build_sim=0  ]
Info: SEGMENT1: Done RTL generation for module 'AlarmClockHDL_SEGMENT1'
Info: SEGMENT1: "AlarmClockHDL" instantiated altera_avalon_pio "SEGMENT1"
Info: TIMER: Starting RTL generation for module 'AlarmClockHDL_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=AlarmClockHDL_TIMER --dir=C:/Users/seba2/AppData/Local/Temp/alt9950_3986658367284019123.dir/0066_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9950_3986658367284019123.dir/0066_TIMER_gen//AlarmClockHDL_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'AlarmClockHDL_TIMER'
Info: TIMER: "AlarmClockHDL" instantiated altera_avalon_timer "TIMER"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "AlarmClockHDL" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "AlarmClockHDL" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "AlarmClockHDL" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'AlarmClockHDL_NIOSII_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=AlarmClockHDL_NIOSII_cpu --dir=C:/Users/seba2/AppData/Local/Temp/alt9950_3986658367284019123.dir/0069_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9950_3986658367284019123.dir/0069_cpu_gen//AlarmClockHDL_NIOSII_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.08.15 23:40:01 (*) Starting Nios II generation
Info: cpu: # 2024.08.15 23:40:01 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.15 23:40:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.08.15 23:40:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.15 23:40:02 (*)   Plaintext license not found.
Info: cpu: # 2024.08.15 23:40:02 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.15 23:40:02 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.15 23:40:03 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.15 23:40:03 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.15 23:40:03 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.15 23:40:04 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'AlarmClockHDL_NIOSII_cpu'
Info: cpu: "NIOSII" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOSII_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOSII_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: NIOSII_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOSII_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: AlarmClockHDL: Done "AlarmClockHDL" with 31 modules, 44 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
