Register block with Axi-Lite interface - For more details: https://fpgaer.tech/?p=447
