#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x614d15d7e240 .scope module, "TB_ASYNC_FIFO" "TB_ASYNC_FIFO" 2 3;
 .timescale -9 -9;
v0x614d15db61a0_0 .net "empty", 0 0, L_0x614d15db79b0;  1 drivers
v0x614d15db6260_0 .net "full", 0 0, L_0x614d15d79ac0;  1 drivers
v0x614d15db6300_0 .var/i "i", 31 0;
v0x614d15db63d0_0 .var "rd_clk", 0 0;
v0x614d15db64a0_0 .net "rd_data", 15 0, v0x614d15db5090_0;  1 drivers
v0x614d15db6540_0 .var "rd_en", 0 0;
v0x614d15db6610_0 .var "rd_rst_n", 0 0;
v0x614d15db66e0_0 .var "wr_clk", 0 0;
v0x614d15db67b0_0 .var "wr_data", 15 0;
v0x614d15db6880_0 .var "wr_en", 0 0;
v0x614d15db6950_0 .var "wr_rst_n", 0 0;
E_0x614d15d912c0 .event posedge, v0x614d15db4fd0_0;
S_0x614d15d90180 .scope module, "dut" "async_fifo" 2 12, 3 3 0, S_0x614d15d7e240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "wr_rst_n";
    .port_info 1 /INPUT 1 "rd_rst_n";
    .port_info 2 /INPUT 1 "wr_clk";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 16 "rd_data";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "empty";
P_0x614d15d4b620 .param/l "ADDR_WIDTH" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x614d15d4b660 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
P_0x614d15d4b6a0 .param/l "FIFO_DEPTH" 0 3 6, +C4<00000000000000000000000000001000>;
L_0x614d15d7ceb0 .functor XOR 4, v0x614d15db59b0_0, L_0x614d15db6b50, C4<0000>, C4<0000>;
L_0x614d15d7d3b0 .functor XOR 4, v0x614d15db5230_0, L_0x614d15db6db0, C4<0000>, C4<0000>;
L_0x614d15d7dec0 .functor XOR 1, L_0x614d15db6ff0, L_0x614d15db70e0, C4<0>, C4<0>;
L_0x614d15d78830 .functor XOR 1, L_0x614d15db7260, L_0x614d15db7300, C4<0>, C4<0>;
L_0x614d15d791e0 .functor AND 1, L_0x614d15d7dec0, L_0x614d15d78830, C4<1>, C4<1>;
L_0x614d15d79ac0 .functor AND 1, L_0x614d15d791e0, L_0x614d15db77e0, C4<1>, C4<1>;
v0x614d15d7e0a0_0 .net *"_ivl_0", 3 0, L_0x614d15db6b50;  1 drivers
v0x614d15d789d0_0 .net *"_ivl_10", 2 0, L_0x614d15db6d10;  1 drivers
L_0x730d648d0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x614d15d78aa0_0 .net *"_ivl_12", 0 0, L_0x730d648d0060;  1 drivers
v0x614d15d79300_0 .net *"_ivl_17", 0 0, L_0x614d15db6ff0;  1 drivers
v0x614d15d79400_0 .net *"_ivl_19", 0 0, L_0x614d15db70e0;  1 drivers
v0x614d15d79c60_0 .net *"_ivl_2", 2 0, L_0x614d15db6a20;  1 drivers
v0x614d15d79d30_0 .net *"_ivl_20", 0 0, L_0x614d15d7dec0;  1 drivers
v0x614d15db4530_0 .net *"_ivl_23", 0 0, L_0x614d15db7260;  1 drivers
v0x614d15db4610_0 .net *"_ivl_25", 0 0, L_0x614d15db7300;  1 drivers
v0x614d15db46f0_0 .net *"_ivl_26", 0 0, L_0x614d15d78830;  1 drivers
v0x614d15db47b0_0 .net *"_ivl_29", 0 0, L_0x614d15d791e0;  1 drivers
v0x614d15db4870_0 .net *"_ivl_31", 1 0, L_0x614d15db75b0;  1 drivers
v0x614d15db4950_0 .net *"_ivl_33", 1 0, L_0x614d15db76e0;  1 drivers
v0x614d15db4a30_0 .net *"_ivl_34", 0 0, L_0x614d15db77e0;  1 drivers
L_0x730d648d0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x614d15db4af0_0 .net *"_ivl_4", 0 0, L_0x730d648d0018;  1 drivers
v0x614d15db4bd0_0 .net *"_ivl_8", 3 0, L_0x614d15db6db0;  1 drivers
v0x614d15db4cb0_0 .net "empty", 0 0, L_0x614d15db79b0;  alias, 1 drivers
v0x614d15db4d70_0 .net "full", 0 0, L_0x614d15d79ac0;  alias, 1 drivers
v0x614d15db4e30 .array "memory", 7 0, 15 0;
v0x614d15db4ef0_0 .net "rd_addr", 2 0, L_0x614d15db7c00;  1 drivers
v0x614d15db4fd0_0 .net "rd_clk", 0 0, v0x614d15db63d0_0;  1 drivers
v0x614d15db5090_0 .var "rd_data", 15 0;
v0x614d15db5170_0 .net "rd_en", 0 0, v0x614d15db6540_0;  1 drivers
v0x614d15db5230_0 .var "rd_ptr", 3 0;
v0x614d15db5310_0 .net "rd_ptr_gray", 3 0, L_0x614d15d7d3b0;  1 drivers
v0x614d15db53f0_0 .var "rd_ptr_gray_sync1", 3 0;
v0x614d15db54d0_0 .var "rd_ptr_gray_sync2", 3 0;
v0x614d15db55b0_0 .net "rd_rst_n", 0 0, v0x614d15db6610_0;  1 drivers
v0x614d15db5670_0 .net "wr_addr", 2 0, L_0x614d15db7b60;  1 drivers
v0x614d15db5750_0 .net "wr_clk", 0 0, v0x614d15db66e0_0;  1 drivers
v0x614d15db5810_0 .net "wr_data", 15 0, v0x614d15db67b0_0;  1 drivers
v0x614d15db58f0_0 .net "wr_en", 0 0, v0x614d15db6880_0;  1 drivers
v0x614d15db59b0_0 .var "wr_ptr", 3 0;
v0x614d15db5ca0_0 .net "wr_ptr_gray", 3 0, L_0x614d15d7ceb0;  1 drivers
v0x614d15db5d80_0 .var "wr_ptr_gray_sync1", 3 0;
v0x614d15db5e60_0 .var "wr_ptr_gray_sync2", 3 0;
v0x614d15db5f40_0 .net "wr_rst_n", 0 0, v0x614d15db6950_0;  1 drivers
E_0x614d15d90ed0/0 .event negedge, v0x614d15db55b0_0;
E_0x614d15d90ed0/1 .event posedge, v0x614d15db4fd0_0;
E_0x614d15d90ed0 .event/or E_0x614d15d90ed0/0, E_0x614d15d90ed0/1;
E_0x614d15d90810 .event posedge, v0x614d15db5750_0;
E_0x614d15d6d9f0/0 .event negedge, v0x614d15db5f40_0;
E_0x614d15d6d9f0/1 .event posedge, v0x614d15db5750_0;
E_0x614d15d6d9f0 .event/or E_0x614d15d6d9f0/0, E_0x614d15d6d9f0/1;
L_0x614d15db6a20 .part v0x614d15db59b0_0, 1, 3;
L_0x614d15db6b50 .concat [ 3 1 0 0], L_0x614d15db6a20, L_0x730d648d0018;
L_0x614d15db6d10 .part v0x614d15db5230_0, 1, 3;
L_0x614d15db6db0 .concat [ 3 1 0 0], L_0x614d15db6d10, L_0x730d648d0060;
L_0x614d15db6ff0 .part L_0x614d15d7ceb0, 3, 1;
L_0x614d15db70e0 .part v0x614d15db54d0_0, 3, 1;
L_0x614d15db7260 .part L_0x614d15d7ceb0, 2, 1;
L_0x614d15db7300 .part v0x614d15db54d0_0, 2, 1;
L_0x614d15db75b0 .part L_0x614d15d7ceb0, 0, 2;
L_0x614d15db76e0 .part v0x614d15db54d0_0, 0, 2;
L_0x614d15db77e0 .cmp/eq 2, L_0x614d15db75b0, L_0x614d15db76e0;
L_0x614d15db79b0 .cmp/eq 4, L_0x614d15d7d3b0, v0x614d15db5e60_0;
L_0x614d15db7b60 .part v0x614d15db59b0_0, 0, 3;
L_0x614d15db7c00 .part v0x614d15db5230_0, 0, 3;
    .scope S_0x614d15d90180;
T_0 ;
    %wait E_0x614d15d6d9f0;
    %load/vec4 v0x614d15db5f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x614d15db59b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x614d15db58f0_0;
    %load/vec4 v0x614d15db4d70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x614d15db59b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x614d15db59b0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x614d15d90180;
T_1 ;
    %wait E_0x614d15d90ed0;
    %load/vec4 v0x614d15db55b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x614d15db5d80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x614d15db5e60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x614d15db5ca0_0;
    %assign/vec4 v0x614d15db5d80_0, 0;
    %load/vec4 v0x614d15db5d80_0;
    %assign/vec4 v0x614d15db5e60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x614d15d90180;
T_2 ;
    %wait E_0x614d15d90ed0;
    %load/vec4 v0x614d15db55b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x614d15db5230_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x614d15db5170_0;
    %load/vec4 v0x614d15db4cb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x614d15db5230_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x614d15db5230_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x614d15d90180;
T_3 ;
    %wait E_0x614d15d6d9f0;
    %load/vec4 v0x614d15db5f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x614d15db53f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x614d15db54d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x614d15db5310_0;
    %assign/vec4 v0x614d15db53f0_0, 0;
    %load/vec4 v0x614d15db53f0_0;
    %assign/vec4 v0x614d15db54d0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x614d15d90180;
T_4 ;
    %wait E_0x614d15d90810;
    %load/vec4 v0x614d15db58f0_0;
    %load/vec4 v0x614d15db4d70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x614d15db5810_0;
    %load/vec4 v0x614d15db5670_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614d15db4e30, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x614d15d90180;
T_5 ;
    %wait E_0x614d15d90ed0;
    %load/vec4 v0x614d15db55b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x614d15db5090_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x614d15db5170_0;
    %load/vec4 v0x614d15db4cb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x614d15db4ef0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x614d15db4e30, 4;
    %assign/vec4 v0x614d15db5090_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x614d15d7e240;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x614d15db66e0_0;
    %inv;
    %store/vec4 v0x614d15db66e0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x614d15d7e240;
T_7 ;
    %delay 7, 0;
    %load/vec4 v0x614d15db63d0_0;
    %inv;
    %store/vec4 v0x614d15db63d0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x614d15d7e240;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614d15db66e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614d15db63d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614d15db6950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614d15db6610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614d15db6880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614d15db6540_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x614d15db67b0_0, 0, 16;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614d15db6950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614d15db6610_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 42 "$display", "Writing 4 data..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614d15db6300_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x614d15db6300_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %wait E_0x614d15d90810;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614d15db6880_0, 0, 1;
    %load/vec4 v0x614d15db6300_0;
    %addi 100, 0, 32;
    %pad/s 16;
    %store/vec4 v0x614d15db67b0_0, 0, 16;
    %delay 1, 0;
    %wait E_0x614d15d90810;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614d15db6880_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x614d15db6300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614d15db6300_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 54 "$display", "Reading 4 data..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614d15db6300_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x614d15db6300_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.3, 5;
    %wait E_0x614d15d912c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614d15db6540_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 59 "$display", "Read %0d: %d", v0x614d15db6300_0, v0x614d15db64a0_0 {0 0 0};
    %wait E_0x614d15d912c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614d15db6540_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x614d15db6300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614d15db6300_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 2 65 "$display", "Test completed!" {0 0 0};
    %delay 100, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x614d15d7e240;
T_9 ;
    %vpi_call 2 71 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 72 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x614d15d7e240 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "TB_ASYNC_FIFO.v";
    "ASYNC_FIFO.v";
