
---------- Begin Simulation Statistics ----------
final_tick                                  814979500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86389                       # Simulator instruction rate (inst/s)
host_mem_usage                                 881696                       # Number of bytes of host memory used
host_op_rate                                    92878                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.58                       # Real time elapsed on the host
host_tick_rate                               70403885                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1075135                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000815                       # Number of seconds simulated
sim_ticks                                   814979500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.018800                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  173470                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               190587                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28234                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            340209                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6921                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7968                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1047                       # Number of indirect misses.
system.cpu.branchPred.lookups                  482418                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   44181                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          501                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    541866                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   497148                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             26552                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     250422                       # Number of branches committed
system.cpu.commit.bw_lim_events                 26347                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             540                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          655378                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1003357                       # Number of instructions committed
system.cpu.commit.committedOps                1078492                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1426913                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.755822                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.616253                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1030382     72.21%     72.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       142110      9.96%     82.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       100661      7.05%     89.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        45164      3.17%     92.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        43952      3.08%     95.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        20822      1.46%     96.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        13451      0.94%     97.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4024      0.28%     98.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        26347      1.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1426913                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                24973                       # Number of function calls committed.
system.cpu.commit.int_insts                    934829                       # Number of committed integer instructions.
system.cpu.commit.loads                        104843                       # Number of loads committed
system.cpu.commit.membars                         532                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           12      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           870934     80.75%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40054      3.71%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              38      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              49      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             47      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          104843      9.72%     94.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          62445      5.79%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1078492                       # Class of committed instruction
system.cpu.commit.refs                         167288                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       699                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1075135                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.629960                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.629960                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                793290                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1706                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               155941                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1972885                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   312855                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    356686                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26607                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  7278                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 37922                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      482418                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    353687                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1091406                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 12776                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1965494                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  227                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   56578                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.295969                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             407386                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             224572                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.205854                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1527360                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.466075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.622473                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1045348     68.44%     68.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74256      4.86%     73.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    73847      4.83%     78.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    50887      3.33%     81.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    44194      2.89%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    38699      2.53%     86.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    38482      2.52%     89.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    29726      1.95%     91.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   131921      8.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1527360                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          102600                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27743                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   323629                       # Number of branches executed
system.cpu.iew.exec_nop                          4132                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.946200                       # Inst execution rate
system.cpu.iew.exec_refs                       309436                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     119854                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  119011                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                209765                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                619                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               892                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               134905                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1734423                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                189582                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             28105                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1542268                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    380                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1629                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26607                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2012                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           209                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5790                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         3328                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2019                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       104919                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        72460                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             32                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        24670                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3073                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1479684                       # num instructions consuming a value
system.cpu.iew.wb_count                       1517436                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.551028                       # average fanout of values written-back
system.cpu.iew.wb_producers                    815348                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.930965                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1526925                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1745444                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1179813                       # number of integer regfile writes
system.cpu.ipc                               0.613512                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.613512                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                16      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1211312     77.14%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40571      2.58%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   53      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   65      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  69      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               194885     12.41%     92.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              123306      7.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1570374                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       12983                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008267                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4413     33.99%     33.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     33.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     33.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     33.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     33.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     33.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     33.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     33.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     33.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     33.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.02%     34.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.03%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     34.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   6897     53.12%     87.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1667     12.84%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1581890                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4681331                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1516387                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2382511                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1729672                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1570374                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 619                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          655141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3347                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             79                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       338274                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1527360                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.028162                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.681933                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              948839     62.12%     62.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              156577     10.25%     72.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              170208     11.14%     83.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              107776      7.06%     90.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               54704      3.58%     94.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               37407      2.45%     96.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               29013      1.90%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               12564      0.82%     99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               10272      0.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1527360                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.963443                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1451                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               3106                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1049                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2953                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              8389                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1613                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               209765                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              134905                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1062841                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2121                       # number of misc regfile writes
system.cpu.numCycles                          1629960                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  162444                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1228037                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  71571                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   335269                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2651                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   308                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2864548                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1884331                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2066173                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    369726                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3866                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26607                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 83143                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   838108                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2121375                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         550171                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               6911                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    147013                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            621                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2027                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      3134046                       # The number of ROB reads
system.cpu.rob.rob_writes                     3568337                       # The number of ROB writes
system.cpu.timesIdled                            1290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1173                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     285                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6859                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        15052                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5678                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1034                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1033                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5678                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           147                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       429504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  429504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6859                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6859    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6859                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8769000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35439000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    814979500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1117                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1774                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3994                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1038                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1037                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2030                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4951                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          148                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          148                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        17383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 23217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       243456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       454656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 698112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8167                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000122                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011065                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8166     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8167                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           10417000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           9054999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3045000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    814979500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  512                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  795                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1307                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 512                       # number of overall hits
system.l2.overall_hits::.cpu.data                 795                       # number of overall hits
system.l2.overall_hits::total                    1307                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5194                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6712                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1518                       # number of overall misses
system.l2.overall_misses::.cpu.data              5194                       # number of overall misses
system.l2.overall_misses::total                  6712                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    118163000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    394290000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        512453000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    118163000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    394290000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       512453000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2030                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5989                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8019                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2030                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5989                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8019                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.747783                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.867257                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.837012                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.747783                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.867257                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.837012                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77841.238472                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75912.591452                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76348.778308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77841.238472                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75912.591452                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76348.778308                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6712                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6712                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    102983000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    342360000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    445343000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    102983000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    342360000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    445343000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.747783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.867257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.837012                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.747783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.867257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.837012                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67841.238472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65914.516750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66350.268176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67841.238472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65914.516750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66350.268176                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1117                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1117                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1117                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1117                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1773                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1773                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1773                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1773                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1034                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1034                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     80216000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      80216000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.996146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77578.336557                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77578.336557                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     69886000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     69886000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.996146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67588.007737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67588.007737                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            512                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                512                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    118163000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    118163000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.747783                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.747783                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77841.238472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77841.238472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    102983000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    102983000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.747783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.747783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67841.238472                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67841.238472                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    314074000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    314074000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4951                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4951                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.840234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.840234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75498.557692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75498.557692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4160                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4160                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    272474000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    272474000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.840234                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.840234                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65498.557692                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65498.557692                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          147                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             147                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          148                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           148                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.993243                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.993243                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          147                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          147                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2789000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2789000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.993243                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.993243                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18972.789116                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18972.789116                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    814979500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3731.604004                       # Cycle average of tags in use
system.l2.tags.total_refs                       14903                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6859                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.172766                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      99.028458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1307.275032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2325.300514                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.039895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.070963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.113880                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6858                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          741                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6046                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.209290                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    127267                       # Number of tag accesses
system.l2.tags.data_accesses                   127267                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    814979500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          97152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         332352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             429504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        97152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         97152                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6711                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         119207906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         407804123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             527012029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    119207906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        119207906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        119207906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        407804123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            527012029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13564                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6712                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6712                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     43640250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   33560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               169490250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6501.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25251.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5862                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6712                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    505.592462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   326.538683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.045368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          151     17.79%     17.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          166     19.55%     37.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           97     11.43%     48.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           59      6.95%     55.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           48      5.65%     61.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           33      3.89%     65.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      2.83%     68.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      2.36%     70.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          251     29.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          849                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 429568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  429568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       527.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    527.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     814963000                       # Total gap between requests
system.mem_ctrls.avgGap                     121418.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        97152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       332416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 119207906.456542775035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 407882652.263032376766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     40536500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    128953750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26703.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24827.45                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3013080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1597695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            24547320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     63922560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        224654670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        123769440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          441504765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.737265                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    318679500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     27040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    469260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3055920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1624260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23376360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     63922560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        212982210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        133598880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          438560190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.124198                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    344429500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     27040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    443510000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    814979500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       350869                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           350869                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       350869                       # number of overall hits
system.cpu.icache.overall_hits::total          350869                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2816                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2816                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2816                       # number of overall misses
system.cpu.icache.overall_misses::total          2816                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    166161499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    166161499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    166161499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    166161499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       353685                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       353685                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       353685                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       353685                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007962                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007962                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007962                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007962                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59006.214134                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59006.214134                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59006.214134                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59006.214134                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          797                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.928571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1774                       # number of writebacks
system.cpu.icache.writebacks::total              1774                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          786                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          786                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          786                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          786                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2030                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2030                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2030                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2030                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    126732499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    126732499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    126732499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    126732499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005740                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005740                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005740                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005740                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62429.802463                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62429.802463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62429.802463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62429.802463                       # average overall mshr miss latency
system.cpu.icache.replacements                   1774                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       350869                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          350869                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2816                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2816                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    166161499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    166161499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       353685                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       353685                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007962                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007962                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59006.214134                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59006.214134                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          786                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          786                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2030                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2030                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    126732499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    126732499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005740                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005740                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62429.802463                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62429.802463                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    814979500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           251.715743                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              352899                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2030                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            173.841872                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   251.715743                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.983265                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983265                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            709400                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           709400                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    814979500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    814979500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    814979500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    814979500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    814979500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       231453                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           231453                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       231463                       # number of overall hits
system.cpu.dcache.overall_hits::total          231463                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10780                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10780                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10782                       # number of overall misses
system.cpu.dcache.overall_misses::total         10782                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    648128326                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    648128326                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    648128326                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    648128326                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       242233                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       242233                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       242245                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       242245                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044503                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044503                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044509                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044509                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60123.221336                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60123.221336                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60112.068818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60112.068818                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6817                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           29                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               226                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.163717                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           29                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1117                       # number of writebacks
system.cpu.dcache.writebacks::total              1117                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4648                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4648                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6132                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6132                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6134                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6134                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    415852891                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    415852891                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    416037391                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    416037391                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025314                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025314                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025321                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025321                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67816.844586                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67816.844586                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67824.811053                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67824.811053                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5111                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       173277                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          173277                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7030                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7030                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    407259000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    407259000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       180307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       180307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57931.578947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57931.578947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2084                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2084                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4946                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4946                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    329442500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    329442500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66607.864941                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66607.864941                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58164                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58164                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3611                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3611                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    236424422                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    236424422                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058454                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058454                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65473.392966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65473.392966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2564                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2564                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     82104487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     82104487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78418.803247                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78418.803247                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          139                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          139                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4444904                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4444904                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.920530                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.920530                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31977.726619                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31977.726619                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          139                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          139                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4305904                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4305904                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.920530                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.920530                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30977.726619                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30977.726619                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          571                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          571                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       287000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       287000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        71750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        71750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       196500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       196500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005217                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005217                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        65500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        65500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    814979500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           869.888808                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              238699                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6135                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.907742                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   869.888808                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.849501                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.849501                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          578                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            492835                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           492835                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    814979500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    814979500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
