#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Oct 25 10:23:41 2017
# Process ID: 896
# Current directory: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16480 C:\Users\Torgeir Leithe\Google Drive\stor-skole\TFE4141 Design av digitale system 1\RSA\Git\DD1_project\VHDL-code\Shell\Shell.xpr
# Log file: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/vivado.log
# Journal file: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell'
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Shell.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z030fbv484-1
Top: RSACore
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 833.848 ; gain = 35.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:52]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:88]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:87]
WARNING: [Synth 8-614] signal 'a_bit' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:102]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:37]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:52]
WARNING: [Synth 8-3848] Net DataOut in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[31]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[30]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[29]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[28]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[27]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[26]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[25]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[24]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[23]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[22]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[21]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[20]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[19]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[18]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[17]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[16]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 863.906 ; gain = 65.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 863.906 ; gain = 65.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z030fbv484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1245.641 ; gain = 447.438
12 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1245.641 ; gain = 447.438
launch_runs synth_1 -jobs 2
[Wed Oct 25 10:26:01 2017] Launched synth_1...
Run output will be captured here: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Torgeir -notrace
couldn't read file "C:/Users/Torgeir": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 25 10:26:17 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RSACoreTestBench_behav -key {Behavioral:sim_1:Functional:RSACoreTestBench} -tclbatch {RSACoreTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source RSACoreTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /RSACoreTestBench/ComFile was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RSACoreTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1245.641 ; gain = 0.000
run 163.83 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1279.672 ; gain = 0.000
run 163.83 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.598 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
run 163.83 us
Error: Result differs from expected result
Time: 207860 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RSACoreTestBench_behav -key {Behavioral:sim_1:Functional:RSACoreTestBench} -tclbatch {RSACoreTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source RSACoreTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /RSACoreTestBench/ComFile was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RSACoreTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.719 ; gain = 0.000
launch_runs synth_1 -jobs 2
[Wed Oct 25 10:48:04 2017] Launched synth_1...
Run output will be captured here: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1305.352 ; gain = 19.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:52]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:88]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:37]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:52]
WARNING: [Synth 8-3848] Net DataOut in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[31]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[30]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[29]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[28]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[27]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[26]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[25]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[24]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[23]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[22]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[21]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[20]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[19]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[18]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[17]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[16]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1340.418 ; gain = 54.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1340.418 ; gain = 54.887
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1360.066 ; gain = 74.535
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1360.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:126]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:52]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:88]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:37]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element Data_out_reg_reg was removed.  [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:143]
WARNING: [Synth 8-3848] Net DataOut in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[31]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[30]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[29]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[28]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[27]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[26]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[25]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[24]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[23]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[22]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[21]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[20]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[19]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[18]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[17]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[16]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1360.066 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1360.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1373.742 ; gain = 13.676
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1373.742 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:126]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:52]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:88]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:37]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element Data_out_reg_reg was removed.  [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:143]
WARNING: [Synth 8-3848] Net DataOut in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[31]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[30]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[29]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[28]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[27]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[26]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[25]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[24]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[23]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[22]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[21]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[20]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[19]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[18]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[17]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[16]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1373.742 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1373.742 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1378.336 ; gain = 4.594
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1378.336 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:126]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:52]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:88]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:37]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.336 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1378.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1390.227 ; gain = 11.891
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
run 163.83 us
Error: Result differs from expected result
Time: 207860 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1390.227 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.227 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
add_bp {C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd} 143
remove_bps -file {C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd} -line 143
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.227 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.227 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.227 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.227 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1390.969 ; gain = 0.742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:128]
WARNING: [Synth 8-614] signal 'M_out' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:142]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:52]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:88]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:37]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1424.031 ; gain = 33.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1424.031 ; gain = 33.805
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1448.035 ; gain = 57.809
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1448.035 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:128]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:52]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:88]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:37]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.035 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.035 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1456.195 ; gain = 8.160
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1456.195 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1456.195 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1456.195 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1456.195 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1456.195 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52280 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 156 us  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1456.195 ; gain = 0.000
run 163.83 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1456.195 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52300 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 52620 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 52940 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 53260 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 53820 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 54140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 54460 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 54780 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Failure: Finished
Time: 54800 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
$finish called at time : 54800 ns : File "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" Line 261
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1456.195 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52300 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 52620 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 52940 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 53260 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 53820 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 54140 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 54460 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 54780 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Failure: Finished
Time: 54800 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
$finish called at time : 54800 ns : File "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" Line 261
save_wave_config {C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg}}
set_property xsim.view {{C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 12:26:01 2017...
