// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _FC_128_10_s_HH_
#define _FC_128_10_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_mul_32s_32s_3bkb.h"
#include "cnn_mux_832_8_1_1.h"
#include "cnn_mul_mul_16s_1cud.h"
#include "FC_1152_128_s_A_VbAo.h"
#include "FC_128_10_s_B_V_3_0.h"

namespace ap_rtl {

struct FC_128_10_s : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > stream_in_V_V_dout;
    sc_in< sc_logic > stream_in_V_V_empty_n;
    sc_out< sc_logic > stream_in_V_V_read;
    sc_out< sc_lv<16> > stream_out_V_V_din;
    sc_in< sc_logic > stream_out_V_V_full_n;
    sc_out< sc_logic > stream_out_V_V_write;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    FC_128_10_s(sc_module_name name);
    SC_HAS_PROCESS(FC_128_10_s);

    ~FC_128_10_s();

    sc_trace_file* mVcdFile;

    FC_1152_128_s_A_VbAo* A_V_3_0_U;
    FC_1152_128_s_A_VbAo* A_V_3_1_U;
    FC_1152_128_s_A_VbAo* A_V_3_2_U;
    FC_1152_128_s_A_VbAo* A_V_3_3_U;
    FC_1152_128_s_A_VbAo* A_V_3_4_U;
    FC_1152_128_s_A_VbAo* A_V_3_5_U;
    FC_1152_128_s_A_VbAo* A_V_3_6_U;
    FC_1152_128_s_A_VbAo* A_V_3_7_U;
    FC_128_10_s_B_V_3_0* B_V_3_0_U;
    FC_128_10_s_B_V_3_0* B_V_3_1_U;
    FC_128_10_s_B_V_3_0* B_V_3_2_U;
    FC_128_10_s_B_V_3_0* B_V_3_3_U;
    FC_128_10_s_B_V_3_0* B_V_3_4_U;
    FC_128_10_s_B_V_3_0* B_V_3_5_U;
    FC_128_10_s_B_V_3_0* B_V_3_6_U;
    FC_128_10_s_B_V_3_0* B_V_3_7_U;
    cnn_mul_32s_32s_3bkb<1,5,32,32,32>* cnn_mul_32s_32s_3bkb_U50;
    cnn_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* cnn_mux_832_8_1_1_U51;
    cnn_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* cnn_mux_832_8_1_1_U52;
    cnn_mul_mul_16s_1cud<1,3,16,16,32>* cnn_mul_mul_16s_1cud_U53;
    cnn_mul_mul_16s_1cud<1,3,16,16,32>* cnn_mul_mul_16s_1cud_U54;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<23> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<4> > A_V_3_0_address0;
    sc_signal< sc_logic > A_V_3_0_ce0;
    sc_signal< sc_lv<8> > A_V_3_0_q0;
    sc_signal< sc_lv<4> > A_V_3_0_address1;
    sc_signal< sc_logic > A_V_3_0_ce1;
    sc_signal< sc_logic > A_V_3_0_we1;
    sc_signal< sc_lv<4> > A_V_3_1_address0;
    sc_signal< sc_logic > A_V_3_1_ce0;
    sc_signal< sc_lv<8> > A_V_3_1_q0;
    sc_signal< sc_lv<4> > A_V_3_1_address1;
    sc_signal< sc_logic > A_V_3_1_ce1;
    sc_signal< sc_logic > A_V_3_1_we1;
    sc_signal< sc_lv<4> > A_V_3_2_address0;
    sc_signal< sc_logic > A_V_3_2_ce0;
    sc_signal< sc_lv<8> > A_V_3_2_q0;
    sc_signal< sc_lv<4> > A_V_3_2_address1;
    sc_signal< sc_logic > A_V_3_2_ce1;
    sc_signal< sc_logic > A_V_3_2_we1;
    sc_signal< sc_lv<4> > A_V_3_3_address0;
    sc_signal< sc_logic > A_V_3_3_ce0;
    sc_signal< sc_lv<8> > A_V_3_3_q0;
    sc_signal< sc_lv<4> > A_V_3_3_address1;
    sc_signal< sc_logic > A_V_3_3_ce1;
    sc_signal< sc_logic > A_V_3_3_we1;
    sc_signal< sc_lv<4> > A_V_3_4_address0;
    sc_signal< sc_logic > A_V_3_4_ce0;
    sc_signal< sc_lv<8> > A_V_3_4_q0;
    sc_signal< sc_lv<4> > A_V_3_4_address1;
    sc_signal< sc_logic > A_V_3_4_ce1;
    sc_signal< sc_logic > A_V_3_4_we1;
    sc_signal< sc_lv<4> > A_V_3_5_address0;
    sc_signal< sc_logic > A_V_3_5_ce0;
    sc_signal< sc_lv<8> > A_V_3_5_q0;
    sc_signal< sc_lv<4> > A_V_3_5_address1;
    sc_signal< sc_logic > A_V_3_5_ce1;
    sc_signal< sc_logic > A_V_3_5_we1;
    sc_signal< sc_lv<4> > A_V_3_6_address0;
    sc_signal< sc_logic > A_V_3_6_ce0;
    sc_signal< sc_lv<8> > A_V_3_6_q0;
    sc_signal< sc_lv<4> > A_V_3_6_address1;
    sc_signal< sc_logic > A_V_3_6_ce1;
    sc_signal< sc_logic > A_V_3_6_we1;
    sc_signal< sc_lv<4> > A_V_3_7_address0;
    sc_signal< sc_logic > A_V_3_7_ce0;
    sc_signal< sc_lv<8> > A_V_3_7_q0;
    sc_signal< sc_lv<4> > A_V_3_7_address1;
    sc_signal< sc_logic > A_V_3_7_ce1;
    sc_signal< sc_logic > A_V_3_7_we1;
    sc_signal< sc_lv<8> > B_V_3_0_address0;
    sc_signal< sc_logic > B_V_3_0_ce0;
    sc_signal< sc_lv<8> > B_V_3_0_q0;
    sc_signal< sc_lv<8> > B_V_3_0_address1;
    sc_signal< sc_logic > B_V_3_0_ce1;
    sc_signal< sc_logic > B_V_3_0_we1;
    sc_signal< sc_lv<8> > B_V_3_1_address0;
    sc_signal< sc_logic > B_V_3_1_ce0;
    sc_signal< sc_lv<8> > B_V_3_1_q0;
    sc_signal< sc_lv<8> > B_V_3_1_address1;
    sc_signal< sc_logic > B_V_3_1_ce1;
    sc_signal< sc_logic > B_V_3_1_we1;
    sc_signal< sc_lv<8> > B_V_3_2_address0;
    sc_signal< sc_logic > B_V_3_2_ce0;
    sc_signal< sc_lv<8> > B_V_3_2_q0;
    sc_signal< sc_lv<8> > B_V_3_2_address1;
    sc_signal< sc_logic > B_V_3_2_ce1;
    sc_signal< sc_logic > B_V_3_2_we1;
    sc_signal< sc_lv<8> > B_V_3_3_address0;
    sc_signal< sc_logic > B_V_3_3_ce0;
    sc_signal< sc_lv<8> > B_V_3_3_q0;
    sc_signal< sc_lv<8> > B_V_3_3_address1;
    sc_signal< sc_logic > B_V_3_3_ce1;
    sc_signal< sc_logic > B_V_3_3_we1;
    sc_signal< sc_lv<8> > B_V_3_4_address0;
    sc_signal< sc_logic > B_V_3_4_ce0;
    sc_signal< sc_lv<8> > B_V_3_4_q0;
    sc_signal< sc_lv<8> > B_V_3_4_address1;
    sc_signal< sc_logic > B_V_3_4_ce1;
    sc_signal< sc_logic > B_V_3_4_we1;
    sc_signal< sc_lv<8> > B_V_3_5_address0;
    sc_signal< sc_logic > B_V_3_5_ce0;
    sc_signal< sc_lv<8> > B_V_3_5_q0;
    sc_signal< sc_lv<8> > B_V_3_5_address1;
    sc_signal< sc_logic > B_V_3_5_ce1;
    sc_signal< sc_logic > B_V_3_5_we1;
    sc_signal< sc_lv<8> > B_V_3_6_address0;
    sc_signal< sc_logic > B_V_3_6_ce0;
    sc_signal< sc_lv<8> > B_V_3_6_q0;
    sc_signal< sc_lv<8> > B_V_3_6_address1;
    sc_signal< sc_logic > B_V_3_6_ce1;
    sc_signal< sc_logic > B_V_3_6_we1;
    sc_signal< sc_lv<8> > B_V_3_7_address0;
    sc_signal< sc_logic > B_V_3_7_ce0;
    sc_signal< sc_lv<8> > B_V_3_7_q0;
    sc_signal< sc_lv<8> > B_V_3_7_address1;
    sc_signal< sc_logic > B_V_3_7_ce1;
    sc_signal< sc_logic > B_V_3_7_we1;
    sc_signal< sc_logic > stream_in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1461;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_19_reg_1183;
    sc_signal< sc_logic > stream_out_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > ifzero_reg_1348;
    sc_signal< sc_lv<1> > ifzero_reg_1348_pp2_iter6_reg;
    sc_signal< sc_lv<31> > i4_reg_598;
    sc_signal< sc_lv<8> > i1_reg_620;
    sc_signal< sc_lv<11> > indvar_flatten6_reg_631;
    sc_signal< sc_lv<4> > i2_reg_642;
    sc_signal< sc_lv<8> > p_0_reg_653;
    sc_signal< sc_lv<8> > j3_reg_665;
    sc_signal< sc_lv<11> > indvar_flatten_reg_676;
    sc_signal< sc_lv<4> > i_reg_687;
    sc_signal< sc_lv<8> > j_reg_698;
    sc_signal< sc_lv<16> > tmp_V_reg_1118;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<16> > tmp_V_19_reg_1124;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<16> > tmp_V_21_reg_1129;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_lv<16> > tmp_V_23_reg_1134;
    sc_signal< bool > ap_block_state4;
    sc_signal< sc_lv<16> > tmp_V_27_reg_1139;
    sc_signal< bool > ap_block_state6;
    sc_signal< sc_lv<1> > tmp_s_fu_709_p2;
    sc_signal< bool > ap_block_state7;
    sc_signal< sc_lv<1> > tmp_16_fu_714_p2;
    sc_signal< sc_lv<32> > tmp_17_fu_725_p1;
    sc_signal< sc_lv<32> > grp_fu_1106_p2;
    sc_signal< sc_lv<32> > tmp1_reg_1168;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<32> > grp_fu_1112_p2;
    sc_signal< sc_lv<32> > tmp2_reg_1173;
    sc_signal< sc_lv<32> > grp_fu_728_p2;
    sc_signal< sc_lv<32> > KER_bound_reg_1178;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<1> > tmp_19_fu_736_p2;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<31> > i_4_fu_741_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_18_fu_751_p2;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<15> > num_img_2_fu_756_p2;
    sc_signal< sc_lv<15> > num_img_2_reg_1196;
    sc_signal< sc_lv<1> > exitcond7_fu_762_p2;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<8> > i_5_fu_768_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<4> > arrayNo_cast_reg_1210;
    sc_signal< sc_lv<4> > arrayNo_cast_reg_1210_pp1_iter1_reg;
    sc_signal< sc_lv<4> > tmp_37_fu_784_p1;
    sc_signal< sc_lv<4> > tmp_37_reg_1214;
    sc_signal< sc_lv<4> > tmp_37_reg_1214_pp1_iter1_reg;
    sc_signal< sc_lv<8> > tmp_34_fu_788_p1;
    sc_signal< sc_lv<8> > tmp_34_reg_1219;
    sc_signal< sc_lv<1> > exitcond_flatten8_fu_803_p2;
    sc_signal< sc_lv<1> > exitcond_flatten8_reg_1231;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state23_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state24_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state25_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state26_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state27_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state28_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter6;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter7;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten8_reg_1231_pp2_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten8_reg_1231_pp2_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_flatten8_reg_1231_pp2_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_flatten8_reg_1231_pp2_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_flatten8_reg_1231_pp2_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_flatten8_reg_1231_pp2_iter6_reg;
    sc_signal< sc_lv<11> > indvar_flatten_next7_fu_809_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<1> > exitcond3_fu_821_p2;
    sc_signal< sc_lv<1> > exitcond3_reg_1240;
    sc_signal< sc_lv<1> > exitcond3_reg_1240_pp2_iter1_reg;
    sc_signal< sc_lv<1> > exitcond3_reg_1240_pp2_iter2_reg;
    sc_signal< sc_lv<1> > exitcond3_reg_1240_pp2_iter3_reg;
    sc_signal< sc_lv<1> > exitcond3_reg_1240_pp2_iter4_reg;
    sc_signal< sc_lv<1> > exitcond3_reg_1240_pp2_iter5_reg;
    sc_signal< sc_lv<4> > tmp_24_mid2_v_fu_835_p3;
    sc_signal< sc_lv<4> > tmp_24_mid2_v_reg_1245;
    sc_signal< sc_lv<4> > arrayNo2_reg_1251;
    sc_signal< sc_lv<4> > arrayNo2_reg_1251_pp2_iter1_reg;
    sc_signal< sc_lv<4> > arrayNo2_reg_1251_pp2_iter2_reg;
    sc_signal< sc_lv<4> > tmp_38_fu_853_p1;
    sc_signal< sc_lv<4> > tmp_38_reg_1256;
    sc_signal< sc_lv<8> > j_3_fu_857_p2;
    sc_signal< sc_lv<8> > j_3_reg_1262;
    sc_signal< sc_lv<1> > ifzero_fu_892_p2;
    sc_signal< sc_lv<1> > ifzero_reg_1348_pp2_iter2_reg;
    sc_signal< sc_lv<1> > ifzero_reg_1348_pp2_iter3_reg;
    sc_signal< sc_lv<1> > ifzero_reg_1348_pp2_iter4_reg;
    sc_signal< sc_lv<1> > ifzero_reg_1348_pp2_iter5_reg;
    sc_signal< sc_lv<8> > A_V_3_0_load_reg_1352;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_lv<8> > A_V_3_1_load_reg_1357;
    sc_signal< sc_lv<8> > A_V_3_2_load_reg_1362;
    sc_signal< sc_lv<8> > A_V_3_3_load_reg_1367;
    sc_signal< sc_lv<8> > A_V_3_4_load_reg_1372;
    sc_signal< sc_lv<8> > A_V_3_5_load_reg_1377;
    sc_signal< sc_lv<8> > A_V_3_6_load_reg_1382;
    sc_signal< sc_lv<8> > A_V_3_7_load_reg_1387;
    sc_signal< sc_lv<8> > B_V_3_0_load_reg_1392;
    sc_signal< sc_lv<8> > B_V_3_1_load_reg_1397;
    sc_signal< sc_lv<8> > B_V_3_2_load_reg_1402;
    sc_signal< sc_lv<8> > B_V_3_3_load_reg_1407;
    sc_signal< sc_lv<8> > B_V_3_4_load_reg_1412;
    sc_signal< sc_lv<8> > B_V_3_5_load_reg_1417;
    sc_signal< sc_lv<8> > B_V_3_6_load_reg_1422;
    sc_signal< sc_lv<8> > B_V_3_7_load_reg_1427;
    sc_signal< sc_lv<8> > tmp_24_fu_900_p10;
    sc_signal< sc_lv<8> > tmp_24_reg_1432;
    sc_signal< sc_lv<8> > tmp_25_fu_914_p10;
    sc_signal< sc_lv<8> > tmp_25_reg_1437;
    sc_signal< sc_lv<16> > r_V_fu_934_p2;
    sc_signal< sc_lv<16> > r_V_reg_1442;
    sc_signal< sc_lv<16> > r_V_reg_1442_pp2_iter5_reg;
    sc_signal< sc_lv<8> > tmp_27_reg_1449;
    sc_signal< sc_lv<8> > buf_V_fu_995_p2;
    sc_signal< sc_lv<8> > buf_V_reg_1454;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1024_p2;
    sc_signal< bool > ap_block_state32_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state33_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state34_pp3_stage0_iter2;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<11> > indvar_flatten_next_fu_1030_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<4> > tmp_18_mid2_v_fu_1056_p3;
    sc_signal< sc_lv<4> > tmp_18_mid2_v_reg_1470;
    sc_signal< sc_lv<4> > tmp_18_mid2_v_reg_1470_pp3_iter1_reg;
    sc_signal< sc_lv<4> > arrayNo1_cast_reg_1476;
    sc_signal< sc_lv<4> > arrayNo1_cast_reg_1476_pp3_iter1_reg;
    sc_signal< sc_lv<4> > tmp_33_fu_1074_p1;
    sc_signal< sc_lv<4> > tmp_33_reg_1480;
    sc_signal< sc_lv<4> > tmp_33_reg_1480_pp3_iter1_reg;
    sc_signal< sc_lv<8> > j_2_fu_1078_p2;
    sc_signal< sc_lv<8> > tmp_26_fu_1084_p1;
    sc_signal< sc_lv<8> > tmp_26_reg_1490;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state15;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state23;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state32;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_lv<15> > num_img_reg_609;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<4> > ap_phi_mux_i2_phi_fu_646_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_p_0_phi_fu_657_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_j3_phi_fu_669_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_i_phi_fu_691_p4;
    sc_signal< sc_lv<64> > newIndex9_fu_792_p1;
    sc_signal< sc_lv<64> > tmp_36_fu_880_p1;
    sc_signal< sc_lv<64> > newIndex1_fu_863_p1;
    sc_signal< sc_lv<64> > tmp_31_fu_1094_p1;
    sc_signal< bool > ap_block_state5;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<16> > Outbuf_V_fu_1019_p1;
    sc_signal< bool > ap_block_pp2_stage0_01001;
    sc_signal< bool > ap_block_pp3_stage0_01001;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > i4_cast_fu_732_p1;
    sc_signal< sc_lv<16> > num_img_cast_fu_747_p1;
    sc_signal< sc_lv<4> > i_6_fu_815_p2;
    sc_signal< sc_lv<8> > j3_mid2_fu_827_p3;
    sc_signal< sc_lv<8> > tmp_35_fu_874_p3;
    sc_signal< sc_lv<32> > arrayNo2_cast_fu_897_p1;
    sc_signal< sc_lv<8> > r_V_fu_934_p0;
    sc_signal< sc_lv<8> > r_V_fu_934_p1;
    sc_signal< sc_lv<17> > tmp_38_tr6_fu_940_p1;
    sc_signal< sc_lv<17> > p_neg_fu_943_p2;
    sc_signal< sc_lv<1> > tmp_39_fu_966_p3;
    sc_signal< sc_lv<8> > tmp_29_fu_973_p2;
    sc_signal< sc_lv<8> > tmp_30_fu_978_p4;
    sc_signal< sc_lv<8> > tmp_32_fu_987_p3;
    sc_signal< sc_lv<8> > p_0_mid2_fu_959_p3;
    sc_signal< sc_lv<1> > tmp_41_fu_1004_p3;
    sc_signal< sc_lv<7> > tmp_40_fu_1001_p1;
    sc_signal< sc_lv<7> > x_V_y_V_i_fu_1011_p3;
    sc_signal< sc_lv<1> > exitcond_fu_1042_p2;
    sc_signal< sc_lv<4> > i_3_fu_1036_p2;
    sc_signal< sc_lv<8> > j_mid2_fu_1048_p3;
    sc_signal< sc_lv<8> > tmp_28_fu_1088_p3;
    sc_signal< sc_lv<16> > grp_fu_1106_p0;
    sc_signal< sc_lv<16> > grp_fu_1106_p1;
    sc_signal< sc_logic > grp_fu_1106_ce;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_fu_1112_ce;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<23> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<23> ap_ST_fsm_state1;
    static const sc_lv<23> ap_ST_fsm_state2;
    static const sc_lv<23> ap_ST_fsm_state3;
    static const sc_lv<23> ap_ST_fsm_state4;
    static const sc_lv<23> ap_ST_fsm_state5;
    static const sc_lv<23> ap_ST_fsm_state6;
    static const sc_lv<23> ap_ST_fsm_state7;
    static const sc_lv<23> ap_ST_fsm_state8;
    static const sc_lv<23> ap_ST_fsm_state9;
    static const sc_lv<23> ap_ST_fsm_state10;
    static const sc_lv<23> ap_ST_fsm_state11;
    static const sc_lv<23> ap_ST_fsm_state12;
    static const sc_lv<23> ap_ST_fsm_state13;
    static const sc_lv<23> ap_ST_fsm_state14;
    static const sc_lv<23> ap_ST_fsm_pp0_stage0;
    static const sc_lv<23> ap_ST_fsm_state17;
    static const sc_lv<23> ap_ST_fsm_state18;
    static const sc_lv<23> ap_ST_fsm_pp1_stage0;
    static const sc_lv<23> ap_ST_fsm_state22;
    static const sc_lv<23> ap_ST_fsm_pp2_stage0;
    static const sc_lv<23> ap_ST_fsm_state31;
    static const sc_lv<23> ap_ST_fsm_pp3_stage0;
    static const sc_lv<23> ap_ST_fsm_state35;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_15;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<16> ap_const_lv16_4;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<11> ap_const_lv11_500;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<7> ap_const_lv7_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_A_V_3_0_address0();
    void thread_A_V_3_0_address1();
    void thread_A_V_3_0_ce0();
    void thread_A_V_3_0_ce1();
    void thread_A_V_3_0_we1();
    void thread_A_V_3_1_address0();
    void thread_A_V_3_1_address1();
    void thread_A_V_3_1_ce0();
    void thread_A_V_3_1_ce1();
    void thread_A_V_3_1_we1();
    void thread_A_V_3_2_address0();
    void thread_A_V_3_2_address1();
    void thread_A_V_3_2_ce0();
    void thread_A_V_3_2_ce1();
    void thread_A_V_3_2_we1();
    void thread_A_V_3_3_address0();
    void thread_A_V_3_3_address1();
    void thread_A_V_3_3_ce0();
    void thread_A_V_3_3_ce1();
    void thread_A_V_3_3_we1();
    void thread_A_V_3_4_address0();
    void thread_A_V_3_4_address1();
    void thread_A_V_3_4_ce0();
    void thread_A_V_3_4_ce1();
    void thread_A_V_3_4_we1();
    void thread_A_V_3_5_address0();
    void thread_A_V_3_5_address1();
    void thread_A_V_3_5_ce0();
    void thread_A_V_3_5_ce1();
    void thread_A_V_3_5_we1();
    void thread_A_V_3_6_address0();
    void thread_A_V_3_6_address1();
    void thread_A_V_3_6_ce0();
    void thread_A_V_3_6_ce1();
    void thread_A_V_3_6_we1();
    void thread_A_V_3_7_address0();
    void thread_A_V_3_7_address1();
    void thread_A_V_3_7_ce0();
    void thread_A_V_3_7_ce1();
    void thread_A_V_3_7_we1();
    void thread_B_V_3_0_address0();
    void thread_B_V_3_0_address1();
    void thread_B_V_3_0_ce0();
    void thread_B_V_3_0_ce1();
    void thread_B_V_3_0_we1();
    void thread_B_V_3_1_address0();
    void thread_B_V_3_1_address1();
    void thread_B_V_3_1_ce0();
    void thread_B_V_3_1_ce1();
    void thread_B_V_3_1_we1();
    void thread_B_V_3_2_address0();
    void thread_B_V_3_2_address1();
    void thread_B_V_3_2_ce0();
    void thread_B_V_3_2_ce1();
    void thread_B_V_3_2_we1();
    void thread_B_V_3_3_address0();
    void thread_B_V_3_3_address1();
    void thread_B_V_3_3_ce0();
    void thread_B_V_3_3_ce1();
    void thread_B_V_3_3_we1();
    void thread_B_V_3_4_address0();
    void thread_B_V_3_4_address1();
    void thread_B_V_3_4_ce0();
    void thread_B_V_3_4_ce1();
    void thread_B_V_3_4_we1();
    void thread_B_V_3_5_address0();
    void thread_B_V_3_5_address1();
    void thread_B_V_3_5_ce0();
    void thread_B_V_3_5_ce1();
    void thread_B_V_3_5_we1();
    void thread_B_V_3_6_address0();
    void thread_B_V_3_6_address1();
    void thread_B_V_3_6_ce0();
    void thread_B_V_3_6_ce1();
    void thread_B_V_3_6_we1();
    void thread_B_V_3_7_address0();
    void thread_B_V_3_7_address1();
    void thread_B_V_3_7_ce0();
    void thread_B_V_3_7_ce1();
    void thread_B_V_3_7_we1();
    void thread_Outbuf_V_fu_1019_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_01001();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_01001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state15_pp0_stage0_iter0();
    void thread_ap_block_state16_pp0_stage0_iter1();
    void thread_ap_block_state19_pp1_stage0_iter0();
    void thread_ap_block_state2();
    void thread_ap_block_state20_pp1_stage0_iter1();
    void thread_ap_block_state21_pp1_stage0_iter2();
    void thread_ap_block_state23_pp2_stage0_iter0();
    void thread_ap_block_state24_pp2_stage0_iter1();
    void thread_ap_block_state25_pp2_stage0_iter2();
    void thread_ap_block_state26_pp2_stage0_iter3();
    void thread_ap_block_state27_pp2_stage0_iter4();
    void thread_ap_block_state28_pp2_stage0_iter5();
    void thread_ap_block_state29_pp2_stage0_iter6();
    void thread_ap_block_state3();
    void thread_ap_block_state30_pp2_stage0_iter7();
    void thread_ap_block_state32_pp3_stage0_iter0();
    void thread_ap_block_state33_pp3_stage0_iter1();
    void thread_ap_block_state34_pp3_stage0_iter2();
    void thread_ap_block_state4();
    void thread_ap_block_state5();
    void thread_ap_block_state6();
    void thread_ap_block_state7();
    void thread_ap_condition_pp0_exit_iter0_state15();
    void thread_ap_condition_pp1_exit_iter0_state19();
    void thread_ap_condition_pp2_exit_iter0_state23();
    void thread_ap_condition_pp3_exit_iter0_state32();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_phi_mux_i2_phi_fu_646_p4();
    void thread_ap_phi_mux_i_phi_fu_691_p4();
    void thread_ap_phi_mux_j3_phi_fu_669_p4();
    void thread_ap_phi_mux_p_0_phi_fu_657_p4();
    void thread_ap_ready();
    void thread_arrayNo2_cast_fu_897_p1();
    void thread_buf_V_fu_995_p2();
    void thread_exitcond3_fu_821_p2();
    void thread_exitcond7_fu_762_p2();
    void thread_exitcond_flatten8_fu_803_p2();
    void thread_exitcond_flatten_fu_1024_p2();
    void thread_exitcond_fu_1042_p2();
    void thread_grp_fu_1106_ce();
    void thread_grp_fu_1106_p0();
    void thread_grp_fu_1106_p1();
    void thread_grp_fu_1112_ce();
    void thread_i4_cast_fu_732_p1();
    void thread_i_3_fu_1036_p2();
    void thread_i_4_fu_741_p2();
    void thread_i_5_fu_768_p2();
    void thread_i_6_fu_815_p2();
    void thread_ifzero_fu_892_p2();
    void thread_indvar_flatten_next7_fu_809_p2();
    void thread_indvar_flatten_next_fu_1030_p2();
    void thread_internal_ap_ready();
    void thread_j3_mid2_fu_827_p3();
    void thread_j_2_fu_1078_p2();
    void thread_j_3_fu_857_p2();
    void thread_j_mid2_fu_1048_p3();
    void thread_newIndex1_fu_863_p1();
    void thread_newIndex9_fu_792_p1();
    void thread_num_img_2_fu_756_p2();
    void thread_num_img_cast_fu_747_p1();
    void thread_p_0_mid2_fu_959_p3();
    void thread_p_neg_fu_943_p2();
    void thread_r_V_fu_934_p0();
    void thread_r_V_fu_934_p1();
    void thread_r_V_fu_934_p2();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
    void thread_stream_in_V_V_blk_n();
    void thread_stream_in_V_V_read();
    void thread_stream_out_V_V_blk_n();
    void thread_stream_out_V_V_din();
    void thread_stream_out_V_V_write();
    void thread_tmp_16_fu_714_p2();
    void thread_tmp_17_fu_725_p1();
    void thread_tmp_18_fu_751_p2();
    void thread_tmp_18_mid2_v_fu_1056_p3();
    void thread_tmp_19_fu_736_p2();
    void thread_tmp_24_mid2_v_fu_835_p3();
    void thread_tmp_26_fu_1084_p1();
    void thread_tmp_28_fu_1088_p3();
    void thread_tmp_29_fu_973_p2();
    void thread_tmp_30_fu_978_p4();
    void thread_tmp_31_fu_1094_p1();
    void thread_tmp_32_fu_987_p3();
    void thread_tmp_33_fu_1074_p1();
    void thread_tmp_34_fu_788_p1();
    void thread_tmp_35_fu_874_p3();
    void thread_tmp_36_fu_880_p1();
    void thread_tmp_37_fu_784_p1();
    void thread_tmp_38_fu_853_p1();
    void thread_tmp_38_tr6_fu_940_p1();
    void thread_tmp_39_fu_966_p3();
    void thread_tmp_40_fu_1001_p1();
    void thread_tmp_41_fu_1004_p3();
    void thread_tmp_s_fu_709_p2();
    void thread_x_V_y_V_i_fu_1011_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
