\doxysection{Drivers/\+STM32\+G0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g0xx\+\_\+hal\+\_\+dma\+\_\+ex.h File Reference}
\label{stm32g0xx__hal__dma__ex_8h}\index{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_dma\_ex.h@{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_dma\_ex.h}}


Header file of DMA HAL extension module.  


{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+def.\+h"{}}\newline
{\ttfamily \#include "{}stm32g0xx\+\_\+ll\+\_\+dmamux.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ HAL\+\_\+\+DMA\+\_\+\+Mux\+Sync\+Config\+Type\+Def}
\begin{DoxyCompactList}\small\item\em HAL DMAMUX Synchronization configuration structure definition. \end{DoxyCompactList}\item 
struct \textbf{ HAL\+\_\+\+DMA\+\_\+\+Mux\+Request\+Generator\+Config\+Type\+Def}
\begin{DoxyCompactList}\small\item\em HAL DMAMUX request generator parameters structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+EXTI0}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EXTI\+\_\+\+LINE0
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+EXTI1}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EXTI\+\_\+\+LINE1
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+EXTI2}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EXTI\+\_\+\+LINE2
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+EXTI3}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EXTI\+\_\+\+LINE3
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+EXTI4}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EXTI\+\_\+\+LINE4
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+EXTI5}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EXTI\+\_\+\+LINE5
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+EXTI6}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EXTI\+\_\+\+LINE6
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+EXTI7}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EXTI\+\_\+\+LINE7
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+EXTI8}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EXTI\+\_\+\+LINE8
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+EXTI9}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EXTI\+\_\+\+LINE9
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+EXTI10}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EXTI\+\_\+\+LINE10
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+EXTI11}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EXTI\+\_\+\+LINE11
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+EXTI12}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EXTI\+\_\+\+LINE12
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+EXTI13}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EXTI\+\_\+\+LINE13
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+EXTI14}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EXTI\+\_\+\+LINE14
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+EXTI15}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EXTI\+\_\+\+LINE15
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+DMAMUX1\+\_\+\+CH0\+\_\+\+EVT}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+DMAMUX\+\_\+\+CH0
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+DMAMUX1\+\_\+\+CH1\+\_\+\+EVT}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+DMAMUX\+\_\+\+CH1
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+DMAMUX1\+\_\+\+CH2\+\_\+\+EVT}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+DMAMUX\+\_\+\+CH2
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+DMAMUX1\+\_\+\+CH3\+\_\+\+EVT}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+DMAMUX\+\_\+\+CH3
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+TIM14\+\_\+\+OC}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+TIM14\+\_\+\+OC
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+MAX\+\_\+\+SYNC}~\textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+SYNC\+\_\+\+TIM14\+\_\+\+OC}
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+NO\+\_\+\+EVENT}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+NO\+\_\+\+EVENT
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+RISING}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+POL\+\_\+\+RISING
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+FALLING}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+POL\+\_\+\+FALLING
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+RISING\+\_\+\+FALLING}~LL\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+POL\+\_\+\+RISING\+\_\+\+FALLING
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI0}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI\+\_\+\+LINE0
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI1}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI\+\_\+\+LINE1
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI2}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI\+\_\+\+LINE2
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI3}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI\+\_\+\+LINE3
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI4}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI\+\_\+\+LINE4
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI5}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI\+\_\+\+LINE5
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI6}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI\+\_\+\+LINE6
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI7}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI\+\_\+\+LINE7
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI8}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI\+\_\+\+LINE8
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI9}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI\+\_\+\+LINE9
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI10}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI\+\_\+\+LINE10
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI11}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI\+\_\+\+LINE11
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI12}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI\+\_\+\+LINE12
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI13}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI\+\_\+\+LINE13
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI14}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI\+\_\+\+LINE14
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI15}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+EXTI\+\_\+\+LINE15
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+DMAMUX1\+\_\+\+CH0\+\_\+\+EVT}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+DMAMUX\+\_\+\+CH0
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+DMAMUX1\+\_\+\+CH1\+\_\+\+EVT}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+DMAMUX\+\_\+\+CH1
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+DMAMUX1\+\_\+\+CH2\+\_\+\+EVT}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+DMAMUX\+\_\+\+CH2
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+DMAMUX1\+\_\+\+CH3\+\_\+\+EVT}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+DMAMUX\+\_\+\+CH3
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+TIM14\+\_\+\+OC}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+TIM14\+\_\+\+OC
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+MAX\+\_\+\+REQ\+\_\+\+GEN}~\textbf{ HAL\+\_\+\+DMAMUX1\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+TIM14\+\_\+\+OC}
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+NO\+\_\+\+EVENT}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+NO\+\_\+\+EVENT
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+RISING}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+POL\+\_\+\+RISING
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+FALLING}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+POL\+\_\+\+FALLING
\item 
\#define \textbf{ HAL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+RISING\+\_\+\+FALLING}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GEN\+\_\+\+POL\+\_\+\+RISING\+\_\+\+FALLING
\item 
\#define \textbf{ IS\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+SIGNAL\+\_\+\+ID}(SIGNAL\+\_\+\+ID)
\item 
\#define \textbf{ IS\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+REQUEST\+\_\+\+NUMBER}(REQUEST\+\_\+\+NUMBER)~(((REQUEST\+\_\+\+NUMBER) $>$ 0U) \&\& ((REQUEST\+\_\+\+NUMBER) $<$= 32U))
\item 
\#define \textbf{ IS\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+POLARITY}(POLARITY)
\item 
\#define \textbf{ IS\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+STATE}(SYNC)~(((SYNC) == \textbf{ DISABLE})   $\vert$$\vert$ ((SYNC) == \textbf{ ENABLE}))
\item 
\#define \textbf{ IS\+\_\+\+DMAMUX\+\_\+\+SYNC\+\_\+\+EVENT}(EVENT)
\item 
\#define \textbf{ IS\+\_\+\+DMAMUX\+\_\+\+REQUEST\+\_\+\+GEN\+\_\+\+SIGNAL\+\_\+\+ID}(SIGNAL\+\_\+\+ID)
\item 
\#define \textbf{ IS\+\_\+\+DMAMUX\+\_\+\+REQUEST\+\_\+\+GEN\+\_\+\+REQUEST\+\_\+\+NUMBER}(REQUEST\+\_\+\+NUMBER)~(((REQUEST\+\_\+\+NUMBER) $>$ 0U) \&\& ((REQUEST\+\_\+\+NUMBER) $<$= 32U))
\item 
\#define \textbf{ IS\+\_\+\+DMAMUX\+\_\+\+REQUEST\+\_\+\+GEN\+\_\+\+POLARITY}(POLARITY)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+DMAEx\+\_\+\+Config\+Mux\+Request\+Generator} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma, \textbf{ HAL\+\_\+\+DMA\+\_\+\+Mux\+Request\+Generator\+Config\+Type\+Def} $\ast$p\+Request\+Generator\+Config)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+DMAEx\+\_\+\+Enable\+Mux\+Request\+Generator} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+DMAEx\+\_\+\+Disable\+Mux\+Request\+Generator} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+DMAEx\+\_\+\+Config\+Mux\+Sync} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma, \textbf{ HAL\+\_\+\+DMA\+\_\+\+Mux\+Sync\+Config\+Type\+Def} $\ast$p\+Sync\+Config)
\item 
void \textbf{ HAL\+\_\+\+DMAEx\+\_\+\+MUX\+\_\+\+IRQHandler} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of DMA HAL extension module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2018 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 