Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 16:22:10 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file ./project_5_4096.rpt
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010clg400-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|             Instance            |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| PRIORITY_ENCODER_SYNTH_TEST     |            (top) |      11304 |      11304 |       0 |    0 | 8194 |      0 |      0 |            0 |
|   (PRIORITY_ENCODER_SYNTH_TEST) |            (top) |       4033 |       4033 |       0 |    0 | 4097 |      0 |      0 |            0 |
|   U                             | PRIORITY_ENCODER |       7271 |       7271 |       0 |    0 | 4097 |      0 |      0 |            0 |
+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 16:22:23 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -setup -file ./project_5_4096.rpt -append
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 I_REG_reg[64]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U/MODE_5.Q_reg[4029]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 3.717ns (39.826%)  route 5.616ns (60.174%))
  Logic Levels:           20  (CARRY4=16 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 14.358 - 10.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8194, routed)        1.747     4.970    CLK_IBUF_BUFG
    SLICE_X40Y15         FDCE                                         r  I_REG_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDCE (Prop_fdce_C_Q)         0.456     5.426 f  I_REG_reg[64]/Q
                         net (fo=4, routed)           0.926     6.352    U/Q[64]
    SLICE_X40Y5          LUT4 (Prop_lut4_I3_O)        0.124     6.476 f  U/MODE_5.Q[127]_i_19/O
                         net (fo=1, routed)           0.638     7.115    U/MODE_5.Q[127]_i_19_n_0
    SLICE_X40Y6          LUT4 (Prop_lut4_I2_O)        0.124     7.239 f  U/MODE_5.Q[127]_i_8/O
                         net (fo=1, routed)           1.095     8.334    U/MODE_5.Q[127]_i_8_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.458 r  U/MODE_5.Q[127]_i_2/O
                         net (fo=66, routed)          1.225     9.683    MODE_5.Q[319]_i_15_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.339 r  MODE_5.Q_reg[319]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.339    MODE_5.Q_reg[319]_i_3_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.453 r  MODE_5.Q_reg[575]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.453    MODE_5.Q_reg[575]_i_3_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.567 r  MODE_5.Q_reg[831]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.567    MODE_5.Q_reg[831]_i_3_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.681 r  MODE_5.Q_reg[1087]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.681    MODE_5.Q_reg[1087]_i_3_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  MODE_5.Q_reg[1343]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.795    MODE_5.Q_reg[1343]_i_3_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  MODE_5.Q_reg[1599]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.909    MODE_5.Q_reg[1599]_i_3_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.023 r  MODE_5.Q_reg[1855]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.023    MODE_5.Q_reg[1855]_i_3_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.137 r  MODE_5.Q_reg[2111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.137    MODE_5.Q_reg[2111]_i_3_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.251 r  MODE_5.Q_reg[2367]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.251    MODE_5.Q_reg[2367]_i_3_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.365 r  MODE_5.Q_reg[2623]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.365    MODE_5.Q_reg[2623]_i_3_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.479 r  MODE_5.Q_reg[2879]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.479    MODE_5.Q_reg[2879]_i_3_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.593 r  MODE_5.Q_reg[3135]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.593    MODE_5.Q_reg[3135]_i_3_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.707 r  MODE_5.Q_reg[3391]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.707    MODE_5.Q_reg[3391]_i_3_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  MODE_5.Q_reg[3647]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.821    MODE_5.Q_reg[3647]_i_3_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  MODE_5.Q_reg[3903]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.935    MODE_5.Q_reg[3903]_i_3_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.269 f  MODE_5.Q_reg[4095]_i_3/O[1]
                         net (fo=64, routed)          1.731    14.000    U/I_REG_reg[4076][1]
    SLICE_X33Y72         LUT4 (Prop_lut4_I1_O)        0.303    14.303 r  U/MODE_5.Q[4029]_i_1/O
                         net (fo=1, routed)           0.000    14.303    U/MODE_5.Q[4029]_i_1_n_0
    SLICE_X33Y72         FDCE                                         r  U/MODE_5.Q_reg[4029]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8194, routed)        1.476    14.358    U/CLK
    SLICE_X33Y72         FDCE                                         r  U/MODE_5.Q_reg[4029]/C
                         clock pessimism              0.340    14.699    
                         clock uncertainty           -0.035    14.663    
    SLICE_X33Y72         FDCE (Setup_fdce_C_D)        0.031    14.694    U/MODE_5.Q_reg[4029]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  0.391    




