+incdir+${PROJ_ROOT}/FPGA/UTILS/JTAG_MASTER/inc
+incdir+${PROJ_ROOT}/FPGA/inc
+incdir+${PROJ_ROOT}/COMMON_LIB/rtl
${PROJ_ROOT}/COMMON_LIB/rtl/common_lib_pkg.sv
${PROJ_ROOT}/COMMON_LIB/rtl/sync_edge.sv

${PROJ_ROOT}/COMMON_LIB/rtl/clk_reset_if.sv
${PROJ_ROOT}/FPGA/UTILS/JTAG_MASTER/hdl/tapm.sv
/common/run/synopsys/designcompiler/Q-2019.12-SP1/dw/dw04/src_ver/DW_tap.v

${PROJ_ROOT}/TIMEBASE/rtl/tick_gen.sv
${PROJ_ROOT}/FPGA/UTILS/JTAG_MASTER/hdl/dojtag.sv
${PROJ_ROOT}/FPGA/UTILS/JTAG_MASTER/tb/dojtag/tb.sv
