{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521588314259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521588314263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 19:25:14 2018 " "Processing started: Tue Mar 20 19:25:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521588314263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521588314263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521588314263 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1521588314501 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.v(132) " "Verilog HDL information at part2.v(132): always construct contains both blocking and non-blocking assignments" {  } { { "part2.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/labs/lab6/part2.v" 132 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521588322111 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' part2.v(223) " "Verilog HDL syntax error at part2.v(223) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/labs/lab6/part2.v" 223 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1521588322111 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" part2.v(223) " "Verilog HDL syntax error at part2.v(223) near text: \"'\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/labs/lab6/part2.v" 223 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1521588322111 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.v(219) " "Verilog HDL information at part2.v(219): always construct contains both blocking and non-blocking assignments" {  } { { "part2.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/labs/lab6/part2.v" 219 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521588322112 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control part2.v(181) " "Ignored design unit \"control\" at part2.v(181) due to previous errors" {  } { { "part2.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/labs/lab6/part2.v" 181 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1521588322112 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vga_adapter part2.v(268) " "Ignored design unit \"vga_adapter\" at part2.v(268) due to previous errors" {  } { { "part2.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/labs/lab6/part2.v" 268 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1521588322112 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vga_address_translator part2.v(452) " "Ignored design unit \"vga_address_translator\" at part2.v(452) due to previous errors" {  } { { "part2.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/labs/lab6/part2.v" 452 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1521588322112 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vga_pll part2.v(521) " "Ignored design unit \"vga_pll\" at part2.v(521) due to previous errors" {  } { { "part2.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/labs/lab6/part2.v" 521 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1521588322112 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vga_controller part2.v(643) " "Ignored design unit \"vga_controller\" at part2.v(643) due to previous errors" {  } { { "part2.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/labs/lab6/part2.v" 643 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1521588322113 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/courses/courses/cscb58w18/sunyuan8/labs/lab6/output_files/part2.map.smsg " "Generated suppressed messages file /courses/courses/cscb58w18/sunyuan8/labs/lab6/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521588322137 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1170 " "Peak virtual memory: 1170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521588322229 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 20 19:25:22 2018 " "Processing ended: Tue Mar 20 19:25:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521588322229 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521588322229 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521588322229 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521588322229 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521588322366 ""}
