 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Mon Mar 16 22:24:05 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 30.28%

  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_127_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3195     0.3195
  core/be/be_calculator/comp_stage_reg/data_r_reg_127_/CLK (DFFX1)   0.0724   0.0000   0.3195 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_127_/Q (DFFX1)   0.0289   0.1875     0.5070 f
  core/be/be_calculator/comp_stage_reg/data_o[127] (net)     1   1.9675     0.0000     0.5070 f
  core/be/be_calculator/comp_stage_reg/data_o[127] (bsg_dff_width_p320_0)   0.0000     0.5070 f
  core/be/be_calculator/comp_stage_r_1__63_ (net)       1.9675              0.0000     0.5070 f
  core/be/be_calculator/comp_stage_mux/data0_i[191] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5070 f
  core/be/be_calculator/comp_stage_mux/data0_i[191] (net)   1.9675          0.0000     0.5070 f
  core/be/be_calculator/comp_stage_mux/U64/INP (NBUFFX2)          0.0289    0.0000 &   0.5070 f
  core/be/be_calculator/comp_stage_mux/U64/Z (NBUFFX2)            0.0261    0.0488     0.5557 f
  core/be/be_calculator/comp_stage_mux/data_o[191] (net)     3   6.9607     0.0000     0.5557 f
  core/be/be_calculator/comp_stage_mux/data_o[191] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5557 f
  core/be/be_calculator/comp_stage_n[127] (net)         6.9607              0.0000     0.5557 f
  core/be/be_calculator/comp_stage_reg/data_i[191] (bsg_dff_width_p320_0)   0.0000     0.5557 f
  core/be/be_calculator/comp_stage_reg/data_i[191] (net)   6.9607           0.0000     0.5557 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_191_/D (DFFX1)   0.0261   0.0000 &   0.5558 f
  data arrival time                                                                    0.5558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4123     0.4123
  clock reconvergence pessimism                                            -0.0049     0.4074
  core/be/be_calculator/comp_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.4074 r
  library hold time                                                         0.0234     0.4309
  data required time                                                                   0.4309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4309
  data arrival time                                                                   -0.5558
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1249


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3558     0.3558
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/CLK (DFFX1)   0.1554   0.0000   0.3558 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/Q (DFFX1)   0.0438   0.2102   0.5660 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (net)     2   8.4554   0.0000   0.5660 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5660 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (net)   8.4554            0.0000     0.5660 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (bp_be_scheduler_02_0)    0.0000     0.5660 f
  core/be/be_checker/dispatch_pkt_o[40] (net)           8.4554              0.0000     0.5660 f
  core/be/be_checker/dispatch_pkt_o[40] (bp_be_checker_top_02_0)            0.0000     0.5660 f
  core/be/dispatch_pkt[40] (net)                        8.4554              0.0000     0.5660 f
  core/be/be_calculator/dispatch_pkt_i[40] (bp_be_calculator_top_02_0)      0.0000     0.5660 f
  core/be/be_calculator/dispatch_pkt_i[40] (net)        8.4554              0.0000     0.5660 f
  core/be/be_calculator/reservation_reg/data_i[40] (bsg_dff_width_p295_0)   0.0000     0.5660 f
  core/be/be_calculator/reservation_reg/data_i[40] (net)   8.4554           0.0000     0.5660 f
  core/be/be_calculator/reservation_reg/data_r_reg_40_/D (DFFX1)   0.0438  -0.0010 &   0.5650 f
  data arrival time                                                                    0.5650

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4079     0.4079
  clock reconvergence pessimism                                            -0.0049     0.4030
  core/be/be_calculator/reservation_reg/data_r_reg_40_/CLK (DFFX1)          0.0000     0.4030 r
  library hold time                                                         0.0195     0.4226
  data required time                                                                   0.4226
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4226
  data arrival time                                                                   -0.5650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1424


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_315_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.1667   0.0000   0.3627 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0465   0.2130     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (net)     4   9.6928     0.0000     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (bsg_dff_width_p415_0)   0.0000     0.5757 f
  core/be/be_calculator/commit_pkt_o[93] (net)          9.6928              0.0000     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_i[315] (bsg_dff_width_p415_0)   0.0000     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_i[315] (net)   9.6928           0.0000     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/D (DFFX1)   0.0465   0.0000 &   0.5757 f
  data arrival time                                                                    0.5757

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4156     0.4156
  clock reconvergence pessimism                                            -0.0008     0.4149
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/CLK (DFFX1)          0.0000     0.4149 r
  library hold time                                                         0.0130     0.4279
  data required time                                                                   0.4279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4279
  data arrival time                                                                   -0.5757
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1479


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_127_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3195     0.3195
  core/be/be_calculator/comp_stage_reg/data_r_reg_127_/CLK (DFFX1)   0.0724   0.0000   0.3195 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_127_/Q (DFFX1)   0.0316   0.1713     0.4908 r
  core/be/be_calculator/comp_stage_reg/data_o[127] (net)     1   2.0874     0.0000     0.4908 r
  core/be/be_calculator/comp_stage_reg/data_o[127] (bsg_dff_width_p320_0)   0.0000     0.4908 r
  core/be/be_calculator/comp_stage_r_1__63_ (net)       2.0874              0.0000     0.4908 r
  core/be/be_calculator/comp_stage_mux/data0_i[191] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4908 r
  core/be/be_calculator/comp_stage_mux/data0_i[191] (net)   2.0874          0.0000     0.4908 r
  core/be/be_calculator/comp_stage_mux/U64/INP (NBUFFX2)          0.0316    0.0000 &   0.4908 r
  core/be/be_calculator/comp_stage_mux/U64/Z (NBUFFX2)            0.0298    0.0518     0.5426 r
  core/be/be_calculator/comp_stage_mux/data_o[191] (net)     3   7.2703     0.0000     0.5426 r
  core/be/be_calculator/comp_stage_mux/data_o[191] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5426 r
  core/be/be_calculator/comp_stage_n[127] (net)         7.2703              0.0000     0.5426 r
  core/be/be_calculator/comp_stage_reg/data_i[191] (bsg_dff_width_p320_0)   0.0000     0.5426 r
  core/be/be_calculator/comp_stage_reg/data_i[191] (net)   7.2703           0.0000     0.5426 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_191_/D (DFFX1)   0.0298   0.0000 &   0.5427 r
  data arrival time                                                                    0.5427

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4123     0.4123
  clock reconvergence pessimism                                            -0.0049     0.4074
  core/be/be_calculator/comp_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.4074 r
  library hold time                                                        -0.0256     0.3818
  data required time                                                                   0.3818
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3818
  data arrival time                                                                   -0.5427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1608


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1667   0.0000    0.3625 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0304    0.2006     0.5630 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.6700      0.0000     0.5630 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.5630 f
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.6700              0.0000     0.5630 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.5630 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.6700           0.0000     0.5630 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0304   0.0000 &   0.5630 f
  data arrival time                                                                    0.5630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3880     0.3880
  clock reconvergence pessimism                                            -0.0033     0.3847
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.3847 r
  library hold time                                                         0.0175     0.4022
  data required time                                                                   0.4022
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4022
  data arrival time                                                                   -0.5630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1608


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3620     0.3620
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1667   0.0000    0.3620 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0360    0.2051     0.5671 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   5.0868      0.0000     0.5671 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.5671 f
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    5.0868              0.0000     0.5671 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.5671 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   5.0868           0.0000     0.5671 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0360   0.0001 &   0.5672 f
  data arrival time                                                                    0.5672

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3880     0.3880
  clock reconvergence pessimism                                            -0.0033     0.3846
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.3846 r
  library hold time                                                         0.0162     0.4008
  data required time                                                                   0.4008
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4008
  data arrival time                                                                   -0.5672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1664


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1611   0.0000    0.3712 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0294    0.1993     0.5705 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   2.2604      0.0000     0.5705 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.5705 f
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   2.2604              0.0000     0.5705 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.5705 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   2.2604           0.0000     0.5705 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0294   0.0000 &   0.5705 f
  data arrival time                                                                    0.5705

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3881     0.3881
  clock reconvergence pessimism                                            -0.0033     0.3848
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.3848 r
  library hold time                                                         0.0177     0.4025
  data required time                                                                   0.4025
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4025
  data arrival time                                                                   -0.5705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1680


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3618     0.3618
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1667   0.0000    0.3618 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0335    0.2031     0.5649 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   4.0091      0.0000     0.5649 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.5649 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   4.0091              0.0000     0.5649 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.5649 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   4.0091           0.0000     0.5649 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0335  -0.0008 &   0.5641 f
  data arrival time                                                                    0.5641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  clock reconvergence pessimism                                            -0.0033     0.3741
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.3741 r
  library hold time                                                         0.0159     0.3900
  data required time                                                                   0.3900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3900
  data arrival time                                                                   -0.5641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1741


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3558     0.3558
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/CLK (DFFX1)   0.1554   0.0000   0.3558 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/Q (DFFX1)   0.0495   0.1933   0.5491 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (net)     2   8.6576   0.0000   0.5491 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5491 r
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (net)   8.6576            0.0000     0.5491 r
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (bp_be_scheduler_02_0)    0.0000     0.5491 r
  core/be/be_checker/dispatch_pkt_o[40] (net)           8.6576              0.0000     0.5491 r
  core/be/be_checker/dispatch_pkt_o[40] (bp_be_checker_top_02_0)            0.0000     0.5491 r
  core/be/dispatch_pkt[40] (net)                        8.6576              0.0000     0.5491 r
  core/be/be_calculator/dispatch_pkt_i[40] (bp_be_calculator_top_02_0)      0.0000     0.5491 r
  core/be/be_calculator/dispatch_pkt_i[40] (net)        8.6576              0.0000     0.5491 r
  core/be/be_calculator/reservation_reg/data_i[40] (bsg_dff_width_p295_0)   0.0000     0.5491 r
  core/be/be_calculator/reservation_reg/data_i[40] (net)   8.6576           0.0000     0.5491 r
  core/be/be_calculator/reservation_reg/data_r_reg_40_/D (DFFX1)   0.0495  -0.0011 &   0.5480 r
  data arrival time                                                                    0.5480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4079     0.4079
  clock reconvergence pessimism                                            -0.0049     0.4030
  core/be/be_calculator/reservation_reg/data_r_reg_40_/CLK (DFFX1)          0.0000     0.4030 r
  library hold time                                                        -0.0305     0.3725
  data required time                                                                   0.3725
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3725
  data arrival time                                                                   -0.5480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1754


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_315_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.1667   0.0000   0.3627 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0548   0.1971     0.5598 r
  core/be/be_calculator/calc_stage_reg/data_o[232] (net)     4  10.6923     0.0000     0.5598 r
  core/be/be_calculator/calc_stage_reg/data_o[232] (bsg_dff_width_p415_0)   0.0000     0.5598 r
  core/be/be_calculator/commit_pkt_o[93] (net)         10.6923              0.0000     0.5598 r
  core/be/be_calculator/calc_stage_reg/data_i[315] (bsg_dff_width_p415_0)   0.0000     0.5598 r
  core/be/be_calculator/calc_stage_reg/data_i[315] (net)  10.6923           0.0000     0.5598 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/D (DFFX1)   0.0548   0.0000 &   0.5599 r
  data arrival time                                                                    0.5599

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4156     0.4156
  clock reconvergence pessimism                                            -0.0008     0.4149
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/CLK (DFFX1)          0.0000     0.4149 r
  library hold time                                                        -0.0317     0.3831
  data required time                                                                   0.3831
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3831
  data arrival time                                                                   -0.5599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1767


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.2011   0.0000   0.3769 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0290   0.2024   0.5792 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   2.1042   0.0000   0.5792 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.5792 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   2.1042      0.0000     0.5792 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.5792 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   2.1042   0.0000   0.5792 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0290   0.0000 &   0.5793 f
  data arrival time                                                                    0.5793

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0033     0.3812
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.3812 r
  library hold time                                                         0.0198     0.4010
  data required time                                                                   0.4010
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4010
  data arrival time                                                                   -0.5793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1783


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3684     0.3684
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1610   0.0000    0.3684 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0290    0.1989     0.5674 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.0644      0.0000     0.5674 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.5674 f
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.0644              0.0000     0.5674 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.5674 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.0644           0.0000     0.5674 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0290   0.0000 &   0.5674 f
  data arrival time                                                                    0.5674

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  clock reconvergence pessimism                                            -0.0050     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0170     0.3886
  data required time                                                                   0.3886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3886
  data arrival time                                                                   -0.5674
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1787


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1763   0.0000    0.3673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0293    0.2005     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   2.2009      0.0000     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.5678 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   2.2009   0.0000     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   2.2009           0.0000     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0293   0.0000 &   0.5678 f
  data arrival time                                                                    0.5678

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                            -0.0048     0.3709
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.3709 r
  library hold time                                                         0.0180     0.3889
  data required time                                                                   0.3889
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3889
  data arrival time                                                                   -0.5678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1789


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.2004   0.0000   0.3776 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0292   0.2025   0.5801 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.1879   0.0000   0.5801 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5801 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.1879      0.0000     0.5801 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5801 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.1879   0.0000   0.5801 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0292   0.0000 &   0.5801 f
  data arrival time                                                                    0.5801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3847     0.3847
  clock reconvergence pessimism                                            -0.0033     0.3813
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                         0.0197     0.4011
  data required time                                                                   0.4011
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4011
  data arrival time                                                                   -0.5801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.2010   0.0000   0.3766 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0291   0.2025   0.5791 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.1520   0.0000   0.5791 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.5791 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.1520      0.0000     0.5791 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.5791 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.1520   0.0000   0.5791 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0291   0.0000 &   0.5791 f
  data arrival time                                                                    0.5791

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0033     0.3803
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3803 r
  library hold time                                                         0.0198     0.4000
  data required time                                                                   0.4000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4000
  data arrival time                                                                   -0.5791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.2012   0.0000   0.3779 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0302   0.2034     0.5813 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   2.6336     0.0000     0.5813 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.5813 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   2.6336    0.0000     0.5813 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.5813 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   2.6336           0.0000     0.5813 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0302  -0.0008 &   0.5805 f
  data arrival time                                                                    0.5805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3850     0.3850
  clock reconvergence pessimism                                            -0.0033     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                         0.0195     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.5805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1793


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.2010   0.0000   0.3772 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0296   0.2029   0.5801 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.3784   0.0000   0.5801 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.5801 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.3784      0.0000     0.5801 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.5801 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.3784   0.0000   0.5801 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0296   0.0000 &   0.5801 f
  data arrival time                                                                    0.5801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3844     0.3844
  clock reconvergence pessimism                                            -0.0033     0.3811
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.3811 r
  library hold time                                                         0.0196     0.4007
  data required time                                                                   0.4007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4007
  data arrival time                                                                   -0.5801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.2010   0.0000    0.3778 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0297    0.2030     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   2.4238      0.0000     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.5807 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   2.4238    0.0000     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   2.4238           0.0000     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0297   0.0000 &   0.5807 f
  data arrival time                                                                    0.5807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3850     0.3850
  clock reconvergence pessimism                                            -0.0033     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                         0.0196     0.4013
  data required time                                                                   0.4013
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4013
  data arrival time                                                                   -0.5807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.2009   0.0000   0.3774 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0311   0.2041     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   3.0250     0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.5815 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   3.0250    0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   3.0250           0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0311  -0.0016 &   0.5799 f
  data arrival time                                                                    0.5799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3842     0.3842
  clock reconvergence pessimism                                            -0.0033     0.3809
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3809 r
  library hold time                                                         0.0193     0.4002
  data required time                                                                   0.4002
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4002
  data arrival time                                                                   -0.5799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1611   0.0000    0.3703 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0294    0.1993     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.2271      0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.5696 f
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.2271              0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.2271           0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0294   0.0000 &   0.5696 f
  data arrival time                                                                    0.5696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  clock reconvergence pessimism                                            -0.0050     0.3729
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.3729 r
  library hold time                                                         0.0169     0.3898
  data required time                                                                   0.3898
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3898
  data arrival time                                                                   -0.5696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.2008   0.0000   0.3772 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0315   0.2044   0.5816 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   3.1967   0.0000   0.5816 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.5816 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   3.1967      0.0000     0.5816 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.5816 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   3.1967   0.0000   0.5816 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0315  -0.0015 &   0.5801 f
  data arrival time                                                                    0.5801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3844     0.3844
  clock reconvergence pessimism                                            -0.0033     0.3810
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3810 r
  library hold time                                                         0.0192     0.4002
  data required time                                                                   0.4002
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4002
  data arrival time                                                                   -0.5801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.1763   0.0000   0.3688 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0300   0.2011     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   2.5392     0.0000     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.5699 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   2.5392   0.0000     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   2.5392           0.0000     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0300   0.0000 &   0.5699 f
  data arrival time                                                                    0.5699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0048     0.3722
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.3722 r
  library hold time                                                         0.0178     0.3900
  data required time                                                                   0.3900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3900
  data arrival time                                                                   -0.5699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1733   0.0000    0.3784 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0291    0.2001     0.5785 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.1192      0.0000     0.5785 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.5785 f
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.1192              0.0000     0.5785 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.5785 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.1192           0.0000     0.5785 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0291   0.0000 &   0.5785 f
  data arrival time                                                                    0.5785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3858     0.3858
  clock reconvergence pessimism                                            -0.0050     0.3808
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.3808 r
  library hold time                                                         0.0178     0.3986
  data required time                                                                   0.3986
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3986
  data arrival time                                                                   -0.5785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1732   0.0000    0.3779 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0291    0.2001     0.5779 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   2.1204      0.0000     0.5779 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.5779 f
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   2.1204              0.0000     0.5779 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.5779 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   2.1204           0.0000     0.5779 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0291   0.0000 &   0.5779 f
  data arrival time                                                                    0.5779

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3852     0.3852
  clock reconvergence pessimism                                            -0.0050     0.3802
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.3802 r
  library hold time                                                         0.0178     0.3980
  data required time                                                                   0.3980
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3980
  data arrival time                                                                   -0.5779
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1611   0.0000    0.3703 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0296    0.1995     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.3359      0.0000     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.5697 f
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.3359              0.0000     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.3359           0.0000     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0296   0.0000 &   0.5697 f
  data arrival time                                                                    0.5697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  clock reconvergence pessimism                                            -0.0050     0.3729
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.3729 r
  library hold time                                                         0.0168     0.3897
  data required time                                                                   0.3897
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3897
  data arrival time                                                                   -0.5697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1922   0.0000    0.3889 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0290    0.2016     0.5906 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.1095      0.0000     0.5906 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.5906 f
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.1095              0.0000     0.5906 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.5906 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.1095           0.0000     0.5906 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0290   0.0000 &   0.5906 f
  data arrival time                                                                    0.5906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  clock reconvergence pessimism                                            -0.0050     0.3914
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.3914 r
  library hold time                                                         0.0191     0.4106
  data required time                                                                   0.4106
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4106
  data arrival time                                                                   -0.5906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.2010   0.0000   0.3773 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0302   0.2034   0.5807 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   2.6530   0.0000   0.5807 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.5807 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   2.6530      0.0000     0.5807 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.5807 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   2.6530   0.0000   0.5807 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0302   0.0000 &   0.5807 f
  data arrival time                                                                    0.5807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3812
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.3812 r
  library hold time                                                         0.0195     0.4007
  data required time                                                                   0.4007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4007
  data arrival time                                                                   -0.5807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1510   0.0000    0.3545 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0292    0.1982     0.5527 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   2.1333      0.0000     0.5527 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.5527 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   2.1333   0.0000     0.5527 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.5527 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   2.1333           0.0000     0.5527 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0292   0.0000 &   0.5527 f
  data arrival time                                                                    0.5527

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3612     0.3612
  clock reconvergence pessimism                                            -0.0048     0.3565
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3565 r
  library hold time                                                         0.0162     0.3727
  data required time                                                                   0.3727
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3727
  data arrival time                                                                   -0.5527
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.2011   0.0000    0.3777 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0311    0.2041     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   3.0276      0.0000     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.5818 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   3.0276    0.0000     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   3.0276            0.0000     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0311   -0.0013 &   0.5806 f
  data arrival time                                                                    0.5806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0033     0.3813
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.3813 r
  library hold time                                                         0.0193     0.4005
  data required time                                                                   0.4005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4005
  data arrival time                                                                   -0.5806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1763   0.0000    0.3673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0331    0.2036     0.5709 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   3.8681      0.0000     0.5709 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.5709 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   3.8681   0.0000     0.5709 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.5709 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   3.8681           0.0000     0.5709 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0331  -0.0016 &   0.5693 f
  data arrival time                                                                    0.5693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0048     0.3722
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.3722 r
  library hold time                                                         0.0171     0.3893
  data required time                                                                   0.3893
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3893
  data arrival time                                                                   -0.5693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.2011   0.0000   0.3773 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0303   0.2034   0.5807 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.6571   0.0000   0.5807 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.5807 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.6571      0.0000     0.5807 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.5807 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.6571   0.0000   0.5807 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0303   0.0000 &   0.5807 f
  data arrival time                                                                    0.5807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3812
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.3812 r
  library hold time                                                         0.0195     0.4007
  data required time                                                                   0.4007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4007
  data arrival time                                                                   -0.5807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.2009   0.0000    0.3774 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0301    0.2033     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   2.5830      0.0000     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.5807 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   2.5830    0.0000     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   2.5830           0.0000     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0301   0.0000 &   0.5807 f
  data arrival time                                                                    0.5807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3811
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.3811 r
  library hold time                                                         0.0195     0.4006
  data required time                                                                   0.4006
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4006
  data arrival time                                                                   -0.5807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.2012   0.0000   0.3774 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0302   0.2034   0.5808 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.6298   0.0000   0.5808 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.5808 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.6298      0.0000     0.5808 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.5808 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.6298   0.0000   0.5808 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0302   0.0000 &   0.5808 f
  data arrival time                                                                    0.5808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3812
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.3812 r
  library hold time                                                         0.0195     0.4007
  data required time                                                                   0.4007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4007
  data arrival time                                                                   -0.5808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1916   0.0000     0.3894 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0290    0.2016     0.5909 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   2.0992       0.0000     0.5909 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.5909 f
  core/be/be_calculator/exc_stage_r[12] (net)           2.0992              0.0000     0.5909 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.5909 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   2.0992             0.0000     0.5909 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0290    0.0000 &   0.5909 f
  data arrival time                                                                    0.5909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                            -0.0050     0.3917
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.3917 r
  library hold time                                                         0.0191     0.4108
  data required time                                                                   0.4108
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4108
  data arrival time                                                                   -0.5909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1611   0.0000    0.3704 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0291    0.1991     0.5695 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.1266      0.0000     0.5695 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.5695 f
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.1266              0.0000     0.5695 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.5695 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.1266           0.0000     0.5695 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0291   0.0000 &   0.5695 f
  data arrival time                                                                    0.5695

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  clock reconvergence pessimism                                            -0.0050     0.3724
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.3724 r
  library hold time                                                         0.0169     0.3893
  data required time                                                                   0.3893
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3893
  data arrival time                                                                   -0.5695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.2011   0.0000   0.3768 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0303   0.2034   0.5803 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.6747   0.0000   0.5803 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.5803 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.6747      0.0000     0.5803 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.5803 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.6747   0.0000   0.5803 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0303   0.0000 &   0.5803 f
  data arrival time                                                                    0.5803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3840     0.3840
  clock reconvergence pessimism                                            -0.0033     0.3807
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.3807 r
  library hold time                                                         0.0195     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3759     0.3759
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1731   0.0000    0.3759 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0289    0.1999     0.5758 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.0204      0.0000     0.5758 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.5758 f
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.0204              0.0000     0.5758 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.5758 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.0204           0.0000     0.5758 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0289   0.0000 &   0.5758 f
  data arrival time                                                                    0.5758

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3828     0.3828
  clock reconvergence pessimism                                            -0.0050     0.3777
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.3777 r
  library hold time                                                         0.0178     0.3956
  data required time                                                                   0.3956
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3956
  data arrival time                                                                   -0.5758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3620     0.3620
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1667   0.0000   0.3620 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0291   0.1995   0.5615 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1   2.1135   0.0000   0.5615 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.5615 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)   2.1135       0.0000     0.5615 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.5615 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)   2.1135   0.0000   0.5615 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0291   0.0000 &   0.5615 f
  data arrival time                                                                    0.5615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  clock reconvergence pessimism                                            -0.0048     0.3640
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3640 r
  library hold time                                                         0.0173     0.3813
  data required time                                                                   0.3813
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3813
  data arrival time                                                                   -0.5615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.2009   0.0000    0.3775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0305    0.2036     0.5811 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   2.7613      0.0000     0.5811 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.5811 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   2.7613    0.0000     0.5811 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.5811 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   2.7613           0.0000     0.5811 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0305   0.0000 &   0.5811 f
  data arrival time                                                                    0.5811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3849     0.3849
  clock reconvergence pessimism                                            -0.0033     0.3815
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.3815 r
  library hold time                                                         0.0194     0.4009
  data required time                                                                   0.4009
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4009
  data arrival time                                                                   -0.5811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.2004   0.0000   0.3767 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0308   0.2038     0.5806 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   2.9090     0.0000     0.5806 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.5806 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   2.9090    0.0000     0.5806 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.5806 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   2.9090           0.0000     0.5806 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0308   0.0000 &   0.5806 f
  data arrival time                                                                    0.5806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3844     0.3844
  clock reconvergence pessimism                                            -0.0033     0.3810
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.3810 r
  library hold time                                                         0.0193     0.4004
  data required time                                                                   0.4004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4004
  data arrival time                                                                   -0.5806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1515   0.0000    0.3544 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0293    0.1984     0.5528 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   2.2058      0.0000     0.5528 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.5528 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   2.2058    0.0000     0.5528 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.5528 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   2.2058           0.0000     0.5528 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0293   0.0000 &   0.5528 f
  data arrival time                                                                    0.5528

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3612     0.3612
  clock reconvergence pessimism                                            -0.0048     0.3564
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3564 r
  library hold time                                                         0.0162     0.3726
  data required time                                                                   0.3726
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3726
  data arrival time                                                                   -0.5528
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3684     0.3684
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1610   0.0000    0.3684 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0304    0.2001     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.6904      0.0000     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.5686 f
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.6904              0.0000     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.6904           0.0000     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0304   0.0000 &   0.5686 f
  data arrival time                                                                    0.5686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  clock reconvergence pessimism                                            -0.0050     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0166     0.3884
  data required time                                                                   0.3884
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3884
  data arrival time                                                                   -0.5686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1612   0.0000    0.3707 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0291    0.1991     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   2.1146      0.0000     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.5697 f
  core/be/be_calculator/calc_stage_r_1__v_ (net)        2.1146              0.0000     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   2.1146           0.0000     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0291   0.0000 &   0.5697 f
  data arrival time                                                                    0.5697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0050     0.3725
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.3725 r
  library hold time                                                         0.0170     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.5697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3709     0.3709
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.1612   0.0000    0.3709 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0294    0.1993     0.5702 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   2.2385      0.0000     0.5702 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.5702 f
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   2.2385              0.0000     0.5702 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.5702 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   2.2385           0.0000     0.5702 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0294   0.0000 &   0.5702 f
  data arrival time                                                                    0.5702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  clock reconvergence pessimism                                            -0.0050     0.3730
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.3730 r
  library hold time                                                         0.0169     0.3899
  data required time                                                                   0.3899
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3899
  data arrival time                                                                   -0.5702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.2004   0.0000   0.3768 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0304   0.2034   0.5803 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.7036   0.0000   0.5803 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.5803 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.7036      0.0000     0.5803 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.5803 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.7036   0.0000   0.5803 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0304   0.0000 &   0.5803 f
  data arrival time                                                                    0.5803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  clock reconvergence pessimism                                            -0.0033     0.3806
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.3806 r
  library hold time                                                         0.0194     0.4000
  data required time                                                                   0.4000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4000
  data arrival time                                                                   -0.5803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.2010   0.0000   0.3774 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0303   0.2034     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   2.6618     0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.5808 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   2.6618    0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   2.6618           0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0303   0.0000 &   0.5808 f
  data arrival time                                                                    0.5808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3843     0.3843
  clock reconvergence pessimism                                            -0.0033     0.3810
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.3810 r
  library hold time                                                         0.0195     0.4005
  data required time                                                                   0.4005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4005
  data arrival time                                                                   -0.5808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.2010   0.0000   0.3768 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0310   0.2040   0.5808 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   2.9668   0.0000   0.5808 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.5808 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   2.9668      0.0000     0.5808 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.5808 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   2.9668   0.0000   0.5808 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0310   0.0000 &   0.5808 f
  data arrival time                                                                    0.5808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3811
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.3811 r
  library hold time                                                         0.0193     0.4004
  data required time                                                                   0.4004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4004
  data arrival time                                                                   -0.5808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1730   0.0000    0.3757 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0317    0.2022     0.5779 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   3.2555      0.0000     0.5779 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.5779 f
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    3.2555              0.0000     0.5779 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.5779 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   3.2555           0.0000     0.5779 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0317   0.0000 &   0.5780 f
  data arrival time                                                                    0.5780

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3853     0.3853
  clock reconvergence pessimism                                            -0.0050     0.3803
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.3803 r
  library hold time                                                         0.0172     0.3976
  data required time                                                                   0.3976
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3976
  data arrival time                                                                   -0.5780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.1510   0.0000    0.3554 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0295    0.1985     0.5539 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1   2.2689      0.0000     0.5539 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.5539 f
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)   2.2689          0.0000     0.5539 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.5539 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)   2.2689           0.0000     0.5539 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0295   0.0000 &   0.5539 f
  data arrival time                                                                    0.5539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3620     0.3620
  clock reconvergence pessimism                                            -0.0048     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.3573 r
  library hold time                                                         0.0161     0.3734
  data required time                                                                   0.3734
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3734
  data arrival time                                                                   -0.5539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.2004   0.0000   0.3757 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0305   0.2036   0.5793 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   2.7760   0.0000   0.5793 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.5793 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   2.7760      0.0000     0.5793 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.5793 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   2.7760   0.0000   0.5793 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0305   0.0000 &   0.5793 f
  data arrival time                                                                    0.5793

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  clock reconvergence pessimism                                            -0.0033     0.3794
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.3794 r
  library hold time                                                         0.0194     0.3988
  data required time                                                                   0.3988
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3988
  data arrival time                                                                   -0.5793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.2004   0.0000   0.3776 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0306   0.2036   0.5813 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.7973   0.0000   0.5813 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.5813 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.7973      0.0000     0.5813 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.5813 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.7973   0.0000   0.5813 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0306   0.0000 &   0.5813 f
  data arrival time                                                                    0.5813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3847     0.3847
  clock reconvergence pessimism                                            -0.0033     0.3813
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                         0.0194     0.4008
  data required time                                                                   0.4008
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4008
  data arrival time                                                                   -0.5813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1515   0.0000    0.3543 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0296    0.1987     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.3358      0.0000     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.5530 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.3358   0.0000     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.3358           0.0000     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0296   0.0000 &   0.5530 f
  data arrival time                                                                    0.5530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3610     0.3610
  clock reconvergence pessimism                                            -0.0048     0.3562
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3562 r
  library hold time                                                         0.0161     0.3724
  data required time                                                                   0.3724
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3724
  data arrival time                                                                   -0.5530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1611   0.0000    0.3691 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0312    0.2007     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   3.0099      0.0000     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.5698 f
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   3.0099             0.0000     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   3.0099           0.0000     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0312   0.0000 &   0.5698 f
  data arrival time                                                                    0.5698

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  clock reconvergence pessimism                                            -0.0050     0.3727
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.3727 r
  library hold time                                                         0.0165     0.3892
  data required time                                                                   0.3892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3892
  data arrival time                                                                   -0.5698
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1667   0.0000    0.3624 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0295    0.1999     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   2.3015      0.0000     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.5623 f
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    2.3015              0.0000     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   2.3015           0.0000     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0295   0.0000 &   0.5623 f
  data arrival time                                                                    0.5623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3692     0.3692
  clock reconvergence pessimism                                            -0.0048     0.3645
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.3645 r
  library hold time                                                         0.0172     0.3817
  data required time                                                                   0.3817
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3817
  data arrival time                                                                   -0.5623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.2004   0.0000    0.3768 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0306    0.2036     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   2.7910      0.0000     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.5804 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   2.7910    0.0000     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   2.7910           0.0000     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0306   0.0000 &   0.5804 f
  data arrival time                                                                    0.5804

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  clock reconvergence pessimism                                            -0.0033     0.3804
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.3804 r
  library hold time                                                         0.0194     0.3997
  data required time                                                                   0.3997
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3997
  data arrival time                                                                   -0.5804
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3684     0.3684
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1610   0.0000   0.3684 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0296   0.1994   0.5679 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   2.3095   0.0000   0.5679 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.5679 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   2.3095      0.0000     0.5679 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.5679 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   2.3095   0.0000   0.5679 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0296   0.0000 &   0.5679 f
  data arrival time                                                                    0.5679

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3754     0.3754
  clock reconvergence pessimism                                            -0.0050     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.3703 r
  library hold time                                                         0.0168     0.3872
  data required time                                                                   0.3872
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3872
  data arrival time                                                                   -0.5679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3744     0.3744
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1811   0.0000   0.3744 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0294   0.2010     0.5754 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.2562     0.0000     0.5754 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.5754 f
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.2562          0.0000     0.5754 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.5754 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.2562           0.0000     0.5754 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0294   0.0000 &   0.5754 f
  data arrival time                                                                    0.5754

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3812     0.3812
  clock reconvergence pessimism                                            -0.0049     0.3764
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.3764 r
  library hold time                                                         0.0183     0.3946
  data required time                                                                   0.3946
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3946
  data arrival time                                                                   -0.5754
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.2008   0.0000   0.3770 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0318   0.2046   0.5817 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   3.3113   0.0000   0.5817 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.5817 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   3.3113      0.0000     0.5817 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.5817 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   3.3113   0.0000   0.5817 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0318  -0.0005 &   0.5811 f
  data arrival time                                                                    0.5811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3811
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.3811 r
  library hold time                                                         0.0191     0.4002
  data required time                                                                   0.4002
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4002
  data arrival time                                                                   -0.5811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1612   0.0000    0.3707 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0295    0.1994     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   2.2985      0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.5701 f
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   2.2985              0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   2.2985           0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0295   0.0000 &   0.5701 f
  data arrival time                                                                    0.5701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  clock reconvergence pessimism                                            -0.0050     0.3724
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.3724 r
  library hold time                                                         0.0168     0.3892
  data required time                                                                   0.3892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3892
  data arrival time                                                                   -0.5701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.2004   0.0000   0.3775 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0309   0.2039   0.5814 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.9545   0.0000   0.5814 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.5814 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.9545      0.0000     0.5814 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.5814 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.9545   0.0000   0.5814 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0309   0.0000 &   0.5814 f
  data arrival time                                                                    0.5814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0033     0.3813
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                         0.0193     0.4006
  data required time                                                                   0.4006
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4006
  data arrival time                                                                   -0.5814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3754     0.3754
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.2003   0.0000   0.3754 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0316   0.2044   0.5798 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   3.2245   0.0000   0.5798 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5798 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   3.2245      0.0000     0.5798 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5798 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   3.2245   0.0000   0.5798 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0316  -0.0006 &   0.5793 f
  data arrival time                                                                    0.5793

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3826     0.3826
  clock reconvergence pessimism                                            -0.0033     0.3792
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3792 r
  library hold time                                                         0.0191     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.2007   0.0000   0.3770 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0309   0.2039   0.5809 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   2.9455   0.0000   0.5809 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.5809 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   2.9455      0.0000     0.5809 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.5809 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   2.9455   0.0000   0.5809 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0309   0.0000 &   0.5809 f
  data arrival time                                                                    0.5809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3840     0.3840
  clock reconvergence pessimism                                            -0.0033     0.3807
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.3807 r
  library hold time                                                         0.0193     0.4000
  data required time                                                                   0.4000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4000
  data arrival time                                                                   -0.5809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3709     0.3709
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1612   0.0000    0.3709 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0300    0.1998     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   2.4882      0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.5707 f
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   2.4882              0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   2.4882           0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0300   0.0000 &   0.5707 f
  data arrival time                                                                    0.5707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  clock reconvergence pessimism                                            -0.0050     0.3730
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.3730 r
  library hold time                                                         0.0167     0.3897
  data required time                                                                   0.3897
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3897
  data arrival time                                                                   -0.5707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.2012   0.0000   0.3774 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0310   0.2040   0.5815 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   2.9874   0.0000   0.5815 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.5815 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   2.9874      0.0000     0.5815 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.5815 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   2.9874   0.0000   0.5815 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0310   0.0000 &   0.5815 f
  data arrival time                                                                    0.5815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3812
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.3812 r
  library hold time                                                         0.0193     0.4005
  data required time                                                                   0.4005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4005
  data arrival time                                                                   -0.5815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3619     0.3619
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.1667   0.0000   0.3619 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0298   0.2001   0.5620 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1   2.4282   0.0000   0.5620 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.5620 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)   2.4282       0.0000     0.5620 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.5620 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)   2.4282   0.0000   0.5620 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0298   0.0000 &   0.5620 f
  data arrival time                                                                    0.5620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  clock reconvergence pessimism                                            -0.0048     0.3638
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.3638 r
  library hold time                                                         0.0172     0.3810
  data required time                                                                   0.3810
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3810
  data arrival time                                                                   -0.5620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.2011   0.0000   0.3767 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0311   0.2041   0.5808 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   3.0278   0.0000   0.5808 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.5808 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   3.0278      0.0000     0.5808 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.5808 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   3.0278   0.0000   0.5808 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0311   0.0000 &   0.5808 f
  data arrival time                                                                    0.5808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  clock reconvergence pessimism                                            -0.0033     0.3804
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.3804 r
  library hold time                                                         0.0193     0.3997
  data required time                                                                   0.3997
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3997
  data arrival time                                                                   -0.5808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1730   0.0000    0.3775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0304    0.2011     0.5786 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.6964      0.0000     0.5786 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.5786 f
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.6964              0.0000     0.5786 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.5786 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.6964           0.0000     0.5786 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0304   0.0000 &   0.5786 f
  data arrival time                                                                    0.5786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3851     0.3851
  clock reconvergence pessimism                                            -0.0050     0.3800
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.3800 r
  library hold time                                                         0.0175     0.3975
  data required time                                                                   0.3975
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3975
  data arrival time                                                                   -0.5786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3619     0.3619
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.1667   0.0000   0.3619 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0300   0.2003   0.5622 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1   2.5068   0.0000   0.5622 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.5622 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)   2.5068       0.0000     0.5622 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.5622 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)   2.5068   0.0000   0.5622 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0300   0.0000 &   0.5622 f
  data arrival time                                                                    0.5622

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  clock reconvergence pessimism                                            -0.0048     0.3639
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3639 r
  library hold time                                                         0.0171     0.3810
  data required time                                                                   0.3810
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3810
  data arrival time                                                                   -0.5622
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.2011   0.0000    0.3778 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0302    0.2033     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   2.6137      0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.5812 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   2.6137    0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   2.6137           0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0302   0.0000 &   0.5812 f
  data arrival time                                                                    0.5812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  clock reconvergence pessimism                                            -0.0033     0.3805
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.3805 r
  library hold time                                                         0.0195     0.4000
  data required time                                                                   0.4000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4000
  data arrival time                                                                   -0.5812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1510   0.0000   0.3554 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0302   0.1991     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.5705     0.0000     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.5545 f
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.5705          0.0000     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.5705           0.0000     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0302   0.0000 &   0.5545 f
  data arrival time                                                                    0.5545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3621     0.3621
  clock reconvergence pessimism                                            -0.0048     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.3573 r
  library hold time                                                         0.0160     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.5545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3618     0.3618
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1667   0.0000   0.3618 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0300   0.2003   0.5621 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   2.5191   0.0000   0.5621 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.5621 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   2.5191       0.0000     0.5621 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.5621 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   2.5191   0.0000   0.5621 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0300   0.0000 &   0.5621 f
  data arrival time                                                                    0.5621

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  clock reconvergence pessimism                                            -0.0048     0.3638
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3638 r
  library hold time                                                         0.0171     0.3809
  data required time                                                                   0.3809
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3809
  data arrival time                                                                   -0.5621
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1763   0.0000   0.3644 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0299   0.2010     0.5654 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   2.4623     0.0000     0.5654 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5654 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   2.4623   0.0000     0.5654 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5654 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   2.4623           0.0000     0.5654 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0299   0.0000 &   0.5654 f
  data arrival time                                                                    0.5654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3711     0.3711
  clock reconvergence pessimism                                            -0.0048     0.3663
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.3663 r
  library hold time                                                         0.0178     0.3842
  data required time                                                                   0.3842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3842
  data arrival time                                                                   -0.5654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1510   0.0000   0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0302   0.1991     0.5537 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   2.5846     0.0000     0.5537 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.5537 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   2.5846   0.0000     0.5537 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.5537 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   2.5846           0.0000     0.5537 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0302   0.0000 &   0.5537 f
  data arrival time                                                                    0.5537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3612     0.3612
  clock reconvergence pessimism                                            -0.0048     0.3564
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.3564 r
  library hold time                                                         0.0160     0.3724
  data required time                                                                   0.3724
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3724
  data arrival time                                                                   -0.5537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1510   0.0000   0.3554 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0303   0.1991     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.6028     0.0000     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.5545 f
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.6028          0.0000     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.6028           0.0000     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0303   0.0000 &   0.5545 f
  data arrival time                                                                    0.5545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3621     0.3621
  clock reconvergence pessimism                                            -0.0048     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.3573 r
  library hold time                                                         0.0160     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.5545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1763   0.0000    0.3673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0300    0.2011     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   2.5374      0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.5684 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   2.5374   0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   2.5374           0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0300   0.0000 &   0.5684 f
  data arrival time                                                                    0.5684

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3741     0.3741
  clock reconvergence pessimism                                            -0.0048     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3694 r
  library hold time                                                         0.0178     0.3871
  data required time                                                                   0.3871
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3871
  data arrival time                                                                   -0.5684
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1516   0.0000   0.3544 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0303   0.1992     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   2.6134     0.0000     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.5536 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   2.6134    0.0000     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   2.6134           0.0000     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0303   0.0000 &   0.5536 f
  data arrival time                                                                    0.5536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  clock reconvergence pessimism                                            -0.0048     0.3563
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.3563 r
  library hold time                                                         0.0160     0.3723
  data required time                                                                   0.3723
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3723
  data arrival time                                                                   -0.5536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1763   0.0000   0.3702 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0302   0.2013     0.5714 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   2.6189     0.0000     0.5714 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.5714 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   2.6189   0.0000     0.5714 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.5714 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   2.6189           0.0000     0.5714 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0302   0.0000 &   0.5715 f
  data arrival time                                                                    0.5715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  clock reconvergence pessimism                                            -0.0048     0.3724
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.3724 r
  library hold time                                                         0.0177     0.3901
  data required time                                                                   0.3901
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3901
  data arrival time                                                                   -0.5715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1612   0.0000    0.3697 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0312    0.2007     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   3.0121      0.0000     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5704 f
  core/be/be_calculator/calc_stage_r_0__v_ (net)        3.0121              0.0000     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   3.0121            0.0000     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0312    0.0000 &   0.5705 f
  data arrival time                                                                    0.5705

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  clock reconvergence pessimism                                            -0.0050     0.3726
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.3726 r
  library hold time                                                         0.0165     0.3891
  data required time                                                                   0.3891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3891
  data arrival time                                                                   -0.5705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1730   0.0000    0.3775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0307    0.2014     0.5789 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   2.8364      0.0000     0.5789 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.5789 f
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   2.8364              0.0000     0.5789 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.5789 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   2.8364           0.0000     0.5789 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0307   0.0000 &   0.5789 f
  data arrival time                                                                    0.5789

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3851     0.3851
  clock reconvergence pessimism                                            -0.0050     0.3801
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.3801 r
  library hold time                                                         0.0174     0.3975
  data required time                                                                   0.3975
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3975
  data arrival time                                                                   -0.5789
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1763   0.0000   0.3688 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0302   0.2013     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   2.6104     0.0000     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.5700 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   2.6104   0.0000     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   2.6104           0.0000     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0302   0.0000 &   0.5700 f
  data arrival time                                                                    0.5700

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3756     0.3756
  clock reconvergence pessimism                                            -0.0048     0.3708
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.3708 r
  library hold time                                                         0.0178     0.3886
  data required time                                                                   0.3886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3886
  data arrival time                                                                   -0.5700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1510   0.0000    0.3544 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0304    0.1992     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   2.6550      0.0000     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.5536 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   2.6550    0.0000     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   2.6550           0.0000     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0304   0.0000 &   0.5537 f
  data arrival time                                                                    0.5537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3610     0.3610
  clock reconvergence pessimism                                            -0.0048     0.3563
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.3563 r
  library hold time                                                         0.0160     0.3722
  data required time                                                                   0.3722
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3722
  data arrival time                                                                   -0.5537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.2008   0.0000   0.3772 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0314   0.2044   0.5815 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   3.1707   0.0000   0.5815 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.5815 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   3.1707      0.0000     0.5815 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.5815 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   3.1707   0.0000   0.5815 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0314   0.0000 &   0.5815 f
  data arrival time                                                                    0.5815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3842     0.3842
  clock reconvergence pessimism                                            -0.0033     0.3809
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.3809 r
  library hold time                                                         0.0192     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1670   0.0000    0.3613 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0301    0.2004     0.5617 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.5468      0.0000     0.5617 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.5617 f
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.5468              0.0000     0.5617 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.5617 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.5468           0.0000     0.5617 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0301   0.0000 &   0.5617 f
  data arrival time                                                                    0.5617

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  clock reconvergence pessimism                                            -0.0048     0.3630
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.3630 r
  library hold time                                                         0.0171     0.3802
  data required time                                                                   0.3802
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3802
  data arrival time                                                                   -0.5617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.2011   0.0000    0.3778 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0316    0.2045     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   3.2463      0.0000     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.5823 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   3.2463    0.0000     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   3.2463            0.0000     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0316    0.0000 &   0.5823 f
  data arrival time                                                                    0.5823

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3849     0.3849
  clock reconvergence pessimism                                            -0.0033     0.3816
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.3816 r
  library hold time                                                         0.0192     0.4008
  data required time                                                                   0.4008
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4008
  data arrival time                                                                   -0.5823
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3618     0.3618
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1667   0.0000    0.3618 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0313    0.2013     0.5631 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   3.0527      0.0000     0.5631 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.5631 f
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   3.0527              0.0000     0.5631 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.5631 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   3.0527           0.0000     0.5631 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0313  -0.0010 &   0.5621 f
  data arrival time                                                                    0.5621

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  clock reconvergence pessimism                                            -0.0048     0.3637
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.3637 r
  library hold time                                                         0.0168     0.3805
  data required time                                                                   0.3805
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3805
  data arrival time                                                                   -0.5621
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3612     0.3612
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.1667   0.0000   0.3612 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0305   0.2006   0.5618 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1   2.7092   0.0000   0.5618 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.5618 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)   2.7092       0.0000     0.5618 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.5618 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)   2.7092   0.0000   0.5618 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0305   0.0000 &   0.5618 f
  data arrival time                                                                    0.5618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3680     0.3680
  clock reconvergence pessimism                                            -0.0048     0.3632
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3632 r
  library hold time                                                         0.0170     0.3802
  data required time                                                                   0.3802
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3802
  data arrival time                                                                   -0.5618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1611   0.0000     0.3689 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0306    0.2003     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.7804       0.0000     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.5692 f
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.7804             0.0000     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.7804            0.0000     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0306    0.0000 &   0.5692 f
  data arrival time                                                                    0.5692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3760     0.3760
  clock reconvergence pessimism                                            -0.0050     0.3710
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.3710 r
  library hold time                                                         0.0166     0.3876
  data required time                                                                   0.3876
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3876
  data arrival time                                                                   -0.5692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3620     0.3620
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1667   0.0000    0.3620 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0314    0.2014     0.5634 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   3.1139      0.0000     0.5634 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.5634 f
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   3.1139              0.0000     0.5634 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.5634 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   3.1139           0.0000     0.5634 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0314  -0.0009 &   0.5625 f
  data arrival time                                                                    0.5625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  clock reconvergence pessimism                                            -0.0048     0.3640
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.3640 r
  library hold time                                                         0.0168     0.3808
  data required time                                                                   0.3808
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3808
  data arrival time                                                                   -0.5625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1763   0.0000   0.3688 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0319   0.2026     0.5714 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   3.3504     0.0000     0.5714 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.5714 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   3.3504   0.0000     0.5714 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.5714 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   3.3504           0.0000     0.5714 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0319   0.0000 &   0.5715 f
  data arrival time                                                                    0.5715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  clock reconvergence pessimism                                            -0.0048     0.3724
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.3724 r
  library hold time                                                         0.0174     0.3897
  data required time                                                                   0.3897
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3897
  data arrival time                                                                   -0.5715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1921   0.0000   0.3891 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0305   0.2028     0.5920 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.7543     0.0000     0.5920 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.5920 f
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.7543              0.0000     0.5920 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.5920 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.7543           0.0000     0.5920 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0305   0.0000 &   0.5920 f
  data arrival time                                                                    0.5920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  clock reconvergence pessimism                                            -0.0050     0.3914
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.3914 r
  library hold time                                                         0.0188     0.4102
  data required time                                                                   0.4102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4102
  data arrival time                                                                   -0.5920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1732   0.0000    0.3772 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0306    0.2013     0.5785 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   2.7927      0.0000     0.5785 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.5785 f
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    2.7927              0.0000     0.5785 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.5785 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   2.7927           0.0000     0.5785 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0306  -0.0006 &   0.5780 f
  data arrival time                                                                    0.5780

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  clock reconvergence pessimism                                            -0.0050     0.3788
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.3788 r
  library hold time                                                         0.0174     0.3962
  data required time                                                                   0.3962
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3962
  data arrival time                                                                   -0.5780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1916   0.0000     0.3894 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0306    0.2029     0.5922 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.7887       0.0000     0.5922 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.5922 f
  core/be/be_calculator/exc_stage_r[14] (net)           2.7887              0.0000     0.5922 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.5922 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.7887             0.0000     0.5922 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0306    0.0000 &   0.5923 f
  data arrival time                                                                    0.5923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                            -0.0050     0.3918
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.3918 r
  library hold time                                                         0.0187     0.4105
  data required time                                                                   0.4105
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4105
  data arrival time                                                                   -0.5923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1510   0.0000    0.3545 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0308    0.1996     0.5540 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.8505      0.0000     0.5540 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.5540 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.8505   0.0000     0.5540 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.5540 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.8505           0.0000     0.5540 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0308   0.0000 &   0.5541 f
  data arrival time                                                                    0.5541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3612     0.3612
  clock reconvergence pessimism                                            -0.0048     0.3564
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.3564 r
  library hold time                                                         0.0158     0.3723
  data required time                                                                   0.3723
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3723
  data arrival time                                                                   -0.5541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1763   0.0000   0.3673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0329   0.2034     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   3.7722     0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5707 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   3.7722   0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   3.7722           0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0329   0.0000 &   0.5708 f
  data arrival time                                                                    0.5708

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  clock reconvergence pessimism                                            -0.0048     0.3718
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.3718 r
  library hold time                                                         0.0171     0.3889
  data required time                                                                   0.3889
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3889
  data arrival time                                                                   -0.5708
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1672   0.0000    0.3611 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0304    0.2007     0.5617 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.7018      0.0000     0.5617 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.5617 f
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.7018              0.0000     0.5617 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.5617 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.7018           0.0000     0.5617 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0304   0.0000 &   0.5618 f
  data arrival time                                                                    0.5618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                            -0.0048     0.3629
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.3629 r
  library hold time                                                         0.0170     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.5618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1763   0.0000    0.3688 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0307    0.2016     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   2.8094      0.0000     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.5704 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   2.8094   0.0000     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   2.8094           0.0000     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0307   0.0000 &   0.5705 f
  data arrival time                                                                    0.5705

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                            -0.0048     0.3709
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3709 r
  library hold time                                                         0.0176     0.3886
  data required time                                                                   0.3886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3886
  data arrival time                                                                   -0.5705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1921    0.0000     0.3891 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0307    0.2030     0.5921 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   2.8404        0.0000     0.5921 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.5921 f
  core/be/be_calculator/exc_stage_r[2] (net)            2.8404              0.0000     0.5921 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.5921 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   2.8404              0.0000     0.5921 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0307    0.0000 &   0.5922 f
  data arrival time                                                                    0.5922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  clock reconvergence pessimism                                            -0.0050     0.3915
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.3915 r
  library hold time                                                         0.0188     0.4102
  data required time                                                                   0.4102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4102
  data arrival time                                                                   -0.5922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3809     0.3809
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1733   0.0000    0.3809 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0307    0.2014     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   2.8142      0.0000     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.5823 f
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    2.8142              0.0000     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   2.8142           0.0000     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0307   0.0000 &   0.5824 f
  data arrival time                                                                    0.5824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3880     0.3880
  clock reconvergence pessimism                                            -0.0050     0.3830
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.3830 r
  library hold time                                                         0.0174     0.4004
  data required time                                                                   0.4004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4004
  data arrival time                                                                   -0.5824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1733   0.0000    0.3780 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0301    0.2009     0.5789 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   2.5740      0.0000     0.5789 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.5789 f
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    2.5740              0.0000     0.5789 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.5789 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   2.5740           0.0000     0.5789 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0301   0.0000 &   0.5789 f
  data arrival time                                                                    0.5789

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3844     0.3844
  clock reconvergence pessimism                                            -0.0050     0.3794
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.3794 r
  library hold time                                                         0.0176     0.3970
  data required time                                                                   0.3970
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3970
  data arrival time                                                                   -0.5789
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3619     0.3619
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1667   0.0000   0.3619 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0308   0.2009   0.5627 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   2.8399   0.0000   0.5627 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.5627 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   2.8399      0.0000     0.5627 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.5627 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   2.8399   0.0000   0.5627 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0308   0.0000 &   0.5628 f
  data arrival time                                                                    0.5628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  clock reconvergence pessimism                                            -0.0048     0.3638
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.3638 r
  library hold time                                                         0.0170     0.3808
  data required time                                                                   0.3808
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3808
  data arrival time                                                                   -0.5628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3610     0.3610
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.1667   0.0000   0.3610 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0308   0.2009   0.5619 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1   2.8561   0.0000   0.5619 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.5619 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)   2.8561       0.0000     0.5619 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.5619 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)   2.8561   0.0000   0.5619 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0308   0.0000 &   0.5620 f
  data arrival time                                                                    0.5620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  clock reconvergence pessimism                                            -0.0048     0.3630
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3630 r
  library hold time                                                         0.0169     0.3800
  data required time                                                                   0.3800
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3800
  data arrival time                                                                   -0.5620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1923   0.0000     0.3890 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0307    0.2030     0.5920 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   2.8276       0.0000     0.5920 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.5920 f
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    2.8276              0.0000     0.5920 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.5920 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   2.8276            0.0000     0.5920 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0307    0.0000 &   0.5920 f
  data arrival time                                                                    0.5920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3963     0.3963
  clock reconvergence pessimism                                            -0.0050     0.3912
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.3912 r
  library hold time                                                         0.0188     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.5920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3671     0.3671
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1763   0.0000    0.3671 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0310    0.2019     0.5690 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   2.9441      0.0000     0.5690 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.5690 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   2.9441   0.0000     0.5690 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.5690 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   2.9441           0.0000     0.5690 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0310   0.0000 &   0.5690 f
  data arrival time                                                                    0.5690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3742     0.3742
  clock reconvergence pessimism                                            -0.0048     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.3694 r
  library hold time                                                         0.0176     0.3870
  data required time                                                                   0.3870
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3870
  data arrival time                                                                   -0.5690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1666   0.0000   0.3613 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0309   0.2010   0.5622 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1   2.8816   0.0000   0.5622 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.5622 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)   2.8816       0.0000     0.5622 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.5622 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)   2.8816   0.0000   0.5622 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0309   0.0000 &   0.5623 f
  data arrival time                                                                    0.5623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3680     0.3680
  clock reconvergence pessimism                                            -0.0048     0.3632
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3632 r
  library hold time                                                         0.0169     0.3802
  data required time                                                                   0.3802
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3802
  data arrival time                                                                   -0.5623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1611   0.0000    0.3698 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0316    0.2011     0.5709 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   3.1973      0.0000     0.5709 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.5709 f
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   3.1973              0.0000     0.5709 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.5709 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   3.1973           0.0000     0.5709 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0316   0.0000 &   0.5709 f
  data arrival time                                                                    0.5709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  clock reconvergence pessimism                                            -0.0050     0.3723
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.3723 r
  library hold time                                                         0.0164     0.3887
  data required time                                                                   0.3887
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3887
  data arrival time                                                                   -0.5709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3616     0.3616
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1673   0.0000   0.3616 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0315   0.2015   0.5631 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   3.1532   0.0000   0.5631 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5631 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   3.1532      0.0000     0.5631 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5631 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   3.1532   0.0000   0.5631 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0315  -0.0005 &   0.5626 f
  data arrival time                                                                    0.5626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  clock reconvergence pessimism                                            -0.0048     0.3636
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.3636 r
  library hold time                                                         0.0168     0.3804
  data required time                                                                   0.3804
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3804
  data arrival time                                                                   -0.5626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3893     0.3893
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1923    0.0000     0.3893 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0325    0.2045     0.5938 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   3.6188        0.0000     0.5938 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.5938 f
  core/be/be_calculator/exc_stage_r[8] (net)            3.6188              0.0000     0.5938 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.5938 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   3.6188             0.0000     0.5938 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0325   -0.0016 &   0.5922 f
  data arrival time                                                                    0.5922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                            -0.0050     0.3917
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.3917 r
  library hold time                                                         0.0183     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.5922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1763   0.0000   0.3672 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0306   0.2016     0.5688 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   2.7896     0.0000     0.5688 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5688 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   2.7896   0.0000     0.5688 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5688 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   2.7896           0.0000     0.5688 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0306   0.0000 &   0.5688 f
  data arrival time                                                                    0.5688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3737     0.3737
  clock reconvergence pessimism                                            -0.0048     0.3689
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.3689 r
  library hold time                                                         0.0177     0.3866
  data required time                                                                   0.3866
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3866
  data arrival time                                                                   -0.5688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1673   0.0000    0.3611 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0308    0.2009     0.5621 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   2.8438      0.0000     0.5621 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.5621 f
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   2.8438              0.0000     0.5621 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.5621 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   2.8438           0.0000     0.5621 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0308   0.0000 &   0.5621 f
  data arrival time                                                                    0.5621

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                            -0.0048     0.3629
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.3629 r
  library hold time                                                         0.0169     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.5621
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1763   0.0000    0.3688 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0324    0.2030     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   3.5373      0.0000     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.5718 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   3.5373   0.0000     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   3.5373           0.0000     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0324   0.0000 &   0.5718 f
  data arrival time                                                                    0.5718

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  clock reconvergence pessimism                                            -0.0048     0.3723
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.3723 r
  library hold time                                                         0.0173     0.3896
  data required time                                                                   0.3896
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3896
  data arrival time                                                                   -0.5718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3615     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1673   0.0000    0.3615 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0307    0.2009     0.5624 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.8125      0.0000     0.5624 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.5624 f
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.8125              0.0000     0.5624 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.5624 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.8125           0.0000     0.5624 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0307   0.0000 &   0.5624 f
  data arrival time                                                                    0.5624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                            -0.0048     0.3631
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.3631 r
  library hold time                                                         0.0170     0.3801
  data required time                                                                   0.3801
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3801
  data arrival time                                                                   -0.5624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1763   0.0000   0.3643 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0311   0.2019   0.5663 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   2.9730   0.0000   0.5663 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.5663 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   2.9730      0.0000     0.5663 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.5663 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   2.9730   0.0000   0.5663 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0311   0.0000 &   0.5663 f
  data arrival time                                                                    0.5663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                            -0.0048     0.3664
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.3664 r
  library hold time                                                         0.0176     0.3840
  data required time                                                                   0.3840
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3840
  data arrival time                                                                   -0.5663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1612   0.0000    0.3699 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0321    0.2015     0.5714 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   3.4091      0.0000     0.5714 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.5714 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   3.4091              0.0000     0.5714 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.5714 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   3.4091           0.0000     0.5714 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0321   0.0000 &   0.5715 f
  data arrival time                                                                    0.5715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  clock reconvergence pessimism                                            -0.0050     0.3728
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.3728 r
  library hold time                                                         0.0163     0.3891
  data required time                                                                   0.3891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3891
  data arrival time                                                                   -0.5715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3618     0.3618
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1667   0.0000   0.3618 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0312   0.2012   0.5630 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   3.0066   0.0000   0.5630 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.5630 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   3.0066       0.0000     0.5630 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.5630 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   3.0066   0.0000   0.5630 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0312   0.0000 &   0.5630 f
  data arrival time                                                                    0.5630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  clock reconvergence pessimism                                            -0.0048     0.3638
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3638 r
  library hold time                                                         0.0169     0.3806
  data required time                                                                   0.3806
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3806
  data arrival time                                                                   -0.5630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3617     0.3617
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1667   0.0000    0.3617 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0310    0.2011     0.5628 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   2.9531      0.0000     0.5628 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.5628 f
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   2.9531              0.0000     0.5628 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.5628 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   2.9531           0.0000     0.5628 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0310   0.0000 &   0.5628 f
  data arrival time                                                                    0.5628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  clock reconvergence pessimism                                            -0.0048     0.3634
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.3634 r
  library hold time                                                         0.0169     0.3804
  data required time                                                                   0.3804
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3804
  data arrival time                                                                   -0.5628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3620     0.3620
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1667   0.0000   0.3620 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0313   0.2013   0.5632 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   3.0551   0.0000   0.5632 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.5632 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   3.0551       0.0000     0.5632 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.5632 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   3.0551   0.0000   0.5632 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0313   0.0000 &   0.5633 f
  data arrival time                                                                    0.5633

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  clock reconvergence pessimism                                            -0.0048     0.3639
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3639 r
  library hold time                                                         0.0168     0.3807
  data required time                                                                   0.3807
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3807
  data arrival time                                                                   -0.5633
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1515   0.0000   0.3543 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0315   0.2002     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   3.1386     0.0000     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.5545 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   3.1386   0.0000     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   3.1386           0.0000     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0315   0.0000 &   0.5546 f
  data arrival time                                                                    0.5546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  clock reconvergence pessimism                                            -0.0048     0.3563
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.3563 r
  library hold time                                                         0.0157     0.3720
  data required time                                                                   0.3720
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3720
  data arrival time                                                                   -0.5546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3752     0.3752
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1729   0.0000    0.3752 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0313    0.2018     0.5770 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   3.0578      0.0000     0.5770 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.5770 f
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    3.0578              0.0000     0.5770 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.5770 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   3.0578           0.0000     0.5770 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0313   0.0000 &   0.5770 f
  data arrival time                                                                    0.5770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3822     0.3822
  clock reconvergence pessimism                                            -0.0050     0.3772
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.3772 r
  library hold time                                                         0.0173     0.3944
  data required time                                                                   0.3944
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3944
  data arrival time                                                                   -0.5770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.2009   0.0000    0.3775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0336    0.2061     0.5836 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   4.0787      0.0000     0.5836 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.5836 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   4.0787    0.0000     0.5836 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.5836 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   4.0787           0.0000     0.5836 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0336  -0.0011 &   0.5825 f
  data arrival time                                                                    0.5825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3812
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.3812 r
  library hold time                                                         0.0187     0.3999
  data required time                                                                   0.3999
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3999
  data arrival time                                                                   -0.5825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.2011   0.0000    0.3777 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0317    0.2046     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   3.2670      0.0000     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.5823 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   3.2670    0.0000     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   3.2670           0.0000     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0317   0.0000 &   0.5823 f
  data arrival time                                                                    0.5823

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  clock reconvergence pessimism                                            -0.0033     0.3805
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.3805 r
  library hold time                                                         0.0191     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5823
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3809     0.3809
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1733   0.0000    0.3809 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0316    0.2021     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   3.1877      0.0000     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.5830 f
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   3.1877              0.0000     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   3.1877           0.0000     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0316   0.0000 &   0.5830 f
  data arrival time                                                                    0.5830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3881     0.3881
  clock reconvergence pessimism                                            -0.0050     0.3831
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.3831 r
  library hold time                                                         0.0172     0.4004
  data required time                                                                   0.4004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4004
  data arrival time                                                                   -0.5830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1763   0.0000    0.3673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0315    0.2023     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   3.1451      0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.5696 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   3.1451   0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   3.1451           0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0315   0.0000 &   0.5696 f
  data arrival time                                                                    0.5696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3742     0.3742
  clock reconvergence pessimism                                            -0.0048     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.3694 r
  library hold time                                                         0.0175     0.3869
  data required time                                                                   0.3869
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3869
  data arrival time                                                                   -0.5696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1666   0.0000   0.3613 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0315   0.2015   0.5628 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   3.1740   0.0000   0.5628 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.5628 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   3.1740      0.0000     0.5628 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.5628 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   3.1740   0.0000   0.5628 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0315   0.0000 &   0.5629 f
  data arrival time                                                                    0.5629

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  clock reconvergence pessimism                                            -0.0048     0.3633
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.3633 r
  library hold time                                                         0.0168     0.3801
  data required time                                                                   0.3801
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3801
  data arrival time                                                                   -0.5629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1763   0.0000    0.3675 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0313    0.2022     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   3.0933      0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.5696 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   3.0933   0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   3.0933           0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0313   0.0000 &   0.5697 f
  data arrival time                                                                    0.5697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3741     0.3741
  clock reconvergence pessimism                                            -0.0048     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                         0.0175     0.3868
  data required time                                                                   0.3868
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3868
  data arrival time                                                                   -0.5697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1763   0.0000   0.3673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0315   0.2023     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   3.1829     0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.5696 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   3.1829   0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   3.1829           0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0315   0.0000 &   0.5696 f
  data arrival time                                                                    0.5696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3741     0.3741
  clock reconvergence pessimism                                            -0.0048     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                         0.0175     0.3867
  data required time                                                                   0.3867
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3867
  data arrival time                                                                   -0.5696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1763   0.0000    0.3676 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0321    0.2028     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   3.4068      0.0000     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.5704 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   3.4068   0.0000     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   3.4068           0.0000     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0321  -0.0004 &   0.5700 f
  data arrival time                                                                    0.5700

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3745     0.3745
  clock reconvergence pessimism                                            -0.0048     0.3697
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.3697 r
  library hold time                                                         0.0173     0.3870
  data required time                                                                   0.3870
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3870
  data arrival time                                                                   -0.5700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.2012   0.0000    0.3778 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0319    0.2048     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   3.3701      0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.5825 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   3.3701    0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   3.3701            0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0319    0.0000 &   0.5826 f
  data arrival time                                                                    0.5826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  clock reconvergence pessimism                                            -0.0033     0.3805
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.3805 r
  library hold time                                                         0.0191     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.2011   0.0000   0.3767 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0327   0.2054   0.5822 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   3.7148   0.0000   0.5822 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.5822 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   3.7148      0.0000     0.5822 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.5822 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   3.7148   0.0000   0.5822 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0327   0.0000 &   0.5822 f
  data arrival time                                                                    0.5822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0033     0.3803
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.3803 r
  library hold time                                                         0.0189     0.3992
  data required time                                                                   0.3992
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3992
  data arrival time                                                                   -0.5822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1611   0.0000    0.3704 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0319    0.2013     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   3.3132      0.0000     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.5718 f
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   3.3132              0.0000     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   3.3132           0.0000     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0319   0.0000 &   0.5718 f
  data arrival time                                                                    0.5718

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0050     0.3724
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.3724 r
  library hold time                                                         0.0163     0.3887
  data required time                                                                   0.3887
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3887
  data arrival time                                                                   -0.5718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1922    0.0000     0.3892 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0319    0.2040     0.5932 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   3.3549        0.0000     0.5932 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.5932 f
  core/be/be_calculator/exc_stage_r[7] (net)            3.3549              0.0000     0.5932 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.5932 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   3.3549             0.0000     0.5932 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0319    0.0000 &   0.5932 f
  data arrival time                                                                    0.5932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                            -0.0050     0.3917
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.3917 r
  library hold time                                                         0.0184     0.4101
  data required time                                                                   0.4101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4101
  data arrival time                                                                   -0.5932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1673   0.0000    0.3611 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0323    0.2022     0.5633 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   3.4966      0.0000     0.5633 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.5633 f
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   3.4966              0.0000     0.5633 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.5633 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   3.4966           0.0000     0.5633 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0323  -0.0006 &   0.5627 f
  data arrival time                                                                    0.5627

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                            -0.0048     0.3630
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.3630 r
  library hold time                                                         0.0166     0.3796
  data required time                                                                   0.3796
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3796
  data arrival time                                                                   -0.5627
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1763   0.0000   0.3644 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0318   0.2026   0.5670 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   3.3104   0.0000   0.5670 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.5670 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   3.3104       0.0000     0.5670 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.5670 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   3.3104   0.0000   0.5670 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0318   0.0000 &   0.5670 f
  data arrival time                                                                    0.5670

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  clock reconvergence pessimism                                            -0.0048     0.3665
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3665 r
  library hold time                                                         0.0174     0.3839
  data required time                                                                   0.3839
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3839
  data arrival time                                                                   -0.5670
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1763   0.0000   0.3700 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0315   0.2023     0.5723 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   3.1795     0.0000     0.5723 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.5723 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   3.1795   0.0000     0.5723 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.5723 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   3.1795           0.0000     0.5723 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0315   0.0000 &   0.5724 f
  data arrival time                                                                    0.5724

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  clock reconvergence pessimism                                            -0.0048     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0175     0.3892
  data required time                                                                   0.3892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3892
  data arrival time                                                                   -0.5724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1916   0.0000     0.3894 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0319    0.2039     0.5934 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   3.3617       0.0000     0.5934 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.5934 f
  core/be/be_calculator/exc_stage_r[13] (net)           3.3617              0.0000     0.5934 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.5934 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   3.3617             0.0000     0.5934 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0319    0.0000 &   0.5934 f
  data arrival time                                                                    0.5934

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                            -0.0050     0.3917
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.3917 r
  library hold time                                                         0.0184     0.4102
  data required time                                                                   0.4102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4102
  data arrival time                                                                   -0.5934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1921    0.0000     0.3892 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0321    0.2041     0.5933 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   3.4266        0.0000     0.5933 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.5933 f
  core/be/be_calculator/exc_stage_r[4] (net)            3.4266              0.0000     0.5933 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.5933 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   3.4266              0.0000     0.5933 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0321    0.0000 &   0.5933 f
  data arrival time                                                                    0.5933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                            -0.0050     0.3917
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.3917 r
  library hold time                                                         0.0184     0.4101
  data required time                                                                   0.4101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4101
  data arrival time                                                                   -0.5933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1921    0.0000     0.3891 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0321    0.2042     0.5933 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   3.4634        0.0000     0.5933 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.5933 f
  core/be/be_calculator/exc_stage_r[3] (net)            3.4634              0.0000     0.5933 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.5933 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   3.4634              0.0000     0.5933 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0321    0.0000 &   0.5934 f
  data arrival time                                                                    0.5934

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                            -0.0050     0.3916
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.3916 r
  library hold time                                                         0.0184     0.4101
  data required time                                                                   0.4101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4101
  data arrival time                                                                   -0.5934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.2010   0.0000   0.3777 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0323   0.2051     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   3.5533     0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.5828 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   3.5533    0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   3.5533           0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0323   0.0000 &   0.5829 f
  data arrival time                                                                    0.5829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3840     0.3840
  clock reconvergence pessimism                                            -0.0033     0.3806
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.3806 r
  library hold time                                                         0.0190     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1763   0.0000   0.3672 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0334   0.2038     0.5710 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   3.9664     0.0000     0.5710 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.5710 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   3.9664   0.0000     0.5710 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.5710 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   3.9664           0.0000     0.5710 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0334   0.0000 &   0.5711 f
  data arrival time                                                                    0.5711

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3754     0.3754
  clock reconvergence pessimism                                            -0.0048     0.3706
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.3706 r
  library hold time                                                         0.0170     0.3877
  data required time                                                                   0.3877
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3877
  data arrival time                                                                   -0.5711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1763   0.0000    0.3676 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0318    0.2025     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   3.2733      0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.5701 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   3.2733   0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   3.2733           0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0318   0.0000 &   0.5701 f
  data arrival time                                                                    0.5701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3741     0.3741
  clock reconvergence pessimism                                            -0.0048     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                         0.0174     0.3867
  data required time                                                                   0.3867
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3867
  data arrival time                                                                   -0.5701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1916    0.0000     0.3894 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0322    0.2042     0.5935 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   3.4855        0.0000     0.5935 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.5935 f
  core/be/be_calculator/exc_stage_r[9] (net)            3.4855              0.0000     0.5935 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.5935 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   3.4855             0.0000     0.5935 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0322    0.0000 &   0.5936 f
  data arrival time                                                                    0.5936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                            -0.0050     0.3917
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.3917 r
  library hold time                                                         0.0184     0.4101
  data required time                                                                   0.4101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4101
  data arrival time                                                                   -0.5936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.1763   0.0000    0.3673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0342    0.2045     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   4.3445      0.0000     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.5718 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   4.3445   0.0000     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   4.3445           0.0000     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0342  -0.0005 &   0.5713 f
  data arrival time                                                                    0.5713

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                            -0.0048     0.3709
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.3709 r
  library hold time                                                         0.0168     0.3878
  data required time                                                                   0.3878
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3878
  data arrival time                                                                   -0.5713
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1836


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.2008   0.0000    0.3775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0330    0.2056     0.5831 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   3.8249      0.0000     0.5831 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.5831 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   3.8249    0.0000     0.5831 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.5831 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   3.8249           0.0000     0.5831 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0330   0.0001 &   0.5831 f
  data arrival time                                                                    0.5831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  clock reconvergence pessimism                                            -0.0033     0.3806
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.3806 r
  library hold time                                                         0.0188     0.3994
  data required time                                                                   0.3994
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3994
  data arrival time                                                                   -0.5831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3762     0.3762
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.2004   0.0000   0.3762 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0338   0.2063   0.5825 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   4.2013   0.0000   0.5825 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5825 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   4.2013      0.0000     0.5825 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5825 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   4.2013   0.0000   0.5825 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0338   0.0001 &   0.5825 f
  data arrival time                                                                    0.5825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3834     0.3834
  clock reconvergence pessimism                                            -0.0033     0.3801
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.3801 r
  library hold time                                                         0.0186     0.3987
  data required time                                                                   0.3987
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3987
  data arrival time                                                                   -0.5825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3783     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1733   0.0000    0.3783 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0317    0.2022     0.5805 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   3.2494      0.0000     0.5805 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.5805 f
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   3.2494              0.0000     0.5805 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.5805 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   3.2494           0.0000     0.5805 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0317   0.0000 &   0.5806 f
  data arrival time                                                                    0.5806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0050     0.3794
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.3794 r
  library hold time                                                         0.0172     0.3966
  data required time                                                                   0.3966
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3966
  data arrival time                                                                   -0.5806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.2012   0.0000    0.3778 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0335    0.2061     0.5839 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   4.0694      0.0000     0.5839 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.5839 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   4.0694    0.0000     0.5839 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.5839 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   4.0694            0.0000     0.5839 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0335    0.0001 &   0.5839 f
  data arrival time                                                                    0.5839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0033     0.3812
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.3812 r
  library hold time                                                         0.0187     0.3999
  data required time                                                                   0.3999
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3999
  data arrival time                                                                   -0.5839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1840


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3209     0.3209
  core/be/be_calculator/comp_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.0724   0.0000   0.3209 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0336   0.1913     0.5122 f
  core/be/be_calculator/comp_stage_reg/data_o[114] (net)     1   3.9910     0.0000     0.5122 f
  core/be/be_calculator/comp_stage_reg/data_o[114] (bsg_dff_width_p320_0)   0.0000     0.5122 f
  core/be/be_calculator/comp_stage_r_1__50_ (net)       3.9910              0.0000     0.5122 f
  core/be/be_calculator/comp_stage_mux/data0_i[178] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5122 f
  core/be/be_calculator/comp_stage_mux/data0_i[178] (net)   3.9910          0.0000     0.5122 f
  core/be/be_calculator/comp_stage_mux/U51/INP (NBUFFX2)          0.0336    0.0001 &   0.5122 f
  core/be/be_calculator/comp_stage_mux/U51/Z (NBUFFX2)            0.0248    0.0488     0.5610 f
  core/be/be_calculator/comp_stage_mux/data_o[178] (net)     3   5.9014     0.0000     0.5610 f
  core/be/be_calculator/comp_stage_mux/data_o[178] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5610 f
  core/be/be_calculator/comp_stage_n[114] (net)         5.9014              0.0000     0.5610 f
  core/be/be_calculator/comp_stage_reg/data_i[178] (bsg_dff_width_p320_0)   0.0000     0.5610 f
  core/be/be_calculator/comp_stage_reg/data_i[178] (net)   5.9014           0.0000     0.5610 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_178_/D (DFFX1)   0.0248   0.0000 &   0.5611 f
  data arrival time                                                                    0.5611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  clock reconvergence pessimism                                            -0.0049     0.3593
  core/be/be_calculator/comp_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.3593 r
  library hold time                                                         0.0175     0.3768
  data required time                                                                   0.3768
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3768
  data arrival time                                                                   -0.5611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1842


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.2009   0.0000    0.3776 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0340    0.2065     0.5840 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   4.2839      0.0000     0.5840 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.5840 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   4.2839    0.0000     0.5840 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.5840 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   4.2839           0.0000     0.5840 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0340   0.0001 &   0.5841 f
  data arrival time                                                                    0.5841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3812
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.3812 r
  library hold time                                                         0.0186     0.3998
  data required time                                                                   0.3998
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3998
  data arrival time                                                                   -0.5841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1843


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1510   0.0000   0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0541   0.2169     0.5715 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1  13.0633     0.0000     0.5715 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.5715 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)  13.0633   0.0000     0.5715 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.5715 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)  13.0633           0.0000     0.5715 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0541  -0.0050 &   0.5665 f
  data arrival time                                                                    0.5665

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3747     0.3747
  clock reconvergence pessimism                                            -0.0048     0.3699
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.3699 r
  library hold time                                                         0.0122     0.3821
  data required time                                                                   0.3821
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3821
  data arrival time                                                                   -0.5665
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3668     0.3668
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1763   0.0000    0.3668 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0308    0.2017     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   2.8569      0.0000     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.5686 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   2.8569   0.0000     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   2.8569           0.0000     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0308   0.0000 &   0.5686 f
  data arrival time                                                                    0.5686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  clock reconvergence pessimism                                            -0.0048     0.3665
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3665 r
  library hold time                                                         0.0176     0.3841
  data required time                                                                   0.3841
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3841
  data arrival time                                                                   -0.5686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3809     0.3809
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1733   0.0000    0.3809 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0323    0.2027     0.5835 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   3.4863      0.0000     0.5835 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.5835 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   3.4863              0.0000     0.5835 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.5835 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   3.4863           0.0000     0.5835 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0323   0.0000 &   0.5836 f
  data arrival time                                                                    0.5836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3869     0.3869
  clock reconvergence pessimism                                            -0.0050     0.3819
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.3819 r
  library hold time                                                         0.0171     0.3990
  data required time                                                                   0.3990
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3990
  data arrival time                                                                   -0.5836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1846


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3734     0.3734
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/CLK (DFFX1)   0.1811   0.0000   0.3734 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/Q (DFFX1)   0.0336   0.2044   0.5778 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (net)     2   4.0540   0.0000   0.5778 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5778 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (net)   4.0540            0.0000     0.5778 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (bp_be_scheduler_02_0)    0.0000     0.5778 f
  core/be/be_checker/dispatch_pkt_o[32] (net)           4.0540              0.0000     0.5778 f
  core/be/be_checker/dispatch_pkt_o[32] (bp_be_checker_top_02_0)            0.0000     0.5778 f
  core/be/dispatch_pkt[32] (net)                        4.0540              0.0000     0.5778 f
  core/be/be_calculator/dispatch_pkt_i[32] (bp_be_calculator_top_02_0)      0.0000     0.5778 f
  core/be/be_calculator/dispatch_pkt_i[32] (net)        4.0540              0.0000     0.5778 f
  core/be/be_calculator/reservation_reg/data_i[32] (bsg_dff_width_p295_0)   0.0000     0.5778 f
  core/be/be_calculator/reservation_reg/data_i[32] (net)   4.0540           0.0000     0.5778 f
  core/be/be_calculator/reservation_reg/data_r_reg_32_/D (DFFX1)   0.0336   0.0000 &   0.5778 f
  data arrival time                                                                    0.5778

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3804     0.3804
  clock reconvergence pessimism                                            -0.0049     0.3756
  core/be/be_calculator/reservation_reg/data_r_reg_32_/CLK (DFFX1)          0.0000     0.3756 r
  library hold time                                                         0.0173     0.3929
  data required time                                                                   0.3929
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3929
  data arrival time                                                                   -0.5778
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1849


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1510   0.0000   0.3545 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0522   0.2155     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1  12.1807     0.0000     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.5700 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)  12.1807    0.0000     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)  12.1807           0.0000     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0522  -0.0022 &   0.5678 f
  data arrival time                                                                    0.5678

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3747     0.3747
  clock reconvergence pessimism                                            -0.0048     0.3699
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.3699 r
  library hold time                                                         0.0126     0.3825
  data required time                                                                   0.3825
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3825
  data arrival time                                                                   -0.5678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)   0.1510   0.0000    0.3539 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/Q (DFFX1)   0.0345    0.2026     0.5565 f
  core/be/be_calculator/calc_stage_reg/data_o[89] (net)     2   4.4335      0.0000     0.5565 f
  core/be/be_calculator/calc_stage_reg/data_o[89] (bsg_dff_width_p415_0)    0.0000     0.5565 f
  core/be/be_calculator/calc_stage_r_1__pipe_mem_v_ (net)   4.4335          0.0000     0.5565 f
  core/be/be_calculator/calc_stage_reg/data_i[172] (bsg_dff_width_p415_0)   0.0000     0.5565 f
  core/be/be_calculator/calc_stage_reg/data_i[172] (net)   4.4335           0.0000     0.5565 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/D (DFFX1)   0.0345   0.0000 &   0.5565 f
  data arrival time                                                                    0.5565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  clock reconvergence pessimism                                            -0.0048     0.3557
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/CLK (DFFX1)          0.0000     0.3557 r
  library hold time                                                         0.0150     0.3707
  data required time                                                                   0.3707
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3707
  data arrival time                                                                   -0.5565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1858


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3734     0.3734
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/CLK (DFFX1)   0.1811   0.0000   0.3734 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/Q (DFFX1)   0.0344   0.2051   0.5784 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (net)     2   4.4191   0.0000   0.5784 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5784 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (net)   4.4191            0.0000     0.5784 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (bp_be_scheduler_02_0)    0.0000     0.5784 f
  core/be/be_checker/dispatch_pkt_o[33] (net)           4.4191              0.0000     0.5784 f
  core/be/be_checker/dispatch_pkt_o[33] (bp_be_checker_top_02_0)            0.0000     0.5784 f
  core/be/dispatch_pkt[33] (net)                        4.4191              0.0000     0.5784 f
  core/be/be_calculator/dispatch_pkt_i[33] (bp_be_calculator_top_02_0)      0.0000     0.5784 f
  core/be/be_calculator/dispatch_pkt_i[33] (net)        4.4191              0.0000     0.5784 f
  core/be/be_calculator/reservation_reg/data_i[33] (bsg_dff_width_p295_0)   0.0000     0.5784 f
  core/be/be_calculator/reservation_reg/data_i[33] (net)   4.4191           0.0000     0.5784 f
  core/be/be_calculator/reservation_reg/data_r_reg_33_/D (DFFX1)   0.0344   0.0000 &   0.5784 f
  data arrival time                                                                    0.5784

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3803     0.3803
  clock reconvergence pessimism                                            -0.0049     0.3755
  core/be/be_calculator/reservation_reg/data_r_reg_33_/CLK (DFFX1)          0.0000     0.3755 r
  library hold time                                                         0.0171     0.3926
  data required time                                                                   0.3926
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3926
  data arrival time                                                                   -0.5784
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1858


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.2011   0.0000    0.3778 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0368    0.2088     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   5.4956      0.0000     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.5865 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   5.4956    0.0000     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   5.4956            0.0000     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0368   -0.0010 &   0.5856 f
  data arrival time                                                                    0.5856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3851     0.3851
  clock reconvergence pessimism                                            -0.0033     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.3817 r
  library hold time                                                         0.0179     0.3997
  data required time                                                                   0.3997
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3997
  data arrival time                                                                   -0.5856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1859


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1732   0.0000    0.3774 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0333    0.2035     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   3.9306      0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.5808 f
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    3.9306              0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   3.9306           0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0333   0.0001 &   0.5809 f
  data arrival time                                                                    0.5809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3828     0.3828
  clock reconvergence pessimism                                            -0.0050     0.3778
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.3778 r
  library hold time                                                         0.0168     0.3946
  data required time                                                                   0.3946
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3946
  data arrival time                                                                   -0.5809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1863


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1763   0.0000   0.3676 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0359   0.2059     0.5735 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   5.0758     0.0000     0.5735 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.5735 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   5.0758   0.0000     0.5735 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.5735 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   5.0758           0.0000     0.5735 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0359  -0.0014 &   0.5721 f
  data arrival time                                                                    0.5721

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3740     0.3740
  clock reconvergence pessimism                                            -0.0048     0.3692
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.3692 r
  library hold time                                                         0.0164     0.3856
  data required time                                                                   0.3856
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3856
  data arrival time                                                                   -0.5721
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1865


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_316_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3626     0.3626
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.1667   0.0000   0.3626 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0960   0.2438 @   0.6065 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (net)     4  31.7742     0.0000     0.6065 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (bsg_dff_width_p415_0)   0.0000     0.6065 f
  core/be/be_calculator/commit_pkt_o[94] (net)         31.7742              0.0000     0.6065 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (bsg_dff_width_p415_0)   0.0000     0.6065 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (net)  31.7742           0.0000     0.6065 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/D (DFFX1)   0.0961  -0.0014 @   0.6051 f
  data arrival time                                                                    0.6051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4156     0.4156
  clock reconvergence pessimism                                            -0.0008     0.4149
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/CLK (DFFX1)          0.0000     0.4149 r
  library hold time                                                         0.0037     0.4186
  data required time                                                                   0.4186
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4186
  data arrival time                                                                   -0.6051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1865


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1763   0.0000   0.3672 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0382   0.2077     0.5750 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   6.0435     0.0000     0.5750 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.5750 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   6.0435   0.0000     0.5750 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.5750 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   6.0435           0.0000     0.5750 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0382  -0.0017 &   0.5732 f
  data arrival time                                                                    0.5732

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3756     0.3756
  clock reconvergence pessimism                                            -0.0048     0.3708
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.3708 r
  library hold time                                                         0.0159     0.3867
  data required time                                                                   0.3867
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3867
  data arrival time                                                                   -0.5732
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1865


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1732   0.0000    0.3779 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0341    0.2041     0.5820 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   4.2751      0.0000     0.5820 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.5820 f
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   4.2751              0.0000     0.5820 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.5820 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   4.2751           0.0000     0.5820 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0341   0.0001 &   0.5821 f
  data arrival time                                                                    0.5821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  clock reconvergence pessimism                                            -0.0050     0.3787
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.3787 r
  library hold time                                                         0.0166     0.3953
  data required time                                                                   0.3953
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3953
  data arrival time                                                                   -0.5821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1868


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/CLK (DFFX1)   0.2438   0.0000   0.4000 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/Q (DFFX1)   0.0359   0.2117   0.6117 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (net)     2   5.1632   0.0000   0.6117 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6117 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (net)   5.1632            0.0000     0.6117 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (bp_be_scheduler_02_0)    0.0000     0.6117 f
  core/be/be_checker/dispatch_pkt_o[39] (net)           5.1632              0.0000     0.6117 f
  core/be/be_checker/dispatch_pkt_o[39] (bp_be_checker_top_02_0)            0.0000     0.6117 f
  core/be/dispatch_pkt[39] (net)                        5.1632              0.0000     0.6117 f
  core/be/be_calculator/dispatch_pkt_i[39] (bp_be_calculator_top_02_0)      0.0000     0.6117 f
  core/be/be_calculator/dispatch_pkt_i[39] (net)        5.1632              0.0000     0.6117 f
  core/be/be_calculator/reservation_reg/data_i[39] (bsg_dff_width_p295_0)   0.0000     0.6117 f
  core/be/be_calculator/reservation_reg/data_i[39] (net)   5.1632           0.0000     0.6117 f
  core/be/be_calculator/reservation_reg/data_r_reg_39_/D (DFFX1)   0.0359   0.0000 &   0.6117 f
  data arrival time                                                                    0.6117

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4083     0.4083
  clock reconvergence pessimism                                            -0.0049     0.4034
  core/be/be_calculator/reservation_reg/data_r_reg_39_/CLK (DFFX1)          0.0000     0.4034 r
  library hold time                                                         0.0212     0.4247
  data required time                                                                   0.4247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4247
  data arrival time                                                                   -0.6117
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1871


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1667   0.0000    0.3625 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0336    0.1840     0.5464 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.8424      0.0000     0.5464 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.5464 r
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.8424              0.0000     0.5464 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.5464 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.8424           0.0000     0.5464 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0336   0.0000 &   0.5464 r
  data arrival time                                                                    0.5464

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3880     0.3880
  clock reconvergence pessimism                                            -0.0033     0.3847
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.3847 r
  library hold time                                                        -0.0254     0.3593
  data required time                                                                   0.3593
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3593
  data arrival time                                                                   -0.5464
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1872


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/CLK (DFFX1)   0.1510   0.0000   0.3544 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/Q (DFFX1)   0.0364   0.2041   0.5585 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (net)     2   5.2447   0.0000   0.5585 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5585 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (net)   5.2447            0.0000     0.5585 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (bp_be_scheduler_02_0)    0.0000     0.5585 f
  core/be/be_checker/dispatch_pkt_o[10] (net)           5.2447              0.0000     0.5585 f
  core/be/be_checker/dispatch_pkt_o[10] (bp_be_checker_top_02_0)            0.0000     0.5585 f
  core/be/dispatch_pkt[10] (net)                        5.2447              0.0000     0.5585 f
  core/be/be_calculator/dispatch_pkt_i[10] (bp_be_calculator_top_02_0)      0.0000     0.5585 f
  core/be/be_calculator/dispatch_pkt_i[10] (net)        5.2447              0.0000     0.5585 f
  core/be/be_calculator/reservation_reg/data_i[10] (bsg_dff_width_p295_0)   0.0000     0.5585 f
  core/be/be_calculator/reservation_reg/data_i[10] (net)   5.2447           0.0000     0.5585 f
  core/be/be_calculator/reservation_reg/data_r_reg_10_/D (DFFX1)   0.0364   0.0000 &   0.5586 f
  data arrival time                                                                    0.5586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3616     0.3616
  clock reconvergence pessimism                                            -0.0048     0.3568
  core/be/be_calculator/reservation_reg/data_r_reg_10_/CLK (DFFX1)          0.0000     0.3568 r
  library hold time                                                         0.0146     0.3713
  data required time                                                                   0.3713
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3713
  data arrival time                                                                   -0.5586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1873


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__47_/CLK (DFFX1)   0.1546   0.0000   0.3544 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__47_/Q (DFFX1)   0.0290   0.1984   0.5528 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__47_ (net)     1   2.0737   0.0000   0.5528 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U77/IN1 (AND2X1)   0.0290    0.0000 &   0.5528 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U77/Q (AND2X1)     0.0394    0.0585     0.6114 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n190 (net)     1   7.0005    0.0000     0.6114 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__47_/D (DFFX1)   0.0394  -0.0040 &   0.6074 f
  data arrival time                                                                    0.6074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4049     0.4049
  clock reconvergence pessimism                                            -0.0049     0.4001
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__47_/CLK (DFFX1)   0.0000   0.4001 r
  library hold time                                                         0.0197     0.4197
  data required time                                                                   0.4197
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4197
  data arrival time                                                                   -0.6074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1876


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3732     0.3732
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/CLK (DFFX1)   0.1811   0.0000   0.3732 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/Q (DFFX1)   0.0379   0.2079   0.5811 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (net)     2   5.9099   0.0000   0.5811 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5811 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (net)   5.9099            0.0000     0.5811 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (bp_be_scheduler_02_0)    0.0000     0.5811 f
  core/be/be_checker/dispatch_pkt_o[35] (net)           5.9099              0.0000     0.5811 f
  core/be/be_checker/dispatch_pkt_o[35] (bp_be_checker_top_02_0)            0.0000     0.5811 f
  core/be/dispatch_pkt[35] (net)                        5.9099              0.0000     0.5811 f
  core/be/be_calculator/dispatch_pkt_i[35] (bp_be_calculator_top_02_0)      0.0000     0.5811 f
  core/be/be_calculator/dispatch_pkt_i[35] (net)        5.9099              0.0000     0.5811 f
  core/be/be_calculator/reservation_reg/data_i[35] (bsg_dff_width_p295_0)   0.0000     0.5811 f
  core/be/be_calculator/reservation_reg/data_i[35] (net)   5.9099           0.0000     0.5811 f
  core/be/be_calculator/reservation_reg/data_r_reg_35_/D (DFFX1)   0.0379   0.0001 &   0.5811 f
  data arrival time                                                                    0.5811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3812     0.3812
  clock reconvergence pessimism                                            -0.0049     0.3764
  core/be/be_calculator/reservation_reg/data_r_reg_35_/CLK (DFFX1)          0.0000     0.3764 r
  library hold time                                                         0.0163     0.3927
  data required time                                                                   0.3927
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3927
  data arrival time                                                                   -0.5811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1884


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/CLK (DFFX1)   0.1510   0.0000     0.3541 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/Q (DFFX1)    0.0369    0.2045     0.5586 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (net)     2   5.4593       0.0000     0.5586 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (bsg_dff_width_p415_0)     0.0000     0.5586 f
  core/be/be_calculator/calc_stage_r_0__pipe_mem_v_ (net)   5.4593          0.0000     0.5586 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (bsg_dff_width_p415_0)    0.0000     0.5586 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (net)   5.4593            0.0000     0.5586 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/D (DFFX1)   0.0369    0.0001 &   0.5586 f
  data arrival time                                                                    0.5586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3606     0.3606
  clock reconvergence pessimism                                            -0.0048     0.3558
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)           0.0000     0.3558 r
  library hold time                                                         0.0144     0.3702
  data required time                                                                   0.3702
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3702
  data arrival time                                                                   -0.5586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1885


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3548     0.3548
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/CLK (DFFX1)   0.1514   0.0000   0.3548 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/Q (DFFX1)   0.0373   0.2049   0.5597 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (net)     2   5.6305   0.0000   0.5597 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5597 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (net)   5.6305             0.0000     0.5597 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (bp_be_scheduler_02_0)     0.0000     0.5597 f
  core/be/be_checker/dispatch_pkt_o[9] (net)            5.6305              0.0000     0.5597 f
  core/be/be_checker/dispatch_pkt_o[9] (bp_be_checker_top_02_0)             0.0000     0.5597 f
  core/be/dispatch_pkt[9] (net)                         5.6305              0.0000     0.5597 f
  core/be/be_calculator/dispatch_pkt_i[9] (bp_be_calculator_top_02_0)       0.0000     0.5597 f
  core/be/be_calculator/dispatch_pkt_i[9] (net)         5.6305              0.0000     0.5597 f
  core/be/be_calculator/reservation_reg/data_i[9] (bsg_dff_width_p295_0)    0.0000     0.5597 f
  core/be/be_calculator/reservation_reg/data_i[9] (net)   5.6305            0.0000     0.5597 f
  core/be/be_calculator/reservation_reg/data_r_reg_9_/D (DFFX1)   0.0373    0.0000 &   0.5598 f
  data arrival time                                                                    0.5598

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3615     0.3615
  clock reconvergence pessimism                                            -0.0048     0.3567
  core/be/be_calculator/reservation_reg/data_r_reg_9_/CLK (DFFX1)           0.0000     0.3567 r
  library hold time                                                         0.0143     0.3710
  data required time                                                                   0.3710
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3710
  data arrival time                                                                   -0.5598
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1888


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/CLK (DFFX1)   0.1510   0.0000   0.3544 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/Q (DFFX1)   0.0385   0.2058   0.5602 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (net)     2   6.1523   0.0000   0.5602 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5602 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (net)   6.1523            0.0000     0.5602 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (bp_be_scheduler_02_0)    0.0000     0.5602 f
  core/be/be_checker/dispatch_pkt_o[23] (net)           6.1523              0.0000     0.5602 f
  core/be/be_checker/dispatch_pkt_o[23] (bp_be_checker_top_02_0)            0.0000     0.5602 f
  core/be/dispatch_pkt[23] (net)                        6.1523              0.0000     0.5602 f
  core/be/be_calculator/dispatch_pkt_i[23] (bp_be_calculator_top_02_0)      0.0000     0.5602 f
  core/be/be_calculator/dispatch_pkt_i[23] (net)        6.1523              0.0000     0.5602 f
  core/be/be_calculator/reservation_reg/data_i[23] (bsg_dff_width_p295_0)   0.0000     0.5602 f
  core/be/be_calculator/reservation_reg/data_i[23] (net)   6.1523           0.0000     0.5602 f
  core/be/be_calculator/reservation_reg/data_r_reg_23_/D (DFFX1)   0.0385   0.0001 &   0.5603 f
  data arrival time                                                                    0.5603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3610     0.3610
  clock reconvergence pessimism                                            -0.0048     0.3562
  core/be/be_calculator/reservation_reg/data_r_reg_23_/CLK (DFFX1)          0.0000     0.3562 r
  library hold time                                                         0.0140     0.3702
  data required time                                                                   0.3702
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3702
  data arrival time                                                                   -0.5603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1901


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  core/be/be_calculator/comp_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1811   0.0000    0.3706 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0305    0.2019     0.5725 f
  core/be/be_calculator/comp_stage_reg/data_o[80] (net)     1   2.7460      0.0000     0.5725 f
  core/be/be_calculator/comp_stage_reg/data_o[80] (bsg_dff_width_p320_0)    0.0000     0.5725 f
  core/be/be_calculator/comp_stage_r_1__16_ (net)       2.7460              0.0000     0.5725 f
  core/be/be_calculator/comp_stage_mux/data0_i[144] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5725 f
  core/be/be_calculator/comp_stage_mux/data0_i[144] (net)   2.7460          0.0000     0.5725 f
  core/be/be_calculator/comp_stage_mux/U17/INP (NBUFFX2)          0.0305   -0.0007 &   0.5718 f
  core/be/be_calculator/comp_stage_mux/U17/Z (NBUFFX2)            0.0260    0.0490     0.6208 f
  core/be/be_calculator/comp_stage_mux/data_o[144] (net)     3   6.8593     0.0000     0.6208 f
  core/be/be_calculator/comp_stage_mux/data_o[144] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6208 f
  core/be/be_calculator/comp_stage_n[80] (net)          6.8593              0.0000     0.6208 f
  core/be/be_calculator/comp_stage_reg/data_i[144] (bsg_dff_width_p320_0)   0.0000     0.6208 f
  core/be/be_calculator/comp_stage_reg/data_i[144] (net)   6.8593           0.0000     0.6208 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_144_/D (DFFX1)   0.0260   0.0001 &   0.6209 f
  data arrival time                                                                    0.6209

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                            -0.0049     0.4072
  core/be/be_calculator/comp_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.4072 r
  library hold time                                                         0.0235     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.6209
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1903


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/CLK (DFFX1)   0.1510   0.0000   0.3539 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/Q (DFFX1)   0.0422   0.2087   0.5626 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (net)     2   7.7310   0.0000   0.5626 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5626 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (net)   7.7310            0.0000     0.5626 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (bp_be_scheduler_02_0)    0.0000     0.5626 f
  core/be/be_checker/dispatch_pkt_o[22] (net)           7.7310              0.0000     0.5626 f
  core/be/be_checker/dispatch_pkt_o[22] (bp_be_checker_top_02_0)            0.0000     0.5626 f
  core/be/dispatch_pkt[22] (net)                        7.7310              0.0000     0.5626 f
  core/be/be_calculator/dispatch_pkt_i[22] (bp_be_calculator_top_02_0)      0.0000     0.5626 f
  core/be/be_calculator/dispatch_pkt_i[22] (net)        7.7310              0.0000     0.5626 f
  core/be/be_calculator/reservation_reg/data_i[22] (bsg_dff_width_p295_0)   0.0000     0.5626 f
  core/be/be_calculator/reservation_reg/data_i[22] (net)   7.7310           0.0000     0.5626 f
  core/be/be_calculator/reservation_reg/data_r_reg_22_/D (DFFX1)   0.0422  -0.0032 &   0.5594 f
  data arrival time                                                                    0.5594

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0048     0.3560
  core/be/be_calculator/reservation_reg/data_r_reg_22_/CLK (DFFX1)          0.0000     0.3560 r
  library hold time                                                         0.0131     0.3691
  data required time                                                                   0.3691
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3691
  data arrival time                                                                   -0.5594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1903


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_225_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_308_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/CLK (DFFX1)   0.1733   0.0000   0.3801 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/Q (DFFX1)   0.0848   0.2379     0.6180 f
  core/be/be_calculator/calc_stage_reg/data_o[225] (net)     4  26.6388     0.0000     0.6180 f
  core/be/be_calculator/calc_stage_reg/data_o[225] (bsg_dff_width_p415_0)   0.0000     0.6180 f
  core/be/be_calculator/commit_pkt_o[86] (net)         26.6388              0.0000     0.6180 f
  core/be/be_calculator/calc_stage_reg/data_i[308] (bsg_dff_width_p415_0)   0.0000     0.6180 f
  core/be/be_calculator/calc_stage_reg/data_i[308] (net)  26.6388           0.0000     0.6180 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/D (DFFX1)   0.0848  -0.0070 &   0.6109 f
  data arrival time                                                                    0.6109

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4153     0.4153
  clock reconvergence pessimism                                            -0.0008     0.4145
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/CLK (DFFX1)          0.0000     0.4145 r
  library hold time                                                         0.0055     0.4200
  data required time                                                                   0.4200
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4200
  data arrival time                                                                   -0.6109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1909


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3557     0.3557
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.1554   0.0000   0.3557 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0441   0.2104   0.5661 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2   8.6020   0.0000   0.5661 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5661 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)   8.6020            0.0000     0.5661 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_02_0)    0.0000     0.5661 f
  core/be/be_checker/dispatch_pkt_o[48] (net)           8.6020              0.0000     0.5661 f
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_02_0)            0.0000     0.5661 f
  core/be/dispatch_pkt[48] (net)                        8.6020              0.0000     0.5661 f
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_02_0)      0.0000     0.5661 f
  core/be/be_calculator/dispatch_pkt_i[48] (net)        8.6020              0.0000     0.5661 f
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.5661 f
  core/be/be_calculator/reservation_reg/data_i[48] (net)   8.6020           0.0000     0.5661 f
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0441  -0.0043 &   0.5619 f
  data arrival time                                                                    0.5619

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  clock reconvergence pessimism                                            -0.0049     0.3576
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.3576 r
  library hold time                                                         0.0130     0.3706
  data required time                                                                   0.3706
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3706
  data arrival time                                                                   -0.5619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1913


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/CLK (DFFX1)   0.1510   0.0000   0.3544 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/Q (DFFX1)   0.0443   0.2102   0.5646 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (net)     2   8.6815   0.0000   0.5646 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5646 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (net)   8.6815             0.0000     0.5646 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (bp_be_scheduler_02_0)     0.0000     0.5646 f
  core/be/be_checker/dispatch_pkt_o[6] (net)            8.6815              0.0000     0.5646 f
  core/be/be_checker/dispatch_pkt_o[6] (bp_be_checker_top_02_0)             0.0000     0.5646 f
  core/be/dispatch_pkt[6] (net)                         8.6815              0.0000     0.5646 f
  core/be/be_calculator/dispatch_pkt_i[6] (bp_be_calculator_top_02_0)       0.0000     0.5646 f
  core/be/be_calculator/dispatch_pkt_i[6] (net)         8.6815              0.0000     0.5646 f
  core/be/be_calculator/reservation_reg/data_i[6] (bsg_dff_width_p295_0)    0.0000     0.5646 f
  core/be/be_calculator/reservation_reg/data_i[6] (net)   8.6815            0.0000     0.5646 f
  core/be/be_calculator/reservation_reg/data_r_reg_6_/D (DFFX1)   0.0443   -0.0042 &   0.5604 f
  data arrival time                                                                    0.5604

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  clock reconvergence pessimism                                            -0.0048     0.3563
  core/be/be_calculator/reservation_reg/data_r_reg_6_/CLK (DFFX1)           0.0000     0.3563 r
  library hold time                                                         0.0126     0.3689
  data required time                                                                   0.3689
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3689
  data arrival time                                                                   -0.5604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1914


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_214_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)   0.1667   0.0000   0.3624 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/Q (DFFX1)   0.0819   0.2357     0.5981 f
  core/be/be_calculator/calc_stage_reg/data_o[131] (net)     3  25.4088     0.0000     0.5981 f
  core/be/be_calculator/calc_stage_reg/data_o[131] (bsg_dff_width_p415_0)   0.0000     0.5981 f
  core/be/be_calculator/commit_pkt_o[36] (net)         25.4088              0.0000     0.5981 f
  core/be/be_calculator/calc_stage_reg/data_i[214] (bsg_dff_width_p415_0)   0.0000     0.5981 f
  core/be/be_calculator/calc_stage_reg/data_i[214] (net)  25.4088           0.0000     0.5981 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/D (DFFX1)   0.0819  -0.0152 &   0.5829 f
  data arrival time                                                                    0.5829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3880     0.3880
  clock reconvergence pessimism                                            -0.0033     0.3847
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/CLK (DFFX1)          0.0000     0.3847 r
  library hold time                                                         0.0067     0.3914
  data required time                                                                   0.3914
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3914
  data arrival time                                                                   -0.5829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1916


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/CLK (DFFX1)   0.2439   0.0000   0.4014 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/Q (DFFX1)   0.0412   0.2160   0.6174 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (net)     2   7.4403   0.0000   0.6174 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6174 f
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (net)   7.4403            0.0000     0.6174 f
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (bp_be_scheduler_02_0)    0.0000     0.6174 f
  core/be/be_checker/dispatch_pkt_o[63] (net)           7.4403              0.0000     0.6174 f
  core/be/be_checker/dispatch_pkt_o[63] (bp_be_checker_top_02_0)            0.0000     0.6174 f
  core/be/dispatch_pkt[63] (net)                        7.4403              0.0000     0.6174 f
  core/be/be_calculator/dispatch_pkt_i[63] (bp_be_calculator_top_02_0)      0.0000     0.6174 f
  core/be/be_calculator/dispatch_pkt_i[63] (net)        7.4403              0.0000     0.6174 f
  core/be/be_calculator/reservation_reg/data_i[63] (bsg_dff_width_p295_0)   0.0000     0.6174 f
  core/be/be_calculator/reservation_reg/data_i[63] (net)   7.4403           0.0000     0.6174 f
  core/be/be_calculator/reservation_reg/data_r_reg_63_/D (DFFX1)   0.0412  -0.0007 &   0.6167 f
  data arrival time                                                                    0.6167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4098     0.4098
  clock reconvergence pessimism                                            -0.0049     0.4049
  core/be/be_calculator/reservation_reg/data_r_reg_63_/CLK (DFFX1)          0.0000     0.4049 r
  library hold time                                                         0.0202     0.4251
  data required time                                                                   0.4251
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4251
  data arrival time                                                                   -0.6167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1917


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/CLK (DFFX1)   0.1510   0.0000   0.3539 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/Q (DFFX1)   0.0404   0.2073   0.5613 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (net)     2   6.9588   0.0000   0.5613 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5613 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (net)   6.9588            0.0000     0.5613 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (bp_be_scheduler_02_0)    0.0000     0.5613 f
  core/be/be_checker/dispatch_pkt_o[24] (net)           6.9588              0.0000     0.5613 f
  core/be/be_checker/dispatch_pkt_o[24] (bp_be_checker_top_02_0)            0.0000     0.5613 f
  core/be/dispatch_pkt[24] (net)                        6.9588              0.0000     0.5613 f
  core/be/be_calculator/dispatch_pkt_i[24] (bp_be_calculator_top_02_0)      0.0000     0.5613 f
  core/be/be_calculator/dispatch_pkt_i[24] (net)        6.9588              0.0000     0.5613 f
  core/be/be_calculator/reservation_reg/data_i[24] (bsg_dff_width_p295_0)   0.0000     0.5613 f
  core/be/be_calculator/reservation_reg/data_i[24] (net)   6.9588           0.0000     0.5613 f
  core/be/be_calculator/reservation_reg/data_r_reg_24_/D (DFFX1)   0.0404   0.0001 &   0.5613 f
  data arrival time                                                                    0.5613

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0048     0.3560
  core/be/be_calculator/reservation_reg/data_r_reg_24_/CLK (DFFX1)          0.0000     0.3560 r
  library hold time                                                         0.0136     0.3696
  data required time                                                                   0.3696
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3696
  data arrival time                                                                   -0.5613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1918


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/CLK (DFFX1)   0.1510   0.0000   0.3546 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/Q (DFFX1)   0.0433   0.2095   0.5642 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (net)     2   8.2494   0.0000   0.5642 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5642 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (net)   8.2494            0.0000     0.5642 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (bp_be_scheduler_02_0)    0.0000     0.5642 f
  core/be/be_checker/dispatch_pkt_o[15] (net)           8.2494              0.0000     0.5642 f
  core/be/be_checker/dispatch_pkt_o[15] (bp_be_checker_top_02_0)            0.0000     0.5642 f
  core/be/dispatch_pkt[15] (net)                        8.2494              0.0000     0.5642 f
  core/be/be_calculator/dispatch_pkt_i[15] (bp_be_calculator_top_02_0)      0.0000     0.5642 f
  core/be/be_calculator/dispatch_pkt_i[15] (net)        8.2494              0.0000     0.5642 f
  core/be/be_calculator/reservation_reg/data_i[15] (bsg_dff_width_p295_0)   0.0000     0.5642 f
  core/be/be_calculator/reservation_reg/data_i[15] (net)   8.2494           0.0000     0.5642 f
  core/be/be_calculator/reservation_reg/data_r_reg_15_/D (DFFX1)   0.0433  -0.0038 &   0.5603 f
  data arrival time                                                                    0.5603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  clock reconvergence pessimism                                            -0.0048     0.3556
  core/be/be_calculator/reservation_reg/data_r_reg_15_/CLK (DFFX1)          0.0000     0.3556 r
  library hold time                                                         0.0129     0.3685
  data required time                                                                   0.3685
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3685
  data arrival time                                                                   -0.5603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1919


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3552     0.3552
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/CLK (DFFX1)   0.1515   0.0000   0.3552 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/Q (DFFX1)   0.0401   0.2071   0.5623 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (net)     2   6.8300   0.0000   0.5623 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5623 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (net)   6.8300            0.0000     0.5623 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (bp_be_scheduler_02_0)    0.0000     0.5623 f
  core/be/be_checker/dispatch_pkt_o[27] (net)           6.8300              0.0000     0.5623 f
  core/be/be_checker/dispatch_pkt_o[27] (bp_be_checker_top_02_0)            0.0000     0.5623 f
  core/be/dispatch_pkt[27] (net)                        6.8300              0.0000     0.5623 f
  core/be/be_calculator/dispatch_pkt_i[27] (bp_be_calculator_top_02_0)      0.0000     0.5623 f
  core/be/be_calculator/dispatch_pkt_i[27] (net)        6.8300              0.0000     0.5623 f
  core/be/be_calculator/reservation_reg/data_i[27] (bsg_dff_width_p295_0)   0.0000     0.5623 f
  core/be/be_calculator/reservation_reg/data_i[27] (net)   6.8300           0.0000     0.5623 f
  core/be/be_calculator/reservation_reg/data_r_reg_27_/D (DFFX1)   0.0401   0.0001 &   0.5624 f
  data arrival time                                                                    0.5624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3617     0.3617
  clock reconvergence pessimism                                            -0.0048     0.3569
  core/be/be_calculator/reservation_reg/data_r_reg_27_/CLK (DFFX1)          0.0000     0.3569 r
  library hold time                                                         0.0136     0.3705
  data required time                                                                   0.3705
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3705
  data arrival time                                                                   -0.5624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1919


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3534     0.3534
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/CLK (DFFX1)   0.1509   0.0000   0.3534 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/Q (DFFX1)   0.0406   0.2075   0.5609 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (net)     2   7.0616   0.0000   0.5609 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5609 f
  core/be/be_checker/scheduler/dispatch_pkt_o[2] (net)   7.0616             0.0000     0.5609 f
  core/be/be_checker/scheduler/dispatch_pkt_o[2] (bp_be_scheduler_02_0)     0.0000     0.5609 f
  core/be/be_checker/dispatch_pkt_o[2] (net)            7.0616              0.0000     0.5609 f
  core/be/be_checker/dispatch_pkt_o[2] (bp_be_checker_top_02_0)             0.0000     0.5609 f
  core/be/dispatch_pkt[2] (net)                         7.0616              0.0000     0.5609 f
  core/be/be_calculator/dispatch_pkt_i[2] (bp_be_calculator_top_02_0)       0.0000     0.5609 f
  core/be/be_calculator/dispatch_pkt_i[2] (net)         7.0616              0.0000     0.5609 f
  core/be/be_calculator/reservation_reg/data_i[2] (bsg_dff_width_p295_0)    0.0000     0.5609 f
  core/be/be_calculator/reservation_reg/data_i[2] (net)   7.0616            0.0000     0.5609 f
  core/be/be_calculator/reservation_reg/data_r_reg_2_/D (DFFX1)   0.0406    0.0000 &   0.5609 f
  data arrival time                                                                    0.5609

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3603     0.3603
  clock reconvergence pessimism                                            -0.0048     0.3555
  core/be/be_calculator/reservation_reg/data_r_reg_2_/CLK (DFFX1)           0.0000     0.3555 r
  library hold time                                                         0.0135     0.3690
  data required time                                                                   0.3690
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3690
  data arrival time                                                                   -0.5609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1919


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__44_/CLK (DFFX1)   0.1546   0.0000   0.3544 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__44_/Q (DFFX1)   0.0284   0.1979   0.5523 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__44_ (net)     1   1.7840   0.0000   0.5523 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U84/IN1 (AND2X1)   0.0284   -0.0004 &   0.5519 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U84/Q (AND2X1)     0.0407    0.0593     0.6112 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n178 (net)     1   7.4617    0.0000     0.6112 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__44_/D (DFFX1)   0.0407   0.0002 &   0.6114 f
  data arrival time                                                                    0.6114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4050     0.4050
  clock reconvergence pessimism                                            -0.0049     0.4001
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__44_/CLK (DFFX1)   0.0000   0.4001 r
  library hold time                                                         0.0194     0.4195
  data required time                                                                   0.4195
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4195
  data arrival time                                                                   -0.6114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1919


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/CLK (DFFX1)   0.1515   0.0000   0.3551 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/Q (DFFX1)   0.0402   0.2072   0.5624 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (net)     2   6.8808   0.0000   0.5624 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5624 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (net)   6.8808            0.0000     0.5624 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (bp_be_scheduler_02_0)    0.0000     0.5624 f
  core/be/be_checker/dispatch_pkt_o[25] (net)           6.8808              0.0000     0.5624 f
  core/be/be_checker/dispatch_pkt_o[25] (bp_be_checker_top_02_0)            0.0000     0.5624 f
  core/be/dispatch_pkt[25] (net)                        6.8808              0.0000     0.5624 f
  core/be/be_calculator/dispatch_pkt_i[25] (bp_be_calculator_top_02_0)      0.0000     0.5624 f
  core/be/be_calculator/dispatch_pkt_i[25] (net)        6.8808              0.0000     0.5624 f
  core/be/be_calculator/reservation_reg/data_i[25] (bsg_dff_width_p295_0)   0.0000     0.5624 f
  core/be/be_calculator/reservation_reg/data_i[25] (net)   6.8808           0.0000     0.5624 f
  core/be/be_calculator/reservation_reg/data_r_reg_25_/D (DFFX1)   0.0402   0.0001 &   0.5624 f
  data arrival time                                                                    0.5624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3617     0.3617
  clock reconvergence pessimism                                            -0.0048     0.3569
  core/be/be_calculator/reservation_reg/data_r_reg_25_/CLK (DFFX1)          0.0000     0.3569 r
  library hold time                                                         0.0136     0.3705
  data required time                                                                   0.3705
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3705
  data arrival time                                                                   -0.5624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1919


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3548     0.3548
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/CLK (DFFX1)   0.1516   0.0000   0.3548 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/Q (DFFX1)   0.0429   0.2093   0.5641 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (net)     2   8.0777   0.0000   0.5641 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5641 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (net)   8.0777            0.0000     0.5641 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (bp_be_scheduler_02_0)    0.0000     0.5641 f
  core/be/be_checker/dispatch_pkt_o[17] (net)           8.0777              0.0000     0.5641 f
  core/be/be_checker/dispatch_pkt_o[17] (bp_be_checker_top_02_0)            0.0000     0.5641 f
  core/be/dispatch_pkt[17] (net)                        8.0777              0.0000     0.5641 f
  core/be/be_calculator/dispatch_pkt_i[17] (bp_be_calculator_top_02_0)      0.0000     0.5641 f
  core/be/be_calculator/dispatch_pkt_i[17] (net)        8.0777              0.0000     0.5641 f
  core/be/be_calculator/reservation_reg/data_i[17] (bsg_dff_width_p295_0)   0.0000     0.5641 f
  core/be/be_calculator/reservation_reg/data_i[17] (net)   8.0777           0.0000     0.5641 f
  core/be/be_calculator/reservation_reg/data_r_reg_17_/D (DFFX1)   0.0429  -0.0032 &   0.5609 f
  data arrival time                                                                    0.5609

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  clock reconvergence pessimism                                            -0.0048     0.3556
  core/be/be_calculator/reservation_reg/data_r_reg_17_/CLK (DFFX1)          0.0000     0.3556 r
  library hold time                                                         0.0129     0.3686
  data required time                                                                   0.3686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3686
  data arrival time                                                                   -0.5609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1923


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3553     0.3553
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/CLK (DFFX1)   0.1547   0.0000   0.3553 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/Q (DFFX1)   0.0474   0.2126   0.5679 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (net)     2  10.0854   0.0000   0.5679 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5679 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (net)  10.0854            0.0000     0.5679 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (bp_be_scheduler_02_0)    0.0000     0.5679 f
  core/be/be_checker/dispatch_pkt_o[42] (net)          10.0854              0.0000     0.5679 f
  core/be/be_checker/dispatch_pkt_o[42] (bp_be_checker_top_02_0)            0.0000     0.5679 f
  core/be/dispatch_pkt[42] (net)                       10.0854              0.0000     0.5679 f
  core/be/be_calculator/dispatch_pkt_i[42] (bp_be_calculator_top_02_0)      0.0000     0.5679 f
  core/be/be_calculator/dispatch_pkt_i[42] (net)       10.0854              0.0000     0.5679 f
  core/be/be_calculator/reservation_reg/data_i[42] (bsg_dff_width_p295_0)   0.0000     0.5679 f
  core/be/be_calculator/reservation_reg/data_i[42] (net)  10.0854           0.0000     0.5679 f
  core/be/be_calculator/reservation_reg/data_r_reg_42_/D (DFFX1)   0.0474  -0.0057 &   0.5622 f
  data arrival time                                                                    0.5622

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  clock reconvergence pessimism                                            -0.0049     0.3575
  core/be/be_calculator/reservation_reg/data_r_reg_42_/CLK (DFFX1)          0.0000     0.3575 r
  library hold time                                                         0.0122     0.3697
  data required time                                                                   0.3697
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3697
  data arrival time                                                                   -0.5622
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1925


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.2438   0.0000   0.4005 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0452   0.2187   0.6192 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2   9.1728   0.0000   0.6192 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6192 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)   9.1728            0.0000     0.6192 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_02_0)    0.0000     0.6192 f
  core/be/be_checker/dispatch_pkt_o[56] (net)           9.1728              0.0000     0.6192 f
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_02_0)            0.0000     0.6192 f
  core/be/dispatch_pkt[56] (net)                        9.1728              0.0000     0.6192 f
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_02_0)      0.0000     0.6192 f
  core/be/be_calculator/dispatch_pkt_i[56] (net)        9.1728              0.0000     0.6192 f
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.6192 f
  core/be/be_calculator/reservation_reg/data_i[56] (net)   9.1728           0.0000     0.6192 f
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0452  -0.0018 &   0.6174 f
  data arrival time                                                                    0.6174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  clock reconvergence pessimism                                            -0.0049     0.4055
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.4055 r
  library hold time                                                         0.0193     0.4248
  data required time                                                                   0.4248
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4248
  data arrival time                                                                   -0.6174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1926


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_286_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)   0.1763   0.0000   0.3685 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/Q (DFFX1)   0.0430   0.2115     0.5800 f
  core/be/be_calculator/calc_stage_reg/data_o[203] (net)     3   8.1420     0.0000     0.5800 f
  core/be/be_calculator/calc_stage_reg/data_o[203] (bsg_dff_width_p415_0)   0.0000     0.5800 f
  core/be/be_calculator/commit_pkt_o[25] (net)          8.1420              0.0000     0.5800 f
  core/be/be_calculator/calc_stage_reg/data_i[286] (bsg_dff_width_p415_0)   0.0000     0.5800 f
  core/be/be_calculator/calc_stage_reg/data_i[286] (net)   8.1420           0.0000     0.5800 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_286_/D (DFFX1)   0.0430  -0.0007 &   0.5793 f
  data arrival time                                                                    0.5793

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  clock reconvergence pessimism                                            -0.0048     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_286_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0148     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.5793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1928


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/CLK (DFFX1)   0.2438   0.0000   0.4005 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/Q (DFFX1)   0.0419   0.2165   0.6170 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (net)     2   7.7554   0.0000   0.6170 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6170 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (net)   7.7554            0.0000     0.6170 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (bp_be_scheduler_02_0)    0.0000     0.6170 f
  core/be/be_checker/dispatch_pkt_o[47] (net)           7.7554              0.0000     0.6170 f
  core/be/be_checker/dispatch_pkt_o[47] (bp_be_checker_top_02_0)            0.0000     0.6170 f
  core/be/dispatch_pkt[47] (net)                        7.7554              0.0000     0.6170 f
  core/be/be_calculator/dispatch_pkt_i[47] (bp_be_calculator_top_02_0)      0.0000     0.6170 f
  core/be/be_calculator/dispatch_pkt_i[47] (net)        7.7554              0.0000     0.6170 f
  core/be/be_calculator/reservation_reg/data_i[47] (bsg_dff_width_p295_0)   0.0000     0.6170 f
  core/be/be_calculator/reservation_reg/data_i[47] (net)   7.7554           0.0000     0.6170 f
  core/be/be_calculator/reservation_reg/data_r_reg_47_/D (DFFX1)   0.0419  -0.0005 &   0.6165 f
  data arrival time                                                                    0.6165

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                            -0.0049     0.4036
  core/be/be_calculator/reservation_reg/data_r_reg_47_/CLK (DFFX1)          0.0000     0.4036 r
  library hold time                                                         0.0199     0.4235
  data required time                                                                   0.4235
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4235
  data arrival time                                                                   -0.6165
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1929


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/CLK (DFFX1)   0.2438   0.0000   0.4005 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/Q (DFFX1)   0.0440   0.2179   0.6184 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (net)     2   8.6476   0.0000   0.6184 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6184 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (net)   8.6476            0.0000     0.6184 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (bp_be_scheduler_02_0)    0.0000     0.6184 f
  core/be/be_checker/dispatch_pkt_o[60] (net)           8.6476              0.0000     0.6184 f
  core/be/be_checker/dispatch_pkt_o[60] (bp_be_checker_top_02_0)            0.0000     0.6184 f
  core/be/dispatch_pkt[60] (net)                        8.6476              0.0000     0.6184 f
  core/be/be_calculator/dispatch_pkt_i[60] (bp_be_calculator_top_02_0)      0.0000     0.6184 f
  core/be/be_calculator/dispatch_pkt_i[60] (net)        8.6476              0.0000     0.6184 f
  core/be/be_calculator/reservation_reg/data_i[60] (bsg_dff_width_p295_0)   0.0000     0.6184 f
  core/be/be_calculator/reservation_reg/data_i[60] (net)   8.6476           0.0000     0.6184 f
  core/be/be_calculator/reservation_reg/data_r_reg_60_/D (DFFX1)   0.0440  -0.0011 &   0.6173 f
  data arrival time                                                                    0.6173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4095     0.4095
  clock reconvergence pessimism                                            -0.0049     0.4046
  core/be/be_calculator/reservation_reg/data_r_reg_60_/CLK (DFFX1)          0.0000     0.4046 r
  library hold time                                                         0.0196     0.4242
  data required time                                                                   0.4242
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4242
  data arrival time                                                                   -0.6173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1931


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/CLK (DFFX1)   0.1510   0.0000   0.3545 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/Q (DFFX1)   0.0454   0.2109   0.5654 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (net)     2   9.1492   0.0000   0.5654 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5654 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (net)   9.1492            0.0000     0.5654 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (bp_be_scheduler_02_0)    0.0000     0.5654 f
  core/be/be_checker/dispatch_pkt_o[16] (net)           9.1492              0.0000     0.5654 f
  core/be/be_checker/dispatch_pkt_o[16] (bp_be_checker_top_02_0)            0.0000     0.5654 f
  core/be/dispatch_pkt[16] (net)                        9.1492              0.0000     0.5654 f
  core/be/be_calculator/dispatch_pkt_i[16] (bp_be_calculator_top_02_0)      0.0000     0.5654 f
  core/be/be_calculator/dispatch_pkt_i[16] (net)        9.1492              0.0000     0.5654 f
  core/be/be_calculator/reservation_reg/data_i[16] (bsg_dff_width_p295_0)   0.0000     0.5654 f
  core/be/be_calculator/reservation_reg/data_i[16] (net)   9.1492           0.0000     0.5654 f
  core/be/be_calculator/reservation_reg/data_r_reg_16_/D (DFFX1)   0.0454  -0.0038 &   0.5616 f
  data arrival time                                                                    0.5616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3607     0.3607
  clock reconvergence pessimism                                            -0.0048     0.3559
  core/be/be_calculator/reservation_reg/data_r_reg_16_/CLK (DFFX1)          0.0000     0.3559 r
  library hold time                                                         0.0124     0.3683
  data required time                                                                   0.3683
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3683
  data arrival time                                                                   -0.5616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1932


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3620     0.3620
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1667   0.0000    0.3620 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0403    0.1884     0.5504 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   5.2592      0.0000     0.5504 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.5504 r
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    5.2592              0.0000     0.5504 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.5504 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   5.2592           0.0000     0.5504 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0403   0.0001 &   0.5505 r
  data arrival time                                                                    0.5505

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3880     0.3880
  clock reconvergence pessimism                                            -0.0033     0.3846
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.3846 r
  library hold time                                                        -0.0274     0.3572
  data required time                                                                   0.3572
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3572
  data arrival time                                                                   -0.5505
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1933


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/CLK (DFFX1)   0.1515   0.0000   0.3546 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/Q (DFFX1)   0.0420   0.2086   0.5633 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (net)     2   7.6380   0.0000   0.5633 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5633 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (net)   7.6380             0.0000     0.5633 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (bp_be_scheduler_02_0)     0.0000     0.5633 f
  core/be/be_checker/dispatch_pkt_o[5] (net)            7.6380              0.0000     0.5633 f
  core/be/be_checker/dispatch_pkt_o[5] (bp_be_checker_top_02_0)             0.0000     0.5633 f
  core/be/dispatch_pkt[5] (net)                         7.6380              0.0000     0.5633 f
  core/be/be_calculator/dispatch_pkt_i[5] (bp_be_calculator_top_02_0)       0.0000     0.5633 f
  core/be/be_calculator/dispatch_pkt_i[5] (net)         7.6380              0.0000     0.5633 f
  core/be/be_calculator/reservation_reg/data_i[5] (bsg_dff_width_p295_0)    0.0000     0.5633 f
  core/be/be_calculator/reservation_reg/data_i[5] (net)   7.6380            0.0000     0.5633 f
  core/be/be_calculator/reservation_reg/data_r_reg_5_/D (DFFX1)   0.0420    0.0000 &   0.5633 f
  data arrival time                                                                    0.5633

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3614     0.3614
  clock reconvergence pessimism                                            -0.0048     0.3566
  core/be/be_calculator/reservation_reg/data_r_reg_5_/CLK (DFFX1)           0.0000     0.3566 r
  library hold time                                                         0.0132     0.3698
  data required time                                                                   0.3698
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3698
  data arrival time                                                                   -0.5633
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1935


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/CLK (DFFX1)   0.2010   0.0000     0.3778 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/Q (DFFX1)    0.0448    0.2148     0.5925 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (net)     2   8.9668       0.0000     0.5925 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (bsg_dff_width_p415_0)     0.0000     0.5925 f
  core/be/be_calculator/calc_stage_r_0__irf_w_v_ (net)   8.9668             0.0000     0.5925 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (bsg_dff_width_p415_0)    0.0000     0.5925 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (net)   8.9668            0.0000     0.5925 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/D (DFFX1)   0.0448   -0.0016 &   0.5909 f
  data arrival time                                                                    0.5909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0033     0.3813
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)           0.0000     0.3813 r
  library hold time                                                         0.0162     0.3974
  data required time                                                                   0.3974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3974
  data arrival time                                                                   -0.5909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1935


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/CLK (DFFX1)   0.1515   0.0000   0.3547 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/Q (DFFX1)   0.0440   0.2100   0.5647 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (net)     2   8.5486   0.0000   0.5647 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5647 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (net)   8.5486            0.0000     0.5647 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (bp_be_scheduler_02_0)    0.0000     0.5647 f
  core/be/be_checker/dispatch_pkt_o[20] (net)           8.5486              0.0000     0.5647 f
  core/be/be_checker/dispatch_pkt_o[20] (bp_be_checker_top_02_0)            0.0000     0.5647 f
  core/be/dispatch_pkt[20] (net)                        8.5486              0.0000     0.5647 f
  core/be/be_calculator/dispatch_pkt_i[20] (bp_be_calculator_top_02_0)      0.0000     0.5647 f
  core/be/be_calculator/dispatch_pkt_i[20] (net)        8.5486              0.0000     0.5647 f
  core/be/be_calculator/reservation_reg/data_i[20] (bsg_dff_width_p295_0)   0.0000     0.5647 f
  core/be/be_calculator/reservation_reg/data_i[20] (net)   8.5486           0.0000     0.5647 f
  core/be/be_calculator/reservation_reg/data_r_reg_20_/D (DFFX1)   0.0440  -0.0018 &   0.5629 f
  data arrival time                                                                    0.5629

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0048     0.3561
  core/be/be_calculator/reservation_reg/data_r_reg_20_/CLK (DFFX1)          0.0000     0.3561 r
  library hold time                                                         0.0127     0.3687
  data required time                                                                   0.3687
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3687
  data arrival time                                                                   -0.5629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1941


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/CLK (DFFX1)   0.1510   0.0000   0.3550 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/Q (DFFX1)   0.0478   0.2126   0.5675 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (net)     2  10.2373   0.0000   0.5675 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5675 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (net)  10.2373            0.0000     0.5675 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (bp_be_scheduler_02_0)    0.0000     0.5675 f
  core/be/be_checker/dispatch_pkt_o[14] (net)          10.2373              0.0000     0.5675 f
  core/be/be_checker/dispatch_pkt_o[14] (bp_be_checker_top_02_0)            0.0000     0.5675 f
  core/be/dispatch_pkt[14] (net)                       10.2373              0.0000     0.5675 f
  core/be/be_calculator/dispatch_pkt_i[14] (bp_be_calculator_top_02_0)      0.0000     0.5675 f
  core/be/be_calculator/dispatch_pkt_i[14] (net)       10.2373              0.0000     0.5675 f
  core/be/be_calculator/reservation_reg/data_i[14] (bsg_dff_width_p295_0)   0.0000     0.5675 f
  core/be/be_calculator/reservation_reg/data_i[14] (net)  10.2373           0.0000     0.5675 f
  core/be/be_calculator/reservation_reg/data_r_reg_14_/D (DFFX1)   0.0478  -0.0047 &   0.5628 f
  data arrival time                                                                    0.5628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3616     0.3616
  clock reconvergence pessimism                                            -0.0048     0.3568
  core/be/be_calculator/reservation_reg/data_r_reg_14_/CLK (DFFX1)          0.0000     0.3568 r
  library hold time                                                         0.0118     0.3686
  data required time                                                                   0.3686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3686
  data arrival time                                                                   -0.5628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1942


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/CLK (DFFX1)   0.1514   0.0000   0.3546 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/Q (DFFX1)   0.0431   0.2094   0.5640 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (net)     2   8.1492   0.0000   0.5640 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5640 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (net)   8.1492            0.0000     0.5640 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (bp_be_scheduler_02_0)    0.0000     0.5640 f
  core/be/be_checker/dispatch_pkt_o[19] (net)           8.1492              0.0000     0.5640 f
  core/be/be_checker/dispatch_pkt_o[19] (bp_be_checker_top_02_0)            0.0000     0.5640 f
  core/be/dispatch_pkt[19] (net)                        8.1492              0.0000     0.5640 f
  core/be/be_calculator/dispatch_pkt_i[19] (bp_be_calculator_top_02_0)      0.0000     0.5640 f
  core/be/be_calculator/dispatch_pkt_i[19] (net)        8.1492              0.0000     0.5640 f
  core/be/be_calculator/reservation_reg/data_i[19] (bsg_dff_width_p295_0)   0.0000     0.5640 f
  core/be/be_calculator/reservation_reg/data_i[19] (net)   8.1492           0.0000     0.5640 f
  core/be/be_calculator/reservation_reg/data_r_reg_19_/D (DFFX1)   0.0431  -0.0012 &   0.5628 f
  data arrival time                                                                    0.5628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  clock reconvergence pessimism                                            -0.0048     0.3557
  core/be/be_calculator/reservation_reg/data_r_reg_19_/CLK (DFFX1)          0.0000     0.3557 r
  library hold time                                                         0.0129     0.3686
  data required time                                                                   0.3686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3686
  data arrival time                                                                   -0.5628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1942


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1611   0.0000    0.3712 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0325    0.1828     0.5540 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   2.4328      0.0000     0.5540 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.5540 r
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   2.4328              0.0000     0.5540 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.5540 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   2.4328           0.0000     0.5540 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0325   0.0000 &   0.5540 r
  data arrival time                                                                    0.5540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3881     0.3881
  clock reconvergence pessimism                                            -0.0033     0.3848
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.3848 r
  library hold time                                                        -0.0251     0.3597
  data required time                                                                   0.3597
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3597
  data arrival time                                                                   -0.5540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1943


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3558     0.3558
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/CLK (DFFX1)   0.1554   0.0000   0.3558 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/Q (DFFX1)   0.0442   0.2104   0.5662 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (net)     2   8.6271   0.0000   0.5662 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5662 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (net)   8.6271            0.0000     0.5662 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (bp_be_scheduler_02_0)    0.0000     0.5662 f
  core/be/be_checker/dispatch_pkt_o[58] (net)           8.6271              0.0000     0.5662 f
  core/be/be_checker/dispatch_pkt_o[58] (bp_be_checker_top_02_0)            0.0000     0.5662 f
  core/be/dispatch_pkt[58] (net)                        8.6271              0.0000     0.5662 f
  core/be/be_calculator/dispatch_pkt_i[58] (bp_be_calculator_top_02_0)      0.0000     0.5662 f
  core/be/be_calculator/dispatch_pkt_i[58] (net)        8.6271              0.0000     0.5662 f
  core/be/be_calculator/reservation_reg/data_i[58] (bsg_dff_width_p295_0)   0.0000     0.5662 f
  core/be/be_calculator/reservation_reg/data_i[58] (net)   8.6271           0.0000     0.5662 f
  core/be/be_calculator/reservation_reg/data_r_reg_58_/D (DFFX1)   0.0442  -0.0012 &   0.5650 f
  data arrival time                                                                    0.5650

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  clock reconvergence pessimism                                            -0.0049     0.3576
  core/be/be_calculator/reservation_reg/data_r_reg_58_/CLK (DFFX1)          0.0000     0.3576 r
  library hold time                                                         0.0130     0.3706
  data required time                                                                   0.3706
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3706
  data arrival time                                                                   -0.5650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1944


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_291_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)   0.1763   0.0000   0.3702 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/Q (DFFX1)   0.0428   0.2113     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_o[208] (net)     3   8.0661     0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_o[208] (bsg_dff_width_p415_0)   0.0000     0.5815 f
  core/be/be_calculator/commit_pkt_o[30] (net)          8.0661              0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_i[291] (bsg_dff_width_p415_0)   0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_i[291] (net)   8.0661           0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/D (DFFX1)   0.0428   0.0000 &   0.5816 f
  data arrival time                                                                    0.5816

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  clock reconvergence pessimism                                            -0.0048     0.3724
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/CLK (DFFX1)          0.0000     0.3724 r
  library hold time                                                         0.0148     0.3872
  data required time                                                                   0.3872
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3872
  data arrival time                                                                   -0.5816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1944


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.1548   0.0000   0.3573 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0408   0.2080   0.5653 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2   7.1513   0.0000   0.5653 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5653 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)   7.1513            0.0000     0.5653 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_02_0)    0.0000     0.5653 f
  core/be/be_checker/dispatch_pkt_o[51] (net)           7.1513              0.0000     0.5653 f
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_02_0)            0.0000     0.5653 f
  core/be/dispatch_pkt[51] (net)                        7.1513              0.0000     0.5653 f
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_02_0)      0.0000     0.5653 f
  core/be/be_calculator/dispatch_pkt_i[51] (net)        7.1513              0.0000     0.5653 f
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.5653 f
  core/be/be_calculator/reservation_reg/data_i[51] (net)   7.1513           0.0000     0.5653 f
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0408   0.0000 &   0.5653 f
  data arrival time                                                                    0.5653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3620     0.3620
  clock reconvergence pessimism                                            -0.0049     0.3572
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.3572 r
  library hold time                                                         0.0137     0.3709
  data required time                                                                   0.3709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3709
  data arrival time                                                                   -0.5653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1944


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3201     0.3201
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0724   0.0000   0.3201 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0365   0.1746     0.4946 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.8635     0.0000     0.4946 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4946 r
  core/be/be_calculator/wb_pkt_o[59] (net)              3.8635              0.0000     0.4946 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4946 r
  core/be/wb_pkt[59] (net)                              3.8635              0.0000     0.4946 r
  core/be/icc_place96/INP (NBUFFX8)                               0.0365   -0.0005 &   0.4941 r
  core/be/icc_place96/Z (NBUFFX8)                                 0.0462    0.0771 @   0.5713 r
  core/be/n159 (net)                            5      32.1892              0.0000     0.5713 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5713 r
  core/be/be_checker/wb_pkt_i[59] (net)                32.1892              0.0000     0.5713 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5713 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      32.1892              0.0000     0.5713 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5713 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  32.1892     0.0000     0.5713 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5713 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  32.1892   0.0000     0.5713 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0334  -0.0040 @   0.5673 r d 
  data arrival time                                                                    0.5673

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5673
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1945


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.1547   0.0000   0.3554 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0468   0.2122   0.5676 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2   9.8148   0.0000   0.5676 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5676 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)   9.8148            0.0000     0.5676 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.5676 f
  core/be/be_checker/dispatch_pkt_o[50] (net)           9.8148              0.0000     0.5676 f
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.5676 f
  core/be/dispatch_pkt[50] (net)                        9.8148              0.0000     0.5676 f
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.5676 f
  core/be/be_calculator/dispatch_pkt_i[50] (net)        9.8148              0.0000     0.5676 f
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.5676 f
  core/be/be_calculator/reservation_reg/data_i[50] (net)   9.8148           0.0000     0.5676 f
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0468  -0.0018 &   0.5657 f
  data arrival time                                                                    0.5657

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3638     0.3638
  clock reconvergence pessimism                                            -0.0049     0.3589
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.3589 r
  library hold time                                                         0.0123     0.3712
  data required time                                                                   0.3712
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3712
  data arrival time                                                                   -0.5657
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1945


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4020     0.4020
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/CLK (DFFX1)   0.2448   0.0000   0.4020 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/Q (DFFX1)   0.0442   0.2181   0.6201 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (net)     2   8.7546   0.0000   0.6201 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6201 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (net)   8.7546            0.0000     0.6201 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (bp_be_scheduler_02_0)    0.0000     0.6201 f
  core/be/be_checker/dispatch_pkt_o[62] (net)           8.7546              0.0000     0.6201 f
  core/be/be_checker/dispatch_pkt_o[62] (bp_be_checker_top_02_0)            0.0000     0.6201 f
  core/be/dispatch_pkt[62] (net)                        8.7546              0.0000     0.6201 f
  core/be/be_calculator/dispatch_pkt_i[62] (bp_be_calculator_top_02_0)      0.0000     0.6201 f
  core/be/be_calculator/dispatch_pkt_i[62] (net)        8.7546              0.0000     0.6201 f
  core/be/be_calculator/reservation_reg/data_i[62] (bsg_dff_width_p295_0)   0.0000     0.6201 f
  core/be/be_calculator/reservation_reg/data_i[62] (net)   8.7546           0.0000     0.6201 f
  core/be/be_calculator/reservation_reg/data_r_reg_62_/D (DFFX1)   0.0442  -0.0009 &   0.6192 f
  data arrival time                                                                    0.6192

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4098     0.4098
  clock reconvergence pessimism                                            -0.0049     0.4049
  core/be/be_calculator/reservation_reg/data_r_reg_62_/CLK (DFFX1)          0.0000     0.4049 r
  library hold time                                                         0.0195     0.4244
  data required time                                                                   0.4244
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4244
  data arrival time                                                                   -0.6192
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1948


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3201     0.3201
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0724   0.0000   0.3201 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0365   0.1746     0.4946 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.8635     0.0000     0.4946 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4946 r
  core/be/be_calculator/wb_pkt_o[59] (net)              3.8635              0.0000     0.4946 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4946 r
  core/be/wb_pkt[59] (net)                              3.8635              0.0000     0.4946 r
  core/be/icc_place96/INP (NBUFFX8)                               0.0365   -0.0005 &   0.4941 r
  core/be/icc_place96/Z (NBUFFX8)                                 0.0462    0.0771 @   0.5713 r
  core/be/n159 (net)                            5      32.1892              0.0000     0.5713 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5713 r
  core/be/be_checker/wb_pkt_i[59] (net)                32.1892              0.0000     0.5713 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5713 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      32.1892              0.0000     0.5713 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5713 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  32.1892     0.0000     0.5713 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5713 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  32.1892   0.0000     0.5713 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0334  -0.0047 @   0.5665 r d 
  data arrival time                                                                    0.5665

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5665
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1949


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3744     0.3744
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/CLK (DFFX1)   0.1811   0.0000   0.3744 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/Q (DFFX1)   0.0438   0.2124   0.5867 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (net)     2   8.4975   0.0000   0.5867 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5867 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (net)   8.4975            0.0000     0.5867 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (bp_be_scheduler_02_0)    0.0000     0.5867 f
  core/be/be_checker/dispatch_pkt_o[38] (net)           8.4975              0.0000     0.5867 f
  core/be/be_checker/dispatch_pkt_o[38] (bp_be_checker_top_02_0)            0.0000     0.5867 f
  core/be/dispatch_pkt[38] (net)                        8.4975              0.0000     0.5867 f
  core/be/be_calculator/dispatch_pkt_i[38] (bp_be_calculator_top_02_0)      0.0000     0.5867 f
  core/be/be_calculator/dispatch_pkt_i[38] (net)        8.4975              0.0000     0.5867 f
  core/be/be_calculator/reservation_reg/data_i[38] (bsg_dff_width_p295_0)   0.0000     0.5867 f
  core/be/be_calculator/reservation_reg/data_i[38] (net)   8.4975           0.0000     0.5867 f
  core/be/be_calculator/reservation_reg/data_r_reg_38_/D (DFFX1)   0.0438   0.0000 &   0.5868 f
  data arrival time                                                                    0.5868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3818     0.3818
  clock reconvergence pessimism                                            -0.0049     0.3769
  core/be/be_calculator/reservation_reg/data_r_reg_38_/CLK (DFFX1)          0.0000     0.3769 r
  library hold time                                                         0.0149     0.3919
  data required time                                                                   0.3919
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3919
  data arrival time                                                                   -0.5868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1949


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.1548   0.0000   0.3576 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0435   0.2100   0.5676 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2   8.3508   0.0000   0.5676 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5676 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)   8.3508            0.0000     0.5676 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_02_0)    0.0000     0.5676 f
  core/be/be_checker/dispatch_pkt_o[54] (net)           8.3508              0.0000     0.5676 f
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_02_0)            0.0000     0.5676 f
  core/be/dispatch_pkt[54] (net)                        8.3508              0.0000     0.5676 f
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_02_0)      0.0000     0.5676 f
  core/be/be_calculator/dispatch_pkt_i[54] (net)        8.3508              0.0000     0.5676 f
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.5676 f
  core/be/be_calculator/reservation_reg/data_i[54] (net)   8.3508           0.0000     0.5676 f
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0435  -0.0008 &   0.5668 f
  data arrival time                                                                    0.5668

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3636     0.3636
  clock reconvergence pessimism                                            -0.0049     0.3588
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.3588 r
  library hold time                                                         0.0131     0.3718
  data required time                                                                   0.3718
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3718
  data arrival time                                                                   -0.5668
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1949


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_285_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)   0.1763   0.0000   0.3643 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/Q (DFFX1)   0.0467   0.2140     0.5782 f
  core/be/be_calculator/calc_stage_reg/data_o[202] (net)     3   9.7867     0.0000     0.5782 f
  core/be/be_calculator/calc_stage_reg/data_o[202] (bsg_dff_width_p415_0)   0.0000     0.5782 f
  core/be/be_calculator/commit_pkt_o[24] (net)          9.7867              0.0000     0.5782 f
  core/be/be_calculator/calc_stage_reg/data_i[285] (bsg_dff_width_p415_0)   0.0000     0.5782 f
  core/be/be_calculator/calc_stage_reg/data_i[285] (net)   9.7867           0.0000     0.5782 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/D (DFFX1)   0.0467  -0.0022 &   0.5760 f
  data arrival time                                                                    0.5760

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  clock reconvergence pessimism                                            -0.0048     0.3671
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/CLK (DFFX1)          0.0000     0.3671 r
  library hold time                                                         0.0139     0.3810
  data required time                                                                   0.3810
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3810
  data arrival time                                                                   -0.5760
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1950


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  core/be/be_calculator/comp_stage_reg/data_r_reg_85_/CLK (DFFX1)   0.1811   0.0000    0.3706 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_85_/Q (DFFX1)   0.0345    0.2052     0.5757 f
  core/be/be_calculator/comp_stage_reg/data_o[85] (net)     1   4.4660      0.0000     0.5757 f
  core/be/be_calculator/comp_stage_reg/data_o[85] (bsg_dff_width_p320_0)    0.0000     0.5757 f
  core/be/be_calculator/comp_stage_r_1__21_ (net)       4.4660              0.0000     0.5757 f
  core/be/be_calculator/comp_stage_mux/data0_i[149] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5757 f
  core/be/be_calculator/comp_stage_mux/data0_i[149] (net)   4.4660          0.0000     0.5757 f
  core/be/be_calculator/comp_stage_mux/U22/INP (NBUFFX2)          0.0345   -0.0006 &   0.5751 f
  core/be/be_calculator/comp_stage_mux/U22/Z (NBUFFX2)            0.0268    0.0505     0.6256 f
  core/be/be_calculator/comp_stage_mux/data_o[149] (net)     3   7.3724     0.0000     0.6256 f
  core/be/be_calculator/comp_stage_mux/data_o[149] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6256 f
  core/be/be_calculator/comp_stage_n[85] (net)          7.3724              0.0000     0.6256 f
  core/be/be_calculator/comp_stage_reg/data_i[149] (bsg_dff_width_p320_0)   0.0000     0.6256 f
  core/be/be_calculator/comp_stage_reg/data_i[149] (net)   7.3724           0.0000     0.6256 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_149_/D (DFFX1)   0.0268   0.0000 &   0.6257 f
  data arrival time                                                                    0.6257

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4119     0.4119
  clock reconvergence pessimism                                            -0.0049     0.4071
  core/be/be_calculator/comp_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.4071 r
  library hold time                                                         0.0233     0.4303
  data required time                                                                   0.4303
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4303
  data arrival time                                                                   -0.6257
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1953


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/CLK (DFFX1)   0.1510   0.0000   0.3550 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/Q (DFFX1)   0.0490   0.2134   0.5683 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (net)     2  10.7694   0.0000   0.5683 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5683 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (net)  10.7694            0.0000     0.5683 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (bp_be_scheduler_02_0)    0.0000     0.5683 f
  core/be/be_checker/dispatch_pkt_o[13] (net)          10.7694              0.0000     0.5683 f
  core/be/be_checker/dispatch_pkt_o[13] (bp_be_checker_top_02_0)            0.0000     0.5683 f
  core/be/dispatch_pkt[13] (net)                       10.7694              0.0000     0.5683 f
  core/be/be_calculator/dispatch_pkt_i[13] (bp_be_calculator_top_02_0)      0.0000     0.5683 f
  core/be/be_calculator/dispatch_pkt_i[13] (net)       10.7694              0.0000     0.5683 f
  core/be/be_calculator/reservation_reg/data_i[13] (bsg_dff_width_p295_0)   0.0000     0.5683 f
  core/be/be_calculator/reservation_reg/data_i[13] (net)  10.7694           0.0000     0.5683 f
  core/be/be_calculator/reservation_reg/data_r_reg_13_/D (DFFX1)   0.0490  -0.0046 &   0.5637 f
  data arrival time                                                                    0.5637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3615     0.3615
  clock reconvergence pessimism                                            -0.0048     0.3568
  core/be/be_calculator/reservation_reg/data_r_reg_13_/CLK (DFFX1)          0.0000     0.3568 r
  library hold time                                                         0.0115     0.3683
  data required time                                                                   0.3683
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3683
  data arrival time                                                                   -0.5637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1954


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/CLK (DFFX1)   0.2445   0.0000   0.4028 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/Q (DFFX1)   0.0459   0.2192   0.6220 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (net)     2   9.5139   0.0000   0.6220 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6220 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (net)   9.5139            0.0000     0.6220 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (bp_be_scheduler_02_0)    0.0000     0.6220 f
  core/be/be_checker/dispatch_pkt_o[61] (net)           9.5139              0.0000     0.6220 f
  core/be/be_checker/dispatch_pkt_o[61] (bp_be_checker_top_02_0)            0.0000     0.6220 f
  core/be/dispatch_pkt[61] (net)                        9.5139              0.0000     0.6220 f
  core/be/be_calculator/dispatch_pkt_i[61] (bp_be_calculator_top_02_0)      0.0000     0.6220 f
  core/be/be_calculator/dispatch_pkt_i[61] (net)        9.5139              0.0000     0.6220 f
  core/be/be_calculator/reservation_reg/data_i[61] (bsg_dff_width_p295_0)   0.0000     0.6220 f
  core/be/be_calculator/reservation_reg/data_i[61] (net)   9.5139           0.0000     0.6220 f
  core/be/be_calculator/reservation_reg/data_r_reg_61_/D (DFFX1)   0.0459  -0.0022 &   0.6198 f
  data arrival time                                                                    0.6198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4101     0.4101
  clock reconvergence pessimism                                            -0.0049     0.4052
  core/be/be_calculator/reservation_reg/data_r_reg_61_/CLK (DFFX1)          0.0000     0.4052 r
  library hold time                                                         0.0191     0.4243
  data required time                                                                   0.4243
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4243
  data arrival time                                                                   -0.6198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3555     0.3555
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/CLK (DFFX1)   0.1510   0.0000   0.3555 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/Q (DFFX1)   0.0443   0.2102   0.5657 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (net)     2   8.6987   0.0000   0.5657 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5657 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (net)   8.6987            0.0000     0.5657 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (bp_be_scheduler_02_0)    0.0000     0.5657 f
  core/be/be_checker/dispatch_pkt_o[29] (net)           8.6987              0.0000     0.5657 f
  core/be/be_checker/dispatch_pkt_o[29] (bp_be_checker_top_02_0)            0.0000     0.5657 f
  core/be/dispatch_pkt[29] (net)                        8.6987              0.0000     0.5657 f
  core/be/be_calculator/dispatch_pkt_i[29] (bp_be_calculator_top_02_0)      0.0000     0.5657 f
  core/be/be_calculator/dispatch_pkt_i[29] (net)        8.6987              0.0000     0.5657 f
  core/be/be_calculator/reservation_reg/data_i[29] (bsg_dff_width_p295_0)   0.0000     0.5657 f
  core/be/be_calculator/reservation_reg/data_i[29] (net)   8.6987           0.0000     0.5657 f
  core/be/be_calculator/reservation_reg/data_r_reg_29_/D (DFFX1)   0.0443  -0.0006 &   0.5651 f
  data arrival time                                                                    0.5651

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3617     0.3617
  clock reconvergence pessimism                                            -0.0048     0.3570
  core/be/be_calculator/reservation_reg/data_r_reg_29_/CLK (DFFX1)          0.0000     0.3570 r
  library hold time                                                         0.0126     0.3696
  data required time                                                                   0.3696
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3696
  data arrival time                                                                   -0.5651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/CLK (DFFX1)   0.1510   0.0000   0.3549 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/Q (DFFX1)   0.0439   0.2099   0.5648 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (net)     3   8.4991   0.0000   0.5648 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5648 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (net)   8.4991           0.0000     0.5648 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (bp_be_scheduler_02_0)   0.0000     0.5648 f
  core/be/be_checker/dispatch_pkt_o[232] (net)          8.4991              0.0000     0.5648 f
  core/be/be_checker/dispatch_pkt_o[232] (bp_be_checker_top_02_0)           0.0000     0.5648 f
  core/be/dispatch_pkt[228] (net)                       8.4991              0.0000     0.5648 f
  core/be/be_calculator/dispatch_pkt_i[232] (bp_be_calculator_top_02_0)     0.0000     0.5648 f
  core/be/be_calculator/dispatch_pkt_i[232] (net)       8.4991              0.0000     0.5648 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (bsg_dff_width_p415_0)    0.0000     0.5648 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (net)   8.4991            0.0000     0.5648 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/D (DFFX1)   0.0439    0.0001 &   0.5649 f
  data arrival time                                                                    0.5649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3615     0.3615
  clock reconvergence pessimism                                            -0.0048     0.3567
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/CLK (DFFX1)           0.0000     0.3567 r
  library hold time                                                         0.0127     0.3694
  data required time                                                                   0.3694
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3694
  data arrival time                                                                   -0.5649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.1548   0.0000   0.3575 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0434   0.2099   0.5674 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2   8.2876   0.0000   0.5674 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5674 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)   8.2876            0.0000     0.5674 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_02_0)    0.0000     0.5674 f
  core/be/be_checker/dispatch_pkt_o[53] (net)           8.2876              0.0000     0.5674 f
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_02_0)            0.0000     0.5674 f
  core/be/dispatch_pkt[53] (net)                        8.2876              0.0000     0.5674 f
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_02_0)      0.0000     0.5674 f
  core/be/be_calculator/dispatch_pkt_i[53] (net)        8.2876              0.0000     0.5674 f
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.5674 f
  core/be/be_calculator/reservation_reg/data_i[53] (net)   8.2876           0.0000     0.5674 f
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0434   0.0000 &   0.5674 f
  data arrival time                                                                    0.5674

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3636     0.3636
  clock reconvergence pessimism                                            -0.0049     0.3588
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.3588 r
  library hold time                                                         0.0131     0.3719
  data required time                                                                   0.3719
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3719
  data arrival time                                                                   -0.5674
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1956


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  core/be/be_calculator/comp_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1811   0.0000   0.3678 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0295   0.2011     0.5689 f
  core/be/be_calculator/comp_stage_reg/data_o[100] (net)     1   2.3002     0.0000     0.5689 f
  core/be/be_calculator/comp_stage_reg/data_o[100] (bsg_dff_width_p320_0)   0.0000     0.5689 f
  core/be/be_calculator/comp_stage_r_1__36_ (net)       2.3002              0.0000     0.5689 f
  core/be/be_calculator/comp_stage_mux/data0_i[164] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5689 f
  core/be/be_calculator/comp_stage_mux/data0_i[164] (net)   2.3002          0.0000     0.5689 f
  core/be/be_calculator/comp_stage_mux/U37/INP (NBUFFX2)          0.0295    0.0000 &   0.5689 f
  core/be/be_calculator/comp_stage_mux/U37/Z (NBUFFX2)            0.0268    0.0494     0.6183 f
  core/be/be_calculator/comp_stage_mux/data_o[164] (net)     3   7.4997     0.0000     0.6183 f
  core/be/be_calculator/comp_stage_mux/data_o[164] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6183 f
  core/be/be_calculator/comp_stage_n[100] (net)         7.4997              0.0000     0.6183 f
  core/be/be_calculator/comp_stage_reg/data_i[164] (bsg_dff_width_p320_0)   0.0000     0.6183 f
  core/be/be_calculator/comp_stage_reg/data_i[164] (net)   7.4997           0.0000     0.6183 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_164_/D (DFFX1)   0.0268   0.0001 &   0.6184 f
  data arrival time                                                                    0.6184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  clock reconvergence pessimism                                            -0.0049     0.4003
  core/be/be_calculator/comp_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.4003 r
  library hold time                                                         0.0225     0.4228
  data required time                                                                   0.4228
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4228
  data arrival time                                                                   -0.6184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1956


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3196     0.3196
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0724   0.0000   0.3196 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0365   0.1745     0.4941 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.8458     0.0000     0.4941 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4941 r
  core/be/be_calculator/wb_pkt_o[48] (net)              3.8458              0.0000     0.4941 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4941 r
  core/be/wb_pkt[48] (net)                              3.8458              0.0000     0.4941 r
  core/be/icc_place78/INP (NBUFFX8)                               0.0365    0.0000 &   0.4941 r
  core/be/icc_place78/Z (NBUFFX8)                                 0.0440    0.0761 @   0.5703 r
  core/be/n107 (net)                            5      27.7248              0.0000     0.5703 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5703 r
  core/be/be_checker/wb_pkt_i[48] (net)                27.7248              0.0000     0.5703 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5703 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      27.7248              0.0000     0.5703 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5703 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  27.7248     0.0000     0.5703 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5703 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  27.7248   0.0000     0.5703 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0318  -0.0018 @   0.5685 r d 
  data arrival time                                                                    0.5685

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5685
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1957


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/CLK (DFFX1)   0.1510   0.0000   0.3544 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/Q (DFFX1)   0.0447   0.2104   0.5648 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (net)     2   8.8379   0.0000   0.5648 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5648 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (net)   8.8379             0.0000     0.5648 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (bp_be_scheduler_02_0)     0.0000     0.5648 f
  core/be/be_checker/dispatch_pkt_o[8] (net)            8.8379              0.0000     0.5648 f
  core/be/be_checker/dispatch_pkt_o[8] (bp_be_checker_top_02_0)             0.0000     0.5648 f
  core/be/dispatch_pkt[8] (net)                         8.8379              0.0000     0.5648 f
  core/be/be_calculator/dispatch_pkt_i[8] (bp_be_calculator_top_02_0)       0.0000     0.5648 f
  core/be/be_calculator/dispatch_pkt_i[8] (net)         8.8379              0.0000     0.5648 f
  core/be/be_calculator/reservation_reg/data_i[8] (bsg_dff_width_p295_0)    0.0000     0.5648 f
  core/be/be_calculator/reservation_reg/data_i[8] (net)   8.8379            0.0000     0.5648 f
  core/be/be_calculator/reservation_reg/data_r_reg_8_/D (DFFX1)   0.0447    0.0001 &   0.5649 f
  data arrival time                                                                    0.5649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3614     0.3614
  clock reconvergence pessimism                                            -0.0048     0.3566
  core/be/be_calculator/reservation_reg/data_r_reg_8_/CLK (DFFX1)           0.0000     0.3566 r
  library hold time                                                         0.0125     0.3692
  data required time                                                                   0.3692
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3692
  data arrival time                                                                   -0.5649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1957


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/CLK (DFFX1)   0.1510   0.0000   0.3554 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/Q (DFFX1)   0.0449   0.2106   0.5660 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (net)     2   8.9379   0.0000   0.5660 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5660 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (net)   8.9379            0.0000     0.5660 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (bp_be_scheduler_02_0)    0.0000     0.5660 f
  core/be/be_checker/dispatch_pkt_o[30] (net)           8.9379              0.0000     0.5660 f
  core/be/be_checker/dispatch_pkt_o[30] (bp_be_checker_top_02_0)            0.0000     0.5660 f
  core/be/dispatch_pkt[30] (net)                        8.9379              0.0000     0.5660 f
  core/be/be_calculator/dispatch_pkt_i[30] (bp_be_calculator_top_02_0)      0.0000     0.5660 f
  core/be/be_calculator/dispatch_pkt_i[30] (net)        8.9379              0.0000     0.5660 f
  core/be/be_calculator/reservation_reg/data_i[30] (bsg_dff_width_p295_0)   0.0000     0.5660 f
  core/be/be_calculator/reservation_reg/data_i[30] (net)   8.9379           0.0000     0.5660 f
  core/be/be_calculator/reservation_reg/data_r_reg_30_/D (DFFX1)   0.0449  -0.0007 &   0.5653 f
  data arrival time                                                                    0.5653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3618     0.3618
  clock reconvergence pessimism                                            -0.0048     0.3570
  core/be/be_calculator/reservation_reg/data_r_reg_30_/CLK (DFFX1)          0.0000     0.3570 r
  library hold time                                                         0.0125     0.3695
  data required time                                                                   0.3695
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3695
  data arrival time                                                                   -0.5653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1958


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_292_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)   0.1763   0.0000   0.3700 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/Q (DFFX1)   0.0439   0.2120     0.5821 f
  core/be/be_calculator/calc_stage_reg/data_o[209] (net)     3   8.5252     0.0000     0.5821 f
  core/be/be_calculator/calc_stage_reg/data_o[209] (bsg_dff_width_p415_0)   0.0000     0.5821 f
  core/be/be_calculator/commit_pkt_o[31] (net)          8.5252              0.0000     0.5821 f
  core/be/be_calculator/calc_stage_reg/data_i[292] (bsg_dff_width_p415_0)   0.0000     0.5821 f
  core/be/be_calculator/calc_stage_reg/data_i[292] (net)   8.5252           0.0000     0.5821 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_292_/D (DFFX1)   0.0439   0.0001 &   0.5822 f
  data arrival time                                                                    0.5822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  clock reconvergence pessimism                                            -0.0048     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_292_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0146     0.3863
  data required time                                                                   0.3863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3863
  data arrival time                                                                   -0.5822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1958


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/CLK (DFFX1)   0.1510   0.0000   0.3554 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/Q (DFFX1)   0.0442   0.2101   0.5655 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (net)     2   8.6182   0.0000   0.5655 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5655 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (net)   8.6182            0.0000     0.5655 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (bp_be_scheduler_02_0)    0.0000     0.5655 f
  core/be/be_checker/dispatch_pkt_o[26] (net)           8.6182              0.0000     0.5655 f
  core/be/be_checker/dispatch_pkt_o[26] (bp_be_checker_top_02_0)            0.0000     0.5655 f
  core/be/dispatch_pkt[26] (net)                        8.6182              0.0000     0.5655 f
  core/be/be_calculator/dispatch_pkt_i[26] (bp_be_calculator_top_02_0)      0.0000     0.5655 f
  core/be/be_calculator/dispatch_pkt_i[26] (net)        8.6182              0.0000     0.5655 f
  core/be/be_calculator/reservation_reg/data_i[26] (bsg_dff_width_p295_0)   0.0000     0.5655 f
  core/be/be_calculator/reservation_reg/data_i[26] (net)   8.6182           0.0000     0.5655 f
  core/be/be_calculator/reservation_reg/data_r_reg_26_/D (DFFX1)   0.0442   0.0001 &   0.5656 f
  data arrival time                                                                    0.5656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3617     0.3617
  clock reconvergence pessimism                                            -0.0048     0.3569
  core/be/be_calculator/reservation_reg/data_r_reg_26_/CLK (DFFX1)          0.0000     0.3569 r
  library hold time                                                         0.0127     0.3696
  data required time                                                                   0.3696
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3696
  data arrival time                                                                   -0.5656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1960


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_287_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3671     0.3671
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)   0.1763   0.0000   0.3671 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/Q (DFFX1)   0.0446   0.2126     0.5796 f
  core/be/be_calculator/calc_stage_reg/data_o[204] (net)     3   8.8602     0.0000     0.5796 f
  core/be/be_calculator/calc_stage_reg/data_o[204] (bsg_dff_width_p415_0)   0.0000     0.5796 f
  core/be/be_calculator/commit_pkt_o[26] (net)          8.8602              0.0000     0.5796 f
  core/be/be_calculator/calc_stage_reg/data_i[287] (bsg_dff_width_p415_0)   0.0000     0.5796 f
  core/be/be_calculator/calc_stage_reg/data_i[287] (net)   8.8602           0.0000     0.5796 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/D (DFFX1)   0.0446   0.0000 &   0.5797 f
  data arrival time                                                                    0.5797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3740     0.3740
  clock reconvergence pessimism                                            -0.0048     0.3692
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/CLK (DFFX1)          0.0000     0.3692 r
  library hold time                                                         0.0144     0.3836
  data required time                                                                   0.3836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3836
  data arrival time                                                                   -0.5797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1961


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/CLK (DFFX1)   0.1548   0.0000   0.3569 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/Q (DFFX1)   0.0451   0.2111   0.5679 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (net)     2   9.0568   0.0000   0.5679 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5679 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (net)   9.0568            0.0000     0.5679 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (bp_be_scheduler_02_0)    0.0000     0.5679 f
  core/be/be_checker/dispatch_pkt_o[44] (net)           9.0568              0.0000     0.5679 f
  core/be/be_checker/dispatch_pkt_o[44] (bp_be_checker_top_02_0)            0.0000     0.5679 f
  core/be/dispatch_pkt[44] (net)                        9.0568              0.0000     0.5679 f
  core/be/be_calculator/dispatch_pkt_i[44] (bp_be_calculator_top_02_0)      0.0000     0.5679 f
  core/be/be_calculator/dispatch_pkt_i[44] (net)        9.0568              0.0000     0.5679 f
  core/be/be_calculator/reservation_reg/data_i[44] (bsg_dff_width_p295_0)   0.0000     0.5679 f
  core/be/be_calculator/reservation_reg/data_i[44] (net)   9.0568           0.0000     0.5679 f
  core/be/be_calculator/reservation_reg/data_r_reg_44_/D (DFFX1)   0.0451  -0.0006 &   0.5673 f
  data arrival time                                                                    0.5673

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3633     0.3633
  clock reconvergence pessimism                                            -0.0049     0.3584
  core/be/be_calculator/reservation_reg/data_r_reg_44_/CLK (DFFX1)          0.0000     0.3584 r
  library hold time                                                         0.0127     0.3712
  data required time                                                                   0.3712
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3712
  data arrival time                                                                   -0.5673
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1962


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3553     0.3553
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/CLK (DFFX1)   0.1547   0.0000   0.3553 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/Q (DFFX1)   0.0447   0.2107   0.5661 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (net)     2   8.8425   0.0000   0.5661 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5661 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (net)   8.8425            0.0000     0.5661 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (bp_be_scheduler_02_0)    0.0000     0.5661 f
  core/be/be_checker/dispatch_pkt_o[46] (net)           8.8425              0.0000     0.5661 f
  core/be/be_checker/dispatch_pkt_o[46] (bp_be_checker_top_02_0)            0.0000     0.5661 f
  core/be/dispatch_pkt[46] (net)                        8.8425              0.0000     0.5661 f
  core/be/be_calculator/dispatch_pkt_i[46] (bp_be_calculator_top_02_0)      0.0000     0.5661 f
  core/be/be_calculator/dispatch_pkt_i[46] (net)        8.8425              0.0000     0.5661 f
  core/be/be_calculator/reservation_reg/data_i[46] (bsg_dff_width_p295_0)   0.0000     0.5661 f
  core/be/be_calculator/reservation_reg/data_i[46] (net)   8.8425           0.0000     0.5661 f
  core/be/be_calculator/reservation_reg/data_r_reg_46_/D (DFFX1)   0.0447   0.0000 &   0.5661 f
  data arrival time                                                                    0.5661

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3618     0.3618
  clock reconvergence pessimism                                            -0.0049     0.3570
  core/be/be_calculator/reservation_reg/data_r_reg_46_/CLK (DFFX1)          0.0000     0.3570 r
  library hold time                                                         0.0128     0.3698
  data required time                                                                   0.3698
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3698
  data arrival time                                                                   -0.5661
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1963


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)   0.1619   0.0000    0.3704 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/Q (DFFX1)   0.0463    0.2125     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (net)     2   9.5893      0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (bsg_dff_width_p415_0)    0.0000     0.5829 f
  core/be/be_calculator/calc_status_o[25] (net)         9.5893              0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (bsg_dff_width_p415_0)   0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (net)   9.5893           0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/D (DFFX1)   0.0463  -0.0011 &   0.5818 f
  data arrival time                                                                    0.5818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0050     0.3725
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)          0.0000     0.3725 r
  library hold time                                                         0.0129     0.3854
  data required time                                                                   0.3854
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3854
  data arrival time                                                                   -0.5818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1964


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4004     0.4004
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/CLK (DFFX1)   0.2438   0.0000   0.4004 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/Q (DFFX1)   0.0466   0.2196   0.6201 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (net)     2   9.7974   0.0000   0.6201 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6201 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (net)   9.7974            0.0000     0.6201 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (bp_be_scheduler_02_0)    0.0000     0.6201 f
  core/be/be_checker/dispatch_pkt_o[41] (net)           9.7974              0.0000     0.6201 f
  core/be/be_checker/dispatch_pkt_o[41] (bp_be_checker_top_02_0)            0.0000     0.6201 f
  core/be/dispatch_pkt[41] (net)                        9.7974              0.0000     0.6201 f
  core/be/be_calculator/dispatch_pkt_i[41] (bp_be_calculator_top_02_0)      0.0000     0.6201 f
  core/be/be_calculator/dispatch_pkt_i[41] (net)        9.7974              0.0000     0.6201 f
  core/be/be_calculator/reservation_reg/data_i[41] (bsg_dff_width_p295_0)   0.0000     0.6201 f
  core/be/be_calculator/reservation_reg/data_i[41] (net)   9.7974           0.0000     0.6201 f
  core/be/be_calculator/reservation_reg/data_r_reg_41_/D (DFFX1)   0.0466  -0.0013 &   0.6187 f
  data arrival time                                                                    0.6187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                            -0.0049     0.4034
  core/be/be_calculator/reservation_reg/data_r_reg_41_/CLK (DFFX1)          0.0000     0.4034 r
  library hold time                                                         0.0189     0.4223
  data required time                                                                   0.4223
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4223
  data arrival time                                                                   -0.6187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1964


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3193     0.3193
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0724   0.0000   0.3193 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0367   0.1747     0.4940 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.9288     0.0000     0.4940 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4940 r
  core/be/be_calculator/wb_pkt_o[56] (net)              3.9288              0.0000     0.4940 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4940 r
  core/be/wb_pkt[56] (net)                              3.9288              0.0000     0.4940 r
  core/be/icc_place98/INP (NBUFFX8)                               0.0367    0.0000 &   0.4940 r
  core/be/icc_place98/Z (NBUFFX8)                                 0.0456    0.0770 @   0.5710 r
  core/be/n161 (net)                            5      31.1312              0.0000     0.5710 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.5710 r
  core/be/be_checker/wb_pkt_i[56] (net)                31.1312              0.0000     0.5710 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.5710 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      31.1312              0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.5710 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  31.1312     0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  31.1312   0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0329  -0.0016 @   0.5694 r d 
  data arrival time                                                                    0.5694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1966


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_/CLK (DFFX1)   0.1510   0.0000   0.3544 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_/Q (DFFX1)   0.0522   0.2156   0.5700 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[0] (net)     2  12.1981   0.0000   0.5700 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[0] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5700 f
  core/be/be_checker/scheduler/dispatch_pkt_o[0] (net)  12.1981             0.0000     0.5700 f
  core/be/be_checker/scheduler/dispatch_pkt_o[0] (bp_be_scheduler_02_0)     0.0000     0.5700 f
  core/be/be_checker/dispatch_pkt_o[0] (net)           12.1981              0.0000     0.5700 f
  core/be/be_checker/dispatch_pkt_o[0] (bp_be_checker_top_02_0)             0.0000     0.5700 f
  core/be/dispatch_pkt[0] (net)                        12.1981              0.0000     0.5700 f
  core/be/be_calculator/dispatch_pkt_i[0] (bp_be_calculator_top_02_0)       0.0000     0.5700 f
  core/be/be_calculator/dispatch_pkt_i[0] (net)        12.1981              0.0000     0.5700 f
  core/be/be_calculator/reservation_reg/data_i[0] (bsg_dff_width_p295_0)    0.0000     0.5700 f
  core/be/be_calculator/reservation_reg/data_i[0] (net)  12.1981            0.0000     0.5700 f
  core/be/be_calculator/reservation_reg/data_r_reg_0_/D (DFFX1)   0.0522   -0.0061 &   0.5639 f
  data arrival time                                                                    0.5639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  clock reconvergence pessimism                                            -0.0048     0.3563
  core/be/be_calculator/reservation_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.3563 r
  library hold time                                                         0.0107     0.3671
  data required time                                                                   0.3671
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3671
  data arrival time                                                                   -0.5639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1968


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/CLK (DFFX1)   0.1510   0.0000   0.3550 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/Q (DFFX1)   0.0452   0.2108   0.5657 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (net)     3   9.0893   0.0000   0.5657 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5657 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (net)   9.0893           0.0000     0.5657 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (bp_be_scheduler_02_0)   0.0000     0.5657 f
  core/be/be_checker/dispatch_pkt_o[230] (net)          9.0893              0.0000     0.5657 f
  core/be/be_checker/dispatch_pkt_o[230] (bp_be_checker_top_02_0)           0.0000     0.5657 f
  core/be/dispatch_pkt[226] (net)                       9.0893              0.0000     0.5657 f
  core/be/be_calculator/dispatch_pkt_i[230] (bp_be_calculator_top_02_0)     0.0000     0.5657 f
  core/be/be_calculator/dispatch_pkt_i[230] (net)       9.0893              0.0000     0.5657 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (bsg_dff_width_p415_0)    0.0000     0.5657 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (net)   9.0893            0.0000     0.5657 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/D (DFFX1)   0.0452    0.0001 &   0.5658 f
  data arrival time                                                                    0.5658

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3614     0.3614
  clock reconvergence pessimism                                            -0.0048     0.3566
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/CLK (DFFX1)           0.0000     0.3566 r
  library hold time                                                         0.0124     0.3690
  data required time                                                                   0.3690
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3690
  data arrival time                                                                   -0.5658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1968


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/CLK (DFFX1)   0.1510   0.0000   0.3550 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/Q (DFFX1)   0.0453   0.2108   0.5658 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (net)     3   9.1071   0.0000   0.5658 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5658 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (net)   9.1071           0.0000     0.5658 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (bp_be_scheduler_02_0)   0.0000     0.5658 f
  core/be/be_checker/dispatch_pkt_o[233] (net)          9.1071              0.0000     0.5658 f
  core/be/be_checker/dispatch_pkt_o[233] (bp_be_checker_top_02_0)           0.0000     0.5658 f
  core/be/dispatch_pkt[229] (net)                       9.1071              0.0000     0.5658 f
  core/be/be_calculator/dispatch_pkt_i[233] (bp_be_calculator_top_02_0)     0.0000     0.5658 f
  core/be/be_calculator/dispatch_pkt_i[233] (net)       9.1071              0.0000     0.5658 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (bsg_dff_width_p415_0)    0.0000     0.5658 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (net)   9.1071            0.0000     0.5658 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/D (DFFX1)   0.0453    0.0001 &   0.5658 f
  data arrival time                                                                    0.5658

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3614     0.3614
  clock reconvergence pessimism                                            -0.0048     0.3566
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/CLK (DFFX1)           0.0000     0.3566 r
  library hold time                                                         0.0124     0.3690
  data required time                                                                   0.3690
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3690
  data arrival time                                                                   -0.5658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1968


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3202     0.3202
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0724   0.0000   0.3202 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0361   0.1743     0.4945 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   3.7228     0.0000     0.4945 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4945 r
  core/be/be_calculator/wb_pkt_o[43] (net)              3.7228              0.0000     0.4945 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.4945 r
  core/be/wb_pkt[43] (net)                              3.7228              0.0000     0.4945 r
  core/be/icc_place28/INP (NBUFFX8)                               0.0361    0.0000 &   0.4945 r
  core/be/icc_place28/Z (NBUFFX8)                                 0.0459    0.0774 @   0.5719 r
  core/be/n57 (net)                             5      33.0478              0.0000     0.5719 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5719 r
  core/be/be_checker/wb_pkt_i[43] (net)                33.0478              0.0000     0.5719 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5719 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      33.0478              0.0000     0.5719 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5719 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  33.0478     0.0000     0.5719 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5719 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  33.0478   0.0000     0.5719 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0331  -0.0022 @   0.5697 r d 
  data arrival time                                                                    0.5697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1969


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3196     0.3196
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0724   0.0000   0.3196 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0365   0.1745     0.4941 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.8458     0.0000     0.4941 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4941 r
  core/be/be_calculator/wb_pkt_o[48] (net)              3.8458              0.0000     0.4941 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4941 r
  core/be/wb_pkt[48] (net)                              3.8458              0.0000     0.4941 r
  core/be/icc_place78/INP (NBUFFX8)                               0.0365    0.0000 &   0.4941 r
  core/be/icc_place78/Z (NBUFFX8)                                 0.0440    0.0761 @   0.5703 r
  core/be/n107 (net)                            5      27.7248              0.0000     0.5703 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5703 r
  core/be/be_checker/wb_pkt_i[48] (net)                27.7248              0.0000     0.5703 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5703 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      27.7248              0.0000     0.5703 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5703 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  27.7248     0.0000     0.5703 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5703 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  27.7248   0.0000     0.5703 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0319  -0.0016 @   0.5687 r d 
  data arrival time                                                                    0.5687

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1970


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3193     0.3193
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0724   0.0000   0.3193 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0367   0.1747     0.4940 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.9288     0.0000     0.4940 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4940 r
  core/be/be_calculator/wb_pkt_o[56] (net)              3.9288              0.0000     0.4940 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4940 r
  core/be/wb_pkt[56] (net)                              3.9288              0.0000     0.4940 r
  core/be/icc_place98/INP (NBUFFX8)                               0.0367    0.0000 &   0.4940 r
  core/be/icc_place98/Z (NBUFFX8)                                 0.0456    0.0770 @   0.5710 r
  core/be/n161 (net)                            5      31.1312              0.0000     0.5710 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.5710 r
  core/be/be_checker/wb_pkt_i[56] (net)                31.1312              0.0000     0.5710 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.5710 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      31.1312              0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.5710 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  31.1312     0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  31.1312   0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0330  -0.0022 @   0.5688 r d 
  data arrival time                                                                    0.5688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1971


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/CLK (DFFX1)   0.1612   0.0000    0.3701 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/Q (DFFX1)   0.0462    0.2123     0.5824 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (net)     2   9.5172      0.0000     0.5824 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (bsg_dff_width_p415_0)    0.0000     0.5824 f
  core/be/be_calculator/calc_status_o[12] (net)         9.5172              0.0000     0.5824 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (bsg_dff_width_p415_0)    0.0000     0.5824 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (net)   9.5172            0.0000     0.5824 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/D (DFFX1)   0.0462    0.0000 &   0.5825 f
  data arrival time                                                                    0.5825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  clock reconvergence pessimism                                            -0.0050     0.3723
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)           0.0000     0.3723 r
  library hold time                                                         0.0130     0.3853
  data required time                                                                   0.3853
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3853
  data arrival time                                                                   -0.5825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1971


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3571     0.3571
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/CLK (DFFX1)   0.1548   0.0000   0.3571 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/Q (DFFX1)   0.0446   0.2107   0.5678 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (net)     2   8.8277   0.0000   0.5678 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5678 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (net)   8.8277            0.0000     0.5678 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (bp_be_scheduler_02_0)    0.0000     0.5678 f
  core/be/be_checker/dispatch_pkt_o[45] (net)           8.8277              0.0000     0.5678 f
  core/be/be_checker/dispatch_pkt_o[45] (bp_be_checker_top_02_0)            0.0000     0.5678 f
  core/be/dispatch_pkt[45] (net)                        8.8277              0.0000     0.5678 f
  core/be/be_calculator/dispatch_pkt_i[45] (bp_be_calculator_top_02_0)      0.0000     0.5678 f
  core/be/be_calculator/dispatch_pkt_i[45] (net)        8.8277              0.0000     0.5678 f
  core/be/be_calculator/reservation_reg/data_i[45] (bsg_dff_width_p295_0)   0.0000     0.5678 f
  core/be/be_calculator/reservation_reg/data_i[45] (net)   8.8277           0.0000     0.5678 f
  core/be/be_calculator/reservation_reg/data_r_reg_45_/D (DFFX1)   0.0446  -0.0007 &   0.5672 f
  data arrival time                                                                    0.5672

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3619     0.3619
  clock reconvergence pessimism                                            -0.0049     0.3571
  core/be/be_calculator/reservation_reg/data_r_reg_45_/CLK (DFFX1)          0.0000     0.3571 r
  library hold time                                                         0.0128     0.3699
  data required time                                                                   0.3699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3699
  data arrival time                                                                   -0.5672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1973


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3200     0.3200
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0724   0.0000   0.3200 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0364   0.1745     0.4944 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.8079     0.0000     0.4944 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4944 r
  core/be/be_calculator/wb_pkt_o[49] (net)              3.8079              0.0000     0.4944 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4944 r
  core/be/wb_pkt[49] (net)                              3.8079              0.0000     0.4944 r
  core/be/icc_place94/INP (NBUFFX8)                               0.0364    0.0000 &   0.4945 r
  core/be/icc_place94/Z (NBUFFX8)                                 0.0447    0.0765 @   0.5710 r
  core/be/n157 (net)                            5      29.2671              0.0000     0.5710 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5710 r
  core/be/be_checker/wb_pkt_i[49] (net)                29.2671              0.0000     0.5710 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5710 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      29.2671              0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5710 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  29.2671     0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  29.2671   0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0323  -0.0008 @   0.5701 r d 
  data arrival time                                                                    0.5701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1973


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__43_/CLK (DFFX1)   0.1546   0.0000   0.3542 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__43_/Q (DFFX1)   0.0294   0.1987   0.5529 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__43_ (net)     1   2.2167   0.0000   0.5529 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U86/IN1 (AND2X1)   0.0294   -0.0009 &   0.5520 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U86/Q (AND2X1)     0.0448    0.0620     0.6140 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n174 (net)     1   8.8738    0.0000     0.6140 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__43_/D (DFFX1)   0.0448   0.0004 &   0.6144 f
  data arrival time                                                                    0.6144

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4035     0.4035
  clock reconvergence pessimism                                            -0.0049     0.3986
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__43_/CLK (DFFX1)   0.0000   0.3986 r
  library hold time                                                         0.0184     0.4170
  data required time                                                                   0.4170
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4170
  data arrival time                                                                   -0.6144
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1974


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3567     0.3567
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.1554   0.0000   0.3567 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0483   0.2132   0.5699 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2  10.4437   0.0000   0.5699 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5699 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)  10.4437            0.0000     0.5699 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_02_0)    0.0000     0.5699 f
  core/be/be_checker/dispatch_pkt_o[57] (net)          10.4437              0.0000     0.5699 f
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_02_0)            0.0000     0.5699 f
  core/be/dispatch_pkt[57] (net)                       10.4437              0.0000     0.5699 f
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_02_0)      0.0000     0.5699 f
  core/be/be_calculator/dispatch_pkt_i[57] (net)       10.4437              0.0000     0.5699 f
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.5699 f
  core/be/be_calculator/reservation_reg/data_i[57] (net)  10.4437           0.0000     0.5699 f
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0483  -0.0022 &   0.5678 f
  data arrival time                                                                    0.5678

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3632     0.3632
  clock reconvergence pessimism                                            -0.0049     0.3583
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.3583 r
  library hold time                                                         0.0120     0.3703
  data required time                                                                   0.3703
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3703
  data arrival time                                                                   -0.5678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_258_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)   0.1613   0.0000   0.3708 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/Q (DFFX1)   0.0466   0.2126     0.5834 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (net)     2   9.7192     0.0000     0.5834 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (bsg_dff_width_p415_0)   0.0000     0.5834 f
  core/be/be_calculator/calc_stage_r_2__instr_v_ (net)   9.7192             0.0000     0.5834 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (bsg_dff_width_p415_0)   0.0000     0.5834 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (net)   9.7192           0.0000     0.5834 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/D (DFFX1)   0.0466  -0.0013 &   0.5821 f
  data arrival time                                                                    0.5821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  clock reconvergence pessimism                                            -0.0050     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0128     0.3845
  data required time                                                                   0.3845
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3845
  data arrival time                                                                   -0.5821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3548     0.3548
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/CLK (DFFX1)   0.1510   0.0000   0.3548 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/Q (DFFX1)   0.0457   0.2111   0.5659 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (net)     2   9.3085   0.0000   0.5659 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5659 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (net)   9.3085             0.0000     0.5659 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (bp_be_scheduler_02_0)     0.0000     0.5659 f
  core/be/be_checker/dispatch_pkt_o[7] (net)            9.3085              0.0000     0.5659 f
  core/be/be_checker/dispatch_pkt_o[7] (bp_be_checker_top_02_0)             0.0000     0.5659 f
  core/be/dispatch_pkt[7] (net)                         9.3085              0.0000     0.5659 f
  core/be/be_calculator/dispatch_pkt_i[7] (bp_be_calculator_top_02_0)       0.0000     0.5659 f
  core/be/be_calculator/dispatch_pkt_i[7] (net)         9.3085              0.0000     0.5659 f
  core/be/be_calculator/reservation_reg/data_i[7] (bsg_dff_width_p295_0)    0.0000     0.5659 f
  core/be/be_calculator/reservation_reg/data_i[7] (net)   9.3085            0.0000     0.5659 f
  core/be/be_calculator/reservation_reg/data_r_reg_7_/D (DFFX1)   0.0457    0.0002 &   0.5662 f
  data arrival time                                                                    0.5662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  clock reconvergence pessimism                                            -0.0048     0.3563
  core/be/be_calculator/reservation_reg/data_r_reg_7_/CLK (DFFX1)           0.0000     0.3563 r
  library hold time                                                         0.0123     0.3686
  data required time                                                                   0.3686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3686
  data arrival time                                                                   -0.5662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1976


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_324_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3618     0.3618
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.1667   0.0000   0.3618 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0464   0.2129     0.5748 f
  core/be/be_calculator/calc_stage_reg/data_o[241] (net)     4   9.6258     0.0000     0.5748 f
  core/be/be_calculator/calc_stage_reg/data_o[241] (bsg_dff_width_p415_0)   0.0000     0.5748 f
  core/be/be_calculator/commit_pkt_o[102] (net)         9.6258              0.0000     0.5748 f
  core/be/be_calculator/calc_stage_reg/data_i[324] (bsg_dff_width_p415_0)   0.0000     0.5748 f
  core/be/be_calculator/calc_stage_reg/data_i[324] (net)   9.6258           0.0000     0.5748 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/D (DFFX1)   0.0464   0.0000 &   0.5748 f
  data arrival time                                                                    0.5748

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  clock reconvergence pessimism                                            -0.0048     0.3638
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/CLK (DFFX1)          0.0000     0.3638 r
  library hold time                                                         0.0133     0.3771
  data required time                                                                   0.3771
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3771
  data arrival time                                                                   -0.5748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1977


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0724   0.0000   0.3194 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0353   0.1738     0.4932 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.4254     0.0000     0.4932 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4932 r
  core/be/be_calculator/wb_pkt_o[63] (net)              3.4254              0.0000     0.4932 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4932 r
  core/be/wb_pkt[63] (net)                              3.4254              0.0000     0.4932 r
  core/be/icc_place21/INP (NBUFFX8)                               0.0353    0.0000 &   0.4932 r
  core/be/icc_place21/Z (NBUFFX8)                                 0.0453    0.0763 @   0.5694 r
  core/be/n50 (net)                             5      29.8288              0.0000     0.5694 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5694 r
  core/be/be_checker/wb_pkt_i[63] (net)                29.8288              0.0000     0.5694 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5694 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      29.8288              0.0000     0.5694 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5694 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  29.8288     0.0000     0.5694 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5694 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  29.8288   0.0000     0.5694 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0328   0.0011 @   0.5705 r d 
  data arrival time                                                                    0.5705

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1977


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.1548   0.0000   0.3573 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0489   0.2136   0.5710 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2  10.7288   0.0000   0.5710 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5710 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)  10.7288            0.0000     0.5710 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.5710 f
  core/be/be_checker/dispatch_pkt_o[52] (net)          10.7288              0.0000     0.5710 f
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.5710 f
  core/be/dispatch_pkt[52] (net)                       10.7288              0.0000     0.5710 f
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.5710 f
  core/be/be_calculator/dispatch_pkt_i[52] (net)       10.7288              0.0000     0.5710 f
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.5710 f
  core/be/be_calculator/reservation_reg/data_i[52] (net)  10.7288           0.0000     0.5710 f
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0489  -0.0024 &   0.5686 f
  data arrival time                                                                    0.5686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  clock reconvergence pessimism                                            -0.0049     0.3591
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.3591 r
  library hold time                                                         0.0118     0.3709
  data required time                                                                   0.3709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3709
  data arrival time                                                                   -0.5686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1977


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/CLK (DFFX1)   0.1510   0.0000   0.3549 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/Q (DFFX1)   0.0464   0.2116   0.5665 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (net)     3   9.6064   0.0000   0.5665 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5665 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (net)   9.6064           0.0000     0.5665 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (bp_be_scheduler_02_0)   0.0000     0.5665 f
  core/be/be_checker/dispatch_pkt_o[229] (net)          9.6064              0.0000     0.5665 f
  core/be/be_checker/dispatch_pkt_o[229] (bp_be_checker_top_02_0)           0.0000     0.5665 f
  core/be/dispatch_pkt[225] (net)                       9.6064              0.0000     0.5665 f
  core/be/be_calculator/dispatch_pkt_i[229] (bp_be_calculator_top_02_0)     0.0000     0.5665 f
  core/be/be_calculator/dispatch_pkt_i[229] (net)       9.6064              0.0000     0.5665 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (bsg_dff_width_p415_0)    0.0000     0.5665 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (net)   9.6064            0.0000     0.5665 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/D (DFFX1)   0.0464    0.0001 &   0.5666 f
  data arrival time                                                                    0.5666

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3615     0.3615
  clock reconvergence pessimism                                            -0.0048     0.3567
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/CLK (DFFX1)           0.0000     0.3567 r
  library hold time                                                         0.0121     0.3688
  data required time                                                                   0.3688
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3688
  data arrival time                                                                   -0.5666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1978


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3574     0.3574
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.1548   0.0000   0.3574 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0511   0.2151   0.5726 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2  11.7245   0.0000   0.5726 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5726 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)  11.7245            0.0000     0.5726 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_02_0)    0.0000     0.5726 f
  core/be/be_checker/dispatch_pkt_o[49] (net)          11.7245              0.0000     0.5726 f
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_02_0)            0.0000     0.5726 f
  core/be/dispatch_pkt[49] (net)                       11.7245              0.0000     0.5726 f
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_02_0)      0.0000     0.5726 f
  core/be/be_calculator/dispatch_pkt_i[49] (net)       11.7245              0.0000     0.5726 f
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.5726 f
  core/be/be_calculator/reservation_reg/data_i[49] (net)  11.7245           0.0000     0.5726 f
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0511  -0.0045 &   0.5681 f
  data arrival time                                                                    0.5681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3639     0.3639
  clock reconvergence pessimism                                            -0.0049     0.3590
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.3590 r
  library hold time                                                         0.0113     0.3703
  data required time                                                                   0.3703
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3703
  data arrival time                                                                   -0.5681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1978


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3200     0.3200
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0724   0.0000   0.3200 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0364   0.1745     0.4944 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.8079     0.0000     0.4944 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4944 r
  core/be/be_calculator/wb_pkt_o[49] (net)              3.8079              0.0000     0.4944 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4944 r
  core/be/wb_pkt[49] (net)                              3.8079              0.0000     0.4944 r
  core/be/icc_place94/INP (NBUFFX8)                               0.0364    0.0000 &   0.4945 r
  core/be/icc_place94/Z (NBUFFX8)                                 0.0447    0.0765 @   0.5710 r
  core/be/n157 (net)                            5      29.2671              0.0000     0.5710 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5710 r
  core/be/be_checker/wb_pkt_i[49] (net)                29.2671              0.0000     0.5710 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5710 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      29.2671              0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5710 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  29.2671     0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  29.2671   0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0324  -0.0014 @   0.5695 r d 
  data arrival time                                                                    0.5695

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1978


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_320_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.1667   0.0000   0.3613 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0468   0.2132     0.5745 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (net)     4   9.8041     0.0000     0.5745 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (bsg_dff_width_p415_0)   0.0000     0.5745 f
  core/be/be_calculator/commit_pkt_o[98] (net)          9.8041              0.0000     0.5745 f
  core/be/be_calculator/calc_stage_reg/data_i[320] (bsg_dff_width_p415_0)   0.0000     0.5745 f
  core/be/be_calculator/calc_stage_reg/data_i[320] (net)   9.8041           0.0000     0.5745 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/D (DFFX1)   0.0468   0.0001 &   0.5746 f
  data arrival time                                                                    0.5746

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  clock reconvergence pessimism                                            -0.0048     0.3635
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/CLK (DFFX1)          0.0000     0.3635 r
  library hold time                                                         0.0132     0.3767
  data required time                                                                   0.3767
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3767
  data arrival time                                                                   -0.5746
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3552     0.3552
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/CLK (DFFX1)   0.1547   0.0000   0.3552 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/Q (DFFX1)   0.0497   0.2142   0.5693 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (net)     2  11.0946   0.0000   0.5693 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5693 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (net)  11.0946            0.0000     0.5693 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (bp_be_scheduler_02_0)    0.0000     0.5693 f
  core/be/be_checker/dispatch_pkt_o[43] (net)          11.0946              0.0000     0.5693 f
  core/be/be_checker/dispatch_pkt_o[43] (bp_be_checker_top_02_0)            0.0000     0.5693 f
  core/be/dispatch_pkt[43] (net)                       11.0946              0.0000     0.5693 f
  core/be/be_calculator/dispatch_pkt_i[43] (bp_be_calculator_top_02_0)      0.0000     0.5693 f
  core/be/be_calculator/dispatch_pkt_i[43] (net)       11.0946              0.0000     0.5693 f
  core/be/be_calculator/reservation_reg/data_i[43] (bsg_dff_width_p295_0)   0.0000     0.5693 f
  core/be/be_calculator/reservation_reg/data_i[43] (net)  11.0946           0.0000     0.5693 f
  core/be/be_calculator/reservation_reg/data_r_reg_43_/D (DFFX1)   0.0497  -0.0016 &   0.5677 f
  data arrival time                                                                    0.5677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  clock reconvergence pessimism                                            -0.0049     0.3581
  core/be/be_calculator/reservation_reg/data_r_reg_43_/CLK (DFFX1)          0.0000     0.3581 r
  library hold time                                                         0.0116     0.3698
  data required time                                                                   0.3698
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3698
  data arrival time                                                                   -0.5677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1980


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/CLK (DFFX1)   0.1510   0.0000   0.3549 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/Q (DFFX1)   0.0478   0.2125   0.5674 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[3] (net)     2  10.2267   0.0000   0.5674 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[3] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5674 f
  core/be/be_checker/scheduler/dispatch_pkt_o[3] (net)  10.2267             0.0000     0.5674 f
  core/be/be_checker/scheduler/dispatch_pkt_o[3] (bp_be_scheduler_02_0)     0.0000     0.5674 f
  core/be/be_checker/dispatch_pkt_o[3] (net)           10.2267              0.0000     0.5674 f
  core/be/be_checker/dispatch_pkt_o[3] (bp_be_checker_top_02_0)             0.0000     0.5674 f
  core/be/dispatch_pkt[3] (net)                        10.2267              0.0000     0.5674 f
  core/be/be_calculator/dispatch_pkt_i[3] (bp_be_calculator_top_02_0)       0.0000     0.5674 f
  core/be/be_calculator/dispatch_pkt_i[3] (net)        10.2267              0.0000     0.5674 f
  core/be/be_calculator/reservation_reg/data_i[3] (bsg_dff_width_p295_0)    0.0000     0.5674 f
  core/be/be_calculator/reservation_reg/data_i[3] (net)  10.2267            0.0000     0.5674 f
  core/be/be_calculator/reservation_reg/data_r_reg_3_/D (DFFX1)   0.0478   -0.0016 &   0.5658 f
  data arrival time                                                                    0.5658

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0048     0.3560
  core/be/be_calculator/reservation_reg/data_r_reg_3_/CLK (DFFX1)           0.0000     0.3560 r
  library hold time                                                         0.0118     0.3678
  data required time                                                                   0.3678
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3678
  data arrival time                                                                   -0.5658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1980


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3730     0.3730
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/CLK (DFFX1)   0.1811   0.0000   0.3730 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/Q (DFFX1)   0.0563   0.2209   0.5939 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (net)     2  14.0478   0.0000   0.5939 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5939 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (net)  14.0478            0.0000     0.5939 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (bp_be_scheduler_02_0)    0.0000     0.5939 f
  core/be/be_checker/dispatch_pkt_o[37] (net)          14.0478              0.0000     0.5939 f
  core/be/be_checker/dispatch_pkt_o[37] (bp_be_checker_top_02_0)            0.0000     0.5939 f
  core/be/dispatch_pkt[37] (net)                       14.0478              0.0000     0.5939 f
  core/be/be_calculator/dispatch_pkt_i[37] (bp_be_calculator_top_02_0)      0.0000     0.5939 f
  core/be/be_calculator/dispatch_pkt_i[37] (net)       14.0478              0.0000     0.5939 f
  core/be/be_calculator/reservation_reg/data_i[37] (bsg_dff_width_p295_0)   0.0000     0.5939 f
  core/be/be_calculator/reservation_reg/data_i[37] (net)  14.0478           0.0000     0.5939 f
  core/be/be_calculator/reservation_reg/data_r_reg_37_/D (DFFX1)   0.0563  -0.0082 &   0.5858 f
  data arrival time                                                                    0.5858

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3805     0.3805
  clock reconvergence pessimism                                            -0.0049     0.3757
  core/be/be_calculator/reservation_reg/data_r_reg_37_/CLK (DFFX1)          0.0000     0.3757 r
  library hold time                                                         0.0120     0.3877
  data required time                                                                   0.3877
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3877
  data arrival time                                                                   -0.5858
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1981


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0724   0.0000   0.3194 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0367   0.1747     0.4941 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   3.9159     0.0000     0.4941 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4941 r
  core/be/be_calculator/wb_pkt_o[62] (net)              3.9159              0.0000     0.4941 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4941 r
  core/be/wb_pkt[62] (net)                              3.9159              0.0000     0.4941 r
  core/be/icc_place22/INP (NBUFFX8)                               0.0367    0.0000 &   0.4941 r
  core/be/icc_place22/Z (NBUFFX8)                                 0.0446    0.0763 @   0.5704 r
  core/be/n51 (net)                             5      28.5331              0.0000     0.5704 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5704 r
  core/be/be_checker/wb_pkt_i[62] (net)                28.5331              0.0000     0.5704 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5704 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      28.5331              0.0000     0.5704 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5704 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  28.5331     0.0000     0.5704 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5704 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  28.5331   0.0000     0.5704 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0322   0.0006 @   0.5710 r d 
  data arrival time                                                                    0.5710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1982


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0724   0.0000   0.3194 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0353   0.1738     0.4932 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.4254     0.0000     0.4932 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4932 r
  core/be/be_calculator/wb_pkt_o[63] (net)              3.4254              0.0000     0.4932 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4932 r
  core/be/wb_pkt[63] (net)                              3.4254              0.0000     0.4932 r
  core/be/icc_place21/INP (NBUFFX8)                               0.0353    0.0000 &   0.4932 r
  core/be/icc_place21/Z (NBUFFX8)                                 0.0453    0.0763 @   0.5694 r
  core/be/n50 (net)                             5      29.8288              0.0000     0.5694 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5694 r
  core/be/be_checker/wb_pkt_i[63] (net)                29.8288              0.0000     0.5694 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5694 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      29.8288              0.0000     0.5694 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5694 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  29.8288     0.0000     0.5694 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5694 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  29.8288   0.0000     0.5694 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0328   0.0005 @   0.5700 r d 
  data arrival time                                                                    0.5700

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_284_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3668     0.3668
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)   0.1763   0.0000   0.3668 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/Q (DFFX1)   0.0469   0.2141     0.5809 f
  core/be/be_calculator/calc_stage_reg/data_o[201] (net)     3   9.8564     0.0000     0.5809 f
  core/be/be_calculator/calc_stage_reg/data_o[201] (bsg_dff_width_p415_0)   0.0000     0.5809 f
  core/be/be_calculator/commit_pkt_o[23] (net)          9.8564              0.0000     0.5809 f
  core/be/be_calculator/calc_stage_reg/data_i[284] (bsg_dff_width_p415_0)   0.0000     0.5809 f
  core/be/be_calculator/calc_stage_reg/data_i[284] (net)   9.8564           0.0000     0.5809 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_284_/D (DFFX1)   0.0469  -0.0005 &   0.5804 f
  data arrival time                                                                    0.5804

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3730     0.3730
  clock reconvergence pessimism                                            -0.0048     0.3682
  core/be/be_calculator/calc_stage_reg/data_r_reg_284_/CLK (DFFX1)          0.0000     0.3682 r
  library hold time                                                         0.0139     0.3821
  data required time                                                                   0.3821
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3821
  data arrival time                                                                   -0.5804
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/CLK (DFFX1)   0.1510   0.0000   0.3549 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/Q (DFFX1)   0.0469   0.2119   0.5668 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (net)     3   9.8292   0.0000   0.5668 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5668 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (net)   9.8292           0.0000     0.5668 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (bp_be_scheduler_02_0)   0.0000     0.5668 f
  core/be/be_checker/dispatch_pkt_o[231] (net)          9.8292              0.0000     0.5668 f
  core/be/be_checker/dispatch_pkt_o[231] (bp_be_checker_top_02_0)           0.0000     0.5668 f
  core/be/dispatch_pkt[227] (net)                       9.8292              0.0000     0.5668 f
  core/be/be_calculator/dispatch_pkt_i[231] (bp_be_calculator_top_02_0)     0.0000     0.5668 f
  core/be/be_calculator/dispatch_pkt_i[231] (net)       9.8292              0.0000     0.5668 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (bsg_dff_width_p415_0)    0.0000     0.5668 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (net)   9.8292            0.0000     0.5668 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/D (DFFX1)   0.0469    0.0002 &   0.5670 f
  data arrival time                                                                    0.5670

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3615     0.3615
  clock reconvergence pessimism                                            -0.0048     0.3567
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/CLK (DFFX1)           0.0000     0.3567 r
  library hold time                                                         0.0120     0.3687
  data required time                                                                   0.3687
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3687
  data arrival time                                                                   -0.5670
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0724   0.0000   0.3194 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0376   0.1753     0.4947 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   4.2544     0.0000     0.4947 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4947 r
  core/be/be_calculator/wb_pkt_o[60] (net)              4.2544              0.0000     0.4947 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4947 r
  core/be/wb_pkt[60] (net)                              4.2544              0.0000     0.4947 r
  core/be/icc_place40/INP (NBUFFX8)                               0.0376    0.0000 &   0.4947 r
  core/be/icc_place40/Z (NBUFFX8)                                 0.0442    0.0762 @   0.5710 r
  core/be/n69 (net)                             5      27.2739              0.0000     0.5710 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5710 r
  core/be/be_checker/wb_pkt_i[60] (net)                27.2739              0.0000     0.5710 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5710 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      27.2739              0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5710 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  27.2739     0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  27.2739   0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0319   0.0002 @   0.5711 r d 
  data arrival time                                                                    0.5711

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  core/be/be_calculator/comp_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1811   0.0000    0.3678 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0305    0.2019     0.5697 f
  core/be/be_calculator/comp_stage_reg/data_o[94] (net)     1   2.7327      0.0000     0.5697 f
  core/be/be_calculator/comp_stage_reg/data_o[94] (bsg_dff_width_p320_0)    0.0000     0.5697 f
  core/be/be_calculator/comp_stage_r_1__30_ (net)       2.7327              0.0000     0.5697 f
  core/be/be_calculator/comp_stage_mux/data0_i[158] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5697 f
  core/be/be_calculator/comp_stage_mux/data0_i[158] (net)   2.7327          0.0000     0.5697 f
  core/be/be_calculator/comp_stage_mux/U31/INP (NBUFFX2)          0.0305    0.0000 &   0.5697 f
  core/be/be_calculator/comp_stage_mux/U31/Z (NBUFFX2)            0.0285    0.0510     0.6207 f
  core/be/be_calculator/comp_stage_mux/data_o[158] (net)     3   8.7255     0.0000     0.6207 f
  core/be/be_calculator/comp_stage_mux/data_o[158] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6207 f
  core/be/be_calculator/comp_stage_n[94] (net)          8.7255              0.0000     0.6207 f
  core/be/be_calculator/comp_stage_reg/data_i[158] (bsg_dff_width_p320_0)   0.0000     0.6207 f
  core/be/be_calculator/comp_stage_reg/data_i[158] (net)   8.7255           0.0000     0.6207 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_158_/D (DFFX1)   0.0285   0.0001 &   0.6208 f
  data arrival time                                                                    0.6208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  clock reconvergence pessimism                                            -0.0049     0.4002
  core/be/be_calculator/comp_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.4002 r
  library hold time                                                         0.0221     0.4223
  data required time                                                                   0.4223
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4223
  data arrival time                                                                   -0.6208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/CLK (DFFX1)   0.1516   0.0000   0.3549 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/Q (DFFX1)   0.0525   0.2158   0.5708 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (net)     2  12.3436   0.0000   0.5708 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5708 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (net)  12.3436            0.0000     0.5708 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (bp_be_scheduler_02_0)    0.0000     0.5708 f
  core/be/be_checker/dispatch_pkt_o[28] (net)          12.3436              0.0000     0.5708 f
  core/be/be_checker/dispatch_pkt_o[28] (bp_be_checker_top_02_0)            0.0000     0.5708 f
  core/be/dispatch_pkt[28] (net)                       12.3436              0.0000     0.5708 f
  core/be/be_calculator/dispatch_pkt_i[28] (bp_be_calculator_top_02_0)      0.0000     0.5708 f
  core/be/be_calculator/dispatch_pkt_i[28] (net)       12.3436              0.0000     0.5708 f
  core/be/be_calculator/reservation_reg/data_i[28] (bsg_dff_width_p295_0)   0.0000     0.5708 f
  core/be/be_calculator/reservation_reg/data_i[28] (net)  12.3436           0.0000     0.5708 f
  core/be/be_calculator/reservation_reg/data_r_reg_28_/D (DFFX1)   0.0525  -0.0047 &   0.5661 f
  data arrival time                                                                    0.5661

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3616     0.3616
  clock reconvergence pessimism                                            -0.0048     0.3568
  core/be/be_calculator/reservation_reg/data_r_reg_28_/CLK (DFFX1)          0.0000     0.3568 r
  library hold time                                                         0.0106     0.3674
  data required time                                                                   0.3674
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3674
  data arrival time                                                                   -0.5661
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_218_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3786     0.3786
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)   0.1733   0.0000   0.3786 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/Q (DFFX1)   0.0496   0.2156     0.5943 f
  core/be/be_calculator/calc_stage_reg/data_o[135] (net)     3  11.0430     0.0000     0.5943 f
  core/be/be_calculator/calc_stage_reg/data_o[135] (bsg_dff_width_p415_0)   0.0000     0.5943 f
  core/be/be_calculator/commit_pkt_o[40] (net)         11.0430              0.0000     0.5943 f
  core/be/be_calculator/calc_stage_reg/data_i[218] (bsg_dff_width_p415_0)   0.0000     0.5943 f
  core/be/be_calculator/calc_stage_reg/data_i[218] (net)  11.0430           0.0000     0.5943 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/D (DFFX1)   0.0496  -0.0011 &   0.5932 f
  data arrival time                                                                    0.5932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                            -0.0050     0.3815
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/CLK (DFFX1)          0.0000     0.3815 r
  library hold time                                                         0.0130     0.3945
  data required time                                                                   0.3945
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3945
  data arrival time                                                                   -0.5932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.2012   0.0000   0.3776 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0303   0.2034   0.5810 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   2.6593   0.0000   0.5810 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.5810 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   2.6593      0.0000     0.5810 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.5810 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   2.6593   0.0000   0.5810 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0303   0.0000 &   0.5810 f
  data arrival time                                                                    0.5810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  clock reconvergence pessimism                                            -0.0033     0.3653
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.3653 r
  library hold time                                                         0.0171     0.3824
  data required time                                                                   0.3824
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3824
  data arrival time                                                                   -0.5810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1987


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0724   0.0000   0.3194 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0367   0.1747     0.4941 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   3.9159     0.0000     0.4941 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4941 r
  core/be/be_calculator/wb_pkt_o[62] (net)              3.9159              0.0000     0.4941 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4941 r
  core/be/wb_pkt[62] (net)                              3.9159              0.0000     0.4941 r
  core/be/icc_place22/INP (NBUFFX8)                               0.0367    0.0000 &   0.4941 r
  core/be/icc_place22/Z (NBUFFX8)                                 0.0446    0.0763 @   0.5704 r
  core/be/n51 (net)                             5      28.5331              0.0000     0.5704 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5704 r
  core/be/be_checker/wb_pkt_i[62] (net)                28.5331              0.0000     0.5704 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5704 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      28.5331              0.0000     0.5704 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5704 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  28.5331     0.0000     0.5704 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5704 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  28.5331   0.0000     0.5704 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0323   0.0001 @   0.5705 r d 
  data arrival time                                                                    0.5705

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.2004   0.0000    0.3779 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0358    0.2079     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   5.0500      0.0000     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.5858 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   5.0500    0.0000     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   5.0500           0.0000     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0358   0.0001 &   0.5859 f
  data arrival time                                                                    0.5859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3738     0.3738
  clock reconvergence pessimism                                            -0.0033     0.3705
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.3705 r
  library hold time                                                         0.0165     0.3870
  data required time                                                                   0.3870
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3870
  data arrival time                                                                   -0.5859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3209     0.3209
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0724   0.0000   0.3209 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0374   0.1752     0.4961 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   4.1863     0.0000     0.4961 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4961 r
  core/be/be_calculator/wb_pkt_o[55] (net)              4.1863              0.0000     0.4961 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.4961 r
  core/be/wb_pkt[55] (net)                              4.1863              0.0000     0.4961 r
  core/be/icc_place44/INP (NBUFFX8)                               0.0374    0.0000 &   0.4961 r
  core/be/icc_place44/Z (NBUFFX8)                                 0.0482    0.0774 @   0.5735 r
  core/be/n73 (net)                             5      34.9699              0.0000     0.5735 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.5735 r
  core/be/be_checker/wb_pkt_i[55] (net)                34.9699              0.0000     0.5735 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.5735 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      34.9699              0.0000     0.5735 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.5735 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  34.9699     0.0000     0.5735 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5735 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  34.9699   0.0000     0.5735 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0351  -0.0017 @   0.5718 r d 
  data arrival time                                                                    0.5718

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0724   0.0000   0.3194 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0376   0.1753     0.4947 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   4.2544     0.0000     0.4947 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4947 r
  core/be/be_calculator/wb_pkt_o[60] (net)              4.2544              0.0000     0.4947 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4947 r
  core/be/wb_pkt[60] (net)                              4.2544              0.0000     0.4947 r
  core/be/icc_place40/INP (NBUFFX8)                               0.0376    0.0000 &   0.4947 r
  core/be/icc_place40/Z (NBUFFX8)                                 0.0442    0.0762 @   0.5710 r
  core/be/n69 (net)                             5      27.2739              0.0000     0.5710 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5710 r
  core/be/be_checker/wb_pkt_i[60] (net)                27.2739              0.0000     0.5710 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5710 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      27.2739              0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5710 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  27.2739     0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  27.2739   0.0000     0.5710 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0319  -0.0002 @   0.5707 r d 
  data arrival time                                                                    0.5707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_322_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3618     0.3618
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.1667   0.0000   0.3618 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0479   0.2139     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (net)     4  10.2845     0.0000     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (bsg_dff_width_p415_0)   0.0000     0.5757 f
  core/be/be_calculator/commit_pkt_o[100] (net)        10.2845              0.0000     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (bsg_dff_width_p415_0)   0.0000     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (net)  10.2845           0.0000     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/D (DFFX1)   0.0479   0.0001 &   0.5758 f
  data arrival time                                                                    0.5758

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  clock reconvergence pessimism                                            -0.0048     0.3638
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/CLK (DFFX1)          0.0000     0.3638 r
  library hold time                                                         0.0130     0.3768
  data required time                                                                   0.3768
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3768
  data arrival time                                                                   -0.5758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/CLK (DFFX1)   0.1548   0.0000   0.3569 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/Q (DFFX1)   0.0485   0.2134   0.5703 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (net)     2  10.5682   0.0000   0.5703 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5703 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (net)  10.5682            0.0000     0.5703 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (bp_be_scheduler_02_0)    0.0000     0.5703 f
  core/be/be_checker/dispatch_pkt_o[59] (net)          10.5682              0.0000     0.5703 f
  core/be/be_checker/dispatch_pkt_o[59] (bp_be_checker_top_02_0)            0.0000     0.5703 f
  core/be/dispatch_pkt[59] (net)                       10.5682              0.0000     0.5703 f
  core/be/be_calculator/dispatch_pkt_i[59] (bp_be_calculator_top_02_0)      0.0000     0.5703 f
  core/be/be_calculator/dispatch_pkt_i[59] (net)       10.5682              0.0000     0.5703 f
  core/be/be_calculator/reservation_reg/data_i[59] (bsg_dff_width_p295_0)   0.0000     0.5703 f
  core/be/be_calculator/reservation_reg/data_i[59] (net)  10.5682           0.0000     0.5703 f
  core/be/be_calculator/reservation_reg/data_r_reg_59_/D (DFFX1)   0.0485  -0.0008 &   0.5695 f
  data arrival time                                                                    0.5695

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3633     0.3633
  clock reconvergence pessimism                                            -0.0049     0.3585
  core/be/be_calculator/reservation_reg/data_r_reg_59_/CLK (DFFX1)          0.0000     0.3585 r
  library hold time                                                         0.0119     0.3704
  data required time                                                                   0.3704
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3704
  data arrival time                                                                   -0.5695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1991


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3202     0.3202
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0724   0.0000   0.3202 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0361   0.1743     0.4945 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   3.7228     0.0000     0.4945 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4945 r
  core/be/be_calculator/wb_pkt_o[43] (net)              3.7228              0.0000     0.4945 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.4945 r
  core/be/wb_pkt[43] (net)                              3.7228              0.0000     0.4945 r
  core/be/icc_place28/INP (NBUFFX8)                               0.0361    0.0000 &   0.4945 r
  core/be/icc_place28/Z (NBUFFX8)                                 0.0459    0.0774 @   0.5719 r
  core/be/n57 (net)                             5      33.0478              0.0000     0.5719 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5719 r
  core/be/be_checker/wb_pkt_i[43] (net)                33.0478              0.0000     0.5719 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5719 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      33.0478              0.0000     0.5719 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5719 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  33.0478     0.0000     0.5719 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5719 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  33.0478   0.0000     0.5719 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)   0.0332  -0.0009 @   0.5710 r d 
  data arrival time                                                                    0.5710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1993


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/CLK (DFFX1)   0.1510   0.0000   0.3549 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/Q (DFFX1)   0.0473   0.2122   0.5671 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (net)     2  10.0158   0.0000   0.5671 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5671 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (net)  10.0158            0.0000     0.5671 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (bp_be_scheduler_02_0)    0.0000     0.5671 f
  core/be/be_checker/dispatch_pkt_o[11] (net)          10.0158              0.0000     0.5671 f
  core/be/be_checker/dispatch_pkt_o[11] (bp_be_checker_top_02_0)            0.0000     0.5671 f
  core/be/dispatch_pkt[11] (net)                       10.0158              0.0000     0.5671 f
  core/be/be_calculator/dispatch_pkt_i[11] (bp_be_calculator_top_02_0)      0.0000     0.5671 f
  core/be/be_calculator/dispatch_pkt_i[11] (net)       10.0158              0.0000     0.5671 f
  core/be/be_calculator/reservation_reg/data_i[11] (bsg_dff_width_p295_0)   0.0000     0.5671 f
  core/be/be_calculator/reservation_reg/data_i[11] (net)  10.0158           0.0000     0.5671 f
  core/be/be_calculator/reservation_reg/data_r_reg_11_/D (DFFX1)   0.0473   0.0003 &   0.5674 f
  data arrival time                                                                    0.5674

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3609     0.3609
  clock reconvergence pessimism                                            -0.0048     0.3561
  core/be/be_calculator/reservation_reg/data_r_reg_11_/CLK (DFFX1)          0.0000     0.3561 r
  library hold time                                                         0.0119     0.3680
  data required time                                                                   0.3680
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3680
  data arrival time                                                                   -0.5674
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1995


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)   0.1611   0.0000   0.3694 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/Q (DFFX1)   0.0500   0.2149     0.5843 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (net)     2  11.2059     0.0000     0.5843 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (bsg_dff_width_p415_0)   0.0000     0.5843 f
  core/be/be_calculator/calc_stage_r_2__serial_v_ (net)  11.2059            0.0000     0.5843 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (bsg_dff_width_p415_0)   0.0000     0.5843 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (net)  11.2059           0.0000     0.5843 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/D (DFFX1)   0.0500  -0.0010 &   0.5833 f
  data arrival time                                                                    0.5833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  clock reconvergence pessimism                                            -0.0050     0.3718
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/CLK (DFFX1)          0.0000     0.3718 r
  library hold time                                                         0.0120     0.3838
  data required time                                                                   0.3838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3838
  data arrival time                                                                   -0.5833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1995


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3209     0.3209
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0724   0.0000   0.3209 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0374   0.1752     0.4961 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   4.1863     0.0000     0.4961 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4961 r
  core/be/be_calculator/wb_pkt_o[55] (net)              4.1863              0.0000     0.4961 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.4961 r
  core/be/wb_pkt[55] (net)                              4.1863              0.0000     0.4961 r
  core/be/icc_place44/INP (NBUFFX8)                               0.0374    0.0000 &   0.4961 r
  core/be/icc_place44/Z (NBUFFX8)                                 0.0482    0.0774 @   0.5735 r
  core/be/n73 (net)                             5      34.9699              0.0000     0.5735 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.5735 r
  core/be/be_checker/wb_pkt_i[55] (net)                34.9699              0.0000     0.5735 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.5735 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      34.9699              0.0000     0.5735 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.5735 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  34.9699     0.0000     0.5735 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5735 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  34.9699   0.0000     0.5735 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[55] (saed90_64x32_2P)   0.0351  -0.0023 @   0.5712 r d 
  data arrival time                                                                    0.5712

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5712
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1995


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/CLK (DFFX1)   0.1510   0.0000   0.3544 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/Q (DFFX1)   0.0485   0.2130   0.5674 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (net)     2  10.5314   0.0000   0.5674 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5674 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (net)  10.5314            0.0000     0.5674 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (bp_be_scheduler_02_0)    0.0000     0.5674 f
  core/be/be_checker/dispatch_pkt_o[21] (net)          10.5314              0.0000     0.5674 f
  core/be/be_checker/dispatch_pkt_o[21] (bp_be_checker_top_02_0)            0.0000     0.5674 f
  core/be/dispatch_pkt[21] (net)                       10.5314              0.0000     0.5674 f
  core/be/be_calculator/dispatch_pkt_i[21] (bp_be_calculator_top_02_0)      0.0000     0.5674 f
  core/be/be_calculator/dispatch_pkt_i[21] (net)       10.5314              0.0000     0.5674 f
  core/be/be_calculator/reservation_reg/data_i[21] (bsg_dff_width_p295_0)   0.0000     0.5674 f
  core/be/be_calculator/reservation_reg/data_i[21] (net)  10.5314           0.0000     0.5674 f
  core/be/be_calculator/reservation_reg/data_r_reg_21_/D (DFFX1)   0.0485   0.0003 &   0.5677 f
  data arrival time                                                                    0.5677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  clock reconvergence pessimism                                            -0.0048     0.3565
  core/be/be_calculator/reservation_reg/data_r_reg_21_/CLK (DFFX1)          0.0000     0.3565 r
  library hold time                                                         0.0116     0.3681
  data required time                                                                   0.3681
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3681
  data arrival time                                                                   -0.5677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)   0.1611   0.0000    0.3690 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/Q (DFFX1)   0.0511    0.2157     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (net)     2  11.7374      0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (bsg_dff_width_p415_0)    0.0000     0.5847 f
  core/be/be_calculator/calc_stage_r_1__serial_v_ (net)  11.7374            0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (bsg_dff_width_p415_0)   0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (net)  11.7374           0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/D (DFFX1)   0.0511  -0.0021 &   0.5827 f
  data arrival time                                                                    0.5827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  clock reconvergence pessimism                                            -0.0050     0.3713
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)          0.0000     0.3713 r
  library hold time                                                         0.0117     0.3831
  data required time                                                                   0.3831
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3831
  data arrival time                                                                   -0.5827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3618     0.3618
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1667   0.0000    0.3618 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0373    0.1864     0.5482 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   4.1815      0.0000     0.5482 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.5482 r
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   4.1815              0.0000     0.5482 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.5482 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   4.1815           0.0000     0.5482 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0373  -0.0008 &   0.5474 r
  data arrival time                                                                    0.5474

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  clock reconvergence pessimism                                            -0.0033     0.3741
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.3741 r
  library hold time                                                        -0.0264     0.3477
  data required time                                                                   0.3477
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3477
  data arrival time                                                                   -0.5474
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)   0.2010   0.0000   0.3777 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/Q (DFFX1)   0.0555   0.2220     0.5997 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (net)     2  13.7107     0.0000     0.5997 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (bsg_dff_width_p415_0)   0.0000     0.5997 f
  core/be/be_calculator/calc_stage_r_2__irf_w_v_ (net)  13.7107             0.0000     0.5997 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (bsg_dff_width_p415_0)   0.0000     0.5997 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (net)  13.7107           0.0000     0.5997 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/D (DFFX1)   0.0555  -0.0057 &   0.5940 f
  data arrival time                                                                    0.5940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3840     0.3840
  clock reconvergence pessimism                                            -0.0033     0.3806
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)          0.0000     0.3806 r
  library hold time                                                         0.0137     0.3943
  data required time                                                                   0.3943
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3943
  data arrival time                                                                   -0.5940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1997


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_317_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.1667   0.0000   0.3625 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0488   0.2146     0.5771 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (net)     4  10.7135     0.0000     0.5771 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (bsg_dff_width_p415_0)   0.0000     0.5771 f
  core/be/be_calculator/commit_pkt_o[95] (net)         10.7135              0.0000     0.5771 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (bsg_dff_width_p415_0)   0.0000     0.5771 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (net)  10.7135           0.0000     0.5771 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/D (DFFX1)   0.0488   0.0001 &   0.5771 f
  data arrival time                                                                    0.5771

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  clock reconvergence pessimism                                            -0.0048     0.3645
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/CLK (DFFX1)          0.0000     0.3645 r
  library hold time                                                         0.0127     0.3772
  data required time                                                                   0.3772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3772
  data arrival time                                                                   -0.5771
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1999


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_321_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3615     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.1667   0.0000   0.3615 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0487   0.2145     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_o[238] (net)     4  10.6473     0.0000     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_o[238] (bsg_dff_width_p415_0)   0.0000     0.5760 f
  core/be/be_calculator/commit_pkt_o[99] (net)         10.6473              0.0000     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_i[321] (bsg_dff_width_p415_0)   0.0000     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_i[321] (net)  10.6473           0.0000     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/D (DFFX1)   0.0487   0.0001 &   0.5761 f
  data arrival time                                                                    0.5761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  clock reconvergence pessimism                                            -0.0048     0.3634
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/CLK (DFFX1)          0.0000     0.3634 r
  library hold time                                                         0.0128     0.3761
  data required time                                                                   0.3761
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3761
  data arrival time                                                                   -0.5761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2000


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_325_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.1666   0.0000   0.3605 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0498   0.2152     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_o[242] (net)     4  11.1311     0.0000     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_o[242] (bsg_dff_width_p415_0)   0.0000     0.5757 f
  core/be/be_calculator/commit_pkt_o[103] (net)        11.1311              0.0000     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_i[325] (bsg_dff_width_p415_0)   0.0000     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_i[325] (net)  11.1311           0.0000     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/D (DFFX1)   0.0498   0.0001 &   0.5758 f
  data arrival time                                                                    0.5758

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                            -0.0048     0.3631
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/CLK (DFFX1)          0.0000     0.3631 r
  library hold time                                                         0.0125     0.3756
  data required time                                                                   0.3756
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3756
  data arrival time                                                                   -0.5758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2002


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/CLK (DFFX1)   0.1510   0.0000   0.3549 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/Q (DFFX1)   0.0499   0.2140   0.5689 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (net)     2  11.1611   0.0000   0.5689 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5689 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (net)  11.1611            0.0000     0.5689 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (bp_be_scheduler_02_0)    0.0000     0.5689 f
  core/be/be_checker/dispatch_pkt_o[12] (net)          11.1611              0.0000     0.5689 f
  core/be/be_checker/dispatch_pkt_o[12] (bp_be_checker_top_02_0)            0.0000     0.5689 f
  core/be/dispatch_pkt[12] (net)                       11.1611              0.0000     0.5689 f
  core/be/be_calculator/dispatch_pkt_i[12] (bp_be_calculator_top_02_0)      0.0000     0.5689 f
  core/be/be_calculator/dispatch_pkt_i[12] (net)       11.1611              0.0000     0.5689 f
  core/be/be_calculator/reservation_reg/data_i[12] (bsg_dff_width_p295_0)   0.0000     0.5689 f
  core/be/be_calculator/reservation_reg/data_i[12] (net)  11.1611           0.0000     0.5689 f
  core/be/be_calculator/reservation_reg/data_r_reg_12_/D (DFFX1)   0.0499  -0.0007 &   0.5682 f
  data arrival time                                                                    0.5682

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3615     0.3615
  clock reconvergence pessimism                                            -0.0048     0.3567
  core/be/be_calculator/reservation_reg/data_r_reg_12_/CLK (DFFX1)          0.0000     0.3567 r
  library hold time                                                         0.0113     0.3680
  data required time                                                                   0.3680
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3680
  data arrival time                                                                   -0.5682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2002


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3745     0.3745
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/CLK (DFFX1)   0.1811   0.0000   0.3745 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/Q (DFFX1)   0.0502   0.2168   0.5913 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (net)     2  11.3548   0.0000   0.5913 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5913 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (net)  11.3548            0.0000     0.5913 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (bp_be_scheduler_02_0)    0.0000     0.5913 f
  core/be/be_checker/dispatch_pkt_o[31] (net)          11.3548              0.0000     0.5913 f
  core/be/be_checker/dispatch_pkt_o[31] (bp_be_checker_top_02_0)            0.0000     0.5913 f
  core/be/dispatch_pkt[31] (net)                       11.3548              0.0000     0.5913 f
  core/be/be_calculator/dispatch_pkt_i[31] (bp_be_calculator_top_02_0)      0.0000     0.5913 f
  core/be/be_calculator/dispatch_pkt_i[31] (net)       11.3548              0.0000     0.5913 f
  core/be/be_calculator/reservation_reg/data_i[31] (bsg_dff_width_p295_0)   0.0000     0.5913 f
  core/be/be_calculator/reservation_reg/data_i[31] (net)  11.3548           0.0000     0.5913 f
  core/be/be_calculator/reservation_reg/data_r_reg_31_/D (DFFX1)   0.0502  -0.0010 &   0.5903 f
  data arrival time                                                                    0.5903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  clock reconvergence pessimism                                            -0.0049     0.3765
  core/be/be_calculator/reservation_reg/data_r_reg_31_/CLK (DFFX1)          0.0000     0.3765 r
  library hold time                                                         0.0134     0.3900
  data required time                                                                   0.3900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3900
  data arrival time                                                                   -0.5903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2003


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.2004   0.0000   0.3775 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0320   0.2048   0.5823 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   3.4173   0.0000   0.5823 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.5823 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   3.4173      0.0000     0.5823 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.5823 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   3.4173   0.0000   0.5823 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0320   0.0000 &   0.5823 f
  data arrival time                                                                    0.5823

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  clock reconvergence pessimism                                            -0.0033     0.3653
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.3653 r
  library hold time                                                         0.0167     0.3820
  data required time                                                                   0.3820
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3820
  data arrival time                                                                   -0.5823
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  core/be/be_calculator/comp_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1811   0.0000    0.3678 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0304    0.2018     0.5696 f
  core/be/be_calculator/comp_stage_reg/data_o[76] (net)     1   2.6786      0.0000     0.5696 f
  core/be/be_calculator/comp_stage_reg/data_o[76] (bsg_dff_width_p320_0)    0.0000     0.5696 f
  core/be/be_calculator/comp_stage_r_1__12_ (net)       2.6786              0.0000     0.5696 f
  core/be/be_calculator/comp_stage_mux/data0_i[140] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5696 f
  core/be/be_calculator/comp_stage_mux/data0_i[140] (net)   2.6786          0.0000     0.5696 f
  core/be/be_calculator/comp_stage_mux/U13/INP (NBUFFX2)          0.0304    0.0000 &   0.5696 f
  core/be/be_calculator/comp_stage_mux/U13/Z (NBUFFX2)            0.0310    0.0528     0.6225 f
  core/be/be_calculator/comp_stage_mux/data_o[140] (net)     3  10.5924     0.0000     0.6225 f
  core/be/be_calculator/comp_stage_mux/data_o[140] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6225 f
  core/be/be_calculator/comp_stage_n[76] (net)         10.5924              0.0000     0.6225 f
  core/be/be_calculator/comp_stage_reg/data_i[140] (bsg_dff_width_p320_0)   0.0000     0.6225 f
  core/be/be_calculator/comp_stage_reg/data_i[140] (net)  10.5924           0.0000     0.6225 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_140_/D (DFFX1)   0.0310   0.0001 &   0.6225 f
  data arrival time                                                                    0.6225

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  clock reconvergence pessimism                                            -0.0049     0.4003
  core/be/be_calculator/comp_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.4003 r
  library hold time                                                         0.0215     0.4218
  data required time                                                                   0.4218
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4218
  data arrival time                                                                   -0.6225
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2007


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_313_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.1733   0.0000   0.3807 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0500   0.2160     0.5967 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (net)     4  11.2445     0.0000     0.5967 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (bsg_dff_width_p415_0)   0.0000     0.5967 f
  core/be/be_calculator/commit_pkt_o[91] (net)         11.2445              0.0000     0.5967 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (bsg_dff_width_p415_0)   0.0000     0.5967 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (net)  11.2445           0.0000     0.5967 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/D (DFFX1)   0.0500   0.0001 &   0.5967 f
  data arrival time                                                                    0.5967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3879     0.3879
  clock reconvergence pessimism                                            -0.0050     0.3829
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/CLK (DFFX1)          0.0000     0.3829 r
  library hold time                                                         0.0129     0.3958
  data required time                                                                   0.3958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3958
  data arrival time                                                                   -0.5967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_288_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)   0.1763   0.0000   0.3672 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/Q (DFFX1)   0.0551   0.2197     0.5869 f
  core/be/be_calculator/calc_stage_reg/data_o[205] (net)     3  13.5210     0.0000     0.5869 f
  core/be/be_calculator/calc_stage_reg/data_o[205] (bsg_dff_width_p415_0)   0.0000     0.5869 f
  core/be/be_calculator/commit_pkt_o[27] (net)         13.5210              0.0000     0.5869 f
  core/be/be_calculator/calc_stage_reg/data_i[288] (bsg_dff_width_p415_0)   0.0000     0.5869 f
  core/be/be_calculator/calc_stage_reg/data_i[288] (net)  13.5210           0.0000     0.5869 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/D (DFFX1)   0.0551  -0.0048 &   0.5821 f
  data arrival time                                                                    0.5821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3739     0.3739
  clock reconvergence pessimism                                            -0.0048     0.3691
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/CLK (DFFX1)          0.0000     0.3691 r
  library hold time                                                         0.0119     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.5821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2010


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_253_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)   0.1612   0.0000   0.3696 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/Q (DFFX1)   0.0502   0.2150     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (net)     2  11.3015     0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (bsg_dff_width_p415_0)   0.0000     0.5847 f
  core/be/be_calculator/calc_stage_r_2__mem_v_ (net)   11.3015              0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (bsg_dff_width_p415_0)   0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (net)  11.3015           0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/D (DFFX1)   0.0502  -0.0009 &   0.5838 f
  data arrival time                                                                    0.5838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3758     0.3758
  clock reconvergence pessimism                                            -0.0050     0.3708
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/CLK (DFFX1)          0.0000     0.3708 r
  library hold time                                                         0.0120     0.3827
  data required time                                                                   0.3827
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3827
  data arrival time                                                                   -0.5838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3731     0.3731
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/CLK (DFFX1)   0.1811   0.0000   0.3731 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/Q (DFFX1)   0.0509   0.2172   0.5903 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (net)     2  11.6348   0.0000   0.5903 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5903 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (net)  11.6348            0.0000     0.5903 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (bp_be_scheduler_02_0)    0.0000     0.5903 f
  core/be/be_checker/dispatch_pkt_o[34] (net)          11.6348              0.0000     0.5903 f
  core/be/be_checker/dispatch_pkt_o[34] (bp_be_checker_top_02_0)            0.0000     0.5903 f
  core/be/dispatch_pkt[34] (net)                       11.6348              0.0000     0.5903 f
  core/be/be_calculator/dispatch_pkt_i[34] (bp_be_calculator_top_02_0)      0.0000     0.5903 f
  core/be/be_calculator/dispatch_pkt_i[34] (net)       11.6348              0.0000     0.5903 f
  core/be/be_calculator/reservation_reg/data_i[34] (bsg_dff_width_p295_0)   0.0000     0.5903 f
  core/be/be_calculator/reservation_reg/data_i[34] (net)  11.6348           0.0000     0.5903 f
  core/be/be_calculator/reservation_reg/data_r_reg_34_/D (DFFX1)   0.0509   0.0000 &   0.5903 f
  data arrival time                                                                    0.5903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  clock reconvergence pessimism                                            -0.0049     0.3759
  core/be/be_calculator/reservation_reg/data_r_reg_34_/CLK (DFFX1)          0.0000     0.3759 r
  library hold time                                                         0.0133     0.3892
  data required time                                                                   0.3892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3892
  data arrival time                                                                   -0.5903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_259_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)   0.1619   0.0000   0.3705 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/Q (DFFX1)   0.0571   0.2198     0.5903 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (net)     3  14.3742     0.0000     0.5903 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (bsg_dff_width_p415_0)   0.0000     0.5903 f
  core/be/be_calculator/calc_status_o[38] (net)        14.3742              0.0000     0.5903 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (bsg_dff_width_p415_0)   0.0000     0.5903 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (net)  14.3742           0.0000     0.5903 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/D (DFFX1)   0.0571  -0.0058 &   0.5845 f
  data arrival time                                                                    0.5845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  clock reconvergence pessimism                                            -0.0050     0.3730
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/CLK (DFFX1)          0.0000     0.3730 r
  library hold time                                                         0.0103     0.3833
  data required time                                                                   0.3833
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3833
  data arrival time                                                                   -0.5845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2012


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_211_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3751     0.3751
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)   0.1729   0.0000   0.3751 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/Q (DFFX1)   0.0504   0.2162     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_o[128] (net)     3  11.4288     0.0000     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_o[128] (bsg_dff_width_p415_0)   0.0000     0.5913 f
  core/be/be_calculator/commit_pkt_o[33] (net)         11.4288              0.0000     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_i[211] (bsg_dff_width_p415_0)   0.0000     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_i[211] (net)  11.4288           0.0000     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/D (DFFX1)   0.0504  -0.0008 &   0.5906 f
  data arrival time                                                                    0.5906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  clock reconvergence pessimism                                            -0.0050     0.3765
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/CLK (DFFX1)          0.0000     0.3765 r
  library hold time                                                         0.0128     0.3893
  data required time                                                                   0.3893
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3893
  data arrival time                                                                   -0.5906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2013


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)   0.2009   0.0000    0.3775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/Q (DFFX1)   0.0521    0.2198     0.5973 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (net)     2  12.2148      0.0000     0.5973 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (bsg_dff_width_p415_0)    0.0000     0.5973 f
  core/be/be_calculator/calc_stage_r_1__irf_w_v_ (net)  12.2148             0.0000     0.5973 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (bsg_dff_width_p415_0)   0.0000     0.5973 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (net)  12.2148           0.0000     0.5973 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/D (DFFX1)   0.0521   0.0000 &   0.5973 f
  data arrival time                                                                    0.5973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3848     0.3848
  clock reconvergence pessimism                                            -0.0033     0.3814
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)          0.0000     0.3814 r
  library hold time                                                         0.0145     0.3959
  data required time                                                                   0.3959
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3959
  data arrival time                                                                   -0.5973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2014


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  core/be/be_calculator/comp_stage_reg/data_r_reg_93_/CLK (DFFX1)   0.1811   0.0000    0.3687 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_93_/Q (DFFX1)   0.0310    0.2023     0.5710 f
  core/be/be_calculator/comp_stage_reg/data_o[93] (net)     1   2.9372      0.0000     0.5710 f
  core/be/be_calculator/comp_stage_reg/data_o[93] (bsg_dff_width_p320_0)    0.0000     0.5710 f
  core/be/be_calculator/comp_stage_r_1__29_ (net)       2.9372              0.0000     0.5710 f
  core/be/be_calculator/comp_stage_mux/data0_i[157] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5710 f
  core/be/be_calculator/comp_stage_mux/data0_i[157] (net)   2.9372          0.0000     0.5710 f
  core/be/be_calculator/comp_stage_mux/U30/INP (NBUFFX2)          0.0310    0.0000 &   0.5710 f
  core/be/be_calculator/comp_stage_mux/U30/Z (NBUFFX2)            0.0300    0.0522     0.6232 f
  core/be/be_calculator/comp_stage_mux/data_o[157] (net)     3   9.8574     0.0000     0.6232 f
  core/be/be_calculator/comp_stage_mux/data_o[157] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6232 f
  core/be/be_calculator/comp_stage_n[93] (net)          9.8574              0.0000     0.6232 f
  core/be/be_calculator/comp_stage_reg/data_i[157] (bsg_dff_width_p320_0)   0.0000     0.6232 f
  core/be/be_calculator/comp_stage_reg/data_i[157] (net)   9.8574           0.0000     0.6232 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_157_/D (DFFX1)   0.0300   0.0002 &   0.6234 f
  data arrival time                                                                    0.6234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  clock reconvergence pessimism                                            -0.0049     0.4003
  core/be/be_calculator/comp_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.4003 r
  library hold time                                                         0.0217     0.4220
  data required time                                                                   0.4220
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4220
  data arrival time                                                                   -0.6234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2014


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_330_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.1672   0.0000   0.3613 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0502   0.2156     0.5769 f
  core/be/be_calculator/calc_stage_reg/data_o[247] (net)     4  11.3172     0.0000     0.5769 f
  core/be/be_calculator/calc_stage_reg/data_o[247] (bsg_dff_width_p415_0)   0.0000     0.5769 f
  core/be/be_calculator/commit_pkt_o[108] (net)        11.3172              0.0000     0.5769 f
  core/be/be_calculator/calc_stage_reg/data_i[330] (bsg_dff_width_p415_0)   0.0000     0.5769 f
  core/be/be_calculator/calc_stage_reg/data_i[330] (net)  11.3172           0.0000     0.5769 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/D (DFFX1)   0.0502   0.0002 &   0.5771 f
  data arrival time                                                                    0.5771

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                            -0.0048     0.3631
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/CLK (DFFX1)          0.0000     0.3631 r
  library hold time                                                         0.0124     0.3755
  data required time                                                                   0.3755
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3755
  data arrival time                                                                   -0.5771
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__13_/CLK (DFFX1)   0.1811   0.0000   0.3702 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__13_/Q (DFFX1)   0.0312   0.2025   0.5727 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__13_ (net)     1   3.0609   0.0000   0.5727 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U150/IN1 (AND2X1)   0.0312   0.0000 &   0.5728 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U150/Q (AND2X1)    0.0276    0.0508     0.6236 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n54 (net)     1   2.9629     0.0000     0.6236 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__13_/D (DFFX1)   0.0276   0.0000 &   0.6236 f
  data arrival time                                                                    0.6236

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4042     0.4042
  clock reconvergence pessimism                                            -0.0049     0.3993
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__13_/CLK (DFFX1)   0.0000   0.3993 r
  library hold time                                                         0.0222     0.4216
  data required time                                                                   0.4216
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4216
  data arrival time                                                                   -0.6236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2020


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3730     0.3730
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/CLK (DFFX1)   0.1811   0.0000   0.3730 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/Q (DFFX1)   0.0522   0.2181   0.5911 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (net)     2  12.2335   0.0000   0.5911 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5911 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (net)  12.2335            0.0000     0.5911 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (bp_be_scheduler_02_0)    0.0000     0.5911 f
  core/be/be_checker/dispatch_pkt_o[36] (net)          12.2335              0.0000     0.5911 f
  core/be/be_checker/dispatch_pkt_o[36] (bp_be_checker_top_02_0)            0.0000     0.5911 f
  core/be/dispatch_pkt[36] (net)                       12.2335              0.0000     0.5911 f
  core/be/be_calculator/dispatch_pkt_i[36] (bp_be_calculator_top_02_0)      0.0000     0.5911 f
  core/be/be_calculator/dispatch_pkt_i[36] (net)       12.2335              0.0000     0.5911 f
  core/be/be_calculator/reservation_reg/data_i[36] (bsg_dff_width_p295_0)   0.0000     0.5911 f
  core/be/be_calculator/reservation_reg/data_i[36] (net)  12.2335           0.0000     0.5911 f
  core/be/be_calculator/reservation_reg/data_r_reg_36_/D (DFFX1)   0.0522  -0.0008 &   0.5904 f
  data arrival time                                                                    0.5904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3802     0.3802
  clock reconvergence pessimism                                            -0.0049     0.3754
  core/be/be_calculator/reservation_reg/data_r_reg_36_/CLK (DFFX1)          0.0000     0.3754 r
  library hold time                                                         0.0130     0.3883
  data required time                                                                   0.3883
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3883
  data arrival time                                                                   -0.5904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2020


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/CLK (DFFX1)   0.1510   0.0000   0.3549 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/Q (DFFX1)   0.0527   0.2159   0.5707 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (net)     2  12.3976   0.0000   0.5707 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5707 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (net)  12.3976             0.0000     0.5707 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (bp_be_scheduler_02_0)     0.0000     0.5707 f
  core/be/be_checker/dispatch_pkt_o[4] (net)           12.3976              0.0000     0.5707 f
  core/be/be_checker/dispatch_pkt_o[4] (bp_be_checker_top_02_0)             0.0000     0.5707 f
  core/be/dispatch_pkt[4] (net)                        12.3976              0.0000     0.5707 f
  core/be/be_calculator/dispatch_pkt_i[4] (bp_be_calculator_top_02_0)       0.0000     0.5707 f
  core/be/be_calculator/dispatch_pkt_i[4] (net)        12.3976              0.0000     0.5707 f
  core/be/be_calculator/reservation_reg/data_i[4] (bsg_dff_width_p295_0)    0.0000     0.5707 f
  core/be/be_calculator/reservation_reg/data_i[4] (net)  12.3976            0.0000     0.5707 f
  core/be/be_calculator/reservation_reg/data_r_reg_4_/D (DFFX1)   0.0527   -0.0012 &   0.5696 f
  data arrival time                                                                    0.5696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  clock reconvergence pessimism                                            -0.0048     0.3563
  core/be/be_calculator/reservation_reg/data_r_reg_4_/CLK (DFFX1)           0.0000     0.3563 r
  library hold time                                                         0.0106     0.3669
  data required time                                                                   0.3669
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3669
  data arrival time                                                                   -0.5696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_281_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)   0.1763   0.0000   0.3686 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/Q (DFFX1)   0.0587   0.2221     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_o[198] (net)     3  15.0850     0.0000     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_o[198] (bsg_dff_width_p415_0)   0.0000     0.5907 f
  core/be/be_calculator/commit_pkt_o[20] (net)         15.0850              0.0000     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_i[281] (bsg_dff_width_p415_0)   0.0000     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_i[281] (net)  15.0850           0.0000     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/D (DFFX1)   0.0587  -0.0046 &   0.5861 f
  data arrival time                                                                    0.5861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  clock reconvergence pessimism                                            -0.0048     0.3720
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/CLK (DFFX1)          0.0000     0.3720 r
  library hold time                                                         0.0111     0.3832
  data required time                                                                   0.3832
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3832
  data arrival time                                                                   -0.5861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)   0.1610   0.0000    0.3679 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/Q (DFFX1)   0.0541    0.2177     0.5856 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (net)     2  13.0576      0.0000     0.5856 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (bsg_dff_width_p415_0)    0.0000     0.5856 f
  core/be/be_calculator/calc_stage_r_1__mem_v_ (net)   13.0576              0.0000     0.5856 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (bsg_dff_width_p415_0)   0.0000     0.5856 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (net)  13.0576           0.0000     0.5856 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/D (DFFX1)   0.0541   0.0001 &   0.5856 f
  data arrival time                                                                    0.5856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  clock reconvergence pessimism                                            -0.0050     0.3716
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)          0.0000     0.3716 r
  library hold time                                                         0.0110     0.3826
  data required time                                                                   0.3826
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3826
  data arrival time                                                                   -0.5856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3560     0.3560
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/CLK (DFFX1)   0.1551   0.0000   0.3560 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/Q (DFFX1)   0.0521   0.2158   0.5718 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (net)     2  12.1475   0.0000   0.5718 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5718 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (net)  12.1475            0.0000     0.5718 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (bp_be_scheduler_02_0)    0.0000     0.5718 f
  core/be/be_checker/dispatch_pkt_o[55] (net)          12.1475              0.0000     0.5718 f
  core/be/be_checker/dispatch_pkt_o[55] (bp_be_checker_top_02_0)            0.0000     0.5718 f
  core/be/dispatch_pkt[55] (net)                       12.1475              0.0000     0.5718 f
  core/be/be_calculator/dispatch_pkt_i[55] (bp_be_calculator_top_02_0)      0.0000     0.5718 f
  core/be/be_calculator/dispatch_pkt_i[55] (net)       12.1475              0.0000     0.5718 f
  core/be/be_calculator/reservation_reg/data_i[55] (bsg_dff_width_p295_0)   0.0000     0.5718 f
  core/be/be_calculator/reservation_reg/data_i[55] (net)  12.1475           0.0000     0.5718 f
  core/be/be_calculator/reservation_reg/data_r_reg_55_/D (DFFX1)   0.0521   0.0001 &   0.5719 f
  data arrival time                                                                    0.5719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  clock reconvergence pessimism                                            -0.0049     0.3576
  core/be/be_calculator/reservation_reg/data_r_reg_55_/CLK (DFFX1)          0.0000     0.3576 r
  library hold time                                                         0.0111     0.3687
  data required time                                                                   0.3687
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3687
  data arrival time                                                                   -0.5719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_212_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)   0.1730   0.0000   0.3757 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/Q (DFFX1)   0.0554   0.2196     0.5953 f
  core/be/be_calculator/calc_stage_reg/data_o[129] (net)     3  13.6473     0.0000     0.5953 f
  core/be/be_calculator/calc_stage_reg/data_o[129] (bsg_dff_width_p415_0)   0.0000     0.5953 f
  core/be/be_calculator/commit_pkt_o[34] (net)         13.6473              0.0000     0.5953 f
  core/be/be_calculator/calc_stage_reg/data_i[212] (bsg_dff_width_p415_0)   0.0000     0.5953 f
  core/be/be_calculator/calc_stage_reg/data_i[212] (net)  13.6473           0.0000     0.5953 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/D (DFFX1)   0.0554  -0.0012 &   0.5941 f
  data arrival time                                                                    0.5941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  clock reconvergence pessimism                                            -0.0050     0.3788
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/CLK (DFFX1)          0.0000     0.3788 r
  library hold time                                                         0.0116     0.3905
  data required time                                                                   0.3905
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3905
  data arrival time                                                                   -0.5941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2036


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_333_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.2004   0.0000   0.3768 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0598   0.2248     0.6017 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (net)     2  15.6156     0.0000     0.6017 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (bsg_dff_width_p415_0)   0.0000     0.6017 f
  core/be/be_calculator/calc_stage_r_3__irf_w_v_ (net)  15.6156             0.0000     0.6017 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (bsg_dff_width_p415_0)   0.0000     0.6017 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (net)  15.6156           0.0000     0.6017 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/D (DFFX1)   0.0598  -0.0039 &   0.5978 f
  data arrival time                                                                    0.5978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3847     0.3847
  clock reconvergence pessimism                                            -0.0033     0.3814
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/CLK (DFFX1)          0.0000     0.3814 r
  library hold time                                                         0.0128     0.3941
  data required time                                                                   0.3941
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3941
  data arrival time                                                                   -0.5978
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_283_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)   0.1763   0.0000   0.3696 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/Q (DFFX1)   0.0541   0.2190     0.5886 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (net)     3  13.0526     0.0000     0.5886 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (bsg_dff_width_p415_0)   0.0000     0.5886 f
  core/be/be_calculator/commit_pkt_o[22] (net)         13.0526              0.0000     0.5886 f
  core/be/be_calculator/calc_stage_reg/data_i[283] (bsg_dff_width_p415_0)   0.0000     0.5886 f
  core/be/be_calculator/calc_stage_reg/data_i[283] (net)  13.0526           0.0000     0.5886 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/D (DFFX1)   0.0541  -0.0008 &   0.5878 f
  data arrival time                                                                    0.5878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  clock reconvergence pessimism                                            -0.0048     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0122     0.3839
  data required time                                                                   0.3839
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3839
  data arrival time                                                                   -0.5878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2039


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3684     0.3684
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1610   0.0000    0.3684 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0319    0.1824     0.5508 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.2368      0.0000     0.5508 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.5508 r
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.2368              0.0000     0.5508 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.5508 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.2368           0.0000     0.5508 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0319   0.0000 &   0.5508 r
  data arrival time                                                                    0.5508

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  clock reconvergence pessimism                                            -0.0050     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                        -0.0247     0.3469
  data required time                                                                   0.3469
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3469
  data arrival time                                                                   -0.5508
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2039


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_290_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)   0.1763   0.0000   0.3687 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/Q (DFFX1)   0.0542   0.2190     0.5877 f
  core/be/be_calculator/calc_stage_reg/data_o[207] (net)     3  13.0951     0.0000     0.5877 f
  core/be/be_calculator/calc_stage_reg/data_o[207] (bsg_dff_width_p415_0)   0.0000     0.5877 f
  core/be/be_calculator/commit_pkt_o[29] (net)         13.0951              0.0000     0.5877 f
  core/be/be_calculator/calc_stage_reg/data_i[290] (bsg_dff_width_p415_0)   0.0000     0.5877 f
  core/be/be_calculator/calc_stage_reg/data_i[290] (net)  13.0951           0.0000     0.5877 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/D (DFFX1)   0.0542   0.0001 &   0.5879 f
  data arrival time                                                                    0.5879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  clock reconvergence pessimism                                            -0.0048     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0122     0.3839
  data required time                                                                   0.3839
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3839
  data arrival time                                                                   -0.5879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_289_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)   0.1763   0.0000   0.3696 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/Q (DFFX1)   0.0543   0.2191     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_o[206] (net)     3  13.1590     0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_o[206] (bsg_dff_width_p415_0)   0.0000     0.5887 f
  core/be/be_calculator/commit_pkt_o[28] (net)         13.1590              0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_i[289] (bsg_dff_width_p415_0)   0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_i[289] (net)  13.1590           0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_289_/D (DFFX1)   0.0543   0.0001 &   0.5888 f
  data arrival time                                                                    0.5888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  clock reconvergence pessimism                                            -0.0048     0.3725
  core/be/be_calculator/calc_stage_reg/data_r_reg_289_/CLK (DFFX1)          0.0000     0.3725 r
  library hold time                                                         0.0121     0.3846
  data required time                                                                   0.3846
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3846
  data arrival time                                                                   -0.5888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2042


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__31_/CLK (DFFX1)   0.1811   0.0000   0.3705 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__31_/Q (DFFX1)   0.0331   0.2040   0.5745 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__31_ (net)     1   3.8615   0.0000   0.5745 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U112/IN1 (AND2X1)   0.0331  -0.0009 &   0.5736 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U112/Q (AND2X1)    0.0294    0.0525     0.6261 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n126 (net)     1   3.5712    0.0000     0.6261 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__31_/D (DFFX1)   0.0294  -0.0007 &   0.6254 f
  data arrival time                                                                    0.6254

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4042     0.4042
  clock reconvergence pessimism                                            -0.0049     0.3993
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__31_/CLK (DFFX1)   0.0000   0.3993 r
  library hold time                                                         0.0218     0.4211
  data required time                                                                   0.4211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4211
  data arrival time                                                                   -0.6254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2042


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1510   0.0000    0.3545 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0321    0.1817     0.5362 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   2.3058      0.0000     0.5362 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.5362 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   2.3058   0.0000     0.5362 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.5362 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   2.3058           0.0000     0.5362 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0321   0.0000 &   0.5362 r
  data arrival time                                                                    0.5362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3612     0.3612
  clock reconvergence pessimism                                            -0.0048     0.3565
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3565 r
  library hold time                                                        -0.0246     0.3318
  data required time                                                                   0.3318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3318
  data arrival time                                                                   -0.5362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1515   0.0000    0.3544 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0323    0.1819     0.5362 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   2.3782      0.0000     0.5362 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.5362 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   2.3782    0.0000     0.5362 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.5362 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   2.3782           0.0000     0.5362 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0323   0.0000 &   0.5363 r
  data arrival time                                                                    0.5363

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3612     0.3612
  clock reconvergence pessimism                                            -0.0048     0.3564
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3564 r
  library hold time                                                        -0.0247     0.3317
  data required time                                                                   0.3317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3317
  data arrival time                                                                   -0.5363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_318_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3626     0.3626
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.1667   0.0000   0.3626 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0528   0.2173     0.5799 f
  core/be/be_calculator/calc_stage_reg/data_o[235] (net)     4  12.4571     0.0000     0.5799 f
  core/be/be_calculator/calc_stage_reg/data_o[235] (bsg_dff_width_p415_0)   0.0000     0.5799 f
  core/be/be_calculator/commit_pkt_o[96] (net)         12.4571              0.0000     0.5799 f
  core/be/be_calculator/calc_stage_reg/data_i[318] (bsg_dff_width_p415_0)   0.0000     0.5799 f
  core/be/be_calculator/calc_stage_reg/data_i[318] (net)  12.4571           0.0000     0.5799 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/D (DFFX1)   0.0528   0.0002 &   0.5800 f
  data arrival time                                                                    0.5800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3684     0.3684
  clock reconvergence pessimism                                            -0.0048     0.3636
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/CLK (DFFX1)          0.0000     0.3636 r
  library hold time                                                         0.0118     0.3753
  data required time                                                                   0.3753
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3753
  data arrival time                                                                   -0.5800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3202     0.3202
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0724   0.0000   0.3202 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0587   0.2095     0.5297 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     3  15.1124     0.0000     0.5297 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.5297 f
  core/be/be_calculator/wb_pkt_o[42] (net)             15.1124              0.0000     0.5297 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.5297 f
  core/be/wb_pkt[42] (net)                             15.1124              0.0000     0.5297 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5297 f
  core/be/be_checker/wb_pkt_i[42] (net)                15.1124              0.0000     0.5297 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5297 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      15.1124              0.0000     0.5297 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5297 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  15.1124     0.0000     0.5297 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[42] (bsg_dff_width_p68_0)   0.0000   0.5297 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[42] (net)  15.1124   0.0000   0.5297 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_42_/D (DFFX1)   0.0587  -0.0023 &   0.5274 f
  data arrival time                                                                    0.5274

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  clock reconvergence pessimism                                            -0.0049     0.3210
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_42_/CLK (DFFX1)   0.0000   0.3210 r
  library hold time                                                         0.0016     0.3226
  data required time                                                                   0.3226
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3226
  data arrival time                                                                   -0.5274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.1510   0.0000    0.3554 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0325    0.1820     0.5373 r
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1   2.4413      0.0000     0.5373 r
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.5373 r
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)   2.4413          0.0000     0.5373 r
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.5373 r
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)   2.4413           0.0000     0.5373 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0325   0.0000 &   0.5374 r
  data arrival time                                                                    0.5374

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3620     0.3620
  clock reconvergence pessimism                                            -0.0048     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.3573 r
  library hold time                                                        -0.0247     0.3325
  data required time                                                                   0.3325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3325
  data arrival time                                                                   -0.5374
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1611   0.0000    0.3703 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0324    0.1827     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.3995      0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.5530 r
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.3995              0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.3995           0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0324   0.0000 &   0.5530 r
  data arrival time                                                                    0.5530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  clock reconvergence pessimism                                            -0.0050     0.3729
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.3729 r
  library hold time                                                        -0.0249     0.3480
  data required time                                                                   0.3480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3480
  data arrival time                                                                   -0.5530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1515   0.0000    0.3543 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0327    0.1821     0.5364 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.5083      0.0000     0.5364 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.5364 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.5083   0.0000     0.5364 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.5364 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.5083           0.0000     0.5364 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0327   0.0000 &   0.5364 r
  data arrival time                                                                    0.5364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3610     0.3610
  clock reconvergence pessimism                                            -0.0048     0.3562
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3562 r
  library hold time                                                        -0.0248     0.3314
  data required time                                                                   0.3314
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3314
  data arrival time                                                                   -0.5364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_301_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3794     0.3794
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.1733   0.0000   0.3794 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/Q (DFFX1)   0.0553   0.2196     0.5989 f
  core/be/be_calculator/calc_stage_reg/data_o[218] (net)     4  13.6050     0.0000     0.5989 f
  core/be/be_calculator/calc_stage_reg/data_o[218] (bsg_dff_width_p415_0)   0.0000     0.5989 f
  core/be/be_calculator/commit_pkt_o[79] (net)         13.6050              0.0000     0.5989 f
  core/be/be_calculator/calc_stage_reg/data_i[301] (bsg_dff_width_p415_0)   0.0000     0.5989 f
  core/be/be_calculator/calc_stage_reg/data_i[301] (net)  13.6050           0.0000     0.5989 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_301_/D (DFFX1)   0.0553   0.0002 &   0.5991 f
  data arrival time                                                                    0.5991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3872     0.3872
  clock reconvergence pessimism                                            -0.0050     0.3822
  core/be/be_calculator/calc_stage_reg/data_r_reg_301_/CLK (DFFX1)          0.0000     0.3822 r
  library hold time                                                         0.0117     0.3939
  data required time                                                                   0.3939
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3939
  data arrival time                                                                   -0.5991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_211_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_294_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3745     0.3745
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/CLK (DFFX1)   0.1728   0.0000   0.3745 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/Q (DFFX1)   0.0579   0.2213     0.5958 f
  core/be/be_calculator/calc_stage_reg/data_o[211] (net)     4  14.7304     0.0000     0.5958 f
  core/be/be_calculator/calc_stage_reg/data_o[211] (bsg_dff_width_p415_0)   0.0000     0.5958 f
  core/be/be_calculator/commit_pkt_o[72] (net)         14.7304              0.0000     0.5958 f
  core/be/be_calculator/calc_stage_reg/data_i[294] (bsg_dff_width_p415_0)   0.0000     0.5958 f
  core/be/be_calculator/calc_stage_reg/data_i[294] (net)  14.7304           0.0000     0.5958 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/D (DFFX1)   0.0579  -0.0017 &   0.5940 f
  data arrival time                                                                    0.5940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  clock reconvergence pessimism                                            -0.0050     0.3777
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/CLK (DFFX1)          0.0000     0.3777 r
  library hold time                                                         0.0111     0.3888
  data required time                                                                   0.3888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3888
  data arrival time                                                                   -0.5940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1611   0.0000    0.3703 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0327    0.1829     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.5083      0.0000     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.5532 r
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.5083              0.0000     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.5083           0.0000     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0327   0.0000 &   0.5532 r
  data arrival time                                                                    0.5532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  clock reconvergence pessimism                                            -0.0050     0.3729
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.3729 r
  library hold time                                                        -0.0250     0.3479
  data required time                                                                   0.3479
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3479
  data arrival time                                                                   -0.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1611   0.0000    0.3704 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0321    0.1825     0.5529 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.2991      0.0000     0.5529 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.5529 r
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.2991              0.0000     0.5529 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.5529 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.2991           0.0000     0.5529 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0321   0.0000 &   0.5529 r
  data arrival time                                                                    0.5529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  clock reconvergence pessimism                                            -0.0050     0.3724
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.3724 r
  library hold time                                                        -0.0248     0.3476
  data required time                                                                   0.3476
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3476
  data arrival time                                                                   -0.5529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1763   0.0000    0.3673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0323    0.1839     0.5512 r
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   2.3733      0.0000     0.5512 r
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.5512 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   2.3733   0.0000     0.5512 r
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.5512 r
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   2.3733           0.0000     0.5512 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0323   0.0000 &   0.5512 r
  data arrival time                                                                    0.5512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                            -0.0048     0.3709
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.3709 r
  library hold time                                                        -0.0251     0.3458
  data required time                                                                   0.3458
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3458
  data arrival time                                                                   -0.5512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3709     0.3709
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.1612   0.0000    0.3709 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0324    0.1827     0.5536 r
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   2.4109      0.0000     0.5536 r
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.5536 r
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   2.4109              0.0000     0.5536 r
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.5536 r
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   2.4109           0.0000     0.5536 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0324   0.0000 &   0.5536 r
  data arrival time                                                                    0.5536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  clock reconvergence pessimism                                            -0.0050     0.3730
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.3730 r
  library hold time                                                        -0.0249     0.3481
  data required time                                                                   0.3481
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3481
  data arrival time                                                                   -0.5536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1612   0.0000    0.3707 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0321    0.1825     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   2.2870      0.0000     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.5532 r
  core/be/be_calculator/calc_stage_r_1__v_ (net)        2.2870              0.0000     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   2.2870           0.0000     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0321   0.0000 &   0.5532 r
  data arrival time                                                                    0.5532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0050     0.3725
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.3725 r
  library hold time                                                        -0.0248     0.3477
  data required time                                                                   0.3477
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3477
  data arrival time                                                                   -0.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3684     0.3684
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1610   0.0000    0.3684 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0337    0.1835     0.5520 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.8628      0.0000     0.5520 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.5520 r
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.8628              0.0000     0.5520 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.5520 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.8628           0.0000     0.5520 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0337   0.0000 &   0.5520 r
  data arrival time                                                                    0.5520

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  clock reconvergence pessimism                                            -0.0050     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                        -0.0253     0.3465
  data required time                                                                   0.3465
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3465
  data arrival time                                                                   -0.5520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1510   0.0000   0.3554 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0333   0.1825     0.5379 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.7429     0.0000     0.5379 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.5379 r
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.7429          0.0000     0.5379 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.5379 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.7429           0.0000     0.5379 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0333   0.0000 &   0.5379 r
  data arrival time                                                                    0.5379

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3621     0.3621
  clock reconvergence pessimism                                            -0.0048     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.3573 r
  library hold time                                                        -0.0250     0.3323
  data required time                                                                   0.3323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3323
  data arrival time                                                                   -0.5379
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3201     0.3201
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0724   0.0000   0.3201 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0327   0.1905     0.5106 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.5884     0.0000     0.5106 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5106 f
  core/be/be_calculator/wb_pkt_o[59] (net)              3.5884              0.0000     0.5106 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5106 f
  core/be/wb_pkt[59] (net)                              3.5884              0.0000     0.5106 f
  core/be/icc_place96/INP (NBUFFX8)                               0.0327   -0.0005 &   0.5101 f
  core/be/icc_place96/Z (NBUFFX8)                                 0.0410    0.0720 @   0.5821 f
  core/be/n159 (net)                            5      31.8796              0.0000     0.5821 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5821 f
  core/be/be_checker/wb_pkt_i[59] (net)                31.8796              0.0000     0.5821 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5821 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      31.8796              0.0000     0.5821 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5821 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  31.8796     0.0000     0.5821 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5821 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  31.8796   0.0000     0.5821 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0297  -0.0036 @   0.5785 f d 
  data arrival time                                                                    0.5785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1510   0.0000   0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0334   0.1825     0.5371 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   2.7570     0.0000     0.5371 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.5371 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   2.7570   0.0000     0.5371 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.5371 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   2.7570           0.0000     0.5371 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0334   0.0000 &   0.5371 r
  data arrival time                                                                    0.5371

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3612     0.3612
  clock reconvergence pessimism                                            -0.0048     0.3564
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.3564 r
  library hold time                                                        -0.0250     0.3314
  data required time                                                                   0.3314
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3314
  data arrival time                                                                   -0.5371
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1510   0.0000   0.3554 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0334   0.1826     0.5380 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.7752     0.0000     0.5380 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.5380 r
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.7752          0.0000     0.5380 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.5380 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.7752           0.0000     0.5380 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0334   0.0000 &   0.5380 r
  data arrival time                                                                    0.5380

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3621     0.3621
  clock reconvergence pessimism                                            -0.0048     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.3573 r
  library hold time                                                        -0.0250     0.3323
  data required time                                                                   0.3323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3323
  data arrival time                                                                   -0.5380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1516   0.0000   0.3544 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0334   0.1826     0.5370 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   2.7858     0.0000     0.5370 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.5370 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   2.7858    0.0000     0.5370 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.5370 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   2.7858           0.0000     0.5370 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0334   0.0000 &   0.5371 r
  data arrival time                                                                    0.5371

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  clock reconvergence pessimism                                            -0.0048     0.3563
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.3563 r
  library hold time                                                        -0.0250     0.3313
  data required time                                                                   0.3313
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3313
  data arrival time                                                                   -0.5371
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_282_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)   0.1763   0.0000   0.3702 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/Q (DFFX1)   0.0553   0.2198     0.5900 f
  core/be/be_calculator/calc_stage_reg/data_o[199] (net)     3  13.5872     0.0000     0.5900 f
  core/be/be_calculator/calc_stage_reg/data_o[199] (bsg_dff_width_p415_0)   0.0000     0.5900 f
  core/be/be_calculator/commit_pkt_o[21] (net)         13.5872              0.0000     0.5900 f
  core/be/be_calculator/calc_stage_reg/data_i[282] (bsg_dff_width_p415_0)   0.0000     0.5900 f
  core/be/be_calculator/calc_stage_reg/data_i[282] (net)  13.5872           0.0000     0.5900 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/D (DFFX1)   0.0553   0.0001 &   0.5901 f
  data arrival time                                                                    0.5901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  clock reconvergence pessimism                                            -0.0048     0.3725
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/CLK (DFFX1)          0.0000     0.3725 r
  library hold time                                                         0.0119     0.3844
  data required time                                                                   0.3844
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3844
  data arrival time                                                                   -0.5901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3620     0.3620
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1667   0.0000   0.3620 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0321   0.1829   0.5449 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1   2.2859   0.0000   0.5449 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.5449 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)   2.2859       0.0000     0.5449 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.5449 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)   2.2859   0.0000   0.5449 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0321   0.0000 &   0.5449 r
  data arrival time                                                                    0.5449

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  clock reconvergence pessimism                                            -0.0048     0.3640
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3640 r
  library hold time                                                        -0.0249     0.3391
  data required time                                                                   0.3391
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3391
  data arrival time                                                                   -0.5449
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3684     0.3684
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1610   0.0000   0.3684 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0326   0.1829   0.5513 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   2.4819   0.0000   0.5513 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.5513 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   2.4819      0.0000     0.5513 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.5513 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   2.4819   0.0000   0.5513 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0326   0.0000 &   0.5513 r
  data arrival time                                                                    0.5513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3754     0.3754
  clock reconvergence pessimism                                            -0.0050     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.3703 r
  library hold time                                                        -0.0249     0.3454
  data required time                                                                   0.3454
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3454
  data arrival time                                                                   -0.5513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1510   0.0000    0.3544 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0336    0.1827     0.5371 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   2.8274      0.0000     0.5371 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.5371 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   2.8274    0.0000     0.5371 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.5371 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   2.8274           0.0000     0.5371 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0336   0.0000 &   0.5371 r
  data arrival time                                                                    0.5371

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3610     0.3610
  clock reconvergence pessimism                                            -0.0048     0.3563
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.3563 r
  library hold time                                                        -0.0251     0.3312
  data required time                                                                   0.3312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3312
  data arrival time                                                                   -0.5371
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3201     0.3201
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0724   0.0000   0.3201 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0327   0.1905     0.5106 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.5884     0.0000     0.5106 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5106 f
  core/be/be_calculator/wb_pkt_o[59] (net)              3.5884              0.0000     0.5106 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5106 f
  core/be/wb_pkt[59] (net)                              3.5884              0.0000     0.5106 f
  core/be/icc_place96/INP (NBUFFX8)                               0.0327   -0.0005 &   0.5101 f
  core/be/icc_place96/Z (NBUFFX8)                                 0.0410    0.0720 @   0.5821 f
  core/be/n159 (net)                            5      31.8796              0.0000     0.5821 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5821 f
  core/be/be_checker/wb_pkt_i[59] (net)                31.8796              0.0000     0.5821 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5821 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      31.8796              0.0000     0.5821 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5821 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  31.8796     0.0000     0.5821 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5821 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  31.8796   0.0000     0.5821 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0297  -0.0044 @   0.5777 f d 
  data arrival time                                                                    0.5777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1611   0.0000    0.3691 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0346    0.1841     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   3.1823      0.0000     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.5532 r
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   3.1823             0.0000     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   3.1823           0.0000     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0346   0.0000 &   0.5532 r
  data arrival time                                                                    0.5532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  clock reconvergence pessimism                                            -0.0050     0.3727
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.3727 r
  library hold time                                                        -0.0255     0.3472
  data required time                                                                   0.3472
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3472
  data arrival time                                                                   -0.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1612   0.0000    0.3707 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0326    0.1828     0.5536 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   2.4710      0.0000     0.5536 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.5536 r
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   2.4710              0.0000     0.5536 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.5536 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   2.4710           0.0000     0.5536 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0326   0.0000 &   0.5536 r
  data arrival time                                                                    0.5536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  clock reconvergence pessimism                                            -0.0050     0.3724
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.3724 r
  library hold time                                                        -0.0249     0.3475
  data required time                                                                   0.3475
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3475
  data arrival time                                                                   -0.5536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1733   0.0000    0.3784 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0321    0.1835     0.5619 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.2916      0.0000     0.5619 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.5619 r
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.2916              0.0000     0.5619 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.5619 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.2916           0.0000     0.5619 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0321   0.0000 &   0.5619 r
  data arrival time                                                                    0.5619

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3858     0.3858
  clock reconvergence pessimism                                            -0.0050     0.3808
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.3808 r
  library hold time                                                        -0.0250     0.3558
  data required time                                                                   0.3558
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3558
  data arrival time                                                                   -0.5619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1732   0.0000    0.3779 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0321    0.1835     0.5614 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   2.2929      0.0000     0.5614 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.5614 r
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   2.2929              0.0000     0.5614 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.5614 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   2.2929           0.0000     0.5614 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0321   0.0000 &   0.5614 r
  data arrival time                                                                    0.5614

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3852     0.3852
  clock reconvergence pessimism                                            -0.0050     0.3802
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.3802 r
  library hold time                                                        -0.0250     0.3552
  data required time                                                                   0.3552
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3552
  data arrival time                                                                   -0.5614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_246_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3609     0.3609
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)   0.1667   0.0000   0.3609 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/Q (DFFX1)   0.0556   0.2192     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_o[163] (net)     3  13.7333     0.0000     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_o[163] (bsg_dff_width_p415_0)   0.0000     0.5801 f
  core/be/be_calculator/commit_pkt_o[68] (net)         13.7333              0.0000     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_i[246] (bsg_dff_width_p415_0)   0.0000     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_i[246] (net)  13.7333           0.0000     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/D (DFFX1)   0.0556   0.0001 &   0.5802 f
  data arrival time                                                                    0.5802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                            -0.0048     0.3629
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/CLK (DFFX1)          0.0000     0.3629 r
  library hold time                                                         0.0111     0.3740
  data required time                                                                   0.3740
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3740
  data arrival time                                                                   -0.5802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3709     0.3709
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1612   0.0000    0.3709 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0331    0.1832     0.5541 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   2.6606      0.0000     0.5541 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.5541 r
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   2.6606              0.0000     0.5541 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.5541 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   2.6606           0.0000     0.5541 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0331   0.0000 &   0.5541 r
  data arrival time                                                                    0.5541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  clock reconvergence pessimism                                            -0.0050     0.3730
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.3730 r
  library hold time                                                        -0.0251     0.3479
  data required time                                                                   0.3479
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3479
  data arrival time                                                                   -0.5541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3193     0.3193
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0724   0.0000   0.3193 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0606   0.2107     0.5300 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     3  15.9581     0.0000     0.5300 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.5300 f
  core/be/be_calculator/wb_pkt_o[40] (net)             15.9581              0.0000     0.5300 f
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.5300 f
  core/be/wb_pkt[40] (net)                             15.9581              0.0000     0.5300 f
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5300 f
  core/be/be_checker/wb_pkt_i[40] (net)                15.9581              0.0000     0.5300 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5300 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      15.9581              0.0000     0.5300 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5300 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  15.9581     0.0000     0.5300 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[40] (bsg_dff_width_p68_0)   0.0000   0.5300 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[40] (net)  15.9581   0.0000   0.5300 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_40_/D (DFFX1)   0.0606  -0.0019 &   0.5281 f
  data arrival time                                                                    0.5281

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3253     0.3253
  clock reconvergence pessimism                                            -0.0049     0.3205
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_40_/CLK (DFFX1)   0.0000   0.3205 r
  library hold time                                                         0.0013     0.3218
  data required time                                                                   0.3218
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3218
  data arrival time                                                                   -0.5281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1510   0.0000    0.3545 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0341    0.1830     0.5375 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   3.0229      0.0000     0.5375 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.5375 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   3.0229   0.0000     0.5375 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.5375 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   3.0229           0.0000     0.5375 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0341   0.0000 &   0.5375 r
  data arrival time                                                                    0.5375

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3612     0.3612
  clock reconvergence pessimism                                            -0.0048     0.3564
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.3564 r
  library hold time                                                        -0.0252     0.3312
  data required time                                                                   0.3312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3312
  data arrival time                                                                   -0.5375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1667   0.0000    0.3624 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0326    0.1833     0.5457 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   2.4739      0.0000     0.5457 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.5457 r
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    2.4739              0.0000     0.5457 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.5457 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   2.4739           0.0000     0.5457 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0326   0.0000 &   0.5458 r
  data arrival time                                                                    0.5458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3692     0.3692
  clock reconvergence pessimism                                            -0.0048     0.3645
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.3645 r
  library hold time                                                        -0.0250     0.3394
  data required time                                                                   0.3394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3394
  data arrival time                                                                   -0.5458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_244_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3617     0.3617
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)   0.1667   0.0000   0.3617 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/Q (DFFX1)   0.0585   0.2211     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_o[161] (net)     3  14.9874     0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_o[161] (bsg_dff_width_p415_0)   0.0000     0.5828 f
  core/be/be_calculator/commit_pkt_o[66] (net)         14.9874              0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_i[244] (bsg_dff_width_p415_0)   0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_i[244] (net)  14.9874           0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/D (DFFX1)   0.0585  -0.0047 &   0.5782 f
  data arrival time                                                                    0.5782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3614
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/CLK (DFFX1)          0.0000     0.3614 r
  library hold time                                                         0.0104     0.3718
  data required time                                                                   0.3718
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3718
  data arrival time                                                                   -0.5782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3759     0.3759
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1731   0.0000    0.3759 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0318    0.1833     0.5592 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.1928      0.0000     0.5592 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.5592 r
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.1928              0.0000     0.5592 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.5592 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.1928           0.0000     0.5592 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0318   0.0000 &   0.5592 r
  data arrival time                                                                    0.5592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3828     0.3828
  clock reconvergence pessimism                                            -0.0050     0.3777
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.3777 r
  library hold time                                                        -0.0249     0.3528
  data required time                                                                   0.3528
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3528
  data arrival time                                                                   -0.5592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.1763   0.0000   0.3688 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0333   0.1845     0.5533 r
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   2.7116     0.0000     0.5533 r
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.5533 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   2.7116   0.0000     0.5533 r
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.5533 r
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   2.7116           0.0000     0.5533 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0333   0.0000 &   0.5533 r
  data arrival time                                                                    0.5533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0048     0.3722
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.3722 r
  library hold time                                                        -0.0254     0.3469
  data required time                                                                   0.3469
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3469
  data arrival time                                                                   -0.5533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3196     0.3196
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0724   0.0000   0.3196 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0326   0.1905     0.5101 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.5707     0.0000     0.5101 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.5101 f
  core/be/be_calculator/wb_pkt_o[48] (net)              3.5707              0.0000     0.5101 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.5101 f
  core/be/wb_pkt[48] (net)                              3.5707              0.0000     0.5101 f
  core/be/icc_place78/INP (NBUFFX8)                               0.0326    0.0000 &   0.5101 f
  core/be/icc_place78/Z (NBUFFX8)                                 0.0389    0.0709 @   0.5809 f
  core/be/n107 (net)                            5      27.4153              0.0000     0.5809 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5809 f
  core/be/be_checker/wb_pkt_i[48] (net)                27.4153              0.0000     0.5809 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5809 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      27.4153              0.0000     0.5809 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5809 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  27.4153     0.0000     0.5809 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5809 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  27.4153   0.0000     0.5809 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0281  -0.0014 @   0.5795 f d 
  data arrival time                                                                    0.5795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3619     0.3619
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.1667   0.0000   0.3619 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0329   0.1835   0.5454 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1   2.6006   0.0000   0.5454 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.5454 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)   2.6006       0.0000     0.5454 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.5454 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)   2.6006   0.0000   0.5454 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0329   0.0000 &   0.5454 r
  data arrival time                                                                    0.5454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  clock reconvergence pessimism                                            -0.0048     0.3638
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.3638 r
  library hold time                                                        -0.0251     0.3387
  data required time                                                                   0.3387
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3387
  data arrival time                                                                   -0.5454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.2011   0.0000   0.3769 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0321   0.1857   0.5626 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   2.2766   0.0000   0.5626 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.5626 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   2.2766      0.0000     0.5626 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.5626 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   2.2766   0.0000   0.5626 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0321   0.0000 &   0.5626 r
  data arrival time                                                                    0.5626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0033     0.3812
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.3812 r
  library hold time                                                        -0.0254     0.3558
  data required time                                                                   0.3558
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3558
  data arrival time                                                                   -0.5626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1763   0.0000    0.3673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0369    0.1869     0.5542 r
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   4.0405      0.0000     0.5542 r
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.5542 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   4.0405   0.0000     0.5542 r
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.5542 r
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   4.0405           0.0000     0.5542 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0369  -0.0017 &   0.5525 r
  data arrival time                                                                    0.5525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0048     0.3722
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.3722 r
  library hold time                                                        -0.0265     0.3457
  data required time                                                                   0.3457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3457
  data arrival time                                                                   -0.5525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1612   0.0000    0.3697 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0346    0.1842     0.5538 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   3.1845      0.0000     0.5538 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5538 r
  core/be/be_calculator/calc_stage_r_0__v_ (net)        3.1845              0.0000     0.5538 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5538 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   3.1845            0.0000     0.5538 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0346    0.0000 &   0.5539 r
  data arrival time                                                                    0.5539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  clock reconvergence pessimism                                            -0.0050     0.3726
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.3726 r
  library hold time                                                        -0.0255     0.3471
  data required time                                                                   0.3471
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3471
  data arrival time                                                                   -0.5539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3619     0.3619
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.1667   0.0000   0.3619 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0332   0.1837   0.5456 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1   2.6792   0.0000   0.5456 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.5456 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)   2.6792       0.0000     0.5456 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.5456 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)   2.6792   0.0000   0.5456 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0332   0.0000 &   0.5456 r
  data arrival time                                                                    0.5456

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  clock reconvergence pessimism                                            -0.0048     0.3639
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3639 r
  library hold time                                                        -0.0252     0.3387
  data required time                                                                   0.3387
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3387
  data arrival time                                                                   -0.5456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1730   0.0000    0.3757 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0352    0.1856     0.5613 r
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   3.4279      0.0000     0.5613 r
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.5613 r
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    3.4279              0.0000     0.5613 r
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.5613 r
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   3.4279           0.0000     0.5613 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0352   0.0000 &   0.5613 r
  data arrival time                                                                    0.5613

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3853     0.3853
  clock reconvergence pessimism                                            -0.0050     0.3803
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.3803 r
  library hold time                                                        -0.0259     0.3544
  data required time                                                                   0.3544
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3544
  data arrival time                                                                   -0.5613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3618     0.3618
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1667   0.0000   0.3618 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0332   0.1837   0.5455 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   2.6915   0.0000   0.5455 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.5455 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   2.6915       0.0000     0.5455 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.5455 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   2.6915   0.0000   0.5455 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0332   0.0000 &   0.5455 r
  data arrival time                                                                    0.5455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  clock reconvergence pessimism                                            -0.0048     0.3638
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3638 r
  library hold time                                                        -0.0252     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1611   0.0000     0.3689 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0339    0.1837     0.5526 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.9528       0.0000     0.5526 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.5526 r
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.9528             0.0000     0.5526 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.5526 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.9528            0.0000     0.5526 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0339    0.0000 &   0.5526 r
  data arrival time                                                                    0.5526

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3760     0.3760
  clock reconvergence pessimism                                            -0.0050     0.3710
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.3710 r
  library hold time                                                        -0.0253     0.3456
  data required time                                                                   0.3456
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3456
  data arrival time                                                                   -0.5526
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1515   0.0000   0.3543 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0349   0.1836     0.5380 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   3.3110     0.0000     0.5380 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.5380 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   3.3110   0.0000     0.5380 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.5380 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   3.3110           0.0000     0.5380 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0349   0.0000 &   0.5380 r
  data arrival time                                                                    0.5380

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  clock reconvergence pessimism                                            -0.0048     0.3563
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.3563 r
  library hold time                                                        -0.0255     0.3308
  data required time                                                                   0.3308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3308
  data arrival time                                                                   -0.5380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/CLK (DFFX1)   0.1515   0.0000   0.3547 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/Q (DFFX1)   0.0579   0.2195   0.5742 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (net)     2  14.7359   0.0000   0.5742 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5742 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (net)  14.7359            0.0000     0.5742 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (bp_be_scheduler_02_0)    0.0000     0.5742 f
  core/be/be_checker/dispatch_pkt_o[18] (net)          14.7359              0.0000     0.5742 f
  core/be/be_checker/dispatch_pkt_o[18] (bp_be_checker_top_02_0)            0.0000     0.5742 f
  core/be/dispatch_pkt[18] (net)                       14.7359              0.0000     0.5742 f
  core/be/be_calculator/dispatch_pkt_i[18] (bp_be_calculator_top_02_0)      0.0000     0.5742 f
  core/be/be_calculator/dispatch_pkt_i[18] (net)       14.7359              0.0000     0.5742 f
  core/be/be_calculator/reservation_reg/data_i[18] (bsg_dff_width_p295_0)   0.0000     0.5742 f
  core/be/be_calculator/reservation_reg/data_i[18] (net)  14.7359           0.0000     0.5742 f
  core/be/be_calculator/reservation_reg/data_r_reg_18_/D (DFFX1)   0.0579  -0.0011 &   0.5731 f
  data arrival time                                                                    0.5731

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  clock reconvergence pessimism                                            -0.0048     0.3565
  core/be/be_calculator/reservation_reg/data_r_reg_18_/CLK (DFFX1)          0.0000     0.3565 r
  library hold time                                                         0.0094     0.3659
  data required time                                                                   0.3659
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3659
  data arrival time                                                                   -0.5731
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3196     0.3196
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0724   0.0000   0.3196 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0326   0.1905     0.5101 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.5707     0.0000     0.5101 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.5101 f
  core/be/be_calculator/wb_pkt_o[48] (net)              3.5707              0.0000     0.5101 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.5101 f
  core/be/wb_pkt[48] (net)                              3.5707              0.0000     0.5101 f
  core/be/icc_place78/INP (NBUFFX8)                               0.0326    0.0000 &   0.5101 f
  core/be/icc_place78/Z (NBUFFX8)                                 0.0389    0.0709 @   0.5809 f
  core/be/n107 (net)                            5      27.4153              0.0000     0.5809 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5809 f
  core/be/be_checker/wb_pkt_i[48] (net)                27.4153              0.0000     0.5809 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5809 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      27.4153              0.0000     0.5809 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5809 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  27.4153     0.0000     0.5809 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5809 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  27.4153   0.0000     0.5809 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0282  -0.0020 @   0.5790 f d 
  data arrival time                                                                    0.5790

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1670   0.0000    0.3613 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0333    0.1838     0.5451 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.7192      0.0000     0.5451 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.5451 r
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.7192              0.0000     0.5451 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.5451 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.7192           0.0000     0.5451 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0333   0.0000 &   0.5451 r
  data arrival time                                                                    0.5451

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  clock reconvergence pessimism                                            -0.0048     0.3630
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.3630 r
  library hold time                                                        -0.0252     0.3378
  data required time                                                                   0.3378
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3378
  data arrival time                                                                   -0.5451
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  core/be/be_calculator/comp_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1811   0.0000    0.3677 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0348    0.2054     0.5731 f
  core/be/be_calculator/comp_stage_reg/data_o[98] (net)     1   4.5919      0.0000     0.5731 f
  core/be/be_calculator/comp_stage_reg/data_o[98] (bsg_dff_width_p320_0)    0.0000     0.5731 f
  core/be/be_calculator/comp_stage_r_1__34_ (net)       4.5919              0.0000     0.5731 f
  core/be/be_calculator/comp_stage_mux/data0_i[162] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5731 f
  core/be/be_calculator/comp_stage_mux/data0_i[162] (net)   4.5919          0.0000     0.5731 f
  core/be/be_calculator/comp_stage_mux/U35/INP (NBUFFX2)          0.0348   -0.0013 &   0.5718 f
  core/be/be_calculator/comp_stage_mux/U35/Z (NBUFFX2)            0.0373    0.0585     0.6303 f
  core/be/be_calculator/comp_stage_mux/data_o[162] (net)     3  15.1629     0.0000     0.6303 f
  core/be/be_calculator/comp_stage_mux/data_o[162] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6303 f
  core/be/be_calculator/comp_stage_n[98] (net)         15.1629              0.0000     0.6303 f
  core/be/be_calculator/comp_stage_reg/data_i[162] (bsg_dff_width_p320_0)   0.0000     0.6303 f
  core/be/be_calculator/comp_stage_reg/data_i[162] (net)  15.1629           0.0000     0.6303 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_162_/D (DFFX1)   0.0373  -0.0026 &   0.6278 f
  data arrival time                                                                    0.6278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  clock reconvergence pessimism                                            -0.0049     0.4003
  core/be/be_calculator/comp_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.4003 r
  library hold time                                                         0.0201     0.4204
  data required time                                                                   0.4204
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4204
  data arrival time                                                                   -0.6278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3618     0.3618
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1667   0.0000    0.3618 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0347    0.1847     0.5465 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   3.2251      0.0000     0.5465 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.5465 r
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   3.2251              0.0000     0.5465 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.5465 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   3.2251           0.0000     0.5465 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0347  -0.0011 &   0.5454 r
  data arrival time                                                                    0.5454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  clock reconvergence pessimism                                            -0.0048     0.3637
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.3637 r
  library hold time                                                        -0.0256     0.3380
  data required time                                                                   0.3380
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3380
  data arrival time                                                                   -0.5454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3612     0.3612
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.1667   0.0000   0.3612 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0337   0.1840   0.5452 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1   2.8816   0.0000   0.5452 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.5452 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)   2.8816       0.0000     0.5452 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.5452 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)   2.8816   0.0000   0.5452 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0337   0.0000 &   0.5453 r
  data arrival time                                                                    0.5453

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3680     0.3680
  clock reconvergence pessimism                                            -0.0048     0.3632
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3632 r
  library hold time                                                        -0.0254     0.3378
  data required time                                                                   0.3378
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3378
  data arrival time                                                                   -0.5453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1730   0.0000    0.3775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0337    0.1845     0.5620 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.8688      0.0000     0.5620 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.5620 r
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.8688              0.0000     0.5620 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.5620 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.8688           0.0000     0.5620 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0337   0.0000 &   0.5620 r
  data arrival time                                                                    0.5620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3851     0.3851
  clock reconvergence pessimism                                            -0.0050     0.3800
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.3800 r
  library hold time                                                        -0.0254     0.3546
  data required time                                                                   0.3546
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3546
  data arrival time                                                                   -0.5620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3620     0.3620
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1667   0.0000    0.3620 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0348    0.1848     0.5467 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   3.2863      0.0000     0.5467 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.5467 r
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   3.2863              0.0000     0.5467 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.5467 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   3.2863           0.0000     0.5467 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0348  -0.0009 &   0.5458 r
  data arrival time                                                                    0.5458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  clock reconvergence pessimism                                            -0.0048     0.3640
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.3640 r
  library hold time                                                        -0.0257     0.3383
  data required time                                                                   0.3383
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3383
  data arrival time                                                                   -0.5458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3193     0.3193
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0724   0.0000   0.3193 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0328   0.1906     0.5100 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.6537     0.0000     0.5100 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.5100 f
  core/be/be_calculator/wb_pkt_o[56] (net)              3.6537              0.0000     0.5100 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.5100 f
  core/be/wb_pkt[56] (net)                              3.6537              0.0000     0.5100 f
  core/be/icc_place98/INP (NBUFFX8)                               0.0328    0.0000 &   0.5100 f
  core/be/icc_place98/Z (NBUFFX8)                                 0.0404    0.0718 @   0.5817 f
  core/be/n161 (net)                            5      30.8216              0.0000     0.5817 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.5817 f
  core/be/be_checker/wb_pkt_i[56] (net)                30.8216              0.0000     0.5817 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.5817 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      30.8216              0.0000     0.5817 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.5817 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  30.8216     0.0000     0.5817 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5817 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  30.8216   0.0000     0.5817 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0293  -0.0014 @   0.5803 f d 
  data arrival time                                                                    0.5803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.2010   0.0000   0.3766 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0322   0.1858   0.5624 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.3244   0.0000   0.5624 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.5624 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.3244      0.0000     0.5624 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.5624 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.3244   0.0000   0.5624 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0322   0.0000 &   0.5624 r
  data arrival time                                                                    0.5624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0033     0.3803
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3803 r
  library hold time                                                        -0.0255     0.3548
  data required time                                                                   0.3548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3548
  data arrival time                                                                   -0.5624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.2004   0.0000   0.3776 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0323   0.1858   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.3604   0.0000   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.3604      0.0000     0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.3604   0.0000   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0323   0.0000 &   0.5634 r
  data arrival time                                                                    0.5634

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3847     0.3847
  clock reconvergence pessimism                                            -0.0033     0.3813
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                        -0.0255     0.3558
  data required time                                                                   0.3558
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3558
  data arrival time                                                                   -0.5634
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1611   0.0000    0.3698 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0351    0.1845     0.5543 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   3.3697      0.0000     0.5543 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.5543 r
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   3.3697              0.0000     0.5543 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.5543 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   3.3697           0.0000     0.5543 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0351   0.0000 &   0.5543 r
  data arrival time                                                                    0.5543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  clock reconvergence pessimism                                            -0.0050     0.3723
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.3723 r
  library hold time                                                        -0.0257     0.3467
  data required time                                                                   0.3467
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3467
  data arrival time                                                                   -0.5543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1672   0.0000    0.3611 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0337    0.1841     0.5451 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.8742      0.0000     0.5451 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.5451 r
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.8742              0.0000     0.5451 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.5451 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.8742           0.0000     0.5451 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0337   0.0000 &   0.5452 r
  data arrival time                                                                    0.5452

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                            -0.0048     0.3629
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.3629 r
  library hold time                                                        -0.0254     0.3375
  data required time                                                                   0.3375
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3375
  data arrival time                                                                   -0.5452
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2077


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3744     0.3744
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1811   0.0000   0.3744 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0325   0.1844     0.5588 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.4286     0.0000     0.5588 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.5588 r
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.4286          0.0000     0.5588 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.5588 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.4286           0.0000     0.5588 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0325   0.0000 &   0.5588 r
  data arrival time                                                                    0.5588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3812     0.3812
  clock reconvergence pessimism                                            -0.0049     0.3764
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.3764 r
  library hold time                                                        -0.0252     0.3511
  data required time                                                                   0.3511
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3511
  data arrival time                                                                   -0.5588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2077


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1730   0.0000    0.3775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0341    0.1848     0.5623 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   3.0088      0.0000     0.5623 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.5623 r
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   3.0088              0.0000     0.5623 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.5623 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   3.0088           0.0000     0.5623 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0341   0.0000 &   0.5623 r
  data arrival time                                                                    0.5623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3851     0.3851
  clock reconvergence pessimism                                            -0.0050     0.3801
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.3801 r
  library hold time                                                        -0.0256     0.3545
  data required time                                                                   0.3545
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3545
  data arrival time                                                                   -0.5623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1763   0.0000   0.3644 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0331   0.1844     0.5488 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   2.6347     0.0000     0.5488 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5488 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   2.6347   0.0000     0.5488 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5488 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   2.6347           0.0000     0.5488 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0331   0.0000 &   0.5488 r
  data arrival time                                                                    0.5488

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3711     0.3711
  clock reconvergence pessimism                                            -0.0048     0.3663
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.3663 r
  library hold time                                                        -0.0253     0.3410
  data required time                                                                   0.3410
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3410
  data arrival time                                                                   -0.5488
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3619     0.3619
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1667   0.0000   0.3619 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0341   0.1843   0.5461 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   3.0123   0.0000   0.5461 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.5461 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   3.0123      0.0000     0.5461 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.5461 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   3.0123   0.0000   0.5461 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0341   0.0000 &   0.5462 r
  data arrival time                                                                    0.5462

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  clock reconvergence pessimism                                            -0.0048     0.3638
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.3638 r
  library hold time                                                        -0.0255     0.3384
  data required time                                                                   0.3384
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3384
  data arrival time                                                                   -0.5462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1922   0.0000    0.3889 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0321    0.1850     0.5739 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.2819      0.0000     0.5739 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.5739 r
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.2819              0.0000     0.5739 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.5739 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.2819           0.0000     0.5739 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0321   0.0000 &   0.5739 r
  data arrival time                                                                    0.5739

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  clock reconvergence pessimism                                            -0.0050     0.3914
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.3914 r
  library hold time                                                        -0.0253     0.3661
  data required time                                                                   0.3661
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3661
  data arrival time                                                                   -0.5739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3610     0.3610
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.1667   0.0000   0.3610 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0341   0.1843   0.5453 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1   3.0285   0.0000   0.5453 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.5453 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)   3.0285       0.0000     0.5453 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.5453 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)   3.0285   0.0000   0.5453 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0341   0.0000 &   0.5454 r
  data arrival time                                                                    0.5454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  clock reconvergence pessimism                                            -0.0048     0.3630
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3630 r
  library hold time                                                        -0.0255     0.3375
  data required time                                                                   0.3375
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3375
  data arrival time                                                                   -0.5454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1763   0.0000    0.3673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0333    0.1845     0.5518 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   2.7099      0.0000     0.5518 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.5518 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   2.7099   0.0000     0.5518 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.5518 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   2.7099           0.0000     0.5518 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0333   0.0000 &   0.5518 r
  data arrival time                                                                    0.5518

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3741     0.3741
  clock reconvergence pessimism                                            -0.0048     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3694 r
  library hold time                                                        -0.0254     0.3440
  data required time                                                                   0.3440
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3440
  data arrival time                                                                   -0.5518
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1763   0.0000   0.3702 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0335   0.1846     0.5548 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   2.7913     0.0000     0.5548 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.5548 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   2.7913   0.0000     0.5548 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.5548 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   2.7913           0.0000     0.5548 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0335   0.0000 &   0.5548 r
  data arrival time                                                                    0.5548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  clock reconvergence pessimism                                            -0.0048     0.3724
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.3724 r
  library hold time                                                        -0.0254     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.5548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1916   0.0000     0.3894 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0321    0.1849     0.5743 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   2.2716       0.0000     0.5743 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.5743 r
  core/be/be_calculator/exc_stage_r[12] (net)           2.2716              0.0000     0.5743 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.5743 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   2.2716             0.0000     0.5743 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0321    0.0000 &   0.5743 r
  data arrival time                                                                    0.5743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                            -0.0050     0.3917
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.3917 r
  library hold time                                                        -0.0253     0.3664
  data required time                                                                   0.3664
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3664
  data arrival time                                                                   -0.5743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1612   0.0000    0.3699 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0357    0.1849     0.5548 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   3.5815      0.0000     0.5548 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.5548 r
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   3.5815              0.0000     0.5548 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.5548 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   3.5815           0.0000     0.5548 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0357   0.0000 &   0.5549 r
  data arrival time                                                                    0.5549

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  clock reconvergence pessimism                                            -0.0050     0.3728
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.3728 r
  library hold time                                                        -0.0259     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.5549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.2012   0.0000   0.3779 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0335   0.1867     0.5646 r
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   2.8061     0.0000     0.5646 r
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.5646 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   2.8061    0.0000     0.5646 r
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.5646 r
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   2.8061           0.0000     0.5646 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0335  -0.0008 &   0.5637 r
  data arrival time                                                                    0.5637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3850     0.3850
  clock reconvergence pessimism                                            -0.0033     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                        -0.0258     0.3558
  data required time                                                                   0.3558
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3558
  data arrival time                                                                   -0.5637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1666   0.0000   0.3613 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0342   0.1844   0.5456 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1   3.0541   0.0000   0.5456 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.5456 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)   3.0541       0.0000     0.5456 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.5456 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)   3.0541   0.0000   0.5456 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0342   0.0000 &   0.5456 r
  data arrival time                                                                    0.5456

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3680     0.3680
  clock reconvergence pessimism                                            -0.0048     0.3632
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3632 r
  library hold time                                                        -0.0255     0.3377
  data required time                                                                   0.3377
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3377
  data arrival time                                                                   -0.5456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3202     0.3202
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0724   0.0000   0.3202 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0324   0.1902     0.5104 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   3.4477     0.0000     0.5104 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.5104 f
  core/be/be_calculator/wb_pkt_o[43] (net)              3.4477              0.0000     0.5104 f
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.5104 f
  core/be/wb_pkt[43] (net)                              3.4477              0.0000     0.5104 f
  core/be/icc_place28/INP (NBUFFX8)                               0.0324    0.0000 &   0.5104 f
  core/be/icc_place28/Z (NBUFFX8)                                 0.0407    0.0722 @   0.5826 f
  core/be/n57 (net)                             5      32.6251              0.0000     0.5826 f
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5826 f
  core/be/be_checker/wb_pkt_i[43] (net)                32.6251              0.0000     0.5826 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5826 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      32.6251              0.0000     0.5826 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5826 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  32.6251     0.0000     0.5826 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5826 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  32.6251   0.0000     0.5826 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0294  -0.0018 @   0.5808 f d 
  data arrival time                                                                    0.5808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1763   0.0000   0.3688 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0335   0.1846     0.5534 r
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   2.7828     0.0000     0.5534 r
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.5534 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   2.7828   0.0000     0.5534 r
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.5534 r
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   2.7828           0.0000     0.5534 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0335   0.0000 &   0.5534 r
  data arrival time                                                                    0.5534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3756     0.3756
  clock reconvergence pessimism                                            -0.0048     0.3708
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.3708 r
  library hold time                                                        -0.0254     0.3454
  data required time                                                                   0.3454
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3454
  data arrival time                                                                   -0.5534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.2010   0.0000   0.3772 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0329   0.1862   0.5635 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.5508   0.0000   0.5635 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.5635 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.5508      0.0000     0.5635 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.5635 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.5508   0.0000   0.5635 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0329   0.0000 &   0.5635 r
  data arrival time                                                                    0.5635

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3844     0.3844
  clock reconvergence pessimism                                            -0.0033     0.3811
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.3811 r
  library hold time                                                        -0.0256     0.3555
  data required time                                                                   0.3555
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3555
  data arrival time                                                                   -0.5635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1673   0.0000    0.3611 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0341    0.1843     0.5454 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   3.0163      0.0000     0.5454 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.5454 r
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   3.0163              0.0000     0.5454 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.5454 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   3.0163           0.0000     0.5454 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0341   0.0000 &   0.5455 r
  data arrival time                                                                    0.5455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                            -0.0048     0.3629
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.3629 r
  library hold time                                                        -0.0255     0.3374
  data required time                                                                   0.3374
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3374
  data arrival time                                                                   -0.5455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1732   0.0000    0.3772 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0340    0.1847     0.5619 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   2.9651      0.0000     0.5619 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.5619 r
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    2.9651              0.0000     0.5619 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.5619 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   2.9651           0.0000     0.5619 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0340  -0.0006 &   0.5613 r
  data arrival time                                                                    0.5613

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  clock reconvergence pessimism                                            -0.0050     0.3788
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.3788 r
  library hold time                                                        -0.0255     0.3533
  data required time                                                                   0.3533
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3533
  data arrival time                                                                   -0.5613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.2010   0.0000    0.3778 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0330    0.1863     0.5640 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   2.5962      0.0000     0.5640 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.5640 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   2.5962    0.0000     0.5640 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.5640 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   2.5962           0.0000     0.5640 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0330   0.0000 &   0.5641 r
  data arrival time                                                                    0.5641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3850     0.3850
  clock reconvergence pessimism                                            -0.0033     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                        -0.0257     0.3560
  data required time                                                                   0.3560
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3560
  data arrival time                                                                   -0.5641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3616     0.3616
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1673   0.0000   0.3616 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0349   0.1849   0.5465 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   3.3256   0.0000   0.5465 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5465 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   3.3256      0.0000     0.5465 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5465 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   3.3256   0.0000   0.5465 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0349  -0.0006 &   0.5459 r
  data arrival time                                                                    0.5459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  clock reconvergence pessimism                                            -0.0048     0.3636
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.3636 r
  library hold time                                                        -0.0257     0.3378
  data required time                                                                   0.3378
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3378
  data arrival time                                                                   -0.5459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3193     0.3193
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0724   0.0000   0.3193 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0328   0.1906     0.5100 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.6537     0.0000     0.5100 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.5100 f
  core/be/be_calculator/wb_pkt_o[56] (net)              3.6537              0.0000     0.5100 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.5100 f
  core/be/wb_pkt[56] (net)                              3.6537              0.0000     0.5100 f
  core/be/icc_place98/INP (NBUFFX8)                               0.0328    0.0000 &   0.5100 f
  core/be/icc_place98/Z (NBUFFX8)                                 0.0404    0.0718 @   0.5817 f
  core/be/n161 (net)                            5      30.8216              0.0000     0.5817 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.5817 f
  core/be/be_checker/wb_pkt_i[56] (net)                30.8216              0.0000     0.5817 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.5817 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      30.8216              0.0000     0.5817 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.5817 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  30.8216     0.0000     0.5817 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5817 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  30.8216   0.0000     0.5817 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0293  -0.0020 @   0.5798 f d 
  data arrival time                                                                    0.5798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3615     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1673   0.0000    0.3615 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0340    0.1843     0.5458 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.9849      0.0000     0.5458 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.5458 r
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.9849              0.0000     0.5458 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.5458 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.9849           0.0000     0.5458 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0340   0.0000 &   0.5458 r
  data arrival time                                                                    0.5458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                            -0.0048     0.3631
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.3631 r
  library hold time                                                        -0.0255     0.3376
  data required time                                                                   0.3376
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3376
  data arrival time                                                                   -0.5458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3200     0.3200
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0724   0.0000   0.3200 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0326   0.1904     0.5104 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.5328     0.0000     0.5104 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5104 f
  core/be/be_calculator/wb_pkt_o[49] (net)              3.5328              0.0000     0.5104 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5104 f
  core/be/wb_pkt[49] (net)                              3.5328              0.0000     0.5104 f
  core/be/icc_place94/INP (NBUFFX8)                               0.0326    0.0000 &   0.5104 f
  core/be/icc_place94/Z (NBUFFX8)                                 0.0396    0.0712 @   0.5816 f
  core/be/n157 (net)                            5      28.9575              0.0000     0.5816 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5816 f
  core/be/be_checker/wb_pkt_i[49] (net)                28.9575              0.0000     0.5816 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5816 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      28.9575              0.0000     0.5816 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5816 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  28.9575     0.0000     0.5816 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5816 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  28.9575   0.0000     0.5816 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0286  -0.0007 @   0.5810 f d 
  data arrival time                                                                    0.5810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_314_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3802     0.3802
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.1733   0.0000   0.3802 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0994   0.2462 @   0.6264 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (net)     4  33.2398     0.0000     0.6264 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (bsg_dff_width_p415_0)   0.0000     0.6264 f
  core/be/be_calculator/commit_pkt_o[92] (net)         33.2398              0.0000     0.6264 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (bsg_dff_width_p415_0)   0.0000     0.6264 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (net)  33.2398           0.0000     0.6264 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/D (DFFX1)   0.0994  -0.0005 @   0.6259 f
  data arrival time                                                                    0.6259

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4154     0.4154
  clock reconvergence pessimism                                            -0.0008     0.4146
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/CLK (DFFX1)          0.0000     0.4146 r
  library hold time                                                         0.0031     0.4177
  data required time                                                                   0.4177
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4177
  data arrival time                                                                   -0.6259
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3618     0.3618
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1667   0.0000   0.3618 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0345   0.1846   0.5464 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   3.1790   0.0000   0.5464 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.5464 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   3.1790       0.0000     0.5464 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.5464 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   3.1790   0.0000   0.5464 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0345   0.0000 &   0.5464 r
  data arrival time                                                                    0.5464

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  clock reconvergence pessimism                                            -0.0048     0.3638
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3638 r
  library hold time                                                        -0.0256     0.3382
  data required time                                                                   0.3382
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3382
  data arrival time                                                                   -0.5464
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1733   0.0000    0.3780 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0334    0.1843     0.5623 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   2.7464      0.0000     0.5623 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.5623 r
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    2.7464              0.0000     0.5623 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.5623 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   2.7464           0.0000     0.5623 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0334   0.0000 &   0.5623 r
  data arrival time                                                                    0.5623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3844     0.3844
  clock reconvergence pessimism                                            -0.0050     0.3794
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.3794 r
  library hold time                                                        -0.0253     0.3541
  data required time                                                                   0.3541
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3541
  data arrival time                                                                   -0.5623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3809     0.3809
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1733   0.0000    0.3809 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0340    0.1848     0.5657 r
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   2.9866      0.0000     0.5657 r
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.5657 r
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    2.9866              0.0000     0.5657 r
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.5657 r
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   2.9866           0.0000     0.5657 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0340   0.0000 &   0.5657 r
  data arrival time                                                                    0.5657

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3880     0.3880
  clock reconvergence pessimism                                            -0.0050     0.3830
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.3830 r
  library hold time                                                        -0.0255     0.3574
  data required time                                                                   0.3574
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3574
  data arrival time                                                                   -0.5657
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3617     0.3617
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1667   0.0000    0.3617 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0344    0.1845     0.5462 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   3.1255      0.0000     0.5462 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.5462 r
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   3.1255              0.0000     0.5462 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.5462 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   3.1255           0.0000     0.5462 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0344   0.0000 &   0.5462 r
  data arrival time                                                                    0.5462

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  clock reconvergence pessimism                                            -0.0048     0.3634
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.3634 r
  library hold time                                                        -0.0256     0.3379
  data required time                                                                   0.3379
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3379
  data arrival time                                                                   -0.5462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.2009   0.0000   0.3774 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0346   0.1874     0.5648 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   3.1974     0.0000     0.5648 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.5648 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   3.1974    0.0000     0.5648 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.5648 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   3.1974           0.0000     0.5648 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0346  -0.0017 &   0.5631 r
  data arrival time                                                                    0.5631

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3842     0.3842
  clock reconvergence pessimism                                            -0.0033     0.3809
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3809 r
  library hold time                                                        -0.0261     0.3548
  data required time                                                                   0.3548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3548
  data arrival time                                                                   -0.5631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0724   0.0000   0.3194 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0317   0.1897     0.5091 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.1503     0.0000     0.5091 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5091 f
  core/be/be_calculator/wb_pkt_o[63] (net)              3.1503              0.0000     0.5091 f
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5091 f
  core/be/wb_pkt[63] (net)                              3.1503              0.0000     0.5091 f
  core/be/icc_place21/INP (NBUFFX8)                               0.0317    0.0000 &   0.5091 f
  core/be/icc_place21/Z (NBUFFX8)                                 0.0402    0.0711 @   0.5802 f
  core/be/n50 (net)                             5      29.5192              0.0000     0.5802 f
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5802 f
  core/be/be_checker/wb_pkt_i[63] (net)                29.5192              0.0000     0.5802 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5802 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      29.5192              0.0000     0.5802 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5802 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  29.5192     0.0000     0.5802 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5802 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  29.5192   0.0000     0.5802 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0291   0.0011 @   0.5812 f d 
  data arrival time                                                                    0.5812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3620     0.3620
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1667   0.0000   0.3620 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0347   0.1847   0.5466 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   3.2275   0.0000   0.5466 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.5466 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   3.2275       0.0000     0.5466 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.5466 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   3.2275   0.0000   0.5466 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0347   0.0000 &   0.5467 r
  data arrival time                                                                    0.5467

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  clock reconvergence pessimism                                            -0.0048     0.3639
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3639 r
  library hold time                                                        -0.0256     0.3382
  data required time                                                                   0.3382
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3382
  data arrival time                                                                   -0.5467
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.2008   0.0000   0.3772 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0351   0.1877   0.5649 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   3.3691   0.0000   0.5649 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.5649 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   3.3691      0.0000     0.5649 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.5649 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   3.3691   0.0000   0.5649 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0351  -0.0017 &   0.5632 r
  data arrival time                                                                    0.5632

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3844     0.3844
  clock reconvergence pessimism                                            -0.0033     0.3810
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3810 r
  library hold time                                                        -0.0263     0.3548
  data required time                                                                   0.3548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3548
  data arrival time                                                                   -0.5632
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1763   0.0000   0.3688 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0355   0.1860     0.5548 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   3.5228     0.0000     0.5548 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.5548 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   3.5228   0.0000     0.5548 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.5548 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   3.5228           0.0000     0.5548 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0355   0.0000 &   0.5548 r
  data arrival time                                                                    0.5548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  clock reconvergence pessimism                                            -0.0048     0.3724
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.3724 r
  library hold time                                                        -0.0260     0.3463
  data required time                                                                   0.3463
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3463
  data arrival time                                                                   -0.5548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1763   0.0000    0.3688 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0340    0.1850     0.5538 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   2.9818      0.0000     0.5538 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.5538 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   2.9818   0.0000     0.5538 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.5538 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   2.9818           0.0000     0.5538 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0340   0.0000 &   0.5538 r
  data arrival time                                                                    0.5538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                            -0.0048     0.3709
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3709 r
  library hold time                                                        -0.0256     0.3453
  data required time                                                                   0.3453
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3453
  data arrival time                                                                   -0.5538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1611   0.0000    0.3704 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0354    0.1847     0.5551 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   3.4856      0.0000     0.5551 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.5551 r
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   3.4856              0.0000     0.5551 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.5551 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   3.4856           0.0000     0.5551 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0354   0.0000 &   0.5552 r
  data arrival time                                                                    0.5552

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0050     0.3724
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.3724 r
  library hold time                                                        -0.0258     0.3466
  data required time                                                                   0.3466
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3466
  data arrival time                                                                   -0.5552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.2011   0.0000    0.3777 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0346    0.1874     0.5651 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   3.2000      0.0000     0.5651 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.5651 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   3.2000    0.0000     0.5651 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.5651 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   3.2000            0.0000     0.5651 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0346   -0.0014 &   0.5637 r
  data arrival time                                                                    0.5637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0033     0.3813
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.3813 r
  library hold time                                                        -0.0261     0.3551
  data required time                                                                   0.3551
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3551
  data arrival time                                                                   -0.5637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_229_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)   0.1733   0.0000   0.3781 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/Q (DFFX1)   0.0733   0.2309     0.6090 f
  core/be/be_calculator/calc_stage_reg/data_o[146] (net)     3  21.5873     0.0000     0.6090 f
  core/be/be_calculator/calc_stage_reg/data_o[146] (bsg_dff_width_p415_0)   0.0000     0.6090 f
  core/be/be_calculator/commit_pkt_o[51] (net)         21.5873              0.0000     0.6090 f
  core/be/be_calculator/calc_stage_reg/data_i[229] (bsg_dff_width_p415_0)   0.0000     0.6090 f
  core/be/be_calculator/calc_stage_reg/data_i[229] (net)  21.5873           0.0000     0.6090 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/D (DFFX1)   0.0733  -0.0113 &   0.5977 f
  data arrival time                                                                    0.5977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3860     0.3860
  clock reconvergence pessimism                                            -0.0050     0.3810
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/CLK (DFFX1)          0.0000     0.3810 r
  library hold time                                                         0.0081     0.3891
  data required time                                                                   0.3891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3891
  data arrival time                                                                   -0.5977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1666   0.0000   0.3613 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0350   0.1849   0.5462 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   3.3464   0.0000   0.5462 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.5462 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   3.3464      0.0000     0.5462 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.5462 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   3.3464   0.0000   0.5462 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0350   0.0000 &   0.5462 r
  data arrival time                                                                    0.5462

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  clock reconvergence pessimism                                            -0.0048     0.3633
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.3633 r
  library hold time                                                        -0.0257     0.3376
  data required time                                                                   0.3376
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3376
  data arrival time                                                                   -0.5462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1763   0.0000   0.3673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0367   0.1868     0.5540 r
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   3.9446     0.0000     0.5540 r
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5540 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   3.9446   0.0000     0.5540 r
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5540 r
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   3.9446           0.0000     0.5540 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0367   0.0000 &   0.5541 r
  data arrival time                                                                    0.5541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  clock reconvergence pessimism                                            -0.0048     0.3718
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.3718 r
  library hold time                                                        -0.0264     0.3454
  data required time                                                                   0.3454
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3454
  data arrival time                                                                   -0.5541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0724   0.0000   0.3194 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0540   0.1854     0.5048 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     3  10.3252     0.0000     0.5048 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.5048 r
  core/be/be_calculator/wb_pkt_o[61] (net)             10.3252              0.0000     0.5048 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.5048 r
  core/be/wb_pkt[61] (net)                             10.3252              0.0000     0.5048 r
  core/be/icc_place99/INP (NBUFFX8)                               0.0540   -0.0014 &   0.5033 r
  core/be/icc_place99/Z (NBUFFX8)                                 0.0429    0.0798 @   0.5831 r
  core/be/n162 (net)                            3      24.4768              0.0000     0.5831 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5831 r
  core/be/be_checker/wb_pkt_i[61] (net)                24.4768              0.0000     0.5831 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5831 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      24.4768              0.0000     0.5831 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5831 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  24.4768     0.0000     0.5831 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5831 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  24.4768   0.0000     0.5831 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0310  -0.0016 @   0.5815 r d 
  data arrival time                                                                    0.5815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.2010   0.0000   0.3773 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0336   0.1867   0.5640 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   2.8254   0.0000   0.5640 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.5640 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   2.8254      0.0000     0.5640 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.5640 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   2.8254   0.0000   0.5640 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0336   0.0000 &   0.5640 r
  data arrival time                                                                    0.5640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3812
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.3812 r
  library hold time                                                        -0.0258     0.3553
  data required time                                                                   0.3553
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3553
  data arrival time                                                                   -0.5640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.2009   0.0000    0.3774 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0334    0.1866     0.5640 r
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   2.7554      0.0000     0.5640 r
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.5640 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   2.7554    0.0000     0.5640 r
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.5640 r
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   2.7554           0.0000     0.5640 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0334   0.0000 &   0.5640 r
  data arrival time                                                                    0.5640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3811
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.3811 r
  library hold time                                                        -0.0258     0.3553
  data required time                                                                   0.3553
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3553
  data arrival time                                                                   -0.5640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3671     0.3671
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1763   0.0000    0.3671 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0344    0.1852     0.5524 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   3.1165      0.0000     0.5524 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.5524 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   3.1165   0.0000     0.5524 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.5524 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   3.1165           0.0000     0.5524 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0344   0.0000 &   0.5524 r
  data arrival time                                                                    0.5524

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3742     0.3742
  clock reconvergence pessimism                                            -0.0048     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.3694 r
  library hold time                                                        -0.0257     0.3437
  data required time                                                                   0.3437
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3437
  data arrival time                                                                   -0.5524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3200     0.3200
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0724   0.0000   0.3200 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0326   0.1904     0.5104 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.5328     0.0000     0.5104 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5104 f
  core/be/be_calculator/wb_pkt_o[49] (net)              3.5328              0.0000     0.5104 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5104 f
  core/be/wb_pkt[49] (net)                              3.5328              0.0000     0.5104 f
  core/be/icc_place94/INP (NBUFFX8)                               0.0326    0.0000 &   0.5104 f
  core/be/icc_place94/Z (NBUFFX8)                                 0.0396    0.0712 @   0.5816 f
  core/be/n157 (net)                            5      28.9575              0.0000     0.5816 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5816 f
  core/be/be_checker/wb_pkt_i[49] (net)                28.9575              0.0000     0.5816 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5816 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      28.9575              0.0000     0.5816 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5816 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  28.9575     0.0000     0.5816 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5816 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  28.9575   0.0000     0.5816 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0287  -0.0012 @   0.5804 f d 
  data arrival time                                                                    0.5804

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5804
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.2011   0.0000   0.3773 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0336   0.1867   0.5640 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.8295   0.0000   0.5640 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.5640 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.8295      0.0000     0.5640 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.5640 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.8295   0.0000   0.5640 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0336   0.0000 &   0.5640 r
  data arrival time                                                                    0.5640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3812
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.3812 r
  library hold time                                                        -0.0258     0.3553
  data required time                                                                   0.3553
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3553
  data arrival time                                                                   -0.5640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.2012   0.0000   0.3774 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0335   0.1867   0.5641 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.8022   0.0000   0.5641 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.5641 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.8022      0.0000     0.5641 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.5641 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.8022   0.0000   0.5641 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0335   0.0000 &   0.5641 r
  data arrival time                                                                    0.5641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3812
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.3812 r
  library hold time                                                        -0.0258     0.3554
  data required time                                                                   0.3554
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3554
  data arrival time                                                                   -0.5641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.2011   0.0000   0.3768 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0337   0.1867   0.5636 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.8471   0.0000   0.5636 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.5636 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.8471      0.0000     0.5636 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.5636 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.8471   0.0000   0.5636 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0337   0.0000 &   0.5636 r
  data arrival time                                                                    0.5636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3840     0.3840
  clock reconvergence pessimism                                            -0.0033     0.3807
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.3807 r
  library hold time                                                        -0.0259     0.3548
  data required time                                                                   0.3548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3548
  data arrival time                                                                   -0.5636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1763   0.0000   0.3672 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0340   0.1850     0.5521 r
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   2.9620     0.0000     0.5521 r
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5521 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   2.9620   0.0000     0.5521 r
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5521 r
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   2.9620           0.0000     0.5521 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0340   0.0000 &   0.5522 r
  data arrival time                                                                    0.5522

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3737     0.3737
  clock reconvergence pessimism                                            -0.0048     0.3689
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.3689 r
  library hold time                                                        -0.0256     0.3434
  data required time                                                                   0.3434
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3434
  data arrival time                                                                   -0.5522
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.2009   0.0000    0.3775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0339    0.1869     0.5644 r
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   2.9337      0.0000     0.5644 r
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.5644 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   2.9337    0.0000     0.5644 r
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.5644 r
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   2.9337           0.0000     0.5644 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0339   0.0000 &   0.5644 r
  data arrival time                                                                    0.5644

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3849     0.3849
  clock reconvergence pessimism                                            -0.0033     0.3815
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.3815 r
  library hold time                                                        -0.0259     0.3556
  data required time                                                                   0.3556
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3556
  data arrival time                                                                   -0.5644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.2004   0.0000   0.3767 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0343   0.1871     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   3.0814     0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.5639 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   3.0814    0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   3.0814           0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0343   0.0000 &   0.5639 r
  data arrival time                                                                    0.5639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3844     0.3844
  clock reconvergence pessimism                                            -0.0033     0.3810
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.3810 r
  library hold time                                                        -0.0260     0.3550
  data required time                                                                   0.3550
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3550
  data arrival time                                                                   -0.5639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1763   0.0000   0.3700 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0350   0.1857     0.5557 r
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   3.3520     0.0000     0.5557 r
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.5557 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   3.3520   0.0000     0.5557 r
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.5557 r
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   3.3520           0.0000     0.5557 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0350  -0.0009 &   0.5548 r
  data arrival time                                                                    0.5548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  clock reconvergence pessimism                                            -0.0048     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                        -0.0259     0.3458
  data required time                                                                   0.3458
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3458
  data arrival time                                                                   -0.5548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.2004   0.0000   0.3768 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0337   0.1867   0.5636 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.8760   0.0000   0.5636 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.5636 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.8760      0.0000     0.5636 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.5636 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.8760   0.0000   0.5636 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0337   0.0000 &   0.5636 r
  data arrival time                                                                    0.5636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  clock reconvergence pessimism                                            -0.0033     0.3806
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.3806 r
  library hold time                                                        -0.0259     0.3547
  data required time                                                                   0.3547
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3547
  data arrival time                                                                   -0.5636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0724   0.0000   0.3194 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0328   0.1906     0.5100 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   3.6408     0.0000     0.5100 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5100 f
  core/be/be_calculator/wb_pkt_o[62] (net)              3.6408              0.0000     0.5100 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5100 f
  core/be/wb_pkt[62] (net)                              3.6408              0.0000     0.5100 f
  core/be/icc_place22/INP (NBUFFX8)                               0.0328    0.0000 &   0.5100 f
  core/be/icc_place22/Z (NBUFFX8)                                 0.0395    0.0711 @   0.5811 f
  core/be/n51 (net)                             5      28.2236              0.0000     0.5811 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5811 f
  core/be/be_checker/wb_pkt_i[62] (net)                28.2236              0.0000     0.5811 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5811 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      28.2236              0.0000     0.5811 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5811 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  28.2236     0.0000     0.5811 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5811 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  28.2236   0.0000     0.5811 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0285   0.0007 @   0.5818 f d 
  data arrival time                                                                    0.5818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1763   0.0000   0.3643 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0345   0.1853   0.5496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   3.1455   0.0000   0.5496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.5496 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   3.1455      0.0000     0.5496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.5496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   3.1455   0.0000   0.5496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0345   0.0000 &   0.5497 r
  data arrival time                                                                    0.5497

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                            -0.0048     0.3664
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.3664 r
  library hold time                                                        -0.0257     0.3407
  data required time                                                                   0.3407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3407
  data arrival time                                                                   -0.5497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3752     0.3752
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1729   0.0000    0.3752 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0347    0.1852     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   3.2302      0.0000     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.5604 r
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    3.2302              0.0000     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   3.2302           0.0000     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0347   0.0000 &   0.5604 r
  data arrival time                                                                    0.5604

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3822     0.3822
  clock reconvergence pessimism                                            -0.0050     0.3772
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.3772 r
  library hold time                                                        -0.0257     0.3514
  data required time                                                                   0.3514
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3514
  data arrival time                                                                   -0.5604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_212_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_295_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/CLK (DFFX1)   0.1732   0.0000   0.3768 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/Q (DFFX1)   0.0613   0.2235     0.6002 f
  core/be/be_calculator/calc_stage_reg/data_o[212] (net)     4  16.2663     0.0000     0.6002 f
  core/be/be_calculator/calc_stage_reg/data_o[212] (bsg_dff_width_p415_0)   0.0000     0.6002 f
  core/be/be_calculator/commit_pkt_o[73] (net)         16.2663              0.0000     0.6002 f
  core/be/be_calculator/calc_stage_reg/data_i[295] (bsg_dff_width_p415_0)   0.0000     0.6002 f
  core/be/be_calculator/calc_stage_reg/data_i[295] (net)  16.2663           0.0000     0.6002 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/D (DFFX1)   0.0613  -0.0017 &   0.5985 f
  data arrival time                                                                    0.5985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3843     0.3843
  clock reconvergence pessimism                                            -0.0050     0.3793
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/CLK (DFFX1)          0.0000     0.3793 r
  library hold time                                                         0.0103     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.5985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.2010   0.0000   0.3774 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0336   0.1867     0.5641 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   2.8342     0.0000     0.5641 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.5641 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   2.8342    0.0000     0.5641 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.5641 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   2.8342           0.0000     0.5641 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0336   0.0000 &   0.5641 r
  data arrival time                                                                    0.5641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3843     0.3843
  clock reconvergence pessimism                                            -0.0033     0.3810
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.3810 r
  library hold time                                                        -0.0259     0.3551
  data required time                                                                   0.3551
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3551
  data arrival time                                                                   -0.5641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1763   0.0000    0.3688 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0360    0.1863     0.5551 r
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   3.7097      0.0000     0.5551 r
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.5551 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   3.7097   0.0000     0.5551 r
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.5551 r
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   3.7097           0.0000     0.5551 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0360   0.0000 &   0.5552 r
  data arrival time                                                                    0.5552

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  clock reconvergence pessimism                                            -0.0048     0.3723
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.3723 r
  library hold time                                                        -0.0262     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.5552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3200     0.3200
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0724   0.0000   0.3200 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0531   0.1849     0.5049 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3   9.9605     0.0000     0.5049 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5049 r
  core/be/be_calculator/wb_pkt_o[53] (net)              9.9605              0.0000     0.5049 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5049 r
  core/be/wb_pkt[53] (net)                              9.9605              0.0000     0.5049 r
  core/be/icc_place124/INP (NBUFFX8)                              0.0531    0.0001 &   0.5050 r
  core/be/icc_place124/Z (NBUFFX8)                                0.0426    0.0790 @   0.5839 r
  core/be/n187 (net)                            3      22.6959              0.0000     0.5839 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.5839 r
  core/be/be_checker/wb_pkt_i[53] (net)                22.6959              0.0000     0.5839 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.5839 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      22.6959              0.0000     0.5839 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.5839 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  22.6959     0.0000     0.5839 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5839 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  22.6959   0.0000     0.5839 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0308  -0.0021 @   0.5818 r d 
  data arrival time                                                                    0.5818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1673   0.0000    0.3611 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0359    0.1855     0.5466 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   3.6690      0.0000     0.5466 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.5466 r
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   3.6690              0.0000     0.5466 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.5466 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   3.6690           0.0000     0.5466 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0359  -0.0007 &   0.5460 r
  data arrival time                                                                    0.5460

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                            -0.0048     0.3630
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.3630 r
  library hold time                                                        -0.0260     0.3369
  data required time                                                                   0.3369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3369
  data arrival time                                                                   -0.5460
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0724   0.0000   0.3194 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0317   0.1897     0.5091 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.1503     0.0000     0.5091 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5091 f
  core/be/be_calculator/wb_pkt_o[63] (net)              3.1503              0.0000     0.5091 f
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5091 f
  core/be/wb_pkt[63] (net)                              3.1503              0.0000     0.5091 f
  core/be/icc_place21/INP (NBUFFX8)                               0.0317    0.0000 &   0.5091 f
  core/be/icc_place21/Z (NBUFFX8)                                 0.0402    0.0711 @   0.5802 f
  core/be/n50 (net)                             5      29.5192              0.0000     0.5802 f
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5802 f
  core/be/be_checker/wb_pkt_i[63] (net)                29.5192              0.0000     0.5802 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5802 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      29.5192              0.0000     0.5802 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5802 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  29.5192     0.0000     0.5802 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5802 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  29.5192   0.0000     0.5802 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0291   0.0006 @   0.5807 f d 
  data arrival time                                                                    0.5807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.2010   0.0000   0.3768 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0345   0.1873   0.5641 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   3.1392   0.0000   0.5641 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.5641 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   3.1392      0.0000     0.5641 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.5641 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   3.1392   0.0000   0.5641 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0345   0.0000 &   0.5641 r
  data arrival time                                                                    0.5641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3811
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.3811 r
  library hold time                                                        -0.0261     0.3550
  data required time                                                                   0.3550
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3550
  data arrival time                                                                   -0.5641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.2004   0.0000   0.3757 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0339   0.1869   0.5625 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   2.9484   0.0000   0.5625 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.5625 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   2.9484      0.0000     0.5625 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.5625 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   2.9484   0.0000   0.5625 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0339   0.0000 &   0.5626 r
  data arrival time                                                                    0.5626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  clock reconvergence pessimism                                            -0.0033     0.3794
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.3794 r
  library hold time                                                        -0.0259     0.3535
  data required time                                                                   0.3535
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3535
  data arrival time                                                                   -0.5626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3809     0.3809
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1733   0.0000    0.3809 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0350    0.1855     0.5664 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   3.3601      0.0000     0.5664 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.5664 r
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   3.3601              0.0000     0.5664 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.5664 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   3.3601           0.0000     0.5664 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0350   0.0000 &   0.5664 r
  data arrival time                                                                    0.5664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3881     0.3881
  clock reconvergence pessimism                                            -0.0050     0.3831
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.3831 r
  library hold time                                                        -0.0259     0.3573
  data required time                                                                   0.3573
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3573
  data arrival time                                                                   -0.5664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0724   0.0000   0.3194 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0336   0.1912     0.5106 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.9793     0.0000     0.5106 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.5106 f
  core/be/be_calculator/wb_pkt_o[60] (net)              3.9793              0.0000     0.5106 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.5106 f
  core/be/wb_pkt[60] (net)                              3.9793              0.0000     0.5106 f
  core/be/icc_place40/INP (NBUFFX8)                               0.0336    0.0000 &   0.5107 f
  core/be/icc_place40/Z (NBUFFX8)                                 0.0390    0.0709 @   0.5816 f
  core/be/n69 (net)                             5      26.9643              0.0000     0.5816 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5816 f
  core/be/be_checker/wb_pkt_i[60] (net)                26.9643              0.0000     0.5816 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5816 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      26.9643              0.0000     0.5816 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5816 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  26.9643     0.0000     0.5816 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5816 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  26.9643   0.0000     0.5816 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0282   0.0004 @   0.5820 f d 
  data arrival time                                                                    0.5820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.2004   0.0000   0.3776 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0340   0.1869   0.5646 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.9697   0.0000   0.5646 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.5646 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.9697      0.0000     0.5646 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.5646 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.9697   0.0000   0.5646 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0340   0.0000 &   0.5646 r
  data arrival time                                                                    0.5646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3847     0.3847
  clock reconvergence pessimism                                            -0.0033     0.3813
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                        -0.0260     0.3554
  data required time                                                                   0.3554
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3554
  data arrival time                                                                   -0.5646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/CLK (DFFX1)   0.1510   0.0000   0.3540 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/Q (DFFX1)   0.0592   0.2203   0.5744 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (net)     2  15.3238   0.0000   0.5744 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5744 f
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (net)  15.3238             0.0000     0.5744 f
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (bp_be_scheduler_02_0)     0.0000     0.5744 f
  core/be/be_checker/dispatch_pkt_o[1] (net)           15.3238              0.0000     0.5744 f
  core/be/be_checker/dispatch_pkt_o[1] (bp_be_checker_top_02_0)             0.0000     0.5744 f
  core/be/dispatch_pkt[1] (net)                        15.3238              0.0000     0.5744 f
  core/be/be_calculator/dispatch_pkt_i[1] (bp_be_calculator_top_02_0)       0.0000     0.5744 f
  core/be/be_calculator/dispatch_pkt_i[1] (net)        15.3238              0.0000     0.5744 f
  core/be/be_calculator/reservation_reg/data_i[1] (bsg_dff_width_p295_0)    0.0000     0.5744 f
  core/be/be_calculator/reservation_reg/data_i[1] (net)  15.3238            0.0000     0.5744 f
  core/be/be_calculator/reservation_reg/data_r_reg_1_/D (DFFX1)   0.0592    0.0002 &   0.5746 f
  data arrival time                                                                    0.5746

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  clock reconvergence pessimism                                            -0.0048     0.3563
  core/be/be_calculator/reservation_reg/data_r_reg_1_/CLK (DFFX1)           0.0000     0.3563 r
  library hold time                                                         0.0091     0.3654
  data required time                                                                   0.3654
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3654
  data arrival time                                                                   -0.5746
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_240_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3614     0.3614
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)   0.1671   0.0000   0.3614 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/Q (DFFX1)   0.0579   0.2208     0.5822 f
  core/be/be_calculator/calc_stage_reg/data_o[157] (net)     3  14.7234     0.0000     0.5822 f
  core/be/be_calculator/calc_stage_reg/data_o[157] (bsg_dff_width_p415_0)   0.0000     0.5822 f
  core/be/be_calculator/commit_pkt_o[62] (net)         14.7234              0.0000     0.5822 f
  core/be/be_calculator/calc_stage_reg/data_i[240] (bsg_dff_width_p415_0)   0.0000     0.5822 f
  core/be/be_calculator/calc_stage_reg/data_i[240] (net)  14.7234           0.0000     0.5822 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/D (DFFX1)   0.0579  -0.0005 &   0.5817 f
  data arrival time                                                                    0.5817

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3667     0.3667
  clock reconvergence pessimism                                            -0.0048     0.3619
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/CLK (DFFX1)          0.0000     0.3619 r
  library hold time                                                         0.0106     0.3725
  data required time                                                                   0.3725
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3725
  data arrival time                                                                   -0.5817
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.2004   0.0000    0.3768 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0340    0.1869     0.5637 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   2.9634      0.0000     0.5637 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.5637 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   2.9634    0.0000     0.5637 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.5637 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   2.9634           0.0000     0.5637 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0340   0.0000 &   0.5637 r
  data arrival time                                                                    0.5637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  clock reconvergence pessimism                                            -0.0033     0.3804
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.3804 r
  library hold time                                                        -0.0259     0.3544
  data required time                                                                   0.3544
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3544
  data arrival time                                                                   -0.5637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0724   0.0000   0.3194 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0540   0.1854     0.5048 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     3  10.3252     0.0000     0.5048 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.5048 r
  core/be/be_calculator/wb_pkt_o[61] (net)             10.3252              0.0000     0.5048 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.5048 r
  core/be/wb_pkt[61] (net)                             10.3252              0.0000     0.5048 r
  core/be/icc_place99/INP (NBUFFX8)                               0.0540   -0.0014 &   0.5033 r
  core/be/icc_place99/Z (NBUFFX8)                                 0.0429    0.0798 @   0.5831 r
  core/be/n162 (net)                            3      24.4768              0.0000     0.5831 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5831 r
  core/be/be_checker/wb_pkt_i[61] (net)                24.4768              0.0000     0.5831 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5831 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      24.4768              0.0000     0.5831 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5831 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  24.4768     0.0000     0.5831 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5831 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  24.4768   0.0000     0.5831 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0310  -0.0021 @   0.5811 r d 
  data arrival time                                                                    0.5811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1763   0.0000    0.3673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0349    0.1856     0.5529 r
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   3.3175      0.0000     0.5529 r
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.5529 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   3.3175   0.0000     0.5529 r
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.5529 r
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   3.3175           0.0000     0.5529 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0349   0.0000 &   0.5529 r
  data arrival time                                                                    0.5529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3742     0.3742
  clock reconvergence pessimism                                            -0.0048     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.3694 r
  library hold time                                                        -0.0259     0.3435
  data required time                                                                   0.3435
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3435
  data arrival time                                                                   -0.5529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3754     0.3754
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.2003   0.0000   0.3754 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0352   0.1877   0.5631 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   3.3969   0.0000   0.5631 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5631 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   3.3969      0.0000     0.5631 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5631 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   3.3969   0.0000   0.5631 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0352  -0.0007 &   0.5624 r
  data arrival time                                                                    0.5624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3826     0.3826
  clock reconvergence pessimism                                            -0.0033     0.3792
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3792 r
  library hold time                                                        -0.0263     0.3529
  data required time                                                                   0.3529
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3529
  data arrival time                                                                   -0.5624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1763   0.0000    0.3675 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0348    0.1855     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   3.2657      0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.5530 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   3.2657   0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   3.2657           0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0348   0.0000 &   0.5530 r
  data arrival time                                                                    0.5530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3741     0.3741
  clock reconvergence pessimism                                            -0.0048     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                        -0.0258     0.3435
  data required time                                                                   0.3435
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3435
  data arrival time                                                                   -0.5530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.2004   0.0000   0.3775 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0344   0.1872   0.5647 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   3.1269   0.0000   0.5647 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.5647 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   3.1269      0.0000     0.5647 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.5647 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   3.1269   0.0000   0.5647 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0344   0.0000 &   0.5647 r
  data arrival time                                                                    0.5647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0033     0.3813
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                        -0.0261     0.3552
  data required time                                                                   0.3552
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3552
  data arrival time                                                                   -0.5647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.2008   0.0000   0.3770 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0354   0.1879   0.5649 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   3.4837   0.0000   0.5649 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.5649 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   3.4837      0.0000     0.5649 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.5649 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   3.4837   0.0000   0.5649 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0354  -0.0006 &   0.5643 r
  data arrival time                                                                    0.5643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3811
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.3811 r
  library hold time                                                        -0.0263     0.3548
  data required time                                                                   0.3548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3548
  data arrival time                                                                   -0.5643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0724   0.0000   0.3194 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0328   0.1906     0.5100 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   3.6408     0.0000     0.5100 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5100 f
  core/be/be_calculator/wb_pkt_o[62] (net)              3.6408              0.0000     0.5100 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5100 f
  core/be/wb_pkt[62] (net)                              3.6408              0.0000     0.5100 f
  core/be/icc_place22/INP (NBUFFX8)                               0.0328    0.0000 &   0.5100 f
  core/be/icc_place22/Z (NBUFFX8)                                 0.0395    0.0711 @   0.5811 f
  core/be/n51 (net)                             5      28.2236              0.0000     0.5811 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5811 f
  core/be/be_checker/wb_pkt_i[62] (net)                28.2236              0.0000     0.5811 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5811 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      28.2236              0.0000     0.5811 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5811 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  28.2236     0.0000     0.5811 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5811 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  28.2236   0.0000     0.5811 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0286   0.0002 @   0.5813 f d 
  data arrival time                                                                    0.5813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.2007   0.0000   0.3770 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0344   0.1872   0.5642 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   3.1179   0.0000   0.5642 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.5642 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   3.1179      0.0000     0.5642 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.5642 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   3.1179   0.0000   0.5642 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0344   0.0000 &   0.5642 r
  data arrival time                                                                    0.5642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3840     0.3840
  clock reconvergence pessimism                                            -0.0033     0.3807
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.3807 r
  library hold time                                                        -0.0261     0.3546
  data required time                                                                   0.3546
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3546
  data arrival time                                                                   -0.5642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1763   0.0000   0.3673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0350   0.1857     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   3.3553     0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.5530 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   3.3553   0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   3.3553           0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0350   0.0000 &   0.5530 r
  data arrival time                                                                    0.5530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3741     0.3741
  clock reconvergence pessimism                                            -0.0048     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                        -0.0259     0.3434
  data required time                                                                   0.3434
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3434
  data arrival time                                                                   -0.5530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1916   0.0000     0.3894 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0340    0.1862     0.5756 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.9611       0.0000     0.5756 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.5756 r
  core/be/be_calculator/exc_stage_r[14] (net)           2.9611              0.0000     0.5756 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.5756 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.9611             0.0000     0.5756 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0340    0.0000 &   0.5756 r
  data arrival time                                                                    0.5756

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                            -0.0050     0.3918
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.3918 r
  library hold time                                                        -0.0258     0.3660
  data required time                                                                   0.3660
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3660
  data arrival time                                                                   -0.5756
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1763   0.0000    0.3676 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0357    0.1861     0.5537 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   3.5792      0.0000     0.5537 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.5537 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   3.5792   0.0000     0.5537 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.5537 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   3.5792           0.0000     0.5537 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0357  -0.0005 &   0.5533 r
  data arrival time                                                                    0.5533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3745     0.3745
  clock reconvergence pessimism                                            -0.0048     0.3697
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.3697 r
  library hold time                                                        -0.0261     0.3436
  data required time                                                                   0.3436
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3436
  data arrival time                                                                   -0.5533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1921   0.0000   0.3891 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0339   0.1862     0.5753 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.9267     0.0000     0.5753 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.5753 r
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.9267              0.0000     0.5753 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.5753 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.9267           0.0000     0.5753 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0339   0.0000 &   0.5753 r
  data arrival time                                                                    0.5753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  clock reconvergence pessimism                                            -0.0050     0.3914
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.3914 r
  library hold time                                                        -0.0258     0.3656
  data required time                                                                   0.3656
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3656
  data arrival time                                                                   -0.5753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.2012   0.0000   0.3774 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0345   0.1873   0.5647 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   3.1598   0.0000   0.5647 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.5647 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   3.1598      0.0000     0.5647 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.5647 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   3.1598   0.0000   0.5647 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0345   0.0000 &   0.5648 r
  data arrival time                                                                    0.5648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3812
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.3812 r
  library hold time                                                        -0.0261     0.3551
  data required time                                                                   0.3551
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3551
  data arrival time                                                                   -0.5648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3200     0.3200
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0724   0.0000   0.3200 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0531   0.1849     0.5049 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3   9.9605     0.0000     0.5049 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5049 r
  core/be/be_calculator/wb_pkt_o[53] (net)              9.9605              0.0000     0.5049 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5049 r
  core/be/wb_pkt[53] (net)                              9.9605              0.0000     0.5049 r
  core/be/icc_place124/INP (NBUFFX8)                              0.0531    0.0001 &   0.5050 r
  core/be/icc_place124/Z (NBUFFX8)                                0.0426    0.0790 @   0.5839 r
  core/be/n187 (net)                            3      22.6959              0.0000     0.5839 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.5839 r
  core/be/be_checker/wb_pkt_i[53] (net)                22.6959              0.0000     0.5839 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.5839 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      22.6959              0.0000     0.5839 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.5839 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  22.6959     0.0000     0.5839 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5839 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  22.6959   0.0000     0.5839 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0308  -0.0025 @   0.5814 r d 
  data arrival time                                                                    0.5814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.2011   0.0000    0.3778 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0335    0.1866     0.5645 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   2.7861      0.0000     0.5645 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.5645 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   2.7861    0.0000     0.5645 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.5645 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   2.7861           0.0000     0.5645 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0335   0.0000 &   0.5645 r
  data arrival time                                                                    0.5645

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  clock reconvergence pessimism                                            -0.0033     0.3805
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.3805 r
  library hold time                                                        -0.0258     0.3547
  data required time                                                                   0.3547
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3547
  data arrival time                                                                   -0.5645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.2011   0.0000   0.3767 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0346   0.1874   0.5641 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   3.2002   0.0000   0.5641 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.5641 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   3.2002      0.0000     0.5641 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.5641 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   3.2002   0.0000   0.5641 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0346   0.0000 &   0.5641 r
  data arrival time                                                                    0.5641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  clock reconvergence pessimism                                            -0.0033     0.3804
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.3804 r
  library hold time                                                        -0.0261     0.3543
  data required time                                                                   0.3543
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3543
  data arrival time                                                                   -0.5641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_210_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)   0.1739   0.0000   0.3782 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/Q (DFFX1)   0.0680   0.2277     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_o[127] (net)     3  19.2300     0.0000     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_o[127] (bsg_dff_width_p415_0)   0.0000     0.6059 f
  core/be/be_calculator/commit_pkt_o[32] (net)         19.2300              0.0000     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_i[210] (bsg_dff_width_p415_0)   0.0000     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_i[210] (net)  19.2300           0.0000     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/D (DFFX1)   0.0680  -0.0069 &   0.5990 f
  data arrival time                                                                    0.5990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3852     0.3852
  clock reconvergence pessimism                                            -0.0050     0.3801
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/CLK (DFFX1)          0.0000     0.3801 r
  library hold time                                                         0.0090     0.3892
  data required time                                                                   0.3892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3892
  data arrival time                                                                   -0.5990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1921    0.0000     0.3891 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0341    0.1863     0.5755 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   3.0128        0.0000     0.5755 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.5755 r
  core/be/be_calculator/exc_stage_r[2] (net)            3.0128              0.0000     0.5755 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.5755 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   3.0128              0.0000     0.5755 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0341    0.0000 &   0.5755 r
  data arrival time                                                                    0.5755

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  clock reconvergence pessimism                                            -0.0050     0.3915
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.3915 r
  library hold time                                                        -0.0259     0.3656
  data required time                                                                   0.3656
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3656
  data arrival time                                                                   -0.5755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1763   0.0000   0.3644 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0354   0.1859   0.5503 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   3.4828   0.0000   0.5503 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.5503 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   3.4828       0.0000     0.5503 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.5503 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   3.4828   0.0000   0.5503 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0354   0.0000 &   0.5504 r
  data arrival time                                                                    0.5504

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  clock reconvergence pessimism                                            -0.0048     0.3665
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3665 r
  library hold time                                                        -0.0260     0.3405
  data required time                                                                   0.3405
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3405
  data arrival time                                                                   -0.5504
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0724   0.0000   0.3194 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0336   0.1912     0.5106 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.9793     0.0000     0.5106 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.5106 f
  core/be/be_calculator/wb_pkt_o[60] (net)              3.9793              0.0000     0.5106 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.5106 f
  core/be/wb_pkt[60] (net)                              3.9793              0.0000     0.5106 f
  core/be/icc_place40/INP (NBUFFX8)                               0.0336    0.0000 &   0.5107 f
  core/be/icc_place40/Z (NBUFFX8)                                 0.0390    0.0709 @   0.5816 f
  core/be/n69 (net)                             5      26.9643              0.0000     0.5816 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5816 f
  core/be/be_checker/wb_pkt_i[60] (net)                26.9643              0.0000     0.5816 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5816 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      26.9643              0.0000     0.5816 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5816 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  26.9643     0.0000     0.5816 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5816 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  26.9643   0.0000     0.5816 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0282   0.0000 @   0.5816 f d 
  data arrival time                                                                    0.5816

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_280_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.1763   0.0000   0.3678 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0688   0.2283     0.5961 f
  core/be/be_calculator/calc_stage_reg/data_o[197] (net)     3  19.5803     0.0000     0.5961 f
  core/be/be_calculator/calc_stage_reg/data_o[197] (bsg_dff_width_p415_0)   0.0000     0.5961 f
  core/be/be_calculator/commit_pkt_o[19] (net)         19.5803              0.0000     0.5961 f
  core/be/be_calculator/calc_stage_reg/data_i[280] (bsg_dff_width_p415_0)   0.0000     0.5961 f
  core/be/be_calculator/calc_stage_reg/data_i[280] (net)  19.5803           0.0000     0.5961 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/D (DFFX1)   0.0688  -0.0073 &   0.5888 f
  data arrival time                                                                    0.5888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3746     0.3746
  clock reconvergence pessimism                                            -0.0048     0.3698
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/CLK (DFFX1)          0.0000     0.3698 r
  library hold time                                                         0.0091     0.3789
  data required time                                                                   0.3789
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3789
  data arrival time                                                                   -0.5888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1923   0.0000     0.3890 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0341    0.1863     0.5753 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   3.0000       0.0000     0.5753 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.5753 r
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    3.0000              0.0000     0.5753 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.5753 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   3.0000            0.0000     0.5753 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0341    0.0000 &   0.5753 r
  data arrival time                                                                    0.5753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3963     0.3963
  clock reconvergence pessimism                                            -0.0050     0.3912
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.3912 r
  library hold time                                                        -0.0258     0.3654
  data required time                                                                   0.3654
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3654
  data arrival time                                                                   -0.5753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3893     0.3893
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1923    0.0000     0.3893 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0362    0.1878     0.5771 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   3.7912        0.0000     0.5771 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.5771 r
  core/be/be_calculator/exc_stage_r[8] (net)            3.7912              0.0000     0.5771 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.5771 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   3.7912             0.0000     0.5771 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0362   -0.0017 &   0.5754 r
  data arrival time                                                                    0.5754

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                            -0.0050     0.3917
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.3917 r
  library hold time                                                        -0.0265     0.3653
  data required time                                                                   0.3653
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3653
  data arrival time                                                                   -0.5754
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1763   0.0000    0.3676 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0353    0.1858     0.5535 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   3.4457      0.0000     0.5535 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.5535 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   3.4457   0.0000     0.5535 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.5535 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   3.4457           0.0000     0.5535 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0353   0.0000 &   0.5535 r
  data arrival time                                                                    0.5535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3741     0.3741
  clock reconvergence pessimism                                            -0.0048     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                        -0.0260     0.3433
  data required time                                                                   0.3433
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3433
  data arrival time                                                                   -0.5535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3209     0.3209
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0724   0.0000   0.3209 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0334   0.1911     0.5120 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   3.9112     0.0000     0.5120 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5120 f
  core/be/be_calculator/wb_pkt_o[55] (net)              3.9112              0.0000     0.5120 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5120 f
  core/be/wb_pkt[55] (net)                              3.9112              0.0000     0.5120 f
  core/be/icc_place44/INP (NBUFFX8)                               0.0334    0.0000 &   0.5121 f
  core/be/icc_place44/Z (NBUFFX8)                                 0.0427    0.0729 @   0.5849 f
  core/be/n73 (net)                             5      34.6604              0.0000     0.5849 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.5849 f
  core/be/be_checker/wb_pkt_i[55] (net)                34.6604              0.0000     0.5849 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.5849 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      34.6604              0.0000     0.5849 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.5849 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  34.6604     0.0000     0.5849 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5849 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  34.6604   0.0000     0.5849 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0427  -0.0020 @   0.5830 f d 
  data arrival time                                                                    0.5830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3202     0.3202
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0724   0.0000   0.3202 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0324   0.1902     0.5104 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   3.4477     0.0000     0.5104 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.5104 f
  core/be/be_calculator/wb_pkt_o[43] (net)              3.4477              0.0000     0.5104 f
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.5104 f
  core/be/wb_pkt[43] (net)                              3.4477              0.0000     0.5104 f
  core/be/icc_place28/INP (NBUFFX8)                               0.0324    0.0000 &   0.5104 f
  core/be/icc_place28/Z (NBUFFX8)                                 0.0407    0.0722 @   0.5826 f
  core/be/n57 (net)                             5      32.6251              0.0000     0.5826 f
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5826 f
  core/be/be_checker/wb_pkt_i[43] (net)                32.6251              0.0000     0.5826 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5826 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      32.6251              0.0000     0.5826 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5826 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  32.6251     0.0000     0.5826 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5826 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  32.6251   0.0000     0.5826 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)   0.0294  -0.0008 @   0.5819 f d 
  data arrival time                                                                    0.5819

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5819
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.2008   0.0000   0.3772 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0350   0.1876   0.5648 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   3.3431   0.0000   0.5648 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.5648 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   3.3431      0.0000     0.5648 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.5648 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   3.3431   0.0000   0.5648 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0350   0.0000 &   0.5648 r
  data arrival time                                                                    0.5648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3842     0.3842
  clock reconvergence pessimism                                            -0.0033     0.3809
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.3809 r
  library hold time                                                        -0.0262     0.3546
  data required time                                                                   0.3546
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3546
  data arrival time                                                                   -0.5648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3193     0.3193
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0724   0.0000   0.3193 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0520   0.1843     0.5035 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3   9.5591     0.0000     0.5035 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5035 r
  core/be/be_calculator/wb_pkt_o[58] (net)              9.5591              0.0000     0.5035 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5035 r
  core/be/wb_pkt[58] (net)                              9.5591              0.0000     0.5035 r
  core/be/icc_place38/INP (NBUFFX8)                               0.0520    0.0001 &   0.5036 r
  core/be/icc_place38/Z (NBUFFX8)                                 0.0418    0.0784 @   0.5821 r
  core/be/n154 (net)                            3      21.4530              0.0000     0.5821 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5821 r
  core/be/be_checker/wb_pkt_i[58] (net)                21.4530              0.0000     0.5821 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5821 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      21.4530              0.0000     0.5821 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5821 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  21.4530     0.0000     0.5821 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5821 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  21.4530   0.0000     0.5821 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0302   0.0010 @   0.5830 r d 
  data arrival time                                                                    0.5830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1763   0.0000   0.3672 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0372   0.1871     0.5543 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   4.1388     0.0000     0.5543 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.5543 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   4.1388   0.0000     0.5543 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.5543 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   4.1388           0.0000     0.5543 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0372   0.0000 &   0.5544 r
  data arrival time                                                                    0.5544

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3754     0.3754
  clock reconvergence pessimism                                            -0.0048     0.3706
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.3706 r
  library hold time                                                        -0.0265     0.3441
  data required time                                                                   0.3441
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3441
  data arrival time                                                                   -0.5544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.2011   0.0000    0.3778 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0352    0.1878     0.5656 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   3.4187      0.0000     0.5656 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.5656 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   3.4187    0.0000     0.5656 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.5656 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   3.4187            0.0000     0.5656 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0352    0.0000 &   0.5656 r
  data arrival time                                                                    0.5656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3849     0.3849
  clock reconvergence pessimism                                            -0.0033     0.3816
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.3816 r
  library hold time                                                        -0.0263     0.3553
  data required time                                                                   0.3553
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3553
  data arrival time                                                                   -0.5656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3783     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1733   0.0000    0.3783 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0352    0.1856     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   3.4218      0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.5639 r
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   3.4218              0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   3.4218           0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0352   0.0000 &   0.5639 r
  data arrival time                                                                    0.5639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0050     0.3794
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.3794 r
  library hold time                                                        -0.0259     0.3535
  data required time                                                                   0.3535
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3535
  data arrival time                                                                   -0.5639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2104


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.1763   0.0000    0.3673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0382    0.1878     0.5551 r
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   4.5169      0.0000     0.5551 r
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.5551 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   4.5169   0.0000     0.5551 r
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.5551 r
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   4.5169           0.0000     0.5551 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0382  -0.0006 &   0.5545 r
  data arrival time                                                                    0.5545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                            -0.0048     0.3709
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.3709 r
  library hold time                                                        -0.0268     0.3441
  data required time                                                                   0.3441
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3441
  data arrival time                                                                   -0.5545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2104


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_247_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)   0.1611   0.0000   0.3698 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/Q (DFFX1)   0.0669   0.2259     0.5957 f
  core/be/be_calculator/calc_stage_reg/data_o[164] (net)     3  18.7564     0.0000     0.5957 f
  core/be/be_calculator/calc_stage_reg/data_o[164] (bsg_dff_width_p415_0)   0.0000     0.5957 f
  core/be/be_calculator/commit_pkt_o[69] (net)         18.7564              0.0000     0.5957 f
  core/be/be_calculator/calc_stage_reg/data_i[247] (bsg_dff_width_p415_0)   0.0000     0.5957 f
  core/be/be_calculator/calc_stage_reg/data_i[247] (net)  18.7564           0.0000     0.5957 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/D (DFFX1)   0.0669  -0.0118 &   0.5839 f
  data arrival time                                                                    0.5839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  clock reconvergence pessimism                                            -0.0033     0.3648
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/CLK (DFFX1)          0.0000     0.3648 r
  library hold time                                                         0.0087     0.3735
  data required time                                                                   0.3735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3735
  data arrival time                                                                   -0.5839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3809     0.3809
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)   0.1733   0.0000   0.3809 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/Q (DFFX1)   0.0606   0.2230     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_o[147] (net)     3  15.9258     0.0000     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_o[147] (bsg_dff_width_p415_0)   0.0000     0.6039 f
  core/be/be_calculator/commit_pkt_o[52] (net)         15.9258              0.0000     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_i[230] (bsg_dff_width_p415_0)   0.0000     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_i[230] (net)  15.9258           0.0000     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/D (DFFX1)   0.0606   0.0001 &   0.6040 f
  data arrival time                                                                    0.6040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3879     0.3879
  clock reconvergence pessimism                                            -0.0050     0.3829
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)          0.0000     0.3829 r
  library hold time                                                         0.0105     0.3933
  data required time                                                                   0.3933
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3933
  data arrival time                                                                   -0.6040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2106


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3193     0.3193
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0724   0.0000   0.3193 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0520   0.1843     0.5035 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3   9.5591     0.0000     0.5035 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5035 r
  core/be/be_calculator/wb_pkt_o[58] (net)              9.5591              0.0000     0.5035 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5035 r
  core/be/wb_pkt[58] (net)                              9.5591              0.0000     0.5035 r
  core/be/icc_place38/INP (NBUFFX8)                               0.0520    0.0001 &   0.5036 r
  core/be/icc_place38/Z (NBUFFX8)                                 0.0418    0.0784 @   0.5821 r
  core/be/n154 (net)                            3      21.4530              0.0000     0.5821 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5821 r
  core/be/be_checker/wb_pkt_i[58] (net)                21.4530              0.0000     0.5821 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5821 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      21.4530              0.0000     0.5821 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5821 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  21.4530     0.0000     0.5821 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5821 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  21.4530   0.0000     0.5821 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0302   0.0003 @   0.5824 r d 
  data arrival time                                                                    0.5824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3209     0.3209
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0724   0.0000   0.3209 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0334   0.1911     0.5120 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   3.9112     0.0000     0.5120 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5120 f
  core/be/be_calculator/wb_pkt_o[55] (net)              3.9112              0.0000     0.5120 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5120 f
  core/be/wb_pkt[55] (net)                              3.9112              0.0000     0.5120 f
  core/be/icc_place44/INP (NBUFFX8)                               0.0334    0.0000 &   0.5121 f
  core/be/icc_place44/Z (NBUFFX8)                                 0.0427    0.0729 @   0.5849 f
  core/be/n73 (net)                             5      34.6604              0.0000     0.5849 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.5849 f
  core/be/be_checker/wb_pkt_i[55] (net)                34.6604              0.0000     0.5849 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.5849 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      34.6604              0.0000     0.5849 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.5849 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  34.6604     0.0000     0.5849 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5849 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  34.6604   0.0000     0.5849 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[55] (saed90_64x32_2P)   0.0427  -0.0025 @   0.5824 f d 
  data arrival time                                                                    0.5824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)   0.1510   0.0000    0.3539 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/Q (DFFX1)   0.0385    0.1859     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_o[89] (net)     2   4.6108      0.0000     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_o[89] (bsg_dff_width_p415_0)    0.0000     0.5399 r
  core/be/be_calculator/calc_stage_r_1__pipe_mem_v_ (net)   4.6108          0.0000     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_i[172] (bsg_dff_width_p415_0)   0.0000     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_i[172] (net)   4.6108           0.0000     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/D (DFFX1)   0.0385   0.0000 &   0.5399 r
  data arrival time                                                                    0.5399

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  clock reconvergence pessimism                                            -0.0048     0.3557
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/CLK (DFFX1)          0.0000     0.3557 r
  library hold time                                                        -0.0266     0.3291
  data required time                                                                   0.3291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3291
  data arrival time                                                                   -0.5399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)   0.1612   0.0000   0.3704 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/Q (DFFX1)   0.0544   0.2179     0.5883 f
  core/be/be_calculator/calc_stage_reg/data_o[156] (net)     3  13.1888     0.0000     0.5883 f
  core/be/be_calculator/calc_stage_reg/data_o[156] (bsg_dff_width_p415_0)   0.0000     0.5883 f
  core/be/be_calculator/commit_pkt_o[61] (net)         13.1888              0.0000     0.5883 f
  core/be/be_calculator/calc_stage_reg/data_i[239] (bsg_dff_width_p415_0)   0.0000     0.5883 f
  core/be/be_calculator/calc_stage_reg/data_i[239] (net)  13.1888           0.0000     0.5883 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/D (DFFX1)   0.0544  -0.0008 &   0.5876 f
  data arrival time                                                                    0.5876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  clock reconvergence pessimism                                            -0.0033     0.3652
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)          0.0000     0.3652 r
  library hold time                                                         0.0114     0.3766
  data required time                                                                   0.3766
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3766
  data arrival time                                                                   -0.5876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2109


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_219_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3758     0.3758
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)   0.1730   0.0000   0.3758 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/Q (DFFX1)   0.0680   0.2276     0.6033 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (net)     3  19.2162     0.0000     0.6033 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (bsg_dff_width_p415_0)   0.0000     0.6033 f
  core/be/be_calculator/commit_pkt_o[41] (net)         19.2162              0.0000     0.6033 f
  core/be/be_calculator/calc_stage_reg/data_i[219] (bsg_dff_width_p415_0)   0.0000     0.6033 f
  core/be/be_calculator/calc_stage_reg/data_i[219] (net)  19.2162           0.0000     0.6033 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/D (DFFX1)   0.0680  -0.0025 &   0.6008 f
  data arrival time                                                                    0.6008

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3858     0.3858
  clock reconvergence pessimism                                            -0.0050     0.3808
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/CLK (DFFX1)          0.0000     0.3808 r
  library hold time                                                         0.0090     0.3898
  data required time                                                                   0.3898
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3898
  data arrival time                                                                   -0.6008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1922    0.0000     0.3892 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0355    0.1873     0.5765 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   3.5273        0.0000     0.5765 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.5765 r
  core/be/be_calculator/exc_stage_r[7] (net)            3.5273              0.0000     0.5765 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.5765 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   3.5273             0.0000     0.5765 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0355    0.0000 &   0.5765 r
  data arrival time                                                                    0.5765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                            -0.0050     0.3917
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.3917 r
  library hold time                                                        -0.0262     0.3654
  data required time                                                                   0.3654
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3654
  data arrival time                                                                   -0.5765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2111


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3668     0.3668
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1763   0.0000    0.3668 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0341    0.1851     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   3.0293      0.0000     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.5519 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   3.0293   0.0000     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   3.0293           0.0000     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0341   0.0000 &   0.5520 r
  data arrival time                                                                    0.5520

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  clock reconvergence pessimism                                            -0.0048     0.3665
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3665 r
  library hold time                                                        -0.0256     0.3409
  data required time                                                                   0.3409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3409
  data arrival time                                                                   -0.5520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2111


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3209     0.3209
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0724   0.0000   0.3209 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0680   0.2153     0.5362 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     3  19.2801     0.0000     0.5362 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.5362 f
  core/be/be_calculator/wb_pkt_o[44] (net)             19.2801              0.0000     0.5362 f
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.5362 f
  core/be/wb_pkt[44] (net)                             19.2801              0.0000     0.5362 f
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.5362 f
  core/be/be_checker/wb_pkt_i[44] (net)                19.2801              0.0000     0.5362 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.5362 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      19.2801              0.0000     0.5362 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.5362 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  19.2801     0.0000     0.5362 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[44] (bsg_dff_width_p68_0)   0.0000   0.5362 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[44] (net)  19.2801   0.0000   0.5362 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_44_/D (DFFX1)   0.0680  -0.0048 &   0.5314 f
  data arrival time                                                                    0.5314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3252     0.3252
  clock reconvergence pessimism                                            -0.0049     0.3204
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_44_/CLK (DFFX1)   0.0000   0.3204 r
  library hold time                                                        -0.0001     0.3203
  data required time                                                                   0.3203
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3203
  data arrival time                                                                   -0.5314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2111


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3809     0.3809
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1733   0.0000    0.3809 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0359    0.1860     0.5669 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   3.6587      0.0000     0.5669 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.5669 r
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   3.6587              0.0000     0.5669 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.5669 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   3.6587           0.0000     0.5669 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0359   0.0000 &   0.5669 r
  data arrival time                                                                    0.5669

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3869     0.3869
  clock reconvergence pessimism                                            -0.0050     0.3819
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.3819 r
  library hold time                                                        -0.0261     0.3558
  data required time                                                                   0.3558
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3558
  data arrival time                                                                   -0.5669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2111


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1916   0.0000     0.3894 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0355    0.1872     0.5766 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   3.5341       0.0000     0.5766 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.5766 r
  core/be/be_calculator/exc_stage_r[13] (net)           3.5341              0.0000     0.5766 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.5766 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   3.5341             0.0000     0.5766 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0355    0.0000 &   0.5767 r
  data arrival time                                                                    0.5767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                            -0.0050     0.3917
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.3917 r
  library hold time                                                        -0.0263     0.3655
  data required time                                                                   0.3655
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3655
  data arrival time                                                                   -0.5767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2112


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1921    0.0000     0.3892 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0357    0.1874     0.5766 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   3.5990        0.0000     0.5766 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.5766 r
  core/be/be_calculator/exc_stage_r[4] (net)            3.5990              0.0000     0.5766 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.5766 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   3.5990              0.0000     0.5766 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0357    0.0000 &   0.5766 r
  data arrival time                                                                    0.5766

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                            -0.0050     0.3917
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.3917 r
  library hold time                                                        -0.0263     0.3654
  data required time                                                                   0.3654
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3654
  data arrival time                                                                   -0.5766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2112


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.2009   0.0000    0.3775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0375    0.1893     0.5668 r
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   4.2511      0.0000     0.5668 r
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.5668 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   4.2511    0.0000     0.5668 r
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.5668 r
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   4.2511           0.0000     0.5668 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0375  -0.0013 &   0.5656 r
  data arrival time                                                                    0.5656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3812
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.3812 r
  library hold time                                                        -0.0269     0.3543
  data required time                                                                   0.3543
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3543
  data arrival time                                                                   -0.5656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2113


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1921    0.0000     0.3891 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0358    0.1875     0.5766 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   3.6358        0.0000     0.5766 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.5766 r
  core/be/be_calculator/exc_stage_r[3] (net)            3.6358              0.0000     0.5766 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.5766 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   3.6358              0.0000     0.5766 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0358    0.0000 &   0.5767 r
  data arrival time                                                                    0.5767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                            -0.0050     0.3916
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.3916 r
  library hold time                                                        -0.0263     0.3653
  data required time                                                                   0.3653
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3653
  data arrival time                                                                   -0.5767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2114


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.2011   0.0000    0.3777 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0353    0.1878     0.5655 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   3.4394      0.0000     0.5655 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.5655 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   3.4394    0.0000     0.5655 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.5655 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   3.4394           0.0000     0.5655 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0353   0.0000 &   0.5656 r
  data arrival time                                                                    0.5656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  clock reconvergence pessimism                                            -0.0033     0.3805
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.3805 r
  library hold time                                                        -0.0263     0.3542
  data required time                                                                   0.3542
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3542
  data arrival time                                                                   -0.5656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2114


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3209     0.3209
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0724   0.0000   0.3209 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0631   0.1905     0.5114 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     3  13.7833     0.0000     0.5114 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5114 r
  core/be/be_calculator/wb_pkt_o[54] (net)             13.7833              0.0000     0.5114 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5114 r
  core/be/wb_pkt[54] (net)                             13.7833              0.0000     0.5114 r
  core/be/icc_place97/INP (NBUFFX8)                               0.0631    0.0004 &   0.5118 r
  core/be/icc_place97/Z (NBUFFX8)                                 0.0431    0.0822 @   0.5940 r
  core/be/n160 (net)                            3      24.9859              0.0000     0.5940 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.5940 r
  core/be/be_checker/wb_pkt_i[54] (net)                24.9859              0.0000     0.5940 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.5940 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      24.9859              0.0000     0.5940 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.5940 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  24.9859     0.0000     0.5940 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5940 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  24.9859   0.0000     0.5940 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0311  -0.0097 @   0.5843 r d 
  data arrival time                                                                    0.5843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0049     0.3228
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3228 r
  library hold time                                                         0.0500     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2115


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1916    0.0000     0.3894 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0359    0.1875     0.5768 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   3.6579        0.0000     0.5768 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.5768 r
  core/be/be_calculator/exc_stage_r[9] (net)            3.6579              0.0000     0.5768 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.5768 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   3.6579             0.0000     0.5768 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0359    0.0000 &   0.5769 r
  data arrival time                                                                    0.5769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                            -0.0050     0.3917
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.3917 r
  library hold time                                                        -0.0264     0.3653
  data required time                                                                   0.3653
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3653
  data arrival time                                                                   -0.5769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2115


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_276_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)   0.1763   0.0000   0.3678 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/Q (DFFX1)   0.0640   0.2254     0.5932 f
  core/be/be_calculator/calc_stage_reg/data_o[193] (net)     3  17.4710     0.0000     0.5932 f
  core/be/be_calculator/calc_stage_reg/data_o[193] (bsg_dff_width_p415_0)   0.0000     0.5932 f
  core/be/be_calculator/commit_pkt_o[15] (net)         17.4710              0.0000     0.5932 f
  core/be/be_calculator/calc_stage_reg/data_i[276] (bsg_dff_width_p415_0)   0.0000     0.5932 f
  core/be/be_calculator/calc_stage_reg/data_i[276] (net)  17.4710           0.0000     0.5932 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/D (DFFX1)   0.0640  -0.0019 &   0.5912 f
  data arrival time                                                                    0.5912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3746     0.3746
  clock reconvergence pessimism                                            -0.0048     0.3698
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/CLK (DFFX1)          0.0000     0.3698 r
  library hold time                                                         0.0099     0.3797
  data required time                                                                   0.3797
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3797
  data arrival time                                                                   -0.5912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2115


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  core/be/be_calculator/comp_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1811   0.0000    0.3678 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0426    0.2116     0.5793 f
  core/be/be_calculator/comp_stage_reg/data_o[97] (net)     1   7.9728      0.0000     0.5793 f
  core/be/be_calculator/comp_stage_reg/data_o[97] (bsg_dff_width_p320_0)    0.0000     0.5793 f
  core/be/be_calculator/comp_stage_r_1__33_ (net)       7.9728              0.0000     0.5793 f
  core/be/be_calculator/comp_stage_mux/data0_i[161] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5793 f
  core/be/be_calculator/comp_stage_mux/data0_i[161] (net)   7.9728          0.0000     0.5793 f
  core/be/be_calculator/comp_stage_mux/U34/INP (NBUFFX2)          0.0426   -0.0015 &   0.5778 f
  core/be/be_calculator/comp_stage_mux/U34/Z (NBUFFX2)            0.0311    0.0553     0.6331 f
  core/be/be_calculator/comp_stage_mux/data_o[161] (net)     3  10.2761     0.0000     0.6331 f
  core/be/be_calculator/comp_stage_mux/data_o[161] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6331 f
  core/be/be_calculator/comp_stage_n[97] (net)         10.2761              0.0000     0.6331 f
  core/be/be_calculator/comp_stage_reg/data_i[161] (bsg_dff_width_p320_0)   0.0000     0.6331 f
  core/be/be_calculator/comp_stage_reg/data_i[161] (net)  10.2761           0.0000     0.6331 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_161_/D (DFFX1)   0.0311   0.0002 &   0.6333 f
  data arrival time                                                                    0.6333

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  clock reconvergence pessimism                                            -0.0049     0.4003
  core/be/be_calculator/comp_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.4003 r
  library hold time                                                         0.0215     0.4218
  data required time                                                                   0.4218
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4218
  data arrival time                                                                   -0.6333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2116


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.2012   0.0000    0.3778 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0356    0.1880     0.5658 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   3.5425      0.0000     0.5658 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.5658 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   3.5425    0.0000     0.5658 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.5658 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   3.5425            0.0000     0.5658 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0356    0.0000 &   0.5658 r
  data arrival time                                                                    0.5658

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  clock reconvergence pessimism                                            -0.0033     0.3805
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.3805 r
  library hold time                                                        -0.0264     0.3542
  data required time                                                                   0.3542
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3542
  data arrival time                                                                   -0.5658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2117


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.2011   0.0000   0.3767 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0365   0.1887   0.5654 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   3.8872   0.0000   0.5654 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.5654 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   3.8872      0.0000     0.5654 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.5654 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   3.8872   0.0000   0.5654 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0365   0.0000 &   0.5654 r
  data arrival time                                                                    0.5654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0033     0.3803
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.3803 r
  library hold time                                                        -0.0267     0.3536
  data required time                                                                   0.3536
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3536
  data arrival time                                                                   -0.5654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2118


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_248_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)   0.1611   0.0000   0.3698 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/Q (DFFX1)   0.0588   0.2209     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_o[165] (net)     3  15.1553     0.0000     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_o[165] (bsg_dff_width_p415_0)   0.0000     0.5907 f
  core/be/be_calculator/commit_pkt_o[70] (net)         15.1553              0.0000     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_i[248] (bsg_dff_width_p415_0)   0.0000     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_i[248] (net)  15.1553           0.0000     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/D (DFFX1)   0.0588  -0.0046 &   0.5862 f
  data arrival time                                                                    0.5862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  clock reconvergence pessimism                                            -0.0033     0.3639
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/CLK (DFFX1)          0.0000     0.3639 r
  library hold time                                                         0.0103     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.5862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2119


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_267_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)   0.2010   0.0000   0.3773 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/Q (DFFX1)   0.0678   0.2298     0.6071 f
  core/be/be_calculator/calc_stage_reg/data_o[184] (net)     3  19.1614     0.0000     0.6071 f
  core/be/be_calculator/calc_stage_reg/data_o[184] (bsg_dff_width_p415_0)   0.0000     0.6071 f
  core/be/be_calculator/commit_pkt_o[6] (net)          19.1614              0.0000     0.6071 f
  core/be/be_calculator/calc_stage_reg/data_i[267] (bsg_dff_width_p415_0)   0.0000     0.6071 f
  core/be/be_calculator/calc_stage_reg/data_i[267] (net)  19.1614           0.0000     0.6071 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/D (DFFX1)   0.0678  -0.0041 &   0.6030 f
  data arrival time                                                                    0.6030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3832     0.3832
  clock reconvergence pessimism                                            -0.0033     0.3799
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/CLK (DFFX1)          0.0000     0.3799 r
  library hold time                                                         0.0111     0.3909
  data required time                                                                   0.3909
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3909
  data arrival time                                                                   -0.6030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2120


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.2010   0.0000   0.3777 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0361   0.1884     0.5661 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   3.7257     0.0000     0.5661 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.5661 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   3.7257    0.0000     0.5661 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.5661 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   3.7257           0.0000     0.5661 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0361   0.0000 &   0.5661 r
  data arrival time                                                                    0.5661

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3840     0.3840
  clock reconvergence pessimism                                            -0.0033     0.3806
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.3806 r
  library hold time                                                        -0.0265     0.3541
  data required time                                                                   0.3541
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3541
  data arrival time                                                                   -0.5661
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2120


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_277_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)   0.1510   0.0000   0.3545 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/Q (DFFX1)   0.0861   0.2368     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_o[194] (net)     3  27.2374     0.0000     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_o[194] (bsg_dff_width_p415_0)   0.0000     0.5913 f
  core/be/be_calculator/commit_pkt_o[16] (net)         27.2374              0.0000     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_i[277] (bsg_dff_width_p415_0)   0.0000     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_i[277] (net)  27.2374           0.0000     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_277_/D (DFFX1)   0.0861  -0.0030 &   0.5883 f
  data arrival time                                                                    0.5883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3747     0.3747
  clock reconvergence pessimism                                            -0.0048     0.3699
  core/be/be_calculator/calc_stage_reg/data_r_reg_277_/CLK (DFFX1)          0.0000     0.3699 r
  library hold time                                                         0.0062     0.3761
  data required time                                                                   0.3761
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3761
  data arrival time                                                                   -0.5883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.1667   0.0000   0.3627 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0465   0.2130     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (net)     4   9.6928     0.0000     0.5757 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (bsg_dff_width_p415_0)   0.0000     0.5757 f
  core/be/be_calculator/commit_pkt_o[93] (net)          9.6928              0.0000     0.5757 f
  core/be/be_calculator/commit_pkt_o[93] (bp_be_calculator_top_02_0)        0.0000     0.5757 f
  core/be/commit_pkt[93] (net)                          9.6928              0.0000     0.5757 f
  core/be/be_mem/commit_pkt_i[93] (bp_be_mem_top_02_0)                      0.0000     0.5757 f
  core/be/be_mem/commit_pkt_i[93] (net)                 9.6928              0.0000     0.5757 f
  core/be/be_mem/fault_reg/data_i[22] (bsg_dff_en_width_p78_0)              0.0000     0.5757 f
  core/be/be_mem/fault_reg/data_i[22] (net)             9.6928              0.0000     0.5757 f
  core/be/be_mem/fault_reg/U62/IN2 (MUX21X1)                      0.0465    0.0000 &   0.5757 f
  core/be/be_mem/fault_reg/U62/Q (MUX21X1)                        0.0345    0.0669     0.6427 f
  core/be/be_mem/fault_reg/n23 (net)            1       2.2816              0.0000     0.6427 f
  core/be/be_mem/fault_reg/data_r_reg_22_/D (DFFX1)               0.0345    0.0000 &   0.6427 f
  data arrival time                                                                    0.6427

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4154     0.4154
  clock reconvergence pessimism                                            -0.0008     0.4146
  core/be/be_mem/fault_reg/data_r_reg_22_/CLK (DFFX1)                       0.0000     0.4146 r
  library hold time                                                         0.0158     0.4304
  data required time                                                                   0.4304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4304
  data arrival time                                                                   -0.6427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3209     0.3209
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0724   0.0000   0.3209 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0631   0.1905     0.5114 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     3  13.7833     0.0000     0.5114 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5114 r
  core/be/be_calculator/wb_pkt_o[54] (net)             13.7833              0.0000     0.5114 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5114 r
  core/be/wb_pkt[54] (net)                             13.7833              0.0000     0.5114 r
  core/be/icc_place97/INP (NBUFFX8)                               0.0631    0.0004 &   0.5118 r
  core/be/icc_place97/Z (NBUFFX8)                                 0.0431    0.0822 @   0.5940 r
  core/be/n160 (net)                            3      24.9859              0.0000     0.5940 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.5940 r
  core/be/be_checker/wb_pkt_i[54] (net)                24.9859              0.0000     0.5940 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.5940 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      24.9859              0.0000     0.5940 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.5940 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  24.9859     0.0000     0.5940 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5940 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  24.9859   0.0000     0.5940 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0311  -0.0101 @   0.5840 r d 
  data arrival time                                                                    0.5840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  clock reconvergence pessimism                                            -0.0049     0.3217
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3217 r
  library hold time                                                         0.0500     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3734     0.3734
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/CLK (DFFX1)   0.1811   0.0000   0.3734 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/Q (DFFX1)   0.0375   0.1877   0.5611 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (net)     2   4.2561   0.0000   0.5611 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5611 r
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (net)   4.2561            0.0000     0.5611 r
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (bp_be_scheduler_02_0)    0.0000     0.5611 r
  core/be/be_checker/dispatch_pkt_o[32] (net)           4.2561              0.0000     0.5611 r
  core/be/be_checker/dispatch_pkt_o[32] (bp_be_checker_top_02_0)            0.0000     0.5611 r
  core/be/dispatch_pkt[32] (net)                        4.2561              0.0000     0.5611 r
  core/be/be_calculator/dispatch_pkt_i[32] (bp_be_calculator_top_02_0)      0.0000     0.5611 r
  core/be/be_calculator/dispatch_pkt_i[32] (net)        4.2561              0.0000     0.5611 r
  core/be/be_calculator/reservation_reg/data_i[32] (bsg_dff_width_p295_0)   0.0000     0.5611 r
  core/be/be_calculator/reservation_reg/data_i[32] (net)   4.2561           0.0000     0.5611 r
  core/be/be_calculator/reservation_reg/data_r_reg_32_/D (DFFX1)   0.0375   0.0000 &   0.5612 r
  data arrival time                                                                    0.5612

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3804     0.3804
  clock reconvergence pessimism                                            -0.0049     0.3756
  core/be/be_calculator/reservation_reg/data_r_reg_32_/CLK (DFFX1)          0.0000     0.3756 r
  library hold time                                                        -0.0267     0.3489
  data required time                                                                   0.3489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3489
  data arrival time                                                                   -0.5612
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_227_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)   0.1734   0.0000   0.3798 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/Q (DFFX1)   0.0668   0.2269     0.6066 f
  core/be/be_calculator/calc_stage_reg/data_o[144] (net)     3  18.6977     0.0000     0.6066 f
  core/be/be_calculator/calc_stage_reg/data_o[144] (bsg_dff_width_p415_0)   0.0000     0.6066 f
  core/be/be_calculator/commit_pkt_o[49] (net)         18.6977              0.0000     0.6066 f
  core/be/be_calculator/calc_stage_reg/data_i[227] (bsg_dff_width_p415_0)   0.0000     0.6066 f
  core/be/be_calculator/calc_stage_reg/data_i[227] (net)  18.6977           0.0000     0.6066 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/D (DFFX1)   0.0668  -0.0029 &   0.6038 f
  data arrival time                                                                    0.6038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                            -0.0050     0.3823
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/CLK (DFFX1)          0.0000     0.3823 r
  library hold time                                                         0.0092     0.3914
  data required time                                                                   0.3914
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3914
  data arrival time                                                                   -0.6038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1510   0.0000   0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0615   0.1996     0.5542 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1  13.2357     0.0000     0.5542 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.5542 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)  13.2357   0.0000     0.5542 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.5542 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)  13.2357           0.0000     0.5542 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0615  -0.0055 &   0.5487 r
  data arrival time                                                                    0.5487

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3747     0.3747
  clock reconvergence pessimism                                            -0.0048     0.3699
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.3699 r
  library hold time                                                        -0.0337     0.3362
  data required time                                                                   0.3362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3362
  data arrival time                                                                   -0.5487
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2125


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.2008   0.0000    0.3775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0368    0.1888     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   3.9974      0.0000     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.5663 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   3.9974    0.0000     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   3.9974           0.0000     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0368   0.0001 &   0.5664 r
  data arrival time                                                                    0.5664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  clock reconvergence pessimism                                            -0.0033     0.3806
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.3806 r
  library hold time                                                        -0.0267     0.3538
  data required time                                                                   0.3538
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3538
  data arrival time                                                                   -0.5664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2125


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/CLK (DFFX1)   0.1510   0.0000   0.3544 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/Q (DFFX1)   0.0408   0.1875   0.5419 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (net)     2   5.4468   0.0000   0.5419 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5419 r
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (net)   5.4468            0.0000     0.5419 r
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (bp_be_scheduler_02_0)    0.0000     0.5419 r
  core/be/be_checker/dispatch_pkt_o[10] (net)           5.4468              0.0000     0.5419 r
  core/be/be_checker/dispatch_pkt_o[10] (bp_be_checker_top_02_0)            0.0000     0.5419 r
  core/be/dispatch_pkt[10] (net)                        5.4468              0.0000     0.5419 r
  core/be/be_calculator/dispatch_pkt_i[10] (bp_be_calculator_top_02_0)      0.0000     0.5419 r
  core/be/be_calculator/dispatch_pkt_i[10] (net)        5.4468              0.0000     0.5419 r
  core/be/be_calculator/reservation_reg/data_i[10] (bsg_dff_width_p295_0)   0.0000     0.5419 r
  core/be/be_calculator/reservation_reg/data_i[10] (net)   5.4468           0.0000     0.5419 r
  core/be/be_calculator/reservation_reg/data_r_reg_10_/D (DFFX1)   0.0408   0.0000 &   0.5420 r
  data arrival time                                                                    0.5420

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3616     0.3616
  clock reconvergence pessimism                                            -0.0048     0.3568
  core/be/be_calculator/reservation_reg/data_r_reg_10_/CLK (DFFX1)          0.0000     0.3568 r
  library hold time                                                        -0.0273     0.3294
  data required time                                                                   0.3294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3294
  data arrival time                                                                   -0.5420
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2125


  Startpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_20_/CLK (DFFX1)      0.1705    0.0000     0.3682 r
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_20_/Q (DFFX1)        0.0321    0.2023     0.5705 f
  core/fe/pc_gen/pc_gen_stage_reg/data_o[20] (net)     2   3.4345           0.0000     0.5705 f
  core/fe/pc_gen/pc_gen_stage_reg/data_o[20] (bsg_dff_reset_width_p84_0)    0.0000     0.5705 f
  core/fe/pc_gen/pc_if1[20] (net)                       3.4345              0.0000     0.5705 f
  core/fe/pc_gen/pc_gen_stage_reg/data_i[62] (bsg_dff_reset_width_p84_0)    0.0000     0.5705 f
  core/fe/pc_gen/pc_gen_stage_reg/data_i[62] (net)      3.4345              0.0000     0.5705 f
  core/fe/pc_gen/pc_gen_stage_reg/U46/IN1 (AND2X1)                0.0321    0.0000 &   0.5705 f
  core/fe/pc_gen/pc_gen_stage_reg/U46/Q (AND2X1)                  0.0264    0.0502     0.6207 f
  core/fe/pc_gen/pc_gen_stage_reg/n126 (net)     1      2.5708              0.0000     0.6207 f
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_62_/D (DFFX1)        0.0264    0.0000 &   0.6208 f
  data arrival time                                                                    0.6208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3907     0.3907
  clock reconvergence pessimism                                            -0.0008     0.3899
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_62_/CLK (DFFX1)                0.0000     0.3899 r
  library hold time                                                         0.0183     0.4082
  data required time                                                                   0.4082
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4082
  data arrival time                                                                   -0.6208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2126


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_213_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)   0.1731   0.0000   0.3767 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/Q (DFFX1)   0.0706   0.2292     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_o[130] (net)     3  20.3611     0.0000     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_o[130] (bsg_dff_width_p415_0)   0.0000     0.6059 f
  core/be/be_calculator/commit_pkt_o[35] (net)         20.3611              0.0000     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_i[213] (bsg_dff_width_p415_0)   0.0000     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_i[213] (net)  20.3611           0.0000     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/D (DFFX1)   0.0706  -0.0068 &   0.5990 f
  data arrival time                                                                    0.5990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3828     0.3828
  clock reconvergence pessimism                                            -0.0050     0.3778
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/CLK (DFFX1)          0.0000     0.3778 r
  library hold time                                                         0.0085     0.3864
  data required time                                                                   0.3864
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3864
  data arrival time                                                                   -0.5990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2127


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3762     0.3762
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.2004   0.0000   0.3762 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0378   0.1895   0.5657 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   4.3737   0.0000   0.5657 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5657 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   4.3737      0.0000     0.5657 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5657 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   4.3737   0.0000   0.5657 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0378   0.0001 &   0.5658 r
  data arrival time                                                                    0.5658

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3834     0.3834
  clock reconvergence pessimism                                            -0.0033     0.3801
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.3801 r
  library hold time                                                        -0.0270     0.3530
  data required time                                                                   0.3530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3530
  data arrival time                                                                   -0.5658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2127


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3209     0.3209
  core/be/be_calculator/comp_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.0724   0.0000   0.3209 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0372   0.1750     0.4959 r
  core/be/be_calculator/comp_stage_reg/data_o[114] (net)     1   4.1109     0.0000     0.4959 r
  core/be/be_calculator/comp_stage_reg/data_o[114] (bsg_dff_width_p320_0)   0.0000     0.4959 r
  core/be/be_calculator/comp_stage_r_1__50_ (net)       4.1109              0.0000     0.4959 r
  core/be/be_calculator/comp_stage_mux/data0_i[178] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4959 r
  core/be/be_calculator/comp_stage_mux/data0_i[178] (net)   4.1109          0.0000     0.4959 r
  core/be/be_calculator/comp_stage_mux/U51/INP (NBUFFX2)          0.0372    0.0001 &   0.4960 r
  core/be/be_calculator/comp_stage_mux/U51/Z (NBUFFX2)            0.0286    0.0522     0.5482 r
  core/be/be_calculator/comp_stage_mux/data_o[178] (net)     3   6.2110     0.0000     0.5482 r
  core/be/be_calculator/comp_stage_mux/data_o[178] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5482 r
  core/be/be_calculator/comp_stage_n[114] (net)         6.2110              0.0000     0.5482 r
  core/be/be_calculator/comp_stage_reg/data_i[178] (bsg_dff_width_p320_0)   0.0000     0.5482 r
  core/be/be_calculator/comp_stage_reg/data_i[178] (net)   6.2110           0.0000     0.5482 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_178_/D (DFFX1)   0.0286   0.0000 &   0.5482 r
  data arrival time                                                                    0.5482

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  clock reconvergence pessimism                                            -0.0049     0.3593
  core/be/be_calculator/comp_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.3593 r
  library hold time                                                        -0.0239     0.3355
  data required time                                                                   0.3355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3355
  data arrival time                                                                   -0.5482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2127


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)   0.1612   0.0000   0.3710 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/Q (DFFX1)   0.0556   0.2187     0.5897 f
  core/be/be_calculator/calc_stage_reg/data_o[149] (net)     3  13.7032     0.0000     0.5897 f
  core/be/be_calculator/calc_stage_reg/data_o[149] (bsg_dff_width_p415_0)   0.0000     0.5897 f
  core/be/be_calculator/commit_pkt_o[54] (net)         13.7032              0.0000     0.5897 f
  core/be/be_calculator/calc_stage_reg/data_i[232] (bsg_dff_width_p415_0)   0.0000     0.5897 f
  core/be/be_calculator/calc_stage_reg/data_i[232] (net)  13.7032           0.0000     0.5897 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/D (DFFX1)   0.0556   0.0005 &   0.5901 f
  data arrival time                                                                    0.5901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  clock reconvergence pessimism                                            -0.0033     0.3662
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)          0.0000     0.3662 r
  library hold time                                                         0.0111     0.3773
  data required time                                                                   0.3773
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3773
  data arrival time                                                                   -0.5901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2129


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.2012   0.0000    0.3778 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0375    0.1893     0.5671 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   4.2418      0.0000     0.5671 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.5671 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   4.2418    0.0000     0.5671 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.5671 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   4.2418            0.0000     0.5671 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0375    0.0001 &   0.5672 r
  data arrival time                                                                    0.5672

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0033     0.3812
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.3812 r
  library hold time                                                        -0.0269     0.3543
  data required time                                                                   0.3543
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3543
  data arrival time                                                                   -0.5672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2129


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1732   0.0000    0.3774 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0371    0.1868     0.5642 r
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   4.1030      0.0000     0.5642 r
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.5642 r
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    4.1030              0.0000     0.5642 r
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.5642 r
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   4.1030           0.0000     0.5642 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0371   0.0001 &   0.5642 r
  data arrival time                                                                    0.5642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3828     0.3828
  clock reconvergence pessimism                                            -0.0050     0.3778
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.3778 r
  library hold time                                                        -0.0265     0.3513
  data required time                                                                   0.3513
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3513
  data arrival time                                                                   -0.5642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2129


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_265_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)   0.2004   0.0000   0.3768 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/Q (DFFX1)   0.0744   0.2338     0.6107 f
  core/be/be_calculator/calc_stage_reg/data_o[182] (net)     3  22.0739     0.0000     0.6107 f
  core/be/be_calculator/calc_stage_reg/data_o[182] (bsg_dff_width_p415_0)   0.0000     0.6107 f
  core/be/be_calculator/commit_pkt_o[4] (net)          22.0739              0.0000     0.6107 f
  core/be/be_calculator/calc_stage_reg/data_i[265] (bsg_dff_width_p415_0)   0.0000     0.6107 f
  core/be/be_calculator/calc_stage_reg/data_i[265] (net)  22.0739           0.0000     0.6107 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_265_/D (DFFX1)   0.0744  -0.0072 &   0.6034 f
  data arrival time                                                                    0.6034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  clock reconvergence pessimism                                            -0.0033     0.3805
  core/be/be_calculator/calc_stage_reg/data_r_reg_265_/CLK (DFFX1)          0.0000     0.3805 r
  library hold time                                                         0.0100     0.3905
  data required time                                                                   0.3905
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3905
  data arrival time                                                                   -0.6034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2129


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.2009   0.0000    0.3776 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0381    0.1897     0.5673 r
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   4.4563      0.0000     0.5673 r
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.5673 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   4.4563    0.0000     0.5673 r
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.5673 r
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   4.4563           0.0000     0.5673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0381   0.0001 &   0.5673 r
  data arrival time                                                                    0.5673

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0033     0.3812
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.3812 r
  library hold time                                                        -0.0271     0.3541
  data required time                                                                   0.3541
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3541
  data arrival time                                                                   -0.5673
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2132


1
