#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jun 09 16:46:36 2018
# Process ID: 8236
# Log file: E:/Peripheral_Interface_lab/mipsfpga_test2/vivado.log
# Journal file: E:/Peripheral_Interface_lab/mipsfpga_test2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.xpr
open_bd_design {E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd}
ipx::create_abstraction_definition xilinx.com user VGA_interface_rtl 1.0
ipx::create_bus_definition xilinx.com user VGA_interface 1.0
set_property xml_file_name E:/Peripheral_Interface_lab/mipsfpga_test2/VGA_interface_rtl.xml [ipx::current_busabs]
set_property xml_file_name E:/Peripheral_Interface_lab/mipsfpga_test2/VGA_interface.xml [ipx::current_busdef]
set_property bus_type_vlnv xilinx.com:user:VGA_interface:1.0 [ipx::current_busabs]
ipx::save_abstraction_definition [ipx::current_busabs]
ipx::save_bus_definition [ipx::current_busdef]
set_property  ip_repo_paths  {e:/Peripheral_Interface_lab/ip_repo/vga/VGA_Controllor_1.0 e:/Peripheral_Interface_lab/ip_repo E:/Peripheral_Interface_lab/mipsfpga_test2} [current_project]
update_ip_catalog
ipx::add_bus_abstraction_port rgb_r [ipx::current_busabs]
set_property master_width 6 [ipx::get_bus_abstraction_ports rgb_r -of_objects [ipx::current_busabs]]
set_property display_name {VGA Interface} [ipx::current_busdef]
set_property display_name {VGA Interface} [ipx::current_busabs]
ipx::save_bus_definition [ipx::current_busdef]
ipx::save_abstraction_definition [ipx::current_busabs]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:VGA_Controllor:1.0 VGA_Controllor_0
endgroup
set_property location {6 1982 1428} [get_bd_cells VGA_Controllor_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_tft_0/M_AXI_MM" Clk "Auto" }  [get_bd_intf_pins VGA_Controllor_0/S00_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vfifo_ctrl:2.0 axi_vfifo_ctrl_0
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:12.0 fifo_generator_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_data_fifo:2.1 axi_data_fifo_0
endgroup
startgroup
set_property -dict [list CONFIG.INTERFACE_TYPE {Native} CONFIG.Input_Data_Width {32} CONFIG.Output_Data_Width {32} CONFIG.PROTOCOL {AXI4} CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {14} CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {14} CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {14}] [get_bd_cells fifo_generator_0]
endgroup
delete_bd_objs [get_bd_cells axi_data_fifo_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_MIPS_MicroAptiv_UP_0_100M/ext_reset_in]
set_property location {6.5 2069 1482} [get_bd_cells fifo_generator_0]
startgroup
set_property -dict [list CONFIG.INTERFACE_TYPE {AXI_MEMORY_MAPPED} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {14} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {14} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {14}] [get_bd_cells fifo_generator_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M06_AXI]
connect_bd_intf_net [get_bd_intf_pins fifo_generator_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M06_AXI]
delete_bd_objs [get_bd_intf_nets S01_AXI_1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI] [get_bd_intf_pins fifo_generator_0/M_AXI]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M05_AXI]
connect_bd_intf_net [get_bd_intf_pins VGA_Controllor_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M05_AXI]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out3] [get_bd_nets axi_tft_0_tft_hsync] [get_bd_nets axi_tft_0_tft_vsync] [get_bd_nets axi_tft_0_tft_vga_r] [get_bd_nets axi_tft_0_tft_vga_g] [get_bd_nets axi_tft_0_tft_vga_b] [get_bd_cells axi_tft_0]
ipx::unload_abstraction_definition e:/Peripheral_Interface_lab/mipsfpga_test2/VGA_interface_rtl.xml
ipx::unload_bus_definition e:/Peripheral_Interface_lab/mipsfpga_test2/VGA_interface.xml
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins fifo_generator_0/s_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
set_property location {7 2384 1571} [get_bd_cells fifo_generator_0]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins fifo_generator_0/s_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1
endgroup
delete_bd_objs [get_bd_intf_nets S01_AXI_1]
connect_bd_intf_net [get_bd_intf_pins fifo_generator_0/M_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M05_AXI]
connect_bd_intf_net [get_bd_intf_pins VGA_Controllor_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI]
set_property location {7.5 3000 1574} [get_bd_cells VGA_Controllor_0]
delete_bd_objs [get_bd_intf_nets fifo_generator_0_M_AXI] [get_bd_intf_nets axi_interconnect_1_M00_AXI] [get_bd_cells axi_interconnect_1]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M06_AXI] [get_bd_cells fifo_generator_0]
