-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Thu Dec 30 12:16:57 2021
-- Host        : AW13R3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top zxnexys_zxrtc_0_0 -prefix
--               zxnexys_zxrtc_0_0_ zxnexys_zxrtc_0_0_sim_netlist.vhdl
-- Design      : zxnexys_zxrtc_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO is
  port (
    Rc_Data_Exists : out STD_LOGIC;
    Rc_fifo_data : out STD_LOGIC_VECTOR ( 0 to 7 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Addr_Counters[3].FDRE_I_0\ : out STD_LOGIC;
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_RAM[0].SRL16E_I_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Rc_fifo_rd : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_wr : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_SRL_FIFO;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\ : STD_LOGIC;
  signal \^rc_data_exists\ : STD_LOGIC;
  signal Rc_addr : STD_LOGIC_VECTOR ( 0 to 3 );
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Data_Exists_DFF_i_2__0\ : label is "soft_lutpair33";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \sr_i[2]_i_1\ : label is "soft_lutpair33";
begin
  Rc_Data_Exists <= \^rc_data_exists\;
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_3,
      Q => Rc_addr(0),
      R => Bus2IIC_Reset
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => Rc_addr(2),
      DI(1) => Rc_addr(1),
      DI(0) => Rc_addr(0),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(0),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00000000"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      I4 => \Addr_Counters[0].MUXCY_L_I_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => Rc_fifo_wr_d,
      I1 => Rc_fifo_wr,
      I2 => Rc_addr(0),
      I3 => Rc_addr(3),
      I4 => Rc_addr(2),
      I5 => Rc_addr(1),
      O => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_2,
      Q => Rc_addr(1),
      R => Bus2IIC_Reset
    );
\Addr_Counters[1].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(1),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_1,
      Q => Rc_addr(2),
      R => Bus2IIC_Reset
    );
\Addr_Counters[2].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(2),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_0,
      Q => Rc_addr(3),
      R => Bus2IIC_Reset
    );
\Addr_Counters[3].XORCY_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(3),
      O => \Addr_Counters[3].XORCY_I_i_1__1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D_0,
      Q => \^rc_data_exists\,
      R => Bus2IIC_Reset
    );
\Data_Exists_DFF_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      O => \Addr_Counters[1].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(7),
      Q => Rc_fifo_data(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(6),
      Q => Rc_fifo_data(1)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(5),
      Q => Rc_fifo_data(2)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(4),
      Q => Rc_fifo_data(3)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(3),
      Q => Rc_fifo_data(4)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(2),
      Q => Rc_fifo_data(5)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(1),
      Q => Rc_fifo_data(6)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(0),
      Q => Rc_fifo_data(7)
    );
\RD_FIFO_CNTRL.ro_prev_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6FF6FFFF"
    )
        port map (
      I0 => Rc_addr(3),
      I1 => Q(3),
      I2 => Rc_addr(0),
      I3 => Q(0),
      I4 => \^rc_data_exists\,
      I5 => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\,
      O => \Addr_Counters[3].FDRE_I_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Q(1),
      I2 => Rc_addr(2),
      I3 => Q(2),
      O => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\
    );
\sr_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rc_data_exists\,
      O => D(1)
    );
\sr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  port (
    Tx_data_exists_sgl : out STD_LOGIC;
    Tx_fifo_data_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_RAM[0].SRL16E_I_0\ : out STD_LOGIC;
    rdCntrFrmTxFifo0 : out STD_LOGIC;
    Data_Exists_DFF_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \FIFO_RAM[7].SRL16E_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_rst : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 1 );
    callingReadAccess : in STD_LOGIC;
    earlyAckHdr : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    Tx_fifo_wr : in STD_LOGIC;
    shift_reg_ld : in STD_LOGIC;
    \data_int_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO_6 : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO_6;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__0_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal \FIFO_GEN_DTR.dtre_i_i_2_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal Tx_addr_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tx_data_exists_sgl\ : STD_LOGIC;
  signal \^tx_fifo_data_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_2\ : label is "soft_lutpair39";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \cr_i[5]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sr_i[3]_i_1\ : label is "soft_lutpair39";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  Tx_data_exists_sgl <= \^tx_data_exists_sgl\;
  Tx_fifo_data_0(7 downto 0) <= \^tx_fifo_data_0\(7 downto 0);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_3,
      Q => Tx_addr_0(3),
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => Tx_addr_0(1),
      DI(1) => Tx_addr_0(2),
      DI(0) => Tx_addr_0(3),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__0_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(3),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[0].MUXCY_L_I_1\,
      I2 => Tx_addr_0(2),
      I3 => Tx_addr_0(0),
      I4 => Tx_addr_0(3),
      I5 => Tx_addr_0(1),
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => Tx_addr_0(1),
      I1 => Tx_addr_0(3),
      I2 => Tx_addr_0(0),
      I3 => Tx_addr_0(2),
      I4 => Tx_fifo_wr_d,
      I5 => Tx_fifo_wr,
      O => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_2,
      Q => Tx_addr_0(2),
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(2),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_1,
      Q => Tx_addr_0(1),
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(1),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_0,
      Q => Tx_addr_0(0),
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(0),
      O => \Addr_Counters[3].XORCY_I_i_1__0_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^tx_data_exists_sgl\,
      R => Tx_fifo_rst
    );
\Data_Exists_DFF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20202"
    )
        port map (
      I0 => Tx_fifo_wr,
      I1 => Tx_fifo_wr_d,
      I2 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I3 => \Addr_Counters[0].MUXCY_L_I_1\,
      I4 => \^tx_data_exists_sgl\,
      O => D
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Tx_addr_0(0),
      O => p_0_in
    );
\FIFO_GEN_DTR.dtre_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555555D5"
    )
        port map (
      I0 => \^tx_data_exists_sgl\,
      I1 => \^tx_fifo_data_0\(0),
      I2 => dynamic_MSMS(1),
      I3 => dynamic_MSMS(0),
      I4 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      O => \^data_exists_dff_0\
    );
\FIFO_GEN_DTR.dtre_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Tx_addr_0(2),
      I1 => Tx_addr_0(0),
      I2 => Tx_addr_0(3),
      I3 => Tx_addr_0(1),
      O => \FIFO_GEN_DTR.dtre_i_i_2_n_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(7),
      Q => \^tx_fifo_data_0\(7)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(6),
      Q => \^tx_fifo_data_0\(6)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(5),
      Q => \^tx_fifo_data_0\(5)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(4),
      Q => \^tx_fifo_data_0\(4)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(3),
      Q => \^tx_fifo_data_0\(3)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(2),
      Q => \^tx_fifo_data_0\(2)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(1),
      Q => \^tx_fifo_data_0\(1)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(0),
      Q => \^tx_fifo_data_0\(0)
    );
\cr_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FFFFFF"
    )
        port map (
      I0 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I1 => dynamic_MSMS(0),
      I2 => \^tx_fifo_data_0\(0),
      I3 => \^tx_data_exists_sgl\,
      I4 => dynamic_MSMS(1),
      O => \FIFO_RAM[0].SRL16E_I_0\
    );
\data_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^tx_fifo_data_0\(0),
      I1 => shift_reg_ld,
      I2 => \data_int_reg[0]\,
      O => \FIFO_RAM[7].SRL16E_I_0\(0)
    );
rdCntrFrmTxFifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^data_exists_dff_0\,
      I1 => callingReadAccess,
      I2 => earlyAckHdr,
      O => rdCntrFrmTxFifo0
    );
\sr_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Tx_addr_0(2),
      I1 => Tx_addr_0(0),
      I2 => Tx_addr_0(3),
      I3 => Tx_addr_0(1),
      O => \Addr_Counters[1].FDRE_I_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  port (
    Data_Exists_DFF_0 : out STD_LOGIC;
    dynamic_MSMS : out STD_LOGIC_VECTOR ( 0 to 1 );
    \FIFO_RAM[1].SRL16E_I_0\ : out STD_LOGIC;
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    D : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ctrlFifoDin : in STD_LOGIC_VECTOR ( 0 to 1 );
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ : entity is "SRL_FIFO";
end \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  signal \Addr_Counters[0].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[0].MUXCY_L_I_i_3_n_0\ : STD_LOGIC;
  signal \Addr_Counters[1].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[2].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal \^dynamic_msms\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_3\ : label is "soft_lutpair37";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_3 : label is "soft_lutpair37";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I ";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  dynamic_MSMS(0 to 1) <= \^dynamic_msms\(0 to 1);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_3,
      Q => \Addr_Counters[0].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \Addr_Counters[2].FDRE_I_n_0\,
      DI(1) => \Addr_Counters[1].FDRE_I_n_0\,
      DI(0) => \Addr_Counters[0].FDRE_I_n_0\,
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[0].FDRE_I_n_0\,
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[3].FDRE_I_n_0\,
      I3 => \Addr_Counters[1].FDRE_I_n_0\,
      I4 => \Addr_Counters[0].FDRE_I_n_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[3].FDRE_I_n_0\,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_2,
      Q => \Addr_Counters[1].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_1,
      Q => \Addr_Counters[2].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[2].FDRE_I_n_0\,
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_0,
      Q => \Addr_Counters[3].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[3].FDRE_I_n_0\,
      O => \Addr_Counters[3].XORCY_I_i_1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^data_exists_dff_0\,
      R => Tx_fifo_rst
    );
Data_Exists_DFF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Addr_Counters[1].FDRE_I_n_0\,
      I1 => \Addr_Counters[3].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[2].FDRE_I_n_0\,
      O => \Addr_Counters[1].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(0),
      Q => \^dynamic_msms\(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(1),
      Q => \^dynamic_msms\(1)
    );
\cr_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^dynamic_msms\(1),
      I1 => \cr_i_reg[2]\,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      O => \FIFO_RAM[1].SRL16E_I_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_address_decoder is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ : out STD_LOGIC;
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    Q : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_arready_INST_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_1\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]\ : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC;
    AXI_IP2Bus_WrAck2_reg : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_address_decoder;

architecture STRUCTURE of zxnexys_zxrtc_0_0_address_decoder is
  signal AXI_Bus2IP_CS : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^bus2iic_wrce\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \^bus_rnw_reg_reg_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\ : STD_LOGIC;
  signal ce_expnd_i_0 : STD_LOGIC;
  signal ce_expnd_i_1 : STD_LOGIC;
  signal ce_expnd_i_14 : STD_LOGIC;
  signal ce_expnd_i_15 : STD_LOGIC;
  signal ce_expnd_i_16 : STD_LOGIC;
  signal ce_expnd_i_17 : STD_LOGIC;
  signal ce_expnd_i_24 : STD_LOGIC;
  signal ce_expnd_i_26 : STD_LOGIC;
  signal ce_expnd_i_6 : STD_LOGIC;
  signal ce_expnd_i_7 : STD_LOGIC;
  signal ce_expnd_i_8 : STD_LOGIC;
  signal ce_expnd_i_9 : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal \^is_read_reg\ : STD_LOGIC;
  signal \^is_write_reg\ : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pselect_hit_i_2 : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_8_n_0\ : STD_LOGIC;
  signal s_axi_wready_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^sw_rst_cond\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_IP2Bus_RdAck2_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of AXI_IP2Bus_WrAck2_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of Bus_RNW_reg_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.Tx_fifo_wr_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GPO_GEN.gpo_i[31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \MEM_DECODE_GEN[0].cs_out_i[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \cr_i[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[7]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of irpt_wrack_d1_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[1]_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[7]_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[7]_i_5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \timing_param_thddat_i[8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \timing_param_tlow_i[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \timing_param_tsusta_i[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \timing_param_tsusto_i[8]_i_1\ : label is "soft_lutpair52";
begin
  Bus2IIC_WrCE(6 downto 0) <= \^bus2iic_wrce\(6 downto 0);
  Bus_RNW_reg_reg_0 <= \^bus_rnw_reg_reg_0\;
  \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ <= \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\;
  is_read_reg <= \^is_read_reg\;
  is_write_reg <= \^is_write_reg\;
  sw_rst_cond <= \^sw_rst_cond\;
AXI_IP2Bus_RdAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => p_18_in,
      I1 => AXI_Bus2IP_CS(2),
      I2 => AXI_Bus2IP_CS(0),
      I3 => AXI_IP2Bus_WrAck2_reg,
      O => AXI_IP2Bus_RdAck20
    );
AXI_IP2Bus_WrAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => p_18_in,
      I1 => AXI_Bus2IP_CS(2),
      I2 => AXI_Bus2IP_CS(0),
      I3 => AXI_IP2Bus_WrAck2_reg,
      O => AXI_IP2Bus_WrAck20
    );
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_IP2Bus_WrAck2_reg,
      I1 => Q,
      I2 => \^bus_rnw_reg_reg_0\,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => \^bus_rnw_reg_reg_0\,
      R => '0'
    );
\FIFO_GEN_DTR.Tx_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_15_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(5)
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      O => ce_expnd_i_24
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_24,
      Q => p_24_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\,
      Q => p_18_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_17
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_17,
      Q => p_17_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_16
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_16,
      Q => p_16_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      O => ce_expnd_i_15
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_15,
      Q => p_15_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      O => ce_expnd_i_14
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_14,
      Q => p_14_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_9
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_9,
      Q => p_9_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      O => ce_expnd_i_8
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_8,
      Q => p_8_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_7
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_7,
      Q => p_7_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_6
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_6,
      Q => p_6_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      O => ce_expnd_i_1
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_1,
      Q => p_1_in_0,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^is_write_reg\,
      I1 => s_axi_aresetn,
      I2 => \^is_read_reg\,
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_0
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_0,
      Q => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_26
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_26,
      Q => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      R => cs_ce_clr
    );
\GPO_GEN.gpo_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => p_8_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \GPO_GEN.gpo_i_reg[31]\,
      O => \WDATA_reg[0]\
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => pselect_hit_i_2
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => pselect_hit_i_2,
      Q => AXI_Bus2IP_CS(2),
      R => cs_ce_clr
    );
\MEM_DECODE_GEN[2].cs_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      Q => AXI_Bus2IP_CS(0),
      R => cs_ce_clr
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_14_in,
      O => Bus2IIC_RdCE(0)
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_9_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(4)
    );
\cr_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_17_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(6)
    );
\cr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888BBB8B88"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \^bus2iic_wrce\(6),
      I2 => \cr_i_reg[2]\(0),
      I3 => \cr_i_reg[2]_0\(1),
      I4 => firstDynStartSeen,
      I5 => \cr_i_reg[2]_1\,
      O => \WDATA_reg[5]\(1)
    );
\cr_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FBFBFB08"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => p_17_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \cr_i_reg[2]_0\(0),
      I4 => cr_txModeSelect_set,
      I5 => cr_txModeSelect_clr,
      O => \WDATA_reg[5]\(0)
    );
\ip_irpt_enable_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_24_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => E(0)
    );
irpt_wrack_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_24_in,
      O => irpt_wrack
    );
reset_trig_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sw_rst_cond\,
      I1 => sw_rst_cond_d1,
      O => reset_trig0
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\,
      I2 => AXI_IP2Bus_RdAck1,
      I3 => AXI_IP2Bus_RdAck2,
      O => \^is_read_reg\
    );
\s_axi_rdata_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF888F888F888F8"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[0]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => \s_axi_rdata_i_reg[0]_0\,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(0),
      O => D(0)
    );
\s_axi_rdata_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD5D0000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[1]\,
      I1 => \s_axi_rdata_i_reg[1]_0\,
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \s_axi_rdata_i_reg[1]_1\,
      I4 => \s_axi_rdata_i[7]_i_3_n_0\,
      I5 => \s_axi_rdata_i[1]_i_5_n_0\,
      O => D(1)
    );
\s_axi_rdata_i[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]\(1),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in16_in,
      O => \s_axi_rdata_i[1]_i_5_n_0\
    );
\s_axi_rdata_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[2]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in13_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(2),
      O => D(2)
    );
\s_axi_rdata_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata_i[3]_i_2_n_0\,
      I1 => p_1_in10_in,
      I2 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I3 => \^bus_rnw_reg_reg_0\,
      I4 => p_24_in,
      I5 => \s_axi_rdata_i_reg[7]\(3),
      O => D(3)
    );
\s_axi_rdata_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0200AAAA8A88"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_3_n_0\,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I3 => \s_axi_rdata_i_reg[3]\,
      I4 => \s_axi_rdata_i_reg[3]_0\,
      I5 => \s_axi_rdata_i_reg[3]_1\,
      O => \s_axi_rdata_i[3]_i_2_n_0\
    );
\s_axi_rdata_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[4]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in7_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(4),
      O => D(4)
    );
\s_axi_rdata_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[5]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in4_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(5),
      O => D(5)
    );
\s_axi_rdata_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in1_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(6),
      O => D(6)
    );
\s_axi_rdata_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_0\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(7),
      O => D(7)
    );
\s_axi_rdata_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \s_axi_rdata_i[7]_i_8_n_0\,
      I2 => p_17_in,
      I3 => p_1_in_0,
      I4 => p_9_in,
      I5 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      O => \s_axi_rdata_i[7]_i_3_n_0\
    );
\s_axi_rdata_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      O => \s_axi_rdata_i[7]_i_4_n_0\
    );
\s_axi_rdata_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_24_in,
      O => \s_axi_rdata_i[7]_i_5_n_0\
    );
\s_axi_rdata_i[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_15_in,
      I1 => p_7_in,
      I2 => p_6_in,
      I3 => p_8_in,
      I4 => p_14_in,
      I5 => p_16_in,
      O => \s_axi_rdata_i[7]_i_8_n_0\
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\,
      I2 => AXI_IP2Bus_WrAck1,
      I3 => AXI_IP2Bus_WrAck2,
      O => \^is_write_reg\
    );
s_axi_wready_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_arready_INST_0_0(1),
      I1 => s_axi_arready_INST_0_0(0),
      I2 => s_axi_arready_INST_0_0(3),
      I3 => s_axi_arready_INST_0_0(2),
      O => s_axi_wready_INST_0_i_1_n_0
    );
sw_rst_cond_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_18_in,
      I3 => s_axi_wdata(1),
      I4 => s_axi_wdata(2),
      I5 => s_axi_wdata(3),
      O => \^sw_rst_cond\
    );
\timing_param_thddat_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(0)
    );
\timing_param_tlow_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(1)
    );
\timing_param_tsusta_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_7_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(3)
    );
\timing_param_tsusto_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_6_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_cdc_sync;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      R => '0'
    );
detect_stop_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      I1 => sda_rin_d1,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync_10 is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync_10 : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync_10;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync_10 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[7]_i_1\ : label is "soft_lutpair4";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of scl_rising_edge_i_1 : label is "soft_lutpair4";
begin
  scndry_out <= \^scndry_out\;
\FSM_onehot_scl_state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => Q(0),
      O => D(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
scl_rising_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => scl_rin_d1,
      O => scl_rising_edge0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_dynamic_master is
  port (
    callingReadAccess : out STD_LOGIC;
    rdCntrFrmTxFifo : out STD_LOGIC;
    rxCntDone : out STD_LOGIC;
    firstDynStartSeen : out STD_LOGIC;
    cr_txModeSelect_set : out STD_LOGIC;
    cr_txModeSelect_clr : out STD_LOGIC;
    rdCntrFrmTxFifo_reg_0 : out STD_LOGIC;
    callingReadAccess_reg_0 : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    ackDataState : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rdCntrFrmTxFifo0 : in STD_LOGIC;
    earlyAckDataState : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    earlyAckHdr : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_dynamic_master;

architecture STRUCTURE of zxnexys_zxrtc_0_0_dynamic_master is
  signal Cr_txModeSelect_clr_i_1_n_0 : STD_LOGIC;
  signal Cr_txModeSelect_set_i_1_n_0 : STD_LOGIC;
  signal ackDataState_d1 : STD_LOGIC;
  signal \^callingreadaccess\ : STD_LOGIC;
  signal \^callingreadaccess_reg_0\ : STD_LOGIC;
  signal earlyAckDataState_d1 : STD_LOGIC;
  signal \^firstdynstartseen\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdByteCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdByteCntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdByteCntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdByteCntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdByteCntr[3]_i_2_n_0\ : STD_LOGIC;
  signal rdByteCntr_reg : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \^rdcntrfrmtxfifo\ : STD_LOGIC;
  signal rxCntDone0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Cr_txModeSelect_clr_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of Cr_txModeSelect_set_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdByteCntr[0]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdByteCntr[2]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdByteCntr[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of rxCntDone_i_2 : label is "soft_lutpair1";
begin
  callingReadAccess <= \^callingreadaccess\;
  callingReadAccess_reg_0 <= \^callingreadaccess_reg_0\;
  firstDynStartSeen <= \^firstdynstartseen\;
  rdCntrFrmTxFifo <= \^rdcntrfrmtxfifo\;
Cr_txModeSelect_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_clr_i_1_n_0
    );
Cr_txModeSelect_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_clr_i_1_n_0,
      Q => cr_txModeSelect_clr,
      R => '0'
    );
Cr_txModeSelect_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_set_i_1_n_0
    );
Cr_txModeSelect_set_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_set_i_1_n_0,
      Q => cr_txModeSelect_set,
      R => '0'
    );
\Data_Exists_DFF_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => Tx_fifo_rd_d,
      I2 => Tx_fifo_rd,
      O => rdCntrFrmTxFifo_reg_0
    );
ackDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ackDataState,
      Q => ackDataState_d1,
      R => Tx_fifo_rst
    );
callingReadAccess_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_3_in,
      D => Tx_fifo_data_0(0),
      Q => \^callingreadaccess\,
      R => Tx_fifo_rst
    );
earlyAckDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => earlyAckDataState,
      Q => earlyAckDataState_d1,
      R => Tx_fifo_rst
    );
firstDynStartSeen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => firstDynStartSeen_reg_0,
      Q => \^firstdynstartseen\,
      R => '0'
    );
\rdByteCntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => earlyAckDataState_d1,
      I2 => earlyAckDataState,
      I3 => \rdByteCntr[0]_i_3_n_0\,
      O => \rdByteCntr[0]_i_1_n_0\
    );
\rdByteCntr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Tx_fifo_data_0(7),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => \rdByteCntr[0]_i_4_n_0\,
      O => \p_0_in__1\(7)
    );
\rdByteCntr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rdByteCntr[2]_i_2_n_0\,
      I1 => rdByteCntr_reg(1),
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(2),
      O => \rdByteCntr[0]_i_3_n_0\
    );
\rdByteCntr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rdByteCntr_reg(2),
      I1 => rdByteCntr_reg(4),
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      I5 => rdByteCntr_reg(3),
      O => \rdByteCntr[0]_i_4_n_0\
    );
\rdByteCntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(1),
      I3 => \rdByteCntr[0]_i_4_n_0\,
      O => \p_0_in__1\(6)
    );
\rdByteCntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => \rdByteCntr[2]_i_2_n_0\,
      I3 => rdByteCntr_reg(2),
      O => \p_0_in__1\(5)
    );
\rdByteCntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rdByteCntr_reg(3),
      I1 => rdByteCntr_reg(5),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(7),
      I4 => rdByteCntr_reg(4),
      O => \rdByteCntr[2]_i_2_n_0\
    );
\rdByteCntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(3),
      I3 => \rdByteCntr[3]_i_2_n_0\,
      O => \p_0_in__1\(4)
    );
\rdByteCntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rdByteCntr_reg(4),
      I1 => rdByteCntr_reg(7),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(5),
      O => \rdByteCntr[3]_i_2_n_0\
    );
\rdByteCntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(5),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(7),
      I5 => rdByteCntr_reg(4),
      O => \p_0_in__1\(3)
    );
\rdByteCntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      O => \p_0_in__1\(2)
    );
\rdByteCntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      O => \p_0_in__1\(1)
    );
\rdByteCntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      O => \p_0_in__1\(0)
    );
\rdByteCntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => rdByteCntr_reg(0),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => rdByteCntr_reg(1),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => rdByteCntr_reg(2),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => rdByteCntr_reg(3),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => rdByteCntr_reg(4),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => rdByteCntr_reg(5),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => rdByteCntr_reg(6),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => rdByteCntr_reg(7),
      R => Tx_fifo_rst
    );
rdCntrFrmTxFifo_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdCntrFrmTxFifo0,
      Q => \^rdcntrfrmtxfifo\,
      R => Tx_fifo_rst
    );
rxCntDone_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^callingreadaccess_reg_0\,
      I1 => ackDataState,
      I2 => ackDataState_d1,
      O => rxCntDone0
    );
rxCntDone_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => rdByteCntr_reg(2),
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => \rdByteCntr[2]_i_2_n_0\,
      O => \^callingreadaccess_reg_0\
    );
rxCntDone_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rxCntDone0,
      Q => rxCntDone,
      R => Tx_fifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_interrupt_control is
  port (
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ : out STD_LOGIC;
    p_1_in16_in : out STD_LOGIC;
    p_1_in13_in : out STD_LOGIC;
    p_1_in10_in : out STD_LOGIC;
    p_1_in7_in : out STD_LOGIC;
    p_1_in4_in : out STD_LOGIC;
    p_1_in1_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    irpt_wrack : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zxnexys_zxrtc_0_0_interrupt_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_interrupt_control is
  signal \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal irpt_wrack_d1 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \^p_1_in10_in\ : STD_LOGIC;
  signal \^p_1_in13_in\ : STD_LOGIC;
  signal \^p_1_in16_in\ : STD_LOGIC;
  signal \^p_1_in1_in\ : STD_LOGIC;
  signal \^p_1_in4_in\ : STD_LOGIC;
  signal \^p_1_in7_in\ : STD_LOGIC;
begin
  \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ <= \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\;
  p_1_in <= \^p_1_in\;
  p_1_in10_in <= \^p_1_in10_in\;
  p_1_in13_in <= \^p_1_in13_in\;
  p_1_in16_in <= \^p_1_in16_in\;
  p_1_in1_in <= \^p_1_in1_in\;
  p_1_in4_in <= \^p_1_in4_in\;
  p_1_in7_in <= \^p_1_in7_in\;
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(6),
      I4 => s_axi_wdata(0),
      I5 => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      O => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\,
      Q => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(5),
      I4 => s_axi_wdata(1),
      I5 => \^p_1_in16_in\,
      O => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\,
      Q => \^p_1_in16_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(4),
      I4 => s_axi_wdata(2),
      I5 => \^p_1_in13_in\,
      O => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\,
      Q => \^p_1_in13_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(3),
      I4 => s_axi_wdata(3),
      I5 => \^p_1_in10_in\,
      O => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\,
      Q => \^p_1_in10_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(2),
      I4 => s_axi_wdata(4),
      I5 => \^p_1_in7_in\,
      O => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\,
      Q => \^p_1_in7_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0),
      I4 => s_axi_wdata(5),
      I5 => \^p_1_in4_in\,
      O => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\,
      Q => \^p_1_in4_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(1),
      I4 => s_axi_wdata(6),
      I5 => \^p_1_in1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\,
      Q => \^p_1_in1_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(0),
      I4 => s_axi_wdata(7),
      I5 => \^p_1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\,
      Q => \^p_1_in\,
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => Q(0),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => Q(1),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => Q(2),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => Q(3),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => Q(4),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => Q(5),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(6),
      Q => Q(6),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => Q(7),
      R => SR(0)
    );
irpt_wrack_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => irpt_wrack,
      Q => irpt_wrack_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_read is
  port (
    RREADY_reg_0 : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    rtc_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_cState_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cState_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ARADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk_peripheral : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rtc_ready_reg_0 : in STD_LOGIC;
    rtc_ready_reg_1 : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \wr_data_reg[7]\ : in STD_LOGIC;
    \wr_data_reg[6]\ : in STD_LOGIC;
    \wr_data_reg[6]_0\ : in STD_LOGIC;
    \wr_data_reg[6]_1\ : in STD_LOGIC;
    \wr_data_reg[5]\ : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_1\ : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_1\ : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_3\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_4\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    \ARADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dato_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end zxnexys_zxrtc_0_0_read;

architecture STRUCTURE of zxnexys_zxrtc_0_0_read is
  signal ARVALID_i_1_n_0 : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_cstate_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_9_n_0\ : STD_LOGIC;
  signal RREADY_i_1_n_0 : STD_LOGIC;
  signal \^rready_reg_0\ : STD_LOGIC;
  signal dato : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rtc_dati : STD_LOGIC_VECTOR ( 7 to 7 );
  signal rtc_ready_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_arvalid\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_data[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \wr_data[2]_i_1\ : label is "soft_lutpair72";
begin
  \FSM_onehot_cState_reg[4]_0\(0) <= \^fsm_onehot_cstate_reg[4]_0\(0);
  RREADY_reg_0 <= \^rready_reg_0\;
  s_axi_arvalid <= \^s_axi_arvalid\;
\ARADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(0),
      Q => \ARADDR_reg[8]_0\(0),
      R => '0'
    );
\ARADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(1),
      Q => \ARADDR_reg[8]_0\(1),
      R => '0'
    );
\ARADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(2),
      Q => \ARADDR_reg[8]_0\(2),
      R => '0'
    );
\ARADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(3),
      Q => \ARADDR_reg[8]_0\(3),
      R => '0'
    );
\ARADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(4),
      Q => \ARADDR_reg[8]_0\(4),
      R => '0'
    );
ARVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDCC"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^s_axi_arvalid\,
      O => ARVALID_i_1_n_0
    );
ARVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ARVALID_i_1_n_0,
      Q => \^s_axi_arvalid\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      O => \FSM_onehot_cState[0]_i_1_n_0\
    );
\FSM_onehot_cState[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_arready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1__0_n_0\
    );
\FSM_onehot_cState[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_rvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_arready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1__0_n_0\
    );
\FSM_onehot_cState[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^rready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_rvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1__0_n_0\
    );
\FSM_onehot_cState[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg[4]_1\,
      I2 => \^rready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1__0_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1__0_n_0\,
      Q => \^fsm_onehot_cstate_reg[4]_0\(0)
    );
\FSM_sequential_cState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEAEFE"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[1]\,
      I2 => Q(0),
      I3 => Q(5),
      I4 => \FSM_sequential_cState_reg[1]_0\,
      I5 => \FSM_sequential_cState[1]_i_5_n_0\,
      O => \FSM_sequential_cState_reg[0]\(0)
    );
\FSM_sequential_cState[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0D0FF"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_6_n_0\,
      I1 => \FSM_sequential_cState_reg[1]_1\,
      I2 => Q(1),
      I3 => wr_ack,
      I4 => \FSM_sequential_cState_reg[1]_2\,
      I5 => \FSM_sequential_cState_reg[1]_3\,
      O => \FSM_sequential_cState[1]_i_2_n_0\
    );
\FSM_sequential_cState[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFABAFAAAAABAAA"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_8_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(5),
      I4 => \FSM_sequential_cState[1]_i_9_n_0\,
      I5 => \FSM_sequential_cState_reg[1]_4\,
      O => \FSM_sequential_cState[1]_i_5_n_0\
    );
\FSM_sequential_cState[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFBC"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => \FSM_sequential_cState[1]_i_2_0\,
      O => \FSM_sequential_cState[1]_i_6_n_0\
    );
\FSM_sequential_cState[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BE82"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \FSM_sequential_cState[1]_i_5_0\(0),
      I4 => Q(4),
      I5 => Q(1),
      O => \FSM_sequential_cState[1]_i_8_n_0\
    );
\FSM_sequential_cState[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(3),
      I2 => \FSM_sequential_cState[1]_i_5_0\(0),
      I3 => Q(4),
      O => \FSM_sequential_cState[1]_i_9_n_0\
    );
RREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^rready_reg_0\,
      O => RREADY_i_1_n_0
    );
RREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => RREADY_i_1_n_0,
      Q => \^rready_reg_0\,
      R => '0'
    );
\dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(0),
      Q => dato(0),
      R => '0'
    );
\dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(1),
      Q => dato(1),
      R => '0'
    );
\dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(2),
      Q => dato(2),
      R => '0'
    );
\dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(3),
      Q => dato(3),
      R => '0'
    );
\dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(4),
      Q => dato(4),
      R => '0'
    );
\dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(5),
      Q => dato(5),
      R => '0'
    );
\dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(6),
      Q => dato(6),
      R => '0'
    );
\dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(7),
      Q => rtc_dati(7),
      R => '0'
    );
rtc_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rtc_ready_i_2_n_0,
      I1 => rtc_ready_reg_0,
      I2 => rtc_ready_reg_1,
      O => rtc_ready_reg
    );
rtc_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040044050405040"
    )
        port map (
      I0 => Q(0),
      I1 => rtc_dati(7),
      I2 => Q(5),
      I3 => Q(3),
      I4 => dato(2),
      I5 => dato(6),
      O => rtc_ready_i_2_n_0
    );
\wr_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(0),
      I1 => Q(5),
      I2 => p_1_in(0),
      O => D(0)
    );
\wr_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(1),
      I1 => Q(5),
      I2 => p_1_in(1),
      O => D(1)
    );
\wr_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(2),
      I1 => Q(5),
      I2 => p_1_in(2),
      O => D(2)
    );
\wr_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(3),
      I1 => Q(5),
      I2 => dato(3),
      I3 => \wr_data_reg[6]_1\,
      O => D(3)
    );
\wr_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(4),
      I1 => Q(5),
      I2 => dato(4),
      I3 => \wr_data_reg[6]_1\,
      O => D(4)
    );
\wr_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E20000E2E2E2E2E2"
    )
        port map (
      I0 => p_1_in(5),
      I1 => Q(5),
      I2 => dato(5),
      I3 => p_1_in(9),
      I4 => p_1_in(8),
      I5 => \wr_data_reg[5]\,
      O => D(5)
    );
\wr_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8B800"
    )
        port map (
      I0 => dato(6),
      I1 => Q(5),
      I2 => p_1_in(6),
      I3 => \wr_data_reg[6]\,
      I4 => \wr_data_reg[6]_0\,
      I5 => \wr_data_reg[6]_1\,
      O => D(6)
    );
\wr_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2E2"
    )
        port map (
      I0 => p_1_in(7),
      I1 => Q(5),
      I2 => rtc_dati(7),
      I3 => p_1_in(10),
      I4 => \wr_data_reg[7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_reg_interface is
  port (
    IIC2Bus_IntrEvent : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dtre : out STD_LOGIC;
    Tx_fifo_wr : out STD_LOGIC;
    Tx_fifo_rd : out STD_LOGIC;
    Tx_fifo_rst : out STD_LOGIC;
    new_rcv_dta_d1 : out STD_LOGIC;
    Rc_fifo_wr : out STD_LOGIC;
    Rc_fifo_rd : out STD_LOGIC;
    \sr_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \GPO_GEN.gpo_i_reg[31]_0\ : out STD_LOGIC;
    Msms_set : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    D_0 : out STD_LOGIC;
    Tx_fifo_wr_d_reg : out STD_LOGIC;
    firstDynStartSeen_reg : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    \cr_i_reg[7]_0\ : out STD_LOGIC;
    \cr_i_reg[3]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusto_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_tsusta_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusta_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_thddat_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_thddat_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \timing_param_tlow_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tlow_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\ : out STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_1\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ : out STD_LOGIC;
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ : out STD_LOGIC;
    D_1 : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_GEN_DTR.dtre_i_reg_0\ : in STD_LOGIC;
    Bus2IIC_WrCE : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Rdy_new_xmt : in STD_LOGIC;
    New_rcv_dta : in STD_LOGIC;
    Rc_fifo_wr0 : in STD_LOGIC;
    Bus2IIC_RdCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Aas : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_2\ : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg_0\ : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Data_Exists_DFF : in STD_LOGIC;
    Data_Exists_DFF_0 : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    Data_Exists_DFF_1 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    firstDynStartSeen : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \LEVEL_1_GEN.master_sda_reg\ : in STD_LOGIC;
    earlyAckDataState : in STD_LOGIC;
    \next_scl_state1_inferred__1/i__carry\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_axi_rdata_i[0]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Data_Exists_DFF_2 : in STD_LOGIC;
    Rc_Data_Exists : in STD_LOGIC;
    \sr_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IIC2Bus_IntrEvent_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end zxnexys_zxrtc_0_0_reg_interface;

architecture STRUCTURE of zxnexys_zxrtc_0_0_reg_interface is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gpo_gen.gpo_i_reg[31]_0\ : STD_LOGIC;
  signal \^msms_set\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rc_fifo_rd\ : STD_LOGIC;
  signal \^rc_fifo_wr\ : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 8 to 8 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^tx_fifo_rd\ : STD_LOGIC;
  signal \^tx_fifo_rst\ : STD_LOGIC;
  signal \^tx_fifo_wr\ : STD_LOGIC;
  signal \^tx_fifo_wr_d_reg\ : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_set_i_i_1_n_0 : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^timing_param_thddat_i_reg[7]_1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^timing_param_tlow_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^timing_param_tsusta_i_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^timing_param_tsusto_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_2 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of callingReadAccess_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cr_i[5]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_5\ : label is "soft_lutpair35";
begin
  D(0) <= \^d\(0);
  \GPO_GEN.gpo_i_reg[31]_0\ <= \^gpo_gen.gpo_i_reg[31]_0\;
  Msms_set <= \^msms_set\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(3 downto 0) <= \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3 downto 0);
  Rc_fifo_rd <= \^rc_fifo_rd\;
  Rc_fifo_wr <= \^rc_fifo_wr\;
  Tx_fifo_rd <= \^tx_fifo_rd\;
  Tx_fifo_rst <= \^tx_fifo_rst\;
  Tx_fifo_wr <= \^tx_fifo_wr\;
  Tx_fifo_wr_d_reg <= \^tx_fifo_wr_d_reg\;
  \timing_param_thddat_i_reg[7]_1\(6 downto 0) <= \^timing_param_thddat_i_reg[7]_1\(6 downto 0);
  \timing_param_tlow_i_reg[7]_0\(4 downto 0) <= \^timing_param_tlow_i_reg[7]_0\(4 downto 0);
  \timing_param_tsusta_i_reg[7]_1\(7 downto 0) <= \^timing_param_tsusta_i_reg[7]_1\(7 downto 0);
  \timing_param_tsusto_i_reg[7]_0\(7 downto 0) <= \^timing_param_tsusto_i_reg[7]_0\(7 downto 0);
\Addr_Counters[0].MUXCY_L_I_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_wr\,
      I1 => Tx_fifo_wr_d,
      O => \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_rd\,
      I1 => Rc_fifo_rd_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\
    );
Data_Exists_DFF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AAAA"
    )
        port map (
      I0 => \^tx_fifo_wr_d_reg\,
      I1 => \^tx_fifo_rd\,
      I2 => Tx_fifo_rd_d,
      I3 => rdCntrFrmTxFifo,
      I4 => Data_Exists_DFF,
      I5 => Data_Exists_DFF_0,
      O => D_0
    );
\Data_Exists_DFF_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FF00002222"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_fifo_rd\,
      I4 => Data_Exists_DFF_2,
      I5 => Rc_Data_Exists,
      O => D_1
    );
Data_Exists_DFF_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => Tx_fifo_wr_d,
      I1 => \^tx_fifo_wr\,
      I2 => Data_Exists_DFF_1,
      I3 => s_axi_aresetn,
      I4 => \^tx_fifo_rst\,
      O => \^tx_fifo_wr_d_reg\
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => IIC2Bus_IntrEvent(0),
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rdy_new_xmt,
      Q => \^tx_fifo_rd\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rst_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(1),
      Q => \^tx_fifo_rst\,
      S => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_WrCE(5),
      Q => \^tx_fifo_wr\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.dtre_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FIFO_GEN_DTR.dtre_i_reg_0\,
      Q => Dtre,
      R => Bus2IIC_Reset
    );
\FSM_onehot_scl_state[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \cr_i_reg[7]_0\
    );
\GPO_GEN.gpo_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GPO_GEN.gpo_i_reg[31]_2\,
      Q => \^gpo_gen.gpo_i_reg[31]_0\,
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(4),
      Q => IIC2Bus_IntrEvent(6),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(3),
      Q => IIC2Bus_IntrEvent(5),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(2),
      Q => IIC2Bus_IntrEvent(4),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(0),
      Q => IIC2Bus_IntrEvent(3),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(1),
      Q => IIC2Bus_IntrEvent(2),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(0),
      Q => IIC2Bus_IntrEvent(1),
      R => Bus2IIC_Reset
    );
\LEVEL_1_GEN.master_sda_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \LEVEL_1_GEN.master_sda_reg\,
      I2 => earlyAckDataState,
      O => \cr_i_reg[3]_0\
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_RdCE(0),
      Q => \^rc_fifo_rd\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr0,
      Q => \^rc_fifo_wr\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(3),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(2),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(2),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(1),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(1),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(0),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(0),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.ro_prev_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_FIFO_CNTRL.ro_prev_i_reg_0\,
      Q => \^d\(0),
      R => '0'
    );
callingReadAccess_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      I2 => \FIFO_GEN_DTR.dtre_i_reg_0\,
      I3 => dynamic_MSMS(0),
      O => p_3_in
    );
clk_cnt_en2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(6),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_thddat(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_thddat_i_reg[7]_1\(5),
      O => \timing_param_thddat_i_reg[7]_0\(2)
    );
clk_cnt_en2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(4),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_thddat_i_reg[7]_1\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_thddat_i_reg[7]_1\(2),
      O => \timing_param_thddat_i_reg[7]_0\(1)
    );
clk_cnt_en2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(1),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => Timing_param_thddat(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_thddat_i_reg[7]_1\(0),
      O => \timing_param_thddat_i_reg[7]_0\(0)
    );
\cr_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      O => \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\
    );
\cr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => Bus2IIC_Reset
    );
\cr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => Bus2IIC_Reset
    );
\cr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(2),
      Q => \^q\(5),
      R => Bus2IIC_Reset
    );
\cr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => Bus2IIC_Reset
    );
\cr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(1),
      Q => \^q\(3),
      R => Bus2IIC_Reset
    );
\cr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(0),
      Q => \^q\(2),
      R => Bus2IIC_Reset
    );
\cr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => Bus2IIC_Reset
    );
\cr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => Bus2IIC_Reset
    );
firstDynStartSeen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => firstDynStartSeen,
      I1 => firstDynStartSeen_reg_0,
      I2 => \^q\(2),
      I3 => \^tx_fifo_rst\,
      O => firstDynStartSeen_reg
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tsusto(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(6),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(7),
      O => S(2)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(7),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_tsusta(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(6),
      O => \timing_param_tsusta_i_reg[7]_0\(2)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tlow(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tlow_i_reg[7]_0\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tlow_i_reg[7]_0\(4),
      O => \timing_param_tlow_i_reg[8]_0\(2)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(4),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(3),
      O => S(1)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(3),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(4),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(4),
      O => \timing_param_tsusta_i_reg[7]_0\(1)
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(1),
      I1 => \next_scl_state1_inferred__1/i__carry\(4),
      I2 => \next_scl_state1_inferred__1/i__carry\(5),
      I3 => \^timing_param_tlow_i_reg[7]_0\(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => Timing_param_tlow(3),
      O => \timing_param_tlow_i_reg[8]_0\(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(1),
      O => S(0)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(1),
      O => \timing_param_tsusta_i_reg[7]_0\(0)
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(0),
      I1 => \next_scl_state1_inferred__1/i__carry\(1),
      I2 => \next_scl_state1_inferred__1/i__carry\(2),
      I3 => Timing_param_tlow(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(0),
      I5 => Timing_param_tlow(0),
      O => \timing_param_tlow_i_reg[8]_0\(0)
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(2),
      Q => msms_d1,
      R => Bus2IIC_Reset
    );
msms_set_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE0C0A00"
    )
        port map (
      I0 => \^d\(0),
      I1 => \sr_i_reg[1]_1\(1),
      I2 => \^q\(2),
      I3 => msms_d1,
      I4 => \^msms_set\,
      O => msms_set_i_i_1_n_0
    );
msms_set_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_set_i_i_1_n_0,
      Q => \^msms_set\,
      R => Bus2IIC_Reset
    );
new_rcv_dta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => New_rcv_dta,
      Q => new_rcv_dta_d1,
      R => Bus2IIC_Reset
    );
\s_axi_rdata_i[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(0),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(0),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(0),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\
    );
\s_axi_rdata_i[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gpo_gen.gpo_i_reg[31]_0\,
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_thddat(0),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => sr_i(7),
      O => \GPO_GEN.gpo_i_reg[31]_1\
    );
\s_axi_rdata_i[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(2),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(2),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(2),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\
    );
\s_axi_rdata_i[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(3),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(3),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\
    );
\sr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(5),
      Q => \sr_i_reg[1]_0\(5),
      R => Bus2IIC_Reset
    );
\sr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(4),
      Q => \sr_i_reg[1]_0\(4),
      R => Bus2IIC_Reset
    );
\sr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(3),
      Q => \sr_i_reg[1]_0\(3),
      R => Bus2IIC_Reset
    );
\sr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(2),
      Q => \sr_i_reg[1]_0\(2),
      R => Bus2IIC_Reset
    );
\sr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(1),
      Q => \sr_i_reg[1]_0\(1),
      R => Bus2IIC_Reset
    );
\sr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Aas,
      Q => \sr_i_reg[1]_0\(0),
      R => Bus2IIC_Reset
    );
\sr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(0),
      Q => sr_i(7),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(0),
      Q => Timing_param_thddat(0),
      S => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(1),
      Q => \^timing_param_thddat_i_reg[7]_1\(0),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(2),
      Q => \^timing_param_thddat_i_reg[7]_1\(1),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(3),
      Q => \^timing_param_thddat_i_reg[7]_1\(2),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(4),
      Q => \^timing_param_thddat_i_reg[7]_1\(3),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(5),
      Q => \^timing_param_thddat_i_reg[7]_1\(4),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(6),
      Q => \^timing_param_thddat_i_reg[7]_1\(5),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(7),
      Q => \^timing_param_thddat_i_reg[7]_1\(6),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(8),
      Q => Timing_param_thddat(8),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(0),
      Q => Timing_param_tlow(0),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(1),
      Q => \^timing_param_tlow_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(2),
      Q => Timing_param_tlow(2),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(3),
      Q => Timing_param_tlow(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(4),
      Q => \^timing_param_tlow_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(5),
      Q => \^timing_param_tlow_i_reg[7]_0\(2),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(6),
      Q => \^timing_param_tlow_i_reg[7]_0\(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(7),
      Q => \^timing_param_tlow_i_reg[7]_0\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(8),
      Q => Timing_param_tlow(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusta_i_reg[7]_1\(0),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusta_i_reg[7]_1\(1),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusta_i_reg[7]_1\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusta_i_reg[7]_1\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusta_i_reg[7]_1\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusta_i_reg[7]_1\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusta_i_reg[7]_1\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusta_i_reg[7]_1\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusta(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusto_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusto_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusto_i_reg[7]_0\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusto_i_reg[7]_0\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusto_i_reg[7]_0\(4),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusto_i_reg[7]_0\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusto_i_reg[7]_0\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusto_i_reg[7]_0\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusto(8),
      R => Bus2IIC_Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_registers is
  port (
    update_i_reg_0 : out STD_LOGIC;
    \data_reg[1][6]_0\ : out STD_LOGIC;
    \data_reg[4][0]_0\ : out STD_LOGIC;
    \data_reg[4][7]_0\ : out STD_LOGIC;
    \data_reg[4][6]_0\ : out STD_LOGIC;
    \data_reg[4][5]_0\ : out STD_LOGIC;
    \data_reg[4][4]_0\ : out STD_LOGIC;
    \data_reg[1][0]_0\ : out STD_LOGIC;
    \data_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][0]_0\ : out STD_LOGIC;
    \data_reg[2][7]_0\ : out STD_LOGIC;
    \data_reg[2][6]_0\ : out STD_LOGIC;
    \data_reg[2][5]_0\ : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \data_reg[0][0]_0\ : out STD_LOGIC;
    \data_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_reg[5][0]_0\ : out STD_LOGIC;
    \data_reg[5][7]_0\ : out STD_LOGIC;
    \data_reg[5][6]_0\ : out STD_LOGIC;
    \data_reg[5][5]_0\ : out STD_LOGIC;
    \data_reg[5][4]_0\ : out STD_LOGIC;
    \data_reg[3][2]_0\ : out STD_LOGIC;
    \data_reg[3][1]_0\ : out STD_LOGIC;
    \data_reg[3][0]_0\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv_0\ : out STD_LOGIC;
    update_i_reg_1 : out STD_LOGIC;
    update_i_reg_2 : out STD_LOGIC;
    update_i_reg_3 : out STD_LOGIC;
    update_i_reg_4 : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.guf1.underflow_i_reg_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_1\ : out STD_LOGIC;
    \refresh_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[5][2]_0\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \data_reg[6][4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[5][4]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_1\ : out STD_LOGIC;
    update_i_reg_5 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \data_reg[0][0]_1\ : out STD_LOGIC;
    \refresh_reg[1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \data_reg[1][5]_0\ : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    update_t_reg_1 : out STD_LOGIC;
    \data_reg[2][4]_1\ : out STD_LOGIC;
    \data_reg[2][2]_0\ : out STD_LOGIC;
    \data_reg[2][1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[3]\ : out STD_LOGIC;
    \data_reg[5][0]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_7\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_8\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_9\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_4\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC;
    \wr_data_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    update_i_reg_6 : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \data_reg[4][0]_1\ : in STD_LOGIC;
    \data_reg[4][7]_1\ : in STD_LOGIC;
    \data_reg[4][6]_1\ : in STD_LOGIC;
    \data_reg[4][5]_1\ : in STD_LOGIC;
    \data_reg[4][4]_1\ : in STD_LOGIC;
    \data_reg[1][0]_1\ : in STD_LOGIC;
    \data_reg[1][7]_1\ : in STD_LOGIC;
    \data_reg[1][6]_1\ : in STD_LOGIC;
    \data_reg[1][5]_1\ : in STD_LOGIC;
    \data_reg[1][4]_0\ : in STD_LOGIC;
    \data_reg[2][0]_1\ : in STD_LOGIC;
    \data_reg[2][7]_1\ : in STD_LOGIC;
    \data_reg[2][6]_1\ : in STD_LOGIC;
    \data_reg[2][5]_1\ : in STD_LOGIC;
    \data_reg[2][4]_2\ : in STD_LOGIC;
    \data_reg[0][0]_2\ : in STD_LOGIC;
    \data_reg[0][3]_0\ : in STD_LOGIC;
    \data_reg[0][0]_3\ : in STD_LOGIC;
    \data_reg[0][7]_1\ : in STD_LOGIC;
    \data_reg[0][6]_0\ : in STD_LOGIC;
    \data_reg[0][5]_0\ : in STD_LOGIC;
    \data_reg[0][4]_0\ : in STD_LOGIC;
    \data_reg[5][0]_2\ : in STD_LOGIC;
    \data_reg[5][7]_1\ : in STD_LOGIC;
    \data_reg[5][6]_1\ : in STD_LOGIC;
    \data_reg[5][5]_1\ : in STD_LOGIC;
    \data_reg[5][4]_2\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_reg[3][2]_1\ : in STD_LOGIC;
    \data_reg[3][1]_1\ : in STD_LOGIC;
    \data_reg[3][0]_1\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rtc_0_rd_reg_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[13]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][6]_0\ : in STD_LOGIC;
    \data_reg[6][0]_0\ : in STD_LOGIC;
    \data_reg[5][3]_0\ : in STD_LOGIC;
    \data_reg[4][2]_0\ : in STD_LOGIC;
    \data_reg[1][3]_0\ : in STD_LOGIC;
    \data_reg[4][1]_0\ : in STD_LOGIC;
    \data_reg[4][4]_2\ : in STD_LOGIC;
    \data_reg[28][0]_0\ : in STD_LOGIC;
    \data_reg[6][7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[26][0]_0\ : in STD_LOGIC;
    \data_reg[6][6]_1\ : in STD_LOGIC;
    \data_reg[0][4]_1\ : in STD_LOGIC;
    \data_reg[2][4]_3\ : in STD_LOGIC;
    \data_reg[2][0]_2\ : in STD_LOGIC;
    \data_reg[1][0]_2\ : in STD_LOGIC;
    \data_reg[4][3]_0\ : in STD_LOGIC;
    sda_o_i_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[62][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[61][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[60][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[59][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[58][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[57][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[56][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[55][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[54][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[53][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[52][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[51][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[50][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[49][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[48][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[47][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[46][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[45][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[44][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[43][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[42][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[41][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[40][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[39][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[38][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[37][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[36][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[35][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[34][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[33][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[32][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[31][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[30][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[29][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[27][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[25][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[24][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[23][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[22][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[21][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[20][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[19][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[18][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[17][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[16][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[15][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[14][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[13][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[12][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[11][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[10][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[9][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[8][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[7][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end zxnexys_zxrtc_0_0_registers;

architecture STRUCTURE of zxnexys_zxrtc_0_0_registers is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \_inferred__24/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__24/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_3\ : STD_LOGIC;
  signal \data[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \data[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_7_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_8_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_6_n_0\ : STD_LOGIC;
  signal \data[34][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][1]_i_3_n_0\ : STD_LOGIC;
  signal \data[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_12_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_13_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_14_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_15_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_16_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_17_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_18_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_19_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_20_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_5_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_9_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_5_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_7_n_0\ : STD_LOGIC;
  signal \data[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \data[5][1]_i_3_n_0\ : STD_LOGIC;
  signal \data[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_10_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_11_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_12_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_13_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_5_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_7_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_8_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_9_n_0\ : STD_LOGIC;
  signal \data[5][4]_i_6_n_0\ : STD_LOGIC;
  signal \data[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_3_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_3_n_0\ : STD_LOGIC;
  signal \data[6][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_6_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_7_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_8_n_0\ : STD_LOGIC;
  signal \^data_reg[0][0]_0\ : STD_LOGIC;
  signal \^data_reg[0][7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[0]_1\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \data_reg[10]_57\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[11]_56\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[12]_55\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[13]_54\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[14]_53\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[15]_52\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[16]_51\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[17]_50\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[18]_49\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[19]_48\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[1][0]_0\ : STD_LOGIC;
  signal \^data_reg[1][6]_0\ : STD_LOGIC;
  signal \^data_reg[1][7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[1]_0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \data_reg[20]_47\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[21]_46\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[22]_45\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[23]_44\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[24]_43\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[25]_42\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[26]0\ : STD_LOGIC;
  signal \data_reg[26]_41\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[27]_40\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[28]0\ : STD_LOGIC;
  signal \data_reg[28]_39\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[29]_38\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[2][0]_0\ : STD_LOGIC;
  signal \^data_reg[2][2]_0\ : STD_LOGIC;
  signal \^data_reg[2][4]_0\ : STD_LOGIC;
  signal \^data_reg[2][5]_0\ : STD_LOGIC;
  signal \^data_reg[2][6]_0\ : STD_LOGIC;
  signal \^data_reg[2][7]_0\ : STD_LOGIC;
  signal \data_reg[30]_37\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[31]_36\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[32]_35\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[33]_34\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[34]_33\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[35]_32\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[36]_31\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[37]_30\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[38]_29\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[39]_28\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[3][0]_0\ : STD_LOGIC;
  signal \^data_reg[3][1]_0\ : STD_LOGIC;
  signal \^data_reg[3][2]_0\ : STD_LOGIC;
  signal \data_reg[3]_3\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \data_reg[40]_27\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[41]_26\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[42]_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[43]_24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[44]_23\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[45]_22\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[46]_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[47]_20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[48]_19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[49]_18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[4][0]_0\ : STD_LOGIC;
  signal \^data_reg[4][4]_0\ : STD_LOGIC;
  signal \^data_reg[4][5]_0\ : STD_LOGIC;
  signal \^data_reg[4][6]_0\ : STD_LOGIC;
  signal \^data_reg[4][7]_0\ : STD_LOGIC;
  signal \data_reg[50]_17\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[51]_16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[52]_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[53]_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[54]_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[55]_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[56]_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[57]_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[58]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[59]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[5][0]_0\ : STD_LOGIC;
  signal \^data_reg[5][0]_1\ : STD_LOGIC;
  signal \^data_reg[5][2]_0\ : STD_LOGIC;
  signal \^data_reg[5][4]_0\ : STD_LOGIC;
  signal \^data_reg[5][5]_0\ : STD_LOGIC;
  signal \^data_reg[5][6]_0\ : STD_LOGIC;
  signal \^data_reg[5][7]_0\ : STD_LOGIC;
  signal \data_reg[60]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[61]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[62]_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[63]_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[6][4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_reg[6]_2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \data_reg[7]_60\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[8]_59\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[9]_58\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[10]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[12]_1\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[9]_0\ : STD_LOGIC;
  signal \^guf.guf1.underflow_i_reg_0\ : STD_LOGIC;
  signal \^guf.guf1.underflow_i_reg_2\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal last_rd_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rd_data_o[0]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_30_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_31_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_32_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_1_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_3_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_4_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_5_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_6_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_7_n_0\ : STD_LOGIC;
  signal refresh_reg : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^refresh_reg[1]_0\ : STD_LOGIC;
  signal \^refresh_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^refresh_reg[6]_inv_0\ : STD_LOGIC;
  signal registers_0_rd_data_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sda_o_i_11_n_0 : STD_LOGIC;
  signal sda_o_i_12_n_0 : STD_LOGIC;
  signal \seccnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_3_n_0\ : STD_LOGIC;
  signal seccnt_reg : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \seccnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \^update_i_reg_0\ : STD_LOGIC;
  signal \^update_i_reg_2\ : STD_LOGIC;
  signal \^update_i_reg_5\ : STD_LOGIC;
  signal \wr_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \NLW__inferred__24/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__24/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__24/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data[0][1]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data[0][5]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data[11][7]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data[14][7]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data[15][7]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data[16][7]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data[17][7]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \data[18][7]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \data[19][7]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data[1][3]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data[1][5]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data[21][7]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data[22][7]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data[22][7]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data[26][7]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data[2][0]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data[2][3]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data[2][4]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data[2][5]_i_6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data[30][7]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data[36][7]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data[36][7]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data[38][7]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data[3][7]_i_5\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data[3][7]_i_6\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data[40][7]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data[42][7]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data[45][7]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \data[47][7]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data[48][7]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data[49][7]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data[4][1]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data[4][2]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \data[4][3]_i_12\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data[4][3]_i_14\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \data[4][3]_i_15\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \data[4][3]_i_17\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data[4][3]_i_6\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data[4][3]_i_9\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data[4][5]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data[4][5]_i_7\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data[50][7]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data[52][7]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data[53][7]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data[54][7]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data[55][7]_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data[56][7]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data[56][7]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data[57][7]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data[58][7]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data[58][7]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data[59][7]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data[59][7]_i_4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data[5][3]_i_10\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \data[5][3]_i_11\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data[5][3]_i_12\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data[5][3]_i_13\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \data[5][3]_i_8\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data[5][3]_i_9\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data[5][4]_i_5\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \data[61][7]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data[61][7]_i_5\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data[62][7]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data[62][7]_i_4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data[63][7]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data[63][7]_i_4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data[6][5]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data[8][7]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \refresh[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \refresh[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \refresh[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \refresh[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \refresh[4]_i_1\ : label is "soft_lutpair104";
  attribute inverted : string;
  attribute inverted of \refresh_reg[6]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \seccnt_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \wr_data[14]_i_2\ : label is "soft_lutpair121";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[14]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[14]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \data_reg[0][0]_0\ <= \^data_reg[0][0]_0\;
  \data_reg[0][7]_0\(3 downto 0) <= \^data_reg[0][7]_0\(3 downto 0);
  \data_reg[1][0]_0\ <= \^data_reg[1][0]_0\;
  \data_reg[1][6]_0\ <= \^data_reg[1][6]_0\;
  \data_reg[1][7]_0\(3 downto 0) <= \^data_reg[1][7]_0\(3 downto 0);
  \data_reg[2][0]_0\ <= \^data_reg[2][0]_0\;
  \data_reg[2][2]_0\ <= \^data_reg[2][2]_0\;
  \data_reg[2][4]_0\ <= \^data_reg[2][4]_0\;
  \data_reg[2][5]_0\ <= \^data_reg[2][5]_0\;
  \data_reg[2][6]_0\ <= \^data_reg[2][6]_0\;
  \data_reg[2][7]_0\ <= \^data_reg[2][7]_0\;
  \data_reg[3][0]_0\ <= \^data_reg[3][0]_0\;
  \data_reg[3][1]_0\ <= \^data_reg[3][1]_0\;
  \data_reg[3][2]_0\ <= \^data_reg[3][2]_0\;
  \data_reg[4][0]_0\ <= \^data_reg[4][0]_0\;
  \data_reg[4][4]_0\ <= \^data_reg[4][4]_0\;
  \data_reg[4][5]_0\ <= \^data_reg[4][5]_0\;
  \data_reg[4][6]_0\ <= \^data_reg[4][6]_0\;
  \data_reg[4][7]_0\ <= \^data_reg[4][7]_0\;
  \data_reg[5][0]_0\ <= \^data_reg[5][0]_0\;
  \data_reg[5][0]_1\ <= \^data_reg[5][0]_1\;
  \data_reg[5][2]_0\ <= \^data_reg[5][2]_0\;
  \data_reg[5][4]_0\ <= \^data_reg[5][4]_0\;
  \data_reg[5][5]_0\ <= \^data_reg[5][5]_0\;
  \data_reg[5][6]_0\ <= \^data_reg[5][6]_0\;
  \data_reg[5][7]_0\ <= \^data_reg[5][7]_0\;
  \data_reg[6][4]_0\(1 downto 0) <= \^data_reg[6][4]_0\(1 downto 0);
  \goreg_bm.dout_i_reg[10]\ <= \^goreg_bm.dout_i_reg[10]\;
  \goreg_bm.dout_i_reg[11]\ <= \^goreg_bm.dout_i_reg[11]\;
  \goreg_bm.dout_i_reg[11]_0\ <= \^goreg_bm.dout_i_reg[11]_0\;
  \goreg_bm.dout_i_reg[12]_1\ <= \^goreg_bm.dout_i_reg[12]_1\;
  \goreg_bm.dout_i_reg[9]_0\ <= \^goreg_bm.dout_i_reg[9]_0\;
  \guf.guf1.underflow_i_reg_0\ <= \^guf.guf1.underflow_i_reg_0\;
  \guf.guf1.underflow_i_reg_2\ <= \^guf.guf1.underflow_i_reg_2\;
  \refresh_reg[1]_0\ <= \^refresh_reg[1]_0\;
  \refresh_reg[3]_0\(0) <= \^refresh_reg[3]_0\(0);
  \refresh_reg[6]_inv_0\ <= \^refresh_reg[6]_inv_0\;
  update_i_reg_0 <= \^update_i_reg_0\;
  update_i_reg_2 <= \^update_i_reg_2\;
  update_i_reg_5 <= \^update_i_reg_5\;
\_inferred__24/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__24/i__carry_n_0\,
      CO(2) => \_inferred__24/i__carry_n_1\,
      CO(1) => \_inferred__24/i__carry_n_2\,
      CO(0) => \_inferred__24/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__24/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\_inferred__24/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__24/i__carry_n_0\,
      CO(3 downto 2) => \NLW__inferred__24/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_inferred__24/i__carry__0_n_2\,
      CO(0) => \_inferred__24/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__24/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__0_i_1_n_0\,
      S(0) => \i__carry__0_i_2_n_0\
    );
\data[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][0]_0\,
      I4 => \data[0][1]_i_2_n_0\,
      I5 => underflow,
      O => \data[0][1]_i_1_n_0\
    );
\data[0][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^data_reg[0][0]_0\,
      I1 => \data_reg[0]_1\(1),
      I2 => \data_reg[0]_1\(3),
      I3 => \data_reg[0]_1\(2),
      O => \data[0][1]_i_2_n_0\
    );
\data[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg[0]_1\(2),
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][0]_0\,
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[0][2]_i_1_n_0\
    );
\data[0][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCCCC0CAAAAAAAA"
    )
        port map (
      I0 => dout(0),
      I1 => \data_reg[0]_1\(3),
      I2 => \^data_reg[0][0]_0\,
      I3 => \data_reg[0]_1\(1),
      I4 => \data_reg[0]_1\(2),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[3]\
    );
\data[0][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303CAAAA"
    )
        port map (
      I0 => dout(2),
      I1 => \^data_reg[0][7]_0\(0),
      I2 => \^data_reg[0][7]_0\(1),
      I3 => \^data_reg[0][7]_0\(2),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[5]_0\
    );
\data[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000009000000"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => \^data_reg[0][7]_0\(0),
      I3 => \^data_reg[0][7]_0\(2),
      I4 => underflow,
      I5 => \^data_reg[0][7]_0\(1),
      O => update_i_reg_4
    );
\data[0][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \^refresh_reg[1]_0\,
      I1 => \^data_reg[0][0]_0\,
      I2 => \data_reg[0]_1\(1),
      I3 => \data_reg[0]_1\(3),
      I4 => \data_reg[0]_1\(2),
      I5 => \data_reg[0][4]_1\,
      O => \data_reg[0][0]_1\
    );
\data[11][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      O => \goreg_bm.dout_i_reg[11]_5\
    );
\data[13][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => dout(4),
      I1 => dout(6),
      I2 => dout(5),
      I3 => dout(9),
      I4 => dout(8),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[8]_0\
    );
\data[14][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => underflow,
      I1 => dout(8),
      O => \^guf.guf1.underflow_i_reg_0\
    );
\data[15][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => dout(9),
      I1 => dout(4),
      I2 => dout(7),
      I3 => dout(5),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[13]_2\
    );
\data[16][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dout(9),
      I1 => dout(4),
      I2 => dout(7),
      I3 => dout(6),
      O => \goreg_bm.dout_i_reg[13]_0\
    );
\data[17][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => dout(4),
      I1 => dout(7),
      I2 => dout(9),
      I3 => dout(5),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[8]_4\
    );
\data[18][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => dout(5),
      I1 => dout(6),
      I2 => dout(7),
      I3 => dout(4),
      I4 => dout(9),
      O => \^goreg_bm.dout_i_reg[9]_0\
    );
\data[19][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dout(4),
      I1 => dout(5),
      O => \goreg_bm.dout_i_reg[8]_6\
    );
\data[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAABAAABEAABEAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \^data_reg[1][0]_0\,
      I2 => \data_reg[1]_0\(1),
      I3 => \^guf.guf1.underflow_i_reg_2\,
      I4 => \data_reg[1]_0\(2),
      I5 => \data_reg[1]_0\(3),
      O => \data[1][1]_i_1_n_0\
    );
\data[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg[1]_0\(2),
      I2 => \data_reg[1]_0\(1),
      I3 => \^data_reg[1][0]_0\,
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[1][2]_i_1_n_0\
    );
\data[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][0]_2\,
      I1 => \^data_reg[0][7]_0\(1),
      I2 => \^data_reg[0][7]_0\(0),
      I3 => \^data_reg[0][7]_0\(2),
      I4 => \data[1][3]_i_4_n_0\,
      O => \data[1][3]_i_1_n_0\
    );
\data[1][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEEAEAAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][3]_0\,
      I1 => \data_reg[1]_0\(3),
      I2 => \^data_reg[1][0]_0\,
      I3 => \data_reg[1]_0\(1),
      I4 => \data_reg[1]_0\(2),
      I5 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[1][3]_i_2_n_0\
    );
\data[1][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \data_reg[0]_1\(2),
      I1 => \data_reg[0]_1\(3),
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][0]_0\,
      I4 => \^refresh_reg[1]_0\,
      O => \data[1][3]_i_4_n_0\
    );
\data[1][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303CAAAA"
    )
        port map (
      I0 => dout(2),
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(1),
      I3 => \^data_reg[1][7]_0\(2),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[5]_1\
    );
\data[1][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000009000000"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => \^data_reg[1][7]_0\(0),
      I3 => \^data_reg[1][7]_0\(2),
      I4 => underflow,
      I5 => \^data_reg[1][7]_0\(1),
      O => update_i_reg_3
    );
\data[1][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \data_reg[1][0]_2\,
      I1 => \^refresh_reg[1]_0\,
      I2 => \data[2][3]_i_4_n_0\,
      O => \goreg_bm.dout_i_reg[12]_2\
    );
\data[21][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(9),
      I1 => dout(5),
      I2 => dout(6),
      I3 => dout(4),
      O => \goreg_bm.dout_i_reg[13]_1\
    );
\data[22][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(5),
      I1 => dout(6),
      O => \goreg_bm.dout_i_reg[9]_4\
    );
\data[22][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout(4),
      I1 => dout(9),
      O => \goreg_bm.dout_i_reg[8]_3\
    );
\data[26][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[10]\,
      I1 => underflow,
      I2 => dout(8),
      I3 => dout(4),
      I4 => \^goreg_bm.dout_i_reg[11]_0\,
      I5 => \data_reg[26][0]_0\,
      O => \data_reg[26]0\
    );
\data[26][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout(6),
      I1 => dout(9),
      O => \^goreg_bm.dout_i_reg[10]\
    );
\data[27][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^update_i_reg_5\,
      I1 => dout(4),
      I2 => dout(9),
      I3 => dout(6),
      I4 => dout(5),
      I5 => dout(7),
      O => \goreg_bm.dout_i_reg[8]_1\
    );
\data[28][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => dout(9),
      I1 => dout(5),
      I2 => dout(7),
      I3 => dout(6),
      I4 => \^update_i_reg_2\,
      I5 => \data_reg[28][0]_0\,
      O => \data_reg[28]0\
    );
\data[2][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \data_reg_n_0_[2][2]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][3]\,
      I3 => \data_reg_n_0_[2][1]\,
      O => \^data_reg[2][2]_0\
    );
\data[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF09900000"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => \data_reg_n_0_[2][1]\,
      I3 => \^data_reg[2][0]_0\,
      I4 => \data[2][3]_i_8_n_0\,
      I5 => \data_reg[4][1]_0\,
      O => \data[2][1]_i_1_n_0\
    );
\data[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00780000"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][2]\,
      I3 => \data_reg[6][0]_0\,
      I4 => \data[2][3]_i_8_n_0\,
      I5 => \data_reg[4][2]_0\,
      O => \data[2][2]_i_1_n_0\
    );
\data[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[2][0]_2\,
      I1 => \data[2][3]_i_4_n_0\,
      I2 => \^refresh_reg[1]_0\,
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \^data_reg[1][7]_0\(0),
      I5 => \^data_reg[1][7]_0\(2),
      O => \data[2][3]_i_1_n_0\
    );
\data[2][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8BBB8B8B8B8"
    )
        port map (
      I0 => \data_reg[6][7]_0\(0),
      I1 => \data_reg[6][0]_0\,
      I2 => \data[2][3]_i_6_n_0\,
      I3 => \data_reg_n_0_[2][3]\,
      I4 => \data[2][3]_i_7_n_0\,
      I5 => \data[2][3]_i_8_n_0\,
      O => \data[2][3]_i_2_n_0\
    );
\data[2][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \data[4][3]_i_13_n_0\,
      I1 => \data[0][1]_i_2_n_0\,
      I2 => \^data_reg[0][7]_0\(1),
      I3 => \^data_reg[0][7]_0\(0),
      I4 => \^data_reg[0][7]_0\(2),
      O => \data[2][3]_i_4_n_0\
    );
\data[2][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFE"
    )
        port map (
      I0 => \data[4][3]_i_15_n_0\,
      I1 => \^q\(1),
      I2 => refresh_reg(3),
      I3 => refresh_reg(2),
      I4 => update_i_reg_6,
      I5 => \^update_i_reg_0\,
      O => \^refresh_reg[1]_0\
    );
\data[2][3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(0),
      I1 => underflow,
      O => \data[2][3]_i_6_n_0\
    );
\data[2][3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][2]\,
      O => \data[2][3]_i_7_n_0\
    );
\data[2][3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002220"
    )
        port map (
      I0 => underflow,
      I1 => \data[4][3]_i_5_n_0\,
      I2 => \data[4][3]_i_16_n_0\,
      I3 => \^data_reg[2][5]_0\,
      I4 => \^data_reg[2][2]_0\,
      O => \data[2][3]_i_8_n_0\
    );
\data[2][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(1),
      I1 => underflow,
      O => \goreg_bm.dout_i_reg[4]_0\
    );
\data[2][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \data_reg_n_0_[2][3]\,
      I2 => \^data_reg[2][0]_0\,
      I3 => \data_reg_n_0_[2][2]\,
      I4 => underflow,
      I5 => \^data_reg[2][4]_0\,
      O => \data_reg[2][1]_0\
    );
\data[2][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D05FFFF3D050000"
    )
        port map (
      I0 => \data[4][3]_i_16_n_0\,
      I1 => \^data_reg[2][4]_0\,
      I2 => \^data_reg[2][5]_0\,
      I3 => \^data_reg[2][2]_0\,
      I4 => underflow,
      I5 => dout(2),
      O => \data_reg[2][4]_1\
    );
\data[2][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77FF50FF50FF50"
    )
        port map (
      I0 => \data[5][3]_i_6_n_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[2][5]_i_4_n_0\,
      I3 => \data_reg[2][4]_3\,
      I4 => \^guf.guf1.underflow_i_reg_0\,
      I5 => \^goreg_bm.dout_i_reg[9]_0\,
      O => update_t_reg
    );
\data[2][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAFFFFFFFF"
    )
        port map (
      I0 => \^data_reg[2][2]_0\,
      I1 => \data[2][5]_i_6_n_0\,
      I2 => \^data_reg[2][5]_0\,
      I3 => \^data_reg[2][4]_0\,
      I4 => \^data_reg[2][6]_0\,
      I5 => \data[4][3]_i_16_n_0\,
      O => \data[2][5]_i_4_n_0\
    );
\data[2][5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \data_reg_n_0_[2][3]\,
      I1 => \data_reg_n_0_[2][2]\,
      I2 => \^data_reg[2][0]_0\,
      I3 => \data_reg_n_0_[2][1]\,
      O => \data[2][5]_i_6_n_0\
    );
\data[30][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => dout(7),
      I1 => dout(5),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \^goreg_bm.dout_i_reg[11]_0\
    );
\data[32][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[12]_1\,
      I1 => dout(9),
      I2 => dout(7),
      I3 => dout(4),
      I4 => dout(5),
      I5 => dout(6),
      O => \goreg_bm.dout_i_reg[13]\
    );
\data[34][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \data[34][7]_i_4_n_0\,
      I1 => dout(4),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(8),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[8]_8\
    );
\data[34][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(5),
      I1 => dout(9),
      O => \data[34][7]_i_4_n_0\
    );
\data[35][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => dout(4),
      I1 => dout(5),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(9),
      I5 => dout(8),
      O => \goreg_bm.dout_i_reg[8]_5\
    );
\data[36][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => dout(4),
      I1 => dout(9),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \goreg_bm.dout_i_reg[8]_2\
    );
\data[36][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      I2 => dout(5),
      I3 => underflow,
      I4 => dout(8),
      O => \goreg_bm.dout_i_reg[11]_1\
    );
\data[37][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => dout(6),
      I1 => dout(4),
      I2 => dout(8),
      I3 => dout(9),
      I4 => dout(5),
      I5 => dout(7),
      O => \goreg_bm.dout_i_reg[10]_2\
    );
\data[38][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => dout(5),
      I3 => dout(6),
      I4 => dout(7),
      O => \goreg_bm.dout_i_reg[12]\
    );
\data[3][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000090909090"
    )
        port map (
      I0 => update_i_reg_6,
      I1 => \^update_i_reg_0\,
      I2 => underflow,
      I3 => \^data_reg[3][2]_0\,
      I4 => \^data_reg[3][1]_0\,
      I5 => \^data_reg[3][0]_0\,
      O => update_t_reg_0
    );
\data[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909090000000"
    )
        port map (
      I0 => update_i_reg_6,
      I1 => \^update_i_reg_0\,
      I2 => underflow,
      I3 => \^data_reg[3][1]_0\,
      I4 => \^data_reg[3][0]_0\,
      I5 => \^data_reg[3][2]_0\,
      O => update_t_reg_1
    );
\data[3][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \data[4][3]_i_5_n_0\,
      I1 => \data[2][3]_i_4_n_0\,
      I2 => \^refresh_reg[1]_0\,
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \^data_reg[1][7]_0\(0),
      I5 => \^data_reg[1][7]_0\(2),
      O => \data_reg[1][5]_0\
    );
\data[3][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => underflow,
      I1 => dout(4),
      I2 => dout(5),
      I3 => dout(6),
      I4 => dout(7),
      O => \guf.guf1.underflow_i_reg_1\
    );
\data[3][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => dout(8),
      I1 => dout(9),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \goreg_bm.dout_i_reg[12]_0\
    );
\data[40][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => dout(5),
      O => \goreg_bm.dout_i_reg[12]_3\
    );
\data[42][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(4),
      I1 => dout(8),
      I2 => underflow,
      O => \goreg_bm.dout_i_reg[8]\
    );
\data[45][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => dout(5),
      I1 => underflow,
      I2 => dout(8),
      I3 => dout(9),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[9]_2\
    );
\data[46][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => dout(5),
      I1 => dout(9),
      I2 => dout(6),
      I3 => dout(7),
      I4 => \^guf.guf1.underflow_i_reg_0\,
      I5 => dout(4),
      O => \goreg_bm.dout_i_reg[9]_1\
    );
\data[47][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \^goreg_bm.dout_i_reg[12]_1\
    );
\data[48][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => underflow,
      I1 => dout(5),
      I2 => dout(4),
      O => \guf.guf1.underflow_i_reg_4\
    );
\data[49][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout(6),
      I1 => dout(7),
      O => \goreg_bm.dout_i_reg[10]_1\
    );
\data[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAAAAAAABAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \data[4][1]_i_3_n_0\,
      I2 => \data_reg[6][0]_0\,
      I3 => \^data_reg[5][2]_0\,
      I4 => \data_reg_n_0_[4][3]\,
      I5 => \data[4][3]_i_9_n_0\,
      O => \data[4][1]_i_1_n_0\
    );
\data[4][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => underflow,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \^data_reg[4][0]_0\,
      O => \data[4][1]_i_3_n_0\
    );
\data[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \^guf.guf1.underflow_i_reg_2\,
      I2 => \^data_reg[4][0]_0\,
      I3 => \data_reg_n_0_[4][1]\,
      I4 => \data_reg_n_0_[4][2]\,
      I5 => \^data_reg[5][2]_0\,
      O => \data[4][2]_i_1_n_0\
    );
\data[4][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => underflow,
      I1 => \^update_i_reg_0\,
      I2 => update_i_reg_6,
      O => \^guf.guf1.underflow_i_reg_2\
    );
\data[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[4][3]_0\,
      I1 => \^data_reg[1][7]_0\(2),
      I2 => \^data_reg[1][7]_0\(0),
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \data[4][3]_i_4_n_0\,
      I5 => \data[4][3]_i_5_n_0\,
      O => \^data_reg[1][6]_0\
    );
\data[4][3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^data_reg[0][7]_0\(1),
      I1 => \^data_reg[0][7]_0\(0),
      I2 => \^data_reg[0][7]_0\(2),
      O => \data[4][3]_i_12_n_0\
    );
\data[4][3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^data_reg[1][0]_0\,
      I1 => \data_reg[1]_0\(1),
      I2 => \data_reg[1]_0\(3),
      I3 => \data_reg[1]_0\(2),
      O => \data[4][3]_i_13_n_0\
    );
\data[4][3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(1),
      I1 => refresh_reg(3),
      I2 => refresh_reg(2),
      O => \data[4][3]_i_14_n_0\
    );
\data[4][3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(4),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => \^q\(0),
      I4 => underflow,
      O => \data[4][3]_i_15_n_0\
    );
\data[4][3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \data_reg_n_0_[2][3]\,
      I1 => \data_reg_n_0_[2][1]\,
      I2 => \data_reg_n_0_[2][2]\,
      I3 => \^data_reg[2][6]_0\,
      I4 => \^data_reg[2][4]_0\,
      I5 => \^data_reg[2][0]_0\,
      O => \data[4][3]_i_16_n_0\
    );
\data[4][3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \data_reg_n_0_[5][2]\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \^data_reg[5][4]_0\,
      O => \data[4][3]_i_17_n_0\
    );
\data[4][3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \data[5][3]_i_8_n_0\,
      I1 => \^data_reg[5][5]_0\,
      I2 => \^data_reg[5][6]_0\,
      I3 => \^data_reg[4][0]_0\,
      I4 => \data_reg_n_0_[5][1]\,
      I5 => \^data_reg[5][0]_0\,
      O => \data[4][3]_i_18_n_0\
    );
\data[4][3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5554"
    )
        port map (
      I0 => \^data_reg[4][0]_0\,
      I1 => \data[5][3]_i_11_n_0\,
      I2 => \data[5][3]_i_10_n_0\,
      I3 => \^data_reg[5][7]_0\,
      I4 => \data_reg_n_0_[4][1]\,
      I5 => \data_reg_n_0_[4][2]\,
      O => \data[4][3]_i_19_n_0\
    );
\data[4][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10100010"
    )
        port map (
      I0 => \data[4][3]_i_6_n_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \^data_reg[5][2]_0\,
      I3 => \data_reg_n_0_[4][3]\,
      I4 => \data[4][3]_i_9_n_0\,
      I5 => \data_reg[1][3]_0\,
      O => \data[4][3]_i_2_n_0\
    );
\data[4][3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^data_reg[4][6]_0\,
      I1 => \^data_reg[4][7]_0\,
      I2 => \^data_reg[4][5]_0\,
      I3 => \^data_reg[4][4]_0\,
      I4 => \data_reg_n_0_[4][3]\,
      O => \data[4][3]_i_20_n_0\
    );
\data[4][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data[4][3]_i_12_n_0\,
      I1 => \data[0][1]_i_2_n_0\,
      I2 => \data[4][3]_i_13_n_0\,
      I3 => \data_reg[6][0]_0\,
      I4 => \data[4][3]_i_14_n_0\,
      I5 => \data[4][3]_i_15_n_0\,
      O => \data[4][3]_i_4_n_0\
    );
\data[4][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500550055005530"
    )
        port map (
      I0 => \data[4][3]_i_16_n_0\,
      I1 => \^data_reg[2][6]_0\,
      I2 => \^data_reg[2][4]_0\,
      I3 => \^data_reg[2][5]_0\,
      I4 => \data_reg_n_0_[2][3]\,
      I5 => \data[2][3]_i_7_n_0\,
      O => \data[4][3]_i_5_n_0\
    );
\data[4][3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807FFFFF"
    )
        port map (
      I0 => \data_reg_n_0_[4][2]\,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \^data_reg[4][0]_0\,
      I3 => \data_reg_n_0_[4][3]\,
      I4 => underflow,
      O => \data[4][3]_i_6_n_0\
    );
\data[4][3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15005555"
    )
        port map (
      I0 => \_inferred__24/i__carry__0_n_2\,
      I1 => \data[4][3]_i_17_n_0\,
      I2 => \data[4][3]_i_18_n_0\,
      I3 => \data[4][3]_i_19_n_0\,
      I4 => \data[4][3]_i_20_n_0\,
      O => \^data_reg[5][2]_0\
    );
\data[4][3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \data_reg_n_0_[4][1]\,
      I1 => \data_reg_n_0_[4][2]\,
      I2 => \^data_reg[4][0]_0\,
      O => \data[4][3]_i_9_n_0\
    );
\data[4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A3A0A0A"
    )
        port map (
      I0 => dout(1),
      I1 => \^data_reg[4][4]_0\,
      I2 => underflow,
      I3 => \_inferred__24/i__carry__0_n_2\,
      I4 => \data[5][3]_i_4_n_0\,
      I5 => \data[5][3]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[4]\
    );
\data[4][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAABAAABAA"
    )
        port map (
      I0 => \data[6][5]_i_3_n_0\,
      I1 => \data[4][5]_i_4_n_0\,
      I2 => \_inferred__24/i__carry__0_n_2\,
      I3 => \data[5][3]_i_4_n_0\,
      I4 => \data[4][3]_i_19_n_0\,
      I5 => \data[4][3]_i_20_n_0\,
      O => \goreg_bm.dout_i_reg[5]\
    );
\data[4][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \data[4][5]_i_5_n_0\,
      I1 => \data_reg[4][4]_2\,
      I2 => \_inferred__24/i__carry__0_n_2\,
      I3 => \data[5][3]_i_4_n_0\,
      I4 => \data[5][3]_i_5_n_0\,
      I5 => \data[4][5]_i_7_n_0\,
      O => \goreg_bm.dout_i_reg[9]\
    );
\data[4][5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => underflow,
      I1 => \^data_reg[4][4]_0\,
      I2 => \^data_reg[4][5]_0\,
      O => \data[4][5]_i_4_n_0\
    );
\data[4][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^guf.guf1.underflow_i_reg_0\,
      I1 => dout(5),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(9),
      I5 => dout(4),
      O => \data[4][5]_i_5_n_0\
    );
\data[4][5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \data_reg_n_0_[4][3]\,
      I1 => \^data_reg[4][0]_0\,
      I2 => \data_reg_n_0_[4][2]\,
      I3 => \data_reg_n_0_[4][1]\,
      O => \data[4][5]_i_7_n_0\
    );
\data[50][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(6),
      I1 => dout(4),
      I2 => dout(9),
      I3 => dout(5),
      O => \goreg_bm.dout_i_reg[10]_4\
    );
\data[52][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(6),
      I1 => dout(9),
      O => \goreg_bm.dout_i_reg[10]_5\
    );
\data[53][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => dout(6),
      O => \goreg_bm.dout_i_reg[12]_4\
    );
\data[54][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(7),
      I1 => dout(4),
      I2 => dout(8),
      I3 => dout(6),
      O => \goreg_bm.dout_i_reg[11]_2\
    );
\data[55][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => dout(7),
      I1 => dout(5),
      I2 => dout(9),
      I3 => dout(4),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[11]_3\
    );
\data[56][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => dout(4),
      I1 => dout(9),
      I2 => dout(6),
      I3 => dout(7),
      O => \goreg_bm.dout_i_reg[8]_9\
    );
\data[56][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => dout(5),
      I1 => dout(8),
      I2 => underflow,
      O => \goreg_bm.dout_i_reg[9]_5\
    );
\data[57][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => dout(6),
      I1 => dout(5),
      I2 => dout(4),
      I3 => dout(7),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[10]_0\
    );
\data[58][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => underflow,
      I1 => \^update_i_reg_0\,
      I2 => update_i_reg_6,
      O => \guf.guf1.underflow_i_reg\
    );
\data[58][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(6),
      I1 => dout(4),
      I2 => dout(8),
      I3 => dout(7),
      O => \goreg_bm.dout_i_reg[10]_6\
    );
\data[59][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => dout(5),
      I1 => dout(9),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(4),
      O => \goreg_bm.dout_i_reg[9]_6\
    );
\data[59][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => dout(8),
      I3 => underflow,
      O => \^update_i_reg_5\
    );
\data[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEAEAAAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \^data_reg[5][0]_0\,
      I2 => \data_reg_n_0_[5][1]\,
      I3 => \data[5][1]_i_2_n_0\,
      I4 => \data[5][1]_i_3_n_0\,
      O => \data[5][1]_i_1_n_0\
    );
\data[5][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \data_reg_n_0_[5][3]\,
      I1 => \data_reg_n_0_[5][2]\,
      I2 => \^data_reg[5][4]_0\,
      O => \data[5][1]_i_2_n_0\
    );
\data[5][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404444444444"
    )
        port map (
      I0 => \data_reg[6][0]_0\,
      I1 => underflow,
      I2 => \data_reg_n_0_[5][2]\,
      I3 => \data_reg_n_0_[5][3]\,
      I4 => \data_reg_n_0_[5][1]\,
      I5 => \^data_reg[5][0]_0\,
      O => \data[5][1]_i_3_n_0\
    );
\data[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg_n_0_[5][2]\,
      I2 => \^data_reg[5][0]_0\,
      I3 => \data_reg_n_0_[5][1]\,
      I4 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[5][2]_i_1_n_0\
    );
\data[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAAA"
    )
        port map (
      I0 => \data_reg[5][3]_0\,
      I1 => \_inferred__24/i__carry__0_n_2\,
      I2 => \data[5][3]_i_4_n_0\,
      I3 => \data[5][3]_i_5_n_0\,
      I4 => \data[4][3]_i_5_n_0\,
      I5 => \data[5][3]_i_6_n_0\,
      O => \^goreg_bm.dout_i_reg[11]\
    );
\data[5][3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \data_reg_n_0_[5][2]\,
      I1 => \^data_reg[5][0]_0\,
      I2 => \data_reg_n_0_[5][3]\,
      I3 => \^data_reg[4][0]_0\,
      O => \data[5][3]_i_10_n_0\
    );
\data[5][3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^data_reg[5][5]_0\,
      I1 => \^data_reg[5][4]_0\,
      I2 => \^data_reg[5][6]_0\,
      O => \data[5][3]_i_11_n_0\
    );
\data[5][3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^data_reg[1][7]_0\(1),
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(2),
      O => \data[5][3]_i_12_n_0\
    );
\data[5][3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => refresh_reg(2),
      I3 => refresh_reg(3),
      I4 => \^q\(1),
      O => \data[5][3]_i_13_n_0\
    );
\data[5][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][3]_0\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \data_reg_n_0_[5][1]\,
      I3 => \^data_reg[5][0]_0\,
      I4 => \data_reg_n_0_[5][2]\,
      I5 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[5][3]_i_2_n_0\
    );
\data[5][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEBFFFFFFFFFF"
    )
        port map (
      I0 => \data_reg_n_0_[5][2]\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \^data_reg[5][4]_0\,
      I3 => \data[4][3]_i_20_n_0\,
      I4 => \data[5][3]_i_7_n_0\,
      I5 => \data[5][3]_i_8_n_0\,
      O => \data[5][3]_i_4_n_0\
    );
\data[5][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222200000002"
    )
        port map (
      I0 => \data[4][3]_i_20_n_0\,
      I1 => \data[5][3]_i_9_n_0\,
      I2 => \^data_reg[5][7]_0\,
      I3 => \data[5][3]_i_10_n_0\,
      I4 => \data[5][3]_i_11_n_0\,
      I5 => \^data_reg[4][0]_0\,
      O => \data[5][3]_i_5_n_0\
    );
\data[5][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data[5][3]_i_12_n_0\,
      I1 => \data[4][3]_i_15_n_0\,
      I2 => \data[5][3]_i_13_n_0\,
      I3 => \data[4][3]_i_13_n_0\,
      I4 => \data[0][1]_i_2_n_0\,
      I5 => \data[4][3]_i_12_n_0\,
      O => \data[5][3]_i_6_n_0\
    );
\data[5][3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \^data_reg[4][0]_0\,
      I3 => \^data_reg[5][6]_0\,
      I4 => \^data_reg[5][5]_0\,
      O => \data[5][3]_i_7_n_0\
    );
\data[5][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][7]_0\,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \data_reg_n_0_[4][2]\,
      O => \data[5][3]_i_8_n_0\
    );
\data[5][3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_reg_n_0_[4][2]\,
      I1 => \data_reg_n_0_[4][1]\,
      O => \data[5][3]_i_9_n_0\
    );
\data[5][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555505555515555"
    )
        port map (
      I0 => \data[5][4]_i_6_n_0\,
      I1 => \^data_reg[5][4]_0\,
      I2 => \data_reg_n_0_[5][2]\,
      I3 => \data_reg_n_0_[5][3]\,
      I4 => \data_reg_n_0_[5][1]\,
      I5 => \^data_reg[5][0]_0\,
      O => \data_reg[5][4]_1\
    );
\data[5][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \data_reg_n_0_[5][3]\,
      I3 => \data_reg_n_0_[5][2]\,
      O => \^data_reg[5][0]_1\
    );
\data[5][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \^guf.guf1.underflow_i_reg_0\,
      I1 => dout(9),
      I2 => dout(5),
      I3 => dout(6),
      I4 => dout(4),
      I5 => dout(7),
      O => \data[5][4]_i_6_n_0\
    );
\data[61][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dout(4),
      I1 => dout(7),
      O => \goreg_bm.dout_i_reg[8]_7\
    );
\data[61][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000900"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => underflow,
      I3 => dout(8),
      I4 => dout(5),
      O => update_i_reg_1
    );
\data[62][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000900"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => underflow,
      I3 => dout(8),
      I4 => dout(4),
      O => \^update_i_reg_2\
    );
\data[62][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      I2 => dout(9),
      I3 => dout(5),
      O => \goreg_bm.dout_i_reg[11]_4\
    );
\data[63][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => dout(6),
      I1 => dout(5),
      I2 => dout(7),
      I3 => dout(4),
      O => \goreg_bm.dout_i_reg[10]_3\
    );
\data[63][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => underflow,
      I1 => dout(8),
      O => \guf.guf1.underflow_i_reg_3\
    );
\data[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAAAEAABEAABEAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \data_reg[6]_2\(1),
      I2 => \^data_reg[6][4]_0\(0),
      I3 => \^guf.guf1.underflow_i_reg_2\,
      I4 => \data_reg[6]_2\(2),
      I5 => \data_reg[6]_2\(3),
      O => \data[6][1]_i_1_n_0\
    );
\data[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg[6]_2\(2),
      I2 => \^data_reg[6][4]_0\(0),
      I3 => \data_reg[6]_2\(1),
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[6][2]_i_1_n_0\
    );
\data[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => \data_reg[6][6]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[6][7]_i_4_n_0\,
      I3 => \data[6][3]_i_3_n_0\,
      I4 => \^data_reg[5][2]_0\,
      I5 => \data[6][7]_i_5_n_0\,
      O => \data[6][3]_i_1_n_0\
    );
\data[6][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][3]_0\,
      I1 => \data_reg[6]_2\(3),
      I2 => \data_reg[6]_2\(1),
      I3 => \^data_reg[6][4]_0\(0),
      I4 => \data_reg[6]_2\(2),
      I5 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[6][3]_i_2_n_0\
    );
\data[6][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(4),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => \^q\(0),
      I4 => \^data_reg[5][0]_1\,
      I5 => underflow,
      O => \data[6][3]_i_3_n_0\
    );
\data[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF606060FF60"
    )
        port map (
      I0 => \^data_reg[6][4]_0\(1),
      I1 => \data_reg[6]_2\(5),
      I2 => \data[6][5]_i_2_n_0\,
      I3 => \data[6][5]_i_3_n_0\,
      I4 => \data_reg[6][0]_0\,
      I5 => \data_reg[6][7]_0\(1),
      O => \data[6][5]_i_1_n_0\
    );
\data[6][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440444444"
    )
        port map (
      I0 => \data_reg[6][0]_0\,
      I1 => underflow,
      I2 => \data_reg[6]_2\(6),
      I3 => \data_reg[6]_2\(7),
      I4 => \^data_reg[6][4]_0\(1),
      I5 => \data_reg[6]_2\(5),
      O => \data[6][5]_i_2_n_0\
    );
\data[6][5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(2),
      I1 => underflow,
      O => \data[6][5]_i_3_n_0\
    );
\data[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[6][6]_1\,
      I1 => \data_reg[6]_2\(6),
      I2 => \data_reg[6]_2\(5),
      I3 => \^data_reg[6][4]_0\(1),
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[6][6]_i_1_n_0\
    );
\data[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B8B8"
    )
        port map (
      I0 => \data_reg[6][6]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[6][7]_i_4_n_0\,
      I3 => \^data_reg[5][2]_0\,
      I4 => \data[6][7]_i_5_n_0\,
      I5 => \data[6][7]_i_6_n_0\,
      O => \data[6][7]_i_1_n_0\
    );
\data[6][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFAEFFEAAAAEAAE"
    )
        port map (
      I0 => \data[6][7]_i_7_n_0\,
      I1 => dout(3),
      I2 => update_i_reg_6,
      I3 => \^update_i_reg_0\,
      I4 => underflow,
      I5 => \data_reg[6][7]_0\(2),
      O => \data[6][7]_i_2_n_0\
    );
\data[6][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      I2 => dout(5),
      I3 => \^guf.guf1.underflow_i_reg_0\,
      I4 => dout(9),
      I5 => dout(4),
      O => \data[6][7]_i_4_n_0\
    );
\data[6][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \data[5][1]_i_2_n_0\,
      I3 => \data[6][7]_i_8_n_0\,
      I4 => \data[2][3]_i_4_n_0\,
      I5 => \data[4][3]_i_5_n_0\,
      O => \data[6][7]_i_5_n_0\
    );
\data[6][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \data_reg[6]_2\(2),
      I1 => \data_reg[6]_2\(3),
      I2 => \^data_reg[6][4]_0\(0),
      I3 => \data_reg[6]_2\(1),
      I4 => \data[4][3]_i_15_n_0\,
      O => \data[6][7]_i_6_n_0\
    );
\data[6][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220222220000000"
    )
        port map (
      I0 => underflow,
      I1 => \data_reg[6][0]_0\,
      I2 => \data_reg[6]_2\(6),
      I3 => \data_reg[6]_2\(5),
      I4 => \^data_reg[6][4]_0\(1),
      I5 => \data_reg[6]_2\(7),
      O => \data[6][7]_i_7_n_0\
    );
\data[6][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \^data_reg[1][7]_0\(2),
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(1),
      I3 => refresh_reg(2),
      I4 => refresh_reg(3),
      I5 => \^q\(1),
      O => \data[6][7]_i_8_n_0\
    );
\data[8][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => dout(5),
      I1 => underflow,
      I2 => dout(8),
      I3 => dout(9),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[9]_3\
    );
\data_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data_reg[0][0]_3\,
      Q => \^data_reg[0][0]_0\,
      R => '0'
    );
\data_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data[0][1]_i_1_n_0\,
      Q => \data_reg[0]_1\(1),
      R => '0'
    );
\data_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data[0][2]_i_1_n_0\,
      Q => \data_reg[0]_1\(2),
      R => '0'
    );
\data_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data_reg[0][3]_0\,
      Q => \data_reg[0]_1\(3),
      R => '0'
    );
\data_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][4]_0\,
      Q => \^data_reg[0][7]_0\(0),
      R => '0'
    );
\data_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][5]_0\,
      Q => \^data_reg[0][7]_0\(1),
      R => '0'
    );
\data_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][6]_0\,
      Q => \^data_reg[0][7]_0\(2),
      R => '0'
    );
\data_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][7]_1\,
      Q => \^data_reg[0][7]_0\(3),
      R => '0'
    );
\data_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(0),
      Q => \data_reg[10]_57\(0),
      R => '0'
    );
\data_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(1),
      Q => \data_reg[10]_57\(1),
      R => '0'
    );
\data_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(2),
      Q => \data_reg[10]_57\(2),
      R => '0'
    );
\data_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(3),
      Q => \data_reg[10]_57\(3),
      R => '0'
    );
\data_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(4),
      Q => \data_reg[10]_57\(4),
      R => '0'
    );
\data_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(5),
      Q => \data_reg[10]_57\(5),
      R => '0'
    );
\data_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(6),
      Q => \data_reg[10]_57\(6),
      R => '0'
    );
\data_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(7),
      Q => \data_reg[10]_57\(7),
      R => '0'
    );
\data_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(0),
      Q => \data_reg[11]_56\(0),
      R => '0'
    );
\data_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(1),
      Q => \data_reg[11]_56\(1),
      R => '0'
    );
\data_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(2),
      Q => \data_reg[11]_56\(2),
      R => '0'
    );
\data_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(3),
      Q => \data_reg[11]_56\(3),
      R => '0'
    );
\data_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(4),
      Q => \data_reg[11]_56\(4),
      R => '0'
    );
\data_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(5),
      Q => \data_reg[11]_56\(5),
      R => '0'
    );
\data_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(6),
      Q => \data_reg[11]_56\(6),
      R => '0'
    );
\data_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(7),
      Q => \data_reg[11]_56\(7),
      R => '0'
    );
\data_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(0),
      Q => \data_reg[12]_55\(0),
      R => '0'
    );
\data_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(1),
      Q => \data_reg[12]_55\(1),
      R => '0'
    );
\data_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(2),
      Q => \data_reg[12]_55\(2),
      R => '0'
    );
\data_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(3),
      Q => \data_reg[12]_55\(3),
      R => '0'
    );
\data_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(4),
      Q => \data_reg[12]_55\(4),
      R => '0'
    );
\data_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(5),
      Q => \data_reg[12]_55\(5),
      R => '0'
    );
\data_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(6),
      Q => \data_reg[12]_55\(6),
      R => '0'
    );
\data_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(7),
      Q => \data_reg[12]_55\(7),
      R => '0'
    );
\data_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(0),
      Q => \data_reg[13]_54\(0),
      R => '0'
    );
\data_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(1),
      Q => \data_reg[13]_54\(1),
      R => '0'
    );
\data_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(2),
      Q => \data_reg[13]_54\(2),
      R => '0'
    );
\data_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(3),
      Q => \data_reg[13]_54\(3),
      R => '0'
    );
\data_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(4),
      Q => \data_reg[13]_54\(4),
      R => '0'
    );
\data_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(5),
      Q => \data_reg[13]_54\(5),
      R => '0'
    );
\data_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(6),
      Q => \data_reg[13]_54\(6),
      R => '0'
    );
\data_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(7),
      Q => \data_reg[13]_54\(7),
      R => '0'
    );
\data_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(0),
      Q => \data_reg[14]_53\(0),
      R => '0'
    );
\data_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(1),
      Q => \data_reg[14]_53\(1),
      R => '0'
    );
\data_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(2),
      Q => \data_reg[14]_53\(2),
      R => '0'
    );
\data_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(3),
      Q => \data_reg[14]_53\(3),
      R => '0'
    );
\data_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(4),
      Q => \data_reg[14]_53\(4),
      R => '0'
    );
\data_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(5),
      Q => \data_reg[14]_53\(5),
      R => '0'
    );
\data_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(6),
      Q => \data_reg[14]_53\(6),
      R => '0'
    );
\data_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(7),
      Q => \data_reg[14]_53\(7),
      R => '0'
    );
\data_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(0),
      Q => \data_reg[15]_52\(0),
      R => '0'
    );
\data_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(1),
      Q => \data_reg[15]_52\(1),
      R => '0'
    );
\data_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(2),
      Q => \data_reg[15]_52\(2),
      R => '0'
    );
\data_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(3),
      Q => \data_reg[15]_52\(3),
      R => '0'
    );
\data_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(4),
      Q => \data_reg[15]_52\(4),
      R => '0'
    );
\data_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(5),
      Q => \data_reg[15]_52\(5),
      R => '0'
    );
\data_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(6),
      Q => \data_reg[15]_52\(6),
      R => '0'
    );
\data_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(7),
      Q => \data_reg[15]_52\(7),
      R => '0'
    );
\data_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(0),
      Q => \data_reg[16]_51\(0),
      R => '0'
    );
\data_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(1),
      Q => \data_reg[16]_51\(1),
      R => '0'
    );
\data_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(2),
      Q => \data_reg[16]_51\(2),
      R => '0'
    );
\data_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(3),
      Q => \data_reg[16]_51\(3),
      R => '0'
    );
\data_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(4),
      Q => \data_reg[16]_51\(4),
      R => '0'
    );
\data_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(5),
      Q => \data_reg[16]_51\(5),
      R => '0'
    );
\data_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(6),
      Q => \data_reg[16]_51\(6),
      R => '0'
    );
\data_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(7),
      Q => \data_reg[16]_51\(7),
      R => '0'
    );
\data_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(0),
      Q => \data_reg[17]_50\(0),
      R => '0'
    );
\data_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(1),
      Q => \data_reg[17]_50\(1),
      R => '0'
    );
\data_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(2),
      Q => \data_reg[17]_50\(2),
      R => '0'
    );
\data_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(3),
      Q => \data_reg[17]_50\(3),
      R => '0'
    );
\data_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(4),
      Q => \data_reg[17]_50\(4),
      R => '0'
    );
\data_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(5),
      Q => \data_reg[17]_50\(5),
      R => '0'
    );
\data_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(6),
      Q => \data_reg[17]_50\(6),
      R => '0'
    );
\data_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(7),
      Q => \data_reg[17]_50\(7),
      R => '0'
    );
\data_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(0),
      Q => \data_reg[18]_49\(0),
      R => '0'
    );
\data_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(1),
      Q => \data_reg[18]_49\(1),
      R => '0'
    );
\data_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(2),
      Q => \data_reg[18]_49\(2),
      R => '0'
    );
\data_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(3),
      Q => \data_reg[18]_49\(3),
      R => '0'
    );
\data_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(4),
      Q => \data_reg[18]_49\(4),
      R => '0'
    );
\data_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(5),
      Q => \data_reg[18]_49\(5),
      R => '0'
    );
\data_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(6),
      Q => \data_reg[18]_49\(6),
      R => '0'
    );
\data_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(7),
      Q => \data_reg[18]_49\(7),
      R => '0'
    );
\data_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(0),
      Q => \data_reg[19]_48\(0),
      R => '0'
    );
\data_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(1),
      Q => \data_reg[19]_48\(1),
      R => '0'
    );
\data_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(2),
      Q => \data_reg[19]_48\(2),
      R => '0'
    );
\data_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(3),
      Q => \data_reg[19]_48\(3),
      R => '0'
    );
\data_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(4),
      Q => \data_reg[19]_48\(4),
      R => '0'
    );
\data_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(5),
      Q => \data_reg[19]_48\(5),
      R => '0'
    );
\data_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(6),
      Q => \data_reg[19]_48\(6),
      R => '0'
    );
\data_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(7),
      Q => \data_reg[19]_48\(7),
      R => '0'
    );
\data_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data_reg[1][0]_1\,
      Q => \^data_reg[1][0]_0\,
      R => '0'
    );
\data_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data[1][1]_i_1_n_0\,
      Q => \data_reg[1]_0\(1),
      R => '0'
    );
\data_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data[1][2]_i_1_n_0\,
      Q => \data_reg[1]_0\(2),
      R => '0'
    );
\data_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data[1][3]_i_2_n_0\,
      Q => \data_reg[1]_0\(3),
      R => '0'
    );
\data_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][4]_0\,
      Q => \^data_reg[1][7]_0\(0),
      R => '0'
    );
\data_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][5]_1\,
      Q => \^data_reg[1][7]_0\(1),
      R => '0'
    );
\data_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][6]_1\,
      Q => \^data_reg[1][7]_0\(2),
      R => '0'
    );
\data_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][7]_1\,
      Q => \^data_reg[1][7]_0\(3),
      R => '0'
    );
\data_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(0),
      Q => \data_reg[20]_47\(0),
      R => '0'
    );
\data_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(1),
      Q => \data_reg[20]_47\(1),
      R => '0'
    );
\data_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(2),
      Q => \data_reg[20]_47\(2),
      R => '0'
    );
\data_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(3),
      Q => \data_reg[20]_47\(3),
      R => '0'
    );
\data_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(4),
      Q => \data_reg[20]_47\(4),
      R => '0'
    );
\data_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(5),
      Q => \data_reg[20]_47\(5),
      R => '0'
    );
\data_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(6),
      Q => \data_reg[20]_47\(6),
      R => '0'
    );
\data_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(7),
      Q => \data_reg[20]_47\(7),
      R => '0'
    );
\data_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(0),
      Q => \data_reg[21]_46\(0),
      R => '0'
    );
\data_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(1),
      Q => \data_reg[21]_46\(1),
      R => '0'
    );
\data_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(2),
      Q => \data_reg[21]_46\(2),
      R => '0'
    );
\data_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(3),
      Q => \data_reg[21]_46\(3),
      R => '0'
    );
\data_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(4),
      Q => \data_reg[21]_46\(4),
      R => '0'
    );
\data_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(5),
      Q => \data_reg[21]_46\(5),
      R => '0'
    );
\data_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(6),
      Q => \data_reg[21]_46\(6),
      R => '0'
    );
\data_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(7),
      Q => \data_reg[21]_46\(7),
      R => '0'
    );
\data_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(0),
      Q => \data_reg[22]_45\(0),
      R => '0'
    );
\data_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(1),
      Q => \data_reg[22]_45\(1),
      R => '0'
    );
\data_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(2),
      Q => \data_reg[22]_45\(2),
      R => '0'
    );
\data_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(3),
      Q => \data_reg[22]_45\(3),
      R => '0'
    );
\data_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(4),
      Q => \data_reg[22]_45\(4),
      R => '0'
    );
\data_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(5),
      Q => \data_reg[22]_45\(5),
      R => '0'
    );
\data_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(6),
      Q => \data_reg[22]_45\(6),
      R => '0'
    );
\data_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(7),
      Q => \data_reg[22]_45\(7),
      R => '0'
    );
\data_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(0),
      Q => \data_reg[23]_44\(0),
      R => '0'
    );
\data_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(1),
      Q => \data_reg[23]_44\(1),
      R => '0'
    );
\data_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(2),
      Q => \data_reg[23]_44\(2),
      R => '0'
    );
\data_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(3),
      Q => \data_reg[23]_44\(3),
      R => '0'
    );
\data_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(4),
      Q => \data_reg[23]_44\(4),
      R => '0'
    );
\data_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(5),
      Q => \data_reg[23]_44\(5),
      R => '0'
    );
\data_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(6),
      Q => \data_reg[23]_44\(6),
      R => '0'
    );
\data_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(7),
      Q => \data_reg[23]_44\(7),
      R => '0'
    );
\data_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(0),
      Q => \data_reg[24]_43\(0),
      R => '0'
    );
\data_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(1),
      Q => \data_reg[24]_43\(1),
      R => '0'
    );
\data_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(2),
      Q => \data_reg[24]_43\(2),
      R => '0'
    );
\data_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(3),
      Q => \data_reg[24]_43\(3),
      R => '0'
    );
\data_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(4),
      Q => \data_reg[24]_43\(4),
      R => '0'
    );
\data_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(5),
      Q => \data_reg[24]_43\(5),
      R => '0'
    );
\data_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(6),
      Q => \data_reg[24]_43\(6),
      R => '0'
    );
\data_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(7),
      Q => \data_reg[24]_43\(7),
      R => '0'
    );
\data_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(0),
      Q => \data_reg[25]_42\(0),
      R => '0'
    );
\data_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(1),
      Q => \data_reg[25]_42\(1),
      R => '0'
    );
\data_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(2),
      Q => \data_reg[25]_42\(2),
      R => '0'
    );
\data_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(3),
      Q => \data_reg[25]_42\(3),
      R => '0'
    );
\data_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(4),
      Q => \data_reg[25]_42\(4),
      R => '0'
    );
\data_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(5),
      Q => \data_reg[25]_42\(5),
      R => '0'
    );
\data_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(6),
      Q => \data_reg[25]_42\(6),
      R => '0'
    );
\data_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(7),
      Q => \data_reg[25]_42\(7),
      R => '0'
    );
\data_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(0),
      Q => \data_reg[26]_41\(0),
      R => '0'
    );
\data_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(1),
      Q => \data_reg[26]_41\(1),
      R => '0'
    );
\data_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(2),
      Q => \data_reg[26]_41\(2),
      R => '0'
    );
\data_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(3),
      Q => \data_reg[26]_41\(3),
      R => '0'
    );
\data_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(4),
      Q => \data_reg[26]_41\(4),
      R => '0'
    );
\data_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(5),
      Q => \data_reg[26]_41\(5),
      R => '0'
    );
\data_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(6),
      Q => \data_reg[26]_41\(6),
      R => '0'
    );
\data_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(7),
      Q => \data_reg[26]_41\(7),
      R => '0'
    );
\data_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(0),
      Q => \data_reg[27]_40\(0),
      R => '0'
    );
\data_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(1),
      Q => \data_reg[27]_40\(1),
      R => '0'
    );
\data_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(2),
      Q => \data_reg[27]_40\(2),
      R => '0'
    );
\data_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(3),
      Q => \data_reg[27]_40\(3),
      R => '0'
    );
\data_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(4),
      Q => \data_reg[27]_40\(4),
      R => '0'
    );
\data_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(5),
      Q => \data_reg[27]_40\(5),
      R => '0'
    );
\data_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(6),
      Q => \data_reg[27]_40\(6),
      R => '0'
    );
\data_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(7),
      Q => \data_reg[27]_40\(7),
      R => '0'
    );
\data_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(0),
      Q => \data_reg[28]_39\(0),
      R => '0'
    );
\data_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(1),
      Q => \data_reg[28]_39\(1),
      R => '0'
    );
\data_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(2),
      Q => \data_reg[28]_39\(2),
      R => '0'
    );
\data_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(3),
      Q => \data_reg[28]_39\(3),
      R => '0'
    );
\data_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(4),
      Q => \data_reg[28]_39\(4),
      R => '0'
    );
\data_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(5),
      Q => \data_reg[28]_39\(5),
      R => '0'
    );
\data_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(6),
      Q => \data_reg[28]_39\(6),
      R => '0'
    );
\data_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(7),
      Q => \data_reg[28]_39\(7),
      R => '0'
    );
\data_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(0),
      Q => \data_reg[29]_38\(0),
      R => '0'
    );
\data_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(1),
      Q => \data_reg[29]_38\(1),
      R => '0'
    );
\data_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(2),
      Q => \data_reg[29]_38\(2),
      R => '0'
    );
\data_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(3),
      Q => \data_reg[29]_38\(3),
      R => '0'
    );
\data_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(4),
      Q => \data_reg[29]_38\(4),
      R => '0'
    );
\data_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(5),
      Q => \data_reg[29]_38\(5),
      R => '0'
    );
\data_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(6),
      Q => \data_reg[29]_38\(6),
      R => '0'
    );
\data_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(7),
      Q => \data_reg[29]_38\(7),
      R => '0'
    );
\data_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data_reg[2][0]_1\,
      Q => \^data_reg[2][0]_0\,
      R => '0'
    );
\data_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data[2][1]_i_1_n_0\,
      Q => \data_reg_n_0_[2][1]\,
      R => '0'
    );
\data_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data[2][2]_i_1_n_0\,
      Q => \data_reg_n_0_[2][2]\,
      R => '0'
    );
\data_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data[2][3]_i_2_n_0\,
      Q => \data_reg_n_0_[2][3]\,
      R => '0'
    );
\data_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][4]_2\,
      Q => \^data_reg[2][4]_0\,
      R => '0'
    );
\data_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][5]_1\,
      Q => \^data_reg[2][5]_0\,
      R => '0'
    );
\data_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][6]_1\,
      Q => \^data_reg[2][6]_0\,
      R => '0'
    );
\data_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][7]_1\,
      Q => \^data_reg[2][7]_0\,
      R => '0'
    );
\data_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(0),
      Q => \data_reg[30]_37\(0),
      R => '0'
    );
\data_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(1),
      Q => \data_reg[30]_37\(1),
      R => '0'
    );
\data_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(2),
      Q => \data_reg[30]_37\(2),
      R => '0'
    );
\data_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(3),
      Q => \data_reg[30]_37\(3),
      R => '0'
    );
\data_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(4),
      Q => \data_reg[30]_37\(4),
      R => '0'
    );
\data_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(5),
      Q => \data_reg[30]_37\(5),
      R => '0'
    );
\data_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(6),
      Q => \data_reg[30]_37\(6),
      R => '0'
    );
\data_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(7),
      Q => \data_reg[30]_37\(7),
      R => '0'
    );
\data_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(0),
      Q => \data_reg[31]_36\(0),
      R => '0'
    );
\data_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(1),
      Q => \data_reg[31]_36\(1),
      R => '0'
    );
\data_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(2),
      Q => \data_reg[31]_36\(2),
      R => '0'
    );
\data_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(3),
      Q => \data_reg[31]_36\(3),
      R => '0'
    );
\data_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(4),
      Q => \data_reg[31]_36\(4),
      R => '0'
    );
\data_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(5),
      Q => \data_reg[31]_36\(5),
      R => '0'
    );
\data_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(6),
      Q => \data_reg[31]_36\(6),
      R => '0'
    );
\data_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(7),
      Q => \data_reg[31]_36\(7),
      R => '0'
    );
\data_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(0),
      Q => \data_reg[32]_35\(0),
      R => '0'
    );
\data_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(1),
      Q => \data_reg[32]_35\(1),
      R => '0'
    );
\data_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(2),
      Q => \data_reg[32]_35\(2),
      R => '0'
    );
\data_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(3),
      Q => \data_reg[32]_35\(3),
      R => '0'
    );
\data_reg[32][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(4),
      Q => \data_reg[32]_35\(4),
      R => '0'
    );
\data_reg[32][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(5),
      Q => \data_reg[32]_35\(5),
      R => '0'
    );
\data_reg[32][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(6),
      Q => \data_reg[32]_35\(6),
      R => '0'
    );
\data_reg[32][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(7),
      Q => \data_reg[32]_35\(7),
      R => '0'
    );
\data_reg[33][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(0),
      Q => \data_reg[33]_34\(0),
      R => '0'
    );
\data_reg[33][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(1),
      Q => \data_reg[33]_34\(1),
      R => '0'
    );
\data_reg[33][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(2),
      Q => \data_reg[33]_34\(2),
      R => '0'
    );
\data_reg[33][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(3),
      Q => \data_reg[33]_34\(3),
      R => '0'
    );
\data_reg[33][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(4),
      Q => \data_reg[33]_34\(4),
      R => '0'
    );
\data_reg[33][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(5),
      Q => \data_reg[33]_34\(5),
      R => '0'
    );
\data_reg[33][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(6),
      Q => \data_reg[33]_34\(6),
      R => '0'
    );
\data_reg[33][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(7),
      Q => \data_reg[33]_34\(7),
      R => '0'
    );
\data_reg[34][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(0),
      Q => \data_reg[34]_33\(0),
      R => '0'
    );
\data_reg[34][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(1),
      Q => \data_reg[34]_33\(1),
      R => '0'
    );
\data_reg[34][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(2),
      Q => \data_reg[34]_33\(2),
      R => '0'
    );
\data_reg[34][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(3),
      Q => \data_reg[34]_33\(3),
      R => '0'
    );
\data_reg[34][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(4),
      Q => \data_reg[34]_33\(4),
      R => '0'
    );
\data_reg[34][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(5),
      Q => \data_reg[34]_33\(5),
      R => '0'
    );
\data_reg[34][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(6),
      Q => \data_reg[34]_33\(6),
      R => '0'
    );
\data_reg[34][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(7),
      Q => \data_reg[34]_33\(7),
      R => '0'
    );
\data_reg[35][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(0),
      Q => \data_reg[35]_32\(0),
      R => '0'
    );
\data_reg[35][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(1),
      Q => \data_reg[35]_32\(1),
      R => '0'
    );
\data_reg[35][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(2),
      Q => \data_reg[35]_32\(2),
      R => '0'
    );
\data_reg[35][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(3),
      Q => \data_reg[35]_32\(3),
      R => '0'
    );
\data_reg[35][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(4),
      Q => \data_reg[35]_32\(4),
      R => '0'
    );
\data_reg[35][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(5),
      Q => \data_reg[35]_32\(5),
      R => '0'
    );
\data_reg[35][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(6),
      Q => \data_reg[35]_32\(6),
      R => '0'
    );
\data_reg[35][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(7),
      Q => \data_reg[35]_32\(7),
      R => '0'
    );
\data_reg[36][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(0),
      Q => \data_reg[36]_31\(0),
      R => '0'
    );
\data_reg[36][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(1),
      Q => \data_reg[36]_31\(1),
      R => '0'
    );
\data_reg[36][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(2),
      Q => \data_reg[36]_31\(2),
      R => '0'
    );
\data_reg[36][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(3),
      Q => \data_reg[36]_31\(3),
      R => '0'
    );
\data_reg[36][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(4),
      Q => \data_reg[36]_31\(4),
      R => '0'
    );
\data_reg[36][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(5),
      Q => \data_reg[36]_31\(5),
      R => '0'
    );
\data_reg[36][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(6),
      Q => \data_reg[36]_31\(6),
      R => '0'
    );
\data_reg[36][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(7),
      Q => \data_reg[36]_31\(7),
      R => '0'
    );
\data_reg[37][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(0),
      Q => \data_reg[37]_30\(0),
      R => '0'
    );
\data_reg[37][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(1),
      Q => \data_reg[37]_30\(1),
      R => '0'
    );
\data_reg[37][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(2),
      Q => \data_reg[37]_30\(2),
      R => '0'
    );
\data_reg[37][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(3),
      Q => \data_reg[37]_30\(3),
      R => '0'
    );
\data_reg[37][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(4),
      Q => \data_reg[37]_30\(4),
      R => '0'
    );
\data_reg[37][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(5),
      Q => \data_reg[37]_30\(5),
      R => '0'
    );
\data_reg[37][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(6),
      Q => \data_reg[37]_30\(6),
      R => '0'
    );
\data_reg[37][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(7),
      Q => \data_reg[37]_30\(7),
      R => '0'
    );
\data_reg[38][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(0),
      Q => \data_reg[38]_29\(0),
      R => '0'
    );
\data_reg[38][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(1),
      Q => \data_reg[38]_29\(1),
      R => '0'
    );
\data_reg[38][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(2),
      Q => \data_reg[38]_29\(2),
      R => '0'
    );
\data_reg[38][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(3),
      Q => \data_reg[38]_29\(3),
      R => '0'
    );
\data_reg[38][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(4),
      Q => \data_reg[38]_29\(4),
      R => '0'
    );
\data_reg[38][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(5),
      Q => \data_reg[38]_29\(5),
      R => '0'
    );
\data_reg[38][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(6),
      Q => \data_reg[38]_29\(6),
      R => '0'
    );
\data_reg[38][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(7),
      Q => \data_reg[38]_29\(7),
      R => '0'
    );
\data_reg[39][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(0),
      Q => \data_reg[39]_28\(0),
      R => '0'
    );
\data_reg[39][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(1),
      Q => \data_reg[39]_28\(1),
      R => '0'
    );
\data_reg[39][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(2),
      Q => \data_reg[39]_28\(2),
      R => '0'
    );
\data_reg[39][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(3),
      Q => \data_reg[39]_28\(3),
      R => '0'
    );
\data_reg[39][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(4),
      Q => \data_reg[39]_28\(4),
      R => '0'
    );
\data_reg[39][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(5),
      Q => \data_reg[39]_28\(5),
      R => '0'
    );
\data_reg[39][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(6),
      Q => \data_reg[39]_28\(6),
      R => '0'
    );
\data_reg[39][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(7),
      Q => \data_reg[39]_28\(7),
      R => '0'
    );
\data_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][0]_1\,
      Q => \^data_reg[3][0]_0\,
      R => '0'
    );
\data_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][1]_1\,
      Q => \^data_reg[3][1]_0\,
      R => '0'
    );
\data_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][2]_1\,
      Q => \^data_reg[3][2]_0\,
      R => '0'
    );
\data_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(3),
      Q => \data_reg[3]_3\(3),
      R => '0'
    );
\data_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(4),
      Q => \data_reg[3]_3\(4),
      R => '0'
    );
\data_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(5),
      Q => \data_reg[3]_3\(5),
      R => '0'
    );
\data_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(6),
      Q => \data_reg[3]_3\(6),
      R => '0'
    );
\data_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(7),
      Q => \data_reg[3]_3\(7),
      R => '0'
    );
\data_reg[40][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(0),
      Q => \data_reg[40]_27\(0),
      R => '0'
    );
\data_reg[40][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(1),
      Q => \data_reg[40]_27\(1),
      R => '0'
    );
\data_reg[40][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(2),
      Q => \data_reg[40]_27\(2),
      R => '0'
    );
\data_reg[40][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(3),
      Q => \data_reg[40]_27\(3),
      R => '0'
    );
\data_reg[40][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(4),
      Q => \data_reg[40]_27\(4),
      R => '0'
    );
\data_reg[40][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(5),
      Q => \data_reg[40]_27\(5),
      R => '0'
    );
\data_reg[40][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(6),
      Q => \data_reg[40]_27\(6),
      R => '0'
    );
\data_reg[40][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(7),
      Q => \data_reg[40]_27\(7),
      R => '0'
    );
\data_reg[41][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(0),
      Q => \data_reg[41]_26\(0),
      R => '0'
    );
\data_reg[41][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(1),
      Q => \data_reg[41]_26\(1),
      R => '0'
    );
\data_reg[41][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(2),
      Q => \data_reg[41]_26\(2),
      R => '0'
    );
\data_reg[41][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(3),
      Q => \data_reg[41]_26\(3),
      R => '0'
    );
\data_reg[41][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(4),
      Q => \data_reg[41]_26\(4),
      R => '0'
    );
\data_reg[41][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(5),
      Q => \data_reg[41]_26\(5),
      R => '0'
    );
\data_reg[41][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(6),
      Q => \data_reg[41]_26\(6),
      R => '0'
    );
\data_reg[41][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(7),
      Q => \data_reg[41]_26\(7),
      R => '0'
    );
\data_reg[42][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(0),
      Q => \data_reg[42]_25\(0),
      R => '0'
    );
\data_reg[42][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(1),
      Q => \data_reg[42]_25\(1),
      R => '0'
    );
\data_reg[42][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(2),
      Q => \data_reg[42]_25\(2),
      R => '0'
    );
\data_reg[42][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(3),
      Q => \data_reg[42]_25\(3),
      R => '0'
    );
\data_reg[42][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(4),
      Q => \data_reg[42]_25\(4),
      R => '0'
    );
\data_reg[42][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(5),
      Q => \data_reg[42]_25\(5),
      R => '0'
    );
\data_reg[42][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(6),
      Q => \data_reg[42]_25\(6),
      R => '0'
    );
\data_reg[42][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(7),
      Q => \data_reg[42]_25\(7),
      R => '0'
    );
\data_reg[43][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(0),
      Q => \data_reg[43]_24\(0),
      R => '0'
    );
\data_reg[43][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(1),
      Q => \data_reg[43]_24\(1),
      R => '0'
    );
\data_reg[43][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(2),
      Q => \data_reg[43]_24\(2),
      R => '0'
    );
\data_reg[43][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(3),
      Q => \data_reg[43]_24\(3),
      R => '0'
    );
\data_reg[43][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(4),
      Q => \data_reg[43]_24\(4),
      R => '0'
    );
\data_reg[43][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(5),
      Q => \data_reg[43]_24\(5),
      R => '0'
    );
\data_reg[43][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(6),
      Q => \data_reg[43]_24\(6),
      R => '0'
    );
\data_reg[43][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(7),
      Q => \data_reg[43]_24\(7),
      R => '0'
    );
\data_reg[44][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(0),
      Q => \data_reg[44]_23\(0),
      R => '0'
    );
\data_reg[44][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(1),
      Q => \data_reg[44]_23\(1),
      R => '0'
    );
\data_reg[44][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(2),
      Q => \data_reg[44]_23\(2),
      R => '0'
    );
\data_reg[44][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(3),
      Q => \data_reg[44]_23\(3),
      R => '0'
    );
\data_reg[44][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(4),
      Q => \data_reg[44]_23\(4),
      R => '0'
    );
\data_reg[44][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(5),
      Q => \data_reg[44]_23\(5),
      R => '0'
    );
\data_reg[44][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(6),
      Q => \data_reg[44]_23\(6),
      R => '0'
    );
\data_reg[44][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(7),
      Q => \data_reg[44]_23\(7),
      R => '0'
    );
\data_reg[45][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(0),
      Q => \data_reg[45]_22\(0),
      R => '0'
    );
\data_reg[45][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(1),
      Q => \data_reg[45]_22\(1),
      R => '0'
    );
\data_reg[45][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(2),
      Q => \data_reg[45]_22\(2),
      R => '0'
    );
\data_reg[45][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(3),
      Q => \data_reg[45]_22\(3),
      R => '0'
    );
\data_reg[45][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(4),
      Q => \data_reg[45]_22\(4),
      R => '0'
    );
\data_reg[45][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(5),
      Q => \data_reg[45]_22\(5),
      R => '0'
    );
\data_reg[45][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(6),
      Q => \data_reg[45]_22\(6),
      R => '0'
    );
\data_reg[45][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(7),
      Q => \data_reg[45]_22\(7),
      R => '0'
    );
\data_reg[46][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(0),
      Q => \data_reg[46]_21\(0),
      R => '0'
    );
\data_reg[46][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(1),
      Q => \data_reg[46]_21\(1),
      R => '0'
    );
\data_reg[46][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(2),
      Q => \data_reg[46]_21\(2),
      R => '0'
    );
\data_reg[46][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(3),
      Q => \data_reg[46]_21\(3),
      R => '0'
    );
\data_reg[46][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(4),
      Q => \data_reg[46]_21\(4),
      R => '0'
    );
\data_reg[46][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(5),
      Q => \data_reg[46]_21\(5),
      R => '0'
    );
\data_reg[46][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(6),
      Q => \data_reg[46]_21\(6),
      R => '0'
    );
\data_reg[46][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(7),
      Q => \data_reg[46]_21\(7),
      R => '0'
    );
\data_reg[47][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(0),
      Q => \data_reg[47]_20\(0),
      R => '0'
    );
\data_reg[47][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(1),
      Q => \data_reg[47]_20\(1),
      R => '0'
    );
\data_reg[47][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(2),
      Q => \data_reg[47]_20\(2),
      R => '0'
    );
\data_reg[47][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(3),
      Q => \data_reg[47]_20\(3),
      R => '0'
    );
\data_reg[47][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(4),
      Q => \data_reg[47]_20\(4),
      R => '0'
    );
\data_reg[47][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(5),
      Q => \data_reg[47]_20\(5),
      R => '0'
    );
\data_reg[47][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(6),
      Q => \data_reg[47]_20\(6),
      R => '0'
    );
\data_reg[47][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(7),
      Q => \data_reg[47]_20\(7),
      R => '0'
    );
\data_reg[48][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(0),
      Q => \data_reg[48]_19\(0),
      R => '0'
    );
\data_reg[48][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(1),
      Q => \data_reg[48]_19\(1),
      R => '0'
    );
\data_reg[48][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(2),
      Q => \data_reg[48]_19\(2),
      R => '0'
    );
\data_reg[48][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(3),
      Q => \data_reg[48]_19\(3),
      R => '0'
    );
\data_reg[48][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(4),
      Q => \data_reg[48]_19\(4),
      R => '0'
    );
\data_reg[48][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(5),
      Q => \data_reg[48]_19\(5),
      R => '0'
    );
\data_reg[48][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(6),
      Q => \data_reg[48]_19\(6),
      R => '0'
    );
\data_reg[48][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(7),
      Q => \data_reg[48]_19\(7),
      R => '0'
    );
\data_reg[49][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(0),
      Q => \data_reg[49]_18\(0),
      R => '0'
    );
\data_reg[49][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(1),
      Q => \data_reg[49]_18\(1),
      R => '0'
    );
\data_reg[49][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(2),
      Q => \data_reg[49]_18\(2),
      R => '0'
    );
\data_reg[49][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(3),
      Q => \data_reg[49]_18\(3),
      R => '0'
    );
\data_reg[49][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(4),
      Q => \data_reg[49]_18\(4),
      R => '0'
    );
\data_reg[49][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(5),
      Q => \data_reg[49]_18\(5),
      R => '0'
    );
\data_reg[49][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(6),
      Q => \data_reg[49]_18\(6),
      R => '0'
    );
\data_reg[49][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(7),
      Q => \data_reg[49]_18\(7),
      R => '0'
    );
\data_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data_reg[4][0]_1\,
      Q => \^data_reg[4][0]_0\,
      R => '0'
    );
\data_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data[4][1]_i_1_n_0\,
      Q => \data_reg_n_0_[4][1]\,
      R => '0'
    );
\data_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data[4][2]_i_1_n_0\,
      Q => \data_reg_n_0_[4][2]\,
      R => '0'
    );
\data_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data[4][3]_i_2_n_0\,
      Q => \data_reg_n_0_[4][3]\,
      R => '0'
    );
\data_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][4]_1\,
      Q => \^data_reg[4][4]_0\,
      R => '0'
    );
\data_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][5]_1\,
      Q => \^data_reg[4][5]_0\,
      R => '0'
    );
\data_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][6]_1\,
      Q => \^data_reg[4][6]_0\,
      R => '0'
    );
\data_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][7]_1\,
      Q => \^data_reg[4][7]_0\,
      R => '0'
    );
\data_reg[50][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(0),
      Q => \data_reg[50]_17\(0),
      R => '0'
    );
\data_reg[50][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(1),
      Q => \data_reg[50]_17\(1),
      R => '0'
    );
\data_reg[50][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(2),
      Q => \data_reg[50]_17\(2),
      R => '0'
    );
\data_reg[50][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(3),
      Q => \data_reg[50]_17\(3),
      R => '0'
    );
\data_reg[50][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(4),
      Q => \data_reg[50]_17\(4),
      R => '0'
    );
\data_reg[50][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(5),
      Q => \data_reg[50]_17\(5),
      R => '0'
    );
\data_reg[50][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(6),
      Q => \data_reg[50]_17\(6),
      R => '0'
    );
\data_reg[50][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(7),
      Q => \data_reg[50]_17\(7),
      R => '0'
    );
\data_reg[51][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(0),
      Q => \data_reg[51]_16\(0),
      R => '0'
    );
\data_reg[51][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(1),
      Q => \data_reg[51]_16\(1),
      R => '0'
    );
\data_reg[51][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(2),
      Q => \data_reg[51]_16\(2),
      R => '0'
    );
\data_reg[51][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(3),
      Q => \data_reg[51]_16\(3),
      R => '0'
    );
\data_reg[51][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(4),
      Q => \data_reg[51]_16\(4),
      R => '0'
    );
\data_reg[51][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(5),
      Q => \data_reg[51]_16\(5),
      R => '0'
    );
\data_reg[51][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(6),
      Q => \data_reg[51]_16\(6),
      R => '0'
    );
\data_reg[51][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(7),
      Q => \data_reg[51]_16\(7),
      R => '0'
    );
\data_reg[52][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(0),
      Q => \data_reg[52]_15\(0),
      R => '0'
    );
\data_reg[52][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(1),
      Q => \data_reg[52]_15\(1),
      R => '0'
    );
\data_reg[52][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(2),
      Q => \data_reg[52]_15\(2),
      R => '0'
    );
\data_reg[52][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(3),
      Q => \data_reg[52]_15\(3),
      R => '0'
    );
\data_reg[52][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(4),
      Q => \data_reg[52]_15\(4),
      R => '0'
    );
\data_reg[52][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(5),
      Q => \data_reg[52]_15\(5),
      R => '0'
    );
\data_reg[52][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(6),
      Q => \data_reg[52]_15\(6),
      R => '0'
    );
\data_reg[52][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(7),
      Q => \data_reg[52]_15\(7),
      R => '0'
    );
\data_reg[53][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(0),
      Q => \data_reg[53]_14\(0),
      R => '0'
    );
\data_reg[53][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(1),
      Q => \data_reg[53]_14\(1),
      R => '0'
    );
\data_reg[53][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(2),
      Q => \data_reg[53]_14\(2),
      R => '0'
    );
\data_reg[53][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(3),
      Q => \data_reg[53]_14\(3),
      R => '0'
    );
\data_reg[53][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(4),
      Q => \data_reg[53]_14\(4),
      R => '0'
    );
\data_reg[53][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(5),
      Q => \data_reg[53]_14\(5),
      R => '0'
    );
\data_reg[53][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(6),
      Q => \data_reg[53]_14\(6),
      R => '0'
    );
\data_reg[53][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(7),
      Q => \data_reg[53]_14\(7),
      R => '0'
    );
\data_reg[54][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(0),
      Q => \data_reg[54]_13\(0),
      R => '0'
    );
\data_reg[54][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(1),
      Q => \data_reg[54]_13\(1),
      R => '0'
    );
\data_reg[54][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(2),
      Q => \data_reg[54]_13\(2),
      R => '0'
    );
\data_reg[54][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(3),
      Q => \data_reg[54]_13\(3),
      R => '0'
    );
\data_reg[54][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(4),
      Q => \data_reg[54]_13\(4),
      R => '0'
    );
\data_reg[54][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(5),
      Q => \data_reg[54]_13\(5),
      R => '0'
    );
\data_reg[54][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(6),
      Q => \data_reg[54]_13\(6),
      R => '0'
    );
\data_reg[54][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(7),
      Q => \data_reg[54]_13\(7),
      R => '0'
    );
\data_reg[55][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(0),
      Q => \data_reg[55]_12\(0),
      R => '0'
    );
\data_reg[55][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(1),
      Q => \data_reg[55]_12\(1),
      R => '0'
    );
\data_reg[55][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(2),
      Q => \data_reg[55]_12\(2),
      R => '0'
    );
\data_reg[55][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(3),
      Q => \data_reg[55]_12\(3),
      R => '0'
    );
\data_reg[55][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(4),
      Q => \data_reg[55]_12\(4),
      R => '0'
    );
\data_reg[55][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(5),
      Q => \data_reg[55]_12\(5),
      R => '0'
    );
\data_reg[55][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(6),
      Q => \data_reg[55]_12\(6),
      R => '0'
    );
\data_reg[55][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(7),
      Q => \data_reg[55]_12\(7),
      R => '0'
    );
\data_reg[56][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(0),
      Q => \data_reg[56]_11\(0),
      R => '0'
    );
\data_reg[56][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(1),
      Q => \data_reg[56]_11\(1),
      R => '0'
    );
\data_reg[56][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(2),
      Q => \data_reg[56]_11\(2),
      R => '0'
    );
\data_reg[56][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(3),
      Q => \data_reg[56]_11\(3),
      R => '0'
    );
\data_reg[56][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(4),
      Q => \data_reg[56]_11\(4),
      R => '0'
    );
\data_reg[56][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(5),
      Q => \data_reg[56]_11\(5),
      R => '0'
    );
\data_reg[56][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(6),
      Q => \data_reg[56]_11\(6),
      R => '0'
    );
\data_reg[56][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(7),
      Q => \data_reg[56]_11\(7),
      R => '0'
    );
\data_reg[57][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(0),
      Q => \data_reg[57]_10\(0),
      R => '0'
    );
\data_reg[57][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(1),
      Q => \data_reg[57]_10\(1),
      R => '0'
    );
\data_reg[57][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(2),
      Q => \data_reg[57]_10\(2),
      R => '0'
    );
\data_reg[57][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(3),
      Q => \data_reg[57]_10\(3),
      R => '0'
    );
\data_reg[57][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(4),
      Q => \data_reg[57]_10\(4),
      R => '0'
    );
\data_reg[57][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(5),
      Q => \data_reg[57]_10\(5),
      R => '0'
    );
\data_reg[57][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(6),
      Q => \data_reg[57]_10\(6),
      R => '0'
    );
\data_reg[57][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(7),
      Q => \data_reg[57]_10\(7),
      R => '0'
    );
\data_reg[58][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(0),
      Q => \data_reg[58]_9\(0),
      R => '0'
    );
\data_reg[58][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(1),
      Q => \data_reg[58]_9\(1),
      R => '0'
    );
\data_reg[58][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(2),
      Q => \data_reg[58]_9\(2),
      R => '0'
    );
\data_reg[58][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(3),
      Q => \data_reg[58]_9\(3),
      R => '0'
    );
\data_reg[58][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(4),
      Q => \data_reg[58]_9\(4),
      R => '0'
    );
\data_reg[58][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(5),
      Q => \data_reg[58]_9\(5),
      R => '0'
    );
\data_reg[58][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(6),
      Q => \data_reg[58]_9\(6),
      R => '0'
    );
\data_reg[58][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(7),
      Q => \data_reg[58]_9\(7),
      R => '0'
    );
\data_reg[59][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(0),
      Q => \data_reg[59]_8\(0),
      R => '0'
    );
\data_reg[59][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(1),
      Q => \data_reg[59]_8\(1),
      R => '0'
    );
\data_reg[59][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(2),
      Q => \data_reg[59]_8\(2),
      R => '0'
    );
\data_reg[59][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(3),
      Q => \data_reg[59]_8\(3),
      R => '0'
    );
\data_reg[59][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(4),
      Q => \data_reg[59]_8\(4),
      R => '0'
    );
\data_reg[59][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(5),
      Q => \data_reg[59]_8\(5),
      R => '0'
    );
\data_reg[59][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(6),
      Q => \data_reg[59]_8\(6),
      R => '0'
    );
\data_reg[59][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(7),
      Q => \data_reg[59]_8\(7),
      R => '0'
    );
\data_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data_reg[5][0]_2\,
      Q => \^data_reg[5][0]_0\,
      R => '0'
    );
\data_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data[5][1]_i_1_n_0\,
      Q => \data_reg_n_0_[5][1]\,
      R => '0'
    );
\data_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data[5][2]_i_1_n_0\,
      Q => \data_reg_n_0_[5][2]\,
      R => '0'
    );
\data_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data[5][3]_i_2_n_0\,
      Q => \data_reg_n_0_[5][3]\,
      R => '0'
    );
\data_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][4]_2\,
      Q => \^data_reg[5][4]_0\,
      R => '0'
    );
\data_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][5]_1\,
      Q => \^data_reg[5][5]_0\,
      R => '0'
    );
\data_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][6]_1\,
      Q => \^data_reg[5][6]_0\,
      R => '0'
    );
\data_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][7]_1\,
      Q => \^data_reg[5][7]_0\,
      R => '0'
    );
\data_reg[60][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(0),
      Q => \data_reg[60]_7\(0),
      R => '0'
    );
\data_reg[60][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(1),
      Q => \data_reg[60]_7\(1),
      R => '0'
    );
\data_reg[60][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(2),
      Q => \data_reg[60]_7\(2),
      R => '0'
    );
\data_reg[60][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(3),
      Q => \data_reg[60]_7\(3),
      R => '0'
    );
\data_reg[60][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(4),
      Q => \data_reg[60]_7\(4),
      R => '0'
    );
\data_reg[60][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(5),
      Q => \data_reg[60]_7\(5),
      R => '0'
    );
\data_reg[60][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(6),
      Q => \data_reg[60]_7\(6),
      R => '0'
    );
\data_reg[60][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(7),
      Q => \data_reg[60]_7\(7),
      R => '0'
    );
\data_reg[61][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(0),
      Q => \data_reg[61]_6\(0),
      R => '0'
    );
\data_reg[61][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(1),
      Q => \data_reg[61]_6\(1),
      R => '0'
    );
\data_reg[61][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(2),
      Q => \data_reg[61]_6\(2),
      R => '0'
    );
\data_reg[61][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(3),
      Q => \data_reg[61]_6\(3),
      R => '0'
    );
\data_reg[61][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(4),
      Q => \data_reg[61]_6\(4),
      R => '0'
    );
\data_reg[61][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(5),
      Q => \data_reg[61]_6\(5),
      R => '0'
    );
\data_reg[61][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(6),
      Q => \data_reg[61]_6\(6),
      R => '0'
    );
\data_reg[61][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(7),
      Q => \data_reg[61]_6\(7),
      R => '0'
    );
\data_reg[62][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(0),
      Q => \data_reg[62]_5\(0),
      R => '0'
    );
\data_reg[62][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(1),
      Q => \data_reg[62]_5\(1),
      R => '0'
    );
\data_reg[62][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(2),
      Q => \data_reg[62]_5\(2),
      R => '0'
    );
\data_reg[62][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(3),
      Q => \data_reg[62]_5\(3),
      R => '0'
    );
\data_reg[62][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(4),
      Q => \data_reg[62]_5\(4),
      R => '0'
    );
\data_reg[62][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(5),
      Q => \data_reg[62]_5\(5),
      R => '0'
    );
\data_reg[62][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(6),
      Q => \data_reg[62]_5\(6),
      R => '0'
    );
\data_reg[62][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(7),
      Q => \data_reg[62]_5\(7),
      R => '0'
    );
\data_reg[63][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(0),
      Q => \data_reg[63]_4\(0),
      R => '0'
    );
\data_reg[63][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(1),
      Q => \data_reg[63]_4\(1),
      R => '0'
    );
\data_reg[63][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(2),
      Q => \data_reg[63]_4\(2),
      R => '0'
    );
\data_reg[63][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(3),
      Q => \data_reg[63]_4\(3),
      R => '0'
    );
\data_reg[63][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(4),
      Q => \data_reg[63]_4\(4),
      R => '0'
    );
\data_reg[63][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(5),
      Q => \data_reg[63]_4\(5),
      R => '0'
    );
\data_reg[63][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(6),
      Q => \data_reg[63]_4\(6),
      R => '0'
    );
\data_reg[63][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(7),
      Q => \data_reg[63]_4\(7),
      R => '0'
    );
\data_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data_reg[6][4]_1\(0),
      Q => \^data_reg[6][4]_0\(0),
      R => '0'
    );
\data_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data[6][1]_i_1_n_0\,
      Q => \data_reg[6]_2\(1),
      R => '0'
    );
\data_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data[6][2]_i_1_n_0\,
      Q => \data_reg[6]_2\(2),
      R => '0'
    );
\data_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data[6][3]_i_2_n_0\,
      Q => \data_reg[6]_2\(3),
      R => '0'
    );
\data_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data_reg[6][4]_1\(1),
      Q => \^data_reg[6][4]_0\(1),
      R => '0'
    );
\data_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][5]_i_1_n_0\,
      Q => \data_reg[6]_2\(5),
      R => '0'
    );
\data_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][6]_i_1_n_0\,
      Q => \data_reg[6]_2\(6),
      R => '0'
    );
\data_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][7]_i_2_n_0\,
      Q => \data_reg[6]_2\(7),
      R => '0'
    );
\data_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(0),
      Q => \data_reg[7]_60\(0),
      R => '0'
    );
\data_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(1),
      Q => \data_reg[7]_60\(1),
      R => '0'
    );
\data_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(2),
      Q => \data_reg[7]_60\(2),
      R => '0'
    );
\data_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(3),
      Q => \data_reg[7]_60\(3),
      R => '0'
    );
\data_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(4),
      Q => \data_reg[7]_60\(4),
      R => '0'
    );
\data_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(5),
      Q => \data_reg[7]_60\(5),
      R => '0'
    );
\data_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(6),
      Q => \data_reg[7]_60\(6),
      R => '0'
    );
\data_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(7),
      Q => \data_reg[7]_60\(7),
      R => '0'
    );
\data_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(0),
      Q => \data_reg[8]_59\(0),
      R => '0'
    );
\data_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(1),
      Q => \data_reg[8]_59\(1),
      R => '0'
    );
\data_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(2),
      Q => \data_reg[8]_59\(2),
      R => '0'
    );
\data_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(3),
      Q => \data_reg[8]_59\(3),
      R => '0'
    );
\data_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(4),
      Q => \data_reg[8]_59\(4),
      R => '0'
    );
\data_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(5),
      Q => \data_reg[8]_59\(5),
      R => '0'
    );
\data_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(6),
      Q => \data_reg[8]_59\(6),
      R => '0'
    );
\data_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(7),
      Q => \data_reg[8]_59\(7),
      R => '0'
    );
\data_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(0),
      Q => \data_reg[9]_58\(0),
      R => '0'
    );
\data_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(1),
      Q => \data_reg[9]_58\(1),
      R => '0'
    );
\data_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(2),
      Q => \data_reg[9]_58\(2),
      R => '0'
    );
\data_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(3),
      Q => \data_reg[9]_58\(3),
      R => '0'
    );
\data_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(4),
      Q => \data_reg[9]_58\(4),
      R => '0'
    );
\data_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(5),
      Q => \data_reg[9]_58\(5),
      R => '0'
    );
\data_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(6),
      Q => \data_reg[9]_58\(6),
      R => '0'
    );
\data_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(7),
      Q => \data_reg[9]_58\(7),
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_reg[5][7]_0\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][6]_0\,
      I1 => \^data_reg[5][4]_0\,
      I2 => \^data_reg[5][5]_0\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \data_reg_n_0_[5][1]\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \data_reg_n_0_[5][2]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \^data_reg[4][6]_0\,
      I2 => \^data_reg[4][7]_0\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \data_reg_n_0_[4][3]\,
      I1 => \^data_reg[4][5]_0\,
      I2 => \^data_reg[4][4]_0\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000041BE"
    )
        port map (
      I0 => \^data_reg[6][4]_0\(0),
      I1 => \^data_reg[6][4]_0\(1),
      I2 => \data_reg[6]_2\(1),
      I3 => \^data_reg[4][0]_0\,
      I4 => \data_reg_n_0_[4][1]\,
      I5 => \data_reg_n_0_[4][2]\,
      O => \i__carry_i_4_n_0\
    );
\last_rd_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(0),
      Q => last_rd_reg(0),
      R => '0'
    );
\last_rd_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(1),
      Q => last_rd_reg(1),
      R => '0'
    );
\last_rd_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(2),
      Q => last_rd_reg(2),
      R => '0'
    );
\last_rd_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(3),
      Q => last_rd_reg(3),
      R => '0'
    );
\last_rd_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(4),
      Q => last_rd_reg(4),
      R => '0'
    );
\last_rd_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(5),
      Q => last_rd_reg(5),
      R => '0'
    );
\rd_data_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[0]_i_2_n_0\,
      I1 => \rd_data_o_reg[0]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[0]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[0]_i_5_n_0\,
      O => \rd_data_o[0]_i_1_n_0\
    );
\rd_data_o[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(0),
      I1 => \data_reg[50]_17\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(0),
      O => \rd_data_o[0]_i_14_n_0\
    );
\rd_data_o[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(0),
      I1 => \data_reg[54]_13\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(0),
      O => \rd_data_o[0]_i_15_n_0\
    );
\rd_data_o[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(0),
      I1 => \data_reg[58]_9\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(0),
      O => \rd_data_o[0]_i_16_n_0\
    );
\rd_data_o[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(0),
      I1 => \data_reg[62]_5\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(0),
      O => \rd_data_o[0]_i_17_n_0\
    );
\rd_data_o[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(0),
      I1 => \data_reg[34]_33\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(0),
      O => \rd_data_o[0]_i_18_n_0\
    );
\rd_data_o[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(0),
      I1 => \data_reg[38]_29\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(0),
      O => \rd_data_o[0]_i_19_n_0\
    );
\rd_data_o[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(0),
      I1 => \data_reg[42]_25\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(0),
      O => \rd_data_o[0]_i_20_n_0\
    );
\rd_data_o[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(0),
      I1 => \data_reg[46]_21\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(0),
      O => \rd_data_o[0]_i_21_n_0\
    );
\rd_data_o[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(0),
      I1 => \data_reg[18]_49\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(0),
      O => \rd_data_o[0]_i_22_n_0\
    );
\rd_data_o[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(0),
      I1 => \data_reg[22]_45\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(0),
      O => \rd_data_o[0]_i_23_n_0\
    );
\rd_data_o[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(0),
      I1 => \data_reg[26]_41\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(0),
      O => \rd_data_o[0]_i_24_n_0\
    );
\rd_data_o[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(0),
      I1 => \data_reg[30]_37\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(0),
      O => \rd_data_o[0]_i_25_n_0\
    );
\rd_data_o[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][0]_0\,
      I1 => \^data_reg[2][0]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][0]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][0]_0\,
      O => \rd_data_o[0]_i_26_n_0\
    );
\rd_data_o[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(0),
      I1 => \^data_reg[6][4]_0\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][0]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][0]_0\,
      O => \rd_data_o[0]_i_27_n_0\
    );
\rd_data_o[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(0),
      I1 => \data_reg[10]_57\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(0),
      O => \rd_data_o[0]_i_28_n_0\
    );
\rd_data_o[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(0),
      I1 => \data_reg[14]_53\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(0),
      O => \rd_data_o[0]_i_29_n_0\
    );
\rd_data_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[1]_i_2_n_0\,
      I1 => \rd_data_o_reg[1]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[1]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[1]_i_5_n_0\,
      O => \rd_data_o[1]_i_1_n_0\
    );
\rd_data_o[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(1),
      I1 => \data_reg[50]_17\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(1),
      O => \rd_data_o[1]_i_14_n_0\
    );
\rd_data_o[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(1),
      I1 => \data_reg[54]_13\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(1),
      O => \rd_data_o[1]_i_15_n_0\
    );
\rd_data_o[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(1),
      I1 => \data_reg[58]_9\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(1),
      O => \rd_data_o[1]_i_16_n_0\
    );
\rd_data_o[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(1),
      I1 => \data_reg[62]_5\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(1),
      O => \rd_data_o[1]_i_17_n_0\
    );
\rd_data_o[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(1),
      I1 => \data_reg[34]_33\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(1),
      O => \rd_data_o[1]_i_18_n_0\
    );
\rd_data_o[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(1),
      I1 => \data_reg[38]_29\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(1),
      O => \rd_data_o[1]_i_19_n_0\
    );
\rd_data_o[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(1),
      I1 => \data_reg[42]_25\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(1),
      O => \rd_data_o[1]_i_20_n_0\
    );
\rd_data_o[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(1),
      I1 => \data_reg[46]_21\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(1),
      O => \rd_data_o[1]_i_21_n_0\
    );
\rd_data_o[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(1),
      I1 => \data_reg[18]_49\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(1),
      O => \rd_data_o[1]_i_22_n_0\
    );
\rd_data_o[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(1),
      I1 => \data_reg[22]_45\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(1),
      O => \rd_data_o[1]_i_23_n_0\
    );
\rd_data_o[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(1),
      I1 => \data_reg[26]_41\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(1),
      O => \rd_data_o[1]_i_24_n_0\
    );
\rd_data_o[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(1),
      I1 => \data_reg[30]_37\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(1),
      O => \rd_data_o[1]_i_25_n_0\
    );
\rd_data_o[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][1]_0\,
      I1 => \data_reg_n_0_[2][1]\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[1]_0\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[0]_1\(1),
      O => \rd_data_o[1]_i_26_n_0\
    );
\rd_data_o[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(1),
      I1 => \data_reg[6]_2\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg_n_0_[5][1]\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg_n_0_[4][1]\,
      O => \rd_data_o[1]_i_27_n_0\
    );
\rd_data_o[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(1),
      I1 => \data_reg[10]_57\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(1),
      O => \rd_data_o[1]_i_28_n_0\
    );
\rd_data_o[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(1),
      I1 => \data_reg[14]_53\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(1),
      O => \rd_data_o[1]_i_29_n_0\
    );
\rd_data_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[2]_i_2_n_0\,
      I1 => \rd_data_o_reg[2]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[2]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[2]_i_5_n_0\,
      O => \rd_data_o[2]_i_1_n_0\
    );
\rd_data_o[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(2),
      I1 => \data_reg[50]_17\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(2),
      O => \rd_data_o[2]_i_14_n_0\
    );
\rd_data_o[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(2),
      I1 => \data_reg[54]_13\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(2),
      O => \rd_data_o[2]_i_15_n_0\
    );
\rd_data_o[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(2),
      I1 => \data_reg[58]_9\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(2),
      O => \rd_data_o[2]_i_16_n_0\
    );
\rd_data_o[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(2),
      I1 => \data_reg[62]_5\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(2),
      O => \rd_data_o[2]_i_17_n_0\
    );
\rd_data_o[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(2),
      I1 => \data_reg[34]_33\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(2),
      O => \rd_data_o[2]_i_18_n_0\
    );
\rd_data_o[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(2),
      I1 => \data_reg[38]_29\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(2),
      O => \rd_data_o[2]_i_19_n_0\
    );
\rd_data_o[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(2),
      I1 => \data_reg[42]_25\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(2),
      O => \rd_data_o[2]_i_20_n_0\
    );
\rd_data_o[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(2),
      I1 => \data_reg[46]_21\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(2),
      O => \rd_data_o[2]_i_21_n_0\
    );
\rd_data_o[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(2),
      I1 => \data_reg[18]_49\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(2),
      O => \rd_data_o[2]_i_22_n_0\
    );
\rd_data_o[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(2),
      I1 => \data_reg[22]_45\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(2),
      O => \rd_data_o[2]_i_23_n_0\
    );
\rd_data_o[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(2),
      I1 => \data_reg[26]_41\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(2),
      O => \rd_data_o[2]_i_24_n_0\
    );
\rd_data_o[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(2),
      I1 => \data_reg[30]_37\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(2),
      O => \rd_data_o[2]_i_25_n_0\
    );
\rd_data_o[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][2]_0\,
      I1 => \data_reg_n_0_[2][2]\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[1]_0\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[0]_1\(2),
      O => \rd_data_o[2]_i_26_n_0\
    );
\rd_data_o[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(2),
      I1 => \data_reg[6]_2\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg_n_0_[5][2]\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg_n_0_[4][2]\,
      O => \rd_data_o[2]_i_27_n_0\
    );
\rd_data_o[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(2),
      I1 => \data_reg[10]_57\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(2),
      O => \rd_data_o[2]_i_28_n_0\
    );
\rd_data_o[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(2),
      I1 => \data_reg[14]_53\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(2),
      O => \rd_data_o[2]_i_29_n_0\
    );
\rd_data_o[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[3]_i_2_n_0\,
      I1 => \rd_data_o_reg[3]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[3]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[3]_i_5_n_0\,
      O => \rd_data_o[3]_i_1_n_0\
    );
\rd_data_o[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(3),
      I1 => \data_reg[50]_17\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(3),
      O => \rd_data_o[3]_i_14_n_0\
    );
\rd_data_o[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(3),
      I1 => \data_reg[54]_13\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(3),
      O => \rd_data_o[3]_i_15_n_0\
    );
\rd_data_o[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(3),
      I1 => \data_reg[58]_9\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(3),
      O => \rd_data_o[3]_i_16_n_0\
    );
\rd_data_o[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(3),
      I1 => \data_reg[62]_5\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(3),
      O => \rd_data_o[3]_i_17_n_0\
    );
\rd_data_o[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(3),
      I1 => \data_reg[34]_33\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(3),
      O => \rd_data_o[3]_i_18_n_0\
    );
\rd_data_o[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(3),
      I1 => \data_reg[38]_29\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(3),
      O => \rd_data_o[3]_i_19_n_0\
    );
\rd_data_o[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(3),
      I1 => \data_reg[42]_25\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(3),
      O => \rd_data_o[3]_i_20_n_0\
    );
\rd_data_o[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(3),
      I1 => \data_reg[46]_21\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(3),
      O => \rd_data_o[3]_i_21_n_0\
    );
\rd_data_o[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(3),
      I1 => \data_reg[18]_49\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(3),
      O => \rd_data_o[3]_i_22_n_0\
    );
\rd_data_o[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(3),
      I1 => \data_reg[22]_45\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(3),
      O => \rd_data_o[3]_i_23_n_0\
    );
\rd_data_o[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(3),
      I1 => \data_reg[26]_41\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(3),
      O => \rd_data_o[3]_i_24_n_0\
    );
\rd_data_o[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(3),
      I1 => \data_reg[30]_37\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(3),
      O => \rd_data_o[3]_i_25_n_0\
    );
\rd_data_o[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(3),
      I1 => \data_reg_n_0_[2][3]\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[1]_0\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[0]_1\(3),
      O => \rd_data_o[3]_i_26_n_0\
    );
\rd_data_o[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(3),
      I1 => \data_reg[6]_2\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg_n_0_[5][3]\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg_n_0_[4][3]\,
      O => \rd_data_o[3]_i_27_n_0\
    );
\rd_data_o[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(3),
      I1 => \data_reg[10]_57\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(3),
      O => \rd_data_o[3]_i_28_n_0\
    );
\rd_data_o[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(3),
      I1 => \data_reg[14]_53\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(3),
      O => \rd_data_o[3]_i_29_n_0\
    );
\rd_data_o[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[4]_i_2_n_0\,
      I1 => \rd_data_o_reg[4]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[4]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[4]_i_5_n_0\,
      O => \rd_data_o[4]_i_1_n_0\
    );
\rd_data_o[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(4),
      I1 => \data_reg[50]_17\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(4),
      O => \rd_data_o[4]_i_14_n_0\
    );
\rd_data_o[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(4),
      I1 => \data_reg[54]_13\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(4),
      O => \rd_data_o[4]_i_15_n_0\
    );
\rd_data_o[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(4),
      I1 => \data_reg[58]_9\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(4),
      O => \rd_data_o[4]_i_16_n_0\
    );
\rd_data_o[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(4),
      I1 => \data_reg[62]_5\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(4),
      O => \rd_data_o[4]_i_17_n_0\
    );
\rd_data_o[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(4),
      I1 => \data_reg[34]_33\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(4),
      O => \rd_data_o[4]_i_18_n_0\
    );
\rd_data_o[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(4),
      I1 => \data_reg[38]_29\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(4),
      O => \rd_data_o[4]_i_19_n_0\
    );
\rd_data_o[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(4),
      I1 => \data_reg[42]_25\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(4),
      O => \rd_data_o[4]_i_20_n_0\
    );
\rd_data_o[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(4),
      I1 => \data_reg[46]_21\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(4),
      O => \rd_data_o[4]_i_21_n_0\
    );
\rd_data_o[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(4),
      I1 => \data_reg[18]_49\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(4),
      O => \rd_data_o[4]_i_22_n_0\
    );
\rd_data_o[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(4),
      I1 => \data_reg[22]_45\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(4),
      O => \rd_data_o[4]_i_23_n_0\
    );
\rd_data_o[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(4),
      I1 => \data_reg[26]_41\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(4),
      O => \rd_data_o[4]_i_24_n_0\
    );
\rd_data_o[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(4),
      I1 => \data_reg[30]_37\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(4),
      O => \rd_data_o[4]_i_25_n_0\
    );
\rd_data_o[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(4),
      I1 => \^data_reg[2][4]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(0),
      O => \rd_data_o[4]_i_26_n_0\
    );
\rd_data_o[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(4),
      I1 => \^data_reg[6][4]_0\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][4]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][4]_0\,
      O => \rd_data_o[4]_i_27_n_0\
    );
\rd_data_o[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(4),
      I1 => \data_reg[10]_57\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(4),
      O => \rd_data_o[4]_i_28_n_0\
    );
\rd_data_o[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(4),
      I1 => \data_reg[14]_53\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(4),
      O => \rd_data_o[4]_i_29_n_0\
    );
\rd_data_o[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[5]_i_2_n_0\,
      I1 => \rd_data_o_reg[5]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[5]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[5]_i_5_n_0\,
      O => \rd_data_o[5]_i_1_n_0\
    );
\rd_data_o[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(5),
      I1 => \data_reg[50]_17\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(5),
      O => \rd_data_o[5]_i_14_n_0\
    );
\rd_data_o[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(5),
      I1 => \data_reg[54]_13\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(5),
      O => \rd_data_o[5]_i_15_n_0\
    );
\rd_data_o[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(5),
      I1 => \data_reg[58]_9\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(5),
      O => \rd_data_o[5]_i_16_n_0\
    );
\rd_data_o[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(5),
      I1 => \data_reg[62]_5\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(5),
      O => \rd_data_o[5]_i_17_n_0\
    );
\rd_data_o[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(5),
      I1 => \data_reg[34]_33\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(5),
      O => \rd_data_o[5]_i_18_n_0\
    );
\rd_data_o[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(5),
      I1 => \data_reg[38]_29\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(5),
      O => \rd_data_o[5]_i_19_n_0\
    );
\rd_data_o[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(5),
      I1 => \data_reg[42]_25\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(5),
      O => \rd_data_o[5]_i_20_n_0\
    );
\rd_data_o[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(5),
      I1 => \data_reg[46]_21\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(5),
      O => \rd_data_o[5]_i_21_n_0\
    );
\rd_data_o[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(5),
      I1 => \data_reg[18]_49\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(5),
      O => \rd_data_o[5]_i_22_n_0\
    );
\rd_data_o[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(5),
      I1 => \data_reg[22]_45\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(5),
      O => \rd_data_o[5]_i_23_n_0\
    );
\rd_data_o[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(5),
      I1 => \data_reg[26]_41\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(5),
      O => \rd_data_o[5]_i_24_n_0\
    );
\rd_data_o[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(5),
      I1 => \data_reg[30]_37\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(5),
      O => \rd_data_o[5]_i_25_n_0\
    );
\rd_data_o[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(5),
      I1 => \^data_reg[2][5]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(1),
      O => \rd_data_o[5]_i_26_n_0\
    );
\rd_data_o[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(5),
      I1 => \data_reg[6]_2\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][5]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][5]_0\,
      O => \rd_data_o[5]_i_27_n_0\
    );
\rd_data_o[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(5),
      I1 => \data_reg[10]_57\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(5),
      O => \rd_data_o[5]_i_28_n_0\
    );
\rd_data_o[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(5),
      I1 => \data_reg[14]_53\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(5),
      O => \rd_data_o[5]_i_29_n_0\
    );
\rd_data_o[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[6]_i_2_n_0\,
      I1 => \rd_data_o_reg[6]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[6]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[6]_i_5_n_0\,
      O => \rd_data_o[6]_i_1_n_0\
    );
\rd_data_o[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(6),
      I1 => \data_reg[50]_17\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(6),
      O => \rd_data_o[6]_i_14_n_0\
    );
\rd_data_o[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(6),
      I1 => \data_reg[54]_13\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(6),
      O => \rd_data_o[6]_i_15_n_0\
    );
\rd_data_o[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(6),
      I1 => \data_reg[58]_9\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(6),
      O => \rd_data_o[6]_i_16_n_0\
    );
\rd_data_o[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(6),
      I1 => \data_reg[62]_5\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(6),
      O => \rd_data_o[6]_i_17_n_0\
    );
\rd_data_o[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(6),
      I1 => \data_reg[34]_33\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(6),
      O => \rd_data_o[6]_i_18_n_0\
    );
\rd_data_o[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(6),
      I1 => \data_reg[38]_29\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(6),
      O => \rd_data_o[6]_i_19_n_0\
    );
\rd_data_o[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(6),
      I1 => \data_reg[42]_25\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(6),
      O => \rd_data_o[6]_i_20_n_0\
    );
\rd_data_o[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(6),
      I1 => \data_reg[46]_21\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(6),
      O => \rd_data_o[6]_i_21_n_0\
    );
\rd_data_o[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(6),
      I1 => \data_reg[18]_49\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(6),
      O => \rd_data_o[6]_i_22_n_0\
    );
\rd_data_o[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(6),
      I1 => \data_reg[22]_45\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(6),
      O => \rd_data_o[6]_i_23_n_0\
    );
\rd_data_o[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(6),
      I1 => \data_reg[26]_41\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(6),
      O => \rd_data_o[6]_i_24_n_0\
    );
\rd_data_o[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(6),
      I1 => \data_reg[30]_37\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(6),
      O => \rd_data_o[6]_i_25_n_0\
    );
\rd_data_o[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(6),
      I1 => \^data_reg[2][6]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(2),
      O => \rd_data_o[6]_i_26_n_0\
    );
\rd_data_o[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(6),
      I1 => \data_reg[6]_2\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][6]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][6]_0\,
      O => \rd_data_o[6]_i_27_n_0\
    );
\rd_data_o[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(6),
      I1 => \data_reg[10]_57\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(6),
      O => \rd_data_o[6]_i_28_n_0\
    );
\rd_data_o[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(6),
      I1 => \data_reg[14]_53\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(6),
      O => \rd_data_o[6]_i_29_n_0\
    );
\rd_data_o[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rd_data_o[7]_i_3_n_0\,
      I1 => \rd_data_o[7]_i_4_n_0\,
      O => \rd_data_o[7]_i_1_n_0\
    );
\rd_data_o[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(7),
      I1 => \data_reg[50]_17\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(7),
      O => \rd_data_o[7]_i_17_n_0\
    );
\rd_data_o[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(7),
      I1 => \data_reg[54]_13\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(7),
      O => \rd_data_o[7]_i_18_n_0\
    );
\rd_data_o[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(7),
      I1 => \data_reg[58]_9\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(7),
      O => \rd_data_o[7]_i_19_n_0\
    );
\rd_data_o[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[7]_i_5_n_0\,
      I1 => \rd_data_o_reg[7]_i_6_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[7]_i_7_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[7]_i_8_n_0\,
      O => \rd_data_o[7]_i_2_n_0\
    );
\rd_data_o[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(7),
      I1 => \data_reg[62]_5\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(7),
      O => \rd_data_o[7]_i_20_n_0\
    );
\rd_data_o[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(7),
      I1 => \data_reg[34]_33\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(7),
      O => \rd_data_o[7]_i_21_n_0\
    );
\rd_data_o[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(7),
      I1 => \data_reg[38]_29\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(7),
      O => \rd_data_o[7]_i_22_n_0\
    );
\rd_data_o[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(7),
      I1 => \data_reg[42]_25\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(7),
      O => \rd_data_o[7]_i_23_n_0\
    );
\rd_data_o[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(7),
      I1 => \data_reg[46]_21\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(7),
      O => \rd_data_o[7]_i_24_n_0\
    );
\rd_data_o[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(7),
      I1 => \data_reg[18]_49\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(7),
      O => \rd_data_o[7]_i_25_n_0\
    );
\rd_data_o[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(7),
      I1 => \data_reg[22]_45\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(7),
      O => \rd_data_o[7]_i_26_n_0\
    );
\rd_data_o[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(7),
      I1 => \data_reg[26]_41\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(7),
      O => \rd_data_o[7]_i_27_n_0\
    );
\rd_data_o[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(7),
      I1 => \data_reg[30]_37\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(7),
      O => \rd_data_o[7]_i_28_n_0\
    );
\rd_data_o[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(7),
      I1 => \^data_reg[2][7]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(3),
      O => \rd_data_o[7]_i_29_n_0\
    );
\rd_data_o[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_rd_reg(3),
      I1 => rtc_0_rd_reg_o(3),
      I2 => rtc_0_rd_reg_o(5),
      I3 => last_rd_reg(5),
      I4 => rtc_0_rd_reg_o(4),
      I5 => last_rd_reg(4),
      O => \rd_data_o[7]_i_3_n_0\
    );
\rd_data_o[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(7),
      I1 => \data_reg[6]_2\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][7]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][7]_0\,
      O => \rd_data_o[7]_i_30_n_0\
    );
\rd_data_o[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(7),
      I1 => \data_reg[10]_57\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(7),
      O => \rd_data_o[7]_i_31_n_0\
    );
\rd_data_o[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(7),
      I1 => \data_reg[14]_53\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(7),
      O => \rd_data_o[7]_i_32_n_0\
    );
\rd_data_o[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_rd_reg(0),
      I1 => rtc_0_rd_reg_o(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => last_rd_reg(1),
      I4 => rtc_0_rd_reg_o(2),
      I5 => last_rd_reg(2),
      O => \rd_data_o[7]_i_4_n_0\
    );
\rd_data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[0]_i_1_n_0\,
      Q => registers_0_rd_data_o(0),
      R => '0'
    );
\rd_data_o_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_22_n_0\,
      I1 => \rd_data_o[0]_i_23_n_0\,
      O => \rd_data_o_reg[0]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_24_n_0\,
      I1 => \rd_data_o[0]_i_25_n_0\,
      O => \rd_data_o_reg[0]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_26_n_0\,
      I1 => \rd_data_o[0]_i_27_n_0\,
      O => \rd_data_o_reg[0]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_28_n_0\,
      I1 => \rd_data_o[0]_i_29_n_0\,
      O => \rd_data_o_reg[0]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_6_n_0\,
      I1 => \rd_data_o_reg[0]_i_7_n_0\,
      O => \rd_data_o_reg[0]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_8_n_0\,
      I1 => \rd_data_o_reg[0]_i_9_n_0\,
      O => \rd_data_o_reg[0]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_10_n_0\,
      I1 => \rd_data_o_reg[0]_i_11_n_0\,
      O => \rd_data_o_reg[0]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_12_n_0\,
      I1 => \rd_data_o_reg[0]_i_13_n_0\,
      O => \rd_data_o_reg[0]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_14_n_0\,
      I1 => \rd_data_o[0]_i_15_n_0\,
      O => \rd_data_o_reg[0]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_16_n_0\,
      I1 => \rd_data_o[0]_i_17_n_0\,
      O => \rd_data_o_reg[0]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_18_n_0\,
      I1 => \rd_data_o[0]_i_19_n_0\,
      O => \rd_data_o_reg[0]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_20_n_0\,
      I1 => \rd_data_o[0]_i_21_n_0\,
      O => \rd_data_o_reg[0]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[1]_i_1_n_0\,
      Q => registers_0_rd_data_o(1),
      R => '0'
    );
\rd_data_o_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_22_n_0\,
      I1 => \rd_data_o[1]_i_23_n_0\,
      O => \rd_data_o_reg[1]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_24_n_0\,
      I1 => \rd_data_o[1]_i_25_n_0\,
      O => \rd_data_o_reg[1]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_26_n_0\,
      I1 => \rd_data_o[1]_i_27_n_0\,
      O => \rd_data_o_reg[1]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_28_n_0\,
      I1 => \rd_data_o[1]_i_29_n_0\,
      O => \rd_data_o_reg[1]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_6_n_0\,
      I1 => \rd_data_o_reg[1]_i_7_n_0\,
      O => \rd_data_o_reg[1]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_8_n_0\,
      I1 => \rd_data_o_reg[1]_i_9_n_0\,
      O => \rd_data_o_reg[1]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_10_n_0\,
      I1 => \rd_data_o_reg[1]_i_11_n_0\,
      O => \rd_data_o_reg[1]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_12_n_0\,
      I1 => \rd_data_o_reg[1]_i_13_n_0\,
      O => \rd_data_o_reg[1]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_14_n_0\,
      I1 => \rd_data_o[1]_i_15_n_0\,
      O => \rd_data_o_reg[1]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_16_n_0\,
      I1 => \rd_data_o[1]_i_17_n_0\,
      O => \rd_data_o_reg[1]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_18_n_0\,
      I1 => \rd_data_o[1]_i_19_n_0\,
      O => \rd_data_o_reg[1]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_20_n_0\,
      I1 => \rd_data_o[1]_i_21_n_0\,
      O => \rd_data_o_reg[1]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[2]_i_1_n_0\,
      Q => registers_0_rd_data_o(2),
      R => '0'
    );
\rd_data_o_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_22_n_0\,
      I1 => \rd_data_o[2]_i_23_n_0\,
      O => \rd_data_o_reg[2]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_24_n_0\,
      I1 => \rd_data_o[2]_i_25_n_0\,
      O => \rd_data_o_reg[2]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_26_n_0\,
      I1 => \rd_data_o[2]_i_27_n_0\,
      O => \rd_data_o_reg[2]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_28_n_0\,
      I1 => \rd_data_o[2]_i_29_n_0\,
      O => \rd_data_o_reg[2]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_6_n_0\,
      I1 => \rd_data_o_reg[2]_i_7_n_0\,
      O => \rd_data_o_reg[2]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_8_n_0\,
      I1 => \rd_data_o_reg[2]_i_9_n_0\,
      O => \rd_data_o_reg[2]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_10_n_0\,
      I1 => \rd_data_o_reg[2]_i_11_n_0\,
      O => \rd_data_o_reg[2]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_12_n_0\,
      I1 => \rd_data_o_reg[2]_i_13_n_0\,
      O => \rd_data_o_reg[2]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_14_n_0\,
      I1 => \rd_data_o[2]_i_15_n_0\,
      O => \rd_data_o_reg[2]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_16_n_0\,
      I1 => \rd_data_o[2]_i_17_n_0\,
      O => \rd_data_o_reg[2]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_18_n_0\,
      I1 => \rd_data_o[2]_i_19_n_0\,
      O => \rd_data_o_reg[2]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_20_n_0\,
      I1 => \rd_data_o[2]_i_21_n_0\,
      O => \rd_data_o_reg[2]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[3]_i_1_n_0\,
      Q => registers_0_rd_data_o(3),
      R => '0'
    );
\rd_data_o_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_22_n_0\,
      I1 => \rd_data_o[3]_i_23_n_0\,
      O => \rd_data_o_reg[3]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_24_n_0\,
      I1 => \rd_data_o[3]_i_25_n_0\,
      O => \rd_data_o_reg[3]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_26_n_0\,
      I1 => \rd_data_o[3]_i_27_n_0\,
      O => \rd_data_o_reg[3]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_28_n_0\,
      I1 => \rd_data_o[3]_i_29_n_0\,
      O => \rd_data_o_reg[3]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_6_n_0\,
      I1 => \rd_data_o_reg[3]_i_7_n_0\,
      O => \rd_data_o_reg[3]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_8_n_0\,
      I1 => \rd_data_o_reg[3]_i_9_n_0\,
      O => \rd_data_o_reg[3]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_10_n_0\,
      I1 => \rd_data_o_reg[3]_i_11_n_0\,
      O => \rd_data_o_reg[3]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_12_n_0\,
      I1 => \rd_data_o_reg[3]_i_13_n_0\,
      O => \rd_data_o_reg[3]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_14_n_0\,
      I1 => \rd_data_o[3]_i_15_n_0\,
      O => \rd_data_o_reg[3]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_16_n_0\,
      I1 => \rd_data_o[3]_i_17_n_0\,
      O => \rd_data_o_reg[3]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_18_n_0\,
      I1 => \rd_data_o[3]_i_19_n_0\,
      O => \rd_data_o_reg[3]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_20_n_0\,
      I1 => \rd_data_o[3]_i_21_n_0\,
      O => \rd_data_o_reg[3]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[4]_i_1_n_0\,
      Q => registers_0_rd_data_o(4),
      R => '0'
    );
\rd_data_o_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_22_n_0\,
      I1 => \rd_data_o[4]_i_23_n_0\,
      O => \rd_data_o_reg[4]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_24_n_0\,
      I1 => \rd_data_o[4]_i_25_n_0\,
      O => \rd_data_o_reg[4]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_26_n_0\,
      I1 => \rd_data_o[4]_i_27_n_0\,
      O => \rd_data_o_reg[4]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_28_n_0\,
      I1 => \rd_data_o[4]_i_29_n_0\,
      O => \rd_data_o_reg[4]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_6_n_0\,
      I1 => \rd_data_o_reg[4]_i_7_n_0\,
      O => \rd_data_o_reg[4]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_8_n_0\,
      I1 => \rd_data_o_reg[4]_i_9_n_0\,
      O => \rd_data_o_reg[4]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_10_n_0\,
      I1 => \rd_data_o_reg[4]_i_11_n_0\,
      O => \rd_data_o_reg[4]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_12_n_0\,
      I1 => \rd_data_o_reg[4]_i_13_n_0\,
      O => \rd_data_o_reg[4]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_14_n_0\,
      I1 => \rd_data_o[4]_i_15_n_0\,
      O => \rd_data_o_reg[4]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_16_n_0\,
      I1 => \rd_data_o[4]_i_17_n_0\,
      O => \rd_data_o_reg[4]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_18_n_0\,
      I1 => \rd_data_o[4]_i_19_n_0\,
      O => \rd_data_o_reg[4]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_20_n_0\,
      I1 => \rd_data_o[4]_i_21_n_0\,
      O => \rd_data_o_reg[4]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[5]_i_1_n_0\,
      Q => registers_0_rd_data_o(5),
      R => '0'
    );
\rd_data_o_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_22_n_0\,
      I1 => \rd_data_o[5]_i_23_n_0\,
      O => \rd_data_o_reg[5]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_24_n_0\,
      I1 => \rd_data_o[5]_i_25_n_0\,
      O => \rd_data_o_reg[5]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_26_n_0\,
      I1 => \rd_data_o[5]_i_27_n_0\,
      O => \rd_data_o_reg[5]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_28_n_0\,
      I1 => \rd_data_o[5]_i_29_n_0\,
      O => \rd_data_o_reg[5]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_6_n_0\,
      I1 => \rd_data_o_reg[5]_i_7_n_0\,
      O => \rd_data_o_reg[5]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_8_n_0\,
      I1 => \rd_data_o_reg[5]_i_9_n_0\,
      O => \rd_data_o_reg[5]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_10_n_0\,
      I1 => \rd_data_o_reg[5]_i_11_n_0\,
      O => \rd_data_o_reg[5]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_12_n_0\,
      I1 => \rd_data_o_reg[5]_i_13_n_0\,
      O => \rd_data_o_reg[5]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_14_n_0\,
      I1 => \rd_data_o[5]_i_15_n_0\,
      O => \rd_data_o_reg[5]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_16_n_0\,
      I1 => \rd_data_o[5]_i_17_n_0\,
      O => \rd_data_o_reg[5]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_18_n_0\,
      I1 => \rd_data_o[5]_i_19_n_0\,
      O => \rd_data_o_reg[5]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_20_n_0\,
      I1 => \rd_data_o[5]_i_21_n_0\,
      O => \rd_data_o_reg[5]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[6]_i_1_n_0\,
      Q => registers_0_rd_data_o(6),
      R => '0'
    );
\rd_data_o_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_22_n_0\,
      I1 => \rd_data_o[6]_i_23_n_0\,
      O => \rd_data_o_reg[6]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_24_n_0\,
      I1 => \rd_data_o[6]_i_25_n_0\,
      O => \rd_data_o_reg[6]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_26_n_0\,
      I1 => \rd_data_o[6]_i_27_n_0\,
      O => \rd_data_o_reg[6]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_28_n_0\,
      I1 => \rd_data_o[6]_i_29_n_0\,
      O => \rd_data_o_reg[6]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_6_n_0\,
      I1 => \rd_data_o_reg[6]_i_7_n_0\,
      O => \rd_data_o_reg[6]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_8_n_0\,
      I1 => \rd_data_o_reg[6]_i_9_n_0\,
      O => \rd_data_o_reg[6]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_10_n_0\,
      I1 => \rd_data_o_reg[6]_i_11_n_0\,
      O => \rd_data_o_reg[6]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_12_n_0\,
      I1 => \rd_data_o_reg[6]_i_13_n_0\,
      O => \rd_data_o_reg[6]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_14_n_0\,
      I1 => \rd_data_o[6]_i_15_n_0\,
      O => \rd_data_o_reg[6]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_16_n_0\,
      I1 => \rd_data_o[6]_i_17_n_0\,
      O => \rd_data_o_reg[6]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_18_n_0\,
      I1 => \rd_data_o[6]_i_19_n_0\,
      O => \rd_data_o_reg[6]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_20_n_0\,
      I1 => \rd_data_o[6]_i_21_n_0\,
      O => \rd_data_o_reg[6]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[7]_i_2_n_0\,
      Q => registers_0_rd_data_o(7),
      R => '0'
    );
\rd_data_o_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_19_n_0\,
      I1 => \rd_data_o[7]_i_20_n_0\,
      O => \rd_data_o_reg[7]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_21_n_0\,
      I1 => \rd_data_o[7]_i_22_n_0\,
      O => \rd_data_o_reg[7]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_23_n_0\,
      I1 => \rd_data_o[7]_i_24_n_0\,
      O => \rd_data_o_reg[7]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_25_n_0\,
      I1 => \rd_data_o[7]_i_26_n_0\,
      O => \rd_data_o_reg[7]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_27_n_0\,
      I1 => \rd_data_o[7]_i_28_n_0\,
      O => \rd_data_o_reg[7]_i_14_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_29_n_0\,
      I1 => \rd_data_o[7]_i_30_n_0\,
      O => \rd_data_o_reg[7]_i_15_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_31_n_0\,
      I1 => \rd_data_o[7]_i_32_n_0\,
      O => \rd_data_o_reg[7]_i_16_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_9_n_0\,
      I1 => \rd_data_o_reg[7]_i_10_n_0\,
      O => \rd_data_o_reg[7]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_11_n_0\,
      I1 => \rd_data_o_reg[7]_i_12_n_0\,
      O => \rd_data_o_reg[7]_i_6_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_13_n_0\,
      I1 => \rd_data_o_reg[7]_i_14_n_0\,
      O => \rd_data_o_reg[7]_i_7_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_15_n_0\,
      I1 => \rd_data_o_reg[7]_i_16_n_0\,
      O => \rd_data_o_reg[7]_i_8_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_17_n_0\,
      I1 => \rd_data_o[7]_i_18_n_0\,
      O => \rd_data_o_reg[7]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\refresh[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in(0)
    );
\refresh[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => p_0_in(1)
    );
\refresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => refresh_reg(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => p_0_in(2)
    );
\refresh[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => refresh_reg(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => refresh_reg(2),
      O => \^refresh_reg[3]_0\(0)
    );
\refresh[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      O => p_0_in(4)
    );
\refresh[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => seccnt_reg(23),
      I1 => seccnt_reg(24),
      I2 => \refresh[5]_i_3_n_0\,
      I3 => \refresh[5]_i_4_n_0\,
      I4 => \^refresh_reg[6]_inv_0\,
      O => \refresh[5]_i_1_n_0\
    );
\refresh[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => refresh_reg(2),
      I5 => refresh_reg(4),
      O => p_0_in(5)
    );
\refresh[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAAAA"
    )
        port map (
      I0 => seccnt_reg(22),
      I1 => seccnt_reg(19),
      I2 => \refresh[5]_i_5_n_0\,
      I3 => seccnt_reg(20),
      I4 => seccnt_reg(21),
      O => \refresh[5]_i_3_n_0\
    );
\refresh[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(26),
      I1 => seccnt_reg(25),
      I2 => seccnt_reg(28),
      I3 => \refresh[5]_i_6_n_0\,
      O => \refresh[5]_i_4_n_0\
    );
\refresh[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFFF"
    )
        port map (
      I0 => \refresh[5]_i_7_n_0\,
      I1 => seccnt_reg(14),
      I2 => seccnt_reg(15),
      I3 => seccnt_reg(17),
      I4 => seccnt_reg(16),
      I5 => seccnt_reg(18),
      O => \refresh[5]_i_5_n_0\
    );
\refresh[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(29),
      I1 => seccnt_reg(31),
      I2 => seccnt_reg(27),
      I3 => seccnt_reg(30),
      O => \refresh[5]_i_6_n_0\
    );
\refresh[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => seccnt_reg(9),
      I1 => seccnt_reg(10),
      I2 => seccnt_reg(13),
      I3 => seccnt_reg(8),
      I4 => seccnt_reg(12),
      I5 => seccnt_reg(11),
      O => \refresh[5]_i_7_n_0\
    );
\refresh[6]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      I5 => refresh_reg(5),
      O => p_0_in(6)
    );
\refresh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(2),
      Q => refresh_reg(2),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^refresh_reg[3]_0\(0),
      Q => refresh_reg(3),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(4),
      Q => refresh_reg(4),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(5),
      Q => refresh_reg(5),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[6]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(6),
      Q => \^refresh_reg[6]_inv_0\,
      S => \refresh[5]_i_1_n_0\
    );
sda_o_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => registers_0_rd_data_o(1),
      I1 => registers_0_rd_data_o(0),
      I2 => sda_o_i_2(1),
      I3 => registers_0_rd_data_o(7),
      I4 => sda_o_i_2(0),
      I5 => registers_0_rd_data_o(6),
      O => sda_o_i_11_n_0
    );
sda_o_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => registers_0_rd_data_o(5),
      I1 => registers_0_rd_data_o(4),
      I2 => sda_o_i_2(1),
      I3 => registers_0_rd_data_o(3),
      I4 => sda_o_i_2(0),
      I5 => registers_0_rd_data_o(2),
      O => sda_o_i_12_n_0
    );
sda_o_reg_i_7: unisim.vcomponents.MUXF7
     port map (
      I0 => sda_o_i_11_n_0,
      I1 => sda_o_i_12_n_0,
      O => \cnt_reg[2]\,
      S => sda_o_i_2(2)
    );
\seccnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \refresh[5]_i_4_n_0\,
      I1 => \refresh[5]_i_3_n_0\,
      I2 => seccnt_reg(24),
      I3 => seccnt_reg(23),
      O => \seccnt[0]_i_1_n_0\
    );
\seccnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seccnt_reg_n_0_[0]\,
      O => \seccnt[0]_i_3_n_0\
    );
\seccnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_7\,
      Q => \seccnt_reg_n_0_[0]\,
      S => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \seccnt_reg[0]_i_2_n_0\,
      CO(2) => \seccnt_reg[0]_i_2_n_1\,
      CO(1) => \seccnt_reg[0]_i_2_n_2\,
      CO(0) => \seccnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \seccnt_reg[0]_i_2_n_4\,
      O(2) => \seccnt_reg[0]_i_2_n_5\,
      O(1) => \seccnt_reg[0]_i_2_n_6\,
      O(0) => \seccnt_reg[0]_i_2_n_7\,
      S(3) => \seccnt_reg_n_0_[3]\,
      S(2) => \seccnt_reg_n_0_[2]\,
      S(1) => \seccnt_reg_n_0_[1]\,
      S(0) => \seccnt[0]_i_3_n_0\
    );
\seccnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_5\,
      Q => seccnt_reg(10),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_4\,
      Q => seccnt_reg(11),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_7\,
      Q => seccnt_reg(12),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[8]_i_1_n_0\,
      CO(3) => \seccnt_reg[12]_i_1_n_0\,
      CO(2) => \seccnt_reg[12]_i_1_n_1\,
      CO(1) => \seccnt_reg[12]_i_1_n_2\,
      CO(0) => \seccnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[12]_i_1_n_4\,
      O(2) => \seccnt_reg[12]_i_1_n_5\,
      O(1) => \seccnt_reg[12]_i_1_n_6\,
      O(0) => \seccnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(15 downto 12)
    );
\seccnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_6\,
      Q => seccnt_reg(13),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_5\,
      Q => seccnt_reg(14),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_4\,
      Q => seccnt_reg(15),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_7\,
      Q => seccnt_reg(16),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[12]_i_1_n_0\,
      CO(3) => \seccnt_reg[16]_i_1_n_0\,
      CO(2) => \seccnt_reg[16]_i_1_n_1\,
      CO(1) => \seccnt_reg[16]_i_1_n_2\,
      CO(0) => \seccnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[16]_i_1_n_4\,
      O(2) => \seccnt_reg[16]_i_1_n_5\,
      O(1) => \seccnt_reg[16]_i_1_n_6\,
      O(0) => \seccnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(19 downto 16)
    );
\seccnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_6\,
      Q => seccnt_reg(17),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_5\,
      Q => seccnt_reg(18),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_4\,
      Q => seccnt_reg(19),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_6\,
      Q => \seccnt_reg_n_0_[1]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_7\,
      Q => seccnt_reg(20),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[16]_i_1_n_0\,
      CO(3) => \seccnt_reg[20]_i_1_n_0\,
      CO(2) => \seccnt_reg[20]_i_1_n_1\,
      CO(1) => \seccnt_reg[20]_i_1_n_2\,
      CO(0) => \seccnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[20]_i_1_n_4\,
      O(2) => \seccnt_reg[20]_i_1_n_5\,
      O(1) => \seccnt_reg[20]_i_1_n_6\,
      O(0) => \seccnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(23 downto 20)
    );
\seccnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_6\,
      Q => seccnt_reg(21),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_5\,
      Q => seccnt_reg(22),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_4\,
      Q => seccnt_reg(23),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_7\,
      Q => seccnt_reg(24),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[20]_i_1_n_0\,
      CO(3) => \seccnt_reg[24]_i_1_n_0\,
      CO(2) => \seccnt_reg[24]_i_1_n_1\,
      CO(1) => \seccnt_reg[24]_i_1_n_2\,
      CO(0) => \seccnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[24]_i_1_n_4\,
      O(2) => \seccnt_reg[24]_i_1_n_5\,
      O(1) => \seccnt_reg[24]_i_1_n_6\,
      O(0) => \seccnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(27 downto 24)
    );
\seccnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_6\,
      Q => seccnt_reg(25),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_5\,
      Q => seccnt_reg(26),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_4\,
      Q => seccnt_reg(27),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_7\,
      Q => seccnt_reg(28),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \seccnt_reg[28]_i_1_n_1\,
      CO(1) => \seccnt_reg[28]_i_1_n_2\,
      CO(0) => \seccnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[28]_i_1_n_4\,
      O(2) => \seccnt_reg[28]_i_1_n_5\,
      O(1) => \seccnt_reg[28]_i_1_n_6\,
      O(0) => \seccnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(31 downto 28)
    );
\seccnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_6\,
      Q => seccnt_reg(29),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_5\,
      Q => \seccnt_reg_n_0_[2]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_5\,
      Q => seccnt_reg(30),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_4\,
      Q => seccnt_reg(31),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_4\,
      Q => \seccnt_reg_n_0_[3]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_7\,
      Q => \seccnt_reg_n_0_[4]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[0]_i_2_n_0\,
      CO(3) => \seccnt_reg[4]_i_1_n_0\,
      CO(2) => \seccnt_reg[4]_i_1_n_1\,
      CO(1) => \seccnt_reg[4]_i_1_n_2\,
      CO(0) => \seccnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[4]_i_1_n_4\,
      O(2) => \seccnt_reg[4]_i_1_n_5\,
      O(1) => \seccnt_reg[4]_i_1_n_6\,
      O(0) => \seccnt_reg[4]_i_1_n_7\,
      S(3) => \seccnt_reg_n_0_[7]\,
      S(2) => \seccnt_reg_n_0_[6]\,
      S(1) => \seccnt_reg_n_0_[5]\,
      S(0) => \seccnt_reg_n_0_[4]\
    );
\seccnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_6\,
      Q => \seccnt_reg_n_0_[5]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_5\,
      Q => \seccnt_reg_n_0_[6]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_4\,
      Q => \seccnt_reg_n_0_[7]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_7\,
      Q => seccnt_reg(8),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[4]_i_1_n_0\,
      CO(3) => \seccnt_reg[8]_i_1_n_0\,
      CO(2) => \seccnt_reg[8]_i_1_n_1\,
      CO(1) => \seccnt_reg[8]_i_1_n_2\,
      CO(0) => \seccnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[8]_i_1_n_4\,
      O(2) => \seccnt_reg[8]_i_1_n_5\,
      O(1) => \seccnt_reg[8]_i_1_n_6\,
      O(0) => \seccnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(11 downto 8)
    );
\seccnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_6\,
      Q => seccnt_reg(9),
      R => \seccnt[0]_i_1_n_0\
    );
update_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => update_i_reg_6,
      Q => \^update_i_reg_0\,
      R => '0'
    );
\wr_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(2),
      I1 => rtc_0_rd_reg_o(2),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(0),
      O => \wr_data[10]_i_1_n_0\
    );
\wr_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(4),
      I1 => rtc_0_rd_reg_o(4),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(1),
      O => \wr_data[12]_i_1_n_0\
    );
\wr_data[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(5),
      I1 => rtc_0_rd_reg_o(5),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(2),
      O => \wr_data[13]_i_1__0_n_0\
    );
\wr_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFE"
    )
        port map (
      I0 => \rd_data_o[7]_i_3_n_0\,
      I1 => \rd_data_o[7]_i_4_n_0\,
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      O => \wr_data[14]_i_1_n_0\
    );
\wr_data[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      O => \wr_data[14]_i_2_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(0),
      Q => \wr_data_reg[14]_0\(0),
      R => '0'
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[10]_i_1_n_0\,
      Q => \wr_data_reg[14]_0\(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(10),
      Q => \wr_data_reg[14]_0\(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[12]_i_1_n_0\,
      Q => \wr_data_reg[14]_0\(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[13]_i_1__0_n_0\,
      Q => \wr_data_reg[14]_0\(13),
      R => '0'
    );
\wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[14]_i_2_n_0\,
      Q => \wr_data_reg[14]_0\(14),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(1),
      Q => \wr_data_reg[14]_0\(1),
      R => '0'
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(2),
      Q => \wr_data_reg[14]_0\(2),
      R => '0'
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(3),
      Q => \wr_data_reg[14]_0\(3),
      R => '0'
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(4),
      Q => \wr_data_reg[14]_0\(4),
      R => '0'
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(5),
      Q => \wr_data_reg[14]_0\(5),
      R => '0'
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(6),
      Q => \wr_data_reg[14]_0\(6),
      R => '0'
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(7),
      Q => \wr_data_reg[14]_0\(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(8),
      Q => \wr_data_reg[14]_0\(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(9),
      Q => \wr_data_reg[14]_0\(9),
      R => '0'
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \wr_data[14]_i_1_n_0\,
      Q => wr_en,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc is
  port (
    sda_reg_0 : out STD_LOGIC;
    scl_reg_0 : out STD_LOGIC;
    i2c_rw_reg_0 : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ack_reg_0 : out STD_LOGIC;
    \tmp_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[3]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    update_t_reg_1 : out STD_LOGIC;
    \data_o_reg[0]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_7\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_o_reg[7]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_12\ : out STD_LOGIC;
    \data_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_13\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \wr_reg_o_reg[3]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_11\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_12\ : out STD_LOGIC;
    \data_o_reg[3]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_0\ : out STD_LOGIC;
    \data_o_reg[4]_1\ : out STD_LOGIC;
    \data_o_reg[0]_1\ : out STD_LOGIC;
    \data_o_reg[0]_2\ : out STD_LOGIC;
    \data_o_reg[0]_3\ : out STD_LOGIC;
    \data_o_reg[3]_1\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_1\ : out STD_LOGIC;
    \data_o_reg[0]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[2]\ : out STD_LOGIC;
    \cnt_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    old_scl_reg_0 : out STD_LOGIC;
    \cnt_reg[1]_0\ : out STD_LOGIC;
    \bcnt_reg[1]_1\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_1\ : out STD_LOGIC;
    \cnt_reg[0]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_2\ : out STD_LOGIC;
    \sda_sr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_peripheral : in STD_LOGIC;
    sda_reg_1 : in STD_LOGIC;
    scl_reg_1 : in STD_LOGIC;
    i2c_rw_reg_1 : in STD_LOGIC;
    update_t_reg_4 : in STD_LOGIC;
    reset : in STD_LOGIC;
    sda_o_reg_0 : in STD_LOGIC;
    \wr_data_reg[11]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[4][0]\ : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    \data_reg[20][0]\ : in STD_LOGIC;
    \data_reg[62][0]\ : in STD_LOGIC;
    \data_reg[62][0]_0\ : in STD_LOGIC;
    \data_reg[61][0]\ : in STD_LOGIC;
    \data_reg[16][0]\ : in STD_LOGIC;
    \data_reg[40][0]\ : in STD_LOGIC;
    \data_reg[49][0]\ : in STD_LOGIC;
    \data_reg[45][0]\ : in STD_LOGIC;
    \data_reg[58][0]\ : in STD_LOGIC;
    \data_reg[27][0]\ : in STD_LOGIC;
    \data_reg[53][0]\ : in STD_LOGIC;
    \data_reg[30][0]\ : in STD_LOGIC;
    \data_reg[35][0]\ : in STD_LOGIC;
    \data_reg[18][0]\ : in STD_LOGIC;
    \data_reg[17][0]\ : in STD_LOGIC;
    \data_reg[34][0]\ : in STD_LOGIC;
    \data_reg[46][0]\ : in STD_LOGIC;
    \data_reg[39][0]\ : in STD_LOGIC;
    \data_reg[59][0]\ : in STD_LOGIC;
    \data_reg[47][0]\ : in STD_LOGIC;
    \data_reg[37][0]\ : in STD_LOGIC;
    \data_reg[35][0]_0\ : in STD_LOGIC;
    \data_reg[8][0]\ : in STD_LOGIC;
    \data_reg[19][0]\ : in STD_LOGIC;
    \data_reg[19][0]_0\ : in STD_LOGIC;
    \data_reg[14][0]\ : in STD_LOGIC;
    \data_reg[22][0]\ : in STD_LOGIC;
    \data_reg[11][0]\ : in STD_LOGIC;
    \data_reg[14][0]_0\ : in STD_LOGIC;
    \data_reg[47][0]_0\ : in STD_LOGIC;
    \data_reg[21][0]\ : in STD_LOGIC;
    \data_reg[32][0]\ : in STD_LOGIC;
    \data_reg[38][0]\ : in STD_LOGIC;
    \data_reg[33][0]\ : in STD_LOGIC;
    \data_reg[13][0]\ : in STD_LOGIC;
    \data_reg[42][0]\ : in STD_LOGIC;
    \data_reg[45][0]_0\ : in STD_LOGIC;
    \data_reg[33][0]_0\ : in STD_LOGIC;
    \data_reg[50][0]\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    \data_reg[9][0]\ : in STD_LOGIC;
    \data_reg[52][0]\ : in STD_LOGIC;
    \data_reg[43][0]\ : in STD_LOGIC;
    \data_reg[36][0]\ : in STD_LOGIC;
    \data_reg[36][0]_0\ : in STD_LOGIC;
    \data_reg[12][0]\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    \data_reg[63][0]\ : in STD_LOGIC;
    \data_reg[6][4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[0][0]\ : in STD_LOGIC;
    \data_reg[15][0]\ : in STD_LOGIC;
    \data_reg[5][4]\ : in STD_LOGIC;
    \data_reg[5][0]\ : in STD_LOGIC;
    \data_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[2][0]\ : in STD_LOGIC;
    \data_reg[2][0]_0\ : in STD_LOGIC;
    sda_o_reg_1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_rtc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ack : STD_LOGIC;
  signal \^ack14_out\ : STD_LOGIC;
  signal ack_i_1_n_0 : STD_LOGIC;
  signal \^ack_reg_0\ : STD_LOGIC;
  signal bcnt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \bcnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_6_n_0\ : STD_LOGIC;
  signal \bcnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \^bcnt_reg[0]_1\ : STD_LOGIC;
  signal \^bcnt_reg[1]_0\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \^cnt_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data[10][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[11][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[11][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[12][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[13][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[14][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[17][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[18][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[19][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[20][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[20][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[22][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[23][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[23][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[24][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[25][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[26][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[28][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[29][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[30][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[32][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[34][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[36][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[37][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[38][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[41][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[42][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[43][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[46][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[47][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[48][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[48][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[49][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_11_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_8_n_0\ : STD_LOGIC;
  signal \data[51][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[54][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[54][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[55][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[56][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[57][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[58][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[58][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[59][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[60][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[60][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[61][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[61][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[62][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[63][7]_i_2_n_0\ : STD_LOGIC;
  signal \^data_o_reg[7]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^goreg_bm.dout_i_reg[11]_5\ : STD_LOGIC;
  signal \^i2c_rw_reg_0\ : STD_LOGIC;
  signal old_scl : STD_LOGIC;
  signal \^old_scl_reg_0\ : STD_LOGIC;
  signal old_sda : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal \ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[1]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_4_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_5_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_6_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_3_n_0\ : STD_LOGIC;
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rtc_0_wr_reg_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^scl_reg_0\ : STD_LOGIC;
  signal \^scl_sr_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sda_o_i_10_n_0 : STD_LOGIC;
  signal sda_o_i_13_n_0 : STD_LOGIC;
  signal sda_o_i_14_n_0 : STD_LOGIC;
  signal sda_o_i_8_n_0 : STD_LOGIC;
  signal sda_o_i_9_n_0 : STD_LOGIC;
  signal \^sda_reg_0\ : STD_LOGIC;
  signal \^sda_sr_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tmp[7]_i_2_n_0\ : STD_LOGIC;
  signal tmp_1 : STD_LOGIC;
  signal \^tmp_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal update_t2_out : STD_LOGIC;
  signal \^update_t_reg_0\ : STD_LOGIC;
  signal \^update_t_reg_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bcnt[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \bcnt[10]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \bcnt[10]_i_4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \bcnt[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \bcnt[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \bcnt[5]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \bcnt[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \bcnt[7]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \bcnt[9]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \cnt[0]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \cnt[3]_i_7\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \data[0][3]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \data[11][7]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \data[12][7]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \data[13][7]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \data[17][7]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data[18][7]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data[19][7]_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \data[1][6]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \data[20][7]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \data[20][7]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data[22][7]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \data[23][7]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \data[24][7]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \data[26][7]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \data[28][7]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \data[30][7]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \data[36][7]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data[38][7]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \data[39][7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \data[3][0]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \data[3][3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \data[3][4]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \data[3][5]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \data[3][6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \data[3][7]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \data[3][7]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \data[3][7]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \data[43][7]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data[44][7]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \data[44][7]_i_3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data[44][7]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data[47][7]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \data[48][7]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data[48][7]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \data[4][1]_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \data[4][2]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \data[4][3]_i_10\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \data[4][3]_i_11\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \data[4][5]_i_8\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data[52][7]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data[53][7]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \data[53][7]_i_4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \data[53][7]_i_5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data[54][7]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \data[54][7]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data[55][7]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data[56][7]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \data[58][7]_i_4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data[58][7]_i_5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \data[59][7]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data[5][4]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \data[60][7]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \data[61][7]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data[61][7]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \data[62][7]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \data[63][0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \data[63][1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \data[63][2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \data[63][7]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ptr[2]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ptr[3]_i_5\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ptr[3]_i_6\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ptr[4]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \ptr[4]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of sda_o_i_4 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of sda_o_i_5 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of sda_o_i_8 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \wr_data[0]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \wr_data[1]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \wr_data[3]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \wr_data[4]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \wr_data[5]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \wr_data[6]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \wr_data[7]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \wr_reg_o[5]_i_2\ : label is "soft_lutpair132";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  ack14_out <= \^ack14_out\;
  ack_reg_0 <= \^ack_reg_0\;
  \bcnt_reg[0]_1\ <= \^bcnt_reg[0]_1\;
  \bcnt_reg[1]_0\ <= \^bcnt_reg[1]_0\;
  \cnt_reg[2]_0\(2 downto 0) <= \^cnt_reg[2]_0\(2 downto 0);
  \data_o_reg[7]_1\(4 downto 0) <= \^data_o_reg[7]_1\(4 downto 0);
  \goreg_bm.dout_i_reg[11]_5\ <= \^goreg_bm.dout_i_reg[11]_5\;
  i2c_rw_reg_0 <= \^i2c_rw_reg_0\;
  old_scl_reg_0 <= \^old_scl_reg_0\;
  scl_reg_0 <= \^scl_reg_0\;
  \scl_sr_reg[1]_0\(1 downto 0) <= \^scl_sr_reg[1]_0\(1 downto 0);
  sda_reg_0 <= \^sda_reg_0\;
  \sda_sr_reg[1]_0\(1 downto 0) <= \^sda_sr_reg[1]_0\(1 downto 0);
  \tmp_reg[0]_0\(0) <= \^tmp_reg[0]_0\(0);
  update_t_reg_0 <= \^update_t_reg_0\;
  update_t_reg_1 <= \^update_t_reg_1\;
ack_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ack14_out\,
      I1 => ack,
      I2 => reset,
      I3 => \^bcnt_reg[1]_0\,
      O => ack_i_1_n_0
    );
ack_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ack_i_1_n_0,
      Q => ack,
      R => '0'
    );
\bcnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(0),
      O => p_1_in(0)
    );
\bcnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => reset,
      O => \bcnt[10]_i_1_n_0\
    );
\bcnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \^ack14_out\,
      I1 => reset,
      I2 => \^ack_reg_0\,
      I3 => \bcnt[10]_i_5_n_0\,
      O => \bcnt[10]_i_2_n_0\
    );
\bcnt[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444040"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(10),
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => bcnt(9),
      O => p_1_in(10)
    );
\bcnt[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^sda_reg_0\,
      I1 => old_sda,
      I2 => \^scl_reg_0\,
      I3 => old_scl,
      I4 => reset,
      O => \^ack14_out\
    );
\bcnt[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bcnt[8]_i_3_n_0\,
      I1 => bcnt(9),
      I2 => bcnt(8),
      I3 => bcnt(7),
      I4 => bcnt(6),
      I5 => bcnt(10),
      O => \bcnt[10]_i_5_n_0\
    );
\bcnt[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => bcnt(7),
      I1 => bcnt(6),
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(8),
      O => \bcnt[10]_i_6_n_0\
    );
\bcnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(1),
      I2 => bcnt(0),
      O => p_1_in(1)
    );
\bcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      I3 => bcnt(2),
      O => p_1_in(2)
    );
\bcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444440000000"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(1),
      I3 => bcnt(0),
      I4 => bcnt(2),
      I5 => bcnt(3),
      O => p_1_in(3)
    );
\bcnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(2),
      I2 => bcnt(0),
      I3 => bcnt(1),
      I4 => bcnt(3),
      I5 => bcnt(4),
      O => p_1_in(4)
    );
\bcnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[5]_i_2_n_0\,
      I2 => bcnt(5),
      O => p_1_in(5)
    );
\bcnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => bcnt(3),
      I1 => bcnt(1),
      I2 => bcnt(0),
      I3 => bcnt(2),
      I4 => bcnt(4),
      O => \bcnt[5]_i_2_n_0\
    );
\bcnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C80"
    )
        port map (
      I0 => \bcnt[8]_i_2_n_0\,
      I1 => \^ack_reg_0\,
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(6),
      O => p_1_in(6)
    );
\bcnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08CC8000"
    )
        port map (
      I0 => \bcnt[8]_i_2_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(6),
      I3 => \bcnt[8]_i_3_n_0\,
      I4 => bcnt(7),
      O => p_1_in(7)
    );
\bcnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A8A8A80000000"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[8]_i_2_n_0\,
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(7),
      I4 => bcnt(6),
      I5 => bcnt(8),
      O => p_1_in(8)
    );
\bcnt[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => bcnt(10),
      I1 => bcnt(6),
      I2 => bcnt(7),
      I3 => bcnt(8),
      I4 => bcnt(9),
      O => \bcnt[8]_i_2_n_0\
    );
\bcnt[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => bcnt(5),
      I1 => bcnt(4),
      I2 => bcnt(2),
      I3 => bcnt(0),
      I4 => bcnt(1),
      I5 => bcnt(3),
      O => \bcnt[8]_i_3_n_0\
    );
\bcnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \bcnt[10]_i_6_n_0\,
      I3 => bcnt(9),
      O => p_1_in(9)
    );
\bcnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(0),
      Q => bcnt(0),
      S => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(10),
      Q => bcnt(10),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(1),
      Q => bcnt(1),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(2),
      Q => bcnt(2),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(3),
      Q => bcnt(3),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(4),
      Q => bcnt(4),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(5),
      Q => bcnt(5),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(6),
      Q => bcnt(6),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(7),
      Q => bcnt(7),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(8),
      Q => bcnt(8),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(9),
      Q => bcnt(9),
      R => \bcnt[10]_i_1_n_0\
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001F1F1F001F"
    )
        port map (
      I0 => ack,
      I1 => \cnt[3]_i_7_n_0\,
      I2 => \cnt[3]_i_6_n_0\,
      I3 => \cnt[0]_i_2_n_0\,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \^cnt_reg[2]_0\(0),
      O => \cnt[0]_i_1_n_0\
    );
\cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      I2 => \^sda_reg_0\,
      I3 => old_sda,
      O => \cnt[0]_i_2_n_0\
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEFEEEE"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => \^ack_reg_0\,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \tmp[7]_i_2_n_0\,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888808"
    )
        port map (
      I0 => \cnt[3]_i_6_n_0\,
      I1 => ack,
      I2 => sda_o_i_10_n_0,
      I3 => bcnt(1),
      I4 => bcnt(2),
      I5 => bcnt(0),
      O => \^ack_reg_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440000000040"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      I2 => cnt(3),
      I3 => \^cnt_reg[2]_0\(1),
      I4 => \^cnt_reg[2]_0\(0),
      I5 => \^cnt_reg[2]_0\(2),
      O => \cnt[2]_i_1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6000"
    )
        port map (
      I0 => old_sda,
      I1 => \^sda_reg_0\,
      I2 => \^scl_reg_0\,
      I3 => old_scl,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \cnt[3]_i_3_n_0\,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAFEFAF"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => ack,
      I2 => \cnt[3]_i_5_n_0\,
      I3 => \cnt[3]_i_6_n_0\,
      I4 => \cnt[3]_i_7_n_0\,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
        port map (
      I0 => \cnt[3]_i_6_n_0\,
      I1 => sda_o_i_10_n_0,
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(0),
      I5 => ack,
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => sda_o_i_9_n_0,
      I1 => sda_o_i_10_n_0,
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(0),
      I5 => \cnt[3]_i_6_n_0\,
      O => \^bcnt_reg[1]_0\
    );
\cnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \^cnt_reg[2]_0\(0),
      I3 => \^cnt_reg[2]_0\(2),
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \cnt[0]_i_2_n_0\,
      O => \cnt[3]_i_5_n_0\
    );
\cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^scl_reg_0\,
      I1 => old_scl,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => cnt(3),
      I5 => \^cnt_reg[2]_0\(2),
      O => \cnt[3]_i_6_n_0\
    );
\cnt[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sda_o_i_10_n_0,
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => bcnt(0),
      O => \cnt[3]_i_7_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[0]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(0),
      R => reset
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[1]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(1),
      R => reset
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[2]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(2),
      R => reset
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[3]_i_2_n_0\,
      Q => cnt(3),
      R => reset
    );
\data[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[0][0]_0\(0),
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[0]_3\
    );
\data[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[11]_5\,
      I1 => \data_reg[0][0]\,
      O => \goreg_bm.dout_i_reg[11]_4\
    );
\data[0][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \data_reg[0][3]\,
      O => \data_o_reg[3]_1\
    );
\data[0][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FF1000100010"
    )
        port map (
      I0 => dout(11),
      I1 => dout(8),
      I2 => \data_reg[8][0]\,
      I3 => \^update_t_reg_1\,
      I4 => \^q\(0),
      I5 => \data[4][3]_i_11_n_0\,
      O => \^goreg_bm.dout_i_reg[11]_5\
    );
\data[10][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[11][7]_i_4_n_0\,
      I5 => \data[10][7]_i_2_n_0\,
      O => \wr_reg_o_reg[3]_4\(0)
    );
\data[10][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(9),
      I2 => dout(11),
      I3 => dout(8),
      I4 => \data_reg[14][0]_0\,
      I5 => \data_reg[19][0]\,
      O => \data[10][7]_i_2_n_0\
    );
\data[11][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \data[11][7]_i_2_n_0\,
      I1 => \data_reg[11][0]\,
      I2 => \data[3][7]_i_4_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(0),
      I5 => \data[11][7]_i_4_n_0\,
      O => \wr_reg_o_reg[3]_3\(0)
    );
\data[11][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => underflow,
      I1 => dout(12),
      I2 => dout(13),
      I3 => \^update_t_reg_1\,
      I4 => dout(8),
      I5 => dout(9),
      O => \data[11][7]_i_2_n_0\
    );
\data[11][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^q\(2),
      O => \data[11][7]_i_4_n_0\
    );
\data[12][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \data[12][7]_i_2_n_0\,
      I1 => \data[60][7]_i_3_n_0\,
      I2 => \data_reg[12][0]\,
      I3 => dout(11),
      I4 => dout(10),
      I5 => \data_reg[3][5]_0\,
      O => \goreg_bm.dout_i_reg[11]_1\(0)
    );
\data[12][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(0),
      I3 => rtc_0_wr_reg_o(3),
      O => \data[12][7]_i_2_n_0\
    );
\data[13][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404FF0004040000"
    )
        port map (
      I0 => \data[13][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => dout(11),
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[13][0]\,
      O => \wr_reg_o_reg[3]_5\(0)
    );
\data[13][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[13][7]_i_2_n_0\
    );
\data[14][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444F444444444"
    )
        port map (
      I0 => \data[14][7]_i_2_n_0\,
      I1 => \data[44][7]_i_2_n_0\,
      I2 => \data_reg[14][0]_0\,
      I3 => dout(13),
      I4 => \data_reg[14][0]\,
      I5 => \data[44][7]_i_4_n_0\,
      O => \goreg_bm.dout_i_reg[13]_3\(0)
    );
\data[14][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7F7FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => \wr_data_reg[11]\,
      I4 => \^update_t_reg_0\,
      I5 => \^q\(1),
      O => \data[14][7]_i_2_n_0\
    );
\data[15][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => \^q\(2),
      I3 => \data[47][7]_i_2_n_0\,
      I4 => \data_reg[15][0]\,
      I5 => \data_reg[47][0]\,
      O => \wr_reg_o_reg[4]_9\(0)
    );
\data[16][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => \data[61][7]_i_2_n_0\,
      I1 => \data[48][7]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data_reg[61][0]\,
      I5 => \data_reg[16][0]\,
      O => \wr_reg_o_reg[5]_0\(0)
    );
\data[17][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF202000002020"
    )
        port map (
      I0 => dout(12),
      I1 => underflow,
      I2 => \data_reg[17][0]\,
      I3 => \data[17][7]_i_3_n_0\,
      I4 => \^update_t_reg_1\,
      I5 => \^q\(1),
      O => \goreg_bm.dout_i_reg[12]\(0)
    );
\data[17][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      O => \data[17][7]_i_3_n_0\
    );
\data[18][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404F4040404040"
    )
        port map (
      I0 => \data[18][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^update_t_reg_1\,
      I3 => dout(12),
      I4 => underflow,
      I5 => \data_reg[18][0]\,
      O => \wr_reg_o_reg[4]_3\(0)
    );
\data[18][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => rtc_0_wr_reg_o(3),
      O => \data[18][7]_i_2_n_0\
    );
\data[19][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \data_reg[19][0]\,
      I1 => \data_reg[19][0]_0\,
      I2 => \data[52][7]_i_5_n_0\,
      I3 => \data[19][7]_i_3_n_0\,
      I4 => \data[22][7]_i_2_n_0\,
      I5 => \^update_t_reg_1\,
      O => \goreg_bm.dout_i_reg[10]\(0)
    );
\data[19][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[19][7]_i_3_n_0\
    );
\data[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[1][0]\(0),
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[0]_2\
    );
\data[1][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200FF0202"
    )
        port map (
      I0 => \data_reg[17][0]\,
      I1 => dout(12),
      I2 => underflow,
      I3 => \data[17][7]_i_3_n_0\,
      I4 => \^update_t_reg_1\,
      I5 => \^q\(1),
      O => \goreg_bm.dout_i_reg[12]_2\
    );
\data[1][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(6),
      I1 => \^data_o_reg[7]_1\(3),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[6]\
    );
\data[20][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => \data[20][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(3),
      I2 => \^q\(0),
      I3 => \data[20][7]_i_3_n_0\,
      I4 => \data[24][7]_i_2_n_0\,
      I5 => \data_reg[20][0]\,
      O => \wr_reg_o_reg[3]_1\(0)
    );
\data[20][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(1),
      O => \data[20][7]_i_2_n_0\
    );
\data[20][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \wr_data_reg[11]\,
      I1 => \^update_t_reg_0\,
      I2 => \^q\(1),
      O => \data[20][7]_i_3_n_0\
    );
\data[21][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF2020202020"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \^q\(2),
      I2 => \data[53][7]_i_4_n_0\,
      I3 => \data_reg[59][0]\,
      I4 => dout(11),
      I5 => \data_reg[21][0]\,
      O => \wr_reg_o_reg[5]_6\(0)
    );
\data[22][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \data[30][7]_i_2_n_0\,
      I1 => \data[22][7]_i_2_n_0\,
      I2 => \^update_t_reg_1\,
      I3 => \data_reg[14][0]\,
      I4 => \data_reg[22][0]\,
      I5 => \data[52][7]_i_5_n_0\,
      O => \wr_reg_o_reg[5]_5\(0)
    );
\data[22][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[22][7]_i_2_n_0\
    );
\data[23][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data[23][7]_i_2_n_0\,
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \data[23][7]_i_3_n_0\,
      O => update_i_reg(0)
    );
\data[23][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(9),
      I3 => \data_reg[53][0]\,
      I4 => dout(11),
      I5 => dout(13),
      O => \data[23][7]_i_2_n_0\
    );
\data[23][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[23][7]_i_3_n_0\
    );
\data[24][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \data[32][7]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \data[58][7]_i_4_n_0\,
      I4 => \data[24][7]_i_2_n_0\,
      I5 => \data_reg[58][0]\,
      O => \wr_reg_o_reg[5]_2\(0)
    );
\data[24][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(9),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => underflow,
      O => \data[24][7]_i_2_n_0\
    );
\data[25][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data[25][7]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[61][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_1\(0)
    );
\data[25][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(11),
      I3 => \data_reg[49][0]\,
      I4 => dout(10),
      I5 => dout(13),
      O => \data[25][7]_i_2_n_0\
    );
\data[26][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^update_t_reg_1\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[26][7]_i_4_n_0\,
      O => \wr_reg_o_reg[5]_7\
    );
\data[26][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[26][7]_i_4_n_0\
    );
\data[27][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data_reg[27][0]\,
      O => \wr_reg_o_reg[1]_0\(0)
    );
\data[28][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^update_t_reg_1\,
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \data[28][7]_i_3_n_0\,
      O => \wr_reg_o_reg[1]_1\
    );
\data[28][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      O => \data[28][7]_i_3_n_0\
    );
\data[29][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data[29][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_3\(0)
    );
\data[29][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(11),
      I3 => dout(9),
      I4 => dout(13),
      I5 => \data_reg[53][0]\,
      O => \data[29][7]_i_2_n_0\
    );
\data[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACA0ACA0ACAFAC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \^update_t_reg_1\,
      I3 => underflow,
      I4 => \data_reg[2][0]\,
      I5 => \data_reg[2][0]_0\,
      O => \data_o_reg[0]_4\
    );
\data[2][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111000000F0"
    )
        port map (
      I0 => \data[18][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \data_reg[18][0]\,
      I3 => dout(12),
      I4 => underflow,
      I5 => \^update_t_reg_1\,
      O => \wr_reg_o_reg[4]_11\
    );
\data[2][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => \data[48][7]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      I5 => rtc_0_wr_reg_o(1),
      O => \wr_reg_o_reg[4]_12\
    );
\data[30][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[30][7]_i_2_n_0\,
      I1 => \data[58][7]_i_4_n_0\,
      I2 => \data_reg[53][0]\,
      I3 => dout(13),
      I4 => dout(8),
      I5 => \data_reg[30][0]\,
      O => \goreg_bm.dout_i_reg[13]_0\(0)
    );
\data[30][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[30][7]_i_2_n_0\
    );
\data[31][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FF1010101010"
    )
        port map (
      I0 => dout(13),
      I1 => \data_reg[47][0]_0\,
      I2 => \data_reg[59][0]\,
      I3 => \^update_t_reg_1\,
      I4 => \^q\(2),
      I5 => \data[63][7]_i_2_n_0\,
      O => \goreg_bm.dout_i_reg[13]_2\(0)
    );
\data[32][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[32][0]\,
      I1 => \data[32][7]_i_3_n_0\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^update_t_reg_1\,
      I5 => \data[38][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_8\(0)
    );
\data[32][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(0),
      O => \data[32][7]_i_3_n_0\
    );
\data[33][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \data[43][7]_i_2_n_0\,
      I1 => \data[48][7]_i_2_n_0\,
      I2 => \data[44][7]_i_3_n_0\,
      I3 => \data_reg[33][0]_0\,
      I4 => \data_reg[33][0]\,
      I5 => \data[53][7]_i_3_n_0\,
      O => \wr_reg_o_reg[0]_1\(0)
    );
\data[34][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(1),
      I5 => \^q\(2),
      O => \data[34][7]_i_3_n_0\
    );
\data[35][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \data_reg[35][0]_0\,
      I1 => \data_reg[35][0]\,
      I2 => \data[3][7]_i_4_n_0\,
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(3),
      I5 => \data[3][7]_i_3_n_0\,
      O => \wr_reg_o_reg[5]_4\(0)
    );
\data[36][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \data_reg[36][0]\,
      I1 => \data_reg[36][0]_0\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[36][7]_i_4_n_0\,
      I5 => \data[60][7]_i_3_n_0\,
      O => \wr_reg_o_reg[5]_10\(0)
    );
\data[36][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      O => \data[36][7]_i_4_n_0\
    );
\data[37][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF010101010101"
    )
        port map (
      I0 => \data_reg[37][0]\,
      I1 => underflow,
      I2 => \^update_t_reg_1\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(2),
      I5 => \data[37][7]_i_3_n_0\,
      O => \guf.guf1.underflow_i_reg\(0)
    );
\data[37][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110000000000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(1),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => \^q\(0),
      I5 => rtc_0_wr_reg_o(0),
      O => \data[37][7]_i_3_n_0\
    );
\data[38][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44440F0044440000"
    )
        port map (
      I0 => \data[54][7]_i_4_n_0\,
      I1 => \data[38][7]_i_2_n_0\,
      I2 => dout(8),
      I3 => dout(13),
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[38][0]\,
      O => \goreg_bm.dout_i_reg[8]\(0)
    );
\data[38][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(1),
      O => \data[38][7]_i_2_n_0\
    );
\data[39][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444444F"
    )
        port map (
      I0 => \data_reg[39][0]\,
      I1 => \data_reg[47][0]\,
      I2 => \data[55][7]_i_2_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(1),
      O => \wr_reg_o_reg[3]_2\(0)
    );
\data[3][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(0),
      I1 => rtc_0_data_o(0),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[0]\
    );
\data[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(3),
      O => \data_o_reg[7]_0\(3)
    );
\data[3][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(4),
      O => \data_o_reg[7]_0\(4)
    );
\data[3][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(2),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(5),
      O => \data_o_reg[7]_0\(5)
    );
\data[3][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(6),
      O => \data_o_reg[7]_0\(6)
    );
\data[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000200020002"
    )
        port map (
      I0 => \data[3][7]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data[3][7]_i_4_n_0\,
      I4 => \data_reg[3][5]\,
      I5 => \data_reg[3][5]_0\,
      O => \wr_reg_o_reg[5]_12\
    );
\data[3][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(4),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(7),
      O => \data_o_reg[7]_0\(7)
    );
\data[3][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^q\(1),
      O => \data[3][7]_i_3_n_0\
    );
\data[3][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => rtc_0_wr_reg_o(1),
      O => \data[3][7]_i_4_n_0\
    );
\data[40][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001FF0100"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \data[56][7]_i_4_n_0\,
      I3 => \^update_t_reg_1\,
      I4 => \data_reg[33][0]\,
      I5 => \data_reg[40][0]\,
      O => \wr_reg_o_reg[4]_5\(0)
    );
\data[41][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(1),
      I4 => \data[3][7]_i_3_n_0\,
      I5 => \data[41][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_11\(0)
    );
\data[41][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => dout(8),
      I1 => dout(13),
      I2 => \^update_t_reg_1\,
      I3 => dout(11),
      I4 => dout(10),
      I5 => \data_reg[33][0]\,
      O => \data[41][7]_i_2_n_0\
    );
\data[42][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[3][7]_i_3_n_0\,
      I5 => \data[42][7]_i_2_n_0\,
      O => \wr_reg_o_reg[3]_6\(0)
    );
\data[42][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(11),
      I2 => \data_reg[42][0]\,
      I3 => dout(10),
      I4 => dout(13),
      I5 => dout(9),
      O => \data[42][7]_i_2_n_0\
    );
\data[43][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F44444444444"
    )
        port map (
      I0 => \data_reg[43][0]\,
      I1 => \data_reg[47][0]\,
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(1),
      I4 => \data[43][7]_i_2_n_0\,
      I5 => \data[3][7]_i_3_n_0\,
      O => \wr_reg_o_reg[3]_9\(0)
    );
\data[43][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      O => \data[43][7]_i_2_n_0\
    );
\data[44][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \data[44][7]_i_2_n_0\,
      I3 => \data[44][7]_i_3_n_0\,
      I4 => \data[44][7]_i_4_n_0\,
      I5 => \data_reg[45][0]_0\,
      O => \wr_reg_o_reg[5]_9\(0)
    );
\data[44][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(0),
      O => \data[44][7]_i_2_n_0\
    );
\data[44][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \wr_data_reg[11]\,
      I1 => \^update_t_reg_0\,
      I2 => \^q\(1),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[44][7]_i_3_n_0\
    );
\data[44][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => dout(11),
      I3 => dout(8),
      O => \data[44][7]_i_4_n_0\
    );
\data[45][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202FF0002020000"
    )
        port map (
      I0 => \data[61][7]_i_3_n_0\,
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \data_reg[45][0]\,
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[45][0]_0\,
      O => \wr_reg_o_reg[4]_6\(0)
    );
\data[46][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(1),
      I5 => rtc_0_wr_reg_o(3),
      O => \data[46][7]_i_3_n_0\
    );
\data[47][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data[47][7]_i_2_n_0\,
      I2 => \data[53][7]_i_5_n_0\,
      I3 => \data_reg[47][0]_0\,
      I4 => dout(13),
      I5 => \data_reg[47][0]\,
      O => \wr_reg_o_reg[4]_10\(0)
    );
\data[47][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[47][7]_i_2_n_0\
    );
\data[48][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[52][7]_i_2_n_0\,
      I1 => \data[48][7]_i_2_n_0\,
      I2 => dout(11),
      I3 => dout(10),
      I4 => \data_reg[12][0]\,
      I5 => \data[48][7]_i_4_n_0\,
      O => \goreg_bm.dout_i_reg[11]_0\(0)
    );
\data[48][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[48][7]_i_2_n_0\
    );
\data[48][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8200"
    )
        port map (
      I0 => dout(12),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(13),
      O => \data[48][7]_i_4_n_0\
    );
\data[49][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5503550055005500"
    )
        port map (
      I0 => \data[49][7]_i_2_n_0\,
      I1 => \data_reg[33][0]_0\,
      I2 => \data_reg[49][0]\,
      I3 => \^update_t_reg_1\,
      I4 => dout(13),
      I5 => dout(8),
      O => \goreg_bm.dout_i_reg[13]_4\(0)
    );
\data[49][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(1),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \^q\(2),
      O => \data[49][7]_i_2_n_0\
    );
\data[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0FFFCCCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[4][0]\,
      I3 => \data_reg[4][0]_0\,
      I4 => underflow,
      I5 => \^update_t_reg_1\,
      O => \data_o_reg[0]_0\
    );
\data[4][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(1),
      I1 => rtc_0_data_o(1),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[1]\
    );
\data[4][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(2),
      I1 => rtc_0_data_o(2),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[2]\
    );
\data[4][3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2828EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(3),
      I4 => underflow,
      O => \data_o_reg[3]_0\
    );
\data[4][3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      O => \data[4][3]_i_11_n_0\
    );
\data[4][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808F80"
    )
        port map (
      I0 => \data[4][3]_i_11_n_0\,
      I1 => \^q\(0),
      I2 => \^update_t_reg_1\,
      I3 => \data_reg[36][0]_0\,
      I4 => dout(13),
      I5 => dout(8),
      O => \wr_reg_o_reg[2]_0\
    );
\data[4][3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      O => \^update_t_reg_1\
    );
\data[4][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \^q\(0),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \data[4][5]_i_8_n_0\,
      I4 => rtc_0_wr_reg_o(3),
      I5 => \^q\(1),
      O => \wr_reg_o_reg[2]_1\
    );
\data[4][5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(2),
      O => \data[4][5]_i_8_n_0\
    );
\data[50][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \data_reg[50][0]\,
      I1 => \data[52][7]_i_5_n_0\,
      I2 => \data[58][7]_i_5_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(1),
      I5 => \^update_t_reg_1\,
      O => \wr_reg_o_reg[3]_7\(0)
    );
\data[51][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808000FF00FF8080"
    )
        port map (
      I0 => dout(12),
      I1 => dout(13),
      I2 => \data_reg[3][5]\,
      I3 => \data[51][7]_i_2_n_0\,
      I4 => \^update_t_reg_0\,
      I5 => \wr_data_reg[11]\,
      O => \goreg_bm.dout_i_reg[12]_0\(0)
    );
\data[51][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \data[51][7]_i_2_n_0\
    );
\data[52][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[52][7]_i_2_n_0\,
      I1 => \data[52][7]_i_3_n_0\,
      I2 => dout(9),
      I3 => dout(8),
      I4 => \data_reg[52][0]\,
      I5 => \data[52][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[9]\(0)
    );
\data[52][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF9FFFFFF"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => rtc_0_wr_reg_o(0),
      O => \data[52][7]_i_2_n_0\
    );
\data[52][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[52][7]_i_3_n_0\
    );
\data[52][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004004"
    )
        port map (
      I0 => underflow,
      I1 => dout(12),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => dout(11),
      O => \data[52][7]_i_5_n_0\
    );
\data[53][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF010001000100"
    )
        port map (
      I0 => \data_reg[53][0]\,
      I1 => dout(11),
      I2 => dout(9),
      I3 => \data[53][7]_i_3_n_0\,
      I4 => \data[53][7]_i_4_n_0\,
      I5 => \data[53][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[11]_2\(0)
    );
\data[53][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => dout(13),
      I3 => dout(8),
      O => \data[53][7]_i_3_n_0\
    );
\data[53][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \^q\(0),
      I4 => rtc_0_wr_reg_o(1),
      O => \data[53][7]_i_4_n_0\
    );
\data[53][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(2),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \data[53][7]_i_5_n_0\
    );
\data[54][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888F888888"
    )
        port map (
      I0 => \data_reg[20][0]\,
      I1 => \data[54][7]_i_3_n_0\,
      I2 => \data[54][7]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^update_t_reg_1\,
      I5 => rtc_0_wr_reg_o(0),
      O => \wr_reg_o_reg[4]_0\(0)
    );
\data[54][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000000"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => underflow,
      I3 => dout(13),
      I4 => dout(9),
      O => \data[54][7]_i_3_n_0\
    );
\data[54][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(0),
      O => \data[54][7]_i_4_n_0\
    );
\data[55][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0404"
    )
        port map (
      I0 => \data[55][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data_reg[39][0]\,
      I4 => \data_reg[59][0]\,
      O => \wr_reg_o_reg[4]_4\(0)
    );
\data[55][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF7FFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(0),
      I3 => rtc_0_wr_reg_o(1),
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data[55][7]_i_2_n_0\
    );
\data[56][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000011110F001111"
    )
        port map (
      I0 => \data_reg[40][0]\,
      I1 => \data_reg[49][0]\,
      I2 => \data[56][7]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^update_t_reg_1\,
      I5 => rtc_0_wr_reg_o(1),
      O => \wr_reg_o_reg[4]_2\(0)
    );
\data[56][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[56][7]_i_4_n_0\
    );
\data[57][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404000FF00FF4040"
    )
        port map (
      I0 => \data_reg[9][0]\,
      I1 => dout(12),
      I2 => dout(13),
      I3 => \data[57][7]_i_3_n_0\,
      I4 => \^update_t_reg_0\,
      I5 => \wr_data_reg[11]\,
      O => \goreg_bm.dout_i_reg[12]_1\(0)
    );
\data[57][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(1),
      I4 => rtc_0_wr_reg_o(1),
      I5 => \^q\(0),
      O => \data[57][7]_i_3_n_0\
    );
\data[58][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \data_reg[35][0]\,
      I1 => dout(13),
      I2 => dout(9),
      I3 => \data_reg[58][0]\,
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data[58][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[13]_1\(0)
    );
\data[58][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      O => \data[58][7]_i_4_n_0\
    );
\data[58][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[58][7]_i_5_n_0\
    );
\data[59][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => \data[59][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^update_t_reg_1\,
      I3 => \^q\(0),
      I4 => \data_reg[43][0]\,
      I5 => \data_reg[59][0]\,
      O => \wr_reg_o_reg[4]_7\(0)
    );
\data[59][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[59][7]_i_2_n_0\
    );
\data[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[5][0]\,
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[0]_1\
    );
\data[5][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040404FF04"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \data_reg[13][0]\,
      I2 => dout(11),
      I3 => \data[37][7]_i_3_n_0\,
      I4 => rtc_0_wr_reg_o(3),
      I5 => \^q\(2),
      O => \goreg_bm.dout_i_reg[11]_3\
    );
\data[5][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3C0AAAAAAAAF3C0"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => underflow,
      I2 => \data_reg[5][4]\,
      I3 => dout(4),
      I4 => \^update_t_reg_0\,
      I5 => \wr_data_reg[11]\,
      O => \data_o_reg[4]_1\
    );
\data[5][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \^q\(0),
      I4 => \data[44][7]_i_3_n_0\,
      O => \wr_reg_o_reg[5]_13\
    );
\data[60][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data[60][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => rtc_0_wr_reg_o(3),
      I5 => \data[60][7]_i_3_n_0\,
      O => \wr_reg_o_reg[4]_8\(0)
    );
\data[60][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(13),
      I2 => dout(8),
      I3 => dout(10),
      I4 => dout(11),
      I5 => \data_reg[49][0]\,
      O => \data[60][7]_i_2_n_0\
    );
\data[60][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => rtc_0_wr_reg_o(1),
      O => \data[60][7]_i_3_n_0\
    );
\data[61][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \data[61][7]_i_2_n_0\,
      I1 => \data[61][7]_i_3_n_0\,
      I2 => dout(13),
      I3 => dout(10),
      I4 => \data_reg[45][0]\,
      I5 => \data_reg[61][0]\,
      O => \goreg_bm.dout_i_reg[13]\(0)
    );
\data[61][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => rtc_0_wr_reg_o(1),
      O => \data[61][7]_i_2_n_0\
    );
\data[61][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[61][7]_i_3_n_0\
    );
\data[62][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080008000800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => rtc_0_wr_reg_o(0),
      I3 => \data[62][7]_i_2_n_0\,
      I4 => \data_reg[62][0]\,
      I5 => \data_reg[62][0]_0\,
      O => \wr_reg_o_reg[4]_1\(0)
    );
\data[62][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[62][7]_i_2_n_0\
    );
\data[63][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(0),
      O => \data_o_reg[7]_0\(0)
    );
\data[63][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_data_o(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(1),
      O => \data_o_reg[7]_0\(1)
    );
\data[63][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_data_o(2),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(2),
      O => \data_o_reg[7]_0\(2)
    );
\data[63][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888000F0000"
    )
        port map (
      I0 => \data[63][7]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \data_reg[47][0]_0\,
      I3 => \data_reg[63][0]\,
      I4 => dout(13),
      I5 => \^update_t_reg_1\,
      O => E(0)
    );
\data[63][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \data[63][7]_i_2_n_0\
    );
\data[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[6][4]\(0),
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[4]_0\(0)
    );
\data[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828EBEBEB28EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(4),
      I4 => \data_reg[6][4]\(1),
      I5 => underflow,
      O => \data_o_reg[4]_0\(1)
    );
\data[6][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \^q\(1),
      O => \wr_reg_o_reg[2]_2\
    );
\data[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \data[14][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data[11][7]_i_2_n_0\,
      I4 => dout(10),
      I5 => dout(11),
      O => \wr_reg_o_reg[0]_0\(0)
    );
\data[8][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101F1010101010"
    )
        port map (
      I0 => \data[32][7]_i_3_n_0\,
      I1 => \data[12][7]_i_2_n_0\,
      I2 => \^update_t_reg_1\,
      I3 => dout(11),
      I4 => dout(8),
      I5 => \data_reg[8][0]\,
      O => \goreg_bm.dout_i_reg[11]\(0)
    );
\data[9][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \data_reg[9][0]\,
      I1 => \data_reg[3][5]_0\,
      I2 => \data[32][7]_i_3_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[11][7]_i_4_n_0\,
      O => \wr_reg_o_reg[3]_8\(0)
    );
\data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^tmp_reg[0]_0\(0),
      Q => rtc_0_data_o(0),
      R => '0'
    );
\data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(1),
      Q => rtc_0_data_o(1),
      R => '0'
    );
\data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(2),
      Q => rtc_0_data_o(2),
      R => '0'
    );
\data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(3),
      Q => \^data_o_reg[7]_1\(0),
      R => '0'
    );
\data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(4),
      Q => \^data_o_reg[7]_1\(1),
      R => '0'
    );
\data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(5),
      Q => \^data_o_reg[7]_1\(2),
      R => '0'
    );
\data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(6),
      Q => \^data_o_reg[7]_1\(3),
      R => '0'
    );
\data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(7),
      Q => \^data_o_reg[7]_1\(4),
      R => '0'
    );
\data_reg[34][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_reg[34][0]\,
      I1 => \data[34][7]_i_3_n_0\,
      O => update_t_reg_2(0),
      S => \^update_t_reg_1\
    );
\data_reg[46][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_reg[46][0]\,
      I1 => \data[46][7]_i_3_n_0\,
      O => update_t_reg_3(0),
      S => \^update_t_reg_1\
    );
i2c_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => i2c_rw_reg_1,
      Q => \^i2c_rw_reg_0\,
      R => '0'
    );
old_scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^scl_reg_0\,
      Q => old_scl,
      R => '0'
    );
old_sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^sda_reg_0\,
      Q => old_sda,
      R => '0'
    );
\ptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"74AA"
    )
        port map (
      I0 => \^d\(0),
      I1 => \ptr[4]_i_2_n_0\,
      I2 => \^tmp_reg[0]_0\(0),
      I3 => \^ack_reg_0\,
      O => \ptr[0]_i_1_n_0\
    );
\ptr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => \ptr[1]_i_2_n_0\,
      I1 => \^old_scl_reg_0\,
      I2 => \ptr[3]_i_3_n_0\,
      I3 => \ptr[3]_i_2_n_0\,
      I4 => \^cnt_reg[2]_0\(1),
      I5 => \^d\(1),
      O => \ptr[1]_i_1_n_0\
    );
\ptr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C3C3C3"
    )
        port map (
      I0 => tmp(1),
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => sda_o_i_10_n_0,
      I4 => \ptr[2]_i_3_n_0\,
      O => \ptr[1]_i_2_n_0\
    );
\ptr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \ptr[3]_i_2_n_0\,
      I3 => \ptr[3]_i_3_n_0\,
      I4 => \^old_scl_reg_0\,
      I5 => \ptr[2]_i_2_n_0\,
      O => \ptr[2]_i_1_n_0\
    );
\ptr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6A6A6A006A6A6A"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => sda_o_i_10_n_0,
      I4 => \ptr[2]_i_3_n_0\,
      I5 => tmp(2),
      O => \ptr[2]_i_2_n_0\
    );
\ptr[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => \^i2c_rw_reg_0\,
      O => \ptr[2]_i_3_n_0\
    );
\ptr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \ptr[3]_i_2_n_0\,
      I3 => \ptr[3]_i_3_n_0\,
      I4 => \^old_scl_reg_0\,
      I5 => \ptr[3]_i_4_n_0\,
      O => \ptr[3]_i_1_n_0\
    );
\ptr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555DFFFFFFFF"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_10_n_0,
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(0),
      I5 => \^cnt_reg[2]_0\(0),
      O => \ptr[3]_i_2_n_0\
    );
\ptr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(2),
      O => \ptr[3]_i_3_n_0\
    );
\ptr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAA2AAAA"
    )
        port map (
      I0 => \ptr[3]_i_5_n_0\,
      I1 => sda_o_i_10_n_0,
      I2 => \^i2c_rw_reg_0\,
      I3 => \ptr[3]_i_6_n_0\,
      I4 => bcnt(0),
      I5 => tmp(3),
      O => \ptr[3]_i_4_n_0\
    );
\ptr[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^d\(0),
      O => \ptr[3]_i_5_n_0\
    );
\ptr[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bcnt(1),
      I1 => bcnt(2),
      O => \ptr[3]_i_6_n_0\
    );
\ptr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D872FF00"
    )
        port map (
      I0 => \ptr[4]_i_2_n_0\,
      I1 => \ptr[4]_i_3_n_0\,
      I2 => tmp(4),
      I3 => \^d\(4),
      I4 => \^ack_reg_0\,
      O => \ptr[4]_i_1_n_0\
    );
\ptr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => sda_o_i_10_n_0,
      I1 => \^i2c_rw_reg_0\,
      I2 => bcnt(2),
      I3 => bcnt(1),
      I4 => bcnt(0),
      O => \ptr[4]_i_2_n_0\
    );
\ptr[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => \^d\(3),
      O => \ptr[4]_i_3_n_0\
    );
\ptr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => \ptr[5]_i_2_n_0\,
      I1 => \^old_scl_reg_0\,
      I2 => \ptr[3]_i_3_n_0\,
      I3 => \ptr[3]_i_2_n_0\,
      I4 => \^cnt_reg[2]_0\(1),
      I5 => \^d\(5),
      O => \ptr[5]_i_1_n_0\
    );
\ptr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333733333"
    )
        port map (
      I0 => \^i2c_rw_reg_0\,
      I1 => \ptr[5]_i_3_n_0\,
      I2 => bcnt(0),
      I3 => \ptr[3]_i_6_n_0\,
      I4 => sda_o_i_10_n_0,
      I5 => tmp(5),
      O => \ptr[5]_i_2_n_0\
    );
\ptr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^d\(4),
      I2 => \^d\(2),
      I3 => \^d\(1),
      I4 => \^d\(0),
      I5 => \^d\(3),
      O => \ptr[5]_i_3_n_0\
    );
\ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[0]_i_1_n_0\,
      Q => \^d\(0),
      R => reset
    );
\ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[1]_i_1_n_0\,
      Q => \^d\(1),
      R => reset
    );
\ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[2]_i_1_n_0\,
      Q => \^d\(2),
      R => reset
    );
\ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[3]_i_1_n_0\,
      Q => \^d\(3),
      R => reset
    );
\ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[4]_i_1_n_0\,
      Q => \^d\(4),
      R => reset
    );
\ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[5]_i_1_n_0\,
      Q => \^d\(5),
      R => reset
    );
scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => scl_reg_1,
      Q => \^scl_reg_0\,
      R => '0'
    );
\scl_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => scl_i,
      Q => \^scl_sr_reg[1]_0\(0),
      R => '0'
    );
\scl_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^scl_sr_reg[1]_0\(0),
      Q => \^scl_sr_reg[1]_0\(1),
      R => '0'
    );
sda_o_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => bcnt(6),
      I1 => bcnt(7),
      I2 => bcnt(5),
      I3 => bcnt(9),
      I4 => sda_o_i_14_n_0,
      O => sda_o_i_10_n_0
    );
sda_o_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => tmp(6),
      I1 => tmp(4),
      I2 => tmp(5),
      I3 => tmp(2),
      O => sda_o_i_13_n_0
    );
sda_o_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bcnt(8),
      I1 => bcnt(3),
      I2 => bcnt(10),
      I3 => bcnt(4),
      O => sda_o_i_14_n_0
    );
sda_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8ABFCFFFCFFFCFF"
    )
        port map (
      I0 => sda_o_reg_1,
      I1 => \ptr[3]_i_3_n_0\,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \^i2c_rw_reg_0\,
      I5 => ack,
      O => \cnt_reg[1]_0\
    );
sda_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => sda_o_i_8_n_0,
      I1 => sda_o_i_9_n_0,
      I2 => sda_o_i_10_n_0,
      I3 => bcnt(1),
      I4 => bcnt(2),
      I5 => bcnt(0),
      O => \bcnt_reg[1]_1\
    );
sda_o_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(2),
      I2 => bcnt(1),
      I3 => sda_o_i_10_n_0,
      I4 => ack,
      O => \bcnt_reg[0]_0\
    );
sda_o_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^cnt_reg[2]_0\(0),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \^cnt_reg[2]_0\(2),
      I3 => cnt(3),
      O => \cnt_reg[0]_0\
    );
sda_o_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      O => \^old_scl_reg_0\
    );
sda_o_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^cnt_reg[2]_0\(2),
      I1 => cnt(3),
      I2 => \^cnt_reg[2]_0\(0),
      I3 => \^cnt_reg[2]_0\(1),
      O => sda_o_i_8_n_0
    );
sda_o_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => sda_o_i_13_n_0,
      I1 => tmp(1),
      I2 => tmp(3),
      I3 => tmp(7),
      O => sda_o_i_9_n_0
    );
sda_o_reg: unisim.vcomponents.FDSE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_o_reg_0,
      Q => sda_o,
      S => reset
    );
sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_reg_1,
      Q => \^sda_reg_0\,
      R => '0'
    );
\sda_sr[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => p_1_in_0
    );
\sda_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => sda_i,
      Q => \^sda_sr_reg[1]_0\(0),
      R => '0'
    );
\sda_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^sda_sr_reg[1]_0\(0),
      Q => \^sda_sr_reg[1]_0\(1),
      R => '0'
    );
\tmp[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp[7]_i_2_n_0\,
      I1 => reset,
      O => tmp_1
    );
\tmp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(2),
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \^scl_reg_0\,
      I5 => old_scl,
      O => \tmp[7]_i_2_n_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => \^sda_reg_0\,
      Q => \^tmp_reg[0]_0\(0),
      R => '0'
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => \^tmp_reg[0]_0\(0),
      Q => tmp(1),
      R => '0'
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(1),
      Q => tmp(2),
      R => '0'
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(2),
      Q => tmp(3),
      R => '0'
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(3),
      Q => tmp(4),
      R => '0'
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(4),
      Q => tmp(5),
      R => '0'
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(5),
      Q => tmp(6),
      R => '0'
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(6),
      Q => tmp(7),
      R => '0'
    );
update_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => update_t_reg_4,
      Q => \^update_t_reg_0\,
      R => '0'
    );
\wr_data[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(0)
    );
\wr_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^d\(3),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[11]_0\(0),
      O => \wr_reg_o_reg[3]_0\(10)
    );
\wr_data[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rtc_0_data_o(1),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(1)
    );
\wr_data[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rtc_0_data_o(2),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(2)
    );
\wr_data[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(3)
    );
\wr_data[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(4)
    );
\wr_data[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(2),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(5)
    );
\wr_data[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(3),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(6)
    );
\wr_data[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(4),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(7)
    );
\wr_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28EB28EBEBEB2828"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \wr_data_reg[8]\(0),
      I4 => \^d\(0),
      I5 => \wr_data_reg[8]\(2),
      O => \wr_reg_o_reg[3]_0\(8)
    );
\wr_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBB8BBB888B8"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^update_t_reg_1\,
      I2 => \^d\(1),
      I3 => \wr_data_reg[8]\(2),
      I4 => \wr_data_reg[8]\(0),
      I5 => \wr_data_reg[8]\(1),
      O => \wr_reg_o_reg[3]_0\(9)
    );
\wr_reg_o[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => reset,
      I1 => \^ack_reg_0\,
      I2 => \^bcnt_reg[0]_1\,
      I3 => \^i2c_rw_reg_0\,
      O => update_t2_out
    );
\wr_reg_o[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => sda_o_i_10_n_0,
      O => \^bcnt_reg[0]_1\
    );
\wr_reg_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(0),
      Q => rtc_0_wr_reg_o(0),
      R => '0'
    );
\wr_reg_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(1),
      Q => rtc_0_wr_reg_o(1),
      R => '0'
    );
\wr_reg_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(2),
      Q => \^q\(0),
      R => '0'
    );
\wr_reg_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(3),
      Q => rtc_0_wr_reg_o(3),
      R => '0'
    );
\wr_reg_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(4),
      Q => \^q\(1),
      R => '0'
    );
\wr_reg_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(5),
      Q => \^q\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc_reset is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_rtc_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc_reset is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of reset_n_reg : label is "xilinx.com:signal:reset:1.0  reset_n  RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of reset_n_reg : label is "POLARITY ACTIVE_LOW";
begin
reset_n_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => '1',
      Q => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8 is
  port (
    \data_int_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_int_reg[7]_1\ : out STD_LOGIC;
    shift_reg_en : in STD_LOGIC;
    \data_int_reg[1]_0\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg\ : in STD_LOGIC;
    slave_sda_reg : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_int_reg[7]_2\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zxnexys_zxrtc_0_0_shift8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_int[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_int[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_int[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_int[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_int[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_int[7]_i_2\ : label is "soft_lutpair10";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\LEVEL_1_GEN.master_sda_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFFFFFACFFCFF"
    )
        port map (
      I0 => \LEVEL_1_GEN.master_sda_reg\,
      I1 => \^q\(7),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \LEVEL_1_GEN.master_sda_reg_0\,
      O => \data_int_reg[7]_1\
    );
\data_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(0),
      O => \p_2_in__0\(1)
    );
\data_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(1),
      O => \p_2_in__0\(2)
    );
\data_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(2),
      O => \p_2_in__0\(3)
    );
\data_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(3),
      O => \p_2_in__0\(4)
    );
\data_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(4),
      O => \p_2_in__0\(5)
    );
\data_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(5),
      O => \p_2_in__0\(6)
    );
\data_int[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shift_reg_en,
      I1 => \data_int_reg[1]_0\,
      O => \data_int[7]_i_1_n_0\
    );
\data_int[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(6),
      O => \p_2_in__0\(7)
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \data_int_reg[0]_0\(0),
      Q => \^q\(0),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(1),
      Q => \^q\(1),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(2),
      Q => \^q\(2),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(3),
      Q => \^q\(3),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(4),
      Q => \^q\(4),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(5),
      Q => \^q\(5),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(6),
      Q => \^q\(6),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(7),
      Q => \^q\(7),
      R => \data_int_reg[7]_2\
    );
slave_sda_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCCAAFFFFFFFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \LEVEL_1_GEN.master_sda_reg\,
      I2 => slave_sda_reg,
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => \state__0\(1),
      O => \data_int_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8_7 is
  port (
    shift_reg_ld0 : out STD_LOGIC;
    master_slave_reg : out STD_LOGIC;
    abgc_i_reg : out STD_LOGIC;
    detect_start_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    detect_start_reg_0 : out STD_LOGIC;
    aas_i_reg : out STD_LOGIC;
    \data_int_reg[0]_0\ : out STD_LOGIC;
    detect_start : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shift_reg_ld_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    master_slave : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    Ro_prev : in STD_LOGIC;
    arb_lost : in STD_LOGIC;
    sda_sample : in STD_LOGIC;
    \FSM_sequential_state[2]_i_4_0\ : in STD_LOGIC;
    abgc_i_reg_0 : in STD_LOGIC;
    abgc_i_reg_1 : in STD_LOGIC;
    aas_i : in STD_LOGIC;
    aas_i_reg_0 : in STD_LOGIC;
    srw_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8_7 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8_7;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8_7 is
  signal \FSM_sequential_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9_n_0\ : STD_LOGIC;
  signal abgc_i_i_2_n_0 : STD_LOGIC;
  signal abgc_i_i_3_n_0 : STD_LOGIC;
  signal \^abgc_i_reg\ : STD_LOGIC;
  signal i2c_header : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shift_reg_ld_i_2_n_0 : STD_LOGIC;
  signal slave_sda_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of abgc_i_i_3 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of slave_sda_i_2 : label is "soft_lutpair13";
begin
  abgc_i_reg <= \^abgc_i_reg\;
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000EFF0F0F0F"
    )
        port map (
      I0 => detect_start,
      I1 => \FSM_sequential_state[2]_i_8_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => Ro_prev,
      I5 => \state__0\(2),
      O => detect_start_reg
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDCDCFFFFFCDC"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_0\,
      I1 => \FSM_sequential_state_reg[1]_1\,
      I2 => master_slave,
      I3 => Q(1),
      I4 => \^abgc_i_reg\,
      I5 => \FSM_sequential_state[1]_i_5_n_0\,
      O => master_slave_reg
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFFFEFFFEFFF"
    )
        port map (
      I0 => sda_sample,
      I1 => arb_lost,
      I2 => aas_i,
      I3 => i2c_header(0),
      I4 => Q(1),
      I5 => master_slave,
      O => \FSM_sequential_state[1]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007171FF71"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => detect_start,
      I3 => \FSM_sequential_state[2]_i_8_n_0\,
      I4 => \FSM_sequential_state[2]_i_9_n_0\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => master_slave,
      I1 => i2c_header(6),
      I2 => i2c_header(4),
      I3 => i2c_header(5),
      I4 => slave_sda_i_3_n_0,
      I5 => abgc_i_reg_0,
      O => \FSM_sequential_state[2]_i_8_n_0\
    );
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8FFFFFFFF"
    )
        port map (
      I0 => master_slave,
      I1 => Q(1),
      I2 => i2c_header(0),
      I3 => arb_lost,
      I4 => sda_sample,
      I5 => \FSM_sequential_state[2]_i_4_0\,
      O => \FSM_sequential_state[2]_i_9_n_0\
    );
aas_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80000"
    )
        port map (
      I0 => \^abgc_i_reg\,
      I1 => aas_i,
      I2 => aas_i_reg_0,
      I3 => abgc_i_reg_1,
      I4 => Q(0),
      O => aas_i_reg
    );
abgc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044440400"
    )
        port map (
      I0 => detect_start,
      I1 => Q(0),
      I2 => abgc_i_i_2_n_0,
      I3 => abgc_i_i_3_n_0,
      I4 => abgc_i_reg_0,
      I5 => abgc_i_reg_1,
      O => detect_start_reg_0
    );
abgc_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => i2c_header(0),
      I4 => Q(2),
      O => abgc_i_i_2_n_0
    );
abgc_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i2c_header(6),
      I1 => i2c_header(4),
      I2 => i2c_header(5),
      I3 => slave_sda_i_3_n_0,
      O => abgc_i_i_3_n_0
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \data_int_reg[0]_2\,
      Q => i2c_header(0),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(0),
      Q => i2c_header(1),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(1),
      Q => i2c_header(2),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(2),
      Q => i2c_header(3),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(3),
      Q => i2c_header(4),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(4),
      Q => i2c_header(5),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(5),
      Q => i2c_header(6),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(6),
      Q => i2c_header(7),
      R => \data_int_reg[0]_1\
    );
shift_reg_ld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0320"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => shift_reg_ld_reg,
      I5 => shift_reg_ld_i_2_n_0,
      O => shift_reg_ld0
    );
shift_reg_ld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0000F00A00000"
    )
        port map (
      I0 => i2c_header(0),
      I1 => Q(1),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => master_slave,
      O => shift_reg_ld_i_2_n_0
    );
slave_sda_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => abgc_i_reg_0,
      I1 => slave_sda_i_3_n_0,
      I2 => i2c_header(5),
      I3 => i2c_header(4),
      I4 => i2c_header(6),
      O => \^abgc_i_reg\
    );
slave_sda_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i2c_header(3),
      I1 => i2c_header(1),
      I2 => i2c_header(7),
      I3 => i2c_header(2),
      O => slave_sda_i_3_n_0
    );
srw_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => i2c_header(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => srw_i_reg(0),
      O => \data_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_soft_reset is
  port (
    sw_rst_cond_d1 : out STD_LOGIC;
    AXI_Bus2IP_Reset : out STD_LOGIC;
    \RESET_FLOPS[3].RST_FLOPS_0\ : out STD_LOGIC;
    \RESET_FLOPS[3].RST_FLOPS_1\ : out STD_LOGIC;
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    Bus2IIC_Reset : out STD_LOGIC;
    sw_rst_cond : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    reset_trig0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Tx_fifo_rst : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_soft_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_soft_reset is
  signal \^axi_bus2ip_reset\ : STD_LOGIC;
  signal \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \^reset_flops[3].rst_flops_0\ : STD_LOGIC;
  signal \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal flop_q_chain : STD_LOGIC_VECTOR ( 1 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_RAM[0].SRL16E_I_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FIFO_RAM[1].SRL16E_I_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.ro_prev_i_i_1\ : label is "soft_lutpair61";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \RESET_FLOPS[0].RST_FLOPS\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[1].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[1].RST_FLOPS_i_1\ : label is "soft_lutpair62";
  attribute IS_CE_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[2].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[2].RST_FLOPS_i_1\ : label is "soft_lutpair62";
  attribute IS_CE_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[3].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[7]_i_1\ : label is "soft_lutpair61";
begin
  AXI_Bus2IP_Reset <= \^axi_bus2ip_reset\;
  \RESET_FLOPS[3].RST_FLOPS_0\ <= \^reset_flops[3].rst_flops_0\;
\FIFO_RAM[0].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(0)
    );
\FIFO_RAM[1].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(1)
    );
\RD_FIFO_CNTRL.ro_prev_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^reset_flops[3].rst_flops_0\,
      I1 => s_axi_aresetn,
      I2 => Msms_set,
      I3 => \RD_FIFO_CNTRL.ro_prev_i_reg\,
      O => \RESET_FLOPS[3].RST_FLOPS_1\
    );
\RESET_FLOPS[0].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => S,
      Q => flop_q_chain(1),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(2),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(1),
      O => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[2].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(3),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[2].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(2),
      O => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[3].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\,
      Q => \^reset_flops[3].rst_flops_0\,
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[3].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(3),
      O => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\
    );
\ip_irpt_enable_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_flops[3].rst_flops_0\,
      I1 => s_axi_aresetn,
      O => Bus2IIC_Reset
    );
reset_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => reset_trig0,
      Q => S,
      R => \^axi_bus2ip_reset\
    );
rst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^axi_bus2ip_reset\
    );
sw_rst_cond_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sw_rst_cond,
      Q => sw_rst_cond_d1,
      R => \^axi_bus2ip_reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_int_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_onehot_scl_state_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[1]_2\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[2]\ : in STD_LOGIC;
    arb_lost : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \q_int_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stop_scl_reg : in STD_LOGIC;
    \q_int_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_7\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_upcnt_n;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n is
  signal \FSM_onehot_scl_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_5_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \q_int[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_6_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_7_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[5]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[6]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_int[0]_i_3__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_int[0]_i_7\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q_int[1]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q_int[4]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \q_int[5]_i_2\ : label is "soft_lutpair9";
begin
  \FSM_onehot_scl_state_reg[1]\ <= \^fsm_onehot_scl_state_reg[1]\;
  Q(8 downto 0) <= \^q\(8 downto 0);
\FSM_onehot_scl_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444F444F44"
    )
        port map (
      I0 => CO(0),
      I1 => \FSM_onehot_scl_state_reg[0]\(1),
      I2 => \FSM_onehot_scl_state_reg[1]_0\,
      I3 => \FSM_onehot_scl_state_reg[1]_1\,
      I4 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I5 => \FSM_onehot_scl_state_reg[1]_2\,
      O => D(0)
    );
\FSM_onehot_scl_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1511"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[1]_0\,
      I1 => \FSM_onehot_scl_state_reg[1]_1\,
      I2 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I3 => \FSM_onehot_scl_state_reg[1]_2\,
      I4 => \FSM_onehot_scl_state_reg[2]\,
      O => D(1)
    );
\FSM_onehot_scl_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[2]_0\,
      I1 => \FSM_onehot_scl_state_reg[0]\(5),
      I2 => \FSM_onehot_scl_state_reg[0]\(0),
      I3 => \FSM_onehot_scl_state_reg[2]_1\(0),
      I4 => \FSM_onehot_scl_state_reg[0]\(1),
      I5 => CO(0),
      O => \FSM_onehot_scl_state[2]_i_3_n_0\
    );
\FSM_onehot_scl_state[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]_0\,
      I1 => \FSM_onehot_scl_state_reg[0]\(1),
      I2 => \FSM_onehot_scl_state_reg[0]\(4),
      I3 => \FSM_onehot_scl_state_reg[0]\(9),
      I4 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      O => E(0)
    );
\FSM_onehot_scl_state[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(7),
      I1 => \q_int_reg[0]_3\(0),
      I2 => stop_scl_reg,
      I3 => \q_int_reg[0]_4\(0),
      I4 => \q_int_reg[0]_5\(0),
      I5 => \q_int_reg[0]_6\(0),
      O => \FSM_onehot_scl_state[9]_i_5_n_0\
    );
clk_cnt_en1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => \q_int_reg[2]_0\(2)
    );
clk_cnt_en1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \q_int_reg[2]_0\(1)
    );
clk_cnt_en1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \q_int_reg[2]_0\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \q_int_reg[0]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => DI(2)
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \q_int_reg[0]_0\(2)
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(4),
      O => \q_int_reg[0]_0\(1)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => DI(1)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => DI(0)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \q_int_reg[0]_0\(0)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \q_int_reg[1]_0\(3)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \q_int_reg[1]_0\(2)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \q_int_reg[1]_0\(1)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int_reg[1]_0\(0)
    );
\q_int[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[1]\,
      I1 => \FSM_onehot_scl_state_reg[0]\(5),
      I2 => \FSM_onehot_scl_state_reg[0]\(0),
      I3 => \FSM_onehot_scl_state_reg[0]\(7),
      I4 => \FSM_onehot_scl_state_reg[0]\(3),
      I5 => \q_int[0]_i_4_n_0\,
      O => \q_int[0]_i_1__0_n_0\
    );
\q_int[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[0]_i_7_n_0\,
      O => p_0_in(8)
    );
\q_int[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(1),
      I1 => \FSM_onehot_scl_state_reg[0]\(4),
      I2 => \FSM_onehot_scl_state_reg[0]\(9),
      O => \^fsm_onehot_scl_state_reg[1]\
    );
\q_int[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(2),
      I1 => \FSM_onehot_scl_state_reg[0]\(8),
      I2 => \FSM_onehot_scl_state_reg[0]\(6),
      O => \q_int[0]_i_4_n_0\
    );
\q_int[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(0),
      I1 => \FSM_onehot_scl_state_reg[2]_1\(0),
      I2 => \FSM_onehot_scl_state_reg[1]_1\,
      O => \q_int[0]_i_5__0_n_0\
    );
\q_int[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(6),
      I1 => \FSM_onehot_scl_state_reg[0]\(8),
      I2 => \FSM_onehot_scl_state_reg[0]\(2),
      I3 => scndry_out,
      I4 => \q_int_reg[0]_2\(0),
      I5 => \FSM_onehot_scl_state_reg[0]\(4),
      O => \q_int[0]_i_6_n_0\
    );
\q_int[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \q_int[2]_i_2_n_0\,
      O => \q_int[0]_i_7_n_0\
    );
\q_int[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[1]_i_2_n_0\,
      O => p_0_in(7)
    );
\q_int[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \q_int[2]_i_2_n_0\,
      O => \q_int[1]_i_2_n_0\
    );
\q_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111011100000"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[2]_i_2_n_0\,
      I5 => \^q\(6),
      O => p_0_in(6)
    );
\q_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \q_int[2]_i_2_n_0\
    );
\q_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[3]_i_2_n_0\,
      O => p_0_in(5)
    );
\q_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \q_int[3]_i_2_n_0\
    );
\q_int[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000000001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[4]_i_2_n_0\,
      I5 => \^q\(4),
      O => p_0_in(4)
    );
\q_int[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \q_int[4]_i_2_n_0\
    );
\q_int[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[5]_i_2_n_0\,
      O => p_0_in(3)
    );
\q_int[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \q_int[5]_i_2_n_0\
    );
\q_int[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000000001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[6]_i_2_n_0\,
      I5 => \^q\(2),
      O => p_0_in(2)
    );
\q_int[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int[6]_i_2_n_0\
    );
\q_int[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111011100000"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(1)
    );
\q_int[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \^q\(0),
      O => p_0_in(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(8),
      Q => \^q\(8),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(7),
      Q => \^q\(7),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(6),
      Q => \^q\(6),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(5),
      Q => \^q\(5),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(4),
      Q => \^q\(4),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(3),
      Q => \^q\(3),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(2),
      Q => \^q\(2),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \q_int_reg[0]_7\
    );
stop_start_wait1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => S(2)
    );
stop_start_wait1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => S(1)
    );
stop_start_wait1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_under_prev_i_reg : out STD_LOGIC;
    sda_setup : in STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    \q_int_reg[8]_0\ : in STD_LOGIC;
    rsta_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_stop : in STD_LOGIC;
    gen_stop_d1 : in STD_LOGIC;
    tx_under_prev_d1 : in STD_LOGIC;
    sda_setup_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : in STD_LOGIC;
    \q_int_reg[8]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n_8 : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n_8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n_8 is
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__1_n_0\ : STD_LOGIC;
  signal q_int_reg : STD_LOGIC_VECTOR ( 0 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q_int[2]_i_2__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \q_int[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q_int[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q_int[7]_i_1\ : label is "soft_lutpair16";
begin
\i__carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => q_int_reg(0),
      I1 => q_int_reg(1),
      I2 => q_int_reg(2),
      O => S(2)
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => q_int_reg(3),
      I1 => q_int_reg(5),
      I2 => q_int_reg(4),
      O => S(1)
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      O => S(0)
    );
\q_int[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sda_setup,
      I1 => \q_int[0]_i_3_n_0\,
      O => \q_int[0]_i_1_n_0\
    );
\q_int[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45551000"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => \q_int[0]_i_4__0_n_0\,
      I2 => q_int_reg(2),
      I3 => q_int_reg(1),
      I4 => q_int_reg(0),
      O => \q_int[0]_i_2__1_n_0\
    );
\q_int[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => sda_rin_d1,
      I1 => \q_int_reg[8]_0\,
      I2 => \q_int[0]_i_5_n_0\,
      O => \q_int[0]_i_3_n_0\
    );
\q_int[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => q_int_reg(4),
      I1 => q_int_reg(6),
      I2 => q_int_reg(8),
      I3 => q_int_reg(7),
      I4 => q_int_reg(5),
      I5 => q_int_reg(3),
      O => \q_int[0]_i_4__0_n_0\
    );
\q_int[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => rsta_d1,
      I1 => Q(0),
      I2 => gen_stop,
      I3 => gen_stop_d1,
      I4 => tx_under_prev_d1,
      I5 => sda_setup_reg,
      O => \q_int[0]_i_5_n_0\
    );
\q_int[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5104"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(2),
      I2 => \q_int[0]_i_4__0_n_0\,
      I3 => q_int_reg(1),
      O => \q_int[1]_i_1__1_n_0\
    );
\q_int[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(4),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(5),
      I4 => q_int_reg(3),
      I5 => q_int_reg(2),
      O => \q_int[2]_i_1__1_n_0\
    );
\q_int[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      O => \q_int[2]_i_2__0_n_0\
    );
\q_int[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(5),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(4),
      I4 => q_int_reg(3),
      O => \q_int[3]_i_1__1_n_0\
    );
\q_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      I3 => q_int_reg(5),
      I4 => q_int_reg(4),
      I5 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(4)
    );
\q_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      I3 => q_int_reg(5),
      I4 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(3)
    );
\q_int[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => q_int_reg(7),
      I2 => q_int_reg(6),
      I3 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(2)
    );
\q_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(1)
    );
\q_int[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[0]_i_2__1_n_0\,
      Q => q_int_reg(0),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[1]_i_1__1_n_0\,
      Q => q_int_reg(1),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[2]_i_1__1_n_0\,
      Q => q_int_reg(2),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[3]_i_1__1_n_0\,
      Q => q_int_reg(3),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => q_int_reg(4),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => q_int_reg(5),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => q_int_reg(6),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => q_int_reg(7),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => q_int_reg(8),
      R => \q_int_reg[8]_1\
    );
sda_setup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FD00FC"
    )
        port map (
      I0 => CO(0),
      I1 => sda_setup_reg,
      I2 => \q_int[0]_i_3_n_0\,
      I3 => scndry_out,
      I4 => sda_setup,
      O => tx_under_prev_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  port (
    \q_int_reg[2]_0\ : out STD_LOGIC;
    \q_int_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    EarlyAckDataState_reg : in STD_LOGIC;
    EarlyAckDataState_reg_0 : in STD_LOGIC;
    detect_start : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bit_cnt_en : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    scl_falling_edge : in STD_LOGIC;
    dtc_i_reg : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    state0 : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC;
    \q_int_reg[0]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ : entity is "upcnt_n";
end \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6_n_0\ : STD_LOGIC;
  signal bit_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q_int[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_int[0]_i_3__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_int[3]_i_1__0\ : label is "soft_lutpair6";
begin
EarlyAckDataState_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000180FFFFFFFF"
    )
        port map (
      I0 => bit_cnt(1),
      I1 => bit_cnt(0),
      I2 => bit_cnt(2),
      I3 => bit_cnt(3),
      I4 => EarlyAckDataState_reg,
      I5 => EarlyAckDataState_reg_0,
      O => \q_int_reg[2]_0\
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[0]_1\,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE62A2"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[2]_0\,
      I3 => \state__0\(1),
      I4 => \FSM_sequential_state_reg[2]_1\,
      I5 => state0,
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFECFEA"
    )
        port map (
      I0 => detect_start,
      I1 => \FSM_sequential_state[2]_i_6_n_0\,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state_reg[0]_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => bit_cnt(1),
      I1 => bit_cnt(0),
      I2 => bit_cnt(3),
      I3 => bit_cnt(2),
      O => \FSM_sequential_state[2]_i_6_n_0\
    );
dtc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => bit_cnt(3),
      I1 => bit_cnt(2),
      I2 => bit_cnt(0),
      I3 => bit_cnt(1),
      I4 => scl_falling_edge,
      I5 => dtc_i_reg,
      O => \q_int_reg[0]_0\
    );
\q_int[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFEEFEF"
    )
        port map (
      I0 => bit_cnt_en,
      I1 => detect_start,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \q_int[0]_i_1__1_n_0\
    );
\q_int[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(1),
      I2 => bit_cnt(0),
      I3 => bit_cnt(2),
      I4 => bit_cnt(3),
      O => \q_int[0]_i_2__0_n_0\
    );
\q_int[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => detect_start,
      O => \q_int[0]_i_3__1_n_0\
    );
\q_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(0),
      I2 => bit_cnt(1),
      I3 => bit_cnt(2),
      O => \q_int[1]_i_1__0_n_0\
    );
\q_int[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000414441440000"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      I5 => bit_cnt(1),
      O => \q_int[2]_i_1__0_n_0\
    );
\q_int[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004144"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      O => \q_int[3]_i_1__0_n_0\
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[0]_i_2__0_n_0\,
      Q => bit_cnt(3),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[1]_i_1__0_n_0\,
      Q => bit_cnt(2),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[2]_i_1__0_n_0\,
      Q => bit_cnt(1),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[3]_i_1__0_n_0\,
      Q => bit_cnt(0),
      R => \q_int_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_write is
  port (
    BREADY_reg_0 : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_cState_reg[5]\ : out STD_LOGIC;
    \FSM_onehot_cState_reg[4]_0\ : out STD_LOGIC;
    rtc_rw_reg : out STD_LOGIC;
    \AWADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk_peripheral : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_1\ : in STD_LOGIC;
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_cState_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_2\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_3\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cState_reg[2]_1\ : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_cState[3]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_5\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \AWADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end zxnexys_zxrtc_0_0_write;

architecture STRUCTURE of zxnexys_zxrtc_0_0_write is
  signal AWVALID_i_1_n_0 : STD_LOGIC;
  signal BREADY_i_1_n_0 : STD_LOGIC;
  signal \^bready_reg_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_cstate_reg[5]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WVALID_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_wvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AWVALID_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of BREADY_i_1 : label is "soft_lutpair74";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_10\ : label is "soft_lutpair73";
begin
  BREADY_reg_0 <= \^bready_reg_0\;
  \FSM_sequential_cState_reg[5]\ <= \^fsm_sequential_cstate_reg[5]\;
  Q(0) <= \^q\(0);
  s_axi_awvalid <= \^s_axi_awvalid\;
  s_axi_wvalid <= \^s_axi_wvalid\;
\AWADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(0),
      Q => \AWADDR_reg[8]_0\(0),
      R => '0'
    );
\AWADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(1),
      Q => \AWADDR_reg[8]_0\(1),
      R => '0'
    );
\AWADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(2),
      Q => \AWADDR_reg[8]_0\(2),
      R => '0'
    );
\AWADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(3),
      Q => \AWADDR_reg[8]_0\(3),
      R => '0'
    );
\AWADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(4),
      Q => \AWADDR_reg[8]_0\(4),
      R => '0'
    );
AWVALID_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[1]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \^s_axi_awvalid\,
      O => AWVALID_i_1_n_0
    );
AWVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => AWVALID_i_1_n_0,
      Q => \^s_axi_awvalid\,
      R => '0'
    );
BREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^bready_reg_0\,
      O => BREADY_i_1_n_0
    );
BREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => BREADY_i_1_n_0,
      Q => \^bready_reg_0\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \FSM_onehot_cState_reg[4]_1\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[0]_i_1__0_n_0\
    );
\FSM_onehot_cState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_wready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1_n_0\
    );
\FSM_onehot_cState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_bvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_wready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1_n_0\
    );
\FSM_onehot_cState[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^bready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_bvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1_n_0\
    );
\FSM_onehot_cState[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_cState_reg[4]_1\,
      I2 => \^bready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1__0_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1_n_0\,
      Q => \^q\(0)
    );
\FSM_sequential_cState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEEEFE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[0]\,
      I1 => \FSM_sequential_cState_reg[2]_0\,
      I2 => \FSM_sequential_cState_reg[0]_0\,
      I3 => \FSM_sequential_cState_reg[5]_0\(0),
      I4 => \FSM_sequential_cState[0]_i_4_n_0\,
      I5 => \^fsm_sequential_cstate_reg[5]\,
      O => D(0)
    );
\FSM_sequential_cState[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[1]\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[0]_i_11_n_0\
    );
\FSM_sequential_cState[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500110F550011"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[1]_i_5\,
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[5]_0\(2),
      I4 => \FSM_sequential_cState_reg[5]_0\(3),
      I5 => wr_ack,
      O => \FSM_sequential_cState[0]_i_12_n_0\
    );
\FSM_sequential_cState[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003010D310D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[5]_0\(2),
      I2 => \FSM_sequential_cState_reg[5]_0\(3),
      I3 => \FSM_sequential_cState_reg[1]\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(5),
      I5 => \FSM_sequential_cState_reg[5]_0\(4),
      O => \FSM_sequential_cState[0]_i_13_n_0\
    );
\FSM_sequential_cState[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[0]_1\,
      I1 => \FSM_sequential_cState[0]_i_11_n_0\,
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState[0]_i_12_n_0\,
      I4 => \FSM_sequential_cState_reg[5]_0\(1),
      I5 => \FSM_sequential_cState[0]_i_13_n_0\,
      O => \FSM_sequential_cState[0]_i_4_n_0\
    );
\FSM_sequential_cState[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04070004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(5),
      I1 => \FSM_sequential_cState_reg[5]_0\(4),
      I2 => \^q\(0),
      I3 => \FSM_sequential_cState_reg[5]_0\(3),
      I4 => \FSM_sequential_cState_reg[5]_0\(2),
      O => \^fsm_sequential_cstate_reg[5]\
    );
\FSM_sequential_cState[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_5\,
      I1 => \FSM_sequential_cState_reg[5]_0\(3),
      I2 => \^q\(0),
      I3 => \FSM_sequential_cState_reg[5]_0\(2),
      O => rtc_rw_reg
    );
\FSM_sequential_cState[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF737FFFFF7474"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[5]_0\(4),
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \FSM_sequential_cState_reg[1]\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(1),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_onehot_cState_reg[4]_0\
    );
\FSM_sequential_cState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF4F"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(1),
      I3 => \FSM_sequential_cState[2]_i_3_n_0\,
      I4 => \FSM_sequential_cState_reg[2]\,
      I5 => \FSM_sequential_cState_reg[2]_0\,
      O => D(1)
    );
\FSM_sequential_cState[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8A8AAAAA8"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_5_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[5]_0\(3),
      I4 => \^q\(0),
      I5 => wr_ack,
      O => \FSM_sequential_cState[2]_i_2_n_0\
    );
\FSM_sequential_cState[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E00EE000ECEEE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_3\,
      I1 => \FSM_sequential_cState_reg[2]_1\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[5]_0\(0),
      I4 => \FSM_sequential_cState_reg[2]_2\,
      I5 => \^q\(0),
      O => \FSM_sequential_cState[2]_i_3_n_0\
    );
\FSM_sequential_cState[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBBBFBFBFBBB"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(2),
      I1 => \^q\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(3),
      I5 => \FSM_sequential_cState_reg[1]\(0),
      O => \FSM_sequential_cState[2]_i_5_n_0\
    );
\FSM_sequential_cState[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[2]_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(2),
      I2 => \FSM_sequential_cState_reg[5]_0\(1),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_3\,
      I5 => \FSM_sequential_cState[3]_i_2_n_0\,
      O => D(2)
    );
\FSM_sequential_cState[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \FSM_sequential_cState[3]_i_3_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(1),
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState[3]_i_4_n_0\,
      I4 => \FSM_sequential_cState[3]_i_5_n_0\,
      O => \FSM_sequential_cState[3]_i_2_n_0\
    );
\FSM_sequential_cState[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC00005F5CFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[1]_i_5\,
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(0),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_3_n_0\
    );
\FSM_sequential_cState[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000770F00000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[3]_i_2_0\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(5),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_4_n_0\
    );
\FSM_sequential_cState[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_1\,
      I1 => \FSM_sequential_cState_reg[5]_0\(1),
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(0),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_5_n_0\
    );
\FSM_sequential_cState[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011101010"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[4]\,
      I4 => \FSM_sequential_cState_reg[4]_0\,
      I5 => \FSM_sequential_cState_reg[2]_0\,
      O => D(3)
    );
\FSM_sequential_cState[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFE2FFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_1\,
      I3 => \FSM_sequential_cState_reg[2]_0\,
      I4 => \FSM_sequential_cState_reg[5]_2\,
      I5 => \FSM_sequential_cState_reg[5]_3\,
      O => D(4)
    );
\FSM_sequential_cState[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(4),
      I1 => \FSM_sequential_cState_reg[5]_0\(3),
      I2 => \FSM_sequential_cState_reg[5]_0\(0),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(2),
      I5 => \FSM_sequential_cState_reg[5]_0\(1),
      O => \FSM_sequential_cState[5]_i_2_n_0\
    );
\WDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(0),
      Q => \WDATA_reg[9]_0\(0),
      R => '0'
    );
\WDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(1),
      Q => \WDATA_reg[9]_0\(1),
      R => '0'
    );
\WDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(2),
      Q => \WDATA_reg[9]_0\(2),
      R => '0'
    );
\WDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(3),
      Q => \WDATA_reg[9]_0\(3),
      R => '0'
    );
\WDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(4),
      Q => \WDATA_reg[9]_0\(4),
      R => '0'
    );
\WDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(5),
      Q => \WDATA_reg[9]_0\(5),
      R => '0'
    );
\WDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(6),
      Q => \WDATA_reg[9]_0\(6),
      R => '0'
    );
\WDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(7),
      Q => \WDATA_reg[9]_0\(7),
      R => '0'
    );
\WDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(8),
      Q => \WDATA_reg[9]_0\(8),
      R => '0'
    );
\WDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(9),
      Q => \WDATA_reg[9]_0\(9),
      R => '0'
    );
WVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^s_axi_wvalid\,
      O => WVALID_i_1_n_0
    );
WVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => WVALID_i_1_n_0,
      Q => \^s_axi_wvalid\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 53952)
`protect data_block
bbyPEFfLHsr58YTAEpt9NIE4FLJTR8x/93dkJirR/MrQuZUQWf4V+BUbYOycx4WWFNsCjlwkWGT0
lqgFiu0bNTvMdV2YvyD6DNtkoGLmWCz6RvuN3rNBB5VuzPk32bsbzKzeoXlN2LOXoX8SQPz3MhJG
2amuQt9bFS9MvasJ2lGieQzdoua5kIfyNZfPTDcGwmfjSzpnTbK2u2tre8zJhfUfxvTHmpSp2fh1
CQTDzgDDHlYNvmZzoeUoFB2DDxnWc8o/96RvQF1AEtKHvIaihYn3kq8g7Dvu8MkCrcghxwy/Mjht
YWgqPXh5IIZB8Pq4F01VnIAP4hoyHwldn1whMd9a4FBHXn0vgfK/aEUCZGvk3wwx83UTRh0zm3ez
2t2BY9/ZziNo8DZtTZFf6ao6VWOybZk6Wq/U8SW+OBvA4xf5xCrCwIMixaZummHxXX/LmvQcRril
zrTuvc1Wqaf8h97uX51myxkuOBtRcWoVihXSRmXO4WDh6fFTIh03m6LVkCvKjy5PVx1ZAVmaDfxP
wJObRYbfzplK3U+//kVGT81bHY6SjY+Cq0SzKNEkAnqVtGC2BehvFjH+uIoNDuruW2YsdgWu3eEv
lR7aqh9pcm2sOv018zlvyrtjY9BLJklstTKx5+Uex4r69m2qh6dMCopL3UTyNYPpjA/7T7OOnPMI
mfFcaLTzlTOnuyL4risYVk0q3rzqGK8B1WXxfPs5Mv46L/eneW1VqwgAYnDLpOwaVTah2Wzt88uW
6nUk/hb5VrtllfFubXt67+cwDRwhhDn/lQZSsPgWOGG7+tYci3ZSPIuQF4SRugT69GRlk3XHn8oW
lYPXXlBWlW9EQr+QibAQGqlLPIUCTNQFkGn2x9prfqsXxz3jJ9SZW3rQ1EQ9QJUVfvjdSs9CFBIk
Ri9rrfvVr0C7BoLJ83bLz0sH4ompPN+igqO4jl2EdPpFyqoZ/nCpdS71YaCb0x7TSTKq32mSkMNC
ZVW+BozVRKi6i4wMYsq9lbCLHsaKGn5MESQVoo9yeeno0MI/TN2KOeoIXlVYVm6qxbNrODS22nq0
aaFhRtYOCENkpCF9lWYEygRLcyaPAYb9za3Xe/eN8IULE1pMcKEwOgKQCo3mJB3eXsCbrolY6ZCi
NPPdY9mu6SHxNLvScTSjZ5Ic2Oxk5S48Aj+/X9elYohFlm5GzO9bb47A3TTGKfM7bRINrEcJ3/xx
uafhamSk9XgJRakrtouQjM1YsOjGH3H/QWnqz3PwNbSFS1pJL0cXgN9bERVHngwBzNvFOvlvXzfF
Kc0FyfO2fKMjzGNpPI9N0yehFydOqt08AIHsSz/fULFC+5M5AwRxE9HeEoxPpfFoDICi/PrQgpOR
79xJ5q7jwkOlYKR7XYn3kNx54qg797683UeP+IXi0QSG7260tGd9pAOl4DoqsElm9+Z4/Ql77ZQ1
+8pCmm/edmdQI/rmcZnPzDPvtSQSAzCVM4aX/y3JnwrKWzDn2HNNDGmObTMMr9z/KvAN/JQeFs1O
gE6sv/VISqT9mmwhVqB4mqk+IqV1P6IHNTpE/kf5IXybPcTY7DLcykqtyNNDlaOlhmHpnYa2f32B
bPasTHoDW0ZYTwYsoaKZH5OzjIvoynCDcTCoRkRoE1vz+uwEkeTqajG4nD9qb302jJBNB2LIEtEN
Bk4NAmKHZeelg4f0ZaMVahlw/CGxq50eYNBjOf4zZLpbRbps0g2KqFBj97ICxVLqqEyv3b6GkyMO
HN3UDVjj12Kh6L3oNZ2C1Dgg1cFTSdt4ypGyirSsnJJaSP59v00cWtlgQ6y3KWt0xbFZnlkTFgJq
jlYAU4jcSDnz3SnMAjkicSKOos4VvWbMZemwE8r75N+GjpFDaG6wf5ZJtPBXsLGc63BOuMkPxjE/
/laxd6B7c7WLg7Tb0RYD/DbSttYXzzmHHswjjLJNZTl/vhU1pOddm8b0SC79Ng+KzfzAZDjxT5Ne
rdM/1ylhpPTLz/7xWlNhhq8f7i2mVvhX9U08Mebyj+xSbdnhbqfxAUXE8GEGrGTdujG5U2xfeifS
b9wIx8Cd3Bas4JJwT+qs0oEsJMWeLsxW8+oGmtQcTL/jOxJAL7jc6pb1oTNK3sN6I2I9Z0PssJ4h
B68mYD/F9mvhukZoTUxyEDCijRKsL9VleCwX17puok6Pw5yB4/ycNLkXzqycS/2295bzbhGAHrIR
ynCQ8lN1GAyGPaDbrhGzoxH0FqJ/pL2MjndOF3u6gdBj5KfCxIaHFszCjhaMliP5BKLrJ3ybBgei
tgpFn1DV7EBAvFZZX8tmgOkGN2j8/Gw00nP4aO8BGIUMAcMHwlqHh4Ux4CrxCmL8wSoQ8Q9Acm7U
nUBJMhIDFnM7N9TULyJX3/XLZ/FBLBlzAxEGYBx4pBXnkCW8BRI5CMustb8ZkL8efVG2x8u4KJny
Gn3h1G8ZY7RIIafVajRLOXabGGYT/Pj4Y/LOZCyHNm7qfO5zhmoZwol9Q8i1BUNJ+uHdCtMzVmLP
cBcZVMDBggFWLsVaMUIx0bNPaXFVnGtijX0jqBFnwkVamKVmrz9axgrbjknLyX+hJSFUucsAcN3T
DCOST8/S/WDntiwLJ0K2GIA3uOKo5CnB/xwjW0Ej8BCeVJ2QtUtEyL13zlgiT2H89p2CwJNwpwAZ
tlA4ZiqFeLhra2pHgxlijoLsEa+SXi+xPuH137UyMPhzZ5i1V0tRhwiCSST8UWhPMou2/Es+ZxES
k3m42cuodqV15v+hnYTYDHbM60/bDyE/YCGN7G3ONW69GzAfr1UCU0/jXyr28msB0l2npUEMR6OD
7motepN+Kq8M6sA5s7w9f2cQO0H21fN5Oz8f6SuV8kdi9S/bgJoT2JIiXdclbtwwsotLB7+DCL8Q
9XB9c9mxXYzH76D/QgOwVGtlL/uhHXD+HmAg3LUeONYf33E8P4opH032xHeNCBY4glitHpe9QS3b
dVOzg0wCbR4iRe2vd1d3rPPBJeGLT8bi7dGBZ1H6TD8pQRw3HlCIOqqbODHAVCT2cv5dJ5aSR+OT
r3qD0EQpx8dygU8L98+Qu/YwWCTOC1IwypMCmAK2ONWSJOY4AwGF9Z3Vf2hv+Z80KKeVIXhYii5a
xdHpjmIC9653GOYZVu2Q+fb80cnAFngnqmM66uLikyJWTgQKR/Y7FXYOEn7KIqBIP8D/yLv2mPHt
uj84Rfv5jbqpJkenF9O/d431J3mXpaBTZgvJ52C4Zwin2LyoVXsXJs0umCMsio+fIH9c//lMB6cJ
TR/8dwlMVeB8YwO9wJockNUb7FYy13k8EHDYKe2Ty+TYV/Gc96z/12P/n++tChzfRoyDtZihrGiI
AiF9r/pVQoAu6tNgyyRUhDCZAhaCZL+IMbi/oZigaYnB0U2xuXBRt+o1v6DF9D61yFM68Oq2bPaz
UVLShf+R2iK/ziEwXlfgJVhcP4IwH2ZXXlyaFqo0RIbwVYcxBC4QDnjfsVWlKsudToEwk1XzLJfI
M/fiatXFG/EYwPq/L33Sa1o/0wyG/LaE60HVzlY+joh2L38buA8viBaRwB1c230MSsbG87jeUpBM
p9DE4vNnuo8/iF8QanssQFjD/BJsH72WX8RSDeq6bRfZjAUBcH0xJBK5calo8r/yTLAKM1HFX6F7
SKOGhfoCMgpt+b9/42aYtjxxOXgaDp2gSVcEgjfzN7v4ix5V6fdtgfpPR2mJ97O69v/scjMiwQfS
4h86ihd+0jsUv0C/nQttkuN+KHjdEkg0yxh96ZGxWl6AyVwgGiCFAFyMWiWSXEjQjCHyKs180L7G
etboH2Nbc3OGF4xTeWe6kJmcrJQvrpa13Ri5Eegf2Vxq4bUmgNcg+XHbqtMLzZePJNMDP2dS2h/X
0n0+Wwkhu3jJZByzeoOrQwQI55Glk1puADW2CXJdBRcWy/xI4BO6UR7wdFozBekzyOkQmYydF1Ky
BUktDGCr+3+9wphVnpU7+9mnSuIb+FaZvMNpmoF1RFymWhVKY7G+cAht02DnDI5XOO0y7F9wo73w
78WG+S2N7SASy2XwgZ/uP6KICxJ7L7ZBfvRVK80mHp7jySv8LFl6tBJ/xLCnLKP77/ZDQ+TPTTDx
9q8NwXgZg9IeTbw6N7wE2hc8AQjx5nBFuW7t04vZmhBKV26k3YvzpRzDufU30OWYij4FVoZ4+q6q
97bPy/JlFXeKrTSFwyI6Ub8KwtNsgnUSh/csnM7m+86kvLCqDtxDNLNy1FV7UR1euTIuhYOZqoUw
lSP3y+UoTNaB6DADXA9IFFPr1SxTyo5F+Eb72IdQo3ZoakdnL09T3mowZUmdKGgxOf7zsPBnl3p7
mvEcuVm6vaA8hnLLiaNyX8BhTgISf5dEvWuoZYFdwliyh+Ev3/FEHXoTvhGyBDoto29YZy8Yh5tc
OkSLpoL1k8SZ0RB907Lnj9v1zt3py3DQPG6YZd8y6U1t3ihquVI7wAzv9MZ8iM/O/kMtOfo5N49X
1SOjJwmEbpWngjQCVTZIorPNMNZ+LDh/z87/KwXRmcx3UuG3GkcjIKQbjgx4uEPjBGoFlu3oxTdK
FXIPALIN6P9aia9sFj5SlHb8ofat50Pkz0scMuQDCJ+flgHLj3ZTR6D3HsvbkEIsBMiCE54ID1Ie
GKa/ZozQxOq750T/hgi+voo917JGDzLSzzZHKlkq0wdUKfsXAh/Xbtl82kZXWvHBgjw6CBizS3M5
s1wS7cYIn7FdcIjSWtHb55c1AsxuHOBli+GvHvAGTS8COW7/kGRHF6wIwhozXEn0WD1Y7SgsNidA
4os31JDEQkJqowFMKRdD+HeNXvFb4zKijSeuxDvPvioyMFwJF1+YrMsD9OjZ0sh6Gqn5f0oprGbQ
hBTDCtOHfjUWQuvtZAcNZqaP+h3dpFHi+iwnGFbGemzZ+W9qAJlgbZFTnVo0Vt0gfclH8yLCejsE
OLSL8CEJ+SZQ7r1hLUIwVUu5DoYBnstJ57Ku+YWmitIXY3Qb0Lj0c0H0qKu19wMjJSULzGwZtgdq
jJyjrSKD4uprJnqrPJ0XIho9LQ/wmMN8XiqA+BKpDD8VnibY6diPbOkNaLZeLNwu6FIUQ4O/dQPS
RYEmdXo+rRvqC03qcq2RrF7psL5oya9XV1gMRpxTJcgBqT+i30LGp5FZ86CjHcU+pQO9M0evjdnd
0CCwGR+J8axWmAmVbBiO7h8u1pchJdJrgbdIqjT6XsRrHSI1BRUt1RNQMASXQh+oJW7pBOKTCjHe
BzaNnplek3Fo0f/5vAyYw0FTQvjija5fzcu0rGmV6+gwe3yr8/1eGN+rSidOjMAD45d0YBLT2sNT
4DVcAcPyo+bNo4vOZma3EDpq92p+YyAWjU7XMwr32oEQpjV4rt/DtwJn7M1r+f/v59bBsLumbfzn
EQewOlHlGjk967PZH5dWJy4JP0C4X9Y3NpLWfdmq8CG+gIFqKrUihlzG0LeWwXQEzvS3Ob6tvCG6
vbbJ7vEz8IZls/teQsmFH0RbBdRBE/lDNU9tOReCWietFImaGqPyr/CAf24/LmPCvXV2VjAV8uTt
gqlhhuaKMG99HGsad/cFqdwzu2grwy/NYEdF7Oo1/mqfVfWHQ5j71mdCLHjaNhqGUWR8zHGbKcuU
QmXlqw87+LuilBTjl3fYD2JF1kLhvi1uGu93MtwSNXkegFteJrsod8rFT561T1efftQ1IDImda4k
e4RsezouLy8ua7qClDcmBisUx3erHmpeLqLrrAc2/7Mzj0raCqtp0okTIhYG3KRBNECkfwnGVVaT
Shpbdj27i0cH87AzRtHNwvxIoC+l4Mjec8S4pzor76YKOnC1+Hd1xZF6K8QI/rzsQYgT8fiBKrJt
gBppdka+hQEthmGugmVxeKQGJFPaxfQUKZMKNHOV8fyo2PcBC3EaCtEtkjvipbnCPceCKVKSlfo1
TfpRxT3H2GHlr+3U0F9HGA4LrKlr1QottJ2elzHFgBMl8aUjsZIX6ZNvT4GqIrstHnFQFnVEmTZX
1yXJPVtZ/X4pcDGSChXzCgqw/xuwbcV4uz46258EqGIUaSRCjD+o1n3VNFwDs90z2DDp/XLKJKWo
U6DLFxU++tEvd7tOC91Wp+Qbw3WjF/ej5VjImiuosb+GmCzbLji68PtK3E5DH/1rrwetG5hY5XNP
p6AWm+BAo5See0sIlvRDfN0+R3FMC2Vn9qMB9QBCdZHTg/wAtHzjzSiRP8C91G6BNjuIZe/6NDuS
lH0mD9XtTTolOARUax5Y8U0OguVquwQjNkxGFG6duqvEvmn/wBWPZdSABz2boWO487LummZsYlm+
YeXyWU8nnwnBlEPlKTo8AfUYNmX0CEK86ePhzc9UQ6nx2+ES8W6g3ZpiPKLf3PpfLitWKW9MwEgS
K97GFi2BgZ9n1qgTwnIvFhkmbK/hOuaAq8KprBNvoaWNI5/4BJhq0DFr83mkMjpSPNQLLeEBB4to
+8sxIi/h1l1PYy+7tFuYwtnWUpzIwyTSqlIx/foOHUTErnryDmcVz6jUqXjTZBl10LF0Ki1+z64T
MqOqRzN/COCBudFI6iTMT4kZIWzE+xgNcoZWU5ln+emgoTmQVMKgjOHdK7p17Sc7OjfVMEcItmAZ
yCfecnyJZo0bzt133TjAStr7RnkJdM+x06dXdp0cAUXusgrxrhsXKEzk0j5FQx4BtJNyvUsqODgH
gQtO9+pWh6jkHAzGc48oFQ+Zs4leNWN1gmO4S+YqtUnff5irVzYMpqlB7drfk+SeD5aTXjKukZAR
uyLt5YZVR7ciKP4kb1GHmIzcsYo/PRm4qL/gdUMCbugychWPI8gS9eeI76D/gxxmLkxrCF/hFfVn
I04rm0pePTENN0Nw75bLVxazgBWN6SEpOLOLAqq54mnH2/sG5DXSHqNFmNVtvvhBikHRthD2R/gt
Ll8m9K4rUa48dNOCY2CnL+3ea/8qkPLmuwTggpFrlwvOVsGnUp+chKj/ewFc/kgQxLQx7RVlDYES
+eB5JtOLSPvUN2sBHuU2yuVSdiZCao9kWowWlkoBLyadEIdG/JlMtasK5kHa1uRSOqbNRBXpIu2R
MSL8cCT0e3rk53bCN9E2tNMFvPAhAZ2W9ecf0PdKL8w+ct770Tw9AoycqI0zypdBQwia4JIkCjdD
fE3IUx0eddjzCTpqwP21NLAkfEvdXsL51gb+u2O7RVzRe04XG+pqopIPRho9UbqcnqVvG0waOHoi
zlhPY+CUIu6wriMTqam1UXtC7v1qKe/MZV/rvLN6mmXJk33SPfNFs82GmioYerTj7hlSocdqfYtm
+oAY9HdymJG6k1PW9bYEVWef03ayZjwD0nthFTk4leRhaBzIjbYmpe3Z8aG7ZSbbkKw9nhNCZ43R
6plGQBN8VcWR2lIMxGXz8PjyFyxgc1HX2U0WNh1LBR1kIrw7Q2jMgPCECxInnhJc5lmt/oR8ALxm
PSPrJR8RkRzdvIcTxmhvz5W2rj7isGx2q2Ee+N2mlBkp/jrc+UuL6yPtOgDGPCSlUiRc8iBoQlQy
F9OBEx82mDOBdvDQMrQCAXRGqb7aGdyTaAZks4roVuhqWGUuyEL+qZduYnUrQhrpIwGtzRJIiNX/
Gk4uZV0PXJsnytKrE+dShsJH9J/6C/nB042XH/n1nx2bhCGtWsz1BfpILvFUBMzmEp2LCm6LadTc
KEm+6To/gM3a5g0c23qcCyzLJ0djuBSo0SRKVdbm4ukIFUVnnNhSJMaztg5+6OHQsYmwssXnm32g
ThpgY66F9YsFaDDu/9HY8IxEvdZCAdYRYKMY4wrsRlYvt2yWseKimvNIjksEIrEZIGAU3c/nTLR9
n6Ch9HrT5ll9F9Utfl+RDGoYlVja51bTYrKDqsjSw0IT22F5EzNhBVFTvN+YvMI3ar8CdHSXZgTN
TFXXeS3QitSjWTHiONWUJAkRCK6vbApM5qvGX4YTvAXAXGdDlLZNej7bn0kr78sMJiOivgGCjeIm
anFrGOBTKOgpbWnxlv8Kt9hvEQRG6BCfoe8t7YHkBz1P1v/0hQtBANZ5aAqabUYAmlx//j2zSnAs
5tYKf+8+54wzE+bkBWvM+Wb6mdn2pQXGOOwHyyokq9f7YCm8zXCTknMNsOtq9VjZdboXfYfCEKV6
PEMLS7V/4J5pobCVNmT8Nu9b49e2W0xnQ9EhJPF/CwyHuyZoM1vKThbLvngJQIiQ82Hn4zWGLcy5
UEQI5eHgZWvxRGq2kVgCq68p34oJR3SClqmYPp6vaoTC5gsgmlbkloBuTZvdeuNa3Vsrj2iBEMIf
W5Xd6iu5kcZNv8LGwnZvRUMQB6p9hselkLQxrqJyIh1UQ1APOOa3zkClGqv4S+oc3PaFd+nYTMSl
ulVqhOgjAy8ql5zhsFaXSVp+EGK1e1yGz5n/XaAEBLo02HS3gH9fGaVcZHjEuV1zr61+9OJXY6hc
sl0D11R4rGI8z/yqm2s4sGFdeuLkKEWFtgVfuV2onixXFxq79G8xb+vYc+xLgait6ZDnolnSL/TZ
iYyyr1S7o6eGjZQCf/awq5MmyHcgrN4SGf/Mf8kL8dWKI4OWGWK+kE2sqW56X4BxvNVYPVfto7w7
EtCz/OiAyuwx33WgJ7K99xdeibc2WE8ywCWBuD7eyT31rp/Q5MNR4C4Ra3/kXRt5k7EuHjF8AOiP
QFQc8Qc4TgHKj6Yu1OE2wWUszBkdGpYch7GL134FWspF7HNA3vBXADEf+olEzLNQFaG4fd/bpQou
THcAzXXQxz17Y4FxPZImviSiB9oia2Q2fYNPl5gpHfwjEGZYZxyGU1QvR3M14OIf6ODxGXKJZ+Xk
OK3qbR1n6oZLUjB6orRbBqM/ZBh4OWiGN2UokMKEiG7hWP/Tpmha+h2tkoHLkn1JwzMtC5wUtfNO
Am7VIn1BpqaIA/QoCN2culx75oD+3PB7csKvA2+GuPRw3MkMCyZ7riH3OVbR2y+yHbgXWvaOcNS8
MjpiSfNcVV+FIrw3R0qenF/grZHjlyWwx53ju6gqYY6JSdGzcXB3s3gNcs3GhxHDGWu8MvLwEokf
vanrH2EWkNWooFAosn1E6AKIut2mfe0MistnOVxyIX4NIgGr/4zncTdg9S9MUZSm0iU5bIRLFigl
pZfRT0C7/GLsddRRrHsx25CHHcnjDKZOgdaxGSuQiLybXaPKOC5CmSMTsrbIbXpCziHFrFyQFBbV
6WouMvbTNCadFta8TSuYvoXTmZPUSsCkKq6HAW8cwtzFSMHNm3wdoSbyWPMAvbWK6Q4IUXmpOZzz
SkKZHGTNMFPDNUPj2Ga5NxEwsqqVKSwv7YKC66RoYIfcNwjB3fTiElb57ucAAOq458t4VYNqZFHa
+b0g1ETKohsPI4cUqCDEuvOdxhikHUV5zOgesqgMiJcLmujg8aZBu5bb2cJ/2AUdjksVlDvkN3Ik
goYnAbNPLNmlmuBL2jgDQG9XL79giCivytc1iWPox7hgg5i3XDJGcJf/QJCm0paRETb/qxCqznrE
spRHzOv3BGwEguUPME11JsdkKcHtQyhEiZEVckuTIszHb/hBE1qHL8Ic58obuVvMAERI0OEmbBS0
tBVjP4YmKeeVtSgIkZCP3Bu6JLbitANPm295M2OcBmEMlOPyDCsPa3TcasFW2NxWw6vq+TveDibK
z7JsZSU7af692nEdSZMa5+zJYvhC8/G7plywVrH5gYxUh1ERcmruqSyY8EC16T5MjTYixXt48xBF
JO9hHwRuyXKYGEwpOtofEAIZTFYYmu74anbLo+vspO0r77kW3Jf5ZqalbSfWTr/9indVouQ+D0Db
g2KfUIBgFI4mXC2jramgucWjg83zpkjizTG9lC8vUZ3niYuZkPUiZRFNJl12q1RkJltIKyndD/ak
xc2yikA0YsFVWsz2Tk1gW18wDbyP03dKWaoOTZ74+r3c8OLsWCsdYmdETThFEfHxe7iGtZmkPx9C
i6N5AgLW6ajew1cgsK2/6lQWQHDSGx1eZdai7vsnY7dU8X/j7G6ALFQ1w0LGR8gM0kaaWiFa1TnI
eTMwKtfcq4Et28QhsUm35PDmJQLcGX9o4/Q2MdegpigQwduTODicxkU8+C8ggYvrKk9A1bAj9pV5
X3At/YSfXYbq+yfPc7pEIYgi2+lT51xXb+emV3QogV6qBG5chbD74k/7yLNzXL4AF8mX7gsaxu7a
gpD3RYEBNqNjRMxAnMmfNi2M08/jmsPu8i/vRUgohYk0KuFFcXJQbdKLwQ0YIf5LcrCRC6Id+QUL
YQNXZgT96MP3pQIwkA75qn7/CAHgceMGYy5Vo6kK9za/MtLgvf4a6bSned3SA08ZqZ7p7I7LXWih
OGSkv9ea1+65VXl/jKGeC156Sn5uzKZ+K03m42HPpksWGVVJkxpuBrSoodX+MHpY+kM+h7dKDzwu
JgXPfcoPNPCisTjTiuR9aLKdwb9jLuthAcXgjrsTX+ClV7dKcYNMQNnMbIXlh8+/DsRqGgIjwL0P
oJ5pYNxMWU4P//0P3qORpTg61B6CuIHnhwS2MrnHOHTnQ7k51U4Zcp+qPl0fz0x+TUHD32G2/kFR
/TZiz9LXUQjT2POM1jNVaxKghyIaJ/sENCjJ61srBaHGLl5p2Wy+Ky8pYaZx3Xq8CAtb67G5Zky7
yFBEUYjL7gu2RVZt4aznscedpciu1AvMh2wsT/4qq/YubpltY3eVIU5wqFGVTki89JkMqL/avn1L
sa/Ym2hC7Jme9ZTl7Msbs9/siccNFvczoxh0CnW+8Itn9FVvKMzv2uC9ALb5LC+kjc+JwuCB+Vno
eVsTvJRvRmfB0gNG33y4CpjSv6LNp99DYi5XdVUTAZq76kR+JiLXwoIZZBO/49BFZwhJ/5aEtH4W
gmM4Zb+VZNLaMv7KnHcyBg5Zyumn0B7TMvY04yfXSGm5H1lsL32h4JUKi1f7MZf1R/egKXn19jP1
3iSV+ep1byS93CWLRM3wY2v/hp4zDxBCi/hGqt/t/6uSNpuzdXPPMOXT+wmOVjMCwKkyWfHlriPU
RpCkFSknKe8UvlXZcwPFEZz/06apsEM82N+RBQVYGw5dfgvUzZNj5kEe0ZD/6TUbDzFHSmPpOqTw
CJ0exPHCQsPvjvNt2duE+mQ8e7ccxmJWoAjowHtkpoYo3bHU9SroEt/wcxA34LTcsZj6B258gP4J
U7//BjWRPQ3y2y82Xf/LgoZbrC0Jm6ivhPsTRJB0wA+etso8KHBy7r0D1qZGc9mP6OIYAebYL6NZ
Zu20sGDpsVVfICzOzM1PPYWA0akKPh3J3XaQoJZfORT09uN8PVWlg6BApXVYYQsQ8iGW4KUlxTol
q0JH2B7cCBIU/kvTzJaQwZChVXWMLP71mx0+3QuXtLRMx2zf0ilie20FCSnycyW9XGgjEUY8lpTw
+IHBwRFLuDQZZnfFoCDhxr5jP8R6TcLnkwZ6Mjmq3cNJGWCABE9e8XaC5/Yx+pA4lso/7gt7sah0
SdUzYf40CbigRjNWHWoGbXv5wRDUXPWsiMhNZaD2esHFo9QWHFPq4ZjDh+1c8/LNuJFZ1FHRva40
FSSsHlo/s4nAhOvhKUQsFeYf8p1wvzUQVE3GlaY2VvTZxI0yy4TwtRYIvfiAnAwTiVgw00EUuKlj
VKRkvjTFHO/8S4JwM34CZ2N7aAtmgWRa7TQL7S/O7d+XRkWIH1y0cE87Jh/fpcrFxZQywnlZeFky
lRLKYCQCjZ/jS9pEop46ThMgAZ03s3qxCZF/zLOgXgYHrnicAK5nx2J5QenrArORTBm10lLrloIY
QEhRkCmW1IkRIXkhsyrnurhsVKdY0qFm4V8DjF3E2ggNQdpUBXbWZJ5yBIvuSzUHghadSC7GY4gt
f1Gc2CpNC4r8EHeKaoLNOE2UheypsavCrUF3y/FtqHuf1dtzeMmBNFc7BYnwfHwrugdp/Z4HcChF
YdDRQV7qDawUAQyd0NGhLkQLO5BPLmQTfH1hgBlOBiKQNHwdHGSHbnQy6cdUTNILT7zxc6z0aKSD
BFQbcWSbAU5AeYG7XTl4twq2REKVEX/H6cRUR69gTfPqUC6m2iFUcmZcPxgj5aQ3jD5oIoNMXbJc
tcNMBZ6LBG8KUKPqcDAP665CQuLOvnxsC1/tHrH1I95EeSWwbCA4YXnxeGrGP7B+P8oqWi7nUet8
/UecxEGx1UfYRXsmb2f9QvAGhoREFRyvd64nefLGssqHjRP/kMzbH4/Tg+8H0ZKV/cBVfyXUfkYx
wz8vzjTWF0TLwyG81tQgOIjNYwrnoWvPzUULhBv2FPBIm6hreKXhT9LI+J4VOoKeLxf/mXcmcbh6
6uYrwnf99bw3FGKvIn1Q7UWX76rM7nsiLEelV7PkoI9ZAeelatgACegTG/RDbGeZbWb9rnlmk9wS
tXMJOEiHEXkC1bpKkxzZrJ2OAKNYmbU19Sd3M91HRNSSG0kPSw0WBNziUACoKclHfIiE0qYwmw7y
OsnxtYEPYQCZl958Oq+cRqT6ZC7bgSAJdPNiEei10IcsCPCrRJpL24viPm43B2pKBdI154sc+agK
/FvqwOWE7wEpojDQ91VfZIk6eiFVeCsXC+3pW3m+OOlOcE0j95wXrfalpYZlRfsbvbOyQvRQ8YjD
cj28Evyh1gWidqosOTHNnTT+pgJCS/6LCVltD/STenS6Is1cpmsJ6J4lbsvyz5zndDi41UCqOm4G
08p9YS5Vn47N+RZ6N0uMuiGvorWzX1kG6EdMA3yoz9Su0bWLe69Tu4J0eJ/birJjiRKA9f8vlLsN
MAIDxPyYWp5fWeaQSEubl81euM/Qj/l6okeQTjCsKX5So0tURPhLG5JJY6/dnCMBeCAQkwGHkINY
1pJZqN21PHzgCJnUvLY+VNOaP8DbkG8k8bUwUEF/dbYGT/Yw2fpyJstiKVnKe4x9jMxi40SwhwV/
thsxlU6oBuPdQZplG1zcB3u+PtKiAm3HITbVIIt022XPoLlmhSRvvGxLDFhshzAav5VOoQ+0ICQM
h+iScQ4C/pC3D4W+pvMGkxjiq4QWG/8lXoHt4/OJEl6a/dWccuav3teuwGwiSZJlhKQ93kCnLPuW
mA/z6gwuhM8+mom2Af5V/sFtZrsio2g4zaNCp3KZETwopOtxkjQM7Q9KSJS0tQ2icNnzGRoKsnMT
jQK/769NhCtNzQUagCFOVEsmDPMGJ8Bf+Yne2p6c3UA9AJjXsovvHKxNMMKeROqGd4BR9heEThxv
oQn3RzXmHTkEh6p+PhRXM9q90JG4lvRuuLV++Sl5Kkyuft/5HmkC2JLGhsb07+UFuTzl547MLIA1
+AfHrD8+alsZu2Jmjct+UYEJXx9eSmGvri94MbjFoflbEVW8cJVYpihOQ5dWq7TsmSjwFhfj4a91
11GyBac8BUVPGqX3yoCjh/5pS9s27lyTu8OIdeLjsWoQgweqbP227Zc5wu2XBoJS57R5rHgCCk6m
7oW+cW0SQ0P2TAfuRrKouWnn+Hm/SjQbo+f20kSuwxsz1b5xcDLC5E2Fs0haJAUHICvXLWXeWqVb
9Ox4dDepB1M9xZXQ5Gfp09vw1vrZxColxS00sTv6ulc/8syWEyxXUoxKDqyuGfGq/o+Gux3KQKks
gJBBqNX9RXYEw4a/HSDdKpWAly1fDAIHK7sIm6K8Y0veOts9xtJXP1eD9NIzpyWC0drKxt1BOdQP
5gZbGaMlRNqPlWxyIB9c6AkGpaQ97Q0VQ+HIMWQIS3wNvO2vNWvcutGyZHuPBQFFIif9juJ3YzIe
+TtB3R+YVctUTVUDZwbzZw7UPs3zwFCZ2BkUi5LSliASiRNNiBjeajacWZfUd4YeO/ChfHoe/YJu
D2aWC6zi/mCzKtd+PL3ZjUkdV4BZHUcE2SQqhZm2bfJ3AVIIoHaQdzEBmGb7CpV0JacGNa4R27Sc
K8YGPLwe6pOKfRI+FX15+RPLIzz6dDUzbTEdxQqrYkn0gu1D70Il5jqpbhXMqAXyZpdESZZv0t48
KYVn7E01+MvZa4WneGyoOBaZk/sHWE7O4S2IM/dPgo9GXkh75sU2vcqyCBXufDns6WIGOcSpR8u7
wKMM73NmpL1aFkII9Qb53HC6dWFCuvRzBUSD+mddAsDDgo5sITkAcEKGws7yHqYwzsx1R9Zby9k5
SYAhDRlCO+uZQU3b9zOSee3cYagYn1p8Rp9EpcGx7KiEsOFYoE6VnsLIAobG54ESiBlXp6byKcvM
lPiMsD8it3KWJgxpqDGFmXhzLzZE2J6rNlxdj+IdHz5dN+5MARQFXiuEDz+kAteRU9tDKZrUvSXU
WyGNNwp4Zqkv2ZjucE+3csL3l7vYld7tIhBDNYU0jXTFGKAI8YtRXOCrbKjp+s6mG8lo8a4TIUQ8
xq2xXaF/wIii/6uDAoQVFaAPjTWbwtsdM9mY+s68fgjWPKo7WRGvmO9UzwiYlL/7IFMZ6GDgPy6r
4FlTtoa5QacAEkvW503zTHBw/wLBPioZH8q10Crq8aJcTx88W0KEN3G3HEJ7U1KHUlmUi9U9MAcu
xtt/kWDzKh+XbB8iD0EnVgnkdNRm5Bzuu2z40BjLgZAGEt6U7w0rxPMy8d5RiO3mjDeGUaaYg8on
7muctT6IzQA80n+O7NWR6tEkDzHIRUG/GVsb5eW+CZKEBnQp+4AiuHYW38zlco1Iuv7cXi5OgbRc
vgWxm/pBN6icomaXXoTsXc2+Zu5lZnGJi1NOwFAtWP+XBvouM5jERn+vNfCkB4d5v1Eyq150EQ/C
7LsHYTJKM7Z9ahj2YbuIJvf44fglrZhV1Eao/8MkGYTx+KVZq8KJsWXR2OBFLFIFI4yF9lXM0eNP
cHR6e49EXaWMV/cLEZNtnGSB3EZklfSv1eMbFXt7q8CEEvov1/Z+0Q0r/ZI/mnlduoj8+WTokIDe
nfKEgQOxGeal8yRu5GjS3CtkHTryfhMF49Vn8IRONEo/3LbFhs3GoABQYJNfIiFDp3Tocta6mgCz
zB6WstMnDzN8zGGqW3508kNjqLvQiVWWA8YmMcsLvoKbQv2+cplLK2kGDgWdIlgq6Ytp0pst9fAn
LPxtvOb8zYI+5bkOOWvS8W9g271Q4YC6KGTikbZlfzn2Wst91Qy5Ks1cRLpQdo29sUcITFNl0bNF
sr7g9D7sFO+/JSpXstXYFzKotKoY6hVw3eLyofamRfZ2sWHPe87L+E4Kt/I0JeNEuoRuy7DeKcXq
bw+ooxNO3HXMqYL/X9xDYAXeBsCMwbu2nTc+zSQWgkHYLkMlEjmaULM/q5nP+a4ht5zWuOm4F1BO
J9w1OBbtA5hVDBXKKzHwG6fvZecICKas7MS/nq5id4NBwKICjQ8BVr5ATM1xm8tvHdOl57RBOMWC
96MAl2j7pUlKVHECZlUu4kO5MwG8LmfQd7aYKNp9X/daf8k/Hz7FqSFLX10KB5eBl/JNR4kNQYSP
HcshLoaY5gLs5F324zbKnfAIUpcFZ8XMtLav44GyOAX7i2bMyAdmGkWTmAwdb6GrDbayNNuK6ixZ
iGjcOyn+7czaldYG0kGJODRSItjWs/Bn24hKarBMTZ6C3BVtm1pFTyrqI9ujhmRtJYoSPk2HkUms
zot4zKWO82X/vBpJp1O1HVNJgm4KJz2xl+Nktc5ZKtMcqxpphtQyboWNzzlJVLnA4/yVIJJ0QAgs
396D4LjTrxW1Up/8x50o79J2RA0g24VozzKotJ6UuSL6yqe0GypouOO+E9JEyobTLD3xey6qE09v
SVus7WopEtqaDy12yaFpXmd1qPIhn2zjnU/Ru9MS7aiqjxSSChXvlHZ2roFue2WKc+UtWxSuh7+L
QpB6srKFew18ZcKH6pJ4RD+lX8A73TYsK6pUE8UO/q5TTQBwZ1fgH2yq5/Bk+BbSvDIXsOGm0ARV
jh5kaWgJcpkE47+Hvvi34H56/EJtE7AHCcnHb5OeYF6M4VpT3RHKeU6TuCq2vl5TrKOzv8X9yiwH
u4TfXIwIypNJzH8FtMtXSo5UTVHIhn/Hhq0GoYf7icLOBHrpG8sjeqZ5K6SmS+1Mlj2FL0jfrizP
1TZiWLKPb0uXfhnHbDm2ielhX/BTBAKLx9riWTI3pxe237cPVO7l/Xg0FNrzXvfhyA6TX0A8T/I2
luI0Og2M6eSbgGQeGv0J2J34PlPlM4hV79y8wTFCxOSuFkKKDDjfuKddp9zCRuphmn6QjpgazsqS
gZQU9fSRIKPlqJ1209WwsPb43AAV10tVlHh0yIeXvoqNb/QM1uiHTqR+0CAw80Q+nTed0a1+U2Pr
w7KlVJMStMYLwIS4f8oFtrIkrASe2TFdJLProsiOJc26C/gUMp6cy/SPNciEB7tFFe8GZDSUBKSq
3DAZxpMySAGuNoHk6TWk34yIzFIC07vYpTPtazb0eSMYPZKOojj4NYdcrddAiIMpkkNwUiIr8piS
i6rbbLBnuWNXlR74M2S3z8rRqm0Fd/yziXZhZIpjM5YVTDvnhoTSIGxwwH6IhAPCw0Kwe02tuOjY
iLX4cgUtcbnW+aKoVfupmizubizHPCEAk9h/nDMYYr+FVheAGXGsHDY85Pq5eOMsL0UltMDrGEcc
tEwjkHf8I737a671PgCjutG3qXbLH8RnytS6n2n6k+jz1w7fvMV9LjQroFBH1Gnyz98kJdl4kqU6
CqHUV9HNPMd3Fr74wrSadNfJfq7TckaeW8df2WGOv1GQgWQfgZc8A1xnNXB05UGlEc6MLcdH1yVt
OiKkk6BrOa3qCMVA/AMuCabs2TSIqT91e5ybrIS2zEkYmK9wPSQ4SNihdSLLhVwn+p62LB0LGYni
CFOSwJqyHuwewnQW6Lc0zwnCEwSp7iJs01tUVIwgOql8rL2UKfe62K8josnykQMFY9AP/YbhHSK6
AsBy8qHbzpFJY4zPi8LkWkkbQvvO8W2PiB587m6560yX+lIVIffzgQ0k/mIdg/QENctSfr5JEtw4
GoI3jO3wIcKT0x0cUqvHHFeNxeQvdWRgCqRZ41gHBlJc2MhAlo/NdRcgVy54K3LV1h0f0wWYcCCi
YV76DCwWenP3y2cSvt6ky4AorU7zICdWrdFqRYMR+AN/+fAOy2XqWSBQNAXN2sf2R1m/6XyBC44v
xlm+JyNoonoQMa61h1lSyy7u09NYX2Hwb1UnaKOkkusyWiG+8HmaD1R1l9wnGxoeq6SLH86ivhlO
/gDrQq8veaeblF60iUTpTpEplU6I5pKc8sNhJi/YYOFygv/8yqQ7oqs5+oZq014Yd5919ERFPttz
CarWlW4MXzi4OAg1qmqfbanaPYIUGdR7QeTOrN99R6+dOGveValqOpD0gIbl5mb+7S8RanCDbszc
l7iJIAMXTAkXfjlL0I1W0ZY+24beCZSSdfSybo8sToYPpcc5srZPd7QS/COSNrwpNuv6W2SnAGMl
mstN/YeQdZYTyFNoXu+0hHS7lZmxvgaOnefMyai3FwxebS1CAgot9EoxKWwp1YUdb/wzebv6VrpA
AJjqfa5JUsjMk+E3mYDjojar0QcloKNmu6J28P5ewrVm3FHMBGoCsiOuFoy9Oh0Su2Sj1l/SWDdj
7+CjB/BoNZEUKHB9thKZAJDAAqXXixLc0L18y8PrLXNEPdo/7DJCH4JoKKnFx3oee6RveAKDMjYL
FeGmtlx500WtXyRZSVs4YF/KR25Mlqpa2B6nY+w03HlTk0x9t5fpkmu6ka33Gt3lSSs4RAnNNv+/
XO+jMTv7XFcyIYMsAcAZjwpiZQN/nljNrtHHwgdrFg9eJoDEFNd1kg/4jDOMFoyqOQOs75Qlezv3
FVRYfIPG8BWgoeD8nT/X5Z+7NnKZxOaKPRqk+2lx5zMiCfkAWzu3ylnfYs4YBerPzYqn8tjAazz3
0VLCGqkk5l2fsP58zaXzQhsNUxs+DMa4Wsfc/0XIPxMxbpqf6pJ2ff+7F2GUOJPQStcg9HzT2jgI
uL9P+63omCyejMkiBNVeEiwQagx2yUXC1TLjhpCBm7LmZpHx7P9hH/t+2bUA/tTgmPagSUcLCaO3
rEun/FYk+D4pRtRyyMetLlRJ9QPCva7autiFp+3JJDqwWvu+synzPy+KsaY+ni1Cs1tQ6PPNBoc6
+v2vgkvV9AftQL7V+aF1FnbmEpsdlaPShOWJY9W4Z8jqJajyUoLFl6SPs+P3HfZmApfXcjlSJbV6
CVRf2TZycfDy8Y0BBbOrpYdFfXMmZchvgyGVOx/RhSP/NeeGwUmCtyMCjxK8K/Xr/KUCD90N75YT
ToOrux7ubjC7s63CwbJT5+fB4M/OQByZEzEegV0mnuZeF6yi3ILepROjkZ8+icmJnHu7p6bZ6zJA
yXaCW8Gh0pbNVy9A6/4lyCdSMoT2vVW2VE7uDEXnzTloZubqktl3PCMPa9cbUiUV1EHnL8QJduZU
io+zpRZ/p9czRvBIGKLNP24OLLwWop5EJa6LarATbbXtzVrl5onb1ZJWKfJhLXDbzc8x/2uAkyoM
3rzE7lXCsbTvgwrTP3MkqniuAGsPdVGzlLrqW0iD0CWiRZAZo28d9C3RDGf2/A8UTgVaLqsFuc6d
MrMr/g7VuY5cmnJ4iOTlFRndbCCNQWBixNZSeV1aS1PG8iAAlwzdb7QuOKa/rJK3FAgnKhAds+T0
8ruXyPsT4qMdmu6KeZqNgqf3DX4PDWEsT/ya0Yk7jwHL37Gn4nmE+LoKbPKeXE0CWHnvhcopR7M4
kGtGEm6pjW6r/+fawj0fDGhsMXTQKQYE3SfDdyUmUrrH8bBEGB8UGLMPXT0kTB9iGW4gjvNwqCqI
QH/QNyyD8CjrOGvF4z2XATP3HE5GhqFG2+ksMC/h+Yzlnhxz9JSkm5ItpLN+ghBSVsSYLih6bnUw
nmDQLkZgn44QZeir6cX1kZD1MT5hiwOADOh74nXExCT9Rfl/qIaFxa5MGb8FiWCvTJTMf65j4O8w
oVqw+NyUvXKbfCwiDJlVwZvM/XK9cKg6Nq1lmsYu1ePpfLBECusCzZEhN1rZObBFV2HjIJJ2sRAD
5RtLx33/fmMdbX1d+ZV33viniL39NXfsLWi6fayaJFWQI4K7jbbPrSwNiYTy126ieJFwxnzySGkh
6H1M7Xq1I708dz2Jb/EBU6UFk6mEiU7IpJ0avDnwg6hHAdFq2sCvIsqZmrWMPuGpr5xwKLkykAAu
H7XIRuKtwfleIHHCbtIvsA1btOIyu8RUvygOjlCh0fm7MJusVDOXj8oIy+zXydGblYACCYBDZEuU
msSaCGyIpZihZdzME3py9+5IFNekzZ4nnLXInwTaAnhCmsQ9SxaNG2yURw0F2hfWVZWCKz+SdANL
FSAu7fp9dVl4rQFSlx6Xr5TWWfYClsWcqe4YeHDj1PKah0Y3Jxzj/atKLVJOJNocGq13zwhQ37UG
TL4Rr8exjG30xdMRJshGsxZPMjpgjMD8ZO+vdB62aiNeSOvUTq22TrtIFsJ9WBNArWsGju40uDmZ
i4vodqd98GN2emEzFTKfBsbPqcOzGfvj+ADaEUR4WGxyzz/Y2KAnClocmSHsbWn2sPis7A1aWZbe
cn+Hk4g14UKrs5SrV5+rKvCMyd2V3o4pf1R6T2XNdLBeqdlJjymMn1Fj3DbX1zvcBfnix7/cT5yi
iiC5DM+LqTr9u/egF9apTN4AhX/p6h/7HeRZinSTgtLhiipeer0BC7a+VX+JdhFKRDw/ijspNq+3
7JN3NY1FlZHe9E6JhtcNIQe4rNQG0rnbNULSSMPEW9nFME+eJEODrA8nVu2OGQd40IbV9Mfz0awu
qVZMOypsSVJsCoAzdkTshV52oN+93oEtOQCktcFufa3ecMG5I6FfxUaTpfmvd/4ihe05qdnYO5vH
fj9et4ec67aU3cEw77KU1WPVFFvTj3PqQSNBJZaV+pCiiK0d2SGzXjpvNwEoHm0SadUy2TgoetQz
Hk2mSkn8bfJJknmqN2eP+g/YlWFSmKUMMlpVxvFNCIJfwxYTQwUrMOj2FT16ugF0KLzLV3MuPaPt
W1fWceksJDIZlts9S0P3eT4VrcVC65QXo1Syc4VXgXwjvYXDZEpJF33ZMq4EfPEweOVp1nSAcym+
IlSxQJMMPItOu6Z/yp3Nx2OGrK10RC8OpXiZyodGm50OJD4xmBCc4okUQscE62iOLuHKilztF7Ye
ekQiApkgOEy6mK+iKS+dQtc5B7IDTUd2ZMgiKNQFMpnuKN0oaWBltiADZP0TotmQ64z1ScsFQqPr
ba62lB5BuckFqJxGcETS/+O9Z0lIls76kNNe115wSokwhHbMg5ICPT83olRgS91LUrGlGg/6mc+l
9hiVl+rZCgkvSHhGvFme2s0AgOrZ+rjEogzqW1uCKvC4kdnczzsHy99daxKjwpXZOo+aprGa25yu
MiPQkGPhIAn1nNFr9eqFnhp3ZTg60/3ZHbMTyWrLpBCD6rhu0WFQJty2k1LxbRzWUUx2cYxMOYGs
BS5w6mNfa7oorm03ik2Sl5qj7ZpD/O42P5bZtM2YXvgP8ZC5MP9OSurebzfByK9sYuYWmzlO/Lz0
VUUSRJimGjUZ7WGo+LXUh7lSYri8bC/bhvIbTfjmj7q9XxE3Ibw3fiX1WXYLSL+IKk1fOdx0a/C8
smY+nOuOo6TbbwiwVUn7fTIv2jXfmv4WcHujzQI3WMTPaDWIEqkJNSQQ3+z80SeTIzRJGLRNQrot
0OUQQ5C3iY7yiBobF23ioeZtOjqCoED6uVjuU/ZOj9Rm+6H1CkMwXEguB9fRCO0B4vVJKnwKN7OK
5y/n13JU0jOb3t8Xf03Vy4UlbM+Ygl5aes8H1vVWd9uZxxrzCgPTlq0U9fHdPIZXUDV/O97W/ClM
96ni7pmsxmJhSwW3nego1MRGM/K4z4i/AaA/46QlibjuApkHmlv679DcrcheNpL+wVW3G6NIN/AW
K57ls5T1Zuo7F2P74z3LmfUwwCGYi/iZEEDEUsdVqxTAV9YO6nXF5c5PhP1UZ7FpTz+mmtZ38dp+
LT4qPSweJNAhrKfwI+gJ3soFmH4iAzeknUMEvm/9V2yJAR3ZjNbmgbs7XLRzFruGqaBx/tryzR4/
5kqL08MMhMEU6BaRAo2zf5RAfoS9IC4m+d9YZGv/WKNWELoA/tjRcXZLmeGF788KtkmHRPsS/Qt1
zPqRBkX1xVtZF9x3yiHbC023qdAM/wJB+a+uHAzD7CoNCpvAyJxK4/+LQKmikI0hztV2g1EecqGT
E1NYJZipCI0atwsolApcNaFuqMnC0JURJxgETTdeo583uBAv9OLCFvIXA34duiBD0ktmShsRtvYO
oVXFEM9Y2ZbjAHEWA83GfIwAahfXKQwwwnxgsSkT8CblAGzIVpbhXW5DeQ6ChOI/h3fWB3MPIzji
6LBRqtyteSZqLOMqWKWmRFZuVvBoqLJgS7NWv4Ry7QLyhu8dKujlnwLLOBKgX2isqWVViwWyIa6x
cpAeI6rvvfMNEuFKZStcw8NJCQRAGIcwu/5USpzV12X27QHcptLTKvM57J8mSnZspucOdXWKZUe1
vZlhXwQIdVAQgA6FwT0YvdtG8R1Mhohc3lzbIfY5Ywp+A+RrW+OyGA823qqE1QMf+p2hAm1062pP
Pj3/Cp+6lFusAx7P96Eg2OYjtujATXl281LRGU+/Yf+8sM3qnPV0V4oT7kPgTAYp6YL4OiaVzxAI
5iwMtSaOcjkuNagoJlG+2oIaTbl4N+Fjs9dhu6WMCe+c3+15GVOKf/fqLSL4AodnDU/YKsXjawSf
HpZxCzdCf5l+PFYVRDTVrZUzWihVTjWDiwwS0u9VXH8EjtAB2BxhXM6rec9Qf6UYfQtQD0jFpsF1
9yEEEvY1BbWR9GUJYfoujTVYdbq89FqXYrbZOzgjsPN11CDNK4T+rnquAeE9OYAG5RYbTvD4OH+N
jXnzadH11e84RLPQYgB2345p85+JBBm/1iUuMfqROeJlZPjQyITkPGFvSeENFerEvuPfU90sexuu
2l73wDA6BKsUpuiQdiB/g5FbOHChRrKHZvYVSaYRoid4NCn+GdpPPj4oPvcGrJQ4uBep3uY/aUXq
jXCsLa3R9ocDJH0gz+ShsvZHA45bUUGtLAf2/R5ZR7CbRw/acvrEogRlOjWV9GeQ8vGjdyAhD01L
WXrvE6v64yL8KMdNuaNNagShMR2mzZ+tHDt5O4ileD0qeeoGSE9WwnuGQdEizOB15QSSaIl7tgUd
xOcohkIZlzNl5EJYpb3VEAhEGbhalE1KdmFvRk3y8Qflh/a4DpGdt3ED9Srmw5o/jgqp+BlurCK3
D8ghX5Yh4Y86DyW9gVtbq/qnMb9q0dFeHFwZ5wrXtCLLoi7iXaSfwSddOK7w6UO2wFqm47Cp68/Q
x1k1GM4//4kUj6ePKqi2TBX1fNNduftRKHdfrgsv0rd2t/oD5tVXcceikusGmyeKgFM6L03p4gCY
yDBunaHp73YXhtotNtduWvXpO/IfN3Nfs8Qdg3x4sBYZGnpVBIzohbx16ylWw63zSd/zk1SPbECB
itWO7rhoYiFhIhpbOfMe6TEobt2LSvHuKZMzNGTnI6X5KbHcrpIZ9yJy9k4YRfr2AYdJpjAQq8A7
CbKqoaACWbyXOMADFt2fihfs4rkgS4YtCKIfOn8ZjqNT/KP+MomlsvboJPYAieV9BeivpaSHPGyk
5iOLDSmeLNy8t5CrdZYc5Gz2vpJdYH29L7l7YjF9sCDn8XA0c+Fp+35UeWcwpnUsztHA1RnykPP8
QKejHLVCmEhSeWIMzgVitvPR+LLuuH7wft0lM4v4SkJuSwBn7ad/XhM4dSWcntfONAT/Wx2JZ3DG
K7sN867CJ0JqnWSZXyWuqw1/6fB28sBRvdoCsfeujE4U4uXeM1OF1TzDxSO25JbToVW5vg4aI1JN
tFemspE642O/H3XmeydPD7A1JRrrco9/YeYkoK1Qj0XTiaX5lbPVl3eFuWbsMf4y4YJO1koEXSlz
qGaRTxTOFcJhgid/jJjdpxMgq2y8c7/M6AtvNsNbQYvnazr3BjXYo1TqpzfjRhLjt1Jff7ol8fEo
3KykCxh4f5imgODBMusa/EAPw9/xUzvM7Si1jB8MG/rtVj/e79tbKJQaTii1c/qnNsstbcp/v5A1
3R1xEBwClmZgVk3tKHG2Ba/R1W5CDv/wEi2vPFKa0b4R1QSjj3qtc+iB2aTgyobiaHp66mTpTHae
yfRljjcgLC9wx6nVNJZilb/rok6+oYctokYbNy2wTqleBF3fqu4KTopiQc8jV5q11oYtOvuYdHo/
AfEEBhbTQJ3QhMDZcO0YD1gHTYdP5r4Tp6WtN0rUUhWPJR1NtSjEey8w6GPDoHtPKe8dQbwx10b6
JHQS/tSXGrMvKD5c4RWY+rePcxiAAcuKseFcZSupOEwgIVo4M4+wO4p5N4ggS6kfG2dt+lUwbZH0
NeNhZP1/JltD2EjH4c7g8ZZ6MRYsaEHKHYoaIiwqBJVRyyxwoAtUNfheNTwY1KgHuRPqLOV5Z01g
gnCQ+tVCoHw6eR8nJqmsFT9r5wYQZCsfWCteiKYjoreD2e9E2rMi9JskjRsbDPASoft/wZb9xh+W
DRAkbnBIfoNMDDo8MWD92BtxUeHqbCskWxL0V/flqsxRdh+MlhsQoJ47xqa0++0KIe/V4GyDHDzk
jhi68qbmv2bJbnfcY09nnl4Z+RKvPWN0MGlmqDKQtYX7K+5Nz8cz01dInBcToBboKQVQvk23JyYO
DHbNW5rThlMbSWJSH/VQ28yWILrwFSi+QFgpp0xW4rWUrUlssh2SZYG8JEoQlkktipHxPGWgL/uP
ccw5A2EOLd9ivZ0xSwyZgL6HYHy2W8oJkEGkeRZ4SRKL45Q70BzeoXPygwKoexd72fjLC6SFYXn9
aWAKj/rckWCJAn8hjgEoBh11LY4opexBxKtGOT/aHlLhWdm6pAg2fYLdye97+TvkNUS95Ki2TMiQ
m0OvWmsRnPsKoyZSw2vg1F0IFXGwDWlNyge18YxBNsO1iRTWeL+e20qVUjDhGUVaXyxMst0QRWzm
Xl9+ql8QR8XKZpTRpluwDqQJElnKErjT6En22s3ZjT8eSV9XuOsooXLwdGh2/E6w7ooI9eCf7ENV
zS04bJn5z7FunKkOhLaaI4QM5ekNd3OOKtTqdY5VF1p2kXYGnBKKGb9i6rQSO3spYIixTqPvAq0R
vZIcskk1/RpPwVN/rXBsjQUeglMm2I/15qVQz82r8yb9WvE+fBcC7kF9vg6O9DKfJcxDJNQDVmmt
lX2coKxEX3xlKHjFgLDIoe4xnDnWnO7q8laEZDV492H8js/jPTe9PfMNbj1ECoT06YCmXXdKNEBk
MLss343JZFqtd4paQcEC7Ki/UvYKfRxqrVPdkAbmDJkujR8hMDBSln7eWdKCx4UNQoS5wWEkwMVr
SG5cTK+Vt95o98xWyJRd8sykZiqddFW7rrFvINR1VYajbj8k0c+OQdL81OEzuN++/IpE/24Dy1gX
r31IWfWrullnwzcyJTMg7dfVuQoWF/xi1JJ9KXRflnAH+J9OAMDV+PmD0ibnJKLkzIyqzHc7x3Hu
2aNQlRv+y1vtSFWdRgbnlDufGGDuzN7ECQfDL1/t57X9610QBZaWQUfxFoablMkjFwRI8aiFWTQo
Xzl3Xey1LXCCgoV4GgT1uIjCgm8UTHyeea49PgwHo/Oz0ZEKMU7vWjVGpbuljpxJL9OuEbP0oqI0
j0tRzHmP4RGYox6qUEgDeibmKqkHRGE4debsVEP3Hq/ReXXjVkxYL4O1pDgF3hMGTM7tpupWv8Oa
s0NnUNlDL1uXQ9gJpnWLqBhVO3CbOc+X49Jbnh/PckTQ6sbYYX+RhO4w2BBRBAUd80ukehdKrFfd
3MYK9p0CJD/hQVksq0Wg8rGCO4s4hjK9VGzC0fguasLL1LL4Ffd/vVqPO/PXJ0UxgiSitJYBxiTJ
zrriVKUFG/15hgfo/rHAfrg+2MjltIhbrgtMHwCnoXrTw184QoPPcqrHxRokY0pTiDnUA/knE8ig
G2fcnzN/cwVuYMcAkv3TlQytEzOqyKODOoBYM5CDwUXYabPDD8Zz/fZjjXeWunCe0Uo9JGr1mFlL
Fa2jho69977cz2VXsph8x5O894RFiLDdoh2g7aiDr4nbbeD4eHlo9XmqQA3E8RrFZV8YfxNgG0+J
6HCeLaSdagRqllT+cxPjyYlFOyzF5lS2UjVmd9rv9akSk5Siu8dFf6ezYC2gtJhUI59jfaDuVoeV
1JKmPJk6dV8LJBpzxCdW7o/Ifw/XKmBhWJmc5SR5n6edyYpVsqsDFnWItkKmSL1Sl9zC7IgNVDIw
jHC9kUEbWxMTOAh+VDN2MbT0jg1AjgT7ZDQYVhNJTB0CAuUcQJs9LSb5CNglr9RuArAZ2KUQoXr2
nst1NCFL/yFL+1UcIEV87KnOySlg5ltCsUY6YNNs2AqimpszrndrNghC2NwWzSiEZIRdbfj0PoAv
YIX+SsJVqWDucZilhFGAUSVyCBvsoGUDIvzwS2rEt5+2lqnQMwH/Kjf8zCB88kS7v4IUCERybZ3F
6Y7OFdkcitTbB8SS++omW06rxXUpZ3/ZtChZfuaky4Lm5X0jGhEZO8ROuUDPZfG9AMStuynBDuZv
hfHQdvEU6Qgx8QV+Gw7TdzJdJq+GHk3h+hCMholjoZn3zQM9riLs9g8qQiR/pkYaSHkbdGsw9sJ9
fdIJt4vFkOTLHYebMO/xcD4uzTcJkneYEeuaV4Hjmuu8x0vny++nY/NdG/Vbu2DdG3Vhp3c8jiOV
dzrBJ0z7LgKKuahacEtju/F7JsdPvpB1cgUfCB4g0RmO6xcWIOoSHmqtZtNJJBMKk7Hfvh2jl/Ft
Qk42cc4V9P9GMUSb9c3Cmt6+87UF97rTTKIVB0gh+dGmX0kEAelSVLpLzJwCZy9qTrOoQ/Oc59dZ
/X64eV8A63ci1a7nInCKqL51PtXsBJ7pprsCMg/aYrfe/VXSis46ViATMt0E4Q1VSIixA/wSg0BA
fmxto/HnC3c8q4RaO4rsPKjFzso6cSfnsvQ4Oay9vj4mcx5xpvPuInsW29vKq2sQvh9rvKtztXDF
nn8W5gI1jOWYlJ5WWwxuF4IU5fyqFSMI9jtDssQ7/sXs0If92FgJarfe6a7b9kuneLMwDFjb7LLI
88C3rh2/P4CVjC4mql6hrnsOZ4EtLDqmzpcw94zuAtTvOrxVFhDY4nGLPdmAgrNLIIWlJ40duREa
q2u4+jPz3Bp0SLXqtWbBYeAbcg/Q9kuPK/RJ6xom49ORwxzes4S6ZneSM4wqW/VsDlJMb8tkA35O
6/Ooy0kJ2VSVNHJ0gqpupHvbAjl1FJPwHdVIYOpkt7Wm7oAJiPmosxYDpoiKwwvMjltgkpGKP267
epMy78cZVXoHrScSItDyGmFq12m/aN5ZbRkAd+EjM5wuLara8gz1pCrmaBRwaue3uebw8n+Qvuxx
/8SWlgQsQ6YA+AzflOHUFgtKKdHMxrx47NqK40+LrQw04Z+xJEd0SsLMZMx7vk45o6i+nw6/3gqn
WD2ywaaV4AlyqeWda7WBKJxrcdywuev/NH9+aJqlaBTPyDJpP84ykymmQ2WjcERmSR1sJHXGwAsh
LcMrhpbS0zLABRLXavVlYJJo5yByrUfeu8LNABexs9yqFBAqaDsEIYrhTnNyruuuKZmyVQswa7Gh
vqC9yiXmpae4PD7hNFiiYS+F6h38+m9F+/itgHsE2NgdVrCF2UYzCsGyyvCjhBic68uYS7AHnt1q
PwN5SQeW6rt2vb1/QGo6d6YUstHVrU0/wcX61+ldmBBVitWS8tL9GsdAYUzs4hrmr2MkcLSu669+
KAXbmlFTZzUAvKf9Yv0yjmM21CPNWyiDu285P4lFeKkBn9BWWbnFtifL0ewdyLiw7N7l+iLCVPc2
gGL2TTwvrXPE6+fO9DXAbeopyUCcvHZQPPYGbgGUwe3bFCemNURK5A+xzJc6QFcvBiB/tBchKxLM
dOtwHDfe9wghZt2BxtRM9VEoC6htcHoIfl6/gPkggRUK7/4vof1AzkzBiNvmYBLbeoKyUUdp0FxB
geco33UCI/LxyrDVogOVs9kKyUaZO5z+iGYf7Q48okkviW/IqoNgFljbXDp17Lg7yi80swyVySjF
qXZcwTUrJpKbplhfq8cfwOzTODGi/PqAqQXYG3cjAIBdd+7oXzYLn0NC4MyeywbNiOqSdAtBXX0F
vjXRVMW0yoC5mQp2EINrWz6w3o/g23LsbJCA/WIIuRrMEvCch6dVIowJybRdh+M1XMX6pM/hr3BF
RS0WOMKcA//jpIqhS6A/YfhgQ/qRIpoTaiQFC5g/8rNq00++IUhFAK0ukwC3dtPs95A/CfnHoilG
xktKF6yLsl4QW0TO+E71ux699tbvbLspCxScjjXYxpiDe9nKnIeLZhhWSPE6u6anqlce1HO7WNpH
oqt+xjR/THmosnrspdQzKd77kjLPj53NRndGRCmtlCKe6lKwiP8edXTC13RMa5TPJ19IyuQPQYmA
LWh7jw9yuUvekDyVgHNWi/hOa1r+g1/Pg7wysPiy+0005jxoJVXFmDWzXczZ5y1yPGWLnczjzRPd
pK/LUlu9NN7tixz8+mqf2gRJJ9Pzauj1D/Xp4MYnVMQ5Z5T8Wa5HJFLpEcJpWBhvNyXZnlrf66M0
eW27TTXZcrluiVsbpEbupHDQUtyLM5uYo/kInQgB9tfsuTAIbMGH0VYdIUhzCxLayBBIPLOBVHcB
6HPwMJpow4EP6NO94NLbORsYZKrHHu0IbdZTcXu9Ajia0qW2Xm1LuDq5xkhdbCbfBHNln4d0iodG
aZaQaLF2Rz7Hkw71Z4OCBGorWd6UryQD11RQSUPUf+z8v/HsdOXKCC7/ylKNA+sbS2uSr/absbvV
BLJB5ABmChgaUarO0kJlGRGa3uicmc/3NihSgvm3hwOsH4s6YaDJqnIjD8EL9lHjpFBGZEs/KLSn
5O+lHzEcn8E8f1UGxGxuKmKQ1vswcCBmPXjyIjVoLz83JLMNFWAeBYAfn43b3lNLbzQoq0q0XCkt
hUY/kX21U+JuuKNEDhwiArqMEKEkw9d5Wezj7OoRX7+JHcM1jLIPbJuGGAcJD3yeN5VaHOZMQwBk
xzF0efsvJ6dvdIU2Kny497aMBAEVoQ7kMcp4UbnTYTSDx07vIqlb3O9FDnol0yQqBgOJW+aCNc9n
1zxgP6Sz0w51qp9T7akqcvhnQ47K/zlzBB12dJQFfjbJLQ4+UrBCoyEmpMPzskN8ZSiA7cagJlyS
4/MorYiPWOyNFDiTPYj5Kt9cgG/m/dlcA5rKXozhVYw4AaUTvbiLv7FpAJ0WiCfMMlkSNIWDLJMt
CzNK280S5ypNrDvYMhRa6dnn92yjVCyQfRZNz3kiBIOxeVrny46kBX931uItiw0mFaqizvtsONgS
Lof19QYs6lo+c0b/ERBJ4oV41alB6E5Mze6t/NV+g//cb5//td8a/7IliiQ967vbzgYlSdhfl2Xw
opxi6xujSZKe1FRY5CQV8LfAkIPgMz1QQ8ciNGPCF3CPeaTdJDPT0m8W8DWoxxsJl9FIS+oGjdrN
UEjaHZciMVxXVm1I8jw+01Dx57r58UKoMVT7EKkJ5S2oej2dOPtqRYTfsXQk4cOMr/PSINFcJJXk
Hb8DrF23so2Sd4nehQjMiVRWBgf6+OKV2qaBpscLURhhva4hsLCY9ub3gwrrBTWWqgyMX/o81FwE
y8Kf9m7arD+BW0dEbNJnSLr0Ck5xstRrHZcioHhvAsUwGdP1873h245xHVW04TwthOgTq+ydDnXF
omRn7CvRGmNM48VcCcilCVEXrGFW3CvcFJ/z2c18vuEdEhq9/AiifUBXLJE1n1W+ErS349364LPj
65BYDlK8XtV6XGBy9ry/gMs7/OnpIOMjpeXcg4MnEOZ/slFp8pHEV4BTrPvh4/rDwTQINAHBZf0f
r2due/UJbn4dZAPRJRM9O5kmMrVXTibwBz8UNSwGNs3IGsvELGFGBkhQrW1+Z1to8zC+IH8BKg6i
9MZzFrvHjbVShEu0ym7oIMfOAJ3NBJBsGMvVDX96XLev+cluvVVRhmbqsFRmWbeSjrwMm9vg1/Z9
oW0eGKImsBESMKakrgomcorOrMwLvGkLbSvVAqHGIT7qxDz/wroWBA3amjy1m+nuEk3dcy4PAPlR
pHEhCiyS7g622puKah6UVdSujIs7XYXcrhIvEZ3kvvHlTmmHCDdVrefRhZzkHRYWVEjQcyaQz0jj
R+i/bzLEWRMNRQgRD+RmeFBRSkejLVXlnXWe2oK7wxOgaVc2E2KgFmULqcT/dllOqc6liqZdW2yz
aHtZ/5wCS/qu1i8HqzXGOG+OSdAW6VawCzmahYkwRRB+7fsar70Dz8ARuLCjl3FnU4/TcMQLug5t
5i9ULxBToG3mRlCKi1QackcoBMvsGJpAEp2CMixjO2P3H/8JGCFMrErIo6dzikdk4/cr/kZNmOdj
BnwhM+cWz4ZGtPUFWPrF/kZSurjOQm+KvAWaeIOpSsbfu06XsSUc3kqhX0wJQ5BpZNrgLcZdNm+o
KI9/bewlmSoRA9mH3BPhYsp78yaTqlZRF04mdY7GpanT7rDY52jYmREOVYcIffVzo72jp2tYZH0r
MYAQpHx64lxcBvosZZc1Y+HyWQLJNMFixIsBOgotgSJrl27/Rh1OA+Ad/AGPu2ar0TqUduUUTW6z
3ao/VcTVAeWL7NtPwa3g24d05noMAtt0NxNxT2QV/P5qgUlh7GFnLJjrSIHWGhKQXKklA092T6Dz
ajX+lei/XGi3N93wa/yV64wspVXOxMouI+KfrDKCgm+6JHA+SQ6ImIHyUvtE+2SLaAuBFywFJ6oJ
Fidk8BMUX61Pg4lQKyjgmhUejx9n5Kz+IiGW5EN0rUsG+svenpH3I6jUhooM4riGbRXKTE9FNBbM
GWYWTmFMjtorHi+D5rhzrh5t5OMpNJLH3V251IGHytWXgJPJGWbTQCWb0IpxgiFWPU+2qlHrr3lQ
Le8OlvfB8tYRKey3qwpn6xC+HD07bH6DrRpQ3hNsDz5wcNIvmouO75lu9gCJdOPrXGm9b3llI9I+
p3GQguIWPGa9I2y3Yo20LN8PQlzGVkfcdN+Xz5LMMMdEIeZk9mVGabJy+TKsgIU5HrIji27qxh0Q
H7BB3k/7oRd/43Y2FuRboYwQVVCMCWjBiKfxVuBsHWa3CDlPS3Dm/EnQBuApsumch7gzDPVcegWz
mvMQewD/5G9zz0vRFyCgLN8q4AHwC4AU14+mjqCNGxtLhUoxJSAfHkhUnEijl7zaF8QWOBdTw4Dw
cqYqSFzTGp34yzjRLLoOaZwbFJqw6y8pT2iOgh56kuMfIPN0m1n+owDnDAyYMmhu/lLSxm22xYGs
Uwpsu6gNeR4khhDBo8fGFvKkWH9WKesKjOy/YZ3aRV9A5Io6Qy6WuNDDO9SO5fuhD+z4rSUQBwdH
AmycAKIjIgP/9rp5pVpPKZZaUsUwHGwPFwckLoiOHBqNWCzfofJw5P3OLRG/qjgbT5Y98iYqRmCI
eGzmfU47eOQPObfWivMaY9VCFJVgoeLxljrfaj84gQlPBVkidSkaiB5oMdg+SJsAn3fLEC1fOiAH
d3Etb9PNb247nisvNpmyJg/EI9TlnEVJyQT/1qqGndNfUtHUnxDO1I19AX+7iQv2KETH+8P0YslW
tdooiaGx+XeahAl+OvQexVozwNBUGhTI6KvFFV+GRiF4XItggBTlMoQojtPJ2hmnf5lw8VjcRmef
XOmqdlFa74Mhy1G1SNMjA0KANV8zZ1m7xDASJlc4wSKb5jU2+au3WtKNLp9Csjpy3SIcQCrQawDz
Ki7QiDd+d6Am82+8C2jPsLJkI9NCjuJMhbcre1Zcl4Gho2Mwj/pQ/4jCfGUSm8kLrI/A0xX2Cv0a
mZ7N3yGnu+0FMA+DI0Fq+C9H4hh+gowOqTMnCeGhI0GHd/B7BY+c2IWaIRNWCgLvp4WcGymQT/U4
H9XC9tzeGKQZkVuagXV3yg8t6sI7QCrvg0FQwhtgClPnPiDLyqds4Y8EXjLBhcZtWdfoPKWZS42f
67gRjb0haGaPTq41hIPRuH6O/dmR5NvLvvvmwqACZVHWXQY+36iXTDyMcG0nkmJ4rMFLSLwcuNg8
y9sk0Kxl44dHtL33/SW4dgZSteDd4k7FD9EEu0w8DxFJcH8De8KPD88QFIKIudEhrEPiGJ3AWhHp
6cn02+DkAXQxJArlGb6JXaBeKI1vIqSSgJOSdLDDmBSwwdQauc2rx1hzgAh9kekml2Y8wwINYPdo
adpOBDjOL6ZtFUUeSziSF3Qx3jvgZCtrV+p0/wbmj5m/cc8NaK7e3/9+rVrwfs13bwPFljtZ5B05
MO7pszltfzc/H5oMeyUZ7oYzk0k8ySY0EQQLV6be7Rdm0GWmh4P+nlScLhyYZx4B5sGOyiyzBXg9
Q/ntYlUQ3CHGe9bpLZdiCT+9H6K7PCO+1MJOUfTBKSCu8PQXhil4h3umPcWillSidYlQVvFe6NFJ
4g49ECy0LJBEqCHTvBYRKm9B4iggKGc1F3exrzGSCKrfuSk4YzkVihJH7NllAQ9Mn0HBRWVKnLfE
Vf5OOaOI1daZ/iERVqhlyQS8eMRa+r+eCGrlD2EUMG2a367RCtexYMcr7atAC9eyJFYu+++7dOrq
uFJuJNQeurzpYJOtetdqWet9Oozs7ZHJ0HTUrLQVz09U5OvqpyPLkoTDKgu3tRkwCpTjcj0+QyEb
QnjMWbJnXVYPEOdUw0mH+tQ+yj83H8nBY5DmVRyuEolOTeGTCv+F35es+j46Tzw0u80P9RzZaKIh
OhtcxKRTYOlX+UKtppPhkXQ8FD5w/uw+Dq9femswjBhegGBiCVk9ILp05PpszHhUjCFe4Z8BUQhr
SB9jxiF+bua8qbPtbzGLIji93KXJ0DpXzYtrZHeIxpIbkVW1OfsBs8uCKoNOVswnHQWPdrChUe8U
KdOBNfL9iehw+Dl81Wjmq0HjVzznGUMsuONCmKQJPwvnYHyAouVU/nHUaiynElElD8jzVcGzAZEh
E0iscr7Wopa2CIE/WOJK7kue8kBsWRXwWq22IsqJ94Btqmdux8gVmTSEP3wK01vCc7RH3NXd7qBQ
2GIBwTwUQ1of7qzzz5616ovYNf0mPJKeYIJb8oiQLGB5MDY+IXF/17vPvXPn3w0WsERkfLJfN3ge
vztgwWMna1f+b/dfOOw6tZ8F4QzYy6F/JiBJLZ9PlzLk+2kd99uODtGrXO/GqAQQ8nkVskxzv01U
du6ST7TA3Oz4aCzsMSsPtzInEg71DE9hfqccJu80SkPOEdM0OkVWdah9wY0dN07GNeEPBLYJWLhG
nG7lyV0i/XDfDfhBQyRf/g8j5o95fFPU2KzaZvUk7/n3+34V8nxMzATdG3RjsEj4nZnSIDOFUD4b
+JoTXTGbiCC+PQSDMioVk+ElmeT7yzai0iC8zxUUlz4CguV3YB0i160ULeschrXRviuZbTRSYyA1
LUGeGgPVz3AULDsnXtsvxV2xubs4C0raICjMWSC6ay9Mb7gxO6gcrYMrnZmdmZ0Bh7My33PHOrUa
bQAqZ0NA0p2slbi5XR9ewuG0fCoQ9SHXql1uijfa/5VMBzWuaW9cIm46sZqGm6hCdpZm+RznrlXq
z7mMrjRNZV5zkPhv3v5OtLYaKZWpgK1a+sVnMfld/QZO1n6ABOgb6Ivcywq84uih1gkAAdrXWioh
wOGSWuqHF17lQWsqK5CiPDunxQ4KyT1FHch0yA07Mz6AHkFIGSe89IsAmcH3aGdqnbTk7FlBo4EO
so111K6CnBF9kRau6HKnPe3ZQaVyYDsRcNOdxuAm922wuThnvDPKlbm0nPdhDADxlzrRaGY6T6Qw
oFPj7t5Ha/OvSZ8nBVQummtWDZBVJKNkpEascyGaYmTMJOj4/DQ+kw2s7bmeeiH613RJ8Z/WPlAk
J+0LeFYbWil8iXZol8p/YutkGGg+VHfe+pHYvMfSIFQdZcEOMrdi16ezrI3wrLqRNXVmkLd5DPeN
gwBKJbEUUrx13duYL0y8Z5vt24pEXeHXnSCXRq6/22loVxo58edjrnTqMLZJN3V3vPkfW9LJuQK3
AWPveqO1ZXJlQOUynUPfpMdiJARuMzVhDwLIdYYHFX8bKdL26Z0hUucVaZeYplB/3U2znA5hL5f6
ZhoMw9kNbeMN007hrKw2NxnGevh1LawSo3VCu5c/stnB4A3EuI5OSvccOMbUOBMU6YJqh6YeLNpe
rakdJ1gG+oj9cW8P8Ci7+rsCywncDcVOisIdIoN9sC8KRXaNI4MT8VUhMtyKpavN4HAepWdHd22V
bvjUSdC9pxPZHRT2F96Jrbaseq+D3xrPY9J+qYZyJUNZNbDl9gFkSkdiFN5dETrKR4TclPKFPc5N
qIM2LPphGaExxwblB20FEPGgqIIWD5yq+Q9pQXqqKcN6XaHx7vL01Q2oQdzNZwGwsfGRT0VUKFdF
9S39T4nJeoDOmel01SivGfFdJWq6t/RB0pXI9ICCr4mqbuE8YuMWqnbeEzP01d3KM12CMxc/MjgC
O8aRaf6hmb1K9rih8QROXs/igAe2Bd3Y29qbxwepMuSbBN+FJDaudNPmdxDE07BwphW6AtyPue2S
vjaCnh2dGr6p+BtzqjjoRz9LH6bsQawhAVt54Ey/LV/0ID1ZXan7iQ+fc33Fq4D567bjec57oP+B
7w41Mx1dwBfMF+X/LZkjmbC7EqpCMYlFDMjF1SK3/shDw6kOC/WAzsExOt3s/K7apX/CI6yiJAdB
CsB1K8fLsjnf3ImA84RIPeooo9v3H8VdVbaz2eu9lPhAaI5uvCqPJ3UKi5mBDTTmDQ+4ZTZ92SyG
S3RA1tRVi2/c8JOxirHxtVTbHZ/n8Qe29UD5h3qprVwzpg3ubaA9Qx+k0GEDZPN1T45OBecKTXK3
mL1XsGqe0VCoZ/EjAinUA465jcHyczhyvdvvM6IvdGkMM9HXyAz8ODks8EIKjR0iOUsoNa8hVm/X
iP4YS9w6wI0f6wyqcNpL3wBeYLP+SKdPLcoPLi9gJpMky+KqG8Eu8NQ4VEptzcfxlZZb357K1Acn
xWocBs2688b0teeoup74bIMO29pBzyEWrFVFciKEFN4I+e1AI/dgUsYYHX/AQGx9xnjGym6MaRva
5InGHTbUDAJsFXOUFHWWdAXTFtMG5xwD2gvm5mGFe/bqh/O/6qyy5ymcOT1OXkhpqW2NTjUevc8X
TnRHVYMnqUVzhfE4nnPo5prqAMhx6r+ifkn2qpjEq3I++A6ZRiLKgONbUrOzeV/zfnlt34r3PmTn
g+uqzCAs9MpT1PWQf78yhndJ0LXSyYHxMqlIoxjsoxoOES6jwABJRdfOXFXVaXXH2TRIbGxHtsUD
EwbityApnK3AoArMmvMyLMbKqnszIKGvozM8ma8Pk4fVzmc/7oxiJLzFr+ps+AW9mRk88FunQjww
zaQBK4sd0MxK3po7ZSI5R5foGccY4/uhdaI3QezSank0RTwf7tVHqEIJ4Y9xCImYJG+Xm6JP0SBO
BIS5tEiRznXdmfCr9bFjbjijufqXSSwIZV1ZrzhcmrNsPIYJOi46KiTlHI+07C0EIrt0wZuzRPoI
LCMgk0iQCvL/WwRrEpkbJSJJiV9tZpaDcE4PFqY7HulMuZSvf3NSChSPd/iqFHZtYLhPP5YaHrzf
lyXZBmlQy5XLe6gGTL73l5BTjiF6BRntyjAyID/V+4aWKfXoRuk3LW6MKCqpGlacW/YHIaQMGCZu
h7sEbGiXcs46dY6bQjaMRZ2a6yPu8s9h0tH4YnAT2udH9SjCY3RXAH7AZoMTTghytU2fbrCYQijW
MjWarLpbSp9ClyoHxhUqq3uGXee3UUNlQerez86I2ribvcOSr4dPrrzKL23I1eANaoVYYY3VpnaF
nwMW7AxdADsJT8CKtlpgarJSxYbMXMgf1x+SgKN15EmtjMlChga9cmpUXg2TVfRDBOVrBwebXLnz
bKuQB/eqcXCe61zQVb/mxNXbXoDwD+om0C+pFs2WsajoUzNYTKL3cBFRLiWhmRfOGvDityWNjlEE
aYb4L6VXxmrRcKqDdw6/Pkll5hsIFzVVDyL4Xqh5R+TX2UNERFteHOE7gdDrAGG0lrgCVKEJWb9z
BzwxIcMJnjJPxG2zMhfeIxm8hrTuvNXF9PqlNwXNeBTuabVuRxNFWwZPMEifa/JoUFUO9Lf0x9OW
c6Qn0tsPLdIqSAK1/Gef6zfPxYO3qFwYV3+8tvO4SNrB4C/EaH9zq+sw0WRVRXm5ZbiigIVZhWiA
+ohDyH3bd7vC2LJxloULPiPwy5YyFboqqAtWEqtPDQ3ruXXUXXY9m0UOJMfusKPdeTk49aZ3zA4l
VI6fhV7upROCAyemicsln9gl1VWeE271h5u380vZLukw6wf7bRwB9gxMHcWOd1shyo/g+MWZ1FrT
qg1Cvzd1Rip8Wg1l1Qb1kqfUPrMFcg4sVcKTVVszRb1c/pvK7daHKhAQMtZiXXYIGbcCet7Mb1T/
Dd+LzG4/dE/fIpu5rNJl3xGUG+oD4SB4KyUjjRE84wg/HT3007jV+lI8MMBe0dKUq6qQFMIeyp2n
sWv8Xwi91HwQ3juJUJAnOCx8hdKamdbzCCQtxct+lxXjHsWedsX+aAjvgXDZLqpr+wIYN66xX/vF
YOh02H5gst50Z78edY+YklxPPVN81m/CJQ6bJiY+xw6DD+wZGalKp7quGAGA7iVpk6cEpHD6Zol8
RFsp5SLAQVHEbumP3AEguq/sL5mAQHVR06ByBJNphAJYiQJH6JxwXWLiDZM6qzgKjgYYxc5aTDGl
8ui7x8hECbnqHmD2L4HXvdYvr8YoxuCvHWWZVoqducutWXB8gObIj5sQEdlrtRQ4QHqdmJV4IX2u
hpH9/f9/nbwIquxRnk+/bYWNNZyqwybb8Eg+6lJLpAXC6VXU6JCSmZoPQ3gpLjbfsy93yuO5iaBD
fO7RQMANtNnIzS02LP8/HqGg5t0i/AxBK7+eSIXoJxwAY47luu5XqWWoO0V8HNvJePmogmyVGJSe
mrRIgHOSz2Avg9gIoHvZ+71+szs1eq5UUDjxjEm5FUt1VKFe9MnYTRfoXI5oHDonceEQBMI3ZVGY
5ccmqrdKd0LW1qtq7+LWim0hQj5ILCMU9rMZBNmbqr3CAmyzjWWQvdmG/BjXoXAqE6q9WSqZsi67
9zyQ1VS9BS1QPlnkVWR2CHkYVbrfrb49XoTIt6AiGGnIP8cqdGpSWV2VoBm8kkGoDXxePe1bQYtZ
68ls4Ad1lvp5++aNK32qvD9aEiO21DLNKrxu2UuYUzAIyJNQhP+qmRqCInOK5lEHpLIKNjC0ReTu
c6GsBrHP20GBhDX3yq6DpToh4Hj42E8hnebIrjGEYxV9/9dhelMooQWxpSHvF/gjwETxqGST5NLz
LjLiRsOggFKRfAc+ARpcJkn3rc/4jIqwVRZYZ4XGLnxtSqdfQwwWU/e+3T3o/noMvdzzSbpLv0iV
s18DS/V3jnlf+QNMgtFurOpX7deRXJTiYYvAUmwIPCM9tdJ8AgNJ7ETarku/eErSLBgroCrEnBD0
XNdWvW+o4iWlSUB6i8aEtxds7ohr/f5oyAaDS5BVxEt2iGVFQDGBQ35w9X2ygANjuGx9zl8n6wrF
FzuJPEf7yslub6LGF9J7YqwEb/AI6o9CD+R0ayi4NXfn+x4eNoRi2eZI0vSkt5jhbz8rbsHyj0w8
DRxOIZiy7WTx/Q5ID3Qom23j7l6JIcLL9trCIhzmhPc/UCIL0qcP9zzLJFuuQBjVkUyI8OdSDOV5
DvlHgsYkSVp5TMSvKV6ROPavwzFd7s0svqafpQCCjWTeNMCs+5JwGIUoQXQ3R/Q5X/ZDaE6ABEIL
h581oL9pLau3k87Ev4fe7zEFw3jIPl6gmap1EK9l3/J3CHjyR/6N4ete6tzRqa9SCkhlvqvYkPky
q1c4bCNJFWZXbCE9/DHXNuSyusPgg7Kl/dSZIPMey9d2SBQhVr/1Zu7oE8/00QBE2/zuJ3BBpejm
Lsl0ykxucR3mrOybVFt3PybKfnfzt+DijfjeNlHer97mH/2MmbziXSn0Z77kUvdeq3Iv/ioiZnvg
V/0N/65lWuOWRlImFXzCorglJL3VI1iolFP8dyQu6sKJUgFCISEFYlEw8tvUm7W7RxzbAKdva4Mt
25ZrvYs8+vU3InDx8ewh30ibaHho+bcIWBORduQaSG8WXciM6hpV7IfX2pgu8FpGSovArlO1GRwP
eSNTXcvQ3yk782xTs0mNoanlB4OmHy3n16Z/P1OQpwj10vDWUMlGmh1FjocxBbi7zPpvtLn5V1Jx
eWnSGTXEQe1Wfx9RnXBehMtNq780sdAz0YmBvV/0XFya7jQ0rGfCOgeI9w+13/mrdyXCeH5P3+oO
/c43x46706Hw7C0OTyMLD+vzPo2xRGVALK44csMBhx57IYxfqFw3EJowlz0LzYiAXuGdtI5s15iV
ZEeRUItyhSZGJ1wRmnt9UbI14AWqkz63S1Rd/dRWyNBlUiB6d5yIXGfMbBlRi011qniaipYSHt29
hWdLJYO9ofmGubVTTkwEBuDPu5nooZ2DUUOTVF0XvGphFiG4w6zwU4BKwRqsR7yEO2/CwWq/8eod
f1l9UYLv/oCUt0O7qbkerADbEqEw8ptocyin4Fik2Nh+0cH99rYMVbrN79us3XkVSHIBx74sN3kU
PnBDPIxTSV842Dk9Bk8E1AtOpFvcilry/FWdMPoxN5eFoKeU7XbUM+akeJr6CPauMcbxpIrTTvkf
9bPiCTHE+v4pkBkb9WjouWo2C65WNguvFNkFWhcuaQsNi8W2fGA7cDM91e+QKtdT6EPUmgwCiMZu
S7wlI9e9059EQJ6l4MBcf0nLx5e25uxwMJdmmBN7g9wqvc4t6GIYPeVu3PCXJvQGX4u9ehwqjt0Y
0zTM29J7pwm41gLJVg2+38MvRr3e1tNX/l62aVddrMTpFcw5H9zw56uglzDswCCtDaq0Gw0tLVN7
5ARaPwC3mFfggSeYFmeH7IBTHv94JQFZA5R0z6M8mIDbdlxgEWZtSiyOpNcLm8T+6iZahhNQph1W
FxgwcX6q8L4aGOajtrm/5T8bkl3hOfnVT8MUi7gOQVMxiCip84e9kMOW6BIrjqbg8M07SYOH5Xow
UF4GOQNobOAiYdnQOb1qSLxCQZv6obUAFdRbh4FxaT8l2smzrXMPfUiqrOZN/Obe8t9PlsC50A/0
NR8YDGuLViIVfjlW7Duyr5YKZ8fbso8Kww2DIpvxfBXkbPxwbfqWvQnGI4eOpKyu9JYHIGqLRHWz
f2KCVYn5VbCpQyU/dT7jbzLwxkoLgmlOoShvZ9r2CqG2JFJ4p1T4DnhjkE8/GHEwZiF4Y0mvGwV6
4Zng2s1F65WLqL6sIo/Lj56SJvBluKaX1kkXgGdCUxavTjQXnyiEX3FaVNfdPxZCbG42TDq7/dQO
Gr+nPp/mgo0WKa64IzcMvgutU/jD1cm1cSjf6R4Oaqn/jGsfH/VFEBk6VtKnJWudgKjQ04c9quBa
qyWEU1/Iuf8C7Z8q1wb70eNUHwl+Jw9zqn4hBv+W8dXdPDqw0a6IXkdIYU7uP1gXfuHH30C6mbto
PNtPZSIDHh7PXAU/y8GiPJMf7uOwEuaPJtn78IbzcqPWa3wuW9na9Ue7vkza9+Gi3VBChJmbfFUk
a24c5vWXd/MvHeUkxo0X0k32+DwFxIkVbbOMqEbp6n9/kX/8xH/Hoiy4FMy904VAQFvvDDvqiXUt
J420F20cBlYY9fUlg1oQGGrFrlUi8N4zmEBMzHaIqjL02ROGOWQ4UaDNyCDvbGBo2yZwKnqW4YWm
j9vsteM6pmlcDstH0iECOj5/AKlgl0AfXsvC6nfMv/zGfo/frWuk7G6GpUyohjQaSGPHA5BfsN25
/2I/4+vFLc3qYdeFWtKUfHY31im1DiwE7Umzz8vZuX7fWSZhK0omyuz8H8+4lEJ7/EnAPAO05Uf1
jsAs9goIwq7yAViCHyK2wm0qdo+dqaKZrZlonnJsz3imy8Nvbwxcwz3Rm62jPflxdq8TttuhhPaR
jzypaf4zMv1jSvFqtmEVrjqxTnY7iVYQpoPDOKvAKGpdT6cU64IiQtgO6+MmA9zBlDRuZf1vmtMi
yXa50Hl0zLVVo7+MlhTJpOJzVKjCvfCvD+ocXvtJG0iQrvA/V2Yjrw/083sdbsjl2qpd8xexxmSH
RctJP0pjFI0BmIrCdjPIWnxE4EJR8uFPgEsZvu+DfiX7FACHEHVOm0u3bmPyEeobgVwGx3jA72jm
3xOelu6y6o5V5WuKxsrvJtM+tX22enShxqmkaNmyWDhDNA6XMmMWxH1zYhbJKUAIP05UVXKdzaHp
2dhlEa4tT3F+XjVXKgAYWgt/EP+kHphljR90G8nCgXLVBNd3c4/enCbDkX/mNfZsWI8cqesvdhRq
NPotUZ9KuUH2wjVUubuY4/4vWS5h4oD1kk55dOtgFjMxTTJJGsQFmXmUkcpLzPbIbLavHo7tzqJi
EMAvZkapVVmS7heC0hfHXth3id/e9y8AFsJskRdhao3tKcuPW/VscsI73026Aa0rguSQBYiw322V
2/znIAGSrKPjOASPP9Aq1hB4YbA/497Y/5ieha7Ps0ALjRyjzO6gT9E5ZhtwHxP8JEJboEQMcA7/
Sff5yQXmHDgo/heKaqGsWWZI6ZH4yJMe4YIRFtvwQKmW2ilS3TYjLM4l9o5N6ozMWcnUMvp1i4Hk
o1Z+VcctOsLlj3BWZznHuVwZtuI6P8GQINIvgo04zEhOeDZFMVD1aTNfxy/si+fPjyDzs4tqS+iT
BVrzqAfWmRl70htIPkGWjSoOSTCF5wLmPJl2yCYrkjlyTNLB5jRMBYw97/Tta84ji5+gFhgHmrIQ
UuRK0A8B40dY3ETPChA6glUR+TqOaWyJ+Xp4pgBX+1A9VPFaKV39vCZhz9s/F2PN+lFresGY4vrM
rBgiAf5WdTHEOoCBCr8+knBA5jYMID9TN2wrencRXG0zAkWsgZMBjA+RX6079l1DnkDEBUat1D26
EEcoF6rbObpIBmYl/Tlo30IrZgYnd6XVou1bA5xfuGRUTDx/ECWBO6UCqrkTvQ2cC/shhCFYJyPL
ad7noQ2mbXevvF8IE0inrvL489gb40g42perIdmMAFf4MI523/qkQ7//WBLMuWnYKkSM1ivWcUnM
zIHOAI/MbB/EC0QtZ14U5RG+6bPxkAev7Kg23K9J0LtWZkd5Iri9n9gXgHii8cOX80NOaq0gyQIF
v1RVXOQOdGaddpbGivBOLiWGx6/MSJP1StAJt/BKZwwwCTlKQXyxOe9+4SC4WBjg5L9/4jMtvTd4
/svlsTcojKvzfKJ6p9mObbKTu76yt5FX06tJTUFRfrwEOpG9P74SZUMMHrjyeD8qR7BPm6hMPS1P
EWTNv4YClVhwxaO5M+Zn5QAhKgxrAtrC253NHMlSWubTryMPrjSCDIjFqVEx6s+BeFtp7qE6Vjoa
fQkDb5vUmfOiB7AdmosLgkwrl4odEOiKFKVdLa0WVEU6301qmYqBFokwfgeKiV5eTIGURzDdjPhl
T+5T4vwtDZ4+peoXSIr9HjgbfA2dpXLPP3lMsD3WnqnNUHWR5i3d6WZFHnw2869XW/p27JVs+iCO
kfnTGl+tWhOBgZYsdnx4S8RBM94VbRwWCfEYD+q6q+nulJMOau0gdvAmFwz/KgaRR9pFVIzoFyJE
3ggiQ3nW2+La/OxYXVl1TcnoldqNXG/vkvYsgOuKHWYNuKj5BoPQBXf/ii8buGfe+ahL1E14SEZY
x5qClOwZLambSwv7VZJo/ih3wbFXhdyTiz2sMSYNyOdrxGYppXeW8wbcyYLJXjE57IWbXtE2iqUP
nu4/ELfcS5jaTo5VwVX6AOb/jk2KG+IWh05K6/OUL3VROKgqCjeSdcXmCaHhk98BGDoIqz8vrq9t
rOQ/YGrGrGWiKOF4yGD1NKGA0gBw6gPgDwsYu9nT1FpXCNoILEEcJocYKOUQ/VrutJMrDZYG69qJ
85SAGvSzs1aaslYHRp9P9xZm2xx4/XbQnlo/m+esAL7ssqQTSmu/iiuBeKIxqgm7JdXiX/DPXuxk
UHe6ylf2nHoFoGasx6yaaF+b07FjJpLEZPFcgZmmZLrVC0hqPzlbwtH31y0UImsuSW2oDL40mEGQ
MSIB6VzKc0hLmDO5poZtvDJWURVi+WK2w4G7mAjpmhyoBb2WcvkvmoPLRG9ywi4u38BpT8g9vZ6T
QRc1y00my93sytc10qiLnbIRDqxx09YHY5ft7b7AGceBo8umdU/8TGSx4+SgFEghVCy9y7M+CjD5
IpXDXjH7LP1lnvmq4Nw3hTWCI7krgaM708nIE7eerSDX78iXo6VGqcQOq6i2I52fBN1c+UPlBBhD
nOjsZQpqf9Bw7koUPpCAjB6KrtFKD2gAU0p3d+ApfZjEHz4MB5Ee159q/EeJ0wwBFNtcJ/3+QtUZ
eumKTn0StglOeJjuFKJ7CpiBwQKmjPuwTJey4VRLDsFZjYXWHFadYx4M656QUvJbKfxpFpj8hnjJ
ERa7XsbfK9H5MqypuYwdhlXKyEIUAsyJ5wHlOfM5Uo/3q/ly5SWTFYXzxj9IkiPTRWZfdkfSd8/m
QIqcjfDNFfNHZLb6FHnSCaKlD95R7DDTTHXI8h1JWDQnL0Bb2gOhfxzRKwXdzMOxf17imGdttkP6
jRLZDSvM/I++HeYHjIcCN3QcTNMAA6MBLQlae16civ5ZMTUylUYkVjRHPKiIL0XiUijW9oZgiXsL
9QX4fbJM+Vq1EjeaTw1Nq8Qrq34/SikvHStX6P38LyiG0bDkDzCegQ3ZuG8TwIs3JUeMuKAYvPGP
La/D0w/9hBiZQU3hfNYNLsGTmCkmTsq5s5FIDoKZOsiPE/k57Vx6IxDf69rBQdw/9hiqQ49tsrzL
JM7yIouFASI6DHphobaaOIK4ysV7clIVrCj45TlDY0BrxmQh+yDzn2Yog89ZhjzPqmWeJwu3/EER
71W+94LaRH0T8DuXXHLWwmj6TRTk4qMGwTrt3B4QwQZvEO2xCekACoKKbkt2np9VxwnNNcoiHCjm
gvr/K8WKGO8iaWjt3GKfxvLmDpTu2QyUhGncrIx/BNyzbAifbmFqBGUg5z9NGYZGfWA7J34Xj086
EZBNcnH6tNZaYIQ3SECU+d0ICLTEn6phWG1dQXI1sTb2cMNP+NrViR+CiHf2cWrgPxY+i6SNBtXv
JluFX8CrXYbPuavtbQkrmWuSF1Tka03WvbZd+c19nX1RYdxmR2cy88xugMiqHf0RKQFgOFmtjRso
a4wh6OI16y3yblvdtaTJx3PreQdxDpQbCucziuqlJ3ZrAXvvVP87+J9O0l0jIdxPZ0ous1xStEHg
MbEjGoc/8oqBr5FGjePLAI53VBs8wKZft3QZ5tKKZN0qQgNqVGd7Ir+jl+MJVGiIJ0C1pZVeVEoF
aGmEAUyorkFGXweWJxyQARuoc4MxLJdGHV7++2+MtBfl1Fw4gQ9ZSymDehfhrYQXPjQLhaz0KO4u
bT3rbrBiu7YLNr2kvpXHMfmFRLamaRTlaHnYp47DHPpHyeNfsjQGYeISEcGgKBtLco3XAywBORZS
IROQkSwhj9VBY/sNvS5o8Mq2a1VZe5CRwKVMCEOnPAx+G25IYqFEKmz5dRjk3hSlmaT5yt0sts5l
DlY2RPSkWSFjkAHdMGA7rSzKTR4f0ckKAEGrrB3jAf4vg99PTxdxINt55DhgKCdCKiYW4eLkYSNz
7KgLltqacSd3nanGrc631vv2yt163U//1aPi5Hh1lrkDe8pbjpo2wJDqzI8xUGan+ChH/L3QMVU6
M9SKL/rbkyTm/w5b9uyE3K4UCJdI0RZDrrx7f47oZlMNUD4JoLWo/mmIgjeAM8KfleczZDsORujP
/GfYLArK5YtSXoenMQtBS0poydAhY+Sk2ZNRaEEKwSR2SBq9PvHBI8irjZpMCtwrd8D91ffD1JX7
qIDjbMEWNz6hYfE58++lMKZ/Q48jZbtMMOb77BXDF5oH32UZgSY+0Pdqblsfu0c7gp1KTRbDFi6g
cVuSw3lDMJktx5HMzZr9JOJUaDI8ErtDkxycJxq21fRChJhN+s49X9H3azM+/cqRt0CxmELBqd7k
HIVPwEyS8KI00fuUoeI49v1l9iakJF2SM0TYJba+Gu97hS0y8k73lMqTzJcjIQirm1kUJh1svK9O
avwEd4Q3zos32DwrbRIfO5ArvoSYmvLsO0w+E/dmjAYt7kAoptFp7B/UD+T63fzMr1Jp0G/oJvLj
nmJnXR7rcNJKqbdaADuafZAtE7iSmq9tu2k8S8fcc67o/2e2TibO1hdUVte758TVYb+c/H8NybhI
1DcY55Q4bQpDBUDKda8gy28uQhfr0bSyUTJLDrCLV94Ue2AcnHFc7wyqyHi23JCrVHLil38zrexL
R6q5IPD8DK7qzHJSAeKluECuSgOBqG/8E+x5Xraph4aanx52T+V4rpO6tIcOkc0kaiBVDiGt/VTN
HlMVEZj25ZmLk7X9ozHIzq2aL2GjjTNPixof8/k/7QL3CU+CJmeoD4+mc/TeurGwTAB1jLOWtJA0
wpPO7qrOax2o2U+fDLCN2aACX32LhkNFM4j/+DLZ/k87+BaHRxqhClxTTlR6ADD6Exd/QwUr+V5E
7XGgv1zufxIB7sjahj8jIzSukYHUzApgxxzv86XIRs+WA0xalCfVt46HqhZGKH2yv0FMqepLJp3u
8/7OBIwV06HLGshoNEnDn2O1/Ok8fpIEtJKvEkWlCCJOith6WQ50dqpq5jZRBmgb0C0PamTip7Dv
Wvfr3brfO2Q11l0OEttC9YAFfb5nhhZm6oWubQzxKx7o2OVeClcFFQ8/X8hDWUOoY8UYoPAcEcCB
Ihu7cP6kbUejag7z86EJS98Rn4CGfr4IMwap8PkcVIkQWtKkP41DpOs4YsrBEhkTanLKBPyCOLdw
d7HSThTXHNf8UjDs6jnpG5uBRq7AO9cTj7+gMOHUGaW1Nt4mRcPtba1eGU/8VV9E7uiECuPiqibM
1GzsN36QsaAzw+R0NfHk4eRFzKcXtiElFikCMfDo0q5y8WuYN6eNIbs2FBzLXy/cNzs1Y9OFFccd
9NFk0EyTDFcRu9rOFMJO97F6NM808TqKka89eInwSoXVVw7yaKSTQoKZQMmujXNBGUbBUQ4omU4h
MH6zTyR683OWt9pLoI/W2WzkLSA5b9MMhuLeyCQdj00etEzqGSTV6bSf/qf7cHhTqpWHfS6ZSJ5s
HxJe2tbWIJ7k5coKFZNaNL8TerfxJ02ChQL6FPLhiQzrziU5mUQN1j6Uq59g14zQfHKSreNjcoue
eOkH1sJ1LWPYBTS6IZQTb1RtNX0ZqXR3Z+2CPhAB4tDa8sFTHcqmCwFIqsJLV46xj8bCKE47p+uQ
anzouJeq0rq1GQx0bmNIE/nMtz2JEUtwf2FYFgCIkvM6CDdCXwZSul1dS5sTBxPY/plvIfYMfrvc
B8GAB4zAhtra07OXidJEOHM/bMiqj/skMEEoEHi2vMulkav4klEPl0WEKg6mheAdKw0nYoP1kZjS
VS2I+gBhq3dR3bdo6vkMZuC5ggKozf6c8M7uBHzD3+ynyX0Eh8MIbLasHgsOqubS5Q9YWaAjTOdb
ZiAhLovGRo7zjOY7pn9vppXj3emL8bSflXKLp3k8fPmGtJNysV7or02i6aL6nOQikv0i79Fwp7TQ
hICTMwBs1sXZqgoJe62tpUtJcvoEbcCQOXKcJprRN3/8WLIJYE0m+VsAUb9YJ+8A3bTTLMPlKgHa
LZYqoXvLM552LptwDqvS7lWHkxEUT611nTFTHYNtuvLnviybohkgW0AVPDtEC+X0hoEWNEGDH3h5
QOWAZY6sXREy3o+OllR1woLIj2sfIGUgiCszr2rTTz76kCKTdWJDCqTJIiN8RIvjAmq2ONJRcYyP
hJP40iBHR10lukQscNhTyk3Bm9+1RXZi3SZBMmubw3tMNxcrg84oZAcGT430KMb20V67m+OHUHQG
iOofURimmxNZ8YvPf5U4V01SyQ54X3aQVpW0e9SC1mnHUDlUSKpEZaGMax+NaKjOxggdIZuzNpLQ
EaoN3gShPDKE3kZOGO/Fkd4Apr7wRalwX2wbUIgUiSXnFZQ/dRCxAf5S/GsFuY69nmIOuaLvg3Ei
V45/kYXxuZMtDvnrGL78sc8ORUVEQIoj+e6qA1EwWJCJHxKFRpk9ERR1Jne1e7pfr8vP109ZKlzY
QOnNvWmhDrdlKuv+8DJa4XcpbuT9FzN3ybkufmVDZuHd+PI051tANxWSMnfS+3QfafbnGvMZueq5
m0WyV7RCKAkqG1svRjy8ZgysD7990XauP71wphgAJncM3P15Q5xCC8h4XPKql06wIdcSYjvhrtS0
0us/s0g+UEpvCeDSsvaYFJB681LtSlf3W8Lm7fPJCoCZKdZWNrL+mM+HPSB4CM6eR1xcI+o9mEwZ
8UIquny5MORXCxIX+T995iHlWxzt5pBAim1s8cOPp5xw5xotwv3yyEkUlo3i+FqaQGxURCv1Svmy
aYRugiWxiaOL6mXQpgtI38tfUx3LZcOiCCOpfUbjKd0u/HZpVWDZKZHljvRDpW47IIYg3bVrZMlb
xGahrAO1cZM5z8btNBkv576+B9NtMUMbz5cCnu5gyohExT5SHPKYJPhY6ViqBnnyzUPABk6wGQP/
U19yqukJrQXxBuNcs8QQ4PlzRREXynAyIDeqvFJe2jBdPvjkfeITZUVESfirUpovjN6CQ5jmUyUl
/QOgbGzWSV9dyKNxTnFgtLEZWk3ERK9RsLBOxwkQK2umaRPX4oIRiAe24U9LHz6jxfM1WPYFP2NH
4QHMPouwbRSnQcU59So0QPdJALpWYGb9DpS6ZO3SngTFZq4RhONnZ/FXNL+0axlKFcAGHnvQ6Nk/
8ANdhIHB4mu6ySg0OK9JGNo0892mlQ+MAgn7JzvzoeOARybt+oeMZywwfzW0pmKgNTa2QY/ZDBMN
VwZfKvjUFOZB+HmKZFvWyhDjAWVooKtqtJX8o5CVYA9fNSDXBjKF883+Pz8S7dKr2jIQk8DvM/aw
o5QX9VLL2MGZ5eYKnw5141KwlCc2E91DbZ5RXilZl6Zvk8PucoRQxDmQqgA2MRe7vpf3i2bANnVa
7M46dPCFc3fLq+FW47TUaVW828ShP/yVFu5rMt9NnL53lkqzRqGrs8+Su6ooU3znvqFXLYabZT+D
ilJd4g1BuwBUVxRBQwlc8svPU5mHJB5Wi2pUVHVLP/Dmc1iR4x3vmhPtU8hLc8ZlQdb6waHWYUak
Jg4Jra2O0Zlt1hfa5VW3b2eZtd+F2OgTCOhA78tkFh924Wd99dESVjO6uy+6ocoClfnXRU9uIV1R
pCJFkykiax2wF59L0vNLq/+6i/qtgKsuEf9A9ihlYaHUHLjCMOi9cy+MSnuM1hk8tJiKDIYA0JKg
Fyfg2kDlhtsg1G+Dsp+XY4XY5/tRlXjldg1IcerKI+wLlJzbzkASsX54a9t2gqaoPORaNnn24Dzs
xd2rSbVi58rshm4+Gin7KWd6OKu4XqQ03vxgf4kbtsoLXapjC7YIFfPbmtLf47aGxkIw12S+4uWo
8789vRRLapHlg3mGpVU6NmW+wJAmkELp6aFbhFKiEZhcXLU6yfZnqI/mIO1TMBWEWu765X1+qC0x
qHSX0mZJQAFsYrDVKqZ4Aedj2AHmaxFxMWEYOdg/hQ97cXlU0UtEniE29KiPrOHNuQianwqZHakU
E+5GCp2stUp+nJL7YQ6HF7EK9yebGXFeJ2E+7yellQ7n6Yc9Dwym7S1o1Fy3ls7kfdET7zMySove
NQZKWfjsTMOnRC6uH76heNRDLFrttpG+Lpwp1P/OGUGkFdYZX/Mocwddq73JHSEw6gJEIam4wSz/
yNGC9gSGK+K1tCoSsr1+k7JiKvKlT5ti0wHy60UAe/8Tj4ilByWphRqG4dRWuex8PNxyq2sP9+Z2
VOSkQb0UXDk+Dz2kvwHJiAruY+RlEG0jdsmevY8dnLK+oBxYTZEMrh09JtYvJIC33hcvWYIAYr4+
3JEN991HMK/HLmDHbWXor7H/xTxzpVS9Gm8eXHglo2a/PidSwrB/ne6yZLY2UzRT9K5/u4ID6OdF
xQiY9kw+r+LK8nIY/VY0UFeg8GdgwxXvSSTrmHc+MWYWNoRZX3IHePqIGFBFG12WDLLUC+/OvQvM
jTn1FC3D1gz81c//6mVm/+TJKmKqSW30ne2+tQb7WJUbZnLpRkkWfwzfOWOde8zXicwUctndmRQQ
12ETnO3i3FhhbJ+tFw5OhTCm24RJqmC93RKKG5SQuR+IsrwjkmP8CVrhjNchm5pG7uiedljoYctz
mmg//gxhgVQQQddLAoDgXFyxkGqxk6ZB/3V+q/keZi99nuHg8OJHPyfY6FySEnDyGPbOKxjedNg+
UgyLJvBHAELNpJ9DmOpS0qrvcszQNIu6rmWm5ZKVMV8X1vWAKgFPAFPQM9+1Eiq97cWhjhPcn2We
0hnGs1rFI0/f7SYtn3BbptRLWfYVTMmvJ5bVDSmqdty41I6K8IVZLcgN1HzTlWF6ZQDzE3PFIcQO
PwnE3vYgkAJ+XFtQr3QGMP48uSfL3tmR9eNCbcqx9I9e4M61vJvmSbjGjTVGaMf9XqmyxKysRcSw
LLc6W/EZSsOEUWPKlO1+d2NH2o0zpkvsyJvpYr1DTk2+YqBP2qLnJSET+z4BrEgj7E07oE4Jpkps
6XHNWOonlJZjSZfx9gg/TSG9P/h023+/gX4R3/sDx/pb6sCOjyYgb50MoG6Nta7Rd5nT6y92Ina3
rnT0XT49VOu2rFp0KC6TsIwD9iFQJGpTei1Wc9/8Kdk+5vWf0hYv7pBzux3B0jMofLbuA4L9Tn3x
4ZiYXT+Z0wzWTJT/qxdcf6kVapYADTlSdzjl1hrN7VBo4spylBK4/VnY4AJZL3sPqqBje1ubHu1T
d2wAsGNh93J5aiaTLofPf9eBFJZoBtGhaqgQYOGinpjELo/BzL5hWU1VOklmgEKwqYSUyzHzl7hn
4ma+LAqQQUXp56hQ42r8/GZnKxB9tn/ASinpS+ojYElBoU4PVtZP6GcTyqgk3Sjfkr60HSP6zKws
fKGuQURpf6d2kHVaF3JC+OF+9kqGfoEeGJLVL2WCNQc/fvA+ze54FX3Jz9GpzsSD1ACefh2cudnF
WkOMmV+7WOaMwi0Y/1XjJWugLCIe+wHo30k+zwukMt3rTbSDxKdnLf6m3aXrWTeCaFKsH459bRGl
D2umC1ab6YUvBjA88CVcKpeMlrwxArPiDckt/oo395e8cTK+2plnJMsPAdYJ+z8ZkIrumOD37dlQ
tXVFGdu7Ouuc6ZaQam0PdsSBFbJnJI7MSM1uPobfD0yKJjuJncaPBtmm7N0TE0XMiW3zDNpYKVUy
Tzwywi+I+qxBvT541bsRE4WO2PD5LRcLM0TayzMKcNIOnrgANlFik7ucJZvmoTEc8vdpxXzekLIA
m/V3M9nndhQYS9bdKkQcKgAxptp4hdrGsOfloWGvksFX9j5CzCzcRWeXHj+5SuhAXaOtVKD2irY9
rg1CDXppdoESq8iKA3yDiycofBv80j9DmMIl5YURm7Kd5FQEDH7ik+jncLWdTQrGH6lSUl0TWz4v
FlEtu6REdq14Q35D7crlfDFoaV21qbr7gDgbAnq7eo9Sol7GgR+k4nJ/djrIgNTcsaCur9mVIuRU
diHMLD0jhqtfAKEYJgzfq7G/iR9ffROe4yk9Dl4k5kRAlX8zH0RbbK7KIzzMFgpVAfLHIPn3tFKL
liBQ+Ae1y/9lBDfbxAEu4sfV28G9JPiNvDl7pDMs/uauz5ly1NmnncG7yHXVy9MSC9DljbeskGlE
InQDSu8c/W/Oz3/MrJEbyDOvlAIl9c7gQCg196vV/AF/cx7QoU+wrK9zJfr9pbAR2sH3qvHo4122
FlCBeZpS2AHHnHl/P0GvnkRbxS6CIxyaVS/A2czVAYJqagX+7Z4ejl4At5u26Hxd8N/clY73wwIH
w8s4wSaHSXPrXE2ZjHCYSR+rXf/cdass4z+JbVNFlm9Z6Bp/rNsHWjRcsX3VIc5JLtZevgs2ttjI
iVmR+AWiUH9vtFduo9+U3h8AQHgrJIBDywbmYr3q+7pcJqOO/wV2YQs0j7YYGC2yt++BSiOjVqcx
61OsWVJ1Gd9BkSNMYbvK74feZgPCv3l5jPRrdnmcahR5OHwaGSAjAbHJSxbRuD6jLMJZ11kdHAlZ
zXGxG03Ph6weEOyrb/+4u8z2fWnmyyZBhknC3R+MCdRFoeWmRMKdNNDfoRFf0GIjZB+qkCk/xGG1
TTpTlO2hqoHM2gIkKswPG6+B9C+KzCXVTdjTSI+tKFlxgF3sLpebonHRVpUzUwficSeC6Wn/GszV
xpHMr8Mg79MwSjI3HoWhcOERkzKzkC8TsDQ937picueDphhn4bqC1/MIS5EnVNdz0ugL5ZW52Bpo
/kn6McwL0GGT3Yr73mNPJxHyjUWy/J5YdYZNa952wOaUOpQS6GOyj2nR0SvE0kebAREygpAB1CA9
eQugYGWoVdykEnGPctkNyteCzXg6OH1WHTgxqshBKFnoMr5m8W5v8SWjABBXcFoEpWtsl4VzktHy
RyX0DaGcIeRel/AQB/ppp9BBbgfsNNdnjuFPFGIQ9jsCXBi5VVlPW9sdwgBjo2s2mhX+vjp3vPQX
ns4O7iNUqYE6JzyMQZTOkgM1wZTm2Vfy+TSszWF32xBJh2rmpYW5DXbSaM5FC2rGyWjbHVNRuj8l
AgclcDSIlrRHUKBVAqIB3YOQAOROPtLHHau0OBujk/6bDGVcPY+tXCJtjn3uawh1w0EfVABU7W2M
AsNE8CqMBH/Own1/5Bf+HCILMSxDsbG9wI8tLQjJxSHQmJCNjN34r7KX5/2C4EW5FTnzdTUSz2Qy
XA6QvVBILUQVXk2OitHYNCfhqpFIb0hCFz03hFOBDtyxV+qnJ4kYjKxlcCBwmnRIKncd3XL7X3L7
6J/IHDZC9GO4rhazjh4Gf3ATUXhbyU4ncgO7WymRw+H+su71fCcNKqSW+bvlNxudJTQWAWpnqIkt
8tAvKSJqkJqJ5f9uDaWf2VrfPHSo5LjMWJHxekY5rOLkONMesImhFStjyajIgZXF+VWe8rnVDe50
kzwL4ZySRoQgoX3B202q+zg68o4sJuBC0SFThljWwsgFgRIr5b/LkgXt6vRpS9lg7h7b8k1CYl8y
u2SBWgitizv3KAH1HIqoC2rBZWOdZQ33quMaIKNy8UB49k5hPtGaLOGDHp5NCDh3zMW7eDta/IK+
xK+vBm2A/cA07kUISYJ7KSKKtKaztjrVyUbJGBepNVFK4adcXTWONZ9sWigaW5wSZ6xEnjxd0GfE
DqAALjFJM5lDu8VUCO4z+/S1gPtVbDkc6xLlNPPz111bQFhKhchDDKtbNQZBslRuf1tdj1lnEVdo
mznTFu0t1SRBGHW7gU6+V5B3AAgQky11ptnv3ljpHhPEBVJbZAKb0+4OOQM8JWdD4eGnGMz79oDX
BDABsnhxfrADzetcfVD4SK+Xx92Od83NuRzBxMIIkMmddxEAQMckIu0FwBVVxI9DuBo2JwvoKdUo
ArN8wIDdeX+6762s3kaMReJhDwhyxlwRltdg7e2N7z3X21i+1CarSRj9m40Xt1FaTDlk6pbaX4VO
qnujTG8LreCOr1qfsPcP3CYZ0qIIxaSuZVJIHBZ1hvNlBD72nTaTqmLUBVlC1A9zU7smxfWslLui
T0cpCdEe+T7FqqncPWKMuoauyLshIF9ru/AQpxb3FjJZriZpWZXA9BjFpccsvXzO+e8dCl9X93l+
d2B/vwvsNS6mWPxJfIpA4KZGpRoCtm85K1mxkWk+s4YqscISyWWt/DaBPOta6a7PZzupFDSlAQEw
yIrqt//Nx/S9D4BncI0lQhbz6BgKhnARRwDZlDozNHDLWb8wDR9Z4UVgV7VONvaY3iq8t8t8fECA
wtKMzV7z0AiIX1fktD0GwlcLROJ476XjwjquuLE6Ju0Nmvb1u2klPDI1H4wAYPEkKv19lXRpg3//
P279pILVcXLrNmAaqHuHKQrkORBrEE5FgxkBsM5Q99r0xU/Hpd7+rxtH9b19M+sr3p6TBCbMZNL6
V60xeuCVpfClAlcj7Bq6FmCuLHGyakKN0HPX2hA/SyU6hrpO5gJp1nJ9VouvG5mJQlZ7JQxE5R0/
UScH/eBUsfXXPleX5WQfUg7HhfJ8sdiXHyzTPmf625+i5/f/ij5aVXNSL7N/kcfc0bVNvmMrJN6G
nzB9p41V8rN8QtOa8tL5iEX9mYqvV7T8x/qI3bFPV19HxX4cHawz4rX9KMbOEydPzcAZQer3K98V
LM5QkQy7v19JGfiH/y8IJIHnLuspX1ShzDw2lwep7hIgsOZ76zypdsivSNAwwrzf24Ul2/aXtwJD
jux5m9oIz8/aTRHs/Q5J00SUzuVeP2lpvVjIsVpxXwu0gnaymfZQChTZn8TOvhRy/F5FyAqf2qQe
69k3e6liQ6GJARAbh/h7v2yr9h1T7fgf5kz+JT62/5fcmYBOF0avzMmI6p81oMlxRAQrQPGvlIk7
l3bpAURqnzVL5BJJKIG5vKRUaKASFu4o2AXB7P+7fKvqx3vsytqcE+J13SPo0/2paoWgT3btwETV
RVsKqjMK6kW3Ss0cEs7DNNJvwakpxozwkaquapjHbzexU9c+J+tIaDKUmqvupmy5RQpYnFzv5rKH
eCseV4Yrn/h3UaryeadFRk88WwqLIbgRj5jJ7bN1zDstjwjRXPehYHUfTsXGKWFDCkIak/Ra/lAf
AiVSz3S5E3+IuLCsTpQV78ZQ43jncYvdHmbGZQEWzVsTMWBhENJ6hzDz5livwOwss2h/e6blQm2S
4XF3jTar8jl+UHC3udo1R1ZtMCXoD5TT60XEW0hRz7S3vTLyjZJe31GcQKfKXQW3+e5WgTBrFnFb
GHFpz2Bva7nqvvHudCs49bAB2ExxRjqouxLqqKDeg9EVtv4qSuC5tev4eUtegS2N6ovM8PpWt/Mm
MAV0Gbh+CLZaomalVcTdHx7Fj8oASuVRYI8joTyoByNxXMXd4SwzD3MrPheVaiBp7QFnya5q9FSq
7hSY8deWTnalJSU/JLgtUzkEfhzqoRNLHMURCVSenq7mOV5LjBkYLWcdPHzI7CFVJa6DHTIQsNHV
arf9Jf6TKHDDDAgeC0NC8K7f+Xd/VKxWAVrRTxqa4Fkwzfb6SPcORgj3KTamz/+NQvrqVv8Md/6h
tr2HABSarY5e9krO4YJ0jjqOM8Hzek319m5L2u+Vh7IN01zu6T1C41PtVfew+DuZQaz8AKlVsBQ6
Vq5RzG9Z1tF5rK+tR8Djce+8+bdDVnxB9Ep2msjIt6/z9dqaE2P1s/fBEI6yfJCZ2yPdH0VrqdNO
BpJKkKHSztgJ8fyTBxlB4KXeva5cmvHJG3PceL3L2AurARHV+kV9MrwU1N4ljTa5ZEJisIg71ldL
IyURrI42nJBAa79jKkmCXLFzyxc5/fWm3JikDZC79IzNwARAcX/TgwxiQa6Pfw/kiPjpDxcLVxa2
3lhHa47/9HvYKXqZpFxqQKtGT2EHEOmnQ3qr5bWbwtGgp7QZm0kFAI/YYgR9rmRKG0ftADK4UO6n
c7Lnqg9WVkx7z6RYWdHWFlBM76imcMZD5aaQ2pWeWMBwrKKbcDVo0K7bVz1gRTVQKWxVCJhumP49
Y/CUF+zt2TWuAES/fKGit+sFjP856sUzdOoP5oCkLAYss6ehIG2O8Ll0pBa3mjTlhcsB348jkmEn
W7gKGFTBclmrz7ikK+SeN2jfTHzPX/NOgr8UA6n5LL8PEyy+DKJuGNBIgy0elnz3PG748DppHlf8
rC4HdJOPSgSGLSqhhIvG10HpXC1sgzbbbsODMWeYC8XiJWll5oorRcB+mA7225rDZXhWY9FuhipU
nmkmYwBVhy1CGdngLOafSl/xEjqSGLeiKR+jWRdGCt7JqTrtHw15wId/2LcKtr/+wNvg0LmhTdCu
LI/zbAJix0qn+r+Azj73sCzCGB4tIsKn4iiBuMK5t9U70Cnbok3JkO/tdJ8VONhZ0YfiPRnEhShc
gIrBT0eqCOScoSyDOHpcZzyCEHGmE369JniqoIsPN201n3zAZ8N3QQ8Y72gDmy0B0eGLsZO8VWTV
kc/F2hTkDvilpF8TqT/fW4++HAnomwg4PCcNDc1TQdt7H6+AsOxDna0WYQTzlUALm0W0xThEDJpl
3qZWM7fLTgN0s77hDNyHfgnury1wCm9Wrx9Y2OBJjk8PZYZiuayQWKaNsOstoGi+sX+BJUWzNbY9
uFRR5wvGcmRgbuOe+1QTi/9d6m6hZCf8J/Ja/hbKjZXzMiHhsnPmK4PjP9xD7lder5haAgw3l/R4
vK4yIp4HUUUt6vgXiIVLYKJffpDYmDoueBsrbVcLJRQgm1d7ekhJv4ZQqfF1sEoyXn3A1hkRfJl/
XCg99gn67yH6Jhu11+4HXYEYlSA7JWbENfkdvH8qeAgXBNd3A0ks3LxQgQ3vCYBIoPq7/eyzBNpn
4JR0KFUQXGbk7CDnivgTG9qMrUHF6c4uaU36XRQ334/x/A5BqTS9sQTMnmCBLQdj81bV8usARqsb
olrnY0I39SUh/O9NKFQpe9G6UiZeqaURPtruZkhRHWy04lZ7ZyLBFpVoTFn4ugS4+ecx8gRCKq6o
TrLaVbeu3n1CNRF3tzjYcAq8rYU0438UXhGMo2WyzWse8n/JUjBxvinAdlm2BbqmlaIFmjRsjRt2
3QaXOD9yJ+Vbq+CbV7bU3fgYxNTRBNpTlqhSHDVjZ0pS4pEMpRte5Mp49ErbEMqgHcthElWij59c
2zRcaPLs4WKMcUP3hbwB4JOZN/w8pNcaZTLaaOHqea2+9ykclaNSv/OgY9SX0Lorx4Ma3ReA94aV
JkZxlzKoRMjLxkOQPPMAmuHoxRrX4aMDmnjiTmUGQC/YIMHYzy4/MuAsUXnAw+Zng0JzS6HqpfST
RCdFcrndCVzGXPoCM/Em0BDA397dBtkc8kVBZ7YSz7reUk0oRZhm+ow9UIa+MSKNXHBZV08NrNjB
T6s6pCNqAWrlDTb1u6wluq7XBM1iYhJaGZc9v/GLQO4DBxBbg140Zy1jOeC0kaB25B3eevby0bGw
oZ8RD0ZE30pNrZq3GM94ACZZYTTkEQ/Hye8oqJtAV4p9cA4SC1uSNysnipoJrXiSndEB8pmpN5mv
nO9rGtg3GmirhVk7wkfK2Up4B0UN3wccLj9xVkasAz4RdCQ7ug1GV/URbaaR85zA5nE7VSGwkrC3
kXYORwWIvVrjV6r3PsYNEt0xrIW+bWYmQaqRY3rCl4mKW9/bsyP/c2OKbClqlvZlUbQUUoTvtFGZ
btpM22YeULrTf1N2QgJPTX2jC8enPBeaCEsfbqTyZaNmQoh20xWoZjTOxeotUpgIsIsfZn96Xijq
K0eq0vJxbQHLA6v36+F4O/Su0cb/ynjQx5GBBuAfGu2EogVbV2TKXKRVPDDzFk9AFC4KXnae+DY5
NQv+wA/sKmB2FPQUNEXBVw3mXaeefPxMlH6yrqdIPjtSrYsi79UYEzVuMnACFAmdRL+tBsXjL3bb
3itizp1KoXMza4GnE9gKu8awg2RNsg+UaH2OHI0EmtzbfPO3kElub1uMhN2+tlfCShVnbTqLnCgT
aDimp8og+dkjpbP4uPekB9YkaFWgATkfu0UQlM1uCKnt5pV1V9swUivHBftbJ3R8KVOqf3sFHZCE
uzAS+lfPr0BT21bh6yKi/YDslIVVeGuCv0sMiDT1ah5Od4DMHtLdZzRHLefDds9RZgNmM7tst40/
vqy9p/m/1vV5f7wImoJEBCL18/t93oKOqFZYZ9d6fo3OwkzN7tY8nF7x5uqpFIC3yZlKyTnYVDXb
7nYouI74Qbm72BEt9u8++9OP1U36sEH5PqBeM/LDY8q6sU9DraFq+L3y01Y8ZatIbyDMwHfOFcuU
gWLbJ8jOt9oNLRJZoDiOwnnUcpCdlB3AuxK5XxEe/L51Lknq5w1Cg8DvKH7Stp8m2tXnj2t8lZ5F
7V+OJAFKSqJtl6E8umC7BD0TfAjMBcOJ6KihDpfsC4aju1JEbdqHUuVNpW0NZzbinIME3BEKz2AR
s/vLNrASZQB5WBGKAWeGzHVho+VrxFTqwD8Uc+81/hKfiH9mVNeLStaCguh3hsI4UYh/L1pvSDTe
aDCCNr/Tnnp4WtgZRJqm5ZEAiltIznK9VfmigyeZB3QuzR/jqX7/NJre9py334ZdxWUMyPSiDQuF
qqkntZOfq0t3pjDcmdp5hmcBo0t5swmd4klMOpnqjfs/hi0BwQZhdcMDMVx6S7nHcPhwYkrVxWdm
rngr8LUUXodvcljjhQ7ov4FoU4R309Dn8Cj0AEdG/0hUIfiertIYx4CepShth6nTCM1JJ1wnBppO
7L7+y0qRCjTM0RctsLo8Eg8eCW2mi0DM+QBdGeJKnCw1VRgpBnqDZa1fAvnKFJ+85oWaG3/tELRf
06TiyQfmvwjotgZVU71B4rD6VLalBFI44JX9GuZgjwjrPY9tpPJv4+sOs43rqoc7Czn752DzaJw/
YVQn+VTYPGlRUXIrx+vKZ7iwwg1FcQw+50o4GXTj4HH6IVk0e0Z+4WR8OC4lpAjuyxkKipN27uHr
8F9ygP0vbaePW8Mmthl1zt9amVW8NEEtSJHN+M2zYwrseu6fFUClalN3WbQ5JQCctg1j2bbhTOP/
hJjg2TJFoOdidsTxgzTikQu7QQkTJgvfh2kZi8xbjQtLWOzOAXD+VOnuUB3GMISzjrNvcOFVwRXj
J8SmhoyPStjwJWaUkCJHJaIV5tRm96Om6E04dL1YUH4W6uNqz79aYGMDjMxNQc3498NZ8atvJU+r
Tmc9J6xN/Ejzd5OeuMHisw+cfP4BqiEljcuy4R7Du1o6lNtAXTeBO00WvzP+L0Nf9HKmnRQeKxP0
qU8xjgMG4XAcHNxIrFKcxXjQbcEJCzky/yHuIYxbOmZQxtNCj0O2cQJV0/JyNJBSOZef2I40e/Eh
0cQuXQ2NREhQ3j9Z/gIeBxLUDO/w3DNlMhvU7Xr+dIB32JBvs+sGUuPwLpwWNPA9ONJQL554zDRS
Cbnz/KTvZMSCuqJbW7MZpprbd+WQbpfOd4MYotLO+u0myJFGvElWvDYQEKefkE8/WUqmoA6dv6Ro
1H8bprefEAxduDVHcsDH4t597iwAvVOcTGjmowhLQ7P5jnZZII7f31xntzLrf9T39Yu3hi2YCDwp
rkFz7xxx09hyTHUQaYNDmE5KCTU9TmQRYFcPQ3McjWHguvdm16t189ve8KOUxjpGwFMW2u43qJxe
RbCpEXAz0WC0re/PXHYi/dXgCEI6oawXSlkx+gP1LoMDw+e3DVACtG6MYzFIEn7Pj8fFGh50KvHq
EoFm3sxNqMp0cJkGoWFhLcHAS16oPBrX9P5Au4cBgL7EgsNuAhDtdgBclA5c97QKLA4/rzs0FEvP
KAXvpnPxKFLxC0IxFu0ZyCyUFxOHt7lLAO8axBGotHz1hmsowKarxQbqgrbpw5iGMh1lKpnIRVcg
A9q0/sJyfajnUB353dmZNuAMoAo+S+IA3CM9vWIG1EX+0uW9iFYLiDOoIh8ObdWDDyffqJ7HdOLf
psA42tdK+87P7gcUOJeEBCtFvBBwmXZqotEECxAYu+SA4wLat5Evei/G/9L68NJpvbL9Ufb9ryti
MJS6S3/ZUVmRqpC3WeCYBB/ApUbSdLB25525CjC8kgyouKtTEjJ6Pce9JFvvVDV23a7KiH4bf555
Tf1GfChrSldA49Cm8Nt7EAcavMrxlttc556WzCqCWH6LP7HcnvXgV7dmoFIW5ZkdeI6MiaidukpU
BhAqrOVsnROEehSwkzksGtUrVZOdf/FOsHN71oGqvpH9RDK6GfdZInnranGhorSjzOnZ6TDF5nO7
P8cCcFMe+5pbVTiJ/zy667dZnwDsZZcnCH2VEluByrFZiWI5IBTVH1iY+schn+Ngvem4IbkoDZ3h
bYOVcEMLlR+d7y/TzEFjI+Sqn1E+EGuEhPc6rbqeNMdRoelEU2o4qYgj1W2WuSat5RLPLTV/P8dX
20uzcFszNVdi0Xmjg+o/yhyPIMhFNgYFpUAiCBpubjFuGjY3AFl+imchbb2kCoNqn3GGzskzoXjy
XhU6Z9v5JMoU3CmIetybtEGklHX2kEc5ejkbaQPLOJNd4k1EEf9zXZVJ7LU8DeJ4XtOQRsV/nQCS
iqwAYfgdfpnHm29iPauXTGgyTU/2V4nPXX+wgX/TpEV91fgDXQw3OiLqd9xfKxCgseP/tj8pBb8y
jzqBczuJhuY8USIZg7pkIByi40iQKwesmw6j6KlGv2Eo+7MYufcBCevG7I5mztyx4ba+Jrni6wSj
A2gpFD5CoCohJhfYezNvq/W7roi8Jr/nogiVuFkZ7m/l8SILnxXceTD39dEFUXQHQEqL1/9PtVhM
TRM5lBJQBxJZSe8sxp//EGcLd5nFvbrkUbZ0LKOI2Y/0QWUGrUZ280oaaSxRhzQ82VK43vr36MGh
6l819ONQUA+10V4qLBHBaCBdJaS5NrHh64sI17dPQMc7UNaYAFQE/mFAH5S8mr/C5r1QfO+xSUcV
pnZjD+2HdYj0ARybybdRClFgatQcuVOerQJdX97MNQxuu+hm3jTpWjt49cmDAtlveJRY5ND4KBba
E6b4qibTYl4lagtE0eLQTYRCVtSQWeQfslEqiwHlHZ4TcJaqsIyTuNdo2qFhvTl17VjqKUQbdzFb
eo/eMW+QSjuMkEFi9qesmThI2+HwghG9BEi64Zop0MmypPArfX3UstwBAYrJevK+Wou0rQb75o6+
gmYH4uh81S68JlQJbMeYjBFMv5MJm4IloTB+DBQx7yRI3/6PLJEmaHVsHD1PzO0NDhvnbdISupbU
q1drnLhAlGF4AZZBJiXM0uWnJ2lzLUfZm2gdxGqfZ90lhMFCDLVXSQoXklOxTJkXxTjpo/LToSsF
qxdgTY/sVaT6PbJchWyulk+wtcfaqAHIOXCbzT3XBC5xQK7n4yafYUI6K9/lC8/XtJYqYrAPWCZe
uKeK4jHOJqtLkBSm8h9F1ktm/HnmgSy2R6DLukkxgYC24dS5nr/6MDmNlCII72Pcp7xaq6JtKuDG
QuUkBXiBL+lsmi6QJXZNYEyG06K0k7/XaYlq7+dpWlvbqVFupllShFsQLdy1OvT+HhsZseXiU5uf
zX3YUOSbcL2GZxgM7Xwt/fyez8/Ivtl35UkEjvoFTEhXbv1gYTjKH/jhprBboD6FuP+7E9SC0Z+N
YcgLLXxrLjlm/zQjPth+And1mMxvladhiHl1j2HhAnbpDakumV/EKvF76TmiDfedFPigoj7S2MZS
m+eQ7lNnbOewfBX36PhtJ2qQ7LA4DOoa35lkjaDmEASSwWGivqFt2XdGArt2rXxaGzJ2K+ecfLQd
3W7JS2FQ8RT98YtNmZl2VrG+0WWpb0lyB+4e9GPgPLYNb1GAHhqvgCqJIC5rgCunICqTEBO60hed
wbL9DKQRrEdwsSIxf88zfIeUFuNQdXuOOsWMcGzO/cj5t+Bv4QLDSxNIsgZ3UxS9EUNS3H5WP7Dv
klbCMZRxKOib8O0k/KEob/VJoj4fSBPps8N9xFVgh27Eg451RVGVePTYqTnbzMGVCEZe90vbfu16
jC0Uel0+HYdopJtc6CITenv7uz8AMKKkzKiO+hjw4VJVaizp9LShcsspbcNvk2DGPRx2v5Ccx5Yl
GXbBiFAZplr4alvXD434Y8IOK7cclgq3gQN7KG+2pzb+zTM1NTYrlcQAAcBgYJ3r703Kw8wKbfRo
VPrVFrUiL7XnU1McnjOtlHE4258I1IhxCg9Ze0TlnWeL2ou9xCdOGywyxlhrzKMZ/BmeCbEPfVnn
emTqSuTUCrkhmHfc0OFrqrKkpF7CVJ4CBjfRXZFKdzXbZMzYThnpyP5vpeBnzzUJz8qwjyLF5dCZ
DscydzmdeF4AWprdscSLTMbn2x6m8I+dTxcpzVEf7bIxe8WAHP1pDoQXlXmftesXlf71FhZZowI5
tTffW+virHo3KLBfjwCZkSNYxQubBs2aQ6HW+mg2fKRiVgTa0Jrry19XOzwYp0q2QvrSiCMesJPk
Y1uTC5XWEqG8YKMyWvXyMDWnd5OuzxKxoPKr99SaqEGKLBCX2ttEdP6+m886hC31QjtPPMVxUMmf
PqBvE6RubJ8BXNtQ3QgW4c+DOV9dlY5AIHUkqKypVXN6dqmSDIIy+9LxMf7I1n9dV3jkeQkPb27C
FRhZxVwAtjgVrir3FxfQWZbrOcqPHwiq2cymhi22I1R91iYBegCnYgJugajh10DjIdbID+977xw0
QrPbOunauA5cWnN5aGB7w7nab2VEXB7+RQQSHzIev4+JBbInLpEfBLqWafWPkqWKI1MeBjRWT6HO
ACrq/c0xmMy/M0/jl8b7FTK0tMTzCix65QOEZtkVJ5GykYiKWIwbjGzG0vh5x+P2dI4Ym/RunISn
yXwB4ltAAxPXhBzHDkLbppvJtggTCy/LegBAaEC3S4spiHYvMtWnPlUwFgFH2pYfxrpZcZTxfO31
/eTeGau+nN2XmfotDc/klDI7Xn5XT3leyCHNbAILQwnphNnHCkq9HyjmRhCKPsw7tHSRzjCgto/S
ey9EfnhVlG+Z5ybRioJRpH2gvBzw0Mn2agK0XWrYW4H2rHMML7eRIM2Ln4UPRRzXE6Awct9THqJ5
dEvBYmhtTn7RtOJm8mn88Bbs/lxdqjZhb0LS2okNvSEcYwtlOwH+hAysVAHSueaLPTXOky+uKEQ7
7+mH4jL9x2uyr5ODCQ/fND29s9lyqAGo6Xx6Yc8oyUDqp03TXrLgHwc/xH+WWD9HrJI/njpAHGXf
pY6fBtkSNFs9opSaWwpDBMHngrS8YIZnHTNsDMLg6mWt8dQBTNWWXp9M13+Tg3Ieo7Kyr6PnDErK
cGcsLpO5axfisSAXrioPsJkV4Vb4IfzsRcCHuJttkOnvfuux+FQJY2YdD8n4a/xgpAp27Y++ejtn
fNzzMZUWfr+9hVA+pcRKFG3vJGyZrh3MUJtJtkwy5394mHeV3ocUHOPN+Z0C+9LLefEMFNT0NUip
m5Vr8hviOTDXVgXiGhWzqwJn9hmvv/QNONSMhMS0TG3VPZHa9TSR2oVYd2NYvUUMjvOo7BOpr9m9
6cIFsF+HaWSWoIlKhGaRkmI9ZoIg2mLCXsxJUCTmK/Mq61sdbwfYnYmAPFq6j65flBBanA+H6oXB
H0CQpPUL5naZn8qmrj8+5c+kSpKADdzg8B/AGbmAZGRLhEo44DAgd7Ta03XTTdhdLEO08OyyC3c0
I6x/IZjzBwOvf38w8XZnBr4Hnoka981/CPv2N8StGjWx9QPnxz+LhNzAImoa4Tul3aYN0B1paxiq
B3Zm8oIKl8pivGCIdR50dou5V6UWy3lf6brkwmMgH4Ilh+la2qPCkdnTateC385ykyyw7sJVSRiS
iYCcYpAPoCqwrjIa1834oT7xAZj84CYbqrpmsh8jNSCCA1xN/gyBjxB1NadafVxjHAnY2Xp30YUs
+lOOy17oWcrLgkWufbKQ6x/15vDS2f9LBmOnFmgin85LKmoLHDmeXL04pEl2pNJqWYvH1e2ct/31
OAMpIQR5Wyj8EEFepMBxJn+fUR+xrOfALdUe5bRR7kI3XtyQGSP0KFlKL5tP28OEhalbq02NaEBL
iA0jGEjcr+v22+9HtTBx/RzWFXYrsmLwqNSlH4ejSTbOszKyI3Re3hBq28q4ySiE1HJobR43aIyW
PqGF4osZElUWHW8lQDBPFvI7fCaRcZPS78eLUnLgHKuglF9XT7oceT8HO/09u7JiXL4IRRZl27cV
5bNk5b+aXoIrEtznfjM07byQtUaRSFFECJmca7SRIhAqpXJVIYxMFcla1PfiCLs1qb0E45kkxwMH
fVckx96nDLfjd0ln9bUL+5eqTUJz6c0oICCWT3Qt+TlMw8MkI8cnIekdVOjWn7RoIARIDAP9mAES
jo+zMLljv+hrpz9ohQMjavTmz3t6Q6UmAtTJcc9hpzH4hiqTe25RIKFvA1R3yYJT0EZdCUrlh/VU
nn8YdOa6I4pD0zC0GL4tHuHd1Qa5OemWsvCc34JCj7MqmtojzAqYxMYswgI0v8wXdhi0qEbxbrFp
blQfhNBMKbz8VDqXj4vXGfRtqj4okrJELLIVTcLmz71T021r3lZi1kieFOWhu9csWGjw4lJONrIy
IKNUA42vcUF5HHvaZv+R8gLI5omWSOw/KBHABft29oxRzAnQnqKuG8nnD3p5uAMdS7x1iRYd2iOx
1dKusGqXTmu9P8g8r2JSOdL4C9C31S/fO4XWtFoQM/QR525L/zUVsbqVfzVtel5zNy+lVpINUm7Z
wLkgFY/qu2vFLbVsbRmKjDhcndIS7vb2wZnNWLNS3K/JzZh4mkg2hPUuPWZ9hyaLGhs8lSzLcD3H
+1OTufRBPYCvS41b5dAu9kj3hVJvNrdKdiKMhohO8ntPtVVpF7pKOGa1xY/2PaBEFkJo3RpUbFh9
xexIZujRBpYT2O3HEkpEyO1Y6HlHDBINwcYmDpbB5p76Sw4wJSOuM0nLWELIGh5rIcaNTCHXHFze
tBwWmtSYZYz518aboomWEU+OqSRf783eMnmlUEKtxuqd+psUo3FV1TvvY9by8q8Pe2Hw2eBYVH6P
uxKcMXEyRzQtXxBwNnisKx8MCOHvIk3X7cpfs3Dgt6sjOqEx4qHutVO66LDNQaTDMdWMNRyLABwl
K93th4lQLfyHeKidTmVfHt5BeuWDrg4FwzsgM0PKJC5yZfLiaeBRnA7ntlPa7YLtpFmGWP/C1qYy
2dahQJEUOG5jUIfE7VQIkEYtWzYdxZ7Do+S3i4qFJQ2tZOfw9/fPx9FOjesWdyeXhSyF8qYaS+/i
6uwpLiG9By0CIo65YGKWAUH8p8fUPVbD2OPS8K9i4im/zMYq28VIv18MYjaCqjLVqN9ez593l70x
71g9jc9zL3DwbyAy+yrcMx+/LaGMs35KvSNXvY5kshsPcnWjQoLqlcbbAcaJ/bqbEZT/V5XCqJs+
8mMp2vu7lQnjTo4miQTXNGRDQvnLbS68/HUlQAM3QayNdx92lJtAfOG0+9ZBy+L1Rsurq1rkOWuR
OlE/wKMhsMuSrF0Fq2RAXCFFTxLXSYaSNgmtsLryuqJ11QzHjngVVgzFTXOVNrXpm1FoXpBILs6P
RpeN010XJemQ4pikODoMXJFSYYoHk8Sq08HELCAQsHV2W5FVh0qbLEA1ZzmX+aEezopvhUDdADTG
V/WxlxcfrQY3u2AXGdfHEab5B0eUiq+JeBwQqjyXEFchyQAyNmt4BZ6G1pg3SEydF3VdnNRGIUMI
bFyKj07p5288icXRZNGYry79Q5N8wgyPzm2xYO9rLuZlfisd0HA1xM9FV5cBooJK7lV6jCdUbLO4
CtKcBhge9V99MKAZOKzY2AvwlkjV9YdJuRtiEkZ1rjbXypL5ns2V3UihOBjlBP3XFMftkxM8d74o
0ql0JB96MQVHizseMf+M17UZLT9WOkp817LMaxUoorG/rOFuoS5OpShYgcqXmTnkknC9mTokD0Ru
YuZRq4rRZgSqdEiNKuEFqJFAU+FrVNvZ14fhZxkvrJXDuAC7x2+5/09JTAuktC1dvI4/NqlF3V5i
uemlweMjNX1Doe6LK+Zwum2Oi8jxEgRAFE4MIBHdgNVFLYmwfhywkMAsd2XKLIJ0r+gMXsSE4cmD
hkU4DIFphtp+mgCIrwW82HJh3aK8H6Ku4KceaaP6xOEw4zNrWTHmOt5hZlJsLybaaOeBPzXrBby1
h4NmQXllENXViOMT8KajfWNVoibhKYUrIt86tZhTNZXITZN2yHSIgfekUqoc6Iq7es4aOEpX6k/B
ZFu1uLMkORsPSu04acOsXSN0jk1HZnxtJinhzgui+xeA1fKnc68K/kkffThrrm9CO4dPHyreFMGe
3D6i9T6A55YhFIrfeXJ8cl+xLUydw/tLY9WiU8NuzmiqfodtY/e6hEnelwQr/Pj106eT41gLIg1j
ID9npE9UatY327ih6PnNRQUbwTJH78VHWr/CndbsHTod/NKJ4LvNY7Ju/9JSul9D/tWFzG0egB5Z
DX8OtFAICU1RIr5D/9k/xFMSuwospQXhAS9IfGR51X79W6L7P59jmMQ0bwoD+jzj9HgEK8Y7QMDA
Hj0prDdvBY4M2ZgQ7aF3eYS35eD5Uh5QdbmRGgAX8b4ReufUeKIq/VUMN+cLXAmJ0QBfA6AYfgWl
T8WTYKvJvSkr3DOzbBuVJ3HdSI4Y8iLFn8duz+4FPhgTyoGxvx1B3ycvgGp2w4CMskmzuazJCHVQ
V+McHMkC62CwgeS2qv3ivWKrDPQ5lJ9SZ8kwZpb1nhjVX2k77cgQZfUr+z2Yhg5POZRhEQ+1H4kH
rnz6zgmWHnl22H8F3aLiDj554alJ/rLe/tiBekNzjQcud8R46/rZsHNcmxu+QyXjZi7GhOkJkoe/
1//WgLmzLqptvhpkazwV0vrybcvpgQ86KF+DLbJHy44vc8HC9UQZjUPnjpFQ9aHa0/WpJRjxHAiw
gdpchyracGDqv3q4WpuA+j4UCjZl4uRZrJ3JSpr5jdCwquz0SDwRvSoIqCv5KMv1rnbYT5bIETZR
wMziKX87X1yYcaQQsTn1/9pv3evt1dXbYLdTj4iXQqCFHdIq8s2S+dyLb9AQZjAleBToVHQSZ9OQ
rqNOAJr/4gfQeDcWUExKk/G4sZRa7m5S1eKkjFWMacevAsrN8xND2QawXqBgIgIqSNW1Bon77R5J
SEfemqVM8zF1py6MwGUdt0KjAfS5Xz0uVWtnpjT7HgtmoJo2/vHufWVzVNioyoRfFR2yN3yHqdxh
hFTneYBjpCkR4sH8yHQs6RyZwWHk2IodK4/WzTtVVXNJyba4jCG7po0VHAKzKzoItLC0/LjOUb03
8/QqgMnvBXoBs2I4mXYlRh+iBPegO13PWttTOGwlbFt5V3MsZ3C1Tf33CzXNZWRd1SUTb4G/pzvo
Ks5xIA4bk71KstmA2pxbk5QLH4KZs5aZ27QLZ1SwjptiWra0XPXlfDrd6sCyn71WZBJsEHIO3c4c
YECJGq9M1Lk/TdAS/FHMVPo2wYiNSYAYAGJnnQAzA3D+ept7qENKwdhtHrGYI2gWZYNgQQ6KyT9u
WSKeYzABEvVkFiRctym+PT5/EeyWM3uh5cLc51nRr9JKtoabFYXgrT1WGWZrfSAQyKFFcnq2ye7p
kWevVpdnDL8/7z1jBRdtI6S0WHP8RhPUB+1jH36s09unD41UWRJin5uzlCpkRUVzrHGW5FmKUzIN
FUgv6z/aH0W5QtUyAyzrl3NyjjV3RN9oGPcYCIUi5yP416y/6tm6/YSXZ6bgFDHmXnVsmGH6JjCb
1QXVW78dDT9xRmprgmGzw9BZRrdpoLWCdshZ8rVHsPSnW9BCb79CI4VXXQjLnak53y2z8GLOfjNh
fCNmGU7qQOh9LVnARRzWH/1PztMyBvRlaMWiy+GMH+J8PZpuegHWZa99ZxxEMSrSTMHm+1X2tlTz
OztKDqa0VIA3hRzClIEx98uyKxqZNvSPuBXGHNitROTm1gQBV9EbkCB6Eglit6dFV8zYuRNkNvmH
mcdbTIhyBRURYA1Zk96Kqp7hpEbAS8yo5L28WqTcWwp6d3LSB4dBKR8yZA1nnK49s8vroOCkXSKT
wPiesODu8eTpQaKyghpNnT1s15WRFqvflEDpZcFvFEnv3OReK+oyxcROpEx4Ih3ILK9s2cq+JAEX
mNp6wMPv6LTYVX6Ii9oBKFjsxv6hR/Y1DCEcSYMqDKXPFW5U/HYnRBEl+r13mt1I/wH3hdLwrOLp
8/rV2cUsCgCHGWJJguhTbbae0Oqh/mAvsPu89CIanyuaD/q1gaIUnegSpEr9i8tI+IwPMxYMYtv5
MqNo+Sk4cy6isoHD7lDFjZ60SAbSz3a9j7Wie71XEhGosIZMWZ/XxBM9GZG5y9oGwwePy6WVA86j
944/OdQ8JjEaCXA1sLcjsIxZW8vJVHXxkmi1Y/FW37lbtuP+zgCQ1iUXCv7aSBf5BFHi2KGlmIu8
aBirGYHliSjm1e5bsPvJjvdonR5Ob1bvpZ6WqTtS2DdjdJshXh+59cg7J9Teb5nLK+XcqzaRr8jX
wiZ5DCfmF+ZOkTi1j1pTlMXj7OK9qDWs+wTUSwfmSXDPmNahFhny1ugjmjudVV3kPkkEQ4C1OowV
qGsv16Yr/veKomwgr+qcrF+Sk3YbDCfQYyDke2GLAcoWMocTxnrf4kO0V8YYYIJ1eTuRWwlMKeA5
r+i/vUzRc10AlD19dPScrLopJFtplV/h1lnEQtojeYxSjz1gTg9FMkMZjyNcbr2mLHowlJZmQTIj
X/TYXnnDjo4onL8aSXV4lP7Hs9BGP5TPM8YbV1SvMzCkM19kYMM+R365BF5lxa6JXd8NSkAbSSmV
SNFfCUAh2zgSeMFowE0olq2VrVavfe8jcf6oxIsVCO+2E4cSeByW05aefLwj6osbnZf57hV2k/7w
nM0LJDWyfoG09ANJvbVnfhXmtI1J3UxCc0uuR2uDna8s36nElL9KhwXHiZXBehqkG4spKmmkbJXf
+4LfTT7Bz8T9F9x7bJ0m3cq7z9i06dwYoCnXJfarlNZ3jweJNvMJyC5/FSULrtVAIsJxHnLgkokR
v0FKfO3ak/pGdsmvoZTq0Y4dnSaN6WJHR0HcqwFU0L9TK+XlqoRpeYdf5khgf84IdV2Bjyz7x05R
HeGzZJWogNoDJSwmqLQxvtMli0MQi+pb6rIm3HiPCSz+Q6OFS8Xp1MNTkGgSfVUaPRa5jbAAUM0H
q3IYUr+7Y7YKZOyzxYPFlLvf/5lLRx8mx6V73Um8AyH5VE059/J/RYvvKYnBdtjlh7Cw90BBMJKp
2TuDbitW9xMH9nvTWjNronxef8ODVqcY745WLulepMKRbK9itcBK4RJw5dY6Fy+chmqdwLlTuVdO
uvgawIV1pdmHwIJkzThQ+spdxH2pCstdvUJzKKTw8y7GDF0jVlHislAH9yTtBSXG9u/pGosnVlbL
ZO7RvwKCIYfV0HBa13HbwcmBBEGqc0PUrA1CHaC9hPEniTphzDMcS3lDZiOH34pFSPD5bSyDr4pK
/KY6lnz5R+vy4j70l33Wi8WaFc62xoAGU9gUdrA+KQLU/kZLAdYQoDKh+vlH2lRGZMnCn3TUPdxd
Yg3YBwojXw9gJzg40IC0LE4/+8m6X8awTFFnvToPYBUqOpUsK8x/5QbKFW89CbT42CjVcTAuM0uj
+mbwUAWUowwPuuA+ofWsa715oVB20Jou2yJQCKPn1Tt6XDE1S6JeB2QNnAJw6LQwH2rlLICg9Z1X
Xhx/AfzVnlhhKzuMlGc8xIFpfNyBvHyZD2j6yRINq1KSt71465SlRbM+h19LQdNNqv7tZg5s1/gq
g499N3CsE/cbMn0pffHiq8kZ/NllkCgYNohTX1kCcgIWLrKMgpqaRH9/Onls4NJ+GkHflAZ7ns4U
02+qe+WSMyWAuDZxYuKU5UpfWc+ZxXyfHcWIxmaZLpPMU2V1TvYCEugelejertGgg499id2pOsae
mm4m7l+qMQgADKCL56qj/FLuIkrAnAt/eKjHtha+41CydV/vbeQgon2x6R7jJVdYHz7FIXDBmKNM
vTyv+7ry2KSukkm27aHzLK+1M7D3uPoyncNM6wgMgSWpu1cJfh0lT1oVNkPBgLEz1r29AW0JlJwE
65HRNP8RgYi/RDtcFKuP/abn19nOvNhiq0CVIfWRI24PoeDB+xG3Zg+PsCVp/V5g1OSl0wt0SC9k
VI1kJpxFdvlOwYSSiGpOvC9Ph6dTVdts67+2HtctyjyRy7t+WgFE48uWnYkndy/GEf8cxoqQxZs7
rdst6FDSLmlwQBOSQEXvatIAFJYLDFTGvuhp7FWLF91OpDrucIwUGMFmNDFNbklee7uBNzbYG46f
uVCCKgrhWJygWBHWLRMa3u6O9vc8G6TblHi9jxyKl94pVmj7smibMc3sBu0XUShUE91H9wyqco0J
Y4SLuVU0eMMbS3XNACm63HVwtHmN6E0oFC/oKEiU57CeblMGyDumCg/Mi86FkRKKlFmVKwi8Tgqb
oc08eS7HBtGTtVB4t8WJK3XF2fC39YptQFqmwfiFGhbQmSbnUcFG2Ds5R5AEkjXZPnpdrq4Bhydf
VXeUg4uNTtAjLl3qm+AF2gQNT+05+ra//90dchJ+10k/leIcLQX0vG7XGCAJe2pULfrmA5LQtJXJ
vMsR1ucVsldpT6xRkDtMMvo9BxexACObjXOl/4SExn4lOoJN+Xawm7evveMMCcd0AVtPyKyBqgMa
TGY4J1yhXrx283sr0S36BFz43XQ7TWWGCvkfaZkk9RYRK7trNA60vX2m9ufKcuuHfZH4MsNc8nYQ
NKsS55I2yFdFugRPzhrloDEKcrQH+dXlBSCWMfOOZEwUS2jj1xY3kLnvziJE+RLr5FV6uqKEHnMC
pQYPsuhCyq7EeUO8XFOO22BN0N5tMP6x8wK/xI5cfWcoFxmE2Va5Tcuzj16EPy9D3kVeWGVbEETu
UkvuIDlO6vSVpnnnNDWY7O7OAKzpRknaf3THSoKCcpi3bxWbtMrgDaqfAjOfGauXlvxLeJTWLPNj
KpxU/8lVvp+axFlHyh1iVSrSog+STgox3+YAXRz4zm/0eyc+TWtK484bPXDQ3KFzpu2SSHEByCX1
mydZDbalbkiMywnMtTgq31q58iRh1MtglLRqlIHkCH6lOQJPeo6dU73eHJ2GQlCvlf0NDQqcwM79
+3Z0r0wR1rSNwKamA+YOdJDiGFAAjCfo5kw4LGdk063/5/4OAl8KcWClcr7tDcVtDt2RzKgXIkMa
8l0ba5rsVb53nQMH63PkwlcHAItzJKX3O+YLyAanJKoSUR4vYs/g10Jn0Yi7j9cktAg4lYON3NHJ
ftsoG5k9jAiyYSFpcQ3c9U9E8uyc2t7teHMvNHijH+gbqqYbgVD01WeKMA1feReO2Ha0YQlELt8j
8PbBY1xwhDdioanOjfBpmtx19Vzecj37dcMnmCUOW6sJnrZz7DkcQbAzVPZVNQ1J5xEwx/dDOl8E
jtgU/xyaDOn04SAoYkohfbwYFbSUgusS8ySTS94ooO/hbtkRbvcmwxVAYY+JxdH2RLsFuz+MkNzI
W4WT0MOOxas9jr0cYbaqDXp+28t05sjvHQKJw5mEjSLBBqoM3znOcQkTsgDO+2tmp3WVqlqBZb7e
vPPoSUwmhUUkIMKz6e50vIpWqB9Rfv6I4HbXbi6KIQO9nqo5noDXhU5c0CaKeVbsVSohdrOKL91/
ANmLuOntjJrl4GbK123pMIRUz7u7t7HZiCCPQmXj6NKYRh+fpq2e7WD2HpgBqclMIT8dGSZlJ8iY
YJCB/5+7Q5GOhZTsdiYb+MKv6FjQwvzXDzY0ogKX1osqd+5fb2dMLUJlDqRC6Zjub+bb03F4pfAd
dY1bPbloc7sjrfGbAIQ/mBXAGdrRQDieiZg5xEQvnjQBBX+GKtcZC1qlmWh5ub0ii/AoDaCNDGki
ls3ngE3gC30Ui8IXNUbioRIYm1ecEE96XyqrrmDmVlZDRm1RNh7s3+EjDrur23c55At2zpIENDtd
/Vt6LInBDEK7u7pQQ2slPV0GakNk9kfNWR3yxGzTKEYoYofvcjjI2DblGLb8zfTueA+H7U09PSa1
RjFXdKE7vbTuCGpieIlUmQKZSA8UbWTPG1DTVmQgwhGOFcouhgAHDiPLvms+V/OvqDuWl5tbomu/
c9yE/9yQcpQ/9n81edD7B+hVG4riYL2JUojvDi6eHs0exvYrQm7EjnncR3xZzCqH6LzMGO3VXE+w
pQYBVWhFdFNABck3D8ttDdonixrCI8z9jCdLTsQgGxGLyO0ar488+uZCf/HiS2ZcOd4o5mFpDHrT
Q8lCBgjfpu1enQHpa2oUW57UAcDkHwrD4WIFRS7ZN2Qj3WV/4FqhokhImggBeOxHXMwDTQFGhU5o
BHiNwEO2vXIG9G0pozop/9E7YuwyY7SFDqloKFEUteWLmfceBYXtKhn3tvDzuf7gHnQ80tUtaLn6
fczpzjlxJm2U6Y+939enqB1ciOoiPIKdjDyaQ1xJq7W571Az2q6dIxO7TAmZyAOnLm/W6FZMBLwR
mPEkS1gaus3e5wmqNazcySHlpuaXnyOn5qO+fC1Tw0VkhSPL41gqcOyBKGXPQnPa8aNvXJI6TZEx
Cf/MqAB69HSicgtf0MmfAvqXiKGZUZ05eOo9KcKm9LymA6ocNKUB5nds3XHdaSbo3I8nLPs4Vi/X
AK9kJWiCgf4UrOP2UK5bYmRYkztzRDPTZJGgjpzz7qTBKVuDTXGz/OWFFJ/TuxD+wmRq5jbg83Tr
QV0gggYW5TRym1uBfVT0uEdhnLzr86W9RQFPy8glVTj/6wP7O1ZDVu0DNOpw2z2YdfJ0rvLl4Bqe
4yLtqcrBSrhpWSQJtC0W9l14E4Tn1sgaztRMLXyA5Scz4nkfDsyunjBr2GnOE89Q11iTIDHOSn/l
l/kVkh3DFwmjO1TDwqbOloi34BmuI5UbGlgOxaA6ofmD4vlWPDkQw9bO3sDv3zclWvNJnYop3tBt
7BVDK0XTMA9WujKikUHB4o/Esro8E7wQGlbcOVFCuBMO86tQVYzM3b6+OI4Sfa1U1BB+f96h776N
NyO7kVpGasm0/5REOUcEcvM66KKKLJ64d0KIkwIlcYQ1YJfvvz1jPVf/EXZ7FWtFQWkwGXQ4VSvq
BWBkyXOr4/a0Qt1AcnuD1GVKK5STZ3jvHfczQElefvbLu+vl7m7X7LCEp8BVbT4keglTTJ1QQgqj
5fkJUQJ9/Lp8dtHdYoXzL4jhSq2FRFYW8MnNrhyliMkP2t/KTMGC/pL+XTUBBv0VrU639w5Qmjbu
JXQLkk1aW3V5wGtoFWFae3ST8wnCq+eVYdYsqqsUXwl5BYNgLq1L5fUX963gyhj+VmyulMzM5dsl
Qdm/GKek2sv11Tbin1YtIf4B26BcDpM1H1JxiLEGVPBNH6GC7rAo6BcuMDlTuwk14tQL8901cfK0
cH2GzRCK9PafY/wIrvyo7fxmvsPx8poBxRtf/kxs590T3EkcoWjJ0df26b7O5gS2vyvDBS8tNZaG
mVceCsvS3ikjY8oKxmlUNnd+r+j50dDI7Le6K8nPLFhmMWpymyhiTmcnNT+YH2alVBeMWfmnP6dz
gdZ3G5PWrdR5t4B6qgVUI28YBvOmipR7H77qWcfs1GL2AzLH9bGr1dF7T0ATXJ6+tKQod8svv4MJ
A9sY2qSiGOtjOyKktq8rzWo7ZNAZn0CPpCnkEnR4/O2CC7UB5rOs09fv3V5IYEjRbdrvtg1d+r8m
xvNT2n511MDYbcYFbTjKQWfqm1eLpuHzTQ2pjBTFs6lH2b7tLFL2OhAaXIFRWIgERmqEPna/kc70
qQ6RsCuXU5VFNWtHbXSgNUzcG29BSnDQC1UQCGv29h+SBX6EkltcScRDc3LazcYe2U8/w/9oR4WL
rO86XmR5MIEan4OKiAFGUyncGcjkdEwRxlt78Sd0+PC0v1ViB3RJnK4Gv07tzx/sEZz9Er3rxH5k
8ByWFsja2scSUZIPDarcFxbUykLe+YpLXpuH6GWjjFAJeY3EMyzSso4DptETb86Qvnl7uzMbRTOI
W+AGMb0Q+z3M/yDx+HsY9APJtqn89uGQ2+Imemswy8kcqc3E6w5mhGhkEKU1ZWGKzN5Sy+7xnGc3
sBUTr4LoBUV8tBpHiEDoVyBzqASWwKcQtrBXDtKFBCgp3psKIs6JPuaTPPCv/RIkNo/SX+9AgDVD
f8wiDLH3/5rOxVeY3vR+TnZQ5/yg9y+Mozw06hszperpimbSmJuq6ylFQFRzmiYQEEgUvyI63T6o
mjEXka6UohM+x+5J9Wyjnsaqmy3TeVmy63qzKXp1fVmyz1a/v37trjahYi0Gk8w8h7mPdm1gM949
V3yztH6nP48U6QrrwSUyONoxgODdJQ7TAMgbS8OGq5xIHsE/nNHldKBYgQiYNX/TkYyUZH1Aaidg
RBXA2nzuyBvy6WBNXnSl2ZcCmwCWnCqwADHitnkkPGRTugIpjy8fz9biE6j6AO82EQmsPwQ38xCi
B3ccx1H/Al287IqFmgvxHbbKamXH71qTqb9YD+gOnmkq81iQr7zd52HCssoqsK6tDtjDS4ms/mP7
mt+oan7r+g2BAyShHMFSd5z/C2rn33gpZA1WdcYlla3ap4VEKlLK2HuIJGnLW7tKOcfekvSaj4yE
G6gETnovut4zrICI2B9i1lwUbNMm+EfLtl4KgRMOB7zp8Cqbr1GQrZLUs6nKd8eYH41ukBAgBXpf
7RSh9Lx5jm0ZiX/DFzT/z13KY/slgq+3Mqlw1jTvJ2mZO6+m3En/ZES6PorwH7hGepx1hRxz1MwY
P8PJ6SHQ7Y4ZhGfN0S21p/05O9iCFPk3BWs72JCF25wQpwaiyQwhs9LcmbiEULsGLAfFkPj+kJrw
catjACuE1T6Uw9XGOHWDevKspMglCSs3PhATJAoZ+SwV1MlCmd0/AySo8X7VYNxIzBaxuGjqbMrg
J217qVJi8b6jQkCaso7RwWsgXOmeyaybQYg23WuL
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 25216)
`protect data_block
7jQhJm8vVls+W0Wi/XxnlsWbssXO5c3P+F4aqFva6YywZeXxv6OO4XjtvSxxLQlSAdsFUzyce4d3
5tCPsxuCEjaQj00VZ32kHzzzFvqPTpPL1BYrmc+mhuOkZjEx3ix2CXELsHWAagFx2XhejaIkl+9c
4tAGxcglPg8ckJu483vEh6i3pH8AExUKxfQ7N6NHeUeZUnma8T5iQ0qQMYzkF/BMMvNh2N9Yd7oX
3cBYsocBX060AWYC6yK23ln5ZRl6Ub25IolhjsCedD5qlN0n5B5Jf8aavfAlWPAyrCfW+6KEhm6/
XEpuLhVtRL9hG0C8ijDGbivMr/ZcoPjdjeOdPHNwiFFdMURIsTAsZrrArbcPAFvAk0u8d2V0hI/R
eJUeUxGhjQTqd5VNJPk37LEb272kRYOI4cROuzEq/pB9SJS0CNJP25TmsQ2GEwvdk8hmUvNKGqd5
skH3nryS99OIEwdQSUvqTLnOCeV3weJcUO2yuDUkQA956OnieQI31lZvygSnaVBEaOXRJCEZlLj1
uDp/ZRUcjCWrZcKcBw++wOUeHaMJ+ibL+lKCmE7f8c4Asg+cTilJoK/LmBuYS2DCXVxlvevjBVR7
6wSkrMDMbmmcf9gQNih/6ysnoyX5AQS75vmy4bYGReWM6Y4SnfIKWz4R23VxAjsoEf+0XqDk8P/H
1umC6W9Z+oYEX1J4lDYYYoU1SJNX1/mtTyOx4Je/Dq3/zjPziWMlOUopUPjpudlihtX5eCuIy/ZF
oE6NdldiBOA5xdlbDkPod4pLjABZzpNc5kjvdf3wB6XMQoSvrcBT//9Uo8Wj64/JFvhAEXTkzEo1
UNyJi4j6dU9YbzMsaDerscE+RL3TTiFLaG8wEn5mJqFaqDLH0xCMk4PeFIhDriL91Q0A+TafD50A
6ANvFtHho5DImQn4QfUuvEIgsotvOT595Xm0jLdWSvnz/7jrRKYbLYyk6Tm/HEhHBi357yQKG5H8
9q+CYVNBKdOySyf5ZMEJG0g1/EZtrNdvmWxAj8AL/QJ49iGYIlnfJDU6E4Qg7Krf1gOlr/+13WSC
mNwUNeiS/TZ1AbfAS7aQusLU0Qp0hv5V4WrD94UTsUgG4SqE7aElBwWtE2oe9bpVzDw78ErS2FyP
HWZ5SFZ92HnU4xSgesg4SbkClKQk+odFXeEN4oAe7/a3+iCKiOXJkX2XMRtt9ASth8GFPEmrrybi
FL6epyEM21UrbOq+jWitsD30DrHk78VW2Xdyl4zjNzHjmNB/19eNOJploDDeK5fE/VJdIcoKJcnv
EJIujO0OCb+rlbu6JmYaLkDA5x5do3CwdXzukeWOR6T5+hLyaL/VImWp930m3xw9NiBz6dUq8GP2
70KR+WghslHuRGUxxa38KsmOCpM0AJSds/3zL+sYV/widmfqSmUPxy9FP+vX82XDtRBFK2tvbOBx
FNg9iTfOCKshM9eCKlUaT7g1qwxWnXUhyc3+wtj/Sxzx2HAcCqfkOR+lRwQU4ETM5rUVAbSh/F9S
6asqLm6sPRucQu6u1biKqeYgzXULs488qbWVNeZRLE7c9VLmpqVTpgnvHTMN4Ee4s4So86flBxfG
PvP/OolYzmgw5Qv7lKJTgDEh8a2x6CFO19Il0seDKk7wnEw8EITUVarnAxVqLL5XAA586nsUJ7R0
KabJcXUlE69QfcbLHzPX82P6qVDAqWBdRqy9QQIMi0AeEUBe0Fuf1YNIZ460Ek/Gejt1xhe/yE4t
FkSYSrPeWEu3YGisgCQkJ3DqAy71AFsfFRn+t3L/qdnxuyKzvmWF6++K2pC/MZtddlF5WTzOaVdg
ugvb7s9SNbkf7Yy6gtCFFDrPZsw3o14Fx9E/Lug16fciUJ1o4/poiem8nAz0PeDFp3I781dNHbWk
EWx1etQsZKe24Aw38Cles1SdB2g7VlitelF29na+X5XXAV4u0BfiW9kJ193++9kxA+i/dyYR7TYp
1oMAPBBuzBRy5bb54DqwZJntB0FhYvC/0FDw+P91yTOYX4Dy1BbqjwwkwNU9/GpawYzR6Xnq8R8q
FPN/xo/5jSyP62cp4hYg6Fkg23YAiFk60uEEksvbeP3K+b7FrezZWHNR6YuqkSqaWlOO8Ae7llQw
ael+6HpKeP6fZ4Eb1IThnl3InHMxjUbQW7hu2Ed3Osuc0RIeq0O0GOjJc8Q5wm16HfGHoCRwXaox
lZTbu3Snf6NaHlmayUVuqkK+jXRMGp5NoSlQz0dPgyZDJZ3QKhLg+oZcr4mhteZUEJb1elUaGtPt
LI61r6LeRQBhOZuk+0eXj3gbGm4+ObHLCYRUna8HNmbtLes9/N2e4oc8t4Rw1sCa69tNwL2Rtepb
4ppigay30xtgDRWlYCoKf7NywH/QsP/KDvvh3WwF0polPHFgMEHKnjX0xjHOTMiFkZkU0dMHYjuy
s5OBv32fLz1zF9shwnIBeul8Gf8ipkAqAAZaqQiO1APXhKqzmqtrEQgQA1XnRnwk0pAutRVhilAm
xOKrPgjbx5qO+kNd9q+ikKeeOlSNaj4E6tfndshMrlo+a3BsgIr/lYgsGaQTLgvyaqVemKfNg8Rt
Ayte+3FLdBaxP8TF4JoaWpv8uUCW97S/iLJpBjCI2SemsGa1Ytc3P/XNWssSC1w2FH/lVaoOay7Q
Lyuc4su6uDGNr1ic/1C6Fra+BzdY73/3dHoOH/KFLXgZgjhskdpCtm6W5aEhTWvF7vzt/6cylvbU
4ioPoqtGkgCT6sy73ipul/VygaVSUxKNGNTiBEwtJYJb5jcqJGG/gAf1wTE13LkbrD2/0+Bhh8+i
nG3VhAm6LvhnuWEI/s6J9ZXIbYfn9fAhkN4EFGslk/7WhBWLtEXxYU1Py9U7GFuKEYwRTO4qtK1j
V1GRHcHWj2VUNbVB1fiMzxmkkCc6jerzH2yKhQnUtY6yP7Qz1HPZ4cgE9nAXOLmMrfGHI9vUfUxY
ciQqbfryRDs0Ex0IMmhboq5Vk/1tOIkWUydhe411b1Y9T2qbnWvuB+HyPsXi6QaxKNzfXd0TlHVU
Nxc/2CJQl9Vq/J3HvPSPjXlWsWSKxyq0sDDFBJb6toq75ABnWWpg4+/DfPKSfJpGK3oPljRbWBMo
6D8aDUBEL+Yl/FwWILOIrsI4Xy3t2QXRJ7C3FfVcIUcn7vJQhtLz2mE/bVB5DPmBmLDDK5sNJquu
XJw6WK5NMFhHIynfY4qYph66qLJ/cdZHfHHspT5ELfNo9XZzARR6+RIAG6eK5PW39fgtzWDsqLYO
zaHZKsQfYCPmDGEXKdHbbiX5ZoNejMc67csbH2uTCpvyAZkmENLH055rBuR2xDTKcl8WlAwILMr/
tKWuY6wRUlGcyk7P9sIiM9ldWyBelppMCGJ5nMCDjro1eushl/N8YYtA0do4XAjuQOafUqhDi491
FZFUjVGINTwHXaD4pAHQdFH0CdYyEzmxAT0lfa0lqZmnK6UMajgn/DDC/kGeBIBynsBV8DGliYVo
LOTb4melxvHNwx7JWa6+5XSOhD103sSJFmFsrILwj9NogasKFIirEILq4HUA9Yn3Y2ocNg1MEeBX
xkD0bRhGkaJGG8MMVQRQ3wm3xmxjl511y0PGxP8eYfXOT0954dT5VsyxI5PVsL4Cpwoh62tLPa2U
/9isP1rMRoyRTsbXc0PlAkakpRyrc12Y4eTvPyq5egSw/1U2NLDcvRul0GNsJVY8yEFkSBNfxQNV
IqBj++C21qWKDTAZYg1cr7dmcdYm6T6bdRdrl4gPvwV68nKwf+rwBP6OplkDA74777tkdV2MS0w8
ZBsnEQ+GMXzQYXgy9hHz17knFW/5cXSYldqWCnegoLtpm1J5pTDfzX9/v16l+xs1bmNxDab2ky2a
Wr9MVsDV32v2NE9Z5NtVQBIZinNlwdab3YLcU5eA12hHlF10HwQA375/quEDo4sbwVkYdkFC1jIX
6bqiB41h5Rdjd37NURse1JmuhFreiL9KNXDprVUvnI728zjQlIqtiQ1/PtHkt1/iq50wqgvckNER
kt0POVMFleZm2L9LB0oKHtm/MZlwT3W1LX74zB0KNGN6XYnGIPBlfEwZB1bU/tztWsMzPvTNAa4v
rGGLc8RK9+3uxMc2pwUYficnohnxyLlhQP55E02z6unauRkLtjAZUyRhya8/+CeDS2tfxip623BK
rlNYAzpTOT8dHE9NjRNIXBLgEx2ViFAgVtEiSFX2qE5GOzWlBuOA16++pMGAlDd4vQXb8I5DA2PN
MRt+s79CcGgYfHvP4ayO1cSbEBqDQR9w6WgwOgUKWATHWs+fyW30nJb9paD3zeOf8cvfDqpNlHhq
XRhlrqZCfM5+BdEnmBiJx/fU74asryrLFBjllEdPz6uHQJV4m0vASa2pQMA06iDMXOLtUC2Fq02p
LJjuSjBivSbqKs/m06LS5WMLSgE8p7HzwOO/Maj2kWmktHrIsXZjIpqcnqPAB4yLH23vRD/KO94s
kict9lAb//HNrvXkfXP3dmNkSVe7k6zDIXbQD7NdQ4rFofPCQVXrjFSJBj/5ILjwSuRPOmecItdA
cBt7G3F1b7tm5qj6u0vlbELH1aV4SePEpz1oce9xS6QvpvZbX1lc36gl86b6aRm5mJYcv37MYd6e
Rm4QWJQdEFz10C3m6WRhf0gIKOljlxemKgeFFasZwrCRruXeLkkgvDT8A6hV+NoCu7eeXopH7h6D
oXQT0YsajSkb7cRmT1bwPijlsiaHqLZuZPIhG76qCHr5nCGnPeCu+fZ78t9EsJdeU8hEqLAr4ddB
m6JjAZMrmrcRlJO33xZR50fmKX6l7RjdeAaOzhNAOckIPGKIKB+khuGEpVEraBkGm4G5qmN6bPl+
/3wIeCctRR7HfyYddgBsLp1wQHZ9uhddBuTBOGeu3frcvE2ldCAf/24uwY1dtIxHR/opYtL1EG63
zWMLPJQNaxN3zYrZWcCfWQSbOgFbsDJ249SCXDZJ8Tggupc9rpyPK6FX1ZkfxTmo9x+ICy+yAyAo
2XjuigwnsqWDyH30xhi4GnPRXYfOu9EsErYW/3tvIWPFfw5B3g9/0APJjR5OK4PgXAPl83byv6DZ
GCUTxS/VClsMOrOAGm8DNEzu7xa/c+ZZJ1yg+QR5HBbUeRudjPytcsT39i6Ns0fVDVe6nufwPHUD
dYrSJnnMBDizNJtgf4K7S0ZPWj9Zt9ebGMlFXsMuRy6N9WOA2knD9i9bRSOIrf9EyABzK3OK4aLG
eJLW9zznOqbdCTYj43xoQgHSuIc3NIdYsqRDOYKZheM4AAHvpGRmNKtxGUOlOTixoPOCeE/gLy9w
bq6e1d7str3SIhL4FpwHZpQULDdbGhjOa+IO/jA/svi9O7/Sb12gHL8qJunp1L+3gUgkN0L8+sjO
WhzYsKPuChj+tynJfG+esOe5FGDtW61YjXRY/Beqfxs8G15pM/UyQis1vLxIxb0/g0F9LVXYxcV+
UVjE849jboFgQg5wtVavfJzS9jUtOoDLK628eDwUQJ4zXgcYZSrqhIZ4SaudjFFlndsAyhAB3M3f
NcJpnGoNAHvDaHHj1eJi/OGPmC7pB556I0qNGoO6SF5BkgjWh4wy/24Gp/1XnlprxxPPmlAJYwnp
qsq8vMvg6Oqx3f9LEEmH3VixXLlxoFlCx/PWOzylYARctH6mwwoGaZwo1oz4WskJsdmHFnUuADzR
XPHwycjVZlEaNrPqaMYQY79fy94YgyBejc7XgA6Yr6gp099I73VeMZeZsRpJwSGOUPiO/fDxp0ut
Da+MX+EvEqQGx5Lk8TxKsSUwKeQLLLP1LFXXVDxWHIgbpPs0GOErKPjhinkIIzzxV2gWSd/prY18
5cWOqakqdcyXI9JjNZYOkss/mxD2FH/oq8QP6sVAEmEMiQxzaQxFWjRwvTZ25Op6+rvH5UHfk/52
j5BgAQ5bLsZO8Zd6U8uD/eFSX4j2niqtHQQ/lV/H+pOMaCFkkAzi34i3G7nb9lQQgrjKfkfXiqJZ
Ns6nTwurS6Kw7QLej3DJUIQw7MYPwl1xs2FyVBSZPjqzkxQwEYNaCN2B8jIUg5uj1Ljafo3zZAk3
3KoGo1QONVUeQFCVR1XBw2K5z72DHARjyuCdljma0zmhccVHrcIE0Lzddz/cUMH0VH15R69Au5oJ
hQsN8PEP7zzo+utajLUn+Jpzt4Mbzg7zLAYKKAjlRx7Pjwi0WgUSjpfa9h3ulIoOjK+30DP9E0ed
XpJfkhZONyjHHlg1zZHzSbHDR+gS0TGkfd6zq5P9RJforvafU2gelYxddCXER98uzpsjeDHnJ/QC
AI+ncbT301bFqmwSUoS+imI4r/jSZhMVL/JHKm9ao5zVdtgq8KpsPKrowr6TtqaQTq/Fc8zest10
339K4JDdBcHqiEKYbStjX+/ZcKJrwvWwGcS/UKSuTIw1Fv7Lj3KWuLhO6Vg9YSDVc3wG2kpQdFST
2eJJQLNKiILQHuM1QC4nwNjpKCa3zBUM1Ubq3XQ52Qd0xaQAlqgq0ZUS/iDjZ5rVgFZlqStq3Wol
eorpm8sRdLjv2KYa+LhPmBo0MibA+4MyuHf6U/f8uNY2ZjQYpqYf8olA7LVAxQBYDq1QNvMdTqNz
YU7Nwf7WKMdHV90nBMtRui/rROgiPwRU148i41bRiJ3r44ynHYhGHUjX9JpqwjR2peh+hItZ2KWJ
rCSkMqBc1QnqSyTbx3NYVsI4bGJXomLuXA9A446QtAS99n+8wBgdzl4l9P9gH5EtKOdcssResdfr
Mz74TfsZvSxSkcMb6tRnRXOv+4L6MXvj8GNCOo2Uxtb+8dfqYyBUUuGT9Zili9STOPQH/OiK9Q0J
B72xzhlUdhb0/rAPSeIeILcOsAOhm6j1uqdruJBHFUKm+CLbb7QhZo/LzoY/PHfVI4ACHqgp2znc
Agzp/LuxSjoPZ9gP+ry/pOibSsi6FqTtksmCW8M+KNhszciXTxrVulWadITyoE/ix0PFfAQI0j7C
I+LVZ/IPX2YpMwupO91kLxYk/gAvZ7G0GaeHMQiat1/i46QmtYqgqGSNUM8F/QSaue3G2pDVG+1d
9kZ4NGAGGlE17ftMveOnaHRjoKznFqa6cDF9R54osDX3lskuUTIvCuaVlgsbovRmP18QfNL5ay06
ZFLBbzZlRzrRETjYlRUCQOay3QibiV6B5Trej5cICC0ratYPq1uu0SqJISnJc8degO+F5FuTqkXJ
rJ/SiF0I1JzfLQRfZjs5lLgAiUiGGiSujR2tLZkGqRzLVXurXFc3WHcMaZDwuTECJX5jxTY1IZj0
DNLR9ETbE5AA0Mp1JJzQXkUWXpEYaNzS96OZ26bueZjwlE72+FrTgHJXhNCkKTYnQPAMBjatUH03
2iHfotOJsyP3/YmiuNLCcGurzjviaavxVEVZ57gO97AWi/lemUu+xSiCSXuKSafauVA07Yc04dem
XKOShDYDdWFhwVSlxlaOJdgn6xEr72XSkPIf/zve3nTzyIuouPlsV6KZtdavafAiYR42ASjTfKP5
6d+/qkgoVfCQzkVFS0q/k/U54eWmQquLRAAXUPfPCuksD7R9Q59DxjJpSEZwdwr1LinE7YrXeG6+
piiwELX4lJCf0TSYRKr1LMhOhrj1oydomyHc+0HzCnCHBX14DnjB2Br2JALS9amtTS9zmMXdNBDF
P/NrHc6b+PCRTae56mzS0G+bOtJwYUd+nxMdcNUGq7B1finpvI8a1lvKZrcnMt9NeNGTU3Y19OIW
wQTMo+Ayffq55le3dJxUsa9PlvvxP9CxaRYUQU1hr4ywP5ZttKKnXMzteaGI/BVVXPpt55KOdC37
NeQObs9GFBo2tXigLVU6K6d0pf6U5O8f9noSjratXGpxSmjpQedt3HuWRj85tGEx/44SDpthn9Qc
Z+o307GdUV+6wc7VEQKKGvqxj8HEkR0RKHkDPaN1BvIOJ/ROQX3ogM5fVPu6Im7EDgFGs6oUpD2H
Y/uXOOznJUXdIW4r/6QRzPkt5GSRC5F7hUQgDEDTad+ptnoBFWzrsZs6i9ClaJKiAg9Y+PRDqtlp
+av+CmW0Ihbm87FCQHPyPTlfu8IFRuMeID45ts1qU1rKaYYQxLJFVV6xtXptgEw0Tb2esXhRP6vW
nApJaP6mDZpew/XKvZMohMlu+twcDFjSHQOR0Kb5QPVtuhKQiv+UkNR2eJtMF6sysEjrlNzRxph+
BxkoYGVfC7oDIdOqS3YNOgeKMDbTz5D4NqSEAHbMAgUbjcG1iRuLFPAAn9+y1NISCVWR4tbWT67E
AqyJopsHi4Il/JhZCg4vZZwEc4+8f9ux8xk1pV/u4I+gG67bNGXtMKxiOBQ+X8v0c91lGeprtecY
id/k4XHoSwp49jZ4vH+VfcgOAhCTLgYEuU65BBkRXn4XthhBgyqqiSO22KpxbSLhcjccrTcFpXG/
x8ZsHANcO7perA7ivj814TyXvGKyY+4tTtLE0JCNOQgzfua9zVuK/J/O8GtlqOBfkodZH1uLfL0C
3IId4hlIoIF5Dr8kEPpsZ8us02Yb3AwsIMBi+9gESjLUpoQ4GIylg9DRCmc0lMeAYMfY6+tCd7gw
xVtGjxzlzg2tMC7m6n3qzAjcdg+lttSVD9PXFyCr5K8Y47oMPTq5CJQUb+sBzY8NfOa+JgD1Lt1h
A9oMXp6WE8Y4PJVf7WxiYHQAdTEivfhmzSDJqTCJ6sGfGFrWg21JaPIFfF7nIXYra5I/ztryrYmW
6xTMl/6FZQG8T/3ZdL4zn+r6A50sscsBJLrbNMDYILfr8q/eE9ET/dNLGXAgG34MZyXcB8OovUfS
mjUE3P6UbXM4fVAtbYxWXQZ/SsO+ruBn4kfbYHPLE0BNABXkb+d20nGBYNR3H+8d0QMRnt0Uqkma
eSSpwkw9Q81nU4wknqt6QJxFGZEf9egrJyf/CkQYXgKceoGGbcauPGuayvn9QOiUm1qqTL4AEyj9
CNwbuc3jMJtOMoRo+pXbIbmmPDOn31HZOKqM5Chh0VruqFUHuxkOk8upMsi7YhPLbL9wvGECNW8x
5VdzzBlUofTLY+Xx0u1vp+iA4F6E23gi70FrAr8Ea/0OmiLhRHb2YWiSiTy2sm2CG8/xB7ktdOyu
bmT+PDUHu+fSopa/bZAueICJb3sBYb6jGIyOhbhHr0Q0b6tZP/AEc3bab7pjO847+9i0VMEhdH2H
AuEOJRacA6GdW3f1JLWEuHHyBkt3rMcJskDpYFGSbTL3SJ5u0CrO2WHHowM7/eKVgPBwf98hJocj
IYLNxOqcqR2PxT7v9msbtWTr8/XhVvhepwGOoQ5tqQzmqVAm+lvBiKY96NyelCMLKi4jrmfd/bdH
Ly4auggoQ0nFZnT9YiuQdF5Bh5sWeFZCkPwyxk/D4A3yvmVy6XFLpJoNw22h/K0N3gnPgjnKBaSw
NbdSveLjbKQWu8bBblMFTqburPwXGfYSsaOpcKlW0tj5WAZXJY+sxEbUo2huq7pycrmP8RfIxSqt
HWOIhDS2XSL5NyTjQ2Z34B/3t4Fv9rrxnnMYAlJgnx4fYGkxkP4bWWixdUyM9lLFF5IjEXAKMeB9
h3bEzoo8JeVk136sBc9Fl/EP/YDdOzghEd/d1YDvGajjLDZiNUE6+QCJeVYe9Wvxd3wWi/eX68YZ
itekPTGoEg3f3D32Ycju4c5yjRVVxprwOrOOLVrknkSSdIPR5Ybr6ZILOi8H1f91AZIhZmH9fnSx
FVf2oVZ3N/M3LZ4YyDD3aHibR3Fs0kcWw1VILsxcakMIEAkoxakgoTzUKCv+R2OZJ9y5jEeMgsjG
+oolkIoRdYJ0M2q2guGpmVr6kvtnXd2QXifQEFuhvZNzXu9c0zRxGq2iKugLE9lA5WsYy5cHzKOR
Vy+OnxVxEr+rbd19d/RBHM9UQ+US7/OG4OAg7csU9UqICStNpy7H1rcy3QHhfKxZQ1Y8pL5J9om4
HyhU0+mWRUBPaqD0N28shUGXcRNUqc9mCw9DrM51FxitsB2v548bC+Hqrj40JAXsFAtMAQ9pe2Qv
RwSy6M+ANs5ANJs9mjq1p/he+ebXx0cXIOAUk5KB173QUnet5pocHgZ+mirOLvoIEWNairPUbfj7
kZG7hygGU+ISMWHDn+hhF7o6R4fM1SY3MAPR2FcSqTB6t10h4RRMbAGxj08cU1dNtSrkLpOfgdh0
P7wdRzLn5IMFVu/z5uOjvrajhRisAyY3hE4mhx9mw+ey3QEEfogw+GsOg8AA2McVvcwfoDK/iuNa
fXxdUIqyNeRwUsaYloaYrVxCbEpoecXrJIZrwJcYaHfRC5y+ZhVY3aU+ZY+RNrWIqq6mq0r6wjXu
sy9C0vc3DAQoaemIVSaorcMuj4kMgwUJc8b3tu6lcTKPTr0/xb8gpMI+Wmum30D11djLAEQ3FuGb
Ve0nyuJcua9x+fMYWTz0oBxIXwo2mkq+hqpoEVOBpAgU6wvmbvPuGKzhJQufJsWmAl1R6ca+1Cb2
Glq7jYA1mF8zjVd/P+2P75IAQpY1nyCgzpDMelvfxQMc0BcG+XVW5QnoKYWxYV/gmMCwivVtDI23
qIsbp4fC8G9N7AfUJmLIjXcsdoqM64yORk/xTks/ZBn4kazr2xrSxI/NugtDr8Hj/oGB/stHkPlZ
Oh0wFr7t0KIZtVI+GALHtJ0ZcpcXwn8uEA3nsrOFMu1ibThbSn941Q4be12qi8fIoiAuARcXnFCK
QeCmZbWtmW3PO8wLHgkcdSp9QSJzfO9glGNx6Ii8hb9CeDEtr32mxtqAuWUpxBxz+2w2b2P3HJdm
W6bBbE2aGNRB240cMbb9f2qGtbg/MMFpTnnIouWLA6xKyi8jqbC7y4aCbHxcELSmI75RGsckhbkZ
dLVs+8PbLHWWSalXM3kH29XoSu5sB1p3HcXZexEvstG2imbbC5MkpsJR0ooVwdLcJ9B/IVUnH6eS
vado+h+3A+/y09yzQoF4JvW0Rb22EMpU995iVmGtDD3MT67HY5rifviwwTm7T8XfFd6utwt4w5lD
zs/338RHG5psE+JvnUt/NvY4VwimEG08flI+PIlqGCdTSjz7UQEP2WRD0jU6sxZAQ7XrBlL+SppZ
Jdse8BZ7fkbsE2HZGba8WWYhC1OZoXxEPC94A37hMYqtS10H4ibAO/QlqRc/YyECtKsxoKzqumZh
90kP8vo6FLY3n006Az+z+53MFInU68G5LDIao9SzpOh8/QC3+7bTS7ay+5EqjyRaM2DERvc2zgX3
k0pQURRjdoCiogudNVLFvQdgIThpHYAEXiCdI3QUXASU/q3b+I4k6rWczMxPvdjoZv5xsboRehuq
jRsxR3QUloSIn98EtKFMxq+vRF2WMxX6p8MDvHuNRJaw4N4/HEEimIq05h+KrWAgDax0etxSN46S
3g4kJjvUcI9uaO2admEu9T8v0ENiuAnc4W2zSAYgN09k5zlMoEksXeDm80PRKeXbTrOp6ayXQf4I
m6UZ5b3+utF4WopplwIVpZwX44U8+m+q36gwuDRNeDCBtvB7u1qugsZU9e8SBMT6YfVkD9wh0cgD
cJjVMwawzgs3xdNGfg/q6draWGdQG6n4sr4gWJ6C5E9832XfkK9gh4yNJgVRwztJ679i4R7yfc18
0fxd1Ke3fIbTkcizsYJEAP6Flwckhs+owWWosUD9nSGgUgPKFBylj2XpxeDLxeGY9lnSKCO8XTsA
CMoLJ9/5KqfuiTiZm3+EZprxwEjJ61VtQPoDvSSeU7PKK5mCtc8h3m8Oh2LvT7eTNUW9b3lWWajI
GdeOIS9xVQu3oRRe9U9BdDvU+rBgrJSSIf7t58gLJVAzPq0D3jeD3njFsrJIF/wiUZy7r/LMMhVy
N07u+5+K0qk26O01BhQpqVHTh4gch2edQ12COKsBwkRoqLa9qwY/1TLVxnHdE9nPNi/42hR92hJ0
/Uf/J6RhiKqYDVKtPDCLDpDK2ydTLUFA4+FviwykhrsjTm5N8Oj8mkm+iTJli1Kcnrx+Xt66bgQV
283ymKqLRRIO2AoMc5yHQgIP7FdMT8IrHI2UpBkdnPkcgEUTcUp0pi6ri8JuiMmZXWMh8V+8IEh5
IWUpX5u9sO1biuFj9Gt8GVsPKTZ/68nnzuxMmNGhx+HR1lWnRCnYmrzNWmGkqZK0TBuCc8bApBHv
YgsHDf/nbCp4uz/MY6TnlLMS+YxHfyQS0QEhDZe5vG4Y0LUPELepqqrHDoYSQA++Mk1++O9tLzrD
WCvYueYw/0F7cIoN/zH+mVm1OY6Qa2xLVPt3o1sxfKCip86BjfOJv3e6kb3K98dFzELiNcxKSFGk
SkNMH08u4TbHoJBFBKghSXIr7MMlaDDv3ZjPTzCMRlBtybO8SMcT3wiTuUGjX7/JRoZgbz18XhV1
yJdFQu4OpBSS7LmiMwC60oF24pvgr7ZHs1AOaG3VMeX1XEI89h2I0u3eNG68Uw+S21RT2DT4f2Lo
nbzTLo2u6wJBs63OXUdojxmS1inZODNCYOQQqxRKfKlSFhbhOnViYWTtGLK0WXF0VFfhX3RF9PkT
CBjJZLYfUZPSq4tXQnyAhjNU7RqBp6Q/nK11X3exjvqmhI09hokI8qVdp3zFa476Br3SWmXB7nPT
yrN4+lM/9E/iPINEVTeo65+mXMJ2cvoRAjaG48+ITvZPzPBjEfuXcG6b094AYmImhzIBNeokPuLe
KFLpu+jb/4M3VlUGQxwK7WD4kiRSHZ1FcY+qt00yMDsaq3k6FvtNPBGylz3zCTNAVKP2XZEwl3j5
Jv+QAulg9Q8ArAlCJl7l+83TmHJwgctlKinFFZ15Wmot00n/S7+PvtSSzoozImsfZ1zIlV34bia6
HkGbzFCvvtC6lj/pcIQLN+yaToRJ/29epTy91kD48hzTI+oBCRbjGOqMxLekAyfpPR0llR9py0wt
MpakjW8/UnNur4bbPzA7t+lND7HYvzrqwPvkVglNzXsE8tgSYK18TVr63Miv574SfKaErIDNsjBq
wMSz8cF+GL3lf+sT3dWxQkxDG9jMim62LJ3POJvYEoTi60zIQNiJZirs6fiU1o6IbB7Ll4sj4moH
k+fKlU1QUVG26ENlz6KqaBuXSZbYJtwG2OO+HFYOKFGJ5Zpc9nZ1ZCmgADncInWuet0t/UCTn4F2
9f5vYEHuBbG7+BKzRyPWvWE2RX/vUYuHY40AWJU+cjrLFIuSmFMlyCrhetcYiItGRpqDWkSDcge4
NcLiPK99U6aAIx7C/WJsEqoSy+DkRPE50vJT4A1QYQOyCBclZPfrYxJxrjyasvcHvLRTBU2FzL9E
7zqdFn1fFmfvnxRrAtuuNBNV1QAVLzIYRA5+Dn/lWZovadU8fIlhDvU3nyFX2kzGY1nBakqmCf3e
EGH2NYIV+/n1rtse1790JLh+n0h9wDyn+PzvuuUoShId1UR09kqq65ZInIzRXc6RpHRrRlsUy2yI
FhmhqwDOS7J9ESbYocCKMxScwSqvS/HffXCkrI98dDxcX5CKX6XHI6wFiN+S00MXhq5+25cmTFgS
uzaRIYPFQJXTNmpTQ8J56YKZN5SixJM08wEKiu75DtcDPRAWmYJrE9Ya3XdO2lziNVmYrr4nxN8y
KKFaZx+t530zfX2C4Fg1QnR3hphKVejvDGWa85kWg9andswsHGrVXDVCe2n+eUHbfwX2FnswzXit
MwCnIsK6jta4RHfzzufKfhlyRs0gNd8AOqkUPzFUUmrv8jVXVhZ8Xc5mU+R5G4c6lrQgkhdNcEfn
Uz2jyh6qX+3SYPOnZ9pcu51xyN+Gng9uqUb61oPBH8lv5GVZ3Dk/QptPb6mWAtH7pI1JiljYvCXT
QLgPToLxMn6bAdwOFDzuaM1a4qpyYapQM00DpJEJzA+Ug5sJaK0LgrRaSXO2+nCj0TywheW7KE9N
GrPYihFCax1CFU0M9NxJcgkprSy0ofvSfuxf0oqfyyRrmQwPBT8oAunSORalbDgi3MK83uP3zrFd
vaN6/q1W6WFpnVCsFi7Mn9Cr6SvLseGL4IenlRNmzz4r75ocSoZukHmBE1SsCw61rfpYr+Cv3Gpk
5i40qnCDnVDs4bAfqBw5RVVXX+JnrDzOgzpJdLVnv8ZfJnQTLxt8d7zeyzWHU0PWi3w85Wmh/8pw
8DXzrR7D47LHwLZPoAPo7/wJFeGVYazrf9z9cPAzFES38ft8mKviCq+2SMPBbG+8TeeKukspXfBu
34A8I/dtuh4dxrpxFdTtlG5w3n4Sc9iSpKx0Ie+CMdg05QRylxchgmrf07O706sNcrrQn61s3x0d
jGLDl4XafWssybDxeyORjNaZ4xLLrjOeUe5DWlRDw/pHCAfvTD7NrRX0/x/CMMonh8yoXdc4ZnSR
Furg+OfpHDZJmHP73hzMh3Z/dhJnqdEek8OzUy6g2rm2K3CsbrSv3FZtDdvC3gVSbQmTojTDrPPJ
g2oaqQif/B/fnjzAyLDvjHVw8sUt3H2zfj09SOS8k2oBqRz3O+vkSZ7xNIjLeLMrYOWwnHXsLh93
wkd8J6BirmAo5s4hcvF8f0BhJLdAO+bsB84lEM+PDpPqDBLAeyDP4+i8cFvrpRq2rqtWjBXAzv4U
gztcL8GfgaK66jabe4TSjE0Mlv+De6zjF9jXgxwxf4ZF7eZo0WyVQ0UAzvbytZTr0/SGqL6XufCn
g31JZWcDYyvqBPkCdysJCCmfM1Qqyt0WNB9rKfN8AdJ8VA9K1036CxMTPTAoTkNfnRyp5dGyCbN1
4avQRnryB8jTqrKXeIlPyx4XOeM6xKKtToJ+t8FjQHD5NET1PgXYgd+MY6Rnh54wgwvBlXOr7qRk
QTmqlwWuIiO8w5POHXPuHWE5lPSWCPEwDp/UiYFU9lxrKZuQLM9H98sAg1JzKDgO7BBnBEBCLRCA
y0jwe+8AHAETSvqqwvZgiw3ozCZkWozrlnoSLlMoVEDBKUBpEE1Xjrb3Ew8mMi16pDg7kH68BoHg
taW44yYYb43s29v9+Q/tB2zVrGoJ3YAEGwHSkNW9ghXeYaGc8hRQIbqhnWdjK5tJhhVzvlaawqRj
BWQkDvjFFGPLj+uYe2YVtxIHCSJVDsO4OELY6R+At0knQtvDSElr4bia4y3+WzxyBFWLaMpQeBUr
oOlf8mvFkgSTLv/1t6q+QE7RkpCFnpVjLBCOKsfRZWQR+fk7M1++iY6AWGF8rUbqSpcUaFBJxe9M
8vRdX58MKON19XNw8FpTRK1pdgtbR9UhC71Ev/pH9jCyiHnamq/6CNNb8scB6cnSTw3E4XxLHCnL
JO4SH/wEjNLnQFDilFdmQ16lsWaoshbcq6Gt42sOliQYKW7Q/D7LFthchEug029TIDBXcVdrqj7i
tuMrtjp5ee48RRRYOmMmzs6nsYunHw++WDs1CLM15vU3NnIcVgjJiloHoN/NDbO+fMKpFbq9qRN2
ceZU/qLhRa4zAALWrNXtkTt2BlWE9TqytHR0jWC2OYKufK1JsGeKB0+qVYbl1rOxoHtks8GnnZfE
/G1c6U0AtLkBH4dUvkw87jXcfN/1NpXBd8skiLlmbxZ9+NExSoYn9i4/crs233DT5qc83iGc13Og
WTa6lK07Z2OxDdnlXzGVVDyr6bKTEgiKLt8N9AO/H4OxPJqOQO2nDphh87bANvEJUzBlhCp+CE8P
blfcyecurukTqxGGPrnIBAQLgSu7nZyftnDzthpD53IQze7i5mtrr0IjFGK/ozjZ3kLqUjlZbZbd
Kh4jAV9EHUhosNC4aDO7CQRbG4QNNNVKuNJ/DJZgV2nQeQ2VCHexKCrUTYVsg064pqPo5efCQzDu
bd6nf9xT2Z2wS2Y/svNP2CGYkZuuAh3A42EMwgcCxGYLcC+Gkb5jBnU+uwoSj4TIMKTel0EZBAFx
YhcxxqRBdrQvXX/uTQgAyt3Smi9aDXJKD6B2kdRZFvfr6Sa2Cuobqbzo2vWNEsIOTo5PZ3mureoU
plNlWnRmRk7kbfJuZWQunTIH7KsIejSkgsYDhc8HPcpC4zjKX/ZqdmZzUd35/wtluV81mIliWoGK
c7QbTpg/z8MswYTqRS+57x0z++k3jTcK+FD8fy4FFHFT1MJ3+ualiRy/4DTweQKzJvQcMhOLOcFs
1vDvV2c/JVSFsGCkAixDfyFMdEAVqM4l/m6/OqI1seGlecl8YtuX3Cy43ech0j4fuPNFJxV6BI3W
NN4nnDVZ0/u+zST9v9yzwOs8zWFYKR+0KqepGBsO+qnnws9SAIwHx7RhkwQmRXw4D1DjVXRpj2no
/4ducbgLgxdjZKJ2Mm2V1BmUoq8BjEC+KuE44GseEQ1leBlYYRDkcoiiK83pSCc1THlmKj1ZjTBj
VDdr8FFR9epas0hsctEQY5gKjM17DkTzZVHsGwxgN3DtIYmYJykFDXDatxgja4txu9l7rg/khRPf
WVBE2CRgi2j/EL92tVW/RQK1d3EMUlKkRsZ4aNz63yxk3Eik5W2u6/7GmZxpXxkm03CxU+hkrSrg
To8OndF0MCDJzZV2qEvf16zx2FJvRFv3jK/ac7+BUJmEp0LxXfuWRBfibJ7s5MWmwSrSd687Pxoh
Jry3VCJbsZ6jqAezteq6alQWvPLhTM3GfzX0RFNO1+KPlI9K7bresGUVQ9UGvbZvsCTegp0RQRtj
EZOrC94ufboXxJ/g0tbwmDJ2slg4/AiKatxAelPciw9y3OWuZsorPBAd+o6FmyAa/Yr+Gg8NNp6B
d92+GqG26xnxN/0VXhoT5tJ/eaIKewIjJ3fXi/vMkVsQMg1hemfyAmV736Idkww/0Cu+BasSryhH
VzFvFYbx3rabgP4whm7SZTSEAQk463+NH93xVVu8bwEkYp8UmaS9tU95AXQMJLr1PbazrvX46nxN
N6EQ7udtqzxypFALixzOMw4YNTRpr9arH45VmBHtjY5RaYcc7SUy15lglAmaDxasaTZfjNYiaCyz
M+37dasCtY1bE4W6UrGxoWQmZo2Ac25bS8Mblb7GUclWbKYPZ5Lp3DSw/Hkju/X27xds/lLAiC6u
k5hPdIbdYA7frGhUzIveeE6bXXxCyZAEu0yfOHVYJI52Kq6RLYWnL8XtFN1ISbkHDZ1eDolOrOF2
yeuwOT5rd2+pyOkKuKuFJPg34eXpc1NTkxS5tnibRH0EXGd/ntu01X3fUlglR1XlQOCmA9hwAEGQ
oZDEVfns9SRN1vWR3YpdNpDc859V1rYwuMVIHEBji9MRyirXpAkIZt3vng931c0WXeEpgiDfkFcT
XpcA7JOS5xdSfJoe++9ORI5Eo875BEWyc/cdIQLxcZ6vC9PvVp2lN+XbK3v/7TxDvuBYIBd91BHc
C9zSXTS/E6wfKS5ZSvQwmE1OlcHteXMtXYakwSiqGmSC9g81ucWxc26LffS67yGpyXsVddOqbMVq
R0xf43qnUAkHWcVFq7uTS/69sT6PwBEzt8d5j8cKDqRC1L15iqyZfg5jBpPuRImeZWJWO4A/MvX0
1Yk2AtqkDoXszeE0vk4yGk5QojgdVLw/LW9GwQO148sEnZR5IwqsQfEuW5f0Cf810zvl16SaCp27
g8HK3Cl5jBTbxKzisf5NyqudebYHdrUdP7IxNg7bmDiXovGTlYoeg/tFJLlElDy+dG2vKpwlEJv0
afazPBHAPzivWKShoduz9zrD+zx6cYRVX0p0NnSdCgW4iB2gba0EMc5h/j915KMwK5nGp5JeAh9K
w+lJwq2opSXi5owudVFpHaOFvAwn03yKEaRMZQc829bSTWJ4k9z17Yr1h/alfKtXd3P4Z9wDxnCc
dtbxCb7y/LMdSnuuWKDDrpsjUt6o8iylgyos8FsumY8OZ7WfspWIs2//r+j9Zwn1XMWeDPUfPbrp
TQYi/Ig50e0NBgX5rsaAO5mdM+OeSgJvPoF/Ss0P53Zq/DX5Qw1I1agCirsvAvuIyF4tza6QV+b8
9lLN9/5eHPXTvsBDEDdHY7zACLlrlPLK6dkLtNwLhTJCfuIrt4NTUx+6SA4iFbWLZY+3bEEQG8eq
dbckuyAeTSaufrsx1hqkpWpdA0YS5t7rQRJjXPegNeEjWTwQB6JUK7N+l7jcgyfpEWrRMGaDnoj4
9ty3r3qVd7C7GyrD+/7cIbvwbOMKHqGPdFkyrZ0qdR48qaY0FKFiaTH7/zDNjMsOiTzsgUqMHxTT
8eZajLYmAhUpiI/zk02UDUQbxgAKupA8aYisUTBw1LmMPYWj7TdH5KlVg4P+X+vLeudp1fTQMcIz
FHevsNl77geIk/0elbO9BqdlRT4rBMPHJU10b+iGkqpeNdoEmn0idCYwWc0BCWOek1FaAphToB4i
POWf7WfS31/WiobQ7MdWIqWpz5YlwNRb5xbkYoRpGvvA4SwlOqbYfWC9MSyBFMqY9AOgHNzOnZFU
bgf3WV4rMZ0pi4KiQ3uEMdXFyeBamxNgaLy8xPUr9oILZkT2sJAxMpsam2ZIgAqjwzSM+21cEzHd
yOa4p3B6WfRRQzbI0C93MXwcuRyB/pmJwUvRskf9/ZZSivsCE7vloCKF9F9Y8xjD6d5l03fynTk2
tGHJfRHvaS8eeoL3oFDsmhIoj1a3rGhRa70l0SSg0IGyePQ0jCx6VFIUVZcwpNiUnj10c6S/OG2k
YejFDJqDhftupr56tsxpAMSSucZpOGzFakILP1ebDtxFjMF3XBNXLiT0q77WMxP05P+53wLX7HS7
BCOPgInR8bw2FiI74AOh1ZnpDodrMphUdGqgaBNwoMk3pkBGFZBPs1Jw5kUYKzCrBbU8EQJ6jxm4
ybgPGtBtNB6FMA+fvwTNjyhDz63XxRJCxuYHCyrSIsaL2zYQnC5UY1oklCNmj4a4+5xeEeG8Zf8V
WU1QGqrFM79XdSWPvPuPVizbnCBLGw7fJMSpEtiJbKQq4cXDaa3tk8rag+PVZ3fbxuW/D3aOzcgk
ao6ZTg1w/Bq+ZpO77rBxJLBQm+6R7h4MNPOkLbXAFv3/KTow4jT4yY17EYA5CE0s6KGIr2px7b0r
/+ChI/XDX06bADXflQlfmbr1OAXN8PKMk8yP2ckMfZB96mWPlppSBz9HHt1qJCGDYM4w2tw33f/v
BBmtFtcVdPpYIMopNCnpZ0sy17lxsOonlXwQWojfaHFBzVxiObymImSUQYkmDBUeUSikGhF7l7G+
evQZVRvgaky5BEr30eZdjLoquwr66PN3vNGB3OTrEYz1FUuLRPyy0HMyoLI1em1n2XuDg3SZI7mQ
uCUTlZnw0UjWh+jVU89MdujYGmgsOxU71VPVtzxV9+xiFeVw4HM08f0qeEomGJcYEuyiwlgHXeVl
1BveNT8/8sQwtleMMWLKmjSo1pSHLCFiHzaZ5GVmmJyKk0SFNnSnkQtQtsQf2R2p9SKr2sYhf1vg
fCiPvF1ZgNx1u8z/WHj/BsFrIxxJRpATgAFUg5lnJaQciDnhLKTEaD6yb1uqtAduotoEeBaKElbg
ef9i5112jOmxCvJAq2POKo14HvV9Gyrp6T9iHq10xUJ5G8aCeJ5IKSj6T08zj9ehWP15EvAI4kmO
R/gi8cVlbcGiPPMyEh6S62g671sGyi7846QCZ7B9CzD48ZncfFUw9ispcEjMAB0qWLKPJZmMlPmZ
RaSiZFzSKlxv7AmPzbEf0UlTPFMtBIHagrMpa7Swcbf3ivED68OQqQku/dOVnXVDcr4E+7nSQt20
xlzUj16L/aBfbicR/g0ZsttVGVGSfHHCik2Crx0Q2XdUJjZ39nBDdMfyQ8addlyiv1/4M4p2OUzs
Dd81LavQVlkihXX3LBJir1RpSL6LV4OZ8ct4z+rVdnIDVxeYj8nXOT+oKlmsQ+BAruHf2lzjoRXt
7PJvMbGUx4J5KL7lT3pVHcXe2I9jLUubU4qlO67SY0P6Bh/BysvViiPV72kFs/z3j1TDSzKzKIgq
cXlUUCImmIn3gfCplYZcq3WzjDW+YoLfRsjNHbTLTQXNkFELMjCBnQOunoVGB3h9NLcl2pJc6+k6
IfsBnIvvRAiUdE9ioaCdC7WZOhRrVucP2t3YaMf3m37tuQaS+60qfGamUEhSEq25Cu1XobdcKnfW
hz4duUcALD9KWwQFfQ/ruzt8DNQC8H5BLy7NQtA5t5oqDIPgTE/fNLn1i9nefAfstHoOLt49HUj/
6SF0Nw8w7q/KOvAgWLSc6HYPcFbbnU3nafl3cHFfYNTSDz271KNN7w43tp0IwTFY61oDo3/GWo6z
z9XAgZt/8qQ3rxYT7Ojw2L78yHrhaVmxknvTUSVZ03h6BVYhBnukOM+4W3ZdymnE6qxR69O077BP
RAJMyO3Q/7GRgZxH2DxchKUH5rzc5aSu/CFmJQAw5tsNJQ0ehJ1MWTLVDSIFhnd/EMtoxNNG/yHo
C54/26duLjCX8xWUvBuQ3yK/axEooiHPAb5mLj/ZdJrT8Hjt82IvjOBmQb6bCbfL9bfFYAFVclP7
Ymfz0xKHyClnZ/2PtOAE7c7IY90nD8urTLFegZM06z8jlm/x/1OZvoUjhd5zlMH6bq1Gq7SLv4PK
O2qAKKTg2nn9pdAl7Kk4vPHgMsGuUM8fHu1TYxu+EzCcRrwWGv5WSnPGP6TxOwEBi5cfqsbYMubj
jE19LtHQyOYcjG7AZPvHrtrm6DIl348nH00DPeaJWyopKWL9+wXeMdezu0AspE0ZjQmc/B59tSdb
nHJPImi1LNjVRJ3k5FoOkhKn6rlFTPDG3FZzBtEIyOZPYZ5rSaIJ5otI6hEIJXRBmHrhlMo+88c/
SU65jM/GKxZdox2BFdFtjImEp00HdFpWIj3HTrboAcgOB+IfpwgpL47fm2D2tyoxZcnr0r0DebpV
86B32DhY/fe9Fo4W3wiRdAL+/JYpFFsKR47gAsidZ8MJc8P/re9xBsjjVfT9wPK7/gYQ68Hq3E0b
YJq7gScTKtRFkK+25hPpcdyI4isuWLsSnlHbs/A/AMJWsF+VWBl1IcUpFdOYlNRQzMvahmkttgP9
V/BAMvdgaYpvPsvKRNz3onffHnb7AeN6uumOGOOA608TmNPOZZ9pu4OsAc1l99oAaSfILneKbkgF
ndhDhr7X1rUbjBHZGIw+MejVhyBNsHOWU/pUqJcc7feC97od/E0kPxQY5hnEhQZGMwaESbitwEGS
Y4Whv4QsCIaQAdaOE32hKRkAOW0qKNMr5nwD1ozrFNevA0unoLc3eMfZBrUQOvn5cJd4p4ZBeVVA
tzYPTcJASe4D1N5hLauMGagsM9qIdy+QtS8h24/8kEKbW4IsVLyTW8zacvTLjggHtMETC/b4iO+Z
1arfwOQsE650zSLle4ixaKvenqkaTaZyEXCg17TnJwpDPJ9Z7C0jMGD6n0QLSuhkVSynyO9rstPl
u4tM/O9rw6U+v0p7b9ZBvTi5gj17c8YIsd/9UhEiBmBEfykYVsUWnY20Lj+8VIYI3VPiZG8OnQkZ
BaK0SNuhg9fn/BQ1U3FwJUxEj4Qdp2CL7TzPOw4n15f3g0PM1uQIWC4Mo/FDcBzRU41VKsuUcoB4
n+LwkLeYBKOM97hnxJLTAPdzV51cwG+p0pYde8vol9PPk6uZspLffyojsbCGZpw0LgTaLwUxNfIO
xESOnSyHXt+qyyhub7ErHaUzjWcaLHkT07OIZhwBUdAs4eebVBjMFMkGlhFraxV5ncqBpBNt5Srr
8E11CNmZ8qClwraRELtcCpWi5XiqUFJURBIvjqWBC34sscuixI5yDD4PY64qrOh7wtvcfFa//TFk
55TA1QGAr2rGToJMjee/VWY1iTVZf2gej7Djp2ucb0Lpaa6yFHU3KwEd077SlS8Iw7bUzQSboh32
s6I+IHgMY/fA30tIq7UozN8sS2l7F1CCWc0aeLEzUSfS9vsVa4d7kQGIJlmu2OTtEGVkDERcB7ps
FXuQSPSIGZB9q74afAErMZ4OriateDRkS033GxVvqh6I2n0eyVHhla27i8DaDSh9cwth8O5AipkT
ccJKP7530WtdRGHIO7A97ZKRJSfbpx8D7EZBWlthalODhQXiEcGdSo+gwtARajQL/W+50Wufm6CF
6UwHkgTmdKeWyMU6wVX9Xl65GhYP/eTZjJw17Ra0lCnEvYoVhimubsPzitnna+4ZISfKwjaWENdB
BzkP/blOl5YLZ/XPwdu6jN1Pfg+Dasix6QEFHXtNnWETfQD5gyfziq+b79pFnoYdZy7C8WihBMGi
T7ra80xZjpOjXkO99SsUiw5sY2GaiYpMd37oknX/LPAk7/fG3bWkbmb6+J/5jKOpESIqSF0IWJvw
50Jh162pjerv7MlABS1gkcRx69aeE7v/KF73mTXeP66ZCwuRDbknw0XqFPdZrOV2M/hcODp6bHvf
NFI9D1dvtga5rwM2Xnag25lAiMZegjnqNqQ8EhN5B3a0o2iH0D5TeCfR44X5ss+W9kiH9W824IkR
LsdgHz0Sw+P1X3taWXnrr5dgqETXP5WTXvOU86520MWN8f62XY4Fp1wyM5aSDwoGWc0nu8fRZUiK
xFp7DJtVcIvI2D+ENWkPIcLP4gZS1rlpzvSbT1qyj+fCOjL2IweChuCh1e7PxsfHJVjjX0PJmfSj
+ELAXIk8/OtfYp1s/yP+2u/frbjjn5gsz0bdx19xk9FxsyIIzKkY5EIH96dgmplY9/+vcauc/NJA
yCt9XFj4GwA9jczBPtY3pzjb51CT3R/xt2zX0aB+VYjDAgqbIAA8BTaAvMt51Yvd00sIKR6XFsyd
BX1wi3ShgZWqcKafl4esYB4v/0UBy+KiwkDprhEXOjAezzGzxs3w/lbu+cUnlZ7xakfFnuwPOUBm
NTaxCGwF66mmfFkLDmzqjTsh/jkkZ574HAeRjWiwyCtj1pcW9R4DRrTFK/BNyCdfB86Up3m6bog2
sia9J58sL4bAtRpo3NKiQ3BjNGWSMeHh/d1vUQc2ncHiAxp+eTHc0NY2g6Jbipv7RLDjN+6eMrcp
YgSIj5h17hNzlHMM3G0tiJrEmwZn+XsepTu/t/ZqqzlehwgN4F8zSDqrHV7xKS7xIP6LkxKgmtQR
gu9LVd8mIrNB9MjhkPmRYbDSZ8CpCFxm+IrXTuZOqjeQn62423M0hUxepVKxKdP6Fy997slaYYUt
s44fEop0TG+y6tblcn0CFIkqF0aBiAeLpOeDAcb8a5ViyG2jQ8E+ZC9INcah7/Zg+HfmIrvUDJUT
HAj4jzVL8LBdudyuAwhRuF/d8mFLAjsvgyszHwcur79Pgcqd2X97r6lsBxSqLRvGbfRogl0Ko3YV
i1wLFQ3xQYaSUsMHgOF3+8HiMoA1F98rO5Q+iCklI08lJzRq0yFc2IAzHqjgbDWrNtYC1Jjwa76N
NVOkL09ClcNToUdTmYc/9GdpKxQCA4vsFctpKmhRzI38godWlBxSF/j5OZRzaFE8dTG8rPy6qCaO
/4k2cyv24HtbzJ0qeFqNC8fGeiNsMauvbahV8Wajg0DnWZLdb4Z2SwHoa4u4GDXJq28mpP90TEQG
6gQIQiy85wu+GaApcYctq/F2WxM98He4Rq4C2TtARFuNyWxyoBMqyRgaovaDg15BS6C7ozOhQPFq
uYmM7ZR3ONJ5p53hj/u5rpmXlPy7zCf/0oT8x1ULnuKzBF0J+2jgdAzPRGApJ0loPJ35f6wBq4YB
XnEy8DH2ODrxGstsTP7DDhKx1TsPGYPBlnM0ffDX2PcoTSm62REpvRPxxOCIJl+Ba97Svz0/x4NN
qrhG4GpmZKdBGi4sbmAKPN9jxrlwa2vegFQ/EPvG1mX+3IW3Jh+mGCBBuMUu4gSt4F/PGr+Wg7Qv
0dQzYvg8bV6n5VgZM1eDh5o8GTWQyDqZ6RCKWiOkJz7leNSuFdgAdBHWw7SQn+kPYChEr5WV9g5I
JTakMIYlvCq48hJn+TC5MNo6/6d+/oyCCgWq04iHslM9evrX23S8Ptv4eiBDe/T3gs4qqa6t6Pqh
9wRcKfSdLUErg0yZ2EYCwJGS46m2QkyAyEMpJHll9CzSXi0autNGE/jlFPNLl3f2XfJ0djmfrY/4
wIHjNsuulH26J+6QXx+YF7hTk+kEZTkaiBQUweyMfNj9Y2+Gp8Izl3Ds6Bmd9dTOSRLMe0aS9rAz
s9M8RjsP+qIAQTAK9LgfCBIFuXldKHuw47XDxn4bUo1qAuLiBSj3OZC3YiXwXOL+rGfljAcGhPdU
O942Sxf5AzPQiFz2HzrPteON6OTOokfuoiY9eBURCN4bGYsm3NHL80V0iSywTDd6fmpDbZxj73J8
BZqbWneOJGWtA0cG71Jq2KH2b+S3p9ap8AstTDQkZhFbbpj0HZ2TAq8Sugcr/dgXRW6rw7YUeVPq
pB4pb8zm0s38+n/AAi6TB3uMk7NbsRfysVd3gcCD8q6nS+BrTuqNyQrzLX2fwkg3KDr21SgK2QPE
lPnY1G5igPc/lfDRzkGPFDa42GWMONXXazSGBkz4nX+GMobzzurAVA80bHoLYkuTcZjrViQ/g43/
vVun7F+3DMN+wehjYpjei+KXmY1CU2fFOSqyL4ey9ebNGNRMP3ShJtFVQ/ILW0OwEmJebNJdUYl+
qMyFAAW9aFsPC4PfTDTuwlErkXUBF+iNChHXXafJPRBAMtlATJDOKMOkH87pZFXDYC6ST1QZNzff
F3l/tGYkBOeauvUC7ie37kyyUx6S7wXP5qP9ERMYdXG47O9ttv0m93q7urPwXpYB4kEdJajog/45
Hmfmq4grhgIknKydQ1Qnww82PZWMYulLrcF1JsToRUHFRx8dmmt3FJKd/iDr57F3gSfP0R0AyW7a
A2QJ0gaaYBYzJKhXKXMgEryFJ42K6D7ECihswK45logEhm/bAZ5Mg1ntcOZcWCsuPUdO0ADY+c9f
3z/V+Rnf/bDbxQdXTmkRhi1rom997x1hPhL2i8r5uKrnWGHjDjGP1sP26i9QE24KPRLPg+qDTSpi
2qFaiYIsDYrtOO40RoS3wHi7s9J1gfEQyQJ2yJ+kS1sd+7xk/nXmUiXZF0zjdTARmbH2SzXHAgM6
L1eSbPb8MYKYzOdytqOBW0wuZr11zvgY4Yd610bGsMMa/BQdDokEDTbNlHs0vzBi6faVEI8Uv9cf
Bxs3o5c6ZGP+6dTbAZPvsI020l3x9hvUcWt0rWoFNwOuKF2VOsIeefOYUV7p0ePzM0MwG545oWdz
XIfzmucBIQ/0bxNxjqUbt0yasToGRK+f0EjjsYsxC/sMTIaq2XMrKUGdq2a5dsssRkbZbWcf+SyA
DXg4ggLoqkCCaBwxAQHwGigvndGtYygLMy86oMD4MFEW9acp1c0ELuTNrcX7aKVPreagkDXOKnoy
QJA551FCxDU6JpMwpTy7Y7K/AoRAtjxkCjkvQV/jZ7OlHJQABJF3F82FTug7lf2FjOHml5zgsayE
iJM5jNLKMA6lAwT2gcrCiM5/H463hdf5Kpls0gGSkOjJpAU3FbYkzqhjBMSJxycgGFc+cJUB2s9j
V8CadioDdxyS25GD6y1kaUi9BFIa92G3IQJ3dyUZytmd/SSOM5gVNFI2iF8niCTs4aZZXz4FJn0c
GpLkofNGLgs8C3z2MVbTHPTTGYUNTp3S6DrqjHulIfT94kxy/joi9f47wmAyO5X55PMvMkDM8DF8
iR1tQNBh3y1vUKuWmNU6/+AViSyIqc11PvM8bZj9oN/YTGDtDoeLoGhmgHxqkJTMrU4qoYnxTaBJ
abLDXjhUxu3KMBPSOSQXNA0Vp0+qwAwJigwtdnQM6t4eqQ/xKV4IbOp9kEsbJSNN+knilziazxfv
9dF/dhViBfvRIjQnmEAb8Mm86DGZMrxZVMsZZGKfTwdxWlPgiX40mRsaJspqKL0khpaWn4uY0auj
TgcYHKlbVmrIlZjbhTq802dg1ymBWAa/HZtagAJw+yXqu03oBxDdQijE424/jQm+lWLCJChSJbWw
dGTIPcPXR4DocCg0Sxewb8AwnXpTs02qkjIFS5YIj7MB4tLBwnaMYD7J/ZAC8ijixIBLUj4cPXDU
D7BzDTC5X0q1SA1tjJFO+qVb2ZC7eXn/O5J8OaXnzPvHu2W47wjeStvEB9WnMGDnWl2knqhfdlQC
CtI627X0wEh9/Mkt2DpcK0dkP6NW+GhnE25hhNZa5M1Jy0IEA0RhmST26Y6nc0r0ouedNK9Aa1qw
TfBBZAQ6Cbutta/B54T+k2ve68T8zUFS9ToOAFqeWXNzpA+udWIambVuArZSBE7/9AJ+YSHbHyJd
nfOAJzcPixLAQOcP+Es7Yf1in/YukZjCNYBtfTxvzzQZO41IEQLY0N8YTgPXGcBbXfcvbOTBDKh2
NSZXZCwxjbKIeEFGV5vq29hBMzXl7HeGy13ElKm6M8PPEbZnc/zqOKWnC5oP6MAUnP1ZYBfzBa0e
NDTAIBIFy4F+GyeHwPmn7xiQ4UOjvHOQOGzswG9ChlbZlkqzQB792EpBvUjqSoC+R+sRVyXZcxUF
pVAEJ8NUKfIGFjApQ9PPxAENWcSZsjt4ynjMqr1Qp7oum7gZx0ro43GbJHechmcuIMRJJJhHqaCF
elASxcEJAjuAhlU+WQF4qwzpywOwxCyX44Gd1puQNyc5+mAdk9HDGcCewaO4TKScnxtZbZMZ43ZX
MRSLP595b6d1s/vbiyo5FAwywvcPMGFKSj+n1oGip6IDdKMqaJmepkVLHhUI3nILLp01yPXJUOSl
8jNFoc4j1lzrrXuaHXhFMX8cDKbnxhcY+wraSSnzLGWOI1mTLrM8y/7uD8LV5xvE6klXlYtciDrv
BWPBDODL+cEpfV9dsOrVJWe5A/Qvwpx/+FxV4+CDDfPYfIuRT67txzi+tmYl+bgLwWkArcoKR/Rh
D3kR+xAZIcn9BVV2pHc7KAQI+539GZCIrq1MQ1V5bL0iBtdZ4RIKhH0L8iXHHR4yLlt41nEv2sTt
KRjQ03LK+UpGzUDiMNK/5o1YwFZSFA6PHRYRa1vVe+gNRiuk3Kr/yFAAgAH7sNcPmyCjbrYiyLSw
CG2jserpaMT5gTEGSSyUiRWNL/e/Q6KBOoOHwANQ4N6taSPTkfxrvymsYkmeO9x/E0tiEQs5pLI1
ruepp+oWYFrHW/FzjJrTaDjVrd4xmjnbhqNuLyn2x1eUmRSCicymX7kyapBFCubrnAPPqJluZxbM
YElARQZ+c3mKUs+brkIzp3UPBYLIGn4ZlyMxs7eBlQbvCXKGs6ayrMyNAdCVltO8/efK6cFKJF28
rSI1z5RCUhdUY0Fnteemo/kVELVDl3sPXc4QEyJsI9EyDtb3O2KZ3BclS1RYE1Nm+HWZJ08oZ8Xo
ualfptOlkzPsbR6a2dJi1uZ1ITqVtCbHzOY9opGPzfwVMOq9A3QsNN3lZNI/MhTKsmx/kwuSbfJr
8TjX3H2+Y6YPFb/fWiu06daJ8mni12I4CueFVTgtl9KYXoYjMyZk4aYzOwcKDln5cLuKujb9va46
LH0sZZXTeDRx9MpB4k+kD3VkHnzmffdI/C2VzuoulZ4DogBxry5LK7mS7GOd4Z2hsmLH5RRTUAnW
u65zC238uMNNGTYw+NPpVKqQ5ZlMTTcxyUsBpw+FoLdRRCj7EGkPaiOihpMAtm+IqumWgEP7qnC1
wViavV92baCXkVVXBszA6JL/lHkmCdTI27TrWWUHuspd8gluZLqkdSX6jAx2i1J/epe8DNSr4RtD
T/hqdJHK3iPlguYtBd6TqC5hEttBVV31JK44CUdRHDPaRBuKrZfAIwaG/MOvspc3piRevXcipC0F
jhX/Jd9gnRo01+ZV99HnruSAUS8okbXgQbpKskUcfaokFqxFdzNrl4sI98xCkrW4oS0fmITXUx8z
XExEDMJEOlgE7oyQlvyrGtHEbEHR/+ufkKB+YyAzTJq7Ija1vTO3P6SL5jEvAAuZn8jth48+91qr
Xt5h+i8PAdhtjS1NVij3aOX26SKJvQH5AtgJKaG7BrauVuJP5JQ999d3UGjx6vFZ2ryawXWtUPLJ
EFv+C0M++DOKLjnBrgXPI7Stx7VqKWzhy92YfsGwQfF6QqGWu7GHXbH83uZP4tkNEfz1hNujUtgf
x13r2Fq8GAlAJMvtcheZgoJMnF6lPc+DVQ5sCyZvTcABTfBbU7iVQScaIIT/fxF+KgSZwxJyRlm6
LY9M8uzEomLhC+nR3U+zuOUAg257CbLZX5CFWycZ6Jsk9/YYtoUSsybQLzz+1/IgQ9pZ2qLplrZ9
gYeln2yw5edPqVDpQo/U8ZvPtm3vV8xVpmw5mlBtoI9kr6lDM4+Hs/M5b7lsZYZNSfrLz59gYBJB
QJsX4qZhZ1osb+Udka99BVqLWvrNAtUh+K42DelJiY6IT4cBJUC1c7JP7f7EL3Ikbg94i8c/QAe1
yC+rHwKswLsuuEbOa543nXomTfwoskD2M+pxV2ww7RuX0xmn0R5tFKjvulsq3kHbRJ++IHPDg6aV
JjaDby1e6Qj22z1UAaHE6ms58km1eEVBDDpmj1+GFIpqV5MhytE4lAf9Iw+qPd7DoiqRR38wM92O
FylOLO7rEWtlUu8kXTE2BcczqEzkPd8SJQ20PP5J724zoE2ErEhb2ijxngpkTu958GlNMEwVTutc
aruUiHwQbGeJdf3B/ICYdzA1exlhqE3JDZQUH/KeUnPiLDHyfjoRYYx7cdIn+T+biwyPvEbwU+uy
qZ56F2EjvIfWkQThSKjU+dbXK81YS12w95B0H8dsCeYjEpgwktbphc7sa3v9gFjIvZNdZ87HVMvb
k/6yyLFu2y6sBr/08/o6HkjMoMGPDjlMrUypuQsQ6Vv8/xsTfm7+QPpQerCEaj8mqhI8UMEwEe4T
CqYWuFORXZnYPDLHQUGAsKS1hlTQrMPfoxTw4XSo6YrKkHiOpSbw16KwO/ifd0K3kjC0PNcvLg4F
ZCj3t+Lf02nLqcqmMnLHdAxPJoMgDQEf4vNnXG42KxjNIHsMsxjaAO+gD31VmNM9FlB2QIwrAKkt
jXEAfBf4TkHvVzmSOAcVME08aDut6Zai8X1rl9nRffxpplaioEHBvPEZaCnGGvOnY+q6OVaDtXUl
Qw9qeaEiZKZhpEli865Qk4MsDcv/Jax2m3Bkt79UUDhRxfHKu0zyYUaauQgQ9bS8BP1xaaRXqAfu
GHCb7nt2nERWF3l8ifstQJ8Yn8c0cUavtv+ZSemDSDpNS1/kBI9u0pFjefarPCzodHQOPzm3gy6w
J2PoAEpqhhD9MoxrSYhrb4gbFmUPQDCEqAhlvS4jYOU78/AzFMBuPevqM8iXw9KURBkqAcCK5Uel
UeedxSYsCyhBVkfAfvD9KS+gB1NrkABQHUX2rQy7co3J4BTBA0a8GSpHgVghxDBpVtfN70VC2nh3
k7VpQ8nS5D/eMccv2X1iX5/ou7h/vwDDW7vkgMbjTouY6bM8mEE961ljRNsNtUtcVX8K3yqgMPCk
uCcn3Qjy63HPuEgAh+/7zMtEvfsLF1y2yZ+Px3F6gRRCioAI98Msp6LEHyfvGdx0Vikd8/FnJTLC
G37DuW4C01hDBKKYawTT1GZxNchF5C4gONaZvNl/F3q1JfCxP21kNow/KcrG5z0Cqz8WZK81N17+
BZIvz7mFaD+E24YGMGkP/J4oqwtYmLQjXq43hkJG/NRsQnUXa45JuK4sUl2NfwKPsYNjzhIDNHKS
vn1g21Xbw8cwyOIC99g+EeUUZsIfgJAxOYThNbVYGBb8x+Z5z3oai5Z2l6cJn2zQGjO523YlpGgC
vdHYgejG2S3ktEj5Wy3xOXUg1dN8EPw9iALIHjvOs4kkrrLQxTTZOAZEI3BXLXH7pl99NmPoNKHY
XSi0+6rwoqjynrb73KOz4x9pVs8YxIwd2qS55B5rFAsmawijOcRhr3KQFVl6n4D6N1ER/cnDyKKR
KFZNaTq5/RzyXYyvwdpdGYuTT+kJOCHkRiDg1m4t0HQF2ZBBz27M1uo0p+tuABqDVTCgUtefjNDR
tPgqV+2gBrj9oVJJ+Is4tjNYK2Lcl3VK0avyejm70eSqM2yLGod+CjlKMDKoQY5Lpb0lezmNqVNt
GV+iUrpu379SEoOA91CYS1l8C5fVb1CRoZNJZdoNDOHjDWNsxLXTTL/+ytmDfp/dgRlpjEqmVJEq
/Q7/hNYeIahcUcefUI9Y91U4kv//qWhoqw/NzzVagabVIAB3H3vePrKHSzV6n6Z6chpUBlKRI9cF
OJtPAHZjp6Ef6UiDLPVjX0WiPHnqBWh6jT7haSA2jkhcbFraau16hYUXwxxTwEFfXYcs92foO9cH
VE4rpB8/bg1SKPsmmikGNFWZV4qMGG8d4DCRdup9UITwe7dxe3/g5S0g+ZyM9cRAzlvDI16AOPLJ
/QKRi85T18R4ye/Dga3VbjBQR9samYn4fWB+pj3lkreQIdn4zW5xth72hjgzrxs+JucOImknZoZD
EVzfQHaRjkal09jsqff8vKGNMJLsrMMKWCOgNCZFTvRBIyUr5m3CK0Fpa9/94SpXnRGxZNXzUtL6
rCmEi7Bn58JbEXH0hueVXpwTH4AC2NZCb1BYawUxGWk6EgH8aJyuw2Or2B2VeIZLQlgCN2xuKC2c
DTXZoQMANwtlot2/KCPOiKx2Ov2cx71C6jwqyOa4CemZoFF4eDzGaIOretWH988Ze75xKL3mXhc9
x007IurMRTEj17TEgpUg4yNKlYTSPKlu4PQhInS6Q5XFFmMW6FRvug2jg5jHPmW5QLXX3y0EC0ky
OeK3CR/OTQXmxZUS6NTimErK86MX2Xhs6jgBHImwLu98xO40zCIrIiTcBsmwK7szc+783ETDRKcJ
pJph04uEvXYXDJmcMvq3aEdPeu2824y1k1s3TfPLA5VSdKUlPi5FT0Sk5yYjI4OT5A3o+YVSLua1
aKQDbS0ERPlEGUSdi+GDw8XNJBp0LJHgiO1CL5r6q8cDgRN69Cj1PLVplFOcbht7CREoBh5KOcxx
hkNIUFyA0rqXHncTuopdsr4DD8KS/InHomiWwScUs/X28ZQaYnWPebpD5P76uauFGYoO/qVM28K4
6COv64R84cHOY2u6xw0R3kLW+yZsFnAxZflhKzq7dKePq9cjLPqCtti/X9RTJnKNtbtTKo08Ob42
wfoETiG7j826N+F6ClGE0CTiB2TYsMviTv7YDVt3xY46FVW2egMONjWn2Q8IfNs0bMCPXgk3q2UE
Q7Zt7tIfoiJQfRLpQGj8VTvBhj7jizYoQnxeNh5GnGN0Uj0Xx0jvUaYwmgzwNa3arcPEHtlCVujT
m16qSLklFFxhyNuHBmb4HTZDvjS5NQftv2+OzEPWDlDFFOjMiqSCd9v5I104uNvWTHim9PtytKhi
zkM+R1CZazgf4ZBL7FCS1ASrYS7qKt/8EgmiQDWemzMzDrNnSL1vsscu7NCVJPpo5z0WE7Yn+YUg
/kiX9qUJzywQuY03TsIqUXoUbZYGRa7KzIIm8S0yszXlyNVZ4f9ue7VdpgvwZ9oIExT5BDb8eRjj
wAY5T7AMcZMjiHxwF2h3r8k4bxFFjlowW0KvuYvS+wnvWYDIXGwIDnFIG+xd/itnmg1ZvdifSIUt
imPY9ucBE+pRNTGzRxkbpxhM4KSO2u309OLZbBBZnHCJ3QzHhNp5I7Xa9/yMfLKfmNraLRx0Lq++
5B5blKaQapY0OIx/7oiUxVGQYQls6Djy8KyUDO/m9ZCbsRsPW5GVmor1ObEKWCrVD9NAHdU6VaxW
FDUO+y/lPWgvbaTXCEJLAec/28HTdcYCH1Dcy1s1gXHAzkWCVb6vBycsdY+khXCvmrF86SCnC0Pf
tg7rleSZJ8pjpL6v95g2xtTebUddnLPJpR9bcM5nWSthb5HIYbQk7bmcCqC86Dhkd60uMul8SFza
v//xjKEC6ruscqZtCGwpjKPG09n5bHBbZoxDYLhlHrg8WMBu0HagrjYhMzPgnX04dqQmuBQ7AsqM
v8eIFRJvXTEU8wxCF69RL1GLfVBXduxrjrjlEcZT+CvXbof/3H+LkWo+Ie1Kt7uCh6zYLs7K0AkD
nne2R4CBUMw07zeTI4dkAkpmD4/ajhT6OToBnPVvRifqu0Y/kaow0cMcqkVUSmZSNW5FpngpdPn7
AMJZuI8tRYU0yTafiS9NvI2hf0U3QPGnYLuP/6D+7Uu4CWrIoIXAPACWzSfSvPzfNAV1K1LT3WmN
qLtAbEQztaWJaxcXzGSz8O8uK0AIc3GomCK4h0V+5yLaPpeGkzHoQ0HycaE7nPNynmL4i93dB5K5
I/8cmR0UDtPaisk/4fBYQR7BV79kiaxB9FSn1xCXN9EDSaQuGcVmeCxBO40OJ/9CmEvXuFadJNT/
RGpQDAMcDBNHg+LYaTP9cS0zUtERl5725ca6EfY2VKZhLY8Vk890SQxWr9/BjkH9RgkcWgkOaC+n
axTt2dyVCS7tCMcunHqwP4WEWBgOAGu73/frtrhDjGtqJCczlQevMwrqTVI/yGmgIteUZTAwtndl
MZRtt7ZSQXp5+CIo5BEGQmR5NecJQ/siwdrQ+kavNTmbb9tloksmav/yjzmgZJLAn/Yu8WsH3arS
7YVGd98aeW02dWNBf5zZARVBmGyoJOqdFyn12n2+6pbIYiGov27hpyRF5d57kZtTOxsuc8zqHpae
qzn4HWnP9HkrtD+WqroQAYfNdfbd0Dt07OpuFrRf8x1l7BcCmzEIhnj41h2mei+Bs751sNntr+Tv
cxEgCTnXLQezg3EzPkfNejscKvHb0SkXaktWv19CG5WoGjbaquywtR3nFKMnryuVWjSPd7Jva4Nc
qwaPRT7UzjPmN5WViIkz6a++9Z99JOGXCiLjF9oo/WCCc9/PRpQuXKgfOPH6YKJmxXylj2qbb0eg
/brbGtQg5IkvGtd+UjqjBXCy4xoITZYLQNC+hwxSxsDkVjIfGO92pBp7/AHaewjUp+AkUViGi6mc
ryuJrf1GAEMhRYA9LP7j+Jd4F2ja/ZV9lc+G8lRa6wOZD8xlzrslcNlTzi8yjN/qQXvrxa/BNO35
4js4tcaxhEc1rNQS1iBwLH0uTm9fdYk2h5PBzKX3OPI/M5rn4YNOYF6nFOahtr5vGBDUXxYu2RRM
EHyEsdaS+4bd5gvYkG59ZF/6FH0svccKLGcipG6L0z7BwbT/xgvxGeC9juv57yANOrHv4+0S7Toj
jT4kyWvqoNRgKyEeSt4qt5JRZMy4THbDoFkiUDdsV1onGya3KTHLzIILOSerShQtDtTs8Wbvdxc8
EOKgUotjlhLwXyOX94TH6jr3Qwu9YHDS0RbajDxryRshQdFgD55iCkr/8vkNWtfq/8GdFY4vmhtc
dTiFH1U8njlI7i5FJewoehAsorxCY+P7LSu2uVA12J1c47j7570jNCcNeVWVddGbXsV65o+9q9dr
2kMyJ/4S+9UPoQ170YOqQ6GOOx10ILgbTTCmDgt3mY1aGRn+BwIbYNr6ZMs2WVE1MuDOc7YBQ+28
UouMez9ZxqQIarWSt5/ua4g6OraN0SbzCaK3eAXFak0scLGCDRbygx2My2YYmHS5S9Rlcgb6fTG8
+onCSOF1rKgxn3d6LGPOl0YFGi9mv6sFkQODWMR8fM67QfLnHp9vkQDl4NXfoj+lGBS9qc/rrUOq
AgTVi7uEF8hbVoORoPhgTtreTbk//A==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_controller is
  port (
    BREADY_reg : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    RREADY_reg : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \AWADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \timeout_reg[13]_0\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_axi_controller;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_controller is
  signal \FSM_sequential_cState[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_8_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal in18 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^rd_en\ : STD_LOGIC;
  signal rd_en_i_1_n_0 : STD_LOGIC;
  signal rd_en_i_2_n_0 : STD_LOGIC;
  signal read_n_12 : STD_LOGIC;
  signal read_n_2 : STD_LOGIC;
  signal rtc_addro : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_addro[8]_i_1_n_0\ : STD_LOGIC;
  signal rtc_addro_1 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_data[7]_i_2_n_0\ : STD_LOGIC;
  signal rtc_dato : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rtc_dato[0]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[4]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[9]_i_1_n_0\ : STD_LOGIC;
  signal rtc_dato_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rtc_rd_ack : STD_LOGIC;
  signal rtc_rd_en_i_1_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_2_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_3_n_0 : STD_LOGIC;
  signal rtc_rd_en_reg_n_0 : STD_LOGIC;
  signal rtc_ready_i_3_n_0 : STD_LOGIC;
  signal rtc_ready_reg_n_0 : STD_LOGIC;
  signal rtc_rw : STD_LOGIC;
  signal rtc_rw_reg_n_0 : STD_LOGIC;
  signal rtc_wr_ack : STD_LOGIC;
  signal rtc_wr_en_i_1_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_2_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_3_n_0 : STD_LOGIC;
  signal rtc_wr_en_reg_n_0 : STD_LOGIC;
  signal timeout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \timeout0_carry__0_n_0\ : STD_LOGIC;
  signal \timeout0_carry__0_n_1\ : STD_LOGIC;
  signal \timeout0_carry__0_n_2\ : STD_LOGIC;
  signal \timeout0_carry__0_n_3\ : STD_LOGIC;
  signal \timeout0_carry__1_n_0\ : STD_LOGIC;
  signal \timeout0_carry__1_n_1\ : STD_LOGIC;
  signal \timeout0_carry__1_n_2\ : STD_LOGIC;
  signal \timeout0_carry__1_n_3\ : STD_LOGIC;
  signal timeout0_carry_n_0 : STD_LOGIC;
  signal timeout0_carry_n_1 : STD_LOGIC;
  signal timeout0_carry_n_2 : STD_LOGIC;
  signal timeout0_carry_n_3 : STD_LOGIC;
  signal \timeout[0]_i_1_n_0\ : STD_LOGIC;
  signal \timeout[13]_i_2_n_0\ : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wr_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \wr_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal wr_en_i_1_n_0 : STD_LOGIC;
  signal wr_en_i_2_n_0 : STD_LOGIC;
  signal write_n_10 : STD_LOGIC;
  signal write_n_11 : STD_LOGIC;
  signal write_n_4 : STD_LOGIC;
  signal write_n_5 : STD_LOGIC;
  signal write_n_6 : STD_LOGIC;
  signal write_n_7 : STD_LOGIC;
  signal write_n_8 : STD_LOGIC;
  signal write_n_9 : STD_LOGIC;
  signal \NLW_timeout0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_timeout0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_10\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_14\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_9\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_7\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_8\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_9\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_6\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[4]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[4]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_6\ : label is "soft_lutpair83";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[0]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[1]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[2]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[3]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[4]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[5]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute SOFT_HLUTNM of rd_en_i_2 : label is "soft_lutpair90";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of rd_en_reg : label is "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN";
  attribute SOFT_HLUTNM of \rtc_addro[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rtc_addro[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rtc_addro[5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rtc_addro[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_addro[8]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_dato[0]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rtc_dato[3]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[4]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rtc_dato[5]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rtc_dato[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rtc_dato[9]_i_2\ : label is "soft_lutpair77";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of timeout0_carry : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \wr_data[5]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_data[6]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_data[7]_i_2\ : label is "soft_lutpair78";
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute SOFT_HLUTNM of wr_en_i_1 : label is "soft_lutpair86";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  rd_en <= \^rd_en\;
  wr_en <= \^wr_en\;
\FSM_sequential_cState[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      O => \FSM_sequential_cState[0]_i_10_n_0\
    );
\FSM_sequential_cState[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \FSM_sequential_cState[0]_i_14_n_0\
    );
\FSM_sequential_cState[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => rtc_rw_reg_n_0,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \FSM_sequential_cState[0]_i_2_n_0\
    );
\FSM_sequential_cState[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFF0DFF0DFFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[0]_i_6_n_0\,
      I1 => \FSM_sequential_cState[0]_i_7_n_0\,
      I2 => \^q\(4),
      I3 => \FSM_sequential_cState[0]_i_8_n_0\,
      I4 => rtc_wr_en_reg_n_0,
      I5 => \FSM_sequential_cState[0]_i_9_n_0\,
      O => \FSM_sequential_cState[0]_i_3_n_0\
    );
\FSM_sequential_cState[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFA3FFEFFFA0"
    )
        port map (
      I0 => rtc_wr_en_reg_n_0,
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(2),
      I5 => empty,
      O => \FSM_sequential_cState[0]_i_6_n_0\
    );
\FSM_sequential_cState[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0535503053330030"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_wr_en_reg_n_0,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \FSM_sequential_cState[0]_i_7_n_0\
    );
\FSM_sequential_cState[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550D5555"
    )
        port map (
      I0 => rtc_wr_en_reg_n_0,
      I1 => \^q\(3),
      I2 => rtc_rd_en_reg_n_0,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \FSM_sequential_cState[0]_i_14_n_0\,
      O => \FSM_sequential_cState[0]_i_8_n_0\
    );
\FSM_sequential_cState[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      O => \FSM_sequential_cState[0]_i_9_n_0\
    );
\FSM_sequential_cState[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070F0F00068D070"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \FSM_sequential_cState[2]_i_8_n_0\,
      O => \FSM_sequential_cState[1]_i_3_n_0\
    );
\FSM_sequential_cState[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => \FSM_sequential_cState[1]_i_7_n_0\
    );
\FSM_sequential_cState[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF00FF00FF"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_8_n_0\,
      I1 => \^q\(3),
      I2 => \FSM_sequential_cState[2]_i_9_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \FSM_sequential_cState[2]_i_4_n_0\
    );
\FSM_sequential_cState[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => \FSM_sequential_cState[2]_i_6_n_0\
    );
\FSM_sequential_cState[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      O => \FSM_sequential_cState[2]_i_7_n_0\
    );
\FSM_sequential_cState[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_ready_reg_n_0,
      O => \FSM_sequential_cState[2]_i_8_n_0\
    );
\FSM_sequential_cState[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \FSM_sequential_cState[2]_i_9_n_0\
    );
\FSM_sequential_cState[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \FSM_sequential_cState[3]_i_6_n_0\
    );
\FSM_sequential_cState[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_ack,
      O => \FSM_sequential_cState[4]_i_2_n_0\
    );
\FSM_sequential_cState[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => \FSM_sequential_cState[4]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155555555555555"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => wr_ack,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \FSM_sequential_cState[5]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_7_n_0\,
      I1 => \FSM_sequential_cState[5]_i_8_n_0\,
      I2 => timeout(7),
      I3 => timeout(0),
      I4 => timeout(1),
      I5 => timeout(10),
      O => \FSM_sequential_cState[5]_i_4_n_0\
    );
\FSM_sequential_cState[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \FSM_sequential_cState[5]_i_5_n_0\
    );
\FSM_sequential_cState[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => rtc_ready_reg_n_0,
      I3 => rtc_rd_en_reg_n_0,
      O => \FSM_sequential_cState[5]_i_6_n_0\
    );
\FSM_sequential_cState[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => timeout(2),
      I1 => timeout(5),
      I2 => timeout(13),
      I3 => timeout(8),
      I4 => timeout(12),
      I5 => timeout(11),
      O => \FSM_sequential_cState[5]_i_7_n_0\
    );
\FSM_sequential_cState[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => timeout(3),
      I1 => timeout(4),
      I2 => timeout(6),
      I3 => timeout(9),
      O => \FSM_sequential_cState[5]_i_8_n_0\
    );
\FSM_sequential_cState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_8,
      Q => \^q\(0)
    );
\FSM_sequential_cState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => read_n_12,
      Q => \^q\(1)
    );
\FSM_sequential_cState_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_7,
      Q => \^q\(2)
    );
\FSM_sequential_cState_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_6,
      Q => \^q\(3)
    );
\FSM_sequential_cState_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_5,
      Q => \^q\(4)
    );
\FSM_sequential_cState_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_4,
      Q => \^q\(5)
    );
rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEE200000002"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => rd_en_i_2_n_0,
      I5 => \^rd_en\,
      O => rd_en_i_1_n_0
    );
rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      O => rd_en_i_2_n_0
    );
rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_en_i_1_n_0,
      Q => \^rd_en\,
      R => '0'
    );
read: entity work.zxnexys_zxrtc_0_0_read
     port map (
      \ARADDR_reg[8]_0\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      \ARADDR_reg[8]_1\(4) => rtc_addro(8),
      \ARADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \ARADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      D(7 downto 0) => wr_data(7 downto 0),
      \FSM_onehot_cState_reg[4]_0\(0) => rtc_rd_ack,
      \FSM_onehot_cState_reg[4]_1\ => rtc_rd_en_reg_n_0,
      \FSM_sequential_cState[1]_i_2_0\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState[1]_i_5_0\(0) => rtc_wr_ack,
      \FSM_sequential_cState_reg[0]\(0) => read_n_12,
      \FSM_sequential_cState_reg[1]\ => \FSM_sequential_cState[1]_i_3_n_0\,
      \FSM_sequential_cState_reg[1]_0\ => write_n_10,
      \FSM_sequential_cState_reg[1]_1\ => write_n_9,
      \FSM_sequential_cState_reg[1]_2\ => \FSM_sequential_cState[1]_i_7_n_0\,
      \FSM_sequential_cState_reg[1]_3\ => \FSM_sequential_cState[5]_i_4_n_0\,
      \FSM_sequential_cState_reg[1]_4\ => write_n_11,
      Q(5 downto 0) => \^q\(5 downto 0),
      RREADY_reg_0 => RREADY_reg,
      clk_peripheral => clk_peripheral,
      \dato_reg[7]_0\(7 downto 0) => D(7 downto 0),
      p_1_in(10) => p_1_in(13),
      p_1_in(9 downto 8) => p_1_in(10 downto 9),
      p_1_in(7 downto 0) => p_1_in(7 downto 0),
      reset => reset,
      rtc_ready_reg => read_n_2,
      rtc_ready_reg_0 => rtc_ready_i_3_n_0,
      rtc_ready_reg_1 => rtc_ready_reg_n_0,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rvalid => s_axi_rvalid,
      wr_ack => wr_ack,
      \wr_data_reg[5]\ => \wr_data[5]_i_2_n_0\,
      \wr_data_reg[6]\ => \wr_data[6]_i_2_n_0\,
      \wr_data_reg[6]_0\ => \wr_data[6]_i_3_n_0\,
      \wr_data_reg[6]_1\ => \wr_data[6]_i_4_n_0\,
      \wr_data_reg[7]\ => \wr_data[7]_i_2_n_0\
    );
\rtc_addro[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A4A84"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      O => rtc_addro_1(2)
    );
\rtc_addro[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF0F860"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(1),
      O => rtc_addro_1(3)
    );
\rtc_addro[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B01011"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      O => rtc_addro_1(5)
    );
\rtc_addro[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => rtc_addro_1(6)
    );
\rtc_addro[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335F33FC00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \rtc_addro[8]_i_1_n_0\
    );
\rtc_addro[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEB"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => rtc_addro_1(8)
    );
\rtc_addro_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(2),
      Q => rtc_addro(2),
      R => '0'
    );
\rtc_addro_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(3),
      Q => rtc_addro(3),
      R => '0'
    );
\rtc_addro_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(5),
      Q => rtc_addro(5),
      R => '0'
    );
\rtc_addro_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(6),
      Q => rtc_addro(6),
      R => '0'
    );
\rtc_addro_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(8),
      Q => rtc_addro(8),
      R => '0'
    );
\rtc_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F4F0"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(9),
      I2 => dout(3),
      I3 => dout(8),
      I4 => dout(10),
      O => p_0_in(3)
    );
\rtc_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(4),
      O => p_0_in(4)
    );
\rtc_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF1000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(5),
      O => p_0_in(5)
    );
\rtc_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFB0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(6),
      O => p_0_in(6)
    );
\rtc_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C8888D"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(7),
      I2 => dout(10),
      I3 => dout(8),
      I4 => dout(9),
      O => p_0_in(7)
    );
\rtc_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(11),
      I2 => dout(12),
      O => \rtc_data[7]_i_2_n_0\
    );
\rtc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(0),
      Q => p_1_in(0),
      R => '0'
    );
\rtc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(1),
      Q => p_1_in(1),
      R => '0'
    );
\rtc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(2),
      Q => p_1_in(2),
      R => '0'
    );
\rtc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(3),
      Q => p_1_in(3),
      R => '0'
    );
\rtc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(4),
      Q => p_1_in(4),
      R => '0'
    );
\rtc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(5),
      Q => p_1_in(5),
      R => '0'
    );
\rtc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(6),
      Q => p_1_in(6),
      R => '0'
    );
\rtc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(7),
      Q => p_1_in(7),
      R => '0'
    );
\rtc_dato[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEBEFFEAAAAA"
    )
        port map (
      I0 => \rtc_dato[0]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => p_1_in(8),
      I5 => \^q\(1),
      O => rtc_dato_0(0)
    );
\rtc_dato[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB888888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => p_1_in(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \rtc_dato[0]_i_2_n_0\
    );
\rtc_dato[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000022F2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \rtc_dato[1]_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \rtc_dato[1]_i_3_n_0\,
      O => rtc_dato_0(1)
    );
\rtc_dato[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F08F"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(13),
      I4 => p_1_in(11),
      I5 => p_1_in(12),
      O => \rtc_dato[1]_i_2_n_0\
    );
\rtc_dato[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8FF00F000FFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_1_in(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \rtc_dato[1]_i_3_n_0\
    );
\rtc_dato[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E680060FFFF0060"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \rtc_dato[2]_i_2_n_0\,
      I5 => \rtc_dato[2]_i_3_n_0\,
      O => rtc_dato_0(2)
    );
\rtc_dato[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1FC0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \wr_data[6]_i_2_n_0\,
      I2 => p_1_in(9),
      I3 => p_1_in(10),
      I4 => \^q\(1),
      O => \rtc_dato[2]_i_2_n_0\
    );
\rtc_dato[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => p_1_in(2),
      I3 => \^q\(1),
      O => \rtc_dato[2]_i_3_n_0\
    );
\rtc_dato[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14FF14FF14FF1414"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \rtc_dato[3]_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \rtc_dato[3]_i_3_n_0\,
      O => rtc_dato_0(3)
    );
\rtc_dato[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007030000F0F0F"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => \rtc_dato[3]_i_2_n_0\
    );
\rtc_dato[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88778870"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[3]_i_3_n_0\
    );
\rtc_dato[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAF3FAF"
    )
        port map (
      I0 => \rtc_dato[4]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => p_1_in(4),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(4)
    );
\rtc_dato[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF880070"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[4]_i_2_n_0\
    );
\rtc_dato[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEA0000000000"
    )
        port map (
      I0 => \rtc_dato[5]_i_2_n_0\,
      I1 => p_1_in(5),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => rtc_dato_0(5)
    );
\rtc_dato[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001E0F1E0E"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(11),
      I2 => p_1_in(13),
      I3 => \rtc_dato[5]_i_3_n_0\,
      I4 => p_1_in(8),
      I5 => \^q\(1),
      O => \rtc_dato[5]_i_2_n_0\
    );
\rtc_dato[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \rtc_dato[5]_i_3_n_0\
    );
\rtc_dato[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF5FFF5F"
    )
        port map (
      I0 => \rtc_dato[6]_i_2_n_0\,
      I1 => p_1_in(6),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(6)
    );
\rtc_dato[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0015FFFF"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(11),
      I4 => p_1_in(13),
      O => \rtc_dato[6]_i_2_n_0\
    );
\rtc_dato[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \rtc_dato[6]_i_3_n_0\
    );
\rtc_dato[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8008888A8A88888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => p_1_in(7),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => rtc_dato_0(7)
    );
\rtc_dato[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(2),
      O => rtc_dato_0(8)
    );
\rtc_dato[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0B366600000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(0),
      O => \rtc_dato[9]_i_1_n_0\
    );
\rtc_dato[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => rtc_dato_0(9)
    );
\rtc_dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(0),
      Q => rtc_dato(0),
      R => '0'
    );
\rtc_dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(1),
      Q => rtc_dato(1),
      R => '0'
    );
\rtc_dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(2),
      Q => rtc_dato(2),
      R => '0'
    );
\rtc_dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(3),
      Q => rtc_dato(3),
      R => '0'
    );
\rtc_dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(4),
      Q => rtc_dato(4),
      R => '0'
    );
\rtc_dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(5),
      Q => rtc_dato(5),
      R => '0'
    );
\rtc_dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(6),
      Q => rtc_dato(6),
      R => '0'
    );
\rtc_dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(7),
      Q => rtc_dato(7),
      R => '0'
    );
\rtc_dato_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(8),
      Q => rtc_dato(8),
      R => '0'
    );
\rtc_dato_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(9),
      Q => rtc_dato(9),
      R => '0'
    );
rtc_rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440000"
    )
        port map (
      I0 => rtc_rd_en_i_2_n_0,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => rtc_rd_en_i_3_n_0,
      I5 => rtc_rd_en_reg_n_0,
      O => rtc_rd_en_i_1_n_0
    );
rtc_rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => rtc_rd_en_i_2_n_0
    );
rtc_rd_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE04EE45EB08FB8B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(5),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => rtc_rd_en_i_3_n_0
    );
rtc_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_rd_en_i_1_n_0,
      Q => rtc_rd_en_reg_n_0,
      R => '0'
    );
rtc_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100502000100102"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(3),
      O => rtc_ready_i_3_n_0
    );
rtc_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => read_n_2,
      Q => rtc_ready_reg_n_0,
      R => '0'
    );
\rtc_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => rtc_rw
    );
\rtc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(8),
      Q => p_1_in(8),
      R => '0'
    );
\rtc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(9),
      Q => p_1_in(9),
      R => '0'
    );
\rtc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(10),
      Q => p_1_in(10),
      R => '0'
    );
\rtc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(11),
      Q => p_1_in(11),
      R => '0'
    );
\rtc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(12),
      Q => p_1_in(12),
      R => '0'
    );
\rtc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(13),
      Q => p_1_in(13),
      R => '0'
    );
rtc_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(14),
      Q => rtc_rw_reg_n_0,
      R => '0'
    );
rtc_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E00FFFF2E000000"
    )
        port map (
      I0 => rtc_wr_en_i_2_n_0,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(0),
      I4 => rtc_wr_en_i_3_n_0,
      I5 => rtc_wr_en_reg_n_0,
      O => rtc_wr_en_i_1_n_0
    );
rtc_wr_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => rtc_wr_en_i_2_n_0
    );
rtc_wr_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABBFFFFBDFFEAAF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => rtc_wr_en_i_3_n_0
    );
rtc_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_wr_en_i_1_n_0,
      Q => rtc_wr_en_reg_n_0,
      R => '0'
    );
timeout0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => timeout0_carry_n_0,
      CO(2) => timeout0_carry_n_1,
      CO(1) => timeout0_carry_n_2,
      CO(0) => timeout0_carry_n_3,
      CYINIT => timeout(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(4 downto 1),
      S(3 downto 0) => timeout(4 downto 1)
    );
\timeout0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => timeout0_carry_n_0,
      CO(3) => \timeout0_carry__0_n_0\,
      CO(2) => \timeout0_carry__0_n_1\,
      CO(1) => \timeout0_carry__0_n_2\,
      CO(0) => \timeout0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(8 downto 5),
      S(3 downto 0) => timeout(8 downto 5)
    );
\timeout0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__0_n_0\,
      CO(3) => \timeout0_carry__1_n_0\,
      CO(2) => \timeout0_carry__1_n_1\,
      CO(1) => \timeout0_carry__1_n_2\,
      CO(0) => \timeout0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(12 downto 9),
      S(3 downto 0) => timeout(12 downto 9)
    );
\timeout0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__1_n_0\,
      CO(3 downto 0) => \NLW_timeout0_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_timeout0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => in18(13),
      S(3 downto 1) => B"000",
      S(0) => timeout(13)
    );
\timeout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timeout(0),
      O => \timeout[0]_i_1_n_0\
    );
\timeout[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101140010011400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \timeout[13]_i_2_n_0\
    );
\timeout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => \timeout[0]_i_1_n_0\,
      Q => timeout(0),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(10),
      Q => timeout(10),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(11),
      Q => timeout(11),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(12),
      Q => timeout(12),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(13),
      Q => timeout(13),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(1),
      Q => timeout(1),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(2),
      Q => timeout(2),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(3),
      Q => timeout(3),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(4),
      Q => timeout(4),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(5),
      Q => timeout(5),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(6),
      Q => timeout(6),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(7),
      Q => timeout(7),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(8),
      Q => timeout(8),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(9),
      Q => timeout(9),
      R => \timeout_reg[13]_0\
    );
\wr_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(0),
      O => \wr_data[13]_i_1_n_0\
    );
\wr_data[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(12),
      I2 => p_1_in(11),
      I3 => p_1_in(13),
      O => \wr_data[5]_i_2_n_0\
    );
\wr_data[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(11),
      I2 => p_1_in(12),
      O => \wr_data[6]_i_2_n_0\
    );
\wr_data[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \wr_data[6]_i_3_n_0\
    );
\wr_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      I5 => p_1_in(8),
      O => \wr_data[6]_i_4_n_0\
    );
\wr_data[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_1_in(9),
      I2 => p_1_in(10),
      I3 => p_1_in(12),
      O => \wr_data[7]_i_2_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(0),
      Q => \wr_data_reg[13]_0\(0),
      R => '0'
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(10),
      Q => \wr_data_reg[13]_0\(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(11),
      Q => \wr_data_reg[13]_0\(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(12),
      Q => \wr_data_reg[13]_0\(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(13),
      Q => \wr_data_reg[13]_0\(13),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(1),
      Q => \wr_data_reg[13]_0\(1),
      R => '0'
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(2),
      Q => \wr_data_reg[13]_0\(2),
      R => '0'
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(3),
      Q => \wr_data_reg[13]_0\(3),
      R => '0'
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(4),
      Q => \wr_data_reg[13]_0\(4),
      R => '0'
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(5),
      Q => \wr_data_reg[13]_0\(5),
      R => '0'
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(6),
      Q => \wr_data_reg[13]_0\(6),
      R => '0'
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(7),
      Q => \wr_data_reg[13]_0\(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(8),
      Q => \wr_data_reg[13]_0\(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(9),
      Q => \wr_data_reg[13]_0\(9),
      R => '0'
    );
wr_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en_i_2_n_0,
      I2 => \^wr_en\,
      O => wr_en_i_1_n_0
    );
wr_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000148010001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => wr_en_i_2_n_0
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => wr_en_i_1_n_0,
      Q => \^wr_en\,
      R => '0'
    );
write: entity work.zxnexys_zxrtc_0_0_write
     port map (
      \AWADDR_reg[8]_0\(4 downto 0) => \AWADDR_reg[8]\(4 downto 0),
      \AWADDR_reg[8]_1\(4) => rtc_addro(8),
      \AWADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \AWADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      BREADY_reg_0 => BREADY_reg,
      D(4) => write_n_4,
      D(3) => write_n_5,
      D(2) => write_n_6,
      D(1) => write_n_7,
      D(0) => write_n_8,
      \FSM_onehot_cState_reg[4]_0\ => write_n_10,
      \FSM_onehot_cState_reg[4]_1\ => rtc_wr_en_reg_n_0,
      \FSM_sequential_cState[1]_i_5\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState[3]_i_2_0\ => \FSM_sequential_cState[3]_i_6_n_0\,
      \FSM_sequential_cState_reg[0]\ => \FSM_sequential_cState[0]_i_2_n_0\,
      \FSM_sequential_cState_reg[0]_0\ => \FSM_sequential_cState[0]_i_3_n_0\,
      \FSM_sequential_cState_reg[0]_1\ => \FSM_sequential_cState[0]_i_10_n_0\,
      \FSM_sequential_cState_reg[1]\(0) => rtc_rd_ack,
      \FSM_sequential_cState_reg[2]\ => \FSM_sequential_cState[2]_i_4_n_0\,
      \FSM_sequential_cState_reg[2]_0\ => \FSM_sequential_cState[5]_i_4_n_0\,
      \FSM_sequential_cState_reg[2]_1\ => \FSM_sequential_cState[2]_i_6_n_0\,
      \FSM_sequential_cState_reg[2]_2\ => \FSM_sequential_cState[2]_i_7_n_0\,
      \FSM_sequential_cState_reg[4]\ => \FSM_sequential_cState[4]_i_2_n_0\,
      \FSM_sequential_cState_reg[4]_0\ => \FSM_sequential_cState[4]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]\ => write_n_9,
      \FSM_sequential_cState_reg[5]_0\(5 downto 0) => \^q\(5 downto 0),
      \FSM_sequential_cState_reg[5]_1\ => \FSM_sequential_cState[5]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]_2\ => \FSM_sequential_cState[5]_i_5_n_0\,
      \FSM_sequential_cState_reg[5]_3\ => \FSM_sequential_cState[5]_i_6_n_0\,
      Q(0) => rtc_wr_ack,
      \WDATA_reg[9]_0\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      \WDATA_reg[9]_1\(9 downto 0) => rtc_dato(9 downto 0),
      clk_peripheral => clk_peripheral,
      reset => reset,
      rtc_rw_reg => write_n_11,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wr_ack => wr_ack
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_debounce;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync_10
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scndry_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce_9 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce_9 : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce_9;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce_9 is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      s_axi_aclk => s_axi_aclk,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic_control is
  port (
    shift_reg_ld : out STD_LOGIC;
    sda_rin_d1 : out STD_LOGIC;
    scl_rin_d1 : out STD_LOGIC;
    Tx_under_prev : out STD_LOGIC;
    Bb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    New_rcv_dta : out STD_LOGIC;
    earlyAckHdr : out STD_LOGIC;
    earlyAckDataState : out STD_LOGIC;
    ackDataState : out STD_LOGIC;
    \q_int_reg[0]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Abgc : out STD_LOGIC;
    Aas : out STD_LOGIC;
    srw_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rdy_new_xmt : out STD_LOGIC;
    \WDATA_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sda_t : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    Rc_fifo_wr0 : out STD_LOGIC;
    \data_i2c_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_int_reg[8]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]\ : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    scl_rising_edge0 : in STD_LOGIC;
    Ro_prev : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Dtre : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state[9]_i_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[5]\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    Tx_data_exists_sgl : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[5]_0\ : in STD_LOGIC;
    rxCntDone : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \data_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_rcv_dta_d1 : in STD_LOGIC;
    detect_stop_reg_0 : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zxnexys_zxrtc_0_0_iic_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic_control is
  signal \^aas\ : STD_LOGIC;
  signal \^abgc\ : STD_LOGIC;
  signal AckDataState_i_1_n_0 : STD_LOGIC;
  signal BITCNT_n_0 : STD_LOGIC;
  signal BITCNT_n_1 : STD_LOGIC;
  signal BITCNT_n_2 : STD_LOGIC;
  signal BITCNT_n_3 : STD_LOGIC;
  signal BITCNT_n_4 : STD_LOGIC;
  signal \^bb\ : STD_LOGIC;
  signal CLKCNT_n_10 : STD_LOGIC;
  signal CLKCNT_n_11 : STD_LOGIC;
  signal CLKCNT_n_12 : STD_LOGIC;
  signal CLKCNT_n_13 : STD_LOGIC;
  signal CLKCNT_n_14 : STD_LOGIC;
  signal CLKCNT_n_15 : STD_LOGIC;
  signal CLKCNT_n_16 : STD_LOGIC;
  signal CLKCNT_n_17 : STD_LOGIC;
  signal CLKCNT_n_18 : STD_LOGIC;
  signal CLKCNT_n_19 : STD_LOGIC;
  signal CLKCNT_n_20 : STD_LOGIC;
  signal CLKCNT_n_21 : STD_LOGIC;
  signal CLKCNT_n_22 : STD_LOGIC;
  signal CLKCNT_n_23 : STD_LOGIC;
  signal CLKCNT_n_24 : STD_LOGIC;
  signal CLKCNT_n_25 : STD_LOGIC;
  signal CLKCNT_n_26 : STD_LOGIC;
  signal CLKCNT_n_27 : STD_LOGIC;
  signal CLKCNT_n_28 : STD_LOGIC;
  signal CLKCNT_n_29 : STD_LOGIC;
  signal CLKCNT_n_9 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal EarlyAckDataState_i_2_n_0 : STD_LOGIC;
  signal EarlyAckDataState_i_3_n_0 : STD_LOGIC;
  signal EarlyAckHdr0 : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_7_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_scl_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal I2CDATA_REG_n_0 : STD_LOGIC;
  signal I2CDATA_REG_n_2 : STD_LOGIC;
  signal I2CDATA_REG_n_3 : STD_LOGIC;
  signal I2CDATA_REG_n_4 : STD_LOGIC;
  signal I2CDATA_REG_n_5 : STD_LOGIC;
  signal I2CDATA_REG_n_6 : STD_LOGIC;
  signal I2CDATA_REG_n_7 : STD_LOGIC;
  signal I2CDATA_REG_n_8 : STD_LOGIC;
  signal I2CDATA_REG_n_9 : STD_LOGIC;
  signal I2CHEADER_REG_n_1 : STD_LOGIC;
  signal I2CHEADER_REG_n_2 : STD_LOGIC;
  signal I2CHEADER_REG_n_3 : STD_LOGIC;
  signal I2CHEADER_REG_n_4 : STD_LOGIC;
  signal I2CHEADER_REG_n_5 : STD_LOGIC;
  signal I2CHEADER_REG_n_6 : STD_LOGIC;
  signal I2CHEADER_REG_n_7 : STD_LOGIC;
  signal \LEVEL_1_GEN.master_sda_reg_n_0\ : STD_LOGIC;
  signal \^new_rcv_dta\ : STD_LOGIC;
  signal \^rdy_new_xmt\ : STD_LOGIC;
  signal SETUP_CNT_n_0 : STD_LOGIC;
  signal SETUP_CNT_n_1 : STD_LOGIC;
  signal SETUP_CNT_n_2 : STD_LOGIC;
  signal SETUP_CNT_n_3 : STD_LOGIC;
  signal \^tx_under_prev\ : STD_LOGIC;
  signal aas_i : STD_LOGIC;
  signal al_i_i_1_n_0 : STD_LOGIC;
  signal al_i_i_2_n_0 : STD_LOGIC;
  signal al_prevent : STD_LOGIC;
  signal al_prevent_i_1_n_0 : STD_LOGIC;
  signal arb_lost : STD_LOGIC;
  signal arb_lost_i_1_n_0 : STD_LOGIC;
  signal bit_cnt_en : STD_LOGIC;
  signal bit_cnt_en0 : STD_LOGIC;
  signal bus_busy_d1 : STD_LOGIC;
  signal bus_busy_i_1_n_0 : STD_LOGIC;
  signal clk_cnt_en1 : STD_LOGIC;
  signal clk_cnt_en11_out : STD_LOGIC;
  signal clk_cnt_en12_out : STD_LOGIC;
  signal clk_cnt_en1_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en1_carry_n_3 : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal clk_cnt_en2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_3 : STD_LOGIC;
  signal \cr_i[5]_i_3_n_0\ : STD_LOGIC;
  signal data_i2c_i0 : STD_LOGIC;
  signal detect_start : STD_LOGIC;
  signal detect_start_i_1_n_0 : STD_LOGIC;
  signal detect_start_i_2_n_0 : STD_LOGIC;
  signal detect_stop0 : STD_LOGIC;
  signal detect_stop_b : STD_LOGIC;
  signal detect_stop_b_i_1_n_0 : STD_LOGIC;
  signal detect_stop_b_reg_n_0 : STD_LOGIC;
  signal detect_stop_i_1_n_0 : STD_LOGIC;
  signal detect_stop_reg_n_0 : STD_LOGIC;
  signal dtc_i_d1 : STD_LOGIC;
  signal dtc_i_d2 : STD_LOGIC;
  signal dtc_i_reg_n_0 : STD_LOGIC;
  signal dtre_d1 : STD_LOGIC;
  signal gen_start : STD_LOGIC;
  signal gen_start_i_1_n_0 : STD_LOGIC;
  signal gen_stop : STD_LOGIC;
  signal gen_stop_d1 : STD_LOGIC;
  signal gen_stop_i_1_n_0 : STD_LOGIC;
  signal i2c_header_en : STD_LOGIC;
  signal i2c_header_en0 : STD_LOGIC;
  signal master_slave : STD_LOGIC;
  signal master_slave_i_1_n_0 : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_d10 : STD_LOGIC;
  signal msms_d1_i_2_n_0 : STD_LOGIC;
  signal msms_d2 : STD_LOGIC;
  signal msms_rst_i : STD_LOGIC;
  signal msms_rst_i_i_1_n_0 : STD_LOGIC;
  signal msms_rst_i_i_2_n_0 : STD_LOGIC;
  signal msms_rst_i_i_3_n_0 : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \^q_int_reg[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rdy_new_xmt_i_i_1_n_0 : STD_LOGIC;
  signal rdy_new_xmt_i_i_2_n_0 : STD_LOGIC;
  signal ro_prev_d1 : STD_LOGIC;
  signal rsta_d1 : STD_LOGIC;
  signal rsta_tx_under_prev : STD_LOGIC;
  signal rsta_tx_under_prev_i_1_n_0 : STD_LOGIC;
  signal scl_cout_reg : STD_LOGIC;
  signal scl_cout_reg0 : STD_LOGIC;
  signal scl_f_edg_d1 : STD_LOGIC;
  signal scl_f_edg_d2 : STD_LOGIC;
  signal scl_f_edg_d3 : STD_LOGIC;
  signal scl_falling_edge : STD_LOGIC;
  signal scl_falling_edge0 : STD_LOGIC;
  signal \^scl_rin_d1\ : STD_LOGIC;
  signal scl_rising_edge : STD_LOGIC;
  signal sda_cout : STD_LOGIC;
  signal sda_cout_reg : STD_LOGIC;
  signal sda_cout_reg_i_1_n_0 : STD_LOGIC;
  signal sda_cout_reg_i_2_n_0 : STD_LOGIC;
  signal \^sda_rin_d1\ : STD_LOGIC;
  signal sda_sample : STD_LOGIC;
  signal sda_sample_i_1_n_0 : STD_LOGIC;
  signal sda_setup : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal shift_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal shift_reg_en : STD_LOGIC;
  signal shift_reg_en0 : STD_LOGIC;
  signal shift_reg_en_i_2_n_0 : STD_LOGIC;
  signal \^shift_reg_ld\ : STD_LOGIC;
  signal shift_reg_ld0 : STD_LOGIC;
  signal shift_reg_ld_d1 : STD_LOGIC;
  signal slave_sda_reg_n_0 : STD_LOGIC;
  signal sm_stop_i_1_n_0 : STD_LOGIC;
  signal sm_stop_i_2_n_0 : STD_LOGIC;
  signal sm_stop_i_3_n_0 : STD_LOGIC;
  signal sm_stop_reg_n_0 : STD_LOGIC;
  signal \^srw_i_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state0 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stop_scl_reg : STD_LOGIC;
  signal stop_scl_reg_i_1_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_2_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_4_n_0 : STD_LOGIC;
  signal stop_start_wait1 : STD_LOGIC;
  signal stop_start_wait1_carry_n_2 : STD_LOGIC;
  signal stop_start_wait1_carry_n_3 : STD_LOGIC;
  signal tx_under_prev_d1 : STD_LOGIC;
  signal tx_under_prev_i0 : STD_LOGIC;
  signal tx_under_prev_i_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_2_n_0 : STD_LOGIC;
  signal txer_i_i_1_n_0 : STD_LOGIC;
  signal txer_i_reg_n_0 : STD_LOGIC;
  signal NLW_clk_cnt_en1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_clk_cnt_en2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_stop_start_wait1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_stop_start_wait1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AckDataState_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of EarlyAckDataState_i_2 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of EarlyAckDataState_i_3 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of EarlyAckHdr_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[0]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[2]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[2]_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[4]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_7\ : label is "soft_lutpair18";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[0]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[1]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[2]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[3]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[4]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[5]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[6]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[7]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[8]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[9]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_10\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_5\ : label is "soft_lutpair29";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute SOFT_HLUTNM of \IIC2Bus_IntrEvent[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of aas_i_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of al_i_i_2 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of bit_cnt_en_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of bus_busy_i_1 : label is "soft_lutpair29";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of detect_start_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of detect_stop_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of gen_stop_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of i2c_header_en_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of master_slave_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of msms_rst_i_i_2 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of rdy_new_xmt_i_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of sm_stop_i_3 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of stop_scl_reg_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of stop_scl_reg_i_4 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of txer_edge_i_2 : label is "soft_lutpair31";
begin
  Aas <= \^aas\;
  Abgc <= \^abgc\;
  Bb <= \^bb\;
  D(3 downto 0) <= \^d\(3 downto 0);
  \FSM_onehot_scl_state_reg[6]_0\(1 downto 0) <= \^fsm_onehot_scl_state_reg[6]_0\(1 downto 0);
  New_rcv_dta <= \^new_rcv_dta\;
  Rdy_new_xmt <= \^rdy_new_xmt\;
  Tx_under_prev <= \^tx_under_prev\;
  \q_int_reg[0]\(8 downto 0) <= \^q_int_reg[0]\(8 downto 0);
  scl_rin_d1 <= \^scl_rin_d1\;
  sda_rin_d1 <= \^sda_rin_d1\;
  shift_reg_ld <= \^shift_reg_ld\;
  srw_i_reg_0(0) <= \^srw_i_reg_0\(0);
AckDataState_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => AckDataState_i_1_n_0
    );
AckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AckDataState_i_1_n_0,
      Q => ackDataState,
      R => \q_int_reg[8]\
    );
BITCNT: entity work.\zxnexys_zxrtc_0_0_upcnt_n__parameterized0\
     port map (
      EarlyAckDataState_reg => EarlyAckDataState_i_2_n_0,
      EarlyAckDataState_reg_0 => EarlyAckDataState_i_3_n_0,
      \FSM_sequential_state_reg[0]\ => BITCNT_n_4,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state[2]_i_7_n_0\,
      \FSM_sequential_state_reg[0]_1\ => I2CHEADER_REG_n_3,
      \FSM_sequential_state_reg[1]\ => BITCNT_n_3,
      \FSM_sequential_state_reg[1]_0\ => I2CHEADER_REG_n_1,
      \FSM_sequential_state_reg[1]_1\ => detect_stop_reg_n_0,
      \FSM_sequential_state_reg[2]\ => BITCNT_n_2,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_3_n_0\,
      \FSM_sequential_state_reg[2]_1\ => I2CHEADER_REG_n_4,
      Q(0) => Q(0),
      bit_cnt_en => bit_cnt_en,
      detect_start => detect_start,
      dtc_i_reg => dtc_i_reg_n_0,
      \q_int_reg[0]_0\ => BITCNT_n_1,
      \q_int_reg[0]_1\ => \q_int_reg[8]\,
      \q_int_reg[2]_0\ => BITCNT_n_0,
      s_axi_aclk => s_axi_aclk,
      scl_falling_edge => scl_falling_edge,
      state0 => state0,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
CLKCNT: entity work.zxnexys_zxrtc_0_0_upcnt_n
     port map (
      CO(0) => stop_start_wait1,
      D(1) => CLKCNT_n_17,
      D(0) => CLKCNT_n_18,
      DI(2) => CLKCNT_n_19,
      DI(1) => CLKCNT_n_20,
      DI(0) => CLKCNT_n_21,
      E(0) => CLKCNT_n_16,
      \FSM_onehot_scl_state_reg[0]\(9) => \FSM_onehot_scl_state_reg_n_0_[9]\,
      \FSM_onehot_scl_state_reg[0]\(8) => \FSM_onehot_scl_state_reg_n_0_[8]\,
      \FSM_onehot_scl_state_reg[0]\(7) => \FSM_onehot_scl_state_reg_n_0_[7]\,
      \FSM_onehot_scl_state_reg[0]\(6) => \^fsm_onehot_scl_state_reg[6]_0\(1),
      \FSM_onehot_scl_state_reg[0]\(5) => \FSM_onehot_scl_state_reg_n_0_[5]\,
      \FSM_onehot_scl_state_reg[0]\(4) => \FSM_onehot_scl_state_reg_n_0_[4]\,
      \FSM_onehot_scl_state_reg[0]\(3) => \^fsm_onehot_scl_state_reg[6]_0\(0),
      \FSM_onehot_scl_state_reg[0]\(2) => detect_stop_b,
      \FSM_onehot_scl_state_reg[0]\(1) => \FSM_onehot_scl_state_reg_n_0_[1]\,
      \FSM_onehot_scl_state_reg[0]\(0) => \FSM_onehot_scl_state_reg_n_0_[0]\,
      \FSM_onehot_scl_state_reg[0]_0\ => \FSM_onehot_scl_state[9]_i_4_n_0\,
      \FSM_onehot_scl_state_reg[1]\ => CLKCNT_n_15,
      \FSM_onehot_scl_state_reg[1]_0\ => \FSM_onehot_scl_state[2]_i_2_n_0\,
      \FSM_onehot_scl_state_reg[1]_1\ => detect_stop_b_reg_n_0,
      \FSM_onehot_scl_state_reg[1]_2\ => \FSM_onehot_scl_state[2]_i_4_n_0\,
      \FSM_onehot_scl_state_reg[2]\ => \FSM_onehot_scl_state[2]_i_5_n_0\,
      \FSM_onehot_scl_state_reg[2]_0\ => \FSM_onehot_scl_state[2]_i_6_n_0\,
      \FSM_onehot_scl_state_reg[2]_1\(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      Q(8 downto 0) => \^q_int_reg[0]\(8 downto 0),
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11,
      arb_lost => arb_lost,
      \q_int_reg[0]_0\(2) => CLKCNT_n_12,
      \q_int_reg[0]_0\(1) => CLKCNT_n_13,
      \q_int_reg[0]_0\(0) => CLKCNT_n_14,
      \q_int_reg[0]_1\(0) => CLKCNT_n_26,
      \q_int_reg[0]_2\(0) => clk_cnt_en2,
      \q_int_reg[0]_3\(0) => clk_cnt_en1,
      \q_int_reg[0]_4\(0) => clk_cnt_en11_out,
      \q_int_reg[0]_5\(0) => Q(3),
      \q_int_reg[0]_6\(0) => clk_cnt_en12_out,
      \q_int_reg[0]_7\ => \q_int_reg[8]\,
      \q_int_reg[1]_0\(3) => CLKCNT_n_22,
      \q_int_reg[1]_0\(2) => CLKCNT_n_23,
      \q_int_reg[1]_0\(1) => CLKCNT_n_24,
      \q_int_reg[1]_0\(0) => CLKCNT_n_25,
      \q_int_reg[2]_0\(2) => CLKCNT_n_27,
      \q_int_reg[2]_0\(1) => CLKCNT_n_28,
      \q_int_reg[2]_0\(0) => CLKCNT_n_29,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      stop_scl_reg => stop_scl_reg
    );
EarlyAckDataState_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => EarlyAckDataState_i_2_n_0
    );
EarlyAckDataState_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => EarlyAckDataState_i_3_n_0
    );
EarlyAckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_0,
      Q => earlyAckDataState,
      R => \q_int_reg[8]\
    );
EarlyAckHdr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => scl_f_edg_d3,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => EarlyAckHdr0
    );
EarlyAckHdr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => EarlyAckHdr0,
      Q => earlyAckHdr,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \FSM_onehot_scl_state[0]_i_2_n_0\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => stop_start_wait1,
      I4 => arb_lost,
      I5 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      O => \FSM_onehot_scl_state[0]_i_1_n_0\
    );
\FSM_onehot_scl_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^bb\,
      I1 => gen_start,
      I2 => master_slave,
      O => \FSM_onehot_scl_state[0]_i_2_n_0\
    );
\FSM_onehot_scl_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => master_slave,
      I2 => gen_start,
      I3 => \^bb\,
      O => \FSM_onehot_scl_state[2]_i_2_n_0\
    );
\FSM_onehot_scl_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => detect_stop_b,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      O => \FSM_onehot_scl_state[2]_i_4_n_0\
    );
\FSM_onehot_scl_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \FSM_onehot_scl_state[2]_i_7_n_0\,
      I1 => Q(3),
      I2 => stop_start_wait1,
      I3 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I4 => \data_int_reg[0]\,
      I5 => detect_stop_b,
      O => \FSM_onehot_scl_state[2]_i_5_n_0\
    );
\FSM_onehot_scl_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[2]_i_6_n_0\
    );
\FSM_onehot_scl_state[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I1 => arb_lost,
      O => \FSM_onehot_scl_state[2]_i_7_n_0\
    );
\FSM_onehot_scl_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \data_int_reg[0]\,
      I3 => detect_stop_b,
      O => \FSM_onehot_scl_state[3]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFD0D0D0"
    )
        port map (
      I0 => clk_cnt_en2,
      I1 => scndry_out,
      I2 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      I3 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I4 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I5 => \FSM_onehot_scl_state[4]_i_2_n_0\,
      O => \FSM_onehot_scl_state[4]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_lost,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => stop_scl_reg,
      I3 => Q(3),
      O => \FSM_onehot_scl_state[4]_i_2_n_0\
    );
\FSM_onehot_scl_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => \next_scl_state1_inferred__1/i__carry_n_1\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I2 => clk_cnt_en2,
      I3 => scndry_out,
      I4 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[5]_i_1_n_0\
    );
\FSM_onehot_scl_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => scndry_out,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I2 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I3 => \next_scl_state1_inferred__1/i__carry_n_1\,
      O => \FSM_onehot_scl_state[6]_i_1_n_0\
    );
\FSM_onehot_scl_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \data_int_reg[0]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I2 => arb_lost,
      I3 => stop_scl_reg,
      I4 => Q(3),
      I5 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      O => \FSM_onehot_scl_state[8]_i_1_n_0\
    );
\FSM_onehot_scl_state[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => stop_start_wait1,
      I1 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I3 => \data_int_reg[0]\,
      O => \FSM_onehot_scl_state[9]_i_3_n_0\
    );
\FSM_onehot_scl_state[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => detect_stop_b,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \FSM_onehot_scl_state[9]_i_6_n_0\,
      I3 => arb_lost,
      I4 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I5 => \FSM_onehot_scl_state[9]_i_7_n_0\,
      O => \FSM_onehot_scl_state[9]_i_4_n_0\
    );
\FSM_onehot_scl_state[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => \FSM_onehot_scl_state[9]_i_6_n_0\
    );
\FSM_onehot_scl_state[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I1 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      O => \FSM_onehot_scl_state[9]_i_7_n_0\
    );
\FSM_onehot_scl_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[0]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[0]\,
      S => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => CLKCNT_n_18,
      Q => \FSM_onehot_scl_state_reg_n_0_[1]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => CLKCNT_n_17,
      Q => detect_stop_b,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[3]_i_1_n_0\,
      Q => \^fsm_onehot_scl_state_reg[6]_0\(0),
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[4]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[4]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[5]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[5]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[6]_i_1_n_0\,
      Q => \^fsm_onehot_scl_state_reg[6]_0\(1),
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state_reg[7]_0\(0),
      Q => \FSM_onehot_scl_state_reg_n_0_[7]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[8]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[8]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[9]_i_3_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[9]\,
      R => \q_int_reg[8]\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAAFFFBFFFB"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => sda_sample,
      I3 => arb_lost,
      I4 => detect_start,
      I5 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C80"
    )
        port map (
      I0 => Ro_prev,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_10_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => Ro_prev,
      O => \FSM_sequential_state[2]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => Q(0),
      O => state0
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => Ro_prev,
      I2 => ro_prev_d1,
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_4,
      Q => \state__0\(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_3,
      Q => \state__0\(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_2,
      Q => \state__0\(2),
      R => '0'
    );
I2CDATA_REG: entity work.zxnexys_zxrtc_0_0_shift8
     port map (
      \LEVEL_1_GEN.master_sda_reg\ => \LEVEL_1_GEN.master_sda_reg_0\,
      \LEVEL_1_GEN.master_sda_reg_0\ => \^tx_under_prev\,
      Q(7) => shift_reg(7),
      Q(6) => I2CDATA_REG_n_2,
      Q(5) => I2CDATA_REG_n_3,
      Q(4) => I2CDATA_REG_n_4,
      Q(3) => I2CDATA_REG_n_5,
      Q(2) => I2CDATA_REG_n_6,
      Q(1) => I2CDATA_REG_n_7,
      Q(0) => I2CDATA_REG_n_8,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(6 downto 0),
      \data_int_reg[0]_0\(0) => \data_int_reg[0]_0\(0),
      \data_int_reg[1]_0\ => \^shift_reg_ld\,
      \data_int_reg[7]_0\ => I2CDATA_REG_n_0,
      \data_int_reg[7]_1\ => I2CDATA_REG_n_9,
      \data_int_reg[7]_2\ => \q_int_reg[8]\,
      s_axi_aclk => s_axi_aclk,
      shift_reg_en => shift_reg_en,
      slave_sda_reg => I2CHEADER_REG_n_2,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
I2CHEADER_REG: entity work.zxnexys_zxrtc_0_0_shift8_7
     port map (
      E(0) => i2c_header_en,
      \FSM_sequential_state[2]_i_4_0\ => \FSM_sequential_state[2]_i_10_n_0\,
      \FSM_sequential_state_reg[1]\ => I2CHEADER_REG_n_4,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[1]_i_3_n_0\,
      \FSM_sequential_state_reg[1]_1\ => \FSM_sequential_state[1]_i_4_n_0\,
      Q(2) => Q(4),
      Q(1) => Q(2),
      Q(0) => Q(0),
      Ro_prev => Ro_prev,
      aas_i => aas_i,
      aas_i_reg => I2CHEADER_REG_n_6,
      aas_i_reg_0 => \^aas\,
      abgc_i_reg => I2CHEADER_REG_n_2,
      abgc_i_reg_0 => \^abgc\,
      abgc_i_reg_1 => detect_stop_reg_n_0,
      arb_lost => arb_lost,
      \data_int_reg[0]_0\ => I2CHEADER_REG_n_7,
      \data_int_reg[0]_1\ => \q_int_reg[8]\,
      \data_int_reg[0]_2\ => \data_int_reg[0]\,
      detect_start => detect_start,
      detect_start_reg => I2CHEADER_REG_n_3,
      detect_start_reg_0 => I2CHEADER_REG_n_5,
      master_slave => master_slave,
      master_slave_reg => I2CHEADER_REG_n_1,
      s_axi_aclk => s_axi_aclk,
      sda_sample => sda_sample,
      shift_reg_ld0 => shift_reg_ld0,
      shift_reg_ld_reg => \^tx_under_prev\,
      srw_i_reg(0) => \^srw_i_reg_0\(0),
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
\IIC2Bus_IntrEvent[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bb\,
      O => \^d\(1)
    );
\IIC2Bus_IntrEvent[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^aas\,
      O => \^d\(0)
    );
\LEVEL_1_GEN.master_sda_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_9,
      Q => \LEVEL_1_GEN.master_sda_reg_n_0\,
      S => \q_int_reg[8]\
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^new_rcv_dta\,
      I1 => new_rcv_dta_d1,
      O => Rc_fifo_wr0
    );
SETUP_CNT: entity work.zxnexys_zxrtc_0_0_upcnt_n_8
     port map (
      CO(0) => \sda_setup0_inferred__0/i__carry_n_1\,
      Q(0) => Q(3),
      S(2) => SETUP_CNT_n_0,
      S(1) => SETUP_CNT_n_1,
      S(0) => SETUP_CNT_n_2,
      gen_stop => gen_stop,
      gen_stop_d1 => gen_stop_d1,
      \q_int_reg[8]_0\ => \data_int_reg[0]\,
      \q_int_reg[8]_1\ => \q_int_reg[8]\,
      rsta_d1 => rsta_d1,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_rin_d1 => \^sda_rin_d1\,
      sda_setup => sda_setup,
      sda_setup_reg => \^tx_under_prev\,
      tx_under_prev_d1 => tx_under_prev_d1,
      tx_under_prev_i_reg => SETUP_CNT_n_3
    );
aas_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => aas_i
    );
aas_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_6,
      Q => \^aas\,
      R => '0'
    );
abgc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_5,
      Q => \^abgc\,
      R => '0'
    );
al_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0EEE0E0"
    )
        port map (
      I0 => Q(3),
      I1 => master_slave,
      I2 => al_i_i_2_n_0,
      I3 => al_prevent,
      I4 => detect_stop_reg_n_0,
      I5 => sm_stop_reg_n_0,
      O => al_i_i_1_n_0
    );
al_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => master_slave,
      I1 => arb_lost,
      I2 => bus_busy_d1,
      I3 => gen_start,
      O => al_i_i_2_n_0
    );
al_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_i_i_1_n_0,
      Q => \^d\(3),
      R => \q_int_reg[8]\
    );
al_prevent_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => detect_start,
      I1 => gen_stop,
      I2 => sm_stop_reg_n_0,
      I3 => al_prevent,
      O => al_prevent_i_1_n_0
    );
al_prevent_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_prevent_i_1_n_0,
      Q => al_prevent,
      R => \q_int_reg[8]\
    );
arb_lost_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => msms_rst_i_i_2_n_0,
      I3 => \data_int_reg[0]\,
      I4 => sda_cout_reg,
      I5 => msms_rst_i_i_3_n_0,
      O => arb_lost_i_1_n_0
    );
arb_lost_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => arb_lost_i_1_n_0,
      Q => arb_lost,
      R => '0'
    );
bit_cnt_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0488"
    )
        port map (
      I0 => \state__0\(2),
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => bit_cnt_en0
    );
bit_cnt_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bit_cnt_en0,
      Q => bit_cnt_en,
      R => \q_int_reg[8]\
    );
bus_busy_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^bb\,
      Q => bus_busy_d1,
      R => \q_int_reg[8]\
    );
bus_busy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^bb\,
      I1 => detect_start,
      I2 => Q(0),
      I3 => detect_stop_reg_n_0,
      O => bus_busy_i_1_n_0
    );
bus_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus_busy_i_1_n_0,
      Q => \^bb\,
      R => '0'
    );
clk_cnt_en1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en1_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en1,
      CO(1) => clk_cnt_en1_carry_n_2,
      CO(0) => clk_cnt_en1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_27,
      S(1) => CLKCNT_n_28,
      S(0) => CLKCNT_n_29
    );
\clk_cnt_en1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en11_out,
      CO(1) => \clk_cnt_en1_inferred__0/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\clk_cnt_en1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en12_out,
      CO(1) => \clk_cnt_en1_inferred__1/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state[9]_i_5\(2 downto 0)
    );
\clk_cnt_en1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(2) => \clk_cnt_en1_inferred__2/i__carry_n_1\,
      CO(1) => \clk_cnt_en1_inferred__2/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => CLKCNT_n_19,
      DI(2) => CLKCNT_n_20,
      DI(1) => '0',
      DI(0) => CLKCNT_n_21,
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => CLKCNT_n_22,
      S(2) => CLKCNT_n_23,
      S(1) => CLKCNT_n_24,
      S(0) => CLKCNT_n_25
    );
\clk_cnt_en1_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(3 downto 1) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q_int_reg[0]\(8),
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => CLKCNT_n_26
    );
clk_cnt_en2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en2_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en2,
      CO(1) => clk_cnt_en2_carry_n_2,
      CO(0) => clk_cnt_en2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_0\(2 downto 0)
    );
\cr_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB888B"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => E(0),
      I2 => \^bb\,
      I3 => \cr_i_reg[5]\,
      I4 => Q(1),
      I5 => \cr_i[5]_i_3_n_0\,
      O => \WDATA_reg[2]\(0)
    );
\cr_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => Tx_data_exists_sgl,
      I1 => dynamic_MSMS(0),
      I2 => \cr_i_reg[5]_0\,
      I3 => msms_rst_i,
      I4 => rxCntDone,
      I5 => sm_stop_reg_n_0,
      O => \cr_i[5]_i_3_n_0\
    );
\data_i2c_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Ro_prev,
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      O => data_i2c_i0
    );
\data_i2c_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_8,
      Q => \data_i2c_i_reg[7]_0\(0),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_7,
      Q => \data_i2c_i_reg[7]_0\(1),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_6,
      Q => \data_i2c_i_reg[7]_0\(2),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_5,
      Q => \data_i2c_i_reg[7]_0\(3),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_4,
      Q => \data_i2c_i_reg[7]_0\(4),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_3,
      Q => \data_i2c_i_reg[7]_0\(5),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_2,
      Q => \data_i2c_i_reg[7]_0\(6),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => shift_reg(7),
      Q => \data_i2c_i_reg[7]_0\(7),
      R => \q_int_reg[8]\
    );
detect_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A008000000000"
    )
        port map (
      I0 => detect_start_i_2_n_0,
      I1 => scndry_out,
      I2 => \^sda_rin_d1\,
      I3 => \data_int_reg[0]\,
      I4 => detect_start,
      I5 => Q(0),
      O => detect_start_i_1_n_0
    );
detect_start_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => detect_start_i_2_n_0
    );
detect_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_start_i_1_n_0,
      Q => detect_start,
      R => '0'
    );
detect_stop_b_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CE020000"
    )
        port map (
      I0 => detect_stop_b_reg_n_0,
      I1 => detect_stop_reg_0,
      I2 => detect_stop_b,
      I3 => scndry_out,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_b_i_1_n_0
    );
detect_stop_b_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_b_i_1_n_0,
      Q => detect_stop_b_reg_n_0,
      R => '0'
    );
detect_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2020000"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => detect_stop0,
      I2 => detect_stop_reg_0,
      I3 => scndry_out,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_i_1_n_0
    );
detect_stop_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1,
      I1 => msms_d2,
      O => detect_stop0
    );
detect_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_i_1_n_0,
      Q => detect_stop_reg_n_0,
      R => '0'
    );
dtc_i_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_reg_n_0,
      Q => dtc_i_d1,
      R => \q_int_reg[8]\
    );
dtc_i_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_d1,
      Q => dtc_i_d2,
      R => \q_int_reg[8]\
    );
dtc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_1,
      Q => dtc_i_reg_n_0,
      R => \q_int_reg[8]\
    );
dtre_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Dtre,
      Q => dtre_d1,
      R => \q_int_reg[8]\
    );
gen_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => detect_start,
      I1 => msms_d2,
      I2 => msms_d1,
      I3 => gen_start,
      O => gen_start_i_1_n_0
    );
gen_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_start_i_1_n_0,
      Q => gen_start,
      R => \q_int_reg[8]\
    );
gen_stop_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop,
      Q => gen_stop_d1,
      R => \q_int_reg[8]\
    );
gen_stop_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55750030"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => msms_d1,
      I2 => msms_d2,
      I3 => arb_lost,
      I4 => gen_stop,
      O => gen_stop_i_1_n_0
    );
gen_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop_i_1_n_0,
      Q => gen_stop,
      R => \q_int_reg[8]\
    );
i2c_header_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => i2c_header_en0
    );
i2c_header_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i2c_header_en0,
      Q => i2c_header_en,
      R => \q_int_reg[8]\
    );
master_slave_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => \^bb\,
      I3 => msms_d1,
      I4 => Q(0),
      O => master_slave_i_1_n_0
    );
master_slave_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => master_slave_i_1_n_0,
      Q => master_slave,
      R => '0'
    );
msms_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1_i_2_n_0,
      I1 => msms_rst_i,
      O => msms_d10
    );
msms_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAABAAABA"
    )
        port map (
      I0 => Q(1),
      I1 => txer_i_reg_n_0,
      I2 => msms_d1,
      I3 => Msms_set,
      I4 => dtc_i_d2,
      I5 => dtc_i_d1,
      O => msms_d1_i_2_n_0
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d10,
      Q => msms_d1,
      R => \q_int_reg[8]\
    );
msms_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d1,
      Q => msms_d2,
      R => \q_int_reg[8]\
    );
msms_rst_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FF0800"
    )
        port map (
      I0 => msms_rst_i_i_2_n_0,
      I1 => sda_cout_reg,
      I2 => \data_int_reg[0]\,
      I3 => master_slave,
      I4 => msms_rst_i,
      I5 => msms_rst_i_i_3_n_0,
      O => msms_rst_i_i_1_n_0
    );
msms_rst_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => msms_rst_i_i_2_n_0
    );
msms_rst_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => Q(0),
      O => msms_rst_i_i_3_n_0
    );
msms_rst_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_rst_i_i_1_n_0,
      Q => msms_rst_i,
      R => '0'
    );
new_rcv_dta_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => data_i2c_i0,
      Q => \^new_rcv_dta\,
      R => \q_int_reg[8]\
    );
\next_scl_state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__0/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__0/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_12,
      S(1) => CLKCNT_n_13,
      S(0) => CLKCNT_n_14
    );
\next_scl_state1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__1/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__1/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_1\(2 downto 0)
    );
rdy_new_xmt_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222F2F20222020"
    )
        port map (
      I0 => shift_reg_ld_d1,
      I1 => \^shift_reg_ld\,
      I2 => rdy_new_xmt_i_i_2_n_0,
      I3 => detect_start_i_2_n_0,
      I4 => Q(1),
      I5 => \^rdy_new_xmt\,
      O => rdy_new_xmt_i_i_1_n_0
    );
rdy_new_xmt_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => rdy_new_xmt_i_i_2_n_0
    );
rdy_new_xmt_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdy_new_xmt_i_i_1_n_0,
      Q => \^rdy_new_xmt\,
      R => \q_int_reg[8]\
    );
ro_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Ro_prev,
      Q => ro_prev_d1,
      R => \q_int_reg[8]\
    );
rsta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => rsta_d1,
      R => \q_int_reg[8]\
    );
rsta_tx_under_prev_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF2020"
    )
        port map (
      I0 => Q(3),
      I1 => rsta_d1,
      I2 => Dtre,
      I3 => dtre_d1,
      I4 => rsta_tx_under_prev,
      O => rsta_tx_under_prev_i_1_n_0
    );
rsta_tx_under_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rsta_tx_under_prev_i_1_n_0,
      Q => rsta_tx_under_prev,
      R => \q_int_reg[8]\
    );
scl_cout_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \FSM_onehot_scl_state[2]_i_4_n_0\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => Ro_prev,
      O => scl_cout_reg0
    );
scl_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_cout_reg0,
      Q => scl_cout_reg,
      S => \q_int_reg[8]\
    );
scl_f_edg_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge,
      Q => scl_f_edg_d1,
      R => \q_int_reg[8]\
    );
scl_f_edg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d1,
      Q => scl_f_edg_d2,
      R => \q_int_reg[8]\
    );
scl_f_edg_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d2,
      Q => scl_f_edg_d3,
      R => \q_int_reg[8]\
    );
scl_falling_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scl_rin_d1\,
      I1 => scndry_out,
      O => scl_falling_edge0
    );
scl_falling_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge0,
      Q => scl_falling_edge,
      R => \q_int_reg[8]\
    );
scl_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scndry_out,
      Q => \^scl_rin_d1\,
      R => '0'
    );
scl_rising_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_rising_edge0,
      Q => scl_rising_edge,
      R => \q_int_reg[8]\
    );
scl_t_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rsta_tx_under_prev,
      I1 => scl_cout_reg,
      I2 => Ro_prev,
      I3 => sda_setup,
      O => scl_t
    );
sda_cout_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => sda_cout_reg_i_2_n_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => clk_cnt_en11_out,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => sda_cout,
      I5 => sda_cout_reg,
      O => sda_cout_reg_i_1_n_0
    );
sda_cout_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => stop_scl_reg_i_2_n_0,
      I1 => \LEVEL_1_GEN.master_sda_reg_n_0\,
      I2 => Q(3),
      I3 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      O => sda_cout_reg_i_2_n_0
    );
sda_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_cout_reg_i_1_n_0,
      Q => sda_cout_reg,
      S => \q_int_reg[8]\
    );
sda_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_int_reg[0]\,
      Q => \^sda_rin_d1\,
      R => '0'
    );
sda_sample_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_int_reg[0]\,
      I1 => scl_rising_edge,
      I2 => sda_sample,
      O => sda_sample_i_1_n_0
    );
sda_sample_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_sample_i_1_n_0,
      Q => sda_sample,
      R => \q_int_reg[8]\
    );
\sda_setup0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \sda_setup0_inferred__0/i__carry_n_1\,
      CO(1) => \sda_setup0_inferred__0/i__carry_n_2\,
      CO(0) => \sda_setup0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => SETUP_CNT_n_0,
      S(1) => SETUP_CNT_n_1,
      S(0) => SETUP_CNT_n_2
    );
sda_setup_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => SETUP_CNT_n_3,
      Q => sda_setup,
      R => \q_int_reg[8]\
    );
sda_t_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFE0"
    )
        port map (
      I0 => arb_lost,
      I1 => sda_cout_reg,
      I2 => master_slave,
      I3 => slave_sda_reg_n_0,
      I4 => stop_scl_reg,
      O => sda_t
    );
shift_reg_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => master_slave,
      I1 => scl_rising_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      I5 => shift_reg_en_i_2_n_0,
      O => shift_reg_en0
    );
shift_reg_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045000000400"
    )
        port map (
      I0 => detect_start,
      I1 => scl_rising_edge,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => scl_f_edg_d2,
      O => shift_reg_en_i_2_n_0
    );
shift_reg_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_en0,
      Q => shift_reg_en,
      R => \q_int_reg[8]\
    );
shift_reg_ld_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^shift_reg_ld\,
      Q => shift_reg_ld_d1,
      R => \q_int_reg[8]\
    );
shift_reg_ld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_ld0,
      Q => \^shift_reg_ld\,
      R => \q_int_reg[8]\
    );
slave_sda_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_0,
      Q => slave_sda_reg_n_0,
      S => \q_int_reg[8]\
    );
sm_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A0000"
    )
        port map (
      I0 => sm_stop_reg_n_0,
      I1 => sm_stop_i_2_n_0,
      I2 => sm_stop_i_3_n_0,
      I3 => master_slave,
      I4 => Q(0),
      I5 => detect_stop_reg_n_0,
      O => sm_stop_i_1_n_0
    );
sm_stop_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0DFFFFFFFFFF"
    )
        port map (
      I0 => ro_prev_d1,
      I1 => Ro_prev,
      I2 => scl_f_edg_d2,
      I3 => sda_sample,
      I4 => arb_lost,
      I5 => master_slave,
      O => sm_stop_i_2_n_0
    );
sm_stop_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => sm_stop_i_3_n_0
    );
sm_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_stop_i_1_n_0,
      Q => sm_stop_reg_n_0,
      R => '0'
    );
srw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_7,
      Q => \^srw_i_reg_0\(0),
      R => \q_int_reg[8]\
    );
stop_scl_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0EFF0E0E0E00"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I2 => stop_scl_reg_i_2_n_0,
      I3 => CLKCNT_n_15,
      I4 => sda_cout,
      I5 => stop_scl_reg,
      O => stop_scl_reg_i_1_n_0
    );
stop_scl_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"626262FF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => gen_stop,
      I4 => sm_stop_reg_n_0,
      O => stop_scl_reg_i_2_n_0
    );
stop_scl_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => stop_scl_reg_i_4_n_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => clk_cnt_en11_out,
      I3 => detect_stop_b,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I5 => \FSM_onehot_scl_state[9]_i_6_n_0\,
      O => sda_cout
    );
stop_scl_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => arb_lost,
      I1 => stop_scl_reg,
      I2 => Q(3),
      O => stop_scl_reg_i_4_n_0
    );
stop_scl_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => stop_scl_reg_i_1_n_0,
      Q => stop_scl_reg,
      R => \q_int_reg[8]\
    );
stop_start_wait1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_stop_start_wait1_carry_CO_UNCONNECTED(3),
      CO(2) => stop_start_wait1,
      CO(1) => stop_start_wait1_carry_n_2,
      CO(0) => stop_start_wait1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_stop_start_wait1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11
    );
tx_under_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^tx_under_prev\,
      Q => tx_under_prev_d1,
      R => \q_int_reg[8]\
    );
tx_under_prev_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => tx_under_prev_i0,
      I1 => Dtre,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \^tx_under_prev\,
      O => tx_under_prev_i_i_1_n_0
    );
tx_under_prev_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000800"
    )
        port map (
      I0 => sm_stop_i_3_n_0,
      I1 => scl_falling_edge,
      I2 => gen_stop,
      I3 => Dtre,
      I4 => \^aas\,
      I5 => \^srw_i_reg_0\(0),
      O => tx_under_prev_i0
    );
tx_under_prev_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tx_under_prev_i_i_1_n_0,
      Q => \^tx_under_prev\,
      R => \q_int_reg[8]\
    );
txer_edge_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF55C00000000000"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => sda_sample,
      I2 => txer_edge_i_2_n_0,
      I3 => scl_falling_edge,
      I4 => \^d\(2),
      I5 => Q(0),
      O => txer_edge_i_1_n_0
    );
txer_edge_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => txer_edge_i_2_n_0
    );
txer_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_edge_i_1_n_0,
      Q => \^d\(2),
      R => '0'
    );
txer_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFBFFFF28080000"
    )
        port map (
      I0 => sda_sample,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => scl_falling_edge,
      I5 => txer_i_reg_n_0,
      O => txer_i_i_1_n_0
    );
txer_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_i_i_1_n_0,
      Q => txer_i_reg_n_0,
      R => \q_int_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
  port (
    update_i_reg : out STD_LOGIC;
    \data_reg[1][6]\ : out STD_LOGIC;
    \data_reg[4][0]\ : out STD_LOGIC;
    \data_reg[4][7]\ : out STD_LOGIC;
    \data_reg[4][6]\ : out STD_LOGIC;
    \data_reg[4][5]\ : out STD_LOGIC;
    \data_reg[4][4]\ : out STD_LOGIC;
    \data_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[1][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][0]\ : out STD_LOGIC;
    \data_reg[2][7]\ : out STD_LOGIC;
    \data_reg[2][6]\ : out STD_LOGIC;
    \data_reg[2][5]\ : out STD_LOGIC;
    \data_reg[2][4]\ : out STD_LOGIC;
    \data_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_reg[5][0]\ : out STD_LOGIC;
    \data_reg[5][7]\ : out STD_LOGIC;
    \data_reg[5][6]\ : out STD_LOGIC;
    \data_reg[5][5]\ : out STD_LOGIC;
    \data_reg[5][4]\ : out STD_LOGIC;
    \data_reg[3][2]\ : out STD_LOGIC;
    \data_reg[3][1]\ : out STD_LOGIC;
    \data_reg[3][0]\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    update_i_reg_0 : out STD_LOGIC;
    update_i_reg_1 : out STD_LOGIC;
    update_i_reg_2 : out STD_LOGIC;
    update_i_reg_3 : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_1\ : out STD_LOGIC;
    \refresh_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[5][2]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \data_reg[6][4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[5][4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_1\ : out STD_LOGIC;
    update_i_reg_4 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \data_reg[0][0]_0\ : out STD_LOGIC;
    \refresh_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \data_reg[1][5]\ : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    update_t_reg_1 : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \data_reg[2][2]\ : out STD_LOGIC;
    \data_reg[2][1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[3]\ : out STD_LOGIC;
    \data_reg[5][0]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_7\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_8\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_9\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_4\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC;
    \wr_data_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    update_i_reg_5 : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    \data_reg[4][7]_0\ : in STD_LOGIC;
    \data_reg[4][6]_0\ : in STD_LOGIC;
    \data_reg[4][5]_0\ : in STD_LOGIC;
    \data_reg[4][4]_0\ : in STD_LOGIC;
    \data_reg[1][0]_0\ : in STD_LOGIC;
    \data_reg[1][7]_0\ : in STD_LOGIC;
    \data_reg[1][6]_0\ : in STD_LOGIC;
    \data_reg[1][5]_0\ : in STD_LOGIC;
    \data_reg[1][4]\ : in STD_LOGIC;
    \data_reg[2][0]_0\ : in STD_LOGIC;
    \data_reg[2][7]_0\ : in STD_LOGIC;
    \data_reg[2][6]_0\ : in STD_LOGIC;
    \data_reg[2][5]_0\ : in STD_LOGIC;
    \data_reg[2][4]_1\ : in STD_LOGIC;
    \data_reg[0][0]_1\ : in STD_LOGIC;
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[0][0]_2\ : in STD_LOGIC;
    \data_reg[0][7]_0\ : in STD_LOGIC;
    \data_reg[0][6]\ : in STD_LOGIC;
    \data_reg[0][5]\ : in STD_LOGIC;
    \data_reg[0][4]\ : in STD_LOGIC;
    \data_reg[5][0]_1\ : in STD_LOGIC;
    \data_reg[5][7]_0\ : in STD_LOGIC;
    \data_reg[5][6]_0\ : in STD_LOGIC;
    \data_reg[5][5]_0\ : in STD_LOGIC;
    \data_reg[5][4]_1\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_reg[3][2]_0\ : in STD_LOGIC;
    \data_reg[3][1]_0\ : in STD_LOGIC;
    \data_reg[3][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rtc_0_rd_reg_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][6]\ : in STD_LOGIC;
    \data_reg[6][0]\ : in STD_LOGIC;
    \data_reg[5][3]\ : in STD_LOGIC;
    \data_reg[4][2]\ : in STD_LOGIC;
    \data_reg[1][3]\ : in STD_LOGIC;
    \data_reg[4][1]\ : in STD_LOGIC;
    \data_reg[4][4]_1\ : in STD_LOGIC;
    \data_reg[28][0]\ : in STD_LOGIC;
    \data_reg[6][7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[26][0]\ : in STD_LOGIC;
    \data_reg[6][6]_0\ : in STD_LOGIC;
    \data_reg[0][4]_0\ : in STD_LOGIC;
    \data_reg[2][4]_2\ : in STD_LOGIC;
    \data_reg[2][0]_1\ : in STD_LOGIC;
    \data_reg[1][0]_1\ : in STD_LOGIC;
    \data_reg[4][3]\ : in STD_LOGIC;
    sda_o_i_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[62][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[61][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[60][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[59][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[58][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[57][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[56][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[55][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[54][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[53][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[52][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[51][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[50][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[49][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[48][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[47][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[46][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[45][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[44][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[43][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[42][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[41][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[40][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[39][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[38][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[37][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[36][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[35][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[34][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[33][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[32][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[31][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[30][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[29][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[27][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[25][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[24][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[23][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[22][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[21][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[20][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[19][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[18][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[17][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[16][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[15][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[14][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[13][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[12][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[11][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[10][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[9][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[8][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[7][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end zxnexys_zxrtc_0_0_rtcc_registers_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_registers
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => \refresh_reg[6]_inv\(1 downto 0),
      clk_peripheral => clk_peripheral,
      \cnt_reg[2]\ => \cnt_reg[2]\,
      \data_reg[0][0]_0\ => \data_reg[0][0]\(0),
      \data_reg[0][0]_1\ => \data_reg[0][0]_0\,
      \data_reg[0][0]_2\ => \data_reg[0][0]_1\,
      \data_reg[0][0]_3\ => \data_reg[0][0]_2\,
      \data_reg[0][3]_0\ => \data_reg[0][3]\,
      \data_reg[0][4]_0\ => \data_reg[0][4]\,
      \data_reg[0][4]_1\ => \data_reg[0][4]_0\,
      \data_reg[0][5]_0\ => \data_reg[0][5]\,
      \data_reg[0][6]_0\ => \data_reg[0][6]\,
      \data_reg[0][7]_0\(3 downto 0) => \data_reg[0][7]\(3 downto 0),
      \data_reg[0][7]_1\ => \data_reg[0][7]_0\,
      \data_reg[10][0]_0\(0) => \data_reg[10][0]\(0),
      \data_reg[11][0]_0\(0) => \data_reg[11][0]\(0),
      \data_reg[12][0]_0\(0) => \data_reg[12][0]\(0),
      \data_reg[13][0]_0\(0) => \data_reg[13][0]\(0),
      \data_reg[14][0]_0\(0) => \data_reg[14][0]\(0),
      \data_reg[15][0]_0\(0) => \data_reg[15][0]\(0),
      \data_reg[16][0]_0\(0) => \data_reg[16][0]\(0),
      \data_reg[17][0]_0\(0) => \data_reg[17][0]\(0),
      \data_reg[18][0]_0\(0) => \data_reg[18][0]\(0),
      \data_reg[19][0]_0\(0) => \data_reg[19][0]\(0),
      \data_reg[1][0]_0\ => \data_reg[1][0]\(0),
      \data_reg[1][0]_1\ => \data_reg[1][0]_0\,
      \data_reg[1][0]_2\ => \data_reg[1][0]_1\,
      \data_reg[1][3]_0\ => \data_reg[1][3]\,
      \data_reg[1][4]_0\ => \data_reg[1][4]\,
      \data_reg[1][5]_0\ => \data_reg[1][5]\,
      \data_reg[1][5]_1\ => \data_reg[1][5]_0\,
      \data_reg[1][6]_0\ => \data_reg[1][6]\,
      \data_reg[1][6]_1\ => \data_reg[1][6]_0\,
      \data_reg[1][7]_0\(3 downto 0) => \data_reg[1][7]\(3 downto 0),
      \data_reg[1][7]_1\ => \data_reg[1][7]_0\,
      \data_reg[20][0]_0\(0) => \data_reg[20][0]\(0),
      \data_reg[21][0]_0\(0) => \data_reg[21][0]\(0),
      \data_reg[22][0]_0\(0) => \data_reg[22][0]\(0),
      \data_reg[23][0]_0\(0) => \data_reg[23][0]\(0),
      \data_reg[24][0]_0\(0) => \data_reg[24][0]\(0),
      \data_reg[25][0]_0\(0) => \data_reg[25][0]\(0),
      \data_reg[26][0]_0\ => \data_reg[26][0]\,
      \data_reg[27][0]_0\(0) => \data_reg[27][0]\(0),
      \data_reg[28][0]_0\ => \data_reg[28][0]\,
      \data_reg[29][0]_0\(0) => \data_reg[29][0]\(0),
      \data_reg[2][0]_0\ => \data_reg[2][0]\,
      \data_reg[2][0]_1\ => \data_reg[2][0]_0\,
      \data_reg[2][0]_2\ => \data_reg[2][0]_1\,
      \data_reg[2][1]_0\ => \data_reg[2][1]\,
      \data_reg[2][2]_0\ => \data_reg[2][2]\,
      \data_reg[2][4]_0\ => \data_reg[2][4]\,
      \data_reg[2][4]_1\ => \data_reg[2][4]_0\,
      \data_reg[2][4]_2\ => \data_reg[2][4]_1\,
      \data_reg[2][4]_3\ => \data_reg[2][4]_2\,
      \data_reg[2][5]_0\ => \data_reg[2][5]\,
      \data_reg[2][5]_1\ => \data_reg[2][5]_0\,
      \data_reg[2][6]_0\ => \data_reg[2][6]\,
      \data_reg[2][6]_1\ => \data_reg[2][6]_0\,
      \data_reg[2][7]_0\ => \data_reg[2][7]\,
      \data_reg[2][7]_1\ => \data_reg[2][7]_0\,
      \data_reg[30][0]_0\(0) => \data_reg[30][0]\(0),
      \data_reg[31][0]_0\(0) => \data_reg[31][0]\(0),
      \data_reg[32][0]_0\(0) => \data_reg[32][0]\(0),
      \data_reg[33][0]_0\(0) => \data_reg[33][0]\(0),
      \data_reg[34][0]_0\(0) => \data_reg[34][0]\(0),
      \data_reg[35][0]_0\(0) => \data_reg[35][0]\(0),
      \data_reg[36][0]_0\(0) => \data_reg[36][0]\(0),
      \data_reg[37][0]_0\(0) => \data_reg[37][0]\(0),
      \data_reg[38][0]_0\(0) => \data_reg[38][0]\(0),
      \data_reg[39][0]_0\(0) => \data_reg[39][0]\(0),
      \data_reg[3][0]_0\ => \data_reg[3][0]\,
      \data_reg[3][0]_1\ => \data_reg[3][0]_0\,
      \data_reg[3][1]_0\ => \data_reg[3][1]\,
      \data_reg[3][1]_1\ => \data_reg[3][1]_0\,
      \data_reg[3][2]_0\ => \data_reg[3][2]\,
      \data_reg[3][2]_1\ => \data_reg[3][2]_0\,
      \data_reg[3][5]_0\ => \data_reg[3][5]\,
      \data_reg[40][0]_0\(0) => \data_reg[40][0]\(0),
      \data_reg[41][0]_0\(0) => \data_reg[41][0]\(0),
      \data_reg[42][0]_0\(0) => \data_reg[42][0]\(0),
      \data_reg[43][0]_0\(0) => \data_reg[43][0]\(0),
      \data_reg[44][0]_0\(0) => \data_reg[44][0]\(0),
      \data_reg[45][0]_0\(0) => \data_reg[45][0]\(0),
      \data_reg[46][0]_0\(0) => \data_reg[46][0]\(0),
      \data_reg[47][0]_0\(0) => \data_reg[47][0]\(0),
      \data_reg[48][0]_0\(0) => \data_reg[48][0]\(0),
      \data_reg[49][0]_0\(0) => \data_reg[49][0]\(0),
      \data_reg[4][0]_0\ => \data_reg[4][0]\,
      \data_reg[4][0]_1\ => \data_reg[4][0]_0\,
      \data_reg[4][1]_0\ => \data_reg[4][1]\,
      \data_reg[4][2]_0\ => \data_reg[4][2]\,
      \data_reg[4][3]_0\ => \data_reg[4][3]\,
      \data_reg[4][4]_0\ => \data_reg[4][4]\,
      \data_reg[4][4]_1\ => \data_reg[4][4]_0\,
      \data_reg[4][4]_2\ => \data_reg[4][4]_1\,
      \data_reg[4][5]_0\ => \data_reg[4][5]\,
      \data_reg[4][5]_1\ => \data_reg[4][5]_0\,
      \data_reg[4][6]_0\ => \data_reg[4][6]\,
      \data_reg[4][6]_1\ => \data_reg[4][6]_0\,
      \data_reg[4][7]_0\ => \data_reg[4][7]\,
      \data_reg[4][7]_1\ => \data_reg[4][7]_0\,
      \data_reg[50][0]_0\(0) => \data_reg[50][0]\(0),
      \data_reg[51][0]_0\(0) => \data_reg[51][0]\(0),
      \data_reg[52][0]_0\(0) => \data_reg[52][0]\(0),
      \data_reg[53][0]_0\(0) => \data_reg[53][0]\(0),
      \data_reg[54][0]_0\(0) => \data_reg[54][0]\(0),
      \data_reg[55][0]_0\(0) => \data_reg[55][0]\(0),
      \data_reg[56][0]_0\(0) => \data_reg[56][0]\(0),
      \data_reg[57][0]_0\(0) => \data_reg[57][0]\(0),
      \data_reg[58][0]_0\(0) => \data_reg[58][0]\(0),
      \data_reg[59][0]_0\(0) => \data_reg[59][0]\(0),
      \data_reg[5][0]_0\ => \data_reg[5][0]\,
      \data_reg[5][0]_1\ => \data_reg[5][0]_0\,
      \data_reg[5][0]_2\ => \data_reg[5][0]_1\,
      \data_reg[5][2]_0\ => \data_reg[5][2]\,
      \data_reg[5][3]_0\ => \data_reg[5][3]\,
      \data_reg[5][4]_0\ => \data_reg[5][4]\,
      \data_reg[5][4]_1\ => \data_reg[5][4]_0\,
      \data_reg[5][4]_2\ => \data_reg[5][4]_1\,
      \data_reg[5][5]_0\ => \data_reg[5][5]\,
      \data_reg[5][5]_1\ => \data_reg[5][5]_0\,
      \data_reg[5][6]_0\ => \data_reg[5][6]\,
      \data_reg[5][6]_1\ => \data_reg[5][6]_0\,
      \data_reg[5][7]_0\ => \data_reg[5][7]\,
      \data_reg[5][7]_1\ => \data_reg[5][7]_0\,
      \data_reg[60][0]_0\(0) => \data_reg[60][0]\(0),
      \data_reg[61][0]_0\(0) => \data_reg[61][0]\(0),
      \data_reg[62][0]_0\(0) => \data_reg[62][0]\(0),
      \data_reg[6][0]_0\ => \data_reg[6][0]\,
      \data_reg[6][4]_0\(1 downto 0) => \data_reg[6][4]\(1 downto 0),
      \data_reg[6][4]_1\(1 downto 0) => \data_reg[6][4]_0\(1 downto 0),
      \data_reg[6][6]_0\ => \data_reg[6][6]\,
      \data_reg[6][6]_1\ => \data_reg[6][6]_0\,
      \data_reg[6][7]_0\(2 downto 0) => \data_reg[6][7]\(2 downto 0),
      \data_reg[7][0]_0\(0) => \data_reg[7][0]\(0),
      \data_reg[8][0]_0\(0) => \data_reg[8][0]\(0),
      \data_reg[9][0]_0\(0) => \data_reg[9][0]\(0),
      dout(9 downto 0) => dout(9 downto 0),
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[10]_0\ => \goreg_bm.dout_i_reg[10]_0\,
      \goreg_bm.dout_i_reg[10]_1\ => \goreg_bm.dout_i_reg[10]_1\,
      \goreg_bm.dout_i_reg[10]_2\ => \goreg_bm.dout_i_reg[10]_2\,
      \goreg_bm.dout_i_reg[10]_3\ => \goreg_bm.dout_i_reg[10]_3\,
      \goreg_bm.dout_i_reg[10]_4\ => \goreg_bm.dout_i_reg[10]_4\,
      \goreg_bm.dout_i_reg[10]_5\ => \goreg_bm.dout_i_reg[10]_5\,
      \goreg_bm.dout_i_reg[10]_6\ => \goreg_bm.dout_i_reg[10]_6\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[11]_0\ => \goreg_bm.dout_i_reg[11]_0\,
      \goreg_bm.dout_i_reg[11]_1\ => \goreg_bm.dout_i_reg[11]_1\,
      \goreg_bm.dout_i_reg[11]_2\ => \goreg_bm.dout_i_reg[11]_2\,
      \goreg_bm.dout_i_reg[11]_3\ => \goreg_bm.dout_i_reg[11]_3\,
      \goreg_bm.dout_i_reg[11]_4\ => \goreg_bm.dout_i_reg[11]_4\,
      \goreg_bm.dout_i_reg[11]_5\ => \goreg_bm.dout_i_reg[11]_5\,
      \goreg_bm.dout_i_reg[12]\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_0\ => \goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[12]_1\ => \goreg_bm.dout_i_reg[12]_1\,
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]_2\,
      \goreg_bm.dout_i_reg[12]_3\ => \goreg_bm.dout_i_reg[12]_3\,
      \goreg_bm.dout_i_reg[12]_4\ => \goreg_bm.dout_i_reg[12]_4\,
      \goreg_bm.dout_i_reg[13]\ => \goreg_bm.dout_i_reg[13]\,
      \goreg_bm.dout_i_reg[13]_0\ => \goreg_bm.dout_i_reg[13]_0\,
      \goreg_bm.dout_i_reg[13]_1\ => \goreg_bm.dout_i_reg[13]_1\,
      \goreg_bm.dout_i_reg[13]_2\ => \goreg_bm.dout_i_reg[13]_2\,
      \goreg_bm.dout_i_reg[3]\ => \goreg_bm.dout_i_reg[3]\,
      \goreg_bm.dout_i_reg[4]\ => \goreg_bm.dout_i_reg[4]\,
      \goreg_bm.dout_i_reg[4]_0\ => \goreg_bm.dout_i_reg[4]_0\,
      \goreg_bm.dout_i_reg[5]\ => \goreg_bm.dout_i_reg[5]\,
      \goreg_bm.dout_i_reg[5]_0\ => \goreg_bm.dout_i_reg[5]_0\,
      \goreg_bm.dout_i_reg[5]_1\ => \goreg_bm.dout_i_reg[5]_1\,
      \goreg_bm.dout_i_reg[8]\ => \goreg_bm.dout_i_reg[8]\,
      \goreg_bm.dout_i_reg[8]_0\ => \goreg_bm.dout_i_reg[8]_0\,
      \goreg_bm.dout_i_reg[8]_1\ => \goreg_bm.dout_i_reg[8]_1\,
      \goreg_bm.dout_i_reg[8]_2\ => \goreg_bm.dout_i_reg[8]_2\,
      \goreg_bm.dout_i_reg[8]_3\ => \goreg_bm.dout_i_reg[8]_3\,
      \goreg_bm.dout_i_reg[8]_4\ => \goreg_bm.dout_i_reg[8]_4\,
      \goreg_bm.dout_i_reg[8]_5\ => \goreg_bm.dout_i_reg[8]_5\,
      \goreg_bm.dout_i_reg[8]_6\ => \goreg_bm.dout_i_reg[8]_6\,
      \goreg_bm.dout_i_reg[8]_7\ => \goreg_bm.dout_i_reg[8]_7\,
      \goreg_bm.dout_i_reg[8]_8\ => \goreg_bm.dout_i_reg[8]_8\,
      \goreg_bm.dout_i_reg[8]_9\ => \goreg_bm.dout_i_reg[8]_9\,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => \goreg_bm.dout_i_reg[9]_0\,
      \goreg_bm.dout_i_reg[9]_1\ => \goreg_bm.dout_i_reg[9]_1\,
      \goreg_bm.dout_i_reg[9]_2\ => \goreg_bm.dout_i_reg[9]_2\,
      \goreg_bm.dout_i_reg[9]_3\ => \goreg_bm.dout_i_reg[9]_3\,
      \goreg_bm.dout_i_reg[9]_4\ => \goreg_bm.dout_i_reg[9]_4\,
      \goreg_bm.dout_i_reg[9]_5\ => \goreg_bm.dout_i_reg[9]_5\,
      \goreg_bm.dout_i_reg[9]_6\ => \goreg_bm.dout_i_reg[9]_6\,
      \guf.guf1.underflow_i_reg\ => \guf.guf1.underflow_i_reg\,
      \guf.guf1.underflow_i_reg_0\ => \guf.guf1.underflow_i_reg_0\,
      \guf.guf1.underflow_i_reg_1\ => \guf.guf1.underflow_i_reg_1\,
      \guf.guf1.underflow_i_reg_2\ => \guf.guf1.underflow_i_reg_2\,
      \guf.guf1.underflow_i_reg_3\ => \guf.guf1.underflow_i_reg_3\,
      \guf.guf1.underflow_i_reg_4\ => \guf.guf1.underflow_i_reg_4\,
      \refresh_reg[1]_0\ => \refresh_reg[1]\,
      \refresh_reg[3]_0\(0) => \refresh_reg[3]\(0),
      \refresh_reg[6]_inv_0\ => \refresh_reg[6]_inv\(2),
      rtc_0_rd_reg_o(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      sda_o_i_2(2 downto 0) => sda_o_i_2(2 downto 0),
      underflow => underflow,
      update_i_reg_0 => update_i_reg,
      update_i_reg_1 => update_i_reg_0,
      update_i_reg_2 => update_i_reg_1,
      update_i_reg_3 => update_i_reg_2,
      update_i_reg_4 => update_i_reg_3,
      update_i_reg_5 => update_i_reg_4,
      update_i_reg_6 => update_i_reg_5,
      update_t_reg => update_t_reg,
      update_t_reg_0 => update_t_reg_0,
      update_t_reg_1 => update_t_reg_1,
      \wr_data_reg[11]_0\(10 downto 0) => \wr_data_reg[11]\(10 downto 0),
      \wr_data_reg[13]_0\(2 downto 0) => Q(2 downto 0),
      \wr_data_reg[14]_0\(14 downto 0) => \wr_data_reg[14]\(14 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    scl_reg : out STD_LOGIC;
    i2c_rw_reg : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    rtc_0_rd_reg_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ack_reg : out STD_LOGIC;
    \bcnt_reg[0]\ : out STD_LOGIC;
    \wr_reg_o_reg[3]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    update_t_reg_0 : out STD_LOGIC;
    \data_o_reg[0]\ : out STD_LOGIC;
    \data_o_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_reg_o_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_6\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_11\ : out STD_LOGIC;
    \data_o_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_12\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \wr_reg_o_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_10\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_11\ : out STD_LOGIC;
    \data_o_reg[3]\ : out STD_LOGIC;
    \wr_reg_o_reg[2]\ : out STD_LOGIC;
    \data_o_reg[4]_0\ : out STD_LOGIC;
    \data_o_reg[0]_0\ : out STD_LOGIC;
    \data_o_reg[0]_1\ : out STD_LOGIC;
    \data_o_reg[0]_2\ : out STD_LOGIC;
    \data_o_reg[3]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_0\ : out STD_LOGIC;
    \data_o_reg[0]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[2]\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bcnt_reg[1]\ : out STD_LOGIC;
    old_scl_reg : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_1\ : out STD_LOGIC;
    \sda_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_peripheral : in STD_LOGIC;
    sda_reg : in STD_LOGIC;
    scl_reg_0 : in STD_LOGIC;
    i2c_rw_reg_0 : in STD_LOGIC;
    update_t_reg_3 : in STD_LOGIC;
    reset : in STD_LOGIC;
    sda_o_reg : in STD_LOGIC;
    \wr_data_reg[11]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[4][0]\ : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    \data_reg[20][0]\ : in STD_LOGIC;
    \data_reg[62][0]\ : in STD_LOGIC;
    \data_reg[62][0]_0\ : in STD_LOGIC;
    \data_reg[61][0]\ : in STD_LOGIC;
    \data_reg[16][0]\ : in STD_LOGIC;
    \data_reg[40][0]\ : in STD_LOGIC;
    \data_reg[49][0]\ : in STD_LOGIC;
    \data_reg[45][0]\ : in STD_LOGIC;
    \data_reg[58][0]\ : in STD_LOGIC;
    \data_reg[27][0]\ : in STD_LOGIC;
    \data_reg[53][0]\ : in STD_LOGIC;
    \data_reg[30][0]\ : in STD_LOGIC;
    \data_reg[35][0]\ : in STD_LOGIC;
    \data_reg[18][0]\ : in STD_LOGIC;
    \data_reg[17][0]\ : in STD_LOGIC;
    \data_reg[34][0]\ : in STD_LOGIC;
    \data_reg[46][0]\ : in STD_LOGIC;
    \data_reg[39][0]\ : in STD_LOGIC;
    \data_reg[59][0]\ : in STD_LOGIC;
    \data_reg[47][0]\ : in STD_LOGIC;
    \data_reg[37][0]\ : in STD_LOGIC;
    \data_reg[35][0]_0\ : in STD_LOGIC;
    \data_reg[8][0]\ : in STD_LOGIC;
    \data_reg[19][0]\ : in STD_LOGIC;
    \data_reg[19][0]_0\ : in STD_LOGIC;
    \data_reg[14][0]\ : in STD_LOGIC;
    \data_reg[22][0]\ : in STD_LOGIC;
    \data_reg[11][0]\ : in STD_LOGIC;
    \data_reg[14][0]_0\ : in STD_LOGIC;
    \data_reg[47][0]_0\ : in STD_LOGIC;
    \data_reg[21][0]\ : in STD_LOGIC;
    \data_reg[32][0]\ : in STD_LOGIC;
    \data_reg[38][0]\ : in STD_LOGIC;
    \data_reg[33][0]\ : in STD_LOGIC;
    \data_reg[13][0]\ : in STD_LOGIC;
    \data_reg[42][0]\ : in STD_LOGIC;
    \data_reg[45][0]_0\ : in STD_LOGIC;
    \data_reg[33][0]_0\ : in STD_LOGIC;
    \data_reg[50][0]\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    \data_reg[9][0]\ : in STD_LOGIC;
    \data_reg[52][0]\ : in STD_LOGIC;
    \data_reg[43][0]\ : in STD_LOGIC;
    \data_reg[36][0]\ : in STD_LOGIC;
    \data_reg[36][0]_0\ : in STD_LOGIC;
    \data_reg[12][0]\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    \data_reg[63][0]\ : in STD_LOGIC;
    \data_reg[6][4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[0][0]\ : in STD_LOGIC;
    \data_reg[15][0]\ : in STD_LOGIC;
    \data_reg[5][4]\ : in STD_LOGIC;
    \data_reg[5][0]\ : in STD_LOGIC;
    \data_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[2][0]\ : in STD_LOGIC;
    \data_reg[2][0]_0\ : in STD_LOGIC;
    sda_o_reg_0 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_rtcc_rtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc
     port map (
      D(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      ack14_out => ack14_out,
      ack_reg_0 => ack_reg,
      \bcnt_reg[0]_0\ => \bcnt_reg[0]\,
      \bcnt_reg[0]_1\ => \bcnt_reg[0]_0\,
      \bcnt_reg[1]_0\ => \bcnt_reg[1]\,
      \bcnt_reg[1]_1\ => \bcnt_reg[1]_0\,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]_0\ => \cnt_reg[0]\,
      \cnt_reg[1]_0\ => \cnt_reg[1]\,
      \cnt_reg[2]_0\(2 downto 0) => \cnt_reg[2]\(2 downto 0),
      \data_o_reg[0]_0\ => \data_o_reg[0]\,
      \data_o_reg[0]_1\ => \data_o_reg[0]_0\,
      \data_o_reg[0]_2\ => \data_o_reg[0]_1\,
      \data_o_reg[0]_3\ => \data_o_reg[0]_2\,
      \data_o_reg[0]_4\ => \data_o_reg[0]_3\,
      \data_o_reg[3]_0\ => \data_o_reg[3]\,
      \data_o_reg[3]_1\ => \data_o_reg[3]_0\,
      \data_o_reg[4]_0\(1 downto 0) => \data_o_reg[4]\(1 downto 0),
      \data_o_reg[4]_1\ => \data_o_reg[4]_0\,
      \data_o_reg[7]_0\(7 downto 0) => \data_o_reg[7]_0\(7 downto 0),
      \data_o_reg[7]_1\(4 downto 0) => \data_o_reg[7]\(4 downto 0),
      \data_reg[0][0]\ => \data_reg[0][0]\,
      \data_reg[0][0]_0\(0) => \data_reg[0][0]_0\(0),
      \data_reg[0][3]\ => \data_reg[0][3]\,
      \data_reg[11][0]\ => \data_reg[11][0]\,
      \data_reg[12][0]\ => \data_reg[12][0]\,
      \data_reg[13][0]\ => \data_reg[13][0]\,
      \data_reg[14][0]\ => \data_reg[14][0]\,
      \data_reg[14][0]_0\ => \data_reg[14][0]_0\,
      \data_reg[15][0]\ => \data_reg[15][0]\,
      \data_reg[16][0]\ => \data_reg[16][0]\,
      \data_reg[17][0]\ => \data_reg[17][0]\,
      \data_reg[18][0]\ => \data_reg[18][0]\,
      \data_reg[19][0]\ => \data_reg[19][0]\,
      \data_reg[19][0]_0\ => \data_reg[19][0]_0\,
      \data_reg[1][0]\(0) => \data_reg[1][0]\(0),
      \data_reg[20][0]\ => \data_reg[20][0]\,
      \data_reg[21][0]\ => \data_reg[21][0]\,
      \data_reg[22][0]\ => \data_reg[22][0]\,
      \data_reg[27][0]\ => \data_reg[27][0]\,
      \data_reg[2][0]\ => \data_reg[2][0]\,
      \data_reg[2][0]_0\ => \data_reg[2][0]_0\,
      \data_reg[30][0]\ => \data_reg[30][0]\,
      \data_reg[32][0]\ => \data_reg[32][0]\,
      \data_reg[33][0]\ => \data_reg[33][0]\,
      \data_reg[33][0]_0\ => \data_reg[33][0]_0\,
      \data_reg[34][0]\ => \data_reg[34][0]\,
      \data_reg[35][0]\ => \data_reg[35][0]\,
      \data_reg[35][0]_0\ => \data_reg[35][0]_0\,
      \data_reg[36][0]\ => \data_reg[36][0]\,
      \data_reg[36][0]_0\ => \data_reg[36][0]_0\,
      \data_reg[37][0]\ => \data_reg[37][0]\,
      \data_reg[38][0]\ => \data_reg[38][0]\,
      \data_reg[39][0]\ => \data_reg[39][0]\,
      \data_reg[3][5]\ => \data_reg[3][5]\,
      \data_reg[3][5]_0\ => \data_reg[3][5]_0\,
      \data_reg[40][0]\ => \data_reg[40][0]\,
      \data_reg[42][0]\ => \data_reg[42][0]\,
      \data_reg[43][0]\ => \data_reg[43][0]\,
      \data_reg[45][0]\ => \data_reg[45][0]\,
      \data_reg[45][0]_0\ => \data_reg[45][0]_0\,
      \data_reg[46][0]\ => \data_reg[46][0]\,
      \data_reg[47][0]\ => \data_reg[47][0]\,
      \data_reg[47][0]_0\ => \data_reg[47][0]_0\,
      \data_reg[49][0]\ => \data_reg[49][0]\,
      \data_reg[4][0]\ => \data_reg[4][0]\,
      \data_reg[4][0]_0\ => \data_reg[4][0]_0\,
      \data_reg[50][0]\ => \data_reg[50][0]\,
      \data_reg[52][0]\ => \data_reg[52][0]\,
      \data_reg[53][0]\ => \data_reg[53][0]\,
      \data_reg[58][0]\ => \data_reg[58][0]\,
      \data_reg[59][0]\ => \data_reg[59][0]\,
      \data_reg[5][0]\ => \data_reg[5][0]\,
      \data_reg[5][4]\ => \data_reg[5][4]\,
      \data_reg[61][0]\ => \data_reg[61][0]\,
      \data_reg[62][0]\ => \data_reg[62][0]\,
      \data_reg[62][0]_0\ => \data_reg[62][0]_0\,
      \data_reg[63][0]\ => \data_reg[63][0]\,
      \data_reg[6][4]\(1 downto 0) => \data_reg[6][4]\(1 downto 0),
      \data_reg[8][0]\ => \data_reg[8][0]\,
      \data_reg[9][0]\ => \data_reg[9][0]\,
      dout(13 downto 0) => dout(13 downto 0),
      \goreg_bm.dout_i_reg[0]\ => \goreg_bm.dout_i_reg[0]\,
      \goreg_bm.dout_i_reg[10]\(0) => \goreg_bm.dout_i_reg[10]\(0),
      \goreg_bm.dout_i_reg[11]\(0) => \goreg_bm.dout_i_reg[11]\(0),
      \goreg_bm.dout_i_reg[11]_0\(0) => \goreg_bm.dout_i_reg[11]_0\(0),
      \goreg_bm.dout_i_reg[11]_1\(0) => \goreg_bm.dout_i_reg[11]_1\(0),
      \goreg_bm.dout_i_reg[11]_2\(0) => \goreg_bm.dout_i_reg[11]_2\(0),
      \goreg_bm.dout_i_reg[11]_3\ => \goreg_bm.dout_i_reg[11]_3\,
      \goreg_bm.dout_i_reg[11]_4\ => \goreg_bm.dout_i_reg[11]_4\,
      \goreg_bm.dout_i_reg[11]_5\ => \goreg_bm.dout_i_reg[11]_5\,
      \goreg_bm.dout_i_reg[12]\(0) => \goreg_bm.dout_i_reg[12]\(0),
      \goreg_bm.dout_i_reg[12]_0\(0) => \goreg_bm.dout_i_reg[12]_0\(0),
      \goreg_bm.dout_i_reg[12]_1\(0) => \goreg_bm.dout_i_reg[12]_1\(0),
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]_2\,
      \goreg_bm.dout_i_reg[13]\(0) => \goreg_bm.dout_i_reg[13]\(0),
      \goreg_bm.dout_i_reg[13]_0\(0) => \goreg_bm.dout_i_reg[13]_0\(0),
      \goreg_bm.dout_i_reg[13]_1\(0) => \goreg_bm.dout_i_reg[13]_1\(0),
      \goreg_bm.dout_i_reg[13]_2\(0) => \goreg_bm.dout_i_reg[13]_2\(0),
      \goreg_bm.dout_i_reg[13]_3\(0) => \goreg_bm.dout_i_reg[13]_3\(0),
      \goreg_bm.dout_i_reg[13]_4\(0) => \goreg_bm.dout_i_reg[13]_4\(0),
      \goreg_bm.dout_i_reg[1]\ => \goreg_bm.dout_i_reg[1]\,
      \goreg_bm.dout_i_reg[2]\ => \goreg_bm.dout_i_reg[2]\,
      \goreg_bm.dout_i_reg[6]\ => \goreg_bm.dout_i_reg[6]\,
      \goreg_bm.dout_i_reg[8]\(0) => \goreg_bm.dout_i_reg[8]\(0),
      \goreg_bm.dout_i_reg[9]\(0) => \goreg_bm.dout_i_reg[9]\(0),
      \guf.guf1.underflow_i_reg\(0) => \guf.guf1.underflow_i_reg\(0),
      i2c_rw_reg_0 => i2c_rw_reg,
      i2c_rw_reg_1 => i2c_rw_reg_0,
      old_scl_reg_0 => old_scl_reg,
      reset => reset,
      scl_i => scl_i,
      scl_reg_0 => scl_reg,
      scl_reg_1 => scl_reg_0,
      \scl_sr_reg[1]_0\(1 downto 0) => \scl_sr_reg[1]\(1 downto 0),
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg_0 => sda_o_reg,
      sda_o_reg_1 => sda_o_reg_0,
      sda_reg_0 => D(0),
      sda_reg_1 => sda_reg,
      \sda_sr_reg[1]_0\(1 downto 0) => \sda_sr_reg[1]\(1 downto 0),
      \tmp_reg[0]_0\(0) => D(1),
      underflow => underflow,
      update_i_reg(0) => update_i_reg(0),
      update_t_reg_0 => update_t_reg,
      update_t_reg_1 => update_t_reg_0,
      update_t_reg_2(0) => update_t_reg_1(0),
      update_t_reg_3(0) => update_t_reg_2(0),
      update_t_reg_4 => update_t_reg_3,
      \wr_data_reg[11]\ => \wr_data_reg[11]\,
      \wr_data_reg[11]_0\(0) => \wr_data_reg[11]_0\(0),
      \wr_data_reg[8]\(2 downto 0) => \wr_data_reg[8]\(2 downto 0),
      \wr_reg_o_reg[0]_0\(0) => \wr_reg_o_reg[0]\(0),
      \wr_reg_o_reg[0]_1\(0) => \wr_reg_o_reg[0]_0\(0),
      \wr_reg_o_reg[1]_0\(0) => \wr_reg_o_reg[1]\(0),
      \wr_reg_o_reg[1]_1\ => \wr_reg_o_reg[1]_0\,
      \wr_reg_o_reg[2]_0\ => \wr_reg_o_reg[2]\,
      \wr_reg_o_reg[2]_1\ => \wr_reg_o_reg[2]_0\,
      \wr_reg_o_reg[2]_2\ => \wr_reg_o_reg[2]_1\,
      \wr_reg_o_reg[3]_0\(10 downto 0) => \wr_reg_o_reg[3]\(10 downto 0),
      \wr_reg_o_reg[3]_1\(0) => \wr_reg_o_reg[3]_0\(0),
      \wr_reg_o_reg[3]_2\(0) => \wr_reg_o_reg[3]_1\(0),
      \wr_reg_o_reg[3]_3\(0) => \wr_reg_o_reg[3]_2\(0),
      \wr_reg_o_reg[3]_4\(0) => \wr_reg_o_reg[3]_3\(0),
      \wr_reg_o_reg[3]_5\(0) => \wr_reg_o_reg[3]_4\(0),
      \wr_reg_o_reg[3]_6\(0) => \wr_reg_o_reg[3]_5\(0),
      \wr_reg_o_reg[3]_7\(0) => \wr_reg_o_reg[3]_6\(0),
      \wr_reg_o_reg[3]_8\(0) => \wr_reg_o_reg[3]_7\(0),
      \wr_reg_o_reg[3]_9\(0) => \wr_reg_o_reg[3]_8\(0),
      \wr_reg_o_reg[4]_0\(0) => \wr_reg_o_reg[4]\(0),
      \wr_reg_o_reg[4]_1\(0) => \wr_reg_o_reg[4]_0\(0),
      \wr_reg_o_reg[4]_10\(0) => \wr_reg_o_reg[4]_9\(0),
      \wr_reg_o_reg[4]_11\ => \wr_reg_o_reg[4]_10\,
      \wr_reg_o_reg[4]_12\ => \wr_reg_o_reg[4]_11\,
      \wr_reg_o_reg[4]_2\(0) => \wr_reg_o_reg[4]_1\(0),
      \wr_reg_o_reg[4]_3\(0) => \wr_reg_o_reg[4]_2\(0),
      \wr_reg_o_reg[4]_4\(0) => \wr_reg_o_reg[4]_3\(0),
      \wr_reg_o_reg[4]_5\(0) => \wr_reg_o_reg[4]_4\(0),
      \wr_reg_o_reg[4]_6\(0) => \wr_reg_o_reg[4]_5\(0),
      \wr_reg_o_reg[4]_7\(0) => \wr_reg_o_reg[4]_6\(0),
      \wr_reg_o_reg[4]_8\(0) => \wr_reg_o_reg[4]_7\(0),
      \wr_reg_o_reg[4]_9\(0) => \wr_reg_o_reg[4]_8\(0),
      \wr_reg_o_reg[5]_0\(0) => \wr_reg_o_reg[5]\(0),
      \wr_reg_o_reg[5]_1\(0) => \wr_reg_o_reg[5]_0\(0),
      \wr_reg_o_reg[5]_10\(0) => \wr_reg_o_reg[5]_9\(0),
      \wr_reg_o_reg[5]_11\(0) => \wr_reg_o_reg[5]_10\(0),
      \wr_reg_o_reg[5]_12\ => \wr_reg_o_reg[5]_11\,
      \wr_reg_o_reg[5]_13\ => \wr_reg_o_reg[5]_12\,
      \wr_reg_o_reg[5]_2\(0) => \wr_reg_o_reg[5]_1\(0),
      \wr_reg_o_reg[5]_3\(0) => \wr_reg_o_reg[5]_2\(0),
      \wr_reg_o_reg[5]_4\(0) => \wr_reg_o_reg[5]_3\(0),
      \wr_reg_o_reg[5]_5\(0) => \wr_reg_o_reg[5]_4\(0),
      \wr_reg_o_reg[5]_6\(0) => \wr_reg_o_reg[5]_5\(0),
      \wr_reg_o_reg[5]_7\ => \wr_reg_o_reg[5]_6\,
      \wr_reg_o_reg[5]_8\(0) => \wr_reg_o_reg[5]_7\(0),
      \wr_reg_o_reg[5]_9\(0) => \wr_reg_o_reg[5]_8\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc_reset
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_slave_attachment is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : out STD_LOGIC;
    Bus_RNW_reg_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg_0 : out STD_LOGIC;
    is_read_reg_0 : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2_0\ : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_1\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_slave_attachment;

architecture STRUCTURE of zxnexys_zxrtc_0_0_slave_attachment is
  signal AXI_IP2Bus_Data : STD_LOGIC_VECTOR ( 24 to 31 );
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_2_n_0\ : STD_LOGIC;
  signal bus2ip_rnw_i_reg_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal is_read_i_1_n_0 : STD_LOGIC;
  signal \^is_read_reg_0\ : STD_LOGIC;
  signal is_read_reg_n_0 : STD_LOGIC;
  signal is_write_i_1_n_0 : STD_LOGIC;
  signal is_write_i_2_n_0 : STD_LOGIC;
  signal \^is_write_reg_0\ : STD_LOGIC;
  signal is_write_reg_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst : STD_LOGIC;
  signal s_axi_bresp_i : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_i_reg_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal s_axi_rresp_i : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_i_reg_0\ : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[8]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of start2_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair55";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  is_read_reg_0 <= \^is_read_reg_0\;
  is_write_reg_0 <= \^is_write_reg_0\;
  s_axi_bvalid_i_reg_0 <= \^s_axi_bvalid_i_reg_0\;
  s_axi_rvalid_i_reg_0 <= \^s_axi_rvalid_i_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888F888F888F88"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => s_axi_arvalid,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => s_axi_wvalid,
      I5 => s_axi_awvalid,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => s_axi_arvalid,
      I2 => \^is_read_reg_0\,
      I3 => s_axi_rresp_i,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => \^is_write_reg_0\,
      I5 => s_axi_bresp_i,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => s_axi_bresp_i,
      I2 => s_axi_rresp_i,
      I3 => \^is_read_reg_0\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => \FSM_onehot_state[3]_i_2_n_0\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^s_axi_rvalid_i_reg_0\,
      I1 => s_axi_rready,
      I2 => \^s_axi_bvalid_i_reg_0\,
      I3 => s_axi_bready,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => s_axi_rresp_i,
      R => rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => s_axi_bresp_i,
      R => rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => rst
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(0),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(1),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(2),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(3),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      R => clear
    );
I_DECODER: entity work.zxnexys_zxrtc_0_0_address_decoder
     port map (
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      AXI_IP2Bus_WrAck2_reg => bus2ip_rnw_i_reg_n_0,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg,
      D(7) => AXI_IP2Bus_Data(24),
      D(6) => AXI_IP2Bus_Data(25),
      D(5) => AXI_IP2Bus_Data(26),
      D(4) => AXI_IP2Bus_Data(27),
      D(3) => AXI_IP2Bus_Data(28),
      D(2) => AXI_IP2Bus_Data(29),
      D(1) => AXI_IP2Bus_Data(30),
      D(0) => AXI_IP2Bus_Data(31),
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4) => Bus2IIC_Addr(0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3 downto 2) => \^q\(1 downto 0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1) => Bus2IIC_Addr(5),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0) => Bus2IIC_Addr(6),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ => is_read_reg_n_0,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ => is_write_reg_n_0,
      Q => start2,
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\(1) => \s_axi_rdata_i[7]_i_6_0\(3),
      \cr_i_reg[2]_0\(0) => \s_axi_rdata_i[7]_i_6_0\(1),
      \cr_i_reg[2]_1\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => \^is_read_reg_0\,
      is_write_reg => \^is_write_reg_0\,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready_INST_0_0(3 downto 0) => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3 downto 0),
      \s_axi_rdata_i_reg[0]\ => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]_0\,
      \s_axi_rdata_i_reg[1]\ => \s_axi_rdata_i[1]_i_2_n_0\,
      \s_axi_rdata_i_reg[1]_0\ => \s_axi_rdata_i[1]_i_3_n_0\,
      \s_axi_rdata_i_reg[1]_1\ => \s_axi_rdata_i[1]_i_4_n_0\,
      \s_axi_rdata_i_reg[2]\ => \s_axi_rdata_i_reg[2]_i_2_n_0\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]_0\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i[3]_i_4_n_0\,
      \s_axi_rdata_i_reg[3]_1\ => \s_axi_rdata_i[3]_i_5_n_0\,
      \s_axi_rdata_i_reg[4]\ => \s_axi_rdata_i_reg[4]_i_2_n_0\,
      \s_axi_rdata_i_reg[5]\ => \s_axi_rdata_i_reg[5]_i_2_n_0\,
      \s_axi_rdata_i_reg[6]\ => \s_axi_rdata_i_reg[6]_i_2_n_0\,
      \s_axi_rdata_i_reg[7]\(7 downto 0) => \s_axi_rdata_i_reg[7]_0\(7 downto 0),
      \s_axi_rdata_i_reg[7]_0\ => \s_axi_rdata_i_reg[7]_i_2_n_0\,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(2),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      O => \bus2ip_addr_i[6]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020202"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_wvalid,
      I4 => s_axi_awvalid,
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(4),
      O => \bus2ip_addr_i[8]_i_2_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => Bus2IIC_Addr(6),
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => Bus2IIC_Addr(5),
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => \^q\(0),
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[6]_i_1_n_0\,
      Q => \^q\(1),
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[8]_i_2_n_0\,
      Q => Bus2IIC_Addr(0),
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => s_axi_arvalid,
      Q => bus2ip_rnw_i_reg_n_0,
      R => rst
    );
is_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => is_read_reg_n_0,
      O => is_read_i_1_n_0
    );
is_read_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_read_i_1_n_0,
      Q => is_read_reg_n_0,
      R => rst
    );
is_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => is_write_i_2_n_0,
      I5 => is_write_reg_n_0,
      O => is_write_i_1_n_0
    );
is_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^s_axi_rvalid_i_reg_0\,
      I2 => s_axi_rready,
      I3 => \^s_axi_bvalid_i_reg_0\,
      I4 => s_axi_bready,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => is_write_i_2_n_0
    );
is_write_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_write_i_1_n_0,
      Q => is_write_reg_n_0,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_Bus2IP_Reset,
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^is_write_reg_0\,
      I4 => \^s_axi_bvalid_i_reg_0\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid_i_reg_0\,
      R => rst
    );
\s_axi_rdata_i[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_i_2_0\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_1\,
      O => \s_axi_rdata_i[0]_i_3_n_0\
    );
\s_axi_rdata_i[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(7),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_i_2_1\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_0\,
      O => \s_axi_rdata_i[0]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEFFFFFFFEF"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \s_axi_rdata_i[7]_i_6_0\(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[1]_0\(0),
      O => \s_axi_rdata_i[1]_i_2_n_0\
    );
\s_axi_rdata_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00FA000C000A0"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \s_axi_rdata_i_reg[7]_i_2_0\(1),
      I2 => Bus2IIC_Addr(5),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \s_axi_rdata_i[7]_i_6_1\(0),
      O => \s_axi_rdata_i[1]_i_3_n_0\
    );
\s_axi_rdata_i[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22200020"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => \^q\(1),
      I2 => Rc_fifo_data(6),
      I3 => \^q\(0),
      I4 => \s_axi_rdata_i_reg[7]_i_2_1\(1),
      I5 => \s_axi_rdata_i[1]_i_6_n_0\,
      O => \s_axi_rdata_i[1]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => \s_axi_rdata_i[7]_i_7_0\(0),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[6]_i_4_0\(0),
      I4 => \^q\(0),
      O => \s_axi_rdata_i[1]_i_6_n_0\
    );
\s_axi_rdata_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(2),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(2),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[2]_i_2_0\,
      O => \s_axi_rdata_i[2]_i_3_n_0\
    );
\s_axi_rdata_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(5),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(2),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[2]_i_6_n_0\,
      O => \s_axi_rdata_i[2]_i_4_n_0\
    );
\s_axi_rdata_i[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(1),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(1),
      O => \s_axi_rdata_i[2]_i_6_n_0\
    );
\s_axi_rdata_i[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IIC_Addr(5),
      I2 => Bus2IIC_Addr(6),
      I3 => Tx_fifo_data_0(3),
      I4 => \^q\(0),
      I5 => \s_axi_rdata_i_reg[7]_i_2_0\(3),
      O => \s_axi_rdata_i[3]_i_4_n_0\
    );
\s_axi_rdata_i[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(4),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(3),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[3]_i_6_n_0\,
      O => \s_axi_rdata_i[3]_i_5_n_0\
    );
\s_axi_rdata_i[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(2),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(2),
      O => \s_axi_rdata_i[3]_i_6_n_0\
    );
\s_axi_rdata_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(4),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(4),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[4]_i_5_n_0\,
      O => \s_axi_rdata_i[4]_i_3_n_0\
    );
\s_axi_rdata_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(3),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(4),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[4]_i_6_n_0\,
      O => \s_axi_rdata_i[4]_i_4_n_0\
    );
\s_axi_rdata_i[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(2),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(1),
      O => \s_axi_rdata_i[4]_i_5_n_0\
    );
\s_axi_rdata_i[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(3),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(3),
      O => \s_axi_rdata_i[4]_i_6_n_0\
    );
\s_axi_rdata_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(5),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(5),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[5]_i_5_n_0\,
      O => \s_axi_rdata_i[5]_i_3_n_0\
    );
\s_axi_rdata_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(2),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(5),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[5]_i_6_n_0\,
      O => \s_axi_rdata_i[5]_i_4_n_0\
    );
\s_axi_rdata_i[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(3),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(2),
      O => \s_axi_rdata_i[5]_i_5_n_0\
    );
\s_axi_rdata_i[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(4),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(4),
      O => \s_axi_rdata_i[5]_i_6_n_0\
    );
\s_axi_rdata_i[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(6),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[6]_i_5_n_0\,
      O => \s_axi_rdata_i[6]_i_3_n_0\
    );
\s_axi_rdata_i[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(1),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(6),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[6]_i_6_n_0\,
      O => \s_axi_rdata_i[6]_i_4_n_0\
    );
\s_axi_rdata_i[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(4),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(3),
      O => \s_axi_rdata_i[6]_i_5_n_0\
    );
\s_axi_rdata_i[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(5),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(5),
      O => \s_axi_rdata_i[6]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => Dtre,
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(6),
      O => \s_axi_rdata_i[7]_i_10_n_0\
    );
\s_axi_rdata_i[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(7),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(7),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[7]_i_9_n_0\,
      O => \s_axi_rdata_i[7]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(0),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(7),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[7]_i_10_n_0\,
      O => \s_axi_rdata_i[7]_i_7_n_0\
    );
\s_axi_rdata_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(5),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(4),
      O => \s_axi_rdata_i[7]_i_9_n_0\
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(31),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[0]_i_3_n_0\,
      I1 => \s_axi_rdata_i[0]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(30),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(29),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[2]_i_3_n_0\,
      I1 => \s_axi_rdata_i[2]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[2]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(28),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(27),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[4]_i_3_n_0\,
      I1 => \s_axi_rdata_i[4]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[4]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(26),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[5]_i_3_n_0\,
      I1 => \s_axi_rdata_i[5]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[5]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(25),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[6]_i_3_n_0\,
      I1 => \s_axi_rdata_i[6]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[6]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(24),
      Q => s_axi_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[7]_i_6_n_0\,
      I1 => \s_axi_rdata_i[7]_i_7_n_0\,
      O => \s_axi_rdata_i_reg[7]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^is_read_reg_0\,
      I4 => \^s_axi_rvalid_i_reg_0\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid_i_reg_0\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => \state_reg_n_0_[1]\,
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FBB3F88"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => s_axi_arvalid,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFA3A30FFFA0A0"
    )
        port map (
      I0 => \^is_read_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state[3]_i_2_n_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[1]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6592)
`protect data_block
Co+fLX7TrwmpQCbwNrL3dZeAN24eUFvhlircNHMD1kKhG5OsUW780m0RHm5U4UFPicYEHYgJEjl8
MzDvxhqJi6CbCZtwexsiwmqqEnz7BlLGVBVR7hsYPP3M7XtS22ZKSevRQ+UjfkSvoch3cX5bEOqV
32dWwRDl6ueprOE2r6XYH03MmQzX30OJnsHi8Lk0RTiBXueCbjUysfurkuD5x+1DH3dKL4HDK5NF
fsa/oydQltJFDJgxdNSisjJJ7CRwzIMexj/cTJ3NphNsXwZv4s+iKT/bVKfqcdEDlGcLNeXR7XBm
oZ/6O7mt3lnv0IJtR/mQ9iFkmN/iDpVeCY7YWk4sGMC6Hgwgn49BEO9xUFau1sSAOuaflWy4cyYo
Ha5/1XD96zihU+dQg8xTCrUFPlEXslCPYC7LhOd6L9HCc6mbepoH0ySd6bkMcX6q3s7V5bwTthlF
YbqvpOX6/t54co2qqrlIq3itQTLlJklSLNLLwYUJcn2QRvmbgLhmeMGEv6LMOCyZj/UlVfi1kuMY
Q1KTsYDwii1i/T1tgqsIDgvD+9rGoZcHz0YcmF+yO7CcUZ4Z/6A3+HSRxtm+qq0Ne1ihdsTj2qF/
0kuxR93oAvvURanRpp+M4Rfa5Q705QYAP0Oj2LqmssfOMZZRnaT/nXeoVL6w0OkD+5u+TZk1JIoE
6euctwh1PA3jqtLl87PbDEP/VEk7NWskkRHrpPEsatRzN803ciXjWPOJWixQpjHl7S37yt5Z3yk1
OvbU4L0pppBW3vFoaIAM69dXxSe3vWhRZLiybe61z/qBViCCsQGIV0ztUtuFdO5/rEnqLARCqXfx
VdGJNpP3ABpGUXcVziYgajur5bUDzkvbt0PgOwG22ZQbpEo7pH40z4SeqchX5sO+YKdyyuQXy/Qf
jOMAUt2JR9m9TrwgJkunbhYleL3YyVf8Q6jdeL7V6Pl4vp0cYjDcYbC2+fnm7hoavsHNeUZ+Mhld
m4Qp477b8AKM0mBGE31eT7dVG4RtK75GUgADWLOUXLmfOzC6fvsh5fZdJnf8Fh7r8bQ7YM3ZzRcb
ShcGLSwJ7Gdu+ig/kLm+vQn6UebxV+Ccu/bfj/wYPH09f0IhF/lf2a21lw7VuCjR344x1UvhJdi0
YS3cygirOXhJhquiLOD6TzZ3G7atYAEexl9ssZc48s8/0ZUWEQyFlYBXbisI+qya87Kt4OQCIXZV
6YQSG2SL7RlFHXfC9ER7NGqS4vUIvacn1Tfete+N4uE9h1NEln6yF3qcB5aH7MsJ3c2xXCvnlOYM
LHOWPVyNGw52BwdjctSPk93KMbdOl7ea9EjXene/OGLpWOxv6zMvxvgiOZccj7ZkcUN4Awqhribz
TbPvHPfrx/Tc3wlgYXIjAull3/3gV5jwxrFXPH+Ps7R2dDpH12Zdx62nfhPzNljjRSkdCeb8PNYk
SMAJLb36FuCF+JSv8EwtskLhEbM1hVnPiKZfN4+8+Vy0sMUfSfNBHpD2lMn7IzIXfdgQWec9Iyas
MZHpXEurCz3s58gO0vBzll7kJjcStb2+RnhIEWYFzhmIHlLMmguoWKfhD+mT/CYJ2MJpTTsEH0Tp
d0XeGszRcO/qTwX4zBbvB2b6NUs+mormp0n6wEHi7sKkYTP0T9VitCxzT1oSpLEV4h7o4/8UABIh
P7EzYr3C4NgdKKG8d/vkAi7IdDumDj2WXCjXHETg8iQgBKoBpbNuVweyoTSFu+Jr0/cUj1d+8bTO
sMEiP+HbWHxkqd9EUhhv89fEImenGnQWboGIjosJVelT63NrufBbrIR6kQC5yc4pek5Rely4aths
vOgk8Wj2xe4WErY2knEFpZCrJUJaUVFMxC+V05KzlW+EEDlvNetCg1ZOt0PbK3Z+yRh8e9pZROvN
2xCbKZK9yCY/jMnvjLeqI9RAoN31m+sSJdUDcJrAK3C2BNcALj7x/37c/Dd+/ZF/BWdyswrPhiKC
xVAsCAkUreBNr0rRDZfuUUbGjJHrhN5n9vypq/gW10WRSxHU89A2T4wF9aJf/h2YWz7l3YDysRje
4iLy0+Z7v0RBFcH3UEaWqkg86eKHVgVN2t7n8bSocq6+aBT83WXHD4sxJ05ECa4ldjHC1qOSaoQF
FrYgrsHTr7bhi6x93KP5ko6G85Kg6aoDAhy6C3OSJDcrQuimuVGQOZsIr3/OrduVWWW/fG5EL64d
aWt/GVWbWRjSXp0oXwf2EwFkJnacgyPUNYWIAAa8Q7g0rzCbjAiRd+WzAj3I5O0XPBYl9glLqMTS
ZgvuYBbbtmGlkzw0IFmIoYWo3Md91dnN5KO+qG2NY5YrxZ9RTvu2Cmmfppdr66U/jQ4fmU/XYZdp
9R1rQRrEChYCiMCqAgHFwoPyncU4bFkBc8idJs7LAQscODWn4f12+sm2QJE1/7ep+xb0sM+gUDn9
kGu0hpYVC8yqBeLHMtOfdog8frSMk08AABTiJ63Rn1MgVfFBjNftx6zpg5l3xa63TzzF0TNNsmBi
jQCPl5iI7tgwykjPaelqZ5cP3eMweYp1tl9DyQxqaU4eRkpszf7WEgB1t0R3CKtIhV0SF5i7tqNB
LKu4ohq6370RyI6le2welSd+CAiIdjxpIum/5T8dseGjJCB3shsa9fdr5j0SfKHrSYSbjL8UJ+Ru
wQcA+3nR6J2BO8++7CFreIV+DQxZjNSX5EcCqhhUQg70RRpenrU8MtcQ7iagHBfoOn81wEwoUlus
X3cALSrf9SJPpVT2A6FEt2P8Q8185qajP7dvjCCW4viCwamlgknLmFVvOAE0zfqwV5LutQRcpgbZ
BwX45ipMDYCebQf5m0lqW4VeRt4Tdc93aa+SHjggkbYew4isiE5cDgPvECmipMju/8ZgeTA22cS3
Eeeaf9KA/+1GPe9AH3wHrNqUyL/I19fQNjBrhl/T5FysT+EwRwAKLfXWuOWfMMJI5lOx+sB4Z7li
XCHOTGlXy9LXtwLKmxs3Fc3g74cNfk4dR98ejWRGAZ8HRHoQ0hzcqnjG4CrBfxhbPiyX1NwpD0lc
3BH80tIGnkJuEvGwJc8CtHvt5iLojhtzvHFVbhTxBO/VPibi6ytWHARb98TL6T4WB9HGy13afVlF
9hO2uoso5cvP49QjcThA+BkShfeMHLsHUW3UBm/uwLz8MtXoD6MaP5chJterP/8qf9WZ4Tnh6Zdm
2qeHoAUf/a2k7ZDyar0qaiw8kv6Bl+4QKtxkxzhGhsEaLkzJEgQnV1CPY1wH/y9N/aWgQKJlmgml
ogLC6oDJKAONP/IuRdmgTJIFIKefgtApPOmQSQleeFhNjRo9dQ+AQNtnO5m8/DqoMkGvl87LvQET
SFY9AiN3JNbndGkq6VV4I5d4KQVL9GdEXa7kDlmvP6BAjTYX5844VAvB5VVLbHioGHi/3DelxM/w
kdonXJ2jFYbL6zDFoiocLHM4kc1vJYMQHeNCMPm9H+XzsVFbXGqd0+7DRLvL//yItBoW9sqRc+73
j2jPgzQiGmk9bAc8ZuXoyxU+5eY90Ci2i2P6swB3RXeA4mwMf1w/7M5YUc2PSijg1o4WQMyHTlaT
3IunpQS+ONUifl4Xe8cAvyVEEHxTEvur43NO0VOABmLCX3JhP4GKLspiGAHnsxwTHjSCVUBAg3sL
aykbW2yGiifG2q6VvGttopFvTMe9jRhS7fQUERCG4DbmZgMp0yC0zzfK6jf7xemMAbaX8t6a/XAn
f/ijWxqXAfOYwNGc8DkezCn32/+uZ1C8xVNj04S8SBnmdObG86fRpP6HtgQdQbPxD3U9yO2voSUa
EtQTRkyIDrEHlopyoS+pg9q0wYY1SfwiT00N1FLeeLIz9/jRft9JOw53gYrflRJ8x60oZG1gMUis
4twB45orC+iiy5gl3nsiVxxxKUzxdLUBpMaaYF3X00pTooJ/HxjRL9FIfrcJxLOvLYRtPfu8DVml
1RQ7HvB5xeXaP3a35Xl+aLcVhlh+Pt24waH56Taftnpi9Jz9bUWZL2Zi4vu+Vf/lsuQxGJufvaYd
pA3nncQAejwyI2SGYx4SHT5S+cS8zpNlHOEsEETFx02YulTBl+u1X0ZJ2MifB3x3Evkn+3oretZP
LQxMVzDElnpdgZXx8/3E1fRS72nk8X4qOPyG/aEq2NGKpdf+JjYOC+3MOWyPevTF9nvaQoTtygEe
hzUxKAr3J2Dylw50Aiw7bhBVUgkKdR7/MAQPs2fH91zKghPCWZVj611ue9tifbD6w1+qFqsKJEgN
KbBu8cAkM+56jYuD2ESzAvuKCje0M7cozM5Tm3B9BweuRKvYqkbY4CmG2QS6iXztkYloWrCkjhVa
Xg55t4qbxzCEV2KLtFyL57x6fsUWHFu67Hkdbj846fzujql936gX/fcvPKfBKvqk9xGIgls+nNQn
rCqQpGqoxxYI1Kb5hTHDt147uB1hiVviERJJpj9ELl0KHNP8Eb+O5r0KozpAxIs5we/iM99srnxy
kd8wgam3gMWoNREhxpdCW568WsPex7cvsAvWxy1fG/o54YsGSdi2cxnBUF74gIoDRAo+JuW1Axyx
/VZhteqBDzwTflk8B432nM7vzHNxxxiZsISd9KjSwfnTgJp+x47QJYbglWVul4yqVyuXOn2JnZ/e
5/XfinH+sYpsfvCr2qqB9ojtJh2JRdmYdgkenQ4iCBkAf2Z8EpzqxrDabEKxCU4qiD7IGfMvMmkt
HV/fympqfKVydYN16+VFpKqeOj/OFboaLrrqSPZaOTQhb5Efdu5WGirBwky09DPwt2zEDhG6NBtL
sZGvQS5yuy8SgrsupPV7XDtRjZvvA36vIBYgral6Pqh5QwaCQPnHBv1j74CXzKrOfBRMVOpQVy2v
H7NqqYfzzTNwc6iKXjbmdXVfFFmaUwTRrYGyvPWIEPnRuNeIbGzlrX3doYdo1kZUVdFxSZJk5V85
ecvKvUnzhN4A2FAH0NLjg4ilAQm9lvnzxf6D4YbF2/2FuKm7oVlEdKRCwfpl1+thGpZtADxuun0c
5+Te1aqKnDsYONTvCHR1Iygi8i/cwrTO4L8g693vMXmQZut2Q99yu0PwylCLOa27kyyA0fWgOInR
8nIp7kU5CtgTBo25mTebmnIGjUr8WXIc61AePgzxmKC12hUJ6hp6TcLmtuVDhvanuprIWatO5OTU
3eTGrhMC38eqYQaQEtl/0oc41PT2F6LEmxPWuq3jix8V4x7dHideg5mgdICcBxX3FwhF+ms0VnUI
OCr1pEhS32qg68OAvSmg0ESi4HhWO/y1ZywKId16ztTUYBeApioeGm+dpo6B9wjDl8U1kK+AAn3v
dgauWpnnFf4wR+olbBN5N/juIke91bGhcKFtLzIpRaLzzxDtYHlZu/0yk412slUa1QWwtAcjceyL
pHfetAoDTbHdEwYFFsdgrh3HA93uoQLEGFGVfkZsm0eRFM+UogsI/zY2G5AkbGOnxF2auDzBt0eY
zDKQJvpSB6TXeTvg/J87SPX+aIUbhLQb81lboIF07JEQBpR6BVN4Xfhm9yW7MOgFiLnc86vKQX1+
IMEuSNvNtbI1cddLSrUtsn5iPK+WjLJ35XoAi75szvZdnZHtYt0IOUwg7pWkuz5arK/Mzr4PlTt/
yMcjLA26+ZCMyNXcX0LA06Pi7RE7mOezXBZGKnRMb9zXT9CsGz/sLqV93r21zbDECWZCyuLp9wjD
Q+Ei8pUnx++WuJUW94/xXDxQ64E7HklKA+v1kWnoScoKvjhYPOpJi02ABX9DHei9REvjxwcHJyxu
rOPWPeHwAAYkp3ikazGkTNB5lQQdQSDFT5DwLTD6Acij1RIam4+Zb4+vDPpYizypRR1F1/utQOtu
MhT7S0Xb7md2lWVVcWDoHg5rQ54ucgMxpJAO0YcQIVX+lvFNuv3lzMtFWMdcz0uBLtMvPRHPJK41
Mnu2MCNkq+eawEQP+iRT4hc3QwDYAroc6c+GsTVZFQLLscrhT/krCdyJdqjbmn6keq+kOt9c7zRA
aPRdpyxIbTtTTVqkrkt/zqx/mkK/p8qW3dSRGZATvExk497EtZOm7ZrtUK4dreIPJDsqZUhB++Bg
JfDGQ9z3IB/3lYpnVvLufYkL7iaalX025gFxxXOjMKjnqMpXtIu+PiWLoLeF0/wE06Q4m+K6mAHu
K3OQdiE/uM3KFAzoWkZcfUl0CfRfGyst9Kdw8wPLfj7mVAGVLHIUOelgxU/yIV7Y+nQVrnoGHYK6
PcxwCQLAzoSTt//Fq05z8lcWIKe6LqADVc+MDQCyy+8kdeFZUPP060eK6B6YvMSfjSGnZvnYmz2P
ukPat2M3dKjehHG5oo0IJlPQCycUwDPQhA4DJP49SA3PJsj3N4vJz0Od9uQOt3v2LosyBXmtlIpV
x9B8uIL2AhbOYwpwby8Cb0ZIdK9py5VYSZ+CFpsrKGkdg0zB/+YrRAXZxgLNKt3Bt1YYXjgUYKJo
IPr8LQKCkPtMkhfN/h4s67J2DW2rcSyxIoTtvQprYV6OogRKjamA04nLz2KPS/nDmOSKUc/3KKZr
C4nUIsY5Ud1dJQ7VxKk9vrACrEyPn3Ms1NRb9IHc6DcT7wFsQzLGZtCsKVUOJKOTI3Aq7lyPvrQq
1OYOYpcHJHSyu0xwAQcCxGJUhQmDYCc30328wsjFolAo2KH3WOh/UKh7PJjbQv4xTX8RVdDExcDS
qc87zml6XXCJQ+2mleG2M0ThYJcdXnl8cRoM7T6iLiAlHtXpvBsBks+w6knbUcv91KozYHS9kf7Q
EdJ5uawfFP+KZ5PPhJYE0L4nExo8q/2N7x7GyYCZOuFnyq5qCNRnTXyxhkHxeTrfajI7XrW1mgkV
HS75VJLVlDCk42HlfswXhvnviVn600Mfm/WBfO/uxgEdBof7pq1U94/m5MGmsQiObFtfE/ZXRgg5
7ZDpCmHt83ryU0clBTFBmNzMU3eBTM96hnwJOR/Ke4pWqwbYc3G0LpjlZtxcfjPxNbmXAsTxgCcw
ldOVm0S7GXvF0vh/3M1m51pHVfIXNRTspPgbcW3riZVpZ5s22GhmQYudRpjBtzAamRj2dvE7paov
NOIUe1DrMcpLQk13WryWnrf5+u439E5xszKwy2lZQH1RCWU7nYhhO+8j5qthL8fP+PYdXCeNOUWp
4mBddd/xH/vNDYig36qXSVKBozNsbj0b6NbcanlJWdubZzyEdQYy+h0LQmXh6bQx/JDmcOTi1Bpu
HGDVFKFwZcAIZq3I/TwQpWFcsVfEW43H8GfdIvkOdz6NNP9O1f3KY/doPI25AjYJjSypxBHK8wpf
Ep65fnh5UXGQNmpur0UeRxuTVuZRLATnThfu7oFrcWUO4gpcYBvBikTvezOzAqzYBoNXEl24Huhw
zgOxphMmPK73wXFWylBHxwhl6yIGkV60jqfGqCtDE514svrI4RMQNLMGTg8jzgXNwN5P6jY5KMbb
A10Ym9MiL1eL5ijhFtFXRwx2HznrA8RB3HcyTy+J7Bj/lwvaqI3WkzHaJaNY6z6+/mMb+e1h10ar
Y+SrIhg+OlKWSoHrl22AnWyqDrMZp4/49iANzIVCm4p8uze4yeplMFpddWLaBOpQ87IEbW2vDTZa
i5BrwZs188UDkMUJUgP/sZv6urxOs5iFMyPwvChgJ9tbHj3LStFuntoULsijZ/km0ANRR9k8XHbu
/wwAOaKY6UNL6oGS/qteBIorvUK6yCA0NrCHgT1HdcRRyNvIsO8b0na3+W7+snERMrXyjcp5Vg+i
Lo2H3z80lk9Gi/6XCZfD3mDIhwX4dwQ2qNiT7y6E7WZMVR5lL34j4Rc43lBxDVcNkwA0YFnprQep
arqAvFXu9ynXKz3wFWPQRiG3Ej2RSKl64Z9TeBTNyXLRFfM958V1xfYwoPbUmIePPUIDq8eQHxdg
V4RThDlqY7mmJJht88ZCdNzzBFwbOkNcwWiKDbS+XEKSp2tSV/lLg5WHH9igkAbVEKS+q1o7ZIKW
hAs5vbLYW9E5BMUmRf93ce1wGyVX8r6Vx0uZBRXoE7IOE+rdH5USib51e8j8VOs1vA244Rp9C33G
+fwCJW0cx27M6+ErpTAhpyBwLNQAhRVQNDF/H4/lJ4vMY3828WJ55iimLiuyexXa6X7ojdtDYWTe
6lJUPMD17xqZ8eACz9qTKuzak/6yNl86GUuy37i2gszXgLPlZGcsH5soUuWclI8mPaK6TKs7ZNJe
mMv5Hq/QqW3orheYRfWbB8q8Uo8G7+cVyLGYDUFyjpm01CDxW/qJdsW3CPYEaNMDowF56nGkug0y
Nl+stiGvCJ5VwRzMJu1HJ7YDr3cg1RJiQC/3M2n9mg2Vr0mFkojSghWa8CSkH0hpfsNFx+XVXbFh
AGrH0wAloVsrPAFF78GnfSmbjzMyCJHN2KYCdLyrTSDIkxB1KLI6FWoDevBtjZfkJmrp/YDW2rGj
/lWdW24jk01Jof5BX3wXYfAhiERNFXDhHrPFu9hfqvf1ciHh9YpDCxn17Tp94tnBHdUtLgnU2SaR
Tg9gEws7u2xuOW3REcFncJCiELrzajwyU0/fuzTjtXmqzD8gzZxEnd71518n4CpV35RhI7GdgU0Y
1cwpUwgYlt51GUubbTQ1eiwc3VZ+lIZ21PdIiF8l34avAyeFTjoVBzS6ISRnHU4SVVPsPQBLSDnR
Sf6lVcewEEtNXFeOxIGsgx7PklrhrbNrvgy9n6ORYPzCNAUj8+7VPRMFoa3UxSYZxiOJ8gYOD6nF
KVueVJMvQHPbtKCZS2a4lPtZUnhkJMslSXJnb4TCRtQrGJd1jw==
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2144)
`protect data_block
3dsGyNmZ3+1KkIqr1ZZ7rxLJriHzQNrVZL6iSvd7ltJpoGKceittTLtroW2YXJzgXPs0sgEUXnFq
pswh67aNURV6ecnemQ3BhQUm5Nwp6tbHsDaCkDjjz5nA3CYPnByBMWY8i/mxJLuXo3yf0oB7Wb+f
MK2D41f2bbFlD9E7HX0F0u4KBDwpWeWMh/oOpYwRC468GtVloLK7LDSZzSU9/BQUNUbnVMg0iK2/
+mhsComsUbrolPViSV/awIIIsVHHptvmJ6QcytlV0lefwY3oHax+b7qiYI2qIbJcMKooIncBFPKZ
DzrmXbJi3A/Lm3fTBKZKATHQMhcoikwWrgmnjI6E0NyjXdczHWna1EsXHzp3yj9wOmGBEY1IysCO
G2+HC3kjZUbAniKr4KCTZOn75uzMTV8hITcGIq46TlamqkwVoVhOYRS1Zkc71nGeSDbsGOL//60z
AmcBjwb7ZRwXjH9wPhhxa8E0q3MJOApkQ9sPlZc1ej41VH/CAYgwW7ZC+vS1ft9nFzN7xmGxD4rf
ajkkEyCrHqsjir+biuIBBSKNjh+Drdi3Va1bLn4PN1BnlDAKQ7i1aBVwjM5r485Npbjw/VK1PXb6
lnM/7P7TCVdfUHboNwwYOroIcf50vd57yF3XXIcuBtkYHMNr91Rn76mZe0BJRwL8aFlSP6KDDPgx
MGyGiz1XXEtyjnmIepulHAJHgtjehUbtCtBdLj78El3GHLOe0/RPFJadomlsmxWRsTUY3/jUzON5
igblKIVIa3McKgq6sHaUlE3/LgytJI6UZaKv80Xz16CDolH9KvlU4bc47VuL34v9E33Bg6vhfmA1
hzmDshrfh7fehNv1CtDfNUKSlxjsGIECNpHVFRo1BbU4KnShb64+0bt4PT6lBvZRYH0KmCcMz1Sj
UxHZis2anvpUulsccDmFc6+dGg+rahbe+c4OPNY9MZm3ZRZ9Gl4K2ahZMtRxD9hO0mMdSJmEV9zC
MPFeIq4LeegSUpGLzdGAHlOpzw9ZIxGeCRb63bJsz0Sit4XUg9zeefW54GzS/ERhuGl8hknpe5Cd
i/IrBv9tWiVTV21Ktom6HE+c/W+t8PLqXGoqEXOAq31NXV3j13Qd9Yo9YpmkcPp/UPT72bXiXshc
r0Cuocx0oybn1boZnLRu+8OtKkBnkiD1Bdcf4CjfRw2F/ovloHKjuaAdG95znG4xX40YC0ys2Qiy
xeSvX0iSzqesYG643euTDhNBI7j9VS2srvpSmbDkrb+4zko8abAR41MaRGD+U0/ZAt2C3C1mrwAs
cVeWh7v4tIxqb7IpYp2XKOBVrKinuWvnTw4ZHEwZDmKcpHATcG/o9c55QwQvQJFzZx7akt3KVB6Q
jIJEBsLtJ/61c5ukXPdVodTz/tjPHROEwX+cTouKF71I5Pnm0IcfS1YV6mX0o2XgIrajTk4sxNg2
Cawb0HRHA5yhniu6xPsVqBf0useSKDPBhvGkv8yQ3WDNyfSPsMU+qRghHSeawMMuYP6NuuLSBDJt
mkqEq6Az2ISYB9DQ/3VZkdKBmOEKHPBDIOoRtm8+HD0k9R8lKxl0x+W3lc+d2BkuTU9dAQWWtw2D
1i60+jVwwcNEn6ZrtXDpezP3PCZjffaJm+E5SmH8BVxtO+JR4OSCG4crwnaBljIUEZLZtKQWnL6Q
1eiyBInJyeiNP1e3p+AE0uXVgW9a1qg/Jcd7VBmCUAA0KrwYW+NHmGk4sFGviBZsxi8cFrWfVybK
mNDZe7CJv+cS9HJe27wA53dyD4NwGszrnE0rlLnp8EXO0YyaIB6Ff86kMxlb2uq/ctSltiWsQ79A
Kj1EdNdsWgLRCbkr5hFb6BHkx+kj2XFz5W9GDJtPLDxZb2plPt8gKBAOS1OEPRfQdVi99zrtm35y
8omccbIHj21cz8KR5neoabtZ7Ieu0aI8YLacbLsrozlelETRhkJhsE0/DX6Oil2Nm8UXwvO/nOH6
objhWEWKHSnjYVX2CZgazdtCYxWHU+VeaJdq/q5/lIfsscGuPPSyGgTyuODyqPeQZEVzpHkM70dN
CgQcLs9eOv5qiGIa/dSGuHv/Xx3blJ9lETZLa9C1fNcGzZ0q1byptAhT/jf3acSNl47tdWpoMfci
HGnbOxfBrTllX88yp9eDQc24oxnYl4/KYobiisIguKGYi5dZkVc6k/MVaogqXPJRVI+iT9+4J1c0
j8i4mkwT4fj39lfe9q4BFUCq+Yv4rFH3O6+JLx3krc0l6t6j58Nw0ftXe8aVzR0AYGKm7yZteifI
6QfkR5BrU5dQ4tjpwVFqdi5Wkgttbw3JA8givvLbZy6N4tg5uCOFfdKLCWjIetH43yucRob/9EyX
xQXknMAN74OQzYhJlwRoBwcTuFeFt6tukm8COqh3KBitF6EFL5tc9H+AxLYCtIzTu/oKJ6qTSBu2
qvjNPELwxKtBHrmlwugVnQXpb7K7fwgOxwJKqmGet9niIlrdxiUjh/pGscU819g0v9UNJ+C0IoNg
B+pXe3uO8VEf6TeRgX7WO3MaOKtEZ5Ld4X34wOMQuer8+mGV8LV4SFh16WPBPg6Y0zVq32ruFnzL
U7BrAMZbFQNXKeRyR5Y9QSTU/PHaQT1JNk5+b1KAqasKqeDC2Pu/qJoSeL7pbmc+ZlZNWA+Km57E
mErjWK9k1pI66RBNeZXBRMkg9Mp+zdN6OIYLgXo/97gAreutQPv7nIk1vUpE0vXEG/HOJVCGLERu
EnZRw664pq4UYHibWQXf8NU0vm8dcy2Hkan6ERGPs9b1yRAzoh5+dPO06VV6o+8tWCFIyI4cjTUK
D9SFhedUbkOxb958ttiqlZTqbzyGoV8G3a6VmnSOx6owwGE=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_lite_ipif is
  port (
    p_26_in : out STD_LOGIC;
    Bus_RNW_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2\ : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_axi_lite_ipif;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.zxnexys_zxrtc_0_0_slave_attachment
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg => Bus_RNW_reg,
      Dtre => Dtre,
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => p_26_in,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg_0 => is_read_reg,
      is_write_reg_0 => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg_0 => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4_0\(5 downto 0) => \s_axi_rdata_i[6]_i_4\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_0\(5 downto 0) => \s_axi_rdata_i[7]_i_6\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_1\(4 downto 0) => \s_axi_rdata_i[7]_i_6_0\(4 downto 0),
      \s_axi_rdata_i[7]_i_7_0\(6 downto 0) => \s_axi_rdata_i[7]_i_7\(6 downto 0),
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_1\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]_0\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]_i_2_0\ => \s_axi_rdata_i_reg[2]_i_2\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[7]_0\(7 downto 0) => \s_axi_rdata_i_reg[7]\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_1\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg_0 => s_axi_rvalid_i_reg,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_filter is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    sda_i : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_filter;

architecture STRUCTURE of zxnexys_zxrtc_0_0_filter is
begin
SCL_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scndry_out
    );
SDA_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce_9
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      s_axi_aclk => s_axi_aclk,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
  port (
    axi_controller_0_interface_aximm_BREADY : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    axi_controller_0_interface_aximm_RREADY : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \AWADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \timeout_reg[13]\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_axi_controller
     port map (
      \ARADDR_reg[8]\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      \AWADDR_reg[8]\(4 downto 0) => \AWADDR_reg[8]\(4 downto 0),
      BREADY_reg => axi_controller_0_interface_aximm_BREADY,
      D(7 downto 0) => D(7 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      RREADY_reg => axi_controller_0_interface_aximm_RREADY,
      \WDATA_reg[9]\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      rd_en => rd_en,
      reset => reset,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      \timeout_reg[13]_0\ => \timeout_reg[13]\,
      wr_ack => wr_ack,
      \wr_data_reg[13]_0\(13 downto 0) => \wr_data_reg[13]\(13 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2144)
`protect data_block
Vv8KLP6uOgx8/TUBKHehGQoDbc2SHBecGbBQilZHEc+e+5mkcmLQ3TB4grpNhIRiC3YPhTK046d7
Ltc9jOmIMDeya0xBd+0rrQBqOVJwrMFAcFJCzMShsvDttNzhAj3J4bzs5V0U1tqmb0dqKQ4qrK4O
4+zPbdAjAItECKOy8T09cQ3v20POfrWM4lY6/2WW2XJzCrJ4w96zFMPQt2R715k0jq3pVRuWGUJ4
nfAEu+og5UrvikWZHraW4jqSw/nyYbcANNEvLXPyfQKJmyEl4Kk2ENENa5vvoMgIzwWULxTPbyvv
Izjfz6hN26BRwAWSsJQtFWWwPfzS9uOCX2Qng9/pGtXy/dom86At2zbGSour7oFkkMYGuLg/azbO
vpikDDD1+3fwXH+XjREADiboeFPJeXt8JCBfVT/uZTd6vSKMq+X5YNwZZowVFQupYBUf+HIzGtux
+k3o8s9K+8hq+IsdXDd0TkKdxPecFgTu3mbDW3U4c0OD7UsyycvD2PJT2AMizfajFoAlrVER127j
s9ePe7y56mv1Y2usHjOhHFPGyKW8r419L1xxN/+BlsEDhiswv8BJllwliJRBTyGB3Y0bkiF817E1
BAkpaRM9HzymhdG7W3bFAk68rxF/XDQQ7CyqZqqv7dN987nDcqN3rnYa2ALKYEjCF1tJd9BmhwxY
jhhCs7Zm1JkdKFf81GNDPuasO3sF4KPTyNSnvI05fjJzizuAwv8CcSnt250VC6dKvBTj27c+bkYG
K3kbDvBc9CxUmHi4JLY3+F+oyqxprJ7v5zeZPQeEpgt5Df095feoSlDEay9g/m4JiRTbdh7CNdlu
kfxvB7zdj77VRn4G5Z+/0hmbUWeV1qVwqb3ZZj7F1nw67XQutH8TwC/nPw2AAtxs7dB21HDTuzPb
GxrV46G/hulc00b3QCPyIhQinD8nagqxXvFqbbGw11p3LI1x886yYo8QgSbA3lBZ1tlW5jef7/yd
4XMqAF+C/aWaq4tAYAMs+/IY8+r8+tlnXV11DCHzvm6oRx5yXaNBz4ibiKNm6y5Of77PJFRciYLb
5EUfKI/mp7g6sjDGL1UoyjiHAS3Uy/Jn69TsRS/zfTZAs2mP33IgYJOi3B9w1zvVDiJFu+8QPpIq
uOFEm2MuMpz4vALuP/lzYTu4O+cl4mD1x2VkYFnS3kpDn/qObeokPLmnprVj4wutXSal2v2zF0ai
NU3h04TYUNZNpAZ15GfBi3alJpGzUbchqCQyXJL9/xNhqPm++4ViW9EUXwrklx8k+eoDi+oZCv/N
4W11afjnKUHPVvENAlhfMMqef38dyA9Cj2ox6PI2Vr2cz6HUKOzMxfhWuX1Y9XplBu5cQUDJMzSV
1U2SX+xEEyVHUXxyPJvRXs39Gu9q7t9jpdA35pKAA0ZhpCSZ+xGvEz2kop3ks3XIY+zjUUQ0KJ+v
uCNwskPAoms8TF5h1DOZPex+VTzj0mVyMmmDUO6+K9Io3TDlN2sk8rsb3K8gZLszEeOaIjMD9Fen
Qsj4udBn/axu8ApwN3I+C06o8RpKdMCts18Fz80XQbkOF6x0cDQ4bAf8o8B1SJaw575vQgzCzMtE
6QPjggLTyRPLm8ZY6qjug/UEMkJilDkSCVcEOwungypcpnX21Mr/7IMn0ZErCDqgijOU+DpuqqjN
cDNN5rxwu9/LKVXfJ6FK/O+OH7Ueu0VfPIj5zC0KiQbD6BCIWXWPmlUQH3sJx3HymNRb5E0JKzKh
Rd6+jAdGLGpeQ7eLclbELt0wfMdzXxsmAq5B4/4P4e9DIbKE+VrM3DncR4GQ065LVjpyfmesTbM9
j4osa6l8RC7lnKCZjRtW+Og5Ahj11JKNUzRYaQnF2mKT7+hpdPQdw2eYVDk1HWgcnVrvDiVm8AFN
Yv6rpcsGX3wtA9mA8414JwLD0zH2z54BPekidUHohUMhddiIxjxYvR304WlCCXJTQ/J0aShQ4ieg
TrnfChL2KSQ3uIywm2NX0w/vCoW12K1OcBX27+aWE6odeLnxAx8xDJ0/LAKnXVRuxV5j557FvEC8
WyRZ2wHpZjfwsrKnkuA2mdpoCijr71IaTtCL68Ew0nnbmWRDLsc+u2ZhwQh1j8zMfT5uM/qWcuxw
/ZhF69IO8VUmY7oAuzmz5BITSu4r/J6/tYbH8Hs059jhyxkJnYaM4cIC0H1wFXxnO2m0cVC5UeX6
qHFG98HQoMnk+Q9ABJyvEYySuyrASS1IewtT+l5tFaVD1qrzsBsgAQMDIysz2nYhUugrmFlLMmyU
DLYUZCNM82CVjCDxiXUgGB2+D/Yv+K+gwus4LIJleUYb/xKQWkc6uQ5i572HvBhH0cHgAieAynK3
0F+1vQ4r0WbYr9jbD4eLTu9bb2U++4pu0FFmi/9nCLg47JQajLTPIAZYdJcO5mqxddh0mO3MYJ5G
Go8ouhaGX6wh2sgqWEgATbSkbY/Cf8hnlLRUCtSlcZuwpAQ4sM18+Ze6KlaHN2/tPWOaYafAtNhU
Qk4MJckddSy6jWDGx2lyid+Sn2HBNzRGrmi/K6TIQz67BRs1gbqJXrR5a9OL77ZbfUPrwgwZAMit
yNs2rNH6uX8l7ecn8Ef2VQDHwKI1eEkdgldR5+i6nDmzor5TM7Hott5rJkGcg7wFVLbEWcRiUazP
W6FKA47xWsOPnqBNgGVJpWdw3gp35epcfSuaJrAAS5BLGeK9I7xiPVTX7mU3wSERf6WOZ+46jAL3
IrXjZqUqV4aCLd18/CA4XqshsjDKYbG2pE1qCIyWnhWuAKliM9Y9yKE/Ea3S6fKxcGk6++ICIKui
3MumCrv6+SY292YW8G3KRe2UDbUblY8tsC1RUvbsALoZAWw=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  port (
    Bus2IIC_Reset : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \RESET_FLOPS[3].RST_FLOPS\ : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \RESET_FLOPS[3].RST_FLOPS_0\ : out STD_LOGIC;
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg\ : in STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_axi_ipif_ssp1;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  signal AXI_Bus2IP_Reset : STD_LOGIC;
  signal AXI_Bus2IP_WrCE : STD_LOGIC_VECTOR ( 10 to 10 );
  signal AXI_IP2Bus_RdAck1 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck2 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck20 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck1 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck2 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck20 : STD_LOGIC;
  signal \^bus2iic_reset\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\ : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_0 : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_15 : STD_LOGIC;
  signal irpt_wrack : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal reset_trig0 : STD_LOGIC;
  signal sw_rst_cond : STD_LOGIC;
  signal sw_rst_cond_d1 : STD_LOGIC;
begin
  Bus2IIC_Reset <= \^bus2iic_reset\;
AXI_IP2Bus_RdAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck2,
      Q => AXI_IP2Bus_RdAck1,
      R => '0'
    );
AXI_IP2Bus_RdAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck20,
      Q => AXI_IP2Bus_RdAck2,
      R => '0'
    );
AXI_IP2Bus_WrAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck2,
      Q => AXI_IP2Bus_WrAck1,
      R => '0'
    );
AXI_IP2Bus_WrAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck20,
      Q => AXI_IP2Bus_WrAck2,
      R => '0'
    );
AXI_LITE_IPIF_I: entity work.zxnexys_zxrtc_0_0_axi_lite_ipif
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      Dtre => Dtre,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4\(5 downto 0) => \s_axi_rdata_i[6]_i_4\(5 downto 0),
      \s_axi_rdata_i[7]_i_6\(5 downto 0) => \s_axi_rdata_i[7]_i_6\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_0\(4 downto 0) => \s_axi_rdata_i[7]_i_6_0\(4 downto 0),
      \s_axi_rdata_i[7]_i_7\(6 downto 0) => \s_axi_rdata_i[7]_i_7\(6 downto 0),
      \s_axi_rdata_i_reg[0]\ => X_INTERRUPT_CONTROL_n_0,
      \s_axi_rdata_i_reg[0]_i_2\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]_i_2\ => \s_axi_rdata_i_reg[2]_i_2\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[7]\(7) => p_0_in17_in,
      \s_axi_rdata_i_reg[7]\(6) => p_0_in14_in,
      \s_axi_rdata_i_reg[7]\(5) => p_0_in11_in,
      \s_axi_rdata_i_reg[7]\(4) => p_0_in8_in,
      \s_axi_rdata_i_reg[7]\(3) => p_0_in5_in,
      \s_axi_rdata_i_reg[7]\(2) => p_0_in2_in,
      \s_axi_rdata_i_reg[7]\(1) => p_0_in0_in,
      \s_axi_rdata_i_reg[7]\(0) => X_INTERRUPT_CONTROL_n_15,
      \s_axi_rdata_i_reg[7]_i_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(4) => s_axi_wdata(5),
      s_axi_wdata(3 downto 0) => s_axi_wdata(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
X_INTERRUPT_CONTROL: entity work.zxnexys_zxrtc_0_0_interrupt_control
     port map (
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ => X_INTERRUPT_CONTROL_n_0,
      \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0) => \s_axi_rdata_i[6]_i_4\(0),
      IIC2Bus_IntrEvent(6 downto 0) => IIC2Bus_IntrEvent(6 downto 0),
      Q(7) => p_0_in17_in,
      Q(6) => p_0_in14_in,
      Q(5) => p_0_in11_in,
      Q(4) => p_0_in8_in,
      Q(3) => p_0_in5_in,
      Q(2) => p_0_in2_in,
      Q(1) => p_0_in0_in,
      Q(0) => X_INTERRUPT_CONTROL_n_15,
      SR(0) => \^bus2iic_reset\,
      irpt_wrack => irpt_wrack,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0)
    );
X_SOFT_RESET: entity work.zxnexys_zxrtc_0_0_soft_reset
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      Bus2IIC_Reset => \^bus2iic_reset\,
      Msms_set => Msms_set,
      \RD_FIFO_CNTRL.ro_prev_i_reg\ => \RD_FIFO_CNTRL.ro_prev_i_reg\,
      \RESET_FLOPS[3].RST_FLOPS_0\ => \RESET_FLOPS[3].RST_FLOPS\,
      \RESET_FLOPS[3].RST_FLOPS_1\ => \RESET_FLOPS[3].RST_FLOPS_0\,
      Tx_fifo_rst => Tx_fifo_rst,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(1 downto 0) => s_axi_wdata(9 downto 8),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2064)
`protect data_block
6xzCilDp9vhtadgkf1gfGYsmVE1PTaNwFIa2R/NqtZbo1FE7B3k+2dyqWKJR0JQpEPVwIbOkZDJ/
ipqq1r+ul6GdEjFPbDv4+48RQ5p4T0fCxsmfKVsn8cXF8/DpRa4oBKkathfsN1Ez+MaJX8EKaa0p
38SH+RQGu3crGbbhLyBHov3x5GPhW2p6qB17zvbs6gKe0dEmiPHoy2amE9Z4g1/FJn2rU4CZmWgi
itlotk3TQEltfgbe/JyjuOFqA34GI8PSsm+gBmwzMY3k9LJqirN5jYmtETNVKYKU8rLNz9EMzSjQ
mDfwpBhc1qKsTCMu8imqr12WnFOrp/XuCrWKMtoIeoA4tjzJPkQ9FeXLIE0O3U0uKc3AYIpd53y6
M6PwRbtfkRqoE3K58v8FjDcaa+4UI2oILEYe63GNubDXZy49klDhaLszr2YZ+G9M4z9xzBdEHkTa
jYcBskqO/lQv3ZBNXatvHrkVRVvsHZN0d/ZmKw+tFE0zX8yoEqnNVD9Q2dcWRTGEqEQqgqk2wM7A
dyvBFItjZ1tXObBLvelkNVd91a/e4qb58+jXs/kcpVczN8UDfMU1fuNJ1j0QxgisyLjKjwVlbB9b
okqcAQwwnk//7Xfp7CyDJnRiR8zj424dVfCoC9aUyTQulhgl7ZVDsjtd4FjW3KKlno/RaWOHqUfJ
F7+gurvNQxLKgXcbjja9nIMVljpGv7nf729M2NwTjHoCW5WxuhR9ruP+vV9TjgJ1AOLubl5dpWQC
0zyw/6Hwqxr5nvkFNTZmXy9OcsnneRqrFEh8B61i0Dy0OA0Vk/VYKSRuxgQZZ879Ta0pBYFODIdi
maPSOJZkEkEokKMBDgVGVcdEyr4ba069Fnx/u2JPEpz+nbSk08GW0EKDU4RrVTr50yn/tGkjq7VJ
+137U+Dp7eq2Mo2lgmijUF+4f7novLvC3ZksYWnu+JkoR74SgMtzP2T+1DkT9PeEmCynAactD4g2
cnQXcr/dY9S1KDTVqUabk+fyF2jtwo5lwr+TpOJEfsvs95Cpi+JwT2BdXKolfRJUB+h2XFZjOige
5ubFcnU+L8BhwDUpQMjxe7FOskpLJYLGVmwvKkKrhuxFf7dxq2j8JZQtlGXs9ERq5Lf+3691UBiO
og7haE3+Lq6qKeFG/MTAtHnbpMG48l+4uG/Wjs1QcF835iCDhVC+GOF8Hy/FTVR6iWG/WzBGJCKr
y55IAUTtTkp+jzZTxOEgY3CG3gx7gXt3rxwBBSAzr8OAXdcoF7chRSswiq1STy+UnlWgtgC8Gcn/
8YEziGvpHej+Hm+wswrNIfWE+atQQiYSpGp8XyGATj9Ycl2/jw6T7L50zfVTSnZnaQLks8xyTR7q
Nyvor2b+2n4ZE51x1Lo8jXDsjkmdIfEFmmzBqKU8OKC09n3uIH4UKkUMxV8ScKJeKY9lPSA2n6bT
J4fvMYuHIt6H+lwkvmt7iHAqzZrJoHP6yT6ghGKSWEhEo9LXC8OiWyCfNLrZRfp3CeDtMMRVr1LH
T5Ry6MH/88OXF98JvGm5ov3zqtSZbesmtgW6opfWdmFwtOCke0oNPZZTcqbnYvl7vRPndV1RIky2
4eYZHY6ZVuixF7b//6zLlOqxwg6QdxVTOHISKzJupWVNCOK2szUzf1CP4W9JOErLLExLL7YSZBrT
pCZZuwtClMhOPmJCHz2rEmfQEEiyp2aMQhvLSfJQWU6xHuoAE6EdqUPjaAvqJGyQC9BHjvt1nhVZ
ZwfLElp1BtqoYrwOEFRN5epJCjr46s3P5Z0bPtWuPpru1utknDg7J9SLTDo4PX4t4Y23WovunhBU
u+txPS2nMBsJUd2sMW5dHlQUaCSv7lXvd3wcpgNWQ4Gdgosw3B7iIOgdYHGQ1kt+KT7jq8N2c2zr
+i5VUTbshYqFdunAJ5Zo2iCC+hmQvxgyprFlGGNu0uIGVksmopSFJ+yCxzU143Xh83NcQFzo5GC/
iiNhguMSi3yM7F5v0L/HNgI7rJYcjYRkE97I4AjxSbj0CAQCM+OmPWtKkoQeV+hHSFLJpy8wpA1x
a490B8NKQt4AxRIWzkz77nSnchLNaETH3MPx3pFtrRPIg0Rk6GXRojTX5p8RGnLFafeXEusdCIX3
Bm1QUwMvFm0UpIQpqsu+MQfG5E1Z3+Yn183jXn/colhhVxfR9N1ro5BlZtD5sQZDfqwJWoZR5moi
JDpn1M/Ssk2CieAgZjkFXmk/v7P8MWxSLpzO/txlLdXvWPmND58KJYihBnO1GDLnMxWS6MHBZcT1
myapXeVjIqR+7o2EVqTVCmF9c5xuY2+rVs8H5XRXzwp9HPjAbscic7M0ZqqRGnv/hQtJgssoH+yl
ULI04l/wIVwZHkw2eX3apP/kmGriaUv9hlCSllrbDsCuUHLvKDt5N67wkR4euuIcmab9PYa0yIDU
nHVCc0Tl9NqZyRjE7HXmKlTGR1zRuHSl8KCDxE1qHIBHvmgbes2QYvDuDWBS+Fp7q9P7mamsKt20
8ycgV0d9PBA4znLZZsYxcXwInbkQAyoNLRfW9fSGLRfas9VWVCNl1lEFL95SFDugaGDe7hf/rGAN
nADBkEII/MZ6yYODrrM9QoErpBBlNQm7HGCV4rDVDv0nG65vcrqrXfV0n+HY5gAC6YxgRrHijeFd
GvuklpdBtBkn6XPsuh4yJbuEdMom9gm2MYsOM96md9ASIOmYIBb+AvY3yU65y7lK755Xa4sdV7ME
xms8IKlykjF73/cN
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic is
  port (
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end zxnexys_zxrtc_0_0_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic is
  signal Aas : STD_LOGIC;
  signal Abgc : STD_LOGIC;
  signal Al : STD_LOGIC;
  signal Bb : STD_LOGIC;
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 2 to 3 );
  signal Bus2IIC_RdCE : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Bus2IIC_Reset : STD_LOGIC;
  signal Bus2IIC_WrCE : STD_LOGIC_VECTOR ( 0 to 17 );
  signal \CLKCNT/q_int_reg\ : STD_LOGIC_VECTOR ( 0 to 8 );
  signal Cr : STD_LOGIC_VECTOR ( 0 to 7 );
  signal D : STD_LOGIC;
  signal DYN_MASTER_I_n_6 : STD_LOGIC;
  signal DYN_MASTER_I_n_7 : STD_LOGIC;
  signal D_1 : STD_LOGIC;
  signal Data_i2c : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Dtre : STD_LOGIC;
  signal FILTER_I_n_2 : STD_LOGIC;
  signal FILTER_I_n_4 : STD_LOGIC;
  signal IIC2Bus_IntrEvent : STD_LOGIC_VECTOR ( 0 to 7 );
  signal IIC_CONTROL_I_n_26 : STD_LOGIC;
  signal IIC_CONTROL_I_n_27 : STD_LOGIC;
  signal IIC_CONTROL_I_n_28 : STD_LOGIC;
  signal IIC_CONTROL_I_n_8 : STD_LOGIC;
  signal Msms_set : STD_LOGIC;
  signal New_rcv_dta : STD_LOGIC;
  signal READ_FIFO_I_n_11 : STD_LOGIC;
  signal READ_FIFO_I_n_12 : STD_LOGIC;
  signal REG_INTERFACE_I_n_28 : STD_LOGIC;
  signal REG_INTERFACE_I_n_32 : STD_LOGIC;
  signal REG_INTERFACE_I_n_33 : STD_LOGIC;
  signal REG_INTERFACE_I_n_35 : STD_LOGIC;
  signal REG_INTERFACE_I_n_36 : STD_LOGIC;
  signal REG_INTERFACE_I_n_37 : STD_LOGIC;
  signal REG_INTERFACE_I_n_38 : STD_LOGIC;
  signal REG_INTERFACE_I_n_39 : STD_LOGIC;
  signal REG_INTERFACE_I_n_48 : STD_LOGIC;
  signal REG_INTERFACE_I_n_49 : STD_LOGIC;
  signal REG_INTERFACE_I_n_50 : STD_LOGIC;
  signal REG_INTERFACE_I_n_59 : STD_LOGIC;
  signal REG_INTERFACE_I_n_60 : STD_LOGIC;
  signal REG_INTERFACE_I_n_61 : STD_LOGIC;
  signal REG_INTERFACE_I_n_69 : STD_LOGIC;
  signal REG_INTERFACE_I_n_70 : STD_LOGIC;
  signal REG_INTERFACE_I_n_71 : STD_LOGIC;
  signal REG_INTERFACE_I_n_77 : STD_LOGIC;
  signal REG_INTERFACE_I_n_78 : STD_LOGIC;
  signal REG_INTERFACE_I_n_82 : STD_LOGIC;
  signal REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal REG_INTERFACE_I_n_85 : STD_LOGIC;
  signal REG_INTERFACE_I_n_86 : STD_LOGIC;
  signal REG_INTERFACE_I_n_88 : STD_LOGIC;
  signal REG_INTERFACE_I_n_89 : STD_LOGIC;
  signal Rc_Data_Exists : STD_LOGIC;
  signal Rc_fifo_data : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Rc_fifo_full : STD_LOGIC;
  signal Rc_fifo_rd : STD_LOGIC;
  signal Rc_fifo_rd_d : STD_LOGIC;
  signal Rc_fifo_wr : STD_LOGIC;
  signal Rc_fifo_wr0 : STD_LOGIC;
  signal Rc_fifo_wr_d : STD_LOGIC;
  signal Rdy_new_xmt : STD_LOGIC;
  signal Ro_prev : STD_LOGIC;
  signal Srw : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_data_exists_sgl : STD_LOGIC;
  signal Tx_fifo_data_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_fifo_full : STD_LOGIC;
  signal Tx_fifo_rd : STD_LOGIC;
  signal Tx_fifo_rd_d : STD_LOGIC;
  signal Tx_fifo_rst : STD_LOGIC;
  signal Tx_fifo_wr : STD_LOGIC;
  signal Tx_fifo_wr_d : STD_LOGIC;
  signal Tx_under_prev : STD_LOGIC;
  signal Txer : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_0 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_3 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_4 : STD_LOGIC;
  signal WRITE_FIFO_I_n_10 : STD_LOGIC;
  signal WRITE_FIFO_I_n_12 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_17 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_21 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_3 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_8 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_9 : STD_LOGIC;
  signal ackDataState : STD_LOGIC;
  signal callingReadAccess : STD_LOGIC;
  signal cr_txModeSelect_clr : STD_LOGIC;
  signal cr_txModeSelect_set : STD_LOGIC;
  signal ctrlFifoDin : STD_LOGIC_VECTOR ( 0 to 1 );
  signal dynamic_MSMS : STD_LOGIC_VECTOR ( 0 to 1 );
  signal earlyAckDataState : STD_LOGIC;
  signal earlyAckHdr : STD_LOGIC;
  signal firstDynStartSeen : STD_LOGIC;
  signal new_rcv_dta_d1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_in : STD_LOGIC;
  signal rdCntrFrmTxFifo : STD_LOGIC;
  signal rdCntrFrmTxFifo0 : STD_LOGIC;
  signal rxCntDone : STD_LOGIC;
  signal scl_clean : STD_LOGIC;
  signal scl_rin_d1 : STD_LOGIC;
  signal scl_rising_edge0 : STD_LOGIC;
  signal sda_clean : STD_LOGIC;
  signal sda_rin_d1 : STD_LOGIC;
  signal shift_reg_ld : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 1 to 6 );
begin
DYN_MASTER_I: entity work.zxnexys_zxrtc_0_0_dynamic_master
     port map (
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      ackDataState => ackDataState,
      callingReadAccess => callingReadAccess,
      callingReadAccess_reg_0 => DYN_MASTER_I_n_7,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg_0 => REG_INTERFACE_I_n_33,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      rdCntrFrmTxFifo_reg_0 => DYN_MASTER_I_n_6,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk
    );
FILTER_I: entity work.zxnexys_zxrtc_0_0_filter
     port map (
      D(0) => FILTER_I_n_4,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => FILTER_I_n_2,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => sda_clean,
      Q(0) => IIC_CONTROL_I_n_27,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scl_clean,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
IIC_CONTROL_I: entity work.zxnexys_zxrtc_0_0_iic_control
     port map (
      Aas => Aas,
      Abgc => Abgc,
      Bb => Bb,
      D(3) => Al,
      D(2) => Txer,
      D(1) => p_1_in,
      D(0) => IIC_CONTROL_I_n_8,
      Dtre => Dtre,
      E(0) => Bus2IIC_WrCE(0),
      \FSM_onehot_scl_state[9]_i_5\(2) => REG_INTERFACE_I_n_48,
      \FSM_onehot_scl_state[9]_i_5\(1) => REG_INTERFACE_I_n_49,
      \FSM_onehot_scl_state[9]_i_5\(0) => REG_INTERFACE_I_n_50,
      \FSM_onehot_scl_state_reg[5]_0\(2) => REG_INTERFACE_I_n_59,
      \FSM_onehot_scl_state_reg[5]_0\(1) => REG_INTERFACE_I_n_60,
      \FSM_onehot_scl_state_reg[5]_0\(0) => REG_INTERFACE_I_n_61,
      \FSM_onehot_scl_state_reg[5]_1\(2) => REG_INTERFACE_I_n_69,
      \FSM_onehot_scl_state_reg[5]_1\(1) => REG_INTERFACE_I_n_70,
      \FSM_onehot_scl_state_reg[5]_1\(0) => REG_INTERFACE_I_n_71,
      \FSM_onehot_scl_state_reg[6]_0\(1) => IIC_CONTROL_I_n_27,
      \FSM_onehot_scl_state_reg[6]_0\(0) => IIC_CONTROL_I_n_28,
      \FSM_onehot_scl_state_reg[7]_0\(0) => FILTER_I_n_4,
      \LEVEL_1_GEN.master_sda_reg_0\ => REG_INTERFACE_I_n_36,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(4) => Cr(1),
      Q(3) => Cr(2),
      Q(2) => Cr(4),
      Q(1) => Cr(5),
      Q(0) => Cr(7),
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rdy_new_xmt => Rdy_new_xmt,
      Ro_prev => Ro_prev,
      S(2) => REG_INTERFACE_I_n_37,
      S(1) => REG_INTERFACE_I_n_38,
      S(0) => REG_INTERFACE_I_n_39,
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(7 downto 1),
      Tx_under_prev => Tx_under_prev,
      \WDATA_reg[2]\(0) => IIC_CONTROL_I_n_26,
      ackDataState => ackDataState,
      \cr_i_reg[5]\ => WRITE_FIFO_I_n_10,
      \cr_i_reg[5]_0\ => REG_INTERFACE_I_n_77,
      \data_i2c_i_reg[7]_0\(7) => Data_i2c(0),
      \data_i2c_i_reg[7]_0\(6) => Data_i2c(1),
      \data_i2c_i_reg[7]_0\(5) => Data_i2c(2),
      \data_i2c_i_reg[7]_0\(4) => Data_i2c(3),
      \data_i2c_i_reg[7]_0\(3) => Data_i2c(4),
      \data_i2c_i_reg[7]_0\(2) => Data_i2c(5),
      \data_i2c_i_reg[7]_0\(1) => Data_i2c(6),
      \data_i2c_i_reg[7]_0\(0) => Data_i2c(7),
      \data_int_reg[0]\ => sda_clean,
      \data_int_reg[0]_0\(0) => \p_2_in__0\(0),
      detect_stop_reg_0 => FILTER_I_n_2,
      dynamic_MSMS(0) => dynamic_MSMS(0),
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \q_int_reg[0]\(8) => \CLKCNT/q_int_reg\(0),
      \q_int_reg[0]\(7) => \CLKCNT/q_int_reg\(1),
      \q_int_reg[0]\(6) => \CLKCNT/q_int_reg\(2),
      \q_int_reg[0]\(5) => \CLKCNT/q_int_reg\(3),
      \q_int_reg[0]\(4) => \CLKCNT/q_int_reg\(4),
      \q_int_reg[0]\(3) => \CLKCNT/q_int_reg\(5),
      \q_int_reg[0]\(2) => \CLKCNT/q_int_reg\(6),
      \q_int_reg[0]\(1) => \CLKCNT/q_int_reg\(7),
      \q_int_reg[0]\(0) => \CLKCNT/q_int_reg\(8),
      \q_int_reg[8]\ => REG_INTERFACE_I_n_35,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(2),
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scl_t => scl_t,
      scndry_out => scl_clean,
      sda_rin_d1 => sda_rin_d1,
      sda_t => sda_t,
      shift_reg_ld => shift_reg_ld,
      srw_i_reg_0(0) => Srw
    );
READ_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_89,
      \Addr_Counters[0].MUXCY_L_I_1\ => REG_INTERFACE_I_n_88,
      \Addr_Counters[1].FDRE_I_0\ => READ_FIFO_I_n_12,
      \Addr_Counters[3].FDRE_I_0\ => READ_FIFO_I_n_11,
      Bus2IIC_Reset => Bus2IIC_Reset,
      D(1) => p_0_out(6),
      D(0) => Rc_fifo_full,
      D_0 => D,
      \FIFO_RAM[0].SRL16E_I_0\(7) => Data_i2c(0),
      \FIFO_RAM[0].SRL16E_I_0\(6) => Data_i2c(1),
      \FIFO_RAM[0].SRL16E_I_0\(5) => Data_i2c(2),
      \FIFO_RAM[0].SRL16E_I_0\(4) => Data_i2c(3),
      \FIFO_RAM[0].SRL16E_I_0\(3) => Data_i2c(4),
      \FIFO_RAM[0].SRL16E_I_0\(2) => Data_i2c(5),
      \FIFO_RAM[0].SRL16E_I_0\(1) => Data_i2c(6),
      \FIFO_RAM[0].SRL16E_I_0\(0) => Data_i2c(7),
      Q(3) => p_1_in3_in,
      Q(2) => p_1_in2_in,
      Q(1) => p_1_in_0,
      Q(0) => REG_INTERFACE_I_n_82,
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      s_axi_aclk => s_axi_aclk
    );
REG_INTERFACE_I: entity work.zxnexys_zxrtc_0_0_reg_interface
     port map (
      Aas => Aas,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      D(0) => Ro_prev,
      D_0 => D_1,
      D_1 => D,
      Data_Exists_DFF => WRITE_FIFO_CTRL_I_n_4,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      Data_Exists_DFF_1 => X_AXI_IPIF_SSP1_n_3,
      Data_Exists_DFF_2 => READ_FIFO_I_n_12,
      Dtre => Dtre,
      \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ => REG_INTERFACE_I_n_77,
      \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ => REG_INTERFACE_I_n_86,
      \FIFO_GEN_DTR.dtre_i_reg_0\ => WRITE_FIFO_I_n_12,
      \GPO_GEN.gpo_i_reg[31]_0\ => REG_INTERFACE_I_n_28,
      \GPO_GEN.gpo_i_reg[31]_1\ => REG_INTERFACE_I_n_84,
      \GPO_GEN.gpo_i_reg[31]_2\ => X_AXI_IPIF_SSP1_n_21,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      \IIC2Bus_IntrEvent_reg[0]_0\(4) => Al,
      \IIC2Bus_IntrEvent_reg[0]_0\(3) => Txer,
      \IIC2Bus_IntrEvent_reg[0]_0\(2) => Tx_under_prev,
      \IIC2Bus_IntrEvent_reg[0]_0\(1) => p_1_in,
      \IIC2Bus_IntrEvent_reg[0]_0\(0) => IIC_CONTROL_I_n_8,
      \LEVEL_1_GEN.master_sda_reg\ => DYN_MASTER_I_n_7,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(7) => Cr(0),
      Q(6) => Cr(1),
      Q(5) => Cr(2),
      Q(4) => Cr(3),
      Q(3) => Cr(4),
      Q(2) => Cr(5),
      Q(1) => Cr(6),
      Q(0) => Cr(7),
      \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ => REG_INTERFACE_I_n_89,
      \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ => REG_INTERFACE_I_n_88,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(3) => p_1_in3_in,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(2) => p_1_in2_in,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(1) => p_1_in_0,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(0) => REG_INTERFACE_I_n_82,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\ => REG_INTERFACE_I_n_83,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\ => REG_INTERFACE_I_n_78,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ => REG_INTERFACE_I_n_85,
      \RD_FIFO_CNTRL.ro_prev_i_reg_0\ => X_AXI_IPIF_SSP1_n_17,
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      Rdy_new_xmt => Rdy_new_xmt,
      S(2) => REG_INTERFACE_I_n_37,
      S(1) => REG_INTERFACE_I_n_38,
      S(0) => REG_INTERFACE_I_n_39,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      Tx_fifo_wr_d_reg => REG_INTERFACE_I_n_32,
      \cr_i_reg[2]_0\(2) => X_AXI_IPIF_SSP1_n_8,
      \cr_i_reg[2]_0\(1) => X_AXI_IPIF_SSP1_n_9,
      \cr_i_reg[2]_0\(0) => IIC_CONTROL_I_n_26,
      \cr_i_reg[3]_0\ => REG_INTERFACE_I_n_36,
      \cr_i_reg[7]_0\ => REG_INTERFACE_I_n_35,
      dynamic_MSMS(0) => dynamic_MSMS(1),
      earlyAckDataState => earlyAckDataState,
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg => REG_INTERFACE_I_n_33,
      firstDynStartSeen_reg_0 => WRITE_FIFO_CTRL_I_n_3,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \next_scl_state1_inferred__1/i__carry\(8) => \CLKCNT/q_int_reg\(0),
      \next_scl_state1_inferred__1/i__carry\(7) => \CLKCNT/q_int_reg\(1),
      \next_scl_state1_inferred__1/i__carry\(6) => \CLKCNT/q_int_reg\(2),
      \next_scl_state1_inferred__1/i__carry\(5) => \CLKCNT/q_int_reg\(3),
      \next_scl_state1_inferred__1/i__carry\(4) => \CLKCNT/q_int_reg\(4),
      \next_scl_state1_inferred__1/i__carry\(3) => \CLKCNT/q_int_reg\(5),
      \next_scl_state1_inferred__1/i__carry\(2) => \CLKCNT/q_int_reg\(6),
      \next_scl_state1_inferred__1/i__carry\(1) => \CLKCNT/q_int_reg\(7),
      \next_scl_state1_inferred__1/i__carry\(0) => \CLKCNT/q_int_reg\(8),
      p_0_in => p_0_in,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \s_axi_rdata_i[0]_i_3\(1) => Bus2IIC_Addr(2),
      \s_axi_rdata_i[0]_i_3\(0) => Bus2IIC_Addr(3),
      s_axi_wdata(8 downto 0) => s_axi_wdata(8 downto 0),
      \sr_i_reg[1]_0\(5) => sr_i(1),
      \sr_i_reg[1]_0\(4) => sr_i(2),
      \sr_i_reg[1]_0\(3) => sr_i(3),
      \sr_i_reg[1]_0\(2) => sr_i(4),
      \sr_i_reg[1]_0\(1) => sr_i(5),
      \sr_i_reg[1]_0\(0) => sr_i(6),
      \sr_i_reg[1]_1\(5) => p_0_out(6),
      \sr_i_reg[1]_1\(4) => Rc_fifo_full,
      \sr_i_reg[1]_1\(3) => Tx_fifo_full,
      \sr_i_reg[1]_1\(2) => Srw,
      \sr_i_reg[1]_1\(1) => Bb,
      \sr_i_reg[1]_1\(0) => Abgc,
      \timing_param_thddat_i_reg[7]_0\(2) => REG_INTERFACE_I_n_59,
      \timing_param_thddat_i_reg[7]_0\(1) => REG_INTERFACE_I_n_60,
      \timing_param_thddat_i_reg[7]_0\(0) => REG_INTERFACE_I_n_61,
      \timing_param_thddat_i_reg[7]_1\(6 downto 0) => Timing_param_thddat(7 downto 1),
      \timing_param_tlow_i_reg[7]_0\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \timing_param_tlow_i_reg[7]_0\(0) => Timing_param_tlow(1),
      \timing_param_tlow_i_reg[8]_0\(2) => REG_INTERFACE_I_n_69,
      \timing_param_tlow_i_reg[8]_0\(1) => REG_INTERFACE_I_n_70,
      \timing_param_tlow_i_reg[8]_0\(0) => REG_INTERFACE_I_n_71,
      \timing_param_tsusta_i_reg[7]_0\(2) => REG_INTERFACE_I_n_48,
      \timing_param_tsusta_i_reg[7]_0\(1) => REG_INTERFACE_I_n_49,
      \timing_param_tsusta_i_reg[7]_0\(0) => REG_INTERFACE_I_n_50,
      \timing_param_tsusta_i_reg[7]_1\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \timing_param_tsusto_i_reg[7]_0\(7 downto 0) => Timing_param_tsusto(7 downto 0)
    );
Rc_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_rd,
      Q => Rc_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Rc_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr,
      Q => Rc_fifo_wr_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_rd,
      Q => Tx_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_wr,
      Q => Tx_fifo_wr_d,
      R => Bus2IIC_Reset
    );
WRITE_FIFO_CTRL_I: entity work.\zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_32,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_6,
      \Addr_Counters[1].FDRE_I_0\ => WRITE_FIFO_CTRL_I_n_4,
      D => D_1,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      \FIFO_RAM[1].SRL16E_I_0\ => WRITE_FIFO_CTRL_I_n_3,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      \cr_i_reg[2]\ => WRITE_FIFO_I_n_12,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk
    );
WRITE_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO_6
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_86,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_6,
      \Addr_Counters[1].FDRE_I_0\(0) => Tx_fifo_full,
      Data_Exists_DFF_0 => WRITE_FIFO_I_n_12,
      \FIFO_RAM[0].SRL16E_I_0\ => WRITE_FIFO_I_n_10,
      \FIFO_RAM[7].SRL16E_I_0\(0) => \p_2_in__0\(0),
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      callingReadAccess => callingReadAccess,
      \data_int_reg[0]\ => sda_clean,
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      earlyAckHdr => earlyAckHdr,
      p_0_in => p_0_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0),
      shift_reg_ld => shift_reg_ld
    );
X_AXI_IPIF_SSP1: entity work.zxnexys_zxrtc_0_0_axi_ipif_ssp1
     port map (
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      Dtre => Dtre,
      \GPO_GEN.gpo_i_reg[31]\ => REG_INTERFACE_I_n_28,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      Msms_set => Msms_set,
      Q(1) => Bus2IIC_Addr(2),
      Q(0) => Bus2IIC_Addr(3),
      \RD_FIFO_CNTRL.ro_prev_i_reg\ => READ_FIFO_I_n_11,
      \RESET_FLOPS[3].RST_FLOPS\ => X_AXI_IPIF_SSP1_n_3,
      \RESET_FLOPS[3].RST_FLOPS_0\ => X_AXI_IPIF_SSP1_n_17,
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rst => Tx_fifo_rst,
      \WDATA_reg[0]\ => X_AXI_IPIF_SSP1_n_21,
      \WDATA_reg[5]\(1) => X_AXI_IPIF_SSP1_n_8,
      \WDATA_reg[5]\(0) => X_AXI_IPIF_SSP1_n_9,
      \cr_i_reg[2]\(0) => IIC_CONTROL_I_n_28,
      \cr_i_reg[2]_0\ => WRITE_FIFO_CTRL_I_n_3,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      firstDynStartSeen => firstDynStartSeen,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4\(5) => sr_i(1),
      \s_axi_rdata_i[6]_i_4\(4) => sr_i(2),
      \s_axi_rdata_i[6]_i_4\(3) => sr_i(3),
      \s_axi_rdata_i[6]_i_4\(2) => sr_i(4),
      \s_axi_rdata_i[6]_i_4\(1) => sr_i(5),
      \s_axi_rdata_i[6]_i_4\(0) => sr_i(6),
      \s_axi_rdata_i[7]_i_6\(5) => Cr(0),
      \s_axi_rdata_i[7]_i_6\(4) => Cr(1),
      \s_axi_rdata_i[7]_i_6\(3) => Cr(2),
      \s_axi_rdata_i[7]_i_6\(2) => Cr(3),
      \s_axi_rdata_i[7]_i_6\(1) => Cr(4),
      \s_axi_rdata_i[7]_i_6\(0) => Cr(6),
      \s_axi_rdata_i[7]_i_6_0\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \s_axi_rdata_i[7]_i_6_0\(0) => Timing_param_tlow(1),
      \s_axi_rdata_i[7]_i_7\(6 downto 0) => Timing_param_thddat(7 downto 1),
      \s_axi_rdata_i_reg[0]_i_2\ => REG_INTERFACE_I_n_84,
      \s_axi_rdata_i_reg[0]_i_2_0\ => REG_INTERFACE_I_n_85,
      \s_axi_rdata_i_reg[1]\(0) => p_1_in_0,
      \s_axi_rdata_i_reg[2]_i_2\ => REG_INTERFACE_I_n_78,
      \s_axi_rdata_i_reg[3]\ => REG_INTERFACE_I_n_83,
      \s_axi_rdata_i_reg[7]_i_2\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => Timing_param_tsusto(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2176)
`protect data_block
tyuPUtJktiRAt4KveXXghlKvh0drfOLjIvS+x+W4sM3HzSjXXlk6o0BoQ/Tp+FUAh94iCK0MBwET
QvGt/phDOTBpyZyjG5lOuOU5w8mtsZ/VqXJp/l8He/7D5JZDUL784Lk6LRzh3OlOezi7M3solWxw
40oUlCov4qYOQvucI8HKa6gr6OEN+mhFbWDNula+fuFjQqE8YpYBAA862BCUduRK/CEEDO0u5cJc
Bl2xBK04Vv/HMB2FbAZc4UtesCzwKM/BQxNr8B5qrQ4Wr68u4G4Fpls4AQglpq9pS45TMPvFhMHb
zUJOErCeO146xQbCwF2LcTcS4VeRY3PXJVHgLdKR6oUwWXXRSRNfMhon7aNoV7i7fzitE/Tjh1WU
Uv39SSMOkGkmdESU8ehXr9qnhm6WhJLGaj5PnkRWDRfmLCDImvn7Z845wPQESofMS+kDed1jsRNd
PXipOmCfH4hWs0wiE9c6oIwzYsWv0hpiFRfsm0osI+gwM106cZ8ITkantbHHi3jGJC+kJeY/UzNV
51hi0VW0d5Bn5eDObMZiMyO2IOF0uLR/UmxO4/GpPo1ZssgfbPy10Vt4Lnrs+oK4YJagcQfVujsv
YAY1zjMNU5jI+pXaoLSWMNLjxa0LQoVXMrTbBh1ueJKWAgwq/3GaUhmBgxRJbW+UIFK8UzE1HR9I
TH5SptT6iIsG91xLH0Z7tVwMbLmyjpPr68fqbgWrvz7QQoNWrSevwBMnFvi3QPbR+SqAIQdqZMx3
ZY+b4cmPzWXyNzj72oapIQ0+E8y4pHWEN1tAffWw9C1Ve4MNHyOhvp7L7Ar9loU4AOUyRtsYsp8i
P1yFmJ3NTcALmQuudylhOdnBJIhiQLWDBWsPOBOMvL9ekpWH9jhqLfIxDYeDu2+hJDsIwhT9N5x6
QKqpgLp8g1X8mKmKEHA9UIllecfDqTAE5IaMgpYNHcS3msoN2sM5+cIfV5tcyWhEz+yL+KK2SZJS
hqNF/rCVFZlWqrkXAqlQLZu62rHYGvIEq8XgfxEJ2JPhLJK/Ljon60cEChOwzHaPowpvthcOsv8C
ywYafslqG2TVx19LpxbC0/ovRr/FH6MjZIELSesCJVEQBuXGwkzbFsl02htcKs4NdWUYPE0JmHU3
FYV1x27Sn7iozGd+AnbRLHqGS3N685gBsaLlGiIFf1px+Xo0jH3P9JVHjbiip3tnzwG2AxYslWky
6mNe2KWyZBFLf5a64ExAbcGO1VOxnc7pC+8Urp8TpWu2NYixmhWZypJFAqORhgHFg07IQLTHYOVR
yFZYolx4o9/tRFS8kPiayjH5wJHmNpG4n6jW0aW+/uQ2/AVOtMO78F6yA4s19JTTZf9ClScJsDlF
vB9Na/jIEHLKuKGKmrYWj3OZ12q0BMMt1hrQqFinvDtmryn1RzAHh5GYuiRLyUagNkNov1bcKecN
xZzqCNFtg7+9d3gO5/xJi31aSH+OPKjxH4iDPeznphGLJJjndVPeFFnCE6H8BdR6e1hbW9hrEM6f
bM/f3DDBlnoynoD7vlxtFyepOeE2wq1mXHCkcLs62aJr6VKbYjAKp8BY3mN4sOx3j4KjzcrqLpU2
N/zhIKXPn2h5EZTmiLvzDLFg07l4JMV/jT9/HRgWkCiJlTdaOtOqhwhzUo2RTYiJQo9Y7aAig0Ko
ryotDxksUygpK5zXeB9SOeTdWamCJG83iA/3e/QIsCwQg5EYZgH8voJC3F6kfC3OPxjBdvwANwDS
wwGRZgCFrKEESbMb2lp/N8ODRFJDqU2xAjSn89PhLu4PCoe/evARoMGmDILRa2KKgSXIgIzK7lPq
+pNb+sVPUvWkUiHxfJRaJyV/tp0jJFRi2r+6EMwe9wqiq9anMvxLIPXYrKqaynK7pb8EMbqYzAMn
bUPJbGUrIEPDGKspEN04ZOMliUNIA1ISXfgZbSb2pj8MeyJm7U2cefTHD5mft1nyk10+x5b88GDi
3/8gyxUefxktQEDo1LanfIf8ReyhsU8Oe8RN5QceSlQEpyDnr32dQHo9nwrV3I4YEOJaoq24LW9R
n6MLJJ4/c45s5CRsB8b/Lg6F16areeOg1KEUr+A1R/dHtYSPmyXpNPPCAN2ED2qGKOQRWPiGe3g6
uT5p7RmPowVoqMHX1p+hGBsCWuT02hR7jl6yo0XT7ctoHe2v+eJkBedfAfXIZDqbs9LoOcfKGN5T
LqebMHBuY79AEn8FUlsX+9JhLyPeJqkfN14/5Jlma9rdxMvChKz9NvA3TnYrFEqBHVOuJYbJGm1X
CZQQ10pcXysrI6MkKyzP+LwpnniW7rR2J5cE61I28dIi6ZSghi+DJKbhF4f4PMjymtwOxhmyjrsb
zPNXiAwcQLdaDgo2RzHOEatkpe4jh6Vv0lLSTmHuOcmHItuFolBRmvQQvfC7/0sDYDXbU3UzeG9E
4cBkb46hWZdKiCI2puuW3r+DqR4T6qVCCvxbrf0A97FFRR1NvgwHGRsnalI65+L7U4FCctmsuZ4h
POdig3kPN7HRdb2n+IeKjzIaSdI0vwWL2uHPs8HSdC4CHIKuyBqrLwt2h7md29ObGKYANA88qMGb
B0QIy/pU61h0sDPmjZON/c0/WEAsee5DVhG/G908NEkNOlmGzJg7U/QG0X7g59KtNUZEAJjy3NJC
NEQuGX4yTsPK7KcxSC51K5SoUrS5c5hMO6QUXdOaBZ2us5Qe99TtTBJXQekNeTGtanhtcAMPufjr
RPHdYWi6DsSZrydqqA/ye2YcKBLOHC8Dl0FkeF6DhUTRyFyU5Gf/i75iPqd8jt5e2+3N+Y9X6qm7
EWCSqs5ca4lcgdELps2iHVdZzW30ZKPcDK37guyXkcTFtaSmuokRHu58Mp7T/J/EnBVobApfdMPT
wF0GamlLZakJuw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_iic is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of zxnexys_zxrtc_0_0_axi_iic : entity is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of zxnexys_zxrtc_0_0_axi_iic : entity is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of zxnexys_zxrtc_0_0_axi_iic : entity is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of zxnexys_zxrtc_0_0_axi_iic : entity is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_axi_iic : entity is "yes";
end zxnexys_zxrtc_0_0_axi_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_iic is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
X_IIC: entity work.zxnexys_zxrtc_0_0_iic
     port map (
      is_read_reg => s_axi_arready,
      is_write_reg => s_axi_wready,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4) => s_axi_araddr(8),
      s_axi_araddr(3 downto 2) => s_axi_araddr(6 downto 5),
      s_axi_araddr(1 downto 0) => s_axi_araddr(3 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4) => s_axi_awaddr(8),
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(1 downto 0) => s_axi_awaddr(3 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid,
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 31168)
`protect data_block
+aOWF8pkCWzArYMsSpEvduwK/46gaSMhS1o9Dq3oMRvnoRUaf1xWAUGBBPxDuAC6lMdkIgTB+6EC
u6rbaMXdtDSu4oQsFdgwPTGoRMZUDOlQMcN3pCEEqxyNkC5qJWIdHuGNk7uH9S0te20R1Cq8bJeH
VRfVgyu4zZOE2vWR2XhekfVapClNTw0FQNuimOV0aBuBsyrPoDBPSiTQn3NPliX6BQpK6RVrosnG
2ZXtNLB057L7uCnFsaXqGZTtofDhkGKZAaoObFQIQnDeg6TaeMyoenh9R/DMDMxpc4BmjhuZvPYO
18Z7lTF9y/iwstVzr4voliomjr1ELpnbyptsmtz85rMtrU+PuCIvo0mLP54B99sRHycmBtYF/zjB
qJOQpeEfuuiuvZkBX5LqcRq42cUNwwqvULSI67IkwL+J4Kns8oqLT+IeB2I1jSAdVFtvqTLOqwkZ
5y1ztTRCpH2BOkmFsRqQNF0MpYS8ZTRUgJ1eJOlCHoF0ygkyWMWsXljxs6CJrHdiXm4Qmlo79oAU
2c1e6zzqr8iB8Uce3gU612L8/88ZomUDszQP3Bz4cFYvPC3buIg/8fz+FuDurVilJmM+PWz1uzfg
7V3OmGWWRB3bXFwQsVgcBzEdzRqM5HwsA0mxNDW78tcEdxXTi5+HfeMdIBu6yNdxUPAo1R/KfNxb
slGuYyMZ+k/sUJhkSw4FVYXtM3OoVJ62PG1SA34SC/9HbIvNB8jmhnS1iSGc54gfMvEXheEaLH1Q
ilNCnQIzkOgKnLieNqVxEg3XGZ22+AIlLu3hm8lfx4awHAKvrhDx270xPGBDng6s7ZWS4CyvZlHy
QbM5cLcy4BzMvV26OzS7zfpxa418rGkLZmyCiMNac61qYmVcK83D0BXEm6jkejUaEM1UTd60kp9l
flELKMBL5HfTP+F9IvXQcONFC96qeiFl18Tuy1ZXds0PlJBNEnjOUeEU5TWFKcYgF5s6jVURS6YE
Qzgg+2RKCAdM/ozAr/QTe113U5C8R/5y2X2evVe11/NQP4ya3pE+o4v8SCKwT6ZmFwZHphIR0WiY
iK0+cUKL+LOQIRy5iU3O+tVcVrPmYsNppzEq3esGF18gS+daCDVcI3BWKNS4qUCt3gG3+eK0wIxs
CP4pq0f85yHiMh9r5EJRy/luRj1B9CL7cfowQvpAwmVrqY9kc7gtsTKRLu5D/0rpA2Kry6uNflOI
4m+dbkX7fWptKBIU7b+S27qEVnkjYDSGYbQQamJj+SNTduZGvZHP4WVcIdTIi9Rd7PPDPZ7TCsQr
E5uSB2RWKBEic1cnxgOc0Vj3ZfSzH+abDF8Pdz4f+gKpgvohjSQFTvLberHxmJM7kiDtloC/s3D4
skHP8bsRTC1vxQBVcxZ61rAf2XVORNmek9waFZ264f/T5j6d+RGWUsZcn5ZBK5Ajn0EnJ4qm8j8i
0eP0QVyGWN9A3Gzp7d9PKhzuCPzQ06s7YLGxAQ5B4c4Hc2e0fOeWcxHc16CemTTYzyPmnW7fRPYh
6FxhCmsOYVrv3DKx664ZalWf2jXeX38m6bHV9uxwthDMsmQTYpMu3KCV6/ow5d7AjyPGt8dyvqxT
cEI9uwO2pI/bBgdBmPYLEYqXEhaiPTXu5vq4mA5smLiy8r0hUZleEAcUEBcTZFDP20M09xI4jwPT
BAz78dNVTV6UXw8JtBlA2gQTer0Z6aQqhjzSY/PEJF2+xxjn85MQ5TJ3NpJOSTsiVAinfW6D9KiQ
8oFA7XsADu/0CfNubYrSVuDx+Mgy9UFXXBJrX3ILGTySX50lON3DCvMne3bQckw+cYvBH2jA7RGN
DxwA2igFtYPlko853FuQ93rfMQe7wP8veNnNkOZXG+Gb64q7bV0EXpbEzA/ZB8KYa8lEKy/Tix/4
WdTYjl+a4VJqQt7d9fYu8V92pKtwPNaXiOIiUitvTkJw9YbVd+5JX2wXb1neEe1rnf5W0kXrfOcv
5GUt4Gj5uhjSMQAp5+OwRO9/CTtbl3SEw4h6XkQZz0r2hxOhydVgP27l6ifm0fIWqk24ORapuzZN
+SlnM2GjzIoo0Bz3dEA1801zhC3aDiwX+Q/wI59gFq8DUAf6VuKWHUwV06AJCGdbu+LieM73mjEC
+jobRF6I1PzaGUl4WQ4fzW4reA2SrMLQww+oNtwFiRtFzkSQjyC1QOf2CclifK8QcFdI0zGSN6LR
ULKRAa16tg/8ULCHOwI6Kf5KATbWqADkSV7U5ycB8nq2XTM7mdTzm0Cs7Ixqn8Ug+Sl2EWhfEAEw
gGQ3MQR88XFkeWdiW1i8EKlCVBd/L600jyeERGbwnsnBESrDoH99rZRFBHeQxJxOfPR2bH/bs+BM
YJwlE29AqSvJECgDrQFoEAny9y5+lCMUviXhm9wzunwbqdDrJGT3/ndP8+2pf5KhniTseMBwsa1m
eTUf9BXkXw6A0TjnjOTNTIW4pRNhKcmhHWbvf3TtYGV9ECr12R/LxcgZGRNcBL2UFVS5aQegQ8nL
6VMQKI6+bkDZi4NTk/jPgVqDbz2BauchF88swUFIibsIIsNNml5C/+P465CQEuzxC/mOQ1WebfDj
vFfsbxwxWnVWLoCMLV+xHUIZFT8Z/PDYGQGp3jnxVQC8JohTjtXpdlqtBSIAZrUc1dww9Z0cCdMQ
YWZqM4nkvxj2XrgnArnjk0O5+tnCAXogcHVaH/aNCp8/wKOOuHoablHuV9OThbr1K4hKckWkHhhH
cjlwpb9NDnnguAxdxc7FdfPcJOihavYgDzgHDiclVtq+6SUblvlRKbCchTFIVN3XvfvoFSK9gogg
cV4dbyXtFQtLZusDJUPsjbXCEgWZCRvLeqyEXOkV4Kb0mBLT0914Zz5cWxIxh6soowx1qm2o2qmd
5UDqRelnAPp7t8umbLqP4gh822XkNR166a0INpBWJlPcXv3RyG6rUAfrh61sekIeVFBW9lcih1jd
FVirGvunREPDIC2lcBGh5ny48qIsFG4KcBwtMIQV1HmBeTmll9fx1+OtsEymdTzVQLDOoyrd3Rvs
A5b0g7LzSuuB6tuvzsfAZkevsRncA3W2FKg6wgAiRkFk9VjO07GqAdKNy86VgJnSIPbmHGvqLmx0
pVHp0QG2ydqOYTlYih5ImbcRlCJW2u1PGoGVQS2MXkRmphuVmrYlHMRnGutqs/ecWvtX4PjklUQN
EI0jde9tzXpRASykxx9C9Ue0tFSGiSvsoaHj8X6mK/uy0EP/ocV24EMuyO/63ySaeg4nWb9bk/pS
K0zPByWM0rmP0VJkxS1Fz62kRZbA/02X6S+T90ynCSY/yFM80AxXnsiljoTEePtpelafZ26dK6m3
EjKSvvJxA46lH/3vnZ7RbAMwZmbmd4JFRYc1oykifq6pljGyPXRpS1L8wLgFQ5gW/fF2Uair59Bg
IR4FJ40FQDniaUReWFmJi2KgsdeMD76g0+kpSkf0z0v5JGjJ4MCUuVvMP163k6RW1htLYqzi86hc
7Ne1LFfHePhVAKcEQ0aMv5M+jcB4a8ZQsi60v/o7l3sFa32FQhzqkggnMO69g1uob3+bpj0ZGnH6
sHs/LCLexg2raHs5ypnZBeOv8fluP5PzQvS8j2pBGL2qQAqtF14HCnNIg771ts6nYeAkUVp4peUE
hcX0nyAc3VfpOOKbrFdwp95E4Wm530PrIE1YJHTE3KQBfqmyJTSQ0JvFsONGB5p/GOpgRx8T/SRr
0fax043MbZhlkwqYTYU+5TXpLCNrZvSKw8HKb2V1XqGSyKQ544sghq9CV3/TRj2szkRju87k3R5B
F+gHArA5nCcuyx8+cHcGAZSTGrkuuqFAoILeyd8QCiWZzViqXOr2nNSroZL1F4ZLJ38XEppJtfcl
1YGDzw5Wh7zTlLtjw8BhY9Vncf2MkG9aHN3sACLCvAGPonK2fDVzo/P/wBMnEnSFXnUnSLb2i8Ns
u29/arEBf5EU+hYlTO2xeDM8V5bAiLlubBPLUvi21KdwSSP9HWUKbMf957Ne8ZMYOMxo9YbeA456
TtqbHhF1dTdPWP2PFDdWs/otgVYndzFbChAyTn1t8qlzmSq1wkilatnx61kUPOAx1qUzD8BXBrHX
9Gmte3VMQV8S7fxYWIocGhKyAcW/kfrQsu8u0D4c6cBNkTMhYx5Jae/zRSgUTloIbrXwBqass2WJ
oid4HzQ873S93/QmeiMONC3+BZus4bgTpAh+j8qqgpCPodeWw6axhkJFmq9k8Uwc/nHWikT1SokC
2qTIpmE8r7eew/2JY12ys+AcfHtRQpanazJbZmzEF5cSUd6bEhaBlvEF913n4VoINIw5IpoXnU96
xpLCO6P1qwwlq0ZRi1hbM0cyDr8voIC1BrM5o7ydTtwuiKmfwwd8r9CY3VdwKzQFSsjcaZQqjDAx
mxSOX1QhfIGxNBqTLOmwjx7ttBt9/HDJtHzEhe/41YjEmBuBwAt9YRzl2plX1+nxscxrtf98TCQh
24plO31/rHr3pSTq+WJa40nG7viNmGT1rnU5u/MZZqdkbBTO4bEdhxD4LKbQVBjqlPys/I+7oWxO
2nFJIX+v1EemMGef1jCKjjPlf0iQyYirgd0wQtFNJonOn7Lte7VTd6GKJpNpPvq8fWky3gJVjrfQ
xv5Nxs5pqn1FKlXpMioY1JTzzZAZmEaBDrTFFAGS8CUNjvmQqFLgTIUOjRMVlZXSu1xfuafuX5LI
l/PD7+2FVhNvjJmtTMwIN//byZjZztEC4GUKTe4nNCAldWcBaGxyNEKO0ygd8QpH1CQRvTCVKmsg
YV4A/XmhkK8EG4juYESgQ09Wk5y3eEuT+M7oMaNL/5OcpG76jx4a7WfF3OB6xOoo7/NmW7hFtURa
pmDjx3UzULBEOyP020KHoyZZOCp63dYKt07nZ6Lu4lfs7TKfrI6scG/n6zov44EAa8IukSjoSyfG
0vc7LNClx/RkQz5ToijxLxmMe/nTHDNhkoJuke+69amh2yeoigjw75t3qV7PrvRnaGEJZoVrb/ju
2yMUtum+oZOQq1GvWjLn3PWvcyV/Ups6zEedleKk6TJUurdTzs5ES7rgDa7WT/BsIJfZ+FSV8//X
T362vtL2vxRt7gVUZgxpMCOe5D/daTrI6s+xmXNTmttO1fFFvSUFn8luxPWOqiY8XkJa55lOp7Gr
0CVU+MOhJktiL7L8lKHBwfhqdOQ+Jsz3bW1InxC5uJ6cJhIxRH05mGx4HUKy1NpNVuHdkQbTZBJb
UGSyPs0xj0eRrs2Z3DSJAkeOTh1s87n/BbTRYai2nXxNUoKsOCvQ7W3xyCuTnzbr61GYe8xHOswE
pfiq/Jln474+ZY2yVUnOAjhsj/MaDRB9ID38qlUEdhtCK//ZXiVgIHRdpArz5eAPhpLbE0dY3lPx
8m5WI86/Sjx/rEgEXksEkiJph0H1GKVj0sxGrbiRC8kPq+H/TTLqHzp8eVdHbikLhIQHlhpC40NO
Y3RyVYMevDFZLlQA+UndSjMZlO3nFRGeGxzFTh+2rioxrGiDAK7SnSKcQxlBrx/UQVwfn3HgZH6C
eVsQNS3nzgVcybVP5Xt/hxjrKPIF8VuMzVODJS2s90IFxK1erNktCJwU+10r6LPyJXJs4KbN9DeF
r3ywLBNknT6D29n+2otJvAzbGG4EJ59iY1kCO0Y07xVpxngkmgduEuLRg0XyFq49iuX9IfKvtw6z
9uwKJd1bX4l/15HH7cuurKUz6zkGRuhyOkh+HVfjQ9MpVU6UUb3InEQc6MjqYjBnV9tas1vbogtq
S//WbMqZNVRc0fxuuafMnMqXp7F3SadVdft/J+HpXZlI5sw4ZpRedT61Js/2CTh1JQkoiTrnmeLv
axAqccFAOjTugM75t5Iu9Qq3xIQppcU1RlvIN0vm+szU1KVnfH2/h986U4gcGWPFrG/5UJcJygvG
NzU7LCsaV5hjhUeHn2I4F/e6KjHZshUP5dhQQABzRJzfrVPOGLYklFDObBfZFS7OrjfQNjPrSVMN
2aWSZTUwgzfSMcKqrojvtR0MakyURVxH7ZT5hwhQto17hpP0K2bE/6KkPRkCo0GeVdKOK45Jk8c9
sbJ/d/2tqeSDJwmF6POWF2A2nJredqS3UTa1avTtl9dhRu9dTtjKYJRcagpOb8LvW9+9Fr3F7ayl
kb9isQmtxI2g5KgS5+DsY2stoUr4RyWsCRmUKMMYpgnmLZ/TpKzICyw2HJ1pUDDEuAwlMZJwQ79A
7sI5X00DYwmm3Ycpo3aXiyeuYKqr8wMSj/W1RIlJRDPtpjOa8OeaPgkTlt88QuJ/mrBOnw64Z7B6
VVBzPTLdHQ1vZk+/izAflmlT4x9LJZ7dLtY5w9ggfOLgqpkU18FaEvReMxjAZdepzXhmlj1AO3MV
uTZYgI+FLwo8SM/CZ13TcnCQ2DYxqSaZziO7vhMaAdgpfrR5yonL89a2ZSLDXs9z3aRVEbgH+jTP
4mR9xjppPx2bR1cfQGhILoxHyL/axEGR9pupsvf01bHPUxNYBVwz+TT7yZvLb2Z6hijXHcSFrObD
cUFNMDGsTiZ2TCt4t0eU+CSA2VxGrP8vkRI4QbOLiq3GXXAwFBLDppbc2WJ8/dAMItL/4oBLi915
YqiJb/i2jEEHMUM6BpqpnYWJumCeJhJf+hxLREJYbqkWyhbk9a7REQBNwBGd2pJzyzudgW6F+ys5
stIiW/SncdYYHyaHMkZPgynAeZO2zTNviUJXjG2eNtvjqPcCKh+QzxT1+ILsTXhcrxm3XXvWCFEW
yphR2n/WNCKijrjuOwklyQtR0xW3ruTDs1/KfKX4ZEw2/qK5DDldKhKixcq4kEZStJYjcw9TIroq
7ZYojeOY5F/J3BDTwp5RlUNhwZ22lt2sSneB3tjyq2lOvwey7uvjh1yo3Fn2VQ18PyxOOixwhcwy
xa7zdG27YQ/y4O5Y5Mi3Ty5GOD16W98T3HTsPjFpUFXc4Q8cgxIsGxNzioHtYv6xO0G19ORG9naM
VkfOKCWq/VDnxAYghBnP+ri+eV0NZOn+MoaFeqQmAFgc4k1LFYAI8s9pPWbZMAONGNQvAmTjv4/m
bFIe+tMQL7NG+jR27kfkm8ULiAv/Bgk8w/OZcNLAZJDv73O8Wx2U1HaesXgFVgUP5G+4+CcFoMBl
txE/bP+n/ZXgvAZ3Fvmxe/p4tUgRk98Smkt/dDvQumpRrRrnKHMFn0ZxZlxLNwEOYCW9HfzjTI1+
5ZMORbEbHE63xWQ/UKzx/BvQXV1CrzvLGxa/Spn4fQ5un+bruzDnvBBXJ27jgG7ffpFM7ldtjP2E
Ixz7NQMhcwghrOUVYkiIQCMZ9dqNYb/ICje5p8tfCoPvZCshBzOicpNhilQTdw78ZM/yhFNXH/iY
xw393GwQITgWe73+lu4Y2V1VIXKt/jTP9oevw9EP3v7sWJYsngrtR8Rg1ki22Y0X0fNrl3QoBKb/
tBcBZ8AZpmO7vn4Y1GM4dK/j6/6Y9iPC4RtXtSdVrlwUcVqTyxnehD7O0Zqia80mhHmQT2bdIxYh
VZ/Btht1po4lT3k31SoF8ajukQotKcsqH+wBECqpCGOCyhsjSpcicnaMI2NZMr+sDkNXcHn94jRv
BHZmx4yngXLDXvJuywEm+zikfhYCahKF+y0P4/L7DgLI/oIAxZE3CSVs2R54AdLofbyOsIt/PY0A
ZQoNppJt0sViY0JgzEuL7ltGfj2rSksK+BNJP1CQyUvPHYC/MJ/uJtgJoRwmZEDgwY02xstlkCLC
sBfSiORSfpmzLA3xKR9wsmZSVNTUEZctXwgFc8CIlfpb2eRGT7rh5Swz/xEehbmGyn09u48t7j4k
wk53e6/DzyCyFKmtDd8PyBm/hkkKjGCOc8o50fJrBK1pQFi6BrLFgCS2vtcWUY7w2PUmNpp/0Qeb
p9zVqquwTA6fvKGKuRGGjaiJBnOVMUsNywMPd73FZoh4GEp3bsDBx3KkN0YmZfiyY9BdINDM8nc0
aOyBhwFAn5EcOW+AV2gSzqcUlp2d6fRM41YdchwuIKgayDd75rS1OjvpCdzXfYwKGSQN7RxRe3bS
D765P4HqC0UVWCyfASYh1bQL++Si/uOLjceWrljnuZc1u+E3ZpwBJPvIAybgK/mo6vXC6IoL2wz9
Ce7i2nW2WJQZDr/K19IkGjPbnvQgfD8G3kMxdgV8lLyeUt4m3D4WT6zuEwYybcv+mXYWPsAZd5pX
heAeUTWjFgtECva0eBiNg+VBKXjGpZAYE6kcUxa0/nyhaFxTJZTcKuNnkXATIRzymsTr3Bw/V0B8
zMAST/zdcxhe1e3a6nllHVrqLHbOmU/BJvnIn2dbKh7FQfwRZHvjFx2XAplLAyI9bLI/Uq6tqUfk
PgvQCY4Wb87zibXd+JeopAk1E29+ZbNxH8/bIj57TDnUGull7XBYGvCO9xSt9LdZsDV2V1RIqUc8
A1ju0Cxg861KFwlCcd6jaxIQ/9UbLcQm2XX6tRituA6nvqzEQbjZO3Th3BNNoc+/caGisPgDwyX6
x6//URDSF7x9G4UC2ccRNVpnZ2A6I7Z5Jb4mfC+cIRn0gL+p2ei0pdGe1JyAmMxlunRa1Qexe4HU
5VpMpkZ3b9FQ/zY9gzigtICIqPSst/QXb51LHuky6ItlU6ivvdxKhdzdsp68Royxnxrnd4bMJ6i5
3geMhPhM2p0vOhY3LlhwLFTOOY1zZn63yHEJDBvmhtY2dIpg8j7xzDYmQA9ynuZZsdRZdNOW2GZf
st5Kmj3LV3350VxFavO1g3lQCujwGKdEARPGlcoV9yOuLMK/OFbfbSEQuE9a3ZJZAYGT1bkRccwg
Fmufbbu/VkLnlkHxj2JMwKtRtj6bIDNk7YI82Yx+R9e0KinNAfS8cIkWO99hO0KaylInkduzzZN7
VuX/qryQnUR4Kpg2CNO4zoettFwGv0vQxWC/a6eP6LDB3vtBJgKg8mMMmIotTZH+mynLa1qA13qv
dVfx0jnnqh+etJ+DGHUMv/hTg7DPUyQQOXgpNnng3AfW4icv8rWsPfi7n7A7c25AaH2WbXgOomhc
oDnEe3XtN4LzvcxBy3ZXt6rrhEgN3c1da58HGZiSksozaajijyU+VL6lkjbCRbjuTm9LK3F17voB
rCm0ushRZARdzARz0PhRkrn4PxEgRSfPVUnaZ7vJzAVtYBburHiCvwMMqS/VFMjJ6l38IF7bft2D
WDzEjr8XCaC3PIvr7neI+aY2c0yr5qZL+iXUtYjPe8ycGGtv6mxdroPIFAUyUstuT3YB01l5rAlY
iU3MrM6Bo7Mo9/XK1caUki3W8LO62W/j+ko2+G4QI9RINGtre6MfbZEaiZc7myvl0qv0fBYwGXbG
aMT24DadP1dUi3NSQIM90Olo8MSLhEK+tqh1ZS4F9Zw838N1xqPcrZPVoiarbtxLTNWs8+gyUpU/
BHKFaZflPpY2pOpwaxtOYgQzorAyhpgoawpNvsoZCKKQ47WH4YmADU/XPc8snSmkrPodB8boHOKl
gJuSVQBlTeI2DNBsz6lM3pVqtWRWI/BtYbfGLhIdWTDgsDF2cODT25Iu8d2WWlGTttsFypNhiA47
mQ5ugxGpvkgRYgw3mPV6smwipMB+c+HjHtunTgLuEzdhPDAfS7XwQ1KH277TkCdCQ7ppmQ7GFPdm
NJnA/J3NfUWtzAzjm9UaK3EuLzPHdWmenKwfzI8ifoidY00MfLN72nwjZdXk4rP1AidlOzxFog0F
+8P7nfp4AlmX1E05Nj76aJL7h8CtY+upn0j1jcaGCfHg4Pbn6ra6wF10Ehovn/a3Ch3wj+YpSAC3
y9LPjbwWmM2ybEVKiecN1hC6QthN+Ebvf4O5s6SuMvZUvJlB13uUcUWFVAXJgVfAzzghJ6bjzixp
tn04ayqCUteqkEUcKx1+dGUFAnaCWlRFLV8pjEXXio7xQm/CnBV5G79hFeRG/ZM8kYZeuY7W3x+u
3gzhLHDGBt44MK3NTg/5W5f1Eia7Z+J3kGeI/GRZHk0gLIIISQF7AMPqZb7am4meqnLkpkU1DWOT
dhbwFpEONBQ4yASqMbAdjLPL8YqG9bnYkNSMq3ZyJhESqoRCZZJJ5wb0h+PT672EnCrglldwJlrt
G8yR7inpaCR7ro7t2Ney/BIeIFWAJ4LnG0kGHjfeWLBhkzaEPbUITzfUgGOXm90EVub9GrPeu4Vw
QIE7dSIaJpyxzzRQQ3TB4WRagQ3nz/hMXGOii5JaD5jv3RYFJrvJLEIzQhdKabNeRd2/gF40E1CB
C5Cwr/pCpP7d6rf4BhT/UmdzI+QqP6xO9O88vYAu2Q7F6IDsV15wU7eLC6ZnfdU2LLxORMnKO/Nc
vVSSi7bmhUcNpedQy4HM0/Bp86AbFcjGTnAGIo66HsfeLH4nLxcamK/eQ0sAauQXgxhwX2QEf8z0
uEBzeMKJGwGaUdMaPciu1l3MMUJKoncXmv1ya/+uXP9ErWN6oPlijuCFuCkxDAVBaZ7clqg6UvFB
FrKgKgT8C6GKEXVfKe/S9vt5/oXlpggDYNyZSWssg14kg7e2n3ZFX+kWMIn5r0bsUAm/8xN42Yja
ghYm4CZs7wZl+PFRUTylJfx6dBlNlHbFLfPT2eWnaM+5phYWF76/s9UMD9sOw6KLBNMgOQGe08NG
sSC3pN0EGGRkuqDinYO7oPTUNDcNRjo9A4OsBy0opGZw7gv9BnpJiKMqylPo1LwQKEtqsRcgGvkq
z28+Uz44qY7t42pyHf8xuZj5ycAkEFaBvDeKAcbTSXjq/1Fx9jGOpT4x1/iccN/ZOa2uVuMy23hT
0TThwoGQyHBBNFU3SB3MEXGvMTpseQdI0hcGRNiAA0+PWyu0tqbhjYUNfe4FzkMhf4b3uyn1UQat
IhSpAe3gp8Kg/jIXMyHv+jLsyFQz42/FHP0O7HeOYPWWlioTjKPSARfWLgcw8y0L1Vxb+NwliDup
8N83NMJ1xy4llkthxtz703HUnSPm7MamcXYxTE30pOhJhZQHimdPvt+hwok5TZHzh3JOFYZTBL14
4gMkvfq2G/F7rDHEgSfAiZKMJim06CB29mDNXKUU4RTqtEeuitNl8+XQNXyDtH3Z9ujwF84CJ/wK
tclBTC5lJn1MpcQuF0Ryb9UMeurtWWZ2hFKOYKaZzNnpoulP2MuBcCMB0xjxw4fE0/wL7+TGCAyD
SgjCldoa7BFj2a7tXFPyKNEXW19sIUfTUfgCqHlzWpH0xK/de2Gowe6fxqlq+C1OayrVwumj/F6C
4FVodP5ef4uOXyRTA7/xxnRsHf2pt6/XoSCsQucDprnML8NnXI3wUbFFykntGJ+nJsLEjDIpe7Bn
woEQKCM1m305lMqLqfPtXoFUqwDik5cRnL2QqWTBYMhOggpZvz3qrc3YoTWvdjVOXorn77OK242u
eUWrXADlb6bp6OpJMXl9fG6lzEAOCRR6MQT/HgyYqw1rc+9dtT8T9vmxeVuzBzFNpi1Pnsrw+o6a
Q/kItCVCAp/G7o6uNozpR3PN/7V9v5GS+YlrvL1APWpVqoR1uyc3IvuIHhsDm8oEV/DvBwKKf/aj
5ckPkc1kLIk1yYF80QazsCvhPJz1CysQic710v30sU4FMTiBLe3izmBJfO7TvkXKTvzgpc2aF8Ga
1sTmhcp17vptIxc+WFhb4Ote8BHQrOagPylVGyBbkUcWmVM/maLL+p6IJXFy4qNxL/b0oMIRnBne
GPP9+/Vr6Sj4Uu1uO8jWtVI9RA3PcvQACEQvYX3d5rnjeN0QLYUhytCfO4bTvlKyJYnWb0kwMjk6
v9ynCvxZtWct07O+JUSkFQUPgu9IdHklRILbJmDcFWr9DlOPLimRUK5hcjFUIN0zDpzoAaQUFfZo
Cg9ihCXZimWpgluVWZgNA61sU1t02Dn9FkUADU5V3vwQqrNBq6tvcCZbKxlP67czCICMKS7RtRiG
8QO7PYmizcKyvezbktKA/jxiHWnGuZus1kQbAjXMIl6P8XE+IDdfHLL5sE8zyaQLytWT8ODZCYdg
+I7/WkUSHMS7tkK4Oeevae2ByI2boevRjR3n6QEA/uF02Ue2LWCCmwZC2we1qSYDNztKHUwcnKUa
CbaTTsWiYd4yOH+6Fh4Dsj1l6KjzYwddDslkPfk6HNNfE7gfYHLrMBSPzj4SAq/yt48ZwHE/F5Ta
2p3nYtZb4X+0XCbs7oAtUHa6+g4cpb6RbfgfgUkEb7GEPLMH1q1Eplyr4VgXhZenmYm51JjyV4NG
SIDqsmw/Ix+VErkVWxgpLITfLInwe3dgjr+m3Hch6ZBSwh0gkEhasffsqyiD48B2L0JEL5gn/5kk
6UvKPnqsPSXTbw+eZPayxlDow4oSEbPS4vsNSQrQJV5OnHGGwf99tJRYrw+yg7MmrdqTnDaVZ5CO
gdVakTsr683ztCKadDZn8WTjXvna+ReJFzBwc3T/+fdfysmLDq4LV3Rct+okOL0wW7LJETWGMrRK
HbkFcL8tb0cVqxVxCZ6r+ZKiGnne90fL4Qr8Lk0ffDhwUc6bsym4kOC10vCeVHBbO1F3o8KOJx32
x1snQrTIuy7YzPyaNtxhpGqQhOEXRxE7xI+FA7QaNETPo1gcFd/g4ifgGsE1zPFcKh7z5TCvyswZ
tX28chxPyECyZArVwWIjcnzzNC2fbpudc8EZIz5YkCN+FcvGvyNTEA2MAxpWNPvEqMIDhhHzVwsD
Q0TRgXv6s1EM4+Fs3Mz0FsAhB+3tY/1/ZqKJnwBahaI6K6NAXynCPYlczOfM8iOXe9RwP64JiXPQ
asBhKltD5lvM1jUiC8I5VUawmWkP8+UGPtiuVPato8hz/vLnZL2gzljLK+diBFsBP0f52vUFXTEp
O0cZshPy5upDTMRu/IKzgPjew5oAU9h0eADEK3t4sKrxQXzjnuPhdgcz8cny0hQeQ+LSgWkMk3EV
Qtc7RyCQOemtF/iNB2PsuukyxcxMGklYGMyQ9SAez9k6rFreAyot4mkEk+SkmsrqOadya7Eg/5EN
RjtgALybCSzORmPDUlxiMhHFQb6D3dzDCunVdbtPjpmItRD15vNJ5vh/ObD4I5iisRuav4hcMAXY
42KvV/Rq1p42k/KdEqpsvs+2ypTWyslhonBdspJ7bBFk5FyrzeuXLM+qaFMP3iloHSr9T+Z5B7xX
gsNp8MyO7BFBt4DTP9qFZSFEZPjm+t8/DhvOAY3TOQumKjPjpZLEoFvs/b8GFohGDB9TJUJV2ITq
dpDexQy1nKpkGT6YCJuHYjBc5OglnRBHDjuvFRNkxo5qCmSqar+5JCCv4BP1EgFVU0HR9hZaHl4g
f4K0EXf6HXwZ2KshupQ2lq7NME3SFAfoM/JrNBURDSGVF9x7Cc1II7CPmJTIOSeBSfxACt5Hn0Vh
fGKuKs5IcRdZccqSpeeHKRvQ21YC5kBKwCDYW2VH5T/fnfEolP8sHqh3By+5MsvI4f1z5UggYcbD
VnnZ0MmZDib39htOsvmQ6BcAZX+JPXakA46CXI5G8AWKx9wvMzBw7iLt5PC1TbJwEfNh7GNe9BoM
/T75EnuWwUY3ystdt2iKkF2V+QUKNoe57FdWaY4RUjE/DlinKHxIk9AFysf7UDexwSAheGNXFDyS
PRWh4FzuWTwEuTS9X8HtKl+xO51UFoVmVqFQLv7taNJbj3QxfeoBKIdjWWhmPNX/j3vaTF5i+p/C
fOIfbmReL14lyqJTWaBpsvgmxOKxSdOcOUrRadNqRm0q9xZBVpQfchP/DKSKAI/RJX8U4z3TXDFD
ba0Li/BXlmFVI+t9uYeyFs52c8n9LdQIZgKzIac3dnW+lSINVEAJWeHXwgNhERA3pmb9vOVVuNal
93/1GsHFVqHAtla7wkcp4kXgvHFSEC548ybtIN2IKd+AtG0cgCWBV6phBywRis92ovS5Jb+TIyTa
7AKU1kHuzgtpgXjJlVkVmrFoF9YjsRXERgEaGqYB5rSwmUhMnD9gSSZjC+ABsQR1Q1Hs+57aczxS
SPhsUFHMpV0MnZA8xmX73shA5jt0fTbVLwFJiguhIezUHmTEMBsnJpM9J8E6s4fvuWaX2pgFoKBx
1c6yutSVL5jjWtvllPwRZOUThn/1ZS1RfEpIAXoE/HO7MwxjJeTNHoZ7217rQjtuTzBfufw9Ut7L
icGxkW45TbCxuOF3sAWzmFnyVXf1MmYFsLF7BTwlIcgbBFDg1LZ2bTySItSzPqSibuMfb4lPiaA8
A4eqhzWfXalSVteWR0vWFhjBq2bbgez3w88y+EIh8ydhrQAeymm2ffRW8QSCqJKAaBjnFMc0hAZp
tMaO0o204o5ucY/pgtd8m9W1CnlBDgC416G8uGeUcNHJVY/0Uvz5OtkaNE9KAJx5dtPmysObUizs
ZksZbCAqY9UxAk9g9rs3PpJrJP68Ai7fedH069gtP+MWwbrUBFdonwcfOFn0DGLqlxt2l86YeAlR
mkwCHqk1HkM0p7EoR7CUL5H83Bu9UDd055Nn+KTxqnIDKYWY+YtyB/joUE0nfreuj8Imvz4xPZv5
N7zoC39a549FmNA9FQ2KHg/VsVxYdcWKMMqFTfh1NC820FL62tbyJkEs/u5oaRK1tq4c8cduT5xW
OtR/yL/vrlDrojUY6F99kzAQ6iNwkDQW+BUAuIiEsr1B7UvlI4HLteI++xesjVMhvWCr/Bh9x7L3
MhYa+UhXVy+cv9pvg8Q60IHicM/CKjyR7H+oloSk65ICYCq98vaa4owBgEuzETBp1gU2CsuZ8sXO
ylso2+gu1UNBnp6243mpU3RLyIAOyVUdyxoZyLmaz4ae4uvLThKg6cD+Q42e9TKFGZzAg7FwekhU
DXWciwf3klUj9Fq4bFAqFumXbELITX/WnldCgRb7qTw7Vm8Knpkf+h6if2ikqJ+cq6OQqcxgrY8a
PQjHCCqW2uz4jqKodlGes8z6Z9xLBPfvVQYlCbpj2WXgOBXbLEAcecdpDWXPn9CxxUJC5g25wKAo
OlqqmkVBneFwW+G2lT+YKZ5n3ZHejSIrEtJi0/CnCFVEgKs8rkoSMFpJ1gojnnIgeux3Wzg+If5R
fV2PdHipVUWRUZkjjK5T2Q3cGJXMT2+ojm85vrqk8Hb0UUUsWVNn4FqOcYOvyQu0WjM3WiD1peJU
QfJ0aKuMGcGMWXCLo9cmyKYJwhEJ01X/yMwskf6VsbG61oiDVUVy3cx18igSi1S2A386ehYT87zz
OtNVbH8U4WKjzROcRYAUzMcGZ6W+Sk/AfB53QmO8SGw+5GHfAvcLZo4D93mFJ2Za7Zs9pZvbFz9S
vy2wqFqxS2Y4yIyvm4Z+U7cLkEYNCCqaoFuoyhzmpI5mnTF4JO32nSe6006802x5HW/H/bk2ROo0
bzgpMgf7YSwgC+T+MJeUFinL14CyuGq81Ze0HD7Dqea2D+T0TmztoEFQzY8/B+mWow9QlgXHu3EH
a7Nn3M20w0b5ahtJmvo3tzEPXQQXmEqOsK8pKTYcOMJqWZRI8oBf/+890T3IytRQkw3G2EpD8Mfw
ikVlRCR8bp6rcPhglMVZw0M1wl9VJhUYjXP2jiwPaU6um6mznEksAgx1O4DQ72s+PEepy+wU2rRG
TMPIi4TIk8ByXdrmuSTGQ7rq4wkn526LLJVOlm2c9YuhmEqDee0/drNGnWigVAIgqdpPBq6TNTGd
fzR0+dRvO4iNnOsZbzRs2UbsT+AlnT24u1TTGZ/Fpt6AxYXFn1kt7zsxooYGg8ASJZ9rJirZSr1L
s3erDUhVPsZ+QEtFd5OmA90FNlfzJK3obWh/SWHz984+SsnviPCALKc1PDA/cfpdpuUXXVv6vdw4
1pJEbzMnTRVU4KNsxctTRubZTCtDrajEAPkMDwmCBltX/U0IpQ0mwAY7eoArO0YVSUuHTcopIRav
boFb5g1KEu+0aROQhHtCh1n3k5j9BlbTGvPEeYOUNSXZ6sGwYz3w2wZd1PcICsAtRLNp8tHhKLyd
KaRs9TZCXzqwpolgW5SlWPyJJygPxxtd4vZQij3QgJ+eFshI6rU2GRxlM15+gc2LJn28E2K3nSyA
tlONbXCoMtrWR5O3vrn85ktVvtHGa3P8Ptqp1L08OZIrC7QgB8Inz+4NiS1w/Y40NWAenlpllrAu
G06lel7Ce/KEYm6KbLzFE5FUWnsxAC9w4URGPt3voVU8isrp954w/2VMeFIMM+JYgjABgPprCyMh
XB73fCH4zPLyXqd2morsGf7uN4CA+f+pjREUGETklIMxngu4Y5TWcIFhtCI7E5B95xuZTTFhpWXc
ZSrs1cU/mTyyDYjb8n+W/f+Xgeycugc8ZmTBTQrdqW8X2aXWarnIncskzva+fCZAyjfNzTPZOSMj
L14nRZRa4Mg7iFsLt/R5lPWWnnFtbqYuWqgOnjNBfTWHqEUoQhW5r7wTx50Z9seuq9/CeyTDbpCZ
+E9RLv0HEjUNgCdAOcp0UzJLJnwjTYZU35quh3g3i2pSARwEQiVCrEUBOa70y9wIpfbkkJNc+Oki
IiMPBx0wYQeRZVJGg1IT4OCYWeX1qiGCAAhNc5JwX9ZUzpCMVKe8bgYyAEHMqslhroiCUCNn0iHD
wzsz8F/HXxCjdduRWuDvCwUFznWdq0s45zyHiZOCTGnoOKgr3CcdSs8l7QocyX29IDehaeWPvrVq
EWvb7CKI0NuqNI949lAWZPTFLJ6EZFTYrr2rZbMni2DKnjbPtUJKzjj3uNGtDJxNUk7nG7n0AG83
1q9VGTma7ol1Ipo7kz2MLSyjuOb2KLEfiDr/AS0upLJxDf6Re9Fpq+RLytqEkHLb47Ij21cp/HWf
Qjsuqmnkg5wUUbwWYmiO17ER/PDRd/98oBNjYv9oXeM4wRRxRXytnX0o7A50vaOiIknSRTgF3rkt
/+5JDrs93/KN1SqQV0fI/igu2QcSbpmaIRWX+3GztWMyp6K7BiDHTrjVPGn93qF5sEU8RF4B3nJu
aZMyEc4/p/DNBxvNm9fIPazskhjI3jMl4AQDU4wZgkIbW6UHbAyDbJe8Ci6csxl/VUXJDtK8cOqI
rP2jlUcETBtBCBq9uijd0u+nIn7hnXkHZIi7Jz45MNEpJ4lYv/xFY519o4+TpXyxLg5CjCJU7q+u
DiivLIsIuvXMcOr8e4LldCKZfQN1CEt0fVi3dOUohMhsuu/MUSaVQp3tBAfB4yRpyMqxiUi9NkDO
W/Soh1raAI/TVvwWUJhS8r7ZQ4SCPkaGYDkdcF0QwEiwdB1QTcodPkHForxLYwmdtRxiIVYznNJM
6hGvgNUNeN3noPLURXKkXbIMtHYFUn0CK0IbYdx6P/2svJ8TNWua0emstJjcN8VYHRonRe1rL+6P
4DGk24A1jgkOP1BxK/ajACns421Pf0dG4tr76z/NECMona0Pexiu40GPUWEAzt9XTjz3RcicvtVI
IR9vR/zO8oCiexeI77e/dmGXPyKwuCoU024qZmtRba94AsB/jC6GLzIeDJJmfmJ1sTe8UMVqtY37
NphzVAGKloKkStfMfddQAGW2raxTHRZFIac8qu0jktfPDv04jfWtCbDjYoHmmDe5O9wQgFNflQra
oXzpgmh4Qiz0cnSpmdQj9V4bLAdxbKED70aTtNbnbA/es55RK1LZhomchRUXUc7F+tN9x+eOOTd3
WZbGyLAxGhIT83eQdtZ4FZWGce+IRN7WoWMGVJ4CZwwfEUTOehOKNDcic2f2sHBw4qP9j5itglvA
uNRvg+Kw6vUjHRC86yn3jwqa5d78/BnTqxd1Eq5ZlSzmmCxfPmoAIQAosnA0OFdzri6ojI0kklnB
k0wRoo+cuEOAMoQMGYuetFeGGSbDTRanLcZkznPXsN06iKHWhV9l9Ec79KjRFaa7pTOb3Y7lEQF+
V1iPXiQq7huaAn3BqbQPWfsBe5TxsMtYH8aQEdp1f53fsKdNZYdIMh96Qlf1Hc9ui8NEUjumpi4f
+wnfA50HlBMDsuBqSV8xKWmboP6CzQyeZ6WO2nzvMciAW/qyIg5D8qBS5TtIPRDLC1R1FHiN3pj5
aIbjMEXrdL2g1aF1ux2zj6PjdvSuYpGCPTfEtHgUsR88ueChYfJB6RoIHrIpF3EsUD0P+zfgp798
dypyUMLatqo6ayKyyIDsiR3JWer0gMtEJCXQPUG91Y7FWV0wDzYeTbIQDGieCfW6Q9tA8VXMJRmO
mCyl40b/gfOZaGC27eaDRtL1zPldjVzsvN+lIqyaP/QKpzGD/BBpmz6NkT630gtn6wcGQyUUX5Mf
XTJUus1omv6PRAulhTvm29yQfbZCBil650Bai80m3qnqj7h1SymB91kzcOP31Al8gOMq0fEfHV9Z
4sva5TDBAAmDayLRTKsF8WSGpyktBXbR7WSyC5BAiueGgIg2TSxy4nPixAoetaY1ofIMbHtPEW2f
b7JxQ4ytwRzYSTlWuRn8Jp/wQzaZXZePpLpbKcTBUlumFme3flQSLHkGEhZKH71I/5+oZu8yX1Hb
KHTn2cnHBmv3HGOo07yDoGK0LDSTy0lkjVROoN/IJXcqbql7Gl5W/USAz6qP/B5Io8RmR23WoRwl
ZSKievtAgUPADEDbkbAqpA0B8qrmEsW8X9LTRDn449UDl1A+qTsFRT2DOfpXGYpZipyqvtCoiicN
4e7JdKVqkTg7MO5PPaDQBxenFjwrowZLDhb3ngt+QUwKLSE47q5m+txlqHv9wkwvl/mrfAnlxPCP
7ruA0xNtQNsWud9VqktSheDcSZ8kXcytOpkR5AhBx5nZ3YXHCzBFQyBcdHdkT8ccy7uP9sTdkxqI
9APwC7FnUHvQAeJGkjptFLYO4AGx1/5Y9qZcYjwj9tC0+RFbUYneqESGWJ77wE0DLlj6ZlvII8uH
JBENhrMZvrKGmRvIRrSZZJS5QjdGsp7yn+H2VQDS3mlpCBZDkhjXu0mfnGmV/GwGBpmG4MIsjqrq
9lOp715u16pg+baqcKLeobsEcOrrkBNvcvGI3YhVcm8LJOqYXbgXztWSMAma649SmXtTSIWW1wxn
SVb61kH5RtqU7W0ORTnVO7h3HM+ofzOl0+FLxc0jIeC9NCMfQD7c+WqLsP+UZLP2oic7Z3ivhmk4
ocXtGu7TTfoEqnyZf4xDxZz80w2nuck4qpRPjkFhlfgfFOXEWS6okRA0t/AXGn9FIGfllkEFwkhL
Nd0oOFjP/Pz5f/BlRnddq/s5EEm2fO/PXG+ZcdhWX4pSktm5OCmExVYMihjwYDmtBs5vBXauG2WR
ympuMZx/WmI9ThwccJKUteZl6afDoOMj2F6ZnPfY3SsbMO3HYTNc9KA4FXCQyvSBb0TBZMK2qM2T
p4ZYoVwufYFoecjK4cEL7Se6tICHlRZrMvividwFA50Ot5PNryTKf/QP5JexS3z3Bc8jY2KWgG+D
6ZohqpcrC9EbEZ+FLk0Mrg5dEhzCI1zkkVV7IRU6XhuUAsvnAEJthHmZQYrjRYbI4vZnD7fXZaiE
Nq0zm6g15w+zsMhlrbdrgRg3VZSKVrwET9NVkYMzgxG25NfgzZ9adxBMwMX8IL5c6DUoVpwDMX1e
EPOvMIfkNf+tA8rMzO0054hC2wIJHCdic77ki4/c0+J5JL46NYSb3VE4yG0y65nIaFjDpvnmDxNn
4WeGmMNz7qyv86zk1SzByifQZH7ushezDQsGyyqhYG0Q9hfD38Cj6izSomy8viWXMxH6RNI/MSXe
oXybq86UsuwdX1dJ78M6YUk78imhG1A1qo90dbMLqm/kzlHAzBrRwbnmoTVch2aeu50RbXAnabIY
fdbSmzKXwNjuX9JHVh96Npo0Ufr9RQdsQW+sPztUnh9yrgfrAqakC2jfDR4QL4U9ZoZLI9u6gjsr
hTSK+YRoaUsLq6PyjyS7NPS6b2mIoB9VAo+LGjuvdLrVUwfJSLikyuVLNMZtcoZqGaCaK3loz0rQ
cwW4HMcU84SyTctpH4sfGIFwYKZD0j8qhFXuLFv+Whs0SJlURLFD16Q2kKGjGTV158lCd82reT+E
rdoiVYnGAjGqieMxS34kH2V0w1SyCM05SUI/pm7Fon83VWu2nQq1H/m4R3u5SvY5o4vULtCWaxgy
vwMXKY8u4eR9PPFLhDVv7RMZxnKsIAYEyHWjHtLiv7nB0eEwYi3I8QMaDZ1Jy9WyqPxqVsZaoCcV
6UDRYPCdDdPit6eFDVubPukHeS+TLZQRdHctMcfmF59+QHctwX7d7bJxPf1EmcnAOMuAMgD+AVBj
osRenpc6M9tQ9lXhsj1Bd2NpmZJxoYfVCTDpvTzTHZnGhUPZRmixn0XjNmLWTr0GPjMBA5pCPqm0
qVaJkXSkRe/ipR28yumwX7a5ZF74d3cjgzPaq+TKIzip3USo7zW03kSk7xnKiplMDKz9krkl8rA9
7BcxRJ6JEXvsdyb39DTAyoKexk69+ZKdco3Ud3KFvz7Rgf9i2ba0mONl9E1E2v/CpWHpAkdpfI08
+WQCXc0ka1QOoU6nYunHnF1fFgGbHfTIkY4s8gRHjhqz2SDxArv2BD7GMmhdXXjbhNy9RNPyubOJ
gWGL3FM/qCcyZ++8wIevSKgBTEYSHT9X2ULCp78s0wVgnB6em4C3kyvubdbxqII6sFmOZtKUzNoP
7AFXVvQvKAs8CFoeOOIe4bii+eGWeDNQgLWkKZUnRPQflNL3OQASYaVHUlIOjCQeqJe0nI85UDsM
7V+Ef9mcCh8YyXUraiy/Io3RAeZlywkZJ7+GPHlINZCU9P88LxsgU572fU9r/qpW6U6Z5d8xfv5E
/fio1ieTqXCQBTppVuOAiUoZTFkb0UkdGOH/+Y/gQjt9U7ZebGCAAaTK9cC+DMQYG9lRvYxNg5mV
mVuPjbYzOIkBHMqe6YmJbqd03uoSn2d2gi62Kwez2lVCm8zd4i2MdoV7QB63BQZKoTKEAeugawbn
7sfWLb0+XQF2Ezq3tNYymzdPo8WgUl+AEnD3oKfqUEp+hSK16tZkCQbxSOlbb6DFN0xMiChQbOSY
oIzC+kR9wXp+IdwotZgaBs+53Oi7OM9/L1RJkE3FQ66p8HoQqw8tLFxXBvZHMWFnhzpaHQOqQ8Jd
UVvvKigjsxLsR9vilevS3W8ykRzLu5I6MrqYzr+i3+KtQtiipzDx9LfadKx3Kmr5Ei1kLsJEYy3c
0XEBqCRkVW4+AjuR0+6PLZQN40ezh1WagA/TcD5WXvj2ApF6Z4PQ/rLTlLkSSdhI1lkgjb/BHYfR
bySp9qCkMqnyAG5Kcpj2hZhzspYAuam26I/S6IeeS1jG+BBfRjabZVr3cIcLdozKvLEUyw4wWsgM
aiboee8/Odf5+Egpf8uQ6E32UdonFLoyptoRQT6EpHnPOpfC4A/yKMRWUGULzmvcoJUAGtaQcxGc
onyUKXgBL51K0tBDm57u6rZsCcCR4DNsZr5FQLK35Sw14QujbzXl6CTRamRQ81tD633XEHzlGyai
7YLkveyE+bjcHolnrzTtUizXGZHtXbcbfERDB2xi1JQlhG3fr14Zs3fo9o+S75H7zvAbF6QaSQHS
p+YkDjqDMLtxn9zhFPKHg3AYG5u8ydskVvXMwpUceFQTU0FH3lifP2g9YdDMZJkaHLaBqkuwxqaa
8EjBQJEC9jWcMJ48Y0FJ7LWCd5jMfgsPIP1DmhSVqALoi0ojBISRuFxJZv6ihcIK/N0n8gY7SaKe
g/WSrlOIO4xk0Rsyo/kkRomzWJ/nhoWt9YR3ByEDrgH8NkCo8/0yALJ0Xi/aMZEADvDb9J7n1xqy
Pd7xiD9AXMrGH54e8cGeWgd7IW7nTGivtcWDVIuy7jrEaITClbssN6u8uUUL8sR4OFHvlwfWSsSv
YEs9s3zh0yssuKFBrwFT3vHlLwwmxWZhf7b7qbaD0kcdGOwI2GKpvSrPfn5rS55mlEkZQ3ucSQGq
1OezFT6v1kjUoyVLP179BmZqE1JlF4OC/AtxinmoH0+FCsZ4Ke5s6sXWa+ogeSrQo+nDNX42q4et
RIa7ja9z8E2CGBPVyet/XVuYgB7E89LQovCAX9lpYUSKXxgcq4NVGDP+ldMSVFzZXLUkKENq1RPw
ukwcPlcRl3A1SJbiT+ok0tL3pTTnzzYNc9jvMnwpb4MLJ7DePHWOzuMFdglXWh2gRNLAPg6ItVZo
5vWVEBCkWDcOb+6to9rZuM7GD/pm1cM9Ve+02LBHN/GmiY6UONSLZFXbecuRbq/p/vgXtrtzSnhN
Hc2gFNL3nfVe+tajK8ogWIDJGQtivfDtBh4n4On058R28lGyFcP7Y0FMw0WpSoDTrT7khGiJyMrg
fr6E1YQDNXOFONnhFwICFkhFHOcPfR2vqq9ev9nYl36IhL/o5cfWgRzNAaa/EJEb3MTOpek1Hgmu
OCJXvCIRl0lI717T1IdsXNYNEwWlG16loOCe6H5qYFsg/o8McyzZQAJTMJ94udYJieDgntGxoxrV
xkvxzPJ5h3vfu/tmSTnu3ZH8ZIxQDjEYxAq/vYaJAxb+RKY2ynopXlOO5yTnMk6nnYnqpEcaI0z/
FPTZKpzPiFVOoUkOdfh15OJkIIElRwuegfh3IZy006mwrHjov8XCSPZKryNwLxzv26lHL9bgUGpO
nPrhOlvoq2e8rvcTj1pYtCZVr0BcwGBfbAeIi122TRWzKyG36oyb/DyhM4V2Z+4L72Y4HJPH0c34
LR7+CgB88GYdCVudO0GfmSS1RhbH26KyDMB2dZDpFBGzib6N4Cbfdr0ZlkP99aVv9spI9zXi7D4o
6b81io9xk6k1YnY2PPPd9chvsmZcOtWkKjcM3Qo6XzhubkAIkXZUsEjFTVT5HKZRgGW/5uNnlSEb
Va9xvlguSbjBJ7ctG9lM3kP7bMqiXhijxrr34tmdgbE9GbphGUAegAOYqIH3BvmR3dXjNcFTFBd5
V9so3YGOHSKhFz22GUDiKjSAQs/PAjuGYG0fTY26MeVI1OCQa4Qazv8IeRglAErBL52mzL+Uq3NU
CvWxiSvlPWdUHXxLwaX0uL+C9jXcSMKfq6DCxAODcvVQGObIcdZaNpjaAbQIDIqQSX6vDhKQh8TZ
83+h3mOPNbiJmmQSBTd6uLqYhJSXFFJGJnzUGjtqEnuJ6/ndMQnnNy44Co8IwxkawTF1AYaetDNR
sIKrY4pq+sbYiYHhDXDKdthMqcD1YgaGf6wd0h8yec3Oru9tfNGEUTjQCrQpd2h5krZF+i96wVRu
4x9AOH2aKqtIlsmskmJnID7mJsIbZFdjJUEkOgKBrW+rQo6mSJ2ZxdMTAsBFQpJ0QAzlTt73nktZ
JNL+RwmUj92hae0a+uR6lM7w8ObGe6FL9XNYn9vi9hdK2sU+eJFJDBR94uIKYJMzl3Ung8bL9AVP
Cc3IAfjVt1nPXwTFSndmR6Rs4dxkAMM9tWXzzr7Od3mEqZbECyyZ6rcSgs+YbTxVd839lYRmFE2W
GfpH4wVMeNlb7FuBsMqea6OnDSBUDajyLd9HqpInyaMM3Yuw23w2NgxFBXJqQ3GSyQZ7q/LVS8uW
c56sny9UdeCOquSj7AofuFhJNmQTiXFahQfC/8ksJEoE4qFe5mlwateuTtsLBI/SQOIQmq9/opZa
bb4UeXrdvR3Ua3uOjB29K3xGtE0zyDtDRTAXlVKwtGUR3LWxUNzqNeP657+hKzAA1thiP+lBkeKL
I82PnJGOkurih/HwlEzJpiHlpaxT9VaQfuMb+IjA2tFhvWi5Q910dpaGcFABSCB6nO8qeaPvllWA
c+70RGHnc28A830QztzisAbg8i5UlXhtcu3x1Q+ldkVf5AzYky91Z4wPki+EmTpYkMDhVIqb6zB4
4rZAbB70XAJQJvRiHgS0xcPhurdr7QWgG7x22euvdATnrd67M77zupJmUfc68g5AX2/XcKL9/QxF
rWpFITkvTp2i/tn66gf2St6fbIfK441qz/jWXlP75CTfkHijDaLD2HQOozjYsMH6orFwxTH/8nfG
SvCpJyRCVmZcYAo2k6O0FTqFReapl8xsibxVwo1l9qvzDfsI5laS4zMaiMaT6D4pldjYeOo0+/Gj
8GkenW6s7VyyzepJHrxImZuRveF92pTbKzUVz8BwaM0YZMRkK2HNO8Fe/AeTGR+FIRI9ovXUu+/J
HkmbXLFVSOdryC7W9c8q4lXRkPD1jupQdHNl1rqGm+pbfaYnoU/DiId2cWNowD7tEj3fez89DzOc
wtgZ2NT1PkPFBCVItGOSsMXRFr1WQyZsconOfqkAaW74oz+LcbTE51IGE1QwqpKOVuEjcA1iyRSh
zrFpBMlU9VmvELGUnStyE5ogGXUxgp//emett8L+VjY5bpwrO/tR7A0S65kOz1BOAsrJr1ZAu6Y/
fLqerhYQYCcWR5o02OxtlHeKXxs/WElb77WvA1RLtSisi2U5kGRp2+Lj5DTfNGFFYfCO6PiPImkH
XZh87yamVW5jqyNole6rAVj+jMLN4heeozoYlofJ/yJXv2GJxNr2EdVj3/M8lBl8gsy7Xd4e4t2M
QH2FBOQELmVN9D5paL4QmAk43WpPAPJdmOsOSB88kW5B2TupOcsNt9UTRzeoueQiPK0MDJiMMqhk
DwWt+eObQ9oCy0MZJZyzzhEMHPuwdY8tM963SIU6pDXEgDbWX1A1oHFB4JF43v2mclUoBCtlwX/a
eb1qYa2A67PFtxX37Xmed4xgjC9mKIDXn86lM8+aNjyM9jkO4YBIxa3NyqoH5d1rpeQ6ktxw4+7P
3JOIFxzVhonp9j65T7HYT4wzZmY1vvEO4ZAkpSQS+Hl4NEcu0y0Z+G6aWoUkilgYWA97fqnsGs4r
YGVwTMhQ6u2zPaKvVKRAd/GY9vaHlRKzt8jXWbs6ZVZ5xF2b44aG3EiUjRVZ6Yj8Fl4oTvgzLX+H
+Q2fNBULRJNiDmKe6WTQZZ643D8Bul4N8zenUtyRAAcv535xzY4n/8xt5rQO5SQyxfDhkTZGs8i0
9OWyiNluNTvZMwxNoDrTb/W1FXm4OxUuqKMbTuFGPAZcC+VRa7jZsUoi2j2GQucYPNnGPc80x7LV
ySFUExYMMB3EDXetUe2GM1xL2muOVA3rnuiN5Vwy+/OgDeFBJ8YQ3KP+0wOeKH2bw57HIqmtlLzd
qDoQvyXMt/2kPrQDncc3gc8SCzSG/KZFESLOY4euqgjetT/9dq8FbutuhN+IigsFIAVf8KvXOBHn
gV08Ij1FLtqCyGoK8DFiGwUrnRae/uWxMSQVc2ofvt/eL0B8J/uPIZpQKT6Kfx5gVlopKxKbMF9K
yy+mA8krOwVDxIuHiQxhJgHn3nXT/BeLr2tbBLiaN2YHJDJVXGN4AsN0AYxIv2b/qll7QlNTBN0t
8p1SpIWaWLmLSw7APDXahelzPu8tltMaBva2RT311srbLtXwUIUveao28CfofmA5SToK1ocWh8IF
cK6iojvy9RENB5GGsjQ7y2oBAKZwtYcFf2pIz3Mt7pyOwjMMgicsidPUw+8sFovmk8NlHBqEuEaY
tMeXIM8Dpz0ZrEF3VOSm+lC73ZQCQ99IH1aUFCYp2KEKCxpvucyYmwMOkvipcF0YpVj1YiYtasuP
V/vXK1NFadr73iqJ2RwxFPH3ZigONCOn+B/xn+5qrkseuyxhgRLqylBPdesCi9t6D7XIs/kHu42S
U/47B9+cJ5axF/jBWRo9AemnKWIEK7aBwdQhp8kycmwSVCa7Qvdkr+Hf5MijYkHUyAz7K+ri2y+g
fAZZNtqBAP3fbGo0zO3yD6dIY2f0c840z1qFI2Y1xv52qiUDI22fvF3vKYofOhOQpegwP0TrZV2q
ng7GAryDt2e0708f8ZOLZDC3C1Dsejok712Eae52B/esTRbZn49q7vjsZmtOH8ZtJ6MP0iMgNYoj
Ar3AIWRNjcTYH9X5UrO8CNtJyMnhrFFjSDi6Phf3PQVLVrCi/MU9boXM3cEJwmntIw0JhCXAQ4KP
Upol/1QKI0Dsa9fL/lSolbs9DR7TQ/OBYZ2WWL8ovMvgDU/0RtTJMalF4+Verj8zE7lybkIJi3SI
nGaE7ynhvra42nyRL+ckEzXtidbng5LOW7Oq+w5b1vugQj09xYnsHZVEpAtJhybn913JlYuXRCva
cuSFQf/UVnuhDOGtzyH5R6TMRXNBluE/lMQIuCuODT17EwrB3CnZoGZ5zEofG8+KKRy9CtC+7+N4
lBccDtfALq5YdKE0fTl3bqHamU8kGD6/37R66bgIcZ7IMJqjbjBcBtibOPEyp05JZjOAxVu3rsQV
y1ZF26qjblFkMd1coiIoft460MxEyWQ+CWeIewYXtSMMtWblNZ8tvqqsNwYekAommZ25u7bP+XJm
WRZoSqtJZyBPDqDHG0tgD9qGhPnq5qBk8kCzFNBTLDcGBgCpE4XlIjYoaX8YmP3MuBIUbPmqWqrq
KAky4CTu7xrNfhQeo/S9uQlGYYC+zqQ0l52NomF/oA4qrFRZS98PfmOeKe3+ssp00MBMW7qICOPK
5AgPDZ6qag6R63gwucxKtpjuvld0pZt97qg9vLTPJfaFIAACMJI4+h3w9omGYtrMOx4UO8s3AIZi
t2Z9J4/L8EsmS6UGWZGgy/3KLt5U3QN522Yu9rIioBw409HPMyoFZfK6RPPn0rFytgbIpGWFapHH
llalQf333w5qUIME0EbH2oayO8RNVWcir5wIyfn+r+RRPIK42q61ju4Ak/UOWflhj9cOzsCxtbXY
tdWrSaiHSHHuCr3wnrxhBuTVox/1pizUTC6KPWduqm2sOADUk5tzICveP2w6fpeHfjXsNTBQMzwW
bgwethSyuq1ttHH4Kcg/pBFRYb8dj2GZjjKAKuVKlur670gRdBGMzY1B32Ntc2pK41sjwtNWGTMp
XpkDRQpZX4c46UqIJLYc8HUpHKFmqHkvGFYawjyWyd7MTwNk3rNm3cVvQJmgDeTjAQe+hZJD8JED
3FMB+TebV4k9ed1aEGxBloZSWKm9ySsekUKJLwKz9F61PO0vhinucwsoBWUH5k3BdLc3c07Yyr+L
NM5OAoTv/ckGFzMRnFA+MijFlAQNCx6M/YFs66XkOT22F8YZqIHOlOt4tWOUkoDLwjOhU3utxRIA
oiPloKid+UHKjuA+kUfD4xDYfVU6uyPN9vM8pobjbxHce3iAqItuvfPXIHQy3BtQqpxnCCAAtp0i
9z3AwTpdDxV1ix6hzQ1LyEwkc6+PkZbvlAgCxmTG/NKfIyJ391GU6/WgQMHNbF4zPcv0lXg6Q1jr
KdCcjjAkdblwfvI6nXtXijWxyX/Y5XMHE21aN+PFGBg9aMEvMhzfIMFVRXxcU7QhBbJCxW+oJYk5
j+A/q/sPH+0mSOZ/SZz4sLLy6y0Tf8c4ZBS18gRFxzwRU+aG2yIPuyg9AA0gY8FrTE8WavkqJ3uj
hvDyfNU6F5+LGmwvsoRoWF/l6rowlMyuciFj6P72REMKdk+gKG5knSvGEsrkmtUO0/2KpXln3XnW
9mzLN3WWYoEqriNPSqZEWj8sMVRG9X+0A6UQ02Q39fbI4dEwU7Gq/3O3SBWukCkA+1cUvQy1AA3x
pqPiStwSg2ORlfYZqeoFrnq31ZzsN4q17+b7jjRxvH5SNQhn2RkyMvp6LUZsNlRmW7uBTbTPyGrX
7lchTpQyr4aqCuTVQubZaKC83y9lyp5hBnTJkA2ZcGyKYKTnQdt+yA/2SBYLvqRmdPf37LbHgsSI
bJrDcHudTfibSxR7hKHkhkRwUy3vsHGHxfxSWnYPdLuJvCLl5eQzIspxdCmp0o8porNulsROpBSg
jR7BZ8qmrWcv3VCpiBYheKbEcddrcenrE+TSFiZsaQfR5aKYR5y5+1rURbAgGM4pbxSlrcqofo3a
f9jshv+cDC2OPEuIVmvsXalN5dsCj4bSRc3J/0jwdOm/n0DSDYxuzJC8FSS3da954oyK+pg9ULUI
MWWClYlwPytn05hblkVrNihxp5i+M0+aiE9/jO4cKE9d0sNQjlY1U3SNHdBMM2+jVnlL8G7Pv64y
BFIy0/I81v0WRNyFIArCw1mKmFV2i1tgz0KtkHJM+4UHye3De67l1nkCYEqcwKbOLntUEg5xVCvm
uw+I1Y8GoIrt4Nx9vmdpGHzLy23K53P+vuSfouS6XmrE13MO5OuhTtsP+Hw6feqi/zNRujoBkAIa
KAAmmgsmLeJK9EZvO1RPvsQ1g/EkY536TVnAto9ZbGE+enQOCX7OZ19KBT7zL8P4NxmAADNY4GZF
y1CukkXJMwTc/Sq9S/v2fe9YJJov85lXT4hwz1KhT3EE2Sd+Np1f6uD8G0XCJjZ/rs//VIGTHB1E
mSPXBkO2nH6PFKQcfkotrVdJ7xd/awW09Lc9OVPtxrqJnc6YbqbdNttGNB4pSWujF+yNF8p6nA7O
F4YFLy0y8Vq4p5Hanicju+NE98MrNESJNt0Nz0VTqZVf/DV68yYDCYlotL++aoomt4ikiZXDZBqb
q0jkHkyadQlzkj9R6C+PWg6U6xxg9CetthKz0vCRrctXReG5qGFiZDHHY+dtS5JyjnokuexrwkCu
FJWS9eMlBewLXCJESXwT60S/m8MIpRurbhgpxr4j/2KRctQDLz6cidcVjaRxcXPU81aJMxoObKoT
6N9whx5HpIs+B8QnNPYrJObvpjUitSSugNqsA6t3Vquav2Gr1jreQ0KXlaYobiBV0jNPVPPupN06
ur0fRcVlhZT2117OCJuO1mQXNl7eANivpzyRsq6guhIHMIQYs+FLlGkpVstX6bq27YKYcR+IeZ3B
eG9kfTh04cDqJv2GdrHuvPKpUKz44NJ2dZwCAJuiMR44moW134a2mda4yoQCyFi+vr35okWBSQ0Z
KKHTlGcdBarOGyybC0cpbhm6jnJFB1yRWUoZ6nPSs5f+g5Z+L1u8xbHMiSMqXtjFZNAlyi//tI76
pIiQ5IfGRGdm3r6nems0QR4diI9jwUC8qlKlmjUHhnl60joKM0k7rzjcn0pv6ILK4gLR+NfgHC3z
/+lbY1qnzGB4TA2tYX+9GTy5VBdMUsrYVRoGS/JEeB9F8zqX/45biNbUjopypJvjKWJpvNGZZUta
Bu+HQNlMz4y3VxnaZMGqhEYyVpZPjJ9/rDZKfT4fu92t7mW54OYKDkbDTJCnh+vNYPW414wTGJuD
joSGlH5WkkuPyX+DSp4eY9vNiuIcJaQJBQeK3Y1je2kVcltZkqSHaOZUsl/qIHqlrwGqlGM5JXRA
q3yEOEudCI3VDwyUGES5bpWIigNJ1w40wB3ADWydbeR8HydTfTmYFSRItnWGIWB2E2P5C3UBjaFO
FAMr/LqHapcOZl7KYTSqw39SNYznnN10O1cuJWjj2MaBgdRjnTW4wRmm7pOgoZl1PbsQ4J7x71LF
2ISuL9p0hnSkr5+Khd7uMPcb9r+J/oFVPxgEOMa9j7u+bmEik5aoUhP70+zqcGXBU5rx2un8tlHz
3UHnFU9syY7qtmZtrbmqXg6MREgY+nSFzWHpHDdqjRq0BUSR6gcZm20KF65cnxyYcIoKbRJ4mO7N
GXISG6XkWg5sYSbpC7IRgiDOFqxZAbO2aUx2mC2sGKoOV/9LTqSDB4V70njCsbwiH6/jGz/zNTEW
fglIVU0FwNskCXpB0cTGeeQNYbCzME7SeoDaEuSnO8uGH6YRECdWWMu3HCBlniPE5xCtLve4CHAz
SpORPKH5FvRc7KOVTDytkkh6SNNl5HNSw7daPuNMcBMWm8dwVj1kdzFdRj+Y2pgPheeVfX20Fq2w
USIRFIbX+DNsr5O/ylvYtERYNHrn8Q00Z86rw/0HUJFDMcfiWItmbaqC6KAKXxYbNH3OUdOUcs1I
V1uh/IgPpJKfKvfJG8UN/oGeuwyT6+MCLSax0T1SYqbVXF1MDl3nXhSQ2zTotSqGXTwpq3mUCkIk
1TQqNZ00FbvTZu4uPgUqx8sRtnIrOtVF3U3SKuvvsdgGkoTsj+npRTs5YMDBZlmJNok96tGTwmiW
jEoz78QoStQAjWoqiOAF3Tl/MZYrqjjopYMHZZFvJf00Tjeq8pScD/sBudtwTgSWPGraPO6mJ90b
lY8Nb+iYJlwpqAfGKGONmtCMga3rkUu9NoNlm0VWHLBJAnvZGinLElysitBpu32C5Nizo5n9F0o1
51Iilp+8vkS65g3zhc4SNKSkQgdTuNqnkApu3ROB6JEGdNEB1TGhEXKZYG8S+J2U2g1vHr4ryELl
iQtJ7I7949PQCDcfuK3r5cUTDQfmfchu8aZdUw++VuT0kdS0WpD3WwCQHXfNwfwaAA3bgJgziJs8
wibIG4/0NHkPVXOLX9M6twITGuYSDUqFjDX1qQVnncs4F0MUPhZOjH3zwm9GylQYf+J5waN8rCLD
zvj9vQhkgP1Api1Y3o/gOg7zD0VicvHfAAjYuaIbt4o5zt42RzwmSurHpz7CBX485jjHErSFQiV/
IVrL92LXB8f6FV/hyBqSxuOR+/j8qTTj2auZkvQR7rKwkpUWhnPk+zcDnDDu1x2vpY3725XFarZC
YZTbk53kq8q3VrUcKSxZ/XUxBfNgMLWqUCzMs0tVce9vtuD+SBBBJ+wjQsvlwY7ke1knh/Uhq/I/
odjVAcQ7QT+bG9xg1WGJpyMDR5POQlOBizns7r9d3g57IDPAqRjuHkOexRso3XjLgpe6QdBTJUVU
P+NujBOh5gWMa4+lAGMj6ScYlnQCY2WLGd7qY+uxyjrIu7pN7CP0nQHDn0yXv1kTezTKcDgIajLY
8se2Y6zes1I1tzFlbaiVovNsgIgDjHR+C1RcuFfrEQNtQdE6iMgcYn4p1adwX493N0oOaAOsi/E4
GjBaJ2bTZhx6j9PX5VfYqaPh5zHj2xcicnkwxBj1dt+xV72i4Tr/9Kma1SH9TVaIlR5azJco84Mu
Drlj3xXuUzFnafX/5RTF33ZNs4UTjOBpa/nzgFEJ8WAZ5NQpwFMkxS6TnxjSBoNwPE3gus3zJuf7
/ffvMwnJEj1dl3iuRhr3Jiz/BniqUcIizUeK611yrRBRfOLDIJL6plq/2Xgvq5t41pUa385BpgIs
1VJsgE7dcLeqKpFYqDfUH8ZmYt72hK4FBlY9k9k4eEJBwrLfl7GImYwqo35EcEKkX9TkmvTzLJj7
qiL2EZphUt49ehoBKjYmP+hXYdNjeicLZ70MNK5reQCkmOiAwUH4GTO+HAhyn9cD8fb6xX8WZPbC
5vsUO9Vb6w4cyrypGL70qSlYQbXiQxIkWlyTklM63oonQmYD7bDub5rXG8wgZrsZ1DYMLtmQ2K3Z
ns1J2EovVnwSgG96PzBOnHsZDJj/UrY+JIN7fGrxMISJs1ZOgKlMADEoFc5iM3qzR1h95BCAw9te
H6SLU5MXPhyWteMkh4R3UeNzXkAIi0H7WeSO83KuvGI4g+spdMcxfY+gki45+tfNvyqlWnrNoUeH
eVK+fuIxU04q0KJ/U6H5OVZVxMGZajHGQORf7/owe+CG/07rpoT0jm+npStxU9fcB4MP6MW4y+CR
r4eNyrV3+6ks3C6C33Y/YCWSF/Gv7Ch8xziSf/t9WsXS+UPe4poNzj92lD9evtgWPOHi4TkIttQw
uSTvdMO65TR3bsJMmFi44gXM4TFLbADtRh/GEpRZNqGXPt+6MfZD+Ahi3cJ/qWj9eNTPCs5P9a6I
jdwhZOasHfUHAhO5pf6H1XZ4ik8X8Mbq7XlschcxIeuVuf0RlQt2+0T9H4d6GJOSBOzIuW58eYwo
KUIscVlDriDOqud5rKjJpanNvITQNBBpjPXOu8rS5xmHhgXSg2J/0Muzyf1y5J3qtVugbSIGEEnC
NVI08NgC617TinM58gr4dmONIGkKKcmbSWJJeGTqMa4QaB4+R3HhzWCOKs/IOrD3IV1D95GxiTJa
JMPHjzhEkr5E7WTQl226g32nFIlWO1FJpioqDtVXGD+nxUkyRP4qA97jnvqSXO5zS+pe2BNyW92V
zNS3lTO4GecfNzeVzXZd/WXpzqvWSSBoZjnhMLs5uxfyeAJnkar8ANPorqf8qiBMkcp5BNA9Ut/q
7Yvv7s70kxORomMQCHTYGD/5cMIFsF7r5POjqbhB2bc3j+DH96zaAple2b3sP02gSUfWB2k81G8M
eaaU0PRcedX4k6+qTbJSblelKyAPKQ3CCcuU9qkYGqvL2CN8bsgTzKfn87emvn2CLV9jWQb9+WMr
RJjJ8GKJdIDdWmwx2Uvvq1RZCt4M/6ERxQOTdv+ytnJimq8M1AvtH7WliJRfiYvVrTBlGEArEQYT
nESvgH+3zxaicGd8IRfgo3Dn9D8NMIJnXgb293dsGNU7p0/TGjxymeEt3a1NvOvy4rc/HfU+/X2u
UKkEgbzW16EEjEhM2YoUmnTTz726IA80e6TZJSZfpWQzhVvP3tbcQOorLwSYBQO6ck8LyvrQFggS
C1t1uTa1NbqADUrqfWzyRtuBz1jTB0jl1B2M+EbvZzI/fpblFEEmKXJMxKw7wz8Zq0MUwDc8nduo
bCFSYtDCnhj3y2F3E+u+Cal7ymANaVl7onRiMBS1n2sz0HFZSnDoMLfoJBGDziy7JUQQL0nu4lpl
PSjowcgezLpjxeiRnk7GdQdkR9zbGTw3xDq5GTsXwDMCH7hs35Qb6WBxOtHqp5QyinFpNopiDyiS
+8tXqvLOe7m3ESpKjpDlDzhknP8rwgOOv6uZkC6wzpRBqj+Btlw7NMZ8y4FBUpgtr+cTSE0c4n7k
SHDI6rCY7e5siNfnDcQU+LyCq1NjdhJ0nibUSeWvp4A2Gu04Z4DyDl4O/4SZWq7LQKfgycN/zQUW
65B/tyIG/Ih31jdYVMAazOuNQPk0kLdytaWJWnlD+Oov0jVZQ35UKq6QwJlw5ZjzA16Kju+adBn/
qr5Y9Kxe5QLBuf1+mIuV+aYSYfvQ368RaiM02+WvWCdXbzpsF35o8a+XhTqSTc0DYg8DatlKTFXI
Pe493cMoYWuW3mHT8VrFNtxFj0ZAovbP13JVocMTEjn+U6/22G1htHDdwI1LLCCSVTaALPX3P+BQ
N72k7kZ51wRMvaLLBMcC4e2ejwxgz/QJZ9ej25YnQ6NyckvLt87jkep52LwBGgFQu1bsse+WLWD8
uXIN6gGWqaq5UYKHb+lPZZbNs/p6lmyf80Gy0cp1xS72vlUhTUdlf5xiZIbSA+KWEm0IjgqT7o+j
KTmnvvU/MNMOHkiYCiMBLWFiC5PydjNnh7gai1atBSr8wnuKNVkJUOjTpwik2LQJuKlyc595w/bu
ixwAQCrFxRGzLCFJsfdFEcOGIvYGjlripIxK/qDXcyZeNh+XRSK5ffCZJizVEZ91/OMwDdj8QmO4
0u9SsqVlc6SA+GkqNGu4Br3gGe3UB3Q9YSc17nyZRylW54QPPl0WjAXjmgU8DF/RB7gKvmPuOmKc
RPcAc8Xqn18Byelc2rReA4H3BFlWSvQG7NrskeZh6jButEkd9ADwYeExeGk5fY2HoHEU9C3z+jha
BWOo8vj8+db33Ry3tbRtaroN2cResNb0rp9bKcaNGsRdYi8QlBm//x+OSPjwvmdvFtrwDgHNqZTH
WAssC2pyJBW8w7MVxzySo8y2vxYVpBNrtzOre/VHuo+hQyCJLzIlG3ihmnp0kmPm5juwLxpPGUHV
fHChwKbL6On4n0xNC5noHQjQ9ZB115DFCutKGTNhqdgLNK8kVW9M9zXmtaKIbuRJjbvIb/8C+y0j
WR38Glc7EPllCeiOcZVIO+gl6zV5WerqI6flSAAh4R+4lDCueFgJWaahKSFP3aqRpCLgUK2RE5By
LTBOR+5HJzAuH8JC10bjPOc/q5ioQ4SZcjN5SPRd4nLpgMMCkTY5O1jE1XqRKIHKQfR/jLZ1TKRF
eGEfWWAGk8KRHIvN3Ro1RrlAUveE0XMY5JfoST8h49Yhduzk22JF/F4+WBQPaELTtEwXxIDJOlA+
Yf8DQduKBwDFOHngslI3iuUx6oe7pI63TLuNb8uUsz/ajHiHSxcvhR1boF0dU3+KkjG6yZAcj/He
+AuiloT0vBc6Wi6ldpN0UBDGIytluo/6AsA4jzDjUz3JscHhMiONqNrhcqZgXjsq4Mpo+luu6GdM
3oEfFthvl2FGP4uo1DkP0ewgm0RPzlxm+mzOqlA+TbMoEv/aN9hKBmxvRqUl4pCzuuV4Jz/6SmLn
U/18By11rqS9aTb6g+EPpwF3G2XDHEuucAesKJtHL2OFWdGD/01x99qSSZ/Q26sUjHWV7jD+bSkX
uO1CFSRlR9JOKznSWXI94Zy8LV+v1hQhj3AlKHpaOf9eKFoCmdUzJjM/I2ETRBfN4arRbBKHf40V
w+a84HcPCE5/J4WPnhiW+FzTbqHhqylI5VgZWHEAblf8KyK/FZbjxIuOJF0GzJoB+clgwR1dQAI2
dBUAhCk9v73VO3o7vUEc+/u3HWZsIsH/PZi2OK/AKBs1g3Cjk0I0e/13jiGiN9EJTdwMrEo2iB/1
XW35oHY7aX0/gB9z+QsnzKAQIjOULNWbcSkf+rDdcFlODuRWoXvRDsa9GErxXiP/6hP4GFoLmoVU
XzzyCKsO+UG52fNo1e8xPZLW41/aXbKMnAA5VpAYKGNs6OlkXIWqhsTQg47ZWlX7prmRzkWaoBsW
4Bcp4JDi9akIar8i6BwSb29cayhsbDoUjIbNCjrYFdK3WGc3qPBTs8yXglSRUUjHmmihrlMCtFGO
XA/nLegjK5Y5kBePE9DA1160W7f0ZgCMV9WAtqUhUunVYobqLlnUhuEIoSHxqFtM3QJpjwn/xGpI
e4PGwM+BkPgAF3a5juRw7Mf85nPMjjDcalcbvZE+x/pXOnXgCdyV1aIZIC14II+KbLWxWLAwm4VM
loK8viyXwdWbuNUtw5OxWHNUpQZCGAuUvVacw0QCyKM6a05ftFo3BQVjJbDNjSa50tEDP6fF1X4q
GMnQt9mvhIS5pdIJ0z5ENbCBb/ZbjmAI7juHWPWcFt7au85/LxhtBLEd6pUGzbfttwy5hyuGYdJT
3PVwe9gammCXp3p35egJCq3F0BHMliR6uB0zVzCoGEkwcAngBfG1az2RcmAobPewIKPuF2Z4pSS3
lLvZVVhX1N8BHwEg6+0/r515c1hRhe36FUxwqTSGPoz9EcWqo9o0lnkwqbhVmAx2NDzJbawgit0Q
bcmQ7m8sHACkSEIFWBtHiMqNN5r0Q6CCmpR0/h152fcjk4+DINbVyY5jOpMu8NnCMx5kzeHG7HPL
aSsytj2Or8S6AcmNz3eVt1xhoDQaKrmWRdcQAEcWj1/k9ppGI4GsF2pvZcJKPZigqGb67OuxbiQ6
yvepm+7GxOPYYmT0v4LsGGXuDlg5cwcBk1hWswNgFpyTyYcWCBbktq37WRfFc0+4XKIPkRnXaA3I
oINzt5I/ct4ARx6bklcwD+pK9abqKYgBz3uwuafrmN3NcynyGIlphju9zPkMtC5GpI/J55quFcKX
hyq1oUBzeXfuL5uXahdVuUr6e+RfHPtI73mtPOdI+/Vee4fqOumSr9GbWNz2kuSJGDYrHHPAkNYS
0xsX4inKfokZlFi1+AB6qA+Kyd34J9S3wSJXS+NllI87l6KHrSM7jNheFuPRxxfjJXEimVAG3LIZ
jIT/IgxKXr/kKXz0UZ7BCYHXi6x8HSttuNEKxDHo3eu5Obqc1F3QLpgjv65v4adHWymvGtS0NzG+
//kIw+kgts1bsoskitLuQB8UZDHS6X3HeXV+xy6DxKntL3euzcdEHgOlVWQZOs060FkTXOOEINg2
EsVylkFuLzQ1H08kpEm/9Ypz7I2qiw08q9uSzOtjFnHM5GDnD+Kfm36djHazPp3mkSpXF59BTip9
LbQaDSpkCODpf1Y9+kuW2EMLO+fxM+h6gn/b8pMSo93NKuD4AThiv9UV3Vp96tWzvc8tsaDkCB2Z
vW2a3fGq6y6bg790aW9tftr5qyMZ71ZpT9KWyn5dUWLlkarJ/CN0S1PAC6IH8qlfQHKBs9oPZIBO
/B4dyXM8l41zhiTkBBQnSNLeyh7O81hS2O6QddU1or3ym1/e+EZM9kqq3YtKKlTV4m8n92ax30ct
Q47iQYBdPGQocznPO8O+yZ40SsYTZBIr2dUUDId8YrG/4TpCInlPkPH2rfxCwSY+JlDfzsNOBS8f
HRMPV/ZPnbRGtzOMRrEz6d5Ng26xaCNrP3qi/r1i5VJiyjmls8qaWrqj2UIRWhgeRHXfHjEoF0Pt
v0xIw58AHWPFslZafPvCV8OGAOfh4jyl1Vywel7kbkZcMwLiM3iAvyFqlpNnmLPkjHqzFX5v1bet
7IydWvw4HAGD/XDLRNQAp9TBBMWNXxycpUKgm/OuKxkcDrwQ93cW0ODloqTRKfsh50GakQvD41/m
QBG0Gsb/poKpkBstJzvQTdMoflsTv332araULFwDCM2V2gwruupa5WyR0hBaklr156JHh3J1dsLg
AK4o3hkarv29WIle016hPAlFG7geFIBUCnz88jOOYo5UB9Ity5C1rQ698i0jotrcBhm9uyc5NSHP
It85N9W+WvR9qO0zE/zGgz2PPqljq/df5b3fI/gxQ8DVFXiMENY60sv66S8YmOlaGTjPw4mM2Zg1
dccJK/lFqNyIH3z84oeLFN4NqVbGC07ZacKa3rYUOseK6ca8/Hkg873hZ6eB/4U8a2Z2DSrC+wyg
RXoXgwQjPrEhh/6lCyagR/ZjDBgkoe5mJ6YrR0CfsMoA9PIjHJSN6lj0HhCs7Ve6RHWjFYkV0rzL
r/AjbumslsLL4LYr6oBdJT4HKPZrDiz6p95jg0arrpAG1o6IDEUUyVLu2kblLOf5izfVQA889MXc
6/4/WsjN/ZdBVt2bkYTHhMQx2gWWEOJkxiRMHPaBIjN0+AzZxcgN18GCxWAoWmlWhi17hhPlvkCN
MXmrpeh882UPTugQwXXBBO+P/l32yIIXvjJRSmKRBEZE4IdWt1etqxLY4VdAUIwbxD+JGBxjKHq0
RkP+D0vw0Bso4ShftOAp7pymuZVKwxfk7Leq5aqZwCXo/8nyiE00P4A08PGjyFXcS49O+E455sOV
/0hPj3caDmgjLdpTns+Z4ay0mOkqBjU+Lf8N09A3FF7rD8+lu8/Lrf5FeZCyW+p5csv5t2TQ6aiS
chOET/kwarHGObuT+3g5x6s02O4A/OSuU+6SHLr1+C54gDlXVJRZDCzRH4zAc44ejLg/kJv1Mcyu
y7rSvBEDVx3drHHxC01GhgSVdPmFfHrV3e/2Ur5gPBlsPwQabrQG4IMOuMttPU3UJlOE5xE24v15
pOPstmsE4pKcoD0PCMdDcC3G/UMdB9aSaZPiC4TRgbM/U1WejHyCYBAAyjry0WRT5ogZfcWzT8vT
jZVeMSW/2bI1pPKf+a2lNY5bXq4IvKoEepgOvn8x72/Dqy8Z34Z52vfGXXs7zNiXALVwuBkQ0K0U
zosrT6i+G4K35CDP5uVdxe3JnnQfC/gMNyGN8TCEytJrfK6z/EdA7c6ek4UEG0desJMT3dJ6O93a
mpd0R7MACcH7Sn4Zbxr/tsYEHD80ARSAjeiTdIFZPwuUZCO2merR37T/3i5FJhF3ncsf6k5XQYMf
0F+O+DPgrTuIi1N1zE8i3mT4M0++zKAH6rIi+WiPP5RrR7ThMxXL5b/4kweJ5V6pR6hMX2/VTcEr
P8iObGBNtr4N+fxoZ9RqL/1PAaNZSNrHLl2ShbZrz0eipgyAn+oRrWS4xfzZHN1W4qt0ijfuoL5A
5qtDRgPD/XEP2/l06my0NL+nkX6LXsD4wdkpnmANjnvkKa0fRGBVfrxNfuTlKSsWVzbl2sey7Nej
IhS9M9gYV6Lu1dWbbS+ehgulNno8E16bwv1TVJcd+Wm2A3XXpJ7ycijl6r6AE979PXxcqNMMoG4P
98k8/lfq37ulcPSLiozBlQCOpVa3unl1nRZdMxUNRuKQEq+CVJwCx1ujw1cm0uSkmilrwDFddWjb
oT5hhwtJBnrFicU9shLPJSKr3t5gTIpaJwm99/0edYRDLE0CktnyXBQxGqsWjZz7Djv5TPnVAfo2
Y/TDT3VHM/NYfO6HYvn6g0oo79+sZJ3+M7rAw1jqbrJyVMB1P7kHX12WhT8LnVHF1B2kEQ12zQRW
nYmtnWZUlBjy57ze0/yI0Po2pLwe5RS5qJbDJQLWIGREvF5/YVBxSA9VLm3a1r4WWm1W6WGtSomU
q2mFaEBVCPa9OQV6KC86EZUFtY1/RTb223112iFfq+YuYD9lp3qoT15OFk1ubT4nBJMpCoEGNOlc
86vWKTMFUH6DFXM1zQZIePbrAqU9SqZW0TuwWgvuW0sxRTb7XOpUaywdPg4Ma8Bw9+fFRGlDw4yn
Y+6BqYwMZgS5K/ugNYpvcsZ5a/4/ol5b8j51XXh91gR1aD+F49CG419R6AYH4Xfs37Fn0YpQOkjx
KcnF6rwt0urphRO9gibPY5IniIVJxIDI7M88lAXfwgoSW4bXAJ0mvzSM2pp2/2civft0XqNbNbg7
TPqUp0U5wHN6PzW6NEuUrOc+KFCDmfKiN8bO0xfNWGBk+DKJFRch5aJ7qehQE2edpRsRlm9/3yqP
yjIweOTBr7Z+ZykGAJhFeWRhZjQip6RiWb52ClggDE1ETZ8fs02AC4YnAv/mVOIe53pTROLbqzYH
5SavvP+VArY3lYGkx1XmZ+DwWXBTKWF9ZBr/AGkkS9k6mce+TpUakQkSmDH7hKpnxVNCzD0vZFyV
Yjf+84S24FUBLw73WXSTuK4QmopsLijq2VCQEjV4QSOyAH3rxby+GwZ0J2vzq+K5B3VNlXYkBhpo
iJgxw46eFnroGaPjAYXHBmFXOEiNLiEKEVltNSybPCvkBVNK0AWYWtj8h4ZlEUuWHbqRTBlooDzm
TF6m75cMDfC8aQzzBv9g4quEpFOlPRjNqZpAa5AhAqv1hd/RB29iAmjpmkvAYLyXcJAkXrcXGTKp
BLJyV38U3sdSaN1VULFxssO5dEjWMTCbuNqBsrCMAtBJEj32LOc9RFygTOBQ4t3LgFFppvrMvcmc
MtKu/Ye1HpuKKvqiG1oh9qHrzy9BgfvbaZhb1GTviDLZuXm+IwqFrra+cAgQRkdxBL0bx9UlNvEx
jxe59uFK4k94VYhYIKqi9TM6R1OrNFj2SRa835JjunEKEeF8lnto5GnsMokdvfroeiv1BUDArXdC
Igs7ZoNVf9HVE7Ws36r8nYNcAEyyePb73N6695L+vmkYBvY1BfuJLQtB29Gd940D2WqDwbkaVrYq
W1ThYlnhRupYhVE4y3oN5ISyn00SzAVUBKS5VNwXP5ur7XR/JONqzcwslHL3DcaaQqix5Ne8D5E2
Pva1TGmDwCV6Qa93XCbmHNA7IGjFKAUDZ+rPh9owhwSnI8NPPk0sxHzq0HRKyTHBOFMUGA5wO/GU
+9U/81SdwCWm7KDW1LrIstHUn8s42y3ApWJtp8mBfq1flwWtbiOS+sAc+uZkOnUozT/wQ3EGpcoh
WRoo5b/XiL8JeyJv6+JHhg7h/eWtDEFNsbI7QnQRz1YhiRHsV5Kjx9FtwxmCctY7eueD3mq2QdRL
Irh074hrgfd/f+Mw59ZUDqr8uDnghcthYEcAjx3LPl4KpJNO1l8++zn2OIgPzTFyMM5FFTRPOri7
RKkJS19mV1VgjRgKRRHRJZlxt07gYnIdQI3gbBq7QaQG4sovl0VlfhZ3SpCSk186/Fs1G6oe/fNL
Nf+Px8rqMMgnSOON074KEht1BIuTQvbNRH9nrEuQ9/RmlEVoCV3KvVZ5Q6HqtZgl1dN+ClHMlrv3
e4Ueq/fxKCApou2tpaOuPYEAYyoDwcy31C1Z/qdebCVp8wZ+b4E6N2pA8LdvvYl0e7JQdWkQSGiw
D+I+2hOn2W++DZdYbyTn7KQ3mXtz49cQvQ1SlLEbjwSVO2zl1i9T2BYjhO5UIqGi7X6yhO/VomP6
z/kwOTzdbylu2F16pDii2mcEySSn6uTGY5sdJjMFsfsPpptnOLP4twz4zQZ4FGUtDYP5y8Jd3OUA
KiL2ZW0OVSE+Q9/lQUjCwafgEzoHfWcX1S7HCww/+7zmVcTos0sUL2g3apZnozwccEL383G/il0I
gF411sclpkhbCz5BPS1pvFGAITpLpHf0p+VxWfVuol5omMav/nM+NhTo2T5RFRWZLgTIA4J/Nzch
kvO2OCIR9AlIG7de8ifpNIzH8pUKl7rT6zGJSN7jEs+vzE2E9brhfnJR3jcrM+GyulehJzJIFRJB
paVmXc4+osdCwIa3+1a3zSyspx8E/ZBLufw67D3UQ6k08V2CMseQXmU7o2IBvfOfeJVSuk8I/UNq
OWM9xO8kQjbGvMJLs16cbT0C8dGxL40eVX+H2EE1/Hnn3vR1+hUJ3KMW+Vzas4XVB9TaoaTHhSHT
KapxK0jARkkTN2+ZbUD7sq+r3pw5gzrzoc0M7Mh8vPt/wLSjqVW/ZnD1CQYG47oIjqEJufnq7Chp
+ljq5kV4Y3LmdNUNmszP7GQvsrumRxUSOS60ovRm3HAuFxq01dqUXGEwK3xFF/Fxk2d5I/KWY9CM
FfLHev0XHZNUyk7ZEfag8JqwPCjn8prrTB2VmY6w7mdpe/h3BAeB+Bt5tJwCQlv2/egJc5jwWz3k
xE3fIcPHYnK0qr12uYGDVRZec4XMEVVUWJ/NvrWuXHA1PiLHpZKCWWGa56MSBjYOaE4InAoVhfhb
6kU9RvkBYCE18KQ8dDgrot2YjBw1iLe3XKUVDTZ7VtTWbMWPC8Ck4SBv3VjohHVOekVguOwWIH7V
ZQN2/eLCPoH1m+mOrw3/sW1QtfvV6sra4KhGHPCQOml7H7WPOt9StKQ/R2khy30iKdXjfH4jPjpH
VCqqEklqJgW44PvKYMlcVKkw74CznwhQ4j9nDQST9eppC/CcLZg6kKAEkq93lmO2BfiDZV5CDyRn
GLblRlaGYFMHpNq5GI9pvmAYHWg9cUQQ/Zubn8ziG01EevgcPOp0h0mOdwqrak0CXTQ6sSrDBhfG
8+1pNoo0QL2AL5t7NYWpi4YqeU4brmkUuIugZY6D/xqX8WQ2sPTaOgBLK2DCp7jWN+70pTO+MT/X
BWa5jJGNGnI6e4Zg/LpcxSX3Dm1mWWiRakSEjLXF24oQ+Q8ejfK4Hm+uHp4Ekuf3i6nrY042iT11
aaZQZRrirF8KM4h5Fn0JiT0Q5ebLX2Wn8Nmp2f1b3E0mRHk4XBijGyw/8R3YN6WrpNxsDqZsShb1
whh9U7Qs2trpDTWtPIFTQkjABf48oK4DG1tGakliVZBDUYl4a9zVGQcarea+X8QrO3F8v94If6Dy
U4lFPsT13qIWOFe7pp1qteK4CKULFk+QIjZ/BCafz/Y7CzrRrBz+BAqdxxWGLpJUkYgwuaIGKip6
bBjElyps/J6Bgfc8J/jjajrWUZGDkmm0jepZy6Bc/N7vsotba2KkEzuBXwS0Jc3XzlxGmPttHXWz
mCekkDtAjFJccaeoxdTDU4y5utMZ4i0jT65w+XYWZIkzjk61RbcDJH91W7C+6d82UCBZIHqNsR8k
3WzYoU+8xYhnsqBN6PmbsnacDuzd4PwxHHkt0IcsknWyKsUjFB4KU1F70I6kog==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "axi_iic,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of U0 : label is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of U0 : label is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of U0 : label is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of U0 : label is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of U0 : label is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of U0 : label is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of U0 : label is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of U0 : label is 32;
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of iic2intc_irpt : signal is "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of iic2intc_irpt : signal is "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of scl_i : signal is "xilinx.com:interface:iic:1.0 IIC SCL_I";
  attribute X_INTERFACE_INFO of scl_o : signal is "xilinx.com:interface:iic:1.0 IIC SCL_O";
  attribute X_INTERFACE_INFO of scl_t : signal is "xilinx.com:interface:iic:1.0 IIC SCL_T";
  attribute X_INTERFACE_INFO of sda_i : signal is "xilinx.com:interface:iic:1.0 IIC SDA_I";
  attribute X_INTERFACE_PARAMETER of sda_i : signal is "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of sda_o : signal is "xilinx.com:interface:iic:1.0 IIC SDA_O";
  attribute X_INTERFACE_INFO of sda_t : signal is "xilinx.com:interface:iic:1.0 IIC SDA_T";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 28000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_axi_iic
     port map (
      gpo(0) => NLW_U0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_U0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(8) => s_axi_araddr(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => s_axi_araddr(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => s_axi_araddr(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8) => s_axi_awaddr(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 8) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_o => NLW_U0_scl_o_UNCONNECTED,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_o => NLW_U0_sda_o_UNCONNECTED,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 161808)
`protect data_block
wMzO0ood31SyqizxnPDb7y5wF1SYwfPtadnL6rT8Sjk9UBSWvLuPy/qT84Ev+kj0jAhXgxQWYfha
dXRz7F+RrgFOhwpCRxyWHxlX7pR6A0SbKwg5Crdd7iTw+8cDou5xO0KZTX6r+Ozvag8PMfl+2Ea1
mTU1+XZrlUp66ZZ6lBxAjFOyZukamN9KH0SKEQ6iubiBKDnd5KhgoPpwvyV8CkhAhzI/46IOauDC
/1vpgecYs40S1fIQKSS15OeV350p+RCE/b2zMbpqk1CYMAkUYA8tcKJfpz/UOb3ujleSKcuL0Z4o
LFBnrPliwA+fRvHiAKfnVp9596m3j6nS6ok8IONLlgy8VuGGTYzDRjS7gSUp/YHfLG87Ye1DArVZ
0gn9neZyOapdeqYOcrOCbDAOZQXP5ajZeNbr1O597jjFqnaLm+ReKTw3GoacmCBuv22+uEMVcQnW
28RlrXislTfHaH8+/pOpHtOHap926mc/nYJhH4aURp1lNSltLxBNmjcRlXH13V7DuZxaWR1L7kAF
4pQhEoFrlPSsDGIi3MmJeqrXByQemQXqesaQtqcxSutqjuvMheBO180U3VXYIX2geWQgdYb/oKRC
CdivDvuOUYdG+iDG9rXIb2fbjST/jLNx90TmZwiY39exefsQL/gtE3IZ30kTXdDNib8oFIQp4ZVy
6a/2qPRdQJ3mvQSHo5sIwWTY0UrxrI40oM0WbR5bX5R8o0w0+Tg+sQqSlRmMgRcqUdoA6DHKhHvJ
F8dmHqXb+K2dv5EZPQwfx03uiwKyVisk6FuKdIbqz2qE4VekVdLI8c7CTL8rvcsnBmYu8LEpN41A
rEVQ5feA/T0Zc65NRslk9rrjFs3+7dyNOMjVcO05VXqHQzceSDtL7snV9+9jrPkRRrcU+MdvGjmQ
T36kXJ1En4KOluF/BTcCWrJyvmyMt82py5DdL4rGCYeEu9eMKyZ7VXJdcsovXg6nRQmy42iMF2Ga
cQbNTSJRQanU9j0PAHd8YI4mKA3T+P+1SPhVtpNScFKShcmr5GFjp3z5dy2W4yYteB90xTM8Xmsn
CV7+Czi79OdacDAG54u4mvi5N54EHh+u8zbrtcBe0163ImrI4Jj0ywM4SgGsA79qZhSUtHrurCgh
WpM4TwH0QNA8mAi0wjHk2ErLyF3TMHWfTIQ+PzyhJTdXb9laDB52jsgoMN4jpyqCzJ85bqmNxOfD
CtsQLotOe02L3B95ECarlBbq1KB5bJaPd9cxumC/om1lXjShbVt6jQ+8V5b3AG4GZRtWj11vx1qa
PB3CcD2MNyNTolOaFwtrbRPZ/Q/l+uf7SfliGbS0AOogROUcux+NZ386KJVH209r5YNu4sLVf+5q
m4ShbzUZGmgTEMq7/Y7aD2+LDoTGkmr0mmSfJ8zKbfUw6VBiAjjZ4vxchr8L7XT2geFh3NY42H4h
FF/iFbO6rYsHc0gXiZ3nJkvqPr2M4NQcFoFsL0BEgqKpuVdIhirq43k2Q8dDhLMInLX1XM9Q52GF
D8P9pqi7tZSzE1rttJaOtBBdfszAdgKxdqMHpYdbT8ToFzIBqTvnIOIKgwTx6Wb0zPftQ+7zzVTo
Fa3eKf+b37Cxw1JlgrNa78ZDYClQ/ZW67cNLQ+M80phix2Izlcnf9MtPxA6CdmmpX/7Eo32zfb63
IiPnDXPg5+Cub31QIVdq1LkcpCpiKtZyIQgaWnqmersqH0CpYXiVs7vVbYM+ArDmpu2XrhmDIjIP
eSPbLDx6hR34AQlK3THNjAwszM953ELJsTMEWzHvRoCnEzICtHbaVF8gejea0PH2EkN0jag85GZc
Q3g7rJPAmaxHd0XPrgGl4rpJ/d9tXhFL8fPZ+VxQddU2iqFiJtlofT+raNpVgFpMLKK+mq5CofFG
F35b7wTKsi8AjOzwXEEse2wqKzQjn7twd6A51peGrvdI7Nxfv8Ohmr0gxeLh6imbBNnmJdy2H23W
YlL7MqP9XxioPdXhsvwumHeNMaKh7YBH6NdXAl2JB/txKLKTpDHAFJ64SLAyaSzQH9E8xEAaFx5M
h1dlRtEveGPmw5Z0Bl+UwJHt4KGd3lzW7PN1AKDWll0zQ8q3f/FdCmXAonu5ChMPcDk5SfKzEgLH
PtH4qMR54MutHPZaVZYch1ff91vFvELQ/a6KaYWGXDFZYrmu1XTeLAuEj6gi8Oq1eNgNCVRG20+q
nJtBZE4NOVdWNss8iz/OESkfGeBmoEPjt/O4hnZKuO7dxHt/07B4ubl9tjpHSd+GcIpQpzRfskn/
rhOClCy+dssv7VyPYwjA0RWehOCDnc6o5a70qprjQg8BZh1xexBifE4qxCfMpzzVgCGUUiAn76Tz
hxmc71uD8Sd5MfsvvDySa3nUNFmKlor14+/03n2+XB67ppWd0QhDqf8KylzaBHeGVn9KS2jjXpVk
bTQfKHlyrO+t++AJ/e+QJbLz/fbOVEI1cQCVB62rVMQEENqCliZbOo9bb/ofF9NMPcrPAHjiYq4n
tP6uq3Mj+aEgivWbWi5BFNwqk8wMfCQhuSiVUii7fABpx/qHQuibyXAFpnkTCfJlDirhUweBBE5s
gYVW/2tdoRryAzd/TDhlymjzXvp+6s+Xzyp3YhgUspATirAQs4xlTh19FFHgHqDbmK1y7dwH3v5i
IAv4y++aElnIrZinQnGclzLjIX8N/du3ik1eCOv0QDf77mgmBRYUUl7VrEJhlzlotTp+wpstMrlx
CrTj2NCnYxoFWiu9aI8GP0JJzU4xRJO2HgmVHVuTthd6c1sfm3k48DMa5/E2nKZoowDzxPz0LpJy
Ob91uFVnWSoFI+5rSVths1HUHHFhbFjeTiO+6EfLlnHOmpxuvTneHZROH1ywebTWnvf9UBItCK8h
XwXCNsbujc2OnxkkXyrQcDmKD+YO70S9lfaD+osK5zLITDPNuIvQj5NUYxVngePtC/DnY0SNZquo
Hwv0z18LP7T9yd0S7tIgldn1RfRmcdmSShIvbNrKTHBjzDZB3o/ks1U2ETlwO8hif5xfMAyYupKl
xU5mHvOEby1aSblY3iPerd/Mlwy35m/1LXOe/eM/kBCkEF3vZ2kCXpb10NCC7IvAEFcOOQ7K38Kc
Rf/JKwZevhUdlU6Ro1FvbdD/vOqo6qypHw1uRhrUtUVudcSbU5Zfql8kDbFIhhYojfx12tF59weK
w64al6bSBT9UZ3BXmTOK1rAwRgdCMf3yYUpd438RjOMTEveaj4PUOnKYadehqt54cv80GVuQoTt2
RBVvsYdCpixbjvSKh1CZc7jwCdnOQ6mFU7c04+p/jGUb8EDYhB5+7TQLaykWLG+R3FakWCmkSU9L
La+Rsx887hPrIcCZkh/WRJr70lN8AeiFnJS7Hl62WQmVlKZ/oAzaflRSKaKe9zwMluy1UvN8ftJP
O61kH4A3jqQYHX9ClL+wGfNcA459MzRxkNz25GhCNQNlQdD44F/EM5SrzLYlkP5wpsIpZauPQY25
JZ83vx9hCNgkHMxo3qp71jjIl6JbKKVP1FNPuTmcEPcCCnYKG0uvilNPraErO/6n0sVdpgbz33CR
oo095tW64a0U7KdVsJONp+47ycsQRmkg+7WFNrW10Xs/ts0fJXSix0R513N3P5FfUEcsIRfylan2
FHbkrRDfNcv6SKuR6TLPyzBcb8bo7pL+jjezL5tnKEXHC9TKmFCNOzRfvYPBk+4nepsDZ/mo2SPx
J5fx9fzduZTJyfjDWgQyWYpAcZ1HHqqkkBx4hDvy4DcKI51+v7EoI8aLpuqTJ+upMchFBULuzsJM
xwVWtm0PE59yuRXWwMG6SUao8MLBMc/fpXpBAFpz1yXKhKDe7YcLugBURUcYnUwKm2nr0EGOvBuZ
oWFZOYgaVngRcDLmXpJBxbTk8ew4DnameWLM3FctB7jt/fiDIFNTuv1Y/TfSUgmKSp8x4OFPWCKU
6btC09N2Xu4VH7VQXm3b0DBI1sfhcNlu3CBTn52uyFMXiq3eFzEl24k5yzSi3JcyIj9x9ULuzikY
pCxc2ozTVP1CoHfp8m901tLuKpaq7QgnM2mao3nlueBy4dmRsq9BIYsoeurIxHck3mkHhFh0X+J7
XkfCQ5FOqpcUB+pHxy8hZTOzFe8oP/kXYQNQH9lu8jgrX2cX96338Pn+aBE85eYGlU3O4eYD7ZKB
1XtkQNPamRsC+rsQ3Ov2WgS1Vx0CR0uVoIG3kBMpPB9VyZ/sJ5B9HDk1er0lBTmdODuwkalSj3U7
yE2b4FezO3wNZLjvtFcu369551KXfxymSvYVBB06G+MkPaz3G4eqCTgovxDgRj/QWsADIScLPgNg
rnRjBXmO5biCtmPJPbvwo0PBgZHUz8EGp4DqAPErJ9Feli55xl9lSWP1FurV3S/lFw04YxBRBTq3
ce7C+X7JMSBKBSzoP+FQUj5dBmqvJkBCvnsCem1PL/9ep25a6gQk0enP9fw+A1CxMru0AuXn9T7n
46Td52M9Imnylfv9u5DeNhFMdPviEmrbAStEPy29Mo7yAELU+1n+Za2vKR83A+p3WxJxuDFDsLfj
Vlx2SJ8mB5lX9FHzEKRn8TD0utUgbi0ZWvx7RoHWuDcUG5KW7ITvzBY6p7j+c3byTxYTDOeW1664
BSDGK9eErsZKfKrY9Pq94+D4Aj8dhCy2lSmpIuNsReHTgeyHuNCvBqEHjhWdZyBsu0hxmEiJhkDC
Nj3gub6vYJwISRSeCZOTjn0Hl5Et4N+4PgZV1lJQXl83zX1bUHcD0xF/Pz5y3EDuO8NEAnEdiuqm
vZ2LWjYnlWCpnzHpyl+PKQ4DpgbMzzlAj3UKBu+NRf8k4HqSvYX3cAofOGeR7J6Y4VJLszj7VBL5
GJ4qXN0of6hgSibc1jv7ZsY6pj1Dwiw/eGoFS7oWn4MdS0+HAzLp4p12u97LIWYCnEX49KFyzFp3
Kt6pGfD502R+izTc/PJ5xRL0iNkWLnAoTsuY028nT7ebn5U7sTZeh9U90kEWokwD5qkICmH7n+en
WuDXAp34MpuZJwR+/j6hdukP9aod9VoWHW/N9tU1nrP6GB3zDtfqMlQAr4x/tUtllTPVZXFP5u3L
4I4efJZ8JmSr0MJHjGgZvzpgv1Km7nSAZDbLi7zlmnumuuyFdFlUgVO766ZZzLU2Y+nKZpKK0/du
VbVPuDoe1Yw80O6qTH0UNSJnhG2U9YKjmWrGaU6GGNBzBOeCug9oMrLuCMlW19j5MmCnlwqUvxFI
1FmhJ7KAxQbZP6enKVbvnYo4w5qAiayMbcbKGbZLGtMmPzoKrlaYLhW/cwGIafKjjMZWoFrlz0LU
i3w1TEqMBd6z1+YVK+0vub91C8m0gMD/kt1V7OXJrA7yHWQwBKlrGqF/5Yep44TMVFv/ED3ma3Z3
grQP3Hffu0azeR1/55NBzJHqU7BZxUyozhFv/031+ywwZrg8CtOIwgewgusApnxOCRarbFnSwup9
+YskqMv5DunLcDfJZTHQIJBupK1wIN8IoMN+3YrSkFQVKFQ3n0PEH6TTVAegM5gzjZa4z68Hs+ma
1+k4OUErSE3TCBooYG2IDjysXaXz9IPvHeQ7RrLTOh+YuOzKUD/ouVCB8cRbsZhOc6yw6UygERCv
S56095JTITMKX9vggohURTsMphDkiA7U6m3zTqC7ZdV+uKsMHqbGhlxrtdWUaKHm98eCkwygwkvZ
Lx0xxNlYpBBSN9ogt/AC9AP5tVCoa4S2j0kas4828Lc3c6W0ibXPKRnZ9QZ8H2GxJqdMIcosXNi/
II2LKWU/U8RITkYlrlbzTauoIheNrQqeFSwrHx3C5knxbuWYSb8de7hm9RTX7WjLCsslDLDSYHop
eO/iUD9+5f89EHhW7UdiJisTB2ZC6MXymq7Q2I8RcTJI5hkGJnqJTLKOeIiS6V3A+G/PJrJh+PHv
vIIttILnYvKkee2drLCBewmBox7jjY3pBhb0I2yEitYR6jtWOopAED4aQq+0wwcAHQpD3hbqg6Rf
HlVrt/G2wRzjtkMnwFrACm+ybsRkTE+aeaM+e2SWwJzcqDz6IQDxkBoT1MDuYkRqSZYTEFw4S3fY
3NH5vbqHaHP6YxU/XAprCt2TugXkihEuLZDUFd6VdJCUcmpRyw5F/YqA9gKXLYUXlYnhgboFqFqX
12bDEPdehGn+TmI3PttCHBVgoS3Bgc/R6FaFQfCetG+7NnaKxgec1rOvEHvsGE04btXgX98/3SPy
tzfcYHoRRaYGNk6cuV9BIkG127c3vFvgNRNUodw659wva+58Pq8Ym8brFXlu5xlNBG7Nd/3KiQx3
NjfkpBsQ7dnFakgjJO/TcfoV6/EoJ8KS5HEdlti4bC5UDWPLkcxKE38hcJ6rY94Y15JBEN06c20o
oBQmN3NHBjanQWLUmBzodZiaoFlBNo2hyfQmLfvsDPzxMF03MYYpWDk0OrTXmfM3HAjPdrSlBG7A
bQSlJMKFxD9GpGLv25Nhe2t2qZGvuLkUYnWopcD2p3D5NEEdY+xvdTEn4CV4eZJ5eAo63bm4pZaJ
vOQ4pTF0qYkjsscyEP1rKZc8OSBXX3Nes96ZMc0Oh+xnKXDLyimyomxJDGMjy6mUd7PPOF0i9TY0
I7+enDvcVQBNoQPo6N70LHeD+aj6+Bk39Ul/FPdzgzY0oYns/3AIopgW1P9XDskoxeT2ZD/4gTi1
/n+Dn4mQI1jm8yBNHP6ulhvHWLwhbvMBHLufLHCKUbpBmyVjCb3LLz8aDqReDDwXOZMpon+fAMAy
MnNudpBd7roLrvwMkU7F88munZXRpD30XBZygQyFbss0kAaH/G+LPbLakrwSfuUfCtxdUsC37njr
BG5lsT3cbjxwbFeqw5XsFriHVR78D5ulPRmZm59RAglf8maiCh+bI8s4Hjqv8qZYJ/NFnMRJQNwJ
tAwGcY8RHhpQximfEuADsyCg35zX7ouljInh5ibE/sgotRaxcV+MSVMFPalhUmWAlvOG4LxROsNm
lm+lmt8ekYDYFUWrJH2VTYWMCFS85oBorMykYH1+9WCkDIO5PYpZr705NP+PUHIermfomeXn3Xi7
mgfHR5tCOr7eA6M3tvP8TRPXhOqJXqZjFM9xgQAAWVy5qX32nG1eTk56lNTl/VJlQ7inmT+qeUn1
iNfJk8GoVtbb4lK2rAY9mXLtpupY/4WFALLFU5lCrp+MiJBeqGRqFEcWngBBwsgKoAgstZxFjSAQ
wjnikM0l5Br9fIEar7WXkcJbbgpRWkzvBXE65KqDWzEPbEnNhbbQqs8dRRT+Uw4u/RNlvRsEMFc6
rjggWS172eKEypKnfyvVdQS2pev3mUlsuwgIqoiB5YjLQSehdAcSTTDZr0yDYZpH2/TKhA//731i
Wd2bCyW+DgA9Kw5GQ7Z1XcbEEpCgar1+t+xw7FgaKlqKH7u+hQR0F6gQRtvfenBKJM02Swg2CrwI
ntgHgJTqNTDSTT5Yl6+qfBL8IsFYX0oaJf7dJ1HlxjjBmg7ZoHHyfOu9L34I2IrDVkjOSQKTpzTn
dYo0AjJTTsGeEmGxEbQD+5c0TOCMnJQfpwxvH81IxrOKoOXn8WOP+LAuruQwd8MsK0PRLBbfYoeW
PJRCGlMpRRQM2aC9oMIMNlNjdkpPmF7jKmvFBr7H7HOWbiT50M8QuLsgtZ8x9iVaT/+gqbCzgXwA
ubhYRsPO3ODGERBBTe/+JUSdFU5gVHu6eM86P8Ji86uCmX66zoLgLpBezW9RcOCTJOslg1KkRhNv
h/6y8vEYeK1wbAjmqFTQBbeGBGp0vnkRCS2IwIhQ36nGIbOCAcYlN6Y4bkgvjb24NThNRXShCEiX
uWQE1vsd2swyIJ2Oh0p3w4PfrwgHaXLWVA1hH3N4OFMOdvoIMTrb+D5rnbV+lXa0Q8E8h16kBO+o
zN3fKv3hiAeAxZe122l+Sbt0pnD0mJ2dmnhYCqXqzxJ/r74MiS6wQy3kgkrhsaJEHtkQdi93BanM
SgTWpaiWs8bjzvW+G9Q6Fn/52CO8gzH2uX+QsA7EK8hwRA1U15dUpEkWbkj8U9pOih/aZesB0IJ2
gNoIcS+7+Yy2O4Zt8Dfo9spjugTsrTEl/DKE2/bF3KtOGULHXJdJ7B5FE2geXBtnmb/doBaF8Emh
tnndpdYf2/oQkHHAESdV9CPM2/mkY3dWeYQL2KlZnxCANkIR3XQ0G45//Y9GKg0dB6AhwQ8+/7PX
Im7kZjmn5dVH5OCNwN5tT+ePXCGfXset76xvoi9HFjicFgn8pdVOSzAOPtrBl4S3xNUXbeLcjZzF
eF3rhBFkPPyHMvqUZ8qbxaWkds/LQ/VxYA4s4aHaijgktpk+aQBqwXCvk3VcDwKhgIVwMeemsU3n
RFCn4b4acvH5FWyI6rRiV1mJMIjau4lvO27psHrZISPN/Uobckto3W1ScTLsMZf4Z75p9AaW5+yT
r4abQ0cRXmbzbyEJq998Hwm1y9AbiJzJeaFMD0Eoqz8pgVv7Jb/KNPC2uXryYQAjCfV0bMgax2he
+fevxUniy3XXbunzOLXpqJ/8+uaTwO1RiyQaw3tPTcTkyXUwml3RzMu8LTyvBSqAouoJEU4xSG/t
U99AA/kHr28lFHNwjooaX1abwxULyb7UtWgGN2/M4EulcHv1YZXFSHzqesPZvDOqp+ynnSxJyAjv
qFVJG8qCSBJCCO4MdU9dyj2ELUTLQnXKxRClDGbon+Cd+zAIpAekk3cH24tezykqB/K09GI6LLG4
fOQg3ffLkmHDmkRUbA7aTqUSI0IF78H8aGWH1VL3eoJxoao9V3OOtWz8qF6SSS9GmBqQon3dxXZ8
9GxWwp8to6tNfnnFLkTXUickpKif8gFlfPr61EpvpdwYxW3aCaXwgTrar6A73sKYbFu9JD6tBc/+
FudmHbW9HqWCizXrkBOoKu90hsmxl4ybKb/6SZ56mhB4gKVyzsF9p8qvOLBDhjViz+ptjjOMN6jc
HmEPS/62PaKsnBqJZ8oISq2NqDbTioEhcL0ts69alqcV+0jqtERoQLA+7w5WGsyDZewylRpsabJm
y17dGBH6ut10rZGpJZb1/IdjxCHANpcXsZyeu5JLe2MDVApRa7NcMRBinKjFwKpbQFgCRZ+n5f07
z2Uhikhsi0PxA9zqlITKaz6a0SXgd6E+f29OzsKem76/+GfzfI+uqhzvdMPd7+CfnBwFw7irh6Rk
zonOi5Gm12u1xGttH4HOqDU3nsGG0edtU3mkBJMDQoElSenU9NfvRJymkJM5a5r7KRQYaSRihs/H
gIkXeTRFA/jea0OfSeffzdrSfz/S32Or0Dg6SqR0MNFrj1vBTMISwZETNMLU4zMwaB4tzF9oeGNr
ePaP4pxMnJZJByGdNE6bAEc273/IZkiQGf8Xp+k3YcO4j4cDEUBMNVXOWnRVr4lEypIDX4YbNWyf
Jd4KbdkA4zJ1sqOzTURG+xlST7hozircv62EhgL2Tig9VQdrCCPEG/h8kKaHnYfFohn3Rffct4Fu
ymBrJ43u7c6mUeoeQhk5RBzut/F2A9acIo6bUriIIncNnbzTpbfZ7owUIaDjNQPGyosmnozxEITo
vLEff66XcYEwds+IoVv48/Yf2T4DQpqQmpBczHhYpZ+9+VLPFOId43cHl6CG0Qj4RkYW7T9kSZtA
KxMRD/AhRxgpSSfe+XLbmtdvSDLiadGqCXAtbqcjCx+HhZXE/GawbmXtP0VjZSkr8dmL7JsWYqKd
V+hLZv9/PeOHn27cekGKF38nAS3b2bILxWG/R8Cj7yUCaPxU1tKeROWJC4qvzuBndPyzfQblqPt5
qpbb4uBO5s/A8Ehhwv0lbAdCUYu1KYr8+0jn+Kx5zfHGQsuoVkp+6s0WZWgl5LmjbI+jPavLfE4b
xCuyyRh1oMioirksBcT+hYtMpKaDEiXLYJpli5sdc6mKa4zvv5P3WFbXaw1ET1OGCi/W4eUcq0Z6
gvREnNq19f9xYNoJiNG8p7tt+p/gNuktPA/M4PiuRZqHku2ALlTpdptBBJjEHlRfHd9ux5+Z38TM
/gQ7++CKjlYyeC6wpgNDQhiPCwKQZFIHnBsaSN2jvWixTNZoJCQ1uDg9cMJVDzMO5zD8LsExU/Mj
1jsi8UshxvCzhqrd3CG+sIWrgRsS4APaimQLmBlopamKqQUDShA7e3fWzI9VV7Ws/04IUwafVXXk
ju33ZLfTE9YUpmLFbULvpu5wpO2td5wGr2dDq1+QnOcGFWEH+5FZAcQsG/ERf4tJOanA8EPP+J6e
xsPGvLb2ECmghQFdAI6M89OE1u+tVerDCvwIqK+3wDeYPtvsNwwHhu4GMc/rxwsrrTSgj1oeAcOm
kQIrZBAZxJCTSYoPjxIgI78Fewe43PtIUiY6H+2iTWva0SgICYdE4DOscN614SQ11vgU24r78jVO
dVZJJvfTzneXOeixOUT7XRrDHvu2cvG5AkZXF8rFROFH6Vi733wWy1vGQF8x9VZtp24PCh6BsIzP
taJaKZs5TFBz/qS/hSIznn9TCJlThy/CslCYJkzk6RyoU6GAY+13ZGOIMDL1mFcWNBEUNkjADafd
x9BoPu/yF6diZ4orB4LdH8kn6cXYEzUgD5GDkqL+wpeqql6Nqj4e1yARuYboxKlZcFjQfsTWpruf
Em/kUHPge6+UEii+PD8Vv7XuIITP9f0w4ig45tasNCamh/i3yGWs/7eUtowBw+3PLnC4Zvy+Kj0l
K9yd8JRCYSCrJDgL/lNx/n/og6763QmzujDGPhhcR2GzIizzw9fsCXbv/u3aEmtqWBITQ1zdq/A3
J+wTbzPl4hlgJd/U+7qhPkZ/EVCLFl1GF72lCVbHRvnR4wuJjfkbTlbKd+hNFaIZ6hvwV7K33odz
gn7OtzL4MdMYmEYCPaPgMhK+67HdyOleEEdogo6euIvt5XuoHqQirLoZ1+n2jLy8Lm2r3kHgla3d
8vc/XgQh4Cx154w0ED8a1q68fpAK3GBfSxpuksFxtkUcd3etfTzTMAU0QnSZ8EYaGHaTx5yB5MwB
wdRquVg/6su/a5xQZktwfezDG3cIHClmSSscTaP5oSzprB9mveAS4iIp5eIGE4tkJtyNn8RFcyEL
JedD5f/JDsKPDFZNWShS+9s9giHByL/Re6PQXtrDxCypwA7EbipwQgKWOvi5+tKkgYpO1Yx1DPXY
3am630oC34U5lkCIulxI0Drs00y/0IJVy2B8poonzw9BphwbjBC7GsTkwdkAkOvXYfYxUDXLwixD
pyJfoW6PnMXXN4t9RS8mrrycpyh9KhJcY2CZ/P0heqzItrJKC9z5Bs4jhR1oxZwgpCe0Zd8FQRaM
fXPuWRLScCkEAbKBcDk4nqT2wihXJU2HObXWEq4R9HQH4mJpzdAzOXRtSzRBvmQqZ0uK2K5qorr/
H5caKHgGwoUGd+QnfYU8iX60SfkMrDyMxnfPMy0oTw89crWi/iiwnI5oEUBAICPlMddI7rL9c7s6
GGukzE6Oy1hggIGlQXQ3VQRjCs7DMtg2TTETKPeA+ndomRyVT4XkKE3iBGkOsXMC/L3vGIFhAobT
4PHn6qk/CG2rPw2QFMHT0R1KJrmuKYCW478S8ewIQ2U5mSm0et6LPLzdoGU5zfjrVMz+VuX+dihC
88OTREN12tNaNx3H3OdvpCFkqJ4GOUE+G2rKZ3xnB7VKaAlp8O+DgTQpY4HI6Ed3xLeQOwqAPRZR
oe+GkpGhheqoBJhBM5GfkrV9ft8RcbT1AYFFFIxlj+4wGLp+VXy/kfkns5zjNPxgBEu3ZuugZJrp
vnXmgz7gBC5uuOBcWslRf1jXvideABxQ9RyP5GRfCpwvplggukB3i4Vhm6Qo0awQTQjWpPHyK+Vy
k9aqU4rrZfTJ4L9RFkB6cuZX1AgdqZH8/b0iSKy/jOttVpOkOXfN91k3Ieu8Pb1q7m2S3BHHXYCo
pd4cEQrF2Jp0YJxl1pCuiw8xFm0S+8AR0cmaTHUY01Gksvzy/lMvLAsSBKY36W9GdXE5iAYAFAwg
BMG6x5Wsih12VDc1hjsJqj8oRWKPF4INvHtRKtY/ecEsC5IcCNPjS+96Zt5SVwK8iQvL/ia5frcb
Wd4ait2/gWDJljrRtqO1NCuCULZz23NgdMNVKaJCHOGbq2ob6Dz8Y3ZG/Jmph0HaeP47OrKRynaT
FHD8MOtq4ZMAUQ5IMsEnmPhqqRUfoSnuHC1VwwTzcDfuhOppsIUuOqwPke/X0dLaJ7b5TqGMkQof
VCXEafHjDfwdnEaFN2vgBwo1eTHuk7hdj1d8n5bMosCBSQ74EhemPOejJ5xQPyFHtQcesqXJR+DJ
7aSJ9c9uy7z7vxvffSINRitMYXTrdCnQqaidCb4esbv3U2NLu5tPsJ1XIuiBZK+7uhE+N4uyLjLO
TNqa4PAImYBZR6G0+GF8R9qwIdozlq1VcaDyozqljr3eZ40Sd0pXfIugR9skjSMBVo5KdJ9jMcYr
Atimn+RKW0hI2sBZg+LIiOZVVCVrXiVx0IE/Q93sT549U23iLB4+G+eLNV2lzUAG0Qox4tjvj5bP
0EdkIe52sAIFgD1m8+ZZS5th9BHWfvq5MHspFCx/qg/yrPZweInhEoVEC9QQunoyBRdzmKzljIcD
CinbT1BmbgpnXxiKz8DQFlWAhSCm4n/AblrLl6gQ9Swc+XO1MTVFrGhIPD3UWLLYvIPr+UUbUhZZ
TiG6NxOwERdNtBX15QHtS5yP77iokrFGfQSZjzK/zwL2bpZN6p/qc3Y16gBEy2XTwKPY59/Aohxf
NEoSP0/Yb1q5hCeOfQ2/ZqkfXhWHrl70CjF2C5d1CgotLWjg9vlmfnmby/1wErnpGEwCWOFHK6mb
zsE9Pv8iJ18fv6FTZCk5oWoepd4yk9L9LYzRnCtZ4oRjnyDRVrtLh3eYZs9/aG6iMJs6unoFMYgg
I00DQiDIJAv1EhdcejTr3Tcz6mNhglCpSaHDdLVRiiDg5js2oAuI0/a4QhZh+Yqk2NceGpGmXWrh
lyMPXUEM2ua0wLIf2FZubeQ8BK9iQgPzrUrKS41sXJ7cwH/lVKG0HnhHkdmvaRu8Kq3khQ3Bh+fo
cTtL3mXXa+m0sECQFSfC1fKbqDu04Fik0TE7/5mOV0GjSyudbcippQjL/p9r+Aw6MWfc3ctfnQ5o
MYbZULfOPnkqYh7GX0LedaU6KGxKi41C03DpPRx1NOj9W9Pkj+0Yw/p6pDerA8u41xlqqa+51YAw
xiJFwKWcRsex7CDCE1gJQ4MJ+oR4PIQa+lPU1mWI+a8a64ZW3fuwmIYdu/pUiK92OJCJtxBDxGfu
DKkfBL/dubJygvZpRLBKYkRQWt7A6D1RlWBx/C4WEfbyg6McSgKnlYPNzZ9SNtulDmnvkYGysOVB
c5Bx8q1v1SrngMcoD2IByCaqwgIv2+KL4Xbl0l2NZPGs0kIvdcoUb4O2XuLg7oCvM69iRc0q3zp+
q12w6sTX+hKGmW4dUwKyeO+PIlAAuPvh+a+iBB8jCWiZT35tvbTFfX5uq0lWNv/hIzRlhxFZb8bk
6A/Bz9uNjZJBEMJnu9QwAxI5BfJJ+bwnvl7A3TgBDuu0dCuoIe7QqAEYwRP8nNdQj7xrgokYcjMN
+JdHTPbKG5wO7Z6GZgITi6vkknQh0058uz1nS/pEyY/ejT3aLdTqNxnmuPBSxrj4/Lblqzi1fITQ
l5nIklhA739eNtHvAZfA/n8pOwbFRI/7vrqqsqX62mNitg3CPm3eKElh2VXSs0n+LPNt6zrLDCYA
dtpofiCdcd8f9jiTNqaU+7umpw9agTw+QpCMAGF+fiUglxpN8PE/y6K/441ELDybNzMQgcWUyk68
anGjssAZtvPMTQFe9jWe8huVJULe735PrP0kcrVnK/NEAuqYTrM1Khz9VrJbLbMU8siP+GYZDvWI
81OerCaik/4W7DAS7GNyr6+AuVTkDy6PnJMSPbke1iE+0irEA+aB8XAlA5mnP3TqbGGlzWfp0x3N
QMlHw5vHmV6Bf1YFsta3+5BskhAlVoEoHV5otDprdBt0fQlMLRcuwiEqtgP044dpRmRQgl+TK7YS
gVlqG4lRYJhDw49ejh10M6IhZ8Si7kFm8EAa7EDMvfd3tCkVwUhDgrv2udBbLObNcnteHbu14MDU
+8yBBIzpygIUHb6ErO2rq8Z/Zr2Eprm7143OT+Gu2n5cznNh4wcB2cmt8l0MnJC7Cfb3Hdgv+MwX
0hujT+p3JW8OmExCKeRTbm21d6BYi73J3TydhdFsvxFfdG/Q0/UZ+PVzoSSEukYOGMPCrQVV//+8
Y6LKJAmnEki0e6V0N3WCKHiJ5O9OkaISBOM9gHESDYfCYzzes8xPmRs3sIDN1ljJG0W5RqE8omb/
hbdIhiG3x7XjISkBGA4LkbtmCd3Q+++mUrOmS02Rkb9U86Hr7JDPh52hx0VQuPB/yJx6Jr8JM6pw
40iWBHZNpwEqSVDsJwzu+SWnWnWq6dLArSSbmZgQOTkGtvB3ApEFnocnIwYUOQTGqNnEUfBvn0M2
Yet0xOP7REw+zPBGuM3SG7hwrHwxpvb0wnvLJ3PCjyFLoMqRQio8nUWYvKKTtdi6RcraWbYKMeHr
7tvj3M66Ctvxzto6laxyI9IyNImQbGndwIh76KMrowHVQMGYySj9U1Tg8MRfeUmrNiKEsxX1zVuT
wxIN2oKDBwTAqkUh7Z4hkrW7TaUTStkIT3vq48nyxG+snpJRecllIabnrCyK3xBNIbvU5a3lvLWb
OBDO+QJO868Zkq2O1/GByVyf3/lS0BMJkQ2O/sQ9TSSC52hns6s7NUl87FRCwBY0Cqn1Ljxsgzfh
Sk3h66nxbnIsP45XECy2rzCNFjq9pkYn20rBD/a6R+dmQQKOMWZudkerQFOA39f5mITPKP3tez9z
0bUl/gc/fSGTBQrewY71w/uvRlS2b3ho/cIzsrHkhOWe78Ez9rMlbOMlVsgBJ5ZBd602ptraaTCe
Efty3PYQQp76VlDdtVmLGm9edbD2xP9522BjCbTtjOGtclAY8x7gOteLA9/KU/EFMN1u3UGbqMNx
ItERsQvxbIL+EBM3C16e3aWaBGlgBW9Uq29haXy497kksNsmQye2Zv8wqYnyUD/pl8RroAzsWj2b
YbL013HYrTDJ7KNlmw9ToFs1fgHL0iqGe8jQdsJHDimH2bUHuGV4Kn55CclC6O6C7J2aConOX2OD
z8SvrZQesuPz6FfshPuUD9k+m/wRO5rkFgyzJu1qWrUuo8sK50FAsuuYrZzakJqjcYrJwvURyUif
Rmg2Da+9ixbWwN10+xYdil96k+bBj1/VCyN7o/BsdqxbsQkfkXuUHq9NDG8RG0NuVCX2gx1NMtWb
WB/s72XMrCNojxS8svEy6MHRJwaLXglFOaqS7broLIXFQBVeLkpUxyyC4peAGHS7zzbaHF2not4J
qjeOMbF2liuPdsXcyXcojdG6No5g9fHbVJHMSD6Cbv043OG8HHQf2+OmXRbUash520iGEQ7pBpsU
3E+jt+12spIRRz+NDD/2pg1QiO4POtrxG/6e311GqdAjYBNmo0q0/N7MXU0TLRYDgpLyYOfrvDuZ
0J6hjLXCuvH2IzalMmttK2MayzRSE+tUaqVVjuLdHvbrIbR5DnD3Ys5QjV53+JMqbRMm1xG72AXO
5XAcG6ozuRRuO366E9Id9rcVAaeUAYtOeVjvgS/MNTLHB/o5uLaRZ9Fvw3J4zlPPeh2rv4UncAdm
3UUYR7mGBOj9g33/h2p59bJwdKybwS1MJ2bD4/W2tYAYlE4XhsJ6HEy9SeCbxJiQPIzUhu43Nyu/
Ag7Q6lWbDSRO1xj+D+YgpvE5GWlOXzTIaU3FpvgZPnSqzXT4fz81a/6Tw27FqdWGKGBjY0O2AiZa
PA8OeSYxDyhW1c8GFtDWBijq8kaWraIek4PjfQqR4fqwLSpkoIJjFaalIGA6XZDpfVN4ra/REJAJ
NSjpweT11X7k3WbrAZt3A1qNgsjHqUg6R9mEat7kUX4/AHe3jgsB5jxKA7ueQszLXgEwTPA88oa3
4JuqDevxQMPlH/t6voIBEbKPPgF57WAH+RVN1hKy3AhcKmIYprDEFfk3TpU+ZgO5VU9yYev2Ssvp
4PMxTdCEoCkqDg6QpmDY9Y952zzIlZbDI/J173xTYDAQvoGe4MclLoBA19ys2AIJX5UEDQl2kB7F
qPXS7KFEptt2+d4xAUw0XjJi1jhHSQ32xzRul4sdrB1QP9si/p1MYtp+Acg9d8ifrmCg1W6jSG5W
8zVQwVqpmBKU3vfrbBtXDFrA3sys5qxRiu9HdLw4cC9bFdnRNLbNh/Y/qj/MI0d7hrGO+E4epQ5W
Wk2G+AiWTsEb3HNbL495lfQRFjdtZdLsNF0DFkjHpgkPSq9G5m+QvmfZ6P3yaBcckPcfYLp0Zw/y
I3cIAJNNaTcVtYAk5oESIYYp7W3gEo6LL4J7bxK0Mui4tDAb+qtsDDUeBBU1LU42H6ZVf44XkOGp
y1q5aqx+4FY1AvZKO4q0hYQtFTVqsCx/jC/F2Us8GcI8d3hKdfHwJwOlduyC5si903eILCaz+sIa
IzA2j/UgjtcVqX74etFDrgTBhq+d1zyHulGYNYBICsfqihNWyMVcPqre2wbWrTeexfnmeNYjkBx/
smX9jhvAw4hNKmAyZEL+IVsrnWphq/Y6xLNlOSSoC1UJ5fuHeS2G/6iO8C//5sdepAMAPQjCwrb2
YJl47E9nStylOFknyjynoXG5nl55gJLdLikGXo4QMvMYJ7n6ub1tdEvJeY81Txkmnp22PVEy8X0z
N/uaUnIaWFasQQ017HDYqP8tfu0Qp435GoMKpoxOn/MzE1k8yAh1RiKRhFqf4HhH/zIjseAIlImA
NuK+SbOgct+yHbvaQ3TlBqF9VR56w7i45JmghmLaxhUCxdohRBuHDzNOcnKNyInWNbcrnoYf2XIN
iDea/CDAEMHPLZUA5GBn0CEb7ut3NpSG/VLKzJVsMXNmeMgOQncJJMn4DmbYL/MihX6vSkbme7uH
ylXBwWS29OUCCbqSxSVfRgjTCBDFYINkajPRHZ8+TLmJHV75NvEd1HEItgBlP6kFW6SEdpWB1RPm
CBomE4zRr1W1xGyrQ7dqZmGL0tn8dbrQgIprcVL6irm/2M1Yf+c5F8W4SHjcBZ7n95zH1xdQEXOU
lJ8w8AT6bm2w+/+29W/Yhm4YigqRn8dvXJFGCgEtL1MUWJQIV5p04wmOivuI9S0UbXagTkBKLLb1
xiRDcJH+UZTTor4yZxiI78AjIDwOruyBvaVDdRvsTf6FvxSF+AHUqIkQvHFmuk2lYTBStJeqBvqy
PjFfIn5842FA4I8LafdWLGDPPvgaBLPdoVK4sj7QwqMfrFi1y8xQXEs2LHGHQ8p+8tlbb+A08LEM
7Iluy3Bh+h6ZfuNLI7avMvjbxTCc3aCr7mTBP4jBTFHag7eFI+p7ku5CCuge+WzsRDtXB8IoaQc2
O/8+fN9EFgpg7vIaKVXxzxFRAVYFZypfBYhccqK2Az6uf+rtFquQpL0ilfskNChwZezw1UA1Mf3v
UwKnLLduJLlxRfS6vili0gRHYUmv2zNSAa+g2VLfuMqc/Dhflo1ksl+xG7yUOHThKRFeq5oJmvx+
NdzgTWsETlniu77LUfxKebEX+oYeDsOmIF0Z/9puxRIQcB8aSEKX/DAO3Q8aJh4/2CGEz+MVFcFm
CMWwliClH67EoGTrTO33HKrmKFlfjBD95NxKHoCMazucEpdNyB8N1qsarJmXNM5Othmi6Dc2bqYj
jNBCPuEvJeGrlLws50JNRj50Bn3FXsmsgNaqMuVCMDHce+XeVDC9HtjOwe5sIOUBp2YysgVuOq6G
bYyYb7ZtNP/qzOsJ3t+h3UabBLDczo5eDliyz++aPMvzMoWtJ6/PFoMcMxTHUrIwWLGZ3ySDc9Gc
qkq1Xz4mMiVHH9bDmFlZLzLbtEZnlz/lAxpq5CZQHmPE/q8PTDdZoHgymS3s8MajCDve00XBnLQs
mg1x5KqFVsHIW6fauQP4CeCS6UEQ/xnuIjWVJ7NswG4T5ZIEDFrKn15uzWr9wpe/dvjEMPX8u9LE
+jC9wMMimlqaNRGIthvOEimIxGDqbZ16EESEEda1Kbi1ohkzOXI8Do1fFHKEDPbcKJsvUGHLMeCb
1qC4445J8bXfeQEU35IaQB8nUHrH+NrGySDfUbfs1h8EOP/zU1cTPNrKdvGBHsSjxdZJneI1wa0I
aCF1o3rYY0L+jnJRnnpe9Z2ZC1a+vzJm2XO134MA5Bw1y+h6H6LEfc8TVveLQruVMBLUVACAe2Y9
zjtxxtk+G3kkW+6UF2A3aoqh8AvYf9FKyckG4+6+kiTp/mQ4xYZNQEPuyiIABXMrBiOpDdGhXAVF
UPRxe7mWbdxMHFA1LK74DUswhTq8F3VqTW0d4Sq5w7AA5UnduvN1zHUvpzQbabgekYrCfeVKXSRm
C7JQKz5kV7B2OJhAEePcmPgdry1nw4qym5fTklmnLv3Nv26NP7+KHVt08ZhUH8j1Vx++XVkqyS66
X+wQn4ngj621MZbL9kLdhh4RyMqbqodtDu4ezn3rxuO7cuv7N4qQZxQLvSDyBdzTognni0VbAMab
l71JWrts1cwRjwhI75zE/qMddZFtWndkNvLdBNk0GKjskAWAKG0+0Um5hJVS9lkfrsF4h87IwkQ1
L7+qQNzzY7sxHKLZH8ulUWTCSnugp2K640as7zQ6nU2q62G+Oq1JngT6moRjoWNaunfqOF6Iubw8
h5baQSquq9XHKjuTsJt/eE15CtjqqK211DEYzenm4HdqV8k3PNuCAIvBWJuYmcY8VUWoWP1is/D2
AFiq+URc/0ep6//r8hix6aQMbJ5N9yRogkVp0ss6o1fRX+xebXVoLoBGWM33D1VR3YiOov7u3j1y
Kyru+ttIEf/w7vgnUDdh5LHwfJOFVyTZOtqIKPK3MrRQJbjLeWc0uzXmNEfGSO3/pE0w2Fu4EOoj
AbB6mpVoIYaSp5O4vfY3dU/4b3cA6xbiGmID1XDvKF7NTnaw5G3fB8au6+ngFpiVHBk0Zf4TOi7P
Na18jK3nkO3HhAm0u+XUtF7DN7nbJQkPKIfU5pMtNXZMDp1Q1ajSh7UpE18ojERIad82K/vjibwb
GUIuFDXXnHyiVO2+rVY2a/W0f951IzWk7OEnzItViwPJpawZKUFXonnuEKF5yRmbGbIrP/dU/wO0
NkaDwqRdfhi85zla1Q+oz8oFGk12IBV/b1m6px+Ae4wyfXgo1uEnFXyhDr9s5++zuBBSB9+Zrjgp
CcRr8lyI1nx8LetXaY98CJ3++GAPGszPtv4lJI6Vtuij1VF+9K4d7EN3XZ/eGFb3VSCaHEO4ubNd
K8TpLHshYIGc4skKVYJemcw6qdVlEbmcLy3VX1T6lHXv2evTKweTCUido1f51IgUnBGP+Tsk2aji
+sr+shy/24GbIEy7+cKNHBBai20wT/1ZMSPZjGER3ScdTaEtZjf+8AbPmiTB4hhq8kqCaX8PAiCQ
v7Hdmjbym0249HrGW3PRigT0qjhcjQK/W0Ssf0SE84UUpYE8cuk6Z1uBWemCqPgNf5fhLurxkWe9
d6r/+1g7tWL36wlJU8sCe8uu3XZfryEks6vELgO1+4JUmwK5KY8vVBTq3x2kGjC9QbKJzy4i1qIi
FheOx+Mnl579inzl01CdfSCDZk7H2phRYgb7fk1VDzSZZdlOQwdtuQVLRs00vhmQ5MIRRfjBzujl
x1L0X5zJMCwj3rpqmkx90JHS3eF1J2GVMqnGjfr+++Fhz9rZS+CECs53rldfNR08m+B6Gs2VL8BA
E5gApO9UHgY25TCzW5Nv+bdGfE4Trlgw4/pcWlTD1CWZ4lTpT19fddNSgIKYQToiEWj7qUOijxk/
BAIdq/ruK4pHRloyKcpP07GPnonTJfHpa0ntUoSv2kbgNCVzPzrAiDAKJfPXfa03eMvF0q6kfj1C
HlJ3F4w9DkvaV9GUigdjlfCDANR+0SNwq9Aph1inr7A6dDndDTW70x2qkWPFrz6IIn6a15WPEXcm
rrDuDmAmHAwF0MsPxW+4G+4JxDnWWm/+yeB1q/yl64QD8mIK5Q07yzLk1V6up5LBNQ/wIVsz/6S1
O3L5J9AK4wwG/+/SqIrDVqTajIU7OhOWJNdqxbPKB3xNNZxPjk5KomCxuiG3zJyM4EEqRPjdkEmI
bFuBC9nHfWjKieAXtnqUKEUR2fl2HswWkHAmGo4E8qevm3IWJdxgsE5qdb6fKZD2XZZoiA7azHV4
rkQkOww/btB/qLZbDAzLzYZTRSpgp7aYr65HNsBh4Fy5ih2dWM+neLzA2RUOtaV9Pe4mf7+VQ82/
A5MyDx6vI9U1RwWxdorI0E2wBdXsQMrnZz1ym8KVHQvPGo5gqDjWmwVaqJPqqYCpxTXBf7tPCUXv
bdOAqagPAQFNk5dt+e3MRz8s0yvrqcaejKCSDe3pq4ku2pY8PWWoyc5z8TuOP/9FaKWqVSp1Lk1O
oOmt2PlfXRrl8Mfp2wOpex9BjrbT/6cZ9mZ5tCkk3FMg3uMSkF/Xxn/+H9siChS3jBJ1beznltnq
UG5bJG1V4jDX0R40e9SxeUN/u8QMY5PJa8eBv7bkzp4+AfE6LVN8NXHfk2134xB1qd37Fb3wfKsb
jflZxwZnnkskQ+TvQwhDwO/SnqMkxbHP9SwcgiFG0tAPttWx8cZyTv2abrYfFgRRgDVmjeK0dwwe
woles5GnuBtZl9FcaYy/I8FOFF9xM0jxIhkCATss4QPYrR6635nK2pfGF+UctvXpNj2j1AxhZzzX
zJlzu1wWOp3OG0nMjv0CaTfvN3d6MB98JaLDQFKHaGfLDx07RHlGxyzs0Ilq0ti3VvY/uDuyslQ3
Tcv6FSehjYWdHYcBkp+M8oapwZ+2rlL52G0bTYH+pDKN2QNFFHvpAKzZsLbQAPooMDRtMg73IJeH
K6FjREhRjVtAUadMF5IAF7QoBCeJHrM9uuY4KDFFqBWA7GO4M6w6l7FQMBz/f4SxfZLdh9wBS7AK
R7at1GbjU2TBPn85EP1z6Az/zmfyYsNd3v92srwzqYKxcAkRDdnBP7SXU5d9DdxkRNIfWy68kU79
qkHO//3rO+od3hinq9ZQflvrlUmX+chAYZtqKMz0e6TeSRCtPdyHw9k+j5vpYjRmaALCLsu11YOO
njeqildN8WqfG1/hNCyjc4ipeMC2DQ0KU5lwmo/yyBlSBIUkf4T6i4CVKFt7yb/0sytZoghljQg0
AF/iE43797YB0WzM68kQtGNRXBRaAJjFP4sndjtAD9bDDGPKGw8ejR18Bf38ymnGWAjXn812YUrs
TQdeMt3DTfiYwbUJoooFbsY9ov93S9lw1Auw3It+5Jh8rw0PMRyPTIM05p0y+cCPrzI+hK/ADsDF
qmJY40xhIrEEVqtUQIxASG6wkoUjCzyoXZ/auymWis5v9Gvb/GYk+h7AwKKCZX0oGf40goQuXynP
q6AVjPXHexfU/VSs2oEjDOrZzItnv9tSeO43Qy2WnTimtaW1dB8y52CgK7LN95EjAw4/KOd8ns3C
WJeQS5knqskN6LVShLCdVhIWAjdtPmjCiFMoX4rROJvCPBhJFf9REDIjVIP4WCfNx0Uv7oIMzv7f
a7R+/PcpyecJsJadCLJqLwzDYLR6nBH0cYim+CCCxo5avXv3lnyE55+Xhv8+rEfO5MWPT4uW+3UB
EKH0vtJR+C3KLMlvdNNcNHrsVRgiMcEXx1WP0cao4vvjCSKGFaRk+StO6FA4Wb6qO2JbM8g2A22G
AvcYKqGbAooKgYBDyRUDKTcsP8hRA1BpC0LdusKi1hWHzKljDQGbbaHE6i5nSI2BqayWoJIqKv29
T0iovSt37u7QQIlUQ6v/OeD9zeS4CWzD5Xpe4v+9dhpq86PllvjM9M/414Hg+yGzSyiy6622lyFX
hoX1ESp2CPjJVIlANRkRY1x+aOVb+t4mt7lMH6CpzOetpcVFHxxgxLQ12ry4wkcKtHDc9V1cL4FU
Eu3bYKaLRUusLnEq4qslh+Kb0VpgBS4lkfUUOuI+HhtA93aFXpakegctx9/pKa5LhrT6zBcFiasX
dCrYbh1FqqfggcrGSfNAbY4qpoq+HO4zR8zHwBijoWTiDQiSVbIH5cSAs7iiutHHM1BzY4eKxtDg
qNLpI8GnNOpJBwtRWxq+g8unZmRATJLEL2aTBbPAjDCAAkENuGTUdqcE1ghWJ+Frx//pWARNkXlj
hTYB39VjXXU4nZWl7DcQBSHLpL9DJjsQ+9wDpRYm4/xCvpDP0iDHiMvqCa0EkP6sQPNaDsHDgC9/
A5S+3XBa27ccaWeWwx3NWdUDzl7dXINNy7BlgGX9w5oH0V1ZWTY31fhPM0wV33Z6wHor/Er2rjLS
K2z9nI6Cu4n5xgVOiQdqueldNPL+MQTcj3YIY57bQ8Wpr0Z+oIw/pz6Uaj+JN4Qqu2PXwUSQc2Lh
0DyCReJCtKIehAL1PF1VI5y3eYO2JNfOmPCSSh7dfU+Fz95m834ar9mJJ6FL5MotSojFD3qZYV2Z
RVrfExDBpqsY2Fuxw6/BL4m4T4202mmlliZAN9/NZCB4sW3jcWKNIBTdQPi5Z+KfSVNVdpvaG3S3
Uy/AEiPnCD1b2SmmwRoTvH2M+5sTHoKkRDjHm8y90KA7DVdFR4auBHbEqMEJ2eXgoKgDQDQCCD9G
AY93oIL8xzxKpicEHc1JIGBlVmcmckgzOUF3whh7C7Yi5Wh2646bIdC03/KQb/EpEmNpRDqg7Jzq
hLnXy8Ol2yDfRrbQvlFtbOTAP8ZDx34Lqm4rgWwgZ8eeb5a3Svft5kg/3KY14CODxTVZ1+WdoD/R
VmHHfR29GMcQClAxa0psNDaezlpe4pcY11CiIR0sCWl+CLVqGbyTiDtz8La0ouC86WSKs20F5Jug
OUMcFy571cbUdVME5OfVOxLVdIXF5ApTnn/UfQwaNG7q5R1kjLVLfQzUJRWjGX/IIaJOYfjtUsYE
mn5+blc7Zn9A4sKWgZOsUycCpMrYLI0AiaER3jminTfW3C0F7MLgcHM49zzkyjDgvxW5UZug9A3H
01vxaVdAB/TtqeE6moqwjugllPXGrXXo1RRUoEbr8wpLufaB44+fQPXUNp0HOr3guz8kYgwL2X0z
1utFPxinAy3SgaPROkUBcK2Mx8MBoDQjW55p4o63loOtw5aTWHbykfAAT2dk0518/7jKA71ub2ot
uGJubwscBnxImsgMTgHI7c4cPWasFMYA3PTX5SHEdPHvoTjMrxRqTrmcWIAOAK9QPuC0Jq4AT3I1
keBCgG89FxftaSYI+VXjZIy/6rFD9+5lxoPd8g9Oinwcs+Nfhp0jgP+RxZ2anLOjAfAqZaPO+Y7J
Pjuu/fxTIu6Ll5YHqjcTOkUjaAHFUfnoDJtlPaCeGpmUnyl0oEsLwvzByNFcb5tjSIprhxcGpEuf
0MLou/rEEPbHzUqijBGRhaxSgQXWhk64BqTIgiZNbVmGF4no5xEV+oFQXm3GOBLWLwm6K348rTcG
S90gaKlsD8X08iOOzgVxzHc5iH6U8GVBy6DC2Ug8N2iZpKlg+Ch3fn1QFDE2uQxRfmRFvXJF3V5g
d5xacv9XQoM7WPW/CZMxd67+oueZjYvKOx0CLvGFFL4lMOogflnp2RT+G0iJin/Et70cNoAYgw1G
5jdTzbTcUurvBOLbucQL2ODM5lnk6WkHgYIBk+fg6Ir12VYbP2iG0SOnTYonAM6xlD5RDz3cltcQ
BiahVZrGbi1HLAEwYK15k292BtaKduVGJGgXAO+XKPQwWXv6OQAt3D3O+Kr2Rl7ZZGeu6NdD3Pos
Sn0MSD33uQP9I0+sjCsUEThP9jnqwF4Eh7AHVrNvf62oRUThVdPZnFeCW6xr9pzgws7ZZSmhhwgG
mjPcG8kt7mfVVCJufxR8crmb+GHUj5Uysbpaa0Gh94qGpYk/VNsb5g+81/jhue5sFXFFmsWF0JMx
FYyah71ykEtrzOWYSJRR7s9kUxH/NsAd5+EM6rRencgJFkyXeeGJHvCFTGDCacIw2Tdel6qUuq1p
LyvHZfoHUzjWM4K9mWuWC3kdy7F4Ws0HgxK/E630l7ltWAveofyEtzCVFQuVRPzxkCloOOaHQVkX
eKSa3BG+0GUo5+M1XF58gncEZBhENSAtC+03k8Alms7Md/qxW47jPf0sli3k2opIC1HYxlxJDm+q
Ixi+HTpu/EToqui0mQywdBjtcNV1gRykcg9OKrwXsGo1EeXIKrPSHuUR7RAkiTGI9vBKpO5oYP42
aQHruPVtd25smb1Dg2VmDQAQRiETUhRWEGZZ2BeUZAb9EXj3/kRY6IjFL9haScYt5aVNVXtPpu0u
RYuWamsELcn9GcDq6+aOilKzOuwWH45cVE+2vboXMljMxwf5k7UNNeawC2WIssSGg7ZhTk/N6lR9
sKBlqLBmTLlTS7iXqz6yZg67zVFCNrOTxun1/8DkWJE3JTjUjN02Is+BTgOFpCqjtg2l5fDX6SM1
SqkvUHddU67u6PjwBaUaJbQdVcM1t5KAXlg47JYn3R69NlSPvVAug02FvYW+G01Q/Kr0t2GKtMec
GXfroQ6kzbJo8oCLCfKZXW8wkvQX+Ks8mYHmomkl6PFXH87h3EEQfJI4F0CvIS3l99JF3f7ij7i4
eVemEUtWtF7OKi/yrhtHD9V+6alsiNpQln94/U29nz8QWtoWRQYO8AsiQU1aOX7znNaGsU3dQt3X
Edjhi4UQZmWy1eYpkhKi/rMW9/5XEYB/WCa2YlQWsjKDezQVAFeLSfju5+Hfm4kKQE5NJLM0gqEv
nN0BcpMlw9sPof/ba1j80AnqqYrtZr9Sp0fKzQKFhU6/kjGGrSMaereh3agaKHT9e7yjHteduNeM
o/3Ep5Y+IgP8ZPQs7RqCAfAYD1dnKUmZtqcTqluSbavnxRXAjx+0ywsaieXuhEHPFkY9A324EqP5
dWmqAOAkQ0BIqlMYOFtpVfm9VwqVms2PbpJTPZJsLpQPiI329B2uoHbZTsYSXvmMVRpsZYFGggfx
yE4r2NOTmvQBDV2h2+j9uF29wDFcdNzR/W0HNwAnKuyHre6rH9cTNYMnY4MUcjh2Rttcbtla64AU
DG/+GvcvVcTjUEakJL04SPMTPdHfAJPdh7YT+ZplHWs/z7M1NTyCGeiEzL7qdmUx1IrwjJGkDhA/
wksGiJOT0FQ0C7pqV8qS+3p91w4C3G0/7GwqjCGysQX3nJeH2CQ/f4+QUVJpA3SXOk0JUvQE4tJI
lUPZTJLIfQy8rEGXGLRNPs7i7GHsLI6uDZ/qLIHgtlm2+YHTROvnIBUhdjClA09VfBFgG1/gFZyQ
9nrkn9m0Gita0wzxuoXpMETPAcEstcM41Uo+JSnsr2dB4Zlr/M1EqxsElj1P9+kRqmCgSjplCYjk
9in17F5sDuFucTxLGwPW9xUNQcaGbzRvZyjM98qRGTWMzbzwH1eCBooE/gDhyJ9RnFASqHhdroim
vI0aJeuVKfbPWtzUrdQAMlFRAd8hsh14jxFOD27wa8Bt3kJhr6wa5fGOduRCkVBdfPNWigCMW/AR
0QTm+abVF9ekuFO3IAQoxz1DEkbHrmDPHudYhskZXLsa11YdB7ket63pF1dkZlXZk7ISO0G0uipx
/Gu01xALHmsHRLqlGnSBvRd+QaO1AH0ZpA6NKCvt+fG1iSkUuvieiGtqPDv3eET8CXiTkn5NmTCK
7JH0s6+N2cl4CS6A7OnmrNNgFlMUuurgJmdduLn8wCVtpQeg8muT6tIolI0/IojX7z5nM58HSIal
N8mzFjbwsedV1qaP9f4wbPy5kXoHXVcSN2X/HZIbPwWIDs6hHsBMZRANtID1BOgury8KKflTFTH9
wgMLRJNfhUWF9npMGaoN8M6oWSVWs73eBdJuat3iFUHk1vPUNeQ8EDyZ6FSVLV+FhZTdV9b/SWYF
nN7G6aYb5w16MG2o0iRNgUXMV/TiXjTtCYHzzaB7I72AinLdGMlu/1wE4orP6+L5SKzX4ziu2Y5s
qNnlY/LaxK01tBj7ihtxWexK/wHjkssVsQIFWe+83700l0ssyrmKicXacVreAUwNGTATkVC0GX32
KDc5ZTONaRP7CN04zRqcveNwG6K9l/8vIxCx9JIaxk+ZMsWgGMSm6mpMCOHrVoHI2Gz8Pgoo5gey
w3+2BRsIA3nU6/F18d884y21joPVTwMk+MAJ3Y3iK8PP4AUll7d33LVuqJPA2sqKfDKKIhz1pnkY
uBTnSKzzKVnEeusNuMpaSDsuFKYFKo8JJl6UWsNJv5Gw/1FGm8PhnTxjcfJb9o18UFzmkx7yVyUH
pZhGHPPwa59THNQmLZblUjM1yD3/YbpI5nFG+7yf9AeLDaVgUTey4oflFfhMtrZTAbca7FXW/tV8
uQbYv4fN4nSWydkAAOSNShfERISDqRh/eIoi8zUqmUyeOa351w93jRGsQJVpYzF0z1zm8yik5Ep6
JZEgr1SXOypjYdBt4XuarTf8Czq87h8Gn8F9BZszD4qLRLCy2CnU0qyZ/UYhLbW+O3HtZ3CPDM/9
Vm6i2XvVVsmRVHzQ0zp/M5j0N6x0fBsP+2AMKRP2Ai5K39P6nY1nTSm789TzYcDIsVo+OTKsq8w7
9zABmLuCY3/TAPT6JxAGwl4i/JwYY6ehWoHl5QI+LlYqAr6wqz3kNx2k1MTzpfNdOd5x/e3gL0Kz
91HbFg9VnJVs0NG3wDyPHSi8iDPqHvzZNjpsLZcasoCWtkB4MRAzD3J/SgClWpUx/WJDQ/Ke/j26
J1ti7Nmy8AVsvjwsHkX8UzujqHaQ8sv1UdRcdPzpK3Bzn6ooIevCjGuYACs7SvI9nLtSZjnQdmLC
TkAhCJp3igIfNVh+ImtOWG5cGTeVK94gD3xDixVsRd313Ehi+35EFnZtlFxTKSuBe/I2FsAg5WhF
D4KgFqvjn4j9EAWiHy2uuMZ0FaMlE5d1jWqk15uwa7GQ7feh93XwfaVbkqZLrlRswgI0iSOqHeRI
1q3c+YP+UB90oete12lceSKyY8ZYmwk7bdRFkc5Ma4SPPrHJ4BQY/rI3XYHN+Glodx5k35hDV1YK
trf3ggLNMghsBFBDrPbyFnwW7UDW6+iW5hmLbagsD4e+0Er0IwxBZ5xCdlFkWmXJr/VmAswvPAg6
Bifrix2xw+JE9SMbsOq2GnaUpL+Nzyal6NWDjYzB4qYk1DMJCTD5FPvuOjO3Js5JMPlDlKbn2PRP
1jydZqT7+3v3RoqClDeWcycoJW2D4SmeUGUC6e4PwwkVbIl+0HyZJbgz12NYEiQdkGhlUoyfxJIw
DfrlbFzy39/Hb4GFrj5O2Om+orLdE7wyIG9gW4HG7B43h84rCXYsPvQe/X0+c+LiDXq2z0aQOa2p
Avfrnjm3s7Z7ga8UH/iYlsygS79Lc7AED+7jhEo1YmwLMRHwoXxx/6iETCGEDGJzcXJq1019h9gu
idHBKy7rudXKgvNWEmOpc6MslHkc8UTpxW5Usw66PoJaISAdmFCRtfgiwtAMNoDScwTRwH/pdX0N
407D3RR9fPyL6E38JuJplk6J8Dwx8DmCSD1C+UjrS9QMrcsOkmHIv3yMMjGr67mAjRJEgP7FkVkl
i07BMfZRX5q24BipoQnrc5vxr6xwIcycI5MWAS7zxkTjGBIj3hD+9MahnJnDftVYN0GYe/A7r6/v
5VoQHS+wLKTpzwG8NATArix9KGapCjZU3jD1BMAOZQOyscKlEDcj0QEdlL5t7o7pnJDUjW8QskOc
VFBzq8IX04Iwm/r4gRCnKti5Jej6jFxyOemU3URN7etuJQAVEPZMDZw6gOhU66HMPRtwfje8oxd0
5tZvFd/Bpi6YBXc2DPOwAzKw3ubWXHY2WeCGLCWsyNN5BbTwiwFGaUtaGD0NXwMUjUjAJ1x6VqIp
I+ezD/9wY/Um7SkP0Vr04QK4tyjm/PjzcptNMlsbD7xsUv4eJDapfIZ8h+b3+qqiq2MVcNeFaQyl
aKG5GPmLtq69WBm64dvzRT41X9lq22lHifFCLRnoY0Hkze2iVzHxhg/yWpfvIQ/vCzJ7KVAagig8
pf4BMXYrwr67Tii6C92Rb2+anJcGTMuKV9VPblnOyLg5D7gvv+FGpnR0BKI5XPvHcFyZsRtMJpEw
H7dOCggFXbUxpdhsIQGdYy/crxEmCgKXw1hkOEjZeM3SEwsPNewS1S7k+oJQT9w/MbZLUy9kfRi8
oWs0oeKip8V2/pU8fvzfsU/SbWkkTdulx40j7ZCJEalnK6aUehWf2jiRdjTGc27EgfJaSq+ypXaO
+9MqUpNMoUVSTSz9o6piViZz+EXrr8J02+INxJ6jEE/blPFjlhyHui8iPu29vUjBooqSHwjIk3R2
CsGBZHI/Ykn1PWiUn39EhyTCcvUKESz4Dt8elVJAc2tpZBS52AmktFRUGnqsLWOGwEHX/WyuHnHv
JZJd/5le/JY0n2SBXptwAJzw+o25UFHmAt/97DDTl77JYVL9Sd2Qof2f7wFUkn50NyLx7lUVdLvD
TljJ/s8z3wM3vjHUXL97ltVFr66qurRyr8FHg3sgsZct1wvb0xEFGZBmoRh46WbkX53SpnjzlSEh
Z/ndDPD+di3+lcf3JKmSE/G5+4WUdQRt4uDuVYJfkbAgp+OLUtSSCyGml6G8YrvVD82qBn9feROW
WpKmHaoLVqGZS04kyovw62RJZlbBhH9J+aWC8lFCUE11hm2SRW9CEXSQ2uepquk3gmfeE00/QLME
slQnHR3bbbl3+W+uyx6oxdtjPbu1laxU/H5BdG9XaYlCjRmhD0JwmxUsXXlHutlObiDLv04OVn+h
NkNwQ7mhuFV2Qf8AL+9HSmszOPmLpUdLoXg9rJFsEpJMWTUFJZIV2Ax4SQE+k7p7fsOFlSU0tqPI
J1yARIhksGEmB057sq6Kmp5K/2cZcB7y4PzoZkl09W8BG36kG/R6iuLlxEGxTV5PH13IpbulFyTV
HCwBG3fhIBmFpiv8xluVOKGWwFvXToA++KhCq6S4Zhbmxp3/s/jwX4mNpqDNeStI7q2Ae/I99R4H
zlF40uCvuE1Id/ajungt1G2Lpqg88KEnzmXXjz8JPZUweOlOaS8LhJA/C1Z8CtGxLZbN3ufU+igP
4rG/4/bOnVYbZK0K++lxiB0DfFrN/wb4FkwGsKLoQWvt+a/qET/fim7q1SFdeKZQwXD0gsYLpnPB
0Xar9gwFAPAXiaP8vX9RA4ue5NEOn1oJdS1hRmHC8KdbsJJbscMNEKCJh98S0LTEHn5wCBx3ZwYc
fKAZaqCf9B+iPT/Ku8JhfOKjWFH1kia2soBV60glIrNEXAREAgUuS06aPSzEjWkJx9O+ns/FAUDf
oJNIPjgAdAGqFeByxHw0FvTA+4rZoibj73yHLF0009cYD0fzprdC8TUx2YSvhNlerI/8j5LyM1Oe
VCS/pzAs/0FxwOMOGx3RCSZNzBZgL+GOHrayAwMAoc3k+1lqL57rr34ioxUlo5lUuGWH9bMcVPNT
vm+8JaneGyFJYiyUKRkJKwIrEeeMBHm2OVgQYitj58e2zNquKGPy30J9e0eHEz3LNFjR4ELovim9
xA/r6uVWDNHtn5KQvYSqzaa6Kjl/2hN2nZ6qOWpZ9OxKw8P2AcEkfoe5UmNZnhhaIVcqEtr0B2E7
e/eE7IPQLM99e4PhK7wd7eA4tdrACT4B9Dr/QtqFBdkXl9K3EM9jcDfEYEDljUAmgTVYwlDDQ31t
ueJylp3kqerluXQLM7MxitqooSQEv79qiU0Zbn9Mt2ZIZAF07VuOAEFYwSOSosqdexbC3mFpEWG3
dIa1AHz90zEb6kFAePCSfiKpoUvzCgrnzCH8MuK04J1pEusru2/f/TZOTARXaAaefNP8ZSM+Dffa
klc8v12zHkMJOPjAmlNhZwc5pcR4ZDPBN5DmHuMpKNkbda6NEkWi73Ko0QXrk6ngE2UWnvujVjPV
/Trq8ijXt9h/vsH5HS8GHoRxCN2YCpU1x+dOjIahFFO6wM7xJhjMhgZvARo30P0BDvVNIFOJyplT
Yk8cl3UzzMKLIXbTlNSiVbD7M5wXputUmG/kJAoZDMxe/IZvL+ThfGJefhk3FccXqlrWOl011q0D
idXmj8TARiJvwUkwIZbzb3uM3DvCYANSvJNF9e2heRZIsCBVYZd7VqMMEnKRPLddBUwa6lsQiafx
31jc0g3imA575AtF+Gx5jt8opNT9ObpxURXHQzITOge0uQ0PjmRbZ8Dm5LNSY4qBkmeEkZR9+Tln
wCOv4PfdbQlKaA8OncngWj+wSghbUA6fHovPpjsSZ4/4oEBiBFfclg6HjDLyJtCo/IpBHA4qkOn6
sRTqng93k4UVp201Lbb190a0mAFcyenyy1URrLjZ0bTC6GQmvZRCc44W4Qj6RFAkY3672EIO4kRf
oIsx68/AwlDhKwQt2BulOBPCxbIf0ETUqLpFTleWAbRSnpFbjMEHqpEuhBlToJUfZgKc3QH0hqa8
G+hjiqn3wr11CRmlVVtarzVQPVMEL0vMkWVDQV4jBneKjsHxdqtupZNV6GQlcRKlHHOjn2uI8lw4
LDiEKF5y9tOrNAeZ4qA4pn1i4egcPVXOsfPidwtWmLJzK2YKcM12DS5Xuicdf5PKYKvUg5OSITHt
lQjNshkfWrdnMGDlr8Fgyo6Ctz/cnNzWEKQgzoGOxA9SMjOq43nxnyO+82zQivUW+wF4vGx+flBF
yuDK2M77K5wSAo7PS6YOBa22YzmNkR0KrupCSYkaAY9JFg3lJsSludwkks/2+4F9flOcKqKKgYVw
YTdVW1juV/K0TuULQmYO79mlyw2flXsEHuJKK6wC4/F0yp6MvTrEMufrF1+pkCvrqNZzJ+Q8yzpR
DfhNoyPjjDwsULifed3Cv8unIPqGgiog3rWOu7QZpc714R2MfFhYru02lhRcS5JMi3JsyMMvhb2Q
Scv52wTlVbScCIj/oEp0boNm6RTHlbSLhl1lhUP6IZCBQ/X+F29L7x5aOVJDioWivEJj5pJJoc5+
RTAa4ESaEqJPn5mC/+m1V4jC4Zpe3sR5aQivTichr3urnHf72+qoXadXaGAwWRw2T1Jz1vM52Jq4
NZI0KnRWBD57rwI2A8Q18uXDxh1jDb6V8tBaCGU3ze5nbAtLTSEuVdqz8AAJNlE/sYR5RybjMD/i
exHN/FjPBSs4HyQonYpGK7mdEk3W5y9bmoyaRClEjrPVMHAbUBOE/dIMkXGVxCgahOvhzdDNRIaW
WVPCAsIuv09gou2dy2g0ojGwrHP6BScjt8iwwgSo4d4+fY/lMdnFWwvP1p1bTz7uZ2UwuaFOGSlZ
7vyu/qDuIZjsAYcFeyRkJJlBj0qMbG+lu/q3pRqnBzaM95GAsnLFdDBu2F64PqPYoOynhyBaKEQ4
4hsKGIbtntjCqn+JTCXIsUV9mjIb4055El+fe1d0Tw6/0QiRUzoHRwFBO2YABKv7ePStlZzT+ClE
PBMQLcjTKV3fVT4ATqOGDWljOs77n9RKGQwXgGy39FCgGYY4EkPoJLgXf9VT5Cc/5iT09rYaectJ
mywjiXtOFzGQJI4I7R2uxgFVHGafrjbvo6DG4JRUWT+aBQ4VJmbDLhXGYXA2JTMR7YdqDaVN1Wp6
S0ajd88KutDNhSwa3sVjkGcFamj47DVwFU0wy9i01KJYsdMr2M+LPfBlMjCsYG+FW2Ifv2kFWN5G
6lhfOM/1h8/oLMCIF9SbDVTlXZLidtW+n1YqZxBDlhG2wGixqCw1DnC/S2hNeyZFbnjzd5zTEuPR
U9Ynwq1GP9HWk8K/yJPyFUpCu+c2L6MoIktoSU/8LsEDKfdO7AKP+cS3lVh3Zv/1R6UkMMVIMPVp
vSwvwawWzI2CCfq1HQmJHmvaJM7RULsNabmhzSBMmETUE1tdgFdnOlnqIlm1qYBkLlc8R79mpum+
CEJaUXbhg2diTvTxXVrLhFzamnJB/yvVU/JQ60jGC0hkdAoPflGp1DSvw71Zj2GfRY6mv648VdiD
groQT++XuIPrBQ1p+z9N2cq9EnnUXNHHqdlymAdrai7UZ6P9ZJXwAcTociB+rdRuViQrwj0O8gCd
rdfmokzLqrX0j1RTxFs0L841XxhkswqAmqyPfubxDfvN4xmrU71QOJ9tu2OCx4K1vxciwB/OYwls
Jhbp19iVrdj5Sv5gfAxLa5sLkeyCgQyE5BQmvMmVfw7V7zDV5kCDvAqPU9SLS5dRZlEd5U1DuojF
B23OaEyI1AFAwzSclOq6dwO/GQAvtOGnZNjkrPrHUnu1WiTr9s44mFM8+XQm0mUGMZCtfCRrDKVG
B/asxVfQI9EsllppDIe01JF7BfzU4YTOeWYNNnwasRlmaD/RrN+lvlAbeg1+0Sv+dc1R2XHHLJHZ
tjs39jpRGZxGLbVyDcHyZ+uJFro6cxIY1bdP/GFhxUTFccXs7vOHWEFx5Gvafmxxv5Eo/nbSPuco
qCKrPbCIqD2Xw4FaUyR6+cQL0gbw7cWmWoZUAJTOyW1eY7PBX5RPkjy7Qejcw+HkWXvA6eUjtopD
Lv+cefZmtY9GhSacqsX0iiunS9wDlo2eKhlfjPooRvsYj+M/r0TcGdNp/FQYh8T+e3IPS5D7Hhhc
QHleztKHqDKbvFCr+1d4X4TAdKZrV/URJan4eo33a09W5p9n8ddSyOUkZMm14qcCM/KHBpDneDmD
01aCOMeI+sVEb78s8a1ANzRD4Kh/nzVJEF62PEAGlEY1oRCGPGPmH0ns0YL7Jt/PRzk0PchiB/qh
KoqcI1ywEvPr/nmWTO/bnCEE0nbSH6sNhHaGiMEIH23xVj/gC+la6TrOrk0lyq5KwmaPIyLqDBpY
6FkbDky7sGv60t5eokh3CIh4Y9yq4TAJ+B1wqx7OdEGr28gWS5hZ6y8zkSTeNTrnSm5ZNpX208k4
qK0hj4sO0NeaqyMj054d7j6Gsrx7KFmnytCCe95QJgQ8nKbSi3jwMt7bJpwU1wPNv8BC/WsAy1kl
Lb1wbiYOg2NXSzy9Zcj381QKxaKqLYfWnAKix6ksleEZ5xYbt/f/sEW4xiRrXEMkUNZre+2KrmFS
1HcbUXya6ZCyV1wqnox8bruyBkWdzxCqPWVSZIPRK26I3XQ1fxuYKyOXI8WNVtmdyHq8AD1NBc92
UudrSQx8B5NNyxynx9C/oDKtjFZxM0RY9S1EXyTvxlVStNCJ6fYwzevRQy0vm9jye4+ml/S8Znea
FXfK/wTicDZAETZ5id1aZE1+ttY2BaaXjzS2rXXyzxNtgVnqxAZOn6qeTBWxIUGJDzDs325LzGBE
EhgkbgE9QQxScFdljZJekYEQ5RSHfBF8Jw2IDdkQo4f+edEPY7AJImTclY7LW9oYq/Na3WSeAgCF
LohRkrbCjwIy7o50gjXOLP465u7nAQlW6F86gardOxU2WprUY5Vmz+EO+bImsnJtZ8Dy+wU5xYEM
wrJlcfYFZFhHNhUo11i2oNaXn6LW/C2DzTADtghT/k9R3yB1uk/H+FoZuggBGex9QwHngdXqNuAy
UcwcphTP424vRxJ47UvnsM0w01yNKNYy3peMyD94FLG80N6p1sat24SEk9XXq+Ijwn7WQ6R9pr1M
RqROmGTjhdJGLWubAJ0cc+X4LshElknwGQcpC904GMWR0POtqwvRGzk6LpSUS85NDumZSSunQgUn
rjdHKeKjuO8Cq56+Yyu0DLQo5qItPpyk9Ttr8mI1Ezbwxb2kKyXASjyDFg9VGQPm6cUfieRO59QP
QayYgQJnWw2ByWZsfVDjcQMyadTQW9q0rl9YFfhDsP87u3zYgUImwkaw6W4aN9b61otEloV1NrK9
pm00aGWnZ4KTr7f3tIALpbDBs9sWtebmu9377+OE6abx4W5mjACKIrDzveLkZBzmn6irzIfQRBMu
d+RwqygyCdmOQhSq7XnlpicrnRPpHt2lAiH1wan1msdyE+sn+1nkuiIFSjDXQ5PBEbdhwrr8V3qP
WnwKJEfM0lnsMiOMj1uXLSO5/xrLk2BbL5E0vcanKR0qbeihiFrc7xSfh2WFdEqOPgy30xWl3Z4Y
5n21W+vCJL8b076H5LHNxRb47uFXxFtZCJto8HEzM70KfRNr7dKr42XZxDlmucoluCliya+e860N
+8ZjpIhPzNdU6t405K0Edl7/OY0UmFVbFcsLOCIdW6jmSuK/O++Vg64ZtVqQyOeCpr9aNPvjpCYY
d6kInQV9Y0V2lWzvkX+u01bU+v9SvM/o13Q2h12RO6zY8xluisEhbzvwX2ktk2E+XS2n3Q6yw2Ri
mpEBPjk8mkDlu2V/KGW7s4XaaFjx1xMX+zCdC4f+eOyCi06zDhSbXn1n+nNNknhPVNPCmALGlSSt
39yY3CofKpw1Gdo7Amfnd5OLv2VUe0PxWeCboZao7qtZ2USzCO9oEcW2/uckhDhzaSQPqOZYClBL
v6PVVb1XwmLYcozp31oMUUJE7fI74qtdbAvWCNMCDxgcXderbVYZ4Yxvc/SMvAKPm/pDUpg9f3q5
4Kr7sgN3H03atVJEbw160GWDlzyFol06QOJ8Y8iARo1giXhpAV4+gJqhG/PEw+vm2D63KKxaecnA
y8uc97ukujJpMs1EbcrExI6K6pPhppd1CugET4b6goA5+yST0LkZLpEZBIY1WnmRNF70/JGC/ZX3
kV61zUuWWAjee59ISJ1TahVPflBTqal5szVDJB3rKO5i9SF8VpBYAlDcNlXRu0ztuusMatW1axU7
WqORF+i1rzv23c/4NCIYXqwgfVdOMcBPXWWmRyik7igQJejcikc06CnueYkXM7I+eaw1Js6UU/WW
OSUa4nfD5Xb9+qYTu1rr7EdBbMzQ7/tFbzDzajwGYhY97tFB7mDA0Sr/lvmiy7MK9R4wRoCCZxiX
YqpFop/TTivKU6M1ufDG3eDl9d4HrNpDlvqVvqN6vSudbDOzwSqBuinBwKo1XnZkKWmGoRnsEtPN
hsqH8WxBC68A+AQYVMFPOs2sJtyUH4qK9fiOq0l7ofxNVVyggwXA8IG1io3399Niwzq+dJ16KEUi
pvqQpQU+8/NY3r3DwFj4pUeeXFxfJhV3+9KxJJjFPcMO2CyvH7cTuqgOYk35ww9d+Xqe66//OKcN
lXwEShHfGsvtrSqLs9R2Wh9rEwINKRrabDGonO3ltw8z9Qu0Qv1hDC68+Rb836uJ2jtwRUG3SKcQ
OVV8kIORst/2pua5yO3G/X7FdXTbM/hYFwDQG2sIP3OSB5Mh9iTg7nkF3N+XYx15G9ptCkTo+2JK
nPmQUlxvvo1ycABkWyS5c0q7Mu/pl/am26SrtFD0vKpWwXEOF4sjq/v07HGV3Vx258O66pFrIUPV
TR4U/+s/IvXwgx8ly2IZyJISh+BN9mTCQe4BVTNzn91j1UvRM6L4eof2r2tc3D2Iy/FJaKQYunNa
Vz74VZYGijeZ3ziRC2QV6yeXE6KaQRqVMSeoO8uONHQMzsvhY8w75fQdHgp54uYmrZbiECuzqqxr
aUycpazJJyGNcd/rjtUuFXob1yVzs/ZQvbBQo6vBK7if8NQyjsDdo1X2YnJxfl0KsHpvQeb5zjYy
MGcKFt9qTN+pc1aBMCoesipqZFSGcf5yM6L4FlVfOwWO9eMt/uzUZojX4hA5bDb6wvoAwd/RMSv6
erolGvjIko8zm6wNJrZ5fqHDOETWZ0lKkNEsMoLjBLb0vTJLoNy+WT21lnEtUtk97l6usCnGWaGU
A8JON7Laj8AHwX3hpsiM65GOb7r+/e52zsoMb7MyG6OhVJGPO7IIcjSeZ5WjdT73oB3vB5h0OhIx
wPuCMCckDt+5wkpZd+mdGw0+P9xc9FHZJepfsWVkiIXEgJN8JJRDY/euDGLnKP9xDen0KJ4KK/6p
RTaw1xAK3YH282yr5hmsiL1bz3ugk0haxXkg7rWS9kbCuNm2Uzl2QjwO/U7N5tJLBIcKuj/ykvvi
o5+tnmTL0y2MDR8u+JigW6S3cWEIItScNZof7FW3/EuM5P6gsFg9ogUHBFvyOm82WsiHwr0ug3H2
PBn57PSAGo7bEYvlAHwq5ryH8s9NeMgmI3Hj0zxANcQRP+pvaD2AXM4WUtXIErrpwpZCqOEhmfDT
A12E6AISijYj0JoGeONay5kcT7i20/dGBP4b3ou/yMOBYoJzGnzJxwFYOMGt8obGP+zoYwH3Pxxt
JrToJJiR74N2hNenWAkOKJgEK2FOVseAdWNKwAuK4CWsYXB/9r3xr+G/ZBl6+jzRh+iBlqZlY2ZP
P7dri28rOfXWXYPX+oTsAKzDJ+bNjUFu2NNQqfC0+mtSRj7kR0uiK0rj2UKJY3lx1oO95Fs1w555
hliCAYCwvkLCRiRNR7WWebO1VdASWe5zG4/gcgN0GWeuDj2HL5vBmUtLuHit21SSOrdOH6rXAGHc
fxd7suhdAGnS31MQ9xHR6bfqZXrc7L2vYJHkyTBLxpqng9UUFbKVasrgMfcT2bzgjk7jD10PKuT5
XULrovBUZjWSSy5XO2i1VL5r5poyKq/Nru/NBsTn1fVOp+kd+ZSHc3qzpkkIutRtJVmxdLGqZy1F
/lC+0EezwDfI5QARohN2zOFQDNSimPTctSJZxgPO/mTKTL/7RDAZLdD/yJ9VD0dXHILgxkTmtLcL
BHzWLqtZ4fiZ20P05uh9aJklZbIOTnp9IKDL50dHpC7yEBsYZl/NqznaZcDCZNusy8oGK5Ma4DgQ
u0awlGgc8oaGIrUlbI66lNckNUJWgy2QGnOf4ktnWQLexLyWdJDJRGJhftTl66AYWi4mLiAGBEL7
qepgt87Pb6zrR3JyLYTfMlpnanHcWJhXmRx32gEJcPfZpsZy+ABbGL/uL9okXJghJkKm9H9svNlx
4dLiaW4P4HylDwSF2LFVQkWfQiFnapGFNSg4WCljd8XLzbHDOnDO4vU8XdKfWCmi56C1FQSZ8YZz
30IwJCx7DOEJtNXPBlGAGZS1WccG5Cfw4Ykznf/Ix0MtoDFn1xZom8FpCJar9aoHE1Ve6ZOo1tY3
PfAVAx+bpl1RsAPC0FjjO4x36oOqFz1/RCEpnlcVW2rbY3SKMBfrGOQ7wo4TEWqDiW0K/7fI6Boh
LWDn7j47Rv8m7r+p/cXjYHlfBFt4G3eiJ+hBqh4Z8048Xi/OqRL9kzX/IroKXPyuHZcimj9jfw+H
kV53XgdFRTrrrUHAMV/7KPE5fRHe+zZEXM5fItzpLRphDHYd/kyf3jnPN40Z8g13aMi2SkzaC6gs
LcNnz8rYMpnY9dC2mDaWY9riSAiNu3a4OtF7vH4Ta6rCjxWkQuFH+MWv7z3Fensqlly3YXf1ff6f
qn36EKnen6BZQ1QpEjl7sEeQuiKjz2N1hbCIEEjEgTfsFuHLdgvRyie/+cK+uutKUQVgywd69htN
ckiYdQoqrmCNCh19wfMizG0aQUCGbnS2hnk1ytmYpIBmtDrecfkpTOLMNE1IpVGXMJqey0O0xF7k
hgBo6xKn6EWd5/BwFBbxGT4fABzBXJFG+vaa2qFDDti2hzSeFr7nCho8fj+Bs44lWJp01ull63HU
J0P0yos2x+p9DpHVGVd1CAP12J1Lc/CeQCwJmOf2TKSreR+cRkbpimh5+/849P12ZlN1DTxRj2W3
CJpzH0j6BwpmfRz5G5+Sd1ec0FVn0KWyj1yXjwivWPxnkT5b+vU/lS4A45JOdBTOGs37jUPEWkvp
L7Un615q2RxBtCWUQm/4qIPne5FdiVVr9y0GlUagtOvSlGBGF68XOtjs3ukPQgFd+KlCmbFYT2cZ
ReO16GnEO6J3J6VRxglMSPriuWm/3V4h0zPk59TJ8eN5s5tipOl7/UUly/Ua+hSRlMrI+m6UUFQ5
lIT7VlZ/1vi3wpqISHcjhiiup8AcBvbxC8a/wI5rzrel+XFUu9bSXtz/VPX+YfY5M/SMtrJR3oKX
50AHRcEcC/JRZ9utJdZQeh4Uk85yEoAzo5DCuoYmyvlZxuEpjIm4aoUceFrL93sPAJj8cz+cFH+Z
F3TM4R6cT4xi3YcGIfUb8FkmffkZlaKRaAoQ9NlB2OX5O+PU2rndyWFzlAg5KSxub2ZZarCGJFtB
b5yKfaLKL8V5qoE40RZSr4kakj0ypRIDK9IkMPop6If7sdP8Fk8gy79ioz5fC8Zzzsx6g7Q/aUCC
xyjV7YuF03fWCnrzZYyqRJu5EgFaweWZtdzw9vUj9U/s9lc/9IdabPiYDthVgD7E/ZbzRpswj5lL
QL6VvNBt36u69UMDB6ssAVf0Qy4Q1+lzU8KqF2eaT0Rrgof/hus8FeXAdp+pRSaf0Q8VrN3i9TEh
xEDiJmwXfMcdwF5pKrGCZ+tHS5cEFE/Ijz+BjOqZOv/fYvZ76fmd8yAUAAUWerYUXxa7+9WkfoaU
9YAPGVTCSbqL54u3Wv5QK3zExOTishd0zqleBHtzZ4TrDu5/PtH1rY286u7W/OVSJ1Z1TNB0qvvT
HbNjzGnK7ziydohHKPTJQVcwpqN0YG5IAsMnNi4f/xZbls8aKFfKvf6mfcPUl8+nEdJQ8thArenj
0FeEulm49oftUAtIn40ORFDsn+BIwPlrTQFwzAD5VuEekIphVfVuvrdhux3muVlKyMUpKai5IGMl
3liFlxtwkbJH1sSfwhYgLan+dLI20rwkC17GRGwmxTSvQvB6reW8FlmdfZEUTI/8jT9CKR8EBT7i
3kYl2LWNydjAyMsKeSyiWzKIrZhnGb3ht1WGdgdp859KCbRVY49gPJiP0dHqN7mD664MVcBo6gki
CAEQc2jEdZ1gEr+Mb/xMuKoPg3GXSjyyXC+B7k7Jwth388BuraZyVYPfMoKCZmjrmQWvDsbsPrYb
fSvpQn/ESYgcAu0LPJDfE+i5o3eqvoNwAnU9V1KjJbknYgd21L3X1WqXERTt1xse4u/U8DujinfP
8VOfu/I7yIM5YbJY3X4MUK9pMhDowS+udzpgssoadtt4fNX6nTSFECYuj9CZV8mbgznqFylh0dgF
aSnM13+/bbcIiZlUoqalb/M5NS611YbRbyiyQHUZEAubHAX9QktofQ5Ii8+L5V6JRoWXCZlahjug
DabMsZqBV+EBpeExF0InfUUIUM4uHWyi9Xt3zWnJjQkEMT5W0SA4yc8BBt1CarMRoG6RYVq3Px0V
fiZ6tosQXM4o48sR9oa5xIG4J2ikqq3K1XuYFCQ7EdlG0eTs3BgW95llEUJsuluQULHT3cewLOAC
EbjpU5hAou0Skae6v2tfY0wC+uRRylVNXrTG+OavKAZWUCqohAUd3sBEjkdiHvhu9EuoPnqXO1YC
bPDGoWBLOT5nHlsyeVCZQLiyLVm/dt/uc/GSSSHH9SoUmkjp5KhJYDf4l1nmcinkBrEzAfiSdg+f
336ZeY2T3m+gjqlMxj/xASs2OvhdNXbMzfxou0VYsOUiXaHzaBbwAWj3S3ouxEj3fk5YK53LXdpj
71u42f3p19Rk9YL3trUnXZRtNU2F91lWiVhVO6CS/n+/FkDfS0r3Aly2r6G5Ok84M0z0LDR1sstQ
bMa3wq34c87xAvvc6WsfoVlAOqOoPNEG/kpLVTu8zuZKJ/JfPzhybcrapmDln28L+G58ms/6ML88
YUDU4yuIneK3KmMPfmsWalzd62hxFCcXkBpes41uptVHkdTTdqH+d40nn4MJ2lEsVl7vAYF8lmUI
etD4tvJ7OgnbGGfZyrh+5cLv9uOR4zJcdjpoFlhuBIlKW5tWahPA8YCEzsohe7Hl8Wa/5+m01J/y
syZivHF+cn1WMeRLTGUUpCZ+RP91We0z3N2fVZi8ekVShUc7GqLKgxi4fB6Ywm1gJTNf3ltKxBI6
pcGlhK0YuWvJPyRMikwGiU8TquA1lW9LiNCzHI/+9BoK1yS0VQ2qt0FUT8MEIK5m52hP4IdB4E+e
mnLJrv+9bpO/CqbK45qLPyoq+eYo9bJPbgkHr00dDMED+6YTFln/mWLOgcEHU4CxcbLPSwEwSXAm
F4r03lQTvGRduf5+mrLDhNaJn5tcOZbmiWev9bzV5TDKNtXhcTJ35clEsQNGERgfvx1sPe0SHnJP
m1jav80Ex3AlGT+APFml3aMuvCMqymimIoG0EZAz3zfEM8ThvJus34vAtHnB3ytcF65fPKqkDI/U
oRzCrVwhw0/txyGJmavE2YpWFhr1XY5wpgh2mb5HHUXyr9Rl0M5uhZ0hbOYYH579/7RxQ5NpNfyg
5hBEPTJPa3h+a6wThgSj/yt/ZegXXD0POcrQOj9DvKt27AZRiMCoiGTnLDwp5Ri9REhsbwXXZdGf
ysot1j2OvTT+eMNNKSc5ES66t6StuZiyuxE/N02XXQbIay09b4vx72qse0io1Nw5YJZgTTqNvD15
552/KXZ0XagKLH5ug6GJkaUZfablGgNyswxAyxbodgEzk99hjcuGPVHtcp7yEcarjDVP5Pz3YW0x
xVOakXcXJrcXOSqL9eizD+ieFPUDBI14kfYPBFTtHHI58AitWT/IKBcxwXhb+2XZm6fEz9jgDhlW
Yp2Q8rc7+rSbJoVOFmLcGsR7YPYJYuKpm8ZeutdiDRsIahPzk/BVJ779tw/VVC8SW6KvDgOnxc0e
qX+gK5oTFpX81slZlOaQg4v7Sg8ji2rD0tUpFHrvhiSQoHnNHS8DLCVIs8amWcPEUYBO+8pQTRna
rkAHPdN6wIywR8lJZv/TQkaCsnzlcN5XFzJXv4nyP4uzsAzQ2ywnnQVZnvGrsX3SphJqgOYzPEoU
+XSNWtKl5jTpnzQC/Gap0pZ84FIHAyL8hPjbezjMDVUwLthdsrsyF/n4nlyG5/sdIkfrCOcg6KHy
o9X5xYFvslRwXWTZ1c0zBj4kf7cPN+M66K5qfYGErrAyoCbgNdd0vgDoYcOesiDJcLyMiK/lTtsK
46ZCx4zGeDgXdapqqt/ZbaxQYk3K5RtFB0iChXCZb1DLYefuuyfge4GV9HH9S+WQwORAtPwS3cJD
12y+SyAKktgpII3YuC58WqOLoRRKm6mDg8JCBVlFEu9A7jLURZuLi2LYVYh+f7aTzVrjwoyQzLUu
aAU7uWiUHNtDEmci6Ia5L9aMF+aQuO4sJBZs1IzMxyuDxxjq5RbZC37mggJqi0cVybznFjAefhoR
5ztdVHXgHuZq24kou8ypYNHno/Zg4J4At+Wyo15sCkxuiGnbNMBSTuW1x+ur1h4n8OJiO+bktaCs
XbcKLB2/Hl0puwAqWfbYsF5BJkC4rDL4UOgEQ1yFq/C+uWTKKVikk88kDMKQVgoKgzhO6JijNKnI
pyrp8jRZhYZ+YAkXusf8fdNUc5VNYu0wbdvCVE9qWj+jhvErP27XHLSQ9y+X8AoBVe1kaz3vz6Nq
K5ZI5h4J/DZ+rTPkv701dgOTXdqBfTO8vYo3Au2Nvsqdkaft+qYRjmjquvf49eXOp4TqEiAEZRRM
9BsRcka48YEqlTWTA2zv89YxpQWeGao2HWdKw4AcFYHr262pfhLXz8CS/RwtGVQNl88mGMlBYFOi
PLnfo/wZMnyWIFQjYHiJ58f/CELUV/jt00j3mrfB0fk/QtbOt7E73Xy70LjKA40rauak0LQV4hoO
jXZU4D1wlMbMXVjUQn2hISvYuLmyNaXKOwSnrXI0IWYlH/hwCPKNmsZ5nytutB9U+c3ESO/DtrHj
wWL0nwPr/eqFKx/mXoePuuaV5meYCDl+qMUobJatIeJc2o7I897FGrIhSymmIjlxjsltC+uKv615
UNBpnWbECRR9oMEBqQpTaqlAMLvHm44ygFFsf6oTmSMN+kQo8eYZE5u8q4xKyFpSHUXjLQxK5QnK
QDej5h8pG0gQYJCCq8DS7ypBE6+Tb882w6InFLqDz9/sLXpaZVt139XPaTvKmbDT4B0AdsV23wu3
YiWTRc1K6Dnifn6GvHl+jxHIqQnxgp4JVktpPNgeti8YH9pVTKMqyYnjEpgIsXGmv8UP3DlZY2Ka
Us944iiT0SXEPe01g+D9P6yCDUEqECr+teoPVWfhPRcckW6ZMkK0HyfZxPdwe4dRkRBix7xK0Xqy
Hy2SLhWWwl9uk3tI9D6LiIHGWUFf50Y0Y/l2dQV+sEhhUwPXnxalbsvMQi5JbsBm83PrDABdoRGy
XvCYx6pBDLE4zx4f1SfO5dJErM2o/pyFp/m3IiSs15c2XzGceQCoxGdo8V8UGEV/I+qFJTwY6jM+
FC3+dHB1eGL2Wmm41EQO2e6PpoHC2gq3eUB5QxFLkCv3g+hASJEq6+jr8fJcZP6aAiBOedBeKldd
Eyi7PrvDhfLGjsrsd1rU3D4Q0MFzD9Icrgb6bM45K0SQuB1tJdr4j7XqCC2yZwjQcAvWcaWBgxk8
+U+8Z5AikuTLK+KElD/IvUdlgKxzVjKyXAaMOAMnhoTdtBxIUve/kreBV/8MN8kidAuLUR5jI+1y
wQ0cUpc5SZJzZ5FolZlUnheMNohkJED0/DhF2O/+XveXlVQaAN72KAEyx7Z4Nz2yrzfYaH/NhMdb
QRnSLRbH0AL8UOut5v75/KHRtLPvJ9l6dI+76PSlxcm95CdZx7pPcgt8G1NY3Ef3GYfc1Pm6XnQ4
b/RFmauL2N2hRAJMyLrWC0tZ1dETIcNqE17S3LDR2zCeX+YMDfju3jFm12YYuBeINm8ywTwgT8dK
LCECTnNY2vLpM5KwlfK5aQYB99/C7aIXxnaJVyq1HF7YC8J3SWPXV0+To/mGSkT8przYfTr8ibvR
Y4b0x+Guo3kiwhpLuNX8HLHDnCMSX6CKP8XDDQ1oNyV0/lfj+EI62fBc0ThO0isjPiCoXF79pamb
hGenSNA1hVFqqO6rqpi2//uToEuw5azvQ7RDt0BDAlvzFfQFrjgQ+bCHI1liNFdz5VxgtRwJoG5r
JzD6Vwtt+gwhFwc2BFhwFCDSJPemSMhvMxVlrg+DM1gaHoMu+aO699BjkFi3+EZ1zWRhDrDHnP7X
1edhrpxvsyPYr/XWc8Hjhq4lX4wpsdtSrBVdky383UcAptLLAFNzV0kVTC9/3ikIhEB/JTM6w9gf
2umIH6YueGvCf7GR+i6HWbrNyprg2thUB+dCCTn1KLS5PDFH8BJ2gFIKLgohWkR0qTsma9sTKqkV
QkfVDIAcb0/xScnJRivgJ5ePlIfpE0bc2hQLPgdJ/fXycGfQzF9Lvvrc0fwtbxmi/26cA9m7YUBF
Nb5Jc6//HOl8kZHuHEQBPzgfhJOaJK99lD+lM9HvmalKfyLCMeYnMAtvH6rcplA2cGGccBOwI/qL
WFFvgrc1FUonp7Gmqltm11i2W0VmdYySZWoqdoa30Hjtv9KpogpYUAco5fiMjclCrXsM5zdOdiAr
6vq/b0slRqgOcZZuB6KXrYW4Yqqs39+fZhtN0uPzbn0VDSJWYa01xXXF6WQBBm60brTk6Og4UwOR
nfrDgfXsfhrhATL8+xrjjhtoc2egXvk9LK45FxBxJupfD9dIn3IhoVobD5++IoGAnH3NhTVC42ZI
2q2yTOmMMV4PoJkzj0pyRuUuK2z2/0Iq/jFpPYXwYbvnzmDrqoBix2HwwBf6qSK2I59XpcZmCsDy
LYp1g0J5xZFajxoRuqlw7Krsfa7ZLK0t3V9Q6eLaDNXKWu53/l9bjJYeA+zE0BHNa40K0JfOV8ad
fUVRuuv4P1zr7TxM2TNaSACeGz8SmwkY//1WBIfL2aIklxsbw3XyNnhvCQs4S4ztrzMgnx22O57n
PbnNxKvhtEGGcyC/cqqgTY72x99R+A/6ayeXBx0tdUJ+hGoJmE/NwQLI/J3t0Ru2JQIFfQrbDFgZ
7QsOcIGCcGu40NBVd7TUuSwwxxOwNvKoH+ToVXd3nW2nUok9JO5+c5OR4GU5Ly8EDfaXz/Vn38rQ
hn/fpIMbjj5KBf9tOWhRw2EisRERQaqoekN8pIynudbSoEx6OMaHnDRIDbZUb+o70kwoODSAgeG2
GoFjwTnXz+k3v95ivzeE5AtubQkaIz4uUitBZ0xk5t34/bIYWa3R/pJU2Kyp4Wa8Nng7PQlzPjE2
RWh/BIB3ycGEvnkk3r9BvEv2bw9x2tthhYjC8oVK/55zu9rWmQJHYcH0uuGsWzHkYewclJHpoDd3
FqKyJu/3MJxaU0r4E6+VYS96VgzXxOtarISHDjmSXnbUDbciJ2zTbQq1wazIGp9t19J6AX6xrjkx
KJdrnsDuFtGJMGLZTAFo5gp1f5QBUveXFdeYMNNCdg8QUb9fMY1HNWRz0pdRStBhChbbpT6zv64z
7cLNjGb2G/3T50H3f5V0bZqLe7BGfLanU8rA3jOnhLHKxqjHeXl94tHcFZ7uMnneIN8gB+A470Yf
3Dfwg4yibD3XsL8J+3C4xq+7iet0omDxNicHFfWboiHa9n4JbtsTE60HlpjV0GQdYzo/3czBF58i
JfB7bvYAYRs9jmj4abWct4qSv3wVuh7tWKq9oh6VpuC9potpfot/0vj4UW0svpvb3kC7WhA4a5+l
/oFZzOVtAY8LV52tXuKncn7pOOzcNpMby6PK5vmyJj+x0XgJVOwoFxs5X+UO2Mocu2+NPodo3AjJ
lDcbVkkWIDm5uzLV2JnAL06m6ZDxklik5MyJ4dnY5/iULuqtOHnRzR26ctW61xl5Fvd4o2DKITZu
YN7LDtVeSzjLqIhouEfli57tQhMRjr08VvNIFNbBmNY14arFtXxkob190AOfM64zzZpm+t7r4T3x
FLGgFGqqsj9yI7At8sgKn/9jgFNkhrCtrXgVlP3Wu5IwMS/UwFEaj59DXfHCQ3Sct/ioKZWkDCxl
b0tV24AY8neeLlYL+Yjd3dStyVUxQJBYDbB23ldDR+MVm2/0XCh64rsLhtqwUL5TwI/jmaeP50aX
txitA604aRYvrvK8L6TG/5FdjKRKAdCrLc0VHO+boM3f7T6/wl1Re83Zl4A7u/k5PuOLGYodnTFt
fOtFhxmxQ9QzMw76nIzEvBYWudOEaYoeDuPdjlnrwdNLdlSi+A5zDUADD9bTM63C7ATba4isPatg
WA2dn9NIyKQcdNMSDTyldL4Vl0yqgEjzkY0Mo96fTCRBdsB2zdGUUnf9MYruhlEdMUtiPGsrBOrx
3ERIUt1BKVkwGcRU7y8w0msttAf0P5WfZzHvjcsmM9RNC1FxtUA/WK93P4XomAZW70WoQZiQnF5m
/eJguAW6h3Y4TJ/4X/JVe4PMQ2aRIJAJ0mfNZ+RtJMxSMPpqL0GbR5OXM7tMR3+8cOL/JO584AxX
3PwwkqlBX+2CDD4idUJJ9aPpL8QqgARYRUqZ/WY0JFx2m3jF5JAMccGI219vcDBA0xy/Ny2VJXWA
hHjKYK6IUTOnVh5EfMoH59fK0ztJ8vUAhCtSPZGOYhLGAy9b+nC8FPUNht29Oz3GLYtdYscdcHBS
z+tLDpN7qNxCyWfXPX7D9xzRsQUtt4NuF2/mNERZjSVLQhRHbh8ZFhOtdqUTsWnURS2sqzOTaXyM
GJ7+d9pW/+VO5eUolY8eKRifzwO+3lMZey95gm83m2a0j79e9JeaTdznQIRtUas3myMMauh9PDzX
VUKreCQVDduo0fRGQksi8pd/IkD8q6pInnSwQreuJV3pDQlwcVdP6ClxUU9N5R77gfiyILElMRa0
AiA7tByRPt6iP4VYjjM0T9NjoM17ZluIJZTxn61HFsJf6/rd7ojk7KNtO3ka18j+JzqYfilMY9Gw
90GqkwVwF1rMbftfVHFjRtVL5eJDRkkxdQ9YsKVFmXV6pQxtljFvIqoPr0Q9ihCbBBTx6h1ef8K/
gaMp4TypZO1X5T3FJW0zUrCmq3YaUtngQeCrlnPh3wKd6bLk9O4XpXVfLkwy338Xn18l8hDqoZ8x
oN9jjyxC/yOlj1NJIEqC5Os/7MDForozw6koDohJFCEpxHgF/VDzUHD8rLZcQRa1t4kbnJXg2FG3
YNOEu/+ptUJvvP6dTJBFP4X2LrInwkZ9KYxeAw/KbJVAYOkCywHMpKfactTX/ibiivrLJ9by8U3W
NPRa3f9KGzBHVn4qDceqrvb36kQjTpJsuoNey7vHosPxhpreSd17m21vfL8kY9Iaax7IfCYw3Dv9
mUfcc1wl+JBcLedFfhbfztHzIfm98MUBwpMWS+XbmmqS0sbSwjrboMTURun3Bi/oBZpfyfAK0VFH
KNnsqMhPQQF3lcRX+n4bWOVGWR3wg2gm6TEhXwU3Kt1iobOx2KtXgqfS/5MQIKWN3o+4GBLXVYhv
dYPmDOXrIVOD7qSPuq6UpbnLxj4ZOhECwOt1VZRPhgtSq9djr9j421Bjtul5FkMV1ZJnexA6xv6J
HPsld3EsZTceuK4AXaNqP3JKclCA/PvCkwZzpqydBbnIHCzKrncnyabjiFEpTDy3qj8gNd7ikLFn
5ya6YIXbk5UA7B7eukZ5EhFOJhGmtZ7PlXvvtY+KkArPip1VOnEfi0mI/aZ72TSnouh0uLuCvr78
Z3NKC7WRHIdZQ7uQ84KVpfXSJSFDfxN082S0qcjjWGH7zoBvdPYaLBzLjjRNQQi09OcVQMmUYyo/
3vXkRG4cZtdHpG+ABBmrs+I7vXug3I/aAMGDDvUxLmwY7+rpjY7tYfN0T0prv8iF1Eft65KOJ+b5
HU2WKW5nKjZ39vrx5mnx2/u4Pg/v4OE+Amtd9RjQpbm8DRiE4Pb0yRPxTWiK4ZQRbsd+kB3dY/tS
vcZvTdo6ltZnlSnMDGkP9UbkkpWQFhTf0dQjAT92WJJ5PYHNm3lhbC9L6nGb9UH+bPjTm4r5GqD6
LWn1DCwEk9nifc1jfwg8clF0kzj4nefDoeeQJZ9rBMTvOhZpKCp8RTkTexTRQZ/3H9009RUBAZr/
COK7d44Zfn9A8yIpg9vLoRPYyxM9eoKZb0x3hLWieGhLXHkFVAWVHLKvXdDbXlbOO4XaeM8W0nNv
AxCRRmMRmzYUM8GMpOiOyTxo3j48q5z3GQY7G+JcvC5Nr2bRudmV6JQ/J/2x0B/z6H2daTFL9iTx
qLMx0A4pEln7jysNqjie4gYInVtAN+Q4gw2ykiDFHxZS2l1mmqGeWhJpzvOU1r27cUhmS80TQY1D
P219FIPaixpyrsd8VEywG0zWX/xkfL/1LrNGZRqqXkbBLptSYQMQVVGmcUJzeHK6jqifDbRqK5Bm
8ZGLlPNFV4EMWpuZTLgqOC9jhd85A9lFtqL+QmE9PD48cFr4uhkw/EVilMcin4fK5X5lmk76l+bf
OOaN+oIDt4ETHdTHj4Muw7AhXfnREvUw1XiRkJiDUwVP2M43aZG7UorZ7AzKvlm69nQiyOFXwgKt
ccaWWOlE54G5K/eGZLw/zVkrURWUOC4hHxEW+nf1MJ2wORtfzKDObXLAXWxvVmmzI4FJIrZpLj8d
u9vsju6VTZuw4yPPAEQHDVzUJAeK/H4C5a5vdYAuYx2tN+QRaXYu3YnLn7KZNUSjYuyTqLhbKURp
vZgIKFmeEUx2uBYH2Qd5aEhMG33uu5V7vAB1jWNDsuKSO+RsOyVvQzmt5XIB7XX3WJeAGJg33a9c
j/rBbKCAtR9+sRSyA7hZvYiwJXYF9nFz/xSchQgttA8tKFIlOzoTHhC5+YG09ZBm5xpJ4aXgLnbu
mCdLTmtPcOcJBxHTYkqVgNLKbRGatCzfF0wtqoDrNCzqtBCHruFGa3/UKWxNt0jrzDqW+XZmr3Ua
KOXtteSKGP3IUDi/GgyNmGNBzvOi2uCGN7vNDYmbIJcNPeJeG6PEEyJHyRPLNLxTe1sr9+8/yygR
YhY6qmPvSr3YnuMD7XsxGV2dp09zKMJb32B3lJ30KckE5yAdJGJGdj/ax+nCKmzVgRUzwo0pThg5
ykLwumpdeigu3655UVIzuTzJWLyXptS/zVedPyGreohibMOFiWd1j40UJZyq/HsiDT/CmG2dXJ4M
eJMNzpoyTGinG0Vy8NHJwReuo4lRybS7RMVgTQl6i6S3vbzANWLFshMSvPv9/DB1unuKgd6D5WrE
QFWlDXDU0mqgHFOOkfxyI6xEa6ntFDbwO+J4gNaZVKg69YNspnii4+cqDAvh5WvjDzSkaVfcINc9
T/4+w0RDbYnC0hFknBx3u+RtVehm1NwtShya0aCBhkXW1QPqoSZpdX4eC0BUJaqNbxcy1MrlbHgT
Fldi2Em9p/QyehBnaqk50O67PmlrhHQGpBEmCpEYKvgRoNGqrWofsKaoyrZwrcXkRqTYSfO4B+4q
caPZDTlTkZ1NydRJYhqgRfYnOaxP25Vdl4lQZyiV9mnweaUGl9FZie9QIfwnA5ZhzOwdhAf3+UKV
SiOM6+M1WzTx/Hf599333jY/ucwPB9mGlQeVgsPcvQN0BZKW5rbMwu8hwq2fPPGRfVj0eWhuWTjK
7vTXRdM0M+BCLI8rCquURglhCnwnh82TgYowYav6/gw55fOKA2UQRzJCh1jBKN6IcEIr+5VyHLa2
20Y6y0QtycdPHzK64xzQ9kro0gIxVc+uEEPpb69Ftl4iJ1+Z/Bje3VW2vovtMuBg2GXAVxY5s3nn
0Tx2yKh0aGBXD2nvOwyWeKhUSUhLWXaUjR0D14VjVOqGZGQQ2Jb5TzIUIEeWJtVhn76C7Y4Vc5cl
WPE68eYemUyBn0wJl9Ip4psy/Pabe2C/IWENLkCaEPJnTuOs+pYqs26/baxk6jju1h2ZUWDeKPei
aYuTEBGeXUOyspg6i/+hat2LbBN9ZZmNoOoG42PJjqcgFGdFbkRQp7tvLcty8aMv9BOKPa1WJdQE
OQE536F7WBubv2TpJLAVOo8hzlciUbaMSs+2ueA+PvDjmxu2NoOhXJ/aPYSlY0kNerkBUQCGOPUP
tmqTt9V3GUwbp4dsx1QzaETKwzGYzyPlvycrgbJ5MI0RJpkQDqAvnk74MpNOQ8ZCxqA7EHzqb0rc
I1hef/TSiLW75KSeTcbZ0OJGZHt1ZLIiubUw3I4cBn/piYJtN7YT+vc+MJBPctLruOcnfAWYYzKJ
aoeKgt8SOG2tCgrXqGQIRnrWY9X+M23qKpsYK9hcpk/tAy5X7SyctuoZhJfSZlDs4VlFUGTIY7Il
Rw9bnvZ+S8IjGiCA0v9HVBtiLBcuWer1ngBKQD09XJ6Wg/13l01YtMpv3+o7QpsW0+LMC5da4RVy
UsHOxF24DGgJCTtcRJq7j0WsxoAcm2zkyjvZVCRy6iVy17CJwVMHBFwWxzO6ZN9bJn7UmhzEPNoY
qH6n1xvnu55JQZQrjeofiaxjWyh1qGJQcdGbUCv4Eb+05v67JuShsYGK4RaRfRcQzxNOBHWjFRQU
NL07XUFPz4HpoDxjFw/U2Q9HHowEIuWghyE0x6L7Jk084yeSRhzt5cvYXbrKfsidd6Jg3E+jm0jV
gOdCUfyTbCo5MWkihHNq0UMmkAxn+qj1taC4QmFFHNQ2TwsXDArYGJTyiM4V7AGtBxh0YK6w3WLA
iLt6FQM1P3lDyWZlUBC8xdAxeOJkAf+kJ7LtePEWIqkVzoi69NDnaK3tlSDM4Hb+ImWIURrW2Z2+
495SNPEtzNCHp3fpxruchLhh8FfZ+JIbXMhdGPkAcn4KGEYMb10D8B2QD5+fJKJfsA/u8iZ5qVQc
4Elppwm+8+cHxtPGx8NM0xJv1eby4iBYrc8KP1aPxYCDiUK76qhllZA7QnvodDPwaJ17bFhPV/1v
Uqsj7WaW4/oYfm4i1jFCvxyxt2XFwCPHcFzL3WZkCk8OyaQAuw+fg9BZ4GC/3XvpazjOA5G5B4If
qos4lYtaLZWZyXB2aSsyFyPnMl7LwdU3WeiV79tAvkBuDTO/wYdT8tZJ3q+m5bwQGTfHyCKQ0S/P
0MNKooC5fPPyhmJ70iqVOgRzCRvJRQVVcxR9iMagvCaUjhG+lBOjWiTeAFkkui3Mgz1sJYxdfM8F
LSzuv1uzUN+Z6BVOFk3QiquMUPNpNprsSjbRisP2XoN+wFE0Ekfgoi/0vKU2fTjWptzsznSYIs//
j8QdArRty2YHiDCZ5f0Gpx2fG2fnB7D2rulfl50ksaB6Hq1ahueUYz6RCjvAEZhV3hOhT56vNROS
/6inYzldbpZwt4CWESYb/8B/pdOur/YuvUsQRDKiGcdvtU6Ojjkn1T0RtwDPo41OFtdoeHywj2PE
pjBHO3cbewTHjQZw/eLAFzRg0yezNkGl5RCbkBLkFciT3SroVX6yb7cfJbqnt8xCZuu7ANbfXVWG
AFdbzhgTR7aLS/X1LbVRTsXKT92FEFlCNzunKH+Ouf8kftYJwuJOCl9r7UF5wIvhmBXs/2T3tS6v
376l2g1n2TFbxh8Bv1pCeE1O0lSvqDia4197ce6T/7rQ//Hs/SZ697f6PETAzM6FgRBl9lDv9RWT
l8DaEiBaB5fdIHCfZZlRW7GlMojJL7lt39WTlezI34SzdepmWoCsYeHyCno9ET7+ajEd0iBjvKum
MwOx27Tdaz+Gg+QciIbaaCBRjxZqp7/yxLdUUPMI5ftEiPV8h0ZftA3T/tH638T/lzeTEujWD2pT
Bv+vFMOSh2qcK/S6W/z8J28NV5qHDNu5XjQXgHHpzZxvGn0AM4JzAZvzXV6M+HsfFOZ9LlwDSwv5
VolX9BvAdFEgBk5SNBBxLkgeQ7OQdq6y0CJXwcT/0SRsO6kEwfnJim53laL+TtfN5A5CUXBlO3qj
QXrX8jKQTN5bLK2GWW4V3/zUXsDD/Zzhubk/QOP8gVd7+QBvxjarN3vAsI0vTydyQ190bU7QBgjC
p6+FDyGrQ3cpmYr0BoC/ncWlyekv0IDvXKnYyhJpGNar79+7d+FjAfneVbWnliHVQuOfzHwBrWRf
k0IfWUjs+bnk9Y7Q79AfsT2ur3x/qMgQhus9Y7wZNijlOXA4/GtT8Qn/fqLKKBv8/ygIcCzWUkP5
Y/cUxe9SI+f9fkUtFIfiw5oj3qNdu26spcEMs0QP1aP2nmRXl7h73km1ooe2FuLg3Upqbjc1qdYP
LQk/P5VWrNbyurX710HpYrNtMe/F9n5kGk1GgwFP69Wj/2GjX8dmBGKq9H06sZQWw65iNB8VPTM4
5KrCUAcs93JF7JEL2qEONYoYEqFT0P3kFiF+eNfCzFpGsQaWvgYUlTX3q2xE2Q518RnvMEkAtKdK
wYBkteST2lssOxoKKIqWN/Sv/q0s3OJJJtRcwXR0iRSNlp2jXD98iee475Bj+N9oWgs7l7FBBrgG
X/ZDbg39pYrbVI3+oyEh5c1mdnfg9b5lQcNs35sca5PM5I88phQUj5VLzaFTFmLhEK+Qe4g/i+Bm
nuP1pgumjyapPfuVAdL6RlevoaBty+3KVm3HDe7uq9DH7qJTC9jUXmiarWj3pJBOkWybuio0Scp/
vKX5cofSkZxjqaLxQII4godB0qC/vCxSnCEDNuynFtvKtMMuz8hUbG6xVXpweyIdlfSnVTby1hfF
AmRKiQm+3tJGVROl4C0rhn6hcRZU0pV8CBCoTi3pN3ht6INawihNvuVbEVlMDsn5xbF2d2JDVUDh
TNnFa24XoAqjmOAepmYDlD67Jug9sGNtDjr8rXvi7DJsZG4ECQzRgRNTNvUcuRUWAxiP6NCUDDz3
MVCcdNBZqfnBxgD/hAIosViI27mlqoI8iBHH1+boMbYP9mLwq8mXhSLUERgYjU3EGl7n0WUbqxsp
ulb1F7NAXdvztkXNw1KTs1FNyMBC2ZX1Ci5TcicYTXIZzjJElDOVzfmIKtrrm2jQa/2VLRanA5Sn
z2DDp3A3CVR72XHDpMAtLGtYbkmdXjzxqe42kGeqN3zD/JvxAmeidawKCSfW0VXHxH2WVCI1QTya
sG3UDtSoAWwsAYkTg1l445Bi2u99trOtBENcZb9JJyMB7/Ec2mskLHLJvLjevw0mxJcf+oBxqhpQ
otCQvT0FLV/linQ0rrJz/nmkKBCabvLx886ZBg+NVffwFZDGIsi6fAJs2TVfTPksXlu91J6V8gbS
C6pXGMD2BSwaMC5hJjpCgWWmhUJJpayFd7uni5H17lp7hAnv7RQBJ/t/I6m+hq8wTf+ljnSgfuHf
URFy6kogSN0c33NNbBd1O8xjg3feSK/r6R1KjuuMCMqUoMmdworPovNS456e3ZLrrA1mAPtqyV8p
C44k392j1IxE53vAPc8hUGxoYXqY2oRRxogkhmC8gi7HWKPIhBS8r3L4yPRaureWd/9eTbIHIZAQ
AdnRaLHQKeUZRAntfmzqXZWdIiapbVmoeyqMUJe6ldahxQGxerC1ga1QXKDEhLheabxp2voTjz8f
xyZ67TorhZYnm5FkZ+Vo/FHMa18Yu4fWAQXSBPCPW7FGZ/sp+tv5iaqjWvj/2HgQuUeGD8ihHAYt
mHornXYN3VE417X+L/BRxrmnXvmmt4v0nPV4PEmnGid+y1OCuoe0ElSP+0ruVXc0AKcvr5NFbjst
x3QMaH5FPrIQ0ju4BXw8miG5TAx7ZVNAlTAtJ1eAX6oq2THbjF2599YFttHZ+clofF7ONwZfx+E0
m3xcg9fSrhoZ7xxeV2plJng14aAOvfBlx+EIuQgp4nzt7CBm9oiOySvhD05SSGd03PFUXUj6TzQJ
U50JzDd/tzCnxLDEx8kcUQAr+tdyF1nb9SzMuxLQiJgvnILUHTZqsbG48h08dWupnlr+0msLAW6K
JHvYxa76lnbgQS4AohZVrnkr8nzOnse286dpCVUegbtuiPqiuXlbAOcr+zgCI6YyvdWxVkLKTDay
+CUJ/4lS8KC24JorA3UVSLySlKqBTmbkYOOXTDHeKDNAzgnDtoEleI7G29eMU56HHwGVuguz7k/L
pVP2h27Bse6Tv0/iZiJ9efmIa11M0q+Hfc7pJJJ70z3zeFErc8sWf9vFU7l4dDo7m/7Nro2uyeSi
/nkCGvpYfDlF32T35aDFqbfewXjme3/zGpbt1MkFXHTifpfh6/hBf1RAGrAHYaM0T9dYtekGWk2T
J27edh26LzCQaLA7PYxNOfax9kFj5nlwrykXani96NoruWIM0lSHtmqQelnQjSA7l4fd7O9Erp/q
gUBWrlNdO9vli0sW+DgO37w+IndcTyBiu4paLh2PIzftTTSzILcwJMa5eTuyitoDNdxlKOGTZo27
UhwAipsIRE5BwH0vCSrZ6sBfoRVuiVSLRM//w1/b0igwA3N/L18T+6nJDKYOg9ZHi3q6sWzIH2kz
RtVd2vBDkizwX34fTbBSKy4TZtLk9nqBIOgqJkdjzrQPCc+wTViotEqdY+mB+k1fnHnwK8mf7MdH
COE6hP4/bAOPpThKXAQu4/a4HRpPOWeshVzZW85XSh3NM+swZ3c1fauxlPu/MbMQnkqnN+kZ/roX
4qIWsA0E1HKD5+MX51Pj7qYAEi246C5gXAA3Q/NMqbp3iga4SLiBvcaVCTitfp7TOfn/yo62oART
1qy9aDl7axoKBkHLSOFAEMywo/kudCIqIh39GTIv6+BMTyD6rc6t5slVXC6bBmWuli7mHnjg5x6e
wULjbsoCgK3AzhX5qEGuZ5t6ZHA/EOOPHSWojSxQY/5gUWQxCRekjQQpHkH7ZtA88GeIzRPUttK8
idF/C5levQKQHRaOyCb6KqiBXc1vEoJ3SHYkFd/wBp7544OarOd82CFgNkGunSQGdC0DNFOiXfag
Ekjw64AClexYJOaEHjqN1NmouTM4SeLFu+Ys9PyZVOXfKMzoS6tkXOdTgjrOlJ0yHRQBfHc/ypjR
k7k/2Se97pPeyRMaghtRY8soZCCjbQGP4F1aSioeSeQ/GnFISlX+ZiD3DkGU1ncqOcqVsRMMOeg6
sSQ7hrXJJpYiSOTylivUa1Z71+ynyIZTXRQXZqeOBViuH48PvbOrSqJGsibZ0rxpVcvpuQ6pXX6n
WcFmtHDdMjcqLPKF1l83ncwsSPtYyhpWBp7shW9S+kzj540mX+jVKyFs/NYRGiztTONN07Ke07DH
yyXDgNOtBGTOKatcw6gjTHQwHsLHXG2P1/sNa74pCQA3PYKyN6+xbBIjEUpnSoDgYTeUblmnmxlJ
+kMRo7XN9PLv6lKU+ewIfQI7jsJSvTF8R/aB2LNYLrx+NJ9QVphWUxWsEPbjr2SnqRNKlWGCrfo5
fXuDHuMwsk5AW4tdIWOzZjogyWlPwI6+ndUXYR3QVaBcNHYeFet3PYgqQRivayfKAqGOhJEpD0+o
HRzZ0X9Ad3n3lu+r/62hgnhnbBsHqBAuTLoxh1BYzXhwgZHtbIhGw0OPLXIlugChXTEG+ITWF76G
kbLv8X7+LoLW5D4tpc3QD8kmZsA/yhbYr7Cfxq77Iv+kMsKB8Cj9sTCvXoIHPGjV/Rjq0ytRznux
Oaav90LNTVPDhEh1cFKOLlgNNvPotaSN7u8ULchyPbKmnL2lq9eEFWxhxZoqiPMirPKMQhoWLYBV
XbluDrHlqdjKviCiJbsqzkh5SJszWMmbAvo+qhB+KhNTdjrixF5++p4ERstFy95Q5Re2E3QQ9oHj
3XDhBNsuYD1MNbThJlyv8fNaxdh5Uwa1+5Q7anPp9L+o4G6tAIVMK49Yttc7fp4jhYFaqU2/SdhT
3mdxai+ueFdhVZpspl+ndtTZx757QC4IJEAVtl06wIUWmMsj+TSl3kqQjNXS2xOeiTksHJOIziSQ
95wEE8AtnJImlV11KzA2Lqr9Ktke/JEOGdcekXLtL6QoJcsvUO/5qM3Q5zt0musILg5OdqUU65eP
18wUtFC3jeKcSnzkSdDGsWlfdBe1crLQG155Lh1LsPAtX4vYwFXJ49biRT3TDiYzDEYh1a/IcctL
y6xy4OgmXviCfYDD//p3CApNaV4yJuZOod5FI5TuOVF88NDb3UKiqQNwfUqSUhWB9sHV7SBOQWAq
Nb+eS8NPmdbgwYRacayax1pWx7Rl1ctUzjq2aVsbF7e58uUdqNeHZB/5s6lfZ9J9Y1BDWfaMhHSn
1qzyOT5cUUcicpmRTrSJJQ4lEcyqxBpFKbEWQVnc9xPqgbu+Hs1J53N37tPOveKOPFn6xZoYdJXR
3e25XdQNAV89wuBxi2stdCoIlgcJaL9U+xzfN3WIi4206sAvUibJqy3ref5KSGYj4xqJlJvfUTwK
S4gx1kzyASXiT8xkitHCMaypxcIzithyNpmXBlSqr1A52TrIUs1l6/lVxIl51XKkOuGqDdcLIXoX
GWbPwnotUxizBvTFLJNzcrM9JZ8vENQEloxKUDWaUEFeZEy3V+xgmBPPMLcmozHUpydXgXwYjVaC
6yuGpstKkCWPJcoFEZXXrT/sdxw3t8l+g0KZBk2mW7wMozpae1Dd9dVi1bJKHZwRiRc1blLcj1mk
u7gJj6Ej6EQhvMzjRGp7rcZf1syPwrt21tcOtK0Wa/msOriMNhwdReQ7DOkxWT1Ab/4xXAHKt/cV
KBCg4U/jVoQminfLI/rQfM1rQg2oG78VbQVRO1c/aLeL9xJZf1NYIxi8pQvtOCAqWZ8wdWnf3xfm
/8wYsBfdO9H3tfDStDvL7Ab3LAn5Ct+1NcDeSPWrMbiqWlmULQwUim8ptcDEIS8OqPfdw4giUUsH
NBloE2cx9/qD3fGug8K3mk6I3B02kQOSt3A49Edl37eYBxcXOxkQf+CYhM4RgOWneJVTL0D/obm7
h4OBkYmAgh3Cw4huYJLpfbRpnCOVnWdVZyWS4vZXYzoBTKVcOcmGXWcDa7V40bOX/7vdK+F3e8sm
bFetCz8lGtbFcL6xXMd/BBAuz+DuFRBQbYBtYtsFMzf+5IddnSUK4nBOFRgRifvmPfswaVlSmkBJ
3mvO5CrkCxM2ijMhs0qlVfUCw5j0o3b2DXku8c31bxVbAYxEKvPEjiEe7x8R6FtExnHerS+3A7CZ
/yYH1aJlQOnZB06cUsBksTWx0LR9kSNJ6fZJjdlQYbJspisphg5p+rScJdfS5oXgrh6LnEPSiRmu
6Zcjbk/lPNbJmqhCv4tDvH3gM8EabnTGsdknKaaDCtdnQb5eQA6kUsFCx38UTwHPWoj+8/YkxytT
yl7NBYrVsOCHZIqQ3+N7tPQ9cmsUrKio67Mwb8yAHDAc5X83sMq1lHvchiSG8ViMPSYkkW1f3nsh
1P1LDw1/c6KzMs/R3tNmbj4RxPD+NbSc6zY/ffh7VLkgXO3q7i1nTzre+gn6f08V79cpx0X1incg
EP/YKfDxarRgaKj1fcXz2QxUrfXlzutnj2boWgIayKsYetKpzsEePORDUD0cuit9jJgXS8+echuz
ChRvprN5fIy0c3mlxz8vxIKaBLaIx/U4+HgX6SY30wQfh/4V/iHGy1gHxjH9C71xNrOli+AZqJyZ
2BgPUDYXD69MfkHvshVDluOZvtMqieBP7gmeKZ56tU2enFdfUm1/tNtk5+FsWjDmvJnlADQtpHkT
b38mPUszaBWtJ2LHGXoiVjSqKmx+BkaPN682oEKtaDWqQHgSII9HoWkAYNggneLRZH23WCeLIjtq
Uc6WB+ZdpujdU8PpqVdr9mC3bPZPu7iGh3t9fxnfwkSkVGlMgUc5YeDAkLO3gUTzyGGQwFwQiDuv
NVLFp4m/ZrVxAwkosuOJ30uX3Tmv0DvOL6DEVZtLx2Vxx3YMR7oGlRfRqHvECDaOR5Gbm8tXQdWX
WGCDpNfkNz6KvDrT/0qpq0K90mNQE5Xi5bd7DD+h7drQK8ycLxhyb7HO7L0p+Ew7ZYcKxwzVqVXx
CH9QkEgj+dhuSulayLdCyOcjJSBVR2qIhkWYjtDyNk1XapWPc7bHCTmWIHp106pCPpMkuuN+W3am
2dRlU5tllSlpISNQoWx0IHYxZBczTsDe/Rq6G2ycBoXyxjGjXxm5Pp1ETA08IWI6B0s98ZcgmL4O
4XQP5p8ALS+JPn3CnnHfOtrWTxB3r9zzHDwuWR8LInIcFiy3DX/jlcxJJnLvT4r17EXyOOlNsXU+
hSSTY7OOT0OBnB9aKxQ/cGNWL325twXAHQ01M7h5YM8Owwz4WAzZrLbiVyP7ocRRKtvNue1XNo96
iSSi/GmbD3rPO8ezSbIw8HqtH92NHLJf462xn8wPHptQJzly5j1Yfs5tnzUgaytlCqpcsq4/YBBi
SL1U2kCguZhXp8Egt+h72fH89yi2IljVzdR40741c418K68i/L0JiNVZkPm1t4Cg1O6mU1Dgy0o2
QIS7eVdEtjz2q0hyheQpommP6Vy5wydV32+4h2beYGbUjJOODmXRlp0zL79sxC1/bbIpY+BYQfKA
oIbg16NjU1Jle8Xe7SYSOKKLzjOKsikssazFHjG6jDSCP3UJsgdBWBdFv0P+KcoMCzxOC8fL5BH1
7ZKkuBU0Y8LDgGoAxV3vQfsAN/maetlX2BKGpLSyZ7Qk6umyqPerjYdeH7bJW5lNDGiAYgGuhiYw
+snBm8EgBUvjIBtgKXKfKTtGpfEN2YS0HXwXJ2LXTniOOc/NCeYnRWml9D5IJZ3cPYhJZgwFvsRq
585Ox+clzNm5vLKyas4qp1VrsHakX4JT07yQjKYovTfNAV+UmINPlqOcIZm2dReI3GS0bU6nLr3I
f0/oNQZQLukelF58/MdjqwBIXmYwCBObAWqZgGZh8de4h+Q4Xcv+fO/zypwEdZkOzf1HhZioVxM0
4RQAoep4mVIQN7VQ5Ia81a7e+KZsp0/vdo9324EvJNnrV2gSrDibL9vbuWXNFgK4R9mnVfkeufQv
gByTaIR7Z/+9wmuc83j7zHiGFw0QfVlE4/35wmLuuWWwTRRippwL5JVgp5jo7Ayr5CGn3ZFcc7t4
VLeD0nNayeqFu3ijcerTjlMixG6JNWBFlAhHOncdxs0Z5ECU/knZh2l9oQzb9pojMuqEZt8TsT/a
NRXFZdhs1j6RRjiG61Y8Qjnjkcohepr8CUAvpX+4rChqx/d++ADb2NTcZJinay7W2N1YwC+BeoCH
20eE02zYK02cXVV6tZ/nFh/9QJM81l7DyQfPIpNrgfgrW65VQjByCNQ0Qb6afT4omSNRovpW01/M
sD1XSBlFA9a8Gqyr1A99I62WFlV6YyTnzkOGOqU6tfJlrezpEP5exdufTKQjjzT6qmMyaWx0cw40
J8cGn1JjL3UUXZTFHVf5gI4EfqawFSBIGTmkBXnyHyPjQqEXasvel+ptxHl+8dNgymZzORVF4+Nm
v/D5MzPBOMog/7+RRY/xY1Woo9j54U77FELyWA7pxIBby4WKcuCMUSx/gqdjgLX9QnzOmidyF5EH
ck4ERmKwLPjwXSg9CnWJChojV9bHwfkLN2hN4gHuOo8UQICiCiERHDtq0cizvFo7v1sgUo9rVuEQ
wALojIteFuiioDR6rmBpz67WKivsBelXyF+iYcJ9ZDsgjLr+AmE2KSMcEYLCUCqRdid48/waL5Iu
oXULjEgaVh1UaE3JGJmcEaJtokWfp7zKVrjRUEvTufEydsNIxKW79VTVVTirDeOO0odFSH9FFTkm
2iCBWRPTYRqXsLa/yBBffw+SbT2Deesy2cejMiCLGTTUD/4rWUP0nLGKlhWJmAIfy9AE7ZlAH+p1
i4RRfbeZFNoJW3Jft2Dd1th0a4uyk4ct+VUvAbh6gmqqWBARIpnybZrNfaVmgXX8UxY7DgH51uRS
h6ZNwWJ7zSCy3Qq80VxJLr6gJ6DCDVX9SR0sjDl2U50M9h6peEJQDup3ATxHCV6C/8GngCHVR2Cg
OUb4nkVXedm48wgGWyXJ1v8J1wk80yUxIZrV5xHd+blFFWFmHUcYa3yYbWxMZgveKrVKFEWEUOOe
jGxXBXrwaJlGzbhmeQRg3LBl172RmogxHS7h4xLZewvRHSFoETx7vnhXF6hjFbEo355kKXs5+hy3
KZDm153AT+/hRv1bqO0jnSzzrT+wjPZ7xCqsOcdxyfUpPSuLJ6i737SF1bfMn6JiieiLJ3CPeZsP
TXmsY0/uPB51pu2S66Rjj6CfnEucILw6SuqGV5GOSRUfHd/L44nD0fkUMYzWvkRHqnaXMxf6X8DA
clqn2CMklD0X1PAbWHzEx5GdPiOlmM3JTvVMGlyOGChIQ26DBbQVzZW9yFHnlW5NaX/SE+DKWJI0
0ssWCOF/BinTWQv8ZCnye/NdXTfPDXdyqnWQGP0q667jAi27R5AWFkSMynFSKuamVU4ltbTAOPsY
epVcG9XjxSjdEugM+1xem/nB/PVYXBbHU78mSHIhtZX96fpjvWbtd2J8eIFDlGDGlYmqlrdhRE7y
3Ek85RidMmMPiiFbNEX/lRP5ed/rnyLKR2os14WompOTnPUbea9QiRq4KapDx5Qw/W3SK/hA3ISi
M3oyFlL4cLiIFfTlxVODO/OmXCZqKQly4fEgrJ5xjGZ3OGSvkQmdpAt75qyyarg1VCHOGFgL/YkL
5i14DQRkRUxK8DpZThOrUj0C0T7RyPEgcqjkp/jIWGCFkHq7+L1XxcO3Q8676uRgnK8q5Tdt5pc6
Ntb/9WpoQxUwYhw2X+uNwFvvRr4M+kcYEuxwFp/PwJBz8oNscutYqEvxdPYnMrfszj1fFsYDmtpq
NnfGyJXlqiURyNN10h77xwyjdvuJ/Q7auMd8na48B+SYpn0yQOfa7ULlD5GSOrDrAupTQOT5GRj4
4YAx5JI+0euJLvfi36/Db+SS9gzJW5uCi2vRbr7rzRJ1K6owSGoTIAXuImC9yGOBxPvwlYGFvPmQ
e+RBuupvx0Za8N35tI9MS9kQs8yJ3XxAOVFbWgnpaRWc0oBzSugb41UnBH0BXdqB/9Map0K8wQ78
DBr5Jug+QxGvVdpIhfEf86Cg97hyUc86eS4/0z9yxJVxXohJhp0Rg3oWBiSi04FfcNuFgfB0zSGq
5r+rdjgKx5AvWQKInJGrhpBPjGacWlAiqIve0lJfJ6ybpDHsHS5CJ5DDKVgEEVRo23TKR4dSYjzv
aNc8FPqWmQCKSxTPZf03y0+kst1hBGHjTHslqOZxUkL+jWLcNNlPg5LaMtp8332HCNanchxYMD/T
Tspx1woe8XZtI+Gfp3uJsQ6aBNTIG0guDHUXLryfoteyiEzWd4g8owX6FxA7XIqPt99wbS/UtGzG
lDB/QkRiDglrnkxVsv7NZfSwc/AIY5ayLh0lOMTR3g+rN/zdWkraP/slijOtTZUikbmCExIoT75l
N5bocM1+3/40+eilqqdMF8uXqghIP8oJDEgRnLT76KN/hmPAhxNdAXF0QnLt7cqpUQeC2VYfTWsl
f0lbHSWam8WeLrhZyDsU60lI6TwmLgnGwkf+H7c9k3fe6WJzfRc5t4gvpUy4c83jTAuU1x2chHlk
+eHGCFAqfLKE6LEK2Rm9oG7NGMc1lx0KVU3j05GUpqxFkm0bTjf4aJ21gNetuD5Q65PICSZd6pDN
6u8flxzBn5WQEn4/H/syWKdapSGcD/B/Scay3MHtA9bEiXHOZtZjVLlDh1aSesPZeP33X24BiTst
5vwfliXShQkUDPtFlLQklIul+PLr43gqHtvLDJt1SlHw+f73GfPODNnCyfTLrpEhYofr734QXpmz
rH7283G6mwGDleTRBWJ96IrqufPGlB5ig+DaGlBDsdsGXoXfFRUuTMgngTCceruIItbSoj8xic03
+YtJAIh4o6ijg6Ainfb9IG+7Ty3XitxMlGuyGI1SCgtJw/QGUTsTWzimyYAL4sji8m+NIQtE9dvF
r/i51wmYJuPZ+UmlldUOV26HslduIl+5nD2KAuYOjw96o9XoV3wAxDfNTwzECfXg10M4wLX1Z1Z4
3K4ExLU9mLsfjGdMQkAG0RAYwIueZM/IqZtZ/RSqgu82wUKS5nXw/XS7CUZvgHwdrps4a5AQ+FxQ
366X8FyoUN5bmIg2rhn6rtKfabz8FGBKT2VdofIC+4W42g3vbvopNu/QMDEUvmMeZIS/xwjybPDs
avhOZohS4C/3frRIe12C26DF8GVOVWgL89jgQxnI834PuPuRhGGDdxYGtNUg1CfOwFiEhx3wEJUT
lF3NCRa/sAw4+6lCbeqOXrM1H1zsKgF8PMBCc1275LqcQ0ukOEtWBao6iqmoXkHGUU8BoZ+XQfti
D9GK9K+fMJjSK0C77ffuleEJvjnh9Mko26DprdJLPXcIIoRDUSQTR7qhVxQIwxh9YzFnE4Ynb8Dx
7OJ/2xjOdcUGvgDbawJOFBy3p54QVt/fQBppwCvoUA0rsSMM/xN0ffiFnv7+Rdv2pO9lJxWMu1Ds
Qzp0kplNnImABHYiZGvLwlls/bGX6UZYB/BDkB57ghD0ZFgJCBNVArHq6ZmOCiYlx2A3725aWOLy
fdTaF8O7hF6udM2Pj8hOGSDxuJGzoV8OSqL9oaMMhakeCGo5EIBYpN8ldDZGiM80ntlzC6saBWAX
qmVczFQ7hduFTSVjdaR87w69tjVYmb1wLR34MpnsYw6Ah7G/13yt7xk69/QkFHjCb92JQHOueU6w
iCpbBJBl5mmSGYEc51N20van9+tJbb6R4JPypaiougTlJZqMnVStE4sFqtpNV5ZTyy7SSKUazJNQ
dGsIaxafMVzzigArcB+VEKiia6FoJTfUf8FBHTnfhyGLAQohIVxKkYC9bmyNVuWECjOGid74YNCy
lwv0j1v3tvJZfkVFz0HduA9vCvc298WzXIxQA/g6LhNPkRneCeDVHhsl/cE7VD+lx2IA7/2tyeQe
s3ymLY3WT6b8J0QJ9ctahAYBhhd4EcCrrI6Na3RwSk+NSX4TU66lD/idLXYiKtaySQfC1GvLmYIG
+VSAoVASmehkvsq+XWPCo6nBeXJ5WlHC7XCkmwc/sLBhDVfQOj0K5whsNTnh6DvY6rFwY9kcREFo
UT6fSFzyXNCnSP5oaUxZqGs2VTs8s9KJAH6kJ3Hd+dRbqS/H27+wnS+cRytcq6Sui/IBcuPRJs4Y
fk/71C0pPm35D1IXAv/ZmRH/7gk/1MRzsoXyRqbXTx5uphE2X9SshtyiaymfVeRUJE5ry2gmZ/pA
qwcxg5RplmwGsZgT3wT2xXHEkBqSWXio+f8yKEjVW5kr1buIXQmD7kDGscYZCBxbQG8oBG+ks3J/
SssvWP7+4OVjThagfxzhzUygAxCjVb8wG3TBrqKO54frwwkZE+izAybnWQEvSYL9XjyDZ2cr+Zo5
0CQZcjxOSxFgpD4GqKlPIYKSwrmjzzZOv5lSLFM1UdWQFGzOVIQls9SNP091F8dZAGBoLtKaVBUB
QsQ1rUH6/+XqHn99ByCeHeuqxJn50JShz2Xb7eWf6icmuL1VJge9xpBEetaMhXieGOZB7Tt8gqsI
4cE1xHjd1FZEPbiE5vAVYLqwK/XfAGlRQjB6d98nKX00UlPYhrNx/5HEX9ms4lqkzKEm0rAfUaCI
PJzvXwBHXDfXJRhsBVhJj3Tf0GqKWmFZyTCmmnJUMrKosApT3LjLLPyvjY244UhpDUpN0lxuYXSZ
Gtw2hHH5S9h6ARmEwRBtioLUZGJYx9HkcP+wg1kqW9MW/LrToYxU7NP41ehsYxgvyctWlOYMsvtv
FXrTa6KbdPE70kGVqZQL6qlCDWr0K1AYGM4GofB8IxLrxEaYWCxuoUfvOUEpoHkIEOeHgTyxgwLd
Gkew9hwo0Hm8iRCAMj1E3y8+XkfYLgMrJgoZLszH5unzEaxgPmmsTsrQ2Ml2V1jd1EMrJ/gIME0a
vItinAM8EvE8ILn60iHLY3RLFs38l6l09rJoAFqiPElSUF+lDXSEiKYlxXyfiIRNfLMvYgBiF8Td
gjMosMcGs4OvEUMEGYQ4LNVhWF8+J67RGYp6yvF3GAOhxIGFGTkLnGs2vSZex6PaLlBIrrQIshXG
bs2aOemx4qmAStw5NUllnxHNq/A4XlTRveD/YwOQ31ngkQWLQwsLsSf+W+9zaIKu4frdx1wA/OAg
1aR71qa4vUOfTnZ28JjmU+voYsIinXAlv9cylxAaSGx5gpZqadDYiAVSjthtwF9TrCEtm5Jpw7Ao
u4jsDDCx4UwLNCdYcs/HUFTQ8nlC7xRy3hHgRhktX7XltM8T8MiulLH9ZORJzjJ/GZsQyv84VWCd
NSJJjfEjaHqGMnhkeZy4YMLNv56gyzpvwAFekEFAlGaZZISboe3XQ1jSCLPxIvlEOA5KHCFaAQzW
0qQ9yTgs0lpCthrJ6c235GRckBAHZ2PFMFWMKRnjvW6Ss9zmaGcsDB/RpND5Tr5cE5+u2gQG2AMU
0r6yR1BGe7GlgRepB/+0G6usu9fpDyPaq7iAaRekmss7fipLQ/C9Go+e8POQvk8jat9KGtp5haGA
Q0+vW/Q+psCrwVoDdSYvMFhx8rVClq1egZ8UZSj4gkXnelokXwSi8q8GGtkTcgZKnfuMrRKdR6KI
BhbT1pwwh+k5MaqMjhhvr6VsHMOirBAmA4jUbWcY5xxY5peQt6nfGMb8m8ZkuMhEfXSmGBv3jQS7
VoRl/emXlxL/1TjTqQC179aoamcsodM/HaurIYwcG00tmcTHeeKBSpnZpsF2eKmov087HrYsd+I+
TzJDXusnLiMAfsirIiot+hapn+6DXv/nUM5vQKG7FiGq/K/c6yfisu7zltJ9qmIGgBtZeKhgBh9t
hdCKia8RilwWb6vTW7BlgjQvHx0AVe6xxdL83ErBEnCmXzmfXaPRrG6wIEWl7I4Hyjk7S7Iw39HN
LcdqPSLzZb477JhQuY7qah++ut0qoVWWq4GJx05duaKlqs0x5/a1CJCyAaIdF9AEcgIWmf1Wwew5
OiYKSolV24/GDJNy+7gA5lKc6f0M8FCXRrp5DrqH8XQ/p8hhI1G9XqW95eof+zLSq49WqlYl0lZw
Bd4mgUeWOxV1S4tTi7Y6DnLXj1cwoC8qIhZ6UiwolWbUDOtQC1egfpcvQxGDts0dlWuZEqoS6HFI
SizY8QJDfL2JMJu2dY3KHpWTzLsm/UqmGyk+kN4bkPk01Va1i5becVHJxveDoxuy3a5+bNc/kdZE
JUIqZn6+H6v/fPJ7ax6G3IDHAKdNM6/c1iBl34KYlAvZeBgxk2IGHj5iTEccnL8ICBu3QyJxuMNs
keFKP98nx1I7JdcjCD9Xw7g64ml4uyViyL5qfZ0IBzog5nRsZdidGdowkqviiyR4u6axrvFp5rwq
2YKzkwgS3isZklxcR5/VQE+fVpwaaFVSQlI2CekGOqseScxDw8JjXr8z9a70C/Xfrhq9kII4llFO
QFS3tf9icyUWdXJiOB52BAl4atcTW2LOgitUM/Oraj8lIlnEKPaOOeOJLwapiL8AMRBt5dUc5IJ7
kEkzeVwv0xVgof5iJesyYmtQ3jiXBxFkR3mLew3bz9LwtQ6qmmkmhKW5cZQccoZWzDzjp7p63uWi
8dUXtT3NhyuYzz8kAJWAhoFIQ4nVAICjchKtuLL3psq0b2t1AtGEie9TuGXm76FjnSAqC12ZVQMP
XHxUUqQI/61vlLlHQEeVpdf2v1eKRFnEWLKFimhw+xW1A3mL6DAw1PfQC6fuTsivAkPoAfhWBYW+
/WCt5rP649ZXjoc7WsGHzC/tbF7i5hSxH4PldDvJy7RcaUSadj9eUJ9+ErM5cEszsV9sceJedyFK
RCk3j/4pSX6wqQqDEfGFGOfuDUtZ9RIfekmTuWUObhwvGPedwTUvdnDvgQPcLinXMWqmX7FS1ygt
1fG+kMTJ+IKqmYV72fPlO2vfuvpMF+4yqZ2AdNEpLVeSINZHhQ36wUGjJGpz2pUzGYad10lO41Zn
kNrCELH2kxt2C/RJG9jCxyn6xh9736PFqoFmF2kMU308F8A6k5QHwgFNO7G9CmZDWUNIoUlMUcJJ
tTS26MOLNaXCmwqqiRKVqh80MqM0Sj7GpPagu/5cqukZPUwxn7S5/Nw99LpmP69oM/eCwVBNMLAZ
U4RPRNM/gd8fX42C9EU3P/74YBgUtlzg/1mXDhqEIpvZiAk1uvnxmIWWHhriAppUk0yZjvsdnAuh
CXv2OqEcuaT/ItzyWxzQgAlOhHck1aIG/waJeofI/SYbYu22+gSIuahzOU0sl3/ljpbYC9KUnb2f
Rb+PxC1IQDnr+c5hONvgvWZGxOVEX/zpgSsaCYRtbNDattVITTLdQoqP4u71QujQOETm4/+J/aHe
jl1LjEQaxM8DnVc1Y+dHlE4GMtYt2q2qK9I1up0e96CPJKzB1gsOCQ1mGyWN7rRIHRbvlw+aSYG0
wc5lrFtzKQ0C4GZoKY3Jt0gNvSVNvhf3f1bJV30ykbyhSnGizgSza43YuxaMYCMVqT18LLjR3nZA
mo/r3eSmOGvov7s8YulnMjKAkhn8j78gstkZaZzplHbAKXWnwVgEWD4hA0ksAApKGUUtnrH5Zx0+
yTjzptGTRVjwu/s6aSv4mYw+7Qd3n3EEWBtXKaYYQTYKRPNktqZQquMuGw9PBxRznkrwM+TOoc67
R+JRh4+GgFKWkqQZ1laIu61vINtdFs7bl4E/INmO0igOjP1RUHHnTiHkjPb0A9tEAqq+yqCnY6X0
30j8pfJ3UFZX/3BFkd29fC1DhOmorOUPAFMGE8GBipkZ3Zb29THsIp1G+aXtUWa8BTU9a8sLg2J2
Nao8wPkFCZ0IDhAqoJSJlrMEuiLeHxHN6BI7hVB7Gf7xDZ7ysKODeStq1KMgDV1qyZdtIpUBGUtK
qks89yw/ZaDP3wh1+gtpXVgdFuSgH03gadlPG+SDFcHEVLlO2WezE20VycsDPuJ3n6HlB0gV8Bru
Kcv3rDYAFFfMVvFj6myoKcof9ance+4iehz4yykZok7vVwrXkTr/ieCntaY7bsMxzJZrplxVD6zF
OO0oHNilkI92vfrXzsZJiZgFsduxn85xyiNLcpjbMhWn60+VEfBdSFkFEKx5ztaebBnCf+m8xiSE
m1WGxDKyPVftqwLHkiXzs0dWAY9UgXFx4Eo6+7lq4OvrTI90hj3vf2v4QgXNjKQb0qsSjtEqoLbz
r3HlBOC0ifwEmFZLiWwyXYy9jL+1JtGpAVquf8RFxANXzb13Wkxztw38AVNf8FpgLu6eckW/vBh9
jhidmOeJ3+wdBmQaLld3f3qghgSinA73Nm8fKhp6ydRSHgq2hRVRftJ/E50tbuKZb3LRlhe1Sx17
Cq3xD34svx0tj672Baj3RWAVVsB6crY9TTnQtR56K/H7oqUdGzXRfggtcHNYDjXIPsDdKjXYbRCh
9hx/14XF2w7b66CWMGRSgOGMf2glFH//oKVQcLoB6v57l+CCPhmfrMGbXSwzCG0OZrVYpZEFV4zf
gqxdVSNyzOFLkBVdi0Z3b5QBrfoNMhYy/rHyh/ly2V+U7kbEnW/AJWZXuuSl30qMOxGl6mUfYe99
7mZTgrsHUtVe5JM2MdbmVXuzaJpnDGzpYRt9iGKtcidjKD/QKfqFySFG3H/kB/xCjZk/jn1RfiPO
eg1I2rBDhHJ/avKBVnGrkZ9wPdSzHoCt5SRk0+es44Wuw5J9AZZJ4Sy/nGiaPmWaXnFz9XZf2vpc
fQPovn+2/+9QvwbHym/9cOtqoeanL7pKG2s5zzcN9O0+VsJqWYWDu7KD0QdrXz5H8apPzk6Uamql
KZ0Hq9rZwRhTnpahgPCbprXGPQyAXSIr0jG8UBFAlJxk2O32TE+nEZoX0oz3Gxf2CFmIj3uola4K
uU9HUwyWxsVbsuFvUuletiQAD0YxFAPidXjdhLcLl0GQACVLW5a6SbZQHfk/8Gm7w/K8vuqbVpSe
Z/CahvVqSXksccqnSvBcJ9lVBjBG4AkrUjpBIQA+e9ziCr93BN8noXfI9EbFb4+4i7BSh9Qzh/Kt
tpBXgd0zEE6THU6jJlVoloWekUyXQq4hFphYa5gNxfIWsQ5elxtVZ4KDmx3nSUskBLX0Ypf/eDH7
Vpdk5SpSjSFA50CvlCJe+63lvH++DYQRwhtF9EJwxIWK1PRPYvC0CoO2tBoAXVOwjf9HggrXKY52
kRgSueBGX8uUpHi4N45QDlm/ZyH13YIXPnAssdRyVZcUEGe/y2EcySUdliuixjdcmrg39MSq8td5
2TWzWOMm21cjPGm4Y7nNopP0CA5Kw1F5FyPdqWFqD3RwCQRCONQQFKR49voXVljC2giT/ZeMqhlU
0pifrklFhxSwlWtuw32f0nX26ON3+vU5m+urSyWwZlgqDjR89IF4KouVRS6ZD29KFbvaUaXLnY+P
tFBLQRWWCqn76eiiaY4LTXyfjseKzgGX6q4Y5l9sNrraaM3064lOEM0+oQrkIr2nQjArfIKcgmp8
wtGAeFhc4vjAkEUEdHxcK+x8NcsoL2dpfmCqTwnHrxgpL5IPlF51IWDhdMbRjWpDBUweD69O+t9z
ermfYtbU1CotBTGKYzB7pRhU7ehqc8g+WKjyHUVmrSE000LtPR67a9cJKA0uLiOYrvXYbs/+JXHg
fUDcpLnmAPkotNSw090U529Cz16D8bcFda5tJys2+DCsSD5pieFEIc5nY7mlArtbDKrUS2XEdNpD
coLk07CNEzMMgqOXdoRJMNSAbff6yELOiIL7iLlsvbVkxGGWTXMMBedRuCA6lskf9+Jz8+YTD3Qp
qpRPvZmlUpP0HPrDYHsPwGQfvm7sXrcHYhriLC012NUrbnu2QMPL4VvYeczAJGBdm5wSsoEMHh5t
fsXzhbOcMKeySYv7NaoOIV+Qmv798Zg6+wszfRJIToZyqg7NxV3flR8foX8mq/rokdebS60EpizI
Y8dV0CeyBmsOYUfJfzMYKPH0VENiNfXmGnMlE9NkYAZhPMKmOBJytC4sAedPMfAmEqwQ2h9jpph3
7qGJ9xtMae8zbGNK7KWSgzrX5TpNRfyP/hEizY2QDvMshU+DynCxg6kW62yC66ZbmCz13PZzxTEP
z+uVT48ezwQ5dX8Smlxd8MHco6FjfGaQy+FMDQJDG/XL6pM++6wk35TZeK0+uQ+KGenAyxSkUxpU
J5DoerpCV0rMWlv+UGR7e3ajQuFjz3nRPnrJ9GO4bu+PC5njyWx2XkpBxwgBVhMHNRFgIWWfqVkT
GM7P0WrwfYMGDneBAhqXQFVS5JVCLx2dMfeNHDE/fJEtPYwMjGzhwuLUS2Njx0kSziDH2D54GmX0
XGEuWWllgB4VlXJjcpywro/O+/TIZm3/hPmBiMdktPhCMq/PSbiyHBqpgpFagMnZaUQzH70INyDr
FLLfX7JfvpPEyNx+pp1tCTH74eUwtYvRPJBmucJqyYdOIUt8cB/qiTz0gyZzdwYVf6z/wRObshPu
aI0dM6p6rE4ZcalksPrpXZ4dnZqwqDy3KKqAbJos1QkhAt8ReHD1rqQr3lZxb81NEHP3txIbzIk3
aDiOQW6R7pL+eDdPcxzZ3xbUFCqdHafn6NMHwJKkS0cex3AKSU2cUaax1Izo9m5YBUrDMLAZucmO
1BAaB0NqP9v0AyFJ9eoODEJV2E9HThWp43Cp2GmWFPADd8a32Rw0D9SgBzVlE0A71CNycHDoc8c9
1MARaqRdUooIHoVMFFcC91c7S+f2wrPhz4GR6ReeOTHnAXgQUFG77UCypHqYtAbA/bwUTSOiOKRq
UuiOaWM+hFzAQUc39Bi7Nzc3U91ogCQGqJIEMbsDeTb4j3/XktmkyvbcoEYUGeplatNBEzCdtE/Q
48ADYu/THBN52mO/JlQli/p+IPoP2MzYM6xTKEVVkqnwZabyrJtOmlL0tDrQR/nbyTPCxlv+xZZ3
Hk/UVCAyhbdNUgkoLsMYlYgs9SYD8VRT9mqpz+FyeTMFyh8Cuw1tgbF24mIUuRVYwxcxnoICQ49r
LsaWZsimE0q9yve19b7xjiTYGcBLeuyDaBM0PrKjvgjEZLqbigvlvK9jeo/Fy+lybPdkrqblq3Ah
iEnwv8KVXgUSJqAHiu8sR8cCPpbcYDwpKdcOAV7xLjOdYXN5QCFMxXyk7zemlgzbINJt6AeD8FKn
sojCfaa7YEKTRdiHFiuI8/O44msA1LsHgcAzqZjv9MlfyG7vNpUSUNZGpUcxxAyuN/MZjfhVBIMo
2olqLnMLt2lfZ3jKm3bTpBgGhaPJGLKu2DbvnLb/1SuJXplY65ACxtfeDK2gniqSroLXkwRx9VzC
1FaMrgzotoDTkz6hAAqSU2nNDF3Hq/2PQaotVOIOpvfboR9lL4iGfLOoooNj1uw6TEFgVi9xLwyW
rKG314iKxmiCqV9TEev9B/4Wys4wSbivH2UGNefDLyNTzIVLBZbLmjkk64XL9WzJ9B0Bs509RKqV
Ki26aFGGeS8NXTiz9xzfy0IOKfH2z5IYmxkK13BH4gX8ecRgaM9txyZ5bAoqppsUffBEW7Gz0vZa
2l6TUkK0ytXdf1W6nh3Ak5lbTavWk2f0f2os+VqaakESE6tTBIwCgZ55OyTelO4GducpyTeA7fO5
naVyqjIdi59OgQ486EmhQ+p5wCQDDp6JIbKfAdkhz7+S1TguPrGKuWbWEK3qpPYYqjqexe9Zsuq0
dg68cVhDrvLDD/62fMvQlnTC9yrmpDhdoVXS/72fT2kBktt2w5Im99k2GngQsPUlip6bexDlOo0O
izDwb0uCeKWkf3fqR+14RQpYNS6Nfll4xXtV8Np43+tsdxsdXWLultEVecgPiG1is5pct0N4WPlW
0bQ9+FLSSupAcbVes/rL9EuF/yYdacDUHe0bJEicpcg1kkN5dUwsBjatLNu0xRCc1j95jp4yHo30
OaAQtoHao6Uv+OYqf4OQs3xe3l4rDT6OdvYQyq4quuDs8/PptwcQsWLHdul8UQSgRxc2Qc0hlpwq
knAya7gec28pSYuDkMOUVwJXer6tUqjPkgYhgcHHGY5rZK0XYVp6ZaAhnkAoa5w9PxoKxr9BHkWE
Ad9a8zyVHpkPr7rXVOSKxBbExvbrbxMrr3QVGPWClDN++3Wtw5BG0R6qQPwEJGrnpOO+/iMBEb3l
371GUtFPPwkavpCj2HgYiUtKFiSwl1G29d8xIBpfoy8E88fKlwnvvEJRiK5z6uvGsrAploBTMxp0
hyd8XAiEO5LN6Nh0ocZrbwtTNGZigoJffvBwLQgHLpU/XO32roUupqyY5zf7hLJUT++RgOSUKAcw
oNe94WbTR61AByq1yVTkkhRLdnWkgjs7sp/uKrNMOzNCa705kQCmxNPAeB8xnP81AXVzRDbNvzjb
Ebax3ZNzvzVJwsam8y5GhwyykV5CaYve+q736qHRtztxdOgvmIREtDsFv5vB1qHKhhrzGgHdapve
Rc5PqDKnD6fU4hIRGqVyjl+N8n0tOQDdFP04GJnBBNYROj01G/jVn5eH8rxGpriPGvrifw5nv2Fo
SiwZSN+aTpgRGa8glSNxVKgSg8jxzbtXWdT8Zf+7a60smYn5XM9JOLyIfQN9OIqDUR6jCpchex2F
41Jsje3C1P+RuBJNXM8IE8Khi8N1AWLDbNnBZv48udlbEIGRvQ9AFSWNjBh0ohCwVJLLJ+y58mfx
0izyRtTK+lgM6B7IF2Z6Smcia4mCs/ZsVizBWDZCFXfScEO8hHw2dcrGOR8Ez5uTSq+KkM52Fkze
gEj5NVNDj8rdmBIhatvd0pGM1SKNcd0fagSNw0TUSll9NrlU2jqdtts/E0mSDKnvrs+a0kZfgGNw
BN1B4nc+00Z9Iwsyb2Gd5FPaqomCKtQGIb7lZSo4ptDVnisHWSXQ9naUX02oGV40J5dD0IJLNsAh
stWJb+KyCM7TZria4G1eOXvih53xIvWlahYans9imfOpuUMuYYqt3YBC8TlJW9gCdZ9TZ2+Lrcfg
SclmKterdQvU98F5y29QMuHJdsFx/rh8BGOpjsBzIHjh6NsvbwV4LWJL8AFvhGioEGaO5ldPMgtQ
n+hE68mYvAQB/Eav5UigQ9sPQrqInEEtjiQuavlnBmP/9DHs/r/E/LOQs+xBXkOc/W/goBhOkfd9
sI6SF0eSlMEZYUtTLpPOs2kv6EkDS45Xw26u0ocGZv9UJuTaby0isW/7YVOrJD/OvY9iSdJwt26m
qSdF3e/AhpQ/nbrbJOuZmir5OlJGEgTTJ2KaVefSXZonbXcsS49dpF1cCyvKy7M0j+pYoFf2R2i9
zA77y8UxoJE3D/XGWBQs4bnwmdxBiZOwEHDGOn/NKJXd5q8Ua5LFDFua0XY/V1oVytmup52ZkvKN
plUmnCq+X5qDs8D9/OifJbpYNS8bWmOwKOCyJvc9TeAKXluT/Nw7sOtC67XRez2AwARJZhgq7WM4
BkbP077Wst4Y2902T8qD9aCxfRAzEa1vfQvKxHj6oCmZs6dfFfB0/DIdCT/AipYck2pNkHX/OCQR
ms7u9tIeNZvw8QjMdGpEVu3hXGWfGU1qtHjA2YRBYUvsW5aRgG3a6X5pwQTpfj/2JcaHkLKbYNoX
bl1WtxPffK0hqGf+X47pHHBocZ9WiJAnVJxE8v+Mhsztpb05kKJ2I1FP2mwU65rFoIpEbKtTA/7E
fKrCHDLvHBEiREIxnkhDvPfsNJIYWh9l5U0gPiZ/wmA/k5HBLpeweqzdaYyzbnzNRl1p7WU9Z+UM
ADg5kkhSbPkvRfnWbK/nRzZ7dLdEIqAl/H17b83lMMTE0VJr0NEb5NCqc/AOmhOqqHBL7PFoAHYy
epf7M3BjJxQbaTmOqWfLTYJpjSwiPjXCqANSRV7DnWkczSHrqGOobrRRwRq4uUeC5SDWlCjLduyr
PpTlgcCFtoA2ZesoohMlclW7sZtGACx8vPaJriBhiBOG8AnU/D27l+ijMl6Y9ACcnJKraQiAVdnP
nQ6527mtkEDM+wKKB9lx8Z3oHBxe1BboSzPa3CovxRhPlvDtU2BpyspdFyoCtZOLGlUz0qAB5VmQ
JX2jKae05s6uVy4Bu05aByhGyI0mD25rxeUtFoosU1DWxanQXMA+iTik30H5ng4V49PlWH+SDl61
LcsIvJeCko7Wfwrl8w1dyfSeiwRnRQAYdlU2/rbuIliRBtE3Hg5AJPljrdIRwLgbShfoLp3EhgfV
t9sR0tC1RgQECuXMDom9BiMWrkW0t4RKgEeI82U7UBjTqVO6y3mBFGYejOBpixVU0DnD1bJUPewh
BbxvaU7nabdzaWPNtnFKvpIq6BvC9hVzEEH3t7dF0zcKaeC4zt7WggnSY2uECdBaNz2GgBWHRGki
tWrh7BWg6CzW8R9z2Tcw2heDvAqJBH7jocFzQS/ke4PFYpM8bdoTWBhw8EJM8ieLEsQEJzEnA/cP
d330zI4RULLjnl15jnLysZWAlnM+ySfIA7J78s0G+8qyAuOOBZfdZylfY7uqP3Kmt+3bRvxU0jFa
XNZQBIgbYPtim/Sd5h7eNIIRws6L117CJEHf64IenfgGuzKcwi8sagHASudJi+DubiLVc0OFrgKj
n813dw2hdUk/aOktbjdc7zUlROUdF9TV1pjf5Ekp4SqYjQUQs6ZIpCSZmmLcT79mLQVDg9XY9TVR
4MryMrVl5RTmrdkI9D1gJ7VOYd/fX7zVpOtJC7dhZGwpoJbU6qQg93sv8Fj2geq380lm8Zjao1jI
nFnd+3Olr20J4Oqkefd8N0qM4/zwLX1I4JKgWPeWTcfRcY1kE3sLaqSGv9MNm5G9N1Iw8qOA6ypO
f5Q9X38w3+yBe9m5YdssRZMa2ZitNeF29e9yuoMrc2oGD4yhD45JWBDrs8070qSRO+k4JeslvZiw
Iynf/rIpXuDmlhIqkPab91OXiNGtzEfe4iNUeh2HoQ+0f9Eum4ofS8Uea8+alkRuvVfqgYb/M+Ju
/Gsn9O2mymeSC8CYhxtwy2VUVYkwkHv+a1Ud6Il71B2ymBqiO1++1LXJUYAzfJxMqKCrhZhN3TlX
9lxLgHuJZfn3zqNe5KiypgB+o5OwtPwQwe+H8kYOXCgdv8IRRN/5E+PTwiXTP7clO9Cj2Vb1KmhX
yKKKsKoKGj1YMpLzHezS9f0TLQpujvXoghfO5+v8yoP7YQrSt7K8UrJ0g/GZwhUiwherrvt19XMZ
/9sZXElYO0KC39UxxodFsL1I6pOflVssaTtvttPwuYVaiZBP0oE+I3MfXd65QX/X3zfHiLm+BYMl
QBW/GdpoI4zQRA7UFwql4NSXurPQkKmmZFMgUoQHGAjTnsYCQrJvcb4MA/Pkd8WdPZQADL7FC7bn
fWbWN2UwWFWvztcDh5ElmgoPiNbEJ1p8N8+r3qgyCMw1OiaeQGOwZPambFpiHsbjX/UP4LHjQy4X
VACwuk0tPPo/Ghs++a61gvGtsyuKFgGfEzYCbvvADS/BmUzAn90IMKd4+q/CSyv+Kxrsn7z6sMNg
L91d5An/5jEVkqDIDjIG6dTCPS/1Xso7B4kcSMsvNj0zHzQFv7lahGY23kcSYmFrSj6YSWtScGhX
YmAt0oqhYCNNSMIcBRXEaQgsVtIbuHllJhsT4PWEtAZwU1axsFYS45FECFpO6edO2f41wAT+SSL1
GY+4jv397VtVtbgtTPiF2LuZHqL3AMsHLkoCfFwH4ycrQOLW1awAqyA6MQRqKEHR9ibew56IumDX
4JL452xo5z+JuP50ygTOX3EHJ76U1gmhX6t61rfVIlhrK6FlAOPa9dkxSKG4NEpN5cMcPOZrXCs2
M9Sjr01Hgym2moUyYLEEHBz64wlBZ0UVZoLxjZYG7MFpgGxEvesT8MMvFt3P9qCvMDp4nzJ3LZj4
B7ttwJUMzrMEn4hjUvuRYlO3aFAydp4h5DpcZXvvB91kY47DL4+SqDwJYz2w2/26Pc+dQIibKrFZ
N1Oi3eeWJ49QoTcAZ9OifbYhel5EXQb9HreQcS8ponytjbcqtdalYJwcCU5YfWxImfmrCCj+xgge
mqLG+L2zDFRjJusepFuijFYPTGdE7Zz9kG4S9uh/ITkeJZx9/pRp3IbELulHzxMhw/0b0QZiK1vr
Sh3apPNvCbAHGWmG95nPI2hqcp3+IT00v6mqDhATkxz8GA3rGW/i0GcP7sWeprTuN4Zo6tpavLR7
3dhupQ0tpvnWd4eb7YuobDwZXZd6gZqetUKT6pPmHEuGd7G83pTqWor7h6cItDZgDpEZB+Z7SrGr
GZJNKnPGQ8vrlGSbxzC/vEY9uYQE+7A7K9ckaEnpVlUHUo+THYUTDgg1ZzxW6NzY2nLEWHlOfL/X
5ey3T25WH4PExFQJoOQEL4tLNYQDVtUwJxX7AiaCEGC5kfTn5xExed+AHu8Uxz+ZwsyEy3NJb/bu
Fef7zEtgVH3b3UIobxPMdhKEsM+PDwYGLPTuzged0adCBgnXFdq8tRh3gws+JnubAKHyj7+BFty0
yFnQzZXW1uc62I9tOg9J+SLLMqbfS18A/oBj2CoMXIt6HJ7Upn8NoOFg7C1OrA6nJjjENDvR7ryq
gLUEhGW3eX1MPGbG6m5x8TKeZIPk+BdpYHv65jJPjxGj3w8k5FuEMaNnzdl7AyFQGfLC6lPfuYNB
pxmMpK5oXKTCuKWKVxEF9F+tQ68JphWn4GlUPC5W44KBcXfo/hclVOmb9S0vrFJ+a86jvwTDPiPg
MQ13STVTLksZ9GTWyMA8bOn5ucmUWGam7eL9OvZtcxWUwL6bLsLASCd35hYhNKxA4dX1bpkMbgYR
OC+OnZI7INKxUNujaqD/cA4h9tjJRedgiXeiLV4WeyI5N7zNafc5zoi2zkavj62UfhYYcBYiLMwm
qySn0pXamScW7GK7M7tQSPfz6z8pEniVbhTFuYfC17OTyRYnrVCcJNsdtL1mhQUAGoQiuzrJVmuD
hk7KoiZEqT7Kas+krUgoa+FgzLEA4LnsASPUantM4wemMPsULpJJGyY59KTu5PGO+GURVnpEwWw2
2vfLIs4KOTF52DvOuSo7dgaxcIKp9u/NED8z32Q0P2PguP4zx668Pkdskagvun1q6HYmsv/DCEId
p4IxisjQqSlnfP9+wTOIz1iqcmr+XB17G7qv4ZJL+m/unr3wJ2fjZ6RbhsTKV39iF1B1joWXraWk
oa7S4E0Tr6F3GEJdniW3Ddqz1QZMswi3fivWKijwK9SlzneN279L+Vu8hrEjvtxM7VkxZqXgMFAZ
6VC4ojo4zsRe1TT/iUoKg3JTI0UayYJiJCbPyFCXYABsy/o6ecThLx7Di9psLicWzFDYZaFpAdbl
8LNYYapAjdABP2r284Upi6AqhXZ8Yy7d11RMq2+Cy+xlS2Tg/u34hVuASlpjeKdXcwELt0xvKbd/
VH/FoAOnGhDZ0rYdd3HfxH7YIk8bPx5+b8pjib1IFtwnrRyT/fx2jGTS2xsQrI0EQ+5yCNVSj1ca
ARvaGfovZumbmVlH9j/gby8X2vmc5o048wbAdph3bEE/V7G0nJVd0mgVsfJTwz42CVSlpE/QFtD8
yiQVKuM+LRrq5bjWIXEI/rvpN50BWESaLPrlCh8LjwPEbAekY0D1E7NsZRV8DL2dseNp/fx7x0dX
Aq1nui8sCZXNKq3wJF+YR93O6WuWwFeYqqu9sjluRsCl91Gj8jQszsA//xHr2OU6g5HgrYXU+tBa
Y3TRdMMEtOuQ9TWeA7vcD36KmQGBe7t5EAWiZHQidhoKa+1xZGZ9MocDoKlDm88eCDUMiWwR2Z21
iDXHHe4o8RKXzPZh6Jn16ZUkI3CpfByYenWekzycrk0w5JURDxZVCAZVquofknh28bKzqKZH5RNM
TLXAhDOPVbpWpaEmopy/JzUH+dByIKWwPDiIw61X1JvLKx5WVndU4L4jDzKVJAex76aEgir1bw2W
xaZcmLg3p5CuE0eooQ/1V3P3n/vfZCOEwGi6J+IlTe9iSUPop26dP7092hLXfyNaVAg7FWK1tuvV
brUIKPO3hMI9imvfuWOu5ffxHjk9asJaiuZP6Bx7xJ/SJiizHfA5LpcbvCkS6UHFRFsLjQVGnTCL
DOCZXSQHyccuKjpXeLVp0XH3iufjqEZ5+1Nia5rBwVSbDMgYQzwzOz3sumNnUXpIHKdDwI/UeAJ1
Jy4400zjIMATE5MCdxlVA3Y0WfFQBKhFwGVsGOlcyq0vX9oXaDH8mGbviE9urZ/0F+XIv1Y8zR60
HMUdCHq3vCP08/G0xRk874xBuaA1PJkgIN2NsosQMp5Y/ndwi0yLdhy9Woc1uwGEiiALDrhAaLzB
wkE4WrX2FNvA9WTnG+XaHJT3JwppttmOHZfTrDNjF0viqDIH+Qm/efFNX0B11pHduiBqAAyy2Js5
hAzwa7PT8/JS+Lw2BRsnMEoIv7h1Myd3Y1iefgNomVctRN0wHQidOObTGzW+aeW7WKiQVF4qeCdK
AX1ZN2H1n3N4pjRmTbbp02WfVU27QhWUBduu6QOm2+xVK3tm5u6Cvr39zIGOmrJzaqhCnXmvcelv
hphWplBqHq1sSPujxun6nEJv5NapwgJ/LzrvDqWoy/gtfIv7CUvn37cZXy1ZrQk3GorEbdJs//wv
5tSVw5M4FZ+4yBZqUWXlf569IiYwMuiTwbVLcIRfAJJLU0LD1fsJt+7TKOLfTgIBiGY6qTFOBex9
ZQWIlD5ArpEF5uiUyNlvfFSPx1nXEHlG8NoWtxSJOkNCDG0siIbAuBUljGmA3fQEOLPwqTKcRl8A
gBdZQ0WvUTfrE4S780ueWeVJ+MVmQfEC+4OAK5ji/ZdjfI5pNjLHlrqdIGO9J8lTksLYQQAlXYlN
x2u5opthqbQHEZxXIRPq8cwRFifFv2ikfOfQu0icVtmrX2f8Ck7ebqGs9hNwMIz6aZw1hq2zoY+x
mLuripvtE7POI2CibdoDqgMd+jC5MUCe849PSb0NbLjE7ioJ1kZe0bQJOslQqZz1AqAJSqsP+Wgg
f7WGl68PGudTKEiJjsgxuqiJ1x4O9buGskCFKWGO/vb2pQLv4s2L1ZQZlYvzgjzo5FeJpLrwsSZs
Yh6YGGdGsyjCmwZ2t039B1um0yVexuIRMT9Ot3CQxYbDdCS03l9rgYjbDaL0FZkODoIgbom6I1zD
H/Eq8Tqf9QkV24S+rN24SzMPZnELj+fI1ToRdOCuE+ZKJSO3U4EjtjY/GSr6ik31DW+sEyyNsH2c
xubcrJsLxhl1fN9RubyJEn6IzS8jED5jy1TBN4OZyLkbsnFQMKTGNQ3i+f/O9AT20sGL45E95cLs
slgsgi30hf6w37YOUnUP6uNtMruW+Hz3qIbYmUrR7cXRNSqJkbtS5dirv5P5TJBPbbEEdb5yrOOz
u2Sgq9NXWge0BYU9emYvNIAq0VeMDylmM6VchVi6YKal25KaVVF6mkDUro06RvBv0HfQ5HYLcRaM
0L8u606tA2+O7iihEchNkd3uz7TOYb2lCx4ZNLRjJ3y7QTlCMW2x6OOUCGkqHf3I5MbFa1HvgTW5
MUZcD+k0QKgZfyYC2KTIIvp0BC2hEMMGQfky9qCHR+JCtMME7tGIpkMkaK215YCIntO8Yccrlbt+
DO0HI3B/zYJI7G02SvPCXWe9IkWIrU5glbFtKWaDG02hWi8hiQ1DJH229zciuVTv8lkWzdy9XNE5
vwM72bJPQ1YAb/ai9JJh9oOZPJUwkeXWa6ENR4vdtsiuwMsknevsAwJivaQTRec7K1hd33UO4oGv
1CJWd4+W6jyoLpcl7PF39h9qykG5y5odZ1HpZaYnOS2A4UHozUfm/F7g5T8nICW2puMIEttncD/5
K8PyTUmOOzAPw9KVYKy4QBhqzW5bFBsJ7QTssCCAqHz4T1IcLl1fqO3J1g+vgFE6R+iXN6B4ooLm
XIqNeyOar5Nbz4qPYAFSMmRz468W3/wQSkYvmsAEzV2XenqhT4VKuI+0BiIM5lj/lGre5CQzmrwg
h9d2u4fCznUGMITdBsEaI6o7uEtXRioF+syJaT/WRUh9uDIrdOLh4Aiq6ACJLDPIQ/yGRkxdBhUY
thx+kJuDY87rHAKN0l3ALC9wToQye6lXfTcXMv3Lbc3O4BgKl09aM3nqKrK4UrmckRCOiksR+yif
eQBYRF6+GMZD4SoC01oiLpCh6L1Q89pDatsejJTYr/sPmEw5JMyD8bDPuIMcgxJYHgzbk7AaF/O9
QEgHMV31dKtmR1JgZ7ahNfZeigQVURUO2Ci1n47ijU6i2h0H3yd2qZ2VkQnxBK14hbEtgQFx3kRt
kp4tS7kOnuzlGmYdDVj4dgsfuSVDSLvPOrgfFQnD0+GpwWt0mTEYj17uzHTPRoQU3hPtHHBG+bz3
07nI4QAElU9whfArwrf3Tj45qZ/meZvtbSs9W6Fx10ZFVcbCyiV/Z4+Oc3ysVs2Q9WitMYlDGyMP
w8tB9489D/DKywwjufuLzeslWHGydKe3xiqYICcv1uvGML1URUXINcVYmBN5uRlqoyhyq9yCwrVo
j6L6jUZKTauAN99REns0HiZdmIpEZd5dXkwdf6sPxlhejgWv4VmJgTGTTJwLNJ6h6lNGI/luzr4r
5gIX+JGMN9wkY8VH/APjTkMZE44Qk4se3+NwzjtD++RV45YNplN7+d7jwTYuvY8MAILoQFazPS+K
+n5jhQBwrsLB5+aNIT8BopASy7R2eYT4fjYgtw+2yLrEU8BdP9Cy84o3l1Cm/mSjgnI5TI7muMgQ
I6IAFSeAa/8KVzYQD5q3hpZq/hWzgwwBvar8ztlabgg9BLKTCdCXBNjjPjq1Rxk4HPpThRW0UZMJ
OSujgBCvVkwOnDQpJV6qoCftQhxRRlB6ki4ua1fGB1Ia2QxIcjiu+COqNbr5ZG+82q6Dmf6VuEXe
ggibvURH/n5WoC3xPedn+1xvf4plqnDAnW6MA+STrqLaM54emiuCZIpt66z+rUK/kyLam3Nza7pU
JizeKK54LXSyQ9KyXmQZ1Zi9mUlkfQiarluRKwd92i0S/XYxEa/EuWuaQMBJE64VyaEeer6vz8Vj
HmnNbz17ivNvkLj6Rz7CB28yNsptFk1tw6NmU005t2zABA7QRkJpLQuaRgdsdMNSTVWCb0pOlO8h
lnY/IglGyTTlrwCDhU8oq6XX33Y2N+vvTAcrFXKTebXrQxRwaP8ARaSgsqrlyklFGdyU2XCi72Je
DbTwLYWaCYQokznsscFW+0HsbHA/x2OGKQ2Ssekar97Z7R4aGhlBHaaANGOWPq7C6tolo7ySxvtR
puf6PsLnebNnEnZv8k348T6ZsL8+Ox/a+/iqUGlfEmFnclSdh/RZrCiw1OPEQASGVYdy0CKJWH+q
+UzLPImB9gVs8TK9391aMy6iv9At1BTW4fA5hWlbgDYHVug1UjChshntQEb/9csmqGmfdK7dcv2n
EoKGJfzV1Y8gh81vqTep7ANDqJ93RIB9IxS2Fa+klv6VlJnQ8YTyCBG9iFQWBreNEVm/p3N44PTZ
JID/aUcsZunfZPBNq2mbyWt9iYHGXzD2Zg8yShnzkYsAwJzwCEjreSQJZTVIxeTLmTNMbCwLytLz
rIvjCfhVKSx67f7u5yxlGLFLC5SzcZIKLaIcg+zUnb6i7KyYO9wj9tY7phVloXjhnKLWUTDAKGIe
D4YRgk04GUGnLZgvCD/WLul9AABRoCq7B9xUgdm1lJEEBXIj9iLsneJ+hQIWg61pPP0H4ghU7ZQj
JlY/ANh/gN8zngk7Swa+Wt5PxtcdO/DqHd3r8q4oOoEh9xkUXkpTDfqbskycL02CVfrVMrXievYr
2thMBwsp+y10HQmjIO7/0i2GoOGCuFCJ+VK00KckOvMDVtdB+hDKW/tekfgIraf+KO9e8Gm/JN11
+kbPu2GSGb6NJ0oCXNiQlEPB1jESm0Lkhdj+GqEe4Fmv+QGpGzQl16fIlULOcC5BNUe46Mc1aK5u
bOKgt4glb9/DLp62zfOhMjOBH32TN+OsR5JFEoEnqmNp2cbPEDDXDxu7EiRlWfwZb7Z/9VCq+/OF
h4G8SxrMPkA0xm0rXxQBQpJ8+9ha3FR28JfhUG8wpRzlHqm1cMitE1fmcr1sX72MphNgStlTNavv
3hZ6xTHSRG4x8LolnfGHsRyayoLYStVfMhL/JBO+2u6As/rOTzKn225qXhXb6Vb6MfcgKxR4iIkb
bOWHWDlNF0BmGl/L44MEFrjUBqVdIarwlAraT4h59UGv8PmsssWu3U1AJ6KTgUB4dkS7OZIAWpXc
pcVGrM9nPETYHK4aMYxW+6mFIxKd0zkpeRiUnrzzssOrvBUO6iu5ixMT8UXz1LkHiiRIC/Fe1B/h
J3T9iVetMz3ZLY9HlZKPEo0cR40ZsKnNYHmw1rWT6yFbqod40oQ+LE15maNd3+2EE4QJ2VzgKK34
GKDuYUNVaBP2jevB0Dltr9uAF7Hr2gqhG9emhPyFamlKbRp8K/wGvSE2Q0UVXffavQsHap980wS8
HHggJvbqritBdBOg8g91mtbEyM4lJwPtKMLduAn916aXmMXAo1l00O9VKZ4Z1GEsNrQAwrOdb7mn
rb2mHQ5ZqT7XK96lv1hEKWeTdgRVwSIjBRY0xPG6E0YZ8J5htMOUVfv7zGbgJ6RHOezTKhHZuFex
I8YGeoVPtD0/XEP1DOj7gLwk64cdFWwMJWWgud8JP0qQlI/eiy23evaADDgroGAA3Am0MQzK3kQp
YYYsxs/Nc/GeYa4AET8VQ7rkgY/4lT1iPRwAOkg3f32hdh59+VoguBSkykvP9SMfZtIqD0hRwzgr
v5mnTz9Yc8N6P0/VZvTut+Evr9wn3dKRzdB4hy4WgXOGuCPQnKAPoa9m5v3eEQr6KEA/zgBXUeGO
X8o3YiI+4ijBCxE/obUeUBMePahLLAE6bg1F/X6ErD6CH+kXQbmlPQEj1BYhzbJmqEY98F4XlIYX
/NrxTLl/PvtVFmWod5nPxP9+wtdhjB5BrHVstyMEn1kwnGZiML4hA377aBXI6mYgsm2cVCTXVNiD
r771AYufy4ofh2Dp1fHU4fKG/XGD6XoeEBvq/qdMIf0Bybs2gtXom7t93gsW6gHz3rRnkPMqmrUI
qIGKsUwdlo2I9w4ftHmjByHdFeh+dHnlbiyl9JFqmR1WN3GjDhpG0KkuMjEii65ZULvKLtHdcIdv
bICrmuwfUKC3pLXIy5zY26lyrUtmTUAz4II/jiBSLtb76qbteiVZvVR5/BxF5QyunKzQpzoqnIPl
PsuroRz+xIIqPgosh2qKJP5ylgjZfN8/UfZQ0p/4foBsM6MRVfxPoxHAL+uof2Lz5xzOiOritUfB
jiLt5T4wMG7iZ9yOsybOSV1Kx0lmg43RnGKbuXgvw9Ismr07/BKJDN6dthHzHg6Aty+R50dnU88V
WVFoR3BgQujiDSOT5jPn99+FkZ3HBOR5nNm0cO7LAIy4tHVPwz7F869gvGCdOW7kXkCERUpMsdLt
Bov9Sn9+Ez9NHLTUe1tIiv4c3uzwkNbs7fic05whrdZ+JqAD9yNZP4WLwqBHZD+KTLO/lltHqp46
ckjTpCReFBesPjMPZ1Yf435iW3o1PCqAH2nUkx6z/PXmoo/Hu4Vpr2Hbnj2pUMqmIpw/ZZ1hToD1
YNpBlQSR2q6LHgcdqMd6p+v3ELzMpXaEpCDgIMnKr680iouSJ4quubHxvZ34BhED21P75txlse4i
iA8KRG7+Oyvds+ErUDHDCjkyzBMfiBWq0gb7ce5OxH6tvR8sH3JdTL5U2IA1gK1pYq7YT3r9Aw5w
v3dN6l490GD7q6B3s8HKY5tfH8YZaZOsuvNGEk82T5c+IxlvrPvmd1uJA9sFFRFFO9RSxWiw1fun
aujNMzlBhDdU4SPv893Jo80TGGzJcGApvl82ywk//j/XFy8LWOaAgaUCU+7HqQYMr71NamGMifCk
mVmkH8v+L17w0NSC2iBkS50pZCCNIf6nyWSBI4UXum0cuksjc23GPapT43xz2T7BCHdSW79Je7aT
N0aHQfBltala4rfxA/1/cGmaGDIQB/A3iH56p/PXFCL5nfo1P6gz0LxQhVVr1iAc7aEqckvP+xG4
wg+KZxeZcEq6tb5QhjOnr0v0aUpZMhtxYcc5vCTV27y2yBPWqlShPGw2IdWMeIxKGTaVCS4iHKoR
BpEfhkqoUafQg3TdhmKqYxGOPsHJAnYC+/4bGcM+7k9s+MAoat5uMIjKZDxXoZ7ThvTtS5MINc2h
zaDHrW6mEJ5e0ekOtlyMfJtfyuSGWG1reOSSS45w1z+nxWMMWtsrSjv02hWbJInFlcmSMgtqmx+D
xVTD/c4cc1y/ibP9PssrHPfWm42NnjNkmFnVKFhWVTizCk/B/VufIjM4UOwbey04bDaf93+Gukkx
Xlma7cFlqbKzpffN3h7fY6cUpCTVLmnA/uRWDx8h8/JkiKJq6BW3rCZGhIbgCzbVINypXV/0Ljit
78JsMUnJ6jMGeM0hPvIEBC2Cp+J0RjEtu4c8Dn3wwhdBaSS0nuCnbz6vK+nOpnKFRv1S0nskwG0w
iKMXn5R5MnnyvB6+scnNC2/oCKptwp49W3FdNEUPsKCdE0rjWzblFwIl4UdKaW6LxvFlqewfB+Y+
6NGCUfUYbVWwJG6JLiskPKGCTDlqFjZK47KAC9Adav7mLRGBY6sdYZ+zCtIkP8ML+zJx9Z3UHXWf
i7gvkGgh68QZuvwDlC2KGZwc9U3JIqaVdlXzvLqX+Bp5WVBkV43uprXm/xg/dHzOPpAqgXFQRsci
c0Dpugpj/MkgEvQT7KULGOCG6Ggu+xaETkyOUKy9dSZPcXdrp+9yMbBt6JQvHJX5nGbd5HpuGPYz
YYzSd+Kvacx20gEshv6s/jrcEqZyPplLM0NF1ZcfKNhp18z60Xv0GzoWvoFiLul2d6GONx+N+YGp
Kgv0M61U+1XBrQYhe5aCkYIc6SKLs4hYChSRc23ThKKUm5ASFD4QAKw6sHXD8gS4AzjlUMEoJWoj
azD+z9NabK37lcdWslpqCSvDKQ8995ViLJvOATYa2/MayX0zXNmLYZaBmsWu6Jib9h402XIll2ZN
GSPpsCRUfGqRpjL/nQko/Z299ywd5p6y4IGUZuFzIwOqfJqbL3Jl6g85hJgLnupSGxqZ/mfqLxZS
7BwKrrNZiUDes7sZpb9bgJyajnbWwcwykOhyCyOqPEpoy6vd7JJv38RqGdA5lo+PKzjeVDSEPwZq
08cqO9vtKAQ6EL6uoQDoajGUEExuCerKQMESjOGke8llnvd45A/Q0apZQdCxyhMsAjIJRcwFcruD
22di17KnCAS8dPTvMxtSygA3JUcQExBSBm0PS8TSZmDBgHMG3c/sYnArMtO1HhdDjg8X6I1jvoJq
67nTsPba1PoyrffttG7Ov1jZm/ou5blsAUWYgjp06c9EQJlx/K+Tk8LtUI9LiJXHfAmzGHz3mnUO
0SCIkCInuATRqV1Dm68Oslw+AqRWpwGBT7bnW87cdNpXujfOonYvHbC7mfwyqjNGUKO1a2zVt/2s
AP334GHvhygG4AeWP3ZUvs8lKGPCuac70PlUF257w2YnZq6FyLMxAAwUCrqXDv9v7/zn9A6oIfDC
wc5j5KufzPIZmsKtEdzZtHnIdsn6BokAgDJtxQchXDPdTEnkrVHuoWRTKmuxOms1aJk7d0Wf2Nnj
geQIc2HHnZberPEemIi76gEziumJj0URoWh/hlZO8IY2zZ1v47I3CDI+IzWPNojsf4ig29k26Cpp
7BQRJljF/3qDuH807KEiwW/jloT+YliXKyb8G33ZbP9NU8w2QrscEHs8MnmNur628QFwrAf/6n/2
JxcV3k/wBnnuWZJWSvyLtqPrsx5BCwN8T1pYR7PMZvWlcnWXIYnYvqTFVgDISkM8f6IZ0475RU2H
E5/jKNNcXCj/1gCsyw9LGN2UNNfPKTlIo60xjJkuKVz4igvuP/uwXAh8rKgAKvC3tjREbqcJNUfB
JtcvdgTj+M3ntH33LN7AKnc4USLx5TL8vQIRSo4vxDSi+yVOd7HaeTqcl3f2rZhrp0HWDRAY9yvA
QZ0yeFUa+Bl7GZRTNMeW+34qEN98eSOVvQ2F7Ug0hWDpypHQiRYB3GzrzKQxtcsYJtxct+JepqCF
WGmIdUDsrNDOGoHdirCK7S7kF0vL4wY8/TNhiSb93lvOemT2wcLjkDaNjhpD0nRpArqZVU1xWdi6
lU0rgbmnZqZpQHIS00WSJa3dxHh2+naWyhit9QBMaUE9CgskvLm4DYujmHbppqWZB1Tex2rQC7XQ
gMys869/uFADLjhEHbtqZi1zGqWsPcpFEJnEkzrF9TTFiZFXg0LLJ51YsJZ57Rmgn+XaXnFBJdYN
CNpCEOTwPtfWqLqupx3/BMKdgHHSEbAWrsyrDmPekShQbOxTVbrVZPbBpa02lgOalLfjNtK9/H6d
wTFxe9cl+tw6P+PNRXwXNqp6lt/cpJC0sg+nvVXVzdzP0Ri5zddqRyJtervQscUw8jezgebn1hyh
ZY4FcGKkvCH+4v46qbZlWIvY7Mr1viEgipNz3xeiaArHbFi9P/+tD9Lw/LPxO7h1dOz5VOYm0ZFe
ohk8NIEKDI97tOiExAB6KSAqRxO8xVqQKwUGhh+0y9oV+NnYFPaL3+RVf6lewxV+Kd6ZLUmahKwC
vtU354ZgFT7v6Jy8pb86KNURwCqktY6eCcWxY+g/lZl9J6PWXyHUEl6fnUvS0Y+GK0mzugsXyuPk
/dX23h+WyOvhP5tJjc2iF/Esjv4Qj5W3g0jkdtQYCK8OgE4pnqDRk6TWXLXZ445vL5fvP68+w9jl
jM45am0qK4YIbJ3fRrTb7E32ZZk2iN7rjOyOk2rW0mVXdJAbACYNAQoJNiS+mrYAUb9wrOwzAuCo
4PyPMKg3h+LngFnFSQAlDRy3juKNsoHAz2b4B6e2EMI3cCJ1vrSUdOeOJH7ZrPtYcqZ+t6rcKZkB
d6fnw+JONCUOb70+Y4Umu757xMkMftG59bmTbFa1nB6bhY7Sus9NR96S+gKwaW+KbukqsAK2ZbVx
HF+mMdlZFp0l6DjlM/AdL/9DliumxlCBono79BvvX3sLDtG1X4jMwhU8agWyyg1FE0cwR20/G9B3
dxuQiH1fW6Htj0jg4hpC2k0RLfCgNT8rPAjergecBs4eajp/kfxZfHXH6IDT5nY5Pn/IiMiBoCxQ
LSDTzh/ej+glClgM4T/fCaFq2tsR94H8yur2U+KdfzUttKyMJ2qwGvLcxZ4oXOkAx9TYJRuRCw+w
RynK2C+att1ROBJXECdO0GIHIvPqVddsywxSXMs64hCQljxJ1sh6FsRB8G14WFVmzdlFwgADYlgG
3SszfkzSEwf/U+yUie49v4UimjIVz7os4UWEu3CaXb8zQZnMrH1RhZS+2ebALbMezCK9WMQtQQb4
xpjsa3vALpAW3jDPfjvDlNBlBzaSp2cMrv0cIJDiBc+FZLf96rp2N2rcR6+MazwAseTfy2RG9AEe
lFtZ7B7iMOq7GUWk9AwsHypMPX7OW/cIQwotEvt6mFuIg/em90CLI2WapqZRmUGHTz9HzMnuWxXM
efFT4zQJADvb5RCeDcRESruw53+yTdITZ0xKW24uoJv73JQlEvO339czwe5v6mF+VHtJdWgRigXR
filjkf2Q1+IAdWIChmLbNTwB+Q/nmwEeCiI3AZ4/bZ1+n9v9Q+js7FqPskx1Be3QZhwpUScSAaAb
0es427cZf5HxAZLiWC1XRD/lm7i4MZpmpVhDoYBCea42fxJ0qQlvTViAQJ6Th6QJI3yeNXjZjuHR
svhqEvvtmEImyRj4jOSFzHWlhfowKsmmSCdctQlC5j1zsQOuGqhkKHAQrK7XemIXSH9PMW9+++fp
ue/Gc8PbD8oSt1Y3l2azsL7T8fJKzMc9UL3SUywlu99LwjCQfpY3NcNL9sBlbQPkUrjNv0Z/zS+1
MU70BZfP2DJ1JsM6BDCODvy6TZfzj3ZCV18Jlgm+rhBhOfJTIfeNv+Bx40AWgl9jTOH1cyT1FmKR
DtEJ2tIcz4LEI1wgJH9Fi/HdAjSmpv8Zd1XnEqMXPryxTTNGIeB0wmFvNLDtUsUmEcIOFax2SQ/f
ulTP60E1dPXbe2QvmyR2PyAEOXo/nA14L0hoGht+cCPGpk0AZKMm7cYk8CyAMnHBr1GcqXKZrjuB
uyzQehvZpoHYAcA0HF3+QL1nbZGJnfbQ8giJMylUydzFLOVXkdmjoE2GoXiZ8t/zKQHNkjuHjOL0
I8Lav7Z/COQb0mBGGYG36s+UCdiuyKoY2qWNzUmYlDAf9G9H97CtVr5IS5O2fdnZp+qVoDKAxjUU
W0R188pJAzqVwYkJ7jtBbrGOs47U2AY4/9zZpYEDrP3g69VVE5SSFnB9Mrxm+xWaWNoGbgn5bKsv
qntT1hXMs3KHsjqhniu79bReV6fdW62HY7miZxWD7kyrROYchIMNrqx0+uRIqfS21HER3NMrKvAV
4yDv50gvAw3ll0sNwv2YKSk0wTwvcsp7ZDQYl9htDQQoQPDwPGs0x2E/GYFN7pwWKXX1YmvoSJUV
kberEy/lbuV8oGkwQbE64FdW8p4NsCut6+x9em37e2xOWU9XQGjYxG6tRePJCLsSTDdpv5S69CWH
LNPaKHkL/8IaHbmEE4Qy8lcg3UkJZ/FeAqs+lPE1J0WH6TWezd9OFqQOFivL57Seo5eAiFBafOzo
jfm7Yz8EPUkxpL14Z7NYAj3j4N/P0+RtHj9VXGYCR19+Chww0NU7/ojuaA3q7heVw7Ea4vOxKUqm
sAiF/GEG5xQHaWOQG210J/bIOW8+IvqERwo4zPYY/N7zKjeePLPbJ7MuiOhknuVmWOYKsi4RbUbh
PHtFStgGWrx9bnbUz4Yg8fn9QzrLuNjE+VH3XBOTeoMIUPoFCqPT0+tpA9f6hCOVNTHzMhPLQmaK
4J1jcZg0Nn9JtD00hEDtXtyOlMtj7MY7SsZqBrgF6IQyIODNRaOGwclJzKr3cTIw0ZjkQWl91YW+
pDYsl6ITCQpx8BPzT3LvJIzZISF6QjJ0yXRZR1Er10s5GoQo9J+UhHAu2InE31U74o1g/0ffRQeD
95X2Fyya8/joujBUlBdrjrpPgp9nIOKsghsJU55zMNaCmHFKrMgvReMOqaBLRVruTzDRDPiocdxl
49jw0oCCN9FeFnnbdAeV7TWFkoJbti4LLoiR84VpWOVveV1qaMcT1jq+lqWfKK2m0dkPYlKDHJJU
F4f/gFLMX/x37vdRK8rLQMESMp21wBpYtak6NN9eAyDJVQHOzA3Bi0yAVdyjxigaTKu051eIpJk3
r4fuMcRiT9W1JAxLZm4la80b5vwO7DsgOY74SRfJEbenCag1PuKY8YaY0nnZJ0Iv7BtIsWfYmcEA
h9An4pj2pduuCudwVN/tI1ruA/D4pELAK8muKTuk/NS747r6dAH1qu1THw4IG6B+uA41kTV8Bz72
4gaI/SMMZR8lqpx/mtEGgBhJWHMjPBDZV1tWTHzIPMKygljxfYZiWn96m3D+yn5EplqSN2UsnZYd
J7/a4ZRtbvhCPY9TT7ZkeM9GgwllSNf1iQ+vRKupFUGlgYasuGRGMvZVH3XftVuuR4/GfAVgycou
W+CAXLMdPivsvKavXq/9evmuRgZUZu+K1ReZURgXMVy/NrLIkuJeohCO8kuVVDTsShAR+FUqGnJH
6hi16/ikWL1DnG1Zf/I6AicxIoul+GEqKZhP+ydnITzRnbzyD5ekgpFJOxMQ4UpEcyvhmBJFb+Ra
pqeBmGA1Q3weyiebbNFoio0q8lmk/VhGKbTTrINYPHdeBx/ozdw3gICM4XbCaBRi+m8Dv8cjZVIp
J6fakaO9YFZ3LH0hnzISvW2gjr4a0sHfFyp2Zsom4vNyCoyooENMSyujfnF2emP+lqyHe7HUIVUh
Pbmw9jUOhG5WAIDMKuNR5+ps5ZxX2Og+Sw9VNQm5Dd3WJJWZKsb79Vco3fF5UYiqkomh9xbncnnE
Q2kFy2Q/myw8w+khYXtg+3Y1uZR1pdcMkH4SWiNgyiSAg6O4WTtiRO7/6yQQSEcdG2+fjve9Y1uY
RByw/NOpIa+Y1Me0Z8p/UT18nwnR+2z4k2u99de/BJXjNNTIY0AiFTJMJjQxO2nr4GWfX79UJcHH
N8fp7I2FSFn9Sq5Pi0HICS6bXOxP7WTMQtXnI19dSsW4npt43ES5jAFEERNZ7cEI7B2CV8R+d+bW
73qwHtX+qik8bH61V85bAQ9d95ofA/zM+F0ewGgrH9jnTAULWd3ATsHmeetvfhOBqnVsj5T/xMtZ
Jhl3/h2YMUEwAXNTFEpoO4jMssZEBKAjKZrkt3MuCxYcFvdeKn/YHPNf43qI4yD/Y1NGwjYF4Buc
EIoYJ2gSwv/FVRNLeKgyOwZwCIJPJDEmGF3IN+lCsnyZTn270TFw0b4bK5NlYvU9SrjKSGtp0mNv
4vzNA1wSSFFd0NE1oW64xepuzZPwGp5/2pDYG39nljQ211p2MlqZNa6BOhfCe1AKnOIhTS3BWwWj
ASvZvXTK6TpdRgOwT6u/tmcdJRKmWx+T8xdsSp1VScwplDrsDa1KND3Jno79noRuKn8FVwgrZhhI
1Q1VXIGC7PAu9KD6He2aF6iK7A1rGT8N69AEdc9Dv6M1sqgJK1WTMrBSq14UfK7rf6LYe3Rr4XSj
XxvuKKRRKgqQ/RTtNbU4GnrKWc3elt9owTyNOqKOzllsQ0VTaad8UuTDEcVY8zB7POTfZkkiWHPA
k8nBWqT4r/ij6qYz+WDYIZvGLicE/oFSL4vr3FVHGvntA6eYQwMvOf/CYraew8m5dMqOIkESQq81
wlBpjqbEljhMME9RK5wS4BJzVKeXm31uPLwrrngaaN+rC/bAq5nQGWhmMsEY7YAoSdYaJteAv5Ms
0gEisH1Z1rYcd3n1JW2tsF8OWOv5IWM/ZXjf0uMTIhzZxRGTYa4Xf4uT2ig17VG3T4qVo6ASIvhK
fBOQ2Ixwz7AC2Oe0IQ3855c4TmSySkVwwhElrbipfukGraVpb7QcB21VVNlp1rKrYdYykCxdUgmU
QNUMfLbhiemF2H1GW65iDYidhg1dRfjMVw8lLzf06xS9OSPU7adwbgQeAsbRzKP2GdmToZXgCBRG
aalmGY0JmTzSl5peCxVBDhcGlewlu4qqVDi9fFtGLyK2/JepsDW2ZPqxHaxbOl4/XpiSReD4+9nj
DR6pRmsP44H7VGwjYW9Ts1jNF5ZTbrZO24V+z48s834n3Nqos76KdanObnd0oqG2b+CgcbvfrThZ
Iob0Rc8lVIK17aO8fNbr1ugaNQW7NJgAudSD0uxJpNGUlllnI1FdvL10Xn/itJBR7FfCCGYOQ83u
plyXyEc3Gh3loRePWcNyYtwqbHcGaoao+TvMN0+eIn5EnHLME9kMvnGiiWgXARWiLKocXUZrKIfK
JbFRGV7/A8TAYOEmzjegNWy/+0qwmwCJsgx5wk4OBbWRjzKyfmwoHqYmxeqhpYq/X4enMYesjt7p
WHq36BvA9Cr9/D3ZU5FJkw7bsb7yO+1vnGu1OrUVarDAud0dPFrHUfDRYWjgrLsa4XpVwEvNkmqt
X3flyF5rJV2YD9ndlfnovR4knVarV0fa8safcpT1zzCg0Q1wzo+tovOQVAQ4yRqNja/3Q3hMqLgh
QwFRzKetdXPQ57IERBipuPeqsO12uYNs0CbeTVtkL6Hd/FEBCC+hpjJcLB3NrK1U532KMvHIl6Fk
ZLLvVCKt7LdZ7kL92WM631JUugU2SDuP7gPtA+UEYO9cZSyuiC+dBWWcKgggWm7oGRk9/ceOKUFM
2QBRaFe91a6VJrSELJEOWmKA/gHP9FhEr8wcNI7qgOTQsQXmGP85o++DMU76Je7FY1sgs6IqXlS7
0x/fx64uXlOA1WO3CWJ6wVYNNYRQfZAgWwbozX8U49igUckX46BfLV7ZwuM8FHnalzUNoR8VBGq3
6JNNdVVOSpJtv4IKwB4cwV7RlKQ5mM3BkbN+M5lb1fhtfQDZNWeKL+3a7XaLyBbQetLWHCFJdiDU
NK5uLRGyxUlXV8nM3Oy/uTZbV9HHfU5nTcXRnsb72YmlgoBwKyjOyUQERphw9HH7uEKbhDRW8tB6
NlPRCJ3DpBD1LPUNMi1GhCH4fzK38wcy1B0duKfODcmVkgz6G89LExxKwuWNaly315EKYf6/UtWS
nD6PNCxPsn2OkxzgICd8zxGaq7lljZL1Je5dpzvc+o5P5NhANWlUtRUFG4Rl2xsF/L1WXQ4tPkQr
att/b5v6XIXG5kolaZ+OsNNJJ0/PjL6/O6K4IbHPx3ROIwjx+9fL/YZbAR9aQpnGkFKIs58v7/JM
9l9SKZleiEUfEfvaM+GFbsA7SJgFLBnPKu+oRIRawkiy3Y5jSjjIZeKm+QSpAH6rGkc68sfnlL8+
ECANcARfaBAqImMDMuVSMO+ePSnjVN6K9XEbL5qH1nrQBamR11Gm598fXiFqDKYosZygwXS4jxJ9
nO2FNoH2dPES7TowFbgHye3nACuMNnv8RkrHUFHVKfGgsSHqbDDW6T5hBd/NMWulwt2SHlKkgUZ+
fZ4GoXzPYJEs3hKVoyqk5l5LnbyTPHkP9oT3JhMM9kJCGu+XQDNiB/VRftC0RtnupHMi07Zjm1yB
zcMyZz8WtuoBQmofTsuNrAIajLuOyVutBJmYg0/GlhIFB2HS+51mQAg6Lz4yd1undd60efxJAXmY
fi0dVXSwwp9BOBArP+1VxxJGoByDuVnDtS5KQgS4NJHe63MJkUwhH3aVgoYzj+GJJvlVveMqqqS8
m25C/FBOhMlnYtQIv7lVatUL9Zbxj6hXelSAQbS6UOJB6XAx2BDyso7LwLjD8UdOr5zSSUuNbWRJ
c2MdAo1Bo4ivEO3XyG4b2kneSUjWS0MKD6G2/AAJUY0RcN9Xg85DHLDP96eyDkjey1f1q2RTgxBa
inM3xQf3aza8dZI8EPpOi38f5K0aTlD4m1/khmOGwPWKHnULhM4hQCzQX8yBjTZciHLB31h/SSCL
xeCXJirtpKSKHSbqEU30lSlN2cejc0wawgMSS9LhMjIxABlpB0GzOB1Pcng8pjn4RkOH+isyQ+Os
vr7w7H9RYlU18kzEdtpRwIaDctlp4GfvdcAWQtNYVuWGnaweSVZjGsY1m7wammfFPq0qGkZFDbJD
kKvi5rkIxMS/lp7rr6uv9SYfLiCySkOjZLoKnRujjT26zJBYTDHXl6e63ZAshVQPUUj2tqUin4r8
TPxjBzFw6WZjibaG2oLMm0fakNEoFEWAC9WeJSJ+/9Tdpr2d2xNgNHBs/b4QiG3Z0K5jba2+3Qe0
8fldL0vtt07OGLsrmGRlTxQoA0Zo4PMuOuzmJvfK9NKOHUGaTygp4Tkx9XeUwZLn+rppc4iyFnet
cFgvV4Z0iT4nFH5kFCCBgFcCCwtqdCcYyLE/D+kIxJhq/RgUNC+t05Js/9Ct7/FzwBQPnLfq5ivw
keja4P/XzQX5kitSOGK8nLYVAfGTKv1szFhAnbhx0/5GVe5D+9lAUcOGYX45wlzRyxBVKxBvd5Yp
TOtpaVB8SjLIiQBjlgozWWW0NkoLVOn5U6vJRVhjLBdIsPVQ3CdTIir6fwimaPhikUGER7BIrOT/
j8IyP3v1Seqf960uXvDrUf8VDxv+JqFzp/gYLkRTkMVnOAZyyc+E95RaEOFOrGt83hd4rcFA6rIl
Gv3PvGw6PGOv5UFPWUQhvdMQxinpaAFIKu7g9p39uv3dutZmkET3Cn9osoflHKGLVIbU5eRA+Zjs
FuxTDcFqqK+Oc/6QetHExUgM5bvUGMEjzwfLyif6ezKN5AlrglZnoxxnGt0vsSni72xGu7Q7kWns
zen7wTKbJwoZ2vH7dHtlEz+tE3TMhVPehMte3zGDvB7LboDlYWew9ZOt5io2QZ0JY6xrwNXDFcH4
LV96QlHQLq8FwrCgt30P9ZTP5sL10w630ZEDvR5s3OvfiWsllkNzQAqtiDqj9nKHZV2I3f8Eh5BY
xfcrQNl4TmZVsiqRzVnnTg2jOJAYYAdGFSPf2ui8Akgu8iRUrCbFqR0zG8aT7Eb21LxJD6vgdmiJ
OzE0x74WxmrxXsVeETg9BypTa0GLRj9UHB46AEXvxmJRe7a4rFNq3fkXyz2zAJ/zoS9Isg/Ysmah
yvIIlmuP+Vz0kPd75X28mejUC2ElAf3p0VqLDNj55bsNQB7wKwuDzjT4dP7EyLqieA7RvcoDyOD/
PqgdZyATqIOlFIevGuj92GQ4OznN1W6/SoRFSkE+3scCPDGTq0x4GI/2/KCYsHn0KX7qDTFxHhGd
aP/hsuE5IcB7aQlNbfwedscXUSoQMfC3H6EjwBbSsnkhMNeUs3bTxY35owCfjLDiNwyjcCsI/kPw
oGroshmOTQR0OW/Xe3dSQIum8WYRRw51ClmiRUOD6pEWeYDPu1k3taqJ2gNkfszMKqht2EN4GgOd
E8IU0pV8ZQnnAscQe2cL9HdtYGlltmsDW+NQFWWwoAoloR5KORH/2mvdUjFGvjPgJ/kXOiUSfNo/
uMlh51RNfCojO8R3yE+owlNxsM5QksAyaR4u3cKDzP+VUG2Mkw4WDjf2TI3zQ6Fwi8Dmi6IZwTn4
hyamodIQOLiUS58B0e/n9pZXbC7ih6Trg009PiHOlduCyBR68trwK/XnYR0jI3cVVuWiK+f9vato
R3LH2rYZPiv7G6XwbUXiLY0aFvNBiO7Yh94UhHEmN6W3UoBoIepH2I0dvn/LtmkVyy5Rx9TnizYe
O8NzbGD2JS40g7LleTJJSPeelEnL/zFLwzKsykT4V35y5cIqSOKKsm8o3PAIBMRzLMY/fXuK5/EA
RxcQlEYxzQBbxNtAyet6zzMSoFyHq5TB61LQIUt6yMKqByV6Y7nTR+z2P8if8S+TYDdxZ/OJYV+B
Myz9TijDgG2JjOmjvQlx2DyZ0QYomAchku0tokwzkhYOnmsiTg0P7MtZERvD773mlt4iIMxvE82x
avN2FNSxbPMK8hnJWgI2MqQ4sPbLSg+buD4kSVl6fvIpKYitzFmcuXdGkdlegTdRgiTKD1OY7qIZ
W9NEYaWXtiAbV0TDVgiQ/yNq1sqgEhav9O9nj86Y6r9Z1wZ1SVR3iAoH3ZXS4lNE/lpgUbeUj/95
HeDA0TWnNjKyEjP5y5UVQhPEH5njsMCm4wybmWDt+yPMThTkNjswZDyJ8Us7TOKI+EFJaOvJR6E5
vpZTqSSkzdLwOE/jMii0mAq2LiWmeL1jPNe9D8baji7Ww4icL7B1KDsLVOlknvFvLVPktLaHMsu6
/Z9E81v2xvjv+bFRbOYkyftKKsigqKwZBm5YWRFKr63lIb/jHRjQgHQsFK/K+UmakeYbxtKOIqe+
QrNuyV5IZErCx4AQ9stOIqbl5oRW3XQqN3orzm5cLCc+fhp8qyuNZoTYP6FxcoPgUNe/zwRL9x5H
xPb9PPyGCwRjYgjH8LQqiyWTuQYr/ovGt25dGxep8xSK7XjvKkvqlfgL0OpPi+t1WiWNoCW3h54E
juTOrumG2cZQgtwGeFp6u0ADmzndzywmwTIhYHGT5Nm9MhaCOMs6nBT8VrNCMTNfuntXxs2206bF
XlJOp0sVc2ZSea0zRBCXaldaTQTIPtUecEjUKqNj7FVUPt8fUaY1WMDscOKt4FkDaANU+keFCpHd
dryEYRgJBx9viQ6YamLDdGAjNNlbqQR0UBIVPzXpV+VjFdTdz8G+0nKmgGJ4hCM2H1gMhycq6tSI
vqfBkeoX/sc7Ya6Nl7yrTd7KZPQRF8tfp9F4nYM2dSDKWuIl2Ovg+eaMT1xls0BKthQVCzWJKaPr
FayvUzEObZT3kXiRWQaV9oc6TJfpGZeJotnxIUUf0QzpphsDOtSjlrM1IlFkrakjVI+MIm86WSUP
AbOUFvFKTMnGgkXXXz15GazF8trFXjPpye3EakPLGMXKqNp+bH9N3cTHMgXWg4tzhxxDPTv1ieT/
UlaFr0pBBELTngvt058c81FsqcBN3CKBWQMJIwf60WU4lMxAYQrY4s+OlWjPdUH6yOHhoTW9Brjn
DRVQbqofxE+KB30v3b7Y49SVqV2pNjkOj9Y19r4b6Rbd2nW96FsOS0/shY7Ei1w5Hl2Fq7fvS3lc
8z0TxLMAsAvi4Pv9ShyNS6U7sLjm6oQERFpFzLt1/NZPSRNuDcTX6OaoLU3g+RZTVl4nWe6/bCTe
X3a6WisT62je2RlPB+N2j+c0U84r+J3esin6r7fuztV8n6Ymw02xbrNd32Kz71QoSSYxiBFrVd2C
jmZPHVnQVcXSn9lfr5L7GvPQjV6BPdrHnHBIPuouBPA0lsoYiSwziQXhyHYYqyMVxU5tGcGRBb0u
A6yr0nyuPphfat3ewIUmBm00Sr2/v5uuk59xmCxRU2xa1Os5rdlES0M3rDPIiRNsUjUy471pYl47
qpa2TQJeIygZ3zhOPSOXEziHkZTHMT3+jKF80MQ3xZ1Hm4MBi2Yhucz/pqLLWUDfh6tUHtvJBopT
1yIgI5Vl0DSfuFL/TxBGTKcjqQQtZ9sJvn+m6xjpUqk9zhWRVdyHtWap6QHbcGLc7z4FzmOr+G9t
5kUjNaj7L1+lHZZf9urlDBTSIyx3Je9slTPhBkYWpNNeadsMy+fMNHftRSMoV7MmWds2xaIfZXKS
s8CmJQkQGgbiGw7eM5v3YHmWpNPfsST/YIw3T53bRKi54lv79V2TtEHdw2FIpp/69OHggznJqWVN
1FFFnFOb+qPwsMAxZ1PZYbo0Xyild80wyFNVrspWlt+nYL5kMBhH3xnogOpC/dY7xFwxhYLaiUUX
3E3RfidUJHCUrJhp2+Vn1aibSFU7sfg4GZWMcyhjUzOvYvucj/5LBlRl+kcX9QjsKrxmd8lH+p13
Ne9Uu46T/tPf/+7SDO4kHlTOe20fAZXCdHwilbMPpZe8DCoA6FODIQJk4byNP0j3GfTIlExL76dW
RMn98hXRuDUwM77KE2PkM022Xzv68Z5xRxK32tE26xh3Xh78hlGlJTFJZQtsCl3pYiVMgp9eaaYF
voE1cR5BDFBWqFq3MIqAdyHZQFK6/G9D3GG/8pbSf3SPkQvEN5bVUKXkGrsP2w2s3cq5m98CxExO
MUiFgBITCVV+/eTzoe4DwLhYmw30T34yzc6JlMjbDxbPFgvINWLsK5mh1y5ax8jO1vJEHOnunjMJ
L/5lgxvcFF/+VeqEuxd44aIwxO04dBbugUe4c0JZsOKFMC0x3nkw+l5Q29v8qWmBiz7zS76tonbB
v3Po+1dXWbDWiRHhEALKYBkGZJV6Uc6gEouEMaoKAaKrDD3VjQfOWts55d9xYHCsR1Wl2kDONMrK
+RZrl48J0Q1aBi/2j3v4rPda3YQJP5+1E3aDeifV49jV2oWPa6I7P524x4akCfxiH4m9hiNcDPVT
hXmrJ6AnuiUyWDpikhxKPYmHjK+ttVUureBpbjnfSE8nPts+smsJfy92DFn49t8NhLNcV4DjdFV9
Aob/1e2ZftOup4A+Dcj6FwjPclj3sFsEnE1vZGG7AZpzAj6V7pbyv4DDbv+MjyKBQ8ky9g1ozuhJ
beXX9/E+pYCBzeJYVl5WW10JIsXflMkV9VeXjxXzLL5OtVN+OEV6sPKpshabkJR3nZMbf/oUhdON
x40A4TujbemYLEbIxy9YN0AlOKPYQ0FOxwQ65oTOQRMBZSGMhwIJ28CQdoWnF+8G4WdunyvodGKv
3e0SRV4iKBz+CoQ8ERy1sBeo/XTAB6oZi8ErMAfoNyq/FOJKFnhjsbOMRxaSGDkLe4GDY1KjwNfa
lTsJ539vIgt5UeDEWlZom62u0Uj2HfPxhYC4IFEPBO6OKppbn8Qeea+B+b9cw0k2xfp6OAMJ8SCC
pQgnRp5/ch2NRuDrIuwCa74/y2SVebuY4ggqDtFA3PIgaMHPf7mUnBp7hFp4sIo6BA1GxK76Ielj
5oSf/9C2yLwjqQKlcos4oJfuYKQWcf1h3udjFiviYLjx9ITEcFIsRFmMtswHt/Wa8beW+6qsyW1J
hwesJDccDS3tuzg9/MFeHTwjI8NzYmVgafO+XEMtgm8GaOQ3aUBLI/evPf+1at2NSy9XMWRKzMco
nXaxPHcymptmriInrAIFF4arLWM3W9HJ6jGYq4k699f8cbwgEHN/+a6/1pdwk0GbXKxoXGsdtOCs
Gglbi30W6G6vWUHVjycHdgMy4poee8IEfImORYe+GfUm71Hk6m/zu6odLCd4/+FSYICOQJYBf0Om
KT7vq8q56FkNf3MfTS+N22mQ6IMRi4Jj3TIkMgfGmR9kUNi1Z1oevoNF1y7TARmnDYMEds0Fn9yU
qGMXpDMQc36TpDDGjZ5hXzK7aYSMDfkfZ3sSkhrODzZuxlOemCZx1dZztNSP3R2FDwABy5Z6hqdt
pzQH/gAsTQpVmV3ZAhDyn0rStI1kFTOj9uL8JVsMw+5SXE8ISK/tBMUQ4yyU5oEztDkfO79nu7/T
4f+nMRAOWnlj7gPceviPtHAu9aBoX99S6vgNMBqUPVLM4qpOp+9v5/Q23mUCN2qOQAe+81qkcmQg
wwTTtpj6DFHCQNV07w6XpjyHY7CIvQJOfvDuY6CklYViHIfvDpEYGpN9z2FOikK6oZNdIoGyBHHr
11qz0jt5Yrx/CzPKbFEDdagb5uYTxUcl7LewZdEajA70yQSYNFctoT3AN8JF8C7c0PLJwnY3esRa
5v6FmXrCc9s5Nu7UkHU2/nWJBhchzMQLaVamCd2DDsoPdRlteAqcxuFQt0VIwvIGfHqv2sk5fKbb
e+h7uIqzR6foI34I7E9I8C13pMXDKVlWsxhlm0zFrrzekPo3LXPS+U/kOtdLSMCcWh5DC1aStxEH
tpMPcoRQbQCC3VaQiKBj4cCoJPnLwV8Xq5TBnotKpkoknnsl7Cy8MEzLsT05+3WXScB5ZT6xv011
1HGID7wlm1cQOhR5LXE4gbTNm4j9Q3ky9EvxBOm5RT9oyXnFiWpYNip37E7tz+LKglsk2OGGal1X
3Jcb5VMn1rBvG4ZS5PIxvsi+aUr2W01BPIWf8ndNZiretCMumkfXU/U3PXXw9hWVBm2gBLtJa4g4
3oFCVtr35oJSAPC3Pm7fawCjxrM+OXbFJLNtyjC+ZKRAjG0soiBwX+eeOnstEsIKZ99Lx3dNOK5c
zQuXWPQ7fdK8zEDwWfAxv88vMhRg/f22Q1v8e269xpUe38H4bAW1VizbeJkD9nF5gG+hqI45AAZ8
zAJ0YW0H1vkYc4GsEAycNfgrQOkjd06VWGGl5qGOu7E8m84z5QNIFTl4IjtIgSHJ4QDYeTVmB3r1
YO5kboaOy5cVdu4V8va+JiiVFEn/Tq/Wng3qPlHGMJE0DB9egCf+2urMVZt2Gz2bFa0rCRi4BaOI
1y27e3sUhRwB9idL2h+/U4RLyLPIadniXSYLwhLns6GQeKeS8hc1pPgbd22IuJwQi2uprAr0nvDi
7JL0qasy2cHUUDuIp6uZryf9sxnfQ2wlFF2cl453h729o6pJwhFOFbOvgDgr4465KnPlbIb4888w
Bq3XmiL7N0w3ixi8hA5QkQVqgVN41r+ToiIGi1goG6FmVgiwfW6ftKOHEMWzYfB/17pUZKs0P/As
4XcrefQGsghYWSx6mF5d8fyDHtGnt1rLSo0IlZSxywfvMShQGvE6i51i+0lVqLDg/JpH9j8L8RA1
UhBsQdZ21NIFkHtcnF/U8bD5oGvF/F1BYTlpzYXtX7QjumU/OxBkiXmdGXm26i1FcvUBq9N49slN
DJrS2iuzQoOmEif6SEmv48UoVsw4fYK6EYfq3tdvS5mj8qIFGnV4sThLdWLqokIVSzpJaQs5COYW
/Li+USUXcauLRw3/0AW++aZRTEWyJE6xgv0dZEUtiPLyfCiiXLjsRh2KDM+nF3hoCRrREmIGySBS
nLz3V+e9bb0Xn6sv8S6K8WWMWV5MhkMpapWFfTV+RNGz8x69MmulJ1+3KRnqgw9b1ncp0tQEdnso
muOZN6AT1xetVECeigCw4KaqNDeJrHDUwt7a996K/LNT2w+hHmb+AVyAd33EgOKA6TR8wI+9YZBi
BMREvI5de3YlcGvGmMYd5gUePgWPlJXtb1/T63wrMrwETBX9wA6XWq6NhJQwXmlzrZ3cuNIpcizU
9APv75YoSPwboIrXvLWkbv9CCKJEJHvyS89pwkHq5NATH1hqNYm8UzZ91aq9wRPDdzn/n8DgiHQK
/MQvQkIb0OL2QqFwUsNAVaIJmmey2di+3cyY7lqEs/V1y4Zug7bzTLQXAKqjPZud3u2P3eBxNX+4
+qgwGHox6g+Hg9vTgR2O+E9z4nZJFvJtt+noCOFYqmSf4bzUbqdwn2MII1FWBjDfcxfRLJaRJQFy
nnSVuTAFP4H3R9/EWji7OrzUT/6XJ6X1FcRiNK2vJGmG851ahC4ed/kNawmzUJrVgWDyWbdWCnnm
IaQ/ruyfJW+7/tlRJ8YZjzWOuXxB9Y6O63N6Pnu4EYWrl1GqHbjHJmDklqp7a7CB/yDoA4WpFD3Z
zU9jeX763AaMoAcxGNhhIOOUrlZiCrFNZajCSfgHHJh2uF1CYbryLmh4+kzw1+6yDY7v6YOFHSu2
dblbXlQZKXwNHrD798+RByekElhQsneZiXBfKeH3mET/SdCiqwqlHPgDpF49M46KdmESyE7grTKa
LeucvIl+JDBwgoyHgxVfeEt0aKiGZ5U7KdWKQJ7ZOQXlvf1xNIF4HfM3oPWoWHuAyp8duPRPXUIJ
ld56j7FX9s27e6PZ9EEhXyUlF5dUaAd/zK4wanWTE441HoZXnzl9GxJepCxv+cwoRLVD70yL/00P
VcpGXMQJ2ky5vK9WH0KH33Ixq6/zrHJkv1sgeHO/ocmmzN8o3Hu7jha+Twcp2CDNrTJVs6RbkRjF
UH8C6yLr2zwUdDJWnjh1XnsnWTzDsIng+TwqqLAHIab7XgIcuC8EvWSgo0TxKiOoW7Jtvp4mJ0iC
gW0sLtsl4Q+OWs471gxMQtqa6YLNvclgHXFXszmeLsmIQFQ8Jtmf2KMHwVGHEdZLk3YwzqHrzGZJ
b37QXk2tQCf7Rqj9sARr2XU2oibHakNf1oX4WgNa/BuRbONNFXSlZua5Nydh8e7X9rkjbViclvwY
mYYYTLMM5Pq8TYADRDQrDJDp81ceeNMfszV7S8oy8z+Qce6zNNq/gQMSnQYgxmmWLoNzozX6UcW9
yjg+HkJAJQseh6OZpBAy2EVNiLd2LF65htA9LNRJdq3oXBHcpIFdlZ7Z8ccxgH08Lt2QCrZX0dpm
tP0Eayt2T2/pCZHGrldcl+cnI0eqI8OOEt3swvbFeeMNBk+ypUE39V1iOZEE34BLsZVfRf0i9EW9
Jh3TWgS5xEaxM+/sF4HBct5hS7ZOqWnb/0+0Lb/KSil/b1qPSxHaccjXz+9WjO4HDX7Zu4P5zso2
uM3jPzWbE7a9R1Vyzj+iaRhnG9BdlAe3DDBSj8ubl5iPDTANpXV3yu5FkWZXmBfL6zmUz+lXrkC8
li2OON8zqGZAf7T2AAgQh0btrWe1y+CxvGui2hLez0NLq7nvrto21RLshENZqnCTglTf776IFUym
GLDxydGv+ycDqIad7K/o7HfqzqxkRwcEcEqaex8darTQjv4A1u0tc5JDXPk/exRsIlCmYpyb0g+A
GBnZA8Ck/erlrd2+QDQGYTtX4UKJSpuRJGKGsbSRL0Cep1HmA0S2/eiLAN0+sjupPTy8gZe1LiOT
ALPzjpfrbBWVgKr3lb/YYrhQrmAmuoLd33QbLw2lNS7kVEpnejS6D/l7r7Z10c6ktDAbtt3dl0jZ
kgfchMsdDK7g3gGxEmTdFFpa00Gu6BFQm+gtLx+4uRnGT8aXgNdTbUr5pVCv2DU2Rgh3Q1iV1q0y
UM+FpjDmsthM0RtDYhYzjKBiBL1UWnnD8V2oLGCrT9gg3TKqZ6AY8NUpP+H/ylxVZigvJKWiqyVK
qhyjRarr8G+iqNaCf0Wex8iG0EBZ59OnjqKAmlpD/HZrn437kz05l+zuD7YPnkuqaUdQpm/OjTq4
wttS302ywUbS8Ii+YwDqN/huOdaD7x0lzIVIiZ/64ajxitO3NK0RH9noOptccxwkeMVRx374+8HU
4xViCXB6Q8n+I2wClP6ItMAwt36ShuYCanShJHaF+kJUBpVhy4rhtdRS7KHBC8LxNnJdRZSC9l+B
ckkfLjZSobW1cg9iS7Wb4FLENj3Ovy18XCpBLLeY+22fi4DfJ2njv7pPDcmciQD4W5i09OFue7Lf
I5bK18zOwTIzGZdbsDnGouLVzTjW2dWXTGXo+CVar63njwXzoRd8KqWqQZuuE/iozit5iaeN07M+
kDK4DFDrlDm8TI6x+N35gjLIvoj5PqiNlNPJPLh4NdEpcZ7M76LGKkHwvwEf51Cw7W6kpbVDyYfo
V4e/NXDJWJpVraQaewa9cchUvgOuAJQl0QlbIxOldiKo6Zu54HopIMbldSJuBVK2PPlqY4asz7sK
/3IoY6uRu1HiRjprf5/WCMe7l+1s2PPtHYpMfPCOkM/gfHC6TT8xt5kX7iu7CcJwWXlcQA65qI5U
KT40PpzYGajnpUSTcQRRBQyM0UbcvzdAxfQPKFii7pZAsglEN3g1w/bEbu641eiTSYHZoa2o/Joi
AIr0PDch0LLS+ZSgeu/tMf+EUzNShYQlPEJUvZm8vJwvFpkbpOQ4Ga6MBwba/ELRk5ohef9wfm46
BklqBQmR3bxyQPrRlQT8PkYReAS3gn/SVnR5WrPNQTVcCQZK4Bz6LlBT3X+Xlrw7J+e1dVGfWtzj
XORpjP4sD+z2fq3sxQ27gbkDCeE2oTAXd0hkNvQ3TA1Ju9dtD1p3SMQKVV+NHyB/HIx3NxBdXDSs
aQcGFYH471525N1Qgqwjl5wk8rP6h4mOxL3kSVdNgRLlYSQyLohaV6jv2SmXRQtc1LMrJ7rvmiBU
MdHMnMw1kwF0/AMdyeBkBzOweDAtMtGb1946jhkbCLPcGXF0cJrQleZrai1MwHmLLb3hYOXrtmDc
gWnUZGo/8LftK8e6m1qospe8odIisTiN253VjGsRzl58pkwRqd1LWfYH5tBrJhigwziDdsSjqW52
/oZJ8lu7XO5jvTj1Bz77BcWKzcoEZGMkDS7yB+GfxO6aT03IMVq0HVTOZ1WV03XofTS1xLsZVdYH
VN0cdhqBqaRUU7F5VUt3gH2lXtD5aZCva2gmG9DUIayU4+RrdPBJ4gJfg3XtVYJaqSzMJonslZTO
toKzFZXyA/tOaURvXJutmus2Lhfo70PoeoY+nBA9fmcf8Mq4nEkMw3Gltq075oJm8GvDVPOtoOZ/
75elbbqPD/dJGVLAG6VAQc/xDj1Amnb0lrKDG1JNOEg6B6NJGyjgiFbE1iGAmblLe8ifMdu4apP3
eLeWRBcHEHnQitjX29gp69uCv6SoCjcMHFJ3gXRw8hDfQuM6RrWRLnigjio2xz04DgWd+mAc2XRU
x2lOoF0xJuWikLUtyG7lTtLnT+xr0OTZQeJhz3u7hqVmHWmHrrVNELjpM5Vt/o9+QvEaugCOZ/m4
Xzocd0mZH8P2gVsawNXTgKR0wfK81IO28Cru3ykxKygfcTrhvTrAiCXE0yDIme09raFuoG/LAcc2
7KQiU7wRmEbTX0Gjqz/jDRK+88oamuvFc6fAkwnG/eCD/LQHqZ7cb3MKXAx2TC7DwSO9kGEpI7X+
90hvtbcMVpZnj8Ctl4zTTnhAg1b+KPBQja44sONFXGAlgnnQ+6jSulvKebECQ0c+b37JjVqn5V2u
vBW6zj+NqI4PmONvTKYhSjvEZKwaEFHfHcoZq3bdFecAiwlLL0+WlFoJpI0sb2/5N9LB6a2qL8mo
N2Q6sja8XX7Zrd8ks9iJ06Gc+zPkAg9ed3MPAx/2UrLUqV7LTxy1ibwdx+0hGk3hVYtmHYpDAp5L
vPWFqnRboDy9qggPgcoKErh70JIuWDvTh4nTJJliq7+VNFX2dRk/lX4TbAROiuhWx2RO6C0DwUBT
LBFaPrIycYyeYhrgsvHDAWtFpCOfCnKvqSqYpEnRDzjUbTmKbILGW+SJFhSF61rz8qpriTkARzug
uzHpv5UmU5FT4oW4XnMiABjAB6p5S5tXmQQe3jgXj/LTCxnXI1rYd4UWSViIwimygCNkK4L7Bu+S
6+EbXeGO8PwlcMzhMKvWPN4RGiNJ0K3UZFc4FDchx57OagnJnTRNaERV5NSU9SzSX/TJep042AOT
Inpm14Ix3LXdDSNeVsWwpWMMJ9u4cVrowRpK2fpkd5GCPZHHJl+7g4K8lVecdvA38DGeGR3d1QCL
xaijOuaXZaYAXQ+6ZI/jqOJSEyS3QgRKH4YuyVEMT684Qv0lhH9/JhO0uovEJiQlXZSjPIm7CeK4
6GwjpzRlb4szfaX/IJsR8Lyn2tBWnl0Cb07VcnDCO/Tyhf2gm38xVGntwnZ5n9JYxNnTzuCi4fZm
TjkKBQeC2UA+9aITqoCZgQiQDsU3lK/QRl/iok/0FSKHyALCpUoKId94ZA6ko9ybshkv5Dfjv3WJ
CUzfcFXGpHbM2PeD2kCE5qx7XtLe3yJ7ZpSyII/QrDUNrdaxvBtWFemM2yfhoiQfi/XhDo1Z+PXr
EzVH6NEYklyR4hzqCcSWHxWc43Kdyf+RggFGAYucn+JaE7ZoC/DA+MSTNWx8/cTh0I69bZqXH2J0
jOBf1HlByeypRHWUE5qIryuHDz7RawqskGxHDq7C0jDtUnfgmivYcim+dE64eq1xgGdyHEKLcbQc
qAlY5Z42/exfJLdge54uhvCavl2Dk8BaLbnMCJCqvv1sQnLzOauYUZDhrrqLZKjt83slMX0ASUC8
Nik38WdQbWhJl4IrJrLEpK3bP4JLQ3VzjplipwW+xcz4Eg6Rb+icA5BM2KvUvSCsmU2llRNaqHRS
7NUFPHGL3+iByQDa355zPR+i/huFxuqTEAqN0qhO9Jr4ISUrb4y0kZDEuNOe9i1vC6jsPA5o8e83
FECTgABtywKBe1Ncr/vwASkyVw0XOCcl3xvq44tLZ6GO2YxsY9R6TfbptBh69UJEMKwN1dQsW3fM
26/wqIbo+5Qg8kwRC5q/Fn8fVF+aGfkr+H0+ncdbAGJsWWa62/na3Gc6sZNUaZsaqZfu1HrUSxU8
/UJYq8zzlEx7v/HhhgK3pppDuCc7PR1AB6VYquIyQhQd6xFLRl4ZCQbZ0rOL0QOU9ilJoONWhXjd
ybrDfD93D4J/mapmBV3hZMwHmet8hacqjzBtV0gLXIm/9/SPN0TXZH7TlLIaQaGgS/4MfHWbx9VV
mAWiIxNiCDqcNA12e/tU33iA5lV95HG16h6V14TEvlJ34GXeuOvZkXUt/SdX0rfuHkZswp8NMRut
WamvjJ/TpRQqmJ4i9VOTkQNpcgewTNwSJcDPpB/h2is3qdbqjjPMqVA0xQRn5FVbd1Z8PgH2wy+R
bkCY7T2zXSMYpGRJXvG3UxY7MO8GxZit6h0sGO6fSwYgkU/6Srt/FeU9Kl+DBw3+PHdswET62jw7
S0V6HMt//eF2Wan5DzZS+9PyixEghJarc3g78U3pCRlOX7k0qeiYZL/dZBfFLSRfLGyhXyvW+dg6
y1KdD2Hl2trye24lQntk0+7gQ82f8kzS2Huu9KLE5Jt3XnhZ7zDS1oIesYuWAVGt09/qeWQThlf0
ciJRzJp2Hxm8+f3X86/ElkfXcjnmhuNpNRNv6EV9HUcy1UNrxTuohSlM/+T6ygoXqdIo6G0KIewI
/OKKYYeN0vKAAS2bG6BXNrmUm0WzPe9HRI8av0iFERMzgIYJpE39nSryJP+i2xHsC8RK8xJzfOyC
/3tbQcWan8pBemh/sTdKQYOUwBAI+lvkLZGUGdcJySIwClNAinbd0py/kx4pMCYsjfAugnbqw1Sq
GcYUCUYoKjQcjCyvH7LG9FOvclHI5nfy1v9Er4VryJfll/maog6Z2QqZANQt3jRgdU8gWPN1gsqo
fxWg0r7A3DZuZptAOuftwdTlZLVj1tF0HjXM4LRj0hKu3fk+wSNd5FDgfht1y0HVDyDuPgGBklQM
tN2ebVprfOisetF2j6N2vwSbPARl/v/astRE6JfxySu47abUkJCVCz4KZnfaYagNjcWQ/lAFU0aH
Mr4lrnenrhK6mv35ymibprvUsW8tVzOOn37HzrgOYfVZdOXQ34EokhvtLUv5rwfq3rc8L1uaQYsL
T5pddFdErJzk1ZA6kUhODX7v0FNXBcRuB2ymvCKRk2kPbFXjV0Qzgi+RKptHatjiIfs2YCL97QRz
9e7LQitdU9SOGGspWLemX8QIg8cvJoZU6pr5tQQirbQwsCpes4msh6AlAChU5mT0f3kjQmxsX/4M
xU6v5No1YDluqKIdozg0uG77oNJ5Q6xWjSlXH7YTAJjEeUJBp+ji0VHYlyXdIkIrqd5zuf9tyGyd
t7se8fTJWzgeR1uoBoa+E0lnDA3H4499gGHZukiTCnO/R/kLkjswFjhFei92EbZnV8x6vYgYb8LI
Xaq/2wXNJPy9EePlPOD/RrwByQaHoPDfXgKqOeHRYmW4VoacaqrkS1rTkszfCWP9WsNw5i3E+mTT
KezuQL840zXeDiyOJC9nSjmM4z7O8ozzWA3ZYy+YC+lhy9vos+c7FhOmf7sufPd5CALXkP7OF2+a
ijkHAuLF4kl4F4Av2MzjkA0drNDOG/2kGeocRP5lKJ6EGdiCvT641F2YA+6a2/7FCeFbfMocBSdx
SkE7VNWO+td5o4bwecYscEML5NcmCmqksSHEul1S4qf3KWJUt1Dj9DUzOCp6XuTDyNhGS2xpGM/b
ofoyjIRaNx2iqR8zDcRxwxpt7mj3r87Y6ResNd3dRVqWDPX1arjWsnN/oFGHbD6hn+YgP6hj3cO4
posFF/3Hkytgi/IHCqALQdHoRyj4D/q1xjzoFM1ttAx1EFReZtYSP771UxcYQiHDs1mXMRGI+7NY
tYy/g5EHltV1CkB+t89JsEwnrtSqm3Afsvp0ilPDtO+Fw9wf7Fpy7wylO34VL6qyn1klZSR3XhUY
eV8srfYR3RcviRyXF8E53sGygFYJU0Ht89KwTk5D5N0gEpwzAIoCfAloc1ih1Ozd4R2Bva8NSxpa
lil9lgrFmFsLdOJMuTVjRvPetS8lEUrqhsIPa6Snxb2a8z/pCV3EvrR5U9cK+XNoB2ZMQbrzL5Ka
Y7HIuTo+dRxSLAXCzYgeUIP/Pg283/G9hVrVSTQmVYlQFA4whNMVChbi5RjOctr2JIK5LgBa58IL
ghEctprEDATxNRobzzx7vZERWxx+gQv5D9Dcp6DrHRW6hnpVkCIRfO1stpwoT1oHLICKNHqHQO02
4w0ah9CEojCoPS35sD/nyR4K+LzySDuElYvth55bXwx1YVyvOY71oAvRu6NzSXNWjh2kLV1E5aGF
1tl5bhAzaeDylO2hHl71B3kB2wh42EHwlpjFiCMISyWQLovLHO6KxsB3DkG7MnBzMdK1OuegTQ00
YKydz+yVpP5ChLj3aENO94RQyb9WiYCRlPa+7rwhWvwya8Zn8YLu9k9GsN0CPirSaNlH3Yy+1QUw
7lw6e8ZZVBc0Rgfrntel1AjqWPl2dAFkNIdN4wtPqg8hMVKuPiHNB6Sf8nOvrPduqXGh+LO1387b
WkBIAxz3kgBJhk4QfkbFBXxu15cKeczfiIEHxtD5Ju0XRa1LqzuSWxHsxHi9i/ffXRcRbagIW9fT
ntXC4SKOYysbZKCHDgDj8cf9n8k7XS9C5Ornc/CvG8TaRiToqTw2fYK0RO/gNQ8t8Z53QcOpiG7s
cMrdp2jKYrXoUiBkccMb6XG2jLYJ5rc5iOk6upTwS/4QRHRAoJJOb3f0wgL0euOLQmk6RpM3yJ9k
vVoAXalwKqER9OnjKnipkOVscydTt1HHbhbtATSsRWl3QnS7xxSv13hIalmJPAyGwr+DUepoZJo3
Btdu666fMfMjik472bhNuMwYEpReZCgUBblrp630We7OkEoKwpSk0MJBF+pje+191Tf8taPVTjid
cs7nt5wM7S6EhLD2FHpt945jyqcyiwcgYY9BhOQEV/kf+GNsndJZOUbvjfRRj6c0CwfqK5HK11eI
4FQG7juH9C9THug4QPdGYKy7DtvD5C6HPRonZeh2+ZNxBD3A1p4BoNQ+PikJhsJj/DigI1y0BxHD
9zrpirLKdeSZSFZZBZaFoCD9NZhYb5t4xfDsyNFgilUnJV/P98CImzbcwU6d+Vbrcl4B5YxHXvEz
vIJuiWgen8DGg8lgeaCuaYk7lTox0Ad9HOX8mvAB1CSaHYPS9tAwBP2QBn94VvISnRqO+aLFkkw0
LciWS4zyNpuSXC3LiC+lCR19/5PqhoLIi2stofxpK7N0ixTWQX84cPEK3U395Ocxn5L6+FPR/eXj
a2yzgUtrniEmId9VzFYWlRi3LcjjBuAKzOVT2ylYFMUMNXGI6nE3zXhzs+9G46jVzWcafS+L6srk
3GS/RsccbdYbG+SOwjNxbpWAciTYeUmq9WP1b7Y/DjSrc7iSYEiL+RtQJKpfDXbNOYBIVTRIz0ps
CBtsAqORRA0U4qXK4bVbl7a8HTLoyKCCZLPrW/kyMCZOFKgOE93I8tXM2vt06M6ciiWS9Zwiv6eZ
JiXLndiQYd+prhqie9pP8jLXxPCd97+i9NSqr1AUblDqb9UuTdEiO2kuD9+9S3bxVmoZmO8oBDLP
DPHskTrTTM6tjLjRUpye8K1RdfFR4NhEN0qC2U+AI3cTNO++LawThnhr+9XECKwJ1rgqUBYX52lv
tUYrdy7m2EYTV6mnstUdo4aG77xqoyTYAs53aXi39hzhfLvKnzYbfZ/kqYnFlW2Pwc03zM+pOpnP
9mOL3V9u3XXOUH6JIojHlhFA4rAW6OhS6/Q/YmKn6RTdndzSTIdHDQa66PpWzVwnXnB25E1Lpd7z
PmdesByobIavE8s8X/nQeGu647MfD+97uSkGIvamsMxFzfKmmmTtQcSg1++E8sK8rE+KvY7u87Bw
fukFDKgwucwr3rBEKM8BkrJDtqmo3pFQXdn+qdhVghhv/SIHlg7NqyseZpoE91LuXcWEc0Qy0mq1
oWznenk9M/EWDtqklI/rNP7JTuMaDneKEyqpSk8WdU8nxRAQP/HihcsXrdA3/4S4j83X2T/SGCzL
9ao9D217e/p1uP2G9i0teeAChkLEmZUSquDNjBzXO2d5Hkn/kcbSv2nIgT+SAQL3ePm6KGbgX95N
cxquYyomL1DvqixL2y6B9N0pyMcdDbrg6g2AH696HUf+OCY8zRf1DxokvzO/YeGmfL6Z/t3fkTny
cz9X8CFdp1zJJvtYa1xShMePHtnVWd92t7pnNkDxW9EzYGPFwfc9mi3MvKoZZ/qm+DUluiuqK00d
rKicbtrbd6zIaiWw09lrMVd65gEDg63UcQG/K7KpCQdIByjoyuUilc6CmQ/dlci7b5a4sgoQvNkZ
iAT05FmP53J4yNxxO7bP8ICE+Y7t8fdYCz7LaTdy0p4jKpg1Ixt/7GLRp76EKwfQWRuPy2UoaLlk
noZp+cLhH6lEkaziCuwu1roRFPP7AnZHLeqMQ7K3mpctS+MO41xdD3Weppi0NzVFk4Ltmh3pf+JG
CUJk3UwcOOOxXzFvccK18ILppKXnNcHL35i0/5h7xo66qxfFiwsChWOWGnL1/oIlp20+lNI8V/PZ
ERfcSw75vpEdF0bh2nd0ItlgendHtwr51XuddqSFunZmEFFI2QjW56HIsyZ59BdksnR2jbXaCdUX
ZK2Vzy2pQrwrPBoJVYPrjYs0tylZVlqVH7uHNrh37r5yYsCYaPrE7jZq29twNVGCeLCV4KZ6E1J1
o4xrBF452OD96rIucRP2AYlM1TdxS55DY3NIK0fptnZX/QOPwZfASBaug52PzY715qowzpuF6rXN
OIP8Oa6lYIdKQ8ypLSFsOe7r0Lu1CBGQ3gJd0w3rzaRdHaNQUK4eKQYFuxlbB8d6BTkWsMTfz/Xu
ICCjeJr2WE/+HH3ndf+NG8AS6BJUBCBDWv8GByGLh4c0y3dX3yxsZpF98IMmoVKiKIQdw7EnsrGi
XG5WSheem8HVWV3h/RKpnBvKGyWe6R38S9akQfgRLhruohrdvTXLlZ8n+uzzUEVsN8EzK9EBsm/C
hECrXVJ3JOc9VqzYRv28IegxtJ2V8qkzZAh1H0vXQ/iCqxHq84G8HMxgf0VQuYfDcsI4J6AZo6Ok
rUXjdn5bxPhD/gNyOi9eOyoe65LmeCWoozz52KBcUk/11n8ZkeOJRoPhKqsJnRlJIFtph0HzhgKM
wwETfmzkQmNRZ81B6rWHRmPLXbGJ67/pHnP2WarYEC625k4O+qUXtR74liUWV2YNrlB6nODZkhl5
2Gb3WBjNs5ab5LMQJd64sPHgFehOmnfa7eHKwZoH0HZacF6Yn7nJo1bRoFYLNJ+x1OFjw032FSl1
3b8L5HA74cofDoRBzhA+1V+5kVFoV3EuNQd/cedDA4AU29OAaSqhjSaV+BTB60elT1zX6U5ZmSOt
0VN6Cp03RWabtUkxYGxd8nUW67CwOD+EcVxXG4iDRbb20BXJ1r4z75EM/b2QpZ4JzfgeDffgONu1
L4KkXXlZDjBxaIAPf8G+x1MDMNMyU5CVh3ALcWINyKp5zgzLHGJ82SK/IQjwbVjNlm/+8lIcH+dj
Rv/RjgdEElmSqQoOj74ffSwV+HDb9J4O7FvqkhP7b3VGtGnbHAAwcmW3Nfa/WecVRkZ6AjyERRX5
k3rfpFspGZU2xXwtlyOL9U8sEsqF4ig6A+9dtbhx9L0h7Fup1ZZylOkBFNyhXweFwSstb6lU1NHw
saJlFbEjhoxzwOU9jtuzIWErPjmurhsYGkNYd8TD2WyrtMohYxGW0Qjpynv3UmWWgheMt36xmbxB
HM2g6Szska0KGIWR2SxYE1bXs0aPXsgFJhef1BtJAfG+/QxU6GEvUGdtIlapqSXqEuQVtDYfnTWd
l++U4rwBjEOyo3jff8WTrLD43N+n28S7CDGaNxQkrg/WnzBPWsZyUFb0LDSFURUtu//9jwKUbuIm
OzdLGpVtthLxAuqSjLYY6u1N5QVWgM1ixzWCrtCrqS6M9E0JSNL3vsScKlbwLgSgVLzkVeymDjUw
Xg5WcLK8JMgTSk/TVngKdGjgxvQEDSwmW+O5gRXTWHjB2b+nlfQmyIy44tg5Cbc78zIWlx/EhZPX
3KSuO81ovyH+VmVgu43GHAHgseAwCpMTClRiE7Aa5h7BnoJ+MXGVuWIpTDdQJXCJFMFepnLUicLe
Z8Y9oPUKK48DVyqCvx7eJtTjgatPJZNKwH2VbDa7p8BGsT8x7EkTb0yHdqrtZ6IU9RzuYTkSZ+cx
dTDYZuyzsgwvmpET7l9TBls4tUsiCUufR9KRsO6NT45ucNwmMfYF2Pe+v7eGt3PT0Z8UGT9qLL5d
KP2UZYD2IEymSdNUFA/Gem3GjSBghvU2e4vmIjRlyxjXIVVnKNZALbxadQ+AdgyVt6YlA7iPPDUr
u9mpJK8KGKpKFtrNCgJP2On8pbShqxvI+O9r8whUPtNJHjoS1P06tteEg/gGBvK/guPZZ2KxyNTD
JF/X2/sMAYhcN066R2NU0R96iyr2jo+z2H4bCnEDFJXUE4xWMqD1u+KM0KHS+tkrMpFkHDPkMFku
0uuJtgxzVGsUmgPp0l3TRFEYlPaGOgIrk230LXGqaHM5cEA59XBP+QXUnaz9gIueQm5/KAVSjCcS
ti0ONJMyWJ5UlhV6ZaCxoXLcfy1Gp0Hw22o+A8R3FYzNxrlmzDWaz5Ginz7IfzvB/9TSSsij1VQ8
94wED70Z8VXIAtcqiaixttbrOCxh4bRPxAMeJjt1KXmlUyCZqrhqvBc1zrUMWYlk/bgHd6b5A+lL
RjBY5zqNX06yL7up892k9ajqadFf/lk7N9lmEI56qRLbYvnXLbCIannhaSw9UTvCcvBvM1QKzOvF
tDnLMRRWP9bCEo8Q2KokRV13LnkAvrOneAw+Vh0nFjxMiBOABPc5ye2vN9NdodnfGgNVNZFQI5tS
uvnV/cMxxn8+6m9hBkB8X9CtLdEbNI6FggLjNbaImS2U/Auxr0iLmzN0Y0ChG2rg/B9OzHOvExYP
bou0Wg5acyamvxIHpZU/4QYpCa+DfxiGv7Js1HGsoLg3lKWSGcGnhxU2s9jJ3k94duu3LD0li1hB
TqIZY7ef8tJ+Y+VojJGpdxNCGiWQ+1GSXrE1dwEBPdYJVkOCwOCoN2vrBywcYhybYr4NNeSG8ymK
dNA1bsjqqjnJ/8Y71cdDiVJ3B2CFx0yfxb4zLw4knjqfR5KH+Td+eTqJmJztlq3ulfeW/Eu+uEJx
Pw4pnGKL9QfiwPE3SAX2ywIaWGWUArwNQhaV6C42VFERvtkp0bDERsJEPUpf84vmw31wBKxmyeYN
JZEYmS013li0uYNcTLxF2StBl1i+DR9yMl0/FjgzaHDF13U8+vlEIOk1hlSMotb/Ez6wWnGHKtZF
MAPuynp89YNa1a7figlLZdmrTN7HZ9sCDyV5Vn7GCk+awGIxf6Hhwybbve8od5aCwtXICx1QJKst
T4iCU9AWWV/jZ/V0XqdOmcoIl98nq2x+G4mxLJzurNurgd5uP7n3pOXkXxlTzOeQtKCL/fuAzGJ4
+YbpKKZiRvnewtrYo3EaJUyvzBXxubTnZ7we13znAo0doAmq9pi8bU80NP8sNNRoH3nuuBN+FMGf
lNEPGv9tO6ceXjOywf05eoknphan2Xt58pfuHVnfL2QQ9c5zpxduASgdNIH7FwH9X+DWC3iUUKzq
2P56n2pRUph8pmjf2rzrhvEor2YWpRNcp88C378eVhVDZ2vlKYXpEeSr9iIeYPoxiRbltxkZKbOo
tUqmAbvdUxia0MqbGHrbylm8pSobtZupzSv4dpQ9LKBH7OQ3KIrFkrykRMOLV4x4ciIkMQUge3jm
Zu/VoNTqF5Ox4+DOjghT/fwfeTDo9RE8meArJTjYYLtFDqkwmfOIiKGQ3PSs3nc4/vV8/mzYbWB5
hzVsHG2754psyWtvxhaK/pO7e79GVShPdaD/E4e0u8LfTPNQkqattYR2WY8Be2Fzkt94eCmYBw0O
ZZ4b1KAWW2V50D0kar/qESxukfgyGT00AJBtzXfRDMFZgoTPiJfmp0N4B++bfvG4+dpXM0wZpaSq
GAwkQ5THTK55ut/QY1a8tVS5WaALe0CaFh7g1TfHBKeBLVpdfyie/7TmlIosAR40RNO4A4DNw3ea
SSekFe+DBSL1p0dJcNFXb6yrHj164IG4VBNQhFqLHWoinFOEpHs7RuiPmBszQvuYTxsIjEfo0Kr3
ppltMEtNA64pvdb9Q+Ls9U9bpYnDaA5uu6NuMYPw/JB+uDpMNI6R4xZkyisa9TbCpv605ua0wM8h
IjtLGeznjISP1MEuHzzkvASzMsKstjqy0BKyYhgpYp2unxJO07su4dnTB+7dbjEKpzAr6N72CoK9
eInM026p9YXtCRuHI6avhA3mRbaVfqbMGf9UsFH7D40q4W5oJf3mtC4WXVGik7DXaCSUlZlFAjWj
/8kg/GUi9/uTcx/EU7dQ65GWTUkH92wnzbdWyqzkUYKdjvyqSJMx3IK8JksmFIPt8KcxOomR1O/n
dKbRzz6SJMAtStC2hzAz2vnxrBmJynKSk/ZNyrZ0WAVGRx+Xk2tXUCTymyxq7V6MKoGgQeAR3Bo6
xeixYknuxImrz737evdkrzbTLPU9ZZFf37Wfm1fNEM5ptK2kT5Prct1jekH18cJ52Ghjdr4T+fpZ
Mn4PsJo1qrhSFeVN0A113Uw+udhyQVE6SjnJCMqMA+j1O26zXIhvfByehcnjLmYZ6mU22Y6Euq7Z
jHn6SuHikSVNul6B94bucpXpz2GeGARcg3BWjS4E8mgK6m0vviI/EbPihbiYaApktEImarlIaj8q
3nwRF8mWJd6l9FPL95bucOFvcm91rBQDNJ17zlj057u9tubUZAOqa0VhssqeZHAx2IcC53Cb9qUT
e3qr38+3jwjSf8Qj6YBR4BNGlsW6r2+ubgwOWAHo8/K42XqCnMqxqssObXZ29IHjQbdmRUbrP0r2
7uDVsjCrldFpJ2BNVN+lM/ITlqe7NkSN+PnS8AaleNmp05eiygRrCoYO9SnQeikioquocLroXgoC
i6+rJPuzbzxcFy+vWgVfKgbLNABMDzUt2TfMhAXpjwDD5bdakbhtgOu7y8w4tCjeSt8i0MZouJg6
NPaWMh1wp2qtSwG6+cwCQ9x0xg8qYlNcbjejrT+aN+CfVo8psQlXrTIHDIK1QTt9fxx7fZ2PrmeA
zLyl/QyOdMMHA+MRzA14JkB+dV3eTA51ajUlriwDOSbBq9OYsWxyqJWfMIz9H3CWk7p0tGwPrgWz
J/7gTth4eQbc4T8mU04W13SqddGVBF2bpj9Vc5FjEpBr6b59Ws/e6HF5OO5UNZC/YSQuBvRvaXNK
TXON8bqIHK0wtcD1lRZJ2YT3ooTlVyxrkETOLtbpStGPs4aZ9/fuTt2Ac7CSOuEihDaY+kjN0JZV
XGd5nKzzFobCThmTdU5FeUWT6rDdnB6y6kEU9XeG+0WV6eKvkQpnMtC1NSfIbm52jVCw5OSn7stN
9ZSlCYcb7sxwvDFPLM/Wa/910f2R5iobL366ana52ArJbfxzuFJRqes6WNEamR1LvNoSsoEagPnm
4/NiBomtnttVfJ8oMGrYhfGjQHgp156QPNc5Xfy+CXNONBcbuPHHJAcmRn3m900/mlPfeWhfrPJ+
loSapwQt8CXHFxp+7WUdUYpG5XUuGvDztuBR8sLGoLIm1JpW/3B1/2w4ryxx8+dHFEOekSR9UYhW
mh101QCOI53dNahUjHFy+rgQRei75hx9nmRgO/tvnD6SNxrc8ZPQDwIFnG9niUVnVcXmwEjXM7Zm
7ccmlyRvPfaehPexMkUSOwUdrx6khDfM4yZ3ITub70fjxdhOk2bIJb+hRLPgiMuL14fJfyzO1V4d
Ca4buFFJV0AkPi/sCp3m33EEl8in45VHM0dm0XAm+vhDGxPIy+5KkWBXmmdbY242A1dBYwgYdFZy
/D0W2FveD5470ze+P7us0YP0qCdDLPUjSzqcpLtix8Qh/1U74iF5V+E5NBwUsDma4qYxT257TjUo
4JQtM9CcBtqlQ0dkB25EMtMUN+DdQRY5LY93mlabxHQLCIwBFzaT1B0nkBDkoG53rsdv/glowQfl
eqDKaZdH2gir9KVLPI/uePYe5htHVbHXlLD8kuJnrGMo9aR0MalCfu/Xe+HC/rgEZBNbQox/WGuU
KVxPkVyJdNfTGXDwtKxOa3c0Cz6W3I2aWPPkff2R7NgIdbXS7/NVTU90Th9ik68ySANH+O+kjgVl
qZqO4Uu2AhV64laI09lDZaDy0jovtPFNL2LRjrrD1+4bD8ETTrP3l+W54S5KyoXrtET9r6syWVhR
MptWmQfPOEz13lv4/GWjCvqhlcieOXUDHSM0qiqdf40jUHJdiEUWrmOjHzp46T6Sd4AsxWOBcZwz
a7uukpqDIrm7cjkOunOQfXpbkC+4sgM7aiHvykxD3E7a7nNZ1roukWqqi+rTE9xxoROfnoAvZCRQ
B2GKh/n3ClLs7THF5PCJLtWouAAtzOWUemNhngIzruO1aiM5qZTFe37GGlhHrA+SMjzYao3xnD0w
Ub+FJQ40tw+21ArdSTe53MgbktW/DMLL9X4e/BTFQqmgeWvmQneemEAR9MOfR3tnjyPedc8QnZdh
Bh27wPwXx7z9dCv6NBF4vSi37ntR4kTD03Ie2YZcvU7PxY6iFjEjsjUs8AsiPQ/uRFrPEmzEpNJq
GuE5vEx11VLHsaDWSJk+tA3CFjBoCnHixmjeav1+Vvab0UKEamluXPasSFKTpYwcV5aY+9TxyPoy
qjymoLL39ESn2JRRm0xzdO1xLFnVOjD+G7ZDhEBsldZ5opweaIyUD5c5+sOPf01UGYLyMJl1lh1k
67Mx8pPYblisFpnrWh6xvCK2X9BPuXx7cG7zGSDSqcSTZ0tG1a7hhh7PRtFfBo7VkREC1ZbeFTOH
OcM4TraP6wqV/uShsz4SSl3ZLzd/6dlBFtWp2gbPQJ5iE5IvWl1Zb523yag53GMDMu48RQO2Z+yh
YWItTXXM6q8bQJRn4ranyK/ZGiagXPRNIJowUxh/x52kArzqGJyB06JU0+jxKOybnxOrzhvTNuH2
k8rVQZngPCJLSHGFrGBXh068/dMyrlrjFOBAxxRLYL95xp+M+z5nZSz+IMvXpmNX+I/RaVHYcsCF
7q7BMh6rWAL6MqjZsmr0tz0SYTbCqFVd6YjG9dQwuXcuyo6B1kfmqWGQ/kijc0ryB5+okHDfiCYf
yukHd75RLruR02SFRUiiWCcledgkWpK0hLOqKrtWdLOIjhtt+P9xNxUTOuRZCOo3KdFlrG2O/XDJ
Bz5/Is50WYQDqdV0Jh4BgT3X3SutnCwhQ7eYMUn5HLY2Ntc9AX9mEqFhIdCvnx1wpcLyPLEYI+Nl
9cZQ5QT1usef4u3059eOInPcjuBnEPqTl8D76B60UGMSHCuModEmFgplpawqMBgavd0QdLfqmJp7
PnFdalCvcywqotbfuQn7CEFDoU03+eTpXSj0ei8S5tT4238TM3qgWMdNUEzFbChPrUAibtj016C2
f57aFIHlIU3U2B2yi1scvaCtGB/i//rgPhQ373OHX/W2UmsrXwCSpd+tQdDGpIHnLTklKigsA//T
Xb2mk+ysdOlEfQrZFh990Pnhcm6RxkKZ1v6YlyYkLHQKx4pKqSNqmGYPWaPNjlCC7nKkXtiVTMlF
GpisBpg4wLQkda3It7nE4uUaIeO40JxEi0s/hLO/4ie7WGgegbeiJpqhQZiFu5NjfqqhTRqrps6H
5QsW5w4/J5iDabomE7dNZReJhP/z0o5RVBrIn3yvJU86A9k8C3D/t1dDHecId/2gjp1SJm7Py0Mw
Aisup0dvhFH8DE1URXozMuQZFoPfpNtKv+mBxH7Oh3nQYQkf83LNhnMA9tZyYGflVLDyfmoT7N/Q
sDLJwXiTOs75u4TtxhTQSASqPp45EDd5Ei3/2UriFO0wBRlyYpdHQyO1Zcu5lLIVtdraOVgQXx9Y
fXoiUbrNKlejAfcsybts50Cff0chzX6KVI1Wmzs37s8/IFuwLgvcwJxZ2uVM3WLWSryhwKKo1N1P
4q9p0rJHmf0qDbzf/Zx5SyXUCXAlBWxaXpq9hY6IreVLylVH4CtySjmDypbBTSet1eEm3gg8J0zp
oDWBazOW54EFVTrCEeaZZNr+U7ov+/oCNOxP4dmYBjioTcKREddlox9RWIzKip5tg8D/oOHL+pmw
53BQUVgFlNiQ9tswtkeIxe0SZVLef1K59vViPrVMYEuL6mijES2e1KpCJDtpiTOcitROdxmh/93N
dhnoOQ9Da7fSQ0tKK2cUt0Sfc7YHNR/v41AqWfwq3O+8Hhhm6vLv5/l0uzSi//F8Vo0pTz2osJbv
7Af9RQUAot7xZxnlkBQBcLpoMTTBTU7CM0YFZDYWlpg/6y3kr+AJjqD6bOoBBCd1oGs8c/0F3ivC
MEuClQxkl7Th8ABYfjPZnZaQsAzVIy4lLFijLcY9dkkXmg+w+XD6+8H+afk2cl4Lsm4C/fQdtcvY
W1Gt9FpiVLM5Bkz9QhDIktk/Mv78pesNIeuwLCKWPc08qVZUQzDNI50MXyS0bqKL4Y4yIMEOQDzC
6JdH2PlvdZGCz3aCL0luCb3JAN+Qb2picOJJ/9DnYaYxLmKStFM2vcI1UFV1J/XoC1O6+vEr/fJW
ZY9+kuspcW0vwtfzb8mzBQkF2AC3svclyhRypYm3jSMIcll88pm95vVrLTNMjTmIBz5hxCIuQTAH
m+Z1sWUQLVSCwv8EUyQweHUg8UZ2t8SBrSg8GexlB4FVppA6es2cb1TaKgiqGW5ETdR2adOoKgxH
MctgtkEIAH3jCSGIsWm5ig2amrIr0r89uZ1zeZuN0ldaS4IowG04GCPKOGIKEIfmGLnpiRzWsbXf
d+yd5vZHRz4gIGqFXaiI1zmhryFYDdGSULckmw63gO5EO8a4CMwz7MqDVoXFoAQLf77VaZuCoMrG
UP1IVkSpAy5GciuuNqoDJWqwnkEHlXJpT41OxR+AEg3E7LbJw57hQQs8DDDuloHNJdo2ibsZo1xF
Z3VWdABu5CObCVLc5Pbg9y63t3pSUKsxl6u+Dns0+Jj8Y+Swm8FNKqrvIG1P5z6VZupQXt+qGZsg
oZkdGD4Gj5b7gj+R+1Y1pxeWczfemX32My+g1BASH3FCxViQjuSl+kjAf2e3qAf8wiQETLQDejqF
BLllO0STCghmu0ahz44EpId+mvyjoAElpVm0MegDb0kRv64nxPEmso9Hk/ufdMB9qaWN9gQEWKmP
GIHrA6DcPgw2CNYndl7CEkuF/ToPwON5Csmd4ZAdyeBZnkjTPMteo4wM7S3C33slGNuMfFwQE9ME
Tqmnh5d9COvjUX3Ty1jiCVXOTT7Fz0n8rEtlPAiszFwfFXcxXSn/MR/gEs77X/+0JVF4cs4/FWBC
Ms+f4NS5KYgItlX1KgGuMB0LS+gWn0JbPYlx6B5UjrDaRgGPKFAlNVa4P2jCTuGUCU59E8u/X5eD
kffr+8FOa+f+Avi+93tjDcGGNNVt5/dhQnWbZDGLdbvoIBmEdWaeulbyKETsH3LMQ23iHszqGMvM
QNWXVENt1+IZRyhC3cn7mQF7bJ0CbxPb9K6ZmJw1jnAfF3AyvKN+3TOspnmkYWTacW740Hwc4SGj
mit1rHKZ+N2GFvsIbPCjNwYPd7naDhfGbKno+bKQqznuBlJ4GIhQeZhDXxqcZ4E/OeEWngXiztro
eI/bcsZ5OjaSkBeAPwsZnmNuWuT2woC7PXoNnyXl+GqQqDhD8ae2vH0iIFs/2peuzCphFdwIV+y8
fogzZ1y+rYLTTXcs6a43H79OGMxR/Wtwi36DAMZmJGnxA1nvl1rNMFK25lE8qICU4SyYCyArEEhk
5sLn2wpwV+4gyFUQQtdnp6mS0Ii53BgQG7G2mkVMvUZtZe+R2P0CKWZ7hdMUO3MrOnmiGSy0cyIk
yN9E5CzymvT4kqsGlCZXRupjP3Mx0oaDZpAPDyTIvyTkDH60mXfZUuOCzoH/v75KHG2pTZ9L3SQZ
SvUyWCaZRa1X9qJeklCrD96Br9gc7bwKADor+CH5XLJhRtC257EhiyF6mR7wYVdGKDI6ttMSZgOq
TZ9DoW7cLtHnWMA+YRl/XV9tyXEfR87xhZR5fbkO/GtM4kytEwDXjL0/N4Xjwcewf+3duX3QLYVs
rprox0UZBOY7ye7VuSPdgR9WhWzEAcDOPLfH7zAtepv3OYbKbu9ZdaMxIOmbErtM46/Azx8DyTmQ
PzBkvI8Hbn3jg1Or0+yew7VdCHwfxHAtnfHih/1aqK+UEWegqz7bQZa9JBc7XyGge7uE4cl4W03N
tYtJxuwOiobzbvcOeW5W1btgjN8JL3OgZ0K18/kHJDoaDtH7L7AG6jEdqzWIMAk+UBURvg5bgXzB
D1KevOmtpDsGaZWvNjIXTiMNGpxMQKCzEHyPRHfQZ/n6YL7PPolmIEHmSRYiLwLKBreXzc10AFUH
U4Ar+QLDdkDJux0VVF8IRwQT/4Y74QGOXQS2TIe3EakUiS9hLnFQFzSguE9l4e7+2QzhCojPJCFF
v9M650LLmpwFPJIUYDaXR65vWTFUv9PSoBqr84PG1L2WbBMi4spgt9S6IQthpjGUsEw/J19aamsq
ziBDRY9GxEy4a0T9M73gXJSIdZNxMKYENsnBmGk32IWQTSRI+RikR3EkZiFl4/luVzz5wkdo5Pl2
ObE7OXQQl3fyfd2WPrX9AaTvXzsf2i6OUgxQcQmCgza7imynD52LUDEiHEBPZXAl7uGlJDBW7m9W
l7PuUSnqkwvzKGYH3yNmKLCk8DwNO4QoLWwjn/aY9+jTRkjU2Z/mIY6CGUku6nSQYdsY9Tog2uPz
7kh3I2BUqSHIw+Wt3oTNJpzeTqgiV7dpksQDCNe+M4uNkuIpP5Rtj52e4hhsNdUml4OTnAEXbu5v
f3alOWm7tEuIIESReELlvlZS0eIjBtfWbXEb6fQc95A7DfOAzxhY12WPdIErGVpn7rsFPojkT6TL
z6pxRn0fnkScSbnDeTn4QTsJq5/pCUwA61t0EVBVeHw/l5Tp7G8TbZt4IsXvXHqY1p+Vf9OKUDrF
DV+SYQ281RxTeLdjtti1PfH31YD7HvtXioGOE9MCGdLL89h1o1aDQ4uDsQ7jnmHWXxhlyThJOAP0
YkQTz8RczOAW/E/ufOlif48R/Y+VSVCwzqOxWn8sJ2nNkkY2pgvjXaY8tfmq29WYbx7r5Mcr9tRj
na93iJsB2McJFGVoLPk5dJ52+8oUSGxxeu8gw+KogHC53DGqOTrlJePrMHO7uJlGSQGSAEuZ+gqd
3qktlxuQ3lkwvbXpAcq7jx5d1rWrG2whmDNrgzjplgFAPW3zX7YKTc8MdQrr1a4v1m8eaSip2sDM
2iWC0RkDFaFeru+eFMXo2WYlluTuZBdeSxxkaQoGBNXgXT7to+TNtmeJfhV22i4cv4KhFA46sLEv
s7SmyOJYm9n3ZVEkpGxuxpIqTFpwF5RT4whSc61CHwyLt9RC6Mgt7NY6KIP+Ax6Q+G0W/AvvbBI6
e5eNA0TgLFaQz/xURSYRX31/4Uxc66RFwBo8H7yY3q2sp5lqXVQ2Vou95XEA5zy9XF3V+PaujVlK
4+zj8gk9EhXm/H/m7eWnBauZl0HYRFXQ+qHlqksaQK2DRfVkSGPSWlO7enxb9xlaslXvNQZrgzC1
u9SpednllgP6BcKv8GW2DZKGzWh5j1FU5A8KFrzkUOVE/jVy2C7TBTOmOwrvl2/8pQUP5L7wuGSX
Rn0HyK9sxiHOPTs167pg+e4AoWUZAdK5860U2f8jnIXNTxBWViwEWCdFZj2YpoFqTqvqxyJQO6XF
9ckGh3uS8oxCiJWjMw4eZlKiEfvuOeBXdmyIj+UkKpcIXFPtx7DImMiitIrdyqCdb6DVvXruzMlA
mpckIxw2zKTFTip2QCdKBXXQUON2W5XGhBNnQzZ9Ypn3HDG1/JmndVBOXuaSdff7ezQ8y++UYZzS
Bv5R4J2mrvu/Y2AlOILyIyKKx5gnUrLLZgFaQ+rEqX7iTxOI4Rakj/eZt2cdQiEjFwmEjCdgtdzg
cu0uXJ0uAW8PzpUdad5dDsN6xqvRLliYulxS+nhWtLRbAxOTygyveXC4l5Hu+HATtVvGbBLSTA0/
EDk26lI6D8t9IlqKwuiG1HE1uvbQNsSMji06YSN4rA5VH1GPuWL5R5VKng08a0PeXBJJ2Q8aohar
cFOdNO1Bhi3uIQSdg+0QNBjYfT+oRUm7ps1YN98sTEpmONXNVb+M71iAepxbdtI+E/Aii5gtEZpd
wQXoBbFhM6v9z0+tOQlBBdnVE3UyYfr6G/Yv2xMkiGrDZOpwUr2PYZ78xo0Hmqpvu520AaEZ78WK
KUFrlefqdYWJV+L6tfErb/m1si2GjI5W0URgs3B+2ehtJzc+PWA1JaZ81Dj9ATeRMSzNIgtXtUN4
p0Yj65qnEUzvXCa0+PPH/H4gNmnGOUSfoH0ObbboWJb6JdSBXvi8XOtZj7mUZebrVNaj8wYNzf/d
oaJfnVlTdjLpk/VDWecivGvFEDqq1n+gDO6h1sD4ZGGSHXr6dMrllSmromM8SKLkaO7uwac7nCLe
U3eZ95Qfoc/qQ9BazjbCHAnR/RTT1oYdj3A1xSHu4T6wkC+CFPf9Jcw2+DKtUGt9LdJiHwb/GKSL
qk/2eWXy/rkY5uFuOt+fetnSKgDNI5Nkf/luGHOa6ov6M93Qb8FQxKJ0TQk1tjywDw4baBbdeYw+
EeWgvmoZo/Ps3c67hVPtr+q5l81SzUpT8IFjumaIUMPZYQ7c7NX7GpBQopUMdwALJzYDJxXpUMBi
zZcjfGE2KYpTuyOSU7yizAt5999vZZhvKttnIPSAi6kcEr8v0PU5BhUjfSNZpt4khWWrNSjcYXJ+
awXNMJsJhg3+lH6d4yjLv/bIpS28a7OMr1tri1ZMeM2gDAvu/o6sgCpAc6Ecp31qxxPWFlwSuRsY
Hu1GxjUlBG1AF5CgY+lEpgFUadFeSSWqCBobiFT/FnZuXN/+jt/+tNfw/xh7vCqLQK6X0IQAhRnL
JZjt2yAyl5UHOj0/Jw0twUjX9lZokkxjXvg364X3Zbov/gBQusVxGbQXUN3Y7rY+69PJXxCvMhK6
YIdeTA3Pwgrus8mvPvEtl0SksRxzWTw+3jh74jRTJgg4IYZaRbvWEFvBYVgoEjaDFQVCxA6f4/NC
LwcBcqb/UeLK1c69Mx8Iy9Ftj8kP/aVChG2JEoxs5DwiL0hIEtu/FzDWQH8xf5Cgdz3cqeYu0JZV
iaVr30/dJQMqRDni37IyW0shjhQF6lJrCchNozQlV0ufpTVegXeWM52a7hk+9MAa/3VMVZd0GiW7
i0V4xnbjzAN/I+/gh1gURk2WkPdJWBwsYDnC/x9ZT5SCu16Avz03KOBQJTx9VvZjqS2POgPuQAM+
2P8+i9PJ6vIm9C9FPPhiNPelCqDzg/lNXX4++b9zWOBlMsAxUfOthLi2rTdtVtjA+OEdPXnSEYoJ
eVXwoTaTmAOb5vyQies+LD0Jg2mQS8ZK06DOSRk0HgkTXbyAKQ4cr4v/uLx8e8X3Hpo40lwxWZSg
wlaEhz9AolhvsRoNnflYamIKQ6duyhDHsU4XnHOiAgRDOOUVK5GTG4Xg6GySenYRE9pcbkH50YmR
IP/mWJTpAEjMEJzy634jHCHmKSIespN8MLDmMmRwWguIS7b4xrRCJ5jbih6GwFsJpH+klUVK3cJI
5EBEtlLt0EBQu1PBiiwFORGgDbmJi6NRFUeCPIiYrPBkWSuocOiyhvLE6dl2Axl3jqRCqYQ4mS5T
6sQXvTp2v8YVLDQy6RDmcyhs7Q9QJ/x0dVZpZ5sGAENABsfJ5AjBxdSutUuo8sRpg3b9UKp7INci
asm8ZORKEphnlCH424uEMmrLep92roP+KXm4dutFcU7gpK1jFE6IOlcMMKBahvIRG+iwyVjR5j6s
oKsFhB8axzy3e8OUgZZV2Um2sPW+za9HZGHXIVzbOzDMgaeUslhEElXVwnDVC3Cv3b5+h90dr9tt
DltUUKyZHdpR4tLwEHQMWeDRFUtMtyRx+xq/35TzgXWlIx6+hTuP13Cyn1+VM5k/6pW+ZNF0egcN
0gwnyL15dViYlC8xUjnFBlVQ8BzY4vWiOfrw8r8tLlIPhieQAAZOrA6MC5bZmFMW/VE5aq7p+ALX
jskGiy66vUKv03gFB4/rvBUPUxBAqt0CErKw8WYLqSpELtPSz86G80bsLCtgyDT9e07IDGI5e7BT
E36a9+hRdKQZNzUVLBvAuKl4Ca1nkt+WGp06ZO3xqwGWDI0y90Y+5mLvTu6hsWlOTA/leZpX6enp
ZbXzUCuqaX9g58EKYXjjL7HBifO7Pil6zwr/pRpGCFXgdakbBgRdrMZ1Qkr1gesJp5qhLBZnD2pT
lYxZBK5rrdUIA+kjaY3+bZUxV5ZPnQmHuLUl+cwfr0Lpemp/WsTFMSdXJMmiUrC4CwpJ6vFpTJC1
lGsIWT0vQuMpnj+TTm1R70RwrVct/L2zEuRucswISyAVzeSf2bl1HjDcM5ZzkY5e7BzuslhBNWwN
+okG0N2XEWPm0oyr62D0q7/gW36BT07d3FherRmbR+Pua9PlbifgD6/fWxPMrl/kzbJnqtKlVbII
AAqk/gN2wUxJydAmLLFLW+tY/vIsGVJrcywdYMzpXVqpqCjOPtkcBW0s5BxLU8uWdlyuspAcfNO/
AQXa6YlYVTm8MRJYuqM25VMiocTJZIS0BKsRUcKooCgyn0a+snc67FbY6VezAPrLHrEbJj5AlrXR
mSiwpap7zGHgeyw9znz55Po2zz4ix78ck4d+G5VhsElW5hmhjbwJLqEG0LSJW9w/oWq9+Kw6zamP
uXK0Gb7JiZciSscivgBgBjvKv9tYOEaR9D2TbGruDDHOzQMsLE4FWODpSLI1MyChBR98Hf12b8Hl
4Cnd83knQeIQKdoGOd7qonnEmS0y+lizNeytfSKa2AsSz1aignLDf+V8JJ7rhYqpYDEJaxSPwEnH
D68jScJZ3QnR2QLyyYN5yVa/f0yeeTI8GkUAH6+8+wY6Vvo0q01k7Pcw/25ulQAKZRCdqS3gliEK
6vUY94KB9mZGicDgS0ue7JeJT8IrCP3N4tElMeUzsl/PvHG8ZcmNdFV15N1d8qAimwnCqcQlssIz
T+mzinHSZnETTt7QwHYwbP6uNRn8xfXXOFCIPigb9iTKlbB8X3f5tcBrUC1s2QqDWiY9BUTwmxW6
j5RKsnja+U7cQCQjckyO3KdiNKGk7dPP5fpevoTCwpoQKtladBh0WZB0LSKdgOkUyrciD0LH3C3Y
j3+d1WhQZ/m4SFSaR4zVY+VHXA8mQTMh3yCchTgDMhARQytlfylbiR1b2kj/a9ClIxvAbBMYvstX
Ij5xNs0jWhuaCvseRqouoY0AOedgAu8xWweElUn1hqJpr57+7uEZyznOT+gmhIpdN14bYQIJVZIS
zyV3vl2ZuxJD/14l6mDvGdcyplh/uiaqnGH6dsyfm4yV4H9jfj+HtQXE6faopKyo1ZiMjAc3yOqg
mhlOhw9Ldes4kS14pulMwjtiFqg9eWMgqAQlrDZ7X5hOkA72GOjtLGmt3gZwYRDitGUnX9v6IXK3
o/04/VScqGvLzTEnNNzDtDdJfQEzQAVbRE/PReAVCvsqBWO0wsrRqYL9nEpZTWIQu/2AGWB6lou9
mG2aLuhE0v9EUGEar/1xZ1quu//jThwFO9xmF3N34eLuqXnP/Jbwo/f3N2qCkWNm982/nI9zd0ne
COrh/XLwZ7snQ6JvQFfG0d9dXHvgGBcXsNuBf/4AqIvXCcw8AIAeQ8sDlrPLPUvZlv/qyXY4ZOAA
5Yt8YtW5a/T8K6U0YULE2B4/YboxUB/7NBYbMVBU4SzGvDHjlxO3UZp0kjedU9P1Nt4wtgSh3jE8
o/YJxEZEVFp6zCEXtcbc0WnkB3UByXSOfrffesTF/5PaBarHddTpNnc79il5cYozKmv0wg3Vf1Gt
B7/GwmTvWeTCGnVKtgxZPFK0a/B1KJn+Db5YputOBHMJButdhHzBnaV/2DrlMmI7m85XN8TXVg4/
CwA0HD/3E/glXAZrq9pFaO9V/ArLGCtapkh4sLvW/+FEngkXcQT3hLgtGlYNIaZZPHKY+HlXa3Dk
P5OQNohsEtSXKfrX6UeDjYuVc2N9PU/KOHvKKX/IZnrW3Xd8CUU5eGX8G0Aqx2DiTS5W6qx77PBt
+gt/e8IHPCljPUa3GgMuGCdoQfBHRt9eMbILrbXE763j9OCuSTo3lpw01I97lxIet03gQTAB9jTT
ICkhMLWgskD8Gu446Lq8+EZ6+KYJmzxg5x4Mha9vz8Y0bCnBPMSdVcuE8ld63qFwq0sgGGjXQaWz
E0PqP0Xc+hPwQdxbeiIniUoRdP+S2jKAUbCp+NRDet36BO9ERcT0KYxwGewxi+as21PJ2B32njlh
sApUQksKtl0baMdy3QsyeFBrRxelGPTWL74RkEddBFwrsj5EU9BgyHW8bBXTMV4uyNRuFVIjg0s4
np3LsvpHZOM5GH2qkeNe/Bs/qPmTBGdtPGwMYWlXpqd+C1aukeCcSBV4XcTg6226bmOhjO7tI5UU
eYYyawWGKzEBt+xC1y8YAHMWPVRmaVvW/utkzIXJdORLNwEDXKqQ9Uht4/4jyo0c0+MJaF9YcjII
Bwy2v5xe9KhH2cXaiMGZMD/akVZxTdOwXrAqwqimRa6996Kkl79qiUHrxpCNY5tdEkP8qgHdVM6k
Wr1gdV95/ZATXYeIPD8i0od9IAxU/U6aS9W5dpWAvdQsQdwOxG7EMBe4nMPyuWBJ9mSw7J6SM/Ju
Es3QyigDpDYH6WQFhXh3cpEHwVrXuJ9ohiCPHuUFcL3M3ESlllvRoC0LCSlBjIzrxKDk56rVc33W
0KYO/K//UY+3e4WHi0EUd1hUaWSmaluVwmFNojX1Z8FIEuOQQGcwdNUTqsoQo9+US9wfD5nqe7lX
tGZH9o4MUbkOX/SMOi+MfBRnCchUf44IehTqWtiH1puUDkYVeEYtJcpnVlxBaAkGrOZJ9qEjtN0L
aJnn0VvKh2nAhP3ETphX6QM71UEDBmok5yOAEKIWohIosCLZ8Z+Cqtj5/yuetbwQT8T1TSV7OPRy
Qh6zpHGJ91AU70aqvxKlWIkejFR7Xde/MvpNyILGS6695NVtHjwkfV/mYyG6FTgRCPXcAJD/1dG1
7P2JyMUAEXEgDOpu8/Y/tXjNwDJ6f/NC6LFAkBnPiDusAxcGAMh8k1s63J/SIA5QUUMzpm/fS6ll
tFcgHvSrKfTj6zezI2J9ElFSAz7qOX0fUgxmxCYbyDBq+25hzyv3yifSySxblMXXDFma8y+iFK8B
zAYZe03Rque07XU9GSycW1G2eWq8HSkyp8X/JfEgeTXkrAiR/xUMj6rjjEKCl1QoSxSkJPP0NrXY
cUXvRFve6r2m/jv1qt90zuwL1/MKnVvhox3DE7zki2G8wdwz9AJoLXWIPm7Xtw1DD9d5lkyHBNos
poi7xl39AKCUh6YbiQ0N2DSEIbgjrnH0qlKpWIrzrjkpInm3Ar7FxCPE8se4aC53FPyWY2mkCNTc
c6PejS1ebIXhLQ1MiTVIYwBQhUb8VQiIqjos1ZdyAlHSTB14LXmlebcIQrvhDpzjpAVPd5uWTnVs
QJ47p5rSA6yEMUEAUgv3ej71DD2NdT0ANnaC2Kfs+hh4ac89nBSEKzzlShopOkLAYGxq2OGsoseD
zH9VR/6ov0zYAajDSSMKj0fEWs2YGwGcLsw3Ql61HdKCaXgGzAg2OImO4YjcriPvqq1OZHLhgrmK
qk0b5LcK3cQMmT/B8ItiYPPHrYfPOTZzoswjWvbLap2JyDS+ACUAlYVnQ9j69qqWrmkI7jOM3LKi
HqglA2SPmejHbNYvVclN1AujkbmYhsctRVByJt9HewA3zysQNoRrt0bYEmTPkRFfWYZwmUwUNW9S
cQ1BUYfyqOmj5VkELxu0L6IH1XJBmAvPktdqQNLxXo1r1eqoHDHQWE77jgU8VHnFoCp74pY9q8Uc
RDgtak8HogARgwk8WH0jxS6uq5gItYBJsmsiTISwbEtyF3EC73epcc4KzeTzzKj/OsD5a5fHRRaB
6rCO4GOe7Dp+a69T/mI9RAWr/wae1sLcAb/mYQPsLZm8We2uBGzrSpFopymrXvYtk9OOfTKTPsyH
LwRILp1rnkgjTOGFAfowmQvIXfhS5o33/kl2A3Zfglp9Awwj1MqUa7MNR0Ws4JCIOGv+9Zrc/cnk
I833F2wIGdYEdo/oG/NZoMgI5sV4Fj+aDkgrPcLkUh97ZQXkBD6hkNcqJGDTLHNvlxsJ59zX+FZ5
1boGlODrH6VRmx1K3tF3BXc3jvJIHopmluxphGO6+lQc/jLomeuQptmo+xf33g3TKHEws9y5T0V1
ZMzQzuRioFHaiKdOvvXHmco4lD/Sw0zvbfdvK59hmQB1sJwkotCVUJMPQePv0cLJ8qv5TOLiSq8c
GqYbHmHHIQRfju84Fw3mC30lztfI+W77Qa+5+pIect7EXWg8CWJRjpVhrtijkZLQiqi8nkxGvCJd
yWNe/1mpR/favnRi+b0t++0EIje4qHaDNsdEIDcJHqf0ln+1LN92UeWGtPbUyc6RA5QnqPxA2kRs
c0ZKHrbtjvIbkbfUPodHiviJBxJTW34tptYoMKj8GjBH2J/z+QmBwKpwd00/JcVHlcgt+acoUWlD
d+//kYvTWhCEqtt+b+5XA6rnkeQJVwitbg8uXNyemvF0ewifsVQYgNWZfXOyVTmdq9vUeBWr/69B
5VaSA26dur0AoNm8m7itfJX7LZYsKrWftiuGY0GrZfZIyig0dqpUPDgt3ZX0dPs2wRyvAKulqCyM
t5AvNvm56dq7XjY90qFHolh2zf/Q7+zJMdPfE3uG8TI9vovxV+ZSbJMhVo+al1Fif+qh6MpbDMUx
ZmQbQCkS16jsuHseGyXPJUvthjLpcHvV728HFvu83DEic3r1BVOvF98YFp92L8PWstHpJniCiyU5
D96UXVvfy7sNmFGLtxiWOTwoJ4gQn/c0aPy1zK+YdvjsAvpC2LjsztbelcUjUzrN2aqEeFHkfdRc
6hQUt+7B4/IIUpMtxERZhM7Q0ghkPdPlrO0tce0QyFLQlA15NbE2F/0YUwNS7Ps5jE8IBXBE39Gg
Qkuj55vUt0kH6epVzIPZMc/WwOPGXTXYrlm0vjPXw6g/QArfvTdiJl8NjXkqV6JzR/EMw8vp64B1
DumfheExIepj8P+1dV+KB2ubZJfpWZwRJeQip55Rjldua882+vdO9bVLe1IHamN3IVCfVf6hqjS1
Zrfve0CiFXyv6grzf0ask6ACHvAvuUZFcpujfB7LkZQ4U43bSlzJBPyFQ9J9uZqpt4N2spc3jq7y
c24FkAM1AcCqL6m5+8njdFj5bg1yN3QU7hLB9QdEBa97Eiqscu96CcryTLi/iSel99CGmxWf/u3n
yDo293PkgK1Ppt4uThwRAXZjyfFbfFdfltX3T8rYUtnJ2bErBQiVoZNPcREUQbP22HDIX+HPOs0s
os3r3a6lUpr7jvPP57mdezeaWjSlzF/mhOBx7vi5/KcmidhP7ljx6A5zrfREvdqFhNTZKFgpKRXm
caeHkLjDFJ7b3r52vWhipb8Nb+BJt6C6ckt8CeFk/pouMrBFbUcudo1MtEIUybkxgrdZF7XJUVcf
Yg2gzDEEdYWxddetUgYL6XafgfA9KowTcVJ4PMwT4IcPeBEY/FOZsMn8fotaTj5pEcOEQhyp5VLx
L6+6BPf+53lX6qwOdnxintb3iFTcdWYOVUlN2J4ARaBMbKZCIQbXZ2mFv9oQhCtdHYZu8YARxReE
GAH/Ys5x2aEWmwao5xmzNgdqTVET3aUQD9acoTziTdThY5nfTlFHhFJXhusRNgQ5BGdaAKYKM6kW
2LOvB+TdQTZ0D4cGBsBTKpfvYPzlpd8Bf6KowNat7YWR0QVY4hinI6iljCK7H529g6xKnLkQCLiz
m2ezVZeTkBsZSgl5DoCzOjLkGbGmiDZ6oc/tjRwc9yn2laauW9UlETmWiicARsC+x4ZztpOHtb+G
wadXLwMmyohnixsy19GfPQc/8jSkHe2wJNJiGJz5XrzUWY3Ahbm/aJ6xMnAcgwFiJl3MrbDjYbyv
Wg8BnTy5Y+HOBEpcxJE4Pn7HSimwFnYKR0+0ToE0pE8kXp6za/dihIvOZNys796mR7uwO08SzyF7
7tsJFeQTdqFmfP42h9HnZFu2lT9afmXxQKRvzHIy/3b1xstilxJQc+jXoXJjppui5AKtmw3s0Vig
GyH+2D8wZnchl/M5tXoci/r+RWg2eFJN7pyyQJ9RcJSuyEX7G4JOto+IodZfqSHZUw+pOgVBz24b
5zDDaH6vc8PDMG111nt2AWsq10jsW+k7dsJaJ811Nhx0z6VjqRHNiTkTpXuf/aW9dxn0MsX7iqNf
s6P0+qE3zmTc4wnEN1c4UAIglJhgSg2XnIDlViEa8pXYEtkUoyN7D5dyiOzL2S+zRBGipE6vpsDC
d+N0d+lipkwow2vfkoFJC0ISlFjX1KfXFTrN/lLvg4lsOFsMnEHz2DsQ48mQNL68KoeTYAr1lWLN
ujyUngMFEZNAqqDAONoUzLChNvp69hAR9wp1plaPsB5L38lksIicL7JpnK/iprTUoAOIHQ5tY/zA
wJPrU+9Wk8ZANUjEnL3qJ2JxoaFAFDhjh5XeLCrKTiU8CYlfphnOWjrNMJAySyW0uZgM/QPyepwM
Ec30j2pyg0BUP1vYQJk2to5I8lAHBZDlhyOHbKEG3hO/9/0Cdx7FZ+Cwl/jp11ttPzUeOlp5VFse
Jt+AA520dRkxt9OwFEWPn2ObNQxm5xTEsrW87Qk1QLvaofzb6srpS8vKrEO5tU65c7gqaXumdh6N
GWPKn3f5IuVJK8Nu4h4BK6d+tHL333iPfyCGlRCghccH25EW54N8Dn9kZFXNyU/5BX4/PhCUaZPM
Vg+NXFS+o9El1Rd8Jrbr/pImTdgk2U9ufRdCSPYRxUAeseafFudOGiKrpUKtJqtYx9kcSB66ip8n
cDwTf01rd6d0dxZSSYimifmeKxs7kZz/uhfmtb6gqaEJhNoPvWCI3Y1/gA6eEy80OHyhh6QLKOG4
8+WerRUDqSYUiLwg3lL5ie/1o0/3ZATqU8qnq30Z5njj0CZSMLJVHo6Z8fuhdfMSJMIc5dnOL20+
oVKoF6pdlqMWgnpMyiDOf8pKhmBA1+Y9p/C+tHd74bUZa0Vs4YMRQo+XMNR8OGZjqyZn6V3d1Jro
5iIZxjC32ggs7/Qbqnzj6tC8fFh5nisZNXKrXoXv7IKABgMH628H/XbJFDNgsGurdT17Xe3vueI4
gOcu4Vlr5kr60ZnYlpvlnfG2Glj0oP+7xthwWt4B51FvcOdf18VGILtIM4EBdmH2qjeqzvRe2o7a
qBc29H9HnijEpT96Y0BgVDZmMu4i/KPkAGu9lz5Ga4Pb8q2LptmtDi5C0QCgaEG2lhQ0IqzLtoCI
hyYnEIB73u9H67eM9/4MNbsjGGbwQQLh12zWidIhDeIoIXmbByA0B+LLCS4ovyFd1uQLdhUExaNJ
szK3qh7Lc0yP7xJoRpYy9xUgAno3BRP/zwJKZipwKuF+9NgF9+xmA2HOYHbqqbd50xht2hjLUs6J
t9ZMihVEZW4gqN90VstJ631RK6Cs34weo6GGuxSoOqfdtpNyYXyOt0mzdptKMutBNl+LB18K8pmt
hXL3ri92d/hKTNlFGCkf3nKj35xeaIapFZUfrvx8P9aYIUwtpacf4OUQJYeh9wg6Lplicq8B6G68
TB4Bf39cxyI1CgwA8ZtQ2mha+ShhspU6Q++sn9MtCoE+7YwfOhFb4G9RBKKOKHih3FlDZcrn9g57
LTj6/4Frwtq3Hat36c5AY0E/wNbZzSh0mBa/3h8d05RcT2J4c5y3Uv3ezfIui4Dv/aY7bPC9xmHd
jwQSJC7n3pOE2FBMtFBWE0Dlr25bZlcx/EwZhwzRHI6JsLKlJgwegNDyt9wt88HrW+fjSvL/PeR0
1o8p/CINq4KbhIHyUY+nkBsIhcmRDzzKUOjSy2U5dmGFF1m4xxu0svrE38xPH3mcN5E5Uj4WsLnO
mCfGPJJt7ZQQAlGfXseUqHX0V7d3xouuV3JtEw6T6nU3EaT+XRQZN21Q8ZqiCqfScnzbk+8bY+zF
xOQf3RjHBEZjDIyAWJgI7g9P0Ic41XzgX+57RAgCQj+nIWnuCmll11yfflLaPOfxVnm+NrM7i4H8
WmfH7XwjA7dhJPJD2UYUBpzodD1ORFWqhrJ1eYjNUkONGlraV/HBghGzYIOnOpyBNXYQtjIstECB
/UxKXCCH41QbsJd74XTE8ySFSEH50ROixRWP8/4AG9c/Nszui51cU8k4ZfjryYxA4kmIhjGgeZR+
wk5bqwlzhhom3KNS8MkDNOphpSBe4q2zwtTKvn28eERZHHwPdKanzUa8Qu4uMTvrdHugPIQSpjkj
0Oq3jtJYnEWGiIk2cCeYKb0bX+He3d5rMkIpD9csCBHtFE4fzM5VxONZ/wMaG4o2EJg/t3HAfpJ5
wYbqFf4W319VGaXbBBXFabglSwMItCmEbzJ2SwiFe7E7pe+LMAHlBMQfoi2KC+aV3BUY+05uvUBP
LlltjGIfs/V8fRsjR5qTgQBe/QSxj3fSedcQF+MhdOfNBt4V241Gzdy7StNkyH6Rmvn6GClMwNSR
RXkddMXQ8e304aOUEl1wS8YmqkChTiOEJlcfHjGXntOIyLinEX2+R5pzodepF9w80Z/ZR/z3hul/
w0b6jbzJbKWcvYdvt+NBKE96yq1nzQyta12fcIVdm9uY5BwSjyZRzT2arksazq9fB+tztxaOfBlX
S1RykGckUxGoKamfP6QKtI2EQW4DhzLk/Oi258EGTaWbpk+gjWY1q2+AJrgWVTXehSGXv8aq3/vB
sOjx72Df85hVyuWCHgGvTuThksSCe7hTSFenkKA9rXuPlMQ42oPFq6J4AzAyfZlV9pm6r6+6s5D0
DXaLggBgtB0a1rCPx52+KtVYEcY0+3ezz4i6/RDjaYh8JSQqC+cj5bwJglPhOOHzDBhhqBGGR8GF
b38UqmnHQhOk1lhi1Kmode/fCRR/Kaqh68+KRqg4iGarkppIfeJfOQlDEDhqybnBsGOBg2+B6hX4
lJQHZMhc3Gkt0tgCjhpF3nMFFdXJgJWHRbJYi2kB1sZCQuxSmgb+Ov7rrpSDxN+I0MpGPEa6pdaV
UJRB5uTqpFw6Bz65XH4rmezcI4S8pJxnRyMU685NNAeaCrOOLhDSpQB9Lgk3xGvrft7CAhbHQizY
75LQf1I3gHM7hm12CWopUuuFsDyAGxRNoFMUlRQaVPbHklthj+hk4wrUzpT1DdtelgARbwZoIPcf
zAy8ykGw9zoK7CCtY7inXxqAJL5l1ecbMTWu6y3FWnPi7g8Fjp0aW7VGST0vZk0UoOvRqNTI6021
6DVeUbKMjgQRiwvTI0avcuGFF6vRxl70ouKXdyg+wAwJxv4s06GC/L/XFwbScRAV9GaYzHbxi+uZ
qZZ2n5GPdQxQDnvPg+VXVu0IiEut6nHJivYKayCvZjDqPbs/l5Ca6hrd92OKqv8wsGmkPW+3pZgI
DxcMFERlJMTTXlYfzjyW/vxNz0+jo6SLyl/GPW+Ql0ZldJcWVxQsvEEHrDsP8473rLjpqM01R+0z
UCouS0/JeuCa8VYzx3yeTWehbP13rmob/A7FIBWGQFPcP5D06g1q7MZAv+OVjRm+D7VAc1UndrAw
ld8YyEda9ccK+LkvyroxzTtRr+KkBY+MBR0VH0WS1Em6RN1vW4mZqH0THYpG6ddFghPIhoSarOy+
uvkZ5/LxizPAqWrHRr7PqCJetFvFKdZQJF09W4pVCI7kszT3Ldm/8iGfyKVS7zFtrhwplTPRMfct
IR1v3KJexstCHcLAJDiComsJOIL7+mhrrkRtUetK8CjK0ZNpRvHIeB0DwwFMJ7227AJ+/WZIlbZ7
2rzbttap23cBdgMuD/Xp75EXuztG76YIkOZEE/4nvk7KksL8XmDo2kiUHdsg/VAfbHt0rnv7z2lD
F+khx5SUdhWntw7iYOOQRoxIonMIx0fRW1ZxS4Jd1IPJswywbvldhDj4I6f+kIkH6EHH0Y4yrp7k
fXw6CykGmMjHPYHGlDzradInreWRPAabLdhtGwsFz1EVH3gbttfiijOPtQGLp/GOMjbk2Q0rd+Ue
Lm/uHSWB8MhIscWPtt5qBP9vkSq7P9CajWsW/buOHC6zAMICCa+a6y7v1Zo3Y+agWu1WADpdtUcx
g+fjyp562egHuZ1WOfHpQftUl7i11ipAtHrEQzpktOVsS48YMydGKh+4zYayc6DhIA4eeKBiYm/Y
pgk61wTpvoqIZg4ISX+E7lse0gIfyShvbjoOAw1iNy4r1RWqjF3lwDFnQ2NXb+7FSX5TXV7uTcKL
8+Ae5fymgiW6IJcawKj9O8+736xPn2TbSL3NfHFs1P25DbHlrX5h0jGz3wEtL+0PpeqlA4fR+oTv
kL5db587JadF9q6XuZWaOBJFNi6XwT9Os+/c+urg4uyp9d0DffyvbgDseL+gQmMLi9RFane4YoBh
xIzy7opdYuFlHlWcLpPaZT4eVf74xR0FxkgNnzZpJSgTjSUJbDRhEzM7MLQ5cZuTYtIuTu0Xk02A
2hDE16u5u0EHDOq0UnNMar8pQYCXO+PrL2oeHitcKGPaxTGPncTlYNoHNI5YnBfn+ifmIlYPp1t1
SrrVUirClsuiFZzeI7Hje5TyhAN2g1JTMICYy/VelopdvfT/uC6YW86b/0Hh1zdrnVRfWFUuCmec
1HelvVaxb9F6b3CN3PLhVJppC+Ovg+vAIu502RWPDuFhUkb/QAjXs2/4DsejO7czucVQ/zaF6nng
nDOKtnlO1SXfieMdR1X8s55YLNmawKNnWqolSmMc+uTh0l+DavQwkg/CJzM0qcwE2kUIdMQYOLxy
wP3dEChr2107PqJtf+ijHZOJbmzsnNjnAAI8Gh1YNOL3IHjnCnXmglYoc0uyoaLjaCMjeinY5TVf
LiiGZqX7XsuufDnAfmltOfJJXTAcEEzhkUJ4ui4daizEwyDvMKpkvL2/fuFPE8bAAaRt0d51/0o5
a+ylOn6aeICFKXKc2ul/wkiTcpWnpUkEMSyQTPkhxczSSPI5LVrchsvWo3TU3YAf7kuNKmtrASx3
B+KoCqTC7C7pITfIFmjgnlq0dyRovHAIEhLK4nUecTXZq1DBDxoCuZNLYcgU7vLlUSpQkBNX8512
z6z0EJH9AEwXGS0ddURT42LyOyPU4POxXXQMJuqlwaq2GmCY+gwS7FYS87HSKh6luvgLnH2nPDjv
8ZypP5qsR3GQ5QHr3STrTODepz8B10m76RHGBcNSCjxmk7XnHcbdWl6xh+H8H31ZJ3tcfhauuj+U
//3ckv5Nu6ZvEkG2VzGVm7AbpSV55EajmaHKUGIxXX3mcPwiQcdFLQnvks5V5IfmR5d8NIZAH5G2
Dv4TQgxb4CUHJNjxBSXfGwk8wr2kDIlYi/aG8JMhbpvxqRzle1xlIQwRr0Og0Kkz4SwbCMz1+Njc
h/G8Joms6AuPxBwEwUyvvnxuDUsPDjwh+xCjznY6m2HTTvPoZl2atzANOV8Rrq78+ka7HdbaIsYI
Cu/OxIuwRUXsJYXg/Rgnvw9YLJT4zZkn6s2iv98DcoRBT65Ll8B+Ia96MJXVLGC0V4J3VRq35D08
dWfMh/+7GeAwo+IZkKOKNyfiEqDVXTgHm+iJ0c9ci2jhAn7HAb/JfBmepTfQa9Njd4gVSkp2ut3F
U2ro/xVtuNjk8aiU90EOKeg/6yRuhb2l2lmHPwf/qItS/91ubuVYiey6G0hLgQzIwzGu0OqGdzIL
fsW+QDilgPQRzEEkRQOZ728iJoAWPcm2ghSCkAHWd2u2XJuAaV9rRxhvRwfHXJiWQgFKUAvmpKRQ
1kDY0U8yovlgoI0fXAK80/WSTG1Hi0erL+2BS2QhZedCh8HdosseW9TYdJ/DiWyedPOvwpvssy/0
FEgZ6WRD7BnAtYM5Hr2lrQJLKHGiBIVU4zx2k84ZnFFd6JW85k/Gg8+Isiqdy8cW9MxF+ddTh40W
wKgll5FXhrwbllaeOdhw+MazMCB9Eftzy9XFOOOd/ewycZI/bnwZDSW2smTo375M23vk0issG7ct
2RPjqPg4myd17VGeemC2G7HkqFnmRkMi19Dn1wEUPiBZHdsAOrIVx5GWH4H30IVIqEKY4PzWk5et
efS9NwqauKD/Kh6yB1PP++HlUbh8dR/jh3ksAXTvKYZJZjoU9/l0Dh+V0b/1Cze7jfOFSfU6FQx6
8FitVcOnPKZ1SmA6YNdcsToNGra49de8tObRDxP53saFK6LCuKSfySuXBzyItXSPF17Yl2jsf0LA
ZsWjHDXyZoEH0UdaRVr6K/MuGhAeB2XDTuQQfVt8nbfmqMCklY9tO48scZwa3y6GAcJTfvfsW8Ss
s1MV6fDhfWnPX2ZS4RZoYdAis8dDrTNy8z+n8gMRKinDZ61y9D+ui2pJrPreCwepqjuSuXuwG/UY
UFMQZDk0+VWJXEOkkOuprBURaeLl8f8JtAB/xlwno/RVlWOxXr1I9sDJ7toc+LSXL3GFGhJglIwT
6j60ncGNUYQcAcHp09r7GVvb6LGJrgeQS+xJbb0jdXZOBamX6bdqLy4+d/OD05G3dvntv5ESxXjI
nTXsDylQPfl8GoKbhnKNjGc/HgUWjLRfLcdUd2o31ixOplhaHo2mnq2yvA/mcAfMjhW4Ty90KpSG
mpS5cAmKmAkBs2MF2J14SE14u1/iX/al3m0LDb+maq78NZRwJAq/dWrkM0vE8Mqf2KpQYWgn47aL
jHZWbM2bIpM2v8S4MJOJdp9VLokiq8PeLwGbWX+NAqpM0mCjA9sEIEKK79zz1SPqWQNtWWULUssx
39tp9isIQnPTvsRtnixA9V7NVaoivdHSYl7J3axN1TGOy2ICOaXrQT1SzAIy0azRXgAnCvEnFYA6
czj00ymozF+L5bb2mXWqfjEMCrQbGVGAB8nYOEPUYZ3+U9B0x8HwVvMqtrPRiStmGHvcumbqnuJV
k3SgSLdHta/sCIV/UGSwGcKCwla21xeFKVfTCCYiwUR12yrhjulKttGu42/tRESJ6G3utAn1SU7F
x0B1VPUV63KfMfW0BsgezgOOLMCJMvEQaqOvJ/yX4p6m9s0KEa8utwNsAAx8C4uBLQQ1n3tL1D4q
wZoei/d3Dj/5n2vLk6nzCfeKHbKxU0zXh2LOALqtuRaZxDGclDnZyZe5h44W+it8jxfhUEKjUaGU
Z7x78CGIgjHcAoi2naxaK4vGRs1HK0H6uqwl9V72/csUnKwxXYcqE2IyVgk4yZadyFfA7jUFPzcG
rUbnkggpvktUP4mrRm9LmtspEiivo7IsGsjSH4Xk0OEkxRH6Fnpgz2zxmZZ93ZHnXFwqtALFz1vh
Q5pQuQYpbqWUFkjXQ9QSZkOE0IKnj6LkhNDQJl9PWsPs7bYJP4l2namPpMuMc1qjlY/wjGRGFraw
Hhi1tlJZ7jJX4sXpcFgKoB+IWAXJbUdSlq0Stl8nztXPfEsPqd5gHoQE1P+eam+6mFBLMcIg+H0P
nyGrNlUTIkmr9TiksujhJifRWlFE9Lh9qs1Sapaz/Qmq5eaCiqEbqQ9pwJEcrz5TsuAfjEY8QsSw
NxqTh+LplilWv7cJzaydfK5rnG/jhu4Icg5wI9Rh6ST9J4xvmcXsXAuZ4uXFm3Vag1uKoF8QCgXw
1FBaKBfOYG9VATDAtOgKLXadMDoAxU2IhPHtYj53KKFANzXVQmfj5xuGAJFM/L35yxcU5JziOE42
JhW+3o0KCPNIdIwA1MfPzkLUgiU5YUUD4Ug6ljM5q7gDR045pZ1wvaFEbeASrqcdhQ2TZPZgDmtG
1Lr1HOq1gINIV35i6qBX06WlIl7VhVRFJWT8RTsP3ZH5POEIFXqF0ZfPdVdT0iqfwBM/xw6mGpD4
omLbjbVVT92A8yV2pyLSPmftGWG1iNhj5KeTXKVh/eRwOuKelTpxX7wqmKTQ8C7vwl/hIY64CzkS
L2Ju76gssh3DBWVqo3/MtusAqNN7oa9jCMR5EHfFHuXSIlMoQwXcH0fNyQp5n7qt8NsNz5oUdNJR
Yzo8/DPJVdgc3GAUXbPf85ijaPLtJA207Hd02F9hLfgsmDQDvdgoUdGvq75k40FnlsuTBzuVTQrP
ZVzHaSUbZHs/JUtELV/jON5+INrgw5MvLU5tCKjHWbzz8FqytO09Gvh7TdQrpTdYO54DX8Io3YmS
DzCXyyeyWRLwsPOZgKICuib4dKTtywR3JRWjd4qOD07cLTH8e90zX/G3aehaFGrOLOYchVg4mWqA
8RTdncatKYMCenY+FRnGg6oirdiAtELjYOhP1MJRE4IQFBf5uf3x6T6DUuprpzZXIze1MWRn0Qba
157OWXkmcx20TJgsXi4b6D+gm4GDtZljUh/3TkroXG390u6zs7eSFSNaX7HTmLXQlSkesnLtrqqH
vS1Ef7+0WpiBnM36BzmWyRBwmfE7g0jAu9EIWnurEPUXPLZErhXtZ1KCOxuttP4WkKLdgYKKnl9J
lkH8wF+ViFcTvCTzdL1cHxSRZZk+fc4Bi+vFM6cCJ8PZIcwwR6AcnO6/hRUuJyLmhB84CJVTmnml
ED9dSwY8YIxXgg0sJwuXRniZ5bjyefi595AZX3BPhRb7JjOKTIjFOqJ+1/vcf4dzvBQv3owjSqba
IAyYAqcsFXD99QUwuf+2aYkrwk0AhST+SLAuzHKkqHNdbo3D4o/CzMYsuudB1rx8eE+K6wSCfvXD
sdOvFAsyiCjP5LeIa7B2QWrWJ9od3Ptnq+xCVhuHVxUeQWzvGpGdcDo082Y3tuXGoCT43/p9rx50
Nm1pPnfp4KLhYuVyITIzfJ/CmaSjobiaMVIF9ai322Rp3SKqvaHk16TaEzmmuM2kIZIDeFtsL2Tk
8tvDTAGsxRqmoJ2qcjcL76ENQR0eQe15DbQAZC+1gXMG9X28cMDANM/NqVtDlzT29sialbnJ9WIC
ZwEZdGYTabMepVO/6ymwS+dBuylqEYiu3ZE2Ws+VbanxMyLlf22j3zgHLeHH8qdlOIK++WIbjrwa
FlEFSPzD7Jdy2Obs8FYYdJr2RABbbId32CEk8856+sqxSBVFJmSeXkRHiRq/kJ3z9EWeeqM1mCvs
7zfSSbOqbUuGjoRUDobv93AS0prpEndeaOy3H6Lm2G8KTEZJReGXnHuAd8ku2XsS8MxsYAM0v9hC
MHz0C/glAkvjh74kZsclqxg2g+WnAuz8VOMdusZpAqm8P+5S6kIgdnYKoG/L9oEMXxKI4YQAK+uE
ODNVFj+ARhpJtSYwcC7t+iJKX3511ybiR7z+emPuQjPOm60VZb+1WXNtysgaFD1u4uNkT0wUP1kb
ptjk39gFURbhnrHRrhmsEaPJHcOIL03H7524exNv/ZNRF46qgAbyX/xE26JP8ephn05kSDtQQWli
JGnKqEcbNqJgWG/vDPNug1UmIp4wjZeoFtUVwbjYFjRhAVtL+8VVvsWrLQkOmRb7R3cVCvY8rXp0
d8brUNQPM1NbkFuvlYlVVKULfYY2sBrwT0Rs28I+Xsa4gwpwpYn2eX/QO0ZU67osnJoM//+dx5pc
M5MHn/HnSv7BsQkQU1tOZYdWsgJpCX+BDbNIZE+tVa4Hq52faB9gsgMun7mvQj8Isg8G2DKxTf3w
7RMVakXsW0uzsKQMeC/C6sp/7+YSBIVdiXolJXBKUjdCnOX5B8FFBG3qEORYJzQWWTXSjkKZff5n
SWmj9ZtqNafYulEYRBFs6l+k4N9OzkP/h6sU6isLSNSgck+rcQ0yB88zuejGEuU1xdXnQ76lnLWz
W4Ou7IVAlo1TSdKmPnUMWLzagvZ701d7UP2Fpybh6GkJmNwHGmWTBsHy2t3nFiDaW1GZcfpYHBiK
a+pFlWF3rQmDSYi8jTfOdE80xMPiaR1IuzhWKd/NHvZA/wXALHBEKHqXrBdQWGqBqPIQj+KLr0I2
5lhymtAWYr1EEKCT9wqwicvcfaGdhzeLprMSPRBvJ2pqCYz9OJUZGsEZGYZJr8XeW88qAk5TAB83
sXbUNvhfX+N9zWvwdO8ruCZJxpdxXhcqMgxcN3ytpsyMJrOKCYTWpcOeLF2POn2paGrLZKATlmDt
mqOr575y6TQaHhC0Lyz2salYPyur+F+zOMvlZYn3jM/IJYI5r26mo6q/V0yf1ijv6qYGSRW+MfVm
39DL7BeKN6Zz+O20bBbjQGNr7PTmiVPlZDjfgAwUwvCuUJVycuVO5kmZlHLRrEIRdU/oarAlJPMe
20MTgldt+vZcJKX9QFteM+c+O8IkDjLAFWj866I+JLb5VBvU1KQKMNRurl4LkVipDITeCmSKTx1N
GsYz0PqfLQnzB7C/uiPKqhLPh/3KLa3jXFqpTpvqyxIG3sbIUotbPR6tzO0AldhbL4jQtOTLZ77f
7e/GxEKJ899vJFovUZTFR0tHCWf8VrN2vNxUoS/lF3ugxZthyDbrtbobOXDFIRPM5vnECvfBuQFQ
9gN+Ejpi13wv+9f1KhsdsqKBTb8nAKAd5B5SousWxmUneEWT6BKYdOkFwq4ah25BGQfSIjDAWaKG
40+QmPo1pvR1mqRNCM7xw2BRBVllHZTfFBZ9k5bnduAMQE0lQ4py5q2FoYaAX4kl+prTq+ajpUno
WSWkIvZp1Fxj/wTdPTnyjUjgq9i/S0mABYX5wxnqrTi0kU+tvimfEmFZJz0pdd25SBGofpwjTsq3
4yMB/8+IMfqnSP9SPrJkk9tmn9rJqyLZ4ZvRMjb4Eo74QXWVk6jhT1KeoWx8cg9tVzu5S6fq2l7N
XKk8mlpCRV6aLppYwprSuj1eRJlf+MnieG4KJhMkS70+rAgA2ijelG2kfR8odHf+Icxm6zeK4rj+
C1Q80iWRH0oqcBHfuqyKeAUpIv4zA6axm62AVF4ZDW0OKecYaU5q/p2Qo+3dQMHtcGlpJL3d6sRt
18OUz/zohqUAcRHia6GaGOljpfjxwfjqLPRCeqKMHttEy0XAjYo1wqQ989N+u+guHaDV7fA0YAFu
cTExSwjAZCKpDXsKVwpJFZCW86Cvw+BuJhLj71jJSGQxH4Q1jTrHScWiYhbDKSVgZRKm80DCF8VY
78dxGnOcwYNXfL/ah+zS68EluvH7iWlpekL7BSF7KH+stsRQPJR9SYQ+clfc4b7kBoubwcshNJWp
kQ4UOmf83gOihR773FAtrFbv6+WNHNKDwjD0luwCAYSlVsf2MtZ5+iC+R3NPkke4j8PV0D+jO41k
4+EO/4udjheJYGcucJg1L1ZKD9gm2qvDaQjq0h/SMqXRkRl1rIpr9dcsR2ByPsFbny2zIo5Z27Mb
mhXYuCUWeE+RMjs/9DdofwZLQ+Y5Cb4ZMBXnMlf0FgsMHWScWBc4VhsBoncnRMXkCmgIjAxEWurD
U4dkrnEHIZl5LjtkyXO/nK3tY2kIn7H9AIY/kZOzvfkSsuEM3ukzKc1Jo4F2MWBY4AQmpkfFpfgU
jdDKniK3EcqQfz70iAV/AfCAIZuxiSqmja0Rq4uFGewHT2lpTbmfL3faQtepkT99fSPhO2UaFNmn
0PPx+31+qAJ0FCb1SXEuJBuewIoY4RLVaybclr6RbbbYUAa4oE5batQc3pScvMrSSVS1TqXCaA15
FSCaoSChRFjaAN619PPlri6D+rML1sbTA25TNAgj6Km/mIiSGbwpkv+Qia7tJfEx10LUYsZ5CGob
+Cg1UDxJW+Ir/hokPi3lWQklTC/ZBxmFthvmTddcF3AnOwBwKE5MWKbCPKoIp6wfW/bjkx9/hMlS
ryMpVqObVzY8W7G7BAuzjCBpUDQ4KHTs0DBWB6esUL2YyA1srRR608SGc8RCYlDwvQvMvS2e3DfC
+QddH+SEffv5XeBgyW97IY42kQKjwMlwxFzYfFZ4A3Zf0I1zxbBFOj8H8fha+dT4EvfFQ91PRAAk
22z+3LEugq0uHVQ0U7Jq75ai7jfYK7rGrbkUMtfdh1RiRVM1Z7cPxqVDxaCui8DI91fXkSxJQtFq
6dxf5JA1rBZpF25ghBWy7fynt9EqDAI/xBkndSF0qGmN1Sv/XEBgPgl7vFB3UodVvK+y5j3TZ6sh
xPewT0AtZ3b8bOvgfbpTT9HrkMAQQVRuYih/riPC1JuLwE4ff1Mvm6qK74Hgpg9Igpt7u/dfg+Tf
lkmRAcS0MRV6EgTcLH60RNIQtXgtc2kHFmm/0tabnAO8/RX1EDe899V+XRqR5jb+CcUmwOVa3+/C
trYax3yPzXevIDvSdE4cOMGP6D84bxrsO7n00V4Vn+5/kKTTbb9XZPlvxWnqtoeYkpz3h6p7HRNS
ybTTFFH41tspTMbQfi1jKbYibv53IRZKIepmDU7MS+rN1d/M2SOcHcSmVGfmlDqhrkjMNbM5RKt7
QBO4d0EYwXZcLB1vsCLh/zvHCKBJ7D2/zB/KaOnxOj2xoFQsOqvtH8D9Z6xw8DxtZbjEPZ/ZSjFi
hNB4K5boCFyy/VyHRcFGemCfXebq45yBiQkyy4+8WHrZ7f6q1DOsrTOiIwypxkiq4f6oh/yxeH9S
9YZhwsTktPJN9DhTBuyfbRI19WmXb+xQrWWD3D/IkEV/buUTUOs5btfRLffyAQlaHAJl8+HiX6Qp
HY+6Vsld74gWXPjCrROLktjB8bZQ9iWZmsDra7FRDJUoH+xxNcftbIGl6YHM5Xh7rGgFJ1lUyqTE
TM0W5B2PYoZzK/J0KC6Zuj5YeLHpoPc56f3ShF6kkZh+N9gwlKqjzwMSzAnTJbIFt0gJvtFg+8EX
N+voR4IOxmoWKWC5RKwmmXC2aCypAnE8TCCw7myLwn9i6sqDg8xsGbxutnP5PHOS5/zCum5ltg2C
ukuQFjlvupi1QsyLotnDQCajg+8fbHomTy7voxd0ATXc/oZUXMxXWOCtsU0HoWQYssRIpbFYnPDP
31oMwHdwNCpShlnvLHmJIjC/LjWVYbE9pGK7ryxzigVnKpJCOp9rlNke83y4Ol/7t8NKPmYndi+j
aLQG7mk3zo07yQYy+t7URFz/xk+PCYkCjs04YpTAw86ZuPB+kUs36LwKd+uWT/Mi0eEd/vDqRwmV
9stnGt4zS+Drm5ZJmI+wRgfWC3ufj1iNPJVJIAWLk/dI2bx0imNONXCOUWAyFsZ9y8uVxZEwXYwT
0KW0CWxNcyzBjufMqfPP1pxalr2rlLozrArzHNJnn/GC+L7w9xEQW0ZQ09OA8L96WKb8uKb0kyJA
MGXt0lXfyAS0AQ5nas4VAn1HnDx6ScgwQG3yznksMF69kVbQBxgeH1s0B2cWBxlbPpYA+1Lkq2A5
d3hVPl73JZLRy4i5rOS4y71lu15dQtcDckG1lQtpGgoCFGa9cEOIRih7E9uLMeQq+m885B/zqArB
UlFN2Ee2xnJ0GLX4VsH6cMMYCz+jHOo6DYVsmDApcBvjnS24M/y6jpN5nM0q5p4tBY37BgKiXw8Y
RiYbK05R/H/80R5zH9E4V4fAgcULZzNwsK00E9q6mwDZuVim3UydvTQIoFqiut7cntGiNaObZ3fE
c6fUyfiKdmYhtmiPpKOmZ0c4h3XXAfFD239eu9QfT/TYbJEVlK/hEBU75GsL51J3T2gIBNrowfSY
/QoSMggNVPz2lOMkEP3A6Gt7uHJw4V/tKYHGvoIu8MKZYWINapP7M6WXE2TsAta7ZJfso4yloQ8L
whKt616ezdkl5W7MMetoHLFjs4D1zDiZbh7NIk9m4oGOCe0ecvRoCgL+a8pPC72VH0u6deCGY/5t
MnOXZsIwVIbd9dpnSf+mpOZs10DeLOmlF6WwuP+//uCDyj3iUc/v6ahoJi0vHdzTy1ZM4SxBv2xc
riVe5rrMDQxSdrmZQw6oE8UwINajEqaG5hJUR5sVRkpMIF2SD20kKJg9wpuweT2uQ5S1gEWP9orv
qsrqjWbTggJfrcMWr9VcXmXHHaB99bc3hvCQ6boN7DMEUjFy95jub4Wvf8Txo2xHaQxnwgIurJwa
+O5Fs4VSGWGOL08Q0zS7VOrv5h0LfvC4dOTCDRngUK4HQQ6BxpQdFVW9zirMABjPBW3Wwm5ae1hs
qsAKHSJrc3AbXjFqChpmxaY3l78Hg30vkAa/EDxn1jGIsfY397owcNCNn1eAiWm6ikBVjPiUMCen
ykX8UtZioTmURAEnbu9UDCLgE12s+YW3COvZrnwqfuiwz0pVb21J0onqpHa0aRxoOTxagRHvRgtj
GRYxKXih9s8BzfTgsAbG84oTCfKlapLOhP84UlRcjV17dvOZDd9CuQZktCLlrTfY1jGlbMbVBzGj
4xTTWGJeGuRFZnS/ymC3ja8KMm5//hZM3h5PQFyZaqPp8ADOJftObf36muAYqMPdEBSnNNLPHmPP
AOYnvKgI9ViyLr/lac8NrvA1Tx1V/SigLf/INpXgR6Yux3IDV8b8093i0xGgq23OHxsKjwjmyypZ
+3+RLu1pGrpCVWsPAon42uLZa0vAN6io2m5DDZYEAo7st+HNjwqllZHw4dP1+P7D6zFb4u0tg71i
1j6uY9b2Pc2pi2BRXp8Sf3AqQ/tQTSJrRADcKwu74gOZwP5SGXPe01JgrmQNSTE1yvGB5t+4yvnh
JYpX816XRFMw5Deq8Y+/fsIeuxi+Rsmrowns5BtROPR7UtUmjYx3PH2gFep+1GlBRwMWKvRjyhGC
/SH75r0bzl8Z7VSMfaxOb5V/Cz7scSsbc+uxEBFBBG7cy4q9SI74/Wxr5LfreE6U+4GpwgeUmCgq
RIS8Cdh3fKZUx1DTy932IbyV4fTJU7quCvlJJiyH3tOwvXjzGIxusoIcTJOXupIAJFYIeGlvoZyK
upcVxINoOZ8j/J0VEjljbD1LJA7EYzCDigWTLDiiPhFTzebUJNz9HYbObVnxaaeAXI51opzuBBid
2cQDFtDzM3Is8errkLlgWaKzQ8I5I002KxP1ZO66efUYz4ButIGG4JR5iEheXsjoi5xJUZzgDYXE
kLM+hLydNNU/qPULbHvPrgp21/mrT9ghcSPR5QbAX1kUYPo9zb+cHXjlTdhcvKdCWfCGyepa2d7e
/MbiJR3gp6Ic8SqRUfMiOlHntS24Keq7sU6AMEYqdCJqW61voRWNhxtaoKDD2LuJrh4WRkc3B66c
9yGJw6GLSNm1lGWPZ/iSHD7ebkS22VVaHA598axhPGlue+zHKJWDNEdo3j4YzYqhL6WUWY0gih12
7JtKH1VzWwyxETXqnZh/0Sc8r5J/WKMP4C/5LwmIvVk3/9R5RSIgLswd9nY1mn5Sche2VP36Wtvt
3yQf5aNY63+MJHO6RwhvSrWh9y8gaDn+kKYm7NUi4v8bqUF5YweHXqdTjp8oBUIPTm8Yw8rZh477
qRsRfz48XicqyShykdBnPj9xCgW8sQ+g3/xUkv3dKJRA+RjU20Vb1ojkyTfTbcoUR9NeCizxtKk8
gOpgRkeUPPBLwBM8guwnFP2e9qQrk3s2KwQNGDamNaYko3Vsq9LhRXF+H7r5wE7uTPYbrpSxlQk2
oxVdRowspLvHX+ZyDRI5m3/p0PdHbPLD7ul8nCleGgnWp0vPfHdCFTlYDF9PDfdpzyR1kpqQ/sQ8
C5QOCDoUV2P0ZohRNl7lyxHtLQcx4SKqP7LLtwmco4oYaiep+IsKrwJkJHc0+BonlNS0dblR0EiV
RKmW/BM5CzA8wEs50HSSMtGjyfqTqyr8Vo1pHSMkGfc6Ia/kSPZ+tmYpyvSLUkDHN0Mi0pvLJxNR
6WpUu8LArFFMtG+F0FG3cLuvi5NCEbluVkda15tj9UdU1UUD8IXu87nAXOqv8rnCGRLfubYwNqWI
hCsQk1EmJl9+pQT/rVMaj+QiouwWwZi8ViwA8Q6DD3onRUhTfrld+owRgbpXcoQJCWzFQ7WAlnrf
EtL4RxdEUXqIbKU7nRCi17h7EK2gSZe7ZxkB1OPCLgIw0BvSqEo1NJAQWEqm1kFYsaQkBOBG+Wh7
4eLoZ1PtIVTLAP2vGBxTaspTjQFiuzA+OUSiMY1fKYkMVFrBa/qm7OEhbZrJ3sb1Ix1CYpB6wyos
djl63AzTLUGoD7o7GDqNWu/WoV/mMEcJSEVZy+4OYdkkWm7HszcLciKh1JwNCr4JgrvplGGm7RkS
5bYVHwQB9Z3HY1JXbtV2kwZyteygf9eGse6AKP6Qu70ddGu3F735WXPr1AXGx4n1TpPX2fwBiqIy
FluYCFktNddgpQb7CCnlhWVwUNX4PRKAoZMtWXKvQpoOm2OGA0w/hULiSOcsToarwutyY7IRnUyz
ilD4Uy4s1piEe7947oBQkudlY9OpWsu/blfVMVuc9yB6Mx7Ykr4OoS4BaFqroKogHz3XVKfGmSxI
FswCcB3L3PJDAjHWg5U8JaWz3iJP2BKdRrwijnn2c8hDuV9TUDXb4bShy/+zPS8e8OEAC9uq/Y/A
BIHyXOUpZGSaj+ehtF9VlKr9kXRNPoRp7G5ptFpsRQyOMZXOcjAWJnejkdxOqkqjfpyuHAQvL3ct
1Ewa1qinN0k7+FSE5LdwfK6a/gSbfHwP72wR+CGRYEVlJCGZGK1Xh1RgsUEgWo1HHcfsXyUcUiqW
Ic6P7wuLBo0tA/nQFVMd0plD0DNDbTYCV6loXs2Uv0HYr9cnmoPool3XfBSOHBeMW+CQ1wRBi82o
J+gjlPuahGZFzsuD3RmsyJIGOIZO38Z+7XIfeGp2N/Q996yiKjzkSZYH6ub+ESUq4nLaAjvyNsou
N/R8lX+EBaYetVQOxHx5dfBThkEs1ztE5///wAQcD6bBn7hlG80n0ziu2awErhSwVyDRZUH1Zlvx
buNQpai1AmPDh9BTnAvd+nSuYH3pSP/9mo05wFx38bIHWiULG9jwQ9lbekTWEepkdfINSzyKXkIG
7Ogj8TRznOFmhILv1gizMmjyN3n2CVcTiQxnxalfA4x1IYT7+VEDQtqu+5tBcskseYlT3Ie1VDDc
jXPbgV8DzSbcU3X7IcS1qqm7B/UR5LE7O3xst6wKwVCeQ2DoD0Pb8Z8CbpJAhWaonsFcyHyWnl8C
//nXzurBZqH3zMY6aXso+TyMRH3DInuZUvQ3uQ51xFaAPqDhA+1zTnkNoOSBs72+Eb8QTxrnKKwR
TPFcFqvj689E0Z/M/iR6WL+WUaVljbhj2xNpyLvnTE0br75NOdrOJkAdVw5SAedz9jj4CviRXZ2S
+93UMLvWsqQ1McHFue1Gifsl5Wfqh13JA72BSZ/YKiccGNbBhoxqxE3CPcIPqrJV/IqDkULEEEvR
+icMiQCmf/toQT8dvNJ/x2DpGoM2wmjHn2fgtxoZICSzbG+zOvwjM2sYgGc1szgpT1rHfyLQM6pu
x1frGSziu7Q90PvjcEA8KNxpKoo9HfYu9rAHOPdP6G+0cmC3hC1r/PTPUHSH6HPXUtjYceofZ4Cm
cZa4CEQQfEnaPDG+7oBC6T6C3G3MKRaxbuhbcKGVr4swE4xWZAlypYHlxRawcjriXYRKOXHSlSsn
/u5iGSy60rAR5E/5I/iZS3cKF0kMbfbuNsohsgQ3+RPLLHANK0P1kYJToHia99Mu6qJ3FP++yPYQ
9uoI0G1cDDoBUKWn/xZ4fg40ocl6HX6ESpb7R6sAoq5OCIFljoqC2Xkuyk+DVO+TfTGen9APZP8h
yebkI0Xw9IJZBUq48zDjfHQZqyXKCZyDgq0+wnxnAW4YebII55+r8HC72ptVuxZ2XBi7Pxx7dhmT
CzwSX+/eKmUvKT8ugaC1pJM4QW0auneRsOJl46FFHvNm7aOEpG2dAiqke38B7OzCX+J4cTsfvjM8
Si3m2wF5iDjigZTyjS1Rr2Okyl1G8mWatYAyo9bUod0cXSPmVK+FqGn+vgjvCDI2lhL8fO0DYQi7
dcWOXs9p70hGXWuffUUTmYL/CtbUqyRwhcbOti/22v2dvtZPrs2tZOlAvv/hDQzAeTH2SggARxzp
9KoxA5pCrhXgXGbl2CJT/pKeE8XCDl6HdI1n+l9B1UkwA4BMqn5m3HPf27LZXNnBji+oGQAFOMD6
kylZg6vljB+2F6bMIEL+MvX8lS3asDvDQ6tT85F6QnVOBRCvOZjO1MR0F4y9w+3hQFACls6UQBPh
oHDuKIYoyd/06l0H/ntJNHILYHq3lyjPFos/BfSxG6xEd3xrrjuJw6oMCHG9Ld3eDyorQjB5uHj8
G4DblXbIh1MbLTp8DEAl2Ug7LkFhTUHnve8UmgMvvwc+nWgqIlJfUXkjCIEHAAvNQKWLIvqvz3Du
uFJOeEl83ioZkl781NVP/n+UzJ4QXP61WDc/zivjXsWGJkyn2BjNAOUMgLR3NWd8s7RbuZrEgLGJ
ZNQTOIxLNJP1gWlFtUD+F3qWsLFRo3lfj+gtILoUR/AiCeAMcqxr9MY+aWjpf6cAVEG4Aoe9RWUF
HvMoZoRWMo++5Dfc64X41XBhVd6qi3sp+/Mv4SD67IfqJdj/HIHhroiv4kEFcJNdq17V2jEDv8Uh
bquM4bQzMuhNzgCQhFZPOIvlKCjmZlSJs7FAlhBsct3Ib4mWNXpr0VSvjShfn6DrwhEG9VBEb/M/
jiWWYobeDh1dWGB2DP8PP7ARjRvVxNxdL3jBuyRYHZWhGdQlMGWHV60jvFcHXXhkFJ1NbGkda9rG
za60HGK25RuJnh4mIFISOJ1mRbpmtftKPd8d3Zl7nv1hgEVPdEgDLermuPJGP3llnOjzTL27Jlf4
jj3fSD2xTs0Jw6kYWQvfjWQrCb2LkxCwihdh27qbbMJqSupnFa2tjOaWmZl59mk31FuGe18WQKir
TKGCm1cysEVAxGkgTKPyfSd6Oa7JAN4JVyi7Z4FD+HP8VRrdiwuYbG6QJI4w0MqR1TXSExFRbwJQ
HYf6T8spi9OUCDdzc9AL84phO8CXKZ/uCYvZfCrBUcwFRHwqnzRGq/GgqOMiSqv2B3lEMP132Y2k
/kdWbzPkvWTdX0tD2T1RdKWfBVsAed2B0wbcRNgGl4hF/mFGl+5zLCR7vi65UUEMUA8tgJODRZp8
LzSkOEOsUOWFkIovwd0aykyrWsGoV8hOX0Hfj0OomJZY+WxLbFrcJ5YYap2gPOCaqdVD8fPziszH
AqmaUagfdA3o0fsGRq9ugALQhqYWB0+ARQftn3qPDbocRxEUo0Kkue7kBEsq2XUKebdf9b19ZcDv
DvBBkrdmQrfTDXi1Lgs5xNSGnSRw6Ff74A6S17ZSyQtFXj+rXyiWbqHHb6R31rtLX0L2FGxBElS/
+SeiTQWk/v/outNjL0bGr9B7NSGGfXduoyd793cSElmNTkleb5qsqHvqSj2vRQ0KOUWGNK4I+QLS
gMK2vRHT8nYQCt1LCvsZBgi0TWpCLeaYNqNFNCG0GByFtBBVRBoHXYZz1326w4mlRs0elvfrJCHe
WRGBkrWnIgjRMsBStsrjUgFJd/NJhiohbgrZGkkiRcbPnwLtBQ5sHy5fS8wMJCCKvp+Nrea05c+P
MHy940xDUbJxRvCCvT2FUkwrIozVXK27irdCXLRdkas6Mmkw5nirJMtui+DtSSY1qi3HRJGBxpVN
pHQx49SUlgF+YnyO8K8Blh0JAllWXfnYDt+TT2Hlk9vj6YyLn5oz5FmdNM4O1UHya7M8N5hg8Uve
v6RMFlyDTc6bru2B70Ani0lOxtOJ8YRj9Hs8vR9s/xzqw3816Du0nbA/Rl/FfVPCLf5fhKcwnjuZ
ugVbXyh2XR68OiPihM7RxffpohCxkhL4toYv9Od9rWar8pgqoN4JmS9liv1Q3+N18xT/Ut8lbHsv
xmN1tKFCXAI+80yqjJjXXexGSvfKBlDf/XKfrv6KltSz4cQBH09vW56SDKe2I1Xf+br2vJ2uI/ri
gP/2pgA1eQIvwvzJm1CDFYMB31Nmrp1Y2By4v96zHmfDmMFgdor1OIyj1Fqk3jVnBhVegPK5m7Kb
ZkQOXuk6IQb/Sz/IFOxCJDpJTgW8PxwmozndRgPtxseRjd+qlt5eMV52PKcePp5VBYn3gc/ZUJLV
vyulc8pB5kGYSWTM2aK3/Lz1bGn+LscoldAyZRmNkVHlRwatTv0WygUID9jRDQs4xA/zHRhWWjW6
warDiSWP71l9QxDTdf+eUm/Dq7ctZVo/giO+RX9zYXbh2Y2RWHRwrZg9sNhc7BwCk6HkoXxhrxvT
6l2G+S2kv/u7VsvsHHiD/8XsHEXo744A9b6ERQmFV+ctG1gR95x5g+n953+Zm7cJXS1I+zgG9+5u
Ej98f22ATyoRgqtwfsYJZCgT9QJM6E8+NH95T7JefNU8UXRWbvUD9QydajWUCMGwpSR+3kctVIeL
btZblfAXoitG/Chk6ySjUCOJLC0N8IjKMXZiToG+W+FXO22c9VIr4BoSX1813b0DfmjrXPil5nSx
a1pS0kTmbTrkb+qQ/Veb1lLWVh5XIjYAvTYjz6xlrtvp7E7yURLJ/DBnv2YFSV+1An/WGQ4gwGAd
eeWyUdVRdnxoUhRRX3hwT8EK6iyP/afWxX1yLxycjT0s7uEZbwnzzGRXdr6D0XsIYicf7U2nTGe7
jGXCLSY6b3SqsGWYGwEFDGfOr6PpTrCiWF4Dhx4ZWcQOXCM1O/eTReT50IX6cAcp/qIgsEIOiawv
P9C8SWaS5CRNqAvNwkjaCivnAP/0XUDSJS2XuTmGql31UhXzvPaU3L4wnKV6CPwHNwd4U0l0yRS/
oOZSF5CXaeQ/4Afwtsw8D86vH7lM3gIUgFJr3HwBhKhrxu7iIRn5C0YbcamNxHo9OU9R3mp0vl83
sZ8h8uIjKchoNmCR6lNHERrA9Jb0qr0v9A5NyjtpMRw2P9VHnqSnkpBNLepg2nW5RM9DNXbee/xc
dWSsfdwfvzgoVtk14x7ww2kHjwgrd3E9AHIzWVaq0u2MrjLEKWi4mGIq5xvQHn4zido3+wjMARpo
bI5XjynVaJrdolKD1FlaHI1mMrpNj7H3wd4/bjSkJvEhcdIu3I95np1mQbeM/6r9QAGNDUvhhvjb
6+bonE2Xjot6LyQ5hMbGZ4o9fXg0ggy9cDqjsovPK06xLa9if2E+00eocIEguPq3cXlZBDLUguCw
18ODEvwJgWhaoAMSC3RtMzPm8mnTiAti2kJRBXKspH6iA0bHIyPSG4FN7Vnv6IefrrbEXT0qBlra
+NmOYUbtHjF6jpaQq33eK4705hvGa1p73+aJECV/azwxCjMAiG2oW3lUzeSpZ9JKOEy8hnvvJS/D
VpugKvBVeMctEiUKX3PVw4MbAM/CdaFpNflmXOnoRlI/T1WYsx/KiW57QPMcl6Etojjs54BeXfBG
md+/et0AEGswN+sCNqhVhrrMKq8opmHlm4fd2fD2PNsIUny1Z094XupEYSQCZT94xQtW6va39bOY
1loI98H+lxMd7gqipj3fUVAXYjETgjE4mtqNj9/dbG56bNEZq7rBwQl+5rPgnbz4hBmz4BU0Aygu
TlXx2vYeW5bK0AQZEWpaKtoic9S9WYK+PtczwMBVR4w2joyfhSOZkVvOhC7qsSKl+0dfkx9y4bbz
KJcdPiTgyiB8zaNWixmEe3rmugkhfa/tTBeTRSNbEKpT0ewxNotwYBP4b3t7whJdrtGFJyf+DpSL
7l9eAWwQU92ybyrSdDcp6J/d4eHfOtjWkKC1Nli27Ii7sFopOawGH8ocWgNOpGm6U1FWPBGW1M3T
7wndysQXlPthYRaTL80WfUWC0Ffg0H5Ig5GM3l+pCIvoLBNFAuJscx7Etvt9o/cXzefd/I5NfGkU
r4Nx1UHsKSm665icxsFqiQqj/rdI079uuS3ol7f0PLlJ8eYgctKDKZjiwyBk8IWVwYGpw9PH4w7F
MiBPk+jw4MzBIk0CnTmp8dkKbuGowvZ1Miv0o4gVUp5oms3cmjuztEi0IRl+96wYZjudhlFhwLMN
Ch9P30RQV2m7cYqJREp38W2tHTh5Vwu4uEgArjvLCqfAxJJGVEMN1ZaW14GjKeTZT3g/YGCIhGTw
/GGIdwDHSp6eRbdmC22oCfrw8c1VZ1cVJIS/O/3Bq4QCTtaCDYVehjfqqo6kocpoPZ/FZwVqc+mE
50m/f/4eetmgWGgUNhayuEf7ipV0NI6C3Qi57oJaoLrrPsC9zk5MsxCzH9fclj1Z+k/4O+/YkwSX
8YCGc0Q0YAD9uzw9LB/KVfxTnQktOiN1tLgpTlHKiQWZGZMjP5mUlod7+dya4MvyN3Mjq1mGtKQx
TcV0s4/44+GSWq22/7TiO37lAXyBJRsFnQn/FK+2gGxaDcOqaMhfhe3XFIFOCPNzGs03iehZK8Zo
1XUjZScwjcEDWP5A42An94LxohOY2hs+pQ1PAOwKrFN/Y8esho5R9ks43iKEnaeE2F5QiuA442IN
oFJh3tRAtXxFvTHBSKhadsYDqxopNJvcZ1pxZoHWjiLry+W0F2Q6zf9xDbMRlrDK0kZN16OzQj8s
4nWAaq2pSyPCF83GmkLv5VVCcpIwgppKFyoII/E7KRItae1XH5GLThQO2gSA2iD929G4gdkGLNiz
WzHkOavZnFw2OmKf3U4oVqrgyxhDbJvyhBOuN9QPGBoLLOoeKTlFm+x4hcLzwNVmY6OlZcpCNCZ/
Scg3ONSU1k0vlFeBSNO9iuBWfplDDjBXK9FgIzA3zKmN2ixOWBRNpHZHc7eQjIS0x2IeH9WaH+Hp
PG5Iehu9HVXKtq+xuUevw0G+62iDUJ/hyJe3wb4QDIY+eLqIclHqaG/d8qiNh3uEKu8ozgaRfptC
NOfChvs2zdRNVXduIAI72hexFPI5j6mdbcDNxSIHBZM6fQOCuF6RRwak/sOQlXlVPhQXvhrVxFYz
r2KbBJT9xoygcVVMdATbdRoH1+dlC23EMu27XdDTKWIufCimBNiynkn/v91+RroUz48wwNQwLGnL
6C845rdM6rmTdfgvkn7Mo7eyHLUcZcavD+M/EZUBm4pi7McO18EEgyOdaFaxHc4sus/IaE5fwKb4
7b6GTGLSf24ILpjGL4Vy+TutDRxrLc4T2LoTrY9O+WH2Ko/YPRGinQyklkZMfwDaNABG7IKjknq+
5KCzhNNK53erYud+tGWf/FtuyoT6q0q0/qvJQP1Ao0s9ZMjxjD8mA4LQsKD4j39z72Lr2u19eYL5
9JSuKViqyBIxuqo6d/3Ftx+23NlfdbWuxEt9VMqtINAZ2J5gvkXNOqSX2rtCo19A9EmblXWTUGoB
XvX1hvDHq1Y4U8xYI4XZnM9hRQpHY5zx5i3vAdGFxO3M8jT1bcMsYqp5/A8rlX3jbIufJenKeCB7
YGCUE/UmL9/5VKsWYyKxJm7dgmOEYTaVj4O31ILVtyylr97pzgOzJjMUbU0Z7Mqi3KhM0GRXQVoe
gRyr21+AHkO347q+I62XaJe7ghej9uVJXDv3CM9cDFFFik63e3s3I8dP+3DMr4GThu6Xj6TWRpeR
qZAFTfih9cfmRSsbSBNIS+9c6EsOtCzOWTqHgCmpjgyYGpS8809VnASRwz8amn0dFbSlBT8Ft764
rhaEFDfu4AdMWW5/EAvDYPWTtjf0rXunfAqnJwaNzd17B8zDOLc9/KlctX+llAjSAW5N9WEdIjAE
j3DF99h9qC71ColhwjHibB9pxaNXB3RpArp3WjtWCrvnU5oNzHtB37qaKraeq2rqTtshjUoCAFNb
8hvj9pXuNLxEkgSDftWTxwtzp1pmL+ZD0MmfjW9JUFQLINSEet+KpevGXwLVu9eOXPzRAJDAggud
vgm8oDvIfp+OE2Gqtx+TmvI+jK09xWtLAdOp/zIIJp/iLI2NvbCzXT8ChoPaoYQLVYxuwqU1Y3VV
D/4C7mu1b+HEtTvq9hCgRML45q6xLkC2tX71oHMwfcCIESSJQ0AhNo2sCWMPwNbk3WBpeOw0b8yk
ItYqIbX5aMdCHVk3C8zGLyNoraSg0nv5gTxj3+nWm5dtQppJSSU43kph1qsq/Ld3pJUOqDmWm4WG
ZuZNNTYCNPFvRCPwHAhknWhaReq9jhaOamWGR09IKyrP3FDVhKW70FeyPPy/Ej82AyEbp7zvqV9V
7fRsNwG7/gvWYfPU9wHsiS9uUfmB+/WdbbIWmE5xesJcss7ITuQH3qzA6YrBuhqUJK54+LrqtWDl
kx9YE2QO6zKYTxmqZPtLANXT4CgFDXEUoVoannj0tbQBt0/EmoQcjS23zHtkxaP5rY8ORflzphHV
BakH9qCt6LQ4q4fCHpXvigHQxm7DurLpVB314UTJuuPWLeTL0ManP+linfIxz4Qvrr732eYcnINg
+dAO4y0xK7kf02QENYrjQBUjLzHvfOSCqfm2K9OyS+RqdqLupB6anyn7GFUH0kp0ERO7ygJXwNkI
h9AlCquFReAMRVbKieHiM+uqRzjHJD12sL5mAQ/V6PSx0AjeLdmRqttjzsVxOIvuDYRqOUuUKlfl
0fja1/z0Hde7tJhtLsacMmEqPZX80oBf/bNcfd/g8Ze26+ItD+YChtf9JrSkBJ0g+M5xdSZD9HH4
fTLOrjJ3hC0+zpi/T7er77aJKGzNa0LhfnNT1kc6gEVmlbEqlWaEDLGmiKDhhj2H2neV4RRXdGc1
HB4mLJkk/0aNJ9yZ8w7gms9Mch1alHaQhvCttcU0FmZonSspBF0lX6eiXoKUcQik+frbiqLVAG/g
atHv6YtbDwUXuxfGDO1d94MVYQlnBNJ8KCYrnELayLJTj5b2/h8fzcMaZJBLqyiG8Uxc6dKAWQaU
fzwX/gNM55QijXHJ+c7OL6ebmv6HwLnOOhmU1ZKExjHNFrw5cnurPxOl5ieGcRNDs6BbSMAnt0Rh
2z1eyP2wtJv1JY14hIqXZp5FDIvokpHP03beAhi22Va5/9yS4gVIVTT5CKh1plhlUG8qLqEusEB2
2SzAuwvmIPzZ5lM2iWTHwECEl8ZqQEqS5f8fkPLamvSyYPGO/sD3xINV32t/iB5/+QIO6SJZiFr1
FqZwrLa3mOqkBLhZzkyqCuWejOhppC1JPfXrHMCIdNFadCDs/mkRPyBY+MYmwEXStR17E2S4HaC3
nU5knWK7hP1qHFqcA3v3OKIWxaopJVbK91zY8+emslTDBFR2NRiYvQfnGd7bTUdCw3y+gCuUgfXg
cwF/CDSa2p7JggmTbg2yuFnI6WPFyL95veZfLUAFalUAxxtqQeJVkOVdniZ1iyLZqXX0LueDH+cv
b4UsG5HEmkJwjQZlVxkAo3Q9u084uoX9G8ImEk9hj143NdDkpdleu+RYjx8taHOQ63d3XF4I3xLx
JUeiGsxoGmUjwaRlv7YMSjxgdezUb1CxDxDjeIxQnQvXYZtMXT1JrygvK7c00WFZUNtn1ihIq+vp
fnKAL6UfmBSKQ7EYb8blH9ThoceT+F2tDmE5C3h3G1QOOqojX4UbNRXXZ7HvgOUHNEkczH/bGKID
wn/aKSu3a7RfCmEFmr3fb2Tf4UrtcvQAmi3/QpZrxPSf/p/8n1IUcatZ3DoAQY6QSSFA7ASPcv1n
YZqKe6a0pQvOXWCnxTc400L1b6mggG9BbHncJfv3DV/89NV3DoyOUZiVTZ9R6mNnZ1t+RTBV0Zf2
YYTexVv8mSU2E5RhHwG+JN//k1fS1RLJ0tadG8MYwrLPeiMa0F3g3aqcyOkuQuVQL6L74OtkxDnF
mo2czY1NKz1YwkjFOSN3ASxW1EMWDfacjJI11O7dFXY4zZ2gq+5MvHEYYtHz0Z+Oh4YJkU9WEv0Z
R1R2W6uhOGskpgqFroM4eVH4aN6C0dfbClTXBU1BM0+yVlFmRikkKA+6Wdo+YWzj4+e+0TqagEef
TV5gJaXlpfd6XNJrOE1IvlkiadQZj9xcdnOprN97fUOd6qoYrQ8DFfZYSR5WY04SSfJflmd20Qpc
Y1579pVwdTF+ZCtHlN8VsWEFMP3AXaVfaOlWlAmPY5as5c6PIdzldR70gMa7aPO+FA4tOS3x+1OL
jYHJCyml8JetU+uhUvKHKHaIaI2xHWo3wwtKym/kiW+vNh0d2MxcJfTcjzSJGAR+bGHED/K1XD5W
g6An68ouBbB0NJq7XbCQudV4QrJ3cAOTS/DBlot92xNcNh0niWUKuzaAsjPESESYh2rAU8e+Y1R4
71eODNibZCcoY5Bbh590bPCybS2uv6uF87Dvc8BS4581wPZzDcMipnntmuK82QsTe2JXG++OYAXL
zTBGKWxl7oB/ce5jBoMLcZqlN5w4Fdd1msPyBYGFLhrgr8FIcc/lhHQNau5Q1GituPVwK/TYS5Y+
GrZDnGzSPTtM0STbc4/QwC/IlYbtdatePD1bDSf8H3XGbc/yMNsxV1a+X4IXFu2KuEpquoc8K7aj
7YPS2PkEmljxmHeHTLitKl2oo4MU35o+l3GIZdmonMTqGSl7p4Bysu2VXSduQ6iHBAm5mGV6jGy0
bJMEyhZ/iXkkOtKPIGMnhH/2UE+76R5aBiIGDvxIZxifbuA35Is6jOo/pfUnc72n/fa3Jm9nQhdo
YMNBIiRLmhNFeUnCyJn7NidZRG/DvZ4jZjVP1C0efQxf7Qmwp4ajL8R2z4RbA8NI5Z39ZAZ1x6xN
dPnB61viLcjOncPD+DlXlcfNDd3DBNs10r4ICLrURPsdZRUnSQdQrHCF6j7TZckRJjMIzexVwidK
iiCedvR8secQCJu8NGB5v0rPd9mDIdJXD4S8vyMwaUYBnYG9H1S9yqU7pBvEwCuuf2GnC3eN+ycp
2NbJVw90Eog/yPq2xt/N+Cthw6weRkNsYRtlsR7Rkf6FA0/uisDghwRqyGpyj9VzVU8nQI5C0Fx1
2OvgHsfst80EcFWCL8VKpCxffBOP516YGGf3wJlyMO8LTpQpcjLW2R5BnJppjJIBwpq5Qj7kqXow
3w4vQwwTJnfIzFk5Q5GErleggPI3TerlG9LHl9+HeqcOH3CRy8rywsAr4MSjWTnaN+wCmbTbTjsR
W+40mfvtys1evd0T/6N9gwpFXNP2Q6tkCg3Z+M7OL0aXqYHGDH8mk8HaBaqtYOPC4tT1J0xiBqYB
n1YtAJpGecNoLkQdMkERLmAEBvu+JG4ph0o242L9JRuC6T7r0jgXwlK0F6AxaZWqb/25QLfQQGw9
k3CnO+kOgtZqzFPAn56fGsE3iJOT0vKTog0itVv/RWf6xVHJVAU4bcq7U1Ry4tMM5ThoU3eiB9Qt
OE4Gja2f4iwhPcoiTNpgIs1+7vyMiZQJNVOwbw79JK1SOnb+ufK0VuzzUNcUxqrwwGUCqcVqvbTB
3PkmXg4R53G5E1Wvtei/l/mmezhqSaa3gkifiJDewvLp7R2i8XJMRVDU5jX9ClZfNHoq/EEIs8Bk
dGNKEvoOPtUdkaychK0OgiMhC76HkE0NTX+at5LMLiMAHNVYb6YKUqoNfNFOBcCWvVS2dN8xfvwJ
4awAICVGVxbBAzQbP3w0GQoLs40b0OiWEzET5aWWiu6iTw1jOZNYzFoTbeGvPjePhYh3DhXOOvbO
sJZQ49NNEypmUqzJ8rIPp0VqUW3xoXyu641zNpqfirWsAVVZaonjRgRj56CM0+hAqMHekDqxYyGw
mdVSqSpcM10LtAVrEfZvX/ugXlJoebxJoOThx5gAw76EiOCxmqv51cRaw8gFLuaHrmUdm+UsYwkQ
oWwtqxRUduzs9tzrPZjYC5WpmhYTZla6SjYE6py+RsAehN0aRLI0QF3MC7RleZS//njqQcHa7uqw
hGAqeUsnevlW5wHBtF5/Ue+ZZo4yuynHtWUk1seGQ9Te2kzxMRUu6kfkgntwOaVojAn6DNAXebG/
KZSPWDfx8Y/4swWxp1VMCTZ4ZdOPDCQ0oMq2M8MJFxGvzMQz1WZcHy5++p84OgUs9K7f6F/e5xs1
yn3EZR6KOdBMCmWMRb+rMbjrzwxDkFkF8ZLs5Hvv93VOmWqf9ZW1DOLKtlnPP/eKuumfYpcKer53
FHIBoJpYrfHok7ufrYRKy9c1CgWZD3sn8UlJetrRj1m6SrwCtkRhD7XvelF+45T2fNq1ftYhhQrD
EopcbJdhxQnW3ORr5ovczTqvg6BxubgbCpJ9gXKjGhWjZhwkxQVAKA+M3U3SHPVHosx4F3TAaiG5
NKeDsL29UproW8wy4C5vKoJ212uHAU/iWd5AQJacc8nYSjbxwqEyAtQvKg8UubN9dudZuuWU/yMe
K0qNq3+OKgGrtUHD9iN9GOcsVq6Ect5tAlARYVZ44hHI5jhZlJlAWzZKkJz6tqUKeMMfbFCrDLfT
jLN36gYNpY6YCHQml0XfdbZiVUQydAICxkWa6CUiZOfVFGlme19zYclCBpdyoZZaKNFidz/PDPAW
b4DwUlxuBuPQFdPQ9Fe9mNNtPQOS00yLBMdJ3DKJ5vceYrqmLYiaPJF2QhZXe5J6KkUMUtrhpjyw
GFWoq2F+4zBjamQPio8f2qaDeOGMK4Bga3W2kPG+pTzNtJwm4W+J3W3zJO4t6h1L5j2YIqCQuCl4
Cgq2JKjM5XTOSDEH+xZMXOBdBeVYeLk7p5sErdaf7HeeDht0+hlgdD3GwpBQ6VT58hqlKCo4rRHr
xOPShY14oA7xGlw8D+10rxIAG4Xbw9TQw8NziPoA2GB1cnrUg9b15Th1Ing4lzJtaondWXRWv/qA
04KLTMREpx8bvZrbhhVxUeUeCKE2ReDKIsssBPbb1B+Z7ujfENg+hhXN0rwCje2bygCDdxipZFzu
xuF79PFZy7asM3HngB/W//ToHdw2LXGZLALOLpC4fC/l5hmfShDt6YSWUc554NT0sQjMcyby3kU7
1/otSmbDl6cMlxoj3HlUt3fKpELVRjANH045Xk/oLApkLaKA0+CLDp3+PFiJXP8Rzm+5Vfib8ymg
vjBDG5rQmuy+0OLVot7+d6wkzDr53EEaIZ1etwSkL4+iI7F15fXBxZc59Bnm6CSMRoUgzTous6ka
IIsS1Rwaaq6mfqij0cyDzUtuGoZWw5551ScD0x5g4r0/JyNym12DRgdxegDg2ma83S81GnwtsqwM
c+C3Ib39wABEpZZaOBY9bZhULG1I2mkC+D/AaQ4+aEJu9fdAiSSwVRxDXOsYHU9OU1xvhc1cgAmk
LaOx44WzYLRCUcE69AtB/pgmSqpFpfZIocVok1D13zcxRM7hZzLxC3zO7hG/DkmY6sssHi7hUWxk
c/BqXmB1aErzUMTuGRreHJeQFDsiBjCvbBsLk4ipYsRQpM8lwC96t2qyPA505caqxsG5LQZCFnYt
ijarUl5gG2falUfk5sB/FdwAC59mj6X2lMWJwh3JPrBLNMxegZUB9RXur1y9ONaBatb2YB/zyKYR
RaN0LGsOEr03NqzyT7Ze5vuqDEqWUsOPc5FDK1fQczIB6M3Vga4IrRNLFAC+k0CJkzVOZYxT3IiX
VDHZq0pnflXvP3AFmLkdDCV08e3swa8bMOT8DJqoDvb4fTFB7Y/mQnp35CjrCa7qKH5vIlPMbxdJ
Jo9Xehs/6vDth8WmYS7m4nfshsBRs1COp5qDg+Kxqv7FGhbpccnljbyR0KIKoh1xcvdSd5IfB7Zb
R9pdKCaY4MCV59UMX75A/oRJ2GkFccU6PZvRquUYZ5iQAPEeUvPuoUmiembzejuzno0P1ZCRCOmQ
mAt838iJ3xJdyRShVXnoE1BK/4LY525Aaiv5Zq7e9/G4x+vYt3qwDFpqzQwpn6V4qQfRvANiV3+2
kAidyA6fUR9Pt8fPqJ8Z8/pDYvmOGhidWdj1sHCs8ihNQklfSU9Jwa41jgDajtfm56tPwvG3STlR
JWaudpihdgrZq1gJkGiqflqGbpDJKnC8HvnPSQgyTH7WcTcNMfQVkXpPNmWBXXJc29UXxoMV2yuO
mw4cu4j+FGjrC9JamMJ8UxJJvNZenPwxV/65hGHTDzd92psqkeeHnWGytEYEFCbWSfLXF8HQbvbb
PJ7ef5fL5yyvBbFI879yixUrADMRup7wXe6Vkd9JwpPwiGqPe+EyqFW12WF08ddUBfI4R2aGEPXG
6iGavz6nk3caMqfTFLjKfPqW0lhLsgW/merJungpS1hWMq12nvKfURXjBjn7v97p/Vl/aLx+tDLU
inI2ikNFy+lKk2aLN6VgOFNalHXNUwSHuTWnnb06f1O8iKgT9FBcLqdR4HDo3BZ0uJAENIwt0tWE
JhjC/uja5R34/2BJrjfWBDVCBdHmdxn4VZWiIAVB5Gil6km7/D6B+TCU5rpyWcuogbUvZ61+vHP5
qqw8aRQfEOX6CMAcNwa37vhHMXeblcYtpu9U7uJ8xDbFFu7HevQjwVebQbjsZ2aXBBJ4RTCsvbY+
br6MupOheey9GgSHdU+oCOsdko0CNd3Aso1MXXU3brlehU9ENhX0WXTluJnqt1KZATeijbJZ80Z4
X8RtyGwHY/KeRbUJWvk1wyfxV+ATHJQxkhkOLxyA501r8Od8IrNRMNt5ndyREu11xKuOGxFYn3kh
IEW/2WPCKBwhPfZlKAfpa85pjzzPAXPQvOAVftszvr6KO/853HQ8KwqW/JzQw/fp/rxYrUeozW8C
97mHMm8rnogefdaQtV9Btkby7spj2JrOatse7axS+TLIo843gTsYBX2Prh6CSB4Ss8VKKG+fuvB3
2U9kPNtlCLvSNBtwdqZRjZTd0+LUpq5B/iU08F/gQCKIWMTD3LMMqRTyo5fXHqCjTxa6JOu7ybYv
eIFyp3HR5qy6QU9OWodyc/XGbE91KsRX+kNixjE0ZhkZWnK1I42PnGEFYvDB4DN8syJW833hXa2V
yddHbQJnEqNDNd69yBCe/mk+l05W7frrpVk2loJ5oAwXRfXiglRjuPoi9YUStwR9oOAr3B74XKtV
/EQadt1qdDGVICj2DqknLCX/dUSzNLDLSSMFi8U4JeRC/MUpGuKXUrOIiRmbLkv7FTrtM88yKt4J
FKH0dXfF6NkFH+pgJtzol6KkamH1MAASWtUUMmSCS8NVTWGhytWMaevgOk5seCDzMOaFi30O5Dqp
MrkeTtsPRkquVTYTCNNdRITCfa3Sw1xOrZBTlywWn1jZ44mod/U38L7ehkrGDg8MjcehqnCkce5P
M9NqiMJFNKC0dmzBNsvhwgefBQ+iCjNH+j8ErUWwH52aWN5bn7CgqF3EgWsUfRZQzh4ibAR2mn2I
DincDHM3BiIt8pRV80gv3Emub9yuOpt2mYXaGE7KYebYjuj2rz5LNLCHZYXTdvOulXwqQ1+nngLq
9fhLk0rbjPUTPyBXqtHULWaj4GFqAMSge46LvlH8echTGx3qNQpZLEgDwZ3kgmPsw1egMvEuiUky
eN7PsYA9Lue9r59Yc76QV8dIdtjWI/b3iny+GHiKcLi/iE/qfBHMcGtIT2+irtjJD245bMBCU0SX
rE7Seug8R701C8XlJ6nj5xcAKiNgNyz5Be3/pMfMs0dlObb5h5imC8wrlZz3BXXQg4WvF4egcazj
xBA71mYMSo/TccjCH8RQtVVhd53gK9CBGMNT2zz+8nPEmjMHaefWiResyqdBqkFO22Cj7gK8eR2J
aUXb0iohYFN265dat2dk/rTROAT5mVTyCuw1SbTkDCi21vv5KTF+aXJJFMy06RBZ4cTe3dT0T1rL
rAfppyobi3R6uqhCOhEnXOINAoq/rBORXXQ9db9UYittzIToSiAwIIeQtXggdj2stny22xPOdnp6
RAFwD2qM3FnRYaNZWCG16/DJBY9lO2FeHh76k5iLH89QcGwqYrHYsaqG2xk2oGw3HbvGoH3Du1j6
IoXx58ZRZk9G3gqDhnjyofYqulqFR3cpjORmmXvJOAVdB+TbPlIF1VAMnS50lzAeCrVyp/Q2kK72
Lsy0NYCfHlTEzuZUY5h9t5fTg379Oi8ffRAK8nHutyUbn2MMKx+D61kn4xh12mGb6uKGz4+DrWo8
Hr0SbNW+FYzBuoQGvD4d/9N8tbYXuN1QGF96OGbzz9SEewgsduqO8wdJ27goGaMNAQIqY4J1lLt4
nmpC6eCNk6sPcW9GwSrhWY4HXQZ3ZGc2M2xugy9ZK5/zLvq1HYjXjq5On+iFeQzRQSVm1T1Kvtui
Q5HzPLP8/P+Ci6l6doEkdsc/qzXyoNdz6KVw7R0Sz095GkOWK54G+XedOf9IWZ5yLm0xcf/kxMfe
Zmk5nK9k72N+HxtWtSL1X+Fw0lYB4iMaLbG5V29Duey/WxcjwcXB2d/PFusIKe7khBak9J4HE4/4
U3x2zghkrFLVoGcV5j2FXG8SGNosRaM9RXpw0/AM9xEoX+VaFVyhSE+mcrfcdhsjAMBevFDFKrXZ
5M9U33eiU8kQ+SowVfQrvp9U0f9pKYRYRuZvq7Jc2OLFuF3FPbk6uU+5WTx4d/If5R3izzCv74r7
qcFazbtQHDRHkaqSLl0Vox+qwlFnILOJzZbO/H3KGgClsiDlfuQKnABXhTb0iEiVMf6hnrDXvY0g
Gf9dsuFnzHQqsJCzKNRVkstktJgK1Mul5DNyHjbtOwke1t3U46L5ZXNRzIeajoxSmq3v+wspJUgd
E4lDE1lVY2cm0ujhZx7t9CmHbi3CWxRPftj/5H5yk2k3DY+1Kdoxu13qyIfABCCXS3MdZh/YCpa3
Rd6z2XDI5DehcO/V6yy8I+HVcDerMMcF5ec7kKz2770akNWe7GBmGg10905WDoS+Tc/eIrnK1ioX
zwz+fbWs+e04OKdgXr+eKQQQejRi50pNlV7SdHagVyYJZ06Nlt9YG0p7KIxhrMeXqvwckae5Crkk
w2jTbrYH8YECXVCl7J4CbgFDDTgVu7afCby6N77dHLLMUIrMt33ee1Ln2e6Z1fy2BNR7Xy41d/p0
JPgXaHpOwYXEUuEINkWISAuJEqmpngjWDznlsLtUy6WiX5S86IwHDU3iDyvFtvnKLxFBQP315xRt
J911ZpeKHvOv1N6juvigKxkw3fcJmPEQsCiOKjADjvu7mrTB9AaixpZuNXwH3QSAfGC/MlPBzrLC
Prvc3h5GdDU6N7B22V5szpLOyDlN72XjeBsmpGGIcWuJBvmF5YQYSv2L03thk+ms04kVybNUKcyv
SSXc8UuBPRopzR+drwU5YKbY+RTOh9QVNLkVI7QpELteyDYdFsCyEBQNoNo9AVw+XjWANzRwzVGE
TgJE2HXEvNSMKasuikM+b/j2qyd4L3UqgoefMR9PmMDmpILetuwvi1lzOjKAuajh+rQtfhtSMj9j
HrqtZIaxw1dGKD95iOtbPrivtFDkjIEVFrdQC+YBZBDy/hS1ssIU1XCO2arWLZ0tbtrv52mmOt6X
wYxnzHT1mIh4GiMzKH4IKWyL19D/34p5+BA0Sf178rt4Barx8EYso8j/kvnrk7aOjZ6kSQT9iXLc
Y326y/LUCCVw8geU3gdh2LfNhSLXe4O+PPNhCuraVVVgNL8UAm+uXGyw8Id3+xlOeh5PmUM1OVjj
3BzjHg1a4c+qF0MAklEIDQaavRJPV6+Spb2pdpLAThKNaAtxPEftsazkoWemVZiC8FqWmLAMaJEQ
w9TrpCP6yuMy0pIAq0r4OY14Lby2Vb8iWhLqkHCthkqVvFBIRv9WDS9lkeQojymx4qf8yT/2zSwY
A9qhw8FOMYBoLJI3HlsDUxQNCf+YVRLRPOBNZC47WHduk6+eMzHWnXUTaZxM8vaOjYECA66rW0Mc
cTQblL0TxYQ3iyzAcMtwk7fg+jngJ0Y+od0V7sN9O45yzU0qHuC0ATPWUGkcNt/wQ2s0AVSNtdNz
BeqD95kDcy60ZWpqrS1HAI/U46CqQRRJHR0Mol9UG7dMoWR0lyxLzHDdTvkoZoIveN2mnheUQMHn
Ty5OiOOzhlmcjoFU9ihwWikyEpdJc7DMhsGyiYGg0Y8f9oSwYhO/dan/8Z2hgRtVtJyuBwBhTCVC
WrOO8xBbuV2YP+bnDrsmtHm2zccWZgRI2qnR5t7T/qMBB0H58ukI2nxdCruxqcV3NFKsn5LCb7ls
3eGrZWdbeUAB58bmppBy7jaSKh3TCgnC02gLq1vkqt28UPFI9RQWrsLjPHk7Qg5uKlAfPOOGU81l
Sw8kB5BEFA7dRyMqmMar47BwHr+pUiMaCYxYQIgXRpJHrpQYSBZgB+izdxj6eaD+7gpeom0nbDKM
/z8C6z2mlfqocVQI832+6HnD0jbvR9wDnUPwT8J3siCGKXGI5WnuEkTzpMvsZFYO6ccaDFupWJBy
tL9d2PQYK21cxc3WlZ04oChpDV7+slEpJQpcqMa3YLCOHmqFoRW7GVJx+hI26pgPCrMZQbM8WTR6
8Z8o6bd+9p/LkzhbvbiH4quHr8SMRMzsobd+ISZX8Du77ZaAcm9q5cX6NxTUU90S7zHGH0s7uIY8
3UFtsxLtTpZn6gcyL3H2ECWg3Kg8lOXe8Xtjm7lXRxiS0B3XJRdScrJ1UudZYXQGR3AYsl8LlOFS
cNyL5/LCYGIe2+scGIt46vLQMvvn6O9obJoFsQbgGf0qcXBYl0eqWKHKFTyFmdBKCdVWYd8YR9B2
9MAN/cnx0zv8EV1TNrIX9eScj01KGvjYVPFFqKhpL6uRO+BPJhgkYBTKJgEKa2fNqj6eg5Mfw96M
PpbVupLkV42TZ2oBSCXNf79r7ZL6j2LyAJabsXHn0Q00yIzYRQgT5BZNptrnMzrWaGTzLT8SnS0O
SYClXpo4igLCMchOR06LfUPgfWcriiWxLJ/iRu9Pp0e0zPVpU77r4TYIOWsIu1I3owvDq+qtvAFe
4HuSKsEE4UIUtQbinFHR2NcsGV2Fp5JvzyH1jitHCI5PFhDmY5x8n2PDjKRvcu+bQFcMUKa3VLUY
uyIKnu1dP9ctEDtdAPEWOLd09c5u5bi0/sDU+pROL2bq8gr4uDYN9GrO+7ffEl06lrihng54ePoV
J2C0sSCoyF0vn8T5BQIQLRbesi8qxWmZ5ErxyhcwawgEVgxl0RCO5RL+Pffxqlfrmsb4bzUgpDr7
gKh/vXrRLRQKn1u017skhdBcuNeoByOSJRreFHC3O8tNU+iadVT4wjIFV6krwdRmnIBBebmyLyl2
xKM/5C7uttlcTg1ZLxJ7ItFc2LYKZ1YS0sbiP6latIwlB4ux41fA+VT9zwRW/xam2v2NJqU/FqTG
j1cvXB/i8Vm//R2mzX1EC1sjcss2c4FKCcOceTi+w1WU8RnJZTFpBVzX2p0gX6CyPLVrna0HZAvi
TPSBGwZYBpfOoteddwBvAZVrNnU4dDatI1qml+NhKeSSzxr+jY9A1ERqUSpHM9y7q+OemPyfvB39
m2IJYDZiO9pKWXQ5/s2+F3RAa8uzIlVMygJSbMyJteOWOh1oiM3cDW4zXpMujnxTh20dRrdPMiTn
fd9axRVoWy5Y2ZMyO8TKg+c+EQI7aUZmBeQFHyQToPl5efZdOsflKcB9mJ0HfabppXpglnqAiYBn
P/w/G/q3YTn0+8OqB3brjgWiKDMQsDPziR23SLmn8jg9T9XqtVFRbmn3UQQx2V+t2fKJR8ktVWQV
zb9+G5sk0SQfcMDg1pIsBUnYUUohG8+0w0T5udI/IW6uB6u4rUYqST64ikWLPaKq0b0sDLoFi/C5
9WOvyibCRp5mId5TsAoOYO3lylyI8wPcuEwv7UPhC9xVOgPpP6n/005AguvMHr1u4vyOyj5T7MjX
B0WZuYyYAECvixiumos7DcfZqDeDpTvNFOWxWHVsBfouDKZuM9GCjZA7ZAef6qFpiS6CZHucNqaF
+X6Z77Y2Iz9uslAoAKkoFEFcRutS8TyExUvBhrkW/7PQsSA/+3xD+mUO5TUDL7peVdnhZ0Tc7hbf
h0gXE2SfO4oPe0/0wXXlR/IcF8KS19N9U96uxh+TBsEFd9DqOI9nizqjzywM3SSfkyKQbMTgqslP
JSqYEoHMwa7Jj42okjvaODWMadXO/x+k0knYSI3ym2/1zSQPz43FNTwXzVavuH48uNEzIYXfWMOd
A+v+m1eiA3wfgB9rCQe076qaahSCYouIWlnzr4G+O0MrJ2ASEmCDJgZYbOnHv8vPyc3gPVK19OK+
FHOlI7U/YlYrMKeYyEwiBG7uNJ5iC/++iSaCc8ZN+NPkU66yVnIlMwRJMJpNsiMCJJCRK75e52Wk
zkGjy3HAd2jOC42NFHEzUrKDkkrr72UIqmH3lgizvbTP3KyiIBJBcafPyAzqiPjvyMR8W0+eSO03
JhqTlvVy0hX4dJsTBpH6/HoYWmt4JNPlXjPYe9TSbfKY2bmqYM5apcEBodUlsTA2c1sOqX87B+dX
jIWGK4IT11r3vO9Wxz6fQINCITo9SuQfgBJOb8XWETaxQYx+1sdHv8Yc3WKGj4zhhtlJfY07J+bp
uKpDMQYLf3L80wGMUT4vQwWn8SeaTNZU23zq5inFzBrSucck7cb49kaxh/xyLrByKTSZdG5lH72D
rPqUKJ0CebOU6f5IsUK+bOF7zjygs78RZskhf4CYzWtDmfT4N1PyVFk20yTNnqmmSJUjxRNOsiq6
HIMxVXJ0uP1wXUImJranummOGmkk2V7ZJyHK6RaNBwAMjWITQzXRkOSs8LQbhh/o78Z9UyssVGhK
8B0dQjvM5/XXD1GnR9GWEcDagFCQbAeusBN/MgN0DbzC7c46/y699DLoGlcl7/D37wqBdtxGWPKI
HCI0y/COYIGOLFpGs11nVSyKTzI4d1oHsJSgTDVIb4JY11iAnDfKHfUXXoqU2YYVv19McSNrZJoz
rMg8zr0scu/AHWedpjH1dFw1xYdeafZttKMNsSZXOQQaNaiMVnpxMiNhkzzq9HeGOEbFcdpQPh7j
zxYqeMHYlWRGS08eFrAiA0hkDoPV7WNn0nX4fOBsLE0mVogG3cm4IGf1awzumWlsah80KsCcMbo1
ZWt7drRCjX9RzXQPGs0ini4sRCTCMBGSPie93iiDtd3ZXGZN68dO8aWPE2iDMfhdxiksqAJ8dlHW
AQn7RY7r63KGRYLzGpPEdrhz55B1FfD5Qg+Du/17dGmRvOh2/Ie5uxYp8s97T+RdzLVuFrRNyLkd
VHfmcBIfYaugOZ5t4/FniCzxQ0ty6mC2VNVZ25SRK6Ekt2INBfQZoJNq0hzOoLpRTMnbr2dkH6jt
r7sO0RvOrYkaPUgb+BbWhNrSe5UMUbddUQpHu8e6dEbbVYpKneStqpuhc5XcTOHqCafY/9fjt9mb
9yoQ7TNBMlMa1oNK/hpJKv1HHWzWsm/QSJz0pCVqI8Eys/xGHNWIe2/zEaQJdusdmYODG0I9/r9C
whzgrp4lvy6BOrKV3AvnjtsskUxppBkU6FHc1qdVnMBaZhE0hlPDzmHq74k1kJmmqrVFEGV2Ler8
Qpgw4nPtUEH4nyofR5GGoByAksMi3K8iKEuWC4BbgY1ZdcX78NEvwjU/RpxbCIEorGnIONDVImKn
a00nYqtsysgyMG92ZN9DXJC1h3eq+ua0D1RHq/u6vC+uUmIheVRGPa0N5cQ6SuUJq0zYv9uNT0Km
Y+1SC9n4r+oYXIF4rjQ8JhiAMU/3QhlEvXYeH8NLGkdziVSku+DQMQADhvueLlyuoqnJHInRR7h3
l9MVhwEnwiOZpuIcK3OHtoA0dOy9OVkJzjGhnkfpUfbTEpsaArbg8IFW9PEscLOQf3OX/hxYnxDn
BRhdUbiZ80Hsj9DoDlWosfh/wz2vpVc32uKVXqTkPkemnFxWwB0liZzHgOMyoZXyatQk8sODcnVV
o6EP3z4e7i4J/LqoYsvP4thsuios3AIkXpB05x8OQ9nbhkTFb+IBqNoI4CZvDADAic/kawIo6VLt
EDWaqvqrfTrg0QM0x6tCR2WPOusGRfvrQnO8JMbi1cT7sAzwg+vOTVFzjUzon479xMSPtOgjOu3e
OZYYAR9Ah8xA+mZsEZBxg7WP2Z0ijmVwP5FJRLZydaWK1MmxFz6f31ycYr+egb3CCpVe59cEQ1B3
qXhTgvXJxYkOotG17mb3jokWcIctWAYHtTSCTNeHIWUenK3QLJE/ZOA9hYHh9BkqNfcTY1EvEZIn
YuJl/itrLjS5N/Zke8DMPlTCUh4y6jvDkOgiP32KbKDH8AbecKmbUOaMenLpygcd7Ep7O7tcihCR
oMelrNMPDXolbqOC8Zqc33wOt2Xm3nUM3DH5RgfNW1sZGm84V/UflogZ1YUc62zUYeQpPBVLYxg0
p2wgaxLQlTmfF2vvJm4bg3bzutBWAPeWULQJoR0gQbufLNmS0kPCdlqnjhvP4Wgqm7BolVvrOGrL
IUJDB8zc/PLu0ZcPmhgI1/XMMtxhBTeEL5jpt4TJVXGYxAJis/EZn23rhwASaNFq8zRhkBSXHGjy
46mPyqKAVaIBdfwR9RcsMnK4H05AfqlSnwB72KS4kmHRLOdCZWO7mzv6fOHkEOkfylMVpTAu5hKX
JjZxGvL52zlMQA2bheHIbWxjdiQw3ilc8i4cVlkQUSBSAi2TYGF7P1ZKGG0tnaoGY98GS+Rn8Ccz
2Qu9H28Mks02iWHf7URTIrkuoCbiAhCQZJwusoLas2XS6uQ9kSBYfjP2ZeHaENara6y+jRGKoZaj
ZECDk87ycpOlVLaeh0O81LusFy0Ju60Vvq5yh2n+oAu8HN1jVYpAeoNQX3C7ks29ihtD9wOOORQF
PpqqOxAbvYxkBLGGO4MyA4nchnoaCqPogP+NpreVqK2pZQpuY1GzvWPVK2bYZXyZPiQhukL+EoTQ
M7eCgC6nGzpSa6UpCTpLL7yHRsfAJCh6MqmIbzG/QAAcshBrqEtseGR90GZVttSf43ER+XuiJIDC
B6laP0PJXSF1V9pT9eQkBJN0YrswZ+XRizPHrdPjkQyXx9kNAeYHCckQ+AxG04fPEoEh2GTueTiS
SF8wcy4Ud5n2GneBENt6QjxO/iTATrWN47pYZnQ1gBHjnlcbGsL4mPD+IuGgEUloUcLy/aGp7ydr
uC/8aauQek4b/k83/AOltP5+rJDkChIHMgwgBPX1BmEa6yM6ZnM5C589kb6BbQifOJnIUJzqDML7
Snfqib9SRAZA1BIsy7ZLL6biBUF6ZUjVeCJJ6RAqxulSlVZ9nO5o+XMcMK9vFMm5FJNCyrwyvfIx
S0T9Xxu7s6KZNwgl7khGE1DxoCaXo2qxlRkd/MprPVZ0uOH6Lr2cAzubr/ddY5vgVCXPw+UYAjeY
rKIAzEM+3AfNG2iXgQIr5Nv1Mk1N2Glon1g/Ya7fI3mDqt1iASWgMUfUCvDG7S9adQfmYW7oabHV
0QbhC2OVOuzQHXuuzeKlzh8siQmOHAN233hvJmaUX04voF5+BqEBlvQXsjc2vtuPJegOUHYtIs75
KOBuVOU34PGfh5AbC8b2ZGB3Hm+6UETomfPjM2cXq0s3oHEgUvRA/ZYlPk7QTn90pgwKwvFaJS6x
UDVsMSJ8alwa/q7OGajK+pyunTowMlcnuXpnscJG3ImwWkF+kvl0uky5cliAJmQ1uyCOAE515ExV
Wm+aPaseN87fmqHMDyZeUk8SErWg3FFc0uD88KZEBTBdFSmbK0uvidJEvIfNGrjRFXw6cyta2TQs
HExqwW+YIuJtAAELardI9rHPGa+phrnK89INYr9vxLmQE9uj0tNXVsUTgIfmfgoNyJjLxgOCFV6H
tnZ/xFLnp/2xqLtBqrAs2phUNWtPJth8yC+5jWMVYe7pkrZqdKgcSWLLDB+4nUK+6QC0M/tHNYvQ
JjZmsbo6OJQw3WvU6bV7lE/HTYlcocyCtuB72cbwxJxIhQhSYGgF4RF0dWjsAgrGfjZeJ9rNqnYf
0pMI4UbPsTuhf+/2aaAdXub8oC7O4By1K0BLhSgPgI0ypLfDGE7ruHyaRuUOC/48UzL+Al2e4aNq
pP8uHSsHlZ1cho0ibx5HbpfNdKvQH8WZCfm2477I2PlEvNGObbpdHhoOsJVPTYwW5BA2XFvkIdgQ
cfZKh/9/eAQL5UOoIQr5keGf/keUYbdKOWVaq0U1o+RDoYMMOb/G2dnBEiVHtXKOj6V9yQCQgb/o
UqrA3Kw6aOBzhrmVZEjMpSOXVAY5gbEzE1CqxZFxNxdxrpD2z98XA9Y5cPsUM/xVoMfMqnsV4EC4
/5FmwvJQrg4/yRmQDGbqFtjFj4zHOzcS9oBA6mdaZ4I34CYHeey3Wm59oOgxB9/Jl9k/q39X3HWT
FZLs7HNpWNv5Ifzgw1fVP5onmNTAlHIGmqDlpc2HrUDPodnKTWbm2jQMq3OlmqUDQuQl7G3Qz4To
9sTkjcqLzUfQ+dwTm6a9DbH6YUWFK7hauXY3rJCfXf6xQLzZeY1JGDSC3fwwmZcxfPwJMLP6/RQ6
k3BX/MwYKgYCUG1M7/7UNTG/4W5K7C/zXP2rGw1qcJt4O9zr8AyBDyWGcQbAN3alVxhEKTqbyEI9
565MQKWg/ySEswdHu0K9H+e2Z6hwPBRT1RqewBGcBe7M/X1mst0EY6duEFwZ+nbpIECrHEEKSFr9
dOSZYM15BKZnDxgeGxYRIhk9+9rtAM1S7HMrtXGsKr2/mcNO/yYe9ACkskzk4SG9+doVn8jSXDYz
bBpzPGbVSb/dzTrqU5/mA6V8BoLDsMLJ9vMnu6uGz6lXzs4HIttifM+VkYSdwfdMsYlTzuUSSqnS
DZqp5AIBAvd3yhbERNmD8QT91v9mr+gSbmv4eydUARDDGmpPPU9nobfYONFALTHtsIMVHTLhTMW7
YnpDbPeKhKckLpc27xbgnVf9wZQS5R/XghbXKuUdSgP2ZRPMThDRdUEDWSo0bfXWoeoHy70+07Cq
0IP4ozVU31gOrlu0OxIu7Ea98T6PCDE+DM2vbcylxJyiNBwmahvGV+7/15QjyyrhQQMoOM+0/Y3N
XygDXIYh43heWhfit75Yh30Frm6iW8LLHiBl4k0FF16nrJgF9joE0t4yfhX57nNFEC4DbibjSvpa
lArdnMb/beA8+a6h9vaVHD/gk7TBMet+ojOkXJHlu0KxN1AA5e34MQqDWyIru1WcTSTraqmDsLIo
Csj6uE88aFWfiDvbNVkuLpoRXxJ7Bc+AxrS39sKely9PKZxAQlZYXyI8mRFyJ5OuiShlZRk2wiGE
z9nKjsTRkfhU1NgX+NxJbZK8fcwY/AxbCr9TPUBNiTSy/r7qgb43FtsWl85/5Z9hWO0xjxMRePZs
qpDuMrEffqbgW8kgZlCzJFylfzVRihw1j2k+acRc8Cg9Egj8ye4PzpfIyWDiQUymmAO0ZOYdyQXA
CTU4Hs1tAKMAhSBEBpK4CQqoxbN6TftYN+UTgmTH5vbNQj61JRPZDmdFta6MSLKLSXhkt1PjeOC+
Mt0FlQLsne8RxHGz9zUP0QnWct68x+eaOHWc5hyuDQPjjur7YlWPl/1253/LoU6frpH/oHe7ENrF
qO5e5sVrdZsiBRNiMcNBSD51ZydlmsVZbL6eAHi5mCtBQIjAU4GQvEXFFOryg4tAoSHhoZd1Rtiy
I9TWxOfkwEaehVoVXUr3Pev/GSBAibea72czq3f8qXQzNJbK8lhdNEHgts4/mb3OnVeO/cT/bp4d
v/2mePiCcgupPuXlvWtvgMuCiv/N8OYdlJCzXEaA7HZazZHJtUeHyrFuYANc95k8j1qdCmcAjoTu
NpY0ik600tLukR3i0F+deONp6mjaAU/rJPHFMHyjGYa4E1Qy8OINBV2kpTLfOWjwOm7vJ3ftpX6/
IL23vF24MIJfGugwxJ9nCJgZBcgNLuej2ECpdF7hY+oocxT58vuvNeeq9T/wHLT3EdvVj/mnv2O8
bDh6wZsxLhrbiWDo7If+GG5QLInqN5XeVNBFwxzxc0NEB/CwChVULwF7laz13BIMAUtl4hAmw311
q2MoqqqS1Hiw9PP/es7b3kPC0/S/fLKTero6zVjH31Kh20KtUXIH1B5DvKMY5SAvGZ89CNTYFkXe
pi054tsaJ2bcbDQ9OPkCV8+mvAop0LooXdeIlQniPZJGCFCixVLY0uxI4X6ruSTpesQhCXyAGt35
s/N2oeEbbPYs9ZZDBW5+sGkPHagYO+hh78PpKKJz1HVxFK6UeVFwmXUy1zQcIzKxPGH7XPbN8xKs
SoY9HTg9okrWAISVUx/Guv12KK0dOHdmtU9tuuApvQJJJa3kVxo+lXDcDYKjlgUK/lS01OfDa4lV
D7QPGcdA0BcQ3d/pXDN+iVjM/n9YYoHxee9JGNzMV6tdyayUskm1FhpOByeNYPfmxFjatZZ+fKJ/
TA3xKd0+934YHksYoHyv03Kf8vgutzXZLTUG7zDQsN00EFtX0WERbseuNycI50yLuvMqLGB/k4bX
e9Pb61iuLCHBh6wtctnPyHuD0FA+Aj7OHVoA0BrSN9yA7lC2FyKgxSPHpS8DoMWZ0/dHlncynTb8
bdN/oCG8YeWQEOlu/Rj7KezSBi03NtuTKOsYTkTgNex1XG97dvzbO97/mj8AzwMOO5sk+MkS0Rxb
YBr0sbw3ytr2gzJtxs8HupLEQQBiT8VcWSrvUTP1Ac44AdRoN54+bLWtxeuNZKEz0QCpeqG2GbJB
LSnv/ge6Pib7sm/CKN8TPQGJtvlfBWxInvSoL9KgRxCi1lKAWF2fjzA041gC+0IF/TDadkf8pT3K
DbIPcrQ1Hfg4WvlZ49Isn+8c7oJYJm0v8E3b3ypNXN7Iv6nXowQipzhauUfi/1NPS6NnfK8hSals
1ONXcfhK/7g9F66hEENqTaRxO9qLUt6zmNEtO2Dod1aWgxakNeivTO7aFuoaAlCpAkN87YQ2ubOk
zTTDDCKKrG70/UGwzC1rD8LD66/rofybsRUy4fm2l4KwqsS4RL3pJS2rH05r6YVHZVtvg6PuVVUW
k1O1w7KFnc1rWYk9GcPkqnIbM043geUzefS17F3fjHqWv/EdGCsEXGan100DaGnpeHkkBOyhZBoF
2XzTTetOsxnMyK+v2D3WqLy/jY9zdsTt0jLrpCAQ4a31TlO6ygyI9KDBD6m76YTc9ydcYhStzWaC
6BAhxo/xcd2LAvqU3lXz1nyGNF1BQzPAhGoZUj6c9QmZO9j2Xw+cGm+FXmBCExBGQAYYhKPhfsGX
QuyusM4aexAkzFtOTTHZvBzfRZwy/MsWe1uKmU8igXmMXSKdM/KzeAPFx//R94oZVrFUvKqb+AoZ
KxKV8a/MgDVEslZ9AhcjDuF7jT7EzZgGNljPDgtRmg6z4NWDNZv/TXeFOWSSoH3SqBi8OyXoC/q0
F7KBVkB51dcYNNXbpZ8ujbHiM2IX0oogiM48Hq0/8xVNLYiNHWtd9VDPIfjyLN5P9wlQaK9QPBMC
sK/Evv0FCNJn1LdehUliKIH8WNo1StZJ/G8KuHA9raMeUeuB8VBEMVIeHtilyI1qTxWTcKCVssbW
lWTYaKNMAs0tIAsixfyIdwo9b8f/kAani9R/W72kOlkuZm3NdT5d4FUuxcQDETogw4BSNkvG0Bjk
7J/WfDaasanPFGupXaGKv5sOYQYJnaUUjgPS+r5VckGQZx38k9wSELBF/UeF4SFzZe4Yrgpe+wCj
wjl7RAUiZuIWydfY+LX7j3ryqmumVJCT0qixnHhJaqjWwZaVfzhVxORLcs+fTslvWMiX0Q/oYT4p
gVYswxJt8OnDAf3uif9lOgGAC5DxfCNOctYZdKK8gEYjRiri7XbgnTMf7wrNsyaJjYC2SRA2C/qz
uIcI3ikeaUZX1SdB2+g2HXNOokOzPIxpfg18ydLWpY+XG28Oi+nN9nUlQLgj/jzhOJgeDqDM+4hN
KoFcYh0RY0rWTdcAsnOriAPB2bnQUGkx3Ya6lol9OnE+vthg88AT4iyVVpoKWDspJjEU+/43SgoE
XGUK/FSNelhjEyvRMmleDTZa+Vqt+/3polKT5RRK4AxSdsZg9Dg0WOG2+gc4i1+8lxzkEaFGA1+s
zvrmxdtZVP85zlnvsXkR1FGWBGD8HUkXL0Paqss5w6ojbKz/UC62D1T+F7LK8e1YV3IZ9EmcFVmo
2Nf1wPuMMld0O9+C2KQ93TMS/qwiH4WpeiE1YWTtfuMFj1x5JOT0IFARaTuFMLp8QR6fcd6K5JPB
lZumNMGWlMXwSUlfJM9xDTQb1vgwoVcPuHipm1kzZ8EhRkS3UnfQgn0cSPC2iEQSczVgbPMiUMIo
BVOwtkY+6fltdCvgVkWNFJtUBYW09+ZiktwG13NFRLnOPXVJs9+87ihLRieQV+Qg0WkGvV6D0Umz
axW4bvQRiWdE6ZSgl4SViEBteyvfHXO+S4eQGugCfsBe0WT7HgQjE4iwPBPYDi6dTZsDL/uMMRfl
qmjKLnFU+6KxH9Nz4NOCw+dqyfCqGXjtfJ9fO2jruo1ocW0LlSZdcjd0+BtS3yNR75v5Zm6r+uQY
/87/2U3j49kGTYWs8CMndWs46c3rHS9IDWZ1Pu9N79bWqMgB7R9ban+6LclR3DFl9VDeI1nH/5G8
uE+lQ9syDCSk6s4l6VFxgH0YC6ssBMwphc0x4sFpCRRow9nQ9e0s8l51AHSJaEWR7s2U8RHWRyfQ
tyn1NKQrKtSPIA8RKva257/uO3E0U6PxHxeOnTuIQQT8v6v79gi+aqelbFcyawhKy/zRPf4NugZd
7HD3qWUbvJKg7xj4jQFgK71tWW+mGE473MN5YJGkbsnBedpRT8BnpLjBFpU9uULGWeiGiYnAc8Hx
2xoDXs+kttaQ/dM/y24OClcRO/PbzUAyGyrFWrAfztsjvtkBVJOqhFCOt8CyFpPBPX9eq28HuBvK
cTRq5X+I7kS4uPbZ6MEuPv5fjE3yKTn7qeWHeVhlifm1KSKlvVMDBW4t3YkNRqeoIC8u0dqvNhb/
JE41bBGOwQd6Z7gwO6vvwvayZlCr0Yjn+57ku+nit5H+/v3vCz8H2ChEMLX+FEnnSsJpHl8tRGD0
U2W72WMxWJJaRXBS42YLjTbf89aX3ULRG6x0Znwj251o0ynAIs/NRV75zPfZZp6kwboapOnqUux7
Vr5kfjaTCe2/2Dj363BMviJDp81sYE6XhlWYHIHvW2q5DeJQZv0RMFyK/a1JsfkMVE1LZEBGTFyU
aanVTPYuO1CuUuiEni73W05nKaJhJritCBkdHMqoTW+X3tQyp1nShFOYmaq10e8zE7W1E102X2Py
8SmsbmqRHZL4arDN3uMhxsbCRkyHR198I8KOgxH/Mqwm1231soHAHAfyt+Ca0T6yF1uMy+jEANte
lqPxZlhuuk98y2zvdBzbxe1YaR5AZrDc+zuQLB+DlTvBkN1EML50NOvHBPobqP63wDZ9mrOW/y3V
Njbh0O/5STSvcURI1jndL5XIzFAPtLH1vV6a/e1DnO5cvnHjGI0Jd16Y5vqeuC5I096iTumOHGL6
kb+fzb77cyCIbLDGzzDGK++/hchppP0uQEc4PxV5RyrqBrH9OiSGrWq4ABfSeNCasSxfgJj3zljE
RBkNSJLeMO49dc0UpPDv0jLGRw5I4UnjSgyb+dj+kpMo2EamU5+sgKSr7vyNw6HWtuduOXHfIil4
2aK8ZSaGtsx4KKMshnFQDt/O0kAkX2saUguavMrNcYnpolnCwOLiNBEZ2TnLZ5LfKF3FxI38Kj/6
jYR1Z6B4ESXv95D+09IzVWJCEx0KlbnSaFoaFP0QqeiqfyQ5CCDEFuM/9Ibc5C/XgbIFVbThZPET
KoImspBF2QGg3oKhCOUCygk/m1qpM52PyFcckWDYsVQO+CuBNPAzeo0gvr2cbCN0EP5yMcF4aioQ
XxPgmknN+QLAnuFrQ/lw6pHPfEjrYEObI9Tle9NUwOqRR5RpuQgFhtG93eCZQf6JjXCtUqKmNKmQ
11kR13J7vsKyYH+hiN06OF8LD4iDWAjAJWjl2yYZXvd/rauuslq3eaFK9OchsZgXg1At5ob1WGeq
uHLWkV3RN/52KFpca1LA+JyVOVBJ0PrFHi4m5I85Cbm8nQkjg3QEpJTKXBnNWyv8IF31gq39rJ4S
1qlx1JbEWGCHZjZWXfbp3TprIo45hydD9EsBdeDaMsGxvsI1dDHaAEHXVSjocO+h/C7GiyhBzEFU
iKn9dUT0dh9nRS0zoTGHd+s1WqYs2UU4VZicM1hwdPpSjsV+Tnx817BoFCiOK8ROfPoR8C521PZh
Sbuf00dC4BnxXwl7/QawLM4m9TTe5aVkW3e3IVXgXRLwWj/sUUKYXA8Jdma2i++QsI1H24iOcVWJ
2+U0wrAIkf7HuntZVINVy25YdGj1m9WmIhHA8OAnvB12yfTJk+uYkPaNb/x13yBf9FtyJDmgmxxs
Q3DlIcW+d+0EWwQElE4pSjfHqotswvnAxy2PsIlCHSC6RotC9mZ/dy9pg8+OCBrz5AEEQTXvvC4a
igFzJ24TotWhGzsIwziIhVqr80GQb3fC/a+zA+AO3lpBwhnvWlzyTzn20eivVPW7RGLHzW6187v6
meQ3T2FPHTM/u1t3K0LmJfPswddx2grQXA162qpwm5PvQlCvqE6ldE2T7CvZq99fAX7vG23X2Ztr
iU1CBLzj5lgHgxeqzelPXjH0kURM8RhAIfmEsdHTBdGHXBCb/mXMpvnFC950z2GzT+KodUB1y82d
s/pnkHNjRPg0gSjnWVDxyt+U+lXbHAX5cygkXsv6ABNN5Vad+LuI18h6Hk/jC+r6JujLY2acP51n
efgQoesZ/CUHhqP0W1nFhK1EyiVuFvQDFrl4TpUSyIN1gFTDM6khNKNBWm8nQHtdUTC2vDzLe9Ma
WEmu94yZPrKQa1Fuc+597YaS4SyPGr4dyw/bZe6Pn2y1cQqPHOOGt6dytgNOwmiuEgib1rxCxB7k
POWTA0Fkfj98xHHosw6Fc0y669ZoTmu1PYsqcivMI5GMeWXMCu3musS564l1jria059WfqCPwB5l
jw0HubebCQpLOYzU5HrgwdDZuY3loWTqygSMDDxP/6lyk99gqA9zHKUwJTNCxt6zv0KHL1QD1q9O
oAa7f8RaS9jLB4u3f+FjnDTPGBXtnDVmtKlfavscbaNWNBhqv0h2L64ySw6BfSl3KqGOBvefdgFp
XgyBRVyQq/+ZaWxWkmekqFrjRI2U8CcSF/ya8tiitFGa6PH80J0r7RNgZ3XWcKBC6KW8oo221w37
F3JzeZNLuIG0r3EoPBeNyhxUmgmpG17j2hTMr6jKVMjk7+QYLycjiDJqvz3K3diB3QmsxXHRbUyu
huL6HqT7LjJMwUaVOSCwknkb2rJNb5AGOX5ukNBLPh/lqTLk9XiLdEejzULCxosYEWImu8gzNrFw
+JQ5JLITEOGHR9o9UTezMpgdPubTeSWQSstmKO3NdXmwFy2Iw4rjqMMp/ZMmtdjhXy8EW6AFGtue
Z9Jcpwia3e25tvFk3YAHpLpw1VeYzJuwrpv5cEmlR1OBFCcX3f87WLCB10M5TBG/op3zivxUsF/K
WFbaS3kkASeET1zTvY37g8YXzWSSVdyd91UxKFERfmkGi9/KRR+HaJez2ZBHOtzMm4hs8fcLtnYD
5oYSJSBaQJhWmbV7P0Aum8PpD7RohBJvpL4/WQeqKNGNlgrgzcslqHWWxKSunYfQwfOpeeEsu/wT
Bnpe8auU+p2mnFnlB1lU6QYOE/bOyCrc/q7GqUfr906vmr44rGKlTxtECo46bgwX6tPCIvI+9MhD
Swzx8DRFIi3vE7m/ZJZYsXm7PqxDCZq24xq/qfaOyfRYGzYrQwgnfOPUiGH9+nb3mFyOWuVwRzwF
gkOl+25PvGPOlnglORIkrEdlUuAcdwQk8eQ7TRi+m8FeIoJ49wT8/Bv04gsaaE2mSZ64eYpXvCNV
6QgaVREUOyhKQiiF5HgtY7c8sZ6BUgqfNTQOzfjH2098HwQ4a6lEKFyqreVSJRSUCe7PYM2Yj3c5
PCJ6yjbi23eDdHZbM2zT159TIKjMDEp+yaH70ybNq4s8mNgK91AhpCU9xglfaPrTplP9drG2j/Tt
NCnXA9JwX1estJgRQUeG1yC+mMJE6ccocYXOWuzvMoqRU1Y40M15jUZRaVGIYGGRDZGcaJriDW44
YK8CsI0teMIjMajfZ+IQzFucUglG2kaOSzQxgQYrEhcesz2v1lUZeNyLzvRsyUrvKhlynRsMs0UF
7l/aiOuxzeEktdtTORiZsgPSrBvHGWo1CKZ0fVHUfNS4OcnNe9oMi1m2TCB0clXF5WTznCUB5yTe
B26M/cn/BXZzOElDiCkA+gDoyhDulG+G9hlNEOGkh3IPwbznzEuZtsYmChQx4eeBDad5SsWgEndO
kSiBt1vhbqVuwxtpti/sbFBacJDdRLAU7frOt23RzcIx7GJsmqrLKnBCz15cQGzGSEv5V4MqmxC1
pv3Y0k4iMJWX7yV6JZa9oJEMpaYPnXll4E+eWL2/nKAuldS0z5ABCY9IXQ1OPkM9IwLeUknkF/OM
1hbNXNzjEI5ABEJSRlAp07De73WkoArfuyfEvlhARxHiUuNph6L+jYZ88IA2XmjzqvX55Vd4WIKZ
xZZbSIGfv7P8SM3DfJhQ/5aW+gegab9jS48zO1iCpvnGd02hcojpTuIVp7Y+w2P8J/FPuIjOHtQ1
VR6R1wlbRCXtkP1ISkoy1FOx+rd8K7Ai+gInB3WE8GLUILVqIZ4a2bdZwkqyp5hpvFsATY+CCw5W
9Gg63e2fJbt/sRNa7voFXDaulyichPIdByjG00mKvnj+B/4DLdoVPfBhcCLL2AmqDk8PwjTwFqur
V3Ir4t7muS8CrCbxgtA2s0y6kGynkVCvaSAztaJ/XYqozViBWHjkfej1Afc9EpuhXgQnxlxQlszk
x6Gu4HGYC02jIy8SDTiy3BM4Hyq1kv5eHSz0q5YNvMR0f44OPuf0XOIZkr0x8SetPow/1t1WFjCV
zcMjsrhrtoiaJS2VIW3NChpGumEd8xRjBKdkvFrfapqWKa42FWzBCyFgrEdZz6BpUFMeMw3J1HJd
nLMrhuTmZeY4w1dVQ7je0SN8+K6dWdvInboxDbw1mCB7U/IaLeTtuprTKzZaxD/1S2iEx2rya23o
k4sYTmzPBLHpKXNJ+MBSQ06NC83GR1Caqbpw7KLwfQ/mW82LxwIS0jbQIY3ReA1ibOt7qU16tUFZ
2uxmQYJl09B1JmElej4/hPUYJHgZJOVJdXumRjdqgTTOM6BoTkwgDvj458zlm/2kSLL8RkEErvVM
Kc563dhwbdeX61KOHOAG6SE7aBmgqQ1GoPgIdIwGSgFTeJ/Ebeq9gOD37oBhgO0Hz8BY7Jsd9Gyc
tNYdUE0u1NDU9tqYhwbXJxWO6kQXEf55Fhg2N/tT8LlXr+oMi4PQBSNQLT44cjCMjX4mHEY1yRUZ
G985Yfy7lAIK4KLZmHBvw6tXpAXTiLytlArPMuitPQIcHNdnmxJWcTHN7v3lOWWANlYTuyAj+XS6
VlKSxb+G13kKEbKoCo5A741BNjriFqBTVZCg8d6wVnBajq2WGt9WDwqBDj5J1qaRhraY8qyotydr
yadz3PjvAIsrwK2ZQNeZ5R4on3pmrBP3UZS1ytSirB2FN++2gWwPZpXRU3+g1Q/q/TGEBXM7TIKK
LZ9V68hDB+j+/rmFOS3fcD4HpYYWM1TTkwPUNEgdOGYssyGyqKv9fuqybnmbUS5ImZFzqPHqppsx
NleED+os9PF7ZYf49YUDxNC4rRz7P60wTlO33mIsdItqiLHhbJJmGpFhIlTQ/O/8OX/UKr1yatif
pdZ7KOIGxTDjbfIyrMTppWJrPkVtR1KE2BnLiIRBWYRpfWbdoL8rF4VW+0zibCnnCDR/R/43y3en
wQSY/FkHcYX6JpGgK3LAEhNnzyCrULlbHZzOtlLnQeAU14O9mOHTfEDRTW20Yg26+wv9hGzTY+vi
fqOwE4i75VqrVxrJ7R1CcnyQx2vr7vT/JrzqNH9t26o27JECaZqFfntJ1DyhHB6w+cq3PXy+Mfif
ivhrQ4gjz4abwvrr0NzC8AnruZzofVCjbo8QiPjj7PMbKJREAj71tp+My143R4591u9uskuVJuJu
/xw4Icdu3du7R0bWC//0pfyDKUraCHaPXosM3OAk0iqvcC3zf2hlCn7ouEvJvIfHurG0t5exo4cG
X0b6BSCMNgHA9r5bf33J/K4xwa175Nw9kDPfhUFQYThK+dmpISojGUwdnfi1oTkuqIiAV0SigpGq
ohq2r9TAvWSL6/ygogbtWfcbJtqhwiG8+81USSxEj6QnSxnPzm6MnmC64I8MIPzFsLeJX+t2uuiH
A/kALRwooT1kIIju4K03sKIKYxWVqEw4O5yO2A87adqu6zH0uhJG/PlGv8B8cmDR1hViZh5b4UHo
NsK32BKT0vRwn/7i6K+Yt8ZppdK2wnksjfKv9PwlNTG2SHfzdMhE+T1TAJ/G8evHA3dmU0sVHaKL
Nfh/65fjMsdFN8ZgeTXDbkuI6oJi13w/EWbiLdCWpvRizCPPqLCK7fb95ZLqOopmC8BiGBZM0Lge
rzYA38/KdaTa9lYlfD0Uyf2GHTPQDF5ptmYV05fPWdhFtVHZnmimMHSEud+4O9QzADVse+WPgEuF
uQUHRaLQcXlpDdRHqeR17eoL0tMJNlzYQfoxhHaBL8MonWsoWIXEM5Z/wnwVx59vv2RwoPQVwoKj
J0PRDhsF2U0PAHbenm6PQCEbLeeT2H792EbYUVKYOEJnR8WV8AeYgEXCFCgOahm3WAGa8R/x8XOc
Eql+3lhFXjqdxcgfw7yR23F9O9axWeRbFalPBWuu/nVIFGRZJVZs0czSxRbPEBCzqVZHTOvdprfM
Rm68ojb6Lzz5p6g0ULEw2ilX5gxdy6LKvZRlGLvNK70tyvp6Em3gyylVN7Mm9PW6GCqjWhZb6gXO
xDTCZ/GdiMDCGlljy5DiqscmTeMtmMmAH+1+343OUurcsCsAV+9vV0diL/WKm4ko6OzQx30Bfucg
/Hr4Lrfe3VmwTFc5TCFCVoqOqWijZtn11CGgM4AB7mj4fdYiLH/gR7r89knqdJVcr/qThRyUefKv
qKVprvTof5TJr/2iV35NSZ6VBa2E6UClWhkUFKXK9hoitbuBun0fQxaGJ+55AhlmUXCECfSfpU6I
f/dZkCPS5h9j3krZ0dbSXfIsNFYz2N2VIgfU1Sv6POMCte33RkEGzr9fIgXu81Gt+UCYxD3gwMKX
ousJzBTtAt6KJqWsWywzhlovbG3Hret73M9f+JHT3MAqQNYA9XKgdAKra2j5bnHfO3xCw74zCD/c
udsvxuTHg5KzBXRCYaONzdkVujj1uWWDz/wvWDVR/N89kzXhQSGdlelegeudfGt9Jn5wQ09pGo61
7dN4PP+Fz56MLxy2gmGjYvfgv9u2qF21ZY5z3QRQARy0hxmEfA3eKQtJjwBlTXXp3cG3G9r83vgo
3soAbtEqS1Epv7DWpVUkYHBVrFvhOqsRG+CJGC6hi3NpZo7uvyDUJtbrigeK8UQVq4c8z/TI0nqP
m0b4qw9vuUR/3Cu+f1DRh/cBs4bNMjb6nij9l2Aj50YnQBDrMlsVWCia9C0KxoEZXmh5bol7hsHv
xEqu5CvmXMzEI5tOlzUMwzVKglAa44Hz4qjlcyh+edRI6rV/dmdnwCYNu7oSSvZFuv4RRjOiIZSS
9POih73px3ffBHzffEXdip7eXQENS/KedGSVuL3AkLn3ZdvvsoBHgF2Zhl/YaFivNV8Ie7ScUpsF
cKi/Wd54RyPZn9SDco/lZX5HssPoIIg5Q/RcVCcd2F87obYSC4DuK5aQrw9D5ilIesA6Eldu8wZ4
IkP2kuXuQ828yMjhkXQAIWsXKdSX4KaSLlmCYghRwNBkHsPyRvby6pEapN1DA6wb4irbP+UY6TvX
YA2d5SZANGGbJPux2MwuEOtG7c67bw3zhH9a2cKGK+T9EH/kob1W3vNKrOJYEp7eLFPGiXFit5+T
36DYBFxL8edv+Q8ovvv94HGa0ZmgRINg/Z9f7WrSFIABUoJcziJ1YaT5nQ7TXmCff5mzX/QsbaHx
psZoHW3zRWC9IAiLj+raOKJyr1i8811gk9GgVEikJ0v4bxSrvz43cSylh25tCGDp+MlGIcSNqPnh
mwhgOUNkb5A0EsGZS53vI4p39psO6B4wijnv9T2STTA7zSWQkqy98fJrT7QJVCzlOptKD+hrBmQs
Gp7Qo52CGuvISZn41+8HuXhy6lGRabZCWtwdCyUQhuhItk52FQudbrPa3WTnbGprZq9LAFtyhRrg
cipmK7+QeWOwUuE1oK0NJ2i+oC86UjvaKzzXnnms7ulhEy3nxuoMnzFdr7UW5ku2mmsBQ3zG9Yu7
vnIPnqqIwTRMXlDfuVLkKX5jSYS2wbGiJzXPb+M9zkQYigP7CKGpfZGYu8I0iAEpTZNtTuuu4AIh
B5bRoYn5nY6Mw4syBVxtZu/gEzlHedHkoXjdAAoT+bcCspv/6Dc825e25mtSMYjiId7elT3GWQZr
JgsD2Nah7k8eaGQHld89/teDVR6+S7kgiQUbjCgc8uUtA5RXXXn7nPVFuJbpCmtME9MRA50hBG3X
XnWDVBSsTHN1j6uyq5CH/UTyonGJXRAsT61TIPugiB2m1aFn4Z0L7xVJz61AiyVLL/eZ5062WMz6
msKwyf3/yvrZEwXGxZYlQm49dbZh2Dx+5MTSSxko5QwufaoisaUeGQTmSOnQIDnk62B8H51lRbLV
weQTAq5qb7qkAal4pLAXR1yWauCcOOrPyuUM/rmhOmmhcVa3SmvKLRNvc8rEXChcgdoZJzy0cjcm
c8802R4fIDRtI2XpE3dBsaFgrg29/4hRaj+A5Cfczb9LR80BOAuPBbui/0KXIpE9q8ufWjSM0Cs3
C7SPdRAfEmd030hJPV+6ctXAJAQhZdjhFq9uFSNPISouV3gWuBuUwHrEoGFappAR+7njwqu2DQE3
eXvFyfg79jMjqelF7y4X1+Jd6y0DHgmeQNZp1aZUQSgroEFU+nlE9Nw7hd2rM8C/3q3oPYaukluT
5kukhBwn70moiMVirfbys4tB7xHN/n+/jNEFVg9qMARtb/S7O1ztE94cgViloMFOEVwu7RKFlAd7
jRKLrMmZmmTmoHmjmlHpc9jCtW/AX/dHZQ/RGrvy5UtseIysbNaycjSCRXc1c1SOo+0TsoBrxWQR
zacto88gS9eaDNdoHV2IFJfUxrQhZWMOeoTnj6KdJYNyo9kcxFqhp3bO0DqqgNOt9/UUgdgpciB7
+vjIOihCWa1NgnZViFbnjjsJUqAB3Ho220xfb0HJfZk9sxtpoLJARu6v/k9XfOcmMO6BwGFmMfec
mxyy6a2e0Pglr3WMgzTWkqYlVv+lKkKia6k/aenaH3traFrnwA82zRb1TmhI6rQOgaRM43kxo4Aw
z7jTY8lhBmVsSMttGSKbNywKlkmSqWYMSztRJt9/P5OH7uiVx180Kg2+LxDmJzVfF5w2RpG4eG8/
k6Cgl8RUDBbLL8YUd2PHSaJcUk1maM2Fsbz/j0J5DdWnxBKrQUGW9kRTlHEqAwx8RcTLtPAivXMP
xYlnOEyePkMTgdIjHYoznWy7lgBLdmDnPeLJ/y9SdShl6V40I89oJmVglDBjhtO+7nmvWvt4KCbE
mkWLKjU2bgoBmdjG5NOwvhReyE+YIibiDc1GHNeM8yqIhqrTw3H9+kyZyGy92H3zkmqYmb407dlj
LXwWM9T/G8SjRJR9N3ypGAU+VNZra3LZM9YZE0S2cQdVFbTU4k8Vp5hOfMopWCLxLUEDde+OWqom
8+ayHpfzI6GMGPMceN0MH4FRTN0tPU+l0mn30YPKZ0TCxEk9vT/E0FDXVLPBxdmVhGUTRcBMAoJD
8kUH8l3/EQkuOgNGzcgzSwJrvIFzDDDmumHcOJIqVQL6LtEuVyCRKaCDSkOvkXpC9j4jPIexc+TD
3wbHIvQeexTraOFixF8GCPRt+ABJAgKGQqpJmoJ7OeTe2YEAZzfFJXWU7awjCn1r2DoxaqkB3TzP
z07zjpYpFJqiW/N+PMFAdur+/Hwilz037YDG4WvKo+erZwGO//WSSK4TpqE79iZo9C3GE0TCzumX
Gdtdh9rpKGgjkZQxGXozP8OCE3/E7t/8KYwUYFB2F9YW1FZe+Yql4dMyXoMmFBdYFhbKVIniqbU1
7H0GrjnSXD+6tuSo2z24xKDohEVZypxJAnLYJgc4TeS8kFp/76MdL27J4XeBxG1gJf6PEGaHsZKW
ea2NWo2/KGsFFkS0wxoBQouy6xQs1AB1lCeItgVhR14T0MzPkmbv8OO+X7ov7UBeXItdourgpdBh
sQAYvARyZgzexu4DMnh23aNrUOdivCuh1t+S+ChuVlkDeb1UDmuVC7lPKKrKE9nf5clk/MDryHDl
Z0LBgq7nwGFPJM1DLp2KTJm2RCQy7zI2bZQPscDhpIlFFBXM3hu0toqf7VMPMaTsJ39k7FLQMXj4
rtaodjMUP/0OwNRckHvuXfimLJoz6dFk1NLuj5phDEOHU3FXOb5M0yv/8FJB1r/nfcnWM1c1MFGc
oCc3D+3Mm8Zh3iyTFaYqXI5+3zX1Wt03/byrEb9E6xHJTOaqlwH3x3y8TtppbWHtOWB8VgOS7XKZ
seFlZqP8VkRI0WOngo1U6k4aeUkgX8sHkiRVkXrv9f5kdO98SyWOGEW7qHV3XQfDGbgN/CnPF/5K
66sfrMNh+qBVEpN6/9cQzqHgiVtzOs+NT0VIEMn8N3x1rKySW1keXjZQ1WwXNb7EK2EaftgNyFKJ
0T0GOAd9eyRDwMt4z/C3gMN5hwWTIRoS0hxrCLMKXSLYeZZczSldskol2L/l2wqhfllN9d6xuWxi
ayIfJ4/2mJuII4PMqUKMTR4J2Vg8LzNCHaZl/afJJ2WA9XdLeI8IxqHzb1fvdUGjUkSgfHsDQGIa
ydsrcdyZKK8xyVszkOyTVQ3aiidOFGST5FwLqPhELOjjjEhlCL2gTTlxD35HvsFkzP9lzIYpaYci
IYJofH+Oa0+q3o0I2MEPg1E5orILpVYO2ox7Njn4Q37iZZV4m7/3cJvTT+C1i84Wr4Ht8XaOsoov
FjDBEMqmcYoDNto/lCu99R98JC+I2g+sEbT7eB4a/vtu8pA2kQlpX4LTT0bByJC3yanNrJW86mAL
OedgEYLPG+tcHDEDwkylZbTFExfmLcv0UPDupE/Ik2NYkF+ENFXmyxTb5ACS3Ia7I7NjuIM5LRE9
Ob1cRs+CLT3IN8btfiUEaDl91I35o+qECzKjvzghVtdAZip4NXlbxwCfwSsithfsoIdFDBHMXUMw
Fc5gYo1cq2CiEZuvoiA8wMhZ72vIgYkAS61ey3eEKCoHNn5ek4uxd4omnVgVwQ+PxV20jgr48Bxn
cwObhOPkrdfglLPeTOMuBGTPk/VTWIiAJTvZUIK+IeX3+V4JTe4wFKuXZ6/YkAoL4wmgT242/NxU
rpo4qxPSl0EyrZp9sbQ5rlujWFBBXLZZC4ULPy/7lRQHPO+/ADNUlL4n4LEUPWtzbPkwleAJp+d0
8kKXeTSgfcQXtldesUXNzmcTyaJJUEErDDagw8wIF0t+aAj/55aQXHZuS/+x/BG2y4LqR0k1V+qY
/9JCasJc6DGzuXOvAA6F/Dh2lU+w3UFAJHRCSN7veeRvgT84RUABsYok9f71ndZg3/SJHGISW9j5
QRH5+bPcYdvfcIY1Tfubt+00xW5wM0ilHvEAYit0fe+im4Yzh+A/WrVC/MruN/7ddZXmK1+4LkqT
XS3Wf0+lP/z8I8qDPFTDSgPNrduqyRwstGAdov7i7xkH+Ba5DDaCY+YU6OM62f3i7CJBbV4a4dWN
ir6WIabHhFwPvnHIMauMyB8h/vKeT3muRLl6ZAMgjjD1PyHzm2mBNo4+GqmhHxK4Fk4Ybrd50V9S
kji1gfr0kOMciTEzabQfRzxYasD3UzfPTbwTj++Dq6mxECGapS1gxT76jaHKSETNfymv/KB8Nk0A
AK/t8RMTJCHtUlVOH1JT0Ca2OT3wR4xjzxLTMDSDTQ8PlB/UbuR2Yo8FUkTvWuDIK3f2+V4/GlpZ
Ns6rexLSdLFWZr1fpHREleh7IyM4ZVHkgkD3/hUkGUgEhenY0OX+aTq104SZGzOaU9BBYWdJl1s5
HCEcRM0a2e7KA7VfRKjhOGU/f8Wr2C7l4IJ8jA37sjNR99RuJmsf56x0wkTaOBwvOsljs73l/YHZ
9kBTujwE3/jtAjgOQ8wWq16FHGP3bZmHeOkpw08EyjL1vhOQxVzhQ3/XNtG5Cc6NU8zh+ldk0ZPi
wzg0+gKAs0DAp3sWBfaOxl2W95aH65Cz/0iR+/SqYJxx0/4FiN2Ot/tsI1gy8aQBzKGym6GywhbK
0s9Z2uEOhQT0IbiTVZ8YlQkJgfIcMz+7KBE3gt5Yv/Vk61xUsJSdq6c0mlvfRKAj+CTHWZ06RNsA
voDbmeNZMGlTdwofFTeK15ZtY35gQ+DkDPKcdYisGO9iQCtlRrcGGFFSYUDD2SsP5VeuToLIjo8x
4HYsYPZYr+eC2fvfFhfRoRcqBJKZFhBK2uFHwJtHbHYOJTKG+XKaZPcrjonDgiANqcBomUsgKjx2
P8qWLWvzucTbELhoeg3y31EWLfH4i8jrlQUrbhecq2K4bHTP/N0IFnt1XGcapp9EmW1IPjkW4fN7
CkJxXXaajmWHJ0/jZUsW4KqJJgIkPBYjOwCT3b3qtRwRKFr8xQXPPObuhMs+8NX15lRk0AFUTaNH
8h2Mgy8VV8VwuHFJoexedRtCmHfjWuSRX1rXXkYnC/0DzJiVqUNS+1/UafTA92lPwueML5IFDLQU
N7Jhy0u5h+KJJfT9K73YMxgI4u+LSg8zxiMpRdiUkRbRZaXSZNmvXhCo4I2jwY7dqV7nqAoax4ug
NK6rgOkBt7Gr8he7fa9RQGhvkKunUiuJtBnYJHMzeLOi+O3zkIsew82K9+ma6gS1iKBOJzTrwwx0
CPyvOLE6MxShejS7HHfXxvcOkvLf+Cs8s7R3HyqPxq3yoOFINgM7TlTdOSRv5LAYsXny0Pil1Emr
ZKaSUWeIyysfi58BwZ+kJCxucTCZoNnqOScBGrPUZHzO3b1Edierfv2tCgfMBtTUR0Fx0IgoZ66F
DbaJlj28N9RCYXlSApQLB13Fzhn2v5Ic+snoAdg9J3F6Bk1tuPgVh/xLfM9KW+eRpr/DPd1dqmAV
x0c94g5KT2c1mfyGo64MRpKcEoP8Y99hbwX4jIVAb0+VuiGOjz9SpyAy8ujRj+iTfrf4N9bDW09o
GnUF2VCeGaj8fHWLBch+C7MJZhLjbU4Fu+uO3PSV/qjCIGeY8xeHYqVRYwq441HNCLKArTFs4/H4
hPVa532AMgCwnmzFDERd7u+KNzIhBniGp9Ed2SN37t4wrdlTB4701p2U8gSy3/UEoaWviUZmzqHf
uI3F1eCfO3rkEugPi7V9YUtQi4skIlFNUuckuhJvSTJ1zOV+CCOQkj2pWwQbZ3bD7Pbw1zcgfmKG
IuYX6LYf21DmwT1xL0eqQhoT9eMoORsjNYbTQA8Sv3r1yiftuUT9WaUjpGE/Uukzi4BOmS7hCL+L
loBMLCXtmgut4+T8y81XkDKsgwQH1XOMZP+oSPzFOAyzauWmKRMKc3/hEfJrTNKgkGF3wmagE+HZ
U8jk0wXuWq/+it46uBqwujkVGCYewvEgOKz0LuKNsDXr1KrXDzzZTOFA7Xege/F5FnON5SQAWJC/
QX3pYm/wPU3yQTJm3UHQnizS82jAYSYM0D6j8G9YEPb79qXptWZorm2lkM4//YTlqPxccTK9kwAy
s1QmnmLuKTZDcW/xMbl6xdxJc6nK+vuHqyrm/3eBmAqHznzsQvIf6/7BVOOja2icyrgiB9qp7Q5C
hfvrGnrvWhOiA75jIobBak7mSm5f3VtbeZ3LbwmszM05zNp+TQlas64voUIAfgS7GUcz6cubgJGM
ED5vva0yYnjmZFRZcYvSNnd67nG/POs13MGr5/Kib2OYnesSChsac23mK2CzN1FSNuN+blqDhbUi
NuNYQ2nzOSOdwmCzrcF19KhsbhHLFecUzjIVpQwtccwfS8m6GdlczHcTo2zPJ9Qabi53idCdYYmd
aA/TA0blYlH7SpkyeEnvTwr2KT67yT1Hgc+ztD76kIl4pyH08ipYzCQaKjJ28EjmLyC/IXIKkSz/
zGqDoSmxbV697P1pfguaV0RaNJicSZBCJ2oK8kXH6DPSSgxpTAxABHhEhLDMbKax2kkY7ABpwpeV
3RkAcMul418XPeBqJd0vrfztJ1yRqppHfbvruh4X8YohojW20ucepJOvhQv2ML9qdcCTFrufz/Qh
5eNiKrE+uc1JbtSFBV1QWs56gnqw3iOmVdGWtqm4ccsxUzpDSHVnj6WHJWELBWGOHHQtKlHTFoea
/chCDjKa5yreLtSNejLS1Aor3CFDFiqk4JvKQJMtJThI6EzSvj8k30XChzFR209lGm83KAhHpWKY
SOrrxfYRoAZO7AYt26MPMQQGBg4m8hX7Ipp9hack1Py7lx74Az+apgLheFoiHezn9QScSMvcc/Co
X2cPPGQfd90QukENl6og1TrFQExY9bjhBSPQmLZNWVnIM4auU9MhJdXLaCDEprbpikZtwhKg3ofG
y4u3EfoTR1x7z9+HpV/Trf5SVJQz9V41L577ckDOtLWq08HpMbU0R8fGkKMqCnBi4ndCtDUUREg3
hqMrpxIHDQYl2fhl7Zo+X1NzTFeZITdheRLcfTl7TWHTx2dt8KfO5BFESjDsp+HONuMxYzQ8MoCQ
OqclF0aywXJjFK/8n13buwuZR3xwAq5hy1YD9+kofSi07NsFq7UB6nj8pdEb4YUEvhcSmxVxeKJH
PLlJEKGMwDvwq/DWVL9bOA96jIRXw6pV1hb5dIlbLhslSS7p8zQN41UDGPdLjVp1/J4Fdzm5bd6G
ygnF72N8ML0L2//R9JoYtT2HpbfeIR21N4Vne36lJSqi6Mjeq2Pfc4Adp5/cdckF/wcwO8+3Ni3K
Sn8xef1tud4BxtSxeFhe2J1mslO/l7wzh5coJQ4Nv8TbZKW9BWvVkOURqeesc592KvkpzXV810RH
EKfS1/tE5Kk/2kYcs6IE+ZNZelwbprA3+QJKbzDlV1+N2C5XCz3Eit7iKWXHc/Dv15yGXimG7Wur
wPlsdcQoS029tBuVvMWJATR8BOZUblY8tBDdhZ+1KZ1alBG7a7ff3Cqewp3YVbWfubMaTkceSwoj
Rl1WfPD8mZ/rEZ73Js1XTuISUrn+eP7SuuKlqxr77CEJ2ew+Y2v4zUDJltop4OridcMuFVlV87zf
omc+uVI2ZFbH+TRlJROuIg1J3qqx2blUWiC7tDz5Cg2uqrdDGo3g/g4ZfOdTq7xkQsuqY1XEHXhf
9qeo+OBRMb6yZJ5tnIpsYhN5/A62qSWVn2C1k6+u4qmsi+/RnNV2onrsg93rs9dU2HyeqUBAbC39
XRbrd+VKrwDFlEaEaGrUfI9inm/dkiRm0vBCRmicHsKnERvWtqeHRGclwp026TTcXiUv/yZ6GPVR
LLhgt2v06ntp9+qT/jfn4Olc63nqnkP6iILDc5jArGKTNmrWnIbooXx5fdX+H++En2NqeXTgA3mI
YXma5rhlBG9bFwAiEWutOabXkk+SR3gGHXox13DHlPAAQddLPzWfegYP6ABHC4sX2uCTKSA8Z1iZ
SBIuiA4BWAzAUECBUOkRYz+4mOOGx6zLi0XsoL7+c9BAtAc29uweOFL07M/rHDS3jO8MvNCY5GfR
N5cKFqKKqCXyeXcF95Zv8LgbfyUNXdBC0PRcNz/Ey3euKIQHlCIjxKRXCGAwY9JMKfny/nbKitpc
069EPHPUR0vIIoliCXioYa7vIl5QRr8vOYQfI+ftqGpVIvxBRBkrvjltdRM5Fr39xHXxqgDpaR4L
/agBw4gChjTzKFEDOTU+Em3qpC/egm4gLS6L9D1NPbeBvREQV9JRTtsjATbsZPtvQraDAoxCjKK1
+MVrOgDzk52UXGk9REznk3BlAUYeKmvQEqH2JAtUwmtSZgokONoE7iiOInO3VkCKCKdgSUqDim8R
aFBFMcThmSMK54Co7tqpCvzSbi4e2drk2fAy0wk5tiRZHDu5ykAzd8RJLtXfy2a6Vds/AX8sReXB
hTboHPf/tCE6m+XAp7gqyl0Uj9yPklE991zKVaaq8CFMpoMntNMzcff1P1u5u/N4nUgd8Crv6y0w
7YKsYmDrSqVJsefTyieBKQbiHPTCLphS4ZZvP+BShwRc2AgS7dPcxrysS0opMFOttQeJua8AfLuc
iP29JTbIzhikxsmShc3WIpyLN7xipjFoA8eVsYXxcBkWEohNqjWjezg+2WoGfSvLosTCITtZ36Jw
gxX11dsj+Ymbq1mExiht4L5+ocGnQ1n4xx7qAJhcQ50PIStNNZdtzgi4AMuBxNCKCWxrreS1z/GS
N3q8n1+XFNdEv0C20pxAckgIJs6RJ9ZTVE6cijSWK+szJteHFp9ByxwWoG94XviXFxMoWr5YDYGm
aD6cjulWKHmKTWkSTcNSltfwYHBbskKPoRvGgGTylpFLrIIo/+c9uf3kwK8AqSzgkxXWMV/hj6nZ
D3yiSo7GKr6obKP/f7ruz8hVcAjLFZh/OnE0KToRL2b0cCxqQFA/m3MidtkbenGDbr2V8aqyDOvl
PZqWHJJ+WBZhg5/DGV+xTyNRo2oN73W2Sp2NY7paQ8I0297hoIBi/3yy6PdpvgmFLpfaf5dR0amY
5EzYs2amBY3Rf0dRyq28eRYWAhaYetDaQEk5eukjRiG1ffPJuhUGfN9V9dpy+jN9oy3QI+VXV6EX
1iuY+nvcb3ilUEuiA4RyYt3EC+vVxLZJq9ENbqN2HyeD095ZMIdliahe9zyilSDh7bLkElnoBqb3
gzOme7QTp/u5ccMpcoujmioRgm8q5Q5Dn3nvCvXV1O8WReP+4twFnw0By0YZsC+iiFX+2W6TyATl
Ky64e4aIfFH46AlWQusInCBq3cKJ+DN+y7M4uoZzaYPArR8Vy8XxazYDmD58DFf1V7VDneGwbMke
IVUSM6wbX5eZ91uZ96NwD+eHY6rPY7bwiz/AcWpmc9PHsrEwig+yYqunIbZ616MRpdp6XmRjASqy
/PIO25EHqt7DUZCXG8HcHU1N39a6xA822/e2c1gNsU2l962Cypog3KaZlAknZ05apk6M0PklyH3Y
53EP/nZw9vTuoh3hq6yzuW74TF9TNmpB0PgwpIA1wKp8UyTdOMOwU+BX4/2vmzOzQ2R5kKs4ZPl6
/G1Mtcj8shzrFETnxIGYfntQ4utmbGri1n1N2Lt8CYud75C2HnA6Jg5Qb5RA+MeOiosnSHERWJLK
MesTB/ZErC6haYZCFChDmRUpHAY1H/rqwnHZ1cPDVhN3C07js9DvLHWsLh4XFKQ6W9i7EEZ4sUXD
g5xpgoeOS7y8qGz2uEfJRlNx2NbkbXETsrg4EnXfVobJr1nxtRHyfGg+dE44mWtuTxxLkvD4dewC
BJt7qUurpQKdRm/X3Rjw7zwRlEE1YCQb5lr2b7/h2yKpviQNF28+kk6Mfcpcqutier2mSHEkAVvj
vS6/qIykdXKeg7dlwPsx0FOZfgAk2cbqKQ8QqZqOkJk6B45O2n9ue4lmqZG9XatktAk6XUHArRA3
d8WE/vR9c+hLQ/LwzexRnz577fy/Oy9jab0u5Yoa+6cVYboDV1ODt4rxxpP2s4x8RcK2HQV9ZM26
bVSg2dn+uvNukAogvYYxA0FZQSBKQbsYnRhIwjOEdgWDXF3spqELgBBBRKgsXds2H+u0QevrP2T2
MlrZA9HzWr4ae0cUVtvyqLnMhx0GiONLZhBR60lMPhWfIG9rc2wLbBYDkaxnEXXnOiJZLU1TIEGP
GoPw3M3C89QMhV8YeGWMK6MTZXZNHcAQEmIiG5H6utSdqME0P6+Ce5D8Z1Xe5vtIXfiEiDtQ1Lnw
ooKgXSPLc9brrQR34sGx++6U1Ckh+3oQ8R2Gst8HMQk4Zn7xr7yRNKs6uMPtWGsbjGLMJEKwC8vZ
LfLRAD8YVyUfSH6MLh49a8nP8K3dCZ+YZsdMnd6/nvw2SCDIpuqHYDSKt6lRlAXCuFWOum7m48jK
pm+YhtBF9f6yTD4aP73/1OxIP+LQPEWbA8NklpYzG3uWMC1MAF6TMGvcCpLAceXFTLY06G6ga1FW
KwHiR/JKiyw12U21ejWqrubmp2ksULQkCZcqpkNINCnh00MwkvVZ2arCj8YDcT/Dxx1FwV/xhg40
Cdiev39Gj/LOxSLsHOAveVc0oRsuBUPGO8PvI1D+cLpfIJVTEp3cUmS3sZPeGLFSDwKZcSrfmIK7
N+sKfX1P7Ek0sH+SqVlUHd+kfO28Zg9FMNsT8v6BMpgih1DQBEvZyPl2yvP1EGTGZtLj2xef/WuM
BhmgQQSDeMCbVx8kdAArDdGRxvbynqBoYvPcltB7sVlVaqU+x55CbIurjt6UsTOjkURi9U09v5mh
H+AgCl/XyzOgr+AKFdEw4WKWpCOi1Ad6A96o/VJstL6XW70WOJYYOBts/crZ+xR/+IZHGh0Otr+6
NFUFpEzYox+vCkudwYOm784DiejCj2bCGb3oCNPi6sW9XfU5cpB8tWKkxcIM4NMQU+ZBLkrXppno
V48xwwZx6TczOvE5Xst5YeSbx+FTXHFsPSLKT50qStUTh6fcrRVRcyUXttHUpqB+TrrIvfdlX4Xo
Wxpw2uGyKWtp27KzSBiClfctqDcXmQK4gp5cH1bCIGMqgN9Swu/orwK9jIJ8kaUNtqRQn46vXlAn
JsgfkADuOou1g9WD3v5xBKRGd4j7rSXV7Iu2lA3xtdfLwaJPPbTvOCmIBqeTarrsAdCur/Ja5pR0
dSLbaWUVCoL1IZx8LWVMghtsoY1HnSUigl8ORIkavd1sXiIHDFLtFIgjcEZ9Lj3odV9zTPNtYkJz
ubcGIPBGjhYA2ZNiiL1y8vCda84wol1Bg0jH4fvn7tJM4ZZ40rDLKfi2us0pHcdIrMzrCBSd98A5
+l3EDofJdA1QJSo0rIkOKv+j8GruYMs/FaqgEFujYUqEN83qyKBi8EgCwQDbI+kuxutzIz78T4KF
IIjPzudpO8jczikyHfCvqmyB/eHVZrFPiPlDYxZmXO19yTWJi9M47U8z55KlR8dls3yMKn95oScD
ldXZHWkcyIPjmCGPjHT/9541SOA8d6WXfOXTnnrnZReiPKDue6M+VOgh66fP83XzYJTN8pIwRrZI
g6lsVh4ZPIHV4FalScojCfNpTZKG03MJ0bNU9B3olmZZGN4KRKXnGcKVs6s4Fp6r4pvlDN1FKhr6
mbLHOIpvqfuXVm60pHLiScL4IjB+aqXJSu+51Zn1v01gvr6TENM2Ko9LLnKlsZefhfWNE9lPhTtv
b6FHeakEHyaTYrr9VOD5SQR6VblpXKfZEP3cC3Iu+7TOjmqCz0oPs5UNhFebfUF7vRkbvArDf1Sc
SDkVU4g0+VodIrrLpDzkC0RvYy+V8NyRaylU7oDnS0fTsfk2bFxsObeDPpaQiMeA4uykAH4279Tr
MFEXnH5tlQn3L0d10MHc7sOJpPQQXyIbzmtBfRheObwHR4kLPIsU2F1pvqdNhWn8726bR8q0PCEy
YJ0QlJwaNU+nTHRx+BfOKiWCM0cWBlHoyn9+Ycy+0YAHlve1IxsPLENNKn0kGs17XrNvHwi5GGW2
YHjqEy0q+81p4ExzMNy5iPM6/qVZ12rMjRgGdU3dog1991IwNsDHj4H3BNOlIy1uuD0KFvEj8KCa
cmeOkPzgHhvRT0B9wsPZaSAyj9qM2hHmZxUijIJhHOMh6DisJ2emVPse1bllz4I+gwWa1LWNBdgs
x2h4zKv4DQWHdSKpcmsJ/SXui/tzewEEGcxRhdlzj5ojQxKlPaomgSxxzqrBMk7j/m6v/gVGBkVG
hH6doFQtiyHM1cclDH2uMXNv9grjbxSQwV4tIjR5zMoy3RP+uFhUIXeLuE1G2vxeAdUrZs31kB2Z
9XxNjSa7tk3NpzyxDzbnh2X26I4jd8wKamkZNl3uAcJ9cGGVm3gbTlp9Ziz2CWdSOjAl8ppAuB4w
qsQJriylA1iB+VPnjJLDtJdCnJ5VR2WO8gU1AiU9FKpSA9cASnXXf+Fsnu7XuWLnsBaLjhvSmhQV
P2nGkJrmAxDjfEV0xJXGLO4ThF8/0jHZju4Cgnzj7ij8wcKoFPovUL/W47ZgYjpMyzciaNwwJi9A
71sAm6u8wMiQmnQEDcjeSx6W3LGuATR/ekQvHVdESpxRPDGSC9z5DZGK/Wbgx++hMQmumSVJ9hTb
jjNJB0ikZ9HTv9cjxZUDMe0Bg2dPjSPA320UiEYLxfyBmhiojG+sa1jRoPppdU16movky5KBsG3z
GPPS5jbFGKuxQMSHEJUz0N6YF3R7ALbYE8mCwwiUsmV07BS+4LgTh/vMh/E/0yew73kZtIoEs02H
IxLStml3IZYjNZ1WGiweldiCPNYmz6Ep9+VJMf2IcUL6l5I0ss2UM8VRXffp90K6O4GWUA+Af0JP
/6PM4FBe4xoWf3qhuKAEpZQNEZAgWl0vakllaZ4tjlPNko3SwkVxwmxGmhJ3b8S7PeXG3bKvYcEb
pDvy6x3cLETgQFyZU69q61/XS5+iAoTKRjq9c1Qr6Sbu7TG1JhdMa15BpUzAQjbb8rzOQ7VWOYIT
n0nLkMED25aSfvpdph5uA8W7crOsflkaelxZ1bgGyMB/UlmWDVHPdRISNjWRcG0OQoO2dOWndQYl
PwuNnhfXZONSGjeLWt9C1oC71v2FJ9gZrE/YlgSyEj70afZhi+qYv1JrnqDe7Ix1taG+Sl4nknge
CoT0T3WcCxpqB5IJWBk6xrpYvWXDk7ib3utggZWv+QeoTLWOaaxOCgSPamfWskRtkRwB3rQcJFYr
fI0IGYYN00podCXtu+xnGLTo8P/hyM2aaQ2uCS4J6CXEBsR0Pugyoh5nv+hgnM8uci+4+HFHLq2E
7OwEJHoT6V9LzW1gKCXUGjHGvQRv1D73aCCU5xPysAExXkBmOsSdmnNuFQ81+lE5SkDA77+V2Uo4
xaj4k4sD3cqKVGKtGu7kM27q1NAInGpvPx5IWB764ep4Iw2glhTAdTFAc1HcDyErTz/h1fNvpRXB
+/VmG6s+2EwQWw92YL/SIkYWd+49y7iH7DLlvkY6L7O1H0SB8itPKKlL19/s0pSLmKaVm+S74ZQw
PSEg7KMa7+uUZWIKqzA9/a4H/NNy5cBdCCb904nVHW7h4gOkpZ3/jTbGWRHIijhx2VyK8HrH4WLv
ziUNzAJRcn3/Jl2HB9D1APKXbDAlbVrRQJgrx5Zh/vP3/5mmdCrf52js2Ppt98iMWAlRHnICGPkh
ARsPu9yK1o188Y1bD7SAcqGZJbulavEkpFYmAwyaqEdMGUWlrUT9vOyUvsS2pGFWVLgKwA3APfXG
e/u8z1Y7Et1fzk+jjzbOxihxjtwPe8310+EpCqAYt2xflB79GPM/RoQJVMidn4AptGNSiEkLxJPz
wIeTxVzqxEEBpEHqjd2tYx8lEUmOlcx1krYRe8eEjYkFRxUk4N1NTEr9WXNfn3XLM1vbGJpKZilI
MkknpNhMMtPanJN7B7ooAlUfrp9UJkPR4Syi7eUUgt2Oeh1zgfBurnwiJwMks7+J2vA4SFKO2SZd
poa97erQ+L9+USJBDL4+EftxIYcFru5EV3ifNf/fsIdGC0a149w6vVf2Ui7EPM8XR5XnbpRlgNRw
vapZ2+SvDni7zU0S9z+JSlZz/6oAAzPQj6REoT2YZNlx+mA5k85YUHOncDiqgde9z3Qw+qIMDweq
SfgH7ab2S05X/C2A95GjE/d97pF19Niu23mC2RiLUOiQ98repZTAlCjLEYwFcGGUQJSTQf7XjEyE
1qHEptnIwsAQNXyCrFZdCkKHeaSyTZaDuCRrTu3aIOg58ayAqHnYGeH4+SjWnwKVjYwBZMMDVAXJ
4tVNvgGr7v3KebyNJgBNbjOLSD6kYCJ5gMhy9uhqk/mSiJ5FByNbOS/xVDFPo7h36bXXbdQ02hpn
ChMvhIkpsRHankKzv5KBPRuhqPm7+XWs9UYG6+CJUxKSzdgh76vYdzVuuc5cxdaOUQzAb+kYU1ZH
RUG0rqkvIf/BSekSm7TiTh8LOe/S+Ki4CivcYERK0OMj+5e0RbACSrskBmCSXDlxyRwAANb+DzMq
wOcOxPqhIbrTsur5XkUftHXi6jWIkM48KNTNdXbYdSm3cJ6DRjaBDi5jU3bo9fPSkenkZilqWafu
pBkuLQktANujiGB64M/MGW60qGrBrsSkh742kHH99tQGXR9hwVyqqG2cjlW9vbgE9UKpst/HyX59
YPsVwXnDm4V4wDP/mYXMBJEuU88PTIBBDRrIh+AIBo4Th/7jsy1qCcW8qfITA5pobqJ6ti99AzHy
7DGj0SwPbP0/7hQgWa3dom8u7pVzeD8m89RbYAJsnO1Dt4SZ0zNKAJISJ9oolnugzprpknWCcquM
BmPf9OBr+fibaSqUH9h4g503J0q3vDf9lPgD9dkgmTaBQ0eOIU/GVrceT1FE28hu/2WxjjXN3Zuy
ociUg/fSkwvex8r3pI35fgDKZHcsHAFGB5TdhEtLl0QahEM9INJ48bCghFq+gq5rSECcQsFkrvgo
ouX0ZJF9hYWb0iKYu24MUjBVnRxc1PNOElVu54SBrOc8kJRPKAYqz85p2VSlj7IQzTEImp2q/Lyz
k9fO0xgVmYS3/nb/cM+tlCViaHCaw0cshh2vzakDkeAdlg1i93tjqa+5Yo+Mc7xLEbnGfb19+wrQ
GjvHme/4DLIBAnDF15/0wRLR7i4XIWazy2Fh2Nwj1i0RdJCsj1A9PpqRfeRD61SRkyBUCuyPyfAD
iR9riZZPkpQInwCfj2S8S+4rCYNvB1MDDJggMLIEX/Tpxd08USfurKSQFmZwBphu2mNCJZrL3NUL
R0WDjKoX8YSJGy/5+3XwCz/y5dFUF2c4jR0ihIm3rnhZJV1t3SVut+O5JLbxefGJJR71DA1DIbHL
VwmsYHAYP6VdnrJJK32MkZMaIivKiK4cPTW+1U4uncFS41zHD8rUwvgru4SAqIzB4ZLYCIaFS13+
DmIEMKWaM8ppYNlnEf8Mcj84igQktqxejcczCty6TCfHGJICemhFJ3ApE88f7CUn0+mNWBMQhX2D
dWd1hdfxM0KHbRTqyV0nIPxisJjDSax3lvdXv2PdjtFdiWp4m2PPcIo6NC2JyO1JoAT54fESTcqE
SUlMwX/BYpHVEwkWBzyJOq4MWoV+CffipwFNeTXMUAbdCif4RG6CSUbdUkJedoq70qfuqKmuoHaj
lOqsJWDnKyAeFjsmYKc84wFqFewv8ToV8bZL+SNSW8zd1BnqxSksMwZDvt5AMxPMf6Iir36rZx+W
HZZ9L2aP9o7oFHv0OQtEEvm95RwBE7Y6qSt01PCIkOw1cJ+0+ItkFyOBx/wf/JiqNYUR/HzKSkii
YDStllGjfHDRjpF/9hdn1uRhR0kBH4DajUZxVq2a4xMXDk0ifV1vfNM31okfArFE98a+OLY0wXHp
KYrMHsaw/e53NYvgXBzQLe1zQQ7e0R3e3AKwLDvlUJbr3d03aKI9aEayI+HhpWHzcUYeCylPKYIh
rlnHHKdF1cGnGzVBSio5AsrglCVsEG46XEX5VpEuw4KcGQbYsGI7QhjIC8iLKE8MhstGDo7iLaZl
BU7Bw82QgHG9fPKoN8N76EdMU4/CDpVdgIr6nyYJF0rVzvMrzpX0xauwh/GfEjyNvRxJoXdQTF7n
F1U6d/ksK5lIab+0N0YJ9UhEs1p4vSeQnjqQ+Z4jHNFDXIvrQD8P9PAvZIt7Iz4uQ9/qq45IjbDt
iXfGXF1Y61nRggVn/zi9yQL5ms7pXCMtjPpD/YMfsdIkpVWxhS8r/AP5T6z5zonUlUZfJkXj3rGY
qqlaeXqTK8+7iVLJTgBI5I/EbPw/rfxIrcCnojxr24CwgilqMVYWYR+zG8nCLgbvUOVPhqXat1Nk
RBFDXS8q6wxjwO/Gfo8NEzy4+Cxx0JBNYjU9kjt4rvCRREEEA3o303A0BkyEBjd92Qbhz5MKjzQt
2iHJiirrMYx6t/3gDAUJ59p7wf36G5JmhB35j3y07MgM4qBwaHUNC4iMYRJaCj/w9EwwEgkCqVXs
kUb1b5+IQ/5bLOyF3ad09fgEf3FdVqW4CzKdsKlBZ/asgjSCyoSXrMkiZKoXNMzv1YTjRv3nmPIP
EF87OrtVaV8vb52nTBjEH/HoUrN7voYOjN5yJCJ4xb7RkF/8+bHFQ8gxT20VChBG891xi7ycAhid
KzdhpgVfodi2b+sVMORnkx0aYT1ULLVA2MwN3XULDnnjQz7IPzUQ3iWxBgwxeyg/IBhoJinomwXj
SsBeeqZJWIbmhYMa9MY8uChy88zaHNjhQ5xbrkeMLQNiQ53jEIAp2dZMYRi4+xCP4TDzLEqJqIGU
ugVr6I6Ku4J0XIB0Hk7kqI/QdRFQmSGlcKKjPxtNOOktVxAr9hRsBZTv9C0yURpIn6DGuLTJ8Ia2
Q25PoVPTMSelc3jXo8aslYN88NfbUiedrNfmlJgIL3WTdZdZFKZqqdpUB8AhiiHzjKFwSeUYwvFD
Of/X1oTcyrVpujKyYFs3XzKBm0lIjuIpzwUFFVhgdW2bpNqBZJUqL/s4LIUCi7DKwSoCquBRyqSi
AgjUvU7B8TCTbqGtth2odyMCWhiudgTd9FAAcLGv2Ycd4uT9HF44M5W9OmXXJ6mgy3rZ+aS/0KiV
99s8xDtDA/nmq7QCgMuMdNxqBbPYHdXKTCJkTp90A3mXt4SjIJxEbZMYE73jwDf0NzxS0eoFT4ju
hkxAYgZRvoeB4kmpBpFHnSIvRoIEwAvTJl8bTGFKhtljd30nFySuioRAYFDUG//ArnnUHHCZrIKa
RI2f5aV99tKXua1837/ertjYQjo9WWXo8VTWhB0hsjJnpK9BJs5VfpRzlnYUUqVVXSlMC9t0AWHj
hV4NpagDqlIt9FIyAZKuYaJtLx7IdmfpzXohkPbdpllyhtUCb+tS1jJnqtKHwxZCSJ0icIjGkNjW
l6QsnXz0pD/KSdbh3Mb3S22NbU+ZL5fP975eMNeupTPlK3woztHiYIl01IeCLod8gXafkvgw0AeR
UegLL/vIMQmHJ0ZjKagiaGkfE49ovivvYOdeRjvKiXzG2DDhdXfPO1VsE76VyPWjPIxo7o6RmpR4
Fg9uxWxB6dFYLMB6aaHt6gQpim5NFXQZfOv72sHjZHe2esbB7kUQ0uFDEQ5EzFOYWy0UBzDBNcQW
GI7IhqLeSHJyRgI10NNZ+7/MgSKonmSb3NydpIf+ePg/j225uJ8UxXbHBY4ByXvtL5mWyYgvYnhD
A/Ja8H/tx7rh3BMn840IGfkqSN0IYre7i7G7Hbmdr5kQ51xW++IVOHVgRGTjeSX/anVBcESzGhvZ
slNVNC1VO9xy8JDLNtJgxNMlRz64YRZcGsb+y4hDFmEBDyq9r4S2sRn/ogIV18L7heqBBezDcAjT
vLl+5PFQTxtiQCtuk3AHsUb0+rMiG7jRwqIyJ3WaaNJBCig1d8HL2x6G+Ojpu1H9zi0Q02EJLScB
y3UbDBJKySmhIfvDQhkFje94zsRsM+n2m2R2iZr1VaC9Sok2Vo/wxabCaNOrRnhyI3Jwl31s0MTZ
a4cPzAr2n7NbZwUT2Ij00rpzSHqFMGpF6Jmi7CCQgt6niPV9wJJebLNzNEZUClasRObP5nWczRG3
b6b6Lr9MSYS5kDKwXK96Jyy37oZ7iRblWQ1V6YQPr1JyOJN4UY90uV4x1rN8lYkLPi07698FRriw
LQV3wAnx0lBWVspms+e/1Y6wavmtkuWCFtjCUcNsuVXnWo3zE4h1sW+wPMtIeHKwvQOHmLZrQXnU
NC06STf6ae8oyztcKkX76zRUO2bm06Br7P5hiQmh5YyD/VDcNIqXWWlnIk1M2VkVq8/Q9RaLg4Mk
Gr/VVl+VvzCfL2+32Bx8VSHXLWrfti794hupb7dPqZBIIk3JAf45gtdtrjRkjBkf6bqnqQ/CRPaL
H/5sDpSehBxE8G0a5ulZrHGMRKFyqK0ZGH3RlW3r2fvAR/TTkvM2gJJ/H1MNMYnb8DDrckdgMFLs
2mlBgDDilZ2UC4DSbPH4kZgSK3CeFVa0XbHE/F2VaPE/gvMAfaNkEIUSD9R5rusg/lRSbPLtfxqZ
aWLYm1qMYGHPnGminEQUQm/Ag4EER/DTa2S6Pdl0m4uMuB4DACCI0KIJIENJMIcfY4Ehhi8Dfsj2
VB8leoTxY8KKMs3E85jSiYbOeUQeNyq7Cf/PB2hqR0i6lB5LXazvYLslIhsOyQv72IMLO9t9k0BY
M4i5jwACqKC1Uq6LmxvlUOMmTbz1ziAtZZFsDCgycV9W7odf39TXFp2dt9z2vNiPOc3+S0vqUAeU
ADxxx51GHkdN9gaAjuIR7Bt02khtl0S6hqCuxskk9cZw1mUbhx7h91HnAtPIQ0As0P1UwrA2ZFz+
fXffgKq5J6dQh5J/EQOdYVQTmmnttdruB/loPyqx8HT3DaKmpF2NCfWgubd74ua9zSwBxaNwG4Dx
Wfy7Lz+ERp20wpCzz07+mspPGpIdd+VGoKgbFLCSdXQVJ7G7BcoUcH0fTd7kw/gIgmdyzPM2/cKi
J1VKwdtPuv+UbHJ7PF3KnrmBGY/bmACh0f9x2N7MXkzxsrZruHwrzCo8EF93tKoBygu1bIiGcP2O
/rC1wkgS+Vr7D0QX6zGCLSSSkGwt2aGVgR1zxPDPVQmtDsHJMbZkHG0raokgzdPI9/t/yB74zyc/
+6eBWleyKHqu7mNHVg5tIuGuI6T7/v5PbKnZwHODGO+RtiryHSyOeby3PKL0x/tlDmioFIjcWa8Z
wks84c8h/IvomgTf+0szWHRfL2OdhydGZGen/k8JDMJc+fSn2hFa1wyRlEdN7M6hUN6G+Y0su1L+
QBoyt9GUcqmNTy+byHSBn6Zk/x3sa8tsMq14d7CcxKXw/m0mrMVh9iUynmd07yG8YBX6ZBzBbywL
WSx5OWMwx1flSSFt1VaoLzlqQquiVxA1VOGAgMGSoKeXBMjLEu6i+wuw/iTkpRLTeealHJXbw37G
Nes5sXJHQtHICEGfLgLZlXfzvUV5hqpK6WoqVtIJ4M7i7d9UWl3JJjfI7i70KZIw3hCwmlzj2iwP
goMUFNA1x3sCPUFz4PYk3uxbejIg9zIg2KgVt8vbfehpJDIZC3BVicyM7SGcb7KflK6krBMKmhyl
mjLNiMOWA+L8qg1T4PxIpX4aPkXV4z4COlSk2imd5OoJQ9j8nQUtq93CYX2tzOwWaIgCwpDHWoZV
CNbwTOv4+47TNGcqO23ne1dYH47Xgm8FuQ7JUIBceTOqN9SweCWXdB//LNcRlab9lGJ0F/u2j06y
vtZLOjnOKxR5720lOspCWhBanlx93MYUmT6QsGBthhHyx7Ye+DLR1HarW4gqvg1lMO+U8XYBZpQK
3fSqj+ffanyQ4TGPkRbXF7oWkb1t5oPB72D621VvwUANP+W6HFY3Vg87Bpmg3G/8wzTzOaSK3Gtj
GRMLsPVDAh80JkbbwUmLSFcblNKMBwp4S0nHnpUfvHJhL9JJX42CqQZwqgeEfhiDi5ww6zYQLsR+
0KchWRhaf9E+yzwQSuLRbMgyW2+G2M9Ep+3VeS8NX7rLTcljbDlDmImErLyBVkhRURL664XCi0U3
V+qWYCMVRIEn2VRYY+OyDwysb308WerVNeMWeOiO+lWAfMNBQpAQhncuRjTDG7bwNy9oIefgHV4T
pe4RkqFoGP9J8hEcfsDmX5QH3m9Pf9u67QmTbHVzgeqGMaz5qN9GkGPj0vPcmPYdgtjC9T+wSEdE
ob3NQgucZ7iFy8w3j7ZsRPwBywxdxi2qWjeUL0FhFIS0/lmy4pdmNTaf31ZaPzDegHHMAKAR2bvy
TKOYZ4mrsuxgHoNj2+p8oXiPOfeP/bX29SvG1KIoW0vnc1GLdjivofw7quGUnx3m0RMZWp74IPcY
XO3sTDdeuEdttD9F5jy4iXtkUQHXexYru4kBdngS+IzH9TE58DDfZ/Uzm7hqoL/yOe+37UGgEFyH
EG6hHXwFXQLXtID6uejEmjqbv7531aNFcY9TI8G28FP9r0hoXAyJ1yhVjp2ErSH9kkrEchXdMD+v
Qhfza85zjunt0bvTrue+dcwcP+0NcoSPJNjFqa+1EafuCigh3SITmaxwIB1CfBwIX2OgWpdI8I6g
dBNRKaq/9Te2SKcjW4zYTyB8m99CQuKMqV43r3JE1Kx+gc7HnqbAZ8FNTFys2bB8WUGSOJ52WtCw
YwUibWXAKC4cgIxjAQTYK3fqGfrX3fuMdrLXkp1ovZN9bG3eUz3NOZsEEP2ilvjArCkM1rZ5p9z4
owH3K6/Ch2YWO/cE/Ozkbdam1qSxbDAXQAwy3lkKzYTTWlGSqGLr83nv7PhGBsRBqeWpFBSueu1y
+liy2c2EfJTwO/iFdILVtM3sEgKyk18y8vR7pCYsXe/l+8HyiLfzPvZJ6hTZRzLYWTfpIS8ymXAX
QzNC7QT8t3+Sx8uujtS29j7wEpX/WgRc7nBxY/GPvHYuICx44QDe4pePg/PDxc4bpfCUHC1eBAov
hQUHSGLaks/8pBbzto2nDLBg+K2WGsPOjK5ExfCntVJN/0y/IzXsaxN/Wob0UNboycCa0hzUZhjR
dIODkNH8+sdrmMfm7AbenmaAs8oq5xHzorPExfGpr1A5gc5rodQ07J5kTs/dQ1Ew8VZCFEwStZxZ
nQiqx1MUDziN2isY9IawWdmodPbpaGdjJl7s0OV54v00CAnAdb8oDE14vxs4BuYokqMBOocelV6x
EvHbafqr7yZ6IfyekolFZHVTUG0gnPTW3SolFHeA5VibF6aP3kpRODjUh3OSSHn20ehO6R2Hzu7Q
ouYc8bdnJElzDtOArfmpN6TLp5x0oTDSndqMr1HJ2IBdfE4wZbo498jsycMAQ1iUvjyhv9/Kdp1b
qeKjZ7NphjVXxzUYZrUujeP2kFWOVD4WqwBwVvp7UiE4z4Q1FblQdfntws+Lj/ZwQ4JIYOQokOdR
3TKgCYHmFoQbJQzZanathgVTf8Z9kc4phybp2e4pTkWYBJaSjM8Jw1FM6Ed6nTPtvqRu1FemeB11
azhgzWjS9xoAWNV3elI/pK5TRH+FXQHvFDpelvDkYx6+VU9R8Wd+QbEK4713FFNYmgJ/L2Pca/aO
L6mO2sRPMbelZfIc2mDv6n8nTRh78hs5zqeWnwyXWUkPWqI5Ix999ODiZR3CfzxpcK0ReEicqnzs
u1mzrYryn8YY+9nLwtuST89/YG+LHEAG91/L8kjwC+A5T/15iXkBV9u5hnFaqFhdtgeUczLJX9nZ
Z8zT1uBrIt68WdEHpd9o+oOilWbVaIHKIHZsfrvAjMJOAhIOpbqBTkQbriojSd53reF3UH05TjQy
qc3UqGJFoPwCXPWmWA1WmiQkDgJ8oIyTTPIR/mDUfCeP6z5NNwHoTnIkYD58kzxzwN5P7BTG9Dur
xkdK9FyzU5KTT8gKCFH+DEuPCfSH7Xa+pzOWecCU9bajBpPKCUoRdHVdvv+GgyucN4TNWMqrWqnz
G9Fg441x5JCAP+ZvVIFvaAHIRfROZWhYKBrQSrXVxkM+C0dgyF64FFl+s2d3AuC5HVIfngk10pkC
uRVxwX7CX329NHdFOIyh9N+wMS3Dq1J+CL1oxZwNwF8EoeIMf1PfMTgWPdrtANgB/vI69lqFn4BY
4TngluFn0hiXTw6yAERq/6MPHOT1OkXZb+5LGXCet061qVQ98t5TEhxiI79YtUnVDNp+9cNtbWJX
2+sxtp2Jy2q06iWwtepH2ZmUuxFEPkFwM4E/wPglDLKgXFEMgjeE1Xbzz/rBlvFfV4VT5I3FWo8S
SfFQPVUK9rvmWat1/q22ZM3/dHXQINSxGrxjFj1sDPBLxaH1SunCj6Z0u37g5t0VppGv4Zf0k+q2
IvgdVDf6UF9tGoPO6dBTax+PipS1f6zUMqOuSkG5X+JGTsBRoq62B+2sJpvD5eXL0P7uO4aZHZDR
eCQvZFUU/gn5qREAgA5uU6k1SVdnSNCiZYyGiccGsWFFYgj3CaTV4U7u5z8olWadllsFajQMpcut
lDid8/4oGVrOXfsAugx4Irzwz40ujWcIknmllc/kV1sAaaRpA6KKlOBEFiGKsKYGD2ofBUWL+O7+
NQyUYbgzFbJlTIP96D0/YLvHtEeOXR/zMS3VC8eDh5NGltfL5lRsKa2M5UbL/cLR+oepgq3l1ajq
e/TtnaEbPFNsh6OYNiYFBaRSpItChDdCYzbPxsTkQYaZ6OWnXkGQ2m9R+Qo+M6QdCSkkzDu1Xb6q
QFY5U5NRAXty3WSBfZhcwe4XPAOJGK3tMaPy/VquGGdlr73AuUgsdHyi3cq4a9EqV/bU9FLyvDK4
epVv2p+ZgK0Le8skUl5oeTBQP5rwlcarJmjgZioP7YzxbYU1vv0mNSJa6a0IiQIn7+WcN0Lk/nha
wUOQWt0oQe8wtgVj03FnHXDUZk6vHYPyaMS6QeHwKTKU5O27K1LE1Aoe+LlI7ZBjdQ50pWHLuIKy
yiEz0sCObH6IRBBCCf7Q7nLPuz5ZXGM0a2KeIoesp9QHkUJBj0H/7Pf3JxqI7ADnL8oI1oeixqlh
F1N01DOPDWxS0E/X8dDkWERFUR8Frj5Y2Sg/VeqeqId7BlFhwh3Svg9W03cCipB9QoZdtBUm5V6X
Vq1XaTRlwUMXhm6PHJIyAEE4r2rzgHUYR2EwN1ec4LL7Aud5q/bj6oFrf4q6bYMgQSa5EPeGlY3z
t8j1y4L99mvwlIAG8Atx2S7w4U8aNomVyS27y5TqkXZg45saDWMYAlzgnZAYBOLeDVUWqIhWn71v
s63yvQ5//T3HneU9+abkrMRAi6QZzT6tS1wBo3S8+As3sG7H4o6s3x7Xm7JAA+p9C2wN1pvAk26q
KrWNvDkyHUTarkt3uFN3hrtoSdL5fFIGSe1806jm2Hp17YdIvlrP2a1OCXbb0xTctUASBGISLaKc
ALI/xNlK8WZGfN9Hg4KuHBwUwhX0lKcYMzarFjK1Z9py0zLgHREpn134XGbVf22iFzdAXuo17CbH
0ZEhTd3bCOLC4k2T6lLwD799JhSOSTcv7yEQI0m35pFGwuASRqeYqrMcgkHPiQXcnOoJ/Yw9GPnE
aP+RVc0jj1tw2/zaTKy8D8KlExdJNFfZR29ukkAPWH/8+NAW0RybcBZz8+zdyQ80eiOSuJx7WMDv
eHb/qJ9dZG/xxf4G3zNQyAYgI3FsNlEAgxXS8BvabKi142w5AaW0nJ1ogJL625qm+scyCVpZ2ARx
PhokWo20D9FoLsIuK0OivJi6+h1OycFRCxrepM0vjdWPptgDZs3k0SERofrtMkNRbNZRh+6H4Pi/
UGJC6c+uYUHDGk1wyMFiwdKmkC5UlhT6qC1pizb8waDrkky/T4C1hlmSApApzDSI0TmNGE0JkK+N
+xUfZPoFLZNKyNvrRpP/K0sP+EJ7oiP3uoS4zOmajL0JcAJPxBhtgnT2Yeuq1CDpYAA6Oa2luYkN
A73feV/EY9J1Cwm9v5o4zfyFZVz07L34UH4RaYzMJO7f3lXK7Dk+CTgvd13hdVO0OENwYi1uGw1t
j95isBV7jIvmECB5mD5eW815Gy0EiC+twrtBthDZjYg9Sij1Gpts3F6pXtuoLg520d6IdAyhZ4HC
phrsH6cQL6UKXOWyvEv2ilBXt8Z6EFjTBTi1phRWNYy3adcthZWH1ExRvN1nAbS60KXQHjowE/gs
MWHYrgcSD+p9gWCHP4VHzQ7yFgzwp+RbrANhLoBkVMfKhecaTBbFsIpQ7XQGWAvdIJEmPKfjXtQw
YJrkY2JKZZSt+gBSVBPV1nf1mtRcr0ELJaio3Zv6cGohtoZ4DYToSDiBTpIZ2FvTRbzLN+Eacp7K
VAM6PMFztkv6rtIKwMp+1aGbOQ0OvKQmCs1lrrJPBrSZjlzsjM8rDDqwh0w7OqvGUzE6hfCIavRy
9HMARZTkXwDx9uJPkmYdNCHMBFbR76Brcy35azkHHqoQtuW4aqP01M688TrcQPl1I2ba2BdYiYuO
o2tEU/L5WWjElFYsdkYwC1KmSc/yyg2qpZhSRW+0fkLVtgjfivXWqt/9uIwxX2cqAb97aSeB8hQb
AdTTNQb3NVH9hQiJeUD/xTW5Ajqo5h69f+wZPH0hB69g3QwvDj/jNbmPbSac1wjT0fPMOWKo7ScL
67QsDv7BhYU1U0DeET+Cy6M23/LOB0GjaGIiTwKfi6eIzaSBgbLtInhLpFPk2flNWnltAJGK5sgU
BtdVFDweiaVdewTokkRRH2Z5trP+wA5VAj+F170//J+ay9/BjFEf+aerxzZNKL9C2gvyn31OPrUe
gPcUIZqOjLVPIEEUFGprJnhrIwt9Mhgw1p/sbhQmn449TERgVZWqd7ACclPfKA8KojVHkK+anQO1
GbvFbRzVZ5EpEEMr87WfzsKZ5axFNA0sGoBwbaRjYecwbEjgyotJA9CkXKs2H0lCAtnAujho0Y69
wf1KLIKKH2T559ZdA2iKSOnMFwfY6hEdm52r0LG53O3NEja4x3yOfJWxWDxGsRWBV51QGzQO1R2O
qUcEDToN5OKAzVQB9fvLpaDNnSkV+XwYaWB3Ue28mDgAr8/rTEqOFMAAxijug2KlwFpUQVL+/kOP
iFqHTKotj282Swc3mwaqK9/CR+NYg+NkV3Bd3qiVaZNFia02depWxbb4zGisVecuTGaDMgx/Y52k
+ogChxqOpcTSfnHYSRmr6ruStEYeKDuqHXyiZTVzAtvdO/cZ/RJZdDKZATELuNmrieYv8O9dwm39
SRTfy7AbNerP/AuQ3wk5XuqPw3NQER/3ZA4ThycjJZDPyVGQTh/rHqKKAkMX2gh89SXs1nLpVkKA
JZHUPQO175yLqtoc1MGl2UkCz0OM+0lBBCJERBOc7tMPIqZibLXb3zktPPqdCgkqJw7CKxgNsUhY
MeYsIsChyhzXRzTTXJXVOwVDpTpKZieGxd0xk+eAOzYUfswZ173IrfBjjUrE+uHoBgJZZvkrtuXY
lEGy8dLjo9e/Fcfwqijp5eCls/Ii44HcwrGG+B4n5LlMAwO/o301YJqAv24MSmOiGuuCLWmCZ6t1
vmetUTTklmNHzXpfCWk7IOryT9GXheY9WfdCON0fi7aRNQsm+YMRIlm598rAw56XPoRiVSN34AWV
WK4aDrTa2TIu0fclrbnk3j39Q5RzanOXrotNJ3Y6J3zZMuIc29GVD+pJeMBdX0m4B3dOv5yjwv1f
eHMW6L0FZOZD72kWBQzY9onEVZrzocZ6d4Ie8IPDgOvAD7NsrTQ0IFaCQScFh7h4pFBiHnYpZive
P9rUMKd0FOH8NvYDUtN4sK25gjscb0WnI+OTLv9AlydD/scQRveojswn3w/LFeSwnUrLGJsb5+ot
tctauTxwhFc6TEBL4YHsmY8hR0ka8iLO7jtv5q7SDFXFk5Lz01PdIiIJdIUtIwUIz25vSYg6Yg+g
7nefFCqevZ+yUIyjHzS5B5V75lO3gny+i8I0i7SauCXVhHuDApLrD/lZSgSle8Bm2O2etNRsBOZH
dLjMnLRjyatNnWPUgIewGYaQvuHhuI0ICRItwul8gOF/PNxbWEz+ZHjkl1Dg6TFvLl0HaMh8aRBK
pFg3FsQw41yi8P6dV9acxj9EdjzvD5ZQQ9WM5h26/3/HyAc1JgstFttAM+a4A3jT5kx5p69PqdkD
FKM25Sby7lq/xcnxzgKhjqHi+PDY7tN/gBZNIXUGvsbwgKRI96CvKkjFsUYx83rsDx1h9Gnn/k69
/4YKxy+j1ZMz/7EPecibOVDdCyG1aliEFFO+2Bd8KiNMdgaY+7ciW4GyrTRUmRv2E+cieUjLDlqg
/zjwmJhDgNAvQheo0b/9t9fwKhPXs53IREbacGctMMwnZgkgLfQ5cYh31p5zTtQGTDe1xLU4zABx
ZBR9qTywr1VK11fRRWFvIKqS62/+BQfHVzEwJvLOYrKNNWePI2ZfIquwAybYEATDl6aeJ6K5L0Uu
2eOedMXoruMG+ny9mo5TlSTLtD8H6ymHJVnpLXAWwc4bhbefB0FwxJzIMaQmEXKUrEZ4I0P9l6xC
UpzgFUoIEma5h5LGHVFMEZAxM1/aiKS4zveKjEL2oHlgZPxHoASaR1o/xMm+xcdI48SKr3Bs6V69
UwGdldq0HasUlH+5WK8oWu0xBdWOSWo7eWyjm0/rglJz13z2muX1ptJtRa5yn3lI5r664CgaNDLH
PhfkrVxXSQuuBdwL74wVYVTPT2kcFrupS5xAin5uuOEVbcpcDus/V8y8tBNZFx74MKQmGUwBGp4b
a2KwRu9ksbl0chqarbwq4wILNBh63CsCaU7J36x9yD5OQSz6D2HAEuxMWdkIqD9aJ1xS3IOG1Erz
FkwhkBP9GnFmer4rWkwHZ/Fdt2DG6V/8fRqN0HOtg/KAB+bxc1U6n0XJUyr+BFctdj2WptSMfMDo
9LnN2XrRljvfIxQbxxTj9s7GymsFjGjuqt/27PR/x0wdkKlhgBKcZNVWhwCD7+DaEja0p71lMs0z
peUYECZLBZw+DfyxyF2wY5GXP7Wrwtm0GFYYEseX7vQpQDunpiw6Xw/tUGy0/1en1uW82sPz6Tn8
6goAgAxpMlmAJKerk5i6KBUEYVN9zb7qnQu/8u+Vpzr26emjoSxSvA6VpE/4dWILu/1PQhri/rZt
QoS0fO3pgTdumKR1zznK8+d5KBFoQ2e2CNWhLiHX3EbQqWv1O9SG5YzEj73pgMwPK36mLkdlNOOd
8FQO8q18mbblKQl2UovU1kmk+Pgj60QrGamh32WmGK+uUuHOFmyZflLMAqKjMxPvHc/1V6qJ2C8x
rIiTjyUv6WJ+7SD4WiZbICNM+yKkpNSvoR7vSwDc4K7+Dks9qMLzVdBMohFbcig7hxh97xAEz8sg
HTRsJcxCKv8QmY1bH3SymHc3M4nRVibP2Fw/McJGJo1XJeS/vNsZE4lceHsYsZPiLLaghKmI447n
bFSBZD44BW7MM8oZVZHQsK8+nYn+xzCE6xs135m55GYxehPwUex6IA/NNtefRthiQPrNetrcdZTn
3GeBITDOkO4xNaBSawKlxzmp1jl12kRbqYLXoYAX0unkGUinEpLR52D+n6YEbFZ0AfWTpJ945F8c
wkZzSe1t1LczmmyTIxC+KdSeQyB2a0MQiJbWCgh3j9hb6dm+vU9vDUV111hK3Ya56iXLmf8lobvf
uWDi32uMsu4EURl9K/7xZBpeC2OZ8pbx7Eyz4Fh44BeRYTK4nUJpk8a4L27arBvWqQenXTYTIEY4
2eL3wrumipoA4QPnNAqyNsuDIHyEa1UsIlrz2hrqzBEtRaDFHq6eBzfs0marjLlDOFMU8aIiJYec
IA3pIVcbNoz446Lbs6iXkIMdrjnZajTmgXh+M0DeVdfoZe2wpd872YfvRwGlC6KZCdZdIpDTJS3j
P5XRuqTyiMbALmb9x9A9aAAFD33R3itjuMR3ez8XWxMYKX0PjXX1XvzkAIpBgDzcjdhfGWfFnzZA
1RjqbDl6dabsceCSZ83ou0oVHl3lTVo991M5EJ2QQ0Zfphxm8fqWffXW5yy4q4wgok3xb6XF0JT0
ByEux+LAu2Kwy6I6Lkxcv7mL94ewL5NVlvnSIAKq6RluSagMJHJTvkeryCivnuOjsX+FUBo7TxfS
lyxJ3+oVILpwxem715Z0eaTD1gPWZuzvtkDoTvBDRgkahGeykdGRSu2xUCPvaVzzX4/QrR8q8I8j
HKMtpxRgsgi88WfO4J6zgtAeQHBOGjyLZJCTtvOMlOHbZOKYzI3ZqXMWCDoAAlrpuzwApWSCzPAC
oCI2GPcyaSB5Tp1YdoJkRSaMOOE2CFQk52VjWOLM2ZH367NyoMq993tIoCnMbjxh7g8aEsrv3KMK
jP/kf1KEA+vBhS1YFOq0N3d4HNmsJmSc+VZdbs1TuJMsEA0ojcQHXlxGQ4zrwaKhZSIsNQNx6Dqu
xf2Vpnfv1Z0QUJpmeRMqVMDSD/RF78kFB5W/togfy24Ir8nc8toyuh3F812QgdiJzTgxLpZ6vPZE
nqFhGr8A37vI7upWfBsoCeuu/9xiaV3yNYc6Ep14MbdZhVvwQTjolHVxmrBkdmyriw68bnl5GAsq
/BV5q6Qwks3xIHL0xDJU+/ZNAKFnFDCXYP8m1F745dEi4HmaDNcAvNfa5wXZi0LFhP078ztkMnqb
0nt3BJ+3q99wbrSk0FZvBQEJoyDVwNdQrtuEl+LnyHZahT+Fq6/OqcK677QBgj+wVjJfADWWXf2G
UVi3uohLv7uV0yHUY3dDNTOMCRkpDtxUPQYkbP73qgqisruZ90HG6jFWlUOOLmZbMkoTtXv7X4RV
eITZeKG6uvS9WtINwgu9y41ym92n6O9OljgrSpnOxidHXiw+7jHADbKLM3eYY1Ofcfm1hBRLEeVa
1m2TbVSN/TNk2cYVv9wa4dbsWyXS3mKGwI0mgPA+yIp4qZXejH+C5rvHkeqcdDK/AS4naGZ1gO0p
HS7grp7SVOML2X80AgTvmdoJxF8qVhd18WTWT9sB4l7H6ccVd7SwD76ShmP2qJs0kUZQW6GgW/y2
zbFUfTSeapWsPihLHqYxeikKib4EsoKAwZHMJQ7DdplhTK+qxd1BUJ5vtOLA2KeyCBkfoyGFAr34
rRW3OAgD5240YcluM+pv2MVrQQ/dotc/WGpFF88XUJk1XbPMJ5RsgVaLsWRDMoFJl67fUvOtprFu
rJ8fQBQjIgZZX1Xc1JJyqcsfLp1sdxO9zwNbMIZsp9OD7wGry//+MNoLSyL5a3TnwRPGhtjcQSZp
tC8Cz8Fua0pYAbg3YCjeGy7ATDHz6C0IqEeKbyLDafSnKRLjtSdgUDBtwTgQcYyV4ixRpKVGynIu
9JcfniKZ7Ks51HzRELPWiAJfh3iwX/b2XM/WvchuRI2dcVAHZXV4JVr3vOJS/6g/PnmBZHo3qTKs
2tHM4pRrNULwthdeRTjE4tF3i2CMmlfjE4Z48txijsyJeabA7XLhqyms1AyVpTxT1Uw/xyxeMu7w
fy0J9demfkDQkwRWDFALMuoNhTYTrGUMVMPzhuUZW/EoLEFgcvMEfpK1BR+uV5qweN+/WilBihm7
hT6KQJHaHXaFf/n5oQaQnNS3hQ+dGCotPPe862xN0h5ct4C0nM8Ehw9KqcOGnRWY8LYWCBTePsf7
dWKxiOGj1P03/DliOhu/2g81zsrcU1r0xMgD95qRwR3GGHLsDuaHtwrC0GARR4VO4rNejRQuGujt
cx21PXZjCZRWH4ybDRUFrLByI+Wqs9UZpFpXDxBcx29wJ1JYGaq7Ioxxt6fqwicteg+SxBcB+nCi
MkXx5Fp6aehEXy5dywJDr/gtNRiBo3DtYvGqv70bp+qYz3eS/i2n4CNDdo/qalAAldFkxAi/7omc
pCSsKhTxg1v+RR4JRMHJV2uY9TiPkhPCyamkE41s5U037wVUwkPOjrC1Z3Q9bpKTXBdenz09Lbq/
yIYNUqsTLtBCu4Tnc5tTpj1FYhZOo7zY3htiRKSXs98LONQWh+JXIeF5DpQnmn2Q8EyeBCS+WYXI
wT+SBouvVNeo4U9FjtbLMv+C5TtbEio5qgQUnuI3khznHarXTO4gYBb3Xf4y5N19VMf8F22Ou3Cj
weLLzqP2ogp47yRSHZCA6VlRnjQKXUkJUAriZeHxCtPXfXf0HsU33aQjYIb1Xs4+EgIc1LUyjY2N
cDEtBEMXJbLVXupAMG8WkhIOxV7B6b6IRes+sSvzwxq5K+ji2GvReOGOGaI9b0iWCSJcXp4c9rO+
KLZfVkCNU34CSTgj/dUQ1uza0qlzRVODISqtn6bsGV2Fe+a147P9MHmkg2DpvMx5zlSwSePzkTS4
MLeCtbrYaWyS7cUa99FVRN/ohvyOP814Ip5oQeRB4fmPTR0qZ5r0LdndX1oAlUVo3Ys8ofB/vhB3
uk+X2K7F1kuTWOlXyeiUNSlSyOpMk6wG2aMAxm5EW2dk0fHXXUSzc4dP7W0qRQ7DVmPUHgjLp0Sv
sio33KjWozmlXtBlmjTjkXYvCqb75IseuQXLjxPRFtb60GNPlV5oFrdKbEVa1N43YujfZKiUZqx5
7JOuwkZKOQ980Tb47SC646JtAnxCF7Vc2jhnmWXMd/EZNglWlgiYaFOpxYfUuh3/mtuyGEsmLXpL
AOeBSu6iBnS9THhMVNbfPKzabvVvloAcz8JqjCXmdsErRBFBYIsR4Rx/BegDKcLB8Tly3NF2kyRm
HKo7wGihdx+qPNss1XYDUxeD85g7DO2Ekpk4iqIpqe2KlaGzVVtJnUKw+KsUrI/Mw6yA3GRf45SH
D+I91ncsxuDxle1qTX76Y1FgS2mV6jiNLq1WXct/V2XA6LbgieUz7cB2757PO+hXw4zsvnhBP2LZ
NT8hrq1W8flr0+Lw2kVjXirLvDhtTdjlnYoEh/2EOiODZCuM8+o89FTccSYD1kboTUnxUu8lTa6c
3+Q63sAPovHjWLGejCLs4EHi0KoxRALROJNrW1UcHRAykMfx7ud0V3GTrWTaWmXfV4BujtHqc3EY
HH6TTgP4VFUpHmwdLp5ou/8Xj7cM7oeK/9+vtOh7CazcmvK3RhUj00DpITx/n9lA4MV7hloe3yRL
fMtTYjYrnwC921OdaW+lt06bBXIp5PKAWhCltlhykz8rlicBKh+8ICp8/sVCJXNQbMGNap5ckDUp
FsX9x5r7DAwwsE9kxraycFESLiLKRmKSwubX6Lq1Hz1nfnCoeZkWvg5bFSUSQk3WRgvleDKi4kI6
SiZhk5+BtZdGP8o3LMUXZc9S4TpSs+783o4xM3OxTUTIBSxuAE2axuBCqTf6Hzl3pc4fDMymCUTl
Url/T9IppLZ3+a5U3LxuG3s6jjShYP77BLaAOirfD6/a3UN8O1+RUTuKaLV/NwoZ0s3P8NtQ0DhR
dqJ/XHpQfmkBt/RFey0UcGcExq88h0n/dA1jU2PZuuupItskKTSc8ojFZfIyAl3B2h3Q66JL1znA
rUc/pfM6P+TdfPHES1K5SwMTL0ph7/fF0kPywBVjqKglAobLBipCxmbJ61l67ha/Tf4Uf2+iCIKF
SceR9KdXwfkhafWUUYt+ermUPPt0r7IadI2WfeAnTIuvutjI+XxI2gP/lcmnOPpZ1ja3Tj5o+d6v
CI9UKT1eqyDLzQ0P/Zv9i6yHgICTzeSy3UtBHkJlrezjAqHPsG/J/k+GvRJx18na5faCB/UOPntM
nNcYSQMLgZ0itjNB4hGlMOuahkf6UUhIxldXT3H3Y7u0pOL+iW1zLyKQt9n/kMqIIgsiRrSbp+Yj
JCFIyPQH9slHfcd9j/tWBgRmuOTCAN04Cto9eXnqSpf2KZF51eOlh1k2SuzApttU66dOCxUn7JL6
wgbRM72yk1dNAyBnzv/5KWOE51CmYRI3WfqeVFwQtWnMSPLRLiHaPN/+U/oXugHIpb9zHPbkXuId
jrcDZLs/WtfHfe/FBFbVOXWtmBPaOzxKM1CTadNcNjuwIs1z5ApjJuT6XIIdxpbcX4EBd9PczO6w
tGhUAWRFmjgWc//1kjWZ0eTmHj2ciqnIV0OCWQS8aFpW+qSO4J3LNZXepnnc0Lr78lvMf7fWdNa8
L7HI0hsdQkJ0BmdqhVm3G++7Q/ojORLZLhgqRCjuzPn/hkvsupnR15xnnOwFVYA0vsQpmMDz+WAr
Lh7B853nTrtU4iskadHl90QGa0x0ys61k9d2EaxTPvNKllpIQVbxZyXgRgpavvW8v2nG4qd4pkWI
dqMYds7E8cE6Y3FdbRYl3PacbZm8i2XQPVtMEmF5OUhmK2H957MTX/qenSAWpPK9tVoHfQcFwunE
bhskzVWT7iwp75jda3d2x8IC3Z3pbgqGWKuI8Sfsri7LDffPfCy+KJfGNRYXnwJD5kGfkfh8sS1K
ZjGYtsMFmr7zL4k1dLZbPLLQmdz8RdZn+ILj/3H0R121lhJ796gsjBmm7BU6OROBjhD8r8g90Jdz
sF86TqnjuqiI+RhQHmvsnM7En6n0EB01f2ENul3SsiE6J+iKuU5irZcoGuoCIySENIWtBNfd0qgz
hXFW0SIgl31/m2k5bT1cJVYprixG2sEvVW3pKBH2etx6O0q+9gBelpWxQf0hraj9La9v+3uMbN5p
6UBXE7MCzqFcBeoW8dPGtu434EWf4WLkaGDfWCuw5mbraZRdsAzrqCEFn7IS454T09v5J8viBGRL
23CBK1zcdLUHVvFJQVPk+1VrYgASXNN2JsrSax36fvonYtBoOKNvwDOL7Le2PwtwxHmqYM3B/an1
YCxxo5j5Dr+yHi1Pb1qT0bOcdK9kvPWfYmYg/Wpea4sN+22Pt3JClH0uXprRe7jaqpou/DxVJiQo
69vVsiRQjyDsGXuvaY4UK8tzVT3RkgYKuCaH9hdDiNX/I+/wMSXZhQASwBDIl9hx+adpH7pd+lyX
A8Ew6/LN/iqb6C1Q3KVJvBb5Boxn8HPxyejLLN6FrthmGiz5rusWzoZKMhCSKlbDWk0tmcj93sgi
JalV8B7xGWVMOKLp9bZQR56rJKpPD26nop7H71tEVc5bDtgafS5JKjFkQdc0Aw6abIfSzQf5JJic
CCT6S1raa1SOBNwhU/KueQUl9gKdozZmeJtr1saAVaMBCgw65DWFa2K+mlPfovKYUk2BJLkG6cOf
tccc7PZ5HOu3IBcjDlKKILnHtvpmAvSYSZ4tSPVdkm4Y77VjgWff/Lrk7pGcOekDTlJb9Y/IvfSs
ogL2n62WQwK4iBWxY096p7ZeKbdW+fTQAxsk794GYkRur/5PB4Pn5z8ZDGXJGAozb7/bBQhnxjBn
2DIbAHCN7ntXnwM1LAH0bfjKDTNGg+p0z6x2Fx0/5m9LXfo/8L3dzeuHZtY0kuaioHpT2IEgKFJx
2arm7dHiBgxT6LvXejxz2eHx0sMlANNeOs6CE/i+Mv9+J2twtOJoBQyOx1uda6gy9NdC+IW6r+t6
uB0CXHQ6ZrPZObL9DaBGrBHG3xTVyngFXNMg1/6/CvfmIvSgNN6Vi3rgMLZF3wpL/HgMPRMwe/24
Gqoy09XGcPwZDfwA4m2BYnKyVfB/qm13MTtHRa2yn8tskZMZYXFlQb05BUDOZsdHhbzeJLW6wOWK
dptgl4kpVFfDqYpr0tHrVztdBNxRjNIjf71kqwvxV3vTT+eNvEgyoF/eb6HhBcbg5ooDZ+PrB3TC
QAzYosFyY/zQyoF+0nyzUhwEEzEQAHWiTMbj1tdUgQ6B3bizp87DBzK67WwzAdmZ8oYIwjBoTbWY
I1CwF1B1hHCCYUw6UlOd/IJgdYHEYN8AsmB4BT9eUaQyUPpGA/dzBRX8LNOHt322SPWH4cobt8u5
QwQNYjyc5NK6RIyWstf1B+vJnFH3RDlpsRqI1RlssSLq+SpRiFi5CflApIFDiDVNbm5gXMyW2KRj
jmbRBwjGJ5205xL1huEmbqJYF5ptfCI6gqKsLYbOHc1R6N8Vmyg+6SVumvuCZea41nBYh8pyXJCo
DGF/II5xB5OtNCi3JhE82ViCbALBYlFeHzpjHW02fXWNywojfiBl5NBWQ0aQ/2CMXSInacbsogsa
KVryi+qOja6yd76xXahaKAzo1lRJruyJJlBXMcQq0RMXsIF8WUPon9XmZWRtvelJYHcLDcHWZ6BY
9wFp/9DFNEJ8ulVK7HawI4eRswEJxbcIOwKC0hmHFWhrM3x3btZPxL8bWmwntCJ3PMp0PWDCU6St
1tvxsjDJszo/94vjHC7JSHNbhCk5IBh+2KxkZEmY0gO1FeFKOvxD+gFE4OlQfs52kCxP4STmpk1z
NZUVHB2KKkMIyJ3ncXrgQooMJtQoVYJ56H0VFgxzG8NwdznguEsidpoJvdTMtU5LdPhsM0HaDpJ+
xKwnOk5lChCvqJbTq0u5cshwxQU8z9mxw7PhNloPfJ37UlvKQQmYQYW4RdgSbXfchpc3aXCTQOzz
VVv8HWAPGFljUMDytJa4J7RDrAaYlzT2ij7beeg9k2RkrirXJASBsfSElYmUrqUY7sFJxHESxU4n
EIFu245psZQSycIkO0Sc9mQVvTUw/8vAetAhI8FjkmL2/o0WMz2F3Sj4qXj+/0VK19O4NUuvntIL
1Y9rVCjkX+aezB2fqwrxIaMii+vzeVyDzHzNxzACq+ozxYmypNY7n9egVtoP9WAvfG3svF4qFPCC
6yimWyapI/aeV0fKsoJ4uATJ5mjLCAAXMyOfKHwICRh/PvwSOwfFmyax4bZI79OSFplSu9cp9W9o
OMsokWzT+8PgrB3+dLvhuUs4k26x8Ax4o5iLyxGZToEz0ALkSjDLjI5ipVPzXW9/a31Oxc5ONH1J
Mv3bEIz3qoMh24vc5V2mwM6CWPVLsf4lvToDDMyzQ4Gr1bzfxrRZV1mCeKBA1MRazqSZ13LOBuH8
8h+4Kdmx6QfhH+VZXHNY+bx2p7uP5rGK51ltaaQDNGGr+1sSMOeqVHKMgaYMM8UaJ31kOlb60GfE
VRBorKrHBRGILr3KTe0paiHfMnrC36Em4Xnc4TMisPD1aDLqfqtoft2W4gITTQTupL2YkGg6wrN2
8AcoqLVPbKDdZoDvKTwGi+0bZW5m2lYczWLDZAR5+o3yOrOqz9GYNrnBBQntorzS+BNojLWhOkbL
n7o5yxKqMm+M3JuSPyD0EQ/VF9T9GNJj7n9LoKyJFyVQghNvBZTGffvweM1dleycpsE2uhJz1F3X
6ruPj8+ftkRFxTx4tSfdAzU9rtJ6ZRscr3p15+WstxnADQt+dD4hlzc5nX4ZPRv4uv/fQMKOaJ/s
0Ou6iA4CvN5otsreVoDzTED+OV/cEPPMvz0JLMz/cDfL58jj1jXcssjY9rDNmEVuuX17sx3WwFYF
erd144jXyN2ZXkQIAG8T9cR5kntrWpOWn2wKDrMnbHnJ3Nh1zQ0HT5dUqkb9alK+uR1AWNS10PQH
QDTneNA2lAJNvp3kXWpijotJVDnMg6RcwFwERZrJ3b3lVVPgt7Cr33xihqt9iAvOZ/7F4XOIo5Ya
m+0j1/3/dOBON6Y2mJyM6r3CtQXPGgXiQHOFnPJqTy5mOCFWNVDWRL7Od0JKF9RjuTXYZrYhq5Qn
fv3W0w9dvdpM1vVRzoJmtyyw0DHrZfnyzgdtFfiTmnFTpPjcC0h8MIni6kGd81Qu2QqOfDqyzlcG
hsluJtlsHAvRBSU/SjxiTFxv5/2BJXaZsGtWg2EOgw+dEtSZA1EWfEZgQ6HFuciYK1EDw7wL7PvF
eNY4jvYqUPjOTrvTBHJaEwQOH1X9DbjP83+y6T2kK0WjRy7m7JRN8HtWjreV2voctZvlkO4HrE2z
h0HbZXmKf2Dd5QXKjOYeqsBw6UAThsv/PgCVLprUhpVU9Yg9eQ4MasUUtOND0HKUlu0pVAmtN9JM
XSQ/mCZx/pbjgaVtrzh/AU22qIE75/ARFIHEPYBGr7u6cJVqwf4GNO6q+7/KLnjPklkzaaHx5mSf
BCmXeA+mCXjmdIO+1iXfcCzL3uDsevKCJ9KFWa246nph+S1kl5leMDWBb2ZZcNpFbvtxRnnam17O
I62yJJMDcc5LW0kxj7D75njvH1y5q1vdVbKKtATpEfBvnABE0qSWWPijb5VoSlvto3G+o//yiJ9l
XgZbuasvYKCu+vdRw0OriVlBtWQc+DEwxWjH9GXOXa1tAO92OkzbWB++4KNQeCDzl7IqnoxvKawZ
w/yy7NtcFOBPMFf6ra6U3n5svpbhjo98gSw4MLc9DZGMqxNPnPaDTtNWYHMUKl9u5bGKOj4i6y3H
pjr9Kx/LdFxbfTXwPmZG1xQ0CLH7GFdwD1pZGBgtBAEAqYtz9ZHhoy9+qBzoUL9DsH7u7seMvCcj
rlKDdvO7cVy2diu6DhJEGfqFo/2oxDvhBUu43K2Wx1rNw3eARb9K2/tdU0rXmJCH4RZYjtAXG3Wi
NtnlW/7lWWZ5EpDYUSgs/qcPIcrd8d19jnkAyTBWh9tIxQi1pVvTXpP/qEMW58U+1ORA1XLd4fSb
Yg3O/k6r+sKo0KP4akUXDJMgkbOZSUL446dxOnYvT1cDzNgiP1u9yuOCFTJz+IIlNyHQ1Zq9Mydo
7B8OLW3vEM8Fik3Akh4SZEeyBu5LUpc2Fh9zvueGImQOa1y0hzIxw6tGtYqm0NOzN3H7bApRe5Tp
IWTo7KI56BGj5Af4e1c77iFjuv1Mn8RkBUcRljl/s6ExnEjT1CdYy9wxlnQ2DxBkMEGWC+qZs4lq
BTbWSnHPwVmVdmnItNHWepgrl35q4NGCck1pUVBjTaCLHgJLyvfYPscn31CHIBRf6K345r+G8qRv
3K6ghw01YVxQslSWhCjLCjApHTCsomhyN4ciBoFbyB7eRGtkgkwmBfMIDFp4GSNNlniQ8FeS4ggW
YHiagP1kjRzo2KXIEDN5XUcdEPGK4qO9n2miKOdS3g8J/qdkiEQTtWYQXi9OLMSv/vXCpJs4FUKF
lSU3yqHbRH++2u1MdT/aOoBYPS7kb46bJfJEVVcC4VaP1EVNJ67G+AVxNhr+j4vWKpyUoUBldG33
VQDOJXrak/wRki45/NUWvWW2KcrvFlU8+OBMr5mtxr/WzXhdFlivzXID
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 15;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 15;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_fifo_generator_v13_2_6
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(14 downto 0) => din(14 downto 0),
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    empty : out STD_LOGIC;
    underflow : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 14;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 14;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 1;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  empty <= \<const0>\;
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.\zxnexys_zxrtc_0_0_fifo_generator_v13_2_6__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(13 downto 0) => din(13 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      empty => NLW_U0_empty_UNCONNECTED,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => '1',
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => wr_ack,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    update_i : out STD_LOGIC;
    rtc_0_update_t : out STD_LOGIC;
    \data_reg[1][6]\ : out STD_LOGIC;
    \data_reg[4][7]\ : out STD_LOGIC;
    \data_reg[4][6]\ : out STD_LOGIC;
    \data_reg[4][5]\ : out STD_LOGIC;
    \data_reg[4][4]\ : out STD_LOGIC;
    \data_reg[1][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][7]\ : out STD_LOGIC;
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[2][5]\ : out STD_LOGIC;
    \data_reg[2][4]\ : out STD_LOGIC;
    \data_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_reg[5][7]\ : out STD_LOGIC;
    \data_reg[5][6]\ : out STD_LOGIC;
    \data_reg[5][5]\ : out STD_LOGIC;
    \data_reg[5][4]\ : out STD_LOGIC;
    \data_reg[3][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_reg_o_reg[5]\ : out STD_LOGIC;
    sda_reg : out STD_LOGIC;
    scl_reg : out STD_LOGIC;
    i2c_rw_reg : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    update_i_reg : out STD_LOGIC;
    update_i_reg_0 : out STD_LOGIC;
    \tmp_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_reg : out STD_LOGIC;
    \bcnt_reg[0]\ : out STD_LOGIC;
    \sda_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_o_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    update_t_reg : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[2]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \data_reg[5][4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC;
    \data_reg[0][0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    \wr_reg_o_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]\ : out STD_LOGIC;
    \data_reg[1][5]\ : out STD_LOGIC;
    \data_o_reg[4]\ : out STD_LOGIC;
    update_t_reg_1 : out STD_LOGIC;
    update_t_reg_2 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[0]\ : out STD_LOGIC;
    \bcnt_reg[1]\ : out STD_LOGIC;
    old_scl_reg : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \data_reg[2][1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \timeout_reg[13]\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    reset : in STD_LOGIC;
    \data_reg[4][7]_0\ : in STD_LOGIC;
    \data_reg[4][6]_0\ : in STD_LOGIC;
    \data_reg[4][5]_0\ : in STD_LOGIC;
    \data_reg[4][4]_0\ : in STD_LOGIC;
    \data_reg[1][7]_0\ : in STD_LOGIC;
    \data_reg[1][6]_0\ : in STD_LOGIC;
    \data_reg[1][5]_0\ : in STD_LOGIC;
    \data_reg[1][4]\ : in STD_LOGIC;
    \data_reg[2][7]_0\ : in STD_LOGIC;
    \data_reg[2][6]\ : in STD_LOGIC;
    \data_reg[2][5]_0\ : in STD_LOGIC;
    \data_reg[2][4]_1\ : in STD_LOGIC;
    \data_reg[0][7]_0\ : in STD_LOGIC;
    \data_reg[0][6]\ : in STD_LOGIC;
    \data_reg[0][5]\ : in STD_LOGIC;
    \data_reg[0][4]\ : in STD_LOGIC;
    \data_reg[5][7]_0\ : in STD_LOGIC;
    \data_reg[5][6]_0\ : in STD_LOGIC;
    \data_reg[5][5]_0\ : in STD_LOGIC;
    \data_reg[5][4]_1\ : in STD_LOGIC;
    \data_reg[3][2]_0\ : in STD_LOGIC;
    \data_reg[3][1]\ : in STD_LOGIC;
    \data_reg[3][0]\ : in STD_LOGIC;
    sda_reg_0 : in STD_LOGIC;
    scl_reg_0 : in STD_LOGIC;
    i2c_rw_reg_0 : in STD_LOGIC;
    update_t_reg_3 : in STD_LOGIC;
    sda_o_reg : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_rtcc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc is
  signal axi_controller_0_fifo_read_EMPTY : STD_LOGIC;
  signal axi_controller_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal axi_controller_0_fifo_read_RD_EN : STD_LOGIC;
  signal axi_controller_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal axi_controller_0_fifo_write_WR_EN : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_ARREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_AWADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_AWVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_controller_0_interface_aximm_RREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WDATA : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_controller_0_interface_aximm_WREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WVALID : STD_LOGIC;
  signal \^data_o_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_reg[10]0\ : STD_LOGIC;
  signal \data_reg[11]0\ : STD_LOGIC;
  signal \data_reg[12]0\ : STD_LOGIC;
  signal \data_reg[13]0\ : STD_LOGIC;
  signal \data_reg[14]0\ : STD_LOGIC;
  signal \data_reg[15]0\ : STD_LOGIC;
  signal \data_reg[16]0\ : STD_LOGIC;
  signal \data_reg[17]0\ : STD_LOGIC;
  signal \data_reg[18]0\ : STD_LOGIC;
  signal \data_reg[19]0\ : STD_LOGIC;
  signal \data_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_reg[20]0\ : STD_LOGIC;
  signal \data_reg[21]0\ : STD_LOGIC;
  signal \data_reg[22]0\ : STD_LOGIC;
  signal \data_reg[23]0\ : STD_LOGIC;
  signal \data_reg[24]0\ : STD_LOGIC;
  signal \data_reg[25]0\ : STD_LOGIC;
  signal \data_reg[27]0\ : STD_LOGIC;
  signal \data_reg[29]0\ : STD_LOGIC;
  signal \data_reg[30]0\ : STD_LOGIC;
  signal \data_reg[31]0\ : STD_LOGIC;
  signal \data_reg[32]0\ : STD_LOGIC;
  signal \data_reg[33]0\ : STD_LOGIC;
  signal \data_reg[34]0\ : STD_LOGIC;
  signal \data_reg[35]0\ : STD_LOGIC;
  signal \data_reg[36]0\ : STD_LOGIC;
  signal \data_reg[37]0\ : STD_LOGIC;
  signal \data_reg[38]0\ : STD_LOGIC;
  signal \data_reg[39]0\ : STD_LOGIC;
  signal \data_reg[40]0\ : STD_LOGIC;
  signal \data_reg[41]0\ : STD_LOGIC;
  signal \data_reg[42]0\ : STD_LOGIC;
  signal \data_reg[43]0\ : STD_LOGIC;
  signal \data_reg[44]0\ : STD_LOGIC;
  signal \data_reg[45]0\ : STD_LOGIC;
  signal \data_reg[46]0\ : STD_LOGIC;
  signal \data_reg[47]0\ : STD_LOGIC;
  signal \data_reg[48]0\ : STD_LOGIC;
  signal \data_reg[49]0\ : STD_LOGIC;
  signal \data_reg[50]0\ : STD_LOGIC;
  signal \data_reg[51]0\ : STD_LOGIC;
  signal \data_reg[52]0\ : STD_LOGIC;
  signal \data_reg[53]0\ : STD_LOGIC;
  signal \data_reg[54]0\ : STD_LOGIC;
  signal \data_reg[55]0\ : STD_LOGIC;
  signal \data_reg[56]0\ : STD_LOGIC;
  signal \data_reg[57]0\ : STD_LOGIC;
  signal \data_reg[58]0\ : STD_LOGIC;
  signal \data_reg[59]0\ : STD_LOGIC;
  signal \data_reg[60]0\ : STD_LOGIC;
  signal \data_reg[61]0\ : STD_LOGIC;
  signal \data_reg[62]0\ : STD_LOGIC;
  signal \data_reg[63]0\ : STD_LOGIC;
  signal \data_reg[6]_2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \data_reg[7]0\ : STD_LOGIC;
  signal \data_reg[8]0\ : STD_LOGIC;
  signal \data_reg[9]0\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fifo_generator_1_wr_ack : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]_1\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[12]_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[1]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[2]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[6]\ : STD_LOGIC;
  signal \inst/cnt\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \inst/refresh_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal registers_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal registers_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal registers_0_fifo_write_WR_EN : STD_LOGIC;
  signal registers_0_n_100 : STD_LOGIC;
  signal registers_0_n_101 : STD_LOGIC;
  signal registers_0_n_102 : STD_LOGIC;
  signal registers_0_n_103 : STD_LOGIC;
  signal registers_0_n_104 : STD_LOGIC;
  signal registers_0_n_105 : STD_LOGIC;
  signal registers_0_n_106 : STD_LOGIC;
  signal registers_0_n_107 : STD_LOGIC;
  signal registers_0_n_108 : STD_LOGIC;
  signal registers_0_n_109 : STD_LOGIC;
  signal registers_0_n_110 : STD_LOGIC;
  signal registers_0_n_12 : STD_LOGIC;
  signal registers_0_n_2 : STD_LOGIC;
  signal registers_0_n_23 : STD_LOGIC;
  signal registers_0_n_35 : STD_LOGIC;
  signal registers_0_n_36 : STD_LOGIC;
  signal registers_0_n_39 : STD_LOGIC;
  signal registers_0_n_40 : STD_LOGIC;
  signal registers_0_n_41 : STD_LOGIC;
  signal registers_0_n_42 : STD_LOGIC;
  signal registers_0_n_43 : STD_LOGIC;
  signal registers_0_n_44 : STD_LOGIC;
  signal registers_0_n_46 : STD_LOGIC;
  signal registers_0_n_54 : STD_LOGIC;
  signal registers_0_n_55 : STD_LOGIC;
  signal registers_0_n_56 : STD_LOGIC;
  signal registers_0_n_57 : STD_LOGIC;
  signal registers_0_n_58 : STD_LOGIC;
  signal registers_0_n_59 : STD_LOGIC;
  signal registers_0_n_61 : STD_LOGIC;
  signal registers_0_n_62 : STD_LOGIC;
  signal registers_0_n_63 : STD_LOGIC;
  signal registers_0_n_65 : STD_LOGIC;
  signal registers_0_n_71 : STD_LOGIC;
  signal registers_0_n_74 : STD_LOGIC;
  signal registers_0_n_75 : STD_LOGIC;
  signal registers_0_n_78 : STD_LOGIC;
  signal registers_0_n_79 : STD_LOGIC;
  signal registers_0_n_80 : STD_LOGIC;
  signal registers_0_n_81 : STD_LOGIC;
  signal registers_0_n_82 : STD_LOGIC;
  signal registers_0_n_83 : STD_LOGIC;
  signal registers_0_n_84 : STD_LOGIC;
  signal registers_0_n_85 : STD_LOGIC;
  signal registers_0_n_86 : STD_LOGIC;
  signal registers_0_n_87 : STD_LOGIC;
  signal registers_0_n_88 : STD_LOGIC;
  signal registers_0_n_89 : STD_LOGIC;
  signal registers_0_n_90 : STD_LOGIC;
  signal registers_0_n_91 : STD_LOGIC;
  signal registers_0_n_92 : STD_LOGIC;
  signal registers_0_n_93 : STD_LOGIC;
  signal registers_0_n_94 : STD_LOGIC;
  signal registers_0_n_95 : STD_LOGIC;
  signal registers_0_n_96 : STD_LOGIC;
  signal registers_0_n_97 : STD_LOGIC;
  signal registers_0_n_98 : STD_LOGIC;
  signal registers_0_n_99 : STD_LOGIC;
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rtc_0_n_100 : STD_LOGIC;
  signal rtc_0_n_103 : STD_LOGIC;
  signal rtc_0_n_110 : STD_LOGIC;
  signal rtc_0_n_111 : STD_LOGIC;
  signal rtc_0_n_114 : STD_LOGIC;
  signal rtc_0_n_115 : STD_LOGIC;
  signal rtc_0_n_116 : STD_LOGIC;
  signal rtc_0_n_117 : STD_LOGIC;
  signal rtc_0_n_118 : STD_LOGIC;
  signal rtc_0_n_119 : STD_LOGIC;
  signal rtc_0_n_133 : STD_LOGIC;
  signal rtc_0_n_17 : STD_LOGIC;
  signal rtc_0_n_18 : STD_LOGIC;
  signal rtc_0_n_19 : STD_LOGIC;
  signal rtc_0_n_20 : STD_LOGIC;
  signal rtc_0_n_21 : STD_LOGIC;
  signal rtc_0_n_22 : STD_LOGIC;
  signal rtc_0_n_23 : STD_LOGIC;
  signal rtc_0_n_24 : STD_LOGIC;
  signal rtc_0_n_25 : STD_LOGIC;
  signal rtc_0_n_26 : STD_LOGIC;
  signal rtc_0_n_27 : STD_LOGIC;
  signal rtc_0_n_29 : STD_LOGIC;
  signal rtc_0_n_64 : STD_LOGIC;
  signal rtc_0_n_81 : STD_LOGIC;
  signal rtc_0_n_84 : STD_LOGIC;
  signal rtc_0_n_85 : STD_LOGIC;
  signal rtc_0_n_86 : STD_LOGIC;
  signal rtc_0_n_87 : STD_LOGIC;
  signal rtc_0_n_88 : STD_LOGIC;
  signal rtc_0_n_89 : STD_LOGIC;
  signal rtc_0_n_90 : STD_LOGIC;
  signal rtc_0_n_91 : STD_LOGIC;
  signal rtc_0_n_99 : STD_LOGIC;
  signal rtc_0_rd_reg_o : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rtc_0_update_t\ : STD_LOGIC;
  signal rtc_0_wr_reg_o : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal rtc_reset_0_reset_n : STD_LOGIC;
  signal \^underflow\ : STD_LOGIC;
  signal \^update_i\ : STD_LOGIC;
  signal \^update_t_reg\ : STD_LOGIC;
  signal \^wr_reg_o_reg[2]\ : STD_LOGIC;
  signal \^wr_reg_o_reg[4]\ : STD_LOGIC;
  signal \^wr_reg_o_reg[5]\ : STD_LOGIC;
  signal NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axi_iic_0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_axi_iic_0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_axi_iic_0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_full_UNCONNECTED : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of axi_controller_0 : label is "axi_controller,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_iic_0 : label is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axi_iic_0 : label is "yes";
  attribute X_CORE_INFO of axi_iic_0 : label is "axi_iic,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of fifo_generator_0 : label is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_0 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_0 : label is "fifo_generator_v13_2_6,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of fifo_generator_1 : label is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_1 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_1 : label is "fifo_generator_v13_2_6,Vivado 2021.2";
  attribute X_CORE_INFO of registers_0 : label is "registers,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_0 : label is "rtc,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_reset_0 : label is "rtc_reset,Vivado 2021.2";
begin
  \data_o_reg[7]\(3 downto 0) <= \^data_o_reg[7]\(3 downto 0);
  dout(3 downto 0) <= \^dout\(3 downto 0);
  \goreg_bm.dout_i_reg[11]_0\ <= \^goreg_bm.dout_i_reg[11]_0\;
  \goreg_bm.dout_i_reg[11]_1\ <= \^goreg_bm.dout_i_reg[11]_1\;
  \goreg_bm.dout_i_reg[12]_0\ <= \^goreg_bm.dout_i_reg[12]_0\;
  \goreg_bm.dout_i_reg[1]\ <= \^goreg_bm.dout_i_reg[1]\;
  \goreg_bm.dout_i_reg[2]\ <= \^goreg_bm.dout_i_reg[2]\;
  \goreg_bm.dout_i_reg[6]\ <= \^goreg_bm.dout_i_reg[6]\;
  rtc_0_update_t <= \^rtc_0_update_t\;
  underflow <= \^underflow\;
  update_i <= \^update_i\;
  update_t_reg <= \^update_t_reg\;
  \wr_reg_o_reg[2]\ <= \^wr_reg_o_reg[2]\;
  \wr_reg_o_reg[4]\ <= \^wr_reg_o_reg[4]\;
  \wr_reg_o_reg[5]\ <= \^wr_reg_o_reg[5]\;
axi_controller_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0
     port map (
      \ARADDR_reg[8]\(4) => axi_controller_0_interface_aximm_ARADDR(8),
      \ARADDR_reg[8]\(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      \ARADDR_reg[8]\(1 downto 0) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      \AWADDR_reg[8]\(4) => axi_controller_0_interface_aximm_AWADDR(8),
      \AWADDR_reg[8]\(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      \AWADDR_reg[8]\(1 downto 0) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      D(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      \WDATA_reg[9]\(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      axi_controller_0_interface_aximm_BREADY => axi_controller_0_interface_aximm_BREADY,
      axi_controller_0_interface_aximm_RREADY => axi_controller_0_interface_aximm_RREADY,
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      reset => reset,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      \timeout_reg[13]\ => \timeout_reg[13]\,
      wr_ack => fifo_generator_1_wr_ack,
      \wr_data_reg[13]\(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
axi_iic_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0
     port map (
      gpo(0) => NLW_axi_iic_0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => clk_peripheral,
      s_axi_araddr(8) => axi_controller_0_interface_aximm_ARADDR(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => rtc_reset_0_reset_n,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awaddr(8) => axi_controller_0_interface_aximm_AWADDR(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_axi_iic_0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bready => axi_controller_0_interface_aximm_BREADY,
      s_axi_bresp(1 downto 0) => NLW_axi_iic_0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rdata(31 downto 8) => NLW_axi_iic_0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      s_axi_rready => axi_controller_0_interface_aximm_RREADY,
      s_axi_rresp(1 downto 0) => NLW_axi_iic_0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wstrb(3 downto 0) => B"1111",
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      scl_i => iic_rtcc_scl_i,
      scl_o => NLW_axi_iic_0_scl_o_UNCONNECTED,
      scl_t => iic_rtcc_scl_t,
      sda_i => iic_rtcc_sda_i,
      sda_o => NLW_axi_iic_0_sda_o_UNCONNECTED,
      sda_t => iic_rtcc_sda_t
    );
fifo_generator_0: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0
     port map (
      clk => clk_peripheral,
      din(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      full => NLW_fifo_generator_0_full_UNCONNECTED,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      srst => reset,
      wr_en => registers_0_fifo_write_WR_EN
    );
fifo_generator_1: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0
     port map (
      clk => clk_peripheral,
      din(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      dout(13 downto 8) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(7 downto 4) => \^dout\(3 downto 0),
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(3 downto 0),
      empty => NLW_fifo_generator_1_empty_UNCONNECTED,
      full => NLW_fifo_generator_1_full_UNCONNECTED,
      rd_en => '1',
      srst => reset,
      underflow => \^underflow\,
      wr_ack => fifo_generator_1_wr_ack,
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
registers_0: entity work.zxnexys_zxrtc_0_0_rtcc_registers_0_0
     port map (
      D(7) => rtc_0_n_84,
      D(6) => rtc_0_n_85,
      D(5) => rtc_0_n_86,
      D(4) => rtc_0_n_87,
      D(3) => rtc_0_n_88,
      D(2) => rtc_0_n_89,
      D(1) => rtc_0_n_90,
      D(0) => rtc_0_n_91,
      E(0) => \data_reg[63]0\,
      Q(2 downto 1) => rtc_0_wr_reg_o(5 downto 4),
      Q(0) => rtc_0_wr_reg_o(2),
      clk_peripheral => clk_peripheral,
      \cnt_reg[2]\ => registers_0_n_110,
      \data_reg[0][0]\(0) => \data_reg[0]_1\(0),
      \data_reg[0][0]_0\ => \data_reg[0][0]\,
      \data_reg[0][0]_1\ => rtc_0_n_103,
      \data_reg[0][0]_2\ => rtc_0_n_116,
      \data_reg[0][3]\ => rtc_0_n_117,
      \data_reg[0][4]\ => \data_reg[0][4]\,
      \data_reg[0][4]_0\ => \^goreg_bm.dout_i_reg[11]_1\,
      \data_reg[0][5]\ => \data_reg[0][5]\,
      \data_reg[0][6]\ => \data_reg[0][6]\,
      \data_reg[0][7]\(3 downto 0) => \data_reg[0][7]\(3 downto 0),
      \data_reg[0][7]_0\ => \data_reg[0][7]_0\,
      \data_reg[10][0]\(0) => \data_reg[10]0\,
      \data_reg[11][0]\(0) => \data_reg[11]0\,
      \data_reg[12][0]\(0) => \data_reg[12]0\,
      \data_reg[13][0]\(0) => \data_reg[13]0\,
      \data_reg[14][0]\(0) => \data_reg[14]0\,
      \data_reg[15][0]\(0) => \data_reg[15]0\,
      \data_reg[16][0]\(0) => \data_reg[16]0\,
      \data_reg[17][0]\(0) => \data_reg[17]0\,
      \data_reg[18][0]\(0) => \data_reg[18]0\,
      \data_reg[19][0]\(0) => \data_reg[19]0\,
      \data_reg[1][0]\(0) => \data_reg[1]_0\(0),
      \data_reg[1][0]_0\ => rtc_0_n_115,
      \data_reg[1][0]_1\ => \^goreg_bm.dout_i_reg[12]_0\,
      \data_reg[1][3]\ => rtc_0_n_111,
      \data_reg[1][4]\ => \data_reg[1][4]\,
      \data_reg[1][5]\ => \data_reg[1][5]\,
      \data_reg[1][5]_0\ => \data_reg[1][5]_0\,
      \data_reg[1][6]\ => \data_reg[1][6]\,
      \data_reg[1][6]_0\ => \data_reg[1][6]_0\,
      \data_reg[1][7]\(3 downto 0) => \data_reg[1][7]\(3 downto 0),
      \data_reg[1][7]_0\ => \data_reg[1][7]_0\,
      \data_reg[20][0]\(0) => \data_reg[20]0\,
      \data_reg[21][0]\(0) => \data_reg[21]0\,
      \data_reg[22][0]\(0) => \data_reg[22]0\,
      \data_reg[23][0]\(0) => \data_reg[23]0\,
      \data_reg[24][0]\(0) => \data_reg[24]0\,
      \data_reg[25][0]\(0) => \data_reg[25]0\,
      \data_reg[26][0]\ => rtc_0_n_64,
      \data_reg[27][0]\(0) => \data_reg[27]0\,
      \data_reg[28][0]\ => rtc_0_n_81,
      \data_reg[29][0]\(0) => \data_reg[29]0\,
      \data_reg[2][0]\ => registers_0_n_12,
      \data_reg[2][0]_0\ => rtc_0_n_119,
      \data_reg[2][0]_1\ => \^wr_reg_o_reg[4]\,
      \data_reg[2][1]\ => \data_reg[2][1]\,
      \data_reg[2][2]\ => registers_0_n_71,
      \data_reg[2][4]\ => \data_reg[2][4]\,
      \data_reg[2][4]_0\ => \data_reg[2][4]_0\,
      \data_reg[2][4]_1\ => \data_reg[2][4]_1\,
      \data_reg[2][4]_2\ => rtc_0_n_110,
      \data_reg[2][5]\ => \data_reg[2][5]\,
      \data_reg[2][5]_0\ => \data_reg[2][5]_0\,
      \data_reg[2][6]\ => data3(0),
      \data_reg[2][6]_0\ => \data_reg[2][6]\,
      \data_reg[2][7]\ => \data_reg[2][7]\,
      \data_reg[2][7]_0\ => \data_reg[2][7]_0\,
      \data_reg[30][0]\(0) => \data_reg[30]0\,
      \data_reg[31][0]\(0) => \data_reg[31]0\,
      \data_reg[32][0]\(0) => \data_reg[32]0\,
      \data_reg[33][0]\(0) => \data_reg[33]0\,
      \data_reg[34][0]\(0) => \data_reg[34]0\,
      \data_reg[35][0]\(0) => \data_reg[35]0\,
      \data_reg[36][0]\(0) => \data_reg[36]0\,
      \data_reg[37][0]\(0) => \data_reg[37]0\,
      \data_reg[38][0]\(0) => \data_reg[38]0\,
      \data_reg[39][0]\(0) => \data_reg[39]0\,
      \data_reg[3][0]\ => \data_reg[3][2]\(0),
      \data_reg[3][0]_0\ => \data_reg[3][0]\,
      \data_reg[3][1]\ => \data_reg[3][2]\(1),
      \data_reg[3][1]_0\ => \data_reg[3][1]\,
      \data_reg[3][2]\ => \data_reg[3][2]\(2),
      \data_reg[3][2]_0\ => \data_reg[3][2]_0\,
      \data_reg[3][5]\ => \^wr_reg_o_reg[5]\,
      \data_reg[40][0]\(0) => \data_reg[40]0\,
      \data_reg[41][0]\(0) => \data_reg[41]0\,
      \data_reg[42][0]\(0) => \data_reg[42]0\,
      \data_reg[43][0]\(0) => \data_reg[43]0\,
      \data_reg[44][0]\(0) => \data_reg[44]0\,
      \data_reg[45][0]\(0) => \data_reg[45]0\,
      \data_reg[46][0]\(0) => \data_reg[46]0\,
      \data_reg[47][0]\(0) => \data_reg[47]0\,
      \data_reg[48][0]\(0) => \data_reg[48]0\,
      \data_reg[49][0]\(0) => \data_reg[49]0\,
      \data_reg[4][0]\ => registers_0_n_2,
      \data_reg[4][0]_0\ => rtc_0_n_29,
      \data_reg[4][1]\ => \^goreg_bm.dout_i_reg[1]\,
      \data_reg[4][2]\ => \^goreg_bm.dout_i_reg[2]\,
      \data_reg[4][3]\ => \^wr_reg_o_reg[2]\,
      \data_reg[4][4]\ => \data_reg[4][4]\,
      \data_reg[4][4]_0\ => \data_reg[4][4]_0\,
      \data_reg[4][4]_1\ => rtc_0_n_118,
      \data_reg[4][5]\ => \data_reg[4][5]\,
      \data_reg[4][5]_0\ => \data_reg[4][5]_0\,
      \data_reg[4][6]\ => \data_reg[4][6]\,
      \data_reg[4][6]_0\ => \data_reg[4][6]_0\,
      \data_reg[4][7]\ => \data_reg[4][7]\,
      \data_reg[4][7]_0\ => \data_reg[4][7]_0\,
      \data_reg[50][0]\(0) => \data_reg[50]0\,
      \data_reg[51][0]\(0) => \data_reg[51]0\,
      \data_reg[52][0]\(0) => \data_reg[52]0\,
      \data_reg[53][0]\(0) => \data_reg[53]0\,
      \data_reg[54][0]\(0) => \data_reg[54]0\,
      \data_reg[55][0]\(0) => \data_reg[55]0\,
      \data_reg[56][0]\(0) => \data_reg[56]0\,
      \data_reg[57][0]\(0) => \data_reg[57]0\,
      \data_reg[58][0]\(0) => \data_reg[58]0\,
      \data_reg[59][0]\(0) => \data_reg[59]0\,
      \data_reg[5][0]\ => registers_0_n_23,
      \data_reg[5][0]_0\ => registers_0_n_75,
      \data_reg[5][0]_1\ => rtc_0_n_114,
      \data_reg[5][2]\ => registers_0_n_46,
      \data_reg[5][3]\ => \^goreg_bm.dout_i_reg[11]_0\,
      \data_reg[5][4]\ => \data_reg[5][4]\,
      \data_reg[5][4]_0\ => \data_reg[5][4]_0\,
      \data_reg[5][4]_1\ => \data_reg[5][4]_1\,
      \data_reg[5][5]\ => \data_reg[5][5]\,
      \data_reg[5][5]_0\ => \data_reg[5][5]_0\,
      \data_reg[5][6]\ => \data_reg[5][6]\,
      \data_reg[5][6]_0\ => \data_reg[5][6]_0\,
      \data_reg[5][7]\ => \data_reg[5][7]\,
      \data_reg[5][7]_0\ => \data_reg[5][7]_0\,
      \data_reg[60][0]\(0) => \data_reg[60]0\,
      \data_reg[61][0]\(0) => \data_reg[61]0\,
      \data_reg[62][0]\(0) => \data_reg[62]0\,
      \data_reg[6][0]\ => \^update_t_reg\,
      \data_reg[6][4]\(1) => \data_reg[6]_2\(4),
      \data_reg[6][4]\(0) => \data_reg[6]_2\(0),
      \data_reg[6][4]_0\(1) => rtc_0_n_99,
      \data_reg[6][4]_0\(0) => rtc_0_n_100,
      \data_reg[6][6]\ => rtc_0_n_133,
      \data_reg[6][6]_0\ => \^goreg_bm.dout_i_reg[6]\,
      \data_reg[6][7]\(2) => \^data_o_reg[7]\(3),
      \data_reg[6][7]\(1) => \^data_o_reg[7]\(1),
      \data_reg[6][7]\(0) => rtc_0_data_o(3),
      \data_reg[7][0]\(0) => \data_reg[7]0\,
      \data_reg[8][0]\(0) => \data_reg[8]0\,
      \data_reg[9][0]\(0) => \data_reg[9]0\,
      dout(9 downto 4) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(3) => \^dout\(3),
      dout(2 downto 1) => \^dout\(1 downto 0),
      dout(0) => registers_0_fifo_read_RD_DATA(3),
      \goreg_bm.dout_i_reg[10]\ => registers_0_n_54,
      \goreg_bm.dout_i_reg[10]_0\ => registers_0_n_86,
      \goreg_bm.dout_i_reg[10]_1\ => registers_0_n_88,
      \goreg_bm.dout_i_reg[10]_2\ => registers_0_n_90,
      \goreg_bm.dout_i_reg[10]_3\ => registers_0_n_94,
      \goreg_bm.dout_i_reg[10]_4\ => registers_0_n_103,
      \goreg_bm.dout_i_reg[10]_5\ => registers_0_n_105,
      \goreg_bm.dout_i_reg[10]_6\ => registers_0_n_107,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[11]_0\ => registers_0_n_55,
      \goreg_bm.dout_i_reg[11]_1\ => registers_0_n_83,
      \goreg_bm.dout_i_reg[11]_2\ => registers_0_n_89,
      \goreg_bm.dout_i_reg[11]_3\ => registers_0_n_91,
      \goreg_bm.dout_i_reg[11]_4\ => registers_0_n_104,
      \goreg_bm.dout_i_reg[11]_5\ => registers_0_n_108,
      \goreg_bm.dout_i_reg[12]\ => registers_0_n_43,
      \goreg_bm.dout_i_reg[12]_0\ => registers_0_n_59,
      \goreg_bm.dout_i_reg[12]_1\ => registers_0_n_63,
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_3\ => registers_0_n_84,
      \goreg_bm.dout_i_reg[12]_4\ => registers_0_n_97,
      \goreg_bm.dout_i_reg[13]\ => registers_0_n_62,
      \goreg_bm.dout_i_reg[13]_0\ => registers_0_n_78,
      \goreg_bm.dout_i_reg[13]_1\ => registers_0_n_92,
      \goreg_bm.dout_i_reg[13]_2\ => registers_0_n_93,
      \goreg_bm.dout_i_reg[3]\ => registers_0_n_74,
      \goreg_bm.dout_i_reg[4]\ => \goreg_bm.dout_i_reg[4]\,
      \goreg_bm.dout_i_reg[4]_0\ => \goreg_bm.dout_i_reg[4]_0\,
      \goreg_bm.dout_i_reg[5]\ => \goreg_bm.dout_i_reg[5]\,
      \goreg_bm.dout_i_reg[5]_0\ => \goreg_bm.dout_i_reg[5]_0\,
      \goreg_bm.dout_i_reg[5]_1\ => \goreg_bm.dout_i_reg[5]_1\,
      \goreg_bm.dout_i_reg[8]\ => registers_0_n_41,
      \goreg_bm.dout_i_reg[8]_0\ => registers_0_n_42,
      \goreg_bm.dout_i_reg[8]_1\ => registers_0_n_56,
      \goreg_bm.dout_i_reg[8]_2\ => registers_0_n_58,
      \goreg_bm.dout_i_reg[8]_3\ => registers_0_n_79,
      \goreg_bm.dout_i_reg[8]_4\ => registers_0_n_85,
      \goreg_bm.dout_i_reg[8]_5\ => registers_0_n_87,
      \goreg_bm.dout_i_reg[8]_6\ => registers_0_n_96,
      \goreg_bm.dout_i_reg[8]_7\ => registers_0_n_101,
      \goreg_bm.dout_i_reg[8]_8\ => registers_0_n_102,
      \goreg_bm.dout_i_reg[8]_9\ => registers_0_n_106,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => registers_0_n_65,
      \goreg_bm.dout_i_reg[9]_1\ => registers_0_n_80,
      \goreg_bm.dout_i_reg[9]_2\ => registers_0_n_81,
      \goreg_bm.dout_i_reg[9]_3\ => registers_0_n_82,
      \goreg_bm.dout_i_reg[9]_4\ => registers_0_n_95,
      \goreg_bm.dout_i_reg[9]_5\ => registers_0_n_98,
      \goreg_bm.dout_i_reg[9]_6\ => registers_0_n_100,
      \guf.guf1.underflow_i_reg\ => registers_0_n_39,
      \guf.guf1.underflow_i_reg_0\ => registers_0_n_40,
      \guf.guf1.underflow_i_reg_1\ => registers_0_n_44,
      \guf.guf1.underflow_i_reg_2\ => \guf.guf1.underflow_i_reg\,
      \guf.guf1.underflow_i_reg_3\ => registers_0_n_99,
      \guf.guf1.underflow_i_reg_4\ => registers_0_n_109,
      \refresh_reg[1]\ => registers_0_n_61,
      \refresh_reg[3]\(0) => p_0_in(3),
      \refresh_reg[6]_inv\(2) => \inst/refresh_reg\(6),
      \refresh_reg[6]_inv\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      rtc_0_rd_reg_o(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      sda_o_i_2(2 downto 0) => \inst/cnt\(2 downto 0),
      underflow => \^underflow\,
      update_i_reg => \^update_i\,
      update_i_reg_0 => registers_0_n_35,
      update_i_reg_1 => registers_0_n_36,
      update_i_reg_2 => update_i_reg,
      update_i_reg_3 => update_i_reg_0,
      update_i_reg_4 => registers_0_n_57,
      update_i_reg_5 => \^rtc_0_update_t\,
      update_t_reg => update_t_reg_0,
      update_t_reg_0 => update_t_reg_1,
      update_t_reg_1 => update_t_reg_2,
      \wr_data_reg[11]\(10) => rtc_0_n_17,
      \wr_data_reg[11]\(9) => rtc_0_n_18,
      \wr_data_reg[11]\(8) => rtc_0_n_19,
      \wr_data_reg[11]\(7) => rtc_0_n_20,
      \wr_data_reg[11]\(6) => rtc_0_n_21,
      \wr_data_reg[11]\(5) => rtc_0_n_22,
      \wr_data_reg[11]\(4) => rtc_0_n_23,
      \wr_data_reg[11]\(3) => rtc_0_n_24,
      \wr_data_reg[11]\(2) => rtc_0_n_25,
      \wr_data_reg[11]\(1) => rtc_0_n_26,
      \wr_data_reg[11]\(0) => rtc_0_n_27,
      \wr_data_reg[14]\(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      wr_en => registers_0_fifo_write_WR_EN
    );
rtc_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_0_0
     port map (
      D(1) => \tmp_reg[0]\(0),
      D(0) => sda_reg,
      E(0) => \data_reg[63]0\,
      Q(2 downto 1) => rtc_0_wr_reg_o(5 downto 4),
      Q(0) => rtc_0_wr_reg_o(2),
      ack14_out => ack14_out,
      ack_reg => ack_reg,
      \bcnt_reg[0]\ => \bcnt_reg[0]\,
      \bcnt_reg[0]_0\ => \bcnt_reg[0]_0\,
      \bcnt_reg[1]\ => \bcnt_reg[1]\,
      \bcnt_reg[1]_0\ => \bcnt_reg[1]_0\,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]\ => \cnt_reg[0]\,
      \cnt_reg[1]\ => \cnt_reg[1]\,
      \cnt_reg[2]\(2 downto 0) => \inst/cnt\(2 downto 0),
      \data_o_reg[0]\ => rtc_0_n_29,
      \data_o_reg[0]_0\ => rtc_0_n_114,
      \data_o_reg[0]_1\ => rtc_0_n_115,
      \data_o_reg[0]_2\ => rtc_0_n_116,
      \data_o_reg[0]_3\ => rtc_0_n_119,
      \data_o_reg[3]\ => rtc_0_n_111,
      \data_o_reg[3]_0\ => rtc_0_n_117,
      \data_o_reg[4]\(1) => rtc_0_n_99,
      \data_o_reg[4]\(0) => rtc_0_n_100,
      \data_o_reg[4]_0\ => \data_o_reg[4]\,
      \data_o_reg[7]\(4 downto 1) => \^data_o_reg[7]\(3 downto 0),
      \data_o_reg[7]\(0) => rtc_0_data_o(3),
      \data_o_reg[7]_0\(7) => rtc_0_n_84,
      \data_o_reg[7]_0\(6) => rtc_0_n_85,
      \data_o_reg[7]_0\(5) => rtc_0_n_86,
      \data_o_reg[7]_0\(4) => rtc_0_n_87,
      \data_o_reg[7]_0\(3) => rtc_0_n_88,
      \data_o_reg[7]_0\(2) => rtc_0_n_89,
      \data_o_reg[7]_0\(1) => rtc_0_n_90,
      \data_o_reg[7]_0\(0) => rtc_0_n_91,
      \data_reg[0][0]\ => registers_0_n_61,
      \data_reg[0][0]_0\(0) => \data_reg[0]_1\(0),
      \data_reg[0][3]\ => registers_0_n_74,
      \data_reg[11][0]\ => registers_0_n_108,
      \data_reg[12][0]\ => registers_0_n_109,
      \data_reg[13][0]\ => registers_0_n_42,
      \data_reg[14][0]\ => registers_0_n_95,
      \data_reg[14][0]_0\ => registers_0_n_40,
      \data_reg[15][0]\ => registers_0_n_93,
      \data_reg[16][0]\ => registers_0_n_78,
      \data_reg[17][0]\ => registers_0_n_85,
      \data_reg[18][0]\ => registers_0_n_65,
      \data_reg[19][0]\ => registers_0_n_54,
      \data_reg[19][0]_0\ => registers_0_n_96,
      \data_reg[1][0]\(0) => \data_reg[1]_0\(0),
      \data_reg[20][0]\ => registers_0_n_89,
      \data_reg[21][0]\ => registers_0_n_92,
      \data_reg[22][0]\ => registers_0_n_79,
      \data_reg[27][0]\ => registers_0_n_56,
      \data_reg[2][0]\ => registers_0_n_71,
      \data_reg[2][0]_0\ => registers_0_n_12,
      \data_reg[30][0]\ => registers_0_n_55,
      \data_reg[32][0]\ => registers_0_n_62,
      \data_reg[33][0]\ => registers_0_n_84,
      \data_reg[33][0]_0\ => registers_0_n_88,
      \data_reg[34][0]\ => registers_0_n_102,
      \data_reg[35][0]\ => registers_0_n_39,
      \data_reg[35][0]_0\ => registers_0_n_87,
      \data_reg[36][0]\ => registers_0_n_58,
      \data_reg[36][0]_0\ => registers_0_n_83,
      \data_reg[37][0]\ => registers_0_n_90,
      \data_reg[38][0]\ => registers_0_n_43,
      \data_reg[39][0]\ => registers_0_n_91,
      \data_reg[3][5]\ => registers_0_n_44,
      \data_reg[3][5]_0\ => registers_0_n_59,
      \data_reg[40][0]\ => registers_0_n_106,
      \data_reg[42][0]\ => registers_0_n_41,
      \data_reg[43][0]\ => registers_0_n_100,
      \data_reg[45][0]\ => registers_0_n_101,
      \data_reg[45][0]_0\ => registers_0_n_81,
      \data_reg[46][0]\ => registers_0_n_80,
      \data_reg[47][0]\ => registers_0_n_63,
      \data_reg[47][0]_0\ => registers_0_n_94,
      \data_reg[49][0]\ => registers_0_n_98,
      \data_reg[4][0]\ => registers_0_n_46,
      \data_reg[4][0]_0\ => registers_0_n_2,
      \data_reg[50][0]\ => registers_0_n_103,
      \data_reg[52][0]\ => registers_0_n_105,
      \data_reg[53][0]\ => registers_0_n_97,
      \data_reg[58][0]\ => registers_0_n_107,
      \data_reg[59][0]\ => registers_0_n_57,
      \data_reg[5][0]\ => registers_0_n_23,
      \data_reg[5][4]\ => registers_0_n_75,
      \data_reg[61][0]\ => registers_0_n_35,
      \data_reg[62][0]\ => registers_0_n_36,
      \data_reg[62][0]_0\ => registers_0_n_104,
      \data_reg[63][0]\ => registers_0_n_99,
      \data_reg[6][4]\(1) => \data_reg[6]_2\(4),
      \data_reg[6][4]\(0) => \data_reg[6]_2\(0),
      \data_reg[8][0]\ => registers_0_n_82,
      \data_reg[9][0]\ => registers_0_n_86,
      dout(13 downto 8) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(7 downto 4) => \^dout\(3 downto 0),
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(3 downto 0),
      \goreg_bm.dout_i_reg[0]\ => \goreg_bm.dout_i_reg[0]\,
      \goreg_bm.dout_i_reg[10]\(0) => \data_reg[19]0\,
      \goreg_bm.dout_i_reg[11]\(0) => \data_reg[8]0\,
      \goreg_bm.dout_i_reg[11]_0\(0) => \data_reg[48]0\,
      \goreg_bm.dout_i_reg[11]_1\(0) => \data_reg[12]0\,
      \goreg_bm.dout_i_reg[11]_2\(0) => \data_reg[53]0\,
      \goreg_bm.dout_i_reg[11]_3\ => \^goreg_bm.dout_i_reg[11]_0\,
      \goreg_bm.dout_i_reg[11]_4\ => rtc_0_n_103,
      \goreg_bm.dout_i_reg[11]_5\ => \^goreg_bm.dout_i_reg[11]_1\,
      \goreg_bm.dout_i_reg[12]\(0) => \data_reg[17]0\,
      \goreg_bm.dout_i_reg[12]_0\(0) => \data_reg[51]0\,
      \goreg_bm.dout_i_reg[12]_1\(0) => \data_reg[57]0\,
      \goreg_bm.dout_i_reg[12]_2\ => \^goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[13]\(0) => \data_reg[61]0\,
      \goreg_bm.dout_i_reg[13]_0\(0) => \data_reg[30]0\,
      \goreg_bm.dout_i_reg[13]_1\(0) => \data_reg[58]0\,
      \goreg_bm.dout_i_reg[13]_2\(0) => \data_reg[31]0\,
      \goreg_bm.dout_i_reg[13]_3\(0) => \data_reg[14]0\,
      \goreg_bm.dout_i_reg[13]_4\(0) => \data_reg[49]0\,
      \goreg_bm.dout_i_reg[1]\ => \^goreg_bm.dout_i_reg[1]\,
      \goreg_bm.dout_i_reg[2]\ => \^goreg_bm.dout_i_reg[2]\,
      \goreg_bm.dout_i_reg[6]\ => \^goreg_bm.dout_i_reg[6]\,
      \goreg_bm.dout_i_reg[8]\(0) => \data_reg[38]0\,
      \goreg_bm.dout_i_reg[9]\(0) => \data_reg[52]0\,
      \guf.guf1.underflow_i_reg\(0) => \data_reg[37]0\,
      i2c_rw_reg => i2c_rw_reg,
      i2c_rw_reg_0 => i2c_rw_reg_0,
      old_scl_reg => old_scl_reg,
      reset => reset,
      rtc_0_rd_reg_o(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      scl_i => scl_i,
      scl_reg => scl_reg,
      scl_reg_0 => scl_reg_0,
      \scl_sr_reg[1]\(1 downto 0) => \scl_sr_reg[1]\(1 downto 0),
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg => sda_o_reg,
      sda_o_reg_0 => registers_0_n_110,
      sda_reg => sda_reg_0,
      \sda_sr_reg[1]\(1 downto 0) => \sda_sr_reg[1]\(1 downto 0),
      underflow => \^underflow\,
      update_i_reg(0) => \data_reg[23]0\,
      update_t_reg => \^rtc_0_update_t\,
      update_t_reg_0 => \^update_t_reg\,
      update_t_reg_1(0) => \data_reg[34]0\,
      update_t_reg_2(0) => \data_reg[46]0\,
      update_t_reg_3 => update_t_reg_3,
      \wr_data_reg[11]\ => \^update_i\,
      \wr_data_reg[11]_0\(0) => p_0_in(3),
      \wr_data_reg[8]\(2) => \inst/refresh_reg\(6),
      \wr_data_reg[8]\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      \wr_reg_o_reg[0]\(0) => \data_reg[7]0\,
      \wr_reg_o_reg[0]_0\(0) => \data_reg[33]0\,
      \wr_reg_o_reg[1]\(0) => \data_reg[27]0\,
      \wr_reg_o_reg[1]_0\ => rtc_0_n_81,
      \wr_reg_o_reg[2]\ => \^wr_reg_o_reg[2]\,
      \wr_reg_o_reg[2]_0\ => rtc_0_n_118,
      \wr_reg_o_reg[2]_1\ => rtc_0_n_133,
      \wr_reg_o_reg[3]\(10) => rtc_0_n_17,
      \wr_reg_o_reg[3]\(9) => rtc_0_n_18,
      \wr_reg_o_reg[3]\(8) => rtc_0_n_19,
      \wr_reg_o_reg[3]\(7) => rtc_0_n_20,
      \wr_reg_o_reg[3]\(6) => rtc_0_n_21,
      \wr_reg_o_reg[3]\(5) => rtc_0_n_22,
      \wr_reg_o_reg[3]\(4) => rtc_0_n_23,
      \wr_reg_o_reg[3]\(3) => rtc_0_n_24,
      \wr_reg_o_reg[3]\(2) => rtc_0_n_25,
      \wr_reg_o_reg[3]\(1) => rtc_0_n_26,
      \wr_reg_o_reg[3]\(0) => rtc_0_n_27,
      \wr_reg_o_reg[3]_0\(0) => \data_reg[20]0\,
      \wr_reg_o_reg[3]_1\(0) => \data_reg[39]0\,
      \wr_reg_o_reg[3]_2\(0) => \data_reg[11]0\,
      \wr_reg_o_reg[3]_3\(0) => \data_reg[10]0\,
      \wr_reg_o_reg[3]_4\(0) => \data_reg[13]0\,
      \wr_reg_o_reg[3]_5\(0) => \data_reg[42]0\,
      \wr_reg_o_reg[3]_6\(0) => \data_reg[50]0\,
      \wr_reg_o_reg[3]_7\(0) => \data_reg[9]0\,
      \wr_reg_o_reg[3]_8\(0) => \data_reg[43]0\,
      \wr_reg_o_reg[4]\(0) => \data_reg[54]0\,
      \wr_reg_o_reg[4]_0\(0) => \data_reg[62]0\,
      \wr_reg_o_reg[4]_1\(0) => \data_reg[56]0\,
      \wr_reg_o_reg[4]_10\ => \^wr_reg_o_reg[4]\,
      \wr_reg_o_reg[4]_11\ => rtc_0_n_110,
      \wr_reg_o_reg[4]_2\(0) => \data_reg[18]0\,
      \wr_reg_o_reg[4]_3\(0) => \data_reg[55]0\,
      \wr_reg_o_reg[4]_4\(0) => \data_reg[40]0\,
      \wr_reg_o_reg[4]_5\(0) => \data_reg[45]0\,
      \wr_reg_o_reg[4]_6\(0) => \data_reg[59]0\,
      \wr_reg_o_reg[4]_7\(0) => \data_reg[60]0\,
      \wr_reg_o_reg[4]_8\(0) => \data_reg[15]0\,
      \wr_reg_o_reg[4]_9\(0) => \data_reg[47]0\,
      \wr_reg_o_reg[5]\(0) => \data_reg[16]0\,
      \wr_reg_o_reg[5]_0\(0) => \data_reg[25]0\,
      \wr_reg_o_reg[5]_1\(0) => \data_reg[24]0\,
      \wr_reg_o_reg[5]_10\(0) => \data_reg[41]0\,
      \wr_reg_o_reg[5]_11\ => \^wr_reg_o_reg[5]\,
      \wr_reg_o_reg[5]_12\ => \wr_reg_o_reg[5]_0\,
      \wr_reg_o_reg[5]_2\(0) => \data_reg[29]0\,
      \wr_reg_o_reg[5]_3\(0) => \data_reg[35]0\,
      \wr_reg_o_reg[5]_4\(0) => \data_reg[22]0\,
      \wr_reg_o_reg[5]_5\(0) => \data_reg[21]0\,
      \wr_reg_o_reg[5]_6\ => rtc_0_n_64,
      \wr_reg_o_reg[5]_7\(0) => \data_reg[32]0\,
      \wr_reg_o_reg[5]_8\(0) => \data_reg[44]0\,
      \wr_reg_o_reg[5]_9\(0) => \data_reg[36]0\
    );
rtc_reset_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => rtc_reset_0_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_wrapper is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
end zxnexys_zxrtc_0_0_rtcc_wrapper;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_wrapper is
  signal \axi_controller_0/inst/cState\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \data[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][7]_i_1_n_0\ : STD_LOGIC;
  signal fifo_generator_1_underflow : STD_LOGIC;
  signal i2c_rw_i_1_n_0 : STD_LOGIC;
  signal \registers_0/data3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \registers_0/data_reg[0]_1\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \registers_0/data_reg[1]_0\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \registers_0/data_reg[3]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \registers_0/inst/update_i\ : STD_LOGIC;
  signal registers_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \rtc_0/inst/ack14_out\ : STD_LOGIC;
  signal \rtc_0/p_0_in0_in\ : STD_LOGIC;
  signal \rtc_0/tmp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rtc_0_update_t : STD_LOGIC;
  signal rtcc_i_n_10 : STD_LOGIC;
  signal rtcc_i_n_11 : STD_LOGIC;
  signal rtcc_i_n_12 : STD_LOGIC;
  signal rtcc_i_n_13 : STD_LOGIC;
  signal rtcc_i_n_18 : STD_LOGIC;
  signal rtcc_i_n_20 : STD_LOGIC;
  signal rtcc_i_n_21 : STD_LOGIC;
  signal rtcc_i_n_26 : STD_LOGIC;
  signal rtcc_i_n_27 : STD_LOGIC;
  signal rtcc_i_n_28 : STD_LOGIC;
  signal rtcc_i_n_29 : STD_LOGIC;
  signal rtcc_i_n_30 : STD_LOGIC;
  signal rtcc_i_n_34 : STD_LOGIC;
  signal rtcc_i_n_35 : STD_LOGIC;
  signal rtcc_i_n_36 : STD_LOGIC;
  signal rtcc_i_n_37 : STD_LOGIC;
  signal rtcc_i_n_43 : STD_LOGIC;
  signal rtcc_i_n_45 : STD_LOGIC;
  signal rtcc_i_n_46 : STD_LOGIC;
  signal rtcc_i_n_48 : STD_LOGIC;
  signal rtcc_i_n_49 : STD_LOGIC;
  signal rtcc_i_n_51 : STD_LOGIC;
  signal rtcc_i_n_52 : STD_LOGIC;
  signal rtcc_i_n_53 : STD_LOGIC;
  signal rtcc_i_n_58 : STD_LOGIC;
  signal rtcc_i_n_59 : STD_LOGIC;
  signal rtcc_i_n_60 : STD_LOGIC;
  signal rtcc_i_n_61 : STD_LOGIC;
  signal rtcc_i_n_62 : STD_LOGIC;
  signal rtcc_i_n_63 : STD_LOGIC;
  signal rtcc_i_n_64 : STD_LOGIC;
  signal rtcc_i_n_65 : STD_LOGIC;
  signal rtcc_i_n_66 : STD_LOGIC;
  signal rtcc_i_n_67 : STD_LOGIC;
  signal rtcc_i_n_68 : STD_LOGIC;
  signal rtcc_i_n_69 : STD_LOGIC;
  signal rtcc_i_n_70 : STD_LOGIC;
  signal rtcc_i_n_71 : STD_LOGIC;
  signal rtcc_i_n_72 : STD_LOGIC;
  signal rtcc_i_n_73 : STD_LOGIC;
  signal rtcc_i_n_74 : STD_LOGIC;
  signal rtcc_i_n_75 : STD_LOGIC;
  signal rtcc_i_n_76 : STD_LOGIC;
  signal rtcc_i_n_77 : STD_LOGIC;
  signal rtcc_i_n_78 : STD_LOGIC;
  signal rtcc_i_n_79 : STD_LOGIC;
  signal rtcc_i_n_80 : STD_LOGIC;
  signal rtcc_i_n_81 : STD_LOGIC;
  signal rtcc_i_n_82 : STD_LOGIC;
  signal rtcc_i_n_83 : STD_LOGIC;
  signal rtcc_i_n_84 : STD_LOGIC;
  signal rtcc_i_n_86 : STD_LOGIC;
  signal rtcc_i_n_87 : STD_LOGIC;
  signal rtcc_i_n_88 : STD_LOGIC;
  signal rtcc_i_n_89 : STD_LOGIC;
  signal rtcc_i_n_9 : STD_LOGIC;
  signal rtcc_i_n_90 : STD_LOGIC;
  signal rtcc_i_n_91 : STD_LOGIC;
  signal rtcc_i_n_92 : STD_LOGIC;
  signal scl_i_1_n_0 : STD_LOGIC;
  signal sda_i_1_n_0 : STD_LOGIC;
  signal \^sda_o\ : STD_LOGIC;
  signal sda_o_i_1_n_0 : STD_LOGIC;
  signal \timeout[13]_i_1_n_0\ : STD_LOGIC;
  signal update_t_i_1_n_0 : STD_LOGIC;
begin
  sda_o <= \^sda_o\;
\data[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => registers_0_fifo_read_RD_DATA(4),
      I3 => fifo_generator_1_underflow,
      I4 => rtcc_i_n_69,
      I5 => \registers_0/data_reg[0]_1\(4),
      O => \data[0][4]_i_1_n_0\
    );
\data[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_91,
      I4 => rtcc_i_n_69,
      I5 => \registers_0/data_reg[0]_1\(5),
      O => \data[0][5]_i_1_n_0\
    );
\data[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => rtcc_i_n_46,
      I1 => rtcc_i_n_67,
      I2 => rtcc_i_n_69,
      I3 => \registers_0/data_reg[0]_1\(6),
      O => \data[0][6]_i_1_n_0\
    );
\data[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_70,
      I5 => \registers_0/data_reg[0]_1\(7),
      O => \data[0][7]_i_1_n_0\
    );
\data[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => registers_0_fifo_read_RD_DATA(4),
      I3 => fifo_generator_1_underflow,
      I4 => rtcc_i_n_73,
      I5 => \registers_0/data_reg[1]_0\(4),
      O => \data[1][4]_i_1_n_0\
    );
\data[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_92,
      I4 => rtcc_i_n_73,
      I5 => \registers_0/data_reg[1]_0\(5),
      O => \data[1][5]_i_1_n_0\
    );
\data[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => rtcc_i_n_67,
      I1 => rtcc_i_n_45,
      I2 => rtcc_i_n_73,
      I3 => \registers_0/data_reg[1]_0\(6),
      O => \data[1][6]_i_1_n_0\
    );
\data[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_74,
      I5 => \registers_0/data_reg[1]_0\(7),
      O => \data[1][7]_i_1_n_0\
    );
\data[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => rtcc_i_n_90,
      I3 => rtcc_i_n_89,
      I4 => rtcc_i_n_71,
      I5 => rtcc_i_n_21,
      O => \data[2][4]_i_1_n_0\
    );
\data[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_88,
      I4 => rtcc_i_n_71,
      I5 => rtcc_i_n_20,
      O => \data[2][5]_i_1_n_0\
    );
\data[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_72,
      I5 => \registers_0/data3\(0),
      O => \data[2][6]_i_1_n_0\
    );
\data[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_72,
      I5 => rtcc_i_n_18,
      O => \data[2][7]_i_1_n_0\
    );
\data[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEE0"
    )
        port map (
      I0 => rtcc_i_n_80,
      I1 => rtcc_i_n_78,
      I2 => rtcc_i_n_76,
      I3 => rtcc_i_n_34,
      I4 => \registers_0/data_reg[3]_3\(0),
      O => \data[3][0]_i_1_n_0\
    );
\data[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAFFEAEAEA00"
    )
        port map (
      I0 => rtcc_i_n_64,
      I1 => \registers_0/data_reg[3]_3\(0),
      I2 => rtcc_i_n_61,
      I3 => rtcc_i_n_76,
      I4 => rtcc_i_n_34,
      I5 => \registers_0/data_reg[3]_3\(1),
      O => \data[3][1]_i_1_n_0\
    );
\data[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEE0"
    )
        port map (
      I0 => rtcc_i_n_60,
      I1 => rtcc_i_n_79,
      I2 => rtcc_i_n_76,
      I3 => rtcc_i_n_34,
      I4 => \registers_0/data_reg[3]_3\(2),
      O => \data[3][2]_i_1_n_0\
    );
\data[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => rtcc_i_n_62,
      I3 => rtcc_i_n_9,
      I4 => rtcc_i_n_65,
      I5 => rtcc_i_n_13,
      O => \data[4][4]_i_1_n_0\
    );
\data[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtcc_i_n_58,
      I2 => rtcc_i_n_63,
      I3 => rtcc_i_n_9,
      I4 => rtcc_i_n_65,
      I5 => rtcc_i_n_12,
      O => \data[4][5]_i_1_n_0\
    );
\data[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_75,
      I5 => rtcc_i_n_11,
      O => \data[4][6]_i_1_n_0\
    );
\data[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_75,
      I5 => rtcc_i_n_10,
      O => \data[4][7]_i_1_n_0\
    );
\data[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => rtcc_i_n_77,
      I1 => rtcc_i_n_26,
      I2 => rtcc_i_n_68,
      I3 => rtcc_i_n_66,
      I4 => rtcc_i_n_30,
      O => \data[5][4]_i_1_n_0\
    );
\data[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(5),
      I4 => rtcc_i_n_59,
      I5 => rtcc_i_n_29,
      O => \data[5][5]_i_1_n_0\
    );
\data[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_59,
      I5 => rtcc_i_n_28,
      O => \data[5][6]_i_1_n_0\
    );
\data[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_59,
      I5 => rtcc_i_n_27,
      O => \data[5][7]_i_1_n_0\
    );
i2c_rw_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA338A00"
    )
        port map (
      I0 => \rtc_0/tmp\(0),
      I1 => \rtc_0/inst/ack14_out\,
      I2 => reset,
      I3 => rtcc_i_n_81,
      I4 => rtcc_i_n_37,
      O => i2c_rw_i_1_n_0
    );
rtcc_i: entity work.zxnexys_zxrtc_0_0_rtcc
     port map (
      Q(5 downto 2) => \axi_controller_0/inst/cState\(5 downto 2),
      Q(1) => rtcc_i_n_43,
      Q(0) => \axi_controller_0/inst/cState\(0),
      ack14_out => \rtc_0/inst/ack14_out\,
      ack_reg => rtcc_i_n_48,
      \bcnt_reg[0]\ => rtcc_i_n_49,
      \bcnt_reg[0]_0\ => rtcc_i_n_86,
      \bcnt_reg[1]\ => rtcc_i_n_81,
      \bcnt_reg[1]_0\ => rtcc_i_n_84,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]\ => rtcc_i_n_87,
      \cnt_reg[1]\ => rtcc_i_n_83,
      data3(0) => \registers_0/data3\(0),
      \data_o_reg[4]\ => rtcc_i_n_77,
      \data_o_reg[7]\(3 downto 0) => rtc_0_data_o(7 downto 4),
      \data_reg[0][0]\ => rtcc_i_n_69,
      \data_reg[0][4]\ => \data[0][4]_i_1_n_0\,
      \data_reg[0][5]\ => \data[0][5]_i_1_n_0\,
      \data_reg[0][6]\ => \data[0][6]_i_1_n_0\,
      \data_reg[0][7]\(3 downto 0) => \registers_0/data_reg[0]_1\(7 downto 4),
      \data_reg[0][7]_0\ => \data[0][7]_i_1_n_0\,
      \data_reg[1][4]\ => \data[1][4]_i_1_n_0\,
      \data_reg[1][5]\ => rtcc_i_n_76,
      \data_reg[1][5]_0\ => \data[1][5]_i_1_n_0\,
      \data_reg[1][6]\ => rtcc_i_n_9,
      \data_reg[1][6]_0\ => \data[1][6]_i_1_n_0\,
      \data_reg[1][7]\(3 downto 0) => \registers_0/data_reg[1]_0\(7 downto 4),
      \data_reg[1][7]_0\ => \data[1][7]_i_1_n_0\,
      \data_reg[2][1]\ => rtcc_i_n_89,
      \data_reg[2][4]\ => rtcc_i_n_21,
      \data_reg[2][4]_0\ => rtcc_i_n_88,
      \data_reg[2][4]_1\ => \data[2][4]_i_1_n_0\,
      \data_reg[2][5]\ => rtcc_i_n_20,
      \data_reg[2][5]_0\ => \data[2][5]_i_1_n_0\,
      \data_reg[2][6]\ => \data[2][6]_i_1_n_0\,
      \data_reg[2][7]\ => rtcc_i_n_18,
      \data_reg[2][7]_0\ => \data[2][7]_i_1_n_0\,
      \data_reg[3][0]\ => \data[3][0]_i_1_n_0\,
      \data_reg[3][1]\ => \data[3][1]_i_1_n_0\,
      \data_reg[3][2]\(2 downto 0) => \registers_0/data_reg[3]_3\(2 downto 0),
      \data_reg[3][2]_0\ => \data[3][2]_i_1_n_0\,
      \data_reg[4][4]\ => rtcc_i_n_13,
      \data_reg[4][4]_0\ => \data[4][4]_i_1_n_0\,
      \data_reg[4][5]\ => rtcc_i_n_12,
      \data_reg[4][5]_0\ => \data[4][5]_i_1_n_0\,
      \data_reg[4][6]\ => rtcc_i_n_11,
      \data_reg[4][6]_0\ => \data[4][6]_i_1_n_0\,
      \data_reg[4][7]\ => rtcc_i_n_10,
      \data_reg[4][7]_0\ => \data[4][7]_i_1_n_0\,
      \data_reg[5][4]\ => rtcc_i_n_30,
      \data_reg[5][4]_0\ => rtcc_i_n_66,
      \data_reg[5][4]_1\ => \data[5][4]_i_1_n_0\,
      \data_reg[5][5]\ => rtcc_i_n_29,
      \data_reg[5][5]_0\ => \data[5][5]_i_1_n_0\,
      \data_reg[5][6]\ => rtcc_i_n_28,
      \data_reg[5][6]_0\ => \data[5][6]_i_1_n_0\,
      \data_reg[5][7]\ => rtcc_i_n_27,
      \data_reg[5][7]_0\ => \data[5][7]_i_1_n_0\,
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(7 downto 4),
      \goreg_bm.dout_i_reg[0]\ => rtcc_i_n_80,
      \goreg_bm.dout_i_reg[11]\ => rtcc_i_n_26,
      \goreg_bm.dout_i_reg[11]_0\ => rtcc_i_n_59,
      \goreg_bm.dout_i_reg[11]_1\ => rtcc_i_n_70,
      \goreg_bm.dout_i_reg[12]\ => rtcc_i_n_73,
      \goreg_bm.dout_i_reg[12]_0\ => rtcc_i_n_74,
      \goreg_bm.dout_i_reg[1]\ => rtcc_i_n_64,
      \goreg_bm.dout_i_reg[2]\ => rtcc_i_n_60,
      \goreg_bm.dout_i_reg[4]\ => rtcc_i_n_62,
      \goreg_bm.dout_i_reg[4]_0\ => rtcc_i_n_90,
      \goreg_bm.dout_i_reg[5]\ => rtcc_i_n_63,
      \goreg_bm.dout_i_reg[5]_0\ => rtcc_i_n_91,
      \goreg_bm.dout_i_reg[5]_1\ => rtcc_i_n_92,
      \goreg_bm.dout_i_reg[6]\ => rtcc_i_n_67,
      \goreg_bm.dout_i_reg[9]\ => rtcc_i_n_65,
      \guf.guf1.underflow_i_reg\ => rtcc_i_n_61,
      i2c_rw_reg => rtcc_i_n_37,
      i2c_rw_reg_0 => i2c_rw_i_1_n_0,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      old_scl_reg => rtcc_i_n_82,
      reset => reset,
      rtc_0_update_t => rtc_0_update_t,
      scl_i => scl_i,
      scl_reg => rtcc_i_n_36,
      scl_reg_0 => scl_i_1_n_0,
      \scl_sr_reg[1]\(1) => rtcc_i_n_52,
      \scl_sr_reg[1]\(0) => rtcc_i_n_53,
      sda_i => sda_i,
      sda_o => \^sda_o\,
      sda_o_reg => sda_o_i_1_n_0,
      sda_reg => rtcc_i_n_35,
      sda_reg_0 => sda_i_1_n_0,
      \sda_sr_reg[1]\(1) => \rtc_0/p_0_in0_in\,
      \sda_sr_reg[1]\(0) => rtcc_i_n_51,
      \timeout_reg[13]\ => \timeout[13]_i_1_n_0\,
      \tmp_reg[0]\(0) => \rtc_0/tmp\(0),
      underflow => fifo_generator_1_underflow,
      update_i => \registers_0/inst/update_i\,
      update_i_reg => rtcc_i_n_45,
      update_i_reg_0 => rtcc_i_n_46,
      update_t_reg => rtcc_i_n_58,
      update_t_reg_0 => rtcc_i_n_71,
      update_t_reg_1 => rtcc_i_n_78,
      update_t_reg_2 => rtcc_i_n_79,
      update_t_reg_3 => update_t_i_1_n_0,
      \wr_reg_o_reg[2]\ => rtcc_i_n_75,
      \wr_reg_o_reg[4]\ => rtcc_i_n_72,
      \wr_reg_o_reg[5]\ => rtcc_i_n_34,
      \wr_reg_o_reg[5]_0\ => rtcc_i_n_68
    );
scl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => rtcc_i_n_52,
      I2 => rtcc_i_n_53,
      I3 => rtcc_i_n_36,
      O => scl_i_1_n_0
    );
sda_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => \rtc_0/p_0_in0_in\,
      I2 => rtcc_i_n_51,
      I3 => rtcc_i_n_35,
      O => sda_i_1_n_0
    );
sda_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAFFFFBABAFF00"
    )
        port map (
      I0 => rtcc_i_n_83,
      I1 => rtcc_i_n_84,
      I2 => rtcc_i_n_49,
      I3 => rtcc_i_n_87,
      I4 => rtcc_i_n_82,
      I5 => \^sda_o\,
      O => sda_o_i_1_n_0
    );
\timeout[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000101084"
    )
        port map (
      I0 => rtcc_i_n_43,
      I1 => \axi_controller_0/inst/cState\(5),
      I2 => \axi_controller_0/inst/cState\(3),
      I3 => \axi_controller_0/inst/cState\(2),
      I4 => \axi_controller_0/inst/cState\(4),
      I5 => \axi_controller_0/inst/cState\(0),
      O => \timeout[13]_i_1_n_0\
    );
update_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0040"
    )
        port map (
      I0 => rtcc_i_n_37,
      I1 => rtcc_i_n_86,
      I2 => rtcc_i_n_48,
      I3 => reset,
      I4 => rtc_0_update_t,
      O => update_t_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0 is
  port (
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    iic_rtcc_scl_o : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_sda_o : out STD_LOGIC;
    iic_rtcc_sda_t : out STD_LOGIC;
    reset : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of zxnexys_zxrtc_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0 : entity is "zxnexys_zxrtc_0_0,rtcc_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of zxnexys_zxrtc_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0 : entity is "rtcc_wrapper,Vivado 2021.2";
end zxnexys_zxrtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^scl_i\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_peripheral : signal is "xilinx.com:signal:clock:1.0 clk_peripheral CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk_peripheral : signal is "XIL_INTERFACENAME clk_peripheral, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zxnexys_zxclock_0_0_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_I";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_O";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_T";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_I";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_O";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_T";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of scl_i : signal is "specnext.com:specnext:rtc:1.0 rtc scl_out";
  attribute X_INTERFACE_INFO of scl_o : signal is "specnext.com:specnext:rtc:1.0 rtc scl_in";
  attribute X_INTERFACE_INFO of sda_i : signal is "specnext.com:specnext:rtc:1.0 rtc sda_out";
  attribute X_INTERFACE_INFO of sda_o : signal is "specnext.com:specnext:rtc:1.0 rtc sda_in";
begin
  \^scl_i\ <= scl_i;
  iic_rtcc_scl_o <= \<const0>\;
  iic_rtcc_sda_o <= \<const0>\;
  scl_o <= \^scl_i\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.zxnexys_zxrtc_0_0_rtcc_wrapper
     port map (
      clk_peripheral => clk_peripheral,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      reset => reset,
      scl_i => \^scl_i\,
      sda_i => sda_i,
      sda_o => sda_o
    );
end STRUCTURE;
