# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
pwd
# C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/PROBLEM 2
ls
# DECODER_4TO2.v  PROBLEM_2.v  vsim.wlf              work  
# ENCODER_4TO2.v  transcript   vsim_stacktrace.vstf        
vlog PROBLEM_2.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 09:54:53 on Aug 28,2025
# vlog -reportprogress 300 PROBLEM_2.v "+acc" 
# -- Compiling module ENCODER_4TO2
# -- Compiling module ENCODER_4TO2_tb
# -- Compiling module DECODER_4TO2
# -- Compiling module DECODER_4TO2_tb
# -- Compiling module PROBLEM_2
# -- Compiling module PROBLEM_2_tb
# 
# Top level modules:
# 	ENCODER_4TO2_tb
# 	DECODER_4TO2_tb
# 	PROBLEM_2_tb
# End time: 09:54:54 on Aug 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim PROBLEM_2_tb
# vsim PROBLEM_2_tb 
# Start time: 09:55:01 on Aug 28,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.PROBLEM_2_tb(fast)
# Loading work.PROBLEM_2(fast)
# Loading work.ENCODER_4TO2(fast)
# Loading work.DECODER_4TO2(fast)
add wave *
run -all
# d[0]=1 d[1]=0 d[2]=0 d[3]=0 g[3]=0 g[2]=0 g[1]=0 g[0]=1 Time=0
# d[0]=0 d[1]=1 d[2]=0 d[3]=0 g[3]=0 g[2]=1 g[1]=0 g[0]=0 Time=10
# d[0]=0 d[1]=0 d[2]=1 d[3]=0 g[3]=0 g[2]=0 g[1]=1 g[0]=0 Time=20
# d[0]=0 d[1]=0 d[2]=0 d[3]=1 g[3]=1 g[2]=0 g[1]=0 g[0]=0 Time=30
vlog PROBLEM_2.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:06:20 on Aug 28,2025
# vlog -reportprogress 300 PROBLEM_2.v "+acc" 
# -- Compiling module ENCODER_4TO2
# -- Compiling module ENCODER_4TO2_tb
# -- Compiling module DECODER_4TO2
# -- Compiling module DECODER_4TO2_tb
# -- Compiling module PROBLEM_2
# -- Compiling module PROBLEM_2_tb
# 
# Top level modules:
# 	ENCODER_4TO2_tb
# 	DECODER_4TO2_tb
# 	PROBLEM_2_tb
# End time: 10:06:20 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim PROBLEM_2_tb
# End time: 10:06:23 on Aug 28,2025, Elapsed time: 0:11:22
# Errors: 0, Warnings: 0
# vsim PROBLEM_2_tb 
# Start time: 10:06:23 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.PROBLEM_2_tb(fast)
# Loading work.PROBLEM_2(fast)
# Loading work.ENCODER_4TO2(fast)
# Loading work.DECODER_4TO2(fast)
run
# d[0]=1 d[1]=0 d[2]=0 d[3]=0 g[3]=0 g[2]=0 g[1]=0 g[0]=1 Time=0
# d[0]=0 d[1]=1 d[2]=0 d[3]=0 g[3]=0 g[2]=0 g[1]=1 g[0]=0 Time=10
# d[0]=0 d[1]=0 d[2]=1 d[3]=0 g[3]=0 g[2]=1 g[1]=0 g[0]=0 Time=20
# d[0]=0 d[1]=0 d[2]=0 d[3]=1 g[3]=1 g[2]=0 g[1]=0 g[0]=0 Time=30
vlog PROBLEM_2.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:08:01 on Aug 28,2025
# vlog -reportprogress 300 PROBLEM_2.v "+acc" 
# -- Compiling module ENCODER_4TO2
# -- Compiling module ENCODER_4TO2_tb
# -- Compiling module DECODER_4TO2
# -- Compiling module DECODER_4TO2_tb
# -- Compiling module PROBLEM_2
# -- Compiling module PROBLEM_2_tb
# 
# Top level modules:
# 	ENCODER_4TO2_tb
# 	DECODER_4TO2_tb
# 	PROBLEM_2_tb
# End time: 10:08:01 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim PROBLEM_2_tb
# End time: 10:08:04 on Aug 28,2025, Elapsed time: 0:01:41
# Errors: 0, Warnings: 0
# vsim PROBLEM_2_tb 
# Start time: 10:08:04 on Aug 28,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.PROBLEM_2_tb(fast)
# Loading work.PROBLEM_2(fast)
# Loading work.ENCODER_4TO2(fast)
# Loading work.DECODER_4TO2(fast)
add wave *
run -all
# d[0]=1 d[1]=0 d[2]=0 d[3]=0 g[3]=0 g[2]=0 g[1]=0 g[0]=1 Time=0
# d[0]=0 d[1]=1 d[2]=0 d[3]=0 g[3]=0 g[2]=0 g[1]=1 g[0]=0 Time=10
# d[0]=0 d[1]=0 d[2]=1 d[3]=0 g[3]=0 g[2]=1 g[1]=0 g[0]=0 Time=20
# d[0]=0 d[1]=0 d[2]=0 d[3]=1 g[3]=1 g[2]=0 g[1]=0 g[0]=0 Time=30
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/PROBLEM 2/wave.do}
vsim -debugdb_tb
# ** Error: (vish-3296) Unknown option '-debugdb_tb'.
# Use the -help option for complete vsim usage.
# Error loading design
vsim -debugdb PROBLEM_2_tb
# End time: 10:10:28 on Aug 28,2025, Elapsed time: 0:02:24
# Errors: 3, Warnings: 0
# vsim -debugdb PROBLEM_2_tb 
# Start time: 10:10:28 on Aug 28,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.PROBLEM_2_tb(fast)
# Loading work.PROBLEM_2(fast)
# Loading work.ENCODER_4TO2(fast)
# Loading work.DECODER_4TO2(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
quit -all
# unknown switch: -all
quit -sim
# End time: 10:11:46 on Aug 28,2025, Elapsed time: 0:01:18
# Errors: 1, Warnings: 2
