<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='sata_controller_core.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: sata_controller_core
    <br/>
    Created: Mar  6, 2012
    <br/>
    Updated: Nov 12, 2014
    <br/>
    SVN Updated: May  7, 2013
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     Verilog &amp; VHDL
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: GPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The SATA core implements the Command, Transport and Link Layers of
     <br/>
     the SATA protocol and provides a Physical Layer Wrapper for the GTX
     <br/>
     transceivers. The Physical Layer Wrapper also includes an Out of Band
     <br/>
     Signaling (OOB) controller state machine which deals with initialization
     <br/>
     and synchronization of the SATA link. It can interface with SATA 2
     <br/>
     Winchester style Hard Disks as well as Flash-based Solid State Drives
     <br/>
     The core provides a simple interface to issue READ/WRITE sector commands.
     <br/>
     The DATA interface is 32-bit FIFO like.
     <br/>
     A 150 MHz input reference clock is needed for the GTX transceivers.
     <br/>
     The output data is delivered 4 bytes @ 75 MHz (user output clock).
     <br/>
     A Xilinx base system with the SATA Core, a DDR interface and a Microblaze
     <br/>
     C test application is also provided under "trunk/sata2_bus_v1_00_a"
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
