
ubuntu-preinstalled/screen:     file format elf32-littlearm


Disassembly of section .init:

00003868 <.init>:
    3868:	push	{r3, lr}
    386c:	bl	62a8 <tcgetattr@plt+0x21d8>
    3870:	pop	{r3, pc}

Disassembly of section .plt:

00003874 <fdopen@plt-0x14>:
    3874:	push	{lr}		; (str lr, [sp, #-4]!)
    3878:	ldr	lr, [pc, #4]	; 3884 <fdopen@plt-0x4>
    387c:	add	lr, pc, lr
    3880:	ldr	pc, [lr, #8]!
    3884:	andeq	r5, r5, r4, asr #3

00003888 <fdopen@plt>:
    3888:	add	ip, pc, #0, 12
    388c:	add	ip, ip, #348160	; 0x55000
    3890:	ldr	pc, [ip, #452]!	; 0x1c4

00003894 <calloc@plt>:
    3894:	add	ip, pc, #0, 12
    3898:	add	ip, ip, #348160	; 0x55000
    389c:	ldr	pc, [ip, #444]!	; 0x1bc

000038a0 <strstr@plt>:
    38a0:	add	ip, pc, #0, 12
    38a4:	add	ip, ip, #348160	; 0x55000
    38a8:	ldr	pc, [ip, #436]!	; 0x1b4

000038ac <raise@plt>:
    38ac:	add	ip, pc, #0, 12
    38b0:	add	ip, ip, #348160	; 0x55000
    38b4:	ldr	pc, [ip, #428]!	; 0x1ac

000038b8 <getpwnam@plt>:
    38b8:	add	ip, pc, #0, 12
    38bc:	add	ip, ip, #348160	; 0x55000
    38c0:	ldr	pc, [ip, #420]!	; 0x1a4

000038c4 <tputs@plt>:
    38c4:			; <UNDEFINED> instruction: 0xe7fd4778
    38c8:	add	ip, pc, #0, 12
    38cc:	add	ip, ip, #348160	; 0x55000
    38d0:	ldr	pc, [ip, #408]!	; 0x198

000038d4 <strcmp@plt>:
    38d4:	add	ip, pc, #0, 12
    38d8:	add	ip, ip, #348160	; 0x55000
    38dc:	ldr	pc, [ip, #400]!	; 0x190

000038e0 <pam_start@plt>:
    38e0:	add	ip, pc, #0, 12
    38e4:	add	ip, ip, #348160	; 0x55000
    38e8:	ldr	pc, [ip, #392]!	; 0x188

000038ec <__cxa_finalize@plt>:
    38ec:	add	ip, pc, #0, 12
    38f0:	add	ip, ip, #348160	; 0x55000
    38f4:	ldr	pc, [ip, #384]!	; 0x180

000038f8 <getlogin@plt>:
    38f8:	add	ip, pc, #0, 12
    38fc:	add	ip, ip, #348160	; 0x55000
    3900:	ldr	pc, [ip, #376]!	; 0x178

00003904 <strtol@plt>:
    3904:	add	ip, pc, #0, 12
    3908:	add	ip, ip, #348160	; 0x55000
    390c:	ldr	pc, [ip, #368]!	; 0x170

00003910 <getpwuid@plt>:
    3910:	add	ip, pc, #0, 12
    3914:	add	ip, ip, #348160	; 0x55000
    3918:	ldr	pc, [ip, #360]!	; 0x168

0000391c <setsockopt@plt>:
    391c:	add	ip, pc, #0, 12
    3920:	add	ip, ip, #348160	; 0x55000
    3924:	ldr	pc, [ip, #352]!	; 0x160

00003928 <pause@plt>:
    3928:	add	ip, pc, #0, 12
    392c:	add	ip, ip, #348160	; 0x55000
    3930:	ldr	pc, [ip, #344]!	; 0x158

00003934 <fopen@plt>:
    3934:	add	ip, pc, #0, 12
    3938:	add	ip, ip, #348160	; 0x55000
    393c:	ldr	pc, [ip, #336]!	; 0x150

00003940 <pam_set_item@plt>:
    3940:	add	ip, pc, #0, 12
    3944:	add	ip, ip, #348160	; 0x55000
    3948:	ldr	pc, [ip, #328]!	; 0x148

0000394c <read@plt>:
    394c:	add	ip, pc, #0, 12
    3950:	add	ip, ip, #348160	; 0x55000
    3954:	ldr	pc, [ip, #320]!	; 0x140

00003958 <tcflush@plt>:
    3958:	add	ip, pc, #0, 12
    395c:	add	ip, ip, #348160	; 0x55000
    3960:	ldr	pc, [ip, #312]!	; 0x138

00003964 <__read_chk@plt>:
    3964:	add	ip, pc, #0, 12
    3968:	add	ip, ip, #348160	; 0x55000
    396c:	ldr	pc, [ip, #304]!	; 0x130

00003970 <fflush@plt>:
    3970:	add	ip, pc, #0, 12
    3974:	add	ip, ip, #348160	; 0x55000
    3978:	ldr	pc, [ip, #296]!	; 0x128

0000397c <getuid@plt>:
    397c:	add	ip, pc, #0, 12
    3980:	add	ip, ip, #348160	; 0x55000
    3984:	ldr	pc, [ip, #288]!	; 0x120

00003988 <getspnam@plt>:
    3988:	add	ip, pc, #0, 12
    398c:	add	ip, ip, #348160	; 0x55000
    3990:	ldr	pc, [ip, #280]!	; 0x118

00003994 <memmove@plt>:
    3994:			; <UNDEFINED> instruction: 0xe7fd4778
    3998:	add	ip, pc, #0, 12
    399c:	add	ip, ip, #348160	; 0x55000
    39a0:	ldr	pc, [ip, #268]!	; 0x10c

000039a4 <__memmove_chk@plt>:
    39a4:	add	ip, pc, #0, 12
    39a8:	add	ip, ip, #348160	; 0x55000
    39ac:	ldr	pc, [ip, #260]!	; 0x104

000039b0 <free@plt>:
    39b0:			; <UNDEFINED> instruction: 0xe7fd4778
    39b4:	add	ip, pc, #0, 12
    39b8:	add	ip, ip, #348160	; 0x55000
    39bc:	ldr	pc, [ip, #248]!	; 0xf8

000039c0 <fgets@plt>:
    39c0:	add	ip, pc, #0, 12
    39c4:	add	ip, ip, #348160	; 0x55000
    39c8:	ldr	pc, [ip, #240]!	; 0xf0

000039cc <pututline@plt>:
    39cc:	add	ip, pc, #0, 12
    39d0:	add	ip, ip, #348160	; 0x55000
    39d4:	ldr	pc, [ip, #232]!	; 0xe8

000039d8 <_exit@plt>:
    39d8:	add	ip, pc, #0, 12
    39dc:	add	ip, ip, #348160	; 0x55000
    39e0:	ldr	pc, [ip, #224]!	; 0xe0

000039e4 <__vsnprintf_chk@plt>:
    39e4:	add	ip, pc, #0, 12
    39e8:	add	ip, ip, #348160	; 0x55000
    39ec:	ldr	pc, [ip, #216]!	; 0xd8

000039f0 <memcpy@plt>:
    39f0:	add	ip, pc, #0, 12
    39f4:	add	ip, ip, #348160	; 0x55000
    39f8:	ldr	pc, [ip, #208]!	; 0xd0

000039fc <tcsendbreak@plt>:
    39fc:	add	ip, pc, #0, 12
    3a00:	add	ip, ip, #348160	; 0x55000
    3a04:	ldr	pc, [ip, #200]!	; 0xc8

00003a08 <execvp@plt>:
    3a08:	add	ip, pc, #0, 12
    3a0c:	add	ip, ip, #348160	; 0x55000
    3a10:	ldr	pc, [ip, #192]!	; 0xc0

00003a14 <addToUtmp@plt>:
    3a14:	add	ip, pc, #0, 12
    3a18:	add	ip, ip, #348160	; 0x55000
    3a1c:	ldr	pc, [ip, #184]!	; 0xb8

00003a20 <time@plt>:
    3a20:	add	ip, pc, #0, 12
    3a24:	add	ip, ip, #348160	; 0x55000
    3a28:	ldr	pc, [ip, #176]!	; 0xb0

00003a2c <tcsetpgrp@plt>:
    3a2c:	add	ip, pc, #0, 12
    3a30:	add	ip, ip, #348160	; 0x55000
    3a34:	ldr	pc, [ip, #168]!	; 0xa8

00003a38 <sendmsg@plt>:
    3a38:	add	ip, pc, #0, 12
    3a3c:	add	ip, ip, #348160	; 0x55000
    3a40:	ldr	pc, [ip, #160]!	; 0xa0

00003a44 <ftell@plt>:
    3a44:	add	ip, pc, #0, 12
    3a48:	add	ip, ip, #348160	; 0x55000
    3a4c:	ldr	pc, [ip, #152]!	; 0x98

00003a50 <tgoto@plt>:
    3a50:	add	ip, pc, #0, 12
    3a54:	add	ip, ip, #348160	; 0x55000
    3a58:	ldr	pc, [ip, #144]!	; 0x90

00003a5c <memcmp@plt>:
    3a5c:	add	ip, pc, #0, 12
    3a60:	add	ip, ip, #348160	; 0x55000
    3a64:	ldr	pc, [ip, #136]!	; 0x88

00003a68 <select@plt>:
    3a68:	add	ip, pc, #0, 12
    3a6c:	add	ip, ip, #348160	; 0x55000
    3a70:	ldr	pc, [ip, #128]!	; 0x80

00003a74 <sleep@plt>:
    3a74:	add	ip, pc, #0, 12
    3a78:	add	ip, ip, #348160	; 0x55000
    3a7c:	ldr	pc, [ip, #120]!	; 0x78

00003a80 <stpcpy@plt>:
    3a80:	add	ip, pc, #0, 12
    3a84:	add	ip, ip, #348160	; 0x55000
    3a88:	ldr	pc, [ip, #112]!	; 0x70

00003a8c <ctime@plt>:
    3a8c:	add	ip, pc, #0, 12
    3a90:	add	ip, ip, #348160	; 0x55000
    3a94:	ldr	pc, [ip, #104]!	; 0x68

00003a98 <__strncpy_chk@plt>:
    3a98:	add	ip, pc, #0, 12
    3a9c:	add	ip, ip, #348160	; 0x55000
    3aa0:	ldr	pc, [ip, #96]!	; 0x60

00003aa4 <strdup@plt>:
    3aa4:	add	ip, pc, #0, 12
    3aa8:	add	ip, ip, #348160	; 0x55000
    3aac:	ldr	pc, [ip, #88]!	; 0x58

00003ab0 <pam_end@plt>:
    3ab0:	add	ip, pc, #0, 12
    3ab4:	add	ip, ip, #348160	; 0x55000
    3ab8:	ldr	pc, [ip, #80]!	; 0x50

00003abc <__stack_chk_fail@plt>:
    3abc:	add	ip, pc, #0, 12
    3ac0:	add	ip, ip, #348160	; 0x55000
    3ac4:	ldr	pc, [ip, #72]!	; 0x48

00003ac8 <alarm@plt>:
    3ac8:	add	ip, pc, #0, 12
    3acc:	add	ip, ip, #348160	; 0x55000
    3ad0:	ldr	pc, [ip, #64]!	; 0x40

00003ad4 <execvpe@plt>:
    3ad4:	add	ip, pc, #0, 12
    3ad8:	add	ip, ip, #348160	; 0x55000
    3adc:	ldr	pc, [ip, #56]!	; 0x38

00003ae0 <unlink@plt>:
    3ae0:	add	ip, pc, #0, 12
    3ae4:	add	ip, ip, #348160	; 0x55000
    3ae8:	ldr	pc, [ip, #48]!	; 0x30

00003aec <rindex@plt>:
    3aec:	add	ip, pc, #0, 12
    3af0:	add	ip, ip, #348160	; 0x55000
    3af4:	ldr	pc, [ip, #40]!	; 0x28

00003af8 <realloc@plt>:
    3af8:	add	ip, pc, #0, 12
    3afc:	add	ip, ip, #348160	; 0x55000
    3b00:	ldr	pc, [ip, #32]!

00003b04 <killpg@plt>:
    3b04:	add	ip, pc, #0, 12
    3b08:	add	ip, ip, #348160	; 0x55000
    3b0c:	ldr	pc, [ip, #24]!

00003b10 <dup@plt>:
    3b10:	add	ip, pc, #0, 12
    3b14:	add	ip, ip, #348160	; 0x55000
    3b18:	ldr	pc, [ip, #16]!

00003b1c <__fdelt_chk@plt>:
    3b1c:	add	ip, pc, #0, 12
    3b20:	add	ip, ip, #348160	; 0x55000
    3b24:	ldr	pc, [ip, #8]!

00003b28 <wait@plt>:
    3b28:	add	ip, pc, #0, 12
    3b2c:	add	ip, ip, #348160	; 0x55000
    3b30:	ldr	pc, [ip, #0]!

00003b34 <chdir@plt>:
    3b34:	add	ip, pc, #0, 12
    3b38:	add	ip, ip, #84, 20	; 0x54000
    3b3c:	ldr	pc, [ip, #4088]!	; 0xff8

00003b40 <unlockpt@plt>:
    3b40:	add	ip, pc, #0, 12
    3b44:	add	ip, ip, #84, 20	; 0x54000
    3b48:	ldr	pc, [ip, #4080]!	; 0xff0

00003b4c <geteuid@plt>:
    3b4c:	add	ip, pc, #0, 12
    3b50:	add	ip, ip, #84, 20	; 0x54000
    3b54:	ldr	pc, [ip, #4072]!	; 0xfe8

00003b58 <__xstat@plt>:
    3b58:	add	ip, pc, #0, 12
    3b5c:	add	ip, ip, #84, 20	; 0x54000
    3b60:	ldr	pc, [ip, #4064]!	; 0xfe0

00003b64 <accept@plt>:
    3b64:	add	ip, pc, #0, 12
    3b68:	add	ip, ip, #84, 20	; 0x54000
    3b6c:	ldr	pc, [ip, #4056]!	; 0xfd8

00003b70 <index@plt>:
    3b70:	add	ip, pc, #0, 12
    3b74:	add	ip, ip, #84, 20	; 0x54000
    3b78:	ldr	pc, [ip, #4048]!	; 0xfd0

00003b7c <cfsetospeed@plt>:
    3b7c:	add	ip, pc, #0, 12
    3b80:	add	ip, ip, #84, 20	; 0x54000
    3b84:	ldr	pc, [ip, #4040]!	; 0xfc8

00003b88 <__poll_chk@plt>:
    3b88:	add	ip, pc, #0, 12
    3b8c:	add	ip, ip, #84, 20	; 0x54000
    3b90:	ldr	pc, [ip, #4032]!	; 0xfc0

00003b94 <readlink@plt>:
    3b94:	add	ip, pc, #0, 12
    3b98:	add	ip, ip, #84, 20	; 0x54000
    3b9c:	ldr	pc, [ip, #4024]!	; 0xfb8

00003ba0 <getegid@plt>:
    3ba0:	add	ip, pc, #0, 12
    3ba4:	add	ip, ip, #84, 20	; 0x54000
    3ba8:	ldr	pc, [ip, #4016]!	; 0xfb0

00003bac <sigaction@plt>:
    3bac:	add	ip, pc, #0, 12
    3bb0:	add	ip, ip, #84, 20	; 0x54000
    3bb4:	ldr	pc, [ip, #4008]!	; 0xfa8

00003bb8 <__memcpy_chk@plt>:
    3bb8:	add	ip, pc, #0, 12
    3bbc:	add	ip, ip, #84, 20	; 0x54000
    3bc0:	ldr	pc, [ip, #4000]!	; 0xfa0

00003bc4 <fwrite@plt>:
    3bc4:	add	ip, pc, #0, 12
    3bc8:	add	ip, ip, #84, 20	; 0x54000
    3bcc:	ldr	pc, [ip, #3992]!	; 0xf98

00003bd0 <ioctl@plt>:
    3bd0:	add	ip, pc, #0, 12
    3bd4:	add	ip, ip, #84, 20	; 0x54000
    3bd8:	ldr	pc, [ip, #3984]!	; 0xf90

00003bdc <__realpath_chk@plt>:
    3bdc:	add	ip, pc, #0, 12
    3be0:	add	ip, ip, #84, 20	; 0x54000
    3be4:	ldr	pc, [ip, #3976]!	; 0xf88

00003be8 <__stpcpy_chk@plt>:
    3be8:	add	ip, pc, #0, 12
    3bec:	add	ip, ip, #84, 20	; 0x54000
    3bf0:	ldr	pc, [ip, #3968]!	; 0xf80

00003bf4 <waitpid@plt>:
    3bf4:	add	ip, pc, #0, 12
    3bf8:	add	ip, ip, #84, 20	; 0x54000
    3bfc:	ldr	pc, [ip, #3960]!	; 0xf78

00003c00 <tcsetattr@plt>:
    3c00:	add	ip, pc, #0, 12
    3c04:	add	ip, ip, #84, 20	; 0x54000
    3c08:	ldr	pc, [ip, #3952]!	; 0xf70

00003c0c <strcpy@plt>:
    3c0c:	add	ip, pc, #0, 12
    3c10:	add	ip, ip, #84, 20	; 0x54000
    3c14:	ldr	pc, [ip, #3944]!	; 0xf68

00003c18 <gettimeofday@plt>:
    3c18:	add	ip, pc, #0, 12
    3c1c:	add	ip, ip, #84, 20	; 0x54000
    3c20:	ldr	pc, [ip, #3936]!	; 0xf60

00003c24 <__strcpy_chk@plt>:
    3c24:	add	ip, pc, #0, 12
    3c28:	add	ip, ip, #84, 20	; 0x54000
    3c2c:	ldr	pc, [ip, #3928]!	; 0xf58

00003c30 <gethostname@plt>:
    3c30:	add	ip, pc, #0, 12
    3c34:	add	ip, ip, #84, 20	; 0x54000
    3c38:	ldr	pc, [ip, #3920]!	; 0xf50

00003c3c <tcflow@plt>:
    3c3c:	add	ip, pc, #0, 12
    3c40:	add	ip, ip, #84, 20	; 0x54000
    3c44:	ldr	pc, [ip, #3912]!	; 0xf48

00003c48 <opendir@plt>:
    3c48:	add	ip, pc, #0, 12
    3c4c:	add	ip, ip, #84, 20	; 0x54000
    3c50:	ldr	pc, [ip, #3904]!	; 0xf40

00003c54 <getenv@plt>:
    3c54:	add	ip, pc, #0, 12
    3c58:	add	ip, ip, #84, 20	; 0x54000
    3c5c:	ldr	pc, [ip, #3896]!	; 0xf38

00003c60 <puts@plt>:
    3c60:	add	ip, pc, #0, 12
    3c64:	add	ip, ip, #84, 20	; 0x54000
    3c68:	ldr	pc, [ip, #3888]!	; 0xf30

00003c6c <setgid@plt>:
    3c6c:	add	ip, pc, #0, 12
    3c70:	add	ip, ip, #84, 20	; 0x54000
    3c74:	ldr	pc, [ip, #3880]!	; 0xf28

00003c78 <malloc@plt>:
    3c78:			; <UNDEFINED> instruction: 0xe7fd4778
    3c7c:	add	ip, pc, #0, 12
    3c80:	add	ip, ip, #84, 20	; 0x54000
    3c84:	ldr	pc, [ip, #3868]!	; 0xf1c

00003c88 <__libc_start_main@plt>:
    3c88:	add	ip, pc, #0, 12
    3c8c:	add	ip, ip, #84, 20	; 0x54000
    3c90:	ldr	pc, [ip, #3860]!	; 0xf14

00003c94 <strerror@plt>:
    3c94:	add	ip, pc, #0, 12
    3c98:	add	ip, ip, #84, 20	; 0x54000
    3c9c:	ldr	pc, [ip, #3852]!	; 0xf0c

00003ca0 <__fxstat@plt>:
    3ca0:	add	ip, pc, #0, 12
    3ca4:	add	ip, ip, #84, 20	; 0x54000
    3ca8:	ldr	pc, [ip, #3844]!	; 0xf04

00003cac <strftime@plt>:
    3cac:	add	ip, pc, #0, 12
    3cb0:	add	ip, ip, #84, 20	; 0x54000
    3cb4:	ldr	pc, [ip, #3836]!	; 0xefc

00003cb8 <localtime@plt>:
    3cb8:	add	ip, pc, #0, 12
    3cbc:	add	ip, ip, #84, 20	; 0x54000
    3cc0:	ldr	pc, [ip, #3828]!	; 0xef4

00003cc4 <getpt@plt>:
    3cc4:	add	ip, pc, #0, 12
    3cc8:	add	ip, ip, #84, 20	; 0x54000
    3ccc:	ldr	pc, [ip, #3820]!	; 0xeec

00003cd0 <getdtablesize@plt>:
    3cd0:	add	ip, pc, #0, 12
    3cd4:	add	ip, ip, #84, 20	; 0x54000
    3cd8:	ldr	pc, [ip, #3812]!	; 0xee4

00003cdc <closelog@plt>:
    3cdc:	add	ip, pc, #0, 12
    3ce0:	add	ip, ip, #84, 20	; 0x54000
    3ce4:	ldr	pc, [ip, #3804]!	; 0xedc

00003ce8 <__gmon_start__@plt>:
    3ce8:	add	ip, pc, #0, 12
    3cec:	add	ip, ip, #84, 20	; 0x54000
    3cf0:	ldr	pc, [ip, #3796]!	; 0xed4

00003cf4 <open@plt>:
    3cf4:	add	ip, pc, #0, 12
    3cf8:	add	ip, ip, #84, 20	; 0x54000
    3cfc:	ldr	pc, [ip, #3788]!	; 0xecc

00003d00 <rename@plt>:
    3d00:	add	ip, pc, #0, 12
    3d04:	add	ip, ip, #84, 20	; 0x54000
    3d08:	ldr	pc, [ip, #3780]!	; 0xec4

00003d0c <kill@plt>:
    3d0c:			; <UNDEFINED> instruction: 0xe7fd4778
    3d10:	add	ip, pc, #0, 12
    3d14:	add	ip, ip, #84, 20	; 0x54000
    3d18:	ldr	pc, [ip, #3768]!	; 0xeb8

00003d1c <getutline@plt>:
    3d1c:	add	ip, pc, #0, 12
    3d20:	add	ip, ip, #84, 20	; 0x54000
    3d24:	ldr	pc, [ip, #3760]!	; 0xeb0

00003d28 <__ctype_b_loc@plt>:
    3d28:	add	ip, pc, #0, 12
    3d2c:	add	ip, ip, #84, 20	; 0x54000
    3d30:	ldr	pc, [ip, #3752]!	; 0xea8

00003d34 <getcwd@plt>:
    3d34:	add	ip, pc, #0, 12
    3d38:	add	ip, ip, #84, 20	; 0x54000
    3d3c:	ldr	pc, [ip, #3744]!	; 0xea0

00003d40 <getpid@plt>:
    3d40:	add	ip, pc, #0, 12
    3d44:	add	ip, ip, #84, 20	; 0x54000
    3d48:	ldr	pc, [ip, #3736]!	; 0xe98

00003d4c <exit@plt>:
    3d4c:	add	ip, pc, #0, 12
    3d50:	add	ip, ip, #84, 20	; 0x54000
    3d54:	ldr	pc, [ip, #3728]!	; 0xe90

00003d58 <ttyname@plt>:
    3d58:	add	ip, pc, #0, 12
    3d5c:	add	ip, ip, #84, 20	; 0x54000
    3d60:	ldr	pc, [ip, #3720]!	; 0xe88

00003d64 <strlen@plt>:
    3d64:	add	ip, pc, #0, 12
    3d68:	add	ip, ip, #84, 20	; 0x54000
    3d6c:	ldr	pc, [ip, #3712]!	; 0xe80

00003d70 <setsid@plt>:
    3d70:			; <UNDEFINED> instruction: 0xe7fd4778
    3d74:	add	ip, pc, #0, 12
    3d78:	add	ip, ip, #84, 20	; 0x54000
    3d7c:	ldr	pc, [ip, #3700]!	; 0xe74

00003d80 <strchr@plt>:
    3d80:	add	ip, pc, #0, 12
    3d84:	add	ip, ip, #84, 20	; 0x54000
    3d88:	ldr	pc, [ip, #3692]!	; 0xe6c

00003d8c <getpass@plt>:
    3d8c:	add	ip, pc, #0, 12
    3d90:	add	ip, ip, #84, 20	; 0x54000
    3d94:	ldr	pc, [ip, #3684]!	; 0xe64

00003d98 <setenv@plt>:
    3d98:			; <UNDEFINED> instruction: 0xe7fd4778
    3d9c:	add	ip, pc, #0, 12
    3da0:	add	ip, ip, #84, 20	; 0x54000
    3da4:	ldr	pc, [ip, #3672]!	; 0xe58

00003da8 <setreuid@plt>:
    3da8:	add	ip, pc, #0, 12
    3dac:	add	ip, ip, #84, 20	; 0x54000
    3db0:	ldr	pc, [ip, #3664]!	; 0xe50

00003db4 <cfsetispeed@plt>:
    3db4:	add	ip, pc, #0, 12
    3db8:	add	ip, ip, #84, 20	; 0x54000
    3dbc:	ldr	pc, [ip, #3656]!	; 0xe48

00003dc0 <chown@plt>:
    3dc0:	add	ip, pc, #0, 12
    3dc4:	add	ip, ip, #84, 20	; 0x54000
    3dc8:	ldr	pc, [ip, #3648]!	; 0xe40

00003dcc <grantpt@plt>:
    3dcc:	add	ip, pc, #0, 12
    3dd0:	add	ip, ip, #84, 20	; 0x54000
    3dd4:	ldr	pc, [ip, #3640]!	; 0xe38

00003dd8 <cfgetospeed@plt>:
    3dd8:	add	ip, pc, #0, 12
    3ddc:	add	ip, ip, #84, 20	; 0x54000
    3de0:	ldr	pc, [ip, #3632]!	; 0xe30

00003de4 <__errno_location@plt>:
    3de4:	add	ip, pc, #0, 12
    3de8:	add	ip, ip, #84, 20	; 0x54000
    3dec:	ldr	pc, [ip, #3624]!	; 0xe28

00003df0 <tgetnum@plt>:
    3df0:	add	ip, pc, #0, 12
    3df4:	add	ip, ip, #84, 20	; 0x54000
    3df8:	ldr	pc, [ip, #3616]!	; 0xe20

00003dfc <__sprintf_chk@plt>:
    3dfc:	add	ip, pc, #0, 12
    3e00:	add	ip, ip, #84, 20	; 0x54000
    3e04:	ldr	pc, [ip, #3608]!	; 0xe18

00003e08 <mkdir@plt>:
    3e08:	add	ip, pc, #0, 12
    3e0c:	add	ip, ip, #84, 20	; 0x54000
    3e10:	ldr	pc, [ip, #3600]!	; 0xe10

00003e14 <bind@plt>:
    3e14:	add	ip, pc, #0, 12
    3e18:	add	ip, ip, #84, 20	; 0x54000
    3e1c:	ldr	pc, [ip, #3592]!	; 0xe08

00003e20 <fcntl@plt>:
    3e20:			; <UNDEFINED> instruction: 0xe7fd4778
    3e24:	add	ip, pc, #0, 12
    3e28:	add	ip, ip, #84, 20	; 0x54000
    3e2c:	ldr	pc, [ip, #3580]!	; 0xdfc

00003e30 <getgid@plt>:
    3e30:	add	ip, pc, #0, 12
    3e34:	add	ip, ip, #84, 20	; 0x54000
    3e38:	ldr	pc, [ip, #3572]!	; 0xdf4

00003e3c <memset@plt>:
    3e3c:			; <UNDEFINED> instruction: 0xe7fd4778
    3e40:	add	ip, pc, #0, 12
    3e44:	add	ip, ip, #84, 20	; 0x54000
    3e48:	ldr	pc, [ip, #3560]!	; 0xde8

00003e4c <utimes@plt>:
    3e4c:	add	ip, pc, #0, 12
    3e50:	add	ip, ip, #84, 20	; 0x54000
    3e54:	ldr	pc, [ip, #3552]!	; 0xde0

00003e58 <putchar@plt>:
    3e58:	add	ip, pc, #0, 12
    3e5c:	add	ip, ip, #84, 20	; 0x54000
    3e60:	ldr	pc, [ip, #3544]!	; 0xdd8

00003e64 <strncpy@plt>:
    3e64:	add	ip, pc, #0, 12
    3e68:	add	ip, ip, #84, 20	; 0x54000
    3e6c:	ldr	pc, [ip, #3536]!	; 0xdd0

00003e70 <setutent@plt>:
    3e70:	add	ip, pc, #0, 12
    3e74:	add	ip, ip, #84, 20	; 0x54000
    3e78:	ldr	pc, [ip, #3528]!	; 0xdc8

00003e7c <__printf_chk@plt>:
    3e7c:	add	ip, pc, #0, 12
    3e80:	add	ip, ip, #84, 20	; 0x54000
    3e84:	ldr	pc, [ip, #3520]!	; 0xdc0

00003e88 <tgetflag@plt>:
    3e88:	add	ip, pc, #0, 12
    3e8c:	add	ip, ip, #84, 20	; 0x54000
    3e90:	ldr	pc, [ip, #3512]!	; 0xdb8

00003e94 <write@plt>:
    3e94:	add	ip, pc, #0, 12
    3e98:	add	ip, ip, #84, 20	; 0x54000
    3e9c:	ldr	pc, [ip, #3504]!	; 0xdb0

00003ea0 <tgetstr@plt>:
    3ea0:	add	ip, pc, #0, 12
    3ea4:	add	ip, ip, #84, 20	; 0x54000
    3ea8:	ldr	pc, [ip, #3496]!	; 0xda8

00003eac <fileno@plt>:
    3eac:	add	ip, pc, #0, 12
    3eb0:	add	ip, ip, #84, 20	; 0x54000
    3eb4:	ldr	pc, [ip, #3488]!	; 0xda0

00003eb8 <endspent@plt>:
    3eb8:	add	ip, pc, #0, 12
    3ebc:	add	ip, ip, #84, 20	; 0x54000
    3ec0:	ldr	pc, [ip, #3480]!	; 0xd98

00003ec4 <__fprintf_chk@plt>:
    3ec4:	add	ip, pc, #0, 12
    3ec8:	add	ip, ip, #84, 20	; 0x54000
    3ecc:	ldr	pc, [ip, #3472]!	; 0xd90

00003ed0 <access@plt>:
    3ed0:	add	ip, pc, #0, 12
    3ed4:	add	ip, ip, #84, 20	; 0x54000
    3ed8:	ldr	pc, [ip, #3464]!	; 0xd88

00003edc <ftruncate@plt>:
    3edc:	add	ip, pc, #0, 12
    3ee0:	add	ip, ip, #84, 20	; 0x54000
    3ee4:	ldr	pc, [ip, #3456]!	; 0xd80

00003ee8 <fclose@plt>:
    3ee8:	add	ip, pc, #0, 12
    3eec:	add	ip, ip, #84, 20	; 0x54000
    3ef0:	ldr	pc, [ip, #3448]!	; 0xd78

00003ef4 <pipe@plt>:
    3ef4:	add	ip, pc, #0, 12
    3ef8:	add	ip, ip, #84, 20	; 0x54000
    3efc:	ldr	pc, [ip, #3440]!	; 0xd70

00003f00 <setregid@plt>:
    3f00:	add	ip, pc, #0, 12
    3f04:	add	ip, ip, #84, 20	; 0x54000
    3f08:	ldr	pc, [ip, #3432]!	; 0xd68

00003f0c <__syslog_chk@plt>:
    3f0c:	add	ip, pc, #0, 12
    3f10:	add	ip, ip, #84, 20	; 0x54000
    3f14:	ldr	pc, [ip, #3424]!	; 0xd60

00003f18 <setlocale@plt>:
    3f18:	add	ip, pc, #0, 12
    3f1c:	add	ip, ip, #84, 20	; 0x54000
    3f20:	ldr	pc, [ip, #3416]!	; 0xd58

00003f24 <removeLineFromUtmp@plt>:
    3f24:	add	ip, pc, #0, 12
    3f28:	add	ip, ip, #84, 20	; 0x54000
    3f2c:	ldr	pc, [ip, #3408]!	; 0xd50

00003f30 <sigemptyset@plt>:
    3f30:	add	ip, pc, #0, 12
    3f34:	add	ip, ip, #84, 20	; 0x54000
    3f38:	ldr	pc, [ip, #3400]!	; 0xd48

00003f3c <fork@plt>:
    3f3c:	add	ip, pc, #0, 12
    3f40:	add	ip, ip, #84, 20	; 0x54000
    3f44:	ldr	pc, [ip, #3392]!	; 0xd40

00003f48 <execl@plt>:
    3f48:	add	ip, pc, #0, 12
    3f4c:	add	ip, ip, #84, 20	; 0x54000
    3f50:	ldr	pc, [ip, #3384]!	; 0xd38

00003f54 <readdir@plt>:
    3f54:	add	ip, pc, #0, 12
    3f58:	add	ip, ip, #84, 20	; 0x54000
    3f5c:	ldr	pc, [ip, #3376]!	; 0xd30

00003f60 <listen@plt>:
    3f60:	add	ip, pc, #0, 12
    3f64:	add	ip, ip, #84, 20	; 0x54000
    3f68:	ldr	pc, [ip, #3368]!	; 0xd28

00003f6c <crypt@plt>:
    3f6c:	add	ip, pc, #0, 12
    3f70:	add	ip, ip, #84, 20	; 0x54000
    3f74:	ldr	pc, [ip, #3360]!	; 0xd20

00003f78 <nl_langinfo@plt>:
    3f78:	add	ip, pc, #0, 12
    3f7c:	add	ip, ip, #84, 20	; 0x54000
    3f80:	ldr	pc, [ip, #3352]!	; 0xd18

00003f84 <fputc@plt>:
    3f84:			; <UNDEFINED> instruction: 0xe7fd4778
    3f88:	add	ip, pc, #0, 12
    3f8c:	add	ip, ip, #84, 20	; 0x54000
    3f90:	ldr	pc, [ip, #3340]!	; 0xd0c

00003f94 <setresuid@plt>:
    3f94:	add	ip, pc, #0, 12
    3f98:	add	ip, ip, #84, 20	; 0x54000
    3f9c:	ldr	pc, [ip, #3332]!	; 0xd04

00003fa0 <setuid@plt>:
    3fa0:	add	ip, pc, #0, 12
    3fa4:	add	ip, ip, #84, 20	; 0x54000
    3fa8:	ldr	pc, [ip, #3324]!	; 0xcfc

00003fac <openlog@plt>:
    3fac:	add	ip, pc, #0, 12
    3fb0:	add	ip, ip, #84, 20	; 0x54000
    3fb4:	ldr	pc, [ip, #3316]!	; 0xcf4

00003fb8 <putc@plt>:
    3fb8:	add	ip, pc, #0, 12
    3fbc:	add	ip, ip, #84, 20	; 0x54000
    3fc0:	ldr	pc, [ip, #3308]!	; 0xcec

00003fc4 <getppid@plt>:
    3fc4:	add	ip, pc, #0, 12
    3fc8:	add	ip, ip, #84, 20	; 0x54000
    3fcc:	ldr	pc, [ip, #3300]!	; 0xce4

00003fd0 <recvmsg@plt>:
    3fd0:	add	ip, pc, #0, 12
    3fd4:	add	ip, ip, #84, 20	; 0x54000
    3fd8:	ldr	pc, [ip, #3292]!	; 0xcdc

00003fdc <freeaddrinfo@plt>:
    3fdc:	add	ip, pc, #0, 12
    3fe0:	add	ip, ip, #84, 20	; 0x54000
    3fe4:	ldr	pc, [ip, #3284]!	; 0xcd4

00003fe8 <getaddrinfo@plt>:
    3fe8:	add	ip, pc, #0, 12
    3fec:	add	ip, ip, #84, 20	; 0x54000
    3ff0:	ldr	pc, [ip, #3276]!	; 0xccc

00003ff4 <socket@plt>:
    3ff4:	add	ip, pc, #0, 12
    3ff8:	add	ip, ip, #84, 20	; 0x54000
    3ffc:	ldr	pc, [ip, #3268]!	; 0xcc4

00004000 <__lxstat@plt>:
    4000:	add	ip, pc, #0, 12
    4004:	add	ip, ip, #84, 20	; 0x54000
    4008:	ldr	pc, [ip, #3260]!	; 0xcbc

0000400c <umask@plt>:
    400c:	add	ip, pc, #0, 12
    4010:	add	ip, ip, #84, 20	; 0x54000
    4014:	ldr	pc, [ip, #3252]!	; 0xcb4

00004018 <pam_authenticate@plt>:
    4018:	add	ip, pc, #0, 12
    401c:	add	ip, ip, #84, 20	; 0x54000
    4020:	ldr	pc, [ip, #3244]!	; 0xcac

00004024 <chmod@plt>:
    4024:			; <UNDEFINED> instruction: 0xe7fd4778
    4028:	add	ip, pc, #0, 12
    402c:	add	ip, ip, #84, 20	; 0x54000
    4030:	ldr	pc, [ip, #3232]!	; 0xca0

00004034 <isatty@plt>:
    4034:	add	ip, pc, #0, 12
    4038:	add	ip, ip, #84, 20	; 0x54000
    403c:	ldr	pc, [ip, #3224]!	; 0xc98

00004040 <tgetent@plt>:
    4040:	add	ip, pc, #0, 12
    4044:	add	ip, ip, #84, 20	; 0x54000
    4048:	ldr	pc, [ip, #3216]!	; 0xc90

0000404c <unsetenv@plt>:
    404c:	add	ip, pc, #0, 12
    4050:	add	ip, ip, #84, 20	; 0x54000
    4054:	ldr	pc, [ip, #3208]!	; 0xc88

00004058 <freopen@plt>:
    4058:	add	ip, pc, #0, 12
    405c:	add	ip, ip, #84, 20	; 0x54000
    4060:	ldr	pc, [ip, #3200]!	; 0xc80

00004064 <strncmp@plt>:
    4064:	add	ip, pc, #0, 12
    4068:	add	ip, ip, #84, 20	; 0x54000
    406c:	ldr	pc, [ip, #3192]!	; 0xc78

00004070 <abort@plt>:
    4070:	add	ip, pc, #0, 12
    4074:	add	ip, ip, #84, 20	; 0x54000
    4078:	ldr	pc, [ip, #3184]!	; 0xc70

0000407c <getc@plt>:
    407c:	add	ip, pc, #0, 12
    4080:	add	ip, ip, #84, 20	; 0x54000
    4084:	ldr	pc, [ip, #3176]!	; 0xc68

00004088 <close@plt>:
    4088:	add	ip, pc, #0, 12
    408c:	add	ip, ip, #84, 20	; 0x54000
    4090:	ldr	pc, [ip, #3168]!	; 0xc60

00004094 <ptsname@plt>:
    4094:	add	ip, pc, #0, 12
    4098:	add	ip, ip, #84, 20	; 0x54000
    409c:	ldr	pc, [ip, #3160]!	; 0xc58

000040a0 <mkfifo@plt>:
    40a0:	add	ip, pc, #0, 12
    40a4:	add	ip, ip, #84, 20	; 0x54000
    40a8:	ldr	pc, [ip, #3152]!	; 0xc50

000040ac <connect@plt>:
    40ac:	add	ip, pc, #0, 12
    40b0:	add	ip, ip, #84, 20	; 0x54000
    40b4:	ldr	pc, [ip, #3144]!	; 0xc48

000040b8 <closedir@plt>:
    40b8:	add	ip, pc, #0, 12
    40bc:	add	ip, ip, #84, 20	; 0x54000
    40c0:	ldr	pc, [ip, #3136]!	; 0xc40

000040c4 <__snprintf_chk@plt>:
    40c4:	add	ip, pc, #0, 12
    40c8:	add	ip, ip, #84, 20	; 0x54000
    40cc:	ldr	pc, [ip, #3128]!	; 0xc38

000040d0 <tcgetattr@plt>:
    40d0:	add	ip, pc, #0, 12
    40d4:	add	ip, ip, #84, 20	; 0x54000
    40d8:	ldr	pc, [ip, #3120]!	; 0xc30

Disassembly of section .text:

000040e0 <.text>:
    40e0:	svcmi	0x00f0e92d
    40e4:	cfstr32pl	mvfx15, [sp, #692]	; 0x2b4
    40e8:	blmi	feb4246c <tcgetattr@plt+0xfeb3e39c>
    40ec:			; <UNDEFINED> instruction: 0xf8dfb087
    40f0:			; <UNDEFINED> instruction: 0xf50d2bac
    40f4:	ldrbtmi	r5, [ip], #-909	; 0xfffffc73
    40f8:	tstcc	r4, #8, 2
    40fc:	stmiapl	r2!, {r0, r7, r9, sl, lr}
    4100:	blmi	fe742484 <tcgetattr@plt+0xfe73e3b4>
    4104:	andsvs	r6, sl, r2, lsl r8
    4108:	andeq	pc, r0, #79	; 0x4f
    410c:	stmdacs	r0, {r2, r3, r4, r5, r6, sl, lr}
    4110:	ldrbthi	pc, [r8], r0	; <UNPREDICTABLE>
    4114:	ldrdlt	pc, [r0], -r1
    4118:			; <UNDEFINED> instruction: 0xf8df2000
    411c:	strmi	r6, [r5], -r8, lsl #23
    4120:	cdp2	0, 11, cr15, cr12, cr14, {0}
    4124:	blcc	fe0424a8 <tcgetattr@plt+0xfe03e3d8>
    4128:			; <UNDEFINED> instruction: 0xf8df213b
    412c:	ldrbtmi	lr, [lr], #-2944	; 0xfffff480
    4130:	blgt	1f424b4 <tcgetattr@plt+0x1f3e3e4>
    4134:	stmdaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4138:	ldrbtmi	r5, [lr], #2275	; 0x8e3
    413c:	blge	1d424c0 <tcgetattr@plt+0x1d3e3f0>
    4140:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    4144:	andcs	r6, r1, #6, 28	; 0x60
    4148:	andsgt	pc, r4, sp, asr #17
    414c:			; <UNDEFINED> instruction: 0x461844fa
    4150:	strls	r9, [r4], -sp, lsl #6
    4154:	mvnscc	pc, #79	; 0x4f
    4158:			; <UNDEFINED> instruction: 0xf8cd2604
    415c:	stmib	sp, {sp, pc}^
    4160:	svcge	0x00368502
    4164:	vmax.s8	d25, d1, d1
    4168:	strls	r3, [ip, -r8, lsl #17]
    416c:	svc	0x00aaf7ff
    4170:	blcc	11424f4 <tcgetattr@plt+0x113e424>
    4174:	rsbvc	pc, r0, #76546048	; 0x4900000
    4178:	bleq	10424fc <tcgetattr@plt+0x103e42c>
    417c:	blge	1042500 <tcgetattr@plt+0x103e430>
    4180:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    4184:	blvc	f42508 <tcgetattr@plt+0xf3e438>
    4188:	blvs	f4250c <tcgetattr@plt+0xf3e43c>
    418c:			; <UNDEFINED> instruction: 0xf00e601a
    4190:			; <UNDEFINED> instruction: 0xf8dffce9
    4194:	stmiapl	r3!, {r3, r4, r5, r8, r9, fp, ip, sp}^
    4198:			; <UNDEFINED> instruction: 0xf8df4602
    419c:	andsvs	r0, sl, r4, lsr fp
    41a0:			; <UNDEFINED> instruction: 0xf00e4478
    41a4:			; <UNDEFINED> instruction: 0xf8dffcdf
    41a8:	stmiapl	r3!, {r2, r3, r5, r8, r9, fp, ip, sp}^
    41ac:			; <UNDEFINED> instruction: 0xf8df4602
    41b0:	andsvs	r0, sl, r8, lsr #22
    41b4:			; <UNDEFINED> instruction: 0xf00e4478
    41b8:			; <UNDEFINED> instruction: 0xf8dffcd5
    41bc:	stmiapl	r3!, {r5, r8, r9, fp, ip, sp}^
    41c0:			; <UNDEFINED> instruction: 0xf8df4602
    41c4:	andsvs	r0, sl, ip, lsl fp
    41c8:			; <UNDEFINED> instruction: 0xf00e4478
    41cc:			; <UNDEFINED> instruction: 0xf8dffccb
    41d0:	stmiapl	r3!, {r2, r4, r8, r9, fp, ip, sp}^
    41d4:			; <UNDEFINED> instruction: 0x46029312
    41d8:	bleq	34255c <tcgetattr@plt+0x33e48c>
    41dc:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    41e0:	stc2l	0, cr15, [r0], {14}
    41e4:	blcc	142568 <tcgetattr@plt+0x13e498>
    41e8:	strmi	r5, [r2], -r3, ror #17
    41ec:	bleq	42570 <tcgetattr@plt+0x3e4a0>
    41f0:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    41f4:	ldc2	0, cr15, [r6], #56	; 0x38
    41f8:	bcc	ffe4257c <tcgetattr@plt+0xffe3e4ac>
    41fc:	strmi	r5, [r2], -r3, ror #17
    4200:	beq	ffd42584 <tcgetattr@plt+0xffd3e4b4>
    4204:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    4208:	stc2	0, cr15, [ip], #56	; 0x38
    420c:	bcc	ffb42590 <tcgetattr@plt+0xffb3e4c0>
    4210:	strmi	r5, [r2], -r3, ror #17
    4214:	beq	ffa42598 <tcgetattr@plt+0xffa3e4c8>
    4218:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    421c:	stc2	0, cr15, [r2], #56	; 0x38
    4220:	bcc	ff8425a4 <tcgetattr@plt+0xff83e4d4>
    4224:	strmi	r5, [r2], -r3, ror #17
    4228:	beq	ff7425ac <tcgetattr@plt+0xff73e4dc>
    422c:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    4230:	ldc2	0, cr15, [r8], {14}
    4234:	bcc	ff5425b8 <tcgetattr@plt+0xff53e4e8>
    4238:	strmi	r5, [r2], -r3, ror #17
    423c:	beq	ff4425c0 <tcgetattr@plt+0xff43e4f0>
    4240:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    4244:	stc2	0, cr15, [lr], {14}
    4248:	bcc	ff2425cc <tcgetattr@plt+0xff23e4fc>
    424c:	strmi	r5, [r2], -r3, ror #17
    4250:	beq	ff1425d4 <tcgetattr@plt+0xff13e504>
    4254:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    4258:	stc2	0, cr15, [r4], {14}
    425c:	bcc	fef425e0 <tcgetattr@plt+0xfef3e510>
    4260:	svceq	0x0001f1b9
    4264:	bne	fee425e8 <tcgetattr@plt+0xfee3e518>
    4268:	cfldrdvc	mvd15, [sl], #-316	; 0xfffffec4
    426c:	cdpeq	0, 1, cr15, cr14, cr15, {2}
    4270:	andcs	fp, r0, #204, 30	; 0x330
    4274:	andls	r2, r9, #268435456	; 0x10000000
    4278:			; <UNDEFINED> instruction: 0xf8df58e3
    427c:	andsvs	r2, r8, r8, lsr #21
    4280:			; <UNDEFINED> instruction: 0xf8df5863
    4284:	andsvs	r1, sp, r4, lsr #21
    4288:			; <UNDEFINED> instruction: 0xf8df930a
    428c:	stmiapl	r0!, {r5, r7, r9, fp, ip, sp}
    4290:	bcs	fe742614 <tcgetattr@plt+0xfe73e544>
    4294:	andvs	r9, r5, fp, lsl #6
    4298:	andeq	pc, sl, r4, asr r8	; <UNPREDICTABLE>
    429c:	andsls	r4, fp, r3, lsl #12
    42a0:	blls	255d10 <tcgetattr@plt+0x251c40>
    42a4:	beq	fe342628 <tcgetattr@plt+0xfe33e558>
    42a8:	andcc	pc, r0, sl, asr #17
    42ac:	stmibpl	r3!, {r3, r4, r5, r6, sl, lr}^
    42b0:	movwls	r6, #57373	; 0xe01d
    42b4:			; <UNDEFINED> instruction: 0xf8c659a6
    42b8:	stmdapl	r3!, {lr, pc}^
    42bc:	andhi	pc, r0, r3, asr #17
    42c0:	blls	2e8f30 <tcgetattr@plt+0x2e4e60>
    42c4:			; <UNDEFINED> instruction: 0xf8c258a2
    42c8:	stmiapl	r3!, {lr, pc}^
    42cc:	and	pc, r0, r3, asr #17
    42d0:	mcrr2	0, 0, pc, r8, cr14	; <UNPREDICTABLE>
    42d4:	bcc	1842658 <tcgetattr@plt+0x183e588>
    42d8:	strmi	r5, [r2], -r3, ror #17
    42dc:	beq	1742660 <tcgetattr@plt+0x173e590>
    42e0:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    42e4:	ldc2	0, cr15, [lr], #-56	; 0xffffffc8
    42e8:	bcs	154266c <tcgetattr@plt+0x153e59c>
    42ec:	bcc	1542670 <tcgetattr@plt+0x153e5a0>
    42f0:	stmiapl	r2!, {r0, r3, r5, r9, sl, lr}
    42f4:	strtmi	r4, [r8], -r6, lsl #12
    42f8:	stmiapl	r2!, {r1, r2, r4, sp, lr}^
    42fc:			; <UNDEFINED> instruction: 0xff2ef020
    4300:	bvs	1142684 <tcgetattr@plt+0x113e5b4>
    4304:	ldc2	0, cr15, [lr], {56}	; 0x38
    4308:	beq	104268c <tcgetattr@plt+0x103e5bc>
    430c:			; <UNDEFINED> instruction: 0xf00e4478
    4310:	stmibpl	r6!, {r0, r3, r5, sl, fp, ip, sp, lr, pc}
    4314:	bne	e42698 <tcgetattr@plt+0xe3e5c8>
    4318:			; <UNDEFINED> instruction: 0xf8df225c
    431c:			; <UNDEFINED> instruction: 0x46073a38
    4320:	stmdapl	r1!, {r0, r1, r2, r4, r5, sp, lr}^
    4324:	tstls	r8, ip, lsl #16
    4328:	stmiapl	r3!, {r0, r2, r3, sp, lr}^
    432c:			; <UNDEFINED> instruction: 0x461e4619
    4330:			; <UNDEFINED> instruction: 0xf7ff9317
    4334:			; <UNDEFINED> instruction: 0xf8dfeb5e
    4338:	ldrtmi	r3, [r1], -r0, lsr #20
    433c:	stmiapl	r3!, {r2, r3, r4, r6, r9, sp}^
    4340:	movwls	r4, #38424	; 0x9618
    4344:	bl	1542348 <tcgetattr@plt+0x153e278>
    4348:	bcc	4426cc <tcgetattr@plt+0x43e5fc>
    434c:	bne	4426d0 <tcgetattr@plt+0x43e600>
    4350:			; <UNDEFINED> instruction: 0xf8542228
    4354:	ldrbtmi	sl, [r9], #-3
    4358:			; <UNDEFINED> instruction: 0xf7ff4650
    435c:			; <UNDEFINED> instruction: 0xf8dfed84
    4360:			; <UNDEFINED> instruction: 0xf88a3a04
    4364:	stmiapl	r3!, {r3, r5, ip, lr}^
    4368:	andsvs	r9, sp, fp, lsl #6
    436c:	bl	1c2370 <tcgetattr@plt+0x1be2a0>
    4370:	ldmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4374:	tstls	r1, #14876672	; 0xe30000
    4378:			; <UNDEFINED> instruction: 0xf7ff6018
    437c:			; <UNDEFINED> instruction: 0xf8dfed5a
    4380:	stmiapl	r3!, {r2, r3, r5, r6, r7, r8, fp, ip, sp}^
    4384:	andsvs	r9, r8, r5, lsl r3
    4388:	bl	ff84238c <tcgetattr@plt+0xff83e2bc>
    438c:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4390:	tstls	r4, #14876672	; 0xe30000
    4394:			; <UNDEFINED> instruction: 0xf7ff6018
    4398:			; <UNDEFINED> instruction: 0xf8dfec04
    439c:	stmiapl	r3!, {r3, r4, r6, r7, r8, fp, ip, sp}^
    43a0:			; <UNDEFINED> instruction: 0x46029316
    43a4:	ldmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    43a8:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    43ac:			; <UNDEFINED> instruction: 0xffa6f033
    43b0:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
    43b4:	ldmdavc	fp, {r0, r3, r4, r8, r9, ip, pc}
    43b8:			; <UNDEFINED> instruction: 0xf0002b2d
    43bc:			; <UNDEFINED> instruction: 0xf1b98634
    43c0:	vpmax.f32	d16, d1, d0
    43c4:	blls	224cb8 <tcgetattr@plt+0x220be8>
    43c8:			; <UNDEFINED> instruction: 0x0701f1b9
    43cc:	ldrtmi	fp, [lr], -r8, lsl #30
    43d0:	stmdaeq	r4, {r0, r1, r8, ip, sp, lr, pc}
    43d4:	svclt	0x0004685d
    43d8:			; <UNDEFINED> instruction: 0xf8cd46b1
    43dc:	rsbsle	r8, ip, r0, lsr #32
    43e0:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    43e4:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
    43e8:			; <UNDEFINED> instruction: 0xf8df9310
    43ec:	ldrbtmi	r3, [fp], #-2452	; 0xfffff66c
    43f0:			; <UNDEFINED> instruction: 0xf8df930f
    43f4:	ldrbtmi	r3, [fp], #-2448	; 0xfffff670
    43f8:	stmdavc	sl!, {r0, r1, r4, r8, r9, ip, pc}
    43fc:	cmnle	r9, sp, lsr #20
    4400:	pushcs	{r0, r3, r5, r6, fp, ip, sp, lr}
    4404:	ldrhi	pc, [lr, #-0]!
    4408:	subsle	r2, r6, r0, lsl #20
    440c:	strtmi	r7, [r9], sl, ror #16
    4410:	bcs	1181c <tcgetattr@plt+0xd74c>
    4414:			; <UNDEFINED> instruction: 0xf1a2d051
    4418:	blcs	11050f0 <tcgetattr@plt+0x1101020>
    441c:	mvnhi	pc, #0, 4
    4420:			; <UNDEFINED> instruction: 0xf013e8df
    4424:	bicseq	r0, pc, #1677721603	; 0x64000003
    4428:	bicseq	r0, pc, #1275068419	; 0x4c000003
    442c:	bicseq	r0, pc, #2080374787	; 0x7c000003
    4430:	bicseq	r0, pc, #2080374787	; 0x7c000003
    4434:	bicseq	r0, pc, #2080374787	; 0x7c000003
    4438:	bicseq	r0, pc, #2080374787	; 0x7c000003
    443c:	biceq	r0, sp, #2080374787	; 0x7c000003
    4440:	bicseq	r0, pc, #2080374787	; 0x7c000003
    4444:	bicseq	r0, pc, #172, 6	; 0xb0000002
    4448:	bicseq	r0, pc, #2080374787	; 0x7c000003
    444c:	bicseq	r0, pc, #2080374787	; 0x7c000003
    4450:	bicseq	r0, pc, #2080374787	; 0x7c000003
    4454:	bicseq	r0, pc, #738197506	; 0x2c000002
    4458:	orreq	r0, r4, #2080374787	; 0x7c000003
    445c:	cmneq	r5, #2080374787	; 0x7c000003
    4460:			; <UNDEFINED> instruction: 0x0329033f
    4464:	cmneq	r6, #872415232	; 0x34000000
    4468:	bicseq	r0, pc, #2080374787	; 0x7c000003
    446c:	bicseq	r0, pc, #-1140850687	; 0xbc000001
    4470:	bicseq	r0, pc, #2080374787	; 0x7c000003
    4474:	bicseq	r0, pc, #2080374787	; 0x7c000003
    4478:	bicseq	r0, pc, #2080374787	; 0x7c000003
    447c:	cmneq	lr, #2080374787	; 0x7c000003
    4480:	rscseq	r0, sl, #2080374787	; 0x7c000003
    4484:	sbcseq	r0, ip, #240, 4
    4488:	bicseq	r0, pc, #805306380	; 0x3000000c
    448c:	adceq	r0, r5, #-805306358	; 0xd000000a
    4490:	bicseq	r0, pc, #2080374787	; 0x7c000003
    4494:	subeq	r0, r5, sl, ror r2
    4498:	bicseq	r0, pc, #2080374787	; 0x7c000003
    449c:	ldrteq	r0, [r2], #-1308	; 0xfffffae4
    44a0:	ldreq	r0, [fp], #-831	; 0xfffffcc1
    44a4:	bicseq	r0, pc, #234881024	; 0xe000000
    44a8:	mvneq	r0, #83886080	; 0x5000000
    44ac:	stmdavc	sl!, {r0, r1, r2, r3, r4, r5, r8, r9}^
    44b0:	strcs	r4, [r1], -r9, lsr #13
    44b4:	bcs	118c0 <tcgetattr@plt+0xd7f0>
    44b8:	ldrtmi	sp, [r9], sp, lsr #3
    44bc:	eorhi	pc, r0, sp, asr #17
    44c0:	svceq	0x0000f1b9
    44c4:	blls	23b8f0 <tcgetattr@plt+0x237820>
    44c8:			; <UNDEFINED> instruction: 0x0701f1b9
    44cc:	stmdaeq	r4, {r0, r1, r8, ip, sp, lr, pc}
    44d0:	orrsle	r6, r2, sp, asr r8
    44d4:			; <UNDEFINED> instruction: 0xf8cd46b9
    44d8:			; <UNDEFINED> instruction: 0xf8df8020
    44dc:	andcs	r1, r7, ip, lsr #17
    44e0:	tstls	fp, r9, ror r4
    44e4:	mcrr2	0, 0, pc, sl, cr14	; <UNPREDICTABLE>
    44e8:	andcs	r9, fp, fp, lsl #18
    44ec:	mcrr2	0, 0, pc, r6, cr14	; <UNPREDICTABLE>
    44f0:	ldmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    44f4:	ldrbtmi	r2, [r9], #-6
    44f8:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
    44fc:	fldmiaxvs	fp, {d25-d28}	;@ Deprecated
    4500:			; <UNDEFINED> instruction: 0xf0013301
    4504:			; <UNDEFINED> instruction: 0xf8df80db
    4508:	ldrbtmi	r7, [pc], #-2184	; 4510 <tcgetattr@plt+0x440>
    450c:	bcc	842870 <tcgetattr@plt+0x83e7a0>
    4510:			; <UNDEFINED> instruction: 0xf0012b00
    4514:			; <UNDEFINED> instruction: 0xf8df8110
    4518:	ldrbtmi	r3, [fp], #-2172	; 0xfffff784
    451c:	bpl	842870 <tcgetattr@plt+0x83e7a0>
    4520:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4524:	strtmi	r2, [r8], -r3, lsl #4
    4528:			; <UNDEFINED> instruction: 0xf7ff4479
    452c:			; <UNDEFINED> instruction: 0xb148ed9c
    4530:	stmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4534:	strtmi	r2, [r8], -r3, lsl #4
    4538:			; <UNDEFINED> instruction: 0xf7ff4479
    453c:	stmdacs	r0, {r2, r4, r7, r8, sl, fp, sp, lr, pc}
    4540:	strhi	pc, [sl, r0, asr #32]!
    4544:	movwcs	r9, #6680	; 0x1a18
    4548:	blls	25c59c <tcgetattr@plt+0x2584cc>
    454c:	mvnlt	r6, pc, asr r8
    4550:	ldrdge	pc, [ip], #-131	; 0xffffff7d
    4554:			; <UNDEFINED> instruction: 0xf1ba4638
    4558:	vpmax.f32	d16, d1, d0
    455c:			; <UNDEFINED> instruction: 0xf7ff809e
    4560:	strmi	lr, [r0], r2, lsl #24
    4564:	subeq	lr, r0, r0, lsl #22
    4568:	bl	fe24256c <tcgetattr@plt+0xfe23e49c>
    456c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4570:	strbhi	pc, [lr, #1]	; <UNPREDICTABLE>
    4574:	andls	r2, r0, r0, lsl #6
    4578:			; <UNDEFINED> instruction: 0x46414652
    457c:			; <UNDEFINED> instruction: 0xf03a4638
    4580:	blls	2825b4 <tcgetattr@plt+0x27e4e4>
    4584:	movwcs	r6, #93	; 0x5d
    4588:			; <UNDEFINED> instruction: 0xf8df542b
    458c:	ldrbtmi	r3, [fp], #-2068	; 0xfffff7ec
    4590:	beq	7428e4 <tcgetattr@plt+0x73e814>
    4594:			; <UNDEFINED> instruction: 0xf7ffb128
    4598:			; <UNDEFINED> instruction: 0xf5b0ebe6
    459c:			; <UNDEFINED> instruction: 0xf0817f40
    45a0:			; <UNDEFINED> instruction: 0xf8df859b
    45a4:			; <UNDEFINED> instruction: 0xf8df2800
    45a8:	stmiapl	r2!, {fp, ip, sp}
    45ac:	andsls	r6, r0, #1114112	; 0x110000
    45b0:	smlattls	sp, r3, r8, r5
    45b4:	tstls	r8, #1703936	; 0x1a0000
    45b8:			; <UNDEFINED> instruction: 0xf0002900
    45bc:			; <UNDEFINED> instruction: 0xf8df85c0
    45c0:			; <UNDEFINED> instruction: 0xf8df17ec
    45c4:	stmdapl	r1!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
    45c8:	stmdavs	fp, {r5, r6, r7, fp, ip, lr}
    45cc:	tstmi	r3, #65536	; 0x10000
    45d0:	movwls	r4, #54027	; 0xd30b
    45d4:	ldrbhi	pc, [r9, -r0, asr #32]	; <UNPREDICTABLE>
    45d8:	andvs	r2, r3, r1, lsl #6
    45dc:	subscs	r9, ip, #12, 26	; 0x300
    45e0:	strtmi	r9, [r8], -r9, lsl #18
    45e4:	b	1425e8 <tcgetattr@plt+0x13e518>
    45e8:	fldmiaxvs	fp, {d25-d35}	;@ Deprecated
    45ec:			; <UNDEFINED> instruction: 0xf1b964eb
    45f0:	andle	r0, r1, r0, lsl #30
    45f4:	adcvs	r9, fp, r8, lsl #22
    45f8:	andscs	r2, r9, r1, lsl #2
    45fc:	blx	fefc063e <tcgetattr@plt+0xfefbc56e>
    4600:	andcs	r2, sp, r1, lsl #2
    4604:	blx	feec0646 <tcgetattr@plt+0xfeebc576>
    4608:	ldmdavs	fp, {r1, r3, r8, r9, fp, ip, pc}
    460c:			; <UNDEFINED> instruction: 0xf0012b00
    4610:	bls	2a48e4 <tcgetattr@plt+0x2a0814>
    4614:			; <UNDEFINED> instruction: 0x379cf8df
    4618:			; <UNDEFINED> instruction: 0x079cf8df
    461c:	stmiapl	r3!, {r1, r4, fp, sp, lr}^
    4620:	andsvs	r4, sl, r8, ror r4
    4624:	bl	5c2628 <tcgetattr@plt+0x5be558>
    4628:			; <UNDEFINED> instruction: 0x3790f8df
    462c:	movwls	r5, #43235	; 0xa8e3
    4630:	ldmdblt	lr!, {r3, r4, sp, lr}
    4634:			; <UNDEFINED> instruction: 0x3788f8df
    4638:			; <UNDEFINED> instruction: 0xf8d3447b
    463c:	blcs	12eb4 <tcgetattr@plt+0xede4>
    4640:	teqhi	lr, r1	; <UNPREDICTABLE>
    4644:	tstls	r3, #0, 6
    4648:			; <UNDEFINED> instruction: 0x0778f8df
    464c:			; <UNDEFINED> instruction: 0x7778f8df
    4650:			; <UNDEFINED> instruction: 0xf7ff4478
    4654:	ldrbtmi	lr, [pc], #-2816	; 465c <tcgetattr@plt+0x58c>
    4658:	svclt	0x00141e05
    465c:	movwcs	r2, #769	; 0x301
    4660:	bcc	942984 <tcgetattr@plt+0x93e8b4>
    4664:	blls	2b8aa0 <tcgetattr@plt+0x2b49d0>
    4668:	ldrdhi	pc, [r0], -r3
    466c:	svceq	0x0000f1b8
    4670:	strbmi	sp, [r0], -r7
    4674:	bl	1dc2678 <tcgetattr@plt+0x1dbe5a8>
    4678:	mvnvc	pc, #64, 12	; 0x4000000
    467c:	vqsub.s8	d20, d16, d8
    4680:	blls	466354 <tcgetattr@plt+0x462284>
    4684:			; <UNDEFINED> instruction: 0x2744f8df
    4688:			; <UNDEFINED> instruction: 0x8744f8df
    468c:	stmiapl	r2!, {r0, r3, r4, fp, sp, lr}
    4690:			; <UNDEFINED> instruction: 0xf8df44f8
    4694:			; <UNDEFINED> instruction: 0xf8d83740
    4698:	andls	r7, pc, #28, 20	; 0x1c000
    469c:	stmiapl	r3!, {r0, r4, sp, lr}^
    46a0:	movwlt	r6, #61465	; 0xf019
    46a4:	ldrtmi	r2, [r8], -pc, lsr #2
    46a8:	b	18c26ac <tcgetattr@plt+0x18be5dc>
    46ac:			; <UNDEFINED> instruction: 0xf8dfb1a8
    46b0:	strmi	r3, [r7], -r8, lsr #14
    46b4:	beq	407f8 <tcgetattr@plt+0x3c728>
    46b8:	blge	826dc <tcgetattr@plt+0x7e60c>
    46bc:	beq	742a24 <tcgetattr@plt+0x73e954>
    46c0:			; <UNDEFINED> instruction: 0xf8c858e5
    46c4:	eorvs	r7, r8, ip, lsl sl
    46c8:	blcs	226dc <tcgetattr@plt+0x1e60c>
    46cc:	rsbhi	pc, r2, r1, asr #32
    46d0:	ldmdavs	fp, {r2, r4, r8, r9, fp, ip, pc}
    46d4:			; <UNDEFINED> instruction: 0xf0402b00
    46d8:	ldmdavc	fp!, {r0, r1, r3, r5, r6, r7, r9, sl, pc}
    46dc:			; <UNDEFINED> instruction: 0xf8dfb923
    46e0:	ldrbtmi	r2, [sl], #-1788	; 0xfffff904
    46e4:	bcc	7429f4 <tcgetattr@plt+0x73e924>
    46e8:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46ec:	usatcs	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    46f0:	andls	r5, fp, #10616832	; 0xa20000
    46f4:	tstlt	r8, r0, lsl r0
    46f8:	blcs	2270c <tcgetattr@plt+0x1e63c>
    46fc:	strhi	pc, [lr, r0, asr #32]!
    4700:	usatcc	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    4704:	movwls	r5, #59619	; 0xe8e3
    4708:	blcs	1e77c <tcgetattr@plt+0x1a6ac>
    470c:	ldrhi	pc, [r6, r0]!
    4710:	stmdavs	r8!, {r0, r1, r3, r8, sl, fp, ip, pc}
    4714:	blx	9c0754 <tcgetattr@plt+0x9bc684>
    4718:	ldmdavs	pc, {r1, r2, r3, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    471c:	svccs	0x00006028
    4720:	andhi	pc, r1, r1
    4724:			; <UNDEFINED> instruction: 0xf04f687a
    4728:			; <UNDEFINED> instruction: 0xf8df0a00
    472c:			; <UNDEFINED> instruction: 0x46d336bc
    4730:	ssathi	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    4734:	ldrbtmi	r7, [fp], #-2069	; 0xfffff7eb
    4738:	cfstrscs	mvf4, [r3, #-992]!	; 0xfffffc20
    473c:	ldrmi	r4, [r8], r2, asr #13
    4740:	ldrhi	pc, [r0, #-0]!
    4744:			; <UNDEFINED> instruction: 0xf1021c50
    4748:	b	1bc7f84 <tcgetattr@plt+0x1bc3eb4>
    474c:	and	r0, r1, r2, lsl #24
    4750:	blpl	82798 <tcgetattr@plt+0x7e6c8>
    4754:	msreq	CPSR_fsx, #1073741865	; 0x40000029
    4758:	tsteq	r0, ip, lsl #22
    475c:	svclt	0x00182d24
    4760:	stmdble	r5, {r0, r1, r3, r8, r9, fp, sp}
    4764:	streq	pc, [r0, #-37]!	; 0xffffffdb
    4768:	ldccs	13, cr3, [r9, #-260]	; 0xfffffefc
    476c:	ldrbthi	pc, [ip], #512	; 0x200	; <UNPREDICTABLE>
    4770:	mvnle	r4, r0, ror r5
    4774:			; <UNDEFINED> instruction: 0x46584693
    4778:	b	ffd4277c <tcgetattr@plt+0xffd3e6ac>
    477c:	tstle	r2, r8, lsl r8
    4780:			; <UNDEFINED> instruction: 0xf88b2300
    4784:	blls	2907c0 <tcgetattr@plt+0x28c6f0>
    4788:	ldmdavs	fp, {r1, r2, r3, r9, fp, ip, pc}
    478c:	tstlt	fp, r7, lsl r0
    4790:	ldmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}
    4794:	bls	29ed88 <tcgetattr@plt+0x29acb8>
    4798:	blls	2dc7ec <tcgetattr@plt+0x2d871c>
    479c:			; <UNDEFINED> instruction: 0xf7ff6818
    47a0:	ldmdacs	r2!, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    47a4:	ldrthi	pc, [r7], #-513	; 0xfffffdff	; <UNPREDICTABLE>
    47a8:			; <UNDEFINED> instruction: 0x362cf8df
    47ac:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    47b0:	ldrdeq	pc, [r0], -sl
    47b4:			; <UNDEFINED> instruction: 0xf7ffb120
    47b8:	ldmdacs	r2!, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
    47bc:	strthi	pc, [r6], #-513	; 0xfffffdff
    47c0:	ldmdavs	r8, {r1, r3, r8, r9, fp, ip, pc}
    47c4:	b	ff3c27c8 <tcgetattr@plt+0xff3be6f8>
    47c8:	mvnvc	pc, #64, 12	; 0x4000000
    47cc:	vqsub.s8	d4, d17, d8
    47d0:			; <UNDEFINED> instruction: 0xf8df8488
    47d4:			; <UNDEFINED> instruction: 0xf8df261c
    47d8:			; <UNDEFINED> instruction: 0xf8df361c
    47dc:	stmiapl	r0!, {r2, r3, r4, r9, sl, ip}
    47e0:	bls	4159cc <tcgetattr@plt+0x4118fc>
    47e4:	andvs	r9, r1, sl
    47e8:	ldmdavs	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
    47ec:	ldmdavs	fp, {r1, r2, r3, r8, r9, ip, pc}
    47f0:	bls	355444 <tcgetattr@plt+0x351374>
    47f4:	cmple	r3, r3, lsl r3
    47f8:	ldmdavs	fp, {r3, r4, r8, r9, fp, ip, pc}
    47fc:			; <UNDEFINED> instruction: 0xf0402b00
    4800:	blls	4e62fc <tcgetattr@plt+0x4e222c>
    4804:			; <UNDEFINED> instruction: 0xf8dfb183
    4808:			; <UNDEFINED> instruction: 0xf8df25a4
    480c:			; <UNDEFINED> instruction: 0xf8df15a4
    4810:	stmiapl	r2!, {r2, r3, r5, r6, r7, r8, sl, ip, sp}
    4814:	ldrbtmi	r5, [fp], #-2145	; 0xfffff79f
    4818:	stmdavs	r9, {r1, r4, fp, sp, lr}
    481c:	bcc	742b70 <tcgetattr@plt+0x73eaa0>
    4820:	tstmi	r3, #671088640	; 0x28000000
    4824:	eorsle	r4, fp, r3, lsr r3
    4828:	stmeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    482c:	strbmi	r2, [r1], -r1
    4830:	stc2l	0, cr15, [r0, #-8]
    4834:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    4838:			; <UNDEFINED> instruction: 0x5010f8d8
    483c:	ldrmi	r2, [r0], -r0, lsl #4
    4840:	stmiapl	r3!, {r0, r1, r8, sp}^
    4844:	streq	pc, [r8, #-965]	; 0xfffffc3b
    4848:			; <UNDEFINED> instruction: 0xf7ff601d
    484c:	mcrrne	10, 14, lr, r5, cr12
    4850:			; <UNDEFINED> instruction: 0xf000d004
    4854:	stmdacs	r2, {r0, r1}
    4858:	cmnhi	r4, #1	; <UNPREDICTABLE>
    485c:	strpl	pc, [r4, #2271]!	; 0x8df
    4860:	bvs	1ad5a5c <tcgetattr@plt+0x1ad198c>
    4864:			; <UNDEFINED> instruction: 0xf0013301
    4868:			; <UNDEFINED> instruction: 0xf8df80bf
    486c:	ldrbtmi	r0, [r8], #-1436	; 0xfffffa64
    4870:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4874:	ldrcs	pc, [r4, #2271]	; 0x8df
    4878:	andsvs	r5, r0, r2, lsr #17
    487c:			; <UNDEFINED> instruction: 0xf0012800
    4880:	stmdavc	r3, {r0, r1, r5, r7, r8, r9, pc}
    4884:			; <UNDEFINED> instruction: 0xf0012b00
    4888:			; <UNDEFINED> instruction: 0xf7ff839f
    488c:	stmdacs	r8!, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
    4890:	bichi	pc, r6, #268435456	; 0x10000000
    4894:	ldrbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    4898:	stmiapl	r1!, {sp}^
    489c:	blx	10c08f2 <tcgetattr@plt+0x10bc822>
    48a0:			; <UNDEFINED> instruction: 0xf7ff2000
    48a4:			; <UNDEFINED> instruction: 0xf1b0ebb4
    48a8:			; <UNDEFINED> instruction: 0x46833fff
    48ac:	strhi	pc, [r3], #-1
    48b0:	strbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    48b4:			; <UNDEFINED> instruction: 0xf7ff4478
    48b8:	strmi	lr, [r7], -lr, asr #19
    48bc:			; <UNDEFINED> instruction: 0xf0002800
    48c0:			; <UNDEFINED> instruction: 0xf7ff866b
    48c4:			; <UNDEFINED> instruction: 0xf640ea50
    48c8:	addsmi	r7, r8, #-134217725	; 0xf8000003
    48cc:			; <UNDEFINED> instruction: 0x83b7f201
    48d0:	ldrdcc	pc, [r0], -sl
    48d4:			; <UNDEFINED> instruction: 0xf0412b00
    48d8:			; <UNDEFINED> instruction: 0xf8df83ad
    48dc:	stmiapl	r3!, {r2, r3, r4, r5, r8, sl, ip, sp}^
    48e0:	tstls	r7, #1900544	; 0x1d0000
    48e4:			; <UNDEFINED> instruction: 0xf0402d00
    48e8:			; <UNDEFINED> instruction: 0x46298472
    48ec:			; <UNDEFINED> instruction: 0xf7ff4638
    48f0:	stmdacs	r0, {r4, r5, r6, r7, r9, fp, sp, lr, pc}
    48f4:	strbhi	pc, [r7, #64]!	; 0x40	; <UNPREDICTABLE>
    48f8:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    48fc:	adcmi	r5, pc, #15007744	; 0xe50000
    4900:	strbhi	pc, [r7]	; <UNPREDICTABLE>
    4904:	vst1.8	{d20-d22}, [pc :256], r9
    4908:			; <UNDEFINED> instruction: 0x462852b0
    490c:	stmeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    4910:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4914:	ldcllt	0, cr15, [r0], #-0
    4918:	mulcc	r2, r9, r8
    491c:	andeq	pc, r2, #1073741826	; 0x40000002
    4920:	streq	pc, [r3, #-265]	; 0xfffffef7
    4924:	vpadd.i8	q1, q0, <illegal reg q12.5>
    4928:	blcs	18257ac <tcgetattr@plt+0x18216dc>
    492c:	sbchi	pc, sl, #64, 4
    4930:	blcs	6136bc <tcgetattr@plt+0x60f5ec>
    4934:	orrshi	pc, r8, #0, 4
    4938:			; <UNDEFINED> instruction: 0xf013e8df
    493c:	orrseq	r0, r6, #1006632962	; 0x3c000002
    4940:	orrseq	r0, r6, #1476395010	; 0x58000002
    4944:	orrseq	r0, r6, #1476395010	; 0x58000002
    4948:	orrseq	r0, r6, #1476395010	; 0x58000002
    494c:	orrseq	r0, r6, #-2080374782	; 0x84000002
    4950:	orrseq	r0, r6, #1476395010	; 0x58000002
    4954:	orreq	r0, r8, #1476395010	; 0x58000002
    4958:	orrseq	r0, r6, #1476395010	; 0x58000002
    495c:	orrseq	r0, r6, #1476395010	; 0x58000002
    4960:	orrseq	r0, r6, #-2080374782	; 0x84000002
    4964:	orrseq	r0, r6, #1476395010	; 0x58000002
    4968:	orrseq	r0, r6, #1476395010	; 0x58000002
    496c:			; <UNDEFINED> instruction: 0xf8df02cd
    4970:	andcs	r3, r1, #176, 8	; 0xb0000000
    4974:	andsvs	r5, sl, r3, ror #17
    4978:	mulcs	r1, r9, r8
    497c:	svccc	0x0001e544
    4980:	msrhi	CPSR_x, #0
    4984:	ldrdeq	pc, [r4], -r8
    4988:	tstcs	r0, sl, lsl #4
    498c:	movweq	pc, #16648	; 0x4108	; <UNPREDICTABLE>
    4990:			; <UNDEFINED> instruction: 0xf7fe9308
    4994:	blls	28087c <tcgetattr@plt+0x27c7ac>
    4998:	subsvs	r2, r8, #0, 16
    499c:	vqdmlsl.s<illegal width 8>	<illegal reg q12.5>, d0, d8
    49a0:			; <UNDEFINED> instruction: 0xf8998335
    49a4:	ldrmi	r2, [r8], r1
    49a8:			; <UNDEFINED> instruction: 0xf899e52e
    49ac:			; <UNDEFINED> instruction: 0xf1093002
    49b0:			; <UNDEFINED> instruction: 0xf1090202
    49b4:	blcs	1845dc8 <tcgetattr@plt+0x1841cf8>
    49b8:	orrshi	pc, sl, #0
    49bc:	addshi	pc, r1, #0, 4
    49c0:			; <UNDEFINED> instruction: 0xf0002b30
    49c4:	blcs	c65804 <tcgetattr@plt+0xc61734>
    49c8:	ldrmi	sp, [r5], -r3
    49cc:			; <UNDEFINED> instruction: 0xf0402b00
    49d0:	bls	265410 <tcgetattr@plt+0x261340>
    49d4:	bicsvs	r2, r3, r1, lsl #6
    49d8:	ldr	r7, [r5, #-2090]	; 0xfffff7d6
    49dc:	mulcc	r2, r9, r8
    49e0:			; <UNDEFINED> instruction: 0xf0002b00
    49e4:			; <UNDEFINED> instruction: 0xf10982a0
    49e8:	ldrtmi	r0, [r9], r2, lsl #10
    49ec:	eorhi	pc, r0, sp, asr #17
    49f0:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    49f4:	adcshi	pc, fp, #64	; 0x40
    49f8:	rscscc	pc, pc, #79	; 0x4f
    49fc:			; <UNDEFINED> instruction: 0xf01f4611
    4a00:	ldrb	pc, [sp, #-3553]	; 0xfffff21f	; <UNPREDICTABLE>
    4a04:	andcs	r4, r1, #232, 22	; 0x3a000
    4a08:	andsvs	r5, sl, r3, ror #17
    4a0c:			; <UNDEFINED> instruction: 0xf0002f02
    4a10:			; <UNDEFINED> instruction: 0xf89980c1
    4a14:	ldrbt	r2, [r7], #1
    4a18:	mulcc	r2, r9, r8
    4a1c:			; <UNDEFINED> instruction: 0xf0402b00
    4a20:			; <UNDEFINED> instruction: 0xf1b78276
    4a24:			; <UNDEFINED> instruction: 0xf0000901
    4a28:	bmi	fffa57f8 <tcgetattr@plt+0xfffa1728>
    4a2c:	movweq	pc, #16648	; 0x4108	; <UNPREDICTABLE>
    4a30:	ldrdne	pc, [r4], -r8
    4a34:	movwls	r4, #33914	; 0x847a
    4a38:	bne	642d48 <tcgetattr@plt+0x63ec78>
    4a3c:	svccc	0x0001e540
    4a40:	sbcshi	pc, r0, #0
    4a44:	ldrdne	pc, [r4], -r8
    4a48:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    4a4c:	tstls	r8, r8, lsl #12
    4a50:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a54:	vadd.i8	d2, d1, d23
    4a58:	eorcs	r8, r8, #112, 6	; 0xc0000001
    4a5c:	ldrbmi	r9, [r0], -r8, lsl #18
    4a60:	b	42a64 <tcgetattr@plt+0x3e994>
    4a64:			; <UNDEFINED> instruction: 0xf8c39b09
    4a68:	movwcs	sl, #16
    4a6c:	eorcc	pc, r8, sl, lsl #17
    4a70:	mulcs	r1, r9, r8
    4a74:	blmi	ffb3dd9c <tcgetattr@plt+0xffb39ccc>
    4a78:			; <UNDEFINED> instruction: 0xf8d3447b
    4a7c:	blcs	132f4 <tcgetattr@plt+0xf224>
    4a80:	adcshi	pc, r8, #0
    4a84:	ldrbtmi	r4, [fp], #-3049	; 0xfffff417
    4a88:	bcc	742ddc <tcgetattr@plt+0x73ed0c>
    4a8c:	bcs	22afc <tcgetattr@plt+0x1ea2c>
    4a90:	stmibmi	r7!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
    4a94:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    4a98:	blx	1ec0b00 <tcgetattr@plt+0x1ebca30>
    4a9c:	mulcs	r1, r9, r8
    4aa0:	svccs	0x0001e4b2
    4aa4:			; <UNDEFINED> instruction: 0xf8d8dd0b
    4aa8:	stmdavc	fp, {r2, ip}
    4aac:	andle	r2, r6, sp, lsr #22
    4ab0:	ldrbtmi	r4, [r8], #-2272	; 0xfffff720
    4ab4:	bcc	742dfc <tcgetattr@plt+0x73ed2c>
    4ab8:			; <UNDEFINED> instruction: 0xf0002b00
    4abc:	bcs	1e256cc <tcgetattr@plt+0x1e215fc>
    4ac0:	blmi	feef8ed4 <tcgetattr@plt+0xfeef4e04>
    4ac4:	stmiapl	r3!, {r0, r9, sp}^
    4ac8:	blmi	fee1cb38 <tcgetattr@plt+0xfee18a68>
    4acc:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    4ad0:	andcs	fp, r2, #-2147483646	; 0x80000002
    4ad4:			; <UNDEFINED> instruction: 0xf899601a
    4ad8:	ldmdavs	sl, {r0, ip}
    4adc:	svclt	0x000c2952
    4ae0:	tstcs	r1, r2, lsl #2
    4ae4:	andsvs	r4, sl, sl, lsl #8
    4ae8:	mulcs	r1, r9, r8
    4aec:	bmi	ff4bdd24 <tcgetattr@plt+0xff4b9c54>
    4af0:	blmi	feb0cefc <tcgetattr@plt+0xfeb08e2c>
    4af4:	addsvs	r4, r1, sl, ror r4
    4af8:	andsvs	r5, r9, r3, ror #17
    4afc:	mulcs	r1, r9, r8
    4b00:	blmi	fea3dd10 <tcgetattr@plt+0xfea39c40>
    4b04:	stmiapl	r3!, {r0, r9, sp}^
    4b08:			; <UNDEFINED> instruction: 0xf899601a
    4b0c:	ldrbt	r2, [fp], #-1
    4b10:	vldmiavs	r3, {s19-s27}
    4b14:	svclt	0x000c1c59
    4b18:	movwcs	r2, #776	; 0x308
    4b1c:			; <UNDEFINED> instruction: 0xe77864d3
    4b20:	movwcs	r9, #6665	; 0x1a09
    4b24:			; <UNDEFINED> instruction: 0xf8996153
    4b28:	strbt	r2, [sp], #-1
    4b2c:	andcs	r4, r0, #199680	; 0x30c00
    4b30:	andsvs	r4, sl, #2063597568	; 0x7b000000
    4b34:	mulcs	r1, r9, r8
    4b38:	stmdbls	pc, {r1, r2, r5, r6, sl, sp, lr, pc}	; <UNPREDICTABLE>
    4b3c:	andeq	pc, r2, r9, lsl #2
    4b40:	mcr	7, 6, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    4b44:			; <UNDEFINED> instruction: 0xf0402800
    4b48:			; <UNDEFINED> instruction: 0xf1b781f8
    4b4c:			; <UNDEFINED> instruction: 0xf0000901
    4b50:			; <UNDEFINED> instruction: 0xf8d882e6
    4b54:	cps	#4
    4b58:	movwls	r0, #33540	; 0x8304
    4b5c:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b60:	svcpl	0x0080f5b0
    4b64:	sbchi	pc, sp, #268435456	; 0x10000000
    4b68:	stmdavs	r8!, {r1, r4, r8, sl, fp, ip, pc}
    4b6c:	svc	0x0022f7fe
    4b70:	ldrdeq	pc, [r4], -r8
    4b74:			; <UNDEFINED> instruction: 0xfff6f00d
    4b78:	strt	r6, [r1], #40	; 0x28
    4b7c:	stmiapl	r3!, {r1, r3, r7, r8, r9, fp, lr}^
    4b80:	bcs	1ebf0 <tcgetattr@plt+0x1ab20>
    4b84:	svcge	0x0042f47f
    4b88:			; <UNDEFINED> instruction: 0xf04f2f02
    4b8c:	andsvs	r0, sl, r2, lsl #4
    4b90:	svcge	0x003ff47f
    4b94:	ldrdcc	pc, [r4], -r8
    4b98:	bcs	b62c08 <tcgetattr@plt+0xb5eb38>
    4b9c:	svcge	0x0039f43f
    4ba0:	ldrbtmi	r4, [r9], #-2471	; 0xfffff659
    4ba4:	bcs	742ef0 <tcgetattr@plt+0x73ee20>
    4ba8:			; <UNDEFINED> instruction: 0xf47f2a00
    4bac:			; <UNDEFINED> instruction: 0xf8c1af32
    4bb0:			; <UNDEFINED> instruction: 0xf1083a1c
    4bb4:			; <UNDEFINED> instruction: 0xf8990804
    4bb8:	strcs	r2, [r1, -r1]
    4bbc:	bls	3bdc54 <tcgetattr@plt+0x3b9b84>
    4bc0:	andsvs	r2, r3, r1, lsl #6
    4bc4:	mulcs	r1, r9, r8
    4bc8:	bls	2fdc48 <tcgetattr@plt+0x2f9b78>
    4bcc:	andsvs	r2, r3, sl, lsl #6
    4bd0:	mulcs	r1, r9, r8
    4bd4:	bls	2fdc3c <tcgetattr@plt+0x2f9b6c>
    4bd8:	andsvs	r2, r3, r2, lsl #6
    4bdc:	mulcs	r1, r9, r8
    4be0:	ldmibmi	r8, {r1, r4, sl, sp, lr, pc}
    4be4:	ldrbmi	r4, [r8], -sl, asr #12
    4be8:	ldrbtmi	r4, [r9], #-1613	; 0xfffff9b3
    4bec:			; <UNDEFINED> instruction: 0xf9d0f018
    4bf0:	mulcs	r0, r9, r8
    4bf4:	ldmibmi	r4, {r3, sl, sp, lr, pc}
    4bf8:	andeq	pc, r2, r9, lsl #2
    4bfc:			; <UNDEFINED> instruction: 0xf7fe4479
    4c00:	stmdacs	r0, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    4c04:	bicshi	pc, r7, r0, asr #32
    4c08:	tstcs	r1, sl, ror sl
    4c0c:	addmi	r4, pc, #146432	; 0x23c00
    4c10:	andsvs	r5, r1, r2, lsr #17
    4c14:	andsvs	r5, r9, r3, ror #17
    4c18:	blmi	fe37c038 <tcgetattr@plt+0xfe377f68>
    4c1c:			; <UNDEFINED> instruction: 0xf8d3447b
    4c20:	bcs	f498 <tcgetattr@plt+0xb3c8>
    4c24:	subhi	pc, r5, #0
    4c28:			; <UNDEFINED> instruction: 0xf7ff782a
    4c2c:	stmibmi	r9, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    4c30:	bls	34cc3c <tcgetattr@plt+0x348b6c>
    4c34:			; <UNDEFINED> instruction: 0xf7ff4479
    4c38:	andcs	lr, r0, r2, lsr #18
    4c3c:	stm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c40:			; <UNDEFINED> instruction: 0xf0003f01
    4c44:			; <UNDEFINED> instruction: 0xf8d881b0
    4c48:			; <UNDEFINED> instruction: 0xf1083004
    4c4c:	bls	246c64 <tcgetattr@plt+0x242b94>
    4c50:			; <UNDEFINED> instruction: 0xf8996053
    4c54:			; <UNDEFINED> instruction: 0xf7ff2001
    4c58:	svccc	0x0001bbd7
    4c5c:			; <UNDEFINED> instruction: 0x81baf000
    4c60:	ldmdavs	r8, {r1, r3, r8, r9, fp, ip, pc}
    4c64:			; <UNDEFINED> instruction: 0xf7feb108
    4c68:			; <UNDEFINED> instruction: 0xf8d8eea6
    4c6c:	cps	#4
    4c70:	movwls	r0, #33540	; 0x8304
    4c74:			; <UNDEFINED> instruction: 0xff76f00d
    4c78:	ldrmi	r9, [r8], r8, lsl #22
    4c7c:	andsvs	r9, r8, sl, lsl #22
    4c80:	mulcs	r1, r9, r8
    4c84:	bllt	ff042c88 <tcgetattr@plt+0xff03ebb8>
    4c88:	andcs	r4, r1, #117760	; 0x1cc00
    4c8c:	andsvs	r5, sl, r3, ror #17
    4c90:	mulcs	r1, r9, r8
    4c94:	bllt	fee42c98 <tcgetattr@plt+0xfee3ebc8>
    4c98:	andeq	r4, r5, lr, asr #18
    4c9c:	andeq	r0, r0, r0, asr #6
    4ca0:	andeq	r4, r5, r8, lsr r9
    4ca4:	andeq	r0, r4, r2, asr r0
    4ca8:	andeq	r0, r0, ip, asr r4
    4cac:	andeq	ip, r3, r2, asr #7
    4cb0:	andeq	ip, r3, r8, asr #7
    4cb4:	andeq	ip, r3, r0, asr #7
    4cb8:	andeq	r0, r0, r4, asr r3
    4cbc:	andeq	ip, r3, r6, lsr #7
    4cc0:	andeq	r0, r0, r4, ror r4
    4cc4:	andeq	r0, r0, ip, lsr #7
    4cc8:	andeq	r0, r0, r8, asr #7
    4ccc:	andeq	r0, r0, ip, ror #7
    4cd0:	muleq	r3, ip, r3
    4cd4:	andeq	r0, r0, r0, asr r4
    4cd8:	muleq	r3, ip, r3
    4cdc:	andeq	r0, r0, r0, lsr #9
    4ce0:	andeq	ip, r3, r0, lsr #7
    4ce4:	andeq	r0, r0, r8, asr #8
    4ce8:	muleq	r3, sl, r3
    4cec:	andeq	r0, r0, r4, asr #10
    4cf0:			; <UNDEFINED> instruction: 0x0003c3b6
    4cf4:	andeq	r0, r0, r0, ror r4
    4cf8:	andeq	ip, r3, r6, lsr #7
    4cfc:	andeq	r0, r0, ip, lsl #7
    4d00:	muleq	r3, sl, r3
    4d04:	strdeq	r0, [r0], -r8
    4d08:	muleq	r3, lr, r3
    4d0c:	ldrdeq	r0, [r0], -ip
    4d10:	muleq	r3, lr, r3
    4d14:			; <UNDEFINED> instruction: 0x000005b4
    4d18:	muleq	r3, r6, r3
    4d1c:	andeq	r0, r0, r0, asr r5
    4d20:	muleq	r0, r8, r3
    4d24:	andeq	r0, r0, ip, lsr #10
    4d28:	andeq	r0, r0, r4, lsr r5
    4d2c:			; <UNDEFINED> instruction: 0x000003b0
    4d30:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4d34:	andeq	ip, r3, r8, asr r3
    4d38:	andeq	r0, r0, r4, lsr #9
    4d3c:	andeq	ip, r3, r2, lsr r3
    4d40:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4d44:	andeq	r0, r0, r0, asr #8
    4d48:	andeq	r0, r0, r8, ror #8
    4d4c:	andeq	ip, r3, ip, lsl r3
    4d50:	andeq	r0, r0, r0, ror #5
    4d54:	andeq	r0, r0, ip, ror r3
    4d58:	andeq	r0, r0, ip, ror #8
    4d5c:			; <UNDEFINED> instruction: 0x000004b0
    4d60:	andeq	r2, r4, lr, ror r6
    4d64:	muleq	r0, r0, r5
    4d68:	andeq	r0, r0, r4, asr r5
    4d6c:	andeq	r0, r0, r8, lsl #6
    4d70:	andeq	r0, r0, r0, lsl #11
    4d74:	ldrdeq	r0, [r0], -r8
    4d78:	andeq	r2, r0, r3, lsr #1
    4d7c:	andeq	ip, r3, r2, ror #4
    4d80:	andeq	ip, r3, r2, ror #7
    4d84:	andeq	ip, r3, sl, ror #1
    4d88:	andeq	r2, r0, sp, asr #11
    4d8c:	andeq	pc, r3, sl, lsl #25
    4d90:	andeq	r7, r5, r6, asr r7
    4d94:	andeq	r7, r5, r6, asr #14
    4d98:	andeq	ip, r3, ip, lsl #7
    4d9c:	andeq	ip, r3, r0, lsl #7
    4da0:	ldrdeq	r7, [r5], -r2
    4da4:	andeq	r0, r0, ip, lsl r3
    4da8:	andeq	r0, r0, ip, lsr #9
    4dac:	andeq	r0, r0, ip, asr #10
    4db0:	andeq	r0, r0, r4, lsr #6
    4db4:	muleq	r0, ip, r3
    4db8:	andeq	ip, r3, ip, asr #5
    4dbc:	andeq	r0, r0, r8, lsl r4
    4dc0:	andeq	r7, r5, r8, lsr #12
    4dc4:	andeq	ip, r3, r4, lsr #5
    4dc8:	andeq	r7, r5, sl, lsl #12
    4dcc:	andeq	r0, r0, r8, lsl #9
    4dd0:	ldrdeq	r7, [r5], -r0
    4dd4:	andeq	r0, r0, ip, lsl r5
    4dd8:	andeq	r0, r0, r0, lsr #7
    4ddc:	andeq	r7, r5, lr, ror r5
    4de0:	andeq	r0, r0, r4, lsl #10
    4de4:	ldrdeq	r0, [r0], -r4
    4de8:	andeq	r7, r5, sl, lsr #10
    4dec:	andeq	r7, r5, r8, lsr #10
    4df0:	andeq	r0, r0, ip, lsl #9
    4df4:	strdeq	r0, [r0], -r8
    4df8:	andeq	pc, r3, r0, lsr #19
    4dfc:	andeq	r7, r5, sl, asr #8
    4e00:	ldrdeq	r0, [r0], -r4
    4e04:	andeq	r4, r5, r4, lsr #15
    4e08:	andeq	fp, r3, r6, asr #24
    4e0c:	andeq	r0, r0, r0, asr r3
    4e10:	ldrdeq	r0, [r0], -ip
    4e14:	andeq	ip, r3, ip, asr #3
    4e18:	andeq	r0, r0, r4, lsl #6
    4e1c:	andeq	r0, r0, r0, asr #10
    4e20:	andeq	r0, r0, ip, asr #6
    4e24:	andeq	r7, r5, ip, lsr #4
    4e28:	andeq	r7, r5, r8, ror #3
    4e2c:	ldrdeq	r7, [r5], -sl
    4e30:	andeq	fp, r3, lr, ror #27
    4e34:	andeq	r7, r5, lr, lsr #3
    4e38:	andeq	r4, r5, r0, lsl r5
    4e3c:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
    4e40:	strheq	r7, [r5], -lr
    4e44:			; <UNDEFINED> instruction: 0x0003bbb6
    4e48:	andeq	fp, r3, r0, lsr #23
    4e4c:	andeq	r0, r0, ip, asr #9
    4e50:	andeq	r7, r5, r4, asr #32
    4e54:	andeq	fp, r3, r0, lsr #20
    4e58:	andeq	r0, r0, r4, lsl r5
    4e5c:	mulcc	r2, r9, r8
    4e60:	cmnle	r8, r0, lsl #22
    4e64:	stmdbeq	r1, {r0, r1, r2, r4, r5, r7, r8, ip, sp, lr, pc}
    4e68:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
    4e6c:	ldccs	8, cr15, [r8], #-892	; 0xfffffc84
    4e70:	movweq	pc, #16648	; 0x4108	; <UNPREDICTABLE>
    4e74:	ldrdne	pc, [r4], -r8
    4e78:	movwls	r4, #33914	; 0x847a
    4e7c:	bne	54318c <tcgetattr@plt+0x53f0bc>
    4e80:	bllt	7c2e84 <tcgetattr@plt+0x7bedb4>
    4e84:	stmdbcs	r0, {r0, r3, r5, r7, fp, ip, sp, lr}
    4e88:	ldrhi	pc, [r3, #-0]
    4e8c:			; <UNDEFINED> instruction: 0x46289910
    4e90:			; <UNDEFINED> instruction: 0xf7fe9208
    4e94:	bls	24031c <tcgetattr@plt+0x23c24c>
    4e98:			; <UNDEFINED> instruction: 0xf0002800
    4e9c:			; <UNDEFINED> instruction: 0xf8df84fd
    4ea0:	strtmi	r1, [r8], -ip, lsl #24
    4ea4:	ldrbtmi	r9, [r9], #-520	; 0xfffffdf8
    4ea8:	ldc	7, cr15, [r4, #-1016]	; 0xfffffc08
    4eac:	stmdacs	r0, {r3, r9, fp, ip, pc}
    4eb0:	bge	feac20b4 <tcgetattr@plt+0xfeabdfe4>
    4eb4:	strmi	r4, [r1], -r2, lsl #12
    4eb8:			; <UNDEFINED> instruction: 0xf0184658
    4ebc:	stmdavc	sl!, {r0, r3, r5, r6, fp, ip, sp, lr, pc}
    4ec0:	blt	fe8c2ec4 <tcgetattr@plt+0xfe8bedf4>
    4ec4:			; <UNDEFINED> instruction: 0xf0002b30
    4ec8:	blcs	c651d4 <tcgetattr@plt+0xc61104>
    4ecc:	ldrmi	sp, [r5], -r3
    4ed0:			; <UNDEFINED> instruction: 0xf0402b00
    4ed4:	bls	265200 <tcgetattr@plt+0x261130>
    4ed8:	andsvs	r2, r3, #67108864	; 0x4000000
    4edc:			; <UNDEFINED> instruction: 0xf7ff782a
    4ee0:	blcs	1bb3934 <tcgetattr@plt+0x1baf864>
    4ee4:	rscshi	pc, sp, r0
    4ee8:			; <UNDEFINED> instruction: 0xf43f2b79
    4eec:			; <UNDEFINED> instruction: 0xf8dfad72
    4ef0:	ldrbmi	r1, [r8], -r0, asr #23
    4ef4:	ldrbtmi	r4, [r9], #-1557	; 0xfffff9eb
    4ef8:			; <UNDEFINED> instruction: 0xf84af018
    4efc:	mulcs	r2, r9, r8
    4f00:	blt	fe0c2f04 <tcgetattr@plt+0xfe0bee34>
    4f04:	bllt	feb43288 <tcgetattr@plt+0xfeb3f1b8>
    4f08:			; <UNDEFINED> instruction: 0xf7ff44fb
    4f0c:			; <UNDEFINED> instruction: 0xf8dfb905
    4f10:			; <UNDEFINED> instruction: 0xf1092ba8
    4f14:			; <UNDEFINED> instruction: 0xf8cd0102
    4f18:	ldrtmi	r8, [r9], r0, lsr #32
    4f1c:			; <UNDEFINED> instruction: 0xf8c2447a
    4f20:			; <UNDEFINED> instruction: 0xf7ff1a18
    4f24:			; <UNDEFINED> instruction: 0xf1b7bacd
    4f28:			; <UNDEFINED> instruction: 0xf0000901
    4f2c:			; <UNDEFINED> instruction: 0xf1088100
    4f30:			; <UNDEFINED> instruction: 0xf8d80304
    4f34:	movwls	r5, #32772	; 0x8004
    4f38:	ldmdbls	r3, {r1, r3, r4, r6, r8, sl, sp, lr, pc}
    4f3c:			; <UNDEFINED> instruction: 0xf7fe4628
    4f40:	stmdacs	r0, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
    4f44:	bge	18c2148 <tcgetattr@plt+0x18be078>
    4f48:	movwcs	r9, #6665	; 0x1a09
    4f4c:			; <UNDEFINED> instruction: 0xf8996393
    4f50:			; <UNDEFINED> instruction: 0xf7ff2001
    4f54:			; <UNDEFINED> instruction: 0xf8dfba59
    4f58:			; <UNDEFINED> instruction: 0xf1092b64
    4f5c:			; <UNDEFINED> instruction: 0xf8cd0102
    4f60:	ldrtmi	r8, [r9], r0, lsr #32
    4f64:			; <UNDEFINED> instruction: 0xf8c2447a
    4f68:			; <UNDEFINED> instruction: 0xf7ff1a14
    4f6c:			; <UNDEFINED> instruction: 0xf50dbaa9
    4f70:			; <UNDEFINED> instruction: 0x462878dc
    4f74:	streq	pc, [r4, -r8, lsr #3]
    4f78:			; <UNDEFINED> instruction: 0xf0014639
    4f7c:	stmdacs	r0, {r0, r9, fp, ip, sp, lr, pc}
    4f80:	strhi	pc, [r4], #0
    4f84:	smlatbeq	r3, r8, r1, pc	; <UNPREDICTABLE>
    4f88:			; <UNDEFINED> instruction: 0xf9faf001
    4f8c:			; <UNDEFINED> instruction: 0xf0002800
    4f90:	stmdavc	r0, {r0, r2, r3, r4, r5, r6, sl, pc}
    4f94:			; <UNDEFINED> instruction: 0xf0402800
    4f98:	ldmdavc	sl!, {r0, r3, r4, r5, r6, sl, pc}^
    4f9c:			; <UNDEFINED> instruction: 0xf01f7839
    4fa0:			; <UNDEFINED> instruction: 0xf7fffb11
    4fa4:			; <UNDEFINED> instruction: 0xf8dfba8d
    4fa8:			; <UNDEFINED> instruction: 0x463a1b18
    4fac:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    4fb0:			; <UNDEFINED> instruction: 0xffeef017
    4fb4:			; <UNDEFINED> instruction: 0xf8dfe647
    4fb8:	strbmi	r1, [sl], -ip, lsl #22
    4fbc:			; <UNDEFINED> instruction: 0x464d4658
    4fc0:			; <UNDEFINED> instruction: 0xf0174479
    4fc4:	ldr	pc, [pc], -r5, ror #31
    4fc8:			; <UNDEFINED> instruction: 0x4639463a
    4fcc:			; <UNDEFINED> instruction: 0xf0174658
    4fd0:	ldrb	pc, [r7], #4063	; 0xfdf	; <UNPREDICTABLE>
    4fd4:	bne	ffc43358 <tcgetattr@plt+0xffc3f288>
    4fd8:			; <UNDEFINED> instruction: 0x4658463a
    4fdc:			; <UNDEFINED> instruction: 0xf0174479
    4fe0:			; <UNDEFINED> instruction: 0xe63dffd7
    4fe4:	bne	ff943368 <tcgetattr@plt+0xff93f298>
    4fe8:			; <UNDEFINED> instruction: 0x4658463a
    4fec:			; <UNDEFINED> instruction: 0xf0174479
    4ff0:	str	pc, [r7, #-4047]!	; 0xfffff031
    4ff4:	rsble	r3, ip, r1, lsl #30
    4ff8:	bcc	ff54337c <tcgetattr@plt+0xff53f2ac>
    4ffc:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    5000:	ldrdcs	pc, [r0], -r8
    5004:			; <UNDEFINED> instruction: 0xf8c3447b
    5008:	ldr	r2, [fp, #-2588]!	; 0xfffff5e4
    500c:	bne	ff143390 <tcgetattr@plt+0xff13f2c0>
    5010:			; <UNDEFINED> instruction: 0xf8d84658
    5014:	ldrmi	r2, [r8], r4
    5018:			; <UNDEFINED> instruction: 0xf0174479
    501c:			; <UNDEFINED> instruction: 0xf899ffb9
    5020:			; <UNDEFINED> instruction: 0xf7ff2001
    5024:			; <UNDEFINED> instruction: 0xf8dfb9f1
    5028:			; <UNDEFINED> instruction: 0x20042ab0
    502c:	bcc	feb433b0 <tcgetattr@plt+0xfeb3f2e0>
    5030:	stmiapl	r2!, {r0, r8, sp}
    5034:	stmiapl	r2!, {r4, sp, lr}^
    5038:	bcc	fe9433bc <tcgetattr@plt+0xfe93f2ec>
    503c:	stmiapl	r0!, {r0, r4, sp, lr}^
    5040:	ldc2	0, cr15, [r0, #52]	; 0x34
    5044:	andsvs	r9, r8, sl, lsl #22
    5048:	ldmiblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    504c:	movwcs	r9, #2569	; 0xa09
    5050:			; <UNDEFINED> instruction: 0xf8996213
    5054:			; <UNDEFINED> instruction: 0xf7ff2003
    5058:	bls	2737bc <tcgetattr@plt+0x26f6ec>
    505c:	andsvs	r2, r3, #201326592	; 0xc000000
    5060:	mulcs	r3, r9, r8
    5064:	ldmiblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5068:	bne	1e433ec <tcgetattr@plt+0x1e3f31c>
    506c:			; <UNDEFINED> instruction: 0x46154658
    5070:			; <UNDEFINED> instruction: 0xf0174479
    5074:			; <UNDEFINED> instruction: 0xf899ff8d
    5078:			; <UNDEFINED> instruction: 0xf7ff2002
    507c:			; <UNDEFINED> instruction: 0xf8dfb9c5
    5080:	andcs	r3, r1, #104, 20	; 0x68000
    5084:	stmiapl	r3!, {r0, r1, r2, r4, r7, r9, lr}^
    5088:			; <UNDEFINED> instruction: 0xf77f601a
    508c:			; <UNDEFINED> instruction: 0xf8dfaa16
    5090:	ldrbtmi	r2, [sl], #-2652	; 0xfffff5a4
    5094:	bcc	7433e4 <tcgetattr@plt+0x73f314>
    5098:			; <UNDEFINED> instruction: 0xf0002b00
    509c:			; <UNDEFINED> instruction: 0xf8d883b4
    50a0:	ldrtmi	r5, [r9], r4
    50a4:	eorhi	pc, r0, sp, asr #17
    50a8:			; <UNDEFINED> instruction: 0xf1083f01
    50ac:			; <UNDEFINED> instruction: 0xf7ff0804
    50b0:			; <UNDEFINED> instruction: 0xf8d8b9a4
    50b4:	svccc	0x00012004
    50b8:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    50bc:	bcs	7433d0 <tcgetattr@plt+0x73f300>
    50c0:			; <UNDEFINED> instruction: 0xf8c0e5b2
    50c4:			; <UNDEFINED> instruction: 0xf1081a1c
    50c8:			; <UNDEFINED> instruction: 0xf8990804
    50cc:	svccc	0x00012001
    50d0:			; <UNDEFINED> instruction: 0xf8dfe4f5
    50d4:			; <UNDEFINED> instruction: 0x463a1a1c
    50d8:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    50dc:			; <UNDEFINED> instruction: 0xff58f017
    50e0:	bls	27ef10 <tcgetattr@plt+0x27ae40>
    50e4:	bicsvs	r2, r3, r0, lsl #6
    50e8:	mulcs	r3, r9, r8
    50ec:	stmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    50f0:	movwcs	r9, #18953	; 0x4a09
    50f4:			; <UNDEFINED> instruction: 0xf89961d3
    50f8:			; <UNDEFINED> instruction: 0xf7ff2003
    50fc:			; <UNDEFINED> instruction: 0xf8dfb985
    5100:			; <UNDEFINED> instruction: 0x464a19f4
    5104:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    5108:			; <UNDEFINED> instruction: 0xff42f017
    510c:			; <UNDEFINED> instruction: 0xf8dfe6ae
    5110:	strbmi	r1, [sl], -r8, ror #19
    5114:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    5118:			; <UNDEFINED> instruction: 0xff3af017
    511c:			; <UNDEFINED> instruction: 0xf8dfe485
    5120:			; <UNDEFINED> instruction: 0x464a19dc
    5124:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    5128:			; <UNDEFINED> instruction: 0xff32f017
    512c:			; <UNDEFINED> instruction: 0xf8dfe511
    5130:			; <UNDEFINED> instruction: 0x464a19d0
    5134:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    5138:			; <UNDEFINED> instruction: 0xff2af017
    513c:	bcs	3ed20 <tcgetattr@plt+0x3ac50>
    5140:	bge	1342244 <tcgetattr@plt+0x133e174>
    5144:			; <UNDEFINED> instruction: 0xf43f2e00
    5148:			; <UNDEFINED> instruction: 0xf8dfaa49
    514c:			; <UNDEFINED> instruction: 0xf8df298c
    5150:	stmiapl	r2!, {r2, r3, r7, r8, fp, ip, sp}
    5154:	ldmdavs	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
    5158:	tstmi	r3, #1769472	; 0x1b0000
    515c:	movwcs	fp, #7948	; 0x1f0c
    5160:	movwls	r2, #54016	; 0xd300
    5164:	blt	ec3168 <tcgetattr@plt+0xebf098>
    5168:	svclt	0x00d8290c
    516c:	svceq	0x0000f1bb
    5170:	strhi	pc, [lr, -r0, asr #32]
    5174:			; <UNDEFINED> instruction: 0xf7fe6838
    5178:	strmi	lr, [r3], r8, lsl #24
    517c:			; <UNDEFINED> instruction: 0xf8d8b308
    5180:	tstlt	r8, r8, lsr #20
    5184:	ldc	7, cr15, [r6], {254}	; 0xfe
    5188:	ldrdeq	pc, [r4], -fp
    518c:	stc2l	0, cr15, [sl], #52	; 0x34
    5190:			; <UNDEFINED> instruction: 0xf8ca6078
    5194:			; <UNDEFINED> instruction: 0xf7fe0a28
    5198:	ldmdavs	sl!, {r4, r7, r9, sl, fp, sp, lr, pc}^
    519c:	stccs	8, cr7, [r3, #-84]!	; 0xffffffac
    51a0:	bge	ff4423a4 <tcgetattr@plt+0xff43e2d4>
    51a4:	blcs	8e32f8 <tcgetattr@plt+0x8df228>
    51a8:	bge	ff3423ac <tcgetattr@plt+0xff33e2dc>
    51ac:	ldmdavs	r9!, {r4, r7, sl, fp, ip}
    51b0:			; <UNDEFINED> instruction: 0xf7fe9212
    51b4:	bls	4bfffc <tcgetattr@plt+0x4bbf2c>
    51b8:			; <UNDEFINED> instruction: 0xf43f2800
    51bc:			; <UNDEFINED> instruction: 0xf7ffaadb
    51c0:			; <UNDEFINED> instruction: 0xf7febac1
    51c4:	movwcs	lr, #3706	; 0xe7a
    51c8:			; <UNDEFINED> instruction: 0xf7ff607b
    51cc:			; <UNDEFINED> instruction: 0xf8dfbadc
    51d0:	vst2.8	{d21,d23}, [pc :256], r4
    51d4:			; <UNDEFINED> instruction: 0xf8df52b0
    51d8:	tstcs	r1, r0, lsr r9
    51dc:	ldrdeq	pc, [r0], -sl
    51e0:	stmeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    51e4:	ldrbtmi	r5, [fp], #-2405	; 0xfffff69b
    51e8:			; <UNDEFINED> instruction: 0xf8df9300
    51ec:	andls	r3, r1, r0, lsr #18
    51f0:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    51f4:	mcr	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    51f8:	strtmi	r4, [r9], -r2, asr #12
    51fc:			; <UNDEFINED> instruction: 0xf7fe2003
    5200:	andcc	lr, r1, ip, lsr #25
    5204:	ldrbhi	pc, [r8], r0	; <UNPREDICTABLE>
    5208:			; <UNDEFINED> instruction: 0x3010f8d8
    520c:	rsbsmi	pc, r0, #50331648	; 0x3000000
    5210:	svcmi	0x0080f5b2
    5214:	strbhi	pc, [r6, -r0, asr #32]	; <UNPREDICTABLE>
    5218:	ldrdeq	pc, [r0], -sl
    521c:			; <UNDEFINED> instruction: 0x2018f8d8
    5220:			; <UNDEFINED> instruction: 0xf0002800
    5224:	stmdbls	pc, {r6, r9, pc}	; <UNPREDICTABLE>
    5228:	addsmi	r6, r1, #589824	; 0x90000
    522c:	ldrhi	pc, [ip, -r0, asr #32]
    5230:	movweq	pc, #33731	; 0x83c3	; <UNPREDICTABLE>
    5234:	svcvc	0x00e0f5b3
    5238:	ldrhi	pc, [r0, -r0, asr #32]
    523c:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5240:			; <UNDEFINED> instruction: 0xf8d3447b
    5244:	teqlt	r7, ip, lsl sl
    5248:	ldrtmi	r2, [r8], -pc, lsr #2
    524c:	ldc	7, cr15, [r0], {254}	; 0xfe
    5250:			; <UNDEFINED> instruction: 0xf0402800
    5254:			; <UNDEFINED> instruction: 0x462886fd
    5258:			; <UNDEFINED> instruction: 0xf7fe2700
    525c:			; <UNDEFINED> instruction: 0xf8dfed84
    5260:	stmiapl	r2!, {r2, r4, r5, r7, fp, sp}
    5264:	sfmne	f1, 3, [r3], {18}
    5268:	stmiane	r9!, {r3, r4, r6, r9, sl, lr}^
    526c:	strbtpl	r6, [pc], #17	; 5274 <tcgetattr@plt+0x11a4>
    5270:	mcr	7, 6, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    5274:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5278:	cmpvc	r0, pc, asr #8	; <UNPREDICTABLE>
    527c:	andlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    5280:			; <UNDEFINED> instruction: 0xf7fe4658
    5284:			; <UNDEFINED> instruction: 0x4658ecd6
    5288:			; <UNDEFINED> instruction: 0xf88b212e
    528c:			; <UNDEFINED> instruction: 0xf7fe72ff
    5290:	tstlt	r0, r0, ror ip
    5294:	blls	3a12b8 <tcgetattr@plt+0x39d1e8>
    5298:	svccs	0x0000681f
    529c:			; <UNDEFINED> instruction: 0xf8dad051
    52a0:	tstlt	fp, r0
    52a4:	bls	46bee8 <tcgetattr@plt+0x467e18>
    52a8:	andsvs	r6, r3, fp, lsl r8
    52ac:			; <UNDEFINED> instruction: 0xf10d9e15
    52b0:	ldmdavs	r0!, {r3, r4, r5, r6, fp}
    52b4:	ldcl	7, cr15, [sl], {254}	; 0xfe
    52b8:	ldmdavs	r8!, {r0, r4, r8, r9, sl, fp, ip, pc}
    52bc:	mrc	7, 3, APSR_nzcv, cr0, cr14, {7}
    52c0:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    52c4:			; <UNDEFINED> instruction: 0xf1a86830
    52c8:	ldmdavs	sl!, {r0, r2, r8}
    52cc:	mrcls	4, 0, r4, cr4, cr11, {3}
    52d0:	streq	pc, [r4, -r8, lsr #3]
    52d4:	bcc	743628 <tcgetattr@plt+0x73f558>
    52d8:	ldrtmi	r9, [r9], -r0, lsl #2
    52dc:			; <UNDEFINED> instruction: 0x46426032
    52e0:	eorsvs	r9, r0, r6, lsl lr
    52e4:			; <UNDEFINED> instruction: 0xf0102000
    52e8:			; <UNDEFINED> instruction: 0xf8dffc17
    52ec:	stmiapl	r3!, {r2, r4, r5, fp, ip, sp}^
    52f0:	orrlt	r6, r3, fp, lsl r8
    52f4:	ubfxcc	pc, pc, #17, #1
    52f8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    52fc:			; <UNDEFINED> instruction: 0xf0402b00
    5300:	ldmdavs	r8!, {r0, r1, r3, r8, pc}
    5304:	ldrdcc	pc, [r0], -r8
    5308:	svclt	0x00184303
    530c:	movwcc	r2, #37633	; 0x9301
    5310:			; <UNDEFINED> instruction: 0xf7fe4418
    5314:			; <UNDEFINED> instruction: 0xf858ed1c
    5318:	stmdacs	r0, {r2, sl, fp}
    531c:	msrhi	CPSR_f, r0
    5320:	vsub.i8	d18, d0, d1
    5324:			; <UNDEFINED> instruction: 0xf8df82c3
    5328:	ldrbtmi	r3, [fp], #-2044	; 0xfffff804
    532c:	ubfxne	pc, pc, #17, #25
    5330:	strls	r4, [r0, #-1538]	; 0xfffff9fe
    5334:	ldrbtmi	r2, [r9], #-0
    5338:	cdp2	0, 3, cr15, cr2, cr1, {0}
    533c:			; <UNDEFINED> instruction: 0xf0012000
    5340:			; <UNDEFINED> instruction: 0xf8dffb93
    5344:	andcs	r3, r1, r8, ror #15
    5348:			; <UNDEFINED> instruction: 0xf00d58e1
    534c:	blls	4447b0 <tcgetattr@plt+0x4406e0>
    5350:	blcs	1f3c4 <tcgetattr@plt+0x1b2f4>
    5354:	rschi	pc, r3, r0, asr #32
    5358:			; <UNDEFINED> instruction: 0x277cf8df
    535c:			; <UNDEFINED> instruction: 0x377cf8df
    5360:	andge	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    5364:			; <UNDEFINED> instruction: 0xf8da58e3
    5368:	ldmdavs	fp, {sp}
    536c:			; <UNDEFINED> instruction: 0xf0404313
    5370:	blls	625ccc <tcgetattr@plt+0x621bfc>
    5374:	blcs	1f3e8 <tcgetattr@plt+0x1b318>
    5378:			; <UNDEFINED> instruction: 0x81a9f000
    537c:			; <UNDEFINED> instruction: 0xf0002e00
    5380:			; <UNDEFINED> instruction: 0xf8df867a
    5384:	stmdbls	r9, {r2, r3, r5, r7, r8, r9, sl, ip, sp}
    5388:	ldrmi	r5, [r0], -r2, ror #17
    538c:			; <UNDEFINED> instruction: 0xf9acf014
    5390:	blcs	2bfcc <tcgetattr@plt+0x27efc>
    5394:	adchi	pc, r9, #0
    5398:	ldmdavs	fp, {r3, r4, r8, r9, fp, ip, pc}
    539c:			; <UNDEFINED> instruction: 0xf0002b02
    53a0:			; <UNDEFINED> instruction: 0xf7fe831b
    53a4:			; <UNDEFINED> instruction: 0xf8dfedcc
    53a8:	stmiapl	r3!, {r2, r3, r7, r8, r9, sl, ip, sp}^
    53ac:	andsvs	r1, r8, r2, asr #24
    53b0:	ldrhi	pc, [ip], r0
    53b4:			; <UNDEFINED> instruction: 0xf0402800
    53b8:			; <UNDEFINED> instruction: 0xf8df85cb
    53bc:	svcls	0x0019377c
    53c0:			; <UNDEFINED> instruction: 0x6778f8df
    53c4:	ldrtmi	r5, [r8], -r3, ror #17
    53c8:	ldmdavs	sl, {r1, r2, r3, r4, r5, r6, sl, lr}
    53cc:	svclt	0x00043201
    53d0:	andsvs	r2, sl, r1, lsl #4
    53d4:			; <UNDEFINED> instruction: 0x3768f8df
    53d8:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    53dc:	svclt	0x00043201
    53e0:	andsvs	r2, sl, r1, ror #4
    53e4:	ldc	7, cr15, [lr], #1016	; 0x3f8
    53e8:			; <UNDEFINED> instruction: 0x4698463b
    53ec:	strmi	r3, [r7], #-2049	; 0xfffff7ff
    53f0:	andcs	lr, r6, #8
    53f4:			; <UNDEFINED> instruction: 0x46304639
    53f8:	mrc	7, 1, APSR_nzcv, cr4, cr14, {7}
    53fc:			; <UNDEFINED> instruction: 0xf0002800
    5400:	svccc	0x0001826d
    5404:	rscsle	r4, r4, #297795584	; 0x11c00000
    5408:	cmpcs	r3, #102400	; 0x19000
    540c:	blls	361460 <tcgetattr@plt+0x35d390>
    5410:			; <UNDEFINED> instruction: 0xf0402b00
    5414:			; <UNDEFINED> instruction: 0xf8df851d
    5418:	ldrbtmi	r3, [fp], #-1836	; 0xfffff8d4
    541c:	mcrrne	10, 5, r6, r1, cr8
    5420:	ldrbhi	pc, [lr, #-0]!	; <UNPREDICTABLE>
    5424:	bl	1d43424 <tcgetattr@plt+0x1d3f354>
    5428:			; <UNDEFINED> instruction: 0xf8df4680
    542c:			; <UNDEFINED> instruction: 0xf8df371c
    5430:			; <UNDEFINED> instruction: 0xf8df671c
    5434:	stmiapl	r3!, {r2, r3, r4, r8, r9, sl, ip}^
    5438:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    543c:			; <UNDEFINED> instruction: 0x7714f8df
    5440:	ldmdavs	sl, {r4, r5, r9, sl, lr}
    5444:			; <UNDEFINED> instruction: 0xf7fe447f
    5448:			; <UNDEFINED> instruction: 0xf8dfee08
    544c:	strls	r3, [r8, -ip, lsl #14]
    5450:			; <UNDEFINED> instruction: 0x46304639
    5454:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    5458:	ldcl	7, cr15, [lr, #1016]!	; 0x3f8
    545c:	usatcc	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    5460:	ldrtmi	r9, [r0], -r8, lsl #18
    5464:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    5468:	ldcl	7, cr15, [r6, #1016]!	; 0x3f8
    546c:	andcs	r9, r0, #11264	; 0x2c00
    5470:	ldmdavs	r8, {r0, r4, r9, sl, lr}
    5474:			; <UNDEFINED> instruction: 0xf8baf032
    5478:	vmlal.s8	q1, d0, d0
    547c:			; <UNDEFINED> instruction: 0xf8df82cb
    5480:	andcs	r1, r0, r0, ror #13
    5484:			; <UNDEFINED> instruction: 0xf0014479
    5488:	movwcs	pc, #3627	; 0xe2b	; <UNPREDICTABLE>
    548c:			; <UNDEFINED> instruction: 0xf7ff930d
    5490:			; <UNDEFINED> instruction: 0xf10db8a5
    5494:	strt	r0, [pc], r0, lsl #17
    5498:			; <UNDEFINED> instruction: 0x16c8f8df
    549c:	andcs	r4, r3, #40, 12	; 0x2800000
    54a0:			; <UNDEFINED> instruction: 0xf7fe4479
    54a4:	stmdacs	r0, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
    54a8:	stmdage	pc, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    54ac:	stmdalt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    54b0:	ldmdavs	r2, {r0, r1, r2, r3, r9, fp, ip, pc}
    54b4:			; <UNDEFINED> instruction: 0xf43f4293
    54b8:			; <UNDEFINED> instruction: 0xf8dfa910
    54bc:	andcs	r1, r0, ip, lsr #13
    54c0:			; <UNDEFINED> instruction: 0xf0014479
    54c4:			; <UNDEFINED> instruction: 0xf00dfe0d
    54c8:	stmdacs	r0, {r0, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    54cc:	subshi	pc, sp, #0, 6
    54d0:	stc2	0, cr15, [r4, #52]	; 0x34
    54d4:			; <UNDEFINED> instruction: 0xf73f2800
    54d8:			; <UNDEFINED> instruction: 0xf8dfaa0f
    54dc:			; <UNDEFINED> instruction: 0x463a1690
    54e0:	ldrbtmi	r2, [r9], #-0
    54e4:	ldc2l	0, cr15, [ip, #4]!
    54e8:	andhi	pc, r0, sp, asr #17
    54ec:	ldmvc	sl, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    54f0:			; <UNDEFINED> instruction: 0x367cf8df
    54f4:	addpl	pc, r0, #1325400064	; 0x4f000000
    54f8:	strbmi	r2, [r0], -r1, lsl #2
    54fc:			; <UNDEFINED> instruction: 0xf7fe447b
    5500:			; <UNDEFINED> instruction: 0x4629ec7e
    5504:			; <UNDEFINED> instruction: 0xf7fe4640
    5508:	blx	fec408a0 <tcgetattr@plt+0xfec3c7d0>
    550c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    5510:	beq	943834 <tcgetattr@plt+0x93f764>
    5514:	ldmlt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5518:			; <UNDEFINED> instruction: 0xf7fe300a
    551c:			; <UNDEFINED> instruction: 0x4638ec18
    5520:			; <UNDEFINED> instruction: 0xf0014641
    5524:	blls	245048 <tcgetattr@plt+0x240f78>
    5528:	stmdacs	r0, {r3, r4, fp, sp, lr}
    552c:	strbhi	pc, [r5, #0]!	; <UNPREDICTABLE>
    5530:	stmdavs	r8!, {r0, r2, r4, r8, sl, fp, ip, pc}
    5534:	bl	fe6c3534 <tcgetattr@plt+0xfe6bf464>
    5538:	stmdavs	r0!, {r0, r4, sl, fp, ip, pc}
    553c:	ldc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    5540:			; <UNDEFINED> instruction: 0x3630f8df
    5544:	ldrbtmi	r6, [fp], #-2084	; 0xfffff7dc
    5548:			; <UNDEFINED> instruction: 0xf8df9e14
    554c:	ldmvs	fp, {r2, r3, r5, r9, sl, ip}
    5550:	ldrbtmi	r6, [r9], #-2093	; 0xfffff7d3
    5554:	ldcls	0, cr6, [r6], {52}	; 0x34
    5558:	ldmdals	r3, {r0, r1, r3, r4, r6, r7, r8, r9, lr}
    555c:	bls	2094d0 <tcgetattr@plt+0x205400>
    5560:	bne	7438ac <tcgetattr@plt+0x73f7dc>
    5564:			; <UNDEFINED> instruction: 0xf01c6025
    5568:	ldrtmi	pc, [r8], -sp, lsr #21	; <UNPREDICTABLE>
    556c:	bl	ffbc356c <tcgetattr@plt+0xffbbf49c>
    5570:			; <UNDEFINED> instruction: 0x1608f8df
    5574:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    5578:	ldc2	0, cr15, [r2, #4]!
    557c:	ldrbcs	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    5580:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    5584:	stmiapl	r2!, {r0, r5, r7, fp, ip, lr}^
    5588:	ldmdavs	r2, {r0, r1, r3, fp, sp, lr}
    558c:	teqmi	r3, #1275068416	; 0x4c000000
    5590:	stmibge	r6, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    5594:	ldmdblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5598:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    559c:	tstls	r7, #14876672	; 0xe30000
    55a0:	blcs	1f614 <tcgetattr@plt+0x1b544>
    55a4:	mrcge	4, 0, APSR_nzcv, cr3, cr15, {3}
    55a8:	ldrbpl	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    55ac:	stmeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    55b0:	ldrbtmi	r2, [sp], #-3
    55b4:	strtmi	r4, [r9], -r2, asr #12
    55b8:	b	ff3c35b8 <tcgetattr@plt+0xff3bf4e8>
    55bc:			; <UNDEFINED> instruction: 0xf0002800
    55c0:	blls	525ac8 <tcgetattr@plt+0x5219f8>
    55c4:	blcs	1f638 <tcgetattr@plt+0x1b568>
    55c8:	mvnshi	pc, r0, asr #32
    55cc:	ldmdavs	fp, {r0, r4, r8, r9, fp, ip, pc}
    55d0:			; <UNDEFINED> instruction: 0xf0402b00
    55d4:	blls	5a6860 <tcgetattr@plt+0x5a2790>
    55d8:	mvnne	pc, r0, asr #4
    55dc:	blls	55f644 <tcgetattr@plt+0x55b574>
    55e0:	vtst.8	d22, d0, d10
    55e4:	addsmi	r1, r0, #-201326589	; 0xf4000003
    55e8:	sadd16mi	fp, r9, r8
    55ec:	ldrpl	pc, [r8, #2271]	; 0x8df
    55f0:			; <UNDEFINED> instruction: 0x4628447d
    55f4:	stc	7, cr15, [r8], {254}	; 0xfe
    55f8:			; <UNDEFINED> instruction: 0xf0003001
    55fc:	blls	2e69f0 <tcgetattr@plt+0x2e2920>
    5600:			; <UNDEFINED> instruction: 0xf8df2101
    5604:	vst3.8	{d21,d23,d25}, [pc], r0
    5608:	ldmdavs	r8, {r4, r5, r7, r9, ip, lr}
    560c:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    5610:	ldrbtmi	r5, [fp], #-2405	; 0xfffff69b
    5614:	andcc	lr, r0, sp, asr #19
    5618:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    561c:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    5620:	bl	ffb43620 <tcgetattr@plt+0xffb3f550>
    5624:	tstcs	r0, r8, lsr #12
    5628:	mrrc	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    562c:			; <UNDEFINED> instruction: 0xf43f2800
    5630:			; <UNDEFINED> instruction: 0xf44fade3
    5634:	strtmi	r7, [r8], -r0, ror #3
    5638:	bl	ff9c3638 <tcgetattr@plt+0xff9bf568>
    563c:	tstle	r5, r1
    5640:	bl	ff443640 <tcgetattr@plt+0xff43f570>
    5644:	ldmdacs	r1, {fp, sp, lr}
    5648:	ldrhi	pc, [ip, #-64]!	; 0xffffffc0
    564c:			; <UNDEFINED> instruction: 0x46289b15
    5650:	blls	45f6c0 <tcgetattr@plt+0x45b5f0>
    5654:			; <UNDEFINED> instruction: 0xf7fe6819
    5658:	strb	lr, [sp, #2996]	; 0xbb4
    565c:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5660:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
    5664:	smlattls	lr, r1, r8, r5
    5668:	teqlt	r8, r8
    566c:	stmvs	r2, {r0, r4, r8, r9, fp, ip, pc}
    5670:	addsmi	r6, sl, #1769472	; 0x1b0000
    5674:	stmdage	ip, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    5678:	andvs	r2, fp, r0, lsl #6
    567c:	ldmdavs	r8, {r0, r4, r8, r9, fp, ip, pc}
    5680:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5684:	strmi	r9, [r3], -lr, lsl #20
    5688:	stmdacs	r0, {r4, sp, lr}
    568c:	strbhi	pc, [r7, #-0]	; <UNPREDICTABLE>
    5690:	bls	2df704 <tcgetattr@plt+0x2db634>
    5694:			; <UNDEFINED> instruction: 0xf7ff6013
    5698:			; <UNDEFINED> instruction: 0xf00db83b
    569c:	blls	284030 <tcgetattr@plt+0x27ff60>
    56a0:			; <UNDEFINED> instruction: 0xf7fe6058
    56a4:	ldmdbls	r1, {r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, pc}
    56a8:	addsmi	r6, r1, #589824	; 0x90000
    56ac:	cfstrdge	mvd15, [r0, #252]	; 0xfc
    56b0:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    56b4:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    56b8:	ldc2	0, cr15, [r2, #-4]
    56bc:			; <UNDEFINED> instruction: 0xf7fe200e
    56c0:			; <UNDEFINED> instruction: 0xf038ec5c
    56c4:	blls	2856b0 <tcgetattr@plt+0x2815e0>
    56c8:			; <UNDEFINED> instruction: 0xf7fe64d8
    56cc:			; <UNDEFINED> instruction: 0xf8dfbf1c
    56d0:	ldrbtmi	r3, [fp], #-1228	; 0xfffffb34
    56d4:	bvc	743a28 <tcgetattr@plt+0x73f958>
    56d8:			; <UNDEFINED> instruction: 0xf47f2f00
    56dc:	mcrcs	14, 0, sl, cr0, cr2, {2}
    56e0:	mcrge	4, 2, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    56e4:	mcrcs	14, 0, r9, cr0, cr3, {0}
    56e8:	mcrge	4, 2, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    56ec:	ldrtmi	r4, [r8], -r1, asr #12
    56f0:	stc2l	0, cr15, [r0, #4]!
    56f4:	stmdavs	r0!, {r0, r2, r4, sl, fp, ip, pc}
    56f8:	b	fee436f8 <tcgetattr@plt+0xfee3f628>
    56fc:	stmdavs	r8!, {r0, r4, r8, sl, fp, ip, pc}
    5700:	mcrr	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    5704:	stcls	8, cr6, [r9], {35}	; 0x23
    5708:	stmdavs	sl!, {r4, r5, r9, sl, lr}
    570c:	strtmi	r9, [r5], -ip, lsl #18
    5710:	adcvs	r9, ip, r8, lsl #24
    5714:	eorvs	r9, r2, r4, lsl ip
    5718:	andsvs	r9, r3, r6, lsl sl
    571c:	stc2	0, cr15, [r4, #64]	; 0x40
    5720:			; <UNDEFINED> instruction: 0xf7fe4638
    5724:			; <UNDEFINED> instruction: 0xf7feeb14
    5728:	strmi	lr, [r7], -r8, asr #17
    572c:			; <UNDEFINED> instruction: 0xf47e2800
    5730:			; <UNDEFINED> instruction: 0xf7ffaff9
    5734:			; <UNDEFINED> instruction: 0xf8dfb828
    5738:	ldrbtmi	r0, [r8], #-1128	; 0xfffffb98
    573c:	b	fe2c373c <tcgetattr@plt+0xfe2bf66c>
    5740:	beq	843a64 <tcgetattr@plt+0x83f994>
    5744:			; <UNDEFINED> instruction: 0xf47e2800
    5748:			; <UNDEFINED> instruction: 0xf8dfaee6
    574c:	ldrbtmi	r0, [r8], #-1112	; 0xfffffba8
    5750:	b	fe043750 <tcgetattr@plt+0xfe03f680>
    5754:	beq	843a78 <tcgetattr@plt+0x83f9a8>
    5758:			; <UNDEFINED> instruction: 0xf47e2800
    575c:			; <UNDEFINED> instruction: 0xf8dfaedc
    5760:	ldrbtmi	r0, [r8], #-1096	; 0xfffffbb8
    5764:	b	1dc3764 <tcgetattr@plt+0x1dbf694>
    5768:			; <UNDEFINED> instruction: 0xf8c74605
    576c:	stmdacs	r0, {r5, r9, fp}
    5770:	mcrge	4, 7, pc, cr11, cr14, {1}	; <UNPREDICTABLE>
    5774:	mrclt	7, 6, APSR_nzcv, cr4, cr14, {7}
    5778:	ldrteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    577c:			; <UNDEFINED> instruction: 0xf7fe4478
    5780:	stmdacs	r0, {r1, r3, r5, r6, r9, fp, sp, lr, pc}
    5784:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
    5788:			; <UNDEFINED> instruction: 0xf9ecf00d
    578c:	andsvs	r9, r8, sl, lsl #22
    5790:	svclt	0x003ff7fe
    5794:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5798:			; <UNDEFINED> instruction: 0xf0002800
    579c:	stmvs	r2, {r0, r3, r6, r7, sl, pc}
    57a0:	stmdbvs	r0, {r0, r1, r2, r3, r8, r9, fp, ip, pc}^
    57a4:			; <UNDEFINED> instruction: 0xf00d601a
    57a8:			; <UNDEFINED> instruction: 0xf8dff9dd
    57ac:	stmiapl	r3!, {r2, sl, ip, sp}^
    57b0:			; <UNDEFINED> instruction: 0xf7fe6018
    57b4:			; <UNDEFINED> instruction: 0xf640ead8
    57b8:	addsmi	r7, r8, #-671088637	; 0xd8000003
    57bc:	ldrthi	pc, [r3], #512	; 0x200	; <UNPREDICTABLE>
    57c0:	blmi	ff2582dc <tcgetattr@plt+0xff25420c>
    57c4:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
    57c8:	ldmdavs	fp, {r1, r4, fp, sp, lr}
    57cc:	andle	r4, r3, r3, lsl r3
    57d0:	andcs	r4, r1, #198656	; 0x30800
    57d4:	andsvs	r5, sl, r3, ror #17
    57d8:	smlattcs	r1, r9, fp, r4
    57dc:	stmiapl	r3!, {r2, r4, r9, fp, ip, pc}^
    57e0:	andsvs	r6, r9, r2, lsl r8
    57e4:	blls	3f1c74 <tcgetattr@plt+0x3edba4>
    57e8:	addsmi	r6, sl, #1769472	; 0x1b0000
    57ec:	mcrge	4, 3, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    57f0:	ldrbtmi	r4, [fp], #-3056	; 0xfffff410
    57f4:	bvc	743b48 <tcgetattr@plt+0x73fa78>
    57f8:			; <UNDEFINED> instruction: 0xf0002f00
    57fc:	movwcs	r8, #1188	; 0x4a4
    5800:			; <UNDEFINED> instruction: 0xf7fe930d
    5804:			; <UNDEFINED> instruction: 0xf8d8bf6a
    5808:			; <UNDEFINED> instruction: 0xf1081004
    580c:			; <UNDEFINED> instruction: 0xf1070304
    5810:	movwls	r3, #35327	; 0x89ff
    5814:	bne	743b24 <tcgetattr@plt+0x73fa54>
    5818:	mrclt	7, 2, APSR_nzcv, cr5, cr14, {7}
    581c:			; <UNDEFINED> instruction: 0xf01b2002
    5820:	stmdacs	r0, {r0, r1, r5, r7, sl, fp, ip, sp, lr, pc}
    5824:	sbcshi	pc, sp, r0, asr #32
    5828:	ldmdavs	fp, {r0, r1, r2, r4, r8, r9, fp, ip, pc}
    582c:			; <UNDEFINED> instruction: 0xf43f2b00
    5830:	stmibmi	r1!, {r1, r2, r3, r6, r8, r9, sl, fp, sp, pc}^
    5834:	ldrbtmi	r2, [r9], #-0
    5838:	mrrc2	0, 0, pc, r2, cr1	; <UNPREDICTABLE>
    583c:			; <UNDEFINED> instruction: 0xf7fe2600
    5840:			; <UNDEFINED> instruction: 0xf8d8be4c
    5844:	vst4.8	{d2-d5}, [r2 :64], r0
    5848:			; <UNDEFINED> instruction: 0xf5b34370
    584c:			; <UNDEFINED> instruction: 0xf0404f80
    5850:	blls	526808 <tcgetattr@plt+0x522738>
    5854:	blcs	1f8c8 <tcgetattr@plt+0x1b7f8>
    5858:	adchi	pc, r8, r0, asr #32
    585c:	ldmdavs	fp, {r0, r4, r8, r9, fp, ip, pc}
    5860:			; <UNDEFINED> instruction: 0xf0002b00
    5864:			; <UNDEFINED> instruction: 0xf8d8809e
    5868:	blcs	118d0 <tcgetattr@plt+0xd800>
    586c:	strthi	pc, [pc], #-64	; 5874 <tcgetattr@plt+0x17a4>
    5870:	mvnne	pc, #64, 4
    5874:	andeq	pc, r8, #134217731	; 0x8000003
    5878:			; <UNDEFINED> instruction: 0xf43f429a
    587c:	bmi	ff3f1384 <tcgetattr@plt+0xff3ed2b4>
    5880:	stmibmi	pc, {sp}^	; <UNPREDICTABLE>
    5884:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    5888:	stc2	0, cr15, [sl], #-4
    588c:	strtmi	r4, [sl], -sp, asr #19
    5890:	ldrbtmi	r2, [r9], #-0
    5894:	stc2	0, cr15, [r4], #-4
    5898:	strmi	r4, [r1], fp, asr #19
    589c:	andcs	r9, r1, sp, lsl #20
    58a0:			; <UNDEFINED> instruction: 0xf7fe4479
    58a4:	strbmi	lr, [r8], -ip, ror #21
    58a8:	b	14438a8 <tcgetattr@plt+0x143f7d8>
    58ac:	ldrbtmi	r4, [fp], #-3015	; 0xfffff439
    58b0:	blls	23eda8 <tcgetattr@plt+0x23acd8>
    58b4:	stmdbeq	r2, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    58b8:	movwls	r3, #33544	; 0x8308
    58bc:	mcrlt	7, 0, pc, cr13, cr14, {7}	; <UNPREDICTABLE>
    58c0:	ldrbtmi	r4, [r8], #-2243	; 0xfffff73d
    58c4:	stmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    58c8:	stmdacs	r0, {r0, r1, r4, ip, pc}
    58cc:	mrcge	4, 5, APSR_nzcv, cr10, cr14, {1}
    58d0:	blcs	238e4 <tcgetattr@plt+0x1f814>
    58d4:	mrcge	4, 5, APSR_nzcv, cr6, cr14, {1}
    58d8:	mrclt	7, 5, APSR_nzcv, cr6, cr14, {7}
    58dc:	ldrbtmi	r4, [fp], #-3005	; 0xfffff443
    58e0:	ldmhi	fp, {r3, r4, fp, sp, lr}
    58e4:	adcshi	r6, fp, r8, lsr r0
    58e8:			; <UNDEFINED> instruction: 0xf7fee591
    58ec:	blmi	fe480594 <tcgetattr@plt+0xfe47c4c4>
    58f0:	andsvs	r5, r8, r3, ror #17
    58f4:	strmi	r1, [r7], -r3, asr #24
    58f8:	mvnshi	pc, #0
    58fc:	eorsle	r2, lr, r0, lsl #16
    5900:	ldrbtmi	r4, [fp], #-2997	; 0xfffff44b
    5904:	bcc	743c58 <tcgetattr@plt+0x73fb88>
    5908:			; <UNDEFINED> instruction: 0xf0002b00
    590c:	cdpge	3, 6, cr8, cr13, cr4, {1}
    5910:	movwvc	lr, #2509	; 0x9cd
    5914:			; <UNDEFINED> instruction: 0xf44f4bb1
    5918:	ldrtmi	r6, [r0], -r0, asr #5
    591c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    5920:	b	1b43920 <tcgetattr@plt+0x1b3f850>
    5924:	eorcs	r4, sp, #53477376	; 0x3300000
    5928:	blvc	8397c <tcgetattr@plt+0x7f8ac>
    592c:	svccs	0x002fb127
    5930:			; <UNDEFINED> instruction: 0xf803d1fa
    5934:	ldrb	r2, [r7, r1, lsl #24]!
    5938:			; <UNDEFINED> instruction: 0xf7fe4630
    593c:	ldmcs	pc!, {r2, r4, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    5940:	svclt	0x00884628
    5944:	rscsvc	pc, pc, r6, lsl #17
    5948:	b	343948 <tcgetattr@plt+0x33f878>
    594c:			; <UNDEFINED> instruction: 0xf04f4ba4
    5950:	strdcs	r3, [r1, -pc]
    5954:	ldrbtmi	r9, [fp], #-1536	; 0xfffffa00
    5958:			; <UNDEFINED> instruction: 0xf7fe4428
    595c:			; <UNDEFINED> instruction: 0x9e15ea50
    5960:			; <UNDEFINED> instruction: 0xf7fe6830
    5964:	svcls	0x0011e984
    5968:			; <UNDEFINED> instruction: 0xf7fe6838
    596c:	ldmdavs	sl!, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    5970:	ldmdavs	r3!, {r2, r4, r8, fp, ip, pc}
    5974:	bls	59d9a4 <tcgetattr@plt+0x5998d4>
    5978:			; <UNDEFINED> instruction: 0xf01b6013
    597c:			; <UNDEFINED> instruction: 0xf7feffe3
    5980:	blmi	fe640610 <tcgetattr@plt+0xfe63c540>
    5984:	andsvs	r5, r8, r3, ror #17
    5988:	vst3.8	{d30,d32,d34}, [pc :64], r7
    598c:	ldrtmi	r7, [r8], -r0, ror #3
    5990:	b	ec3990 <tcgetattr@plt+0xebf8c0>
    5994:			; <UNDEFINED> instruction: 0xf0402800
    5998:	andcs	r8, r1, r1, lsl #6
    599c:	blx	1419da <tcgetattr@plt+0x13d90a>
    59a0:	vqrshl.s8	d30, d6, d16
    59a4:	orrsmi	r1, r3, #-201326589	; 0xf4000003
    59a8:	svcge	0x0062f47f
    59ac:			; <UNDEFINED> instruction: 0xf8d89b16
    59b0:	ldmdavs	fp, {r2, r3, r4, ip}
    59b4:			; <UNDEFINED> instruction: 0xf0004299
    59b8:	vhsub.s8	q12, q8, <illegal reg q8.5>
    59bc:	smmlsr	r9, pc, r3, r1	; <UNPREDICTABLE>
    59c0:	vpadd.i8	d25, d0, d6
    59c4:	ldmdavs	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
    59c8:	ldmdavs	sl, {r0, r2, r4, r8, r9, fp, ip, pc}
    59cc:	mvnsne	pc, #64, 4
    59d0:	svclt	0x00184290
    59d4:			; <UNDEFINED> instruction: 0xe6094619
    59d8:	andcs	r4, r0, #88064	; 0x15800
    59dc:	andsvs	r5, sl, r3, ror #17
    59e0:			; <UNDEFINED> instruction: 0xf01be4eb
    59e4:	ldr	pc, [pc, -pc, lsr #31]
    59e8:	andcs	r9, r0, #10240	; 0x2800
    59ec:	tsteq	r2, r0, asr #12	; <UNPREDICTABLE>
    59f0:			; <UNDEFINED> instruction: 0xf00a6818
    59f4:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    59f8:	rsbvs	fp, r8, #168, 30	; 0x2a0
    59fc:	svcge	0x0035f6be
    5a00:	andcs	r9, r0, sl, lsl #22
    5a04:	ldmdavs	sl, {r3, r4, r5, r6, r8, fp, lr}
    5a08:			; <UNDEFINED> instruction: 0xf0014479
    5a0c:	blmi	d447b8 <tcgetattr@plt+0xd406e8>
    5a10:	ldrt	r5, [r9], r0, ror #17
    5a14:	blmi	1d6c248 <tcgetattr@plt+0x1d68178>
    5a18:	bls	29fa78 <tcgetattr@plt+0x29b9a8>
    5a1c:	tstls	fp, r1, lsl r8
    5a20:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    5a24:			; <UNDEFINED> instruction: 0xf7fe9208
    5a28:			; <UNDEFINED> instruction: 0xf8dfeace
    5a2c:	strbmi	ip, [r3], -r4, asr #3
    5a30:	bls	22be64 <tcgetattr@plt+0x227d94>
    5a34:	ldrtmi	r4, [r0], -r7, lsl #12
    5a38:	andvs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    5a3c:	strvc	lr, [r0], -sp, asr #19
    5a40:	mcrr2	0, 2, pc, r6, cr13	; <UNPREDICTABLE>
    5a44:			; <UNDEFINED> instruction: 0xf0002800
    5a48:	stmdbmi	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, pc}^
    5a4c:	bmi	1a4da54 <tcgetattr@plt+0x1a49984>
    5a50:	stmdapl	r1!, {r0, r3, r8, r9, fp, ip, pc}^
    5a54:	ldrdvs	r6, [r8], -fp
    5a58:	b	8dbcfc <tcgetattr@plt+0x8d7c2c>
    5a5c:	ldmdavs	sl!, {r0, r1, r5, r6, r7, r8, r9, ip, sp, lr}
    5a60:	msrcc	SPSR_, r2, asr #17
    5a64:	ldrbtmi	r4, [lr], #-3684	; 0xfffff19c
    5a68:	bcc	743dc8 <tcgetattr@plt+0x73fcf8>
    5a6c:			; <UNDEFINED> instruction: 0xf0002b00
    5a70:			; <UNDEFINED> instruction: 0xf7fe81da
    5a74:			; <UNDEFINED> instruction: 0xf8d6e966
    5a78:	blmi	180c2f0 <tcgetattr@plt+0x1808220>
    5a7c:			; <UNDEFINED> instruction: 0xf44fae6d
    5a80:	smlabtls	r1, r0, r2, r6
    5a84:	tstcs	r1, fp, ror r4
    5a88:	ldrtmi	r9, [r0], -r0
    5a8c:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a90:	eorcs	r4, sp, #53477376	; 0x3300000
    5a94:	blne	83ae8 <tcgetattr@plt+0x7fa18>
    5a98:			; <UNDEFINED> instruction: 0xf0002900
    5a9c:	stmdbcs	pc!, {r0, r4, r5, r7, pc}	; <UNPREDICTABLE>
    5aa0:			; <UNDEFINED> instruction: 0xf803d1f8
    5aa4:	ldrb	r2, [r5, r1, lsl #24]!
    5aa8:	andeq	r6, r5, r8, ror #27
    5aac:	andeq	fp, r3, r2, asr #15
    5ab0:	andeq	fp, r3, sl, lsr #16
    5ab4:	andeq	r1, r4, ip, asr #21
    5ab8:	andeq	r6, r5, r4, asr #26
    5abc:	strdeq	r6, [r5], -ip
    5ac0:	andeq	fp, r3, lr, lsr #15
    5ac4:	andeq	fp, r3, r0, ror #15
    5ac8:	andeq	fp, r3, r0, ror r8
    5acc:	andeq	fp, r3, r4, lsl r8
    5ad0:	andeq	r6, r5, ip, asr ip
    5ad4:	andeq	fp, r3, r0, lsr #14
    5ad8:	andeq	r0, r0, ip, asr #10
    5adc:	andeq	r0, r0, r4, lsr #6
    5ae0:	andeq	r0, r0, r8, ror #5
    5ae4:	andeq	fp, r3, r0, lsl r7
    5ae8:	strdeq	r0, [r0], -r8
    5aec:	andeq	r6, r5, lr, asr #23
    5af0:	andeq	fp, r3, sl, lsl #15
    5af4:	andeq	fp, r3, sl, ror #10
    5af8:	andeq	fp, r3, r2, lsl #11
    5afc:	andeq	fp, r3, lr, lsl #13
    5b00:	andeq	fp, r3, lr, lsl #11
    5b04:	andeq	r0, r0, r0, asr #10
    5b08:	andeq	fp, r3, r6, lsl #18
    5b0c:	strdeq	fp, [r3], -r2
    5b10:	andeq	r6, r5, r0, lsr #20
    5b14:	andeq	r0, r0, r8, lsl #7
    5b18:	andeq	r0, r0, r8, ror r4
    5b1c:	muleq	r5, r4, r9
    5b20:	andeq	r0, r0, r4, lsl r5
    5b24:	strdeq	fp, [r3], -sl
    5b28:	andeq	fp, r3, r2, lsr #18
    5b2c:	muleq	r0, r8, r4
    5b30:	ldrdeq	r0, [r0], -ip
    5b34:	andeq	r0, r0, r8, asr #10
    5b38:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5b3c:	andeq	r1, r4, ip, lsl #12
    5b40:	andeq	r0, r0, ip, asr r5
    5b44:	andeq	r3, r5, sl, ror #23
    5b48:	andeq	r0, r0, r0, ror #8
    5b4c:	andeq	fp, r3, ip, ror r9
    5b50:	andeq	r1, r4, sl, lsr #6
    5b54:	andeq	pc, r3, ip, lsl #19
    5b58:			; <UNDEFINED> instruction: 0x000004b4
    5b5c:			; <UNDEFINED> instruction: 0x000003bc
    5b60:	andeq	fp, r3, ip, lsl #17
    5b64:	andeq	fp, r3, ip, lsl r4
    5b68:	muleq	r3, r4, r4
    5b6c:	andeq	fp, r3, r6, lsl r6
    5b70:	andeq	fp, r3, r8, lsl #8
    5b74:			; <UNDEFINED> instruction: 0x00053abe
    5b78:	andeq	r6, r5, lr, lsl #14
    5b7c:	andeq	fp, r3, r6, asr #13
    5b80:	andeq	r0, r0, r4, lsl #6
    5b84:	andeq	fp, r3, sl, lsr r5
    5b88:	strdeq	fp, [r3], -ip
    5b8c:	ldrdeq	fp, [r3], -sl
    5b90:	andeq	fp, r3, r6, asr #9
    5b94:	ldrdeq	r0, [r0], -r4
    5b98:	andeq	fp, r3, sl, lsr #10
    5b9c:	andeq	r6, r5, lr, lsl #11
    5ba0:	andeq	fp, r3, lr, asr r1
    5ba4:	andeq	fp, r3, r2, asr r1
    5ba8:	andeq	fp, r3, sl, asr #2
    5bac:	andeq	sl, r3, r0, ror #26
    5bb0:	andeq	r0, r0, r8, asr #9
    5bb4:	andeq	r6, r5, lr, ror #8
    5bb8:	andeq	fp, r3, r2, asr r4
    5bbc:	andeq	fp, r3, r8, ror #4
    5bc0:	andeq	fp, r3, lr, ror #5
    5bc4:	andeq	sl, r3, r6, asr lr
    5bc8:			; <UNDEFINED> instruction: 0x0003adb4
    5bcc:	ldrdeq	lr, [r3], -r2
    5bd0:	andeq	sl, r3, r2, lsl #24
    5bd4:	andeq	fp, r3, r6, lsl #8
    5bd8:	andeq	r6, r5, lr, asr r3
    5bdc:	andeq	fp, r3, lr, lsr #7
    5be0:	andeq	fp, r3, sl, lsl #7
    5be4:	andeq	r0, r0, r0, ror #9
    5be8:	strdeq	sl, [r3], -r8
    5bec:	andeq	r0, r0, r0, asr r3
    5bf0:	ldrdeq	r0, [r0], -ip
    5bf4:	andeq	r0, r0, r8, ror #6
    5bf8:	strdeq	r6, [r5], -sl
    5bfc:	andeq	fp, r3, r8, asr #4
    5c00:			; <UNDEFINED> instruction: 0x46884630
    5c04:	stmia	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c08:			; <UNDEFINED> instruction: 0x462828ff
    5c0c:			; <UNDEFINED> instruction: 0xf886bf88
    5c10:			; <UNDEFINED> instruction: 0xf7fe80ff
    5c14:			; <UNDEFINED> instruction: 0xf8dfe8a8
    5c18:	tstcs	r1, r4, lsr r5
    5c1c:	rscscc	pc, pc, #79	; 0x4f
    5c20:	ldrbtmi	r9, [fp], #-1536	; 0xfffffa00
    5c24:			; <UNDEFINED> instruction: 0xf7fe4428
    5c28:	andcs	lr, r1, sl, ror #17
    5c2c:	blx	ffc41c74 <tcgetattr@plt+0xffc3dba4>
    5c30:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
    5c34:			; <UNDEFINED> instruction: 0x4602447b
    5c38:	ldreq	pc, [r8, #-2271]	; 0xfffff721
    5c3c:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    5c40:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c44:	stmdacs	r0, {r0, r9, sl, lr}
    5c48:	rschi	pc, r8, r0
    5c4c:			; <UNDEFINED> instruction: 0xf0092100
    5c50:			; <UNDEFINED> instruction: 0xf8dfff0b
    5c54:	tstcs	r0, r4, lsl #10
    5c58:			; <UNDEFINED> instruction: 0xf8d3447b
    5c5c:			; <UNDEFINED> instruction: 0xf0090a18
    5c60:			; <UNDEFINED> instruction: 0xf015ff03
    5c64:	ldmdavs	fp!, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    5c68:			; <UNDEFINED> instruction: 0xf0002b00
    5c6c:	ldrdcs	r8, [r0, -r3]
    5c70:			; <UNDEFINED> instruction: 0xf0194608
    5c74:			; <UNDEFINED> instruction: 0x4605f8d3
    5c78:			; <UNDEFINED> instruction: 0xf0402800
    5c7c:			; <UNDEFINED> instruction: 0xf03981aa
    5c80:	strtmi	pc, [r8], -r1, lsr #17
    5c84:	ldc2	0, cr15, [ip, #-176]	; 0xffffff50
    5c88:	mrc2	0, 4, pc, cr8, cr5, {0}
    5c8c:	strbpl	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    5c90:			; <UNDEFINED> instruction: 0xf962f016
    5c94:	mcr2	0, 5, pc, cr2, cr13, {0}	; <UNPREDICTABLE>
    5c98:	blx	fe541ca6 <tcgetattr@plt+0xfe53dbd6>
    5c9c:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    5ca0:	andcs	r4, r1, sp, ror r4
    5ca4:			; <UNDEFINED> instruction: 0xf00d4479
    5ca8:	strtmi	pc, [r9], -r9, ror #16
    5cac:	strls	r2, [r8, #-2]
    5cb0:			; <UNDEFINED> instruction: 0xf864f00d
    5cb4:	andcs	r9, r3, r8, lsl #18
    5cb8:			; <UNDEFINED> instruction: 0xf860f00d
    5cbc:	andcs	r9, pc, r8, lsl #18
    5cc0:			; <UNDEFINED> instruction: 0xf85cf00d
    5cc4:	andscs	r2, r5, r1, lsl #2
    5cc8:			; <UNDEFINED> instruction: 0xf858f00d
    5ccc:	andscs	r2, r6, r1, lsl #2
    5cd0:			; <UNDEFINED> instruction: 0xf854f00d
    5cd4:	blcs	1fdc8 <tcgetattr@plt+0x1bcf8>
    5cd8:	addshi	pc, r7, r0
    5cdc:	ldrbcs	pc, [ip, #-577]	; 0xfffffdbf	; <UNPREDICTABLE>
    5ce0:	strtcc	pc, [ip], -r1, asr #4
    5ce4:			; <UNDEFINED> instruction: 0xf0125958
    5ce8:			; <UNDEFINED> instruction: 0xf8dff9df
    5cec:	ldmdavs	r9!, {r3, r4, r5, r6, sl, ip, sp}
    5cf0:	rsbcc	pc, r8, #268435460	; 0x10000004
    5cf4:			; <UNDEFINED> instruction: 0xf50158e3
    5cf8:	stmpl	sl, {r0, r1, r2, r4, r7, ip, lr}
    5cfc:	ldrtmi	r3, [r1], #-16
    5d00:			; <UNDEFINED> instruction: 0xf012681b
    5d04:	ldmdavs	fp!, {r0, r1, r3, r5, r8, fp, ip, sp, lr, pc}
    5d08:	ldmdbpl	r8, {r0, r3, r4, r7, r8, fp, ip}^
    5d0c:			; <UNDEFINED> instruction: 0xf8eef012
    5d10:	vst2.8	{d22-d23}, [pc :256], fp
    5d14:	mrscs	r6, R12_usr
    5d18:			; <UNDEFINED> instruction: 0xf7fe5958
    5d1c:	stmdacs	r0, {r2, r7, fp, sp, lr, pc}
    5d20:	rschi	pc, pc, r0, asr #32
    5d24:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5d28:	ldrbtmi	r2, [r9], #-17	; 0xffffffef
    5d2c:			; <UNDEFINED> instruction: 0xf826f00d
    5d30:	ldrteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5d34:			; <UNDEFINED> instruction: 0xf7fd4478
    5d38:	stmdacs	r0, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    5d3c:			; <UNDEFINED> instruction: 0xf00ad062
    5d40:			; <UNDEFINED> instruction: 0xf8dff88b
    5d44:	ldrbtmi	r3, [fp], #-1068	; 0xfffffbd4
    5d48:	beq	64409c <tcgetattr@plt+0x63ffcc>
    5d4c:			; <UNDEFINED> instruction: 0xf884f00a
    5d50:	strtcc	pc, [r0], #-2271	; 0xfffff721
    5d54:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    5d58:			; <UNDEFINED> instruction: 0xf0002d00
    5d5c:			; <UNDEFINED> instruction: 0xf1b980a0
    5d60:	cmple	fp, r0, lsl #30
    5d64:			; <UNDEFINED> instruction: 0xb123683b
    5d68:	ldmdavs	fp, {r0, r1, r3, r4, r8, r9, fp, ip, pc}
    5d6c:			; <UNDEFINED> instruction: 0xf0402b00
    5d70:			; <UNDEFINED> instruction: 0xf8df80d0
    5d74:	andcs	r1, r2, r4, lsl #8
    5d78:			; <UNDEFINED> instruction: 0xf00c4479
    5d7c:			; <UNDEFINED> instruction: 0xf8daffff
    5d80:	teqlt	sp, r0
    5d84:			; <UNDEFINED> instruction: 0xf0054bfd
    5d88:	stmiapl	r3!, {r0, r8, sl}^
    5d8c:	tstmi	sp, #1769472	; 0x1b0000
    5d90:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
    5d94:			; <UNDEFINED> instruction: 0x26014afa
    5d98:	strcs	r4, [r0, #-2554]	; 0xfffff606
    5d9c:	blmi	ffe96f8c <tcgetattr@plt+0xffe92ebc>
    5da0:	ldrbtmi	r5, [fp], #-2144	; 0xfffff7a0
    5da4:	subvs	r6, r3, r2, lsl r8
    5da8:	strcs	lr, [r3], -r0, asr #19
    5dac:			; <UNDEFINED> instruction: 0xff5ef035
    5db0:	strdcs	r4, [r3, -r6]
    5db4:			; <UNDEFINED> instruction: 0xf06f4bf6
    5db8:	stmiapl	r0!, {r0, r3, r9, sl}
    5dbc:	stmib	r0, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5dc0:	subvs	r1, r3, r4, lsl #12
    5dc4:			; <UNDEFINED> instruction: 0xff52f035
    5dc8:	blmi	ffcd8998 <tcgetattr@plt+0xffcd48c8>
    5dcc:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
    5dd0:	subsvs	r6, r3, r5, lsl r1
    5dd4:			; <UNDEFINED> instruction: 0xff78f035
    5dd8:			; <UNDEFINED> instruction: 0xf50d49f0
    5ddc:	bmi	ffc1ac18 <tcgetattr@plt+0xffc16b48>
    5de0:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    5de4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    5de8:	subsmi	r6, r1, sl, lsl r8
    5dec:	rschi	pc, r2, r0, asr #32
    5df0:			; <UNDEFINED> instruction: 0xf50d4628
    5df4:	andlt	r5, r7, sp, lsl #27
    5df8:	svchi	0x00f0e8bd
    5dfc:			; <UNDEFINED> instruction: 0xf014980c
    5e00:			; <UNDEFINED> instruction: 0xe7affaff
    5e04:	ldrbtmi	r4, [r8], #-2279	; 0xfffff719
    5e08:			; <UNDEFINED> instruction: 0xf04fe799
    5e0c:			; <UNDEFINED> instruction: 0xf01230ff
    5e10:	str	pc, [r7, fp, asr #18]
    5e14:			; <UNDEFINED> instruction: 0xf0182001
    5e18:			; <UNDEFINED> instruction: 0xe737f99d
    5e1c:	ldrbtmi	r4, [r8], #-2274	; 0xfffff71e
    5e20:	cdp2	0, 2, cr15, cr2, cr9, {0}
    5e24:			; <UNDEFINED> instruction: 0xf7fde715
    5e28:	blls	2c1c60 <tcgetattr@plt+0x2bdb90>
    5e2c:	strmi	sl, [r0], sp, ror #28
    5e30:			; <UNDEFINED> instruction: 0xf00c6818
    5e34:	blmi	ff785c90 <tcgetattr@plt+0xff781bc0>
    5e38:	sbcvs	pc, r0, #1325400064	; 0x4f000000
    5e3c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    5e40:	andlt	pc, r8, sp, asr #17
    5e44:	andhi	lr, r0, sp, asr #19
    5e48:			; <UNDEFINED> instruction: 0xf7fd4630
    5e4c:			; <UNDEFINED> instruction: 0xe61fefd8
    5e50:	vmovmi.u8	r4, d24[2]
    5e54:	stmiapl	r3!, {r3, r4, r6, r7, r8, fp, lr}^
    5e58:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    5e5c:			; <UNDEFINED> instruction: 0x46304fd7
    5e60:	ldrbtmi	r6, [pc], #-2074	; 5e68 <tcgetattr@plt+0x1d98>
    5e64:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5e68:			; <UNDEFINED> instruction: 0x97084bd5
    5e6c:			; <UNDEFINED> instruction: 0x46304639
    5e70:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    5e74:	ldm	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5e78:	stmdbls	r8, {r1, r4, r6, r7, r8, r9, fp, lr}
    5e7c:	stmiapl	r3!, {r4, r5, r9, sl, lr}^
    5e80:			; <UNDEFINED> instruction: 0xf7fe681a
    5e84:	blls	300234 <tcgetattr@plt+0x2fc164>
    5e88:	ldrmi	r2, [r1], -r0, lsl #4
    5e8c:			; <UNDEFINED> instruction: 0xf0316818
    5e90:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    5e94:	bge	ffd03a98 <tcgetattr@plt+0xffcff9c8>
    5e98:	stmiapl	r7!, {r0, r1, r3, r6, r7, r8, r9, fp, lr}^
    5e9c:	stmdals	ip, {r1, r5, r6, r7, r8, sl, sp, lr, pc}
    5ea0:	blx	febc1ef8 <tcgetattr@plt+0xfebbde28>
    5ea4:			; <UNDEFINED> instruction: 0xf47f3001
    5ea8:	blls	6b1c24 <tcgetattr@plt+0x6adb54>
    5eac:	ldrbpl	pc, [r3], r4, asr #12	; <UNPREDICTABLE>
    5eb0:	strbteq	pc, [r2], -r1, asr #5	; <UNPREDICTABLE>
    5eb4:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    5eb8:	mcrrge	9, 12, r4, sp, cr4	; <UNPREDICTABLE>
    5ebc:	vst2.8	{d22-d23}, [pc :64], sl
    5ec0:	ldrbtmi	r7, [r9], #-890	; 0xfffffc86
    5ec4:	strvs	pc, [r6, -r2, lsl #23]
    5ec8:	bl	ff00be10 <tcgetattr@plt+0xff007d40>
    5ecc:			; <UNDEFINED> instruction: 0xf8c810a7
    5ed0:	blx	c5eda <tcgetattr@plt+0xc1e0a>
    5ed4:	bls	134df1c <tcgetattr@plt+0x1349e4c>
    5ed8:	andeq	pc, r1, #66	; 0x42
    5edc:	blx	ea81a <tcgetattr@plt+0xe674a>
    5ee0:	strtmi	pc, [r8], -r0, lsl #6
    5ee4:	andcc	pc, r4, r8, asr #17
    5ee8:			; <UNDEFINED> instruction: 0xf85af001
    5eec:	strtmi	r4, [fp], -r1, lsr #12
    5ef0:	andcs	r4, r1, sl, lsr #12
    5ef4:	andhi	pc, r0, sp, asr #17
    5ef8:	ldc	7, cr15, [r6, #1012]!	; 0x3f4
    5efc:			; <UNDEFINED> instruction: 0xf0004628
    5f00:			; <UNDEFINED> instruction: 0xf7fdfd29
    5f04:	ldmibmi	r2!, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    5f08:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    5f0c:			; <UNDEFINED> instruction: 0xf848f001
    5f10:			; <UNDEFINED> instruction: 0xf017e708
    5f14:			; <UNDEFINED> instruction: 0xe72cfa73
    5f18:	mvnne	pc, r0, asr #4
    5f1c:	bllt	19c3f20 <tcgetattr@plt+0x19bfe50>
    5f20:			; <UNDEFINED> instruction: 0xf6409b0a
    5f24:	bls	346334 <tcgetattr@plt+0x342264>
    5f28:			; <UNDEFINED> instruction: 0xf00a6818
    5f2c:			; <UNDEFINED> instruction: 0xf1b0f83f
    5f30:			; <UNDEFINED> instruction: 0xf6bf0800
    5f34:	blls	2b0924 <tcgetattr@plt+0x2ac854>
    5f38:	stmdals	sp, {r1, r2, r5, r7, r8, fp, lr}
    5f3c:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
    5f40:			; <UNDEFINED> instruction: 0xf8cef001
    5f44:	andcs	r4, r0, #164, 22	; 0x29000
    5f48:	subsvs	r4, sl, #2063597568	; 0x7b000000
    5f4c:	stclt	7, cr15, [sp], {254}	; 0xfe
    5f50:			; <UNDEFINED> instruction: 0xf7fd2000
    5f54:	blls	2c1b4c <tcgetattr@plt+0x2bda7c>
    5f58:	ldmdavs	r8, {r0, r2, r3, r5, r6, r9, sl, fp, sp, pc}
    5f5c:			; <UNDEFINED> instruction: 0xff00f00c
    5f60:	sbcvs	pc, r0, #1325400064	; 0x4f000000
    5f64:			; <UNDEFINED> instruction: 0xf8cd2101
    5f68:	strls	fp, [r0, -r8]
    5f6c:	movwls	r4, #5635	; 0x1603
    5f70:			; <UNDEFINED> instruction: 0x46304b9a
    5f74:			; <UNDEFINED> instruction: 0xf7fd447b
    5f78:	ldrb	lr, [r3], #3906	; 0xf42
    5f7c:	vpadd.i8	d25, d0, d5
    5f80:	ldmdavs	r8, {r0, r2, r3, r4, r5, r6, r7, r8, sl, ip}
    5f84:	mvnsne	pc, #64, 4
    5f88:	svclt	0x00184281
    5f8c:	ldrbt	r4, [r1], #-1579	; 0xfffff9d5
    5f90:	ldrmi	r2, [r3], sp, lsl #18
    5f94:	ldmdbge	r7, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    5f98:	bllt	ffb83f98 <tcgetattr@plt+0xffb7fec8>
    5f9c:			; <UNDEFINED> instruction: 0xf00d4628
    5fa0:	ldrbt	pc, [sl], #2051	; 0x803	; <UNPREDICTABLE>
    5fa4:	strtmi	r4, [r8], -lr, lsl #19
    5fa8:			; <UNDEFINED> instruction: 0xf0004479
    5fac:			; <UNDEFINED> instruction: 0xf8cafff9
    5fb0:	strbt	r5, [pc], r0
    5fb4:	stc	7, cr15, [r2, #1012]	; 0x3f4
    5fb8:	svc	0x0014f7fd
    5fbc:	strtmi	r4, [sl], -r9, lsl #19
    5fc0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    5fc4:			; <UNDEFINED> instruction: 0xf88cf001
    5fc8:	andcs	r4, r0, r7, lsl #19
    5fcc:			; <UNDEFINED> instruction: 0xf0014479
    5fd0:	ldmdavs	r8!, {r0, r1, r2, r7, fp, ip, sp, lr, pc}
    5fd4:	cmpcs	ip, #268435460	; 0x10000004	; <UNPREDICTABLE>
    5fd8:	mrscs	r2, R12_usr
    5fdc:			; <UNDEFINED> instruction: 0xf7fd58c0
    5fe0:			; <UNDEFINED> instruction: 0xf02bef22
    5fe4:	ldmdavs	fp!, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5fe8:	subseq	pc, r8, #13828096	; 0xd30000
    5fec:	andcs	fp, r1, r0, asr r9
    5ff0:	ldc2	0, cr15, [sl, #-0]
    5ff4:	mrc	7, 7, APSR_nzcv, cr6, cr13, {7}
    5ff8:			; <UNDEFINED> instruction: 0x462a497c
    5ffc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    6000:			; <UNDEFINED> instruction: 0xf86ef001
    6004:			; <UNDEFINED> instruction: 0xf00c2101
    6008:	ldrb	pc, [r0, r3, asr #30]!	; <UNPREDICTABLE>
    600c:	andcs	r4, r0, r8, ror r9
    6010:			; <UNDEFINED> instruction: 0xf0014479
    6014:	ldmdbmi	r7!, {r0, r2, r5, r6, fp, ip, sp, lr, pc}^
    6018:	ldrbtmi	r2, [r9], #-0
    601c:			; <UNDEFINED> instruction: 0xf860f001
    6020:	andcs	r4, r0, r5, ror r9
    6024:			; <UNDEFINED> instruction: 0xf0014479
    6028:	ldmdbmi	r4!, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}^
    602c:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    6030:			; <UNDEFINED> instruction: 0xf856f001
    6034:	andcs	r4, r0, r2, ror r9
    6038:			; <UNDEFINED> instruction: 0xf0014479
    603c:	ldmdbmi	r1!, {r0, r4, r6, fp, ip, sp, lr, pc}^
    6040:	ldrbtmi	r2, [r9], #-0
    6044:			; <UNDEFINED> instruction: 0xf84cf001
    6048:	ldrbtmi	r4, [r9], #-2415	; 0xfffff691
    604c:			; <UNDEFINED> instruction: 0xf848f001
    6050:	ldrtmi	r4, [sl], -lr, ror #18
    6054:	ldrbtmi	r2, [r9], #-0
    6058:			; <UNDEFINED> instruction: 0xf842f001
    605c:	strtmi	r4, [sl], -ip, ror #18
    6060:	ldrbtmi	r2, [r9], #-0
    6064:			; <UNDEFINED> instruction: 0xf83cf001
    6068:	strmi	r4, [r2], -sl, ror #18
    606c:	andcs	r4, r0, fp, lsr #12
    6070:			; <UNDEFINED> instruction: 0xf0014479
    6074:			; <UNDEFINED> instruction: 0x4641f835
    6078:			; <UNDEFINED> instruction: 0xf0014630
    607c:	andcs	pc, r4, fp, lsl r9	; <UNPREDICTABLE>
    6080:			; <UNDEFINED> instruction: 0xf872f01b
    6084:	bls	4accec <tcgetattr@plt+0x4a8c1c>
    6088:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
    608c:	vstrle	d2, [pc, #-4]	; 6090 <tcgetattr@plt+0x1fc0>
    6090:	ldrbtmi	r4, [fp], #-2913	; 0xfffff49f
    6094:	andcs	r4, r0, r1, ror #18
    6098:			; <UNDEFINED> instruction: 0xf0004479
    609c:	andcs	pc, r0, r1, lsl #31
    60a0:	stc2l	0, cr15, [r2]
    60a4:			; <UNDEFINED> instruction: 0x462a495e
    60a8:	ldrbtmi	r2, [r9], #-0
    60ac:			; <UNDEFINED> instruction: 0xf818f001
    60b0:	ldrbtmi	r4, [fp], #-2908	; 0xfffff4a4
    60b4:			; <UNDEFINED> instruction: 0xf7fde7ee
    60b8:	ldmdbmi	fp, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}^
    60bc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    60c0:			; <UNDEFINED> instruction: 0xf80ef001
    60c4:			; <UNDEFINED> instruction: 0x462a4959
    60c8:			; <UNDEFINED> instruction: 0xf0014479
    60cc:	ldmdbmi	r8, {r0, r3, fp, ip, sp, lr, pc}^
    60d0:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    60d4:			; <UNDEFINED> instruction: 0xf804f001
    60d8:	andcs	r4, r0, r6, asr r9
    60dc:			; <UNDEFINED> instruction: 0xf0004479
    60e0:	ldmdbmi	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    60e4:	ldrbtmi	r2, [r9], #-0
    60e8:			; <UNDEFINED> instruction: 0xfffaf000
    60ec:	mrc	7, 3, APSR_nzcv, cr10, cr13, {7}
    60f0:	ldrbtmi	r4, [r9], #-2386	; 0xfffff6ae
    60f4:			; <UNDEFINED> instruction: 0xf0006800
    60f8:	ldmdbmi	r1, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    60fc:			; <UNDEFINED> instruction: 0xf0004479
    6100:	ldmdbmi	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    6104:	addpl	pc, r0, #1325400064	; 0x4f000000
    6108:	ldrbtmi	r2, [r9], #-1
    610c:			; <UNDEFINED> instruction: 0xffe8f000
    6110:	stmdbmi	lr, {r0, r2, r3, r6, r9, fp, lr}^
    6114:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    6118:			; <UNDEFINED> instruction: 0xf0003210
    611c:	stmdbmi	ip, {r0, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    6120:			; <UNDEFINED> instruction: 0xf0004479
    6124:	stmdbmi	fp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    6128:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    612c:			; <UNDEFINED> instruction: 0xffd8f000
    6130:	stmdavs	sl!, {r0, r3, r6, r8, fp, lr}
    6134:			; <UNDEFINED> instruction: 0xf0004479
    6138:	stmdbmi	r8, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    613c:	andcs	r2, r0, r8, lsr #4
    6140:			; <UNDEFINED> instruction: 0xf0004479
    6144:	strls	pc, [sp, -sp, asr #31]
    6148:	blt	ff3c4148 <tcgetattr@plt+0xff3c0078>
    614c:	strheq	fp, [r3], -lr
    6150:	ldrdeq	r3, [r5], -r0
    6154:	andeq	fp, r3, r6, lsl #2
    6158:	andeq	r6, r5, r8
    615c:			; <UNDEFINED> instruction: 0x00000dbd
    6160:	andeq	r1, r0, r9, asr #5
    6164:	andeq	r0, r0, ip, asr #6
    6168:	andeq	r0, r0, r3, asr #12
    616c:	andeq	fp, r3, r0, lsl r0
    6170:	andeq	r5, r5, sl, lsl pc
    6174:	andeq	r0, r0, ip, lsr r4
    6178:	andeq	r0, r0, sp, ror r6
    617c:	andeq	r0, r0, r4, lsl r5
    6180:	andeq	r3, r5, r8, ror #4
    6184:	andeq	r0, r0, r4, ror #5
    6188:	andeq	r0, r0, r7, lsr #13
    618c:	andeq	r0, r0, ip, lsr #11
    6190:	andeq	r2, r0, r1, asr sp
    6194:	andeq	r0, r0, r8, asr r4
    6198:	andeq	r2, r0, pc, asr #24
    619c:	andeq	r2, r5, r2, ror #24
    61a0:	andeq	r0, r0, r0, asr #6
    61a4:	andeq	sl, r3, sl, asr #30
    61a8:	andeq	sl, r3, r2, lsr pc
    61ac:	muleq	r3, r6, lr
    61b0:	andeq	r0, r0, r0, ror #8
    61b4:	andeq	sl, r3, ip, asr pc
    61b8:	andeq	r0, r4, sl, lsl #18
    61bc:	andeq	lr, r3, lr, ror #30
    61c0:			; <UNDEFINED> instruction: 0x000004b4
    61c4:			; <UNDEFINED> instruction: 0x000003bc
    61c8:	andeq	r0, r0, r8, ror #6
    61cc:			; <UNDEFINED> instruction: 0x0003aebe
    61d0:	andeq	sl, r3, r8, asr lr
    61d4:	andeq	sl, r3, lr, lsr #27
    61d8:	strheq	r3, [r5], -ip
    61dc:	andeq	sl, r3, r0, ror #26
    61e0:	strdeq	sl, [r3], -ip
    61e4:	ldrdeq	sl, [r3], -r8
    61e8:	andeq	sl, r3, r4, ror #20
    61ec:	andeq	sl, r3, r8, lsl fp
    61f0:			; <UNDEFINED> instruction: 0x0003a9b4
    61f4:	andeq	sl, r3, lr, lsl #19
    61f8:	andeq	sl, r3, r8, lsr #20
    61fc:	andeq	sl, r3, r2, lsl #22
    6200:	andeq	sl, r3, r0, lsl #21
    6204:	andeq	sl, r3, sl, asr #20
    6208:	andeq	sl, r3, r2, ror #25
    620c:	andeq	sl, r3, lr, asr #23
    6210:	muleq	r3, lr, fp
    6214:	andeq	sl, r3, r4, asr fp
    6218:	andeq	sl, r3, r2, ror #8
    621c:	andeq	sl, r3, r8, lsl ip
    6220:	andeq	sl, r3, r2, lsl #22
    6224:	andeq	lr, r3, lr, asr #1
    6228:	andeq	sl, r3, r8, lsr #19
    622c:	andeq	sl, r3, ip, asr #20
    6230:	andeq	sl, r3, sl, ror sl
    6234:	andeq	sl, r3, r4, ror #15
    6238:	andeq	sl, r3, r2, lsl #18
    623c:	ldrdeq	sl, [r3], -r2
    6240:	andeq	sl, r3, r0, ror fp
    6244:	andeq	sl, r3, lr, asr #13
    6248:	strdeq	r2, [r5], -r0
    624c:	andeq	ip, r3, lr, lsr #14
    6250:	andeq	sl, r3, r0, ror #16
    6254:	andeq	sl, r3, sl, lsl #16
    6258:	andeq	sl, r3, r0, ror #15
    625c:	andeq	sl, r3, r0, ror #13
    6260:	bleq	423a4 <tcgetattr@plt+0x3e2d4>
    6264:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    6268:	strbtmi	fp, [sl], -r2, lsl #24
    626c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    6270:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    6274:	ldrmi	sl, [sl], #776	; 0x308
    6278:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    627c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    6280:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    6284:			; <UNDEFINED> instruction: 0xf85a4b06
    6288:	stmdami	r6, {r0, r1, ip, sp}
    628c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    6290:	ldcl	7, cr15, [sl], #1012	; 0x3f4
    6294:	mcr	7, 7, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    6298:			; <UNDEFINED> instruction: 0x000527b0
    629c:	andeq	r0, r0, r4, asr #5
    62a0:	andeq	r0, r0, r4, ror #8
    62a4:			; <UNDEFINED> instruction: 0x000004bc
    62a8:	ldr	r3, [pc, #20]	; 62c4 <tcgetattr@plt+0x21f4>
    62ac:	ldr	r2, [pc, #20]	; 62c8 <tcgetattr@plt+0x21f8>
    62b0:	add	r3, pc, r3
    62b4:	ldr	r2, [r3, r2]
    62b8:	cmp	r2, #0
    62bc:	bxeq	lr
    62c0:	b	3ce8 <__gmon_start__@plt>
    62c4:	muleq	r5, r0, r7
    62c8:	andeq	r0, r0, r4, lsr #8
    62cc:	blmi	1d82ec <tcgetattr@plt+0x1d421c>
    62d0:	bmi	1d74b8 <tcgetattr@plt+0x1d33e8>
    62d4:	addmi	r4, r3, #2063597568	; 0x7b000000
    62d8:	andle	r4, r3, sl, ror r4
    62dc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    62e0:	ldrmi	fp, [r8, -r3, lsl #2]
    62e4:	svclt	0x00004770
    62e8:	andeq	r5, r5, ip, lsl #19
    62ec:	andeq	r5, r5, r8, lsl #19
    62f0:	andeq	r2, r5, ip, ror #14
    62f4:	andeq	r0, r0, r0, lsl #6
    62f8:	stmdbmi	r9, {r3, fp, lr}
    62fc:	bmi	2574e4 <tcgetattr@plt+0x253414>
    6300:	bne	2574ec <tcgetattr@plt+0x25341c>
    6304:	svceq	0x00cb447a
    6308:			; <UNDEFINED> instruction: 0x01a1eb03
    630c:	andle	r1, r3, r9, asr #32
    6310:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    6314:	ldrmi	fp, [r8, -r3, lsl #2]
    6318:	svclt	0x00004770
    631c:	andeq	r5, r5, r0, ror #18
    6320:	andeq	r5, r5, ip, asr r9
    6324:	andeq	r2, r5, r0, asr #14
    6328:	andeq	r0, r0, r8, asr r5
    632c:	blmi	2b3754 <tcgetattr@plt+0x2af684>
    6330:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    6334:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    6338:	blmi	2748ec <tcgetattr@plt+0x27081c>
    633c:	ldrdlt	r5, [r3, -r3]!
    6340:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    6344:			; <UNDEFINED> instruction: 0xf7fd6818
    6348:			; <UNDEFINED> instruction: 0xf7ffead2
    634c:	blmi	1c6250 <tcgetattr@plt+0x1c2180>
    6350:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    6354:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    6358:	andeq	r5, r5, sl, lsr #18
    635c:	andeq	r2, r5, r0, lsl r7
    6360:	strdeq	r0, [r0], -ip
    6364:			; <UNDEFINED> instruction: 0x00052cbe
    6368:	andeq	r5, r5, sl, lsl #18
    636c:	svclt	0x0000e7c4
    6370:	andcs	r4, r1, #2048	; 0x800
    6374:	andsvs	r4, sl, fp, ror r4
    6378:	svclt	0x00004770
    637c:	andeq	r5, r5, ip, ror #17
    6380:			; <UNDEFINED> instruction: 0xb3ab7803
    6384:	andsle	r2, r3, lr, asr fp
    6388:			; <UNDEFINED> instruction: 0xf1002b5c
    638c:	andle	r0, r2, r1, lsl #4
    6390:	andvc	r4, fp, r0, lsl r6
    6394:	ldrtlt	r4, [r0], #-1904	; 0xfffff890
    6398:	stmdavc	r3, {r0, r2, r7, sl, fp, ip}^
    639c:	ldrteq	pc, [r0], #-419	; 0xfffffe5d	; <UNPREDICTABLE>
    63a0:	svclt	0x00842c07
    63a4:	strtmi	r7, [sl], -fp
    63a8:			; <UNDEFINED> instruction: 0x4610d912
    63ac:			; <UNDEFINED> instruction: 0x4770bc30
    63b0:	cmplt	sl, r2, asr #16
    63b4:	svclt	0x00042a3f
    63b8:	andvc	r2, fp, pc, ror r3
    63bc:	ldmdble	r7, {r0, r1, ip, lr, pc}
    63c0:	andseq	pc, pc, #2
    63c4:	stcne	0, cr7, [r2], {10}
    63c8:			; <UNDEFINED> instruction: 0x47704610
    63cc:	ldrb	r1, [pc, r2, asr #24]
    63d0:	andvc	r2, ip, r0, lsl #8
    63d4:	strtmi	r7, [r0], -r3, asr #16
    63d8:	biceq	lr, r0, #3072	; 0xc00
    63dc:	sbcslt	r3, r8, #48, 22	; 0xc000
    63e0:			; <UNDEFINED> instruction: 0xf8127008
    63e4:			; <UNDEFINED> instruction: 0xf1a33f01
    63e8:	cfstrscs	mvf0, [r7], {48}	; 0x30
    63ec:			; <UNDEFINED> instruction: 0xe7dcd9f4
    63f0:	ldrmi	r2, [r0], -r0, lsl #4
    63f4:	svclt	0x00004770
    63f8:	andcs	r4, r2, r5, lsl #18
    63fc:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    6400:	ldc2	0, cr15, [ip], #48	; 0x30
    6404:	andcs	r4, r1, #3072	; 0xc00
    6408:	subsvs	r4, sl, fp, ror r4
    640c:	svclt	0x0000bd08
    6410:			; <UNDEFINED> instruction: 0xfffffff7
    6414:	andeq	r5, r5, r8, asr r8
    6418:	addlt	fp, r2, r0, lsl r5
    641c:	strmi	r9, [r8], -r0
    6420:			; <UNDEFINED> instruction: 0xf7fd9101
    6424:	stmdbls	r1, {r5, r7, sl, fp, sp, lr, pc}
    6428:	strmi	r4, [r2], -r4, lsl #12
    642c:			; <UNDEFINED> instruction: 0xf7fd9800
    6430:	stmdblt	r0, {r1, r3, r4, r9, sl, fp, sp, lr, pc}^
    6434:	vldrpl	d9, [r8, #-0]
    6438:	eorseq	pc, sp, r0, lsr #3
    643c:			; <UNDEFINED> instruction: 0xf080fab0
    6440:	andlt	r0, r2, r0, asr #18
    6444:	andcs	fp, r0, r0, lsl sp
    6448:	ldclt	0, cr11, [r0, #-8]
    644c:	bllt	fe342494 <tcgetattr@plt+0xfe33e3c4>
    6450:			; <UNDEFINED> instruction: 0x4605b570
    6454:	strmi	r4, [ip], -r8, lsl #12
    6458:			; <UNDEFINED> instruction: 0xf7fd4616
    645c:			; <UNDEFINED> instruction: 0x4628ee16
    6460:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    6464:	cmpmi	r1, r0, asr #4	; <UNPREDICTABLE>
    6468:	stc2	0, cr15, [r0, #36]!	; 0x24
    646c:	blle	350474 <tcgetattr@plt+0x34c3a4>
    6470:			; <UNDEFINED> instruction: 0xf0314621
    6474:	stmdacs	r0, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    6478:	ldmibvs	r3!, {r3, r8, r9, fp, ip, lr, pc}
    647c:	strcs	r2, [r0], #-512	; 0xfffffe00
    6480:	ldrmi	r2, [r0], -r0, lsl #10
    6484:	stmib	r3, {r1, r3, r4, r6, r7, sp, lr}^
    6488:	cfldr64lt	mvdx4, [r0, #-0]
    648c:			; <UNDEFINED> instruction: 0xf0314630
    6490:			; <UNDEFINED> instruction: 0xf04fff93
    6494:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    6498:	mvnsmi	lr, #737280	; 0xb4000
    649c:	ldmib	r1, {r0, r1, r2, r3, r9, sl, lr}^
    64a0:			; <UNDEFINED> instruction: 0x460416d2
    64a4:	ldrtmi	r6, [r1], #-2240	; 0xfffff740
    64a8:	subvc	pc, r0, #830472192	; 0x31800000
    64ac:	b	13c44a8 <tcgetattr@plt+0x13c03d8>
    64b0:	stclle	14, cr1, [r2, #-4]!
    64b4:	movteq	pc, #35031	; 0x88d7	; <UNPREDICTABLE>
    64b8:	strcs	r4, [r0], #-1038	; 0xfffffbf2
    64bc:			; <UNDEFINED> instruction: 0xf8131983
    64c0:	blne	c9d8cc <tcgetattr@plt+0xc997fc>
    64c4:	stccs	6, cr4, [sl, #-640]	; 0xfffffd80
    64c8:	strcc	sp, [r1], #-20	; 0xffffffec
    64cc:	mvnsle	r4, ip, lsl #5
    64d0:	svclt	0x000842a1
    64d4:	svcvc	0x0040f5b6
    64d8:	vst4.16	{d29,d31,d33,d35}, [pc :64]!
    64dc:	strtmi	r7, [r0], r0, asr #9
    64e0:	smlatbeq	r8, r6, fp, lr
    64e4:	strmi	r4, [r1], #-1602	; 0xfffff9be
    64e8:	b	15c44e4 <tcgetattr@plt+0x15c0414>
    64ec:	movtmi	pc, #51399	; 0xc8c7	; <UNPREDICTABLE>
    64f0:	mvnshi	lr, #12386304	; 0xbd0000
    64f4:	sfmle	f4, 2, [fp, #644]!	; 0x284
    64f8:	strble	r1, [r9], #-3733	; 0xfffff16b
    64fc:	and	r1, r1, r3, asr #18
    6500:	teqle	r8, #1, 26	; 0x40
    6504:			; <UNDEFINED> instruction: 0xf8134619
    6508:			; <UNDEFINED> instruction: 0xf1bcc901
    650c:	mvnsle	r0, sl, lsl #30
    6510:	stmdbne	r1, {r0, r8, sl, ip, sp}^
    6514:			; <UNDEFINED> instruction: 0xf1071b55
    6518:			; <UNDEFINED> instruction: 0x462a0914
    651c:			; <UNDEFINED> instruction: 0x4648443d
    6520:	b	ec451c <tcgetattr@plt+0xec044c>
    6524:	strbtvc	r2, [fp], #768	; 0x300
    6528:	tsteq	r5, r7, lsl #2	; <UNPREDICTABLE>
    652c:	ldmdblt	r3!, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr}^
    6530:			; <UNDEFINED> instruction: 0xf1a3e016
    6534:	blx	fec86d50 <tcgetattr@plt+0xfec82c80>
    6538:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    653c:	svclt	0x00c82b1f
    6540:	andeq	pc, r1, #66	; 0x42
    6544:	stmdblt	sl!, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}
    6548:	blcc	84594 <tcgetattr@plt+0x804c4>
    654c:	blcs	272a60 <tcgetattr@plt+0x26e990>
    6550:			; <UNDEFINED> instruction: 0x2320d1ef
    6554:	blcc	84580 <tcgetattr@plt+0x804b0>
    6558:	blcc	845a4 <tcgetattr@plt+0x804d4>
    655c:	mvnsle	r2, r0, lsl #22
    6560:	cmncs	r0, r0
    6564:	andeq	pc, r0, r9, lsl #17
    6568:	stc2	0, cr15, [sl, #-20]	; 0xffffffec
    656c:	adcsle	r2, sp, r0, lsl #24
    6570:	movteq	pc, #35031	; 0x88d7	; <UNPREDICTABLE>
    6574:	strcs	lr, [r0, #-1972]	; 0xfffff84c
    6578:	strtmi	lr, [r0], -ip, asr #15
    657c:	blx	fe84265a <tcgetattr@plt+0xfe83e58a>
    6580:			; <UNDEFINED> instruction: 0xf7fd68e0
    6584:			; <UNDEFINED> instruction: 0xf04fed82
    6588:	strdvs	r3, [r3], #63	; 0x3f	; <UNPREDICTABLE>
    658c:	mvnshi	lr, #12386304	; 0xbd0000
    6590:	stmdbne	r1, {r0, r2, r4, r6, r9, sl, fp, ip}^
    6594:			; <UNDEFINED> instruction: 0x4634e7be
    6598:	svclt	0x0000e7a8
    659c:	push	{r2, r3, r4, r5, r8, r9, fp, lr}
    65a0:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    65a4:	streq	pc, [r8, -r3, lsl #2]
    65a8:	bl	fe8327cc <tcgetattr@plt+0xfe82e6fc>
    65ac:	adcsmi	r0, r8, #114688	; 0x1c000
    65b0:	andeq	lr, r9, #165888	; 0x28800
    65b4:	movwvs	pc, #35027	; 0x88d3	; <UNPREDICTABLE>
    65b8:	stmibvc	r2!, {r1, r5, r9, fp, sp, lr, pc}^
    65bc:	streq	lr, [r9, #-2816]	; 0xfffff500
    65c0:	cmple	r6, #4194304	; 0x400000
    65c4:			; <UNDEFINED> instruction: 0xf04f4b33
    65c8:			; <UNDEFINED> instruction: 0xf8df0820
    65cc:	ldrbtmi	sl, [fp], #-204	; 0xffffff34
    65d0:	ldrbtmi	r9, [sl], #771	; 0x303
    65d4:			; <UNDEFINED> instruction: 0xf10a3308
    65d8:	movwls	r0, #11016	; 0x2b08
    65dc:	adcsmi	lr, r8, #1
    65e0:	stmdavc	r2, {r0, r1, r2, r6, r8, r9, ip, lr, pc}
    65e4:	bcs	1ff2c24 <tcgetattr@plt+0x1feeb54>
    65e8:			; <UNDEFINED> instruction: 0xf106d00f
    65ec:	bl	fe8161f0 <tcgetattr@plt+0xfe812120>
    65f0:	bl	287624 <tcgetattr@plt+0x283554>
    65f4:			; <UNDEFINED> instruction: 0xf8dc0c8e
    65f8:	addsmi	r3, ip, #12, 6	; 0x30000000
    65fc:	bl	fe97620c <tcgetattr@plt+0xfe97213c>
    6600:			; <UNDEFINED> instruction: 0xf8cc030b
    6604:	ldrbtmi	r3, [r6], -ip, lsl #6
    6608:	strmi	sp, [r4], -r9, ror #1
    660c:			; <UNDEFINED> instruction: 0xf803462b
    6610:			; <UNDEFINED> instruction: 0xf8142901
    6614:	bcs	1fd0a20 <tcgetattr@plt+0x1fcc950>
    6618:	sadd16mi	fp, sp, ip
    661c:	bicsle	r4, lr, r0, lsr #12
    6620:			; <UNDEFINED> instruction: 0xf8852900
    6624:	stcle	0, cr8, [r8, #-0]
    6628:	andeq	lr, r9, r1, lsl #22
    662c:	stmdacc	r1, {r0, r2, r8, r9, ip, pc}
    6630:			; <UNDEFINED> instruction: 0xf0399104
    6634:	ldmib	sp, {r0, r2, r5, r7, sl, fp, ip, sp, lr, pc}^
    6638:	stmdacs	r0, {r2, r8, r9, ip}
    663c:	stmdbeq	r0, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    6640:	bicmi	sp, r2, #1728	; 0x6c0
    6644:			; <UNDEFINED> instruction: 0x461a4415
    6648:	stmdbhi	r1, {r1, fp, ip, sp, lr, pc}
    664c:			; <UNDEFINED> instruction: 0xd1fb4295
    6650:	stmdbcc	r1, {r0, r2, r3, r4, r9, fp, ip}
    6654:	blls	b2bb4 <tcgetattr@plt+0xaeae4>
    6658:	bne	ff88e020 <tcgetattr@plt+0xff889f50>
    665c:	andcc	r9, r1, #3072	; 0xc00
    6660:	fstmiaxeq	r0, {d14}	;@ Deprecated
    6664:	movwcc	pc, #51420	; 0xc8dc	; <UNPREDICTABLE>
    6668:	mulle	r8, sl, r2
    666c:	adcsmi	r4, r8, #32, 12	; 0x2000000
    6670:	stmdals	r1, {r0, r1, r2, r4, r5, r7, r9, ip, lr, pc}
    6674:	pop	{r0, r1, r2, ip, sp, pc}
    6678:	ssub8mi	r8, sp, r0
    667c:	blls	c0628 <tcgetattr@plt+0xbc558>
    6680:	strtmi	r4, [r0], -r6, lsl #12
    6684:	movwcc	r1, #6891	; 0x1aeb
    6688:	movwcc	pc, #51404	; 0xc8cc	; <UNPREDICTABLE>
    668c:	svclt	0x0000e7a7
    6690:			; <UNDEFINED> instruction: 0x000556be
    6694:	muleq	r5, r2, r6
    6698:	andeq	r5, r5, lr, lsl #13
    669c:	mvnsmi	lr, sp, lsr #18
    66a0:	vqadd.s8	d27, d23, d24
    66a4:			; <UNDEFINED> instruction: 0x461547d8
    66a8:	strmi	r9, [r4], -r3, lsl #2
    66ac:	bmi	fe6d8d1c <tcgetattr@plt+0xfe6d4c4c>
    66b0:	stmibpl	r3, {r0, r3, r4, r5, r6, sl, lr}^
    66b4:	stmpl	sl, {r1, r3, r4, r7, r9, sl, fp, lr}
    66b8:	ldrbtmi	r4, [lr], #-643	; 0xfffffd7d
    66bc:	eorsls	r6, r7, #1179648	; 0x120000
    66c0:	andeq	pc, r0, #79	; 0x4f
    66c4:	adchi	pc, pc, r0
    66c8:			; <UNDEFINED> instruction: 0xf645b9d5
    66cc:	stmibpl	r0, {r2, r3, r5, r7, r8, r9, sl, ip, sp}^
    66d0:	vsub.i8	d2, d0, d0
    66d4:	blmi	fe4e6918 <tcgetattr@plt+0xfe4e2848>
    66d8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    66dc:			; <UNDEFINED> instruction: 0xf0402b00
    66e0:			; <UNDEFINED> instruction: 0x46208096
    66e4:	mrc2	0, 1, pc, cr10, cr14, {0}
    66e8:	blmi	fe31912c <tcgetattr@plt+0xfe31505c>
    66ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    66f0:	blls	de0760 <tcgetattr@plt+0xddc690>
    66f4:			; <UNDEFINED> instruction: 0xf040405a
    66f8:	eorslt	r8, r8, ip, lsl #2
    66fc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6700:	ldmpl	r3!, {r3, r7, r8, r9, fp, lr}^
    6704:	blcs	20778 <tcgetattr@plt+0x1c6a8>
    6708:	blmi	fe23aabc <tcgetattr@plt+0xfe2369ec>
    670c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    6710:	cmple	ip, r0, lsl #22
    6714:			; <UNDEFINED> instruction: 0xf0139b03
    6718:			; <UNDEFINED> instruction: 0xf040027f
    671c:			; <UNDEFINED> instruction: 0xf4138096
    6720:			; <UNDEFINED> instruction: 0xf3c34f7f
    6724:	cmple	fp, r7, lsl #4
    6728:	svcge	0x001e4e81
    672c:			; <UNDEFINED> instruction: 0x463d447e
    6730:	ldmdavs	r6!, {r0, r1, r2, r3, r9, sl, fp, lr, pc}
    6734:	eorvs	ip, lr, pc, lsl #10
    6738:	strtmi	sl, [r8], -r4, lsl #26
    673c:	ldmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6740:			; <UNDEFINED> instruction: 0xf7fd4628
    6744:	strmi	lr, [r5], -r4, lsr #19
    6748:			; <UNDEFINED> instruction: 0xf0002800
    674c:	stmdavc	r3, {r1, r5, r7, pc}
    6750:			; <UNDEFINED> instruction: 0xf7fdb12b
    6754:	movwcs	lr, #2824	; 0xb08
    6758:			; <UNDEFINED> instruction: 0xf8004428
    675c:			; <UNDEFINED> instruction: 0xf6453c01
    6760:	strtmi	r4, [r0], -r0, asr #13
    6764:	blcc	5cdf8 <tcgetattr@plt+0x58d28>
    6768:	vcgt.s8	d19, d0, d3
    676c:			; <UNDEFINED> instruction: 0xf01380a5
    6770:			; <UNDEFINED> instruction: 0xf645f91d
    6774:	andcs	r3, r0, ip, lsr #7
    6778:			; <UNDEFINED> instruction: 0xf64558e1
    677c:	strhtpl	r3, [r0], #32
    6780:	adcpl	r4, r1, r0, lsr #12
    6784:	mrrc2	0, 0, pc, r0, cr4	; <UNPREDICTABLE>
    6788:	mvnpl	pc, #536870916	; 0x20000004
    678c:	andcs	r5, r1, #14745600	; 0xe10000
    6790:			; <UNDEFINED> instruction: 0xf0044620
    6794:	blmi	1a05ac0 <tcgetattr@plt+0x1a019f0>
    6798:	tstcs	r1, r4, ror #4
    679c:	mvnvs	r4, fp, ror r4
    67a0:	strvc	lr, [r0, #-2509]	; 0xfffff633
    67a4:	strtmi	sl, [r8], -r5, lsl #26
    67a8:	bl	a447a4 <tcgetattr@plt+0xa406d4>
    67ac:			; <UNDEFINED> instruction: 0xf7fd4628
    67b0:			; <UNDEFINED> instruction: 0x4629eada
    67b4:	strtmi	r4, [r0], -r2, lsl #12
    67b8:			; <UNDEFINED> instruction: 0xf91cf006
    67bc:	teqcc	r8, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    67c0:	cmple	r9, r0, lsl #22
    67c4:	cmncs	r6, r0, lsr #12
    67c8:	blx	ff6c27e6 <tcgetattr@plt+0xff6be716>
    67cc:	blls	100604 <tcgetattr@plt+0xfc534>
    67d0:	rsbseq	pc, pc, #19
    67d4:			; <UNDEFINED> instruction: 0xf413d139
    67d8:			; <UNDEFINED> instruction: 0xf3c34f7f
    67dc:	addle	r2, r0, r7, lsl #4
    67e0:	blmi	1572460 <tcgetattr@plt+0x156e390>
    67e4:	mrscs	r9, R9_usr
    67e8:	rsbcs	r4, r4, #2063597568	; 0x7b000000
    67ec:			; <UNDEFINED> instruction: 0xf7fd4638
    67f0:	str	lr, [r1, r6, lsl #22]!
    67f4:	andcs	sl, r3, #49152	; 0xc000
    67f8:	ldmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    67fc:	addsmi	r5, r8, #3719168	; 0x38c000
    6800:	rsble	r4, fp, r8, asr #22
    6804:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    6808:			; <UNDEFINED> instruction: 0xf43f2b00
    680c:	cdpmi	15, 4, cr10, cr11, cr10, {3}
    6810:	ldrbtmi	sl, [lr], #-3870	; 0xfffff0e2
    6814:	mcrgt	6, 0, r4, cr15, cr13, {1}
    6818:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
    681c:			; <UNDEFINED> instruction: 0xf8450003
    6820:	eorvc	r0, r9, r4, lsl #22
    6824:			; <UNDEFINED> instruction: 0xf500e788
    6828:			; <UNDEFINED> instruction: 0xf50043ea
    682c:	subscc	r4, r0, r9, ror #1
    6830:	movwls	r6, #14363	; 0x381b
    6834:	blx	1142910 <tcgetattr@plt+0x113e840>
    6838:	andcs	r4, r0, #59392	; 0xe800
    683c:	ldmpl	r3!, {r1, r5, r6, r7, r8, ip, lr}^
    6840:	blcs	208b4 <tcgetattr@plt+0x1c7e4>
    6844:	svcge	0x004df43f
    6848:	mrrcne	7, 5, lr, r1, cr15
    684c:	cmpeq	r6, r1, asr #6	; <UNPREDICTABLE>
    6850:	svclt	0x00d82900
    6854:			; <UNDEFINED> instruction: 0xf77faf1e
    6858:	ldreq	sl, [fp], -pc, ror #30
    685c:	blmi	e3b978 <tcgetattr@plt+0xe378a8>
    6860:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6864:	svcge	0x001e2300
    6868:	rsbcs	r4, r4, #55296	; 0xd800
    686c:	tstcs	r1, r8, lsr r6
    6870:			; <UNDEFINED> instruction: 0xf7fd447b
    6874:	ldrb	lr, [pc, -r4, asr #21]
    6878:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    687c:	addvc	pc, r4, r4, lsl #10
    6880:			; <UNDEFINED> instruction: 0xf103fb01
    6884:			; <UNDEFINED> instruction: 0xf0359002
    6888:	stmdals	r2, {r0, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    688c:			; <UNDEFINED> instruction: 0xf9eef035
    6890:			; <UNDEFINED> instruction: 0xf645e798
    6894:	stmibpl	r3!, {r6, r7, r9, sl, lr}
    6898:	movwcc	r3, #15105	; 0x3b01
    689c:	strtmi	sp, [r0], -r8, lsr #18
    68a0:			; <UNDEFINED> instruction: 0xf884f013
    68a4:			; <UNDEFINED> instruction: 0x33acf645
    68a8:			; <UNDEFINED> instruction: 0xf64558e1
    68ac:	strhtpl	r3, [r5], #32
    68b0:	stcmi	6, cr4, [r5, #-128]!	; 0xffffff80
    68b4:			; <UNDEFINED> instruction: 0xe764447d
    68b8:	blx	1a42914 <tcgetattr@plt+0x1a3e844>
    68bc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    68c0:			; <UNDEFINED> instruction: 0xf8444620
    68c4:			; <UNDEFINED> instruction: 0xf0138006
    68c8:			; <UNDEFINED> instruction: 0xf645f871
    68cc:	stmiapl	r1!, {r2, r3, r5, r7, r8, r9, ip, sp}^
    68d0:	adcscc	pc, r0, #72351744	; 0x4500000
    68d4:			; <UNDEFINED> instruction: 0xf8444620
    68d8:	ldrb	r8, [r2, -r3]
    68dc:	ldmpl	r3!, {r0, r2, r5, r6, r7, r8, ip, lr}^
    68e0:	blcs	20954 <tcgetattr@plt+0x1c884>
    68e4:	mrcge	4, 7, APSR_nzcv, cr13, cr15, {1}
    68e8:	blmi	64052c <tcgetattr@plt+0x63c45c>
    68ec:			; <UNDEFINED> instruction: 0xe7b8447b
    68f0:			; <UNDEFINED> instruction: 0xf0154620
    68f4:	strtmi	pc, [r0], -fp, asr #20
    68f8:			; <UNDEFINED> instruction: 0xf01351a5
    68fc:			; <UNDEFINED> instruction: 0xf645f857
    6900:	stmiapl	r1!, {r2, r3, r5, r7, r8, r9, ip, sp}^
    6904:	adcscc	pc, r0, #72351744	; 0x4500000
    6908:	strtmi	r5, [r0], -r5, ror #1
    690c:	ldrbtmi	r4, [sp], #-3344	; 0xfffff2f0
    6910:			; <UNDEFINED> instruction: 0xf7fde737
    6914:	svclt	0x0000e8d4
    6918:	muleq	r5, r4, r3
    691c:	andeq	r0, r0, r0, asr #6
    6920:	andeq	r2, r5, sl, lsl #7
    6924:	andeq	r0, r0, r0, asr #7
    6928:	andeq	r2, r5, r8, asr r3
    692c:	andeq	r0, r0, r4, lsl #8
    6930:	muleq	r3, r4, fp
    6934:	andeq	r9, r3, ip, ror #22
    6938:			; <UNDEFINED> instruction: 0x00039ab8
    693c:	ldrdeq	r9, [r3], -lr
    6940:	andeq	sp, r3, r0, lsr #18
    6944:	andeq	r9, r3, r4, ror #20
    6948:	andeq	r9, r3, r4, lsl sp
    694c:	muleq	r3, ip, r9
    6950:			; <UNDEFINED> instruction: 0x00039cba
    6954:	mvnsmi	lr, sp, lsr #18
    6958:	strmi	r2, [r6], -r0, lsl #2
    695c:			; <UNDEFINED> instruction: 0xf00c2011
    6960:	tstcs	r1, sp, lsl #20	; <UNPREDICTABLE>
    6964:			; <UNDEFINED> instruction: 0x46084d33
    6968:	blx	2429a0 <tcgetattr@plt+0x23e8d0>
    696c:	ldrbtmi	r4, [sp], #-2866	; 0xfffff4ce
    6970:	stmdavs	r0!, {r2, r3, r5, r6, r7, fp, ip, lr}
    6974:	stmdavs	r3, {r4, r5, r8, ip, sp, pc}
    6978:			; <UNDEFINED> instruction: 0xf0136023
    697c:	stmdavs	r0!, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}
    6980:	mvnsle	r2, r0, lsl #16
    6984:	ldrbtmi	r4, [fp], #-2861	; 0xfffff4d3
    6988:	movwcc	r6, #6171	; 0x181b
    698c:	blmi	b3a9f0 <tcgetattr@plt+0xb36920>
    6990:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6994:	blx	9429cc <tcgetattr@plt+0x93e8fc>
    6998:	stmiapl	fp!, {r1, r3, r5, r8, r9, fp, lr}^
    699c:			; <UNDEFINED> instruction: 0xf00c6818
    69a0:	blmi	a852b4 <tcgetattr@plt+0xa811e4>
    69a4:			; <UNDEFINED> instruction: 0xf7fd58e8
    69a8:	blmi	a40c20 <tcgetattr@plt+0xa3cb50>
    69ac:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    69b0:	blx	5c29e8 <tcgetattr@plt+0x5be918>
    69b4:	stmiapl	fp!, {r1, r2, r5, r8, r9, fp, lr}^
    69b8:			; <UNDEFINED> instruction: 0xf00c6818
    69bc:	bmi	985298 <tcgetattr@plt+0x9811c8>
    69c0:	stmiapl	sl!, {r0, r2, r5, r8, r9, fp, lr}
    69c4:	ldmdavs	r3, {r2, r3, r5, r6, r7, fp, ip, lr}
    69c8:	cmnlt	fp, #35	; 0x23
    69cc:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
    69d0:	ldrbcs	pc, [r0, r1, asr #4]!	; <UNPREDICTABLE>
    69d4:	strd	r4, [r2], -r8	; <UNPREDICTABLE>
    69d8:			; <UNDEFINED> instruction: 0xf820f030
    69dc:	ldrbcs	pc, [ip, #-577]	; 0xfffffdbf	; <UNPREDICTABLE>
    69e0:			; <UNDEFINED> instruction: 0xf882f015
    69e4:			; <UNDEFINED> instruction: 0xf02c4640
    69e8:	andcs	pc, r3, sp, asr #28
    69ec:			; <UNDEFINED> instruction: 0xf9bcf02b
    69f0:	ldmibne	r9, {r0, r1, r5, fp, sp, lr}^
    69f4:			; <UNDEFINED> instruction: 0xf0115958
    69f8:	stmdavs	r3!, {r0, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    69fc:	mrscs	r2, R12_usr
    6a00:			; <UNDEFINED> instruction: 0xf7fd5958
    6a04:			; <UNDEFINED> instruction: 0xf02bea10
    6a08:	stmdavs	r3!, {r0, r1, r2, r3, r7, r9, fp, ip, sp, lr, pc}
    6a0c:			; <UNDEFINED> instruction: 0xf8d32101
    6a10:			; <UNDEFINED> instruction: 0xf00c0258
    6a14:	stmdavs	r3!, {r0, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    6a18:	eorvs	r6, r3, fp, lsl r8
    6a1c:			; <UNDEFINED> instruction: 0xf8d3b133
    6a20:	blcs	13148 <tcgetattr@plt+0xf078>
    6a24:			; <UNDEFINED> instruction: 0xf02cd0d8
    6a28:	ldrb	pc, [r5, r7, lsr #22]	; <UNPREDICTABLE>
    6a2c:			; <UNDEFINED> instruction: 0xf7fd4630
    6a30:	svclt	0x0000e98e
    6a34:	ldrdeq	r2, [r5], -r6
    6a38:	andeq	r0, r0, ip, lsr r4
    6a3c:	andeq	r2, r5, lr, ror r6
    6a40:	andeq	r0, r0, r4, asr r5
    6a44:	andeq	r0, r0, r8, lsl #6
    6a48:	andeq	r0, r0, r0, asr #10
    6a4c:	andeq	r0, r0, r0, lsl #11
    6a50:	ldrdeq	r0, [r0], -r8
    6a54:	andeq	r0, r0, ip, ror r5
    6a58:	andeq	r0, r0, r8, ror #6
    6a5c:	andeq	r9, r3, r0, asr r9
    6a60:	strlt	r2, [r8, #-1]
    6a64:			; <UNDEFINED> instruction: 0xff76f7ff
    6a68:	strmi	fp, [r4], -r8, lsl #10
    6a6c:	vstrmi	d4, [ip, #-44]	; 0xffffffd4
    6a70:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    6a74:	movwcc	r6, #6171	; 0x181b
    6a78:	blmi	2baab4 <tcgetattr@plt+0x2b69e4>
    6a7c:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6a80:	ldm	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a84:	stmiapl	fp!, {r3, r8, r9, fp, lr}^
    6a88:			; <UNDEFINED> instruction: 0xf7fd6818
    6a8c:	blmi	2014bc <tcgetattr@plt+0x1fd3ec>
    6a90:			; <UNDEFINED> instruction: 0xf7fd58e8
    6a94:	strtmi	lr, [r0], -r6, lsr #16
    6a98:	ldmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a9c:	muleq	r5, r4, r5
    6aa0:	ldrdeq	r1, [r5], -r2
    6aa4:	andeq	r0, r0, r8, lsl #6
    6aa8:	andeq	r0, r0, r4, asr r5
    6aac:	andeq	r0, r0, r0, asr #10
    6ab0:	blmi	10993bc <tcgetattr@plt+0x10952ec>
    6ab4:	push	{r1, r3, r4, r5, r6, sl, lr}
    6ab8:			; <UNDEFINED> instruction: 0xb09847f0
    6abc:			; <UNDEFINED> instruction: 0x460458d3
    6ac0:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, lr}
    6ac4:			; <UNDEFINED> instruction: 0xf04f9317
    6ac8:			; <UNDEFINED> instruction: 0xf7fc0300
    6acc:	ldrbtmi	lr, [pc], #-3928	; 6ad4 <tcgetattr@plt+0x2a04>
    6ad0:			; <UNDEFINED> instruction: 0xf7fd4680
    6ad4:	strmi	lr, [r0, #2108]	; 0x83c
    6ad8:	suble	r4, lr, r1, lsl #13
    6adc:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ae0:			; <UNDEFINED> instruction: 0xf7fdae03
    6ae4:			; <UNDEFINED> instruction: 0xf7fce8c4
    6ae8:			; <UNDEFINED> instruction: 0xf7fdef4a
    6aec:	ldmdami	r5!, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
    6af0:			; <UNDEFINED> instruction: 0xf7fc4478
    6af4:	ldmdbmi	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6af8:			; <UNDEFINED> instruction: 0x46304b34
    6afc:	strls	r4, [r0], #-1145	; 0xfffffb87
    6b00:	tstls	r1, fp, ror r4
    6b04:	tstcs	r1, r0, asr r2
    6b08:	ldmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b0c:	ldmpl	fp!, {r4, r5, r8, r9, fp, lr}^
    6b10:	cmplt	r4, #28, 16	; 0x1c0000
    6b14:	bcs	108342c <tcgetattr@plt+0x107f35c>
    6b18:	beq	403620 <tcgetattr@plt+0x3ff550>
    6b1c:	ldrbcs	pc, [ip, #-577]	; 0xfffffdbf	; <UNPREDICTABLE>
    6b20:	ldrsbtcc	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
    6b24:	ldrbmi	r3, [r3, #-769]	; 0xfffffcff
    6b28:	andcs	sp, r0, #1703936	; 0x1a0000
    6b2c:	stmdbpl	r0!, {r2, r8, sp}^
    6b30:	ldmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b34:	stmdbpl	r0!, {r0, r1, r2, r5, r8, r9, fp, lr}^
    6b38:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    6b3c:	orrspl	pc, r7, r1, lsl #10
    6b40:			; <UNDEFINED> instruction: 0xf0113110
    6b44:			; <UNDEFINED> instruction: 0x4630f9d3
    6b48:	stmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b4c:			; <UNDEFINED> instruction: 0x46024631
    6b50:			; <UNDEFINED> instruction: 0xf7fd5960
    6b54:			; <UNDEFINED> instruction: 0xf8d4e9a0
    6b58:	tstcs	r1, r8, asr r2
    6b5c:			; <UNDEFINED> instruction: 0xf998f00c
    6b60:	stccs	8, cr6, [r0], {36}	; 0x24
    6b64:	strbmi	sp, [r8, #476]	; 0x1dc
    6b68:			; <UNDEFINED> instruction: 0xf7fdd024
    6b6c:	smlattcs	r9, sl, r8, lr
    6b70:			; <UNDEFINED> instruction: 0xf98ef00c
    6b74:			; <UNDEFINED> instruction: 0xf7ff200b
    6b78:			; <UNDEFINED> instruction: 0xf7fdff77
    6b7c:			; <UNDEFINED> instruction: 0xae03e95a
    6b80:	ldmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b84:	mrc	7, 7, APSR_nzcv, cr10, cr12, {7}
    6b88:	b	2c4b84 <tcgetattr@plt+0x2c0ab4>
    6b8c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    6b90:	svc	0x00a6f7fc
    6b94:	blmi	498fe0 <tcgetattr@plt+0x494f10>
    6b98:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    6b9c:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
    6ba0:	subscs	r9, r0, #1073741824	; 0x40000000
    6ba4:			; <UNDEFINED> instruction: 0xf7fd2101
    6ba8:	blmi	281058 <tcgetattr@plt+0x27cf88>
    6bac:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    6bb0:			; <UNDEFINED> instruction: 0xd1af2c00
    6bb4:	b	1744bb0 <tcgetattr@plt+0x1740ae0>
    6bb8:	muleq	r5, r0, pc	; <UNPREDICTABLE>
    6bbc:	andeq	r0, r0, r0, asr #6
    6bc0:	andeq	r1, r5, r6, ror pc
    6bc4:	andeq	r9, r3, r0, asr r8
    6bc8:	andeq	sp, r3, r4, lsl #13
    6bcc:	andeq	r9, r3, r8, asr #16
    6bd0:	andeq	r0, r0, ip, ror r5
    6bd4:	andeq	r0, r0, r8, ror #6
    6bd8:			; <UNDEFINED> instruction: 0x000397b2
    6bdc:	ldrdeq	r9, [r3], -r2
    6be0:	andeq	r9, r3, sl, lsr #15
    6be4:	svcmi	0x00f0e92d
    6be8:			; <UNDEFINED> instruction: 0xf8dfb083
    6bec:	blmi	feceb724 <tcgetattr@plt+0xfece7654>
    6bf0:			; <UNDEFINED> instruction: 0xf85944f9
    6bf4:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    6bf8:	rsbsle	r2, r8, r0, lsl #22
    6bfc:	strmi	r2, [r4], -r1, lsl #2
    6c00:			; <UNDEFINED> instruction: 0xf00c4608
    6c04:	ldmdavs	fp!, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr, pc}
    6c08:	ldrdcc	pc, [r8, #131]	; 0x83
    6c0c:	cmnle	r7, r0, lsl #22
    6c10:			; <UNDEFINED> instruction: 0xff04f02f
    6c14:	blcs	20d08 <tcgetattr@plt+0x1cc38>
    6c18:	stccs	0, cr13, [r6], {105}	; 0x69
    6c1c:	mrshi	pc, (UNDEF: 105)	; <UNPREDICTABLE>
    6c20:			; <UNDEFINED> instruction: 0xf014e8df
    6c24:	muleq	r7, r9, r0
    6c28:	sbceq	r0, r0, sp, lsr #1
    6c2c:	ldrsbteq	r0, [lr], #15
    6c30:	ldrcs	r0, [r4], -r8, rrx
    6c34:			; <UNDEFINED> instruction: 0xf8594ba2
    6c38:			; <UNDEFINED> instruction: 0xf8d88003
    6c3c:	ldmdavs	fp, {ip, sp}
    6c40:	rsble	r2, r0, r0, lsl #22
    6c44:			; <UNDEFINED> instruction: 0xff50f014
    6c48:	ldrdcc	pc, [r0], -r8
    6c4c:	blcs	20cc0 <tcgetattr@plt+0x1cbf0>
    6c50:	rschi	pc, sp, r0
    6c54:			; <UNDEFINED> instruction: 0xf8d06838
    6c58:	cmnlt	r1, ip, ror #1
    6c5c:	blx	42cb4 <tcgetattr@plt+0x3ebe4>
    6c60:			; <UNDEFINED> instruction: 0xf8d06838
    6c64:	stmdavs	r3, {r2, r3, r5, r6, r7, ip}^
    6c68:	ldrsbtcs	pc, [r0], #128	; 0x80	; <UNPREDICTABLE>
    6c6c:	ldrvs	r6, [r9], #-3913	; 0xfffff0b7
    6c70:			; <UNDEFINED> instruction: 0xf0002a00
    6c74:	svcvs	0x005280f7
    6c78:			; <UNDEFINED> instruction: 0xf8d0645a
    6c7c:			; <UNDEFINED> instruction: 0xf03800d8
    6c80:	ldmdavs	fp!, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
    6c84:			; <UNDEFINED> instruction: 0xf8d34a8f
    6c88:			; <UNDEFINED> instruction: 0xf85910d8
    6c8c:			; <UNDEFINED> instruction: 0xf8d32002
    6c90:	ldrsbvs	r4, [r1], -r0
    6c94:	bvs	18f328c <tcgetattr@plt+0x18ef1bc>
    6c98:	strtmi	r2, [r0], -r0, lsl #2
    6c9c:	ldmibvs	sp, {r0, r1, r3, r4, r6, r9, fp, sp, lr}^
    6ca0:			; <UNDEFINED> instruction: 0xff0cf037
    6ca4:			; <UNDEFINED> instruction: 0x46282175
    6ca8:			; <UNDEFINED> instruction: 0xf005b10d
    6cac:	stmdavs	r4!, {r0, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    6cb0:	mvnsle	r2, r0, lsl #24
    6cb4:			; <UNDEFINED> instruction: 0xf8d3683b
    6cb8:			; <UNDEFINED> instruction: 0xf02f4258
    6cbc:			; <UNDEFINED> instruction: 0xf8d8fdbd
    6cc0:	blcs	12cc8 <tcgetattr@plt+0xebf8>
    6cc4:	sbchi	pc, fp, r0
    6cc8:			; <UNDEFINED> instruction: 0x46204631
    6ccc:			; <UNDEFINED> instruction: 0xf8e0f00c
    6cd0:	andcs	r4, r1, sp, ror r9
    6cd4:	andlt	r4, r3, r9, ror r4
    6cd8:	svcmi	0x00f0e8bd
    6cdc:	stmdalt	lr, {r2, r3, ip, sp, lr, pc}^
    6ce0:			; <UNDEFINED> instruction: 0xf9caf02c
    6ce4:	cdp2	0, 9, cr15, cr10, cr15, {1}
    6ce8:	blcs	20ddc <tcgetattr@plt+0x1cd0c>
    6cec:	mullt	r3, r5, r1
    6cf0:	svchi	0x00f0e8bd
    6cf4:			; <UNDEFINED> instruction: 0x26014b72
    6cf8:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6cfc:	ldrdcc	pc, [r0], -r8
    6d00:	blcs	20d74 <tcgetattr@plt+0x1cca4>
    6d04:	blmi	1c7b3a4 <tcgetattr@plt+0x1c772d4>
    6d08:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6d0c:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
    6d10:	addhi	pc, sl, r0
    6d14:	blmi	ff044630 <tcgetattr@plt+0xff040560>
    6d18:			; <UNDEFINED> instruction: 0x41bcf645
    6d1c:	stmdavs	sp!, {r0, sp, lr, pc}
    6d20:			; <UNDEFINED> instruction: 0xf855b1ad
    6d24:	bl	152d58 <tcgetattr@plt+0x14ec88>
    6d28:	movwcc	r0, #4619	; 0x120b
    6d2c:	stmdapl	fp!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}^
    6d30:	beq	c2d84 <tcgetattr@plt+0xbecb4>
    6d34:			; <UNDEFINED> instruction: 0x4628d1f3
    6d38:			; <UNDEFINED> instruction: 0xf0159201
    6d3c:	bls	84de0 <tcgetattr@plt+0x80d10>
    6d40:			; <UNDEFINED> instruction: 0xf645682d
    6d44:			; <UNDEFINED> instruction: 0xf8c241bc
    6d48:	stccs	0, cr10, [r0, #-0]
    6d4c:	stfcsd	f5, [r6], {233}	; 0xe9
    6d50:	svcge	0x007af43f
    6d54:	blmi	17c0b34 <tcgetattr@plt+0x17bca64>
    6d58:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6d5c:	blcs	20e10 <tcgetattr@plt+0x1cd40>
    6d60:	addhi	pc, lr, r0
    6d64:			; <UNDEFINED> instruction: 0x2601485b
    6d68:			; <UNDEFINED> instruction: 0xf02c4478
    6d6c:	stmdavs	r8!, {r0, r1, r3, r7, sl, fp, ip, sp, lr, pc}
    6d70:	stc2	0, cr15, [r8], {44}	; 0x2c
    6d74:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
    6d78:	stc2	0, cr15, [r4], {44}	; 0x2c
    6d7c:	blmi	1540aec <tcgetattr@plt+0x153ca1c>
    6d80:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6d84:	blcs	20e38 <tcgetattr@plt+0x1cd68>
    6d88:	ldmdami	r4, {r2, r4, r5, r6, ip, lr, pc}^
    6d8c:	ldrbtmi	r2, [r8], #-1537	; 0xfffff9ff
    6d90:	ldc2l	0, cr15, [r8], #-176	; 0xffffff50
    6d94:			; <UNDEFINED> instruction: 0xf02c6828
    6d98:	ldmdami	r1, {r0, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
    6d9c:			; <UNDEFINED> instruction: 0xf02c4478
    6da0:	smlsldx	pc, r7, r1, ip	; <UNPREDICTABLE>
    6da4:			; <UNDEFINED> instruction: 0xf8594b4a
    6da8:	stmdavs	fp!, {r0, r1, ip, lr}
    6dac:	rsble	r2, sp, r0, lsl #22
    6db0:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
    6db4:	stc2l	0, cr15, [r6], #-176	; 0xffffff50
    6db8:			; <UNDEFINED> instruction: 0xf02c6828
    6dbc:	stmdami	sl, {r0, r1, r5, r6, sl, fp, ip, sp, lr, pc}^
    6dc0:			; <UNDEFINED> instruction: 0xf02c4478
    6dc4:	blmi	1285f48 <tcgetattr@plt+0x1281e78>
    6dc8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6dcc:	stmdacs	r0, {r3, r4, fp, sp, lr}
    6dd0:			; <UNDEFINED> instruction: 0xf02cd061
    6dd4:	stmdami	r6, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}^
    6dd8:	ldrbtmi	r2, [r8], #-1546	; 0xfffff9f6
    6ddc:	mrrc2	0, 2, pc, r2, cr12	; <UNPREDICTABLE>
    6de0:	blmi	f00a88 <tcgetattr@plt+0xefc9b8>
    6de4:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6de8:	blcs	20e9c <tcgetattr@plt+0x1cdcc>
    6dec:	stmdami	r1, {r0, r2, r3, r4, r5, ip, lr, pc}^
    6df0:			; <UNDEFINED> instruction: 0xf02c4478
    6df4:	stmdavs	r8!, {r0, r1, r2, r6, sl, fp, ip, sp, lr, pc}
    6df8:	mcrr2	0, 2, pc, r4, cr12	; <UNPREDICTABLE>
    6dfc:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    6e00:	mcrr2	0, 2, pc, r0, cr12	; <UNPREDICTABLE>
    6e04:			; <UNDEFINED> instruction: 0xf8594b39
    6e08:	ldmdavs	r8, {r0, r1, ip, sp}
    6e0c:	suble	r2, r2, r0, lsl #16
    6e10:	ldc2	0, cr15, [r8], #-176	; 0xffffff50
    6e14:			; <UNDEFINED> instruction: 0x260a4839
    6e18:			; <UNDEFINED> instruction: 0xf02c4478
    6e1c:	smuadx	r9, r3, ip
    6e20:	ldc2	0, cr15, [r2], #-172	; 0xffffff54
    6e24:	str	r2, [r5, -ip, lsl #12]
    6e28:			; <UNDEFINED> instruction: 0xf47f2c06
    6e2c:	blmi	d32a60 <tcgetattr@plt+0xd2e990>
    6e30:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6e34:	blcs	20ec8 <tcgetattr@plt+0x1cdf8>
    6e38:	svcge	0x000cf43f
    6e3c:	tstcs	r0, r1, lsr sl
    6e40:	teqeq	ip, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    6e44:			; <UNDEFINED> instruction: 0xf011447a
    6e48:	stmdacs	r0, {r0, r1, r2, r3, r6, r8, fp, ip, sp, lr, pc}
    6e4c:	svcge	0x0002f43f
    6e50:			; <UNDEFINED> instruction: 0xf01e6820
    6e54:			; <UNDEFINED> instruction: 0xf8d8fa83
    6e58:	eorsvs	r0, r8, r0
    6e5c:			; <UNDEFINED> instruction: 0xf00fe6fb
    6e60:			; <UNDEFINED> instruction: 0xe731fbf3
    6e64:	rscscc	pc, pc, #79	; 0x4f
    6e68:	stmdami	r7!, {r1, r2, r8, r9, sl, sp, lr, pc}
    6e6c:			; <UNDEFINED> instruction: 0xf02c4478
    6e70:	strb	pc, [r7, r9, lsl #24]	; <UNPREDICTABLE>
    6e74:	strcs	r4, [r1], -r5, lsr #16
    6e78:			; <UNDEFINED> instruction: 0xf02c4478
    6e7c:	ldrb	pc, [r9], r3, lsl #24	; <UNPREDICTABLE>
    6e80:	strcs	r4, [r1], -r3, lsr #16
    6e84:			; <UNDEFINED> instruction: 0xf02c4478
    6e88:			; <UNDEFINED> instruction: 0xe6d3fbfd
    6e8c:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    6e90:	blx	ffe42f4a <tcgetattr@plt+0xffe3ee7a>
    6e94:			; <UNDEFINED> instruction: 0x260ae797
    6e98:			; <UNDEFINED> instruction: 0xf8594b09
    6e9c:			; <UNDEFINED> instruction: 0xf8d88003
    6ea0:	ldmdavs	fp, {ip, sp}
    6ea4:			; <UNDEFINED> instruction: 0xf43f2b00
    6ea8:	stccs	15, cr10, [r6], {46}	; 0x2e
    6eac:	mrcge	4, 6, APSR_nzcv, cr2, cr15, {1}
    6eb0:	strcs	lr, [r0], -r8, asr #13
    6eb4:	svclt	0x0000e7f0
    6eb8:	andeq	r1, r5, r4, asr lr
    6ebc:	andeq	r0, r0, r8, ror #6
    6ec0:	andeq	r0, r0, ip, ror r5
    6ec4:	andeq	r0, r0, r8, lsl r5
    6ec8:	muleq	r0, r9, r2
    6ecc:	andeq	r0, r0, ip, lsr r4
    6ed0:	andeq	r0, r0, r8, lsl #7
    6ed4:	andeq	r9, r3, r4, lsl r6
    6ed8:	andeq	r9, r3, lr, asr #12
    6edc:	andeq	r9, r3, lr, lsl #12
    6ee0:	andeq	r9, r3, r8, lsr #12
    6ee4:	andeq	r9, r3, r6, lsl r6
    6ee8:	andeq	r9, r3, r4, lsl #12
    6eec:	andeq	r0, r0, ip, lsr #10
    6ef0:	andeq	r9, r3, r6, lsl r6
    6ef4:	andeq	r9, r3, r4, lsl #12
    6ef8:	andeq	r9, r3, r6, asr #11
    6efc:	ldrdeq	r9, [r3], -r8
    6f00:			; <UNDEFINED> instruction: 0x000003b4
    6f04:	andeq	pc, r3, r4, lsl #25
    6f08:	andeq	r9, r3, r8, lsr #11
    6f0c:	andeq	r9, r3, ip, lsr r5
    6f10:	andeq	r9, r3, r8, lsl #10
    6f14:	andeq	r9, r3, r2, asr r5
    6f18:	cfldr32mi	mvfx11, [r1], {112}	; 0x70
    6f1c:	ldrbtmi	r4, [ip], #-2833	; 0xfffff4ef
    6f20:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    6f24:	vrhadd.s8	<illegal reg q13.5>, <illegal reg q8.5>, <illegal reg q5.5>
    6f28:	ldmibpl	r8, {r2, r3, r4, r6, r9, sl, sp}
    6f2c:	ble	350f34 <tcgetattr@plt+0x34ce64>
    6f30:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    6f34:	stmdblt	r3!, {r0, r1, r3, r4, r6, fp, sp, lr}
    6f38:	stmiapl	r3!, {r2, r3, r8, r9, fp, lr}^
    6f3c:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    6f40:	pop	{r5, r6, r8, ip, sp, pc}
    6f44:	andcs	r4, r6, r0, ror r0
    6f48:	mcrlt	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    6f4c:	ldm	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f50:			; <UNDEFINED> instruction: 0xf04f682b
    6f54:			; <UNDEFINED> instruction: 0x519a32ff
    6f58:	ldcllt	7, cr14, [r0, #-936]!	; 0xfffffc58
    6f5c:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
    6f60:	andeq	r1, r5, r6, lsr #22
    6f64:	andeq	r0, r0, r8, ror #6
    6f68:	ldrdeq	r2, [r5], -r2	; <UNPREDICTABLE>
    6f6c:	andeq	r0, r0, ip, ror r5
    6f70:	stmdbmi	r9, {r3, r9, fp, lr}
    6f74:	ldrlt	r4, [r8, #-1146]!	; 0xfffffb86
    6f78:	ldmdapl	r5, {r3, r8, r9, fp, lr}^
    6f7c:	stmdavs	fp!, {r2, r4, r6, r7, fp, ip, lr}
    6f80:			; <UNDEFINED> instruction: 0xb12b6023
    6f84:			; <UNDEFINED> instruction: 0xffc8f7ff
    6f88:	eorvs	r6, r3, fp, lsr #16
    6f8c:	mvnsle	r2, r0, lsl #22
    6f90:	svclt	0x0000bd38
    6f94:	ldrdeq	r1, [r5], -r0
    6f98:	andeq	r0, r0, ip, ror r5
    6f9c:	andeq	r0, r0, r8, ror #6
    6fa0:	ldrblt	fp, [r0, #1038]!	; 0x40e
    6fa4:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    6fa8:	strmi	fp, [r6], -r6, lsl #1
    6fac:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    6fb0:			; <UNDEFINED> instruction: 0x332c4843
    6fb4:	ldrbtmi	r4, [r8], #-2371	; 0xfffff6bd
    6fb8:			; <UNDEFINED> instruction: 0xf853ac06
    6fbc:	vstrge	d2, [r5, #-16]
    6fc0:	andls	r4, r3, #260	; 0x104
    6fc4:	andpl	pc, r0, #54525952	; 0x3400000
    6fc8:	andscc	r5, r4, #4259840	; 0x410000
    6fcc:	ldrbtmi	r9, [pc], #-2051	; 6fd4 <tcgetattr@plt+0x2f04>
    6fd0:	andsvs	r6, r1, r9, lsl #16
    6fd4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    6fd8:			; <UNDEFINED> instruction: 0xf0359304
    6fdc:			; <UNDEFINED> instruction: 0xf854fda5
    6fe0:	andcs	r4, r1, #8, 24	; 0x800
    6fe4:	orrsvc	pc, ip, r1, asr #12
    6fe8:	strmi	r9, [r3], -r1, lsl #8
    6fec:	movwls	r4, #1576	; 0x628
    6ff0:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    6ff4:	ldcl	7, cr15, [r6], #1008	; 0x3f0
    6ff8:	teqle	r2, r0, lsl #28
    6ffc:	blmi	d198d0 <tcgetattr@plt+0xd15800>
    7000:	ldmpl	fp!, {r2, r3, r4, r5, r7, fp, ip, lr}^
    7004:	ldmdavs	fp, {r1, r2, r5, fp, sp, lr}
    7008:	suble	r2, r4, r0, lsl #28
    700c:	strtmi	fp, [r8], -fp, lsl #6
    7010:			; <UNDEFINED> instruction: 0xf97ef02e
    7014:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
    7018:	stccs	8, cr6, [r0], {156}	; 0x9c
    701c:	strtmi	sp, [r8], -r7, lsl #22
    7020:	mcr	7, 5, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    7024:	strmi	r4, [r2], -r9, lsr #12
    7028:			; <UNDEFINED> instruction: 0xf7fc4620
    702c:	stmdbmi	sl!, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    7030:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    7034:	tstcc	r4, #143360	; 0x23000
    7038:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    703c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    7040:	teqle	sl, r1, asr r0
    7044:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    7048:	pop	{r1, r2, ip, sp, pc}
    704c:	strdlt	r4, [r3], -r0
    7050:			; <UNDEFINED> instruction: 0xf5064770
    7054:			; <UNDEFINED> instruction: 0x46297017
    7058:			; <UNDEFINED> instruction: 0xf00f6023
    705c:	eorvs	pc, r6, r7, lsl #20
    7060:			; <UNDEFINED> instruction: 0x4628e7d8
    7064:	mrc	7, 3, APSR_nzcv, cr14, cr12, {7}
    7068:	stmdane	fp!, {r1, r3, r4, r5, r9, sp}
    706c:	eorcs	r5, r0, #704643072	; 0x2a000000
    7070:	subsvc	r4, sl, r0, lsr r6
    7074:			; <UNDEFINED> instruction: 0xf7fc1c9c
    7078:			; <UNDEFINED> instruction: 0xf50dee0e
    707c:	tstcc	r8, #0, 6
    7080:	bcc	14dcf0 <tcgetattr@plt+0x149c20>
    7084:	strtmi	r4, [r0], -r1, lsl #12
    7088:	mcr	7, 7, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    708c:	mvnsvc	pc, #68157440	; 0x4100000
    7090:	strbtpl	r2, [sl], #512	; 0x200
    7094:	strhlt	lr, [fp, #-114]	; 0xffffff8e
    7098:	strtmi	r6, [r8], -r3, lsr #32
    709c:			; <UNDEFINED> instruction: 0xf938f02e
    70a0:	ldmdavs	fp, {r0, r1, r5, fp, sp, lr}
    70a4:	blcs	1f138 <tcgetattr@plt+0x1b068>
    70a8:			; <UNDEFINED> instruction: 0xe7b3d1f7
    70ac:	strtmi	r4, [sl], -fp, lsl #18
    70b0:	ldrbtmi	r2, [r9], #-1
    70b4:	mcr	7, 7, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    70b8:			; <UNDEFINED> instruction: 0xf7fce7ac
    70bc:	svclt	0x0000ed00
    70c0:	andeq	r1, r5, lr, lsl #21
    70c4:	andeq	r0, r0, r0, asr #6
    70c8:	andeq	r1, r5, r6, ror sl
    70cc:	andeq	r0, r0, r8, ror #6
    70d0:	andeq	r0, r0, ip, ror r5
    70d4:	andeq	r1, r5, lr, ror #31
    70d8:	andeq	r1, r5, ip, lsl #20
    70dc:	andeq	r9, r3, lr, ror r3
    70e0:	strmi	fp, [r5], -lr, lsl #8
    70e4:			; <UNDEFINED> instruction: 0xf5adb580
    70e8:	addlt	r5, r5, r0, lsl #26
    70ec:			; <UNDEFINED> instruction: 0xf50d4c65
    70f0:	stmdami	r5!, {r8, r9, ip, lr}^
    70f4:	ldrbtmi	r3, [ip], #-796	; 0xfffffce4
    70f8:	tstpl	r0, sp, lsl #10	; <UNPREDICTABLE>
    70fc:			; <UNDEFINED> instruction: 0xf853ae03
    7100:	tstcc	ip, r4, lsl #22
    7104:	stcge	8, cr5, [r4], {32}
    7108:	ldrdls	pc, [r0, pc]
    710c:	andvs	r6, r8, r0, lsl #16
    7110:	andeq	pc, r0, pc, asr #32
    7114:	movwls	r4, #9744	; 0x2610
    7118:	stc2	0, cr15, [r6, #-212]	; 0xffffff2c
    711c:	stcmi	8, cr15, [r8], {84}	; 0x54
    7120:			; <UNDEFINED> instruction: 0xf6412201
    7124:	ldrbtmi	r7, [r9], #412	; 0x19c
    7128:	strmi	r9, [r3], -r1, lsl #8
    712c:	movwls	r4, #1584	; 0x630
    7130:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    7134:	mrrc	7, 15, pc, r6, cr12	; <UNPREDICTABLE>
    7138:	cmnle	r3, r0, lsl #26
    713c:	bmi	1559e94 <tcgetattr@plt+0x1555dc4>
    7140:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    7144:	blcs	211b8 <tcgetattr@plt+0x1d0e8>
    7148:			; <UNDEFINED> instruction: 0xf859d077
    714c:	vhadd.s8	d20, d1, d2
    7150:	svcmi	0x005128f0
    7154:	ldrbtmi	r6, [pc], #-35	; 715c <tcgetattr@plt+0x308c>
    7158:			; <UNDEFINED> instruction: 0xf02fe02c
    715c:	andcs	pc, r3, pc, asr ip	; <UNPREDICTABLE>
    7160:	cdp2	0, 0, cr15, cr2, cr10, {1}
    7164:	ldrbcs	pc, [ip, #-577]	; 0xfffffdbf	; <UNPREDICTABLE>
    7168:	ldc2	0, cr15, [lr], #80	; 0x50
    716c:	bl	e1200 <tcgetattr@plt+0xdd130>
    7170:	ldmdbpl	r8, {r3, r8}^
    7174:	mrc2	0, 5, pc, cr10, cr0, {0}
    7178:	andcs	r6, r0, #2293760	; 0x230000
    717c:	ldmdbpl	r8, {r2, r8, sp}^
    7180:	mrc	7, 2, APSR_nzcv, cr0, cr12, {7}
    7184:			; <UNDEFINED> instruction: 0xf7fc4630
    7188:	stmdavs	r3!, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    718c:			; <UNDEFINED> instruction: 0x46024631
    7190:			; <UNDEFINED> instruction: 0xf7fc5958
    7194:	stmdavs	r3!, {r7, r9, sl, fp, sp, lr, pc}
    7198:	ldrtmi	r2, [r9], -r1, lsl #4
    719c:			; <UNDEFINED> instruction: 0xf7fc5958
    71a0:			; <UNDEFINED> instruction: 0xf02aee7a
    71a4:	stmdavs	r3!, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    71a8:	subseq	pc, r8, #13828096	; 0xd30000
    71ac:	ldmdavs	fp, {r3, r6, r8, fp, ip, sp, pc}
    71b0:	cmnlt	r3, r3, lsr #32
    71b4:	ldrdcc	pc, [r8, #131]	; 0x83
    71b8:	sbcle	r2, lr, r0, lsl #22
    71bc:			; <UNDEFINED> instruction: 0xff5cf02b
    71c0:	smlabtcs	r1, fp, r7, lr
    71c4:	cdp2	0, 6, cr15, cr4, cr11, {0}
    71c8:	ldmdavs	fp, {r0, r1, r5, fp, sp, lr}
    71cc:	blcs	1f260 <tcgetattr@plt+0x1b190>
    71d0:	blmi	cbb998 <tcgetattr@plt+0xcb78c8>
    71d4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    71d8:	ble	91de0 <tcgetattr@plt+0x8dd10>
    71dc:			; <UNDEFINED> instruction: 0xf7ff2001
    71e0:	blmi	c062f4 <tcgetattr@plt+0xc02224>
    71e4:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    71e8:			; <UNDEFINED> instruction: 0xf7fc6820
    71ec:	bllt	fe842d5c <tcgetattr@plt+0xfe83ec8c>
    71f0:	blmi	b59aa8 <tcgetattr@plt+0xb559d8>
    71f4:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    71f8:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    71fc:			; <UNDEFINED> instruction: 0xf7fc6810
    7200:			; <UNDEFINED> instruction: 0xe7ebef14
    7204:			; <UNDEFINED> instruction: 0xf7fc4630
    7208:	teqcs	sl, lr, lsr #27
    720c:			; <UNDEFINED> instruction: 0x46031832
    7210:			; <UNDEFINED> instruction: 0x462854f1
    7214:	subsvc	r2, r3, r0, lsr #6
    7218:			; <UNDEFINED> instruction: 0xf7fc1c94
    721c:			; <UNDEFINED> instruction: 0xf50ded3c
    7220:	tstcc	r0, #0, 6
    7224:	bcc	14de94 <tcgetattr@plt+0x149dc4>
    7228:	strtmi	r4, [r0], -r1, lsl #12
    722c:	mrc	7, 0, APSR_nzcv, cr10, cr12, {7}
    7230:	mvnsvc	pc, #68157440	; 0x4100000
    7234:	ldrbtpl	r2, [r2], #512	; 0x200
    7238:			; <UNDEFINED> instruction: 0xf859e780
    723c:	ldmdavs	r0, {r1, sp}
    7240:			; <UNDEFINED> instruction: 0x4631b178
    7244:	andsvc	pc, r7, r0, lsl #10
    7248:			; <UNDEFINED> instruction: 0xf00f6013
    724c:	andcs	pc, r2, pc, lsl #18
    7250:	ldc	7, cr15, [r0], {252}	; 0xfc
    7254:			; <UNDEFINED> instruction: 0xf7fc2001
    7258:	stmdavs	r0!, {r6, r7, r8, r9, fp, sp, lr, pc}
    725c:	stc2l	0, cr15, [r0, #44]	; 0x2c
    7260:	ldmdbmi	r2, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    7264:	andcs	r4, r1, r2, lsr r6
    7268:			; <UNDEFINED> instruction: 0xf7fc4479
    726c:	blmi	442a94 <tcgetattr@plt+0x43e9c4>
    7270:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    7274:	stmdacs	r0, {r3, r4, fp, sp, lr}
    7278:	smlatbcs	r1, fp, r0, sp
    727c:	cdp2	0, 0, cr15, cr8, cr11, {0}
    7280:	svclt	0x0000e7a7
    7284:	andeq	r1, r5, lr, asr #18
    7288:	andeq	r0, r0, r0, asr #6
    728c:	andeq	r1, r5, lr, lsl r9
    7290:	andeq	r0, r0, ip, ror r5
    7294:	andeq	r0, r0, r8, ror #6
    7298:	muleq	r3, sl, r4
    729c:	andeq	r1, r5, r0, lsr lr
    72a0:	andeq	r0, r0, ip, lsl r5
    72a4:	andeq	r0, r0, ip, lsl #9
    72a8:	andeq	r1, r5, ip, lsl #28
    72ac:	andeq	r9, r3, r8, asr #3
    72b0:	andeq	r0, r0, r0, ror #9
    72b4:	svcmi	0x00f8e92d
    72b8:			; <UNDEFINED> instruction: 0xf8df2400
    72bc:	vst4.<illegal width 64>	{d27-d30}, [pc :64], ip
    72c0:	cdpmi	2, 3, cr5, cr6, cr0, {4}
    72c4:	blmi	d98cf0 <tcgetattr@plt+0xd94c20>
    72c8:	ldrbtmi	r4, [lr], #-1275	; 0xfffffb05
    72cc:			; <UNDEFINED> instruction: 0xf88b4621
    72d0:	strmi	r4, [r0], ip, lsl #14
    72d4:	andge	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    72d8:			; <UNDEFINED> instruction: 0xf7fc4650
    72dc:			; <UNDEFINED> instruction: 0xf7fcedb2
    72e0:	strmi	lr, [r7], -r2, lsl #27
    72e4:	eorsvs	r4, ip, r0, lsr #12
    72e8:	ldc	7, cr15, [r6, #-1008]!	; 0xfffffc10
    72ec:	ldmpl	r6!, {r0, r2, r3, r5, r8, r9, fp, lr}^
    72f0:	eorsvs	r4, r0, r5, lsl #12
    72f4:	stmdavc	fp!, {r5, r7, r8, ip, sp, pc}
    72f8:	strtmi	fp, [r9], -r3, lsl #3
    72fc:	andcs	r4, r3, sl, asr #12
    7300:	stc	7, cr15, [sl], #-1008	; 0xfffffc10
    7304:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7308:	ldmdavs	r7!, {r0, r2, r4, r5, r8, ip, lr, pc}
    730c:			; <UNDEFINED> instruction: 0xf7fc4638
    7310:			; <UNDEFINED> instruction: 0xf5b0ed2a
    7314:	eorsle	r5, r4, #128, 30	; 0x200
    7318:	tstle	fp, r3, lsl ip
    731c:	svchi	0x00f8e8bd
    7320:	ldccs	8, cr6, [r3], {60}	; 0x3c
    7324:			; <UNDEFINED> instruction: 0xf1b8d011
    7328:			; <UNDEFINED> instruction: 0xd1200f00
    732c:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    7330:			; <UNDEFINED> instruction: 0xe7f36033
    7334:			; <UNDEFINED> instruction: 0xf0114638
    7338:	stmdacs	r0, {r0, r1, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    733c:	ldmdbmi	fp, {r1, r2, r3, r5, r6, r7, ip, lr, pc}
    7340:	ldmdavs	r2!, {r3, r5, r9, sl, lr}
    7344:			; <UNDEFINED> instruction: 0xf7ff4479
    7348:	ldmdami	r9, {r0, r1, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    734c:	vst1.16	{d20-d22}, [pc :64], r1
    7350:	movwcs	r5, #4736	; 0x1280
    7354:			; <UNDEFINED> instruction: 0xf88b4478
    7358:	eorsvs	r3, r0, ip, lsl #14
    735c:	ldc	7, cr15, [sl], {252}	; 0xfc
    7360:	svcpl	0x0080f5b0
    7364:	ldmdavs	r5!, {r1, r4, r9, ip, lr, pc}
    7368:	sbcsle	r2, r7, r0, lsl #26
    736c:	ldmdbmi	r1, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    7370:			; <UNDEFINED> instruction: 0xf7ff4479
    7374:	ldmdbmi	r0, {r0, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    7378:	ldmdavs	r8!, {r1, r4, r5, fp, sp, lr}
    737c:			; <UNDEFINED> instruction: 0xf7ff4479
    7380:	stmdbmi	lr, {r0, r1, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    7384:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7388:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    738c:	strtmi	r4, [r8], -ip, lsl #18
    7390:	ldrbtmi	r6, [r9], #-2098	; 0xfffff7ce
    7394:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    7398:	muleq	r5, r8, r9
    739c:	andeq	r1, r5, sl, ror r7
    73a0:	andeq	r0, r0, ip, asr #5
    73a4:	andeq	r0, r0, ip, lsl #9
    73a8:	andeq	ip, r3, r2, asr lr
    73ac:	andeq	r9, r3, r4, lsl #2
    73b0:	andeq	r9, r3, r4, ror #1
    73b4:	andeq	r9, r3, r8, ror #1
    73b8:	andeq	r9, r3, r0, lsl #2
    73bc:	andeq	r9, r3, sl, lsl #2
    73c0:	strheq	r9, [r3], -r6
    73c4:	svcmi	0x00f0e92d
    73c8:	cdpmi	0, 4, cr11, cr11, cr7, {4}
    73cc:	ldrbtmi	r4, [lr], #-2891	; 0xfffff4b5
    73d0:	ldmdavs	sl!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr}
    73d4:			; <UNDEFINED> instruction: 0x46146813
    73d8:			; <UNDEFINED> instruction: 0xf854b11b
    73dc:	blcs	16ff4 <tcgetattr@plt+0x12f24>
    73e0:	blmi	11fbbd4 <tcgetattr@plt+0x11f7b04>
    73e4:			; <UNDEFINED> instruction: 0xf8d3447b
    73e8:	tstlt	r0, r0, lsl r7
    73ec:	b	ff8c53e4 <tcgetattr@plt+0xff8c1314>
    73f0:	bne	fe8214e0 <tcgetattr@plt+0xfe81d410>
    73f4:			; <UNDEFINED> instruction: 0xf7fc3020
    73f8:	blmi	10c2508 <tcgetattr@plt+0x10be438>
    73fc:			; <UNDEFINED> instruction: 0x4605447b
    7400:	ldreq	pc, [r0, -r3, asr #17]
    7404:	rsbsle	r2, r0, r0, lsl #16
    7408:	ldmpl	r3!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, lr}^
    740c:	ldrdhi	pc, [r0], -r3
    7410:			; <UNDEFINED> instruction: 0xf7fc4640
    7414:			; <UNDEFINED> instruction: 0xf5b0eca8
    7418:	rsble	r7, r2, #63, 30	; 0xfc
    741c:			; <UNDEFINED> instruction: 0xf44f4c3b
    7420:	blmi	ee3d28 <tcgetattr@plt+0xedfc58>
    7424:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    7428:	andhi	pc, r0, sp, asr #17
    742c:	ldrvc	pc, [r4], #-516	; 0xfffffdfc
    7430:			; <UNDEFINED> instruction: 0xf105447b
    7434:			; <UNDEFINED> instruction: 0x46200814
    7438:	stcl	7, cr15, [r0], #1008	; 0x3f0
    743c:	eorvs	r4, ip, r5, lsr fp
    7440:	ldmpl	r3!, {r2, r3, r4, r5, fp, sp, lr}^
    7444:	stmdavs	r7!, {r0, r1, r3, r5, r6, sp, lr}
    7448:	suble	r2, r4, r0, lsl #30
    744c:			; <UNDEFINED> instruction: 0xf8df4b32
    7450:	ldrbtmi	sl, [fp], #-204	; 0xffffff34
    7454:	blmi	cac068 <tcgetattr@plt+0xca7f98>
    7458:			; <UNDEFINED> instruction: 0xf8df44fa
    745c:	ldcmi	0, cr11, [r2, #-800]!	; 0xfffffce0
    7460:	mrcmi	4, 1, r4, cr2, cr11, {3}
    7464:			; <UNDEFINED> instruction: 0xf8df44fb
    7468:	ldrbtmi	r9, [sp], #-200	; 0xffffff38
    746c:	ldrbtmi	r4, [lr], #-2609	; 0xfffff5cf
    7470:	ldrbtmi	r4, [sl], #-1273	; 0xfffffb07
    7474:	andls	lr, r4, #3358720	; 0x334000
    7478:			; <UNDEFINED> instruction: 0x46294699
    747c:			; <UNDEFINED> instruction: 0xf7fe4638
    7480:	bllt	8473b4 <tcgetattr@plt+0x8432e4>
    7484:			; <UNDEFINED> instruction: 0x46384631
    7488:			; <UNDEFINED> instruction: 0xffc6f7fe
    748c:			; <UNDEFINED> instruction: 0x4649b9f8
    7490:			; <UNDEFINED> instruction: 0xf7fe4638
    7494:	ldmiblt	r0, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    7498:	ldrtmi	r9, [r8], -r3, lsl #18
    749c:			; <UNDEFINED> instruction: 0xffbcf7fe
    74a0:	stmdbls	r4, {r3, r5, r7, r8, fp, ip, sp, pc}
    74a4:			; <UNDEFINED> instruction: 0xf7fe4638
    74a8:	stmiblt	r0, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    74ac:			; <UNDEFINED> instruction: 0x46384651
    74b0:			; <UNDEFINED> instruction: 0xffb2f7fe
    74b4:			; <UNDEFINED> instruction: 0x4659b958
    74b8:			; <UNDEFINED> instruction: 0xf7fe4638
    74bc:	ldmdblt	r0!, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    74c0:	ldrtmi	r9, [r8], -r5, lsl #18
    74c4:			; <UNDEFINED> instruction: 0xffa8f7fe
    74c8:			; <UNDEFINED> instruction: 0xf848b908
    74cc:			; <UNDEFINED> instruction: 0xf8547b04
    74d0:	svccs	0x00007f04
    74d4:	movwcs	sp, #465	; 0x1d1
    74d8:	andcc	pc, r0, r8, asr #17
    74dc:	pop	{r0, r1, r2, ip, sp, pc}
    74e0:			; <UNDEFINED> instruction: 0xf8df8ff0
    74e4:	ldrbtmi	r8, [r8], #84	; 0x54
    74e8:	bmi	541350 <tcgetattr@plt+0x53d280>
    74ec:	ldrbtmi	r4, [sl], #-2324	; 0xfffff6ec
    74f0:	andscc	r4, r0, #2030043136	; 0x79000000
    74f4:	ldc2l	7, cr15, [r4, #1020]!	; 0x3fc
    74f8:	andeq	r1, r5, r6, ror r6
    74fc:	andeq	r0, r0, ip, ror #10
    7500:	andeq	r4, r5, ip, ror r8
    7504:	andeq	r4, r5, r4, ror #16
    7508:	andeq	r0, r0, r8, lsl #7
    750c:	andeq	r4, r5, sl, lsr r8
    7510:	andeq	r9, r3, ip, ror r0
    7514:	andeq	r0, r0, r4, lsl r3
    7518:	andeq	r9, r3, r6, ror r0
    751c:	andeq	r9, r3, r4, lsl #1
    7520:	andeq	r9, r3, r4, rrx
    7524:	andeq	r9, r3, r0, lsl #1
    7528:	andeq	r9, r3, sl, asr #32
    752c:	andeq	r9, r3, lr, asr #32
    7530:	andeq	r9, r3, r0, rrx
    7534:	andeq	r9, r3, sl, ror r0
    7538:	andeq	r9, r3, r2, ror #1
    753c:	andeq	r1, r5, r6, lsl fp
    7540:	andeq	fp, r3, r4, asr r3
    7544:	ldrblt	fp, [r0, #-1038]!	; 0xfffffbf2
    7548:	ldmdami	r3!, {r1, r2, r9, sl, lr}
    754c:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    7550:	addlt	r4, r5, r2, lsr fp
    7554:	ldrbtmi	r4, [r8], #-2354	; 0xfffff6ce
    7558:			; <UNDEFINED> instruction: 0xf50d447b
    755c:	andcc	r5, ip, #0, 4
    7560:	ldmvs	fp, {r0, r6, fp, ip, lr}
    7564:	andsvs	r6, r1, r9, lsl #16
    7568:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    756c:	andpl	pc, r0, #54525952	; 0x3400000
    7570:			; <UNDEFINED> instruction: 0xf1022b00
    7574:	ldmdavs	r0, {r2, r5, r9}
    7578:			; <UNDEFINED> instruction: 0xf50ddb1e
    757c:	stcge	3, cr5, [r4], {-0}
    7580:	movwls	r3, #9000	; 0x2328
    7584:	blx	ff443660 <tcgetattr@plt+0xff43f590>
    7588:	stcne	8, cr15, [r8], {84}	; 0x54
    758c:			; <UNDEFINED> instruction: 0xf44fad03
    7590:	andcs	r5, r1, #0, 6
    7594:			; <UNDEFINED> instruction: 0xf6419101
    7598:	mulls	r0, ip, r1
    759c:			; <UNDEFINED> instruction: 0xf7fc4628
    75a0:	ldmiblt	lr, {r1, r5, r9, fp, sp, lr, pc}^
    75a4:			; <UNDEFINED> instruction: 0xf7fc4628
    75a8:	blmi	7c2528 <tcgetattr@plt+0x7be458>
    75ac:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
    75b0:	ldmvs	r8, {r1, r9, sl, lr}
    75b4:	stcl	7, cr15, [lr], #-1008	; 0xfffffc10
    75b8:			; <UNDEFINED> instruction: 0xf50d491b
    75bc:	bmi	61c1c4 <tcgetattr@plt+0x6180f4>
    75c0:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    75c4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    75c8:	subsmi	r6, r1, sl, lsl r8
    75cc:			; <UNDEFINED> instruction: 0xf50dd121
    75d0:	andlt	r5, r5, r0, lsl #26
    75d4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    75d8:	ldrbmi	fp, [r0, -r3]!
    75dc:			; <UNDEFINED> instruction: 0xf7fc4628
    75e0:	teqcs	sl, r2, asr #23
    75e4:	strmi	r1, [r3], -sl, lsr #16
    75e8:	ldrtmi	r5, [r0], -r9, ror #9
    75ec:	subsvc	r2, r3, r0, lsr #6
    75f0:			; <UNDEFINED> instruction: 0xf7fc1c94
    75f4:			; <UNDEFINED> instruction: 0xf50deb50
    75f8:	tstcc	r0, #0, 6
    75fc:	bcc	14e26c <tcgetattr@plt+0x14a19c>
    7600:	strtmi	r4, [r0], -r1, lsl #12
    7604:	stc	7, cr15, [lr], #-1008	; 0xfffffc10
    7608:	mvnsvc	pc, #68157440	; 0x4100000
    760c:	strbtpl	r2, [sl], #512	; 0x200
    7610:			; <UNDEFINED> instruction: 0xf7fce7c8
    7614:	svclt	0x0000ea54
    7618:	andeq	r1, r5, lr, ror #9
    761c:	andeq	r1, r5, ip, lsr #21
    7620:	andeq	r0, r0, r0, asr #6
    7624:	andeq	r1, r5, r6, asr sl
    7628:	andeq	r1, r5, r2, lsl #9
    762c:	andlt	fp, r3, lr, lsl #8
    7630:	svclt	0x00004770
    7634:	svcmi	0x00f8e92d
    7638:	mcrrmi	6, 8, r4, sl, cr9
    763c:	stclmi	6, cr4, [sl, #-24]	; 0xffffffe8
    7640:	ldrbtmi	r4, [ip], #-1680	; 0xfffff970
    7644:			; <UNDEFINED> instruction: 0xf854469a
    7648:	strtmi	fp, [r1], -r5
    764c:	ldrdmi	pc, [r0], -fp
    7650:	subsle	r2, r8, r0, lsl #24
    7654:	and	r4, r3, pc, asr r6
    7658:	stmdavs	r4!, {r0, r1, r2, r5, r9, sl, lr}
    765c:	subsle	r2, r3, r0, lsl #24
    7660:	adcsmi	r6, r5, #6619136	; 0x650000
    7664:			; <UNDEFINED> instruction: 0xf8d4d1f8
    7668:	stmdavs	r8!, {r2, r4, r8, r9, ip, lr}
    766c:			; <UNDEFINED> instruction: 0xf7fcb138
    7670:			; <UNDEFINED> instruction: 0xf855e9a2
    7674:	stmdacs	r0, {r2, r8, r9, sl, fp}
    7678:			; <UNDEFINED> instruction: 0xf8d4d1f9
    767c:			; <UNDEFINED> instruction: 0x46285314
    7680:	ldmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7684:	movteq	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
    7688:			; <UNDEFINED> instruction: 0xf7fcb108
    768c:			; <UNDEFINED> instruction: 0xf8d4e994
    7690:	stmdacs	r0, {r2, r5, r8, r9}
    7694:			; <UNDEFINED> instruction: 0xf7fcdb01
    7698:			; <UNDEFINED> instruction: 0xf504ecf8
    769c:			; <UNDEFINED> instruction: 0xf0347046
    76a0:			; <UNDEFINED> instruction: 0xf1bafb0f
    76a4:	eorsle	r0, pc, r0, lsl #30
    76a8:	andhi	pc, r8, r4, asr #17
    76ac:	stmdaeq	r9, {r3, r4, r6, r9, fp, sp, lr, pc}
    76b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    76b4:	rscscc	pc, pc, #79	; 0x4f
    76b8:			; <UNDEFINED> instruction: 0xf8c46066
    76bc:			; <UNDEFINED> instruction: 0xf8c4900c
    76c0:			; <UNDEFINED> instruction: 0x6123a314
    76c4:	stmib	r4, {r0, r1, r5, r8, sl, ip, sp, lr}^
    76c8:			; <UNDEFINED> instruction: 0xf8c433d2
    76cc:			; <UNDEFINED> instruction: 0xd1292324
    76d0:	subvc	pc, r0, pc, asr #8
    76d4:	b	ff4c56cc <tcgetattr@plt+0xff4c15fc>
    76d8:	movteq	pc, #35012	; 0x88c4	; <UNPREDICTABLE>
    76dc:	movwcs	fp, #5024	; 0x13a0
    76e0:			; <UNDEFINED> instruction: 0xf8c44650
    76e4:			; <UNDEFINED> instruction: 0xf0083328
    76e8:	blmi	846eb4 <tcgetattr@plt+0x842de4>
    76ec:			; <UNDEFINED> instruction: 0xf8c4447b
    76f0:	stmdacs	r0, {r2, r3, r4, r8, r9, ip, sp}
    76f4:	sbcmi	lr, r8, r4, asr #19
    76f8:			; <UNDEFINED> instruction: 0xf504db14
    76fc:	pop	{r1, r2, r6, ip, sp, lr}
    7700:			; <UNDEFINED> instruction: 0xf0344ff8
    7704:			; <UNDEFINED> instruction: 0x465fbab3
    7708:	svceq	0x0000f1ba
    770c:	tstcs	r1, sl
    7710:	subsvc	pc, r4, pc, asr #8
    7714:	ldm	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7718:	cmnlt	r0, r4, lsl #12
    771c:	eorvs	r2, r3, r0, lsl #6
    7720:			; <UNDEFINED> instruction: 0xe7c1603c
    7724:	svchi	0x00f8e8bd
    7728:	strtmi	r6, [r0], -r3, lsr #16
    772c:	pop	{r0, r1, r3, r4, r5, sp, lr}
    7730:			; <UNDEFINED> instruction: 0xf7fc4ff8
    7734:	bmi	3b5c30 <tcgetattr@plt+0x3b1b60>
    7738:	ldrbtmi	r4, [sl], #-2318	; 0xfffff6f2
    773c:	svcmi	0x00f8e8bd
    7740:	andscc	r4, r0, #2030043136	; 0x79000000
    7744:	stclt	7, cr15, [ip], #-1020	; 0xfffffc04
    7748:	stmdbmi	ip, {r0, r1, r3, r9, fp, lr}
    774c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7750:			; <UNDEFINED> instruction: 0xf7ff3210
    7754:			; <UNDEFINED> instruction: 0xf8dbfc25
    7758:	stccs	0, cr4, [r0], {-0}
    775c:	strbmi	sp, [r1], r2, ror #1
    7760:	ldrb	r4, [r7, -r2, asr #13]!
    7764:	andeq	r1, r5, r2, lsl #8
    7768:	andeq	r0, r0, ip, lsr r3
    776c:			; <UNDEFINED> instruction: 0xffffeda9
    7770:	andeq	r1, r5, sl, asr #17
    7774:	andeq	fp, r3, r4, lsl #2
    7778:			; <UNDEFINED> instruction: 0x000518b8
    777c:	strdeq	fp, [r3], -r6
    7780:			; <UNDEFINED> instruction: 0x4602b470
    7784:	ldrbtmi	r4, [ip], #-3089	; 0xfffff3ef
    7788:	movtvc	pc, #9476	; 0x2504	; <UNPREDICTABLE>
    778c:	streq	pc, [r8], -r4, lsl #2
    7790:	svclt	0x002842b0
    7794:			; <UNDEFINED> instruction: 0xf8d44283
    7798:	svclt	0x00945308
    779c:	movwcs	r2, #769	; 0x301
    77a0:	svclt	0x00d42dff
    77a4:			; <UNDEFINED> instruction: 0xf0434618
    77a8:	ldmdblt	r8, {r0}^
    77ac:	orreq	lr, r5, #4, 22	; 0x1000
    77b0:	strcc	r1, [r1, #-2962]	; 0xfffff46e
    77b4:	movwpl	pc, #35012	; 0x88c4	; <UNPREDICTABLE>
    77b8:	movwcs	pc, #51395	; 0xc8c3	; <UNPREDICTABLE>
    77bc:	bne	b45ad0 <tcgetattr@plt+0xb41a00>
    77c0:			; <UNDEFINED> instruction: 0x4770bc70
    77c4:	rscscc	pc, pc, pc, asr #32
    77c8:	svclt	0x0000e7fa
    77cc:	ldrdeq	r4, [r5], -sl
    77d0:	svcmi	0x00f0e92d
    77d4:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
    77d8:	strmi	r8, [r6], -r2, lsl #22
    77dc:	blcs	fe845b60 <tcgetattr@plt+0xfe841a90>
    77e0:			; <UNDEFINED> instruction: 0xf8df2500
    77e4:	ldrbtmi	r4, [sl], #-2976	; 0xfffff460
    77e8:	blhi	fe745b6c <tcgetattr@plt+0xfe741a9c>
    77ec:	cfldr64vc	mvdx15, [pc, #-692]	; 7540 <tcgetattr@plt+0x3470>
    77f0:	ldrbtmi	r4, [r8], #1148	; 0x47c
    77f4:			; <UNDEFINED> instruction: 0xf8df9308
    77f8:			; <UNDEFINED> instruction: 0x91093b94
    77fc:			; <UNDEFINED> instruction: 0xf8d44629
    7800:	ldmpl	r3, {r3, r8, r9}^
    7804:	stmdacs	r0, {r0, r1, r3, r4, r9, fp, sp, pc}
    7808:	bicsls	r6, sp, #1769472	; 0x1b0000
    780c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7810:	blcc	1f45b94 <tcgetattr@plt+0x1f41ac4>
    7814:	ldrbtmi	r9, [fp], #-519	; 0xfffffdf9
    7818:	blls	ffaac448 <tcgetattr@plt+0xffaa8378>
    781c:	cdppl	8, 2, cr15, cr12, cr8, {6}
    7820:	svclt	0x00b89303
    7824:	ldrmi	r4, [r0], -r3, asr #4
    7828:	movwcs	fp, #4008	; 0xfa8
    782c:	movwcc	pc, #35016	; 0x88c8	; <UNPREDICTABLE>
    7830:	ldmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7834:	blcs	25908 <tcgetattr@plt+0x21838>
    7838:	subhi	pc, sp, #0
    783c:	blne	1545bc0 <tcgetattr@plt+0x1541af0>
    7840:			; <UNDEFINED> instruction: 0xf8df46aa
    7844:			; <UNDEFINED> instruction: 0xf1082b54
    7848:	ldrbtmi	r0, [r9], #-2056	; 0xfffff7f8
    784c:	ldrdcc	r4, [r8, -r9]
    7850:	tstls	r3, sl, ror r4
    7854:	vmin.s8	q10, q12, <illegal reg q1.5>
    7858:	stmib	sp, {r0, r1, r2, r3, r4, r8, ip, lr}^
    785c:	vorr.i32	d21, #5242880	; 0x00500000
    7860:	strls	r1, [fp, #-491]	; 0xfffffe15
    7864:			; <UNDEFINED> instruction: 0x46299114
    7868:	strpl	lr, [r5, #-2509]	; 0xfffff633
    786c:	ldrls	r3, [r2, #-520]	; 0xfffffdf8
    7870:	strls	r9, [r4, #-1295]	; 0xfffffaf1
    7874:	vrshl.s8	d25, d12, d0
    7878:	andsls	r2, r5, #1069547520	; 0x3fc00000
    787c:	adccs	pc, fp, #77594624	; 0x4a00000
    7880:	adccs	pc, sl, #203423744	; 0xc200000
    7884:			; <UNDEFINED> instruction: 0xf04f9216
    7888:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    788c:			; <UNDEFINED> instruction: 0x1c742a0d
    7890:	andcc	pc, r0, r8, lsl #17
    7894:	svceq	0x0000f1bb
    7898:	rscshi	pc, ip, r0, asr #32
    789c:	strbmi	r7, [fp, #-2099]	; 0xfffff7cd
    78a0:			; <UNDEFINED> instruction: 0xf1b9d074
    78a4:	svclt	0x00080f25
    78a8:			; <UNDEFINED> instruction: 0x46232b5e
    78ac:			; <UNDEFINED> instruction: 0xf108bf1b
    78b0:	ldrtmi	r0, [r4], -r1, lsl #16
    78b4:			; <UNDEFINED> instruction: 0x461e4634
    78b8:	ldrmi	fp, [lr], -r1, lsl #30
    78bc:	bleq	83a00 <tcgetattr@plt+0x7f930>
    78c0:			; <UNDEFINED> instruction: 0xf888225e
    78c4:	stmdavc	r3!, {sp}^
    78c8:			; <UNDEFINED> instruction: 0xf8dfb143
    78cc:	ldrbtmi	r5, [sp], #-2768	; 0xfffff530
    78d0:	strcc	pc, [r7, #-517]	; 0xfffffdfb
    78d4:	streq	lr, [r8, #-2981]	; 0xfffff45b
    78d8:	ldclle	13, cr2, [r8], {0}
    78dc:	bls	1ae4f4 <tcgetattr@plt+0x1aa424>
    78e0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    78e4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    78e8:	svclt	0x00082a00
    78ec:	mrslt	r2, (UNDEF: 59)
    78f0:	stmdaeq	r1, {r1, r8, ip, sp, lr, pc}
    78f4:			; <UNDEFINED> instruction: 0xf8882300
    78f8:	blls	153900 <tcgetattr@plt+0x14f830>
    78fc:			; <UNDEFINED> instruction: 0x4619b153
    7900:	vqdmulh.s<illegal width 8>	d25, d0, d8
    7904:			; <UNDEFINED> instruction: 0x464022ff
    7908:	svclt	0x00a84293
    790c:			; <UNDEFINED> instruction: 0x461a4613
    7910:	mcr2	7, 2, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    7914:			; <UNDEFINED> instruction: 0xb3249c03
    7918:			; <UNDEFINED> instruction: 0xf0344620
    791c:			; <UNDEFINED> instruction: 0xf8dff9d1
    7920:	andcs	r3, r0, #128, 20	; 0x80000
    7924:	ldrbtmi	r6, [fp], #-418	; 0xfffffe5e
    7928:			; <UNDEFINED> instruction: 0xf8d361e2
    792c:	biclt	r4, r4, ip, lsr #28
    7930:			; <UNDEFINED> instruction: 0x2c019a07
    7934:	movvs	pc, #72, 4	; 0x80000004
    7938:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    793c:	subsvs	r6, r3, r5, lsl r8
    7940:	strcc	fp, [r1, #-3848]	; 0xfffff0f8
    7944:	strtmi	sp, [r8], -r5
    7948:			; <UNDEFINED> instruction: 0xf0384621
    794c:	bne	1886ae0 <tcgetattr@plt+0x1882a10>
    7950:	bls	1d898c <tcgetattr@plt+0x1d48bc>
    7954:	andsvs	r9, r5, r3, lsl #22
    7958:	ldm	r2, {r3, r4, r8, r9, ip, sp}
    795c:	stm	r3, {r0, r1}
    7960:			; <UNDEFINED> instruction: 0xf8df0003
    7964:			; <UNDEFINED> instruction: 0xf8df2a40
    7968:	ldrbtmi	r3, [sl], #-2596	; 0xfffff5dc
    796c:	beq	e45cf0 <tcgetattr@plt+0xe41c20>
    7970:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    7974:	ldmdavs	sl, {r3, ip, sp}
    7978:	ldrsbmi	r9, [sl], #-189	; 0xffffff43
    797c:	andhi	pc, sp, r1, asr #32
    7980:	cfldr64vc	mvdx15, [pc, #-52]	; 7954 <tcgetattr@plt+0x3884>
    7984:	blhi	c2c80 <tcgetattr@plt+0xbebb0>
    7988:	svchi	0x00f0e8bd
    798c:	strbmi	r7, [r8, #-2160]	; 0xfffff790
    7990:	strcc	fp, [r2], -r4, lsl #30
    7994:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    7998:	stmdacs	fp!, {r0, r2, r4, r7, ip, lr, pc}
    799c:	ldcne	15, cr11, [r4], #12
    79a0:	mulgt	r2, r6, r8
    79a4:	movwcs	r2, #769	; 0x301
    79a8:	pkhbtmi	fp, r4, r8, lsl #30
    79ac:	svceq	0x002df1bc
    79b0:	svclt	0x00099317
    79b4:	strbtmi	r7, [r1], -r1, ror #16
    79b8:			; <UNDEFINED> instruction: 0xf04f3401
    79bc:	svclt	0x00180e01
    79c0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    79c4:	svclt	0x000a2930
    79c8:	strmi	r7, [pc], -r7, ror #16
    79cc:			; <UNDEFINED> instruction: 0xf1a73401
    79d0:	sbcslt	r0, r3, #48, 4
    79d4:			; <UNDEFINED> instruction: 0xf04f2b09
    79d8:	stmdale	sl, {r8, r9}
    79dc:	beq	2c3b20 <tcgetattr@plt+0x2bfa50>
    79e0:	svcvc	0x0001f814
    79e4:	movwcs	pc, #15114	; 0x3b0a	; <UNPREDICTABLE>
    79e8:	eorseq	pc, r0, #-1073741783	; 0xc0000029
    79ec:	mcrcs	2, 0, fp, cr9, cr6, {6}
    79f0:	svccs	0x004cd9f6
    79f4:	andcs	fp, r1, #12, 30	; 0x30
    79f8:	andsls	r2, r8, #0, 4
    79fc:	stmdavc	r2!, {r2, r5, r6, ip, lr, pc}
    7a00:	ldrteq	pc, [sl], -r2, lsr #3	; <UNPREDICTABLE>
    7a04:	mcrcs	2, 2, r9, cr1, cr9, {0}
    7a08:	msrhi	(UNDEF: 104), r0
    7a0c:			; <UNDEFINED> instruction: 0xf016e8df
    7a10:	cmneq	r6, r9, lsr #6
    7a14:	ldrsheq	r0, [sp, #29]!
    7a18:	rsbeq	r0, ip, #-1610612731	; 0xa0000005
    7a1c:	sbceq	r0, sl, r6, ror #2
    7a20:	sbceq	r0, sl, r6, ror #2
    7a24:	adceq	r0, r8, #202	; 0xca
    7a28:	smceq	24635	; 0x603b
    7a2c:	smceq	24628	; 0x6034
    7a30:	cmneq	r6, r6, ror #2
    7a34:	sbceq	r0, sl, r6, ror #2
    7a38:	cmneq	r6, r6, ror #2
    7a3c:	cmneq	r6, r0, asr r3
    7a40:	addseq	r0, r0, #-2147483623	; 0x80000019
    7a44:	cmneq	r6, r6, ror #2
    7a48:			; <UNDEFINED> instruction: 0x01a70166
    7a4c:	sbceq	r0, sl, sl, ror #2
    7a50:	cmneq	r6, r6, ror #2
    7a54:	cmneq	r6, r6, ror #2
    7a58:	cmneq	r6, r6, ror #2
    7a5c:	sbceq	r0, sl, r2, ror #3
    7a60:	sbceq	r0, sl, r6, ror #2
    7a64:	orrseq	r0, r7, #202	; 0xca
    7a68:	cmneq	r6, fp, lsl r3
    7a6c:	smultteq	r6, r2, r1
    7a70:	cmneq	r6, r6, ror #2
    7a74:	strdeq	r0, [sl], #47	; 0x2f
    7a78:	smultbeq	r6, r7, r0
    7a7c:	ldrdeq	r0, [r6, #-38]!	; 0xffffffda
    7a80:	sbceq	r0, sl, r6, ror #2
    7a84:	rscseq	r0, r2, #-1610612725	; 0xa000000b
    7a88:			; <UNDEFINED> instruction: 0x01a70166
    7a8c:	sbceq	r0, sl, sl, ror #2
    7a90:			; <UNDEFINED> instruction: 0x03bb0166
    7a94:	svclt	0x00182b5e
    7a98:			; <UNDEFINED> instruction: 0xf1082b3f
    7a9c:	svclt	0x008c0201
    7aa0:	tstcs	r0, r1, lsl #2
    7aa4:	strtmi	sp, [r1], -sl, lsl #18
    7aa8:	tsteq	pc, #3	; <UNPREDICTABLE>
    7aac:			; <UNDEFINED> instruction: 0xf8884634
    7ab0:	strmi	r3, [lr], -r0
    7ab4:			; <UNDEFINED> instruction: 0xf04f4690
    7ab8:	str	r0, [r4, -r0, lsl #22]
    7abc:	ldrmi	r4, [r0], r3, lsr #12
    7ac0:			; <UNDEFINED> instruction: 0x468b4634
    7ac4:	usat	r4, #30, lr, lsl #12
    7ac8:	stclne	8, cr7, [r6], #-392	; 0xfffffe78
    7acc:	bcc	eac338 <tcgetattr@plt+0xea8268>
    7ad0:	stmdale	r5, {r0, r6, r9, fp, sp}^
    7ad4:			; <UNDEFINED> instruction: 0xf012e8df
    7ad8:	subeq	r0, r4, r4, asr #5
    7adc:	ldrsbeq	r0, [r7, #23]
    7ae0:	andeq	r0, r7, #1073741885	; 0x4000003d
    7ae4:	rsbeq	r0, r5, r4, asr #32
    7ae8:	rsbeq	r0, r5, r4, asr #32
    7aec:	subeq	r0, r3, #101	; 0x65
    7af0:	subeq	r0, r4, r6, lsl r3
    7af4:	subeq	r0, r4, pc, lsl #6
    7af8:	subeq	r0, r4, r4, asr #32
    7afc:	rsbeq	r0, r5, r4, asr #32
    7b00:	subeq	r0, r4, r4, asr #32
    7b04:	subeq	r0, r4, fp, ror #5
    7b08:	eoreq	r0, fp, #68	; 0x44
    7b0c:	subeq	r0, r4, r4, asr #32
    7b10:	cmpeq	r2, r4, asr #32
    7b14:	rsbeq	r0, r5, r5, lsl #2
    7b18:	subeq	r0, r4, r4, asr #32
    7b1c:	subeq	r0, r4, r4, asr #32
    7b20:	subeq	r0, r4, r4, asr #32
    7b24:	rsbeq	r0, r5, sp, ror r1
    7b28:	rsbeq	r0, r5, r4, asr #32
    7b2c:	teqeq	r2, #101	; 0x65
    7b30:	strheq	r0, [r4], #-38	; 0xffffffda
    7b34:	subeq	r0, r4, sp, ror r1
    7b38:	subeq	r0, r4, r4, asr #32
    7b3c:	mlseq	r5, sl, r2, r0
    7b40:	subeq	r0, r4, r2, asr #32
    7b44:	subeq	r0, r4, r1, ror r2
    7b48:	rsbeq	r0, r5, r4, asr #32
    7b4c:	addeq	r0, sp, #1342177285	; 0x50000005
    7b50:	cmpeq	r2, r4, asr #32
    7b54:	rsbeq	r0, r5, r5, lsl #2
    7b58:	cmpeq	r8, #68	; 0x44
    7b5c:	stclne	6, cr4, [r6], #-208	; 0xffffff30
    7b60:	andeq	pc, sl, #-1073741824	; 0xc0000000
    7b64:	vsubl.s8	q2, d16, d26
    7b68:	blcs	27e3c <tcgetattr@plt+0x23d6c>
    7b6c:	ldrbhi	pc, [ip], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    7b70:	blcs	2e79c <tcgetattr@plt+0x2a6cc>
    7b74:	ldrbhi	pc, [r9, #-0]!	; <UNPREDICTABLE>
    7b78:	bls	250784 <tcgetattr@plt+0x24c6b4>
    7b7c:	strbmi	r2, [r0], -r1, lsl #2
    7b80:			; <UNDEFINED> instruction: 0xf04f6f55
    7b84:	movwls	r3, #767	; 0x2ff
    7b88:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7b8c:	ldrbtmi	r9, [fp], #-1281	; 0xfffffaff
    7b90:	ldmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b94:	movwcs	r4, #5696	; 0x1640
    7b98:			; <UNDEFINED> instruction: 0xf7fc9304
    7b9c:	strmi	lr, [r0], #2276	; 0x8e4
    7ba0:			; <UNDEFINED> instruction: 0x4634e691
    7ba4:			; <UNDEFINED> instruction: 0xf1042d03
    7ba8:	vmax.u8	d16, d0, d1
    7bac:	blls	327df8 <tcgetattr@plt+0x323d28>
    7bb0:			; <UNDEFINED> instruction: 0xf0002b00
    7bb4:			; <UNDEFINED> instruction: 0xf8df868c
    7bb8:	ldrbtmi	r0, [r8], #-2040	; 0xfffff808
    7bbc:	mcrcs	8, 1, pc, cr12, cr0, {6}	; <UNPREDICTABLE>
    7bc0:	svcvs	0x0061f5b2
    7bc4:	movwcs	fp, #4052	; 0xfd4
    7bc8:	bcs	107d4 <tcgetattr@plt+0xc704>
    7bcc:	movwcs	fp, #7944	; 0x1f08
    7bd0:	vst4.8	{d27,d29,d31,d33}, [pc :64], fp
    7bd4:			; <UNDEFINED> instruction: 0xf8c06361
    7bd8:	stmdavc	r3!, {r2, r3, r5, r9, sl, fp, ip, sp}
    7bdc:	blcs	e168e8 <tcgetattr@plt+0xe12818>
    7be0:	andge	sp, r2, #216, 16	; 0xd80000
    7be4:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    7be8:			; <UNDEFINED> instruction: 0x4710441a
    7bec:	andeq	r0, r0, r9, ror r7
    7bf0:			; <UNDEFINED> instruction: 0xffffffa9
    7bf4:	andeq	r0, r0, r9, lsr r7
    7bf8:	andeq	r0, r0, sp, lsr #14
    7bfc:			; <UNDEFINED> instruction: 0xffffffa9
    7c00:			; <UNDEFINED> instruction: 0xffffffa9
    7c04:			; <UNDEFINED> instruction: 0xffffffa9
    7c08:			; <UNDEFINED> instruction: 0xffffffa9
    7c0c:			; <UNDEFINED> instruction: 0xffffffa9
    7c10:			; <UNDEFINED> instruction: 0xffffffa9
    7c14:			; <UNDEFINED> instruction: 0xffffffa9
    7c18:			; <UNDEFINED> instruction: 0xffffffa9
    7c1c:	andeq	r0, r0, r7, lsl r7
    7c20:			; <UNDEFINED> instruction: 0xffffffa9
    7c24:			; <UNDEFINED> instruction: 0xffffffa9
    7c28:			; <UNDEFINED> instruction: 0xffffffa9
    7c2c:			; <UNDEFINED> instruction: 0xffffffa9
    7c30:			; <UNDEFINED> instruction: 0xffffffa9
    7c34:			; <UNDEFINED> instruction: 0xffffffa9
    7c38:			; <UNDEFINED> instruction: 0xffffffa9
    7c3c:			; <UNDEFINED> instruction: 0xffffffa9
    7c40:			; <UNDEFINED> instruction: 0xffffffa9
    7c44:			; <UNDEFINED> instruction: 0xffffffa9
    7c48:			; <UNDEFINED> instruction: 0xffffffa9
    7c4c:	strdeq	r0, [r0], -fp
    7c50:			; <UNDEFINED> instruction: 0xffffffa9
    7c54:			; <UNDEFINED> instruction: 0xffffffa9
    7c58:			; <UNDEFINED> instruction: 0xffffffa9
    7c5c:			; <UNDEFINED> instruction: 0xffffffa9
    7c60:			; <UNDEFINED> instruction: 0xffffffa9
    7c64:			; <UNDEFINED> instruction: 0xffffffa9
    7c68:			; <UNDEFINED> instruction: 0xffffffa9
    7c6c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    7c70:			; <UNDEFINED> instruction: 0xffffffa9
    7c74:	muleq	r0, r7, r6
    7c78:	andeq	r0, r0, r9, lsl #13
    7c7c:			; <UNDEFINED> instruction: 0xffffffa9
    7c80:			; <UNDEFINED> instruction: 0xffffffa9
    7c84:			; <UNDEFINED> instruction: 0xffffffa9
    7c88:			; <UNDEFINED> instruction: 0xffffffa9
    7c8c:			; <UNDEFINED> instruction: 0xffffffa9
    7c90:			; <UNDEFINED> instruction: 0xffffffa9
    7c94:			; <UNDEFINED> instruction: 0xffffffa9
    7c98:			; <UNDEFINED> instruction: 0xffffffa9
    7c9c:	andeq	r0, r0, pc, ror #12
    7ca0:			; <UNDEFINED> instruction: 0xffffffa9
    7ca4:			; <UNDEFINED> instruction: 0xffffffa9
    7ca8:			; <UNDEFINED> instruction: 0xffffffa9
    7cac:			; <UNDEFINED> instruction: 0xffffffa9
    7cb0:			; <UNDEFINED> instruction: 0xffffffa9
    7cb4:	andeq	r0, r0, sp, asr #12
    7cb8:			; <UNDEFINED> instruction: 0xffffffa9
    7cbc:			; <UNDEFINED> instruction: 0xffffffa9
    7cc0:			; <UNDEFINED> instruction: 0xffffffa9
    7cc4:			; <UNDEFINED> instruction: 0xffffffa9
    7cc8:			; <UNDEFINED> instruction: 0xffffffa9
    7ccc:	andeq	r0, r0, r1, lsr #12
    7cd0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    7cd4:			; <UNDEFINED> instruction: 0xf888e5f7
    7cd8:	ldr	r3, [fp], -r8
    7cdc:	stccc	6, cr4, [r1], {38}	; 0x26
    7ce0:			; <UNDEFINED> instruction: 0x4634e73e
    7ce4:	strcs	r9, [r0], -r9, lsl #22
    7ce8:	andvs	pc, r0, r8, lsl #17
    7cec:			; <UNDEFINED> instruction: 0xf503b3a3
    7cf0:			; <UNDEFINED> instruction: 0xf8df47b7
    7cf4:	ldrcc	r3, [r0, -r0, asr #13]!
    7cf8:	ldmdbmi	r7, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    7cfc:			; <UNDEFINED> instruction: 0x469a447b
    7d00:	ldrbmi	lr, [r3], -sp
    7d04:	rscscc	pc, pc, #79	; 0x4f
    7d08:	strbmi	r2, [r0], -r1, lsl #2
    7d0c:			; <UNDEFINED> instruction: 0xf7fc9400
    7d10:			; <UNDEFINED> instruction: 0x4640e876
    7d14:	stmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d18:	strmi	r1, [r0], #2605	; 0xa2d
    7d1c:			; <UNDEFINED> instruction: 0xf8573601
    7d20:	stccs	15, cr4, [r0], {4}
    7d24:	msrhi	CPSR_fc, #0
    7d28:			; <UNDEFINED> instruction: 0xf7fc4620
    7d2c:	mcrrne	8, 1, lr, r2, cr12
    7d30:	adcmi	r4, sl, #135266304	; 0x8100000
    7d34:	msrhi	CPSR_c, #0, 4
    7d38:	mvnle	r2, r0, lsl #28
    7d3c:	strtmi	r4, [r1], -r0, asr #12
    7d40:	mrc	7, 2, APSR_nzcv, cr6, cr11, {7}
    7d44:	bl	fe96e9a8 <tcgetattr@plt+0xfe96a8d8>
    7d48:	strbmi	r0, [r8], #1289	; 0x509
    7d4c:	bcs	1625dbc <tcgetattr@plt+0x1621cec>
    7d50:			; <UNDEFINED> instruction: 0xf8ddd1e4
    7d54:	ldrmi	r9, [ip], -r0, rrx
    7d58:	ldr	r1, [r4, #3174]!	; 0xc66
    7d5c:			; <UNDEFINED> instruction: 0xf8df4634
    7d60:	bls	2956c8 <tcgetattr@plt+0x2915f8>
    7d64:	andge	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    7d68:	ldrdcc	pc, [r0], -sl
    7d6c:			; <UNDEFINED> instruction: 0xb123461e
    7d70:			; <UNDEFINED> instruction: 0xf8d39a09
    7d74:			; <UNDEFINED> instruction: 0xf8c360ec
    7d78:	stmdavc	r2!, {r2, r3, r5, r6, r7, sp}
    7d7c:	blls	24f728 <tcgetattr@plt+0x24b658>
    7d80:	svclt	0x00183a77
    7d84:	svccs	0x004c2201
    7d88:			; <UNDEFINED> instruction: 0xf042bf18
    7d8c:	stmdacs	fp!, {r1, r9}
    7d90:			; <UNDEFINED> instruction: 0xf042bf08
    7d94:			; <UNDEFINED> instruction: 0xf1bc0204
    7d98:	svclt	0x00080f2d
    7d9c:	andeq	pc, r8, #66	; 0x42
    7da0:			; <UNDEFINED> instruction: 0xf0002b00
    7da4:	svcvs	0x005b837f
    7da8:			; <UNDEFINED> instruction: 0xf01c4640
    7dac:			; <UNDEFINED> instruction: 0xf8dafe0b
    7db0:	mrslt	r3, (UNDEF: 11)
    7db4:	rscvs	pc, ip, r3, asr #17
    7db8:	mulcc	r0, r8, r8
    7dbc:	stclne	6, cr4, [r6], #-256	; 0xffffff00
    7dc0:	blls	1129c8 <tcgetattr@plt+0x10e8f8>
    7dc4:	movwcs	fp, #7960	; 0x1f18
    7dc8:			; <UNDEFINED> instruction: 0xf7fb9304
    7dcc:	strmi	lr, [r0], #4044	; 0xfcc
    7dd0:			; <UNDEFINED> instruction: 0x4634e579
    7dd4:	bcs	26e988 <tcgetattr@plt+0x26a8b8>
    7dd8:	bls	67f0d8 <tcgetattr@plt+0x67b008>
    7ddc:			; <UNDEFINED> instruction: 0xf0002a68
    7de0:	bls	668f08 <tcgetattr@plt+0x664e38>
    7de4:			; <UNDEFINED> instruction: 0xf0402a60
    7de8:			; <UNDEFINED> instruction: 0xf8df83d5
    7dec:	stmdbls	sl, {r4, r6, r7, r8, sl, sp}
    7df0:	and	r5, r3, sl, lsl #17
    7df4:	addsmi	r6, r9, #5308416	; 0x510000
    7df8:	bichi	pc, fp, #0
    7dfc:	bcs	21e4c <tcgetattr@plt+0x1dd7c>
    7e00:	movwcs	sp, #504	; 0x1f8
    7e04:	movwls	r1, #60518	; 0xec66
    7e08:	bls	601384 <tcgetattr@plt+0x5fd2b4>
    7e0c:	cfstr64ne	mvdx2, [r6], #-128	; 0xffffff80
    7e10:	andpl	pc, r0, r8, lsl #17
    7e14:	svclt	0x00082930
    7e18:	andeq	pc, r1, #66	; 0x42
    7e1c:	teqle	r8, sl, lsl r3
    7e20:	ldmdbcs	sp!, {r0, r5, fp, ip, sp, lr}
    7e24:	ldrthi	pc, [r4], #-0	; <UNPREDICTABLE>
    7e28:	svceq	0x002df1bc
    7e2c:	strbhi	pc, [pc], #-0	; 7e34 <tcgetattr@plt+0x3d64>	; <UNPREDICTABLE>
    7e30:	rsbcs	r9, r4, #8, 22	; 0x2000
    7e34:			; <UNDEFINED> instruction: 0xf0002b00
    7e38:	blx	e8f2e <tcgetattr@plt+0xe4e5e>
    7e3c:	bls	544a4c <tcgetattr@plt+0x54097c>
    7e40:	andne	pc, r3, #133120	; 0x20800
    7e44:	bl	ff0cddb8 <tcgetattr@plt+0xff0c9ce8>
    7e48:	stmdacs	fp!, {r1, r5, r6, r8, r9, ip}
    7e4c:	strbvc	lr, [r3, #2595]!	; 0xa23
    7e50:	blls	2f7a68 <tcgetattr@plt+0x2f3998>
    7e54:	vadd.i8	<illegal reg q8.5>, q8, <illegal reg q14.5>
    7e58:	addsmi	r2, sp, #-67108861	; 0xfc000003
    7e5c:	ldrmi	fp, [sp], -r8, lsr #31
    7e60:	blcs	2ea7c <tcgetattr@plt+0x2a9ac>
    7e64:	cmnhi	pc, #64	; 0x40	; <UNPREDICTABLE>
    7e68:	bl	fea2eabc <tcgetattr@plt+0xfea2a9ec>
    7e6c:	svccs	0x004c0203
    7e70:	adcmi	fp, sl, #24, 30	; 0x60
    7e74:	tsthi	r9, #0, 6	; <UNPREDICTABLE>
    7e78:	blcs	f65f0c <tcgetattr@plt+0xf61e3c>
    7e7c:	ldrthi	pc, [sl], #-0	; <UNPREDICTABLE>
    7e80:	movwls	r2, #21248	; 0x5300
    7e84:	cfstr32ne	mvfx14, [r2], #124	; 0x7c
    7e88:	strcs	r4, [r0, #-1588]!	; 0xfffff9cc
    7e8c:	andpl	pc, r0, r8, lsl #17
    7e90:			; <UNDEFINED> instruction: 0xf1bc4616
    7e94:			; <UNDEFINED> instruction: 0xf0000f2d
    7e98:	ldmdbcs	r0!, {r1, r4, sl, pc}
    7e9c:	stmdavc	r2!, {r0, r2, r4, r6, r7, ip, lr, pc}
    7ea0:			; <UNDEFINED> instruction: 0xf0402a3d
    7ea4:	blcs	1929110 <tcgetattr@plt+0x1925040>
    7ea8:	cmncs	r4, #168, 30	; 0x2a0
    7eac:	blls	21971c <tcgetattr@plt+0x21564c>
    7eb0:			; <UNDEFINED> instruction: 0xf0002b00
    7eb4:	stmdacs	fp!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, pc}
    7eb8:	svclt	0x00049b08
    7ebc:	bne	16ee2f0 <tcgetattr@plt+0x16ea220>
    7ec0:			; <UNDEFINED> instruction: 0x4634e7bb
    7ec4:			; <UNDEFINED> instruction: 0xf8df2b64
    7ec8:			; <UNDEFINED> instruction: 0xf10424f8
    7ecc:	svclt	0x00a80601
    7ed0:	tstls	r1, #100, 6	; 0x90000001
    7ed4:	ldrbtmi	r9, [sl], #-2840	; 0xfffff4e8
    7ed8:			; <UNDEFINED> instruction: 0x46139310
    7edc:	bl	fea14b04 <tcgetattr@plt+0xfea10a34>
    7ee0:	movwls	r0, #54019	; 0xd303
    7ee4:	ldrtmi	lr, [r4], -pc, ror #9
    7ee8:			; <UNDEFINED> instruction: 0xf1089a06
    7eec:	stclne	3, cr3, [r6], #-1020	; 0xfffffc04
    7ef0:			; <UNDEFINED> instruction: 0xf0002a00
    7ef4:	stmdbls	pc, {r0, r1, r3, r6, r7, r9, pc}	; <UNPREDICTABLE>
    7ef8:	strmi	r9, [fp], -r4, lsl #16
    7efc:	blcs	18b10 <tcgetattr@plt+0x14a40>
    7f00:	stmdbcs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    7f04:	movwcs	fp, #7948	; 0x1f0c
    7f08:			; <UNDEFINED> instruction: 0xf0402300
    7f0c:			; <UNDEFINED> instruction: 0xf8df82b5
    7f10:			; <UNDEFINED> instruction: 0xf10234b4
    7f14:	ldmdbls	r2, {r0, fp}
    7f18:			; <UNDEFINED> instruction: 0xf8d3447b
    7f1c:	addmi	r2, sl, #8, 6	; 0x20000000
    7f20:	adchi	pc, r9, #64, 6
    7f24:	movwne	pc, #35011	; 0x88c3	; <UNPREDICTABLE>
    7f28:	movwls	r2, #25344	; 0x6300
    7f2c:	ldrtmi	lr, [r4], -fp, asr #9
    7f30:			; <UNDEFINED> instruction: 0xf8df2200
    7f34:			; <UNDEFINED> instruction: 0xf8883494
    7f38:			; <UNDEFINED> instruction: 0x212e2000
    7f3c:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
    7f40:			; <UNDEFINED> instruction: 0xf7fb6818
    7f44:	mcrrne	15, 1, lr, r6, cr14
    7f48:			; <UNDEFINED> instruction: 0xf7fb4630
    7f4c:	adcmi	lr, r8, #12, 30	; 0x30
    7f50:	strbmi	sp, [r0], -r6, lsr #22
    7f54:			; <UNDEFINED> instruction: 0xf7fb1c66
    7f58:	strmi	lr, [r0], #3846	; 0xf06
    7f5c:			; <UNDEFINED> instruction: 0x4634e4b3
    7f60:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7f64:	bls	28f104 <tcgetattr@plt+0x28b034>
    7f68:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7f6c:			; <UNDEFINED> instruction: 0xf43f2b00
    7f70:			; <UNDEFINED> instruction: 0xf8d3acaa
    7f74:	blcs	148cc <tcgetattr@plt+0x107fc>
    7f78:	svclt	0x00189b04
    7f7c:	movwls	r2, #17153	; 0x4301
    7f80:	ldrtmi	lr, [r4], -r1, lsr #9
    7f84:	movwcs	r9, #2569	; 0xa09
    7f88:	andcc	pc, r0, r8, lsl #17
    7f8c:	cmpne	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
    7f90:	sbcsle	r2, lr, r0, lsl #20
    7f94:			; <UNDEFINED> instruction: 0x463058d6
    7f98:	mcr	7, 7, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    7f9c:	ble	ff618a44 <tcgetattr@plt+0xff614974>
    7fa0:	ldrtmi	r1, [r1], -r2, asr #24
    7fa4:			; <UNDEFINED> instruction: 0xf7fb4640
    7fa8:			; <UNDEFINED> instruction: 0xf898ed24
    7fac:	blcs	13fb4 <tcgetattr@plt+0xfee4>
    7fb0:	svclt	0x00189b04
    7fb4:	movwls	r2, #17153	; 0x4301
    7fb8:	ldrtmi	lr, [r4], -fp, asr #15
    7fbc:			; <UNDEFINED> instruction: 0xf040282b
    7fc0:	blmi	fff6872c <tcgetattr@plt+0xfff6465c>
    7fc4:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
    7fc8:	blcs	2203c <tcgetattr@plt+0x1df6c>
    7fcc:	bicshi	pc, r2, r0
    7fd0:	subseq	pc, r8, #13828096	; 0xd30000
    7fd4:	strdcs	r4, [r1, -sp]
    7fd8:	rscscc	pc, pc, #79	; 0x4f
    7fdc:	ldrbtmi	r9, [fp], #-0
    7fe0:	stmdane	r6!, {r6, r9, sl, lr}^
    7fe4:	svc	0x000af7fb
    7fe8:			; <UNDEFINED> instruction: 0xf7fb4640
    7fec:	strmi	lr, [r0], #3772	; 0xebc
    7ff0:	ldrtmi	lr, [r4], -r9, ror #8
    7ff4:			; <UNDEFINED> instruction: 0xf8882300
    7ff8:	blls	254000 <tcgetattr@plt+0x24ff30>
    7ffc:	adcle	r2, r8, r0, lsl #22
    8000:	ldrmi	r1, [sl], -r9, ror #28
    8004:			; <UNDEFINED> instruction: 0xf01c4640
    8008:			; <UNDEFINED> instruction: 0xe7cefe39
    800c:	ldccs	6, cr4, [r4, #-208]	; 0xffffff30
    8010:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8014:	andcc	pc, r0, r8, lsl #17
    8018:	andshi	pc, sp, #0, 6
    801c:			; <UNDEFINED> instruction: 0xf888233f
    8020:	stmibmi	fp!, {ip, sp}^
    8024:			; <UNDEFINED> instruction: 0xf8d14479
    8028:	bcs	f138e0 <tcgetattr@plt+0xf0f810>
    802c:	movwcs	fp, #4052	; 0xfd4
    8030:	bcs	10c3c <tcgetattr@plt+0xcb6c>
    8034:	movwcs	fp, #7944	; 0x1f08
    8038:	addle	r2, sl, r0, lsl #22
    803c:			; <UNDEFINED> instruction: 0xf8c1233c
    8040:	str	r3, [r6, ip, lsr #28]
    8044:	movwcs	r4, #1588	; 0x634
    8048:	andcc	pc, r0, r8, lsl #17
    804c:	blcs	2ec78 <tcgetattr@plt+0x2aba8>
    8050:	svcge	0x007ff43f
    8054:	ldrmi	r1, [sl], -r9, ror #28
    8058:			; <UNDEFINED> instruction: 0xf01c4640
    805c:	str	pc, [r4, r5, lsl #28]!
    8060:	stcls	6, cr4, [r6, #-208]	; 0xffffff30
    8064:	rscscc	pc, pc, #8, 2
    8068:	stccs	12, cr1, [r0, #-408]	; 0xfffffe68
    806c:	cfstrsge	mvf15, [fp], #-252	; 0xffffff04
    8070:	blmi	ff62e0b4 <tcgetattr@plt+0xff629fe4>
    8074:	ldrbtmi	r9, [fp], #-2308	; 0xfffff6fc
    8078:	svclt	0x000c2801
    807c:			; <UNDEFINED> instruction: 0xf0012100
    8080:			; <UNDEFINED> instruction: 0xf8d30101
    8084:	stmdbcs	r0, {r3, r8, r9}
    8088:	mvnshi	pc, r0, asr #32
    808c:			; <UNDEFINED> instruction: 0xf1059a12
    8090:	addmi	r0, r2, #65536	; 0x10000
    8094:	svclt	0x00a44611
    8098:	mvnscc	pc, #79	; 0x4f
    809c:			; <UNDEFINED> instruction: 0xf6bf930f
    80a0:			; <UNDEFINED> instruction: 0xf8c3ac12
    80a4:			; <UNDEFINED> instruction: 0xf04f2308
    80a8:	movwls	r3, #62463	; 0xf3ff
    80ac:	ldrtmi	lr, [r4], -fp, lsl #8
    80b0:			; <UNDEFINED> instruction: 0x1c669a0a
    80b4:	ldmpl	r3, {r6, r7, r8, r9, fp, lr}^
    80b8:	ldmdavs	fp, {r0, r1, r9, fp, ip, pc}
    80bc:	svclt	0x00182a00
    80c0:			; <UNDEFINED> instruction: 0xf43f2b00
    80c4:			; <UNDEFINED> instruction: 0xf503ac00
    80c8:	ldrmi	r7, [r1], -r8, lsl #6
    80cc:			; <UNDEFINED> instruction: 0xf43f429a
    80d0:	ldmvs	r3, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, pc}
    80d4:	addseq	pc, r8, #-1073741824	; 0xc0000000
    80d8:			; <UNDEFINED> instruction: 0xf47f4291
    80dc:	bvs	16b30b4 <tcgetattr@plt+0x16aefe4>
    80e0:	blmi	fef6e510 <tcgetattr@plt+0xfef6a440>
    80e4:	stmiapl	fp, {r1, r4, r7, r8, fp, sp, lr}^
    80e8:	addsmi	r9, sl, #4, 18	; 0x10000
    80ec:	tstcs	r1, r8, lsl #30
    80f0:			; <UNDEFINED> instruction: 0xf7ff9104
    80f4:	ldrtmi	fp, [r4], -r8, ror #23
    80f8:	blmi	fee10900 <tcgetattr@plt+0xfee0c830>
    80fc:	andcs	pc, r0, r8, lsl #17
    8100:	strb	r9, [r7, -sl, lsl #20]
    8104:	blmi	feb199dc <tcgetattr@plt+0xfeb1590c>
    8108:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
    810c:	cmplt	fp, fp, lsl r8
    8110:	bcs	2e924 <tcgetattr@plt+0x2a854>
    8114:	eorhi	pc, lr, #0
    8118:	ldrsbcc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    811c:	addsmi	r3, sl, #152, 6	; 0x60000002
    8120:	eorshi	pc, r1, #0
    8124:			; <UNDEFINED> instruction: 0xf1be9b04
    8128:			; <UNDEFINED> instruction: 0xf1040f00
    812c:	svclt	0x00140601
    8130:			; <UNDEFINED> instruction: 0xf04f4673
    8134:	movwls	r0, #19200	; 0x4b00
    8138:	bllt	ff18613c <tcgetattr@plt+0xff18206c>
    813c:	bmi	fea19a14 <tcgetattr@plt+0xfea15944>
    8140:	blmi	fe750548 <tcgetattr@plt+0xfe74c478>
    8144:			; <UNDEFINED> instruction: 0xf888980a
    8148:	stmpl	r1, {ip}
    814c:	stclvs	8, cr5, [fp], {194}	; 0xc2
    8150:	b	8e21a0 <tcgetattr@plt+0x8de0d0>
    8154:			; <UNDEFINED> instruction: 0xf8c273e3
    8158:	blls	2546e0 <tcgetattr@plt+0x250610>
    815c:			; <UNDEFINED> instruction: 0xf43f2b00
    8160:	bvs	6f3d48 <tcgetattr@plt+0x6efc78>
    8164:			; <UNDEFINED> instruction: 0xf43f2b00
    8168:			; <UNDEFINED> instruction: 0x4645aef4
    816c:			; <UNDEFINED> instruction: 0xf8052320
    8170:	strtmi	r3, [r8], r1, lsl #22
    8174:	bvs	62eda0 <tcgetattr@plt+0x62acd0>
    8178:			; <UNDEFINED> instruction: 0xf866f035
    817c:	strtmi	r4, [r8], -r1, lsl #12
    8180:	stcl	7, cr15, [r4, #-1004]	; 0xfffffc14
    8184:	strtmi	lr, [r6], -r5, ror #13
    8188:			; <UNDEFINED> instruction: 0xf10d1c72
    818c:	tstcs	r0, r3, ror r0
    8190:	tstcc	r1, r5
    8194:	svccc	0x0001f800
    8198:			; <UNDEFINED> instruction: 0xf000297f
    819c:	ldmdavc	r3, {r1, r2, r5, r7, r9, pc}
    81a0:	andcc	r4, r1, #20, 12	; 0x1400000
    81a4:	svclt	0x00182b00
    81a8:	mvnsle	r2, sp, ror fp
    81ac:			; <UNDEFINED> instruction: 0xf47f2b7d
    81b0:	mcrmi	13, 4, sl, cr12, cr3, {6}
    81b4:			; <UNDEFINED> instruction: 0xf8d6447e
    81b8:	blcs	fffd4de0 <tcgetattr@plt+0xfffd0d10>
    81bc:	stclge	7, cr15, [ip, #252]	; 0xfc
    81c0:	stmdbcs	r1, {r0, r2, r3, r4, r8, sl, fp, sp, pc}
    81c4:	andeq	pc, r0, #79	; 0x4f
    81c8:			; <UNDEFINED> instruction: 0xf040546a
    81cc:	stmdavc	r9!, {r0, r1, r4, r5, r6, r8, r9, pc}
    81d0:	svclt	0x0008292d
    81d4:	rscscc	pc, pc, pc, asr #32
    81d8:	ldrmi	sp, [r1], -r8
    81dc:			; <UNDEFINED> instruction: 0xf01d4628
    81e0:	mcrrne	9, 15, pc, r2, cr13	; <UNPREDICTABLE>
    81e4:	bicshi	pc, r1, #0
    81e8:	movwcc	pc, #35030	; 0x88d6	; <UNPREDICTABLE>
    81ec:	mrrcne	9, 7, r4, sp, cr14	; <UNPREDICTABLE>
    81f0:	bl	593dc <tcgetattr@plt+0x5530c>
    81f4:	setend	be
    81f8:	bl	fea08a20 <tcgetattr@plt+0xfea04950>
    81fc:			; <UNDEFINED> instruction: 0xf8c10202
    8200:			; <UNDEFINED> instruction: 0xf8c35308
    8204:			; <UNDEFINED> instruction: 0xf8c30a2c
    8208:	str	r2, [r5, #780]!	; 0x30c
    820c:			; <UNDEFINED> instruction: 0xf04f9b0c
    8210:	ldmdbvs	pc, {r2, r5, r6, sl, fp}^	; <UNPREDICTABLE>
    8214:	ldrbtmi	r4, [fp], #-2933	; 0xfffff48b
    8218:			; <UNDEFINED> instruction: 0x17fd9914
    821c:	rscscc	pc, pc, #79	; 0x4f
    8220:	blx	fe059b2a <tcgetattr@plt+0xfe055a5a>
    8224:	tstcs	r1, r7, lsl #28
    8228:	strbne	lr, [lr, #-3013]!	; 0xfffff43b
    822c:	ldrvc	pc, [r5, #-2828]	; 0xfffff4f4
    8230:			; <UNDEFINED> instruction: 0xf7fb9500
    8234:	strt	lr, [sp], #3556	; 0xde4
    8238:			; <UNDEFINED> instruction: 0xf04f9b0c
    823c:	strdcs	r3, [r1, -pc]
    8240:	ldmdavs	sp, {r6, r9, sl, lr}
    8244:	strls	r4, [r0, #-2922]	; 0xfffff496
    8248:			; <UNDEFINED> instruction: 0xf7fb447b
    824c:	blmi	1a839b4 <tcgetattr@plt+0x1a7f8e4>
    8250:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    8254:	cdpcs	8, 2, cr15, cr12, cr3, {6}
    8258:	blls	3414d0 <tcgetattr@plt+0x33d400>
    825c:			; <UNDEFINED> instruction: 0xf04f2101
    8260:	ldmdbvs	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    8264:	strmi	r4, [r8], #-2916	; 0xfffff49c
    8268:	ldrbtmi	r9, [fp], #-0
    826c:			; <UNDEFINED> instruction: 0xf7fb4640
    8270:	str	lr, [pc], #3526	; 8278 <tcgetattr@plt+0x41a8>
    8274:			; <UNDEFINED> instruction: 0xf04f9b0c
    8278:	ldmvs	pc, {r2, r5, r6, sl, fp}^	; <UNPREDICTABLE>
    827c:	ldrbtmi	r4, [fp], #-2911	; 0xfffff4a1
    8280:	ldmdbcs	r0!, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    8284:	orrhi	pc, fp, #0
    8288:	ldrbtmi	r4, [fp], #-2909	; 0xfffff4a3
    828c:			; <UNDEFINED> instruction: 0xf04f9f0c
    8290:	strdcs	r3, [r1, -pc]
    8294:	ldmdavs	sp!, {r6, r9, sl, lr}^
    8298:	popvs	{r0, r8, sl, ip, pc}
    829c:			; <UNDEFINED> instruction: 0xf7fb9500
    82a0:	blmi	1643960 <tcgetattr@plt+0x163f890>
    82a4:			; <UNDEFINED> instruction: 0xf8d3447b
    82a8:	bcs	f13b60 <tcgetattr@plt+0xf0fa90>
    82ac:	movwcs	fp, #4052	; 0xfd4
    82b0:	bcs	10ebc <tcgetattr@plt+0xcdec>
    82b4:	movwcs	fp, #7944	; 0x1f08
    82b8:			; <UNDEFINED> instruction: 0xf43f2b00
    82bc:	blmi	14b3470 <tcgetattr@plt+0x14af3a0>
    82c0:	ldrbtmi	r2, [fp], #-572	; 0xfffffdc4
    82c4:	cdpcs	8, 2, cr15, cr12, cr3, {6}
    82c8:	blls	341460 <tcgetattr@plt+0x33d390>
    82cc:	blcs	2e2540 <tcgetattr@plt+0x2de470>
    82d0:	msrhi	SPSR_f, #0, 6
    82d4:	ldrbtmi	r4, [fp], #-2893	; 0xfffff4b3
    82d8:	rscscc	pc, pc, #79	; 0x4f
    82dc:	strbmi	r2, [r0], -r1, lsl #2
    82e0:	stc	7, cr15, [ip, #1004]	; 0x3ec
    82e4:	blls	341444 <tcgetattr@plt+0x33d374>
    82e8:	rscscc	pc, pc, #79	; 0x4f
    82ec:	ldmdbvs	r8, {r0, r8, sp}^
    82f0:	vqdmulh.s<illegal width 8>	q2, q0, <illegal reg q3.5>
    82f4:	andls	r7, r0, ip, rrx
    82f8:			; <UNDEFINED> instruction: 0x4640447b
    82fc:	ldcl	7, cr15, [lr, #-1004]!	; 0xfffffc14
    8300:	svccs	0x004ce448
    8304:	teqhi	lr, #0	; <UNPREDICTABLE>
    8308:	ldrbtmi	r4, [sl], #-2626	; 0xfffff5be
    830c:	strtmi	r9, [r9], -ip, lsl #22
    8310:			; <UNDEFINED> instruction: 0xf7fb4640
    8314:	ldrt	lr, [sp], #-3276	; 0xfffff334
    8318:			; <UNDEFINED> instruction: 0xf0002f4c
    831c:	bmi	fa903c <tcgetattr@plt+0xfa4f6c>
    8320:			; <UNDEFINED> instruction: 0xe7f3447a
    8324:			; <UNDEFINED> instruction: 0xf0002930
    8328:	blmi	f2903c <tcgetattr@plt+0xf24f6c>
    832c:	stmdals	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    8330:	stceq	0, cr15, [ip], {79}	; 0x4f
    8334:	rscscc	pc, pc, #79	; 0x4f
    8338:	tstls	r1, r1, asr #16
    833c:	strbmi	r6, [r0], -r5, lsl #17
    8340:			; <UNDEFINED> instruction: 0xf1059916
    8344:	blx	fe049f7a <tcgetattr@plt+0xfe045eaa>
    8348:	ldrbne	r1, [sp, r7, lsl #28]!
    834c:	bl	ff150758 <tcgetattr@plt+0xff14c688>
    8350:	blx	309912 <tcgetattr@plt+0x305842>
    8354:	strmi	r7, [sp], #-1301	; 0xfffffaeb
    8358:			; <UNDEFINED> instruction: 0xf7fb9500
    835c:	blmi	c438a4 <tcgetattr@plt+0xc3f7d4>
    8360:			; <UNDEFINED> instruction: 0xe7a0447b
    8364:	ldmvs	fp, {r2, r3, r8, r9, fp, ip, pc}
    8368:	vqrdmulh.s<illegal width 8>	d2, d0, d11
    836c:	blmi	b68fc0 <tcgetattr@plt+0xb64ef0>
    8370:			; <UNDEFINED> instruction: 0xe7b1447b
    8374:	stcl	7, cr15, [r4], #1004	; 0x3ec
    8378:	ldmib	sp, {r2, r3, r5, r9, sl, sp, lr, pc}^
    837c:	strbt	r4, [fp], #2327	; 0x917
    8380:	andeq	r1, r5, lr, asr r2
    8384:	andeq	r4, r5, r0, ror r4
    8388:	andeq	r4, r5, lr, ror #8
    838c:	andeq	r0, r0, r0, asr #6
    8390:	andeq	r1, r5, lr, lsr #4
    8394:	andeq	r4, r5, r6, lsl r4
    8398:	andeq	r4, r5, r0, lsl r4
    839c:	muleq	r5, r2, r3
    83a0:	andeq	r4, r5, sl, lsr r3
    83a4:	ldrdeq	r1, [r5], -sl
    83a8:	andeq	r4, r5, lr, ror #5
    83ac:	andeq	r9, r3, lr, ror r2
    83b0:	andeq	r4, r5, r6, lsr #1
    83b4:	andeq	sp, r3, r0, lsr #19
    83b8:	andeq	r0, r0, r8, ror #6
    83bc:	andeq	r0, r0, ip, lsr r3
    83c0:	andeq	r3, r5, sl, lsl #27
    83c4:	andeq	r3, r5, r8, asr #26
    83c8:	andeq	r0, r0, r8, lsl #7
    83cc:			; <UNDEFINED> instruction: 0x000395ba
    83d0:	andeq	r3, r5, ip, lsr ip
    83d4:	andeq	r3, r5, sl, ror #23
    83d8:	strdeq	r0, [r0], -r4
    83dc:	andeq	r0, r0, r8, ror r4
    83e0:	andeq	r0, r0, ip, ror #8
    83e4:	andeq	r3, r5, ip, lsr #21
    83e8:	andeq	r3, r5, r0, ror sl
    83ec:	ldrdeq	r8, [r3], -sl
    83f0:	andeq	r8, r3, r8, lsr #23
    83f4:	andeq	r3, r5, lr, lsl #20
    83f8:	andeq	r8, r3, r6, lsl #23
    83fc:	andeq	r8, r3, r2, ror fp
    8400:	andeq	r8, r3, r2, ror #22
    8404:			; <UNDEFINED> instruction: 0x000539bc
    8408:	muleq	r5, lr, r9
    840c:	strdeq	r8, [r3], -lr
    8410:	andeq	r8, r3, r8, lsl #22
    8414:			; <UNDEFINED> instruction: 0x00038abe
    8418:	andeq	r8, r3, r0, lsr #21
    841c:	andeq	r8, r3, r0, asr #21
    8420:	andeq	r3, r5, r0, lsl #18
    8424:	andeq	r8, r3, ip, ror #20
    8428:	bcs	2ec54 <tcgetattr@plt+0x2ab84>
    842c:	blge	fe985630 <tcgetattr@plt+0xfe981560>
    8430:			; <UNDEFINED> instruction: 0xf0002b01
    8434:			; <UNDEFINED> instruction: 0xf8df825d
    8438:	ldrbtmi	r2, [sl], #-1408	; 0xfffffa80
    843c:	mrscs	r9, SP_irq
    8440:	ldrbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    8444:	andls	r4, r1, #64, 12	; 0x4000000
    8448:	rscscc	pc, pc, #79	; 0x4f
    844c:			; <UNDEFINED> instruction: 0xf7fb447b
    8450:			; <UNDEFINED> instruction: 0xf7ffecd6
    8454:			; <UNDEFINED> instruction: 0x4640bb9f
    8458:	stc2	0, cr15, [r6, #76]	; 0x4c
    845c:	mulcc	r0, r8, r8
    8460:			; <UNDEFINED> instruction: 0xf43f2b00
    8464:			; <UNDEFINED> instruction: 0x4640addb
    8468:	movwls	r2, #17153	; 0x4301
    846c:	ldcl	7, cr15, [sl], #-1004	; 0xfffffc14
    8470:	strmi	r3, [r0], #2049	; 0x801
    8474:	movwcs	lr, #1493	; 0x5d5
    8478:			; <UNDEFINED> instruction: 0xf7ff9306
    847c:	movwcs	fp, #6692	; 0x1a24
    8480:	movwls	r9, #61958	; 0xf206
    8484:	movwls	r9, #16402	; 0x4012
    8488:	blt	78648c <tcgetattr@plt+0x7823bc>
    848c:	ldrcs	pc, [r0, #-2271]!	; 0xfffff721
    8490:	movwls	r2, #24832	; 0x6100
    8494:	tstls	pc, sl, ror r4	; <UNPREDICTABLE>
    8498:			; <UNDEFINED> instruction: 0xf8d29104
    849c:	tstls	r2, #8, 6	; 0x20000000
    84a0:	blt	4864a4 <tcgetattr@plt+0x4823d4>
    84a4:	mvnscc	pc, #79	; 0x4f
    84a8:	blls	3816a8 <tcgetattr@plt+0x37d5d8>
    84ac:	movwcc	r9, #6155	; 0x180b
    84b0:	mvnshi	pc, r0
    84b4:	bne	aee900 <tcgetattr@plt+0xaea830>
    84b8:	vqrdmulh.s<illegal width 8>	d15, d3, d1
    84bc:	blx	fe06e916 <tcgetattr@plt+0xfe06a846>
    84c0:	ldrbne	r7, [fp, r3, lsl #2]
    84c4:	cmnne	r1, #199680	; 0x30c00
    84c8:	stmdals	fp, {r0, r1, sl, lr}
    84cc:	stmdbls	sp, {r0, r1, r3, r5, r7, r9, lr}
    84d0:	streq	lr, [r5, -r2, lsr #23]
    84d4:	strtmi	fp, [fp], -r8, lsr #31
    84d8:	svclt	0x00ac4298
    84dc:	bne	ff24ed08 <tcgetattr@plt+0xff24ac38>
    84e0:	svclt	0x00a8428f
    84e4:	svccs	0x0000460f
    84e8:	cmnhi	ip, r0, lsl #6	; <UNPREDICTABLE>
    84ec:	ldrbhi	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    84f0:	ldrbtmi	r9, [r8], #2832	; 0xb10
    84f4:	stmdaeq	r8, {r3, r8, ip, sp, lr, pc}
    84f8:	orrslt	r4, fp, r8, lsr #9
    84fc:	bls	2ef130 <tcgetattr@plt+0x2eb060>
    8500:	svclt	0x00bc42ab
    8504:			; <UNDEFINED> instruction: 0xf808232e
    8508:	cdpne	12, 6, cr3, cr11, cr1, {0}
    850c:	bls	2d8f7c <tcgetattr@plt+0x2d4eac>
    8510:			; <UNDEFINED> instruction: 0x232ebfbc
    8514:	stccc	8, cr15, [r2], {8}
    8518:	addsmi	r1, sl, #2736	; 0xab0
    851c:			; <UNDEFINED> instruction: 0x232ebfbc
    8520:	stccc	8, cr15, [r3], {8}
    8524:	strtcc	pc, [r0], #2271	; 0x8df
    8528:			; <UNDEFINED> instruction: 0xf103447b
    852c:			; <UNDEFINED> instruction: 0xf8d30108
    8530:	bl	fea11158 <tcgetattr@plt+0xfea0d088>
    8534:	cmplt	sl, r1, lsl #2
    8538:	movtvc	pc, #13571	; 0x3503	; <UNPREDICTABLE>
    853c:	orreq	lr, r2, #3072	; 0xc00
    8540:	andsvs	lr, sp, r1
    8544:			; <UNDEFINED> instruction: 0xf853b122
    8548:	bcc	4b960 <tcgetattr@plt+0x47890>
    854c:	lfmle	f4, 2, [r8], #672	; 0x2a0
    8550:	addmi	r9, fp, #11264	; 0x2c00
    8554:	strmi	fp, [fp], -r8, lsr #31
    8558:	movwcs	r9, #779	; 0x30b
    855c:			; <UNDEFINED> instruction: 0xf04f9310
    8560:	movwls	r3, #54271	; 0xd3ff
    8564:	strbmi	lr, [r0], -r8, lsl #9
    8568:			; <UNDEFINED> instruction: 0x462a4619
    856c:			; <UNDEFINED> instruction: 0xf816f7fe
    8570:	ldrbt	r4, [r9], #-1664	; 0xfffff980
    8574:	bcs	2eda0 <tcgetattr@plt+0x2acd0>
    8578:	cfldrdge	mvd15, [r4, #252]	; 0xfc
    857c:	ldrdcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
    8580:			; <UNDEFINED> instruction: 0xf47f4293
    8584:			; <UNDEFINED> instruction: 0xf1bcadcf
    8588:	svclt	0x00180e2d
    858c:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    8590:	andls	lr, lr, #200, 10	; 0x32000000
    8594:	ldrtvs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8598:			; <UNDEFINED> instruction: 0xf44fab1d
    859c:	ldrbtmi	r7, [lr], #-576	; 0xfffffdc0
    85a0:	mcr	6, 0, r4, cr8, cr8, {0}
    85a4:	movwcs	r3, #2576	; 0xa10
    85a8:	movwvc	pc, #35030	; 0x88d6	; <UNPREDICTABLE>
    85ac:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
    85b0:	andcc	pc, r0, r8, lsl #17
    85b4:	mcrcc	8, 1, pc, cr12, cr6, {6}	; <UNPREDICTABLE>
    85b8:	tstls	r7, #24, 14	; 0x600000
    85bc:	bl	5465b0 <tcgetattr@plt+0x5424e0>
    85c0:	rsbsmi	r7, sl, #2293760	; 0x230000
    85c4:	movwcs	pc, #35014	; 0x88c6	; <UNPREDICTABLE>
    85c8:	andsls	r2, r9, r8, ror #22
    85cc:	adchi	pc, fp, r0, asr #32
    85d0:	vpmax.s8	d25, d2, d9
    85d4:	ldmpl	r7, {r4, r8, r9, sp, lr}^
    85d8:	movwcs	r9, #2795	; 0xaeb
    85dc:	movwls	r4, #1592	; 0x638
    85e0:	andcs	r1, r5, #20736	; 0x5100
    85e4:	stmdbls	r9, {r0, r8, ip, pc}
    85e8:			; <UNDEFINED> instruction: 0xf8f2f7ff
    85ec:	ldmdals	r7, {r3, r4, r5, r6, r7, r9, fp, lr}
    85f0:			; <UNDEFINED> instruction: 0xf8d2447a
    85f4:	strmi	r1, [r3], -ip, lsr #28
    85f8:	svclt	0x00d44281
    85fc:	movwcs	r2, #4864	; 0x1300
    8600:	svclt	0x00082900
    8604:	tstlt	fp, r1, lsl #6
    8608:	cdpeq	8, 2, cr15, cr12, cr2, {6}
    860c:	ldrbtmi	r4, [r9], #-2545	; 0xfffff60f
    8610:	tstls	r7, r8, lsl #2
    8614:			; <UNDEFINED> instruction: 0xf7fb4608
    8618:	ldmdbls	r7, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    861c:	vsubl.s8	q10, d16, d24
    8620:	stfmip	f0, [sp, #248]!	; 0xf8
    8624:	subvc	pc, r0, #1325400064	; 0x4f000000
    8628:	bne	443e90 <tcgetattr@plt+0x43fdc0>
    862c:			; <UNDEFINED> instruction: 0xf105447d
    8630:	ldrtmi	r0, [r0], -r8, lsl #12
    8634:	b	ffdc6628 <tcgetattr@plt+0xffdc2558>
    8638:	movwcs	pc, #35029	; 0x88d5	; <UNPREDICTABLE>
    863c:	addsmi	r9, r3, #24, 22	; 0x6000
    8640:	blge	feec6144 <tcgetattr@plt+0xfeec2074>
    8644:			; <UNDEFINED> instruction: 0xf5059b18
    8648:	bl	64b58 <tcgetattr@plt+0x60a88>
    864c:	bl	fea08c5c <tcgetattr@plt+0xfea04b8c>
    8650:	bl	149e70 <tcgetattr@plt+0x145da0>
    8654:			; <UNDEFINED> instruction: 0xf5030383
    8658:			; <UNDEFINED> instruction: 0xf8537342
    865c:	addsmi	r2, r9, #4, 30
    8660:	andsvs	r4, sl, r2, lsr r4
    8664:			; <UNDEFINED> instruction: 0xf7ffd1f9
    8668:	bmi	ff73750c <tcgetattr@plt+0xff73343c>
    866c:	ldrbtmi	r2, [sl], #-769	; 0xfffffcff
    8670:	bls	282208 <tcgetattr@plt+0x27e138>
    8674:			; <UNDEFINED> instruction: 0xf43f2a00
    8678:	vqdmulh.s<illegal width 8>	q13, q1, <illegal reg q15.5>
    867c:	ldmpl	r3, {r4, r8, r9, sp, lr}^
    8680:			; <UNDEFINED> instruction: 0xf43f2b00
    8684:	ldmdavc	fp, {r0, r3, r5, r6, r8, r9, fp, sp, pc}
    8688:	orrle	r2, r3, r0, lsl #22
    868c:	bllt	1946690 <tcgetattr@plt+0x19425c0>
    8690:			; <UNDEFINED> instruction: 0xf1089908
    8694:	stmdbcs	r0, {r0, r8, r9}
    8698:	tsthi	r4, r0	; <UNPREDICTABLE>
    869c:	ldrmi	r9, [r3], r5, lsl #18
    86a0:			; <UNDEFINED> instruction: 0xf888227f
    86a4:	mrscc	r2, (UNDEF: 1)
    86a8:			; <UNDEFINED> instruction: 0x91054698
    86ac:	stmdblt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    86b0:	ldrbtmi	r4, [fp], #-3019	; 0xfffff435
    86b4:	bl	fea152dc <tcgetattr@plt+0xfea1120c>
    86b8:			; <UNDEFINED> instruction: 0xf7ff0303
    86bc:	stmdacs	fp!, {r1, r2, r6, r7, r8, r9, fp, ip, sp, pc}
    86c0:	bls	2fcadc <tcgetattr@plt+0x2f8a0c>
    86c4:	b	8cf218 <tcgetattr@plt+0x8cb148>
    86c8:			; <UNDEFINED> instruction: 0xf7ff75e3
    86cc:	bls	5f75e4 <tcgetattr@plt+0x5f3514>
    86d0:	movwmi	r9, #43272	; 0xa908
    86d4:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    86d8:	ldrbtmi	r4, [sp], #-3522	; 0xfffff23e
    86dc:	bl	fea15b04 <tcgetattr@plt+0xfea11a34>
    86e0:	b	949afc <tcgetattr@plt+0x945a2c>
    86e4:			; <UNDEFINED> instruction: 0xf7ff75e5
    86e8:			; <UNDEFINED> instruction: 0xf896bbb6
    86ec:			; <UNDEFINED> instruction: 0xf1063080
    86f0:	ldrb	r0, [fp, #-1152]	; 0xfffffb80
    86f4:	bl	fea2f350 <tcgetattr@plt+0xfea2b280>
    86f8:	movwls	r0, #45827	; 0xb303
    86fc:	vsubl.s8	q2, d16, d27
    8700:	blmi	fee68bf0 <tcgetattr@plt+0xfee64b20>
    8704:	ldrbtmi	r2, [fp], #-544	; 0xfffffde0
    8708:			; <UNDEFINED> instruction: 0xf8083308
    870c:	bl	fea13318 <tcgetattr@plt+0xfea0f248>
    8710:	adcmi	r0, r9, #-1073741824	; 0xc0000000
    8714:	movwcs	sp, #3065	; 0xbf9
    8718:	tstls	r0, #-1073741822	; 0xc0000002
    871c:	mvnscc	pc, #79	; 0x4f
    8720:			; <UNDEFINED> instruction: 0xf7ff930d
    8724:	blls	3b75e0 <tcgetattr@plt+0x3b3510>
    8728:	ldreq	pc, [r4, -r3, lsl #2]
    872c:	blls	1e299c <tcgetattr@plt+0x1de8cc>
    8730:	bcs	2279c <tcgetattr@plt+0x1e6cc>
    8734:	sbcshi	pc, r6, r0
    8738:	blx	fec2e79c <tcgetattr@plt+0xfec2a6cc>
    873c:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
    8740:	svclt	0x00c84290
    8744:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    8748:	svclt	0x00182b00
    874c:	andsls	r4, r7, r0, lsl r6
    8750:	ldmdbvs	r3, {r1, r2, r3, r9, fp, ip, pc}
    8754:			; <UNDEFINED> instruction: 0xf6ff4299
    8758:			; <UNDEFINED> instruction: 0xf8d2af3f
    875c:			; <UNDEFINED> instruction: 0xf0070314
    8760:			; <UNDEFINED> instruction: 0xf1b0fdb5
    8764:			; <UNDEFINED> instruction: 0x46823fff
    8768:			; <UNDEFINED> instruction: 0x2600bf18
    876c:	svcge	0x0034f43f
    8770:	subvc	pc, r0, #830472192	; 0x31800000
    8774:			; <UNDEFINED> instruction: 0x465019b9
    8778:	stmia	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    877c:	vsub.i8	d18, d0, d0
    8780:	stmdacs	r1, {r1, r3, r4, r5, r7, pc}
    8784:	eorle	r4, r3, r6, lsl #8
    8788:			; <UNDEFINED> instruction: 0xf106990e
    878c:	movwcs	r0, #4626	; 0x1212
    8790:	and	r4, r2, sl, lsl #8
    8794:	addmi	r3, r3, #67108864	; 0x4000000
    8798:			; <UNDEFINED> instruction: 0xf812d01a
    879c:	stmdbcs	sl, {r0, r8, fp, ip}
    87a0:	addsmi	sp, r8, #248, 2	; 0x3e
    87a4:			; <UNDEFINED> instruction: 0xf5b6bf08
    87a8:	tstle	sl, r0, asr #30
    87ac:	strbvc	pc, [r0], pc, asr #8	; <UNPREDICTABLE>
    87b0:	movtvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    87b4:	bne	fe6da084 <tcgetattr@plt+0xfe6d5fb4>
    87b8:	ldmne	r9!, {r3, r4, r5, r9, sl, lr}^
    87bc:	stmia	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    87c0:	addsmi	lr, r8, #56098816	; 0x3580000
    87c4:	ldrmi	fp, [sl], -r2, asr #31
    87c8:			; <UNDEFINED> instruction: 0x46164633
    87cc:	ubfx	sp, r0, #27, #19
    87d0:	svcvc	0x0040f5b6
    87d4:	strb	sp, [r9, ip, asr #3]!
    87d8:	tstmi	sl, #94208	; 0x17000
    87dc:	blge	19059e0 <tcgetattr@plt+0x1901910>
    87e0:	bllt	9c67e4 <tcgetattr@plt+0x9c2714>
    87e4:	bne	4ceef0 <tcgetattr@plt+0x4cae20>
    87e8:	svclt	0x00bc428a
    87ec:			; <UNDEFINED> instruction: 0x4657469a
    87f0:	blne	ff6bf428 <tcgetattr@plt+0xff6bb358>
    87f4:	bcs	1a2e4 <tcgetattr@plt+0x16214>
    87f8:	blmi	1f3fc20 <tcgetattr@plt+0x1f3bb50>
    87fc:			; <UNDEFINED> instruction: 0xf103447b
    8800:	blls	2c8828 <tcgetattr@plt+0x2c4758>
    8804:	ldrmi	r4, [r8], #-1025	; 0xfffffbff
    8808:	stmia	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    880c:	bl	fea1b5f4 <tcgetattr@plt+0xfea17524>
    8810:	ldrbtmi	r0, [fp], #-2058	; 0xfffff7f6
    8814:	movwne	pc, #35027	; 0x88d3	; <UNPREDICTABLE>
    8818:			; <UNDEFINED> instruction: 0xf503b181
    881c:	stmdals	fp, {r0, r1, r6, r8, r9, ip, sp, lr}
    8820:	addeq	lr, r1, #3072	; 0xc00
    8824:	blne	ff700840 <tcgetattr@plt+0xff6fc770>
    8828:	svclt	0x00b84283
    882c:	andsvs	r4, r3, r3, lsl #12
    8830:			; <UNDEFINED> instruction: 0xf852b121
    8834:	stmdbcc	r1, {r2, r8, sl, fp, ip, sp}
    8838:	blle	ffd192a0 <tcgetattr@plt+0xffd151d0>
    883c:	ldmdals	r0, {r0, r2, r3, r5, r6, r8, r9, fp, lr}
    8840:			; <UNDEFINED> instruction: 0xf103447b
    8844:	bl	fea0906c <tcgetattr@plt+0xfea04f9c>
    8848:	stmdacs	r0, {r1, r8}
    884c:	addhi	pc, sp, r0
    8850:	addmi	r9, sl, #45056	; 0xb000
    8854:	ldmne	fp, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    8858:	andsvc	r2, sl, #-536870910	; 0xe0000002
    885c:	mrrcne	11, 0, r9, sl, cr11
    8860:	ble	119290 <tcgetattr@plt+0x1151c0>
    8864:	eorcs	r4, lr, r4, ror #22
    8868:	ldrmi	r4, [r3], #-1147	; 0xfffffb85
    886c:	blls	2e50d4 <tcgetattr@plt+0x2e1004>
    8870:	addmi	r1, sl, #39424	; 0x9a00
    8874:	blmi	187f08c <tcgetattr@plt+0x187afbc>
    8878:	ldrbtmi	r2, [fp], #-46	; 0xffffffd2
    887c:	andsvc	r4, r8, #318767104	; 0x13000000
    8880:			; <UNDEFINED> instruction: 0xf6bf428d
    8884:			; <UNDEFINED> instruction: 0xf8dfae65
    8888:	ldrbtmi	r8, [r8], #376	; 0x178
    888c:	stmdaeq	r8, {r3, r8, ip, sp, lr, pc}
    8890:	ldrt	r4, [r3], -r8, lsr #9
    8894:	strmi	r2, [r3], -r0, lsl #2
    8898:	andls	r9, sp, r1, lsl r1
    889c:	mrc	6, 0, lr, cr8, cr5, {0}
    88a0:	vmovne	s0, s1, r3, r2
    88a4:			; <UNDEFINED> instruction: 0x46289d19
    88a8:			; <UNDEFINED> instruction: 0xf5031b5b
    88ac:			; <UNDEFINED> instruction: 0xf7fb7340
    88b0:	ldrt	lr, [r6], r4, lsl #19
    88b4:	ldrmi	r4, [r1], -r8, lsr #12
    88b8:	mrc2	0, 4, pc, cr0, cr12, {0}
    88bc:			; <UNDEFINED> instruction: 0xf43f1c43
    88c0:	ldr	sl, [r1], #2635	; 0xa4b
    88c4:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
    88c8:			; <UNDEFINED> instruction: 0xf7fe4698
    88cc:	blls	1f88c4 <tcgetattr@plt+0x1f47f4>
    88d0:	tstls	r4, sl, lsl r8
    88d4:	andvs	r6, r3, fp, lsl r8
    88d8:	stmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    88dc:	andls	r9, ip, r4, lsl #18
    88e0:	stmdblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    88e4:	ldmvs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}^
    88e8:			; <UNDEFINED> instruction: 0xf47f2b00
    88ec:	uhasx	sl, r3, r1
    88f0:	ldrbtmi	r4, [sl], #-2628	; 0xfffff5bc
    88f4:	ldrbmi	lr, [r0], -r2, lsr #11
    88f8:	bl	ff1c68ec <tcgetattr@plt+0xff1c281c>
    88fc:	movwcs	r9, #43534	; 0xaa0e
    8900:	tstcc	r3, #8519680	; 0x820000	; <UNPREDICTABLE>
    8904:	expnesp	f3, #0.5
    8908:	cfldrsvc	mvf4, [r2, #-104]	; 0xffffff98
    890c:	svclt	0x00082a0a
    8910:	bls	39a190 <tcgetattr@plt+0x3960c0>
    8914:	ldrmi	r2, [r6], #-768	; 0xfffffd00
    8918:	tsteq	r5, r2, lsl #2	; <UNPREDICTABLE>
    891c:	cfldr32vc	mvfx7, [r3, #-204]	; 0xffffff34
    8920:	ldmdblt	r3!, {r1, r3, r4, r5, r9, sl, lr}^
    8924:			; <UNDEFINED> instruction: 0xf1a3e013
    8928:	blx	fec08944 <tcgetattr@plt+0xfec04874>
    892c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    8930:	svclt	0x00c82b1f
    8934:	andeq	pc, r1, r0, asr #32
    8938:	stmdblt	r8!, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}
    893c:	blcc	86988 <tcgetattr@plt+0x828b8>
    8940:	blcs	274df4 <tcgetattr@plt+0x270d24>
    8944:			; <UNDEFINED> instruction: 0x2320d1ef
    8948:	blcc	86958 <tcgetattr@plt+0x82888>
    894c:	mrcge	7, 0, lr, cr10, cr6, {7}
    8950:	andsvc	r2, r3, r0, lsl #6
    8954:			; <UNDEFINED> instruction: 0xf7fb4630
    8958:	stmdbls	lr, {r2, r5, r6, fp, sp, lr, pc}
    895c:	stmiavs	fp, {r1, r4, r5, fp, sp, lr}^
    8960:	tstvs	fp, r3, lsl r4
    8964:	bne	ff30224c <tcgetattr@plt+0xff2fe17c>
    8968:	addmi	lr, sp, #181403648	; 0xad00000
    896c:	ldclge	6, cr15, [r0, #764]!	; 0x2fc
    8970:	stmdaeq	r5, {r1, r8, r9, fp, sp, lr, pc}
    8974:	movwcs	lr, #1494	; 0x5d6
    8978:			; <UNDEFINED> instruction: 0xf04f9310
    897c:	movwls	r3, #54271	; 0xd3ff
    8980:	blt	1fc6984 <tcgetattr@plt+0x1fc28b4>
    8984:	ldrbtmi	r4, [sl], #-2592	; 0xfffff5e0
    8988:	stmdavc	fp!, {r6, r7, sl, sp, lr, pc}
    898c:			; <UNDEFINED> instruction: 0xf47f2b2d
    8990:	strt	sl, [r9], #-2531	; 0xfffff61d
    8994:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
    8998:			; <UNDEFINED> instruction: 0xf7fbe49e
    899c:	blmi	742be4 <tcgetattr@plt+0x73eb14>
    89a0:	ldrbt	r4, [r3], #-1147	; 0xfffffb85
    89a4:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    89a8:	bmi	701c08 <tcgetattr@plt+0x6fdb38>
    89ac:	strt	r4, [sp], #1146	; 0x47a
    89b0:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    89b4:	svclt	0x0000e4bb
    89b8:	andeq	r8, r3, r2, asr #19
    89bc:			; <UNDEFINED> instruction: 0x000389bc
    89c0:	andeq	r3, r5, ip, asr #15
    89c4:	andeq	r3, r5, lr, ror #14
    89c8:	andeq	r3, r5, r8, lsr r7
    89cc:	andeq	r3, r5, r2, asr #13
    89d0:	andeq	r3, r5, r0, ror r6
    89d4:	andeq	r3, r5, r2, asr r6
    89d8:	andeq	r3, r5, r4, lsr r6
    89dc:	andeq	r8, r3, sl, lsl #15
    89e0:	andeq	r3, r5, lr, lsr #11
    89e4:	andeq	r3, r5, r6, lsl #11
    89e8:	andeq	r3, r5, sl, asr r5
    89ec:	andeq	r3, r5, r4, ror #8
    89f0:	andeq	r3, r5, lr, asr #8
    89f4:	andeq	r3, r5, r0, lsr #8
    89f8:	strdeq	r3, [r5], -r8
    89fc:	andeq	r3, r5, r6, ror #7
    8a00:	ldrdeq	r3, [r5], -r6
    8a04:	andeq	r8, r3, r6, lsl #10
    8a08:	andeq	r8, r3, r6, asr #8
    8a0c:	andeq	r8, r3, r2, asr #8
    8a10:	andeq	r8, r3, r0, asr #8
    8a14:	andeq	r8, r3, sl, lsr #8
    8a18:	andeq	r8, r3, r8, lsl r4
    8a1c:	andeq	r8, r3, lr, lsr #8
    8a20:	ldrbmi	lr, [r0, sp, lsr #18]!
    8a24:	addlt	r4, r4, r4, lsl #12
    8a28:			; <UNDEFINED> instruction: 0xf02f2000
    8a2c:			; <UNDEFINED> instruction: 0xf8dffcb3
    8a30:	ldrbtmi	r9, [r9], #200	; 0xc8
    8a34:	andlt	fp, r4, r0, lsl r9
    8a38:			; <UNDEFINED> instruction: 0x87f0e8bd
    8a3c:			; <UNDEFINED> instruction: 0xf02f2000
    8a40:	blmi	bc7f34 <tcgetattr@plt+0xbc3e64>
    8a44:	bvs	fe759c38 <tcgetattr@plt+0xfe755b68>
    8a48:	suble	r2, r8, r0, lsl #26
    8a4c:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    8a50:	blx	5a2da <tcgetattr@plt+0x5620a>
    8a54:			; <UNDEFINED> instruction: 0xf033f105
    8a58:			; <UNDEFINED> instruction: 0x4620fa79
    8a5c:			; <UNDEFINED> instruction: 0xf906f033
    8a60:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    8a64:	mrccc	8, 1, APSR_nzcv, cr0, cr3, {6}
    8a68:	rscle	r2, r4, r0, lsl #22
    8a6c:			; <UNDEFINED> instruction: 0xf8594b25
    8a70:	ldmdavs	ip, {r0, r1, ip, sp}
    8a74:	sbcsle	r2, lr, r0, lsl #24
    8a78:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
    8a7c:	ldrtne	pc, [r8], -r2, asr #12	; <UNPREDICTABLE>
    8a80:	ldrne	pc, [ip, -r2, asr #12]!
    8a84:	stmibpl	r3!, {r1, r3, r4, r5, r6, r7, sl, lr}
    8a88:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    8a8c:	stmibpl	r2!, {r0, r1, r3, r8, r9, ip, sp, pc}^
    8a90:	ldrdcc	pc, [ip], -sl	; <UNPREDICTABLE>
    8a94:	mvnpl	r1, r1, asr r9
    8a98:	svclt	0x00b4429a
    8a9c:	andcs	r2, r1, #0, 4
    8aa0:	svclt	0x00ac4299
    8aa4:			; <UNDEFINED> instruction: 0xf0424613
    8aa8:	ldmiblt	r3, {r0, r8, r9}
    8aac:	eorcs	r4, r5, #1507328	; 0x170000
    8ab0:			; <UNDEFINED> instruction: 0xf8594621
    8ab4:	stmib	sp, {}^	; <UNPREDICTABLE>
    8ab8:	stmdavs	r0, {r8, r9, ip, sp}
    8abc:	mcr2	7, 4, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    8ac0:			; <UNDEFINED> instruction: 0xf7fb9003
    8ac4:	stmdbls	r3, {r4, r6, r8, fp, sp, lr, pc}
    8ac8:			; <UNDEFINED> instruction: 0xf8d84602
    8acc:			; <UNDEFINED> instruction: 0xf02f0000
    8ad0:	stmdavs	r4!, {r0, r1, r6, r7, sl, fp, ip, sp, lr, pc}
    8ad4:	bicsle	r2, r6, r0, lsl #24
    8ad8:	pop	{r2, ip, sp, pc}
    8adc:	bvs	ff76aaa4 <tcgetattr@plt+0xff7669d4>
    8ae0:	msrvs	SPSR_sxc, #1610612740	; 0x60000004
    8ae4:	msrvs	SPSR_sx, #1610612748	; 0x6000000c
    8ae8:	blx	fe0d5f02 <tcgetattr@plt+0xfe0d1e32>
    8aec:	strbne	r2, [sp, r5, lsl #6]!
    8af0:	strbeq	lr, [r3, #-3029]!	; 0xfffff42b
    8af4:			; <UNDEFINED> instruction: 0xe7a9d0b4
    8af8:	andeq	r0, r5, r2, lsl r0
    8afc:	andeq	r0, r5, r0, asr #11
    8b00:	strdeq	r3, [r5], -lr
    8b04:	andeq	r0, r0, ip, lsr r4
    8b08:	andeq	r0, r5, r0, lsl #11
    8b0c:	andeq	r0, r0, r4, asr #10
    8b10:	svcmi	0x00f0e92d
    8b14:	stmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8b18:	blhi	c3fd4 <tcgetattr@plt+0xbff04>
    8b1c:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8b20:			; <UNDEFINED> instruction: 0xf8df447a
    8b24:			; <UNDEFINED> instruction: 0xf8dfa848
    8b28:	ldmpl	r3, {r3, r6, fp, ip, pc}^
    8b2c:	strdlt	r4, [r5], sl	; <UNPREDICTABLE>
    8b30:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
    8b34:			; <UNDEFINED> instruction: 0xf04f9323
    8b38:			; <UNDEFINED> instruction: 0xf8da0300
    8b3c:	blcs	14b44 <tcgetattr@plt+0x10a74>
    8b40:	msrhi	SPSR_, #64	; 0x40
    8b44:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8b48:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8b4c:			; <UNDEFINED> instruction: 0xf0402b00
    8b50:			; <UNDEFINED> instruction: 0xf8df814a
    8b54:			; <UNDEFINED> instruction: 0xf8593824
    8b58:	movwls	r3, #45059	; 0xb003
    8b5c:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8b60:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8b64:			; <UNDEFINED> instruction: 0xf8df681c
    8b68:	stccs	8, cr3, [r0], {24}
    8b6c:	mvnshi	pc, #0
    8b70:	ldmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8b74:	ldrtne	pc, [r0], -r2, asr #12	; <UNPREDICTABLE>
    8b78:	stmdage	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8b7c:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8b80:			; <UNDEFINED> instruction: 0xf8df447a
    8b84:	ldrbtmi	r8, [sl], #2056	; 0x808
    8b88:	bcs	fe4443b0 <tcgetattr@plt+0xfe4402e0>
    8b8c:	mcr	4, 0, r4, cr8, cr8, {7}
    8b90:	strls	sl, [r5, #-2576]	; 0xfffff5f0
    8b94:	stmdavs	r4!, {r0, sp, lr, pc}
    8b98:	stmibpl	r3!, {r2, r8, r9, ip, sp, pc}
    8b9c:	beq	1c37b4 <tcgetattr@plt+0x1bf6e4>
    8ba0:	streq	pc, [r2, -r3, lsr #32]
    8ba4:	svclt	0x00182f01
    8ba8:	strpl	pc, [r5, -r4, lsl #10]!
    8bac:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
    8bb0:	blcs	a2ca4 <tcgetattr@plt+0x9ebd4>
    8bb4:	cmnhi	r9, r0	; <UNPREDICTABLE>
    8bb8:	movtne	pc, #34370	; 0x8642	; <UNPREDICTABLE>
    8bbc:	stmiapl	r3!, {r1, r5, r6, r7, fp, ip}^
    8bc0:	mvnle	r2, r2, lsl #22
    8bc4:	blcs	22f58 <tcgetattr@plt+0x1ee88>
    8bc8:	movwcs	sp, #4325	; 0x10e5
    8bcc:	cmncs	r6, r0, lsr #12
    8bd0:			; <UNDEFINED> instruction: 0xf0036013
    8bd4:	stmdavs	r4!, {r0, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    8bd8:	bicsle	r2, lr, r0, lsl #24
    8bdc:	ldmdavs	sp, {r0, r1, r3, r8, r9, fp, ip, pc}
    8be0:	andsvs	r9, sp, r5, lsl #22
    8be4:			; <UNDEFINED> instruction: 0xf0002d00
    8be8:			; <UNDEFINED> instruction: 0xf04f80ee
    8bec:			; <UNDEFINED> instruction: 0xf8cd0a00
    8bf0:			; <UNDEFINED> instruction: 0xf8d59018
    8bf4:	blcs	5531c <tcgetattr@plt+0x5124c>
    8bf8:	addshi	pc, lr, r0
    8bfc:	ldrsbhi	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
    8c00:	svceq	0x0000f1b8
    8c04:	addshi	pc, r8, r0
    8c08:	and	r4, r6, r4, asr #12
    8c0c:	vqsub.u8	d4, d16, d14
    8c10:	stmdavs	r4!, {r4, r6, r7, r8, pc}
    8c14:			; <UNDEFINED> instruction: 0xf0002c00
    8c18:	bvs	18e8e5c <tcgetattr@plt+0x18e4d8c>
    8c1c:	ldmdavs	r9, {r1, r2, r3, r4, r6, r7, fp, sp, lr}^
    8c20:			; <UNDEFINED> instruction: 0xf8d4691a
    8c24:	adcsmi	r3, r1, #132	; 0x84
    8c28:			; <UNDEFINED> instruction: 0x1090f8d4
    8c2c:			; <UNDEFINED> instruction: 0xf106bf08
    8c30:	bl	96834 <tcgetattr@plt+0x92764>
    8c34:	strmi	r0, [r8, #2051]	; 0x803
    8c38:	eorshi	pc, r0, #192, 4
    8c3c:			; <UNDEFINED> instruction: 0x3094f8d4
    8c40:	vqrshl.u8	d4, d8, d16
    8c44:			; <UNDEFINED> instruction: 0xf8d48282
    8c48:			; <UNDEFINED> instruction: 0xf8d41080
    8c4c:	strmi	r2, [lr], #-136	; 0xffffff78
    8c50:	ldrdcc	pc, [ip], r4
    8c54:	ble	ff6596b4 <tcgetattr@plt+0xff6555e4>
    8c58:	blne	fe58f6cc <tcgetattr@plt+0xfe58b5fc>
    8c5c:	strtmi	r3, [r0], -r1, lsl #6
    8c60:	bicsvc	lr, r3, #3072	; 0xc00
    8c64:	adcsmi	r1, r7, #95	; 0x5f
    8c68:			; <UNDEFINED> instruction: 0x4637bfb8
    8c6c:	addsmi	r1, sl, #3325952	; 0x32c000
    8c70:	svclt	0x00bc46b9
    8c74:	stmdbeq	r1, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    8c78:			; <UNDEFINED> instruction: 0xf8c44613
    8c7c:			; <UNDEFINED> instruction: 0xf0373080
    8c80:	stmdbls	r5, {r0, r1, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    8c84:	ldrdhi	pc, [r4], -r4	; <UNPREDICTABLE>
    8c88:	rscscc	pc, pc, #79	; 0x4f
    8c8c:	stmdavs	r9, {r1, r2, fp, ip, pc}
    8c90:	usatcc	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    8c94:			; <UNDEFINED> instruction: 0x6018f8d8
    8c98:	ldrmi	r9, [r1], -r7, lsl #2
    8c9c:	ldrmi	r5, [r0], -r5, asr #17
    8ca0:	movwcs	r9, #5642	; 0x160a
    8ca4:	ldrdvc	pc, [r4], -r8
    8ca8:	ldrmi	r6, [r9, #2094]!	; 0x82e
    8cac:	svclt	0x00a89608
    8cb0:			; <UNDEFINED> instruction: 0xf8d846b9
    8cb4:	bvs	fe9e0cbc <tcgetattr@plt+0xfe9dcbec>
    8cb8:	andhi	pc, r0, r5, asr #17
    8cbc:	cfmadd32ls	mvax0, mvfx9, mvfx10, mvfx9
    8cc0:	strcs	r9, [r0, -sl, lsl #14]
    8cc4:			; <UNDEFINED> instruction: 0xf8c868b6
    8cc8:	adcvs	r4, r7, #0
    8ccc:	stmdavs	r8!, {r4, r5, r7, r8, r9, sl, lr}
    8cd0:	adcsmi	r6, fp, #8585216	; 0x830000
    8cd4:			; <UNDEFINED> instruction: 0xf1c9dd1b
    8cd8:			; <UNDEFINED> instruction: 0xf1090b00
    8cdc:			; <UNDEFINED> instruction: 0x463e39ff
    8ce0:	bge	8341c <tcgetattr@plt+0x7f34c>
    8ce4:	stmdavs	r7, {r1, r4, r5, r9, sl, lr}^
    8ce8:	ldrbmi	r2, [r9], -r0, lsl #6
    8cec:	strls	r3, [r0, -r1, lsl #30]
    8cf0:	cdp2	0, 8, cr15, cr8, cr15, {1}
    8cf4:	movwcs	r6, #6191	; 0x182f
    8cf8:			; <UNDEFINED> instruction: 0x464a4630
    8cfc:	ldmibvs	pc!, {r8, sp}	; <UNPREDICTABLE>
    8d00:	ldmvs	pc!, {r1, r2, r3, r4, sl, lr}	; <UNPREDICTABLE>
    8d04:	stmdavs	r8!, {r3, r4, r5, r7, r8, r9, sl, lr}
    8d08:	adcsmi	r6, r3, #8585216	; 0x830000
    8d0c:	stmdavs	r3!, {r3, r5, r6, r7, sl, fp, ip, lr, pc}^
    8d10:	ldrsbcc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    8d14:			; <UNDEFINED> instruction: 0xf00042a3
    8d18:	blls	2296cc <tcgetattr@plt+0x2255fc>
    8d1c:	blls	260dd0 <tcgetattr@plt+0x25cd00>
    8d20:	andcc	pc, r0, r8, asr #17
    8d24:	adcvs	r9, r3, #10240	; 0x2800
    8d28:	stmdavs	r4!, {r0, r2, r8, r9, fp, ip, pc}
    8d2c:	blls	1da59c <tcgetattr@plt+0x1d64cc>
    8d30:	stccs	0, cr6, [r0], {19}
    8d34:	svcge	0x0071f47f
    8d38:	ldmdavs	r3, {r0, r2, r9, fp, ip, pc}
    8d3c:	andsvs	r6, r5, sp, lsl r8
    8d40:			; <UNDEFINED> instruction: 0xf47f2d00
    8d44:	blls	2f4aa4 <tcgetattr@plt+0x2f09d4>
    8d48:			; <UNDEFINED> instruction: 0x9018f8dd
    8d4c:	blls	162dc4 <tcgetattr@plt+0x15ecf4>
    8d50:	stccs	0, cr6, [r0], {28}
    8d54:			; <UNDEFINED> instruction: 0x4698d037
    8d58:			; <UNDEFINED> instruction: 0xf8d4e02a
    8d5c:	cmplt	sl, #208	; 0xd0
    8d60:	movtlt	r6, #43026	; 0xa812
    8d64:	ldrsbcs	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
    8d68:			; <UNDEFINED> instruction: 0x1624f8df
    8d6c:			; <UNDEFINED> instruction: 0xf8596a56
    8d70:			; <UNDEFINED> instruction: 0xf8d27001
    8d74:	ldmibvs	r1!, {r3, r5, sp, pc}
    8d78:			; <UNDEFINED> instruction: 0xf8d6683b
    8d7c:	stmibvs	r9, {ip, sp, pc}
    8d80:	eorsvs	r6, r2, lr, lsr r0
    8d84:	movwls	r6, #21141	; 0x5295
    8d88:	ldmdavs	r8!, {r3, r7, r8, r9, sl, lr}
    8d8c:	andne	lr, r3, #208, 18	; 0x340000
    8d90:	ldc2l	0, cr15, [r0, #188]	; 0xbc
    8d94:	ldrdcs	pc, [r0], -r8
    8d98:	stmdavs	r4!, {r0, r2, r8, r9, fp, ip, pc}
    8d9c:	ldrsbcs	pc, [r4], #130	; 0x82	; <UNPREDICTABLE>
    8da0:			; <UNDEFINED> instruction: 0xf8c6603b
    8da4:			; <UNDEFINED> instruction: 0xf8c2b000
    8da8:			; <UNDEFINED> instruction: 0xf8c8a028
    8dac:	cmplt	r4, r0
    8db0:	ldrdcs	pc, [r8, #132]	; 0x84
    8db4:	bicsle	r2, r0, r1, lsl #20
    8db8:	ldrdmi	pc, [r0], -r8
    8dbc:			; <UNDEFINED> instruction: 0xf8c86824
    8dc0:	stccs	0, cr4, [r0], {-0}
    8dc4:			; <UNDEFINED> instruction: 0xf8dfd1f4
    8dc8:			; <UNDEFINED> instruction: 0xf8df25cc
    8dcc:	ldrbtmi	r3, [sl], #-1436	; 0xfffffa64
    8dd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8dd4:	subsmi	r9, sl, r3, lsr #22
    8dd8:	sbchi	pc, r2, #64	; 0x40
    8ddc:	ldc	0, cr11, [sp], #148	; 0x94
    8de0:	pop	{r1, r8, r9, fp, pc}
    8de4:			; <UNDEFINED> instruction: 0xf8df8ff0
    8de8:			; <UNDEFINED> instruction: 0xf85935b0
    8dec:	ldmdavs	fp, {r0, r1, ip, sp}
    8df0:			; <UNDEFINED> instruction: 0xf0002b00
    8df4:			; <UNDEFINED> instruction: 0xf8df82ac
    8df8:			; <UNDEFINED> instruction: 0xf8592580
    8dfc:	andls	r2, fp, #2
    8e00:	orrlt	r6, sl, r2, lsl r8
    8e04:	tstcc	r1, r1, asr #4	; <UNPREDICTABLE>
    8e08:			; <UNDEFINED> instruction: 0xf88d5c52
    8e0c:	mrcvs	0, 4, r2, cr10, cr0, {1}
    8e10:	ldmdavs	r1, {r1, r5, r8, ip, sp, pc}
    8e14:	svclt	0x004804c9
    8e18:	strle	r6, [r1], #-2192	; 0xfffff770
    8e1c:	teqeq	ip, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    8e20:	andcs	sl, r1, #12, 18	; 0x30000
    8e24:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e28:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    8e2c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    8e30:			; <UNDEFINED> instruction: 0xe693605a
    8e34:	andle	r2, r7, r3, lsl #22
    8e38:	strbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    8e3c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8e40:	svccc	0x0000681f
    8e44:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    8e48:	ldmdavs	r8, {r0, r1, r3, r8, r9, fp, ip, pc}
    8e4c:			; <UNDEFINED> instruction: 0xf8ca2300
    8e50:	eorvs	r3, r8, r0
    8e54:			; <UNDEFINED> instruction: 0xf04fb1d0
    8e58:			; <UNDEFINED> instruction: 0xf8d00b02
    8e5c:	blcs	151a4 <tcgetattr@plt+0x110d4>
    8e60:			; <UNDEFINED> instruction: 0xf104d046
    8e64:	and	r0, r2, ip, lsl #2
    8e68:	blcs	22edc <tcgetattr@plt+0x1ee0c>
    8e6c:	bvs	16bcf74 <tcgetattr@plt+0x16b8ea4>
    8e70:	addmi	r6, sl, #335872	; 0x52000
    8e74:	strdlt	sp, [r7, -r8]!
    8e78:	orrmi	pc, r8, #268435460	; 0x10000004
    8e7c:	blcs	1f190 <tcgetattr@plt+0x1b0c0>
    8e80:	stmdavs	r8!, {r2, r3, r6, ip, lr, pc}
    8e84:	eorvs	r6, r8, r0, lsl #16
    8e88:	mvnle	r2, r0, lsl #16
    8e8c:	strpl	pc, [r5, -r4, lsl #10]!
    8e90:	blcs	a2f84 <tcgetattr@plt+0x9eeb4>
    8e94:	movwcs	sp, #12545	; 0x3101
    8e98:	cmncs	r6, fp, lsr r0
    8e9c:			; <UNDEFINED> instruction: 0xf0034620
    8ea0:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
    8ea4:			; <UNDEFINED> instruction: 0xf47f2b02
    8ea8:	blls	2f48cc <tcgetattr@plt+0x2f07fc>
    8eac:	movwcs	r6, #6168	; 0x1818
    8eb0:	eorvs	r6, r8, fp, lsr r0
    8eb4:			; <UNDEFINED> instruction: 0xf504b1b8
    8eb8:			; <UNDEFINED> instruction: 0xf04f5b16
    8ebc:	strls	r0, [r6, -r0, lsl #21]
    8ec0:	ldrsbcc	pc, [r0], #128	; 0x80	; <UNPREDICTABLE>
    8ec4:	suble	r2, ip, r0, lsl #22
    8ec8:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
    8ecc:	ldmdavs	fp, {r1, sp, lr, pc}
    8ed0:	suble	r2, r6, r0, lsl #22
    8ed4:	bvs	14a3844 <tcgetattr@plt+0x149f774>
    8ed8:	mvnsle	r4, sl, lsl #5
    8edc:	ldmdavs	r8, {r0, r1, r3, r5, fp, sp, lr}
    8ee0:	stmdacs	r0, {r3, r5, sp, lr}
    8ee4:	cmncs	r6, ip, ror #3
    8ee8:			; <UNDEFINED> instruction: 0xf0034620
    8eec:	strbt	pc, [r3], -r9, asr #16	; <UNPREDICTABLE>
    8ef0:	ldrteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    8ef4:			; <UNDEFINED> instruction: 0xf8ca2300
    8ef8:	eorcs	fp, r5, #0
    8efc:			; <UNDEFINED> instruction: 0xf8594621
    8f00:	stmib	sp, {}^	; <UNPREDICTABLE>
    8f04:	stmdavs	r0, {r8, r9, ip, sp}
    8f08:	stc2l	7, cr15, [r2], #-1016	; 0xfffffc08
    8f0c:	strbmi	r2, [r1], -r0, lsl #6
    8f10:	ldrmi	r4, [r8], -r2, lsl #12
    8f14:			; <UNDEFINED> instruction: 0xf844f7fe
    8f18:	ldr	r6, [r3, r8, lsr #16]!
    8f1c:	ldrdcc	pc, [r8, #128]	; 0x80
    8f20:			; <UNDEFINED> instruction: 0xf890b11b
    8f24:	blcs	1565c <tcgetattr@plt+0x1158c>
    8f28:			; <UNDEFINED> instruction: 0xf8dfd1ab
    8f2c:	andcs	r3, r0, ip, ror r4
    8f30:	bne	fe444798 <tcgetattr@plt+0xfe4406c8>
    8f34:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8f38:			; <UNDEFINED> instruction: 0xf7fe681a
    8f3c:	stmdavs	r8!, {r0, r4, r5, fp, ip, sp, lr, pc}
    8f40:	ldrdcc	pc, [r8, #128]	; 0x80
    8f44:	addsle	r2, sp, r0, lsl #22
    8f48:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8f4c:			; <UNDEFINED> instruction: 0xf8802201
    8f50:			; <UNDEFINED> instruction: 0xf50021cc
    8f54:			; <UNDEFINED> instruction: 0xf85970f8
    8f58:	ldmdavs	r9, {r0, r1, ip, sp}
    8f5c:			; <UNDEFINED> instruction: 0xfff6f032
    8f60:	stmdavs	r3, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
    8f64:	ldrdne	pc, [r0], -fp
    8f68:			; <UNDEFINED> instruction: 0xf0036ddb
    8f6c:	sbcsne	r0, fp, r7, lsl #4
    8f70:	vpmax.s8	<illegal reg q7.5>, q1, q5
    8f74:	andsmi	r5, r3, #51968	; 0xcb00
    8f78:			; <UNDEFINED> instruction: 0xf8dfd0b0
    8f7c:	smladxcs	r0, r4, r4, r0
    8f80:	eorcs	r4, r5, #61865984	; 0x3b00000
    8f84:			; <UNDEFINED> instruction: 0xf8594621
    8f88:	stmib	sp, {}^	; <UNPREDICTABLE>
    8f8c:	stmdavs	r0, {r8, r9, sl, ip, sp, lr}
    8f90:	ldc2	7, cr15, [lr], {254}	; 0xfe
    8f94:	bne	4447fc <tcgetattr@plt+0x44072c>
    8f98:	ldrtmi	r4, [r8], -r2, lsl #12
    8f9c:			; <UNDEFINED> instruction: 0xf800f7fe
    8fa0:	movwcs	r9, #14854	; 0x3a06
    8fa4:	stmdavs	fp!, {r0, r1, r4, sp, lr}
    8fa8:	eorvs	r6, r8, r8, lsl r8
    8fac:	orrle	r2, r7, r0, lsl #16
    8fb0:	bne	fe6c2e1c <tcgetattr@plt+0xfe6bed4c>
    8fb4:	andcc	r6, r1, #96, 20	; 0x60000
    8fb8:	bl	8fb98 <tcgetattr@plt+0x8bac8>
    8fbc:	stmdavs	r0, {r1, r4, r6, r7, r9, ip, sp, lr}^
    8fc0:	addsmi	r1, r6, #82	; 0x52
    8fc4:			; <UNDEFINED> instruction: 0x4616bfb8
    8fc8:	ldmdane	r5, {r1, r3, r7, r8, r9, fp, ip}
    8fcc:	svclt	0x00d8429d
    8fd0:	strtmi	r1, [r0], -lr, lsl #16
    8fd4:			; <UNDEFINED> instruction: 0xf106bfde
    8fd8:	bne	ffd96bdc <tcgetattr@plt+0xffd92b0c>
    8fdc:			; <UNDEFINED> instruction: 0xf8c41b8a
    8fe0:			; <UNDEFINED> instruction: 0xf0362080
    8fe4:	stmdbls	r5, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8fe8:	ldrtmi	r9, [r1], r6, lsl #16
    8fec:			; <UNDEFINED> instruction: 0xf04f4be8
    8ff0:	stmdavs	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    8ff4:	ldrdhi	pc, [r4], -r4	; <UNPREDICTABLE>
    8ff8:	ldrdlt	pc, [r8], -r4	; <UNPREDICTABLE>
    8ffc:	ldrmi	r9, [r1], -r7, lsl #2
    9000:	ldrmi	r5, [r0], -r5, asr #17
    9004:			; <UNDEFINED> instruction: 0x3018f8d8
    9008:	movwls	r6, #43055	; 0xa82f
    900c:	strls	r2, [r8, -r1, lsl #6]
    9010:	ldrdvc	pc, [r0], -r8
    9014:	andhi	pc, r0, r5, asr #17
    9018:			; <UNDEFINED> instruction: 0xf8d89709
    901c:	adcsmi	r7, lr, #4
    9020:	svclt	0x00a89e0a
    9024:	ldmvs	r7!, {r0, r3, r4, r5, r7, r9, sl, lr}
    9028:			; <UNDEFINED> instruction: 0xf8c82600
    902c:	adcvs	r4, r6, #0
    9030:	stmdavs	r8!, {r3, r4, r5, r7, r8, r9, sl, lr}
    9034:	adcsmi	r6, r3, #8585216	; 0x830000
    9038:			; <UNDEFINED> instruction: 0x4637dd1e
    903c:	stmib	sp, {r1, r2, r3, r6, r9, sl, lr}^
    9040:	ldrtmi	sl, [sl], -r1, lsl #20
    9044:	ldrdgt	pc, [r4], -r0
    9048:	ldrtmi	r2, [r1], -r0, lsl #6
    904c:	ldfccp	f7, [pc], #48	; 9084 <tcgetattr@plt+0x4fb4>
    9050:	andgt	pc, r0, sp, asr #17
    9054:	ldc2l	0, cr15, [r6], {47}	; 0x2f
    9058:	movwcs	r6, #6186	; 0x182a
    905c:	ldrmi	r4, [pc], #-1592	; 9064 <tcgetattr@plt+0x4f94>
    9060:			; <UNDEFINED> instruction: 0xc018f8d2
    9064:			; <UNDEFINED> instruction: 0xf8dc6851
    9068:	cdpne	0, 4, cr9, cr10, cr8, {0}
    906c:	strbmi	r1, [r8, r9, lsl #23]
    9070:	stmvs	r3, {r3, r5, fp, sp, lr}
    9074:	sfmle	f4, 2, [r2], #748	; 0x2ec
    9078:			; <UNDEFINED> instruction: 0xf8d36863
    907c:	adcmi	r3, r3, #212	; 0xd4
    9080:	adcshi	pc, fp, r0
    9084:	eorvs	r9, fp, r8, lsl #22
    9088:			; <UNDEFINED> instruction: 0xf8c89b09
    908c:	blls	155094 <tcgetattr@plt+0x150fc4>
    9090:	eorlt	pc, r8, r4, asr #17
    9094:	blls	1da904 <tcgetattr@plt+0x1d6834>
    9098:	ldr	r6, [sl, #19]!
    909c:	strtmi	r1, [r0], -sl, lsl #21
    90a0:	addcs	pc, r4, r4, asr #17
    90a4:	stmdaeq	r8, {r0, r5, r7, r8, r9, fp, sp, lr, pc}
    90a8:			; <UNDEFINED> instruction: 0xff5ef036
    90ac:			; <UNDEFINED> instruction: 0xf8d49905
    90b0:	andcs	r9, r0, #36	; 0x24
    90b4:	stmdavs	r9, {r1, r2, r4, r5, r7, r8, r9, fp, lr}
    90b8:	strbmi	r6, [r8], -r7, lsr #21
    90bc:	stmdbls	r6, {r0, r1, r2, r8, ip, pc}
    90c0:			; <UNDEFINED> instruction: 0xf8d958cd
    90c4:			; <UNDEFINED> instruction: 0xf8d91000
    90c8:	strls	r3, [sl, -r8]
    90cc:	ldrmi	r9, [r8, #265]	; 0x109
    90d0:	svclt	0x00a86829
    90d4:			; <UNDEFINED> instruction: 0xf8c54698
    90d8:	blcc	6d0e0 <tcgetattr@plt+0x69010>
    90dc:	andmi	pc, r0, r9, asr #17
    90e0:			; <UNDEFINED> instruction: 0xf1c89108
    90e4:	adcvs	r0, r2, #0, 2
    90e8:	andge	pc, r0, sp, asr #17
    90ec:	ldc2l	0, cr15, [r4, #-188]	; 0xffffff44
    90f0:			; <UNDEFINED> instruction: 0xf04f682f
    90f4:	movwcs	r3, #4863	; 0x12ff
    90f8:			; <UNDEFINED> instruction: 0x46104611
    90fc:	ldmvs	pc!, {r0, r1, r2, r3, r4, r5, r7, r8, fp, sp, lr}	; <UNPREDICTABLE>
    9100:			; <UNDEFINED> instruction: 0xf1b847b8
    9104:	svclt	0x00c80f00
    9108:	stcle	7, cr2, [sp, #-0]
    910c:	movwcs	r6, #6186	; 0x182a
    9110:	tstcs	r0, r8, lsr r6
    9114:			; <UNDEFINED> instruction: 0xf8d2441f
    9118:	ldmdavs	r2, {r3, r4, lr, pc}^
    911c:	ldrdlt	pc, [r8], -ip
    9120:	ldrbmi	r3, [r8, r1, lsl #20]
    9124:	ldrhle	r4, [r1, #88]!	; 0x58
    9128:			; <UNDEFINED> instruction: 0xf8d36863
    912c:	adcmi	r3, r3, #212	; 0xd4
    9130:	blls	23d298 <tcgetattr@plt+0x2391c8>
    9134:	blls	2611e8 <tcgetattr@plt+0x25d118>
    9138:	andcc	pc, r0, r9, asr #17
    913c:	adcvs	r9, r3, #10240	; 0x2800
    9140:	ldrmi	r9, [sl], -r5, lsl #22
    9144:	andsvs	r9, r3, r7, lsl #22
    9148:	bne	fe6c2744 <tcgetattr@plt+0xfe6be674>
    914c:			; <UNDEFINED> instruction: 0xf8c44620
    9150:	bl	fea11368 <tcgetattr@plt+0xfea0d298>
    9154:			; <UNDEFINED> instruction: 0xf0360803
    9158:	blls	188d7c <tcgetattr@plt+0x184cac>
    915c:	ldrdls	pc, [r4], -r4	; <UNPREDICTABLE>
    9160:	stmibmi	fp, {r9, sp}
    9164:	stcls	8, cr6, [r6, #-108]	; 0xffffff94
    9168:	movwls	r4, #30280	; 0x7648
    916c:			; <UNDEFINED> instruction: 0xf8d9586d
    9170:			; <UNDEFINED> instruction: 0xf8d91000
    9174:	tstls	r9, r8
    9178:	bvs	fe85a7e0 <tcgetattr@plt+0xfe856710>
    917c:	ldrmi	fp, [r8], r8, lsr #31
    9180:	tstls	sl, r1, lsl #22
    9184:			; <UNDEFINED> instruction: 0xf8c56829
    9188:			; <UNDEFINED> instruction: 0xf8c99000
    918c:	mrsls	r4, (UNDEF: 8)
    9190:	adcvs	r4, r2, #68157440	; 0x4100000
    9194:	andge	pc, r0, sp, asr #17
    9198:	ldc2l	0, cr15, [lr], #188	; 0xbc
    919c:			; <UNDEFINED> instruction: 0xf04f682f
    91a0:	movwcs	r3, #4863	; 0x12ff
    91a4:			; <UNDEFINED> instruction: 0x46104611
    91a8:	ldmvs	pc!, {r0, r1, r2, r3, r4, r5, r7, r8, fp, sp, lr}	; <UNPREDICTABLE>
    91ac:			; <UNDEFINED> instruction: 0xf1b847b8
    91b0:	svclt	0x00c80f00
    91b4:	ldcle	7, cr2, [r7]
    91b8:	movwcs	r6, #6186	; 0x182a
    91bc:	ldmvs	r0, {r8, sp}
    91c0:			; <UNDEFINED> instruction: 0xc018f8d2
    91c4:	ldrtmi	r6, [r8], #-2130	; 0xfffff7ae
    91c8:	andeq	lr, r8, r0, lsr #23
    91cc:			; <UNDEFINED> instruction: 0xf8dc441f
    91d0:	bcc	751f8 <tcgetattr@plt+0x71128>
    91d4:	ldrmi	r4, [r8, #2008]!	; 0x7d8
    91d8:	stmdavs	r3!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    91dc:	ldrsbcc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    91e0:			; <UNDEFINED> instruction: 0xd1a642a3
    91e4:	ldmib	r0, {r3, r5, fp, sp, lr}^
    91e8:			; <UNDEFINED> instruction: 0xf02f1203
    91ec:	str	pc, [r0, r3, lsr #23]!
    91f0:	andne	lr, r3, #208, 18	; 0x340000
    91f4:	blx	fe7c52ba <tcgetattr@plt+0xfe7c11ea>
    91f8:	ldmib	r0, {r0, r1, r2, r3, r7, r8, sl, sp, lr, pc}^
    91fc:			; <UNDEFINED> instruction: 0xf02f1203
    9200:			; <UNDEFINED> instruction: 0xe73ffb99
    9204:	ldrdhi	pc, [ip, pc]!	; <UNPREDICTABLE>
    9208:			; <UNDEFINED> instruction: 0xf8dfae0c
    920c:	strcs	fp, [r0, #-428]	; 0xfffffe54
    9210:			; <UNDEFINED> instruction: 0xf8cd44f8
    9214:	ldrbtmi	sl, [fp], #24
    9218:	svcmi	0x00689b06
    921c:			; <UNDEFINED> instruction: 0x461a447f
    9220:	andsvs	r2, r3, r0, lsl #6
    9224:	ldrtmi	r2, [r1], -r3, lsl #4
    9228:	rscscc	pc, pc, pc, asr #32
    922c:	stcl	7, cr15, [r2], #1000	; 0x3e8
    9230:	ldclle	14, cr1, [r4, #-16]!
    9234:			; <UNDEFINED> instruction: 0xf8594b51
    9238:	ldmdavs	fp, {r0, r1, ip, sp}
    923c:	rscsle	r2, r1, r0, lsl #22
    9240:	andsls	pc, r4, sp, asr #17
    9244:	bcc	feb46b60 <tcgetattr@plt+0xfeb42a90>
    9248:	ldrmi	r4, [ip], -r1, lsr #13
    924c:	stmdavs	r4!, {r5, r9, sl, lr}
    9250:	andcs	pc, sl, r0, asr r8	; <UNPREDICTABLE>
    9254:	movweq	lr, #39842	; 0x9ba2
    9258:			; <UNDEFINED> instruction: 0xf383fab3
    925c:	bcs	b7d0 <tcgetattr@plt+0x7700>
    9260:	movwcs	fp, #3848	; 0xf08
    9264:			; <UNDEFINED> instruction: 0xf645b9db
    9268:	stmiapl	r3, {r4, r5, r7, r8, r9, ip, sp}^
    926c:	andeq	lr, r3, #173056	; 0x2a400
    9270:	blx	fec93e78 <tcgetattr@plt+0xfec8fda8>
    9274:	b	1405c84 <tcgetattr@plt+0x1401bb4>
    9278:	svclt	0x00081252
    927c:	ldmdblt	r2!, {r9, sp}^
    9280:	tstlt	r3, r3, lsl #29
    9284:	ldrmi	r6, [r9, #2139]	; 0x85b
    9288:	stccs	0, cr13, [r0], {4}
    928c:			; <UNDEFINED> instruction: 0xf8ddd1de
    9290:	bfi	r9, r4, #0, #8
    9294:			; <UNDEFINED> instruction: 0x9014f8dd
    9298:			; <UNDEFINED> instruction: 0xff48f010
    929c:			; <UNDEFINED> instruction: 0xf840e7c2
    92a0:	bls	31d2d0 <tcgetattr@plt+0x319200>
    92a4:	blcs	1ff5df8 <tcgetattr@plt+0x1ff1d28>
    92a8:	vaddw.u8	<illegal reg q14.5>, q1, d21
    92ac:	bcs	551ad0 <tcgetattr@plt+0x54da00>
    92b0:	bcs	5bd320 <tcgetattr@plt+0x5b9250>
    92b4:			; <UNDEFINED> instruction: 0x464cd011
    92b8:	andcs	r4, r0, r9, lsr r6
    92bc:			; <UNDEFINED> instruction: 0x9014f8dd
    92c0:	mcr2	7, 3, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    92c4:			; <UNDEFINED> instruction: 0x46202112
    92c8:	ldc	7, cr15, [ip], {250}	; 0xfa
    92cc:	adcle	r2, r9, r0, lsl #16
    92d0:	tstcs	r2, r0, lsr #12
    92d4:	ldc	7, cr15, [ip, #-1000]	; 0xfffffc18
    92d8:	strbmi	lr, [r1], -r4, lsr #15
    92dc:			; <UNDEFINED> instruction: 0xf7fd2000
    92e0:	stccs	14, cr15, [r0], {95}	; 0x5f
    92e4:			; <UNDEFINED> instruction: 0xe7d2d1b2
    92e8:	andcs	r4, r0, r9, asr r6
    92ec:	mrc2	7, 2, pc, cr8, cr13, {7}
    92f0:			; <UNDEFINED> instruction: 0xd1ab2c00
    92f4:			; <UNDEFINED> instruction: 0xf500e7cb
    92f8:			; <UNDEFINED> instruction: 0xf50044e9
    92fc:	ldrbcc	r4, [r0], #-1002	; 0xfffffc16
    9300:	bicsmi	pc, r8, r7, asr #4
    9304:	vhadd.s8	<illegal reg q10.5>, q1, q0
    9308:			; <UNDEFINED> instruction: 0x46207110
    930c:			; <UNDEFINED> instruction: 0xf8dd601a
    9310:			; <UNDEFINED> instruction: 0xf0329014
    9314:			; <UNDEFINED> instruction: 0x4620fe1b
    9318:	stc2	0, cr15, [r8], #200	; 0xc8
    931c:	blmi	a4312c <tcgetattr@plt+0xa3f05c>
    9320:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9324:			; <UNDEFINED> instruction: 0xf47f2b00
    9328:	blmi	9b510c <tcgetattr@plt+0x9b103c>
    932c:	andcs	r4, r3, r2, lsr r6
    9330:	andne	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    9334:	ldc	7, cr15, [r0], {250}	; 0xfa
    9338:			; <UNDEFINED> instruction: 0xf47f3001
    933c:			; <UNDEFINED> instruction: 0xf00dac03
    9340:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9344:	blge	fffc6548 <tcgetattr@plt+0xfffc2478>
    9348:			; <UNDEFINED> instruction: 0xf7fd2001
    934c:	blmi	2c7f60 <tcgetattr@plt+0x2c3e90>
    9350:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    9354:	strb	r9, [r7, #-779]!	; 0xfffffcf5
    9358:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    935c:	ldrt	r9, [sp], #-773	; 0xfffffcfb
    9360:	bl	feb47350 <tcgetattr@plt+0xfeb43280>
    9364:	andeq	pc, r4, r4, lsr #30
    9368:	andeq	r0, r0, r0, asr #6
    936c:	andeq	r3, r5, r4, lsr r1
    9370:	andeq	pc, r4, r4, lsl pc	; <UNPREDICTABLE>
    9374:	andeq	r3, r5, r8, lsl r1
    9378:	andeq	r0, r0, ip, ror r5
    937c:	andeq	r0, r0, ip, lsr r4
    9380:	andeq	r0, r0, r8, ror #6
    9384:	andeq	r9, r3, r4, asr #25
    9388:			; <UNDEFINED> instruction: 0x00039cbe
    938c:			; <UNDEFINED> instruction: 0x00039cb8
    9390:	andeq	r0, r0, r8, asr r3
    9394:	andeq	pc, r4, r6, ror ip	; <UNPREDICTABLE>
    9398:	andeq	r0, r0, ip, ror #6
    939c:	andeq	r2, r5, r2, lsr lr
    93a0:	andeq	r0, r0, r4, asr #8
    93a4:	andeq	r0, r0, ip, ror #7
    93a8:	andeq	r0, r0, r0, asr r4
    93ac:	andeq	r0, r0, r8, asr #7
    93b0:	andeq	r0, r0, r0, lsr #9
    93b4:	andeq	r7, r3, r8, lsl ip
    93b8:	strdeq	r7, [r3], -sl
    93bc:	andeq	r7, r3, r4, lsr #24
    93c0:	andeq	r2, r5, r0, asr #18
    93c4:	andeq	r0, r0, r0, asr #10
    93c8:	addlt	fp, r3, r0, lsl #10
    93cc:	stmib	sp, {r8, r9, sp}^
    93d0:			; <UNDEFINED> instruction: 0xf7fe3300
    93d4:	strdlt	pc, [r3], -sp
    93d8:	blx	147556 <tcgetattr@plt+0x143486>
    93dc:	svcmi	0x00f0e92d
    93e0:	bmi	1ddae30 <tcgetattr@plt+0x1dd6d60>
    93e4:	lfmvc	f7, 1, [r4, #-692]!	; 0xfffffd4c
    93e8:			; <UNDEFINED> instruction: 0x460f4b76
    93ec:	cfldrdmi	mvd4, [r6], #-488	; 0xfffffe18
    93f0:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    93f4:			; <UNDEFINED> instruction: 0xf104447c
    93f8:	ldmdavs	fp, {r3, r9, sl}
    93fc:	strcc	pc, [ip, -sp, asr #17]!
    9400:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9404:	blmi	1c59ecc <tcgetattr@plt+0x1c55dfc>
    9408:	eorle	r4, r0, fp, ror r4
    940c:	stc	7, cr15, [sl], #1000	; 0x3e8
    9410:	strmi	r4, [r2, #1085]	; 0x43d
    9414:	bl	ff1f936c <tcgetattr@plt+0xff1f529c>
    9418:	bl	ff1c9448 <tcgetattr@plt+0xff1c5378>
    941c:	stmdacs	r0, {}	; <UNPREDICTABLE>
    9420:	bl	180844 <tcgetattr@plt+0x17c774>
    9424:	rfeda	r5
    9428:			; <UNDEFINED> instruction: 0xf02b0b01
    942c:	strmi	pc, [sl, #2067]!	; 0x813
    9430:	bmi	19fdc1c <tcgetattr@plt+0x19f9b4c>
    9434:	ldrbtmi	r4, [sl], #-2915	; 0xfffff49d
    9438:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    943c:			; <UNDEFINED> instruction: 0x372cf8dd
    9440:			; <UNDEFINED> instruction: 0xf040405a
    9444:	vqadd.s8	d8, d29, d27
    9448:	pop	{r2, r4, r5, r8, sl, fp, ip, sp, lr}
    944c:	stmdbmi	r1!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    9450:	bleq	94588c <tcgetattr@plt+0x9417bc>
    9454:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, ip, lr}
    9458:	ldrsbeq	lr, [r3, #-147]	; 0xffffff6d
    945c:	andeq	pc, r0, fp, asr #17
    9460:			; <UNDEFINED> instruction: 0xf8ad4628
    9464:	stceq	0, cr1, [r9], {40}	; 0x28
    9468:	eorne	pc, sl, sp, lsl #17
    946c:	ldcl	7, cr15, [sl], #-1000	; 0xfffffc18
    9470:	movwcc	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
    9474:	svclt	0x00c82b00
    9478:	svceq	0x0000f1ba
    947c:	ldclle	0, cr9, [ip, #-12]!
    9480:	movwcc	pc, #51412	; 0xc8d4	; <UNPREDICTABLE>
    9484:	cmnle	r8, #152, 4	; 0x80000009
    9488:			; <UNDEFINED> instruction: 0xf5042600
    948c:	ldrtmi	r7, [r0], r4, asr #4
    9490:	ldrtmi	r9, [r1], r2, lsl #4
    9494:	eorcs	pc, r8, #4, 12	; 0x400000
    9498:	andls	r9, r1, #4, 8	; 0x4000000
    949c:	andls	sl, r5, #45056	; 0xb000
    94a0:	cmnlt	lr, sl, lsr #32
    94a4:	stmdbls	r5, {r0, r9, sl, fp, ip, sp}
    94a8:	sbceq	lr, r6, #202752	; 0x31800
    94ac:	stmpl	r8, {r0, r1, r3, r7, fp, ip}
    94b0:	ldmibvc	fp, {r1, r3, r4, r7, fp, pc}
    94b4:	andeq	pc, r0, fp, asr #17
    94b8:	andcs	pc, r4, fp, lsr #17
    94bc:	andcc	pc, r6, fp, lsl #17
    94c0:			; <UNDEFINED> instruction: 0xf1094658
    94c4:			; <UNDEFINED> instruction: 0xf02a0901
    94c8:	blls	148514 <tcgetattr@plt+0x144444>
    94cc:	movwcc	pc, #35027	; 0x88d3	; <UNPREDICTABLE>
    94d0:	svclt	0x00c8454b
    94d4:	svceq	0x0000f1ba
    94d8:	bls	c0a24 <tcgetattr@plt+0xbc954>
    94dc:	blcc	14762c <tcgetattr@plt+0x14355c>
    94e0:	bls	edcf0 <tcgetattr@plt+0xe9c20>
    94e4:	svclt	0x00d44293
    94e8:	andcs	r2, r1, #0, 4
    94ec:	svclt	0x00b84543
    94f0:	andeq	pc, r1, #66	; 0x42
    94f4:	cmple	r2, r0, lsl #20
    94f8:	cfldr32le	mvfx4, [r9], {67}	; 0x43
    94fc:			; <UNDEFINED> instruction: 0xf8529a01
    9500:	andls	r3, r1, #4, 30
    9504:	sbcle	r1, ip, sl, asr ip
    9508:	bl	ff1af924 <tcgetattr@plt+0xff1ab854>
    950c:			; <UNDEFINED> instruction: 0xf8db04c6
    9510:	strcc	r0, [r1], -r0
    9514:			; <UNDEFINED> instruction: 0xc004f8bb
    9518:	tstpl	r8, sl, lsl #18
    951c:			; <UNDEFINED> instruction: 0xf89b4618
    9520:	ldrbmi	r3, [r9], -r6
    9524:	andgt	pc, r4, r2, lsr #17
    9528:			; <UNDEFINED> instruction: 0xf01c7193
    952c:			; <UNDEFINED> instruction: 0xe7c7f9f5
    9530:	movweq	lr, #35747	; 0x8ba3
    9534:	ldrbmi	r4, [r3, #-1580]	; 0xfffff9d4
    9538:	ldrbmi	fp, [r3], -r8, lsr #31
    953c:	stmib	sp, {r1, r3, r5, r6, r7, fp, ip}^
    9540:	bl	fea96d60 <tcgetattr@plt+0xfea92c90>
    9544:	ldrtmi	r0, [lr], -r3, lsl #20
    9548:			; <UNDEFINED> instruction: 0x46174498
    954c:	adcmi	lr, r7, #1
    9550:	strcc	sp, [r1], #-12
    9554:	movweq	pc, #4548	; 0x11c4	; <UNPREDICTABLE>
    9558:	ldrtmi	r4, [r3], #-1067	; 0xfffffbd5
    955c:	vldmiale	r6!, {d18-d17}
    9560:	stceq	8, cr15, [r1], {20}
    9564:			; <UNDEFINED> instruction: 0xff76f02a
    9568:	mvnsle	r4, r7, lsr #5
    956c:	ldrtmi	r9, [sl], -r6, lsl #22
    9570:			; <UNDEFINED> instruction: 0x46374615
    9574:	bne	ffff0d98 <tcgetattr@plt+0xfffeccc8>
    9578:			; <UNDEFINED> instruction: 0xf04fe7c0
    957c:	blls	cb584 <tcgetattr@plt+0xc74b4>
    9580:			; <UNDEFINED> instruction: 0xf77f4543
    9584:	bl	fe8f52e4 <tcgetattr@plt+0xfe8f1214>
    9588:	strbmi	r0, [r2, #2056]	; 0x808
    958c:	strbmi	fp, [r2], r8, lsr #31
    9590:	svceq	0x0000f1ba
    9594:	svcge	0x004df77f
    9598:	strtmi	r4, [ip], -sl, lsr #9
    959c:	strmi	lr, [r2, #2]!
    95a0:	svcge	0x0047f43f
    95a4:			; <UNDEFINED> instruction: 0xf1c43401
    95a8:	strtmi	r0, [fp], #-769	; 0xfffffcff
    95ac:	blcs	1a6a0 <tcgetattr@plt+0x165d0>
    95b0:			; <UNDEFINED> instruction: 0xf814dcf5
    95b4:			; <UNDEFINED> instruction: 0xf02a0c01
    95b8:	ldrb	pc, [r0, sp, asr #30]!	; <UNPREDICTABLE>
    95bc:	b	1fc75ac <tcgetattr@plt+0x1fc34dc>
    95c0:	andeq	pc, r4, r8, asr r6	; <UNPREDICTABLE>
    95c4:	andeq	r0, r0, r0, asr #6
    95c8:	andeq	r2, r5, ip, ror #16
    95cc:	andeq	pc, r4, ip, lsr r6	; <UNPREDICTABLE>
    95d0:	andeq	pc, r4, lr, lsl #12
    95d4:	andeq	r0, r0, r8, ror #6
    95d8:	bcs	367a0 <tcgetattr@plt+0x326d0>
    95dc:			; <UNDEFINED> instruction: 0xf04f7803
    95e0:	svclt	0x00140600
    95e4:	strcs	r2, [r5, #-1317]	; 0xfffffadb
    95e8:			; <UNDEFINED> instruction: 0x461cb373
    95ec:			; <UNDEFINED> instruction: 0xf81042ac
    95f0:	mvnsle	r3, r1, lsl #30
    95f4:	msreq	CPSR_fxc, #-1073741784	; 0xc0000028
    95f8:			; <UNDEFINED> instruction: 0xf383fab3
    95fc:	stmiane	r4, {r0, r1, r3, r4, r6, r8, fp}^
    9600:			; <UNDEFINED> instruction: 0xf1a35cc3
    9604:	blx	fecca2c0 <tcgetattr@plt+0xfecc61f0>
    9608:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    960c:	stclpl	8, cr1, [r3], #896	; 0x380
    9610:	ldrteq	pc, [r0], #-419	; 0xfffffe5d	; <UNPREDICTABLE>
    9614:	stmdale	r5, {r0, r3, sl, fp, sp}
    9618:	svccc	0x0001f810
    961c:	ldrteq	pc, [r0], #-419	; 0xfffffe5d	; <UNPREDICTABLE>
    9620:	ldmible	r9!, {r0, r3, sl, fp, sp}^
    9624:	svclt	0x00062b4c
    9628:	vst4.8	{d19-d22}, [pc], r1
    962c:	strcs	r7, [r0], #-1152	; 0xfffffb80
    9630:	blcs	1a27644 <tcgetattr@plt+0x1a23574>
    9634:	strcs	fp, [r1], -r8, lsl #30
    9638:	andle	r4, r5, fp, lsl #5
    963c:	stmdbcs	r4!, {r2, r3, r4, r8, r9, lr}^
    9640:	addmi	fp, ip, #24, 30	; 0x60
    9644:	ldmdblt	fp!, {ip, lr, pc}
    9648:	andsvs	fp, r6, r2, lsl #2
    964c:	ldcllt	8, cr7, [r0], #-0
    9650:	svclt	0x00183800
    9654:	ldrbmi	r2, [r0, -r1]!
    9658:	andcc	r7, r1, r3, asr #16
    965c:	svclt	0x0000e7c4
    9660:	vqshl.s8	d27, d16, d2
    9664:	lfmmi	f5, 4, [r0, #-928]	; 0xfffffc60
    9668:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    966c:	ldmpl	r9, {r2, r3, r4, r6, r7, r8, fp, sp, lr}
    9670:	addmi	r1, ip, #2228224	; 0x220000
    9674:	stmdavs	r9!, {r0, r2, r3, r8, sl, fp, ip, lr, pc}^
    9678:	andeq	pc, ip, r3, lsl #2
    967c:	addsmi	r6, r1, #-2147483594	; 0x80000036
    9680:			; <UNDEFINED> instruction: 0xf101bfd8
    9684:	ldmibvs	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    9688:	svclt	0x00d8bc30
    968c:			; <UNDEFINED> instruction: 0xf02f61da
    9690:	addsmi	fp, r1, #1327104	; 0x144000
    9694:	andeq	pc, ip, r3, lsl #2
    9698:	ldrhvs	fp, [r9, #250]	; 0xfa
    969c:	bicsvs	r4, sl, sl, lsl #12
    96a0:	ldmibvs	r9, {r4, r5, sl, fp, ip, sp, pc}
    96a4:	stmdblt	r6, {r0, r1, r2, r3, r5, ip, sp, lr, pc}^
    96a8:	andeq	r3, r5, r0, lsr r4
    96ac:	vpadd.i8	d20, d2, d0
    96b0:	ldrlt	r5, [r0], #-740	; 0xfffffd1c
    96b4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    96b8:	ldmpl	r9, {r2, r3, r4, r6, r7, r8, fp, sp, lr}
    96bc:	addmi	r1, ip, #139264	; 0x22000
    96c0:	bcs	3fef0 <tcgetattr@plt+0x3be20>
    96c4:	andcs	fp, r0, #184, 30	; 0x2e0
    96c8:			; <UNDEFINED> instruction: 0xf1036999
    96cc:			; <UNDEFINED> instruction: 0xf85d000c
    96d0:	bicsvs	r4, sl, r4, lsl #22
    96d4:	stmdblt	lr!, {r0, r1, r2, r3, r5, ip, sp, lr, pc}
    96d8:	svclt	0x00c44291
    96dc:			; <UNDEFINED> instruction: 0x460a61d9
    96e0:	ldmibvs	r9, {r1, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    96e4:	andeq	pc, ip, r3, lsl #2
    96e8:	blmi	147864 <tcgetattr@plt+0x143794>
    96ec:	stmdblt	r2!, {r0, r1, r2, r3, r5, ip, sp, lr, pc}
    96f0:	andeq	r3, r5, r4, ror #7
    96f4:	cfstr32mi	mvfx11, [r9], {16}
    96f8:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    96fc:	andeq	pc, ip, r3, lsl #2
    9700:	andne	lr, r6, #3457024	; 0x34c000
    9704:			; <UNDEFINED> instruction: 0xf916f02f
    9708:	pop	{r5, fp, sp, lr}
    970c:			; <UNDEFINED> instruction: 0xf5004010
    9710:	tstcc	r0, r6, lsl r1
    9714:			; <UNDEFINED> instruction: 0xf02f300c
    9718:	svclt	0x0000bf49
    971c:	andeq	r3, r5, r0, lsr #7
    9720:	vpadd.i8	d20, d2, d1
    9724:	ldrtlt	r5, [r0], #-668	; 0xfffffd64
    9728:	vqshl.s8	q10, <illegal reg q13.5>, q1
    972c:	strcs	r5, [r0, #-1204]	; 0xfffffb4c
    9730:	ldmpl	r9, {r0, r1, r3, r4, fp, sp, lr}
    9734:	addmi	r5, r1, #1073741831	; 0x40000007
    9738:	ldfltd	f5, [r0], #-4
    973c:			; <UNDEFINED> instruction: 0xf6004770
    9740:	addspl	r1, r8, r8, ror #2
    9744:	ldrpl	pc, [r7, #578]	; 0x242
    9748:	ldrpl	pc, [r2], #578	; 0x242
    974c:	addeq	lr, r1, #3072	; 0xc00
    9750:	tstpl	r6, r3, lsl #10	; <UNPREDICTABLE>
    9754:			; <UNDEFINED> instruction: 0xf1033110
    9758:	ldmdbvc	r2, {r2, r3}
    975c:	ldrpl	r5, [sl, #-1370]	; 0xfffffaa6
    9760:			; <UNDEFINED> instruction: 0xf02fbc30
    9764:	svclt	0x0000bf23
    9768:	andeq	r3, r5, r0, ror r3
    976c:	vqrshl.s8	d27, d24, d2
    9770:	blmi	69e248 <tcgetattr@plt+0x69a178>
    9774:	strcs	r4, [r2], #-1549	; 0xfffff9f3
    9778:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    977c:	addspl	r6, r9, fp, lsl r8
    9780:	stmdacs	r2, {r5, r8, ip, sp, pc}^
    9784:	svclt	0x00144604
    9788:	strmi	r4, [ip], -r4, lsl #12
    978c:	orreq	lr, r5, r3, lsl #22
    9790:	adcpl	pc, r4, #536870916	; 0x20000004
    9794:	adcmi	r5, r0, #136, 16	; 0x880000
    9798:	vhadd.s8	d29, d2, d13
    979c:	umullpl	r5, ip, ip, r0
    97a0:	adcmi	r5, sl, #1703936	; 0x1a0000
    97a4:	vhadd.s8	d29, d2, d8
    97a8:	ldmpl	sl, {r5, r7, r9, ip, lr}
    97ac:	svclt	0x000442aa
    97b0:	addspl	pc, r8, #536870916	; 0x20000004
    97b4:	cfldrslt	mvf5, [r8, #-624]!	; 0xfffffd90
    97b8:	orrspl	pc, r7, r2, asr #4
    97bc:	vhsub.s8	<illegal reg q13.5>, q9, q9
    97c0:	ldrbpl	r5, [sl], #-146	; 0xffffff6e
    97c4:	tstpl	r6, r3, lsl #10	; <UNPREDICTABLE>
    97c8:	tstcc	r0, sl, lsl r4
    97cc:	andeq	pc, ip, r3, lsl #2
    97d0:	cdp2	0, 14, cr15, cr12, cr15, {1}
    97d4:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    97d8:			; <UNDEFINED> instruction: 0xe7e4681b
    97dc:	andeq	r3, r5, lr, lsl r3
    97e0:	andeq	r3, r5, r2, asr #5
    97e4:	vpadd.i8	d20, d2, d26
    97e8:	push	{r2, r5, r6, r9, ip, lr}
    97ec:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    97f0:	ldcmi	6, cr4, [r8, #-516]!	; 0xfffffdfc
    97f4:	ldrbtmi	r6, [sp], #-2072	; 0xfffff7e8
    97f8:	blcs	1fa0c <tcgetattr@plt+0x1b93c>
    97fc:	svcmi	0x0036dd34
    9800:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9804:	ldrbtmi	r4, [pc], #-3125	; 980c <tcgetattr@plt+0x573c>
    9808:	and	r4, fp, ip, ror r4
    980c:	eorsle	r2, r3, r4, lsl #22
    9810:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
    9814:	vtst.8	d22, d2, d8
    9818:			; <UNDEFINED> instruction: 0xf1085364
    981c:	stmiapl	r3, {r0, fp}^
    9820:	cfstr32le	mvfx4, [r1, #-268]!	; 0xfffffef4
    9824:	tstne	r8, #8, 12	; 0x800000	; <UNPREDICTABLE>
    9828:	orreq	lr, r3, #0, 22
    982c:	blcs	5239a0 <tcgetattr@plt+0x51f8d0>
    9830:	blcs	8bd8a8 <tcgetattr@plt+0x8b97d8>
    9834:	vrhadd.s8	<illegal reg q14.5>, q9, q13
    9838:	vcgt.s8	d22, d2, d4
    983c:	stmiapl	r3, {r3, r9, sp, lr}^
    9840:	smlabbeq	r1, r9, r0, pc	; <UNPREDICTABLE>
    9844:	andcc	r5, ip, r1, lsl #1
    9848:			; <UNDEFINED> instruction: 0xf1082b00
    984c:	svclt	0x00180801
    9850:	mvnscc	pc, pc, asr #32
    9854:			; <UNDEFINED> instruction: 0xf8c6f030
    9858:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    985c:	vtst.8	d22, d2, d8
    9860:	stmiapl	r3, {r2, r5, r6, r8, r9, ip, lr}^
    9864:	cfldr64le	mvdx4, [sp], {67}	; 0x43
    9868:			; <UNDEFINED> instruction: 0x87f0e8bd
    986c:	movwvs	pc, #49730	; 0xc242	; <UNPREDICTABLE>
    9870:	andls	pc, r3, r0, asr #16
    9874:			; <UNDEFINED> instruction: 0xe7ce6838
    9878:	vpadd.i8	d20, d2, d11
    987c:			; <UNDEFINED> instruction: 0xf84052f4
    9880:	ldmdbmi	sl, {r1, ip, pc}
    9884:	bmi	69fc38 <tcgetattr@plt+0x69bb68>
    9888:	andge	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    988c:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
    9890:	ldrdvs	pc, [r0], -sl
    9894:			; <UNDEFINED> instruction: 0xf8ca6810
    9898:			; <UNDEFINED> instruction: 0xb1ab3000
    989c:	ldrsbcc	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    98a0:			; <UNDEFINED> instruction: 0xf100b15b
    98a4:	and	r0, r1, ip, lsl #2
    98a8:	teqlt	r3, fp, lsl r8
    98ac:	addmi	r6, sl, #368640	; 0x5a000
    98b0:			; <UNDEFINED> instruction: 0x4648d1fa
    98b4:	ldc2	0, cr15, [r8, #-156]!	; 0xffffff64
    98b8:			; <UNDEFINED> instruction: 0xf8da6820
    98bc:	ldmdavs	fp, {ip, sp}
    98c0:	andcc	pc, r0, sl, asr #17
    98c4:	mvnle	r2, r0, lsl #22
    98c8:	andvs	pc, r0, sl, asr #17
    98cc:	svclt	0x0000e7a3
    98d0:	andeq	r3, r5, sl, lsr #5
    98d4:	andeq	pc, r4, lr, asr #4
    98d8:	muleq	r5, r2, r2
    98dc:	muleq	r5, r0, r2
    98e0:	andeq	r3, r5, r6, lsl #5
    98e4:	andeq	r3, r5, lr, lsr r2
    98e8:	andeq	r0, r0, ip, ror r5
    98ec:	andeq	r0, r0, r8, ror #6
    98f0:	andeq	r3, r5, sl, lsl #4
    98f4:			; <UNDEFINED> instruction: 0x46034a11
    98f8:	ldrbtmi	fp, [sl], #-1264	; 0xfffffb10
    98fc:	addspl	pc, ip, r2, asr #4
    9900:	strtpl	pc, [r0], #578	; 0x242
    9904:			; <UNDEFINED> instruction: 0xf5026812
    9908:	ldmibvs	r6, {r1, r2, r4, r8, ip, lr}
    990c:	ldmdapl	r5, {r4, r8, ip, sp}
    9910:	ldmdbpl	r4, {r0, r1, r8, fp, lr, pc}
    9914:	ldmibvs	r6, {r1, r2, r3, r4, r6, sp, lr}^
    9918:	andshi	r0, r9, #3840	; 0xf00
    991c:	tstpl	r6, r2, lsl #10	; <UNPREDICTABLE>
    9920:	andcs	r6, r1, #216	; 0xd8
    9924:			; <UNDEFINED> instruction: 0x3124749f
    9928:			; <UNDEFINED> instruction: 0xf103609e
    992c:	cmpvs	sp, ip, lsl r0
    9930:	andscs	r6, r0, #26
    9934:	ldflte	f6, [r0], #624	; 0x270
    9938:	stmdalt	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    993c:	muleq	r5, lr, r1
    9940:	strdlt	fp, [pc], r0
    9944:	cdpge	13, 0, cr4, cr3, cr6, {1}
    9948:	strmi	r4, [r3], -r6, lsr #24
    994c:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    9950:	ldrtmi	r1, [r0], -r0, lsl #4
    9954:	stmdbpl	ip!, {r3, r5, r9, sp}
    9958:	stmdavs	r4!, {r0, r8, sp}
    995c:			; <UNDEFINED> instruction: 0xf04f940d
    9960:			; <UNDEFINED> instruction: 0xf7fa0400
    9964:	ldrtmi	lr, [r0], -ip, asr #20
    9968:	ldmib	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    996c:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    9970:	mcrvs	8, 5, r6, cr11, cr13, {0}
    9974:	orrslt	r4, fp, r4, lsl #12
    9978:	ldrbeq	r6, [r2], #2074	; 0x81a
    997c:	vqrshl.s8	d29, d0, d1
    9980:	ldmibpl	r8, {r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    9984:			; <UNDEFINED> instruction: 0xf5b21902
    9988:	ldmdble	fp, {r7, r8, r9, sl, fp, ip, lr}
    998c:	blmi	55c1f0 <tcgetattr@plt+0x558120>
    9990:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9994:	blls	363a04 <tcgetattr@plt+0x35f934>
    9998:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    999c:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
    99a0:	strpl	pc, [sl, r5, lsl #10]
    99a4:	stmdbne	r3, {r3, r4, r5, fp, sp, lr}
    99a8:	svcpl	0x0080f5b3
    99ac:			; <UNDEFINED> instruction: 0xf505d8ee
    99b0:	strtmi	r7, [r2], -r0, lsr #11
    99b4:	ldrtmi	r4, [r1], -r8, lsr #8
    99b8:	svc	0x00eef7f9
    99bc:	strtmi	r6, [r2], #-2106	; 0xfffff7c6
    99c0:			; <UNDEFINED> instruction: 0xe7e3603a
    99c4:	msrvs	SPSR_fs, #805306368	; 0x30000000
    99c8:	ldrmi	r4, [r8], #-1570	; 0xfffff9de
    99cc:			; <UNDEFINED> instruction: 0xf7f94631
    99d0:	cdpvs	15, 10, cr14, cr11, cr4, {7}
    99d4:	strtmi	r5, [r2], #-2522	; 0xfffff626
    99d8:			; <UNDEFINED> instruction: 0xe7d751da
    99dc:	stmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    99e0:	strdeq	pc, [r4], -r8
    99e4:	andeq	r0, r0, r0, asr #6
    99e8:	andeq	r3, r5, sl, lsr #2
    99ec:	strheq	pc, [r4], -r4	; <UNPREDICTABLE>
    99f0:	mvnsmi	lr, #737280	; 0xb4000
    99f4:	vmin.s8	d20, d2, d4
    99f8:	stmdavc	r3!, {r2, r3, r7, r9, ip, lr}^
    99fc:	ldrcs	r5, [r8, #-2178]	; 0xfffff77e
    9a00:			; <UNDEFINED> instruction: 0x46074e73
    9a04:	blx	15ac06 <tcgetattr@plt+0x156b36>
    9a08:	teqlt	r3, r1, lsl #10
    9a0c:			; <UNDEFINED> instruction: 0xf8d54b71
    9a10:	ldmpl	r3!, {r2, pc}^
    9a14:	ldrmi	r6, [r8, #2075]	; 0x81b
    9a18:	stmiavc	r3!, {r2, r6, ip, lr, pc}
    9a1c:	blmi	1b75ef0 <tcgetattr@plt+0x1b71e20>
    9a20:	ldrdhi	pc, [r8], -r5
    9a24:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    9a28:			; <UNDEFINED> instruction: 0xd05b4598
    9a2c:	teqlt	fp, r3, ror #17
    9a30:			; <UNDEFINED> instruction: 0xf8d54b68
    9a34:	ldmpl	r3!, {r2, r3, pc}^
    9a38:	ldrmi	r6, [r8, #2075]	; 0x81b
    9a3c:	addshi	pc, r0, r0
    9a40:	teqlt	fp, r3, lsr #18
    9a44:			; <UNDEFINED> instruction: 0xf8d54b63
    9a48:	ldmpl	r3!, {r4, pc}^
    9a4c:	ldrmi	r6, [r8, #2075]	; 0x81b
    9a50:	addshi	pc, r3, r0
    9a54:	teqlt	r3, r3, ror #18
    9a58:			; <UNDEFINED> instruction: 0xf8d54b5e
    9a5c:	ldmpl	r3!, {r2, r4, pc}^
    9a60:	ldrmi	r6, [r8, #2075]	; 0x81b
    9a64:	pop	{r0, ip, lr, pc}
    9a68:	ldmdbvs	r8!, {r3, r4, r5, r6, r7, r8, r9, pc}
    9a6c:	strmi	r2, [r8], #-257	; 0xfffffeff
    9a70:	svc	0x0010f7f9
    9a74:	stmdacs	r0, {r3, r5, r6, r8, sp, lr}
    9a78:	bmi	15fe254 <tcgetattr@plt+0x15fa184>
    9a7c:	orrspl	pc, r5, r2, asr #4
    9a80:	andshi	pc, r4, r5, asr #17
    9a84:	stfeqd	f7, [ip], {7}
    9a88:	smcvc	1352	; 0x548
    9a8c:	ldmdbmi	r3, {r2, r4, r5, r7, fp, ip, lr}^
    9a90:	stmdavs	r5!, {r0, r1, r4, r6, r9, fp, lr}
    9a94:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    9a98:	andgt	pc, r0, r4, asr #17
    9a9c:			; <UNDEFINED> instruction: 0xf894f030
    9aa0:	strb	r6, [r0, r5, lsr #32]!
    9aa4:	tstcs	r1, r0, lsl #18
    9aa8:			; <UNDEFINED> instruction: 0xf7f94408
    9aac:	strdvs	lr, [r8], #-228	; 0xffffff1c	; <UNPREDICTABLE>
    9ab0:			; <UNDEFINED> instruction: 0xd1b22800
    9ab4:	vpmax.s8	q10, q1, q4
    9ab8:			; <UNDEFINED> instruction: 0xf8c55191
    9abc:			; <UNDEFINED> instruction: 0xf1078004
    9ac0:	ldrbtpl	r0, [r8], #-3084	; 0xfffff3f4
    9ac4:			; <UNDEFINED> instruction: 0xf8567060
    9ac8:	stmdbmi	r6, {r1, pc}^
    9acc:			; <UNDEFINED> instruction: 0xf8d84a46
    9ad0:	ldrbtmi	r9, [r9], #-0
    9ad4:			; <UNDEFINED> instruction: 0xf8c8447a
    9ad8:			; <UNDEFINED> instruction: 0xf030c000
    9adc:			; <UNDEFINED> instruction: 0xf8c8f875
    9ae0:	ldr	r9, [sl, r0]
    9ae4:	tstcs	r1, r8, lsr r9
    9ae8:			; <UNDEFINED> instruction: 0xf7f94408
    9aec:	ldrdvs	lr, [r8], r4	; <UNPREDICTABLE>
    9af0:	orrsle	r2, fp, r0, lsl #16
    9af4:			; <UNDEFINED> instruction: 0x53b4f242
    9af8:	andhi	pc, r8, r5, asr #17
    9afc:	blcs	1fef0 <tcgetattr@plt+0x1be20>
    9b00:	vand	<illegal reg q14.5>, q1, q6
    9b04:	vqsub.s8	d21, d18, d12
    9b08:	ldmpl	sl!, {r0, r1, r2, r4, r7, ip, lr}
    9b0c:	asrpl	pc, r2, #4	; <UNPREDICTABLE>
    9b10:	rsbne	pc, r8, #2097152	; 0x200000
    9b14:	addeq	lr, r2, #7168	; 0x1c00
    9b18:	ldrtpl	r6, [fp], #-83	; 0xffffffad
    9b1c:			; <UNDEFINED> instruction: 0xf603587b
    9b20:	bmi	b4e8c8 <tcgetattr@plt+0xb4a7f8>
    9b24:	orreq	lr, r3, #7168	; 0x1c00
    9b28:	lfmpl	f7, 1, [r8], {66}	; 0x42
    9b2c:	orrspl	pc, r2, r2, asr #4
    9b30:	subsvs	r2, r8, r0
    9b34:	andeq	pc, ip, r7, lsl #16
    9b38:	movweq	pc, #49415	; 0xc107	; <UNPREDICTABLE>
    9b3c:	rscvc	r5, r0, r8, ror r4
    9b40:			; <UNDEFINED> instruction: 0xf85670a0
    9b44:	stmdbmi	r9!, {r1, pc}
    9b48:			; <UNDEFINED> instruction: 0xf8d84a29
    9b4c:	ldrbtmi	r9, [r9], #-0
    9b50:			; <UNDEFINED> instruction: 0xf8c8447a
    9b54:			; <UNDEFINED> instruction: 0xf0303000
    9b58:			; <UNDEFINED> instruction: 0xf8c8f837
    9b5c:	strb	r9, [r5, -r0]!
    9b60:	tstcs	r1, r8, lsr r9
    9b64:			; <UNDEFINED> instruction: 0xf7f94408
    9b68:	smlalvs	lr, r8, r6, lr
    9b6c:			; <UNDEFINED> instruction: 0xf47f2800
    9b70:			; <UNDEFINED> instruction: 0xf8c5af67
    9b74:	rscvc	r8, r0, ip
    9b78:	ldmdbvs	r8!, {r1, r5, r6, r8, r9, sl, sp, lr, pc}
    9b7c:	strmi	r2, [r8], #-257	; 0xfffffeff
    9b80:	mcr	7, 4, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    9b84:	stmdacs	r0, {r3, r5, r8, sp, lr}
    9b88:	svcge	0x0064f47f
    9b8c:	vpmin.s8	d20, d2, d2
    9b90:			; <UNDEFINED> instruction: 0xf8c55194
    9b94:			; <UNDEFINED> instruction: 0xf1078010
    9b98:	ldrbtpl	r0, [r8], #-3084	; 0xfffff3f4
    9b9c:			; <UNDEFINED> instruction: 0xf8567120
    9ba0:	ldmdbmi	r4, {r1, pc}
    9ba4:			; <UNDEFINED> instruction: 0xf8d84a14
    9ba8:	ldrbtmi	r9, [r9], #-0
    9bac:			; <UNDEFINED> instruction: 0xf8c8447a
    9bb0:			; <UNDEFINED> instruction: 0xf030c000
    9bb4:			; <UNDEFINED> instruction: 0xf8c8f809
    9bb8:	strb	r9, [fp, -r0]
    9bbc:	msrne	SPSR_f, #3145728	; 0x300000
    9bc0:	addspl	pc, r7, #536870916	; 0x20000004
    9bc4:	orreq	lr, r3, r7, lsl #22
    9bc8:	ldrtpl	r6, [r8], #72	; 0x48
    9bcc:	svclt	0x0000e7a9
    9bd0:	andeq	pc, r4, r0, asr #32
    9bd4:	andeq	r0, r0, r4, lsr r4
    9bd8:	andeq	r0, r0, r8, asr r3
    9bdc:			; <UNDEFINED> instruction: 0x00038db0
    9be0:	andeq	r7, r3, sl, asr #8
    9be4:	andeq	r8, r3, r2, ror sp
    9be8:	muleq	r3, r0, r3
    9bec:	strdeq	r8, [r3], -r6
    9bf0:	andeq	r7, r3, ip, lsr r3
    9bf4:	muleq	r3, sl, ip
    9bf8:	andeq	r7, r3, r8, lsl #6
    9bfc:	ldrbmi	lr, [r0, sp, lsr #18]!
    9c00:	stclmi	0, cr11, [r5, #-528]	; 0xfffffdf0
    9c04:	mcrrmi	6, 8, r4, r5, cr0
    9c08:	ldrbtmi	r4, [sp], #-1566	; 0xfffff9e2
    9c0c:			; <UNDEFINED> instruction: 0xf8df4f44
    9c10:	stmdbpl	ip!, {r2, r4, r8, sp, lr, pc}
    9c14:			; <UNDEFINED> instruction: 0x460d447f
    9c18:	ldrsbtgt	pc, [r0], -sp	; <UNPREDICTABLE>
    9c1c:	strls	r6, [r3], #-2084	; 0xfffff7dc
    9c20:	streq	pc, [r0], #-79	; 0xffffffb1
    9c24:			; <UNDEFINED> instruction: 0xf8574614
    9c28:			; <UNDEFINED> instruction: 0xf10da00e
    9c2c:			; <UNDEFINED> instruction: 0xf02c0e04
    9c30:			; <UNDEFINED> instruction: 0xf41c090f
    9c34:			; <UNDEFINED> instruction: 0xf8ba7f80
    9c38:			; <UNDEFINED> instruction: 0xf8da1004
    9c3c:			; <UNDEFINED> instruction: 0xf89a0000
    9c40:			; <UNDEFINED> instruction: 0xf8ad2006
    9c44:			; <UNDEFINED> instruction: 0xf89d1008
    9c48:			; <UNDEFINED> instruction: 0xf89d1009
    9c4c:	andls	r7, r1, r8
    9c50:	tsteq	pc, r1	; <UNPREDICTABLE>
    9c54:	andcs	pc, r7, r0, asr #7
    9c58:	tsteq	r9, r1, asr #20
    9c5c:	orreq	pc, r0, #64	; 0x40
    9c60:	andcs	pc, r6, lr, lsl #17
    9c64:	andne	pc, r9, sp, lsl #17
    9c68:			; <UNDEFINED> instruction: 0x46294672
    9c6c:	streq	pc, [pc, -r7]
    9c70:	svclt	0x00084640
    9c74:	orreq	pc, r0, #131	; 0x83
    9c78:	strne	lr, [ip, -r7, asr #20]
    9c7c:	andcc	pc, r5, sp, lsl #17
    9c80:	andvc	pc, r8, sp, lsl #17
    9c84:	mrc2	7, 5, pc, cr4, cr15, {7}
    9c88:	orrpl	pc, ip, #536870916	; 0x20000004
    9c8c:			; <UNDEFINED> instruction: 0xf8582218
    9c90:			; <UNDEFINED> instruction: 0xf89d1003
    9c94:	blx	95cb2 <tcgetattr@plt+0x91be2>
    9c98:	cmnlt	fp, #1073741825	; 0x40000001
    9c9c:	sfmle	f4, 4, [r0], #-720	; 0xfffffd30
    9ca0:			; <UNDEFINED> instruction: 0x46221c75
    9ca4:			; <UNDEFINED> instruction: 0xf89de001
    9ca8:	stmdavs	r8, {r0, r2, ip, sp}^
    9cac:	andcc	r5, r1, #-2097152000	; 0x83000000
    9cb0:	mvnsle	r4, sl, lsr #5
    9cb4:	mulcc	r8, sp, r8
    9cb8:	strtmi	fp, [r2], -r3, asr #2
    9cbc:			; <UNDEFINED> instruction: 0xf89de001
    9cc0:	stmdbvs	r8, {r3, ip, sp}
    9cc4:	andcc	r5, r1, #-2097152000	; 0x83000000
    9cc8:	ble	ffe1a728 <tcgetattr@plt+0xffe16658>
    9ccc:	mulcc	r9, sp, r8
    9cd0:	and	fp, r6, r3, lsl r9
    9cd4:	mulcc	r9, sp, r8
    9cd8:	ldrpl	r6, [r3, #-2378]	; 0xfffff6b6
    9cdc:	adcmi	r3, r6, #16777216	; 0x1000000
    9ce0:	bmi	4808c8 <tcgetattr@plt+0x47c7f8>
    9ce4:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    9ce8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9cec:	subsmi	r9, sl, r3, lsl #22
    9cf0:	andlt	sp, r4, pc, lsl #2
    9cf4:			; <UNDEFINED> instruction: 0x87f0e8bd
    9cf8:	mulcc	r8, sp, r8
    9cfc:	adcsmi	fp, r4, #-1073741820	; 0xc0000004
    9d00:	ubfx	sp, fp, #27, #15
    9d04:	mulcc	r9, sp, r8
    9d08:	rscle	r2, sl, r0, lsl #22
    9d0c:	sfmle	f4, 2, [r3, #720]!	; 0x2d0
    9d10:			; <UNDEFINED> instruction: 0xf7f9e7e7
    9d14:	svclt	0x0000eed4
    9d18:	andeq	lr, r4, sl, lsr lr
    9d1c:	andeq	r0, r0, r0, asr #6
    9d20:	andeq	lr, r4, r0, lsr lr
    9d24:	andeq	r0, r0, r4, ror r5
    9d28:	andeq	lr, r4, lr, asr sp
    9d2c:	svcmi	0x00f0e92d
    9d30:	ldrmi	r4, [r5], -lr, lsl #12
    9d34:			; <UNDEFINED> instruction: 0x46324619
    9d38:	strmi	fp, [r7], -r3, lsl #1
    9d3c:			; <UNDEFINED> instruction: 0xf7ff4698
    9d40:	tstcs	r8, r7, asr lr	; <UNPREDICTABLE>
    9d44:			; <UNDEFINED> instruction: 0xf808fb01
    9d48:	vpmin.s8	d22, d2, d27
    9d4c:			; <UNDEFINED> instruction: 0xf8d7528c
    9d50:			; <UNDEFINED> instruction: 0xf857e010
    9d54:	blcs	22dd64 <tcgetattr@plt+0x229c94>
    9d58:	bleq	184c18 <tcgetattr@plt+0x180b48>
    9d5c:	rscscc	pc, pc, #-1073741822	; 0xc0000002
    9d60:	streq	lr, [r8], #-2825	; 0xfffff4f7
    9d64:			; <UNDEFINED> instruction: 0x81b9f000
    9d68:			; <UNDEFINED> instruction: 0xf85968a1
    9d6c:	stclpl	0, cr0, [fp, #-32]	; 0xffffffe0
    9d70:	mvneq	pc, #3
    9d74:			; <UNDEFINED> instruction: 0xf0402b80
    9d78:	blmi	ffcea4e4 <tcgetattr@plt+0xffce6414>
    9d7c:	ldrbtmi	r2, [fp], #-3328	; 0xfffff300
    9d80:	ldcle	8, cr7, [sl, #-100]	; 0xffffff9c
    9d84:	ldfccp	f7, [pc], #20	; 9da0 <tcgetattr@plt+0x5cd0>
    9d88:	andne	pc, ip, r0, lsl #16
    9d8c:	stmdavs	r1!, {r3, r4, r6, fp, ip, sp, lr}^
    9d90:	andeq	pc, ip, r1, lsl #16
    9d94:	stmiavs	r1!, {r3, r4, r7, fp, ip, sp, lr}
    9d98:	andeq	pc, ip, r1, lsl #16
    9d9c:	stmiavs	r1!, {r3, r4, r6, r7, fp, ip, sp, lr}^
    9da0:	andeq	pc, ip, r1, lsl #16
    9da4:	stmdbvs	r1!, {r3, r4, r8, fp, ip, sp, lr}
    9da8:	andeq	pc, ip, r1, lsl #16
    9dac:	stmdbvs	r1!, {r3, r4, r6, r8, fp, ip, sp, lr}^
    9db0:	andeq	pc, ip, r1, lsl #16
    9db4:			; <UNDEFINED> instruction: 0xf8597819
    9db8:	blmi	ff909de0 <tcgetattr@plt+0xff905d10>
    9dbc:	strbpl	r2, [r1, #-2560]	; 0xfffff600
    9dc0:	stmdavs	r1!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9dc4:	strbpl	r7, [r8, #-2136]	; 0xfffff7a8
    9dc8:	stmiavs	r1!, {r3, r4, r7, fp, ip, sp, lr}
    9dcc:	ldmvc	r8, {r3, r6, r8, sl, ip, lr}^
    9dd0:	strbpl	r6, [r8, #-2273]	; 0xfffff71f
    9dd4:	stmdbvs	r1!, {r3, r4, r8, fp, ip, sp, lr}
    9dd8:	ldmdbvc	r9, {r3, r6, r8, sl, ip, lr}^
    9ddc:	ldrbpl	r6, [r9, #-2403]	; 0xfffff69d
    9de0:	andeq	pc, r8, r9, asr r8	; <UNPREDICTABLE>
    9de4:	addshi	pc, sp, r0, asr #6
    9de8:			; <UNDEFINED> instruction: 0xe010f8d7
    9dec:	stmiavs	r1!, {r0, r1, r3, r4, r5, r9, fp, sp, lr}
    9df0:	bcc	6230 <tcgetattr@plt+0x2160>
    9df4:			; <UNDEFINED> instruction: 0xf8cd2b08
    9df8:			; <UNDEFINED> instruction: 0xf811e004
    9dfc:			; <UNDEFINED> instruction: 0xf000100a
    9e00:			; <UNDEFINED> instruction: 0xf001817b
    9e04:	stmibcs	r0, {r5, r6, r7, r8}
    9e08:			; <UNDEFINED> instruction: 0xf8dfd15f
    9e0c:			; <UNDEFINED> instruction: 0xf1bec344
    9e10:	ldrbtmi	r0, [ip], #3841	; 0xf01
    9e14:	mulne	r0, ip, r8
    9e18:	blls	812d4 <tcgetattr@plt+0x7d204>
    9e1c:			; <UNDEFINED> instruction: 0xf8004418
    9e20:	ldmdbvs	r9!, {r1, sl, fp, ip}
    9e24:			; <UNDEFINED> instruction: 0xf89c6863
    9e28:	strmi	r0, [fp], #-1
    9e2c:	stceq	8, cr15, [r2], {3}
    9e30:	stmiavs	r3!, {r0, r3, r4, r5, r8, fp, sp, lr}
    9e34:	muleq	r2, ip, r8
    9e38:			; <UNDEFINED> instruction: 0xf803440b
    9e3c:	ldmdbvs	r9!, {r1, sl, fp}
    9e40:			; <UNDEFINED> instruction: 0xf89c68e3
    9e44:	strmi	r0, [fp], #-3
    9e48:	stceq	8, cr15, [r2], {3}
    9e4c:	stmdbvs	r3!, {r0, r3, r4, r5, r8, fp, sp, lr}
    9e50:	muleq	r4, ip, r8
    9e54:			; <UNDEFINED> instruction: 0xf803440b
    9e58:	ldmdbvs	r9!, {r1, sl, fp}
    9e5c:			; <UNDEFINED> instruction: 0xf89c6963
    9e60:	strmi	r0, [fp], #-5
    9e64:	stceq	8, cr15, [r2], {3}
    9e68:			; <UNDEFINED> instruction: 0xf89c693b
    9e6c:			; <UNDEFINED> instruction: 0xf8591000
    9e70:			; <UNDEFINED> instruction: 0xf1030008
    9e74:			; <UNDEFINED> instruction: 0xf8df3aff
    9e78:			; <UNDEFINED> instruction: 0xf800c2dc
    9e7c:	ldrbtmi	r1, [ip], #10
    9e80:	stmdavs	r3!, {r0, r3, r4, r5, r8, fp, sp, lr}^
    9e84:			; <UNDEFINED> instruction: 0xf89c4660
    9e88:	strmi	ip, [fp], #-1
    9e8c:	stcgt	8, cr15, [r1], {3}
    9e90:	stmiavs	r3!, {r0, r3, r4, r5, r8, fp, sp, lr}
    9e94:	mulgt	r2, r0, r8
    9e98:			; <UNDEFINED> instruction: 0xf803440b
    9e9c:	ldmdbvs	r9!, {r0, sl, fp, lr, pc}
    9ea0:			; <UNDEFINED> instruction: 0xf89068e3
    9ea4:	strmi	ip, [fp], #-3
    9ea8:	stcgt	8, cr15, [r1], {3}
    9eac:	stmdbvs	r3!, {r0, r3, r4, r5, r8, fp, sp, lr}
    9eb0:	mulgt	r4, r0, r8
    9eb4:			; <UNDEFINED> instruction: 0xf803440b
    9eb8:	ldmdbvs	r9!, {r0, sl, fp, lr, pc}
    9ebc:	stmdbvc	r0, {r0, r1, r5, r6, r8, fp, sp, lr}^
    9ec0:			; <UNDEFINED> instruction: 0xf803440b
    9ec4:			; <UNDEFINED> instruction: 0xf8590c01
    9ec8:			; <UNDEFINED> instruction: 0xf1050008
    9ecc:	stmdbne	r1, {r0, r9, fp}^
    9ed0:	andls	r4, r1, #80, 8	; 0x50000000
    9ed4:	stcl	7, cr15, [r0, #-996]!	; 0xfffffc1c
    9ed8:	bls	64064 <tcgetattr@plt+0x5ff94>
    9edc:	andeq	lr, sl, r1, lsl #22
    9ee0:			; <UNDEFINED> instruction: 0xf7f94429
    9ee4:	stmiavs	r1!, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    9ee8:	bl	706f4 <tcgetattr@plt+0x6c624>
    9eec:	strtmi	r0, [r9], #-10
    9ef0:	ldcl	7, cr15, [r2, #-996]	; 0xfffffc1c
    9ef4:	bls	64280 <tcgetattr@plt+0x601b0>
    9ef8:	andeq	lr, sl, r1, lsl #22
    9efc:			; <UNDEFINED> instruction: 0xf7f94429
    9f00:	stmdbvs	r1!, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
    9f04:	bl	70710 <tcgetattr@plt+0x6c640>
    9f08:	strtmi	r0, [r9], #-10
    9f0c:	stcl	7, cr15, [r4, #-996]	; 0xfffffc1c
    9f10:	bls	6449c <tcgetattr@plt+0x603cc>
    9f14:	andeq	lr, sl, r1, lsl #22
    9f18:			; <UNDEFINED> instruction: 0xf7f94429
    9f1c:			; <UNDEFINED> instruction: 0xf859ed3e
    9f20:	ldmdavc	r3!, {r3}
    9f24:	ldmdavc	r2!, {r0, r1, r6, r8, sl, ip, lr}^
    9f28:	ldrbpl	r6, [sl, #-2147]	; 0xfffff79d
    9f2c:	stmiavs	r3!, {r1, r4, r5, r7, fp, ip, sp, lr}
    9f30:	ldmvc	r2!, {r1, r3, r4, r6, r8, sl, ip, lr}^
    9f34:	ldrbpl	r6, [sl, #-2275]	; 0xfffff71d
    9f38:	stmdbvs	r3!, {r1, r4, r5, r8, fp, ip, sp, lr}
    9f3c:	stmdbvs	r3!, {r1, r3, r4, r6, r8, sl, ip, lr}^
    9f40:	ldrbpl	r7, [sl, #-2418]	; 0xfffff68e
    9f44:	blcs	28618 <tcgetattr@plt+0x24548>
    9f48:	sbchi	pc, r4, r0
    9f4c:	andeq	pc, r2, #-1073741782	; 0xc000002a
    9f50:	andeq	pc, r8, r9, asr r8	; <UNPREDICTABLE>
    9f54:			; <UNDEFINED> instruction: 0xf1052a00
    9f58:	vpmax.u8	d16, d0, d1
    9f5c:			; <UNDEFINED> instruction: 0xf8d78095
    9f60:	bvs	f01fa8 <tcgetattr@plt+0xefded8>
    9f64:			; <UNDEFINED> instruction: 0xf10e68a1
    9f68:	blcs	218f6c <tcgetattr@plt+0x214e9c>
    9f6c:	andne	pc, fp, r1, lsl r8	; <UNPREDICTABLE>
    9f70:	sbcshi	pc, r5, r0
    9f74:	mvneq	pc, r1
    9f78:	cmple	lr, r0, lsl #19
    9f7c:	ldrsbgt	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
    9f80:	svceq	0x0001f1be
    9f84:			; <UNDEFINED> instruction: 0xf89c44fc
    9f88:	stcle	0, cr1, [ip, #-0]
    9f8c:			; <UNDEFINED> instruction: 0xf8004470
    9f90:	ldmdbvs	r9!, {r1, sl, fp, ip}
    9f94:			; <UNDEFINED> instruction: 0xf89c6863
    9f98:	strmi	r0, [fp], #-1
    9f9c:	stceq	8, cr15, [r2], {3}
    9fa0:	stmiavs	r3!, {r0, r3, r4, r5, r8, fp, sp, lr}
    9fa4:	muleq	r2, ip, r8
    9fa8:			; <UNDEFINED> instruction: 0xf803440b
    9fac:	ldmdbvs	r9!, {r1, sl, fp}
    9fb0:			; <UNDEFINED> instruction: 0xf89c68e3
    9fb4:	strmi	r0, [fp], #-3
    9fb8:	stceq	8, cr15, [r2], {3}
    9fbc:	stmdbvs	r3!, {r0, r3, r4, r5, r8, fp, sp, lr}
    9fc0:	muleq	r4, ip, r8
    9fc4:			; <UNDEFINED> instruction: 0xf803440b
    9fc8:	ldmdbvs	r9!, {r1, sl, fp}
    9fcc:			; <UNDEFINED> instruction: 0xf89c6963
    9fd0:	strmi	r0, [fp], #-5
    9fd4:	stceq	8, cr15, [r2], {3}
    9fd8:			; <UNDEFINED> instruction: 0xf89c693b
    9fdc:			; <UNDEFINED> instruction: 0xf8591000
    9fe0:			; <UNDEFINED> instruction: 0xf1030008
    9fe4:			; <UNDEFINED> instruction: 0xf8df3bff
    9fe8:			; <UNDEFINED> instruction: 0xf800c174
    9fec:	ldrbtmi	r1, [ip], #11
    9ff0:	stmdavs	r3!, {r0, r3, r4, r5, r8, fp, sp, lr}^
    9ff4:			; <UNDEFINED> instruction: 0xf89c4660
    9ff8:	strmi	ip, [fp], #-1
    9ffc:	stcgt	8, cr15, [r1], {3}
    a000:	stmiavs	r3!, {r0, r3, r4, r5, r8, fp, sp, lr}
    a004:	mulgt	r2, r0, r8
    a008:			; <UNDEFINED> instruction: 0xf803440b
    a00c:	ldmdbvs	r9!, {r0, sl, fp, lr, pc}
    a010:			; <UNDEFINED> instruction: 0xf89068e3
    a014:	strmi	ip, [fp], #-3
    a018:	stcgt	8, cr15, [r1], {3}
    a01c:	stmdbvs	r3!, {r0, r3, r4, r5, r8, fp, sp, lr}
    a020:	mulgt	r4, r0, r8
    a024:			; <UNDEFINED> instruction: 0xf803440b
    a028:	ldmdbvs	r9!, {r0, sl, fp, lr, pc}
    a02c:	stmdbvc	r0, {r0, r1, r5, r6, r8, fp, sp, lr}^
    a030:			; <UNDEFINED> instruction: 0xf803440b
    a034:			; <UNDEFINED> instruction: 0xf8590c01
    a038:	strcc	r0, [r2, #-8]
    a03c:	tsteq	sl, r0, lsl #22
    a040:	andls	r4, r1, #40, 8	; 0x28000000
    a044:	stc	7, cr15, [r8], #996	; 0x3e4
    a048:	bls	641d4 <tcgetattr@plt+0x60104>
    a04c:	ldrbmi	r1, [r1], #-2376	; 0xfffff6b8
    a050:	stc	7, cr15, [r2], #996	; 0x3e4
    a054:	bls	642e0 <tcgetattr@plt+0x60210>
    a058:	ldrbmi	r1, [r1], #-2376	; 0xfffff6b8
    a05c:	ldc	7, cr15, [ip], {249}	; 0xf9
    a060:	bls	643ec <tcgetattr@plt+0x6031c>
    a064:	ldrbmi	r1, [r1], #-2376	; 0xfffff6b8
    a068:	ldc	7, cr15, [r6], {249}	; 0xf9
    a06c:	bls	644f8 <tcgetattr@plt+0x60428>
    a070:	ldrbmi	r1, [r1], #-2376	; 0xfffff6b8
    a074:	ldc	7, cr15, [r0], {249}	; 0xf9
    a078:	bls	64604 <tcgetattr@plt+0x60534>
    a07c:	ldrbmi	r1, [r1], #-2376	; 0xfffff6b8
    a080:	stc	7, cr15, [sl], {249}	; 0xf9
    a084:	andeq	pc, r8, r9, asr r8	; <UNPREDICTABLE>
    a088:			; <UNDEFINED> instruction: 0xf8007833
    a08c:	ldmdavc	r2!, {r1, r3, ip, sp}^
    a090:			; <UNDEFINED> instruction: 0xf8036863
    a094:	ldmvc	r2!, {r1, r3, sp}
    a098:			; <UNDEFINED> instruction: 0xf80368a3
    a09c:	ldmvc	r2!, {r1, r3, sp}^
    a0a0:			; <UNDEFINED> instruction: 0xf80368e3
    a0a4:	ldmdbvc	r2!, {r1, r3, sp}
    a0a8:			; <UNDEFINED> instruction: 0xf8036923
    a0ac:	ldmdbvc	r2!, {r1, r3, sp}^
    a0b0:			; <UNDEFINED> instruction: 0xf8036963
    a0b4:			; <UNDEFINED> instruction: 0xf859200a
    a0b8:	ldmibvc	r3!, {r3, sp}
    a0bc:	andcc	pc, sl, r2, lsl #16
    a0c0:	bcs	2249b0 <tcgetattr@plt+0x2208e0>
    a0c4:	stmiavs	r2!, {r0, r5, ip, lr, pc}
    a0c8:	andcc	pc, sl, r2, lsl r8	; <UNPREDICTABLE>
    a0cc:	cmneq	pc, #99	; 0x63	; <UNPREDICTABLE>
    a0d0:	andcc	pc, sl, r2, lsl #16
    a0d4:	pop	{r0, r1, ip, sp, pc}
    a0d8:	stmiavs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a0dc:	andeq	pc, r8, r9, asr r8	; <UNPREDICTABLE>
    a0e0:	ldmibcs	pc!, {r0, r3, r4, r6, r8, sl, fp, ip, lr}^	; <UNPREDICTABLE>
    a0e4:	bcs	3e19c <tcgetattr@plt+0x3a0cc>
    a0e8:	svcge	0x001bf77f
    a0ec:	bcc	652c <tcgetattr@plt+0x245c>
    a0f0:	and	pc, r4, sp, asr #17
    a0f4:	andne	pc, sl, r3, lsl r8	; <UNPREDICTABLE>
    a0f8:			; <UNDEFINED> instruction: 0xf47f29ff
    a0fc:			; <UNDEFINED> instruction: 0xf810aee6
    a100:	blcs	fffd6130 <tcgetattr@plt+0xfffd2060>
    a104:	mcrge	4, 7, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    a108:	blcs	43b0c <tcgetattr@plt+0x3fa3c>
    a10c:	stmiavs	r1!, {r1, r5, r6, r7, ip, lr, pc}
    a110:			; <UNDEFINED> instruction: 0xf8012200
    a114:	stmiavs	r3!, {r1, r3, ip, sp}^
    a118:	andcs	pc, sl, r3, lsl #16
    a11c:	ldmibcs	pc!, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    a120:			; <UNDEFINED> instruction: 0xf810d18b
    a124:	blcs	fffd6158 <tcgetattr@plt+0xfffd2088>
    a128:	str	sp, [r7, -r7, lsl #3]!
    a12c:			; <UNDEFINED> instruction: 0xf77f2a00
    a130:			; <UNDEFINED> instruction: 0xf10eaef8
    a134:			; <UNDEFINED> instruction: 0xf8cd3aff
    a138:			; <UNDEFINED> instruction: 0xf811e004
    a13c:	strbt	r1, [r0], -sl
    a140:	ldmibcs	pc!, {r0, r6, r8, sl, fp, ip, lr}^	; <UNPREDICTABLE>
    a144:	ldr	sp, [r8], -pc, asr #3
    a148:			; <UNDEFINED> instruction: 0x0004f2b6
    a14c:	andeq	pc, r4, r4, ror r2	; <UNPREDICTABLE>
    a150:	andeq	pc, r4, r2, lsr #4
    a154:			; <UNDEFINED> instruction: 0x0004f1b6
    a158:	strheq	pc, [r4], -r0	; <UNPREDICTABLE>
    a15c:	andeq	pc, r4, r6, asr #32
    a160:	mvnsmi	lr, sp, lsr #18
    a164:	ldrmi	r4, [r5], -lr, lsl #12
    a168:			; <UNDEFINED> instruction: 0x46324619
    a16c:			; <UNDEFINED> instruction: 0x4607461c
    a170:	ldc2	7, cr15, [lr], #-1020	; 0xfffffc04
    a174:	vcge.s8	d18, d2, d8
    a178:	blx	debb2 <tcgetattr@plt+0xdaae2>
    a17c:	ldmpl	r9!, {r2, r8, r9, ip, sp, lr, pc}
    a180:	stmiane	ip, {r1, r3, r4, r5, r9, fp, sp, lr}^
    a184:	stmiavs	r0!, {r3, r9, fp, sp}
    a188:			; <UNDEFINED> instruction: 0xf00058ca
    a18c:	stfplp	f0, [r0, #-172]	; 0xffffff54
    a190:	stcleq	0, cr15, [r0]
    a194:	svceq	0x0080f1bc
    a198:	stmiami	r4!, {r0, r3, r6, r8, ip, lr, pc}
    a19c:	ldrbtmi	r2, [r8], #-3328	; 0xfffff300
    a1a0:	mul	r0, r0, r8
    a1a4:			; <UNDEFINED> instruction: 0xf105dd1f
    a1a8:			; <UNDEFINED> instruction: 0xf8023cff
    a1ac:			; <UNDEFINED> instruction: 0xf890e00c
    a1b0:	stmdavs	r2!, {r0, sp, lr, pc}^
    a1b4:	and	pc, ip, r2, lsl #16
    a1b8:	mul	r2, r0, r8
    a1bc:			; <UNDEFINED> instruction: 0xf80268a2
    a1c0:			; <UNDEFINED> instruction: 0xf890e00c
    a1c4:	stmiavs	r2!, {r0, r1, sp, lr, pc}^
    a1c8:	and	pc, ip, r2, lsl #16
    a1cc:	mul	r4, r0, r8
    a1d0:			; <UNDEFINED> instruction: 0xf8026922
    a1d4:			; <UNDEFINED> instruction: 0xf890e00c
    a1d8:	stmdbvs	r2!, {r0, r2, sp, lr, pc}^
    a1dc:	and	pc, ip, r2, lsl #16
    a1e0:	mul	r0, r0, r8
    a1e4:			; <UNDEFINED> instruction: 0xf8df58ca
    a1e8:			; <UNDEFINED> instruction: 0xf802c248
    a1ec:	ldrbtmi	lr, [ip], #5
    a1f0:	strbtmi	r6, [r2], -r0, ror #16
    a1f4:	mulgt	r1, ip, r8
    a1f8:	andgt	pc, r5, r0, lsl #16
    a1fc:	mulgt	r2, r2, r8
    a200:			; <UNDEFINED> instruction: 0xf80068a0
    a204:			; <UNDEFINED> instruction: 0xf892c005
    a208:	stmiavs	r0!, {r0, r1, lr, pc}^
    a20c:	andgt	pc, r5, r0, lsl #16
    a210:	mulgt	r4, r2, r8
    a214:			; <UNDEFINED> instruction: 0xf8006920
    a218:	ldmdbvc	r0, {r0, r2, lr, pc}^
    a21c:	ldrbpl	r6, [r0, #-2402]	; 0xfffff69e
    a220:	stmiavs	r0!, {r1, r3, r4, r5, r9, fp, sp, lr}
    a224:	stmiapl	sl, {r3, r9, fp, sp}^
    a228:	rschi	pc, r1, r0
    a22c:			; <UNDEFINED> instruction: 0xf0105d40
    a230:			; <UNDEFINED> instruction: 0xf0400f1f
    a234:	ldmdavc	r0!, {r1, r4, r7, pc}
    a238:	andsvc	r4, r0, sl, lsr #8
    a23c:	stmdavs	r2!, {r4, r5, r6, fp, ip, sp, lr}^
    a240:	ldmvc	r0!, {r4, r6, r8, sl, ip, lr}
    a244:	ldrbpl	r6, [r0, #-2210]	; 0xfffff75e
    a248:	stmiavs	r2!, {r4, r5, r6, r7, fp, ip, sp, lr}^
    a24c:	ldmdbvc	r0!, {r4, r6, r8, sl, ip, lr}
    a250:	ldrbpl	r6, [r0, #-2338]	; 0xfffff6de
    a254:	ldmdbvc	r0!, {r1, r5, r6, r8, fp, sp, lr}^
    a258:	ldmibvc	r2!, {r4, r6, r8, sl, ip, lr}
    a25c:	rsbsle	r2, sl, r0, lsl #20
    a260:			; <UNDEFINED> instruction: 0x1c6a6a38
    a264:	ldrd	pc, [r8], -r4
    a268:			; <UNDEFINED> instruction: 0xf8512808
    a26c:	suble	r8, r9, r3
    a270:	andgt	pc, r2, lr, lsl r8	; <UNPREDICTABLE>
    a274:	svceq	0x001ff01c
    a278:			; <UNDEFINED> instruction: 0xf01cd04f
    a27c:	smlalttle	r0, ip, r0, pc	; <UNPREDICTABLE>
    a280:	vmlaeq.f64	d14, d2, d8
    a284:	stfeqd	f7, [r2], {5}
    a288:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
    a28c:			; <UNDEFINED> instruction: 0xf88e7805
    a290:			; <UNDEFINED> instruction: 0xf8905000
    a294:	stmdavs	r5!, {r0, sp, lr, pc}^
    a298:	and	pc, r2, r5, lsl #16
    a29c:	mul	r2, r0, r8
    a2a0:			; <UNDEFINED> instruction: 0xf80568a5
    a2a4:			; <UNDEFINED> instruction: 0xf890e002
    a2a8:	stmiavs	r5!, {r0, r1, sp, lr, pc}^
    a2ac:	and	pc, r2, r5, lsl #16
    a2b0:	mul	r4, r0, r8
    a2b4:			; <UNDEFINED> instruction: 0xf8056925
    a2b8:			; <UNDEFINED> instruction: 0xf890e002
    a2bc:	stmdbvs	r5!, {r0, r2, sp, lr, pc}^
    a2c0:	and	pc, r2, r5, lsl #16
    a2c4:	mul	r0, r0, r8
    a2c8:			; <UNDEFINED> instruction: 0xf80558cd
    a2cc:			; <UNDEFINED> instruction: 0xf890e00c
    a2d0:	stmdavs	r5!, {r0, sp, lr, pc}^
    a2d4:	and	pc, ip, r5, lsl #16
    a2d8:	mul	r2, r0, r8
    a2dc:			; <UNDEFINED> instruction: 0xf80568a5
    a2e0:			; <UNDEFINED> instruction: 0xf890e00c
    a2e4:	stmiavs	r5!, {r0, r1, sp, lr, pc}^
    a2e8:	and	pc, ip, r5, lsl #16
    a2ec:	mul	r4, r0, r8
    a2f0:			; <UNDEFINED> instruction: 0xf8056925
    a2f4:	stmdbvc	r5, {r2, r3, sp, lr, pc}^
    a2f8:			; <UNDEFINED> instruction: 0xf8006960
    a2fc:	stmiapl	r8, {r2, r3, ip, lr}^
    a300:	and	r4, ip, r0, lsl r4
    a304:	stfeqd	f7, [r2], {5}
    a308:	andpl	pc, ip, lr, lsl r8	; <UNPREDICTABLE>
    a30c:	strdle	r2, [r4, -pc]
    a310:	andpl	pc, ip, r8, lsl r8	; <UNPREDICTABLE>
    a314:			; <UNDEFINED> instruction: 0xf0002dff
    a318:	bl	22a538 <tcgetattr@plt+0x226468>
    a31c:	ldmdavc	r5!, {r1}
    a320:	ldmdavc	r5!, {r0, r2, ip, sp, lr}^
    a324:	strpl	r6, [r5], #2144	; 0x860
    a328:	stmiavs	r0!, {r0, r2, r4, r5, r7, fp, ip, sp, lr}
    a32c:	ldmvc	r5!, {r0, r2, r7, sl, ip, lr}^
    a330:	strpl	r6, [r5], #2272	; 0x8e0
    a334:	stmdbvs	r0!, {r0, r2, r4, r5, r8, fp, ip, sp, lr}
    a338:	ldmdbvc	r5!, {r0, r2, r7, sl, ip, lr}^
    a33c:	strpl	r6, [r5], #2400	; 0x960
    a340:	ldmibvc	r3!, {r0, r3, r6, r7, fp, ip, lr}
    a344:	bvs	e5f578 <tcgetattr@plt+0xe5b4a8>
    a348:	rsble	r2, r4, r8, lsl #18
    a34c:	stcpl	8, cr6, [fp], {161}	; 0xa1
    a350:	cmneq	pc, #99	; 0x63	; <UNPREDICTABLE>
    a354:	pop	{r0, r1, r3, r7, sl, ip, lr}
    a358:			; <UNDEFINED> instruction: 0xf01081f0
    a35c:			; <UNDEFINED> instruction: 0xf47f0fe0
    a360:	ldmdbne	r0, {r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
    a364:	stfeqd	f7, [r1], {5}
    a368:	ldrbtmi	r4, [sl], #-2611	; 0xfffff5cd
    a36c:	mul	r0, r2, r8
    a370:	and	pc, r0, r0, lsl #17
    a374:	mul	r1, r2, r8
    a378:			; <UNDEFINED> instruction: 0xf8006860
    a37c:			; <UNDEFINED> instruction: 0xf892e005
    a380:	stmiavs	r0!, {r1, sp, lr, pc}
    a384:	and	pc, r5, r0, lsl #16
    a388:	mul	r3, r2, r8
    a38c:			; <UNDEFINED> instruction: 0xf80068e0
    a390:			; <UNDEFINED> instruction: 0xf892e005
    a394:	stmdbvs	r0!, {r2, sp, lr, pc}
    a398:	and	pc, r5, r0, lsl #16
    a39c:	mul	r5, r2, r8
    a3a0:			; <UNDEFINED> instruction: 0xf8006960
    a3a4:			; <UNDEFINED> instruction: 0xf892e005
    a3a8:	stmiapl	r8, {sp, lr, pc}^
    a3ac:	and	pc, ip, r0, lsl #16
    a3b0:	mul	r1, r2, r8
    a3b4:			; <UNDEFINED> instruction: 0xf8006860
    a3b8:			; <UNDEFINED> instruction: 0xf892e00c
    a3bc:	stmiavs	r0!, {r1, sp, lr, pc}
    a3c0:	and	pc, ip, r0, lsl #16
    a3c4:	mul	r3, r2, r8
    a3c8:			; <UNDEFINED> instruction: 0xf80068e0
    a3cc:			; <UNDEFINED> instruction: 0xf892e00c
    a3d0:	stmdbvs	r0!, {r2, sp, lr, pc}
    a3d4:	and	pc, ip, r0, lsl #16
    a3d8:	stmdbvs	r2!, {r4, r6, r8, fp, ip, sp, lr}^
    a3dc:	andeq	pc, ip, r2, lsl #16
    a3e0:	str	r5, [r8, -sl, asr #17]!
    a3e4:	andgt	pc, r5, r0, lsl r8	; <UNPREDICTABLE>
    a3e8:	svceq	0x00fff1bc
    a3ec:			; <UNDEFINED> instruction: 0xf105d00d
    a3f0:			; <UNDEFINED> instruction: 0xf8100c01
    a3f4:	ldmcs	pc!, {r2, r3}^	; <UNPREDICTABLE>
    a3f8:	svcge	0x001df47f
    a3fc:	andeq	pc, ip, r2, lsl r8	; <UNPREDICTABLE>
    a400:			; <UNDEFINED> instruction: 0xf47f28ff
    a404:	ldmdbne	r0, {r3, r4, r8, r9, sl, fp, sp, pc}^
    a408:			; <UNDEFINED> instruction: 0xf812e7ae
    a40c:			; <UNDEFINED> instruction: 0xf1bcc005
    a410:	strdle	r0, [ip, #255]!	; 0xff
    a414:	blcs	43f20 <tcgetattr@plt+0x3fe50>
    a418:	stmiavs	r0!, {r0, r2, r3, r4, r7, ip, lr, pc}
    a41c:	strpl	r2, [r3], #256	; 0x100
    a420:	ldrpl	r6, [r9], #2275	; 0x8e3
    a424:	bl	244288 <tcgetattr@plt+0x2401b8>
    a428:	str	r0, [sp, -r2, lsl #28]!
    a42c:	muleq	r4, r6, lr
    a430:	andeq	lr, r4, r6, asr #28
    a434:	andeq	lr, r4, sl, lsr #27
    a438:	andeq	lr, r4, sl, asr #25
    a43c:	ldrbmi	lr, [r0, sp, lsr #18]!
    a440:	stmdbvs	r8!, {r1, r6, r9, ip, sp, lr, pc}
    a444:	ldrdhi	pc, [r8, -pc]
    a448:	ldrbtmi	r4, [r8], #3906	; 0xf42
    a44c:	ldrbtmi	r4, [pc], #-2882	; a454 <tcgetattr@plt+0x6384>
    a450:	ldrdcs	pc, [r0], -r8
    a454:	bl	a0854 <tcgetattr@plt+0x9c784>
    a458:	cdpvs	5, 13, cr0, cr3, cr9, {0}
    a45c:	mvnslt	r6, r3, lsr r0
    a460:	ldrdne	pc, [r8], -r8
    a464:	bne	a47d74 <tcgetattr@plt+0xa43ca4>
    a468:	andmi	pc, sl, r2, asr r8	; <UNPREDICTABLE>
    a46c:	blne	1936c18 <tcgetattr@plt+0x1932b48>
    a470:			; <UNDEFINED> instruction: 0xf641d016
    a474:	and	r0, r7, ip, asr #16
    a478:	stc	7, cr15, [ip, #-996]	; 0xfffffc1c
    a47c:	strmi	r2, [r5], #-2048	; 0xfffff800
    a480:	bne	94195c <tcgetattr@plt+0x93d88c>
    a484:	ldmdavs	r3!, {r3, r4, r6, ip, lr, pc}
    a488:	andeq	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    a48c:	strtmi	r4, [r9], -r2, lsr #12
    a490:	ble	ffc54498 <tcgetattr@plt+0xffc503c8>
    a494:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
    a498:			; <UNDEFINED> instruction: 0xf502681a
    a49c:	strcc	r5, [r8, #-1304]!	; 0xfffffae8
    a4a0:	msrne	CPSR_f, #69206016	; 0x4200000
    a4a4:	pop	{r0, r2, r4, r6, r7, ip, lr}
    a4a8:	adcmi	r8, ip, #240, 14	; 0x3c00000
    a4ac:			; <UNDEFINED> instruction: 0xf503d9f8
    a4b0:	ldmdavs	r8, {r3, r5, r7, r8, r9, ip, lr}
    a4b4:	cdp2	0, 14, cr15, cr8, cr6, {1}
    a4b8:	ldrdcc	pc, [r0], -r8
    a4bc:	andeq	lr, r9, r3, lsl #22
    a4c0:	andne	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    a4c4:			; <UNDEFINED> instruction: 0xf02a1a09
    a4c8:	ldmdavs	r2!, {r0, r1, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    a4cc:	movwpl	pc, #16961	; 0x4241	; <UNPREDICTABLE>
    a4d0:			; <UNDEFINED> instruction: 0xf02658d0
    a4d4:	ldrdcs	pc, [r3], -r9
    a4d8:	mcrr2	0, 2, pc, r6, cr7	; <UNPREDICTABLE>
    a4dc:	ldrdcs	pc, [r0], -r8
    a4e0:	msrne	CPSR_f, #69206016	; 0x4200000
    a4e4:	streq	lr, [r9, #-2818]	; 0xfffff4fe
    a4e8:	pop	{r0, r2, r4, r6, r7, ip, lr}
    a4ec:			; <UNDEFINED> instruction: 0xf7f987f0
    a4f0:	ldcmi	12, cr14, [fp, #-488]	; 0xfffffe18
    a4f4:	ldrbtmi	r4, [sp], #-2843	; 0xfffff4e5
    a4f8:	ldmdbmi	ip, {r0, r1, r3, r4, r9, fp, lr}
    a4fc:	ldrbtmi	r5, [sl], #-2300	; 0xfffff704
    a500:	ldrbtmi	r6, [r9], #-2091	; 0xfffff7d5
    a504:	movwcc	r6, #51239	; 0xc827
    a508:	eorvs	r6, r3, r0, lsl #16
    a50c:	blx	17465d2 <tcgetattr@plt+0x1742502>
    a510:	eorvs	r6, r7, r3, lsr r8
    a514:	andeq	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    a518:	ldc	7, cr15, [r6, #996]!	; 0x3e4
    a51c:	stmdavs	sl!, {r0, r1, r4, r5, fp, sp, lr}
    a520:	mvnscc	pc, pc, asr #32
    a524:	ldrpl	pc, [r8, #-1282]	; 0xfffffafe
    a528:	andne	pc, r8, r3, asr #16
    a52c:	msrne	CPSR_f, #69206016	; 0x4200000
    a530:	sbcspl	r3, r5, r8, lsr #10
    a534:			; <UNDEFINED> instruction: 0x87f0e8bd
    a538:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    a53c:			; <UNDEFINED> instruction: 0xf642681a
    a540:			; <UNDEFINED> instruction: 0xf5021328
    a544:	strcc	r5, [r8, #-1304]!	; 0xfffffae8
    a548:	pop	{r0, r2, r4, r6, r7, ip, lr}
    a54c:	svclt	0x000087f0
    a550:	andeq	r2, r5, lr, asr #12
    a554:	strdeq	lr, [r4], -r6
    a558:	andeq	r0, r0, r8, ror #6
    a55c:	andeq	r2, r5, r2, lsl #12
    a560:	andeq	r2, r5, r2, lsr #11
    a564:	andeq	r0, r0, r8, asr r3
    a568:	andeq	r6, r3, r6, lsl sl
    a56c:	andeq	r8, r3, r2, asr #6
    a570:	andeq	r2, r5, lr, asr r5
    a574:			; <UNDEFINED> instruction: 0xf642b570
    a578:	cfsh32mi	mvfx1, mvfx13, #24
    a57c:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
    a580:			; <UNDEFINED> instruction: 0xf5036833
    a584:	ldmdbpl	sl, {r2, r5, r8, ip, lr}^
    a588:	addmi	r3, sl, #-1073741815	; 0xc0000009
    a58c:			; <UNDEFINED> instruction: 0xf642d205
    a590:	ldfnee	f1, [r0], {40}	; 0x28
    a594:	andsvc	r5, r4, r8, asr r0
    a598:			; <UNDEFINED> instruction: 0xf7ffbd70
    a59c:	ldmdavs	r3!, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    a5a0:	msrne	R8_fiq, r2
    a5a4:	mrrcne	9, 5, r5, r0, cr10	; <UNPREDICTABLE>
    a5a8:	andsvc	r5, r4, r8, asr r0
    a5ac:	svclt	0x0000bd70
    a5b0:	andeq	r2, r5, sl, lsl r5
    a5b4:	svclt	0x00182a00
    a5b8:	eorle	r2, ip, r0, lsl #18
    a5bc:	push	{r0, r4, r7, r9, lr}
    a5c0:	bl	1b5a8 <tcgetattr@plt+0x174d8>
    a5c4:	bl	c9d0 <tcgetattr@plt+0x8900>
    a5c8:	strmi	r0, [r6], -r2, lsl #16
    a5cc:			; <UNDEFINED> instruction: 0x460c461f
    a5d0:	ldcle	6, cr4, [r0], {21}
    a5d4:	strmi	r4, [r1], -sl, lsl #12
    a5d8:			; <UNDEFINED> instruction: 0xf7f94618
    a5dc:			; <UNDEFINED> instruction: 0x462ae9de
    a5e0:	ldrtmi	r4, [r0], -r9, asr #12
    a5e4:	ldmib	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a5e8:	ldrtmi	r4, [r9], -r2, lsr #12
    a5ec:	pop	{r6, r9, sl, lr}
    a5f0:			; <UNDEFINED> instruction: 0xf7f943f8
    a5f4:	strbmi	fp, [r9], -pc, asr #19
    a5f8:			; <UNDEFINED> instruction: 0xf7f94618
    a5fc:	strtmi	lr, [r2], -lr, asr #19
    a600:			; <UNDEFINED> instruction: 0x46404631
    a604:	stmib	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a608:	ldrtmi	r4, [r9], -sl, lsr #12
    a60c:	pop	{r4, r5, r9, sl, lr}
    a610:			; <UNDEFINED> instruction: 0xf7f943f8
    a614:			; <UNDEFINED> instruction: 0x4770b9bf
    a618:			; <UNDEFINED> instruction: 0x4605b5f8
    a61c:	stmvs	r2, {r0, r5, sl, fp, lr}
    a620:	stmdavs	r9!, {r2, r3, r4, r5, r6, sl, lr}^
    a624:	andcc	r6, ip, r0, lsr #16
    a628:			; <UNDEFINED> instruction: 0xf984f02e
    a62c:	stmiavs	r8!, {r2, r5, fp, sp, lr}^
    a630:	orrspl	pc, r0, #536870916	; 0x20000004
    a634:	stmiane	r6!, {r0, r3, r5, r8, fp, sp, lr}^
    a638:	andscs	r6, r0, #11468800	; 0xaf0000
    a63c:	ldrdgt	pc, [r4], -r5
    a640:			; <UNDEFINED> instruction: 0xf50450e0
    a644:	blx	85e6a4 <tcgetattr@plt+0x85a5d4>
    a648:	mvnvs	pc, r2, lsl #6
    a64c:	andsgt	pc, r8, r4, asr #17
    a650:	adcshi	r3, r1, r4, lsr #32
    a654:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
    a658:			; <UNDEFINED> instruction: 0xf7f971b3
    a65c:	ldmib	r5, {r1, r2, r3, r4, r7, r8, fp, sp, lr, pc}^
    a660:	ldrtmi	r7, [r1], -r5
    a664:	ldrpl	pc, [r7, #578]	; 0x242
    a668:	rsbne	pc, r8, #7340032	; 0x700000
    a66c:	msrne	SPSR_f, #0, 12
    a670:	addeq	lr, r2, #4, 22	; 0x1000
    a674:	orreq	lr, r3, #4, 22	; 0x1000
    a678:	vtst.8	q11, q1, q3
    a67c:	umlalpl	r5, r7, ip, r2
    a680:	adcpl	pc, r0, #536870916	; 0x20000004
    a684:	vhadd.s8	d21, d18, d16
    a688:	strbpl	r5, [r6, #-180]!	; 0xffffff4c
    a68c:	addspl	pc, r8, #536870916	; 0x20000004
    a690:	strcs	r6, [r0, #-2139]	; 0xfffff7a5
    a694:			; <UNDEFINED> instruction: 0xf1045025
    a698:	strtpl	r0, [r3], #12
    a69c:	ldrhtmi	lr, [r8], #141	; 0x8d
    a6a0:	svclt	0x0084f02e
    a6a4:	andeq	r2, r5, r8, ror r4
    a6a8:	svcmi	0x00f0e92d
    a6ac:	umulllt	r4, r5, r9, r6
    a6b0:			; <UNDEFINED> instruction: 0x46064bb4
    a6b4:	stmdbvs	r0, {r0, r2, r4, r9, sl, lr}
    a6b8:	movwls	r4, #9339	; 0x247b
    a6bc:	blx	d3326 <tcgetattr@plt+0xcf256>
    a6c0:	addmi	pc, r8, #335544320	; 0x14000000
    a6c4:	addpl	pc, ip, #536870916	; 0x20000004
    a6c8:			; <UNDEFINED> instruction: 0xf100bfd8
    a6cc:	ldmpl	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
    a6d0:	strmi	fp, [ip], -r8, asr #31
    a6d4:	bvs	c5bbfc <tcgetattr@plt+0xc57b2c>
    a6d8:			; <UNDEFINED> instruction: 0xf100bfd8
    a6dc:	ldmne	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}^
    a6e0:			; <UNDEFINED> instruction: 0xf8dd2908
    a6e4:	stmvs	r2, {r3, r4, r5, pc}
    a6e8:			; <UNDEFINED> instruction: 0xf0005d12
    a6ec:			; <UNDEFINED> instruction: 0xf0028130
    a6f0:	bcs	fe00b278 <tcgetattr@plt+0xfe0071a8>
    a6f4:	stmdavs	r0, {r1, r2, r4, r6, r8, ip, lr, pc}
    a6f8:			; <UNDEFINED> instruction: 0x2c004aa3
    a6fc:			; <UNDEFINED> instruction: 0xf892447a
    a700:	stcle	0, cr12, [fp, #-0]
    a704:	vceq.f32	<illegal reg q8.5>, q1, <illegal reg q8.5>
    a708:			; <UNDEFINED> instruction: 0xf800578c
    a70c:	ldmibpl	r0!, {r0, lr, pc}^
    a710:	mulgt	r1, r2, r8
    a714:	stmdavs	r0, {r3, r4, sl, lr}^
    a718:	andgt	pc, r1, r0, lsl #16
    a71c:			; <UNDEFINED> instruction: 0xf89259f0
    a720:	ldrmi	ip, [r8], #-2
    a724:			; <UNDEFINED> instruction: 0xf8006880
    a728:	ldmibpl	r0!, {r0, lr, pc}^
    a72c:	mulgt	r3, r2, r8
    a730:	stmiavs	r0, {r3, r4, sl, lr}^
    a734:	andgt	pc, r1, r0, lsl #16
    a738:			; <UNDEFINED> instruction: 0xf89259f0
    a73c:	ldrmi	ip, [r8], #-4
    a740:			; <UNDEFINED> instruction: 0xf8006900
    a744:	ldmibpl	r0!, {r0, lr, pc}^
    a748:	mulgt	r5, r2, r8
    a74c:	stmdbvs	r0, {r3, r4, sl, lr}^
    a750:	andgt	pc, r1, r0, lsl #16
    a754:			; <UNDEFINED> instruction: 0xf89259f1
    a758:	stmiapl	r8, {lr, pc}^
    a75c:	orrpl	pc, ip, r2, asr #4
    a760:	andgt	pc, r4, r0, lsl #16
    a764:	ldmdapl	r0!, {r0, r3, r7, r9, fp, lr}^
    a768:	ldrmi	r4, [r8], #-1146	; 0xfffffb86
    a76c:	stmdavs	r0, {r0, r1, r2, r4, r6, fp, ip, sp, lr}^
    a770:	ldmdapl	r0!, {r0, r1, r2, r8, sl, ip, lr}^
    a774:	ldrmi	r7, [r8], #-2199	; 0xfffff769
    a778:	strpl	r6, [r7, #-2176]	; 0xfffff780
    a77c:	ldmvc	r7, {r4, r5, r6, fp, ip, lr}^
    a780:	stmiavs	r0, {r3, r4, sl, lr}^
    a784:	ldmdapl	r0!, {r0, r1, r2, r8, sl, ip, lr}^
    a788:	ldrmi	r7, [r8], #-2327	; 0xfffff6e9
    a78c:	strpl	r6, [r7, #-2304]	; 0xfffff700
    a790:	ldmdbvc	r7, {r4, r5, r6, fp, ip, lr}^
    a794:	ldmdbvs	r2, {r1, r6, r7, fp, ip}^
    a798:	bvs	c9fbfc <tcgetattr@plt+0xc9bb2c>
    a79c:	bcs	220980 <tcgetattr@plt+0x21c8b0>
    a7a0:	sbcshi	pc, r7, r0
    a7a4:	blx	9300e <tcgetattr@plt+0x8ef3e>
    a7a8:	ldmvs	r2, {r3, r9, ip, sp, lr}
    a7ac:	andcs	pc, r9, r2, lsl r8	; <UNPREDICTABLE>
    a7b0:	ldrdle	r0, [lr, #-97]!	; 0xffffff9f
    a7b4:	cfstr64le	mvdx4, [r9], #-276	; 0xfffffeec
    a7b8:			; <UNDEFINED> instruction: 0xf8cd3318
    a7bc:			; <UNDEFINED> instruction: 0xf108900c
    a7c0:	ldrmi	r0, [pc], #-2817	; a7c8 <tcgetattr@plt+0x66f8>
    a7c4:			; <UNDEFINED> instruction: 0xe00546b1
    a7c8:	ldrcc	r3, [r8, -r1, lsl #10]
    a7cc:			; <UNDEFINED> instruction: 0xf04f455d
    a7d0:	subsle	r0, fp, r0, lsl #8
    a7d4:	svclt	0x001645a8
    a7d8:			; <UNDEFINED> instruction: 0x2010f8d9
    a7dc:			; <UNDEFINED> instruction: 0xf1029a03
    a7e0:	blne	4973e4 <tcgetattr@plt+0x493314>
    a7e4:	beq	86bf4 <tcgetattr@plt+0x82b24>
    a7e8:	svceq	0x0000f1ba
    a7ec:			; <UNDEFINED> instruction: 0xf857ddec
    a7f0:			; <UNDEFINED> instruction: 0x46510c18
    a7f4:			; <UNDEFINED> instruction: 0xf0084420
    a7f8:	blmi	19894ec <tcgetattr@plt+0x198541c>
    a7fc:			; <UNDEFINED> instruction: 0xf8579a02
    a800:	ldmpl	r6, {r2, r4, sl, fp}^
    a804:	addsmi	r6, r8, #3342336	; 0x330000
    a808:	strtmi	sp, [r0], #-5
    a80c:	tstcs	r0, r2, asr r6
    a810:	bl	5c87fc <tcgetattr@plt+0x5c472c>
    a814:			; <UNDEFINED> instruction: 0xf8576833
    a818:	addsmi	r0, r8, #16, 24	; 0x1000
    a81c:	strtmi	sp, [r0], #-5
    a820:	tstcs	r0, r2, asr r6
    a824:	bl	348810 <tcgetattr@plt+0x344740>
    a828:			; <UNDEFINED> instruction: 0xf8576833
    a82c:	addsmi	r0, r8, #12, 24	; 0xc00
    a830:	strtmi	sp, [r0], #-5
    a834:	tstcs	r0, r2, asr r6
    a838:	bl	c8824 <tcgetattr@plt+0xc4754>
    a83c:			; <UNDEFINED> instruction: 0xf8576833
    a840:	addsmi	r0, r8, #8, 24	; 0x800
    a844:	strtmi	sp, [r0], #-5
    a848:	tstcs	r0, r2, asr r6
    a84c:	b	ffe48838 <tcgetattr@plt+0xffe44768>
    a850:			; <UNDEFINED> instruction: 0xf8576833
    a854:	addsmi	r0, r8, #4, 24	; 0x400
    a858:	strtmi	sp, [r0], #-4
    a85c:	tstcs	r0, r2, asr r6
    a860:	b	ffbc884c <tcgetattr@plt+0xffbc477c>
    a864:	blcs	314a8 <tcgetattr@plt+0x2d3d8>
    a868:	bls	3feb28 <tcgetattr@plt+0x3faa58>
    a86c:	movweq	lr, #19210	; 0x4b0a
    a870:	blcc	5c11c <tcgetattr@plt+0x5804c>
    a874:	strbmi	r3, [r8], -r1, lsl #10
    a878:	strtmi	r9, [r2], -r0, lsl #4
    a87c:			; <UNDEFINED> instruction: 0xf9bef7ff
    a880:			; <UNDEFINED> instruction: 0xf107455d
    a884:			; <UNDEFINED> instruction: 0xf04f0718
    a888:			; <UNDEFINED> instruction: 0xd1a30400
    a88c:	pop	{r0, r2, ip, sp, pc}
    a890:			; <UNDEFINED> instruction: 0xf0128ff0
    a894:	orrle	r0, sp, r0, ror #31
    a898:	stfeqd	f7, [r1], {9}
    a89c:	ldmdbmi	sp!, {r3, r4, r9, sp}
    a8a0:	vqdmulh.s<illegal width 8>	d15, d8, d2
    a8a4:	vqshl.s8	q10, <illegal reg q12.5>, q1
    a8a8:			; <UNDEFINED> instruction: 0xf891508c
    a8ac:	ldmpl	pc!, {sp, lr, pc}	; <UNPREDICTABLE>
    a8b0:	and	pc, r9, r7, lsl #16
    a8b4:			; <UNDEFINED> instruction: 0xf8915837
    a8b8:	ldrmi	lr, [r7], #-1
    a8bc:			; <UNDEFINED> instruction: 0xf807687f
    a8c0:	ldmdapl	r7!, {r0, r3, sp, lr, pc}
    a8c4:	mul	r2, r1, r8
    a8c8:	ldmvs	pc!, {r0, r1, r2, r4, sl, lr}	; <UNPREDICTABLE>
    a8cc:	and	pc, r9, r7, lsl #16
    a8d0:			; <UNDEFINED> instruction: 0xf8915837
    a8d4:	ldrmi	lr, [r7], #-3
    a8d8:			; <UNDEFINED> instruction: 0xf80768ff
    a8dc:	ldmdapl	r7!, {r0, r3, sp, lr, pc}
    a8e0:	mul	r4, r1, r8
    a8e4:	ldmdbvs	pc!, {r0, r1, r2, r4, sl, lr}	; <UNPREDICTABLE>
    a8e8:	and	pc, r9, r7, lsl #16
    a8ec:			; <UNDEFINED> instruction: 0xf8915837
    a8f0:	ldrmi	lr, [r7], #-5
    a8f4:			; <UNDEFINED> instruction: 0xf807697f
    a8f8:	ldmdapl	r7!, {r0, r3, sp, lr, pc}
    a8fc:	mul	r0, r1, r8
    a900:			; <UNDEFINED> instruction: 0xf80758bf
    a904:	ldmdapl	r7!, {r2, r3, sp, lr, pc}
    a908:	mul	r1, r1, r8
    a90c:	ldmdavs	pc!, {r0, r1, r2, r4, sl, lr}^	; <UNPREDICTABLE>
    a910:	and	pc, ip, r7, lsl #16
    a914:	mul	r2, r1, r8
    a918:	ldrmi	r5, [r7], #-2103	; 0xfffff7c9
    a91c:			; <UNDEFINED> instruction: 0xf80768bf
    a920:	ldmdapl	r7!, {r2, r3, sp, lr, pc}
    a924:	mul	r3, r1, r8
    a928:	ldmvs	pc!, {r0, r1, r2, r4, sl, lr}^	; <UNPREDICTABLE>
    a92c:	and	pc, ip, r7, lsl #16
    a930:			; <UNDEFINED> instruction: 0xf8915837
    a934:	ldrmi	lr, [r7], #-4
    a938:			; <UNDEFINED> instruction: 0xf807693f
    a93c:	ldmdapl	r7!, {r2, r3, sp, lr, pc}
    a940:	ldrtmi	r7, [sl], #-2377	; 0xfffff6b7
    a944:			; <UNDEFINED> instruction: 0xf8026952
    a948:	ldmdapl	r7!, {r2, r3, ip}
    a94c:	bcs	461c <tcgetattr@plt+0x54c>
    a950:	andscs	sp, r8, #18
    a954:	stfeqd	f7, [r1], {9}
    a958:	vqdmulh.s<illegal width 8>	d15, d8, d2
    a95c:	stmvs	r9, {r0, r3, r4, r5, r7, fp, ip}
    a960:	andne	pc, ip, r1, lsl r8	; <UNPREDICTABLE>
    a964:			; <UNDEFINED> instruction: 0xf47f29ff
    a968:	ldmpl	sl!, {r0, r2, r5, r8, r9, sl, fp, sp, pc}
    a96c:	andcs	pc, ip, r2, lsl r8	; <UNPREDICTABLE>
    a970:			; <UNDEFINED> instruction: 0xf47f2aff
    a974:			; <UNDEFINED> instruction: 0xe791af1f
    a978:	stcpl	8, cr6, [r2, #-0]
    a97c:	strdle	r2, [r8, #175]!	; 0xaf
    a980:	svclt	0x0000e6ba
    a984:	andeq	lr, r4, ip, lsl #7
    a988:	andeq	lr, r4, r8, lsr r9
    a98c:	andeq	lr, r4, ip, asr #17
    a990:	andeq	r0, r0, r4, lsr r4
    a994:	muleq	r4, r0, r7
    a998:	strmi	r4, [fp], -r5, lsr #20
    a99c:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    a9a0:	ldrvs	pc, [ip], #-578	; 0xfffffdbe
    a9a4:	ldmdavs	r2, {r1, r2, r9, sl, lr}
    a9a8:			; <UNDEFINED> instruction: 0xf102b087
    a9ac:	ldmdbpl	r4, {r2, r3}
    a9b0:	ldrsblt	r6, [ip, #-149]!	; 0xffffff6b
    a9b4:	ldrpl	pc, [r5], #578	; 0x242
    a9b8:	orrspl	pc, r4, r2, asr #4
    a9bc:	vmla.f32	d21, d2, d4
    a9c0:	mrrcpl	7, 9, r5, r1, cr1
    a9c4:			; <UNDEFINED> instruction: 0xf02457d2
    a9c8:	b	110ba0c <tcgetattr@plt+0x110793c>
    a9cc:	vst3.8	{d1-d3}, [r2 :64], r1
    a9d0:	tstmi	r4, #128, 4
    a9d4:	ldrtmi	r2, [r1], -r1, lsl #4
    a9d8:	strpl	lr, [r0], #-2509	; 0xfffff633
    a9dc:	strtmi	r9, [sl], -r2, lsl #4
    a9e0:			; <UNDEFINED> instruction: 0xf02e9305
    a9e4:	bmi	509e20 <tcgetattr@plt+0x505d50>
    a9e8:	tstvs	ip, r2, asr #4	; <UNPREDICTABLE>
    a9ec:	ldrbtmi	r9, [sl], #-2821	; 0xfffff4fb
    a9f0:	stmdapl	r4, {r4, fp, sp, lr}^
    a9f4:	vand	<illegal reg q13.5>, q1, q14
    a9f8:	vqsub.s8	d21, d18, d5
    a9fc:	stfpls	f5, [r4], {148}	; 0x94
    aa00:	addspl	pc, r1, #536870916	; 0x20000004
    aa04:	strpl	r5, [r2], r1, asr #24
    aa08:	streq	pc, [pc], #-36	; aa10 <tcgetattr@plt+0x6940>
    aa0c:	ldrne	lr, [r1], #-2628	; 0xfffff5bc
    aa10:	addvc	pc, r0, #33554432	; 0x2000000
    aa14:	stccs	3, cr4, [r0, #-80]	; 0xffffffb0
    aa18:	strtmi	sp, [sl], -r5, lsl #22
    aa1c:	stmib	sp, {r0, r4, r5, r9, sl, lr}^
    aa20:			; <UNDEFINED> instruction: 0xf7ff5400
    aa24:	andlt	pc, r7, r1, asr #28
    aa28:	ldrhtmi	lr, [r0], #141	; 0x8d
    aa2c:	mcrlt	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    aa30:	strdeq	r2, [r5], -sl
    aa34:	andeq	r2, r5, sl, lsr #1
    aa38:	svcmi	0x00f0e92d
    aa3c:	ldrcs	fp, [r8], #-133	; 0xffffff7b
    aa40:	blx	11c44a <tcgetattr@plt+0x11837a>
    aa44:	andls	pc, r3, #2048	; 0x800
    aa48:	addpl	pc, ip, #536870916	; 0x20000004
    aa4c:			; <UNDEFINED> instruction: 0xf850460f
    aa50:	ldrmi	sl, [sp], -r2
    aa54:	bl	2a525c <tcgetattr@plt+0x2a118c>
    aa58:			; <UNDEFINED> instruction: 0xf8df040b
    aa5c:			; <UNDEFINED> instruction: 0xf85a1418
    aa60:	andls	r3, r1, fp
    aa64:	stmdals	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    aa68:	smlatbls	r2, r2, r8, r6
    aa6c:	stmdals	r1, {ip, pc}
    aa70:	stmdacs	r8, {r1, r2, r3, r9, sl, fp, ip, pc}
    aa74:			; <UNDEFINED> instruction: 0xf0005d51
    aa78:			; <UNDEFINED> instruction: 0xf00181cd
    aa7c:	stmibcs	r0, {r5, r6, r7, r8}
    aa80:	bmi	fff7ef54 <tcgetattr@plt+0xfff7ae84>
    aa84:	ldrbtmi	r2, [sl], #-3328	; 0xfffff300
    aa88:	ldcle	8, cr7, [r3, #-64]	; 0xffffffc0
    aa8c:	ldrbpl	r1, [r8], #-3689	; 0xfffff197
    aa90:	stmdavs	r3!, {r4, r6, fp, ip, sp, lr}^
    aa94:	ldmvc	r0, {r3, r4, r6, sl, ip, lr}
    aa98:	ldrbpl	r6, [r8], #-2211	; 0xfffff75d
    aa9c:	stmiavs	r3!, {r4, r6, r7, fp, ip, sp, lr}^
    aaa0:	ldmdbvc	r0, {r3, r4, r6, sl, ip, lr}
    aaa4:	ldrbpl	r6, [r8], #-2339	; 0xfffff6dd
    aaa8:	stmdbvs	r3!, {r4, r6, r8, fp, ip, sp, lr}^
    aaac:	ldmdavc	r0, {r3, r4, r6, sl, ip, lr}
    aab0:	andcc	pc, fp, sl, asr r8	; <UNPREDICTABLE>
    aab4:	ldrbpl	r4, [r8, #-2545]	; 0xfffff60f
    aab8:	stmdavs	r2!, {r0, r3, r4, r5, r6, sl, lr}^
    aabc:	stmdavc	r9, {r0, r1, r3, r9, sl, lr}^
    aac0:	ldmvc	r9, {r0, r4, r6, r8, sl, ip, lr}
    aac4:	ldrbpl	r6, [r1, #-2210]	; 0xfffff75e
    aac8:	stmiavs	r2!, {r0, r3, r4, r6, r7, fp, ip, sp, lr}^
    aacc:	ldmdbvc	r9, {r0, r4, r6, r8, sl, ip, lr}
    aad0:	ldrbpl	r6, [r1, #-2338]	; 0xfffff6de
    aad4:	stmdbvs	r3!, {r1, r3, r4, r6, r8, fp, ip, sp, lr}^
    aad8:			; <UNDEFINED> instruction: 0xf8d8555a
    aadc:	stmiavs	r2!, {r5, ip, sp}
    aae0:			; <UNDEFINED> instruction: 0xf85a2b08
    aae4:			; <UNDEFINED> instruction: 0xf000300b
    aae8:	ldfpld	f0, [r2, #604]	; 0x25c
    aaec:			; <UNDEFINED> instruction: 0xf04006d1
    aaf0:	svccs	0x000080b7
    aaf4:	andeq	lr, r5, #169984	; 0x29800
    aaf8:	rschi	pc, r4, r0, asr #6
    aafc:	svclt	0x00c84297
    ab00:	ldclle	12, cr1, [r2], #-348	; 0xfffffea4
    ab04:	ldrdcs	pc, [r0], -r8	; <UNPREDICTABLE>
    ab08:	stmdbeq	r7, {r0, r2, r8, r9, fp, sp, lr, pc}
    ab0c:	bcs	224d98 <tcgetattr@plt+0x220cc8>
    ab10:	andne	pc, r9, r1, lsl r8	; <UNPREDICTABLE>
    ab14:	orrshi	pc, r8, r0
    ab18:	mvneq	pc, r1
    ab1c:	teqle	r5, r0, lsl #19
    ab20:			; <UNDEFINED> instruction: 0xf1b94ad7
    ab24:	ldrbtmi	r0, [sl], #-3840	; 0xfffff100
    ab28:	ldcle	8, cr7, [r4, #-64]	; 0xffffffc0
    ab2c:	mvnscc	pc, r9, lsl #2
    ab30:	ldmdavc	r0, {r3, r4, r6, sl, ip, lr}^
    ab34:	ldrbpl	r6, [r8], #-2147	; 0xfffff79d
    ab38:	stmiavs	r3!, {r4, r7, fp, ip, sp, lr}
    ab3c:	ldmvc	r0, {r3, r4, r6, sl, ip, lr}^
    ab40:	ldrbpl	r6, [r8], #-2275	; 0xfffff71d
    ab44:	stmdbvs	r3!, {r4, r8, fp, ip, sp, lr}
    ab48:	ldmdbvc	r0, {r3, r4, r6, sl, ip, lr}^
    ab4c:	ldrbpl	r6, [r8], #-2403	; 0xfffff69d
    ab50:			; <UNDEFINED> instruction: 0xf85a7810
    ab54:	stmibmi	fp, {r0, r1, r3, ip, sp}^
    ab58:	andeq	pc, r9, r3, lsl #16
    ab5c:	stmdavs	r2!, {r0, r3, r4, r5, r6, sl, lr}^
    ab60:	stmdavc	r9, {r0, r1, r3, r9, sl, lr}^
    ab64:	andne	pc, r9, r2, lsl #16
    ab68:	stmiavs	r2!, {r0, r3, r4, r7, fp, ip, sp, lr}
    ab6c:	andne	pc, r9, r2, lsl #16
    ab70:	stmiavs	r2!, {r0, r3, r4, r6, r7, fp, ip, sp, lr}^
    ab74:	andne	pc, r9, r2, lsl #16
    ab78:	stmdbvs	r2!, {r0, r3, r4, r8, fp, ip, sp, lr}
    ab7c:	andne	pc, r9, r2, lsl #16
    ab80:	stmdbvs	r3!, {r1, r3, r4, r6, r8, fp, ip, sp, lr}^
    ab84:	andcs	pc, r9, r3, lsl #16
    ab88:	andcc	pc, fp, sl, asr r8	; <UNPREDICTABLE>
    ab8c:	bl	d8398 <tcgetattr@plt+0xd42c8>
    ab90:	blne	1c8afbc <tcgetattr@plt+0x1c86eec>
    ab94:	blne	ff4910fc <tcgetattr@plt+0xff48d02c>
    ab98:			; <UNDEFINED> instruction: 0xf7f89201
    ab9c:	stmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    aba0:	bl	313ac <tcgetattr@plt+0x2d2dc>
    aba4:	strtmi	r0, [r8], #-265	; 0xfffffef7
    aba8:	mrc	7, 7, APSR_nzcv, cr6, cr8, {7}
    abac:	bls	64e34 <tcgetattr@plt+0x60d64>
    abb0:	tsteq	r9, r0, lsl #22
    abb4:			; <UNDEFINED> instruction: 0xf7f84428
    abb8:	stmiavs	r0!, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    abbc:	bl	313c8 <tcgetattr@plt+0x2d2f8>
    abc0:	strtmi	r0, [r8], #-265	; 0xfffffef7
    abc4:	mcr	7, 7, pc, cr8, cr8, {7}	; <UNPREDICTABLE>
    abc8:	bls	65050 <tcgetattr@plt+0x60f80>
    abcc:	tsteq	r9, r0, lsl #22
    abd0:			; <UNDEFINED> instruction: 0xf7f84428
    abd4:	stmdbvs	r0!, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    abd8:	bl	313e4 <tcgetattr@plt+0x2d314>
    abdc:	strtmi	r0, [r8], #-265	; 0xfffffef7
    abe0:	mrc	7, 6, APSR_nzcv, cr10, cr8, {7}
    abe4:	andcc	pc, fp, sl, asr r8	; <UNPREDICTABLE>
    abe8:	ldmdbne	r8, {r0, r2, r4, r5, r6, r7, r8, r9, fp, ip}^
    abec:			; <UNDEFINED> instruction: 0xf0084639
    abf0:	blmi	fe9890f4 <tcgetattr@plt+0xfe985024>
    abf4:	stmdavs	r0!, {r1, r9, fp, ip, pc}^
    abf8:	ldmdavs	r3!, {r1, r2, r4, r6, r7, fp, ip, lr}
    abfc:	mulle	r5, r8, r2
    ac00:	ldrtmi	r4, [sl], -r8, lsr #8
    ac04:			; <UNDEFINED> instruction: 0xf7f92100
    ac08:	ldmdavs	r3!, {r2, r3, r4, r8, fp, sp, lr, pc}
    ac0c:	addsmi	r6, r8, #160, 16	; 0xa00000
    ac10:	strtmi	sp, [r8], #-5
    ac14:	tstcs	r0, sl, lsr r6
    ac18:	ldmdb	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ac1c:	stmiavs	r0!, {r0, r1, r4, r5, fp, sp, lr}^
    ac20:	mulle	r5, r8, r2
    ac24:	ldrtmi	r4, [sl], -r8, lsr #8
    ac28:			; <UNDEFINED> instruction: 0xf7f92100
    ac2c:	ldmdavs	r3!, {r1, r3, r8, fp, sp, lr, pc}
    ac30:	addsmi	r6, r8, #32, 18	; 0x80000
    ac34:	strtmi	sp, [r8], #-5
    ac38:	tstcs	r0, sl, lsr r6
    ac3c:	stmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ac40:	stmdbvs	r0!, {r0, r1, r4, r5, fp, sp, lr}^
    ac44:	mulle	r4, r8, r2
    ac48:	ldrtmi	r4, [sl], -r8, lsr #8
    ac4c:			; <UNDEFINED> instruction: 0xf7f92100
    ac50:	blls	45038 <tcgetattr@plt+0x40f68>
    ac54:			; <UNDEFINED> instruction: 0xf0402b00
    ac58:	andlt	r8, r5, r9, ror #1
    ac5c:	svchi	0x00f0e8bd
    ac60:	svceq	0x00e0f012
    ac64:	svcge	0x0045f47f
    ac68:	bmi	fe211e34 <tcgetattr@plt+0xfe20dd64>
    ac6c:	ldrbtmi	r2, [sl], #-3840	; 0xfffff100
    ac70:	ldrpl	r7, [r8, #2064]	; 0x810
    ac74:	stmdavs	r3!, {r4, r6, fp, ip, sp, lr}^
    ac78:	ldmvc	r0, {r3, r4, r7, r8, sl, ip, lr}
    ac7c:	ldrpl	r6, [r8, #2211]	; 0x8a3
    ac80:	stmiavs	r3!, {r4, r6, r7, fp, ip, sp, lr}^
    ac84:	ldmdbvc	r0, {r3, r4, r7, r8, sl, ip, lr}
    ac88:	ldrpl	r6, [r8, #2339]	; 0x923
    ac8c:	stmdbvs	r3!, {r4, r6, r8, fp, ip, sp, lr}^
    ac90:	ldmdavc	r0, {r3, r4, r7, r8, sl, ip, lr}
    ac94:	andcc	pc, fp, sl, asr r8	; <UNPREDICTABLE>
    ac98:	ldmdavc	r0, {r3, r4, r6, sl, ip, lr}^
    ac9c:	ldrbpl	r6, [r8], #-2147	; 0xfffff79d
    aca0:	stmiavs	r3!, {r4, r7, fp, ip, sp, lr}
    aca4:	ldmvc	r0, {r3, r4, r6, sl, ip, lr}^
    aca8:	ldrbpl	r6, [r8], #-2275	; 0xfffff71d
    acac:	ldmdbvc	r0, {r0, r1, r5, r8, fp, sp, lr}
    acb0:	ldmdbvc	r2, {r3, r4, r6, sl, ip, lr}^
    acb4:	ldrbpl	r6, [sl], #-2403	; 0xfffff69d
    acb8:	andeq	lr, r5, #169984	; 0x29800
    acbc:	andcc	pc, fp, sl, asr r8	; <UNPREDICTABLE>
    acc0:	svcge	0x001cf73f
    acc4:	stmdbeq	r0, {r0, r1, r2, r6, r7, r8, ip, sp, lr, pc}
    acc8:	svclt	0x00c84591
    accc:	stmdbeq	r1, {r1, r8, ip, sp, lr, pc}
    acd0:			; <UNDEFINED> instruction: 0xf8d8dc65
    acd4:	ldmibne	r1!, {r5, sp}^
    acd8:	bcs	224f60 <tcgetattr@plt+0x220e90>
    acdc:	adcshi	pc, sp, r0
    ace0:	ldrbeq	r5, [r0], r2, asr #24
    ace4:			; <UNDEFINED> instruction: 0xf012d032
    ace8:	smulwtle	pc, r0, pc	; <UNPREDICTABLE>
    acec:	stfeqd	f7, [r1], {1}
    acf0:	ldrbtmi	r4, [sl], #-2663	; 0xfffff599
    acf4:	ldrbpl	r7, [r8], #-2064	; 0xfffff7f0
    acf8:	stmdavs	r3!, {r4, r6, fp, ip, sp, lr}^
    acfc:	ldmvc	r0, {r3, r4, r6, sl, ip, lr}
    ad00:	ldrbpl	r6, [r8], #-2211	; 0xfffff75d
    ad04:	stmiavs	r3!, {r4, r6, r7, fp, ip, sp, lr}^
    ad08:	ldmdbvc	r0, {r3, r4, r6, sl, ip, lr}
    ad0c:	ldrbpl	r6, [r8], #-2339	; 0xfffff6dd
    ad10:	ldmdbvc	r0, {r0, r1, r5, r6, r8, fp, sp, lr}^
    ad14:	ldmdavc	r1, {r3, r4, r6, sl, ip, lr}
    ad18:	andcc	pc, fp, sl, asr r8	; <UNPREDICTABLE>
    ad1c:	andne	pc, ip, r3, lsl #16
    ad20:	stmdavs	r3!, {r0, r4, r6, fp, ip, sp, lr}^
    ad24:	andne	pc, ip, r3, lsl #16
    ad28:	stmiavs	r3!, {r0, r4, r7, fp, ip, sp, lr}
    ad2c:	andne	pc, ip, r3, lsl #16
    ad30:	stmiavs	r3!, {r0, r4, r6, r7, fp, ip, sp, lr}^
    ad34:	andne	pc, ip, r3, lsl #16
    ad38:	ldmdbvc	r1, {r0, r1, r5, r8, fp, sp, lr}
    ad3c:	andne	pc, ip, r3, lsl #16
    ad40:	stmdbvs	r3!, {r1, r4, r6, r8, fp, ip, sp, lr}^
    ad44:	andcs	pc, ip, r3, lsl #16
    ad48:	andcc	pc, fp, sl, asr r8	; <UNPREDICTABLE>
    ad4c:	blne	ffb91f1c <tcgetattr@plt+0xffb8de4c>
    ad50:	ldmdbne	r9, {r1, r4, r6, r8, r9, fp, ip}^
    ad54:	ldrtmi	r1, [sl], #-2456	; 0xfffff668
    ad58:			; <UNDEFINED> instruction: 0xf7f89201
    ad5c:	stmdavs	r1!, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}^
    ad60:	stmibne	r8, {r0, r9, fp, ip, pc}
    ad64:			; <UNDEFINED> instruction: 0xf7f84429
    ad68:	stmiavs	r1!, {r3, r4, r9, sl, fp, sp, lr, pc}
    ad6c:	stmibne	r8, {r0, r9, fp, ip, pc}
    ad70:			; <UNDEFINED> instruction: 0xf7f84429
    ad74:	stmiavs	r1!, {r1, r4, r9, sl, fp, sp, lr, pc}^
    ad78:	stmibne	r8, {r0, r9, fp, ip, pc}
    ad7c:			; <UNDEFINED> instruction: 0xf7f84429
    ad80:	stmdbvs	r1!, {r2, r3, r9, sl, fp, sp, lr, pc}
    ad84:	stmibne	r8, {r0, r9, fp, ip, pc}
    ad88:			; <UNDEFINED> instruction: 0xf7f84429
    ad8c:	stmdbvs	r1!, {r1, r2, r9, sl, fp, sp, lr, pc}^
    ad90:	stmibne	r8, {r0, r9, fp, ip, pc}
    ad94:			; <UNDEFINED> instruction: 0xf7f84429
    ad98:			; <UNDEFINED> instruction: 0xf85aee00
    ad9c:	ldmdbne	r8, {r0, r1, r3, ip, sp}^
    ada0:			; <UNDEFINED> instruction: 0xf0084649
    ada4:	blmi	e48f40 <tcgetattr@plt+0xe44e70>
    ada8:	stmdavs	r0!, {r1, r9, fp, ip, pc}^
    adac:	ldmdavs	r3!, {r1, r2, r4, r6, r7, fp, ip, lr}
    adb0:	mulle	r5, r8, r2
    adb4:	strbmi	r4, [sl], -r8, lsr #8
    adb8:			; <UNDEFINED> instruction: 0xf7f92100
    adbc:	ldmdavs	r3!, {r1, r6, fp, sp, lr, pc}
    adc0:	addsmi	r6, r8, #160, 16	; 0xa00000
    adc4:	strtmi	sp, [r8], #-5
    adc8:	tstcs	r0, sl, asr #12
    adcc:	ldmda	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    add0:	stmiavs	r0!, {r0, r1, r4, r5, fp, sp, lr}^
    add4:	mulle	r5, r8, r2
    add8:	strbmi	r4, [sl], -r8, lsr #8
    addc:			; <UNDEFINED> instruction: 0xf7f92100
    ade0:	ldmdavs	r3!, {r4, r5, fp, sp, lr, pc}
    ade4:	addsmi	r6, r8, #32, 18	; 0x80000
    ade8:	strtmi	sp, [r8], #-5
    adec:	tstcs	r0, sl, asr #12
    adf0:	stmda	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    adf4:	stmdbvs	r0!, {r0, r1, r4, r5, fp, sp, lr}^
    adf8:	mulle	r4, r8, r2
    adfc:	strbmi	r4, [sl], -r8, lsr #8
    ae00:			; <UNDEFINED> instruction: 0xf7f92100
    ae04:	blls	44e84 <tcgetattr@plt+0x40db4>
    ae08:			; <UNDEFINED> instruction: 0xf43f2b00
    ae0c:	movwls	sl, #61222	; 0xef26
    ae10:	and	r4, sp, fp, asr #12
    ae14:			; <UNDEFINED> instruction: 0xd01329ff
    ae18:	mrrcpl	12, 7, r1, r2, cr1
    ae1c:			; <UNDEFINED> instruction: 0xf47f2aff
    ae20:	mrrcpl	14, 6, sl, sl, cr8	; <UNPREDICTABLE>
    ae24:			; <UNDEFINED> instruction: 0xf47f2aff
    ae28:	ldr	sl, [lr, -r4, ror #28]
    ae2c:	ldrtmi	r9, [fp], -lr, lsl #6
    ae30:	strtmi	r9, [sl], -r3, lsl #18
    ae34:	andlt	r4, r5, r0, asr #12
    ae38:	svcmi	0x00f0e8bd
    ae3c:	mrclt	7, 6, APSR_nzcv, cr14, cr14, {7}
    ae40:	ldmibcs	pc!, {r0, r3, r4, r6, r8, sl, fp, ip, lr}^	; <UNPREDICTABLE>
    ae44:	ldr	sp, [ip], -r8, ror #3
    ae48:			; <UNDEFINED> instruction: 0xf47f29ff
    ae4c:			; <UNDEFINED> instruction: 0xf813ae9f
    ae50:	bcs	fffd2e7c <tcgetattr@plt+0xfffcedac>
    ae54:	mrcge	4, 4, APSR_nzcv, cr10, cr15, {3}
    ae58:			; <UNDEFINED> instruction: 0xf101e662
    ae5c:			; <UNDEFINED> instruction: 0xf8100c01
    ae60:	bcs	fffd2e98 <tcgetattr@plt+0xfffcedc8>
    ae64:	svcge	0x0072f47f
    ae68:	andcs	pc, ip, r3, lsl r8	; <UNPREDICTABLE>
    ae6c:			; <UNDEFINED> instruction: 0xf47f2aff
    ae70:	ldr	sl, [sp, -sp, ror #30]!
    ae74:	andeq	sp, r4, r0, ror #31
    ae78:	andeq	lr, r4, lr, lsr #11
    ae7c:	andeq	lr, r4, ip, ror r5
    ae80:	andeq	lr, r4, lr, lsl #10
    ae84:	ldrdeq	lr, [r4], -r8
    ae88:	andeq	r0, r0, r4, lsr r4
    ae8c:	andeq	lr, r4, r6, asr #7
    ae90:	andeq	lr, r4, r2, asr #6
    ae94:	orrpl	pc, r4, r2, asr #4
    ae98:	addpl	pc, r8, #536870916	; 0x20000004
    ae9c:	subpl	r2, r3, r0, lsl #6
    aea0:	ldrbmi	r5, [r0, -r3, lsl #1]!
    aea4:	orrpl	pc, r4, #536870916	; 0x20000004
    aea8:	stmdblt	fp, {r0, r1, r6, r7, fp, ip, lr}
    aeac:			; <UNDEFINED> instruction: 0x47704618
    aeb0:	push	{r2, r5, r9, fp, lr}
    aeb4:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
    aeb8:	addlt	r4, r2, r5, lsl #12
    aebc:	strmi	r4, [pc], -r8, lsl #12
    aec0:	eorne	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    aec4:	stmdami	r0!, {r1, r6, r9, ip, sp, lr, pc}^
    aec8:	ldcl	7, cr15, [sl, #992]	; 0x3e0
    aecc:	andcc	pc, r8, r5, asr r8	; <UNPREDICTABLE>
    aed0:	cmnlt	r3, r4, lsl #12
    aed4:			; <UNDEFINED> instruction: 0x232d4606
    aed8:	blcc	88ef8 <tcgetattr@plt+0x84e28>
    aedc:	andne	pc, r8, r5, asr r8	; <UNPREDICTABLE>
    aee0:			; <UNDEFINED> instruction: 0xdc1429ff
    aee4:	ldrtmi	fp, [r0], -r9, asr #5
    aee8:			; <UNDEFINED> instruction: 0xf87ef008
    aeec:	ldmdane	r4!, {r8, r9, sp}
    aef0:	vqshl.s8	d21, d19, d2
    aef4:	stmiapl	fp!, {r2, r7, r8, r9, ip, lr}^
    aef8:	blcs	59b08 <tcgetattr@plt+0x55a38>
    aefc:	strtmi	sp, [r0], -pc, lsl #18
    af00:	svc	0x0030f7f8
    af04:	blne	ff81bf1c <tcgetattr@plt+0xff817e4c>
    af08:	pop	{r1, ip, sp, pc}
    af0c:	andne	r8, r9, #240, 2	; 0x3c
    af10:			; <UNDEFINED> instruction: 0xf0084630
    af14:			; <UNDEFINED> instruction: 0xf855f869
    af18:	strmi	r1, [r6], #-8
    af1c:	vabd.s8	q15, q9, q9
    af20:	stmdami	r9, {r3, r7, r8, r9, ip, lr}
    af24:			; <UNDEFINED> instruction: 0xf04f58ee
    af28:	ldrbtmi	r3, [r8], #-767	; 0xfffffd01
    af2c:	tstcs	r1, r7, lsl #22
    af30:	streq	lr, [r6, #2816]	; 0xb00
    af34:			; <UNDEFINED> instruction: 0x4620447b
    af38:	strls	r6, [r0, #-2669]	; 0xfffff593
    af3c:	svc	0x005ef7f8
    af40:	svclt	0x0000e7dd
    af44:	andeq	sp, r4, r6, lsl #19
    af48:	andeq	sp, r4, r2, lsl r9
    af4c:	andeq	r5, r3, r0, lsl #16
    af50:	andspl	pc, r6, #0, 10
    af54:	eorcc	fp, r4, #112, 8	; 0x70000000
    af58:			; <UNDEFINED> instruction: 0xf8111d0c
    af5c:	blcs	19b68 <tcgetattr@plt+0x15a98>
    af60:	blcs	bbf048 <tcgetattr@plt+0xbbaf78>
    af64:	blcs	10bef78 <tcgetattr@plt+0x10baea8>
    af68:	movwcs	fp, #3848	; 0xf08
    af6c:	adcmi	r6, r1, #19
    af70:	andeq	pc, r4, #-2147483648	; 0x80000000
    af74:	stmdavc	fp, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    af78:	blcs	bb7d0c <tcgetattr@plt+0xbb3c3c>
    af7c:	blcc	c3abf0 <tcgetattr@plt+0xc36b20>
    af80:	addspl	pc, ip, #536870916	; 0x20000004
    af84:	orrspl	pc, ip, #536870916	; 0x20000004
    af88:	stmdavc	sl, {r0, r1, r7, ip, lr}^
    af8c:	stmiapl	r3, {r3, r8, r9, sl, fp, ip, sp, pc}^
    af90:	svclt	0x00182a00
    af94:	svclt	0x00152a2e
    af98:	vpmin.s8	d19, d2, d16
    af9c:	vhsub.s8	d21, d18, d16
    afa0:	stmpl	r2, {r5, r7, r8, ip, lr}
    afa4:	subpl	fp, r2, r8, lsl pc
    afa8:	msrne	SPSR_f, #3145728	; 0x300000
    afac:	rsbne	pc, r8, #2097152	; 0x200000
    afb0:	ldrpl	pc, [r7], #578	; 0x242
    afb4:	ldrpl	pc, [r4, #578]!	; 0x242
    afb8:	orreq	lr, r3, #0, 22
    afbc:	addeq	lr, r2, #0, 22
    afc0:	vmax.s8	d18, d2, d0
    afc4:	ldmdavs	fp, {r3, r4, r7, r8, ip, lr}^
    afc8:	strpl	r5, [r3, #-326]	; 0xfffffeba
    afcc:	ldcllt	8, cr6, [r0], #-332	; 0xfffffeb4
    afd0:	ldrbmi	r5, [r0, -r3, asr #8]!
    afd4:	adcpl	pc, r0, #536870916	; 0x20000004
    afd8:	orrspl	pc, ip, #536870916	; 0x20000004
    afdc:	stmiapl	r3, {r1, r7, fp, ip, lr}^
    afe0:	svclt	0x0000e7e2
    afe4:	vqrshl.s8	<illegal reg q13.5>, q12, q9
    afe8:	blmi	324c40 <tcgetattr@plt+0x320b70>
    afec:	ldrvs	pc, [r8], -r2, asr #4
    aff0:	strmi	r4, [r4], -fp, lsl #20
    aff4:	stmdbmi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    aff8:	ldrbtmi	r5, [r9], #-2205	; 0xfffff763
    affc:	tstcs	r0, #3489792	; 0x354000
    b000:	orrpl	r5, r3, r2, asr #3
    b004:			; <UNDEFINED> instruction: 0xffa4f7ff
    b008:	tstlt	r9, r9, ror #26
    b00c:			; <UNDEFINED> instruction: 0xffa0f7ff
    b010:	pop	{r5, r9, sl, lr}
    b014:			; <UNDEFINED> instruction: 0xf03340f8
    b018:	svclt	0x0000bb8f
    b01c:	andeq	sp, r4, r0, asr sl
    b020:	ldrdeq	r0, [r0], -ip
    b024:	andeq	r5, r3, lr, lsr #30
    b028:			; <UNDEFINED> instruction: 0x4604b5f8
    b02c:	tstcs	r0, r0, lsr lr
    b030:			; <UNDEFINED> instruction: 0xf5044a30
    b034:	ldrbtmi	r5, [lr], #-3096	; 0xfffff3e8
    b038:	vmla.i8	q11, q1, <illegal reg q1.5>
    b03c:	vaba.s8	<illegal reg q10.5>, q9, q10
    b040:	ldmpl	r5!, {r2, r3, r5, r6, r7, ip, lr}
    b044:	rscspl	pc, r0, #536870916	; 0x20000004
    b048:	blcc	5f2d4 <tcgetattr@plt+0x5b204>
    b04c:			; <UNDEFINED> instruction: 0xf64551e1
    b050:	blvs	1a98d98 <tcgetattr@plt+0x1a94cc8>
    b054:	vhadd.s8	d21, d2, d18
    b058:			; <UNDEFINED> instruction: 0xf8cc6004
    b05c:	vhadd.s8	d17, d2, d0
    b060:	vhsub.s8	d22, d2, d8
    b064:	mvnvs	r6, ip, lsl #24
    b068:	mvnpl	r6, r1, lsr #3
    b06c:	ldrbpl	pc, [r8, r2, asr #4]!	; <UNPREDICTABLE>
    b070:	vhadd.s8	d21, d2, d17
    b074:	strdpl	r5, [r1], ip	; <UNPREDICTABLE>
    b078:	rscpl	pc, r4, #536870916	; 0x20000004
    b07c:	andne	pc, ip, r4, asr #16
    b080:	sfmpl	f7, 3, [r8], #264	; 0x108
    b084:	vrhadd.s8	<illegal reg q10.5>, q9, <illegal reg q8.5>
    b088:	strhtpl	r5, [r1], -r8
    b08c:	addpl	pc, r4, r2, asr #4
    b090:	vhadd.s8	d21, d18, d17
    b094:			; <UNDEFINED> instruction: 0xf8445288
    b098:			; <UNDEFINED> instruction: 0xf642300c
    b09c:	mvnpl	r1, ip, lsr #6
    b0a0:	stmiapl	r0!, {r0, r5, ip, lr}^
    b0a4:	stmdbvs	r2!, {r0, r5, r7, ip, lr}
    b0a8:	mcr	7, 6, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    b0ac:	blcs	225540 <tcgetattr@plt+0x221470>
    b0b0:			; <UNDEFINED> instruction: 0xf504dd0a
    b0b4:	movwcs	r5, #33060	; 0x8124
    b0b8:	andcs	r3, r1, ip, lsr #2
    b0bc:	ldrbpl	r6, [r0], #2058	; 0x80a
    b0c0:	stmdbvs	r2!, {r3, r8, r9, ip, sp}
    b0c4:	lfmle	f4, 2, [r9], #616	; 0x268
    b0c8:	vqdmulh.s<illegal width 8>	d20, d2, d11
    b0cc:	stmdane	r2!, {r4, r7, r8, ip, lr}^
    b0d0:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    b0d4:	ldmibvc	fp, {r1, r2, r3, r4, r7, fp, pc}
    b0d8:	strtmi	r5, [r0], -r0, rrx
    b0dc:			; <UNDEFINED> instruction: 0x71938096
    b0e0:			; <UNDEFINED> instruction: 0xff80f7ff
    b0e4:			; <UNDEFINED> instruction: 0xf2426caa
    b0e8:	rscpl	r6, r2, ip, lsl r3
    b0ec:	svclt	0x0000bdf8
    b0f0:	andeq	sp, r4, lr, lsl #20
    b0f4:	ldrdeq	r0, [r0], -ip
    b0f8:	andeq	r0, r0, r4, ror r5
    b0fc:	teqne	r4, #69206016	; 0x4200000	; <UNPREDICTABLE>
    b100:	ldrbeq	r5, [r3, -r2, asr #17]
    b104:	bl	7ae40 <tcgetattr@plt+0x76d70>
    b108:			; <UNDEFINED> instruction: 0xf0220341
    b10c:	b	108b91c <tcgetattr@plt+0x108784c>
    b110:			; <UNDEFINED> instruction: 0xf0430341
    b114:			; <UNDEFINED> instruction: 0xf6420304
    b118:			; <UNDEFINED> instruction: 0xf0031234
    b11c:	addpl	r0, r3, r1, lsl #2
    b120:			; <UNDEFINED> instruction: 0xf02e300c
    b124:	svclt	0x0000bc81
    b128:	ldrbmi	lr, [r0, sp, lsr #18]!
    b12c:	bmi	adcb78 <tcgetattr@plt+0xad8aa8>
    b130:	strmi	r4, [r0], r9, asr #10
    b134:	tsteq	r8, #79	; 0x4f	; <UNPREDICTABLE>
    b138:	addpl	pc, ip, r2, asr #4
    b13c:	blx	dc32e <tcgetattr@plt+0xd825e>
    b140:			; <UNDEFINED> instruction: 0xf858f301
    b144:	blle	119b14c <tcgetattr@plt+0x119707c>
    b148:	blcc	61e5e4 <tcgetattr@plt+0x61a514>
    b14c:	ldrmi	r4, [ip], #-2085	; 0xfffff7db
    b150:			; <UNDEFINED> instruction: 0xf8d8460f
    b154:	ldmdbpl	r1, {r4, sp, lr}^
    b158:			; <UNDEFINED> instruction: 0xf8d15813
    b15c:	ldmdavs	sp, {sp, pc}
    b160:	svccc	0x0001e003
    b164:	ldrmi	r3, [r9, #3096]!	; 0xc18
    b168:	stmibvs	r0!, {r1, r4, r5, sl, fp, ip, lr, pc}
    b16c:			; <UNDEFINED> instruction: 0x46514632
    b170:	ldcl	7, cr15, [r4], #-992	; 0xfffffc20
    b174:	stmibvs	r0!, {r5, r6, r8, r9, fp, ip, sp, pc}^
    b178:	andle	r4, r4, r8, lsr #5
    b17c:			; <UNDEFINED> instruction: 0x46294632
    b180:	stcl	7, cr15, [ip], #-992	; 0xfffffc20
    b184:	bvs	fe839e0c <tcgetattr@plt+0xfe835d3c>
    b188:	andle	r4, r4, r5, lsl #5
    b18c:			; <UNDEFINED> instruction: 0x46294632
    b190:	stcl	7, cr15, [r4], #-992	; 0xfffffc20
    b194:	bvs	ff83991c <tcgetattr@plt+0xff83584c>
    b198:	andle	r4, r4, r5, lsl #5
    b19c:			; <UNDEFINED> instruction: 0x46294632
    b1a0:	mrrc	7, 15, pc, ip, cr8	; <UNPREDICTABLE>
    b1a4:			; <UNDEFINED> instruction: 0xf8d8b9a0
    b1a8:	blcs	217230 <tcgetattr@plt+0x213160>
    b1ac:	bvs	83f918 <tcgetattr@plt+0x83b848>
    b1b0:	andle	r4, r4, r5, lsl #5
    b1b4:			; <UNDEFINED> instruction: 0x46294632
    b1b8:	mrrc	7, 15, pc, r0, cr8	; <UNPREDICTABLE>
    b1bc:	bvs	18396c4 <tcgetattr@plt+0x18355f4>
    b1c0:	sbcle	r4, lr, r5, lsl #5
    b1c4:			; <UNDEFINED> instruction: 0x46294632
    b1c8:	mcrr	7, 15, pc, r8, cr8	; <UNPREDICTABLE>
    b1cc:	sbcle	r2, r8, r0, lsl #16
    b1d0:	pop	{r3, r4, r5, r9, sl, lr}
    b1d4:			; <UNDEFINED> instruction: 0x460f87f0
    b1d8:	svclt	0x0000e7fa
    b1dc:	andeq	sp, r4, r8, lsl #18
    b1e0:	andeq	r0, r0, r8, lsr r5
    b1e4:	andeq	r0, r0, r4, lsr r4
    b1e8:	svcmi	0x00f0e92d
    b1ec:	cfstr64pl	mvdx15, [r1, #692]	; 0x2b4
    b1f0:	addlt	r4, r3, lr, ror #29
    b1f4:			; <UNDEFINED> instruction: 0xf50d4dee
    b1f8:	ldrbtmi	r5, [lr], #-1217	; 0xfffffb3f
    b1fc:	stmdbcs	r0, {r2, sl, ip, sp}
    b200:	stmdavs	sp!, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
    b204:			; <UNDEFINED> instruction: 0xf04f6025
    b208:	cfstr64mi	mvdx0, [sl]
    b20c:			; <UNDEFINED> instruction: 0xf000447d
    b210:	bl	fe8eb494 <tcgetattr@plt+0xfe8e73c4>
    b214:	strmi	r0, [r6], -r2, lsl #16
    b218:	streq	pc, [r1], #-264	; 0xfffffef8
    b21c:			; <UNDEFINED> instruction: 0x461f4692
    b220:	vshl.u8	d25, d4, d0
    b224:	adcmi	r8, r1, #166	; 0xa6
    b228:	strtmi	fp, [r1], -r8, lsr #31
    b22c:	svcvc	0x0080f5b1
    b230:	vrhadd.u8	d9, d0, d5
    b234:	blmi	ff82b8e4 <tcgetattr@plt+0xff827814>
    b238:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    b23c:			; <UNDEFINED> instruction: 0xf0402b00
    b240:	tstcs	r8, #-2147483616	; 0x80000020
    b244:	blx	f1662 <tcgetattr@plt+0xed592>
    b248:	bl	87e78 <tcgetattr@plt+0x83da8>
    b24c:	ldrbmi	r0, [sl, #2826]	; 0xb0a
    b250:	addpl	pc, ip, #536870916	; 0x20000004
    b254:	movwls	r5, #30898	; 0x78b2
    b258:	cmphi	sp, r0, lsl #5	; <UNPREDICTABLE>
    b25c:			; <UNDEFINED> instruction: 0xf5064bd7
    b260:	stmdbls	r7, {r0, r1, r2, r4, fp, ip, lr}
    b264:	stmdaeq	r4!, {r3, r8, ip, sp, lr, pc}
    b268:	ldreq	pc, [r8], #-257	; 0xfffffeff
    b26c:			; <UNDEFINED> instruction: 0x41b6f506
    b270:	ldrmi	r5, [r4], #-2285	; 0xfffff713
    b274:	cmpeq	ip, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    b278:	andge	pc, ip, sp, asr #17
    b27c:	and	r9, r6, r6, lsl #6
    b280:	ldrcc	r9, [r8], #-2819	; 0xfffff4fd
    b284:	movwls	r3, #13057	; 0x3301
    b288:			; <UNDEFINED> instruction: 0xf000455b
    b28c:			; <UNDEFINED> instruction: 0xf8d88144
    b290:			; <UNDEFINED> instruction: 0xf8542000
    b294:	ldrbmi	r0, [r2, #-3092]	; 0xfffff3ec
    b298:			; <UNDEFINED> instruction: 0xf000682b
    b29c:	addsmi	r8, r8, #205	; 0xcd
    b2a0:			; <UNDEFINED> instruction: 0xf7f8d002
    b2a4:	stmdavs	fp!, {r3, r7, r8, r9, fp, sp, lr, pc}
    b2a8:	ldceq	8, cr15, [r0], {84}	; 0x54
    b2ac:	ldccc	8, cr15, [r4], {68}	; 0x44
    b2b0:	mulle	r2, r8, r2
    b2b4:	bl	1fc929c <tcgetattr@plt+0x1fc51cc>
    b2b8:			; <UNDEFINED> instruction: 0xf854682b
    b2bc:			; <UNDEFINED> instruction: 0xf8440c0c
    b2c0:	addsmi	r3, r8, #16, 24	; 0x1000
    b2c4:			; <UNDEFINED> instruction: 0xf7f8d002
    b2c8:	stmdavs	fp!, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    b2cc:	stceq	8, cr15, [r8], {84}	; 0x54
    b2d0:	stccc	8, cr15, [ip], {68}	; 0x44
    b2d4:	mulle	r2, r8, r2
    b2d8:	bl	1b492c0 <tcgetattr@plt+0x1b451f0>
    b2dc:			; <UNDEFINED> instruction: 0xf854682b
    b2e0:			; <UNDEFINED> instruction: 0xf8440c04
    b2e4:	addsmi	r3, r8, #8, 24	; 0x800
    b2e8:			; <UNDEFINED> instruction: 0xf7f8d002
    b2ec:	stmdavs	fp!, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
    b2f0:			; <UNDEFINED> instruction: 0xf8546931
    b2f4:			; <UNDEFINED> instruction: 0xf8440c18
    b2f8:	tstcc	r1, r4, lsl #24
    b2fc:	ldc2	0, cr15, [r8, #28]!
    b300:	bicpl	pc, r2, #54525952	; 0x3400000
    b304:	ldmdavs	fp, {r4, r8, r9, ip, sp}
    b308:	adcsle	r2, r9, r0, lsl #22
    b30c:	bicpl	pc, r2, #54525952	; 0x3400000
    b310:	tstcc	r0, #49152	; 0xc000
    b314:	ldrtmi	r2, [r0], -r0, lsl #4
    b318:	movwls	r6, #2075	; 0x81b
    b31c:			; <UNDEFINED> instruction: 0xf7fe6933
    b320:	str	pc, [sp, sp, ror #24]!
    b324:			; <UNDEFINED> instruction: 0x8014f8dd
    b328:	andscs	r9, r8, r4, lsl #22
    b32c:	stmdaeq	r8, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
    b330:	blx	31f46 <tcgetattr@plt+0x2de76>
    b334:	stmdbcs	r0, {r3, r8, ip, sp, lr, pc}
    b338:	movwcs	fp, #3848	; 0xf08
    b33c:	vrhadd.s8	<illegal reg q13.5>, q1, <illegal reg q1.5>
    b340:	ldrbmi	r5, [sl], -ip, lsl #7
    b344:	blge	26171c <tcgetattr@plt+0x25d64c>
    b348:	andmi	pc, sl, r0, lsl #22
    b34c:			; <UNDEFINED> instruction: 0xf932f7ff
    b350:			; <UNDEFINED> instruction: 0xf50d499b
    b354:	bmi	fe5a0260 <tcgetattr@plt+0xfe59c190>
    b358:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    b35c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    b360:	subsmi	r6, r1, sl, lsl r8
    b364:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
    b368:	cfstr64pl	mvdx15, [r1, #52]	; 0x34
    b36c:	pop	{r0, r1, ip, sp, pc}
    b370:			; <UNDEFINED> instruction: 0xf1c18ff0
    b374:	stmdbls	r4, {fp}
    b378:	svclt	0x00a84588
    b37c:			; <UNDEFINED> instruction: 0xf5b84688
    b380:	vpmax.f32	d7, d16, d0
    b384:			; <UNDEFINED> instruction: 0xf04f80f2
    b388:	blx	2cdff2 <tcgetattr@plt+0x2c9f22>
    b38c:			; <UNDEFINED> instruction: 0xf1bbfb08
    b390:	svclt	0x00180300
    b394:	movwls	r2, #13057	; 0x3301
    b398:	stmdbeq	r8, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    b39c:	addpl	pc, ip, #536870916	; 0x20000004
    b3a0:			; <UNDEFINED> instruction: 0xf04f454f
    b3a4:	blx	cc00e <tcgetattr@plt+0xc7f3e>
    b3a8:	ldmpl	r4!, {r0, r1, r2, r8, r9, ip, sp, lr, pc}
    b3ac:	blcc	642aa4 <tcgetattr@plt+0x63e9d4>
    b3b0:	ldrmi	r4, [ip], #-2690	; 0xfffff57e
    b3b4:	bicpl	pc, r2, #54525952	; 0x3400000
    b3b8:	stmiapl	sp!, {r4, r8, r9, ip, sp}
    b3bc:	andshi	pc, r4, sp, asr #17
    b3c0:	ldrdhi	pc, [r0], -r3
    b3c4:	svccc	0x0001e003
    b3c8:	strbmi	r3, [pc, #-3096]	; a7b8 <tcgetattr@plt+0x66e8>
    b3cc:	stmibvs	r0!, {r1, r3, r5, r7, ip, lr, pc}^
    b3d0:	addsmi	r6, r8, #2818048	; 0x2b0000
    b3d4:			; <UNDEFINED> instruction: 0xf7f8d002
    b3d8:	stmdavs	fp!, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    b3dc:	mvnvs	r6, r0, lsr #20
    b3e0:	mulle	r2, r8, r2
    b3e4:	b	ff9c93cc <tcgetattr@plt+0xff9c52fc>
    b3e8:	bvs	182549c <tcgetattr@plt+0x18213cc>
    b3ec:	addsmi	r6, r8, #805306370	; 0x30000002
    b3f0:			; <UNDEFINED> instruction: 0xf7f8d002
    b3f4:	stmdavs	fp!, {r5, r6, r7, r9, fp, sp, lr, pc}
    b3f8:	rsbvs	r6, r3, #160, 20	; 0xa0000
    b3fc:	mulle	r2, r8, r2
    b400:	b	ff6493e8 <tcgetattr@plt+0xff645318>
    b404:	bvs	ff8254b8 <tcgetattr@plt+0xff8213e8>
    b408:	addsmi	r6, r8, #805306378	; 0x3000000a
    b40c:			; <UNDEFINED> instruction: 0xf7f8d002
    b410:	stmdavs	fp!, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
    b414:	stmibvs	r0!, {r0, r4, r5, r8, fp, sp, lr}
    b418:	rscvs	r3, r3, #1073741824	; 0x40000000
    b41c:	stc2	0, cr15, [r8, #-28]!	; 0xffffffe4
    b420:	svceq	0x0000f1b8
    b424:			; <UNDEFINED> instruction: 0xf8cdd0cf
    b428:	andcs	r8, r0, #0
    b42c:			; <UNDEFINED> instruction: 0x46396933
    b430:			; <UNDEFINED> instruction: 0xf7fe4630
    b434:	strb	pc, [r6, r3, ror #23]	; <UNPREDICTABLE>
    b438:	ldmdavs	r2, {r1, r2, r9, fp, ip, pc}
    b43c:			; <UNDEFINED> instruction: 0xf43f2a00
    b440:			; <UNDEFINED> instruction: 0xf645af2e
    b444:			; <UNDEFINED> instruction: 0xf04f3260
    b448:	ldmpl	r2!, {r3, r4, r9, sl, fp}
    b44c:	msrcc	(UNDEF: 104), r5
    b450:			; <UNDEFINED> instruction: 0xf8545871
    b454:	blx	3be4be <tcgetattr@plt+0x3ba3ee>
    b458:	bl	87c68 <tcgetattr@plt+0x83b98>
    b45c:	stmpl	pc, {r1, r8, fp}	; <UNPREDICTABLE>
    b460:	ldcvc	8, cr15, [r8], {68}	; 0x44
    b464:	ldrd	pc, [r4], -r9
    b468:	andgt	pc, r2, r1, asr #16
    b46c:			; <UNDEFINED> instruction: 0xf8c9459e
    b470:			; <UNDEFINED> instruction: 0xf8440004
    b474:	andle	r3, r3, r4, lsl ip
    b478:			; <UNDEFINED> instruction: 0xf7f84670
    b47c:	stmdavs	fp!, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    b480:	ldrdeq	pc, [r8], -r9
    b484:	ldccs	8, cr15, [r0], {84}	; 0x54
    b488:			; <UNDEFINED> instruction: 0xf8c94298
    b48c:			; <UNDEFINED> instruction: 0xf8442008
    b490:	andle	r3, r2, r0, lsl ip
    b494:	b	fe3c947c <tcgetattr@plt+0xfe3c53ac>
    b498:			; <UNDEFINED> instruction: 0xf8d9682b
    b49c:			; <UNDEFINED> instruction: 0xf854000c
    b4a0:	addsmi	r2, r8, #12, 24	; 0xc00
    b4a4:	andcs	pc, ip, r9, asr #17
    b4a8:	stccc	8, cr15, [ip], {68}	; 0x44
    b4ac:			; <UNDEFINED> instruction: 0xf7f8d002
    b4b0:	stmdavs	fp!, {r1, r7, r9, fp, sp, lr, pc}
    b4b4:			; <UNDEFINED> instruction: 0x0010f8d9
    b4b8:	stccs	8, cr15, [r8], {84}	; 0x54
    b4bc:			; <UNDEFINED> instruction: 0xf8c94298
    b4c0:			; <UNDEFINED> instruction: 0xf8442010
    b4c4:	andle	r3, r2, r8, lsl #24
    b4c8:	b	1d494b0 <tcgetattr@plt+0x1d453e0>
    b4cc:			; <UNDEFINED> instruction: 0xf8d9682b
    b4d0:			; <UNDEFINED> instruction: 0xf8540014
    b4d4:	addsmi	r2, r8, #4, 24	; 0x400
    b4d8:	andscs	pc, r4, r9, asr #17
    b4dc:	stccc	8, cr15, [r4], {68}	; 0x44
    b4e0:			; <UNDEFINED> instruction: 0xf7f8d002
    b4e4:	stmdavs	fp!, {r3, r5, r6, r9, fp, sp, lr, pc}
    b4e8:			; <UNDEFINED> instruction: 0xf6459906
    b4ec:	ldmdapl	r2!, {r5, r6, ip, sp}
    b4f0:	stclcc	6, cr15, [r4], #-276	; 0xfffffeec
    b4f4:	andcc	r6, r1, #589824	; 0x90000
    b4f8:	addmi	r5, sl, #50	; 0x32
    b4fc:	andcs	fp, r0, #164, 30	; 0x290
    b500:			; <UNDEFINED> instruction: 0xf8565032
    b504:			; <UNDEFINED> instruction: 0xf854200c
    b508:	addsmi	r0, r1, #20, 24	; 0x1400
    b50c:	andcc	fp, r1, #196, 30	; 0x310
    b510:	andcs	pc, ip, r6, asr #16
    b514:	blls	145028 <tcgetattr@plt+0x140f58>
    b518:			; <UNDEFINED> instruction: 0x46192218
    b51c:	bl	fe872138 <tcgetattr@plt+0xfe86e068>
    b520:	blx	8d536 <tcgetattr@plt+0x89466>
    b524:	blx	c793a <tcgetattr@plt+0xc386a>
    b528:	stmdbcs	r0, {r3, r9, ip, sp, lr, pc}
    b52c:	bcs	3b194 <tcgetattr@plt+0x370c4>
    b530:	svcge	0x000ef43f
    b534:	orrpl	pc, ip, #536870916	; 0x20000004
    b538:	ldmpl	r0!, {r0, r1, r2, sl, fp, ip, pc}^
    b53c:	strtmi	sl, [r0], #-2825	; 0xfffff4f7
    b540:			; <UNDEFINED> instruction: 0xf838f7ff
    b544:	ldrbmi	lr, [r2], -r4, lsl #14
    b548:			; <UNDEFINED> instruction: 0x46304639
    b54c:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
    b550:	bl	fe831d6c <tcgetattr@plt+0xfe82dc9c>
    b554:	mcrrne	0, 0, r0, r3, cr10
    b558:	addsmi	r9, sl, #4, 6	; 0x10000000
    b55c:	ldrmi	fp, [sl], -r8, lsr #31
    b560:	andls	r2, r5, #0, 20
    b564:	mcrge	7, 3, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    b568:			; <UNDEFINED> instruction: 0xf50de6f2
    b56c:	vst4.<illegal width 64>	{d21,d23,d25,d27}, [pc], r2
    b570:	tstcc	r0, r0, asr #23
    b574:	tstls	r0, r9, lsl #16
    b578:	orrvc	pc, r0, r8, asr #11
    b57c:	mrc2	7, 1, pc, cr4, cr15, {7}
    b580:	stmvc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    b584:	movwls	r2, #13057	; 0x3301
    b588:			; <UNDEFINED> instruction: 0xf50de706
    b58c:	tstcc	r0, r2, asr #3
    b590:	tstls	r0, r9, lsl #16
    b594:			; <UNDEFINED> instruction: 0xf5a19905
    b598:			; <UNDEFINED> instruction: 0xf7ff7180
    b59c:			; <UNDEFINED> instruction: 0xf44ffe25
    b5a0:	movwls	r7, #21376	; 0x5380
    b5a4:			; <UNDEFINED> instruction: 0xf7f8e647
    b5a8:	svclt	0x0000ea8a
    b5ac:	andeq	sp, r4, sl, asr #16
    b5b0:	andeq	r0, r0, r0, asr #6
    b5b4:	andeq	sp, r4, r8, lsr r8
    b5b8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b5bc:	andeq	r0, r0, r4, lsr r4
    b5c0:	andeq	sp, r4, sl, ror #13
    b5c4:	ldrblt	r4, [r0, #-2872]!	; 0xfffff4c8
    b5c8:	addlt	r4, r2, fp, ror r4
    b5cc:	tstlt	r8, ip, lsl r8
    b5d0:			; <UNDEFINED> instruction: 0x61a32300
    b5d4:	mvnpl	pc, #536870916	; 0x20000004
    b5d8:	stmiapl	r3!, {r1, r5, r6, r7, r8, fp, sp, lr}^
    b5dc:	mulle	pc, sl, r2	; <UNPREDICTABLE>
    b5e0:			; <UNDEFINED> instruction: 0xf1044b32
    b5e4:	stmibvs	r1!, {r2, r3}
    b5e8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b5ec:	addsmi	r3, sl, #1024	; 0x400
    b5f0:	andcc	fp, r1, #188, 30	; 0x2f0
    b5f4:	andlt	r6, r2, r2, ror #3
    b5f8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    b5fc:	ldmiblt	sl, {r0, r2, r3, r5, ip, sp, lr, pc}
    b600:	cmpmi	r8, r2, asr #4	; <UNPREDICTABLE>
    b604:	bcs	61794 <tcgetattr@plt+0x5d6c4>
    b608:			; <UNDEFINED> instruction: 0xf102bfc4
    b60c:	strdpl	r3, [r2], #-47	; 0xffffffd1	; <UNPREDICTABLE>
    b610:	tstvs	ip, r2, asr #4	; <UNPREDICTABLE>
    b614:	rscpl	pc, r4, #536870916	; 0x20000004
    b618:	stmiapl	r2!, {r0, r5, r6, fp, ip, lr}
    b61c:	vand	<illegal reg q13.5>, q1, <illegal reg q12.5>
    b620:	vand	d21, d18, d5
    b624:	cfstr64pl	mvdx5, [r1], #-592	; 0xfffffdb0
    b628:	addspl	pc, r1, r2, asr #4
    b62c:	strtpl	r5, [r0], -r5, ror #26
    b630:	tsteq	pc, r1, lsr #32	; <UNPREDICTABLE>
    b634:	tstne	r5, r1, asr #20
    b638:	addvc	pc, r0, r0, lsl #8
    b63c:	strtmi	r4, [r0], -r1, lsl #6
    b640:	mrscs	r9, (UNDEF: 17)
    b644:	strbpl	pc, [r8, #578]!	; 0x242	; <UNPREDICTABLE>
    b648:	stc2l	7, cr15, [lr, #1020]	; 0x3fc
    b64c:	vpadd.i8	d20, d2, d8
    b650:	vand	d22, d2, d12
    b654:	ldrbtmi	r5, [fp], #-740	; 0xfffffd1c
    b658:			; <UNDEFINED> instruction: 0xf104681c
    b65c:	stmdapl	r1!, {r2, r3}^
    b660:	stmdbpl	r3!, {r1, r5, r7, fp, ip, lr}^
    b664:	vand	<illegal reg q13.5>, q1, <illegal reg q12.5>
    b668:	vand	d21, d18, d5
    b66c:	cfstr64pl	mvdx5, [r1], #-592	; 0xfffffdb0
    b670:	ldrpl	pc, [r1], r2, asr #4
    b674:	strpl	r5, [r4, r5, ror #26]!
    b678:	tsteq	pc, r1, lsr #32	; <UNPREDICTABLE>
    b67c:	tstne	r5, r1, asr #20
    b680:	strvc	pc, [r0], #1028	; 0x404
    b684:	tstls	r0, r1, lsr #6
    b688:			; <UNDEFINED> instruction: 0xf02d2101
    b68c:	blmi	28a0a8 <tcgetattr@plt+0x285fd8>
    b690:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b694:	andeq	pc, ip, r3, lsl #2
    b698:	andne	lr, r6, #3457024	; 0x34c000
    b69c:	pop	{r1, ip, sp, pc}
    b6a0:			; <UNDEFINED> instruction: 0xf02d4070
    b6a4:	svclt	0x0000b947
    b6a8:	ldrdeq	r1, [r5], -r0
    b6ac:			; <UNDEFINED> instruction: 0x000514b0
    b6b0:	andeq	r1, r5, r2, asr #8
    b6b4:	andeq	r1, r5, r8, lsl #8
    b6b8:	cfldr32mi	mvfx11, [r6, #-224]	; 0xffffff20
    b6bc:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
    b6c0:	stmibvs	r1, {r2, r3, r5, r6, r7, fp, sp, lr}
    b6c4:	svclt	0x0018428c
    b6c8:	andsle	r4, fp, sl, lsl #12
    b6cc:	msrne	CPSR_fs, #69206016	; 0x4200000
    b6d0:	stmiapl	r3, {r0, sl, fp, ip, sp}^
    b6d4:			; <UNDEFINED> instruction: 0xb1125c9a
    b6d8:	ble	31c164 <tcgetattr@plt+0x318094>
    b6dc:	adcmi	r3, r1, #1073741824	; 0x40000000
    b6e0:	vmlane.f32	s27, s20, s18
    b6e4:	and	r4, r2, r3, lsl r4
    b6e8:	addmi	r3, ip, #1073741824	; 0x40000000
    b6ec:			; <UNDEFINED> instruction: 0xf813d003
    b6f0:	bcs	172fc <tcgetattr@plt+0x1322c>
    b6f4:	stmibvs	r2, {r3, r4, r5, r6, r7, ip, lr, pc}^
    b6f8:	sbcvs	r3, r1, ip
    b6fc:	ldrhtmi	lr, [r8], -sp
    b700:	ldmdblt	r8, {r0, r2, r3, r5, ip, sp, lr, pc}
    b704:			; <UNDEFINED> instruction: 0xf7ff2001
    b708:	andcs	pc, r0, #372	; 0x174
    b70c:	ldrmi	r6, [r1], -r8, lsr #16
    b710:	ldrb	r6, [fp, ip, ror #17]
    b714:	ldrdeq	r1, [r5], -ip
    b718:	strmi	r4, [r1], -r9, lsr #22
    b71c:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
    b720:	ldrvs	pc, [ip], #-578	; 0xfffffdbe
    b724:	rscpl	pc, r4, #536870916	; 0x20000004
    b728:	vtst.8	d22, d2, d8
    b72c:	addlt	r5, r5, r8, ror #11
    b730:	stmpl	r2, {r2, r8, fp, ip, lr}
    b734:	cmnlt	ip, r3, asr #18
    b738:	ldrpl	pc, [r5], #578	; 0x242
    b73c:	ldrpl	pc, [r4], r2, asr #4
    b740:	vadd.f32	d21, d2, d4
    b744:	cfstr32pl	mvfx5, [r6, #580]	; 0x244
    b748:			; <UNDEFINED> instruction: 0xf0245745
    b74c:	b	110c790 <tcgetattr@plt+0x11086c0>
    b750:	vst3.8	{d1-d3}, [r5 :64], r6
    b754:			; <UNDEFINED> instruction: 0x432c7580
    b758:	vshl.s8	d25, d0, d2
    b75c:	tstls	r3, ip, lsl r4
    b760:	stc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
    b764:	vpadd.i8	d20, d2, d7
    b768:	vhsub.s8	<illegal reg q10.5>, q9, q10
    b76c:	stmdbls	r3, {r3, r5, r6, r7, r9, sl, ip, lr}
    b770:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b774:	andeq	pc, ip, r5, lsl #2
    b778:	stmiapl	sl!, {r2, r3, r5, r8, fp, ip, lr}
    b77c:	cmnlt	ip, fp, lsr #19
    b780:	ldrpl	pc, [r5], #578	; 0x242
    b784:	ldrpl	pc, [r4], r2, asr #4
    b788:	vadd.f32	d21, d2, d28
    b78c:	stcpl	7, cr5, [lr, #580]!	; 0x244
    b790:			; <UNDEFINED> instruction: 0xf02457ed
    b794:	b	110c7d8 <tcgetattr@plt+0x1108708>
    b798:	vst3.8	{d1-d3}, [r5 :64], r6
    b79c:			; <UNDEFINED> instruction: 0x432c7580
    b7a0:			; <UNDEFINED> instruction: 0xf02d9400
    b7a4:	blmi	249f90 <tcgetattr@plt+0x245ec0>
    b7a8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b7ac:	andeq	pc, ip, r3, lsl #2
    b7b0:	andne	lr, r6, #3457024	; 0x34c000
    b7b4:	pop	{r0, r2, ip, sp, pc}
    b7b8:			; <UNDEFINED> instruction: 0xf02d40f0
    b7bc:	svclt	0x0000b8bb
    b7c0:	andeq	r1, r5, sl, ror r3
    b7c4:	andeq	r1, r5, r8, lsr #6
    b7c8:	strdeq	r1, [r5], -r0
    b7cc:	vqdmulh.s<illegal width 8>	d20, d2, d18
    b7d0:	ldrblt	r6, [r0, #-284]!	; 0xfffffee4
    b7d4:	addlt	r4, r4, fp, ror r4
    b7d8:			; <UNDEFINED> instruction: 0xf102681a
    b7dc:	ldmdapl	r1, {r2, r3}^
    b7e0:	strcc	lr, [r4], #-2514	; 0xfffff62e
    b7e4:			; <UNDEFINED> instruction: 0x3c013b01
    b7e8:	vand	<illegal reg q13.5>, q1, <illegal reg q12.5>
    b7ec:	vand	d21, d18, d5
    b7f0:	cfldr64pl	mvdx5, [r1], {148}	; 0x94
    b7f4:	ldrpl	pc, [r1], r2, asr #4
    b7f8:			; <UNDEFINED> instruction: 0x57925d55
    b7fc:	tsteq	pc, r1, lsr #32	; <UNPREDICTABLE>
    b800:	tstne	r5, r1, asr #20
    b804:	addvc	pc, r0, #33554432	; 0x2000000
    b808:	andcs	r4, r0, #1140850688	; 0x44000000
    b80c:	smlabtmi	r0, sp, r9, lr
    b810:	strcs	r4, [r1], #-1553	; 0xfffff9ef
    b814:			; <UNDEFINED> instruction: 0xf02d9402
    b818:	blmi	44afec <tcgetattr@plt+0x446f1c>
    b81c:	andsvs	pc, ip, #536870916	; 0x20000004
    b820:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    b824:	stmdbvs	r1, {r1, r7, fp, ip, lr}^
    b828:	cmnlt	sl, fp, asr #28
    b82c:	addspl	pc, r5, #536870916	; 0x20000004
    b830:	ldrpl	pc, [r4, #578]	; 0x242
    b834:			; <UNDEFINED> instruction: 0xf2425c82
    b838:	cfstrdpl	mvd5, [r5, #-580]	; 0xfffffdbc
    b83c:			; <UNDEFINED> instruction: 0xf0225704
    b840:	b	108c084 <tcgetattr@plt+0x1087fb4>
    b844:	vst1.8	{d1-d4}, [r4 :64], r5
    b848:			; <UNDEFINED> instruction: 0x43227480
    b84c:	andcs	r9, r0, #0, 4
    b850:	stc2l	7, cr15, [sl], {255}	; 0xff
    b854:	ldcllt	0, cr11, [r0, #-16]!
    b858:	andeq	r1, r5, r4, asr #5
    b85c:	andeq	r1, r5, r8, ror r2
    b860:	bmi	89e4ec <tcgetattr@plt+0x89a41c>
    b864:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    b868:	ldmpl	sl, {r4, r5, r6, r7, r8, lr}
    b86c:	stccs	8, cr6, [r0, #-84]	; 0xffffffac
    b870:	bmi	7ff938 <tcgetattr@plt+0x7fb868>
    b874:	stmdapl	r4!, {r8, sl, ip, sp, lr, pc}
    b878:	ldmdaeq	r0!, {r3, r8, ip, sp, lr, pc}
    b87c:	streq	pc, [ip], #-256	; 0xffffff00
    b880:	ldmpl	lr, {r0, r1, r2, r3, r9, sl, lr}
    b884:			; <UNDEFINED> instruction: 0xf8d56035
    b888:	ldmdblt	r3, {r4, r6, r7, ip, sp}
    b88c:	ldmdavs	fp, {r0, r2, r3, r4, sp, lr, pc}
    b890:	bvs	16b8004 <tcgetattr@plt+0x16b3f34>
    b894:	adcmi	r6, r2, #335872	; 0x52000
    b898:	strdlt	sp, [r7, #-25]!	; 0xffffffe7
    b89c:	orrmi	pc, r8, #268435460	; 0x10000004
    b8a0:	cmnlt	r0, r8, ror #17
    b8a4:	ldc2l	0, cr15, [r0], #148	; 0x94
    b8a8:	ldmdavs	sp, {r0, r1, r4, r5, fp, sp, lr}
    b8ac:	stccs	0, cr6, [r0, #-212]	; 0xffffff2c
    b8b0:	pop	{r0, r3, r5, r6, r7, r8, ip, lr, pc}
    b8b4:	vand	q12, <illegal reg q8.5>, q8
    b8b8:	stmiapl	r8!, {r2, r7, r8, r9, lr}^
    b8bc:	stc2l	0, cr15, [r4], #148	; 0x94
    b8c0:	movwcs	lr, #14322	; 0x37f2
    b8c4:	andcc	pc, r0, r8, asr #17
    b8c8:	svccs	0x0000e7ee
    b8cc:	movwcs	fp, #16148	; 0x3f14
    b8d0:	ldrb	r2, [r7, r1, lsl #6]!
    b8d4:			; <UNDEFINED> instruction: 0xf6424a06
    b8d8:	strcs	r1, [r2], #-304	; 0xfffffed0
    b8dc:	ldmpl	fp, {r2, r6, ip, lr}
    b8e0:	pop	{r0, r2, r3, r4, sp, lr}
    b8e4:	svclt	0x000081f0
    b8e8:	andeq	sp, r4, r0, ror #3
    b8ec:	andeq	r0, r0, ip, ror r5
    b8f0:	andeq	r0, r0, r8, ror #6
    b8f4:	svcmi	0x00f0e92d
    b8f8:			; <UNDEFINED> instruction: 0xf8df292b
    b8fc:	addlt	r5, r5, ip, lsl #10
    b900:	cfstrdle	mvd4, [sl], #-500	; 0xfffffe0c
    b904:	vqdmlal.s<illegal width 8>	q9, d0, d0
    b908:	stmdbcs	fp!, {r2, r3, r7, pc}
    b90c:	addhi	pc, r9, r0, lsl #4
    b910:			; <UNDEFINED> instruction: 0xf001e8df
    b914:	usada8hi	r7, r6, r7, r8
    b918:	strhi	r8, [r7, r7, lsl #15]
    b91c:	strhi	r8, [r7, r7, lsl #15]
    b920:	strhi	r8, [r7, r7, lsl #15]
    b924:	strhi	r8, [r7, r7, lsl #15]
    b928:	strhi	r8, [r7, r7, lsl #15]
    b92c:	strhi	r8, [r7, r7, lsl #15]
    b930:	strhi	r8, [r7, r7, lsl #15]
    b934:	bge	fe1ed758 <tcgetattr@plt+0xfe1e9688>
    b938:			; <UNDEFINED> instruction: 0x87878792
    b93c:	stchi	12, cr9, [r4], #592	; 0x250
    b940:	stmdacs	r7, {r0, r1, r2, r4, r5, fp, ip, sp}^
    b944:	ldm	pc, {r0, r2, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    b948:	teqeq	r0, r0, lsl r0	; <UNPREDICTABLE>
    b94c:	rsbeq	r0, ip, r1, lsr #2
    b950:	rsbeq	r0, ip, ip, rrx
    b954:	tsteq	r3, ip, rrx
    b958:	strdeq	r0, [ip], #-23	; 0xffffffe9	; <UNPREDICTABLE>
    b95c:	rsbeq	r0, ip, ip, rrx
    b960:	rsbeq	r0, ip, ip, rrx
    b964:	ldrsheq	r0, [sp, #18]!
    b968:	rsbeq	r0, ip, ip, rrx
    b96c:	rsbeq	r0, ip, r8, ror #3
    b970:	rsbeq	r0, ip, ip, rrx
    b974:	bicseq	r0, r6, ip, rrx
    b978:			; <UNDEFINED> instruction: 0x019c01b9
    b97c:	rsbeq	r0, ip, ip, rrx
    b980:	rsbeq	r0, ip, ip, rrx
    b984:	rsbeq	r0, ip, ip, rrx
    b988:	rsbeq	r0, ip, ip, rrx
    b98c:	rsbeq	r0, ip, ip, rrx
    b990:	mlseq	ip, r3, r1, r0
    b994:	rsbeq	r0, ip, ip, rrx
    b998:	rsbeq	r0, ip, ip, rrx
    b99c:	rsbeq	r0, ip, ip, rrx
    b9a0:	cmneq	r8, ip, rrx
    b9a4:	rsbeq	r0, ip, ip, rrx
    b9a8:	cmneq	pc, ip, rrx
    b9ac:	rsbeq	r0, ip, ip, rrx
    b9b0:	rsbeq	r0, ip, ip, rrx
    b9b4:	rsbeq	r0, ip, ip, rrx
    b9b8:	cmneq	r7, sp, ror #2
    b9bc:	rsbeq	r0, ip, ip, rrx
    b9c0:	rsbeq	r0, ip, ip, rrx
    b9c4:	rsbeq	r0, ip, ip, rrx
    b9c8:	rsbeq	r0, ip, ip, rrx
    b9cc:	rsbeq	r0, ip, ip, rrx
    b9d0:	rsbeq	r0, ip, ip, rrx
    b9d4:	teqeq	fp, r1, asr r1
    b9d8:			; <UNDEFINED> instruction: 0xf5a10053
    b9dc:	stmdbcc	r8!, {r4, r8, ip, lr}
    b9e0:	ldmdale	lr, {r0, r1, r8, fp, sp}
    b9e4:	ldmdale	ip, {r0, r1, r8, fp, sp}
    b9e8:			; <UNDEFINED> instruction: 0xf001e8df
    b9ec:	cdpne	14, 3, cr2, cr6, cr6, {1}
    b9f0:	ldrcc	pc, [r8], #-2271	; 0xfffff721
    b9f4:	adcpl	pc, r0, #536870916	; 0x20000004
    b9f8:	adcspl	pc, r4, r2, asr #4
    b9fc:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
    ba00:	ldmpl	r9, {r0, r1, r3, r4, fp, sp, lr}
    ba04:	stmdbcs	r1, {r2, r3, r4, ip, lr}
    ba08:	vhadd.s8	d29, d2, d7
    ba0c:	vhadd.s8	d21, d18, d24
    ba10:	ldmdapl	r8, {r3, r4, r7, r8, ip, lr}
    ba14:	addspl	r2, ip, r1, lsl #8
    ba18:	vqshl.s8	<illegal reg q10.5>, q4, q1
    ba1c:	tstcs	r1, r4, lsl r2
    ba20:	mullt	r5, r9, r0
    ba24:	svchi	0x00f0e8bd
    ba28:	andseq	pc, pc, r0
    ba2c:	andlt	r2, r5, r3, lsl #2
    ba30:	svcmi	0x00f0e8bd
    ba34:	mrclt	7, 4, APSR_nzcv, cr10, cr13, {7}
    ba38:	andseq	pc, pc, r0
    ba3c:	andlt	r2, r5, r0, lsl #2
    ba40:	svcmi	0x00f0e8bd
    ba44:	mrclt	7, 4, APSR_nzcv, cr2, cr13, {7}
    ba48:	andseq	pc, pc, r0
    ba4c:	andlt	r2, r5, r1, lsl #2
    ba50:	svcmi	0x00f0e8bd
    ba54:	mcrlt	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    ba58:	andseq	pc, pc, r0
    ba5c:	andlt	r2, r5, r2, lsl #2
    ba60:	svcmi	0x00f0e8bd
    ba64:	mcrlt	7, 4, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    ba68:	bicsle	r2, sl, r8, lsr r8
    ba6c:	movge	pc, #14614528	; 0xdf0000
    ba70:	strcs	r2, [r0], -r1, lsl #2
    ba74:			; <UNDEFINED> instruction: 0xf8da44fa
    ba78:	andcc	r0, ip, r0
    ba7c:			; <UNDEFINED> instruction: 0xf856f02e
    ba80:	movwhi	lr, #2522	; 0x9da
    ba84:	stmib	r8, {r0, r1, r4, r5, r7, r9, lr}^
    ba88:	stclle	6, cr6, [r9, #-24]!	; 0xffffffe8
    ba8c:	ldrpl	pc, [r6, -r8, lsl #10]
    ba90:	strcc	r4, [ip, -r0, ror #23]
    ba94:	ldrdmi	pc, [ip], -sl
    ba98:			; <UNDEFINED> instruction: 0xf85546bb
    ba9c:			; <UNDEFINED> instruction: 0xf8cd9003
    baa0:	tstcs	r8, #12
    baa4:	ldrdcs	pc, [r0], -fp
    baa8:			; <UNDEFINED> instruction: 0xf506fb03
    baac:	sha1c.32	<illegal reg q8.5>, q1, <illegal reg q8.5>
    bab0:	ldmdbpl	r0, {r2, r3, r7, fp, ip, lr}^
    bab4:			; <UNDEFINED> instruction: 0xf9dcf007
    bab8:	ldrdvc	pc, [r0], -sl
    babc:	ldrdne	pc, [r0], -r9
    bac0:	ldrdmi	pc, [ip], -sl
    bac4:	bleq	2466e8 <tcgetattr@plt+0x242618>
    bac8:	andcs	pc, r8, r7, asr r8	; <UNPREDICTABLE>
    bacc:	ldmdavs	r0, {r1, r3, r5, sl, lr}^
    bad0:	andle	r4, r8, r8, lsl #5
    bad4:	tstcs	r0, r2, ror #24
    bad8:	ldmib	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    badc:	andcs	pc, r8, r7, asr r8	; <UNPREDICTABLE>
    bae0:	ldrdne	pc, [r0], -r9
    bae4:	ldmvs	r0, {r1, r3, r5, sl, lr}
    bae8:	andle	r4, r8, r8, lsl #5
    baec:	tstcs	r0, r2, ror #24
    baf0:	stmib	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    baf4:	ldrdcs	pc, [r0], -fp
    baf8:	ldrdne	pc, [r0], -r9
    bafc:	ldmvs	r0, {r1, r3, r5, sl, lr}^
    bb00:	andle	r4, r8, r8, lsl #5
    bb04:	tstcs	r0, r2, ror #24
    bb08:	ldmib	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bb0c:	ldrdcs	pc, [r0], -fp
    bb10:	ldrdne	pc, [r0], -r9
    bb14:	ldmdbvs	r0, {r1, r3, r5, sl, lr}
    bb18:	andle	r4, r8, r8, lsl #5
    bb1c:	tstcs	r0, r2, ror #24
    bb20:	stmib	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bb24:	ldrdcs	pc, [r0], -fp
    bb28:	ldrdne	pc, [r0], -r9
    bb2c:	ldmdbvs	r0, {r1, r3, r5, sl, lr}^
    bb30:	andle	r4, r6, r8, lsl #5
    bb34:	tstcs	r0, r2, ror #24
    bb38:	stmib	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bb3c:	ldrdcs	pc, [r0], -fp
    bb40:	ldmdavs	r3, {r1, r3, r5, sl, lr}
    bb44:	addsmi	r1, r3, #425984	; 0x68000
    bb48:	cmpcs	r5, r4, lsl #4
    bb4c:	blne	89b60 <tcgetattr@plt+0x85a90>
    bb50:			; <UNDEFINED> instruction: 0xd1fb429a
    bb54:	strcc	r9, [r1], -r3, lsl #22
    bb58:	addsmi	r6, lr, #5963776	; 0x5b0000
    bb5c:	ldrtmi	sp, [r8], r1, lsr #23
    bb60:	andeq	pc, ip, r8, lsl #2
    bb64:	andlt	r2, r5, r1, lsl #2
    bb68:	svcmi	0x00f0e8bd
    bb6c:	svclt	0x00eef02d
    bb70:	vqdmulh.s<illegal width 8>	d20, d18, d25
    bb74:	strdcs	r5, [r1, -r8]
    bb78:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    bb7c:	andeq	pc, ip, r3, lsl #2
    bb80:	mullt	r5, r9, r0
    bb84:	svcmi	0x00f0e8bd
    bb88:	svclt	0x006af02d
    bb8c:	vqdmulh.s<illegal width 8>	d20, d18, d19
    bb90:	ldrbtmi	r5, [fp], #-696	; 0xfffffd48
    bb94:	ldmne	r8, {r0, r1, r3, r4, fp, sp, lr}
    bb98:	blcs	21e0c <tcgetattr@plt+0x1dd3c>
    bb9c:	svcge	0x0041f43f
    bba0:	pop	{r0, r2, ip, sp, pc}
    bba4:			; <UNDEFINED> instruction: 0xf7fe4ff0
    bba8:	blmi	fe77b08c <tcgetattr@plt+0xfe776fbc>
    bbac:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    bbb0:	andspl	pc, r6, r0, lsl #10
    bbb4:	andlt	r3, r5, r8, lsr r0
    bbb8:	svcmi	0x00f0e8bd
    bbbc:	mrclt	7, 4, APSR_nzcv, cr10, cr13, {7}
    bbc0:	vpadd.i8	d20, d18, d8
    bbc4:	vhsub.s8	d21, d18, d16
    bbc8:	strcs	r5, [r0], #-180	; 0xffffff4c
    bbcc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    bbd0:	mulspl	ip, r9, r8
    bbd4:			; <UNDEFINED> instruction: 0xf43f2902
    bbd8:	vmax.f32	d26, d2, d16
    bbdc:	vhadd.s8	d21, d18, d28
    bbe0:	ldmdapl	r8, {r3, r4, r7, r8, ip, lr}
    bbe4:	addspl	r2, ip, r2, lsl #8
    bbe8:			; <UNDEFINED> instruction: 0xe7165458
    bbec:	vqdmulh.s<illegal width 8>	d20, d18, d14
    bbf0:	vhsub.s8	d21, d18, d16
    bbf4:	strcs	r5, [r0], #-180	; 0xffffff4c
    bbf8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    bbfc:	mulspl	ip, r9, r8
    bc00:			; <UNDEFINED> instruction: 0xf43f2903
    bc04:	vmax.f32	d26, d2, d10
    bc08:	vqadd.s8	d21, d18, d16
    bc0c:	ldmdapl	r8, {r3, r4, r7, r8, ip, lr}
    bc10:	addspl	r2, ip, r3, lsl #8
    bc14:	smlsd	r0, r8, r4, r5
    bc18:	andlt	r2, r5, r3
    bc1c:	svcmi	0x00f0e8bd
    bc20:	ldcllt	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    bc24:	ldrb	r2, [r8, r2]!
    bc28:	smlabbcs	r1, r0, fp, r4
    bc2c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    bc30:	pop	{r0, r2, ip, sp, pc}
    bc34:			; <UNDEFINED> instruction: 0xf7ff4ff0
    bc38:	ldclmi	14, cr11, [sp], #-76	; 0xffffffb4
    bc3c:	stc2l	7, cr15, [r6, #1020]	; 0x3fc
    bc40:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    bc44:			; <UNDEFINED> instruction: 0xf9f0f7ff
    bc48:	tstcs	r0, r0, lsr #16
    bc4c:			; <UNDEFINED> instruction: 0xf02d300c
    bc50:	stmdavs	r0!, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    bc54:	andcc	r2, ip, r0, lsl #2
    bc58:			; <UNDEFINED> instruction: 0xff24f02d
    bc5c:	ldmib	r3, {r0, r1, r5, fp, sp, lr}^
    bc60:			; <UNDEFINED> instruction: 0xf1031206
    bc64:	andlt	r0, r5, ip
    bc68:	svcmi	0x00f0e8bd
    bc6c:	cdplt	0, 6, cr15, cr2, cr12, {1}
    bc70:	andcs	r4, r2, #112, 16	; 0x700000
    bc74:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    bc78:	pop	{r0, r2, ip, sp, pc}
    bc7c:			; <UNDEFINED> instruction: 0xf7fd4ff0
    bc80:	blmi	1b7b604 <tcgetattr@plt+0x1b77534>
    bc84:	orrspl	pc, ip, r2, asr #4
    bc88:	adcspl	pc, r0, #536870916	; 0x20000004
    bc8c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    bc90:	ldmpl	sl, {r0, r3, r4, r6, fp, ip, lr}
    bc94:	msrne	(UNDEF: 104), r1
    bc98:	orreq	lr, r1, r3, lsl #22
    bc9c:	addsmi	r6, r1, #4784128	; 0x490000
    bca0:	addshi	pc, r6, r0
    bca4:	addspl	pc, r7, r2, asr #4
    bca8:	ldrpl	pc, [r8], #578	; 0x242
    bcac:			; <UNDEFINED> instruction: 0x51b4f242
    bcb0:	ldrpl	fp, [sl], #-722	; 0xfffffd2e
    bcb4:	ldrpl	r2, [sl, #-3]
    bcb8:	ssat	r5, #19, r8, asr #0
    bcbc:	vpadd.i8	q10, q1, <illegal reg q7.5>
    bcc0:	vand	d21, d18, d12
    bcc4:	ldrbtmi	r5, [fp], #-684	; 0xfffffd54
    bcc8:	ldmdapl	r9, {r0, r1, r3, r4, fp, sp, lr}^
    bccc:			; <UNDEFINED> instruction: 0xf601589a
    bcd0:	bl	d0278 <tcgetattr@plt+0xcc1a8>
    bcd4:	stmdavs	r9, {r0, r7, r8}^
    bcd8:			; <UNDEFINED> instruction: 0xf0004291
    bcdc:	vhadd.s8	d24, d18, d9
    bce0:	vqadd.s8	d21, d18, d7
    bce4:	vqshl.s8	d21, d8, d18
    bce8:	sbcslt	r5, r2, #180, 2	; 0x2d
    bcec:	andcs	r5, r2, sl, lsl r4
    bcf0:	subspl	r5, r8, sl, lsl r5
    bcf4:	blmi	14c5750 <tcgetattr@plt+0x14c1680>
    bcf8:	rscpl	pc, r4, #536870916	; 0x20000004
    bcfc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    bd00:	stmpl	r2, {r0, r1, r6, r7, r8, fp, sp, lr}
    bd04:	mulsle	pc, r3, r2	; <UNPREDICTABLE>
    bd08:			; <UNDEFINED> instruction: 0xf77f2b00
    bd0c:	andcs	sl, r1, sl, lsl #29
    bd10:	pop	{r0, r2, ip, sp, pc}
    bd14:			; <UNDEFINED> instruction: 0xf7fd4ff0
    bd18:	blmi	12bb044 <tcgetattr@plt+0x12b6f74>
    bd1c:	eorne	pc, ip, #69206016	; 0x4200000
    bd20:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    bd24:	ldmpl	sl, {r0, r1, r3, r4, fp, sp, lr}
    bd28:	ldrbpl	r6, [r1], #2459	; 0x99b
    bd2c:	andcs	lr, r0, r9, ror r6
    bd30:	pop	{r0, r2, ip, sp, pc}
    bd34:	strb	r4, [r5], #-4080	; 0xfffff010
    bd38:	vqdmulh.s<illegal width 8>	q10, q1, <illegal reg q1.5>
    bd3c:	strdcs	r5, [r0, -r8]
    bd40:			; <UNDEFINED> instruction: 0xe71a447b
    bd44:	ldrb	r2, [r3, r1]!
    bd48:	tstvs	ip, r2, asr #4	; <UNPREDICTABLE>
    bd4c:	mvnpl	pc, #536870916	; 0x20000004
    bd50:	stmiapl	r3, {r0, r6, fp, ip, lr}^
    bd54:	vand	<illegal reg q13.5>, q1, <illegal reg q12.5>
    bd58:	vand	d21, d18, d5
    bd5c:	cfstr64pl	mvdx5, [r1], {148}	; 0x94
    bd60:	ldrpl	pc, [r1], #578	; 0x242
    bd64:	strpl	r5, [r4, -r5, asr #26]
    bd68:	tsteq	pc, r1, lsr #32	; <UNPREDICTABLE>
    bd6c:	tstne	r5, r1, asr #20
    bd70:	strvc	pc, [r0], #1028	; 0x404
    bd74:	tstls	r0, r1, lsr #6
    bd78:	mvnscc	pc, pc, asr #32
    bd7c:	blx	d49d80 <tcgetattr@plt+0xd45cb0>
    bd80:	vpadd.i8	d20, d2, d18
    bd84:	vand	d22, d2, d12
    bd88:	ldrbtmi	r5, [fp], #-740	; 0xfffffd1c
    bd8c:	strbpl	pc, [r8, #578]!	; 0x242	; <UNPREDICTABLE>
    bd90:			; <UNDEFINED> instruction: 0xf104681c
    bd94:	stmdapl	r1!, {r2, r3}^
    bd98:	stmdbpl	r3!, {r1, r5, r7, fp, ip, lr}^
    bd9c:	vand	<illegal reg q13.5>, q1, <illegal reg q12.5>
    bda0:	vand	d21, d18, d5
    bda4:	cfstr64pl	mvdx5, [r1], #-592	; 0xfffffdb0
    bda8:	ldrpl	pc, [r1], r2, asr #4
    bdac:	strpl	r5, [r4, r5, ror #26]!
    bdb0:	tsteq	pc, r1, lsr #32	; <UNPREDICTABLE>
    bdb4:	tstne	r5, r1, asr #20
    bdb8:	strvc	pc, [r0], #1028	; 0x404
    bdbc:	tstls	r0, r1, lsr #6
    bdc0:	mvnscc	pc, pc, asr #32
    bdc4:	cdp2	0, 14, cr15, cr8, cr12, {1}
    bdc8:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    bdcc:	smlald	r6, r6, fp, r8	; <UNPREDICTABLE>
    bdd0:	adcpl	pc, r0, r2, asr #4
    bdd4:			; <UNDEFINED> instruction: 0xf6005818
    bdd8:	bl	cff80 <tcgetattr@plt+0xcbeb0>
    bddc:	stmdavs	r0, {r7}^
    bde0:			; <UNDEFINED> instruction: 0xf47f4281
    bde4:	vrecps.f32	q13, q1, <illegal reg q7.5>
    bde8:			; <UNDEFINED> instruction: 0x210052b4
    bdec:			; <UNDEFINED> instruction: 0xe6185099
    bdf0:	adcpl	pc, r0, r2, asr #4
    bdf4:			; <UNDEFINED> instruction: 0xf6005818
    bdf8:	bl	cffa0 <tcgetattr@plt+0xcbed0>
    bdfc:	stmdavs	r0, {r7}^
    be00:			; <UNDEFINED> instruction: 0xf47f4281
    be04:	strb	sl, [lr, ip, ror #30]!
    be08:	andeq	sp, r4, r4, asr #2
    be0c:	muleq	r5, sl, r0
    be10:	andeq	r1, r5, r4, lsr #32
    be14:	andeq	r0, r0, r4, lsr r4
    be18:	andeq	r0, r5, r0, lsr #30
    be1c:	andeq	r0, r5, r6, lsl #30
    be20:	andeq	r0, r5, ip, ror #29
    be24:	andeq	r0, r5, ip, asr #29
    be28:	andeq	r0, r5, r0, lsr #29
    be2c:	andeq	r0, r5, ip, ror #28
    be30:	andeq	r0, r5, r8, asr lr
    be34:			; <UNDEFINED> instruction: 0x000352ba
    be38:	andeq	r0, r5, ip, lsl #28
    be3c:	ldrdeq	r0, [r5], -r2
    be40:	muleq	r5, ip, sp
    be44:	andeq	r0, r5, r6, ror sp
    be48:	andeq	r0, r5, r8, asr sp
    be4c:	andeq	r0, r5, lr, lsl #26
    be50:	andeq	r0, r5, lr, asr #25
    be54:	ldrblt	r4, [r0, #-2823]!	; 0xfffff4f9
    be58:	cfstrsmi	mvf4, [r7], {123}	; 0x7b
    be5c:	strmi	r4, [r8], -r5, lsl #12
    be60:	strcc	r4, [ip, #-2310]	; 0xfffff6fa
    be64:	ldrbtmi	r5, [r9], #-2332	; 0xfffff6e4
    be68:	eorvs	r6, r5, r6, lsr #16
    be6c:	cdp2	0, 10, cr15, cr12, cr13, {1}
    be70:	ldcllt	0, cr6, [r0, #-152]!	; 0xffffff68
    be74:	andeq	ip, r4, ip, ror #23
    be78:	andeq	r0, r0, r8, asr r3
    be7c:	ldrdeq	r6, [r3], -lr
    be80:	push	{r0, r1, r6, r7, fp, sp, lr}
    be84:			; <UNDEFINED> instruction: 0x460547f0
    be88:	ldrdls	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    be8c:	blcs	1d278 <tcgetattr@plt+0x191a8>
    be90:	strmi	sp, [lr], -r9, rrx
    be94:	tstcs	r0, r7, lsl r6
    be98:	addmi	pc, ip, r1, asr #4
    be9c:	lfmmi	f7, 1, [r0], {65}	; 0x41
    bea0:	bvs	fe703eac <tcgetattr@plt+0xfe6ffddc>
    bea4:	ldmdavs	ip, {r0, r1, r3, r4, r7, r8, ip, sp, pc}^
    bea8:	ldrdcs	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
    beac:	mvnsle	r4, sl, lsr #5
    beb0:	bcs	21f40 <tcgetattr@plt+0x1de70>
    beb4:			; <UNDEFINED> instruction: 0xf854d14c
    beb8:	bcs	13ef0 <tcgetattr@plt+0xfe20>
    bebc:	bvs	fe700288 <tcgetattr@plt+0xfe6fc1b8>
    bec0:	svclt	0x00182e50
    bec4:	svclt	0x00082e84
    bec8:	blcs	142d4 <tcgetattr@plt+0x10204>
    becc:	blmi	ac0680 <tcgetattr@plt+0xabc5b0>
    bed0:			; <UNDEFINED> instruction: 0xf8592901
    bed4:			; <UNDEFINED> instruction: 0xf8c88003
    bed8:	teqle	r3, r0
    bedc:	orrmi	pc, ip, #268435460	; 0x10000004
    bee0:	stmdblt	r3, {r0, r1, r5, r6, r7, fp, ip, lr}
    bee4:			; <UNDEFINED> instruction: 0xf645696f
    bee8:			; <UNDEFINED> instruction: 0x463a335c
    beec:	ldrtmi	r5, [r1], -fp, ror #17
    bef0:			; <UNDEFINED> instruction: 0xf0074628
    bef4:	blmi	88ba10 <tcgetattr@plt+0x887940>
    bef8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    befc:			; <UNDEFINED> instruction: 0xf8c8681a
    bf00:	mvnslt	r2, r0
    bf04:	stmdbeq	ip, {r0, r2, r8, ip, sp, lr, pc}
    bf08:	ldrdne	pc, [ip], #130	; 0x82	; <UNPREDICTABLE>
    bf0c:	ldrsbcc	pc, [r0], #130	; 0x82	; <UNPREDICTABLE>
    bf10:	andle	r4, r6, sp, lsl #5
    bf14:	bvs	1738508 <tcgetattr@plt+0x1734438>
    bf18:	strbmi	r6, [ip, #-2660]	; 0xfffff59c
    bf1c:	ldmdavs	fp, {r2, r4, ip, lr, pc}
    bf20:	strdlt	lr, [fp, -r8]
    bf24:	biclt	r6, fp, fp, lsl r8
    bf28:	teqne	r0, r2	; <illegal shifter operand>	; <UNPREDICTABLE>
    bf2c:			; <UNDEFINED> instruction: 0xf0254630
    bf30:			; <UNDEFINED> instruction: 0xf007fe83
    bf34:			; <UNDEFINED> instruction: 0xf8d8fb35
    bf38:	ldmdavs	sl, {ip, sp}
    bf3c:	andcs	pc, r0, r8, asr #17
    bf40:	mvnle	r2, r0, lsl #20
    bf44:			; <UNDEFINED> instruction: 0x87f0e8bd
    bf48:			; <UNDEFINED> instruction: 0xf0292000
    bf4c:			; <UNDEFINED> instruction: 0xe7f2fc13
    bf50:			; <UNDEFINED> instruction: 0xf8594b09
    bf54:			; <UNDEFINED> instruction: 0xf8c88003
    bf58:	strb	r4, [r4, r0]
    bf5c:			; <UNDEFINED> instruction: 0x46304639
    bf60:	cdp2	0, 6, cr15, cr10, cr5, {1}
    bf64:			; <UNDEFINED> instruction: 0xf645e7e5
    bf68:	pop	{r2, r3, r4, r6, r8, r9, ip, sp}
    bf6c:	stmiapl	r3, {r4, r5, r6, r7, r8, r9, sl, lr}^
    bf70:	cdplt	0, 8, cr15, cr6, cr7, {0}
    bf74:			; <UNDEFINED> instruction: 0x0004cbb8
    bf78:	andeq	r0, r0, r8, ror #6
    bf7c:	andeq	r0, r0, ip, ror r5
    bf80:	stmdbcs	r6!, {r2, r3, r5, r7, r9, fp, lr}^
    bf84:	ldrbtmi	r4, [sl], #-2988	; 0xfffff454
    bf88:	svcmi	0x00f0e92d
    bf8c:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    bf90:	streq	pc, [r0], -pc, asr #32
    bf94:	strmi	r4, [r5], -r9, lsr #25
    bf98:	movwls	r6, #30747	; 0x781b
    bf9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bfa0:	ldrbtmi	r4, [ip], #-2983	; 0xfffff459
    bfa4:	strvs	lr, [r4], -sp, asr #19
    bfa8:	strmi	r9, [r8], r6, lsl #12
    bfac:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    bfb0:			; <UNDEFINED> instruction: 0xf0009302
    bfb4:	stmdbcs	r0, {r0, r1, r2, r3, r7, pc}
    bfb8:	addshi	pc, r6, r0, asr #32
    bfbc:	strcs	r4, [r1], -r9, lsl #13
    bfc0:	stfcsd	f1, [r0, #-4]
    bfc4:	adchi	pc, r9, r0
    bfc8:	tstvs	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
    bfcc:	tstlt	r0, r8, ror #17
    bfd0:	blcs	29fe4 <tcgetattr@plt+0x25f14>
    bfd4:	blls	80570 <tcgetattr@plt+0x7c4a0>
    bfd8:	movweq	lr, #14921	; 0x3a49
    bfdc:	eorsle	r4, r3, r3, lsr r3
    bfe0:	stmiapl	r3!, {r3, r4, r7, r8, r9, fp, lr}^
    bfe4:	eorsvs	r6, fp, fp, lsl r8
    bfe8:			; <UNDEFINED> instruction: 0xf8d3b363
    bfec:	ldmib	r3, {r4, r6, r7, lr}^
    bff0:	mvnlt	sl, r1, asr fp
    bff4:			; <UNDEFINED> instruction: 0xf04f463b
    bff8:	strbmi	r0, [pc], -r0, lsl #16
    bffc:	mcrcs	6, 0, r4, cr0, cr9, {4}
    c000:	bvs	19004f4 <tcgetattr@plt+0x18fc424>
    c004:	ldmibvs	fp, {r0, r1, r3, r4, r6, r9, fp, sp, lr}^
    c008:	eorle	r4, r9, fp, lsr #5
    c00c:	stccs	8, cr6, [r0], {36}	; 0x24
    c010:			; <UNDEFINED> instruction: 0x464bd1f5
    c014:			; <UNDEFINED> instruction: 0x461f46b9
    c018:	blcs	32c24 <tcgetattr@plt+0x2eb54>
    c01c:			; <UNDEFINED> instruction: 0x4643bf14
    c020:			; <UNDEFINED> instruction: 0xb1232300
    c024:			; <UNDEFINED> instruction: 0xf8d3683b
    c028:	adcmi	r3, fp, #236	; 0xec
    c02c:			; <UNDEFINED> instruction: 0xf1bad04f
    c030:	svclt	0x00183fff
    c034:	svccc	0x00fff1bb
    c038:	ldmdavs	fp!, {r1, r2, r3, r5, r8, ip, lr, pc}
    c03c:	eorsvs	r6, fp, fp, lsl r8
    c040:	bicsle	r2, r2, r0, lsl #22
    c044:	eorsvs	r9, fp, r2, lsl #22
    c048:	blmi	1edea4c <tcgetattr@plt+0x1eda97c>
    c04c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c050:	blls	1e60c0 <tcgetattr@plt+0x1e1ff0>
    c054:			; <UNDEFINED> instruction: 0xf040405a
    c058:	andlt	r8, r9, sl, ror #1
    c05c:	svchi	0x00f0e8bd
    c060:			; <UNDEFINED> instruction: 0xf8d9b147
    c064:			; <UNDEFINED> instruction: 0xf8d43000
    c068:			; <UNDEFINED> instruction: 0xf8d30094
    c06c:	andcc	r2, r1, r0, lsr r1
    c070:	blle	1dcab8 <tcgetattr@plt+0x1d89e8>
    c074:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c078:	strtmi	lr, [r9], -r8, asr #15
    c07c:			; <UNDEFINED> instruction: 0xf02f4620
    c080:	ldr	pc, [lr, r9, ror #24]!
    c084:	ldrdcs	pc, [ip, -r3]!
    c088:	ldrmi	r2, [r9], -r0, lsl #6
    c08c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c090:			; <UNDEFINED> instruction: 0xf0263a01
    c094:	ldr	pc, [r9, pc, lsr #27]!
    c098:			; <UNDEFINED> instruction: 0x46504659
    c09c:			; <UNDEFINED> instruction: 0xff12f027
    c0a0:	ldmib	sp, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    c0a4:	bls	1984bc <tcgetattr@plt+0x1943ec>
    c0a8:	tstmi	r3, #738197504	; 0x2c000000
    c0ac:			; <UNDEFINED> instruction: 0x4641d093
    c0b0:			; <UNDEFINED> instruction: 0xf7fd2200
    c0b4:	stmdacs	r0, {r0, r4, r7, r9, fp, ip, sp, lr, pc}
    c0b8:	ldmib	sp, {r0, r2, r3, r7, ip, lr, pc}^
    c0bc:	stmdbls	r1, {r2, r9, ip, sp}
    c0c0:	stmdbeq	r3, {r0, r3, r6, r9, fp, sp, lr, pc}
    c0c4:	tstmi	r1, #6144	; 0x1800
    c0c8:	tstmi	lr, #1073741824	; 0x40000000
    c0cc:			; <UNDEFINED> instruction: 0xf026e783
    c0d0:	str	pc, [ip, pc, lsl #26]!
    c0d4:	cmnne	r7, r0, asr #4	; <UNPREDICTABLE>
    c0d8:			; <UNDEFINED> instruction: 0xf7ff4630
    c0dc:	shsaxmi	pc, r0, r1	; <UNPREDICTABLE>
    c0e0:	cmpne	r7, r0, asr #4	; <UNPREDICTABLE>
    c0e4:			; <UNDEFINED> instruction: 0xff4cf7ff
    c0e8:			; <UNDEFINED> instruction: 0x46414b58
    c0ec:	stmiapl	r3!, {r2, r9, fp, sp, pc}^
    c0f0:			; <UNDEFINED> instruction: 0xf7fd6818
    c0f4:	blmi	15caac0 <tcgetattr@plt+0x15c69f0>
    c0f8:	stmiapl	r3!, {r0, r2, r9, fp, sp, pc}^
    c0fc:	ldmdavs	r8, {r0, r7, r9, sl, lr}
    c100:	blx	1aca0fc <tcgetattr@plt+0x1ac602c>
    c104:	bge	19ee58 <tcgetattr@plt+0x19ad88>
    c108:	stmiapl	r3!, {r0, ip, pc}^
    c10c:			; <UNDEFINED> instruction: 0xf7fd6818
    c110:	strmi	pc, [r6], -r3, ror #20
    c114:			; <UNDEFINED> instruction: 0xf47f2d00
    c118:	blmi	12b7e7c <tcgetattr@plt+0x12b3dac>
    c11c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    c120:	blcs	24214 <tcgetattr@plt+0x20144>
    c124:			; <UNDEFINED> instruction: 0xf8cdd08e
    c128:	vhadd.s8	d24, d2, d12
    c12c:	ssatmi	r6, #25, r0, lsl #20
    c130:			; <UNDEFINED> instruction: 0xf8d3464f
    c134:	ldmib	r3, {r4, r6, r7, lr}^
    c138:			; <UNDEFINED> instruction: 0xb1b49b51
    c13c:	cmple	pc, r0, lsl #28
    c140:	blcs	32d60 <tcgetattr@plt+0x2ec90>
    c144:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    c148:	bvs	1900644 <tcgetattr@plt+0x18fc574>
    c14c:	ldmibvs	sp, {r0, r1, r3, r4, r6, r9, fp, sp, lr}^
    c150:			; <UNDEFINED> instruction: 0xf8d8b337
    c154:			; <UNDEFINED> instruction: 0xf8d43000
    c158:			; <UNDEFINED> instruction: 0xf8d30094
    c15c:	andcc	r2, r1, r0, lsr r1
    c160:	blle	109cba8 <tcgetattr@plt+0x1098ad8>
    c164:	stccs	8, cr6, [r0], {36}	; 0x24
    c168:			; <UNDEFINED> instruction: 0xf8d8d1e8
    c16c:			; <UNDEFINED> instruction: 0xf8d33000
    c170:	blls	60528 <tcgetattr@plt+0x5c458>
    c174:	cmple	sp, r0, lsl #22
    c178:	blcs	32d94 <tcgetattr@plt+0x2ecc4>
    c17c:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    c180:			; <UNDEFINED> instruction: 0xf1b9d13b
    c184:	svclt	0x00183fff
    c188:	svccc	0x00fff1bb
    c18c:			; <UNDEFINED> instruction: 0xf8d8d14a
    c190:	ldmdavs	fp, {ip, sp}
    c194:	andcc	pc, r0, r8, asr #17
    c198:	bicle	r2, sl, r0, lsl #22
    c19c:	ldrb	r4, [r1, -r7, asr #12]
    c1a0:	blcs	32db8 <tcgetattr@plt+0x2ece8>
    c1a4:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    c1a8:			; <UNDEFINED> instruction: 0xf855d0dc
    c1ac:	stmdacs	r0, {r1, r3}
    c1b0:	stmdavc	r3, {r3, r4, r6, r7, ip, lr, pc}
    c1b4:	sbcsle	r2, r5, r0, lsl #22
    c1b8:	ldrtmi	r9, [sl], -r3, lsl #18
    c1bc:	blx	34a1b8 <tcgetattr@plt+0x3460e8>
    c1c0:	bicle	r2, r6, r0, lsl #16
    c1c4:			; <UNDEFINED> instruction: 0xf855e7ce
    c1c8:	stmdacs	r0, {r1, r3}
    c1cc:	stmdavc	r3, {r0, r2, r3, r4, r5, r7, ip, lr, pc}
    c1d0:	adcsle	r2, sl, r0, lsl #22
    c1d4:	ldrtmi	r9, [r2], -r3, lsl #18
    c1d8:			; <UNDEFINED> instruction: 0xf9fef7fd
    c1dc:	adcsle	r2, r4, r0, lsl #16
    c1e0:	strtmi	r2, [r0], -r0, lsl #2
    c1e4:	blx	fedc82aa <tcgetattr@plt+0xfedc41da>
    c1e8:			; <UNDEFINED> instruction: 0xf8d3e7af
    c1ec:	movwcs	r2, #300	; 0x12c
    c1f0:	bcc	5da5c <tcgetattr@plt+0x5998c>
    c1f4:	ldc2l	0, cr15, [lr], #152	; 0x98
    c1f8:			; <UNDEFINED> instruction: 0xf855e7b4
    c1fc:	stmdacs	r0, {r1, r3}
    c200:	stmdavc	r3, {r0, r1, r2, r3, r4, r5, r7, ip, lr, pc}
    c204:	adcsle	r2, ip, r0, lsl #22
    c208:	stmdbls	r3, {r0, r9, fp, ip, pc}
    c20c:			; <UNDEFINED> instruction: 0xf9e4f7fd
    c210:	adcsle	r2, r6, r0, lsl #16
    c214:	stc2l	0, cr15, [ip], #-152	; 0xffffff68
    c218:	svccc	0x00fff1b9
    c21c:			; <UNDEFINED> instruction: 0xf1bbbf18
    c220:	ldrshtle	r3, [r4], pc
    c224:			; <UNDEFINED> instruction: 0x46484659
    c228:	cdp2	0, 4, cr15, cr12, cr7, {1}
    c22c:			; <UNDEFINED> instruction: 0xf7f7e7af
    c230:	svclt	0x0000ec46
    c234:			; <UNDEFINED> instruction: 0x0004cabe
    c238:	andeq	r0, r0, r0, asr #6
    c23c:	andeq	ip, r4, r2, lsr #21
    c240:	andeq	r0, r0, r8, ror #6
    c244:	andeq	r0, r0, ip, ror r5
    c248:	strdeq	ip, [r4], -r8
    c24c:	andeq	r0, r0, ip, lsl #7
    c250:	andeq	r0, r0, r0, ror r4
    c254:			; <UNDEFINED> instruction: 0x000005b4
    c258:	ldrblt	r2, [r8, #2560]!	; 0xa00
    c25c:	vmax.s8	d20, d2, d7
    c260:	ldmdapl	ip!, {r2, r4, r6, ip}
    c264:			; <UNDEFINED> instruction: 0xf507dd28
    c268:			; <UNDEFINED> instruction: 0xf10c5c11
    c26c:	strmi	r0, [r4, #3095]!	; 0xc17
    c270:			; <UNDEFINED> instruction: 0xf507d022
    c274:	stmne	lr, {r3, r4, r9, sl, fp, ip, lr}
    c278:			; <UNDEFINED> instruction: 0xf10e4438
    c27c:	andcs	r0, r0, #24, 28	; 0x180
    c280:	blcs	20042c8 <tcgetattr@plt+0x20001f8>
    c284:	blcs	7fbeec <tcgetattr@plt+0x7f7e1c>
    c288:	ldccs	13, cr13, [pc, #-24]	; c278 <tcgetattr@plt+0x81a8>
    c28c:			; <UNDEFINED> instruction: 0xf8ded802
    c290:	stmdblt	sp, {ip, lr}
    c294:	eorvc	r3, r3, r1, lsl #4
    c298:	adcsmi	r6, r1, #4, 16	; 0x40000
    c29c:	andle	r4, fp, r4, lsl r4
    c2a0:	andle	r4, r9, r4, lsr #11
    c2a4:	blcc	8a2f0 <tcgetattr@plt+0x86220>
    c2a8:	streq	pc, [r0, #419]	; 0x1a3
    c2ac:	mvnle	r2, r0, lsl #22
    c2b0:	cmpne	r4, #536870916	; 0x20000004	; <UNPREDICTABLE>
    c2b4:	ldrmi	r5, [r4], #-2300	; 0xfffff704
    c2b8:	vhsub.s8	d18, d2, d0
    c2bc:	eorvc	r1, r2, r4, asr r3
    c2c0:	strpl	pc, [r5], #-1287	; 0xfffffaf9
    c2c4:	ldrcc	r5, [r8], #-2299	; 0xfffff705
    c2c8:	subsne	pc, r0, #536870916	; 0x20000004
    c2cc:	adcspl	r4, fp, r3, lsr #5
    c2d0:	ldmdavc	sl, {r0, r3, ip, lr, pc}
    c2d4:	strtmi	fp, [r0], -sl, lsr #19
    c2d8:	stcl	7, cr15, [r4, #-988]	; 0xfffffc24
    c2dc:	cmpne	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
    c2e0:	strmi	r3, [r4], #-1
    c2e4:			; <UNDEFINED> instruction: 0x463850fc
    c2e8:			; <UNDEFINED> instruction: 0xf7ff2174
    c2ec:	cmncs	r7, r9, asr #28	; <UNPREDICTABLE>
    c2f0:			; <UNDEFINED> instruction: 0xf7ff2000
    c2f4:	pop	{r0, r2, r6, r9, sl, fp, ip, sp, lr, pc}
    c2f8:	ldrshcs	r4, [r7, #-8]
    c2fc:			; <UNDEFINED> instruction: 0xf7ff2000
    c300:			; <UNDEFINED> instruction: 0xf813be3f
    c304:	blcs	e9b310 <tcgetattr@plt+0xe97240>
    c308:	strb	sp, [r4, sp, ror #3]!
    c30c:	push	{r0, r1, r2, fp, ip, sp}
    c310:	strdlt	r4, [r5], r0
    c314:	vadd.i8	d2, d0, d8
    c318:	ldm	pc, {r0, r1, r3, r6, r7, pc}^	; <UNPREDICTABLE>
    c31c:			; <UNDEFINED> instruction: 0xb3a9f000
    c320:	ldmdbgt	r4!, {r0, r1, r6, r7, r8, r9, fp, ip, sp}
    c324:	adceq	r9, r2, sp, lsl #23
    c328:	strtmi	r9, [fp], -r2, lsl #24
    c32c:	sbcs	fp, r6, ip, lsl r9
    c330:			; <UNDEFINED> instruction: 0xf0003c01
    c334:	ldmdavc	r8, {r2, r4, r6, r7, pc}
    c338:			; <UNDEFINED> instruction: 0x461a4619
    c33c:	stmdacs	r0!, {r0, r8, r9, ip, sp}
    c340:	svccs	0x0000d0f6
    c344:	ldrdcs	fp, [r0], -r8
    c348:			; <UNDEFINED> instruction: 0xf000dd08
    c34c:	ldmdacs	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9}^
    c350:	blcs	87bfb8 <tcgetattr@plt+0x877ee8>
    c354:	andcs	fp, r1, ip, lsl #30
    c358:	submi	r2, r0, #0
    c35c:	vqshl.s8	d20, d4, d2
    c360:			; <UNDEFINED> instruction: 0x46134558
    c364:	andeq	pc, r5, r8, asr #16
    c368:			; <UNDEFINED> instruction: 0xf813461a
    c36c:	stmdacs	r0!, {r0, r8, r9, fp}
    c370:	stmdacs	pc!, {r0, r2, ip, lr, pc}	; <UNPREDICTABLE>
    c374:	ldrmi	fp, [r9], -r8, lsl #30
    c378:			; <UNDEFINED> instruction: 0x461a429c
    c37c:	bne	14c0b54 <tcgetattr@plt+0x14bca84>
    c380:			; <UNDEFINED> instruction: 0xf7ff4640
    c384:	andcs	pc, r0, r9, ror #30
    c388:			; <UNDEFINED> instruction: 0xf91cf7ff
    c38c:	andlt	r2, r5, r1
    c390:	svchi	0x00f0e8bd
    c394:	vpadd.i8	q10, q1, <illegal reg q2.5>
    c398:	ldrbtmi	r4, [fp], #-600	; 0xfffffda8
    c39c:	ldrdhi	pc, [r0], -r3
    c3a0:	andvc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    c3a4:	rscle	r2, lr, r0, lsl #30
    c3a8:	stmdbpl	r5, {r3, r8, sl, ip, sp, lr, pc}
    c3ac:	ldmdbeq	r8, {r0, r3, r8, ip, sp, lr, pc}
    c3b0:			; <UNDEFINED> instruction: 0xf7f74648
    c3b4:	svccs	0x0000ecd8
    c3b8:	stcle	6, cr4, [r7, #-520]	; 0xfffffdf8
    c3bc:			; <UNDEFINED> instruction: 0x3014f8d8
    c3c0:	svclt	0x00dc429f
    c3c4:	mvnscc	pc, #-1073741823	; 0xc0000001
    c3c8:	stcle	6, cr4, [r2, #-100]	; 0xffffff9c
    c3cc:			; <UNDEFINED> instruction: 0x301cf8d8
    c3d0:	blmi	11ddc3c <tcgetattr@plt+0x11d9b6c>
    c3d4:	addpl	pc, ip, r2, asr #4
    c3d8:	andcs	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    c3dc:			; <UNDEFINED> instruction: 0xf8d8447b
    c3e0:	andls	r4, r1, #16
    c3e4:	streq	lr, [sl], -r4, lsr #23
    c3e8:	sbcsvs	r6, ip, sl, asr r8
    c3ec:	strmi	r9, [ip], -r2, lsl #8
    c3f0:	tstcs	r8, #805306368	; 0x30000000
    c3f4:	blx	f2c02 <tcgetattr@plt+0xeeb32>
    c3f8:	svccs	0x0000f304
    c3fc:	ldcle	8, cr5, [r3, #852]	; 0x354
    c400:	mulcc	r0, r9, r8
    c404:	addle	r2, pc, r0, lsl #22
    c408:	svclt	0x00c82e00
    c40c:	stcle	6, cr4, [r6], {171}	; 0xab
    c410:			; <UNDEFINED> instruction: 0xf10be05d
    c414:	bl	feacf020 <tcgetattr@plt+0xfeacaf50>
    c418:	adcsmi	r0, r3, #335544320	; 0x14000000
    c41c:			; <UNDEFINED> instruction: 0x4652da57
    c420:	ldrbmi	r4, [r8], -r9, asr #12
    c424:	mrc	7, 0, APSR_nzcv, cr14, cr7, {7}
    c428:	mvnsle	r2, r0, lsl #16
    c42c:	bl	2f343c <tcgetattr@plt+0x2ef36c>
    c430:	blne	174d060 <tcgetattr@plt+0x1748f90>
    c434:	ldrb	r1, [r9, -r4, ror #22]!
    c438:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
    c43c:	stmibvs	r3, {r3, r4, fp, sp, lr}
    c440:	eorsle	r2, r7, r0, lsl #22
    c444:	smlabtcs	r0, r2, r9, r6
    c448:	sbcvs	r3, r1, ip
    c44c:	blx	1cc8504 <tcgetattr@plt+0x1cc4434>
    c450:	ldr	r2, [ip, r1]
    c454:			; <UNDEFINED> instruction: 0xf7fd2001
    c458:	andcs	pc, r1, r3, ror #18
    c45c:	pop	{r0, r2, ip, sp, pc}
    c460:	strdcs	r8, [r0], -r0
    c464:			; <UNDEFINED> instruction: 0xf95cf7fd
    c468:	andlt	r2, r5, r1
    c46c:	svchi	0x00f0e8bd
    c470:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    c474:	ldmdbvs	r9, {r3, r4, fp, sp, lr}
    c478:			; <UNDEFINED> instruction: 0xf9f2f7ff
    c47c:	andlt	r2, r5, r1
    c480:	svchi	0x00f0e8bd
    c484:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
    c488:	ldmib	r0, {r3, r4, fp, sp, lr}^
    c48c:	stmdbcs	r0, {r1, r2, r9, ip}
    c490:	stmdbcc	r1, {r1, r4, r8, sl, fp, ip, lr, pc}
    c494:	andcc	r6, ip, r1, lsl #3
    c498:	blx	1348550 <tcgetattr@plt+0x1344480>
    c49c:	andlt	r2, r5, r1
    c4a0:	svchi	0x00f0e8bd
    c4a4:			; <UNDEFINED> instruction: 0xf908f7ff
    c4a8:	andlt	r2, r5, r1
    c4ac:	svchi	0x00f0e8bd
    c4b0:	strb	r2, [ip, -r0]!
    c4b4:	strb	r2, [sl, -r1]!
    c4b8:	strbtpl	pc, [ip], #578	; 0x242	; <UNPREDICTABLE>
    c4bc:			; <UNDEFINED> instruction: 0x2c005904
    c4c0:	bcs	4086c <tcgetattr@plt+0x3c79c>
    c4c4:	bcc	83c68 <tcgetattr@plt+0x7fb98>
    c4c8:	ldrdvs	r6, [r2, #137]	; 0x89
    c4cc:	strcc	lr, [r1], #-2017	; 0xfffff81f
    c4d0:			; <UNDEFINED> instruction: 0xf47f42a7
    c4d4:	blls	f823c <tcgetattr@plt+0xf416c>
    c4d8:	blle	fe29cf5c <tcgetattr@plt+0xfe298e8c>
    c4dc:	vaba.s8	q15, q1, <illegal reg q1.5>
    c4e0:	andcs	r4, r0, #88, 6	; 0x60000001
    c4e4:	andcs	pc, r3, r8, asr #16
    c4e8:	svclt	0x0000e74d
    c4ec:	strdeq	r0, [r5], -lr
    c4f0:			; <UNDEFINED> instruction: 0x000506bc
    c4f4:	andeq	r0, r5, lr, asr r6
    c4f8:	andeq	r0, r5, r6, lsr #12
    c4fc:	andeq	r0, r5, r2, lsl r6
    c500:	strtcc	pc, [r0], #2271	; 0x8df
    c504:	addpl	pc, r4, #536870916	; 0x20000004
    c508:	svcmi	0x00f0e92d
    c50c:			; <UNDEFINED> instruction: 0xf8df447b
    c510:			; <UNDEFINED> instruction: 0xf5ad0498
    c514:			; <UNDEFINED> instruction: 0xf8d37d03
    c518:			; <UNDEFINED> instruction: 0xf8df8000
    c51c:	ldrbtmi	r1, [r8], #-1168	; 0xfffffb70
    c520:	strpl	pc, [ip], #2271	; 0x8df
    c524:	andcc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    c528:	ldrbtmi	r5, [sp], #-2113	; 0xfffff7bf
    c52c:	stmdavs	r9, {r0, r1, r8, r9, fp, sp}
    c530:			; <UNDEFINED> instruction: 0xf04f9181
    c534:			; <UNDEFINED> instruction: 0xf0000100
    c538:			; <UNDEFINED> instruction: 0xf8df8096
    c53c:	ldrbtmi	r6, [lr], #-1144	; 0xfffffb88
    c540:	msrne	CPSR_f, #69206016	; 0x4200000
    c544:	addpl	pc, r4, r2, asr #4
    c548:	andne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c54c:	addpl	pc, r8, #536870916	; 0x20000004
    c550:			; <UNDEFINED> instruction: 0xf8482300
    c554:	andvc	r3, fp, r0
    c558:	andcc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    c55c:	blcs	15b168 <tcgetattr@plt+0x157098>
    c560:	ldm	pc, {r0, r1, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    c564:	sbceq	pc, sl, r3, lsl r0	; <UNPREDICTABLE>
    c568:	rsceq	r0, ip, r6
    c56c:	adceq	r0, sp, r3, lsl #1
    c570:	vhadd.s8	d16, d18, d3
    c574:	bl	22561c <tcgetattr@plt+0x22154c>
    c578:			; <UNDEFINED> instruction: 0xf8180704
    c57c:	blcs	ed8594 <tcgetattr@plt+0xed44c4>
    c580:	teqcs	fp, r3, rrx
    c584:			; <UNDEFINED> instruction: 0xf7f74638
    c588:			; <UNDEFINED> instruction: 0x4683eaf4
    c58c:	subsle	r2, ip, r0, lsl #16
    c590:	andcs	r4, sl, #56, 12	; 0x3800000
    c594:			; <UNDEFINED> instruction: 0xf10b2100
    c598:			; <UNDEFINED> instruction: 0xf7f70901
    c59c:	ldmdacs	r3, {r2, r4, r5, r7, r8, fp, sp, lr, pc}^
    c5a0:			; <UNDEFINED> instruction: 0xf0404607
    c5a4:			; <UNDEFINED> instruction: 0xf8df8123
    c5a8:	ldrbtmi	r0, [r8], #-1040	; 0xfffffbf0
    c5ac:	ldc2	0, cr15, [lr, #168]	; 0xa8
    c5b0:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    c5b4:			; <UNDEFINED> instruction: 0xf8dfd049
    c5b8:			; <UNDEFINED> instruction: 0xf50da404
    c5bc:	svcge	0x00017882
    c5c0:	ldrbtmi	r4, [sl], #1608	; 0x648
    c5c4:	ldrtmi	r4, [sl], -r3, asr #12
    c5c8:	ldrdne	pc, [r0], -sl
    c5cc:	bl	fea5d658 <tcgetattr@plt+0xfea59588>
    c5d0:			; <UNDEFINED> instruction: 0xf5c10101
    c5d4:			; <UNDEFINED> instruction: 0xf0177140
    c5d8:	stmdacs	r0, {r0, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    c5dc:	ldmibmi	r8!, {r0, r2, r4, r5, ip, lr, pc}^
    c5e0:			; <UNDEFINED> instruction: 0xf8da4af8
    c5e4:	stmdapl	r9!, {ip, sp}^
    c5e8:	stmdavs	r8, {r2, r3, r5, r7, fp, ip, lr}
    c5ec:	stmdacs	r0, {r5, sp, lr}
    c5f0:	bichi	pc, sl, r0
    c5f4:	mvfeqe	f7, f3
    c5f8:			; <UNDEFINED> instruction: 0xf04f4601
    c5fc:	and	r0, r5, r0, lsl #24
    c600:			; <UNDEFINED> instruction: 0xf04f6809
    c604:	stmdbcs	r0, {r0, sl, fp}
    c608:			; <UNDEFINED> instruction: 0x81bef000
    c60c:	ldrsbcs	pc, [r4], #129	; 0x81	; <UNPREDICTABLE>
    c610:	bvs	14a6f60 <tcgetattr@plt+0x14a2e90>
    c614:	mvnsle	r4, r2, ror r5
    c618:	svceq	0x0000f1bc
    c61c:	eorvs	sp, r1, r0
    c620:	stmibmi	sl!, {r0, r3, r5, r6, r7, fp, lr}^
    c624:	stmdapl	ip!, {r1, r3, r4, r9, sl, fp, sp, lr}
    c628:	stmdapl	lr!, {r1, r2, r5, sp, lr}^
    c62c:	bcs	24700 <tcgetattr@plt+0x20630>
    c630:			; <UNDEFINED> instruction: 0x81b3f000
    c634:	strbmi	r4, [r1], -r6, ror #23
    c638:	stmiapl	sp!, {r3, r4, r5, r9, sl, lr}^
    c63c:			; <UNDEFINED> instruction: 0xf023602a
    c640:	movwcs	pc, #3913	; 0xf49	; <UNPREDICTABLE>
    c644:	eorvs	r6, r3, fp, lsr #32
    c648:	andcs	r6, r0, r3, lsr r0
    c64c:	blmi	ff5df1d8 <tcgetattr@plt+0xff5db108>
    c650:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c654:	blls	fe0666c4 <tcgetattr@plt+0xfe0625f4>
    c658:			; <UNDEFINED> instruction: 0xf040405a
    c65c:			; <UNDEFINED> instruction: 0xf50d81a1
    c660:	pop	{r0, r1, r8, sl, fp, ip, sp, lr}
    c664:	mrcmi	15, 6, r8, cr12, cr0, {7}
    c668:			; <UNDEFINED> instruction: 0xe769447e
    c66c:	blmi	ff55f1c4 <tcgetattr@plt+0xff55b0f4>
    c670:	stmiapl	ip!, {r1, r3, r5, r7, fp, ip, lr}^
    c674:	eorvs	r6, r3, r3, lsl r8
    c678:			; <UNDEFINED> instruction: 0xf0002b00
    c67c:	ldclmi	0, cr8, [r7, #600]	; 0x258
    c680:	strpl	pc, [r8, r2, asr #4]
    c684:	strtvs	pc, [r8], -r2, asr #4
    c688:			; <UNDEFINED> instruction: 0xf8d3447d
    c68c:	blcs	189d4 <tcgetattr@plt+0x14904>
    c690:	addhi	pc, r2, r0
    c694:	tsteq	ip, r8, lsl #2	; <UNPREDICTABLE>
    c698:	ldmdavs	fp, {r1, sp, lr, pc}
    c69c:	rsbsle	r2, fp, r0, lsl #22
    c6a0:	bvs	14a7010 <tcgetattr@plt+0x14a2f40>
    c6a4:	mvnsle	r4, sl, lsl #5
    c6a8:	andeq	lr, r6, r8, lsl #22
    c6ac:	cdp2	0, 3, cr15, cr0, cr8, {1}
    c6b0:	ldmdavs	fp, {r0, r1, r5, fp, sp, lr}
    c6b4:	blcs	24748 <tcgetattr@plt+0x20678>
    c6b8:			; <UNDEFINED> instruction: 0xf8d5d077
    c6bc:	strb	r8, [r4, r0]!
    c6c0:	subsne	pc, r0, #536870916	; 0x20000004
    c6c4:	movwpl	pc, #21768	; 0x5508	; <UNPREDICTABLE>
    c6c8:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    c6cc:	addsmi	r3, sl, #24, 6	; 0x60000000
    c6d0:	vhadd.s8	<illegal reg q14.5>, q1, q15
    c6d4:			; <UNDEFINED> instruction: 0xf858134c
    c6d8:	blcs	186ec <tcgetattr@plt+0x1461c>
    c6dc:	vand	<illegal reg q14.5>, q1, q11
    c6e0:			; <UNDEFINED> instruction: 0xf8186328
    c6e4:	stmdacs	r0, {r0, r1}
    c6e8:			; <UNDEFINED> instruction: 0xf8d8d1af
    c6ec:	vqadd.s8	d19, d2, d12
    c6f0:	movwcc	r4, #4696	; 0x1258
    c6f4:	andcc	pc, r2, r8, asr #16
    c6f8:	bmi	fec865a0 <tcgetattr@plt+0xfec824d0>
    c6fc:	stmiapl	sl!, {r0, r4, r5, r7, r8, r9, fp, lr}
    c700:	ldmdavs	r3, {r2, r3, r5, r6, r7, fp, ip, lr}
    c704:	eorvs	r6, r3, r7, lsr #16
    c708:	ldfmid	f3, [r5, #748]!	; 0x2ec
    c70c:	strtvs	pc, [r8], -r2, asr #4
    c710:			; <UNDEFINED> instruction: 0xf8d3447d
    c714:	ldrsblt	r3, [fp, #-0]
    c718:			; <UNDEFINED> instruction: 0xf1006828
    c71c:	and	r0, r1, ip, lsl #2
    c720:			; <UNDEFINED> instruction: 0xb12b681b
    c724:	addmi	r6, sl, #368640	; 0x5a000
    c728:	ldrtmi	sp, [r0], #-506	; 0xfffffe06
    c72c:			; <UNDEFINED> instruction: 0xffaaf026
    c730:	ldmdavs	fp, {r0, r1, r5, fp, sp, lr}
    c734:	blcs	247c8 <tcgetattr@plt+0x206f8>
    c738:	eorvs	sp, r7, fp, ror #3
    c73c:			; <UNDEFINED> instruction: 0xf508e785
    c740:	strtcc	r5, [r8], #-1048	; 0xfffffbe8
    c744:	tstvs	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
    c748:	streq	lr, [r3], -r8, lsl #22
    c74c:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c750:			; <UNDEFINED> instruction: 0x4621b15d
    c754:			; <UNDEFINED> instruction: 0xf7f74628
    c758:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    c75c:	svcge	0x0075f43f
    c760:			; <UNDEFINED> instruction: 0xf7f74628
    c764:	movwcs	lr, #2344	; 0x928
    c768:			; <UNDEFINED> instruction: 0xf6426033
    c76c:			; <UNDEFINED> instruction: 0xf8581328
    c770:	adcmi	r3, r3, #3
    c774:	strtmi	sp, [r0], -sl
    c778:			; <UNDEFINED> instruction: 0xf9f4f006
    c77c:	vpadd.i8	d20, d18, d9
    c780:	ldrbtmi	r6, [fp], #-528	; 0xfffffdf0
    c784:	andeq	pc, r2, r8, asr #16
    c788:	ldrdhi	pc, [r0], -r3
    c78c:	cmncs	r8, r0, asr #12
    c790:	blx	ffdca796 <tcgetattr@plt+0xffdc66c6>
    c794:	ldrb	r2, [r9, -r0]
    c798:	andcc	pc, r7, r8, asr r8	; <UNPREDICTABLE>
    c79c:	addle	r2, r3, r6, lsl #22
    c7a0:	ldmdavs	fp, {r0, r1, r5, fp, sp, lr}
    c7a4:	blcs	24838 <tcgetattr@plt+0x20768>
    c7a8:			; <UNDEFINED> instruction: 0xf04fd187
    c7ac:			; <UNDEFINED> instruction: 0xe74d30ff
    c7b0:	msrvs	CPSR_f, #536870916	; 0x20000004
    c7b4:	andcc	pc, r3, r8, lsl r8	; <UNPREDICTABLE>
    c7b8:			; <UNDEFINED> instruction: 0xf43f2b00
    c7bc:	vmax.f32	q13, q1, q3
    c7c0:			; <UNDEFINED> instruction: 0xf858134c
    c7c4:	blcs	187d8 <tcgetattr@plt+0x14708>
    c7c8:	svcge	0x003ff43f
    c7cc:	ldrpl	pc, [r8], #-1288	; 0xfffffaf8
    c7d0:	strtmi	r3, [r0], -r8, lsr #8
    c7d4:	b	ff1ca7b8 <tcgetattr@plt+0xff1c66e8>
    c7d8:	strmi	r4, [r2], -r1, lsr #12
    c7dc:			; <UNDEFINED> instruction: 0xf7ff4640
    c7e0:	blmi	fe08bcd4 <tcgetattr@plt+0xfe087c04>
    c7e4:			; <UNDEFINED> instruction: 0xf8d3447b
    c7e8:	ldrb	r8, [r8, -r0]!
    c7ec:	svclt	0x0018280b
    c7f0:	vadd.i8	d18, d0, d2
    c7f4:			; <UNDEFINED> instruction: 0xf1a08089
    c7f8:	bcs	74d050 <tcgetattr@plt+0x748f80>
    c7fc:	svcge	0x0025f63f
    c800:	vsubw.s8	q9, q1, d1
    c804:	sbcsmi	r0, r3, r8, lsl #6
    c808:			; <UNDEFINED> instruction: 0xf57f07db
    c80c:	vrecps.f32	d26, d6, d14
    c810:	vqdmlal.s<illegal width 8>	q11, d6, d3[5]
    c814:	b	13e55b4 <tcgetattr@plt+0x13e14e4>
    c818:	vst1.64	{d23-d24}, [pc :128], r0
    c81c:	blx	fe0e58a6 <tcgetattr@plt+0xfe0e17d6>
    c820:	strbmi	r2, [r9], -r0, lsl #6
    c824:	beq	fe907754 <tcgetattr@plt+0xfe903684>
    c828:	strhi	pc, [sl], #-2820	; 0xfffff4fc
    c82c:	strtpl	pc, [r5], #-1284	; 0xfffffafc
    c830:	strtmi	r3, [r0], -lr, lsl #8
    c834:	stmda	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c838:	suble	r2, r6, r0, lsl #16
    c83c:			; <UNDEFINED> instruction: 0xf6404620
    c840:			; <UNDEFINED> instruction: 0x464912ff
    c844:	bl	3ca828 <tcgetattr@plt+0x3c6758>
    c848:	msrvs	CPSR_, #1325400064	; 0x4f000000
    c84c:	stmdahi	sl, {r0, r1, r8, r9, fp, ip, sp, lr, pc}
    c850:	vpmin.s8	q10, <illegal reg q1.5>, <illegal reg q5.5>
    c854:	blmi	16d8d90 <tcgetattr@plt+0x16d4cc0>
    c858:			; <UNDEFINED> instruction: 0xf8082000
    c85c:	stmiapl	sl!, {r0}
    c860:	ldmdavs	r3, {r2, r3, r5, r6, r7, fp, ip, lr}
    c864:	orrlt	r6, r3, #35	; 0x23
    c868:	ldrdlt	pc, [r0, pc]
    c86c:	stmdaeq	r3, {r1, r3, r5, r7, r8, ip, sp, lr, pc}
    c870:	ldrbpl	pc, [ip, #-577]	; 0xfffffdbf	; <UNPREDICTABLE>
    c874:	strd	r4, [r5], -fp
    c878:	andsle	r2, sp, fp, lsl #30
    c87c:	ldmdavs	fp, {r0, r1, r5, fp, sp, lr}
    c880:	tstlt	r3, #35	; 0x23
    c884:	bcs	22df4 <tcgetattr@plt+0x1ed24>
    c888:			; <UNDEFINED> instruction: 0xf8d3d0f8
    c88c:			; <UNDEFINED> instruction: 0xf8db20d4
    c890:	bvs	1498898 <tcgetattr@plt+0x14947c8>
    c894:	bvs	14994cc <tcgetattr@plt+0x14953fc>
    c898:	mlale	pc, sl, r2, r4	; <UNPREDICTABLE>
    c89c:	svceq	0x0001f1b8
    c8a0:	stmdavs	r3!, {r1, r3, r5, r6, r7, fp, ip, lr, pc}
    c8a4:	rsbeq	pc, sl, #-2147483646	; 0x80000002
    c8a8:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    c8ac:	rscle	r2, r3, r0, lsl #22
    c8b0:			; <UNDEFINED> instruction: 0xf0282000
    c8b4:			; <UNDEFINED> instruction: 0xe7dfff5f
    c8b8:	mulcc	r0, r9, r8
    c8bc:	bicsle	r2, sp, pc, lsr fp
    c8c0:	mulcc	r1, r9, r8
    c8c4:	bicsle	r2, r9, r0, lsl #22
    c8c8:			; <UNDEFINED> instruction: 0xf037e6bf
    c8cc:			; <UNDEFINED> instruction: 0xf47f0302
    c8d0:	blmi	11f83c8 <tcgetattr@plt+0x11f42f8>
    c8d4:	strne	pc, [r8, #-1602]!	; 0xfffff9be
    c8d8:			; <UNDEFINED> instruction: 0xf8d3447b
    c8dc:			; <UNDEFINED> instruction: 0xf5088000
    c8e0:			; <UNDEFINED> instruction: 0xf8585418
    c8e4:	strtcc	r2, [r8], #-5
    c8e8:	movweq	lr, #19369	; 0x4ba9
    c8ec:			; <UNDEFINED> instruction: 0xf8481ad2
    c8f0:	addsmi	r2, r4, #5
    c8f4:	movwcs	sp, #819	; 0x333
    c8f8:			; <UNDEFINED> instruction: 0xe7237013
    c8fc:			; <UNDEFINED> instruction: 0x46494632
    c900:			; <UNDEFINED> instruction: 0xf0264650
    c904:	strb	pc, [r9, r9, lsr #31]	; <UNPREDICTABLE>
    c908:	msrvs	SPSR_sxc, #1610612740	; 0x60000004
    c90c:	msrvs	SPSR_sx, #1610612748	; 0x6000000c
    c910:	bvc	ff847254 <tcgetattr@plt+0xff843184>
    c914:	strtvs	pc, [r0], #-1103	; 0xfffffbb1
    c918:	movwcs	pc, #2947	; 0xb83	; <UNPREDICTABLE>
    c91c:	bl	ff29e248 <tcgetattr@plt+0xff29a178>
    c920:	blx	10f3b6 <tcgetattr@plt+0x10b2e6>
    c924:			; <UNDEFINED> instruction: 0xf504840a
    c928:	strcc	r5, [lr], #-1061	; 0xfffffbdb
    c92c:			; <UNDEFINED> instruction: 0xf7f64620
    c930:	stmdacs	r0, {r1, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    c934:	svccs	0x000bd0c9
    c938:			; <UNDEFINED> instruction: 0xf89bd180
    c93c:	blcs	fd8948 <tcgetattr@plt+0xfd4878>
    c940:			; <UNDEFINED> instruction: 0xf899d115
    c944:	bmi	798950 <tcgetattr@plt+0x794880>
    c948:	blmi	7baf7c <tcgetattr@plt+0x7b6eac>
    c94c:	beq	88a90 <tcgetattr@plt+0x849c0>
    c950:	stmiapl	ip!, {r1, r3, r5, r7, fp, ip, lr}^
    c954:	eorvs	r6, r3, r3, lsl r8
    c958:	orrle	r2, r5, r0, lsl #22
    c95c:	blne	4c6338 <tcgetattr@plt+0x4c2268>
    c960:	strtmi	r4, [r0], -r9, asr #12
    c964:	ldmda	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c968:	andcs	pc, r5, r8, asr r8	; <UNPREDICTABLE>
    c96c:			; <UNDEFINED> instruction: 0xf640e7c3
    c970:			; <UNDEFINED> instruction: 0x464912ff
    c974:			; <UNDEFINED> instruction: 0xf7f74620
    c978:			; <UNDEFINED> instruction: 0xf643ea76
    c97c:	tstcs	r0, sp, asr #6
    c980:			; <UNDEFINED> instruction: 0xf8084a0f
    c984:	strb	r1, [r0, r3]!
    c988:	ldrdlt	r6, [r2, -sl]!
    c98c:	eorvs	r6, r2, r2, asr r8
    c990:			; <UNDEFINED> instruction: 0xf47f2a00
    c994:	eorvs	sl, r0, r5, asr #28
    c998:			; <UNDEFINED> instruction: 0xf103e642
    c99c:	strb	r0, [r9], -ip, lsl #4
    c9a0:	stm	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c9a4:	andeq	r0, r5, ip, lsl #11
    c9a8:	andeq	ip, r4, r6, lsr #10
    c9ac:	andeq	r0, r0, r0, asr #6
    c9b0:	andeq	ip, r4, sl, lsl r5
    c9b4:	andeq	r7, r3, sl, ror #16
    c9b8:	muleq	r3, r6, r9
    c9bc:	ldrdeq	r0, [r5], -r6
    c9c0:	andeq	r0, r0, ip, ror r5
    c9c4:	andeq	r0, r0, r8, ror #6
    c9c8:	muleq	r0, r4, r5
    c9cc:	andeq	r0, r0, ip, ror #6
    c9d0:	andeq	r0, r0, r8, asr r3
    c9d4:	strdeq	ip, [r4], -r4
    c9d8:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
    c9dc:	andeq	r0, r5, r0, lsl r4
    c9e0:	andeq	r0, r5, r8, lsl #7
    c9e4:	andeq	r0, r5, r6, lsl r3
    c9e8:			; <UNDEFINED> instruction: 0x000502b4
    c9ec:	andeq	r0, r5, r4, lsr #4
    c9f0:	andeq	r0, r5, r0, asr #3
    c9f4:	svcmi	0x00f0e92d
    c9f8:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
    c9fc:			; <UNDEFINED> instruction: 0xf8df8b02
    ca00:			; <UNDEFINED> instruction: 0xf8df1c0c
    ca04:	ldrbtmi	r3, [r9], #-3084	; 0xfffff3f4
    ca08:	stmiapl	fp, {r0, r2, r4, r7, ip, sp, pc}^
    ca0c:	tstls	r3, #1769472	; 0x1b0000
    ca10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ca14:	blcc	fff4ad98 <tcgetattr@plt+0xfff46cc8>
    ca18:	movwls	r4, #25723	; 0x647b
    ca1c:	bcs	1e288 <tcgetattr@plt+0x1a1b8>
    ca20:	rschi	pc, r7, r0
    ca24:	teqne	r8, #69206016	; 0x4200000	; <UNPREDICTABLE>
    ca28:	stmiane	r4, {r0, r1, r7, r9, sl, lr}^
    ca2c:	ldrmi	r5, [r7], -r0, asr #17
    ca30:			; <UNDEFINED> instruction: 0xf8dfb1d0
    ca34:	stmiapl	fp, {r2, r5, r6, r7, r8, r9, fp, ip, sp}^
    ca38:	blcs	26aac <tcgetattr@plt+0x229dc>
    ca3c:	strbhi	pc, [r8, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    ca40:	teqne	ip, #69206016	; 0x4200000	; <UNPREDICTABLE>
    ca44:	ldrtmi	r2, [sl], -r0, lsl #8
    ca48:			; <UNDEFINED> instruction: 0xf84b4651
    ca4c:			; <UNDEFINED> instruction: 0xf02b4003
    ca50:	adcmi	pc, r0, #3, 26	; 0xc0
    ca54:	strthi	pc, [r2], -r0, asr #6
    ca58:	blcc	ff04addc <tcgetattr@plt+0xff046d0c>
    ca5c:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    ca60:	blcs	26ad4 <tcgetattr@plt+0x22a04>
    ca64:	ldrbhi	pc, [r2, #-0]	; <UNPREDICTABLE>
    ca68:	movtne	pc, #34370	; 0x8642	; <UNPREDICTABLE>
    ca6c:	blmi	fec4adf0 <tcgetattr@plt+0xfec46d20>
    ca70:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    ca74:	ldrdcc	lr, [r4, -fp]
    ca78:	stmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    ca7c:	rscvs	fp, r3, r0, lsl #2
    ca80:			; <UNDEFINED> instruction: 0xf0402a00
    ca84:			; <UNDEFINED> instruction: 0xf50b8266
    ca88:	ldmdavs	r1, {r0, r2, r5, r9, ip, lr}
    ca8c:	svclt	0x00042901
    ca90:	andsvs	r2, r1, r2, lsl #2
    ca94:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    ca98:			; <UNDEFINED> instruction: 0xf8df80a5
    ca9c:	ldrbtmi	r3, [fp], #-2952	; 0xfffff478
    caa0:	blcs	26c14 <tcgetattr@plt+0x22b44>
    caa4:	addshi	pc, lr, r0, asr #6
    caa8:	blcc	1f4ae2c <tcgetattr@plt+0x1f46d5c>
    caac:	ldrbtmi	r4, [fp], #-1628	; 0xfffff9a4
    cab0:			; <UNDEFINED> instruction: 0xf8df9307
    cab4:	ldrbtmi	r3, [fp], #-2936	; 0xfffff488
    cab8:	ldrbmi	r9, [r0], r8, lsl #6
    cabc:	msrvs	CPSR_s, #536870916	; 0x20000004
    cac0:	blne	8ab28 <tcgetattr@plt+0x86a58>
    cac4:	strmi	r5, [lr], -r2, ror #17
    cac8:	vmla.i8	d27, d2, d26
    cacc:	vqadd.s8	d21, d18, d7
    cad0:	stcpl	3, cr5, [r0], #-584	; 0xfffffdb8
    cad4:	vshl.s8	<illegal reg q10.5>, q8, q9
    cad8:	bvs	8220f0 <tcgetattr@plt+0x81e020>
    cadc:	strtmi	r5, [r5], #-2403	; 0xfffff69d
    cae0:			; <UNDEFINED> instruction: 0xf0402b00
    cae4:	stmdacs	r8, {r0, r1, r5, r6, r8, r9, pc}
    cae8:	msrhi	SPSR_f, #0
    caec:	addspl	pc, r2, r2, asr #4
    caf0:	mvnlt	r5, r0, lsr #24
    caf4:	stcleq	0, cr15, [r0], #-0
    caf8:	svclt	0x00182849
    cafc:	svceq	0x0000f1bc
    cb00:			; <UNDEFINED> instruction: 0x46c2d116
    cb04:	blhi	a4ae88 <tcgetattr@plt+0xa46db8>
    cb08:	blls	a4ae8c <tcgetattr@plt+0xa46dbc>
    cb0c:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    cb10:	andsls	pc, r4, sp, asr #17
    cb14:	blcs	1db720 <tcgetattr@plt+0x1d7650>
    cb18:	rschi	pc, lr, #536870912	; 0x20000000
    cb1c:			; <UNDEFINED> instruction: 0xf013e8df
    cb20:	strdeq	r0, [r8], #16	; <UNPREDICTABLE>
    cb24:	smlabteq	lr, fp, r0, r0
    cb28:	adceq	r0, lr, r2, asr #1
    cb2c:			; <UNDEFINED> instruction: 0x00790097
    cb30:	svclt	0x0018383c
    cb34:	bcs	14b40 <tcgetattr@plt+0x10a70>
    cb38:	strmi	fp, [r2], -ip, lsl #30
    cb3c:	bcs	15344 <tcgetattr@plt+0x11274>
    cb40:	ldmdbcs	pc!, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}^	; <UNPREDICTABLE>
    cb44:	ldmdbcs	pc, {r3, r4, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    cb48:			; <UNDEFINED> instruction: 0x0608dddb
    cb4c:	strbhi	pc, [r6, #256]	; 0x100	; <UNPREDICTABLE>
    cb50:	adcspl	pc, r4, #536870916	; 0x20000004
    cb54:	bcs	22de4 <tcgetattr@plt+0x1ed14>
    cb58:	vand	<illegal reg q14.5>, q9, <illegal reg q1.5>
    cb5c:	stmiapl	r2!, {r2, r4, r5, r6, r7, r9, ip, lr}
    cb60:	bcs	3138c <tcgetattr@plt+0x2d2bc>
    cb64:			; <UNDEFINED> instruction: 0xf8dfd1cd
    cb68:	stmibvs	r0!, {r4, r6, r7, r9, fp, sp}
    cb6c:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    cb70:	cdpne	0, 5, cr9, cr1, cr5, {0}
    cb74:	ble	ff11d59c <tcgetattr@plt+0xff1194cc>
    cb78:			; <UNDEFINED> instruction: 0xf5041a12
    cb7c:			; <UNDEFINED> instruction: 0xf8dd5018
    cb80:	bl	2b8bd8 <tcgetattr@plt+0x2b4b08>
    cb84:	strmi	r0, [r4], r2, lsl #2
    cb88:	stmdbeq	r7, {r1, r3, r8, r9, fp, sp, lr, pc}
    cb8c:			; <UNDEFINED> instruction: 0xf10c3014
    cb90:			; <UNDEFINED> instruction: 0x469e0c18
    cb94:	strmi	lr, [r8, #1]
    cb98:	strbmi	sp, [r1, #23]
    cb9c:	bl	fea5e510 <tcgetattr@plt+0xfea5a440>
    cba0:			; <UNDEFINED> instruction: 0xf10b0708
    cba4:			; <UNDEFINED> instruction: 0xf0000b01
    cba8:			; <UNDEFINED> instruction: 0xf81881e4
    cbac:	vaddcs.f64	d22, d15, d1
    cbb0:	mrccs	15, 0, fp, cr15, cr8, {0}
    cbb4:	ldrteq	sp, [r2], -r9, lsl #26
    cbb8:	cdpcs	5, 9, cr13, cr15, cr13, {7}
    cbbc:			; <UNDEFINED> instruction: 0xf8dcdc02
    cbc0:	ldmdblt	r2, {sp}
    cbc4:	bcs	26bd4 <tcgetattr@plt+0x22b04>
    cbc8:	bls	180f64 <tcgetattr@plt+0x17ce94>
    cbcc:	ldrbtmi	r9, [r3], -ip, lsl #6
    cbd0:	andeq	lr, r2, #175104	; 0x2ac00
    cbd4:	bcs	31404 <tcgetattr@plt+0x2d334>
    cbd8:	strbmi	fp, [r1], r8, asr #31
    cbdc:	bicshi	pc, r2, r0, lsl #6
    cbe0:	orrle	r2, lr, r0, lsl #30
    cbe4:	bcc	154af68 <tcgetattr@plt+0x1546e98>
    cbe8:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    cbec:			; <UNDEFINED> instruction: 0xf0002a00
    cbf0:			; <UNDEFINED> instruction: 0xf8df8448
    cbf4:			; <UNDEFINED> instruction: 0xf8df2a4c
    cbf8:	ldrbtmi	r3, [sl], #-2584	; 0xfffff5e8
    cbfc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cc00:	subsmi	r9, sl, r3, lsl fp
    cc04:	mvnhi	pc, #65	; 0x41
    cc08:	ldc	0, cr11, [sp], #84	; 0x54
    cc0c:	pop	{r1, r8, r9, fp, pc}
    cc10:	mcrcs	15, 3, r8, cr9, cr0, {7}
    cc14:	orrshi	pc, r0, #0
    cc18:			; <UNDEFINED> instruction: 0xf7fd201b
    cc1c:	subscs	pc, fp, fp, lsr #25
    cc20:	stc2	7, cr15, [r8], #1012	; 0x3f4
    cc24:			; <UNDEFINED> instruction: 0xf7fd2034
    cc28:	ldrtmi	pc, [r0], -r5, lsr #25	; <UNPREDICTABLE>
    cc2c:	stc2	7, cr15, [r2], #1012	; 0x3f4
    cc30:	bcc	44afb4 <tcgetattr@plt+0x446ee4>
    cc34:	addpl	pc, r4, #536870916	; 0x20000004
    cc38:	ldrbtmi	r2, [fp], #-261	; 0xfffffefb
    cc3c:	addspl	r6, r9, fp, lsl r8
    cc40:	sbcle	r3, pc, r1, lsl #30
    cc44:	bcc	4afc8 <tcgetattr@plt+0x46ef8>
    cc48:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    cc4c:	mrccs	7, 1, lr, cr4, cr5, {1}
    cc50:	movwcs	fp, #36612	; 0x8f04
    cc54:	rscsle	r6, r3, fp, lsr #32
    cc58:			; <UNDEFINED> instruction: 0xf7fd201b
    cc5c:	subscs	pc, fp, fp, lsl #25
    cc60:	stc2	7, cr15, [r8], {253}	; 0xfd
    cc64:			; <UNDEFINED> instruction: 0xf7fd4630
    cc68:			; <UNDEFINED> instruction: 0xf8dffc85
    cc6c:	vmla.i8	<illegal reg q9.5>, q9, q8
    cc70:	smlabbcs	r5, r4, r2, r5
    cc74:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    cc78:			; <UNDEFINED> instruction: 0xe7e15099
    cc7c:	svclt	0x00042e5b
    cc80:	eorvs	r2, fp, r7, lsl #6
    cc84:	ldrsbcs	sp, [fp], -ip
    cc88:	ldc2l	7, cr15, [r4], #-1012	; 0xfffffc0c
    cc8c:			; <UNDEFINED> instruction: 0xf7fd4630
    cc90:			; <UNDEFINED> instruction: 0xf8dffc71
    cc94:	vmul.i8	d19, d18, d28
    cc98:	smlabbcs	r5, r4, r2, r5
    cc9c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    cca0:	bfi	r5, r9, #1, #13
    cca4:	svclt	0x00042e1b
    cca8:	eorvs	r2, fp, r6, lsl #6
    ccac:	ldrtmi	sp, [r0], -r8, asr #1
    ccb0:	stc2l	7, cr15, [r0], #-1012	; 0xfffffc0c
    ccb4:	cdpcs	7, 1, cr14, cr11, cr4, {6}
    ccb8:	mrccs	0, 2, sp, cr12, cr4, {1}
    ccbc:	sbcshi	pc, r5, #0
    ccc0:	eorne	pc, r8, #69206016	; 0x4200000
    ccc4:	msrpl	CPSR_s, #4, 10	; 0x1000000
    ccc8:			; <UNDEFINED> instruction: 0x332758a1
    cccc:	bl	114cdc <tcgetattr@plt+0x110c0c>
    ccd0:	addsmi	r0, r9, #512	; 0x200
    ccd4:	eorle	r6, lr, #40	; 0x28
    ccd8:	adcpl	r1, r0, r8, asr #24
    ccdc:	andvc	r2, r8, fp, lsl r0
    cce0:	addsmi	r5, sl, #10616832	; 0xa20000
    cce4:	lfmne	f5, 3, [r3], {39}	; 0x27
    cce8:	andcc	pc, r0, ip, asr #17
    ccec:			; <UNDEFINED> instruction: 0xe7a77016
    ccf0:	adcle	r2, r5, r0, lsl #28
    ccf4:	svclt	0x00042e1b
    ccf8:	eorvs	r2, fp, r3, lsl #6
    ccfc:	vhadd.s8	d29, d18, d16
    cd00:	stmiapl	r3!, {r3, r7, r8, r9, ip, lr}^
    cd04:			; <UNDEFINED> instruction: 0xf0002b02
    cd08:	vhsub.s8	d24, d18, d20
    cd0c:			; <UNDEFINED> instruction: 0xf1b66218
    cd10:	stmiapl	r2!, {r2, r3, r4, r7, r8, r9}
    cd14:	movwcs	fp, #7960	; 0x1f18
    cd18:	svclt	0x00082a00
    cd1c:	blcs	15928 <tcgetattr@plt+0x11858>
    cd20:	adchi	pc, r3, #0
    cd24:	msrne	R8_fiq, r2
    cd28:	msrpl	CPSR_s, #4, 10	; 0x1000000
    cd2c:			; <UNDEFINED> instruction: 0x33275862
    cd30:			; <UNDEFINED> instruction: 0xf0c0429a
    cd34:	movwcs	r8, #945	; 0x3b1
    cd38:	str	r6, [r1, fp, lsr #32]
    cd3c:	vacge.f32	d2, d0, d25
    cd40:	cdpcs	2, 2, cr8, cr15, cr11, {3}
    cd44:	tsthi	r0, #0, 6	; <UNPREDICTABLE>
    cd48:			; <UNDEFINED> instruction: 0xf7ff4630
    cd4c:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    cd50:	svcge	0x0076f47f
    cd54:	ldrdmi	pc, [r0], -r8
    cd58:	msreq	CPSR_, #-2147483607	; 0x80000029
    cd5c:	eorseq	pc, ip, #-2147483607	; 0x80000029
    cd60:	svclt	0x00882a03
    cd64:	svclt	0x00942b0f
    cd68:	movwcs	r2, #769	; 0x301
    cd6c:	tsthi	r1, r1, asr #4	; <UNPREDICTABLE>
    cd70:	strpl	pc, [r4, #578]	; 0x242
    cd74:	strhpl	r4, [r3, #-99]!	; 0xffffff9d
    cd78:			; <UNDEFINED> instruction: 0xf8df4425
    cd7c:			; <UNDEFINED> instruction: 0xf50498d8
    cd80:			; <UNDEFINED> instruction: 0x31245118
    cd84:	stmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
    cd88:			; <UNDEFINED> instruction: 0xf1bbb143
    cd8c:	svclt	0x00180f7f
    cd90:	svceq	0x0020f1bb
    cd94:	orrhi	pc, r5, #0, 6
    cd98:	andvs	r2, fp, r0, lsl #6
    cd9c:	svceq	0x001ff1bb
    cda0:	eorhi	pc, r2, r1, asr #6
    cda4:	orreq	pc, r0, #-1073741782	; 0xc000002a
    cda8:	vpadd.i8	d2, d0, d15
    cdac:	vhsub.s8	q12, q1, q15
    cdb0:	stmiapl	r3!, {r3, r4, r8, r9, sp, lr}^
    cdb4:			; <UNDEFINED> instruction: 0xf0002b00
    cdb8:	vcge.s8	q12, q1, <illegal reg q15.5>
    cdbc:	stclpl	3, cr5, [r3], #608	; 0x260
    cdc0:	mvnseq	pc, #3
    cdc4:			; <UNDEFINED> instruction: 0xf0412b20
    cdc8:	bvs	8acfa0 <tcgetattr@plt+0x8a8ed0>
    cdcc:			; <UNDEFINED> instruction: 0xf0012a08
    cdd0:	stmdavs	fp, {r4, r5, r6, pc}
    cdd4:	vmla.i8	d27, d18, d11
    cdd8:	stmiapl	r3!, {r2, r4, r8, r9, sp, lr}^
    cddc:			; <UNDEFINED> instruction: 0xf0002b00
    cde0:	blcs	ad75c <tcgetattr@plt+0xa968c>
    cde4:	strbhi	pc, [r0, -r0]!	; <UNPREDICTABLE>
    cde8:	orrspl	pc, r8, r2, asr #4
    cdec:	orrspl	pc, r2, #536870916	; 0x20000004
    cdf0:	strbtpl	r5, [r1], #3169	; 0xc61
    cdf4:			; <UNDEFINED> instruction: 0xf0002a08
    cdf8:			; <UNDEFINED> instruction: 0xf8df825a
    cdfc:	ldrbtmi	r3, [fp], #-2140	; 0xfffff7a4
    ce00:	bvs	8e6e78 <tcgetattr@plt+0x8e2da8>
    ce04:			; <UNDEFINED> instruction: 0xf0002b08
    ce08:	vhsub.s8	q12, q1, <illegal reg q11.5>
    ce0c:	bl	121c5c <tcgetattr@plt+0x11db8c>
    ce10:	stclpl	12, cr0, [r3], #12
    ce14:	ldrmi	r2, [sl], -r9, asr #22
    ce18:	adcshi	pc, lr, #0
    ce1c:	svclt	0x00082a19
    ce20:	svceq	0x0080f1bb
    ce24:	tstcs	r1, ip, lsl #30
    ce28:			; <UNDEFINED> instruction: 0xf0402100
    ce2c:	vcgt.s8	q12, q9, q5
    ce30:	stmiane	r1!, {r2, r5, r8, r9, sp, lr}^
    ce34:	cdpcs	8, 0, cr5, cr0, cr6, {7}
    ce38:	movthi	pc, #16384	; 0x4000	; <UNPREDICTABLE>
    ce3c:	bleq	fe048f80 <tcgetattr@plt+0xfe044eb0>
    ce40:	blls	1d56ac <tcgetattr@plt+0x1d15dc>
    ce44:	ldmvs	fp, {r5, r7, r8, fp, sp, lr}^
    ce48:	addsmi	r3, r8, #1024	; 0x400
    ce4c:	vrhadd.s8	d29, d2, d9
    ce50:	stmiapl	r3!, {r2, r3, r5, r6, r7, r8, r9, ip, lr}^
    ce54:	svclt	0x00142b00
    ce58:			; <UNDEFINED> instruction: 0xf04f2301
    ce5c:	ldrmi	r3, [r8], #-1023	; 0xfffffc01
    ce60:	bvs	8e54e8 <tcgetattr@plt+0x8e1418>
    ce64:	andle	r2, fp, r8, lsl #22
    ce68:	svclt	0x00082b02
    ce6c:			; <UNDEFINED> instruction: 0xf0002a49
    ce70:			; <UNDEFINED> instruction: 0xf1bb86f3
    ce74:			; <UNDEFINED> instruction: 0xf0400f00
    ce78:			; <UNDEFINED> instruction: 0xf8c183b1
    ce7c:	ldrtmi	fp, [r3], r0
    ce80:	teqeq	ip, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    ce84:	svceq	0x001ff1bb
    ce88:			; <UNDEFINED> instruction: 0xf383fab3
    ce8c:	cmpne	r3, #323584	; 0x4f000
    ce90:	movwcs	fp, #4056	; 0xfd8
    ce94:			; <UNDEFINED> instruction: 0xf0402b00
    ce98:	vaba.s8	d24, d18, d23
    ce9c:	stmiapl	r3!, {r2, r4, r8, r9, sp, lr}^
    cea0:			; <UNDEFINED> instruction: 0xf0002b00
    cea4:	bvs	8ee6ec <tcgetattr@plt+0x8ea61c>
    cea8:			; <UNDEFINED> instruction: 0xf0002b08
    ceac:			; <UNDEFINED> instruction: 0xf1bb860c
    ceb0:	svclt	0x00080f80
    ceb4:			; <UNDEFINED> instruction: 0xf0402a00
    ceb8:	blcs	52dc78 <tcgetattr@plt+0x529ba8>
    cebc:	strhi	pc, [r9, -r0]
    cec0:	strpl	pc, [r4, #578]	; 0x242
    cec4:	bleq	49008 <tcgetattr@plt+0x44f38>
    cec8:	strtmi	r5, [r5], #-2403	; 0xfffff69d
    cecc:	blcs	1dbad8 <tcgetattr@plt+0x1d7a08>
    ced0:	svcge	0x0059f63f
    ced4:			; <UNDEFINED> instruction: 0xf852a202
    ced8:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    cedc:	svclt	0x00004710
    cee0:	andeq	r0, r0, fp, ror #10
    cee4:			; <UNDEFINED> instruction: 0xfffffd61
    cee8:	ldrdeq	r0, [r0], -fp
    ceec:	andeq	r0, r0, r9, asr r8
    cef0:	andeq	r0, r0, r3, asr r8
    cef4:	andeq	r0, r0, sp, asr #16
    cef8:	andeq	r0, r0, r7, ror #17
    cefc:	andeq	r0, r0, r1, ror #17
    cf00:	vcge.f32	q1, q0, <illegal reg q13.5>
    cf04:	cdpcs	2, 4, cr8, cr15, cr3, {5}
    cf08:	cmnhi	r7, r0, asr #6	; <UNPREDICTABLE>
    cf0c:	cmpeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    cf10:	vpadd.i8	d2, d0, d11
    cf14:	ldm	pc, {r0, r1, r3, r4, r7, r9, pc}^	; <UNPREDICTABLE>
    cf18:	rsbeq	pc, r4, #19
    cf1c:	addseq	r0, r9, #-1879048183	; 0x90000009
    cf20:	addseq	r0, r9, #-1879048183	; 0x90000009
    cf24:	addseq	r0, r9, #-1879048183	; 0x90000009
    cf28:	addseq	r0, r9, #-1879048183	; 0x90000009
    cf2c:	addseq	r0, r9, #-1879048183	; 0x90000009
    cf30:	addseq	r0, r9, #805306373	; 0x30000005
    cf34:	rsbseq	r0, lr, #-1342177272	; 0xb0000008
    cf38:	addseq	r0, r9, #268435463	; 0x10000007
    cf3c:	addseq	r0, r9, #-1879048183	; 0x90000009
    cf40:	addseq	r0, r9, #-1879048183	; 0x90000009
    cf44:	addseq	r0, r9, #-1879048183	; 0x90000009
    cf48:	addseq	r0, r9, #-1879048183	; 0x90000009
    cf4c:	addseq	r0, r9, #-1879048183	; 0x90000009
    cf50:			; <UNDEFINED> instruction: 0xf642018f
    cf54:	vst2.16	{d17-d20}, [pc], r4
    cf58:			; <UNDEFINED> instruction: 0xf85b717a
    cf5c:			; <UNDEFINED> instruction: 0xf10b3003
    cf60:	blx	4d2ca <tcgetattr@plt+0x491fa>
    cf64:			; <UNDEFINED> instruction: 0xf02ef103
    cf68:			; <UNDEFINED> instruction: 0xf8d4fff1
    cf6c:	stmiavs	r3!, {ip, sp, pc}^
    cf70:	movwls	lr, #50569	; 0xc589
    cf74:	bl	feaf3b90 <tcgetattr@plt+0xfeaefac0>
    cf78:	movwls	r0, #41731	; 0xa303
    cf7c:			; <UNDEFINED> instruction: 0xf77f2b00
    cf80:	smladxcs	r0, r1, lr, sl
    cf84:			; <UNDEFINED> instruction: 0xf50469e5
    cf88:			; <UNDEFINED> instruction: 0xf1085816
    cf8c:			; <UNDEFINED> instruction: 0x46200810
    cf90:	strtmi	r4, [r9], -r2, asr #12
    cf94:	stc2	7, cr15, [ip, #-1008]!	; 0xfffffc10
    cf98:	cdpeq	0, 1, cr15, cr8, cr15, {2}
    cf9c:	vseleq.f64	d15, d5, d14
    cfa0:	orrpl	pc, ip, #536870916	; 0x20000004
    cfa4:	bvs	8e3334 <tcgetattr@plt+0x8df264>
    cfa8:	streq	lr, [lr, #-2818]	; 0xfffff4fe
    cfac:	blcs	2317e0 <tcgetattr@plt+0x22d710>
    cfb0:	stmiavs	fp!, {r0, r2, r9, fp, ip, pc}
    cfb4:			; <UNDEFINED> instruction: 0xf0015c9a
    cfb8:			; <UNDEFINED> instruction: 0xf0028222
    cfbc:	bcs	fe00db44 <tcgetattr@plt+0xfe009a74>
    cfc0:	blls	3014d0 <tcgetattr@plt+0x2fd400>
    cfc4:	andne	pc, lr, r3, asr r8	; <UNPREDICTABLE>
    cfc8:	blcs	33be4 <tcgetattr@plt+0x2fb14>
    cfcc:			; <UNDEFINED> instruction: 0xf8dfdd21
    cfd0:	blcc	56a08 <tcgetattr@plt+0x52938>
    cfd4:			; <UNDEFINED> instruction: 0xf892447a
    cfd8:			; <UNDEFINED> instruction: 0xf801c000
    cfdc:			; <UNDEFINED> instruction: 0xf892c003
    cfe0:	stmdavs	r9!, {r0, lr, pc}^
    cfe4:	andgt	pc, r3, r1, lsl #16
    cfe8:	mulgt	r2, r2, r8
    cfec:			; <UNDEFINED> instruction: 0xf80168a9
    cff0:			; <UNDEFINED> instruction: 0xf892c003
    cff4:	stmiavs	r9!, {r0, r1, lr, pc}^
    cff8:	andgt	pc, r3, r1, lsl #16
    cffc:	mulgt	r4, r2, r8
    d000:			; <UNDEFINED> instruction: 0xf8016929
    d004:	ldmdbvc	r1, {r0, r1, lr, pc}^
    d008:	ldrbpl	r6, [r1], #2410	; 0x96a
    d00c:			; <UNDEFINED> instruction: 0xf8539b0b
    d010:			; <UNDEFINED> instruction: 0xf8df100e
    d014:	blls	14e94c <tcgetattr@plt+0x14a87c>
    d018:	stmdavc	r2, {r3, r4, r5, r6, sl, lr}
    d01c:	stmdavc	r1, {r1, r3, r6, r7, sl, ip, lr}^
    d020:	ldrbpl	r6, [r1], #2154	; 0x86a
    d024:	stmiavs	sl!, {r0, r7, fp, ip, sp, lr}
    d028:	stmiavc	r1, {r0, r4, r6, r7, sl, ip, lr}^
    d02c:	ldrbpl	r6, [r1], #2282	; 0x8ea
    d030:	stmdbvs	sl!, {r0, r8, fp, ip, sp, lr}
    d034:	stmdbls	r5, {r0, r4, r6, r7, sl, ip, lr}
    d038:	stmdbvc	r2, {r0, r1, r3, r5, r6, r8, fp, sp, lr}^
    d03c:	bvs	8e21ac <tcgetattr@plt+0x8de0dc>
    d040:	stmiavs	fp!, {r3, r8, r9, fp, sp}
    d044:	orrhi	pc, r7, r1
    d048:	vldmiapl	fp, {s18-s29}
    d04c:	ldrdle	r0, [r5], -sl
    d050:	svceq	0x00e0f013
    d054:	movwcs	fp, #7948	; 0x1f0c
    d058:	movwls	r2, #37632	; 0x9300
    d05c:			; <UNDEFINED> instruction: 0xf8539b0b
    d060:	blls	2510a0 <tcgetattr@plt+0x24cfd0>
    d064:	andeq	pc, r1, #3
    d068:	bcs	1e89c <tcgetattr@plt+0x1a7cc>
    d06c:			; <UNDEFINED> instruction: 0xf8dfd030
    d070:	cfstr32ls	mvfx3, [ip], {244}	; 0xf4
    d074:	stmdals	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d078:	strpl	r7, [sl, #-2074]	; 0xfffff7e6
    d07c:	stmdavs	sl!, {r0, r3, r4, r6, fp, ip, sp, lr}^
    d080:	ldmvc	r9, {r0, r4, r8, sl, ip, lr}
    d084:	ldrpl	r6, [r1, #-2218]	; 0xfffff756
    d088:	stmiavs	sl!, {r0, r3, r4, r6, r7, fp, ip, sp, lr}^
    d08c:	ldmdbvc	r9, {r0, r4, r8, sl, ip, lr}
    d090:	ldrpl	r6, [r1, #-2346]	; 0xfffff6d6
    d094:	stmdbvs	sl!, {r0, r3, r4, r6, r8, fp, ip, sp, lr}^
    d098:	ldmdavc	r9, {r0, r4, r8, sl, ip, lr}
    d09c:	andcs	pc, lr, r0, asr r8	; <UNPREDICTABLE>
    d0a0:	andne	pc, fp, r2, lsl #16
    d0a4:	stmdavs	sl!, {r0, r3, r4, r6, fp, ip, sp, lr}^
    d0a8:	andne	pc, fp, r2, lsl #16
    d0ac:	stmiavs	sl!, {r0, r3, r4, r7, fp, ip, sp, lr}
    d0b0:	andne	pc, fp, r2, lsl #16
    d0b4:	stmiavs	sl!, {r0, r3, r4, r6, r7, fp, ip, sp, lr}^
    d0b8:	andne	pc, fp, r2, lsl #16
    d0bc:	stmdbvs	sl!, {r0, r3, r4, r8, fp, ip, sp, lr}
    d0c0:	andne	pc, fp, r2, lsl #16
    d0c4:	stmdbvs	fp!, {r1, r3, r4, r6, r8, fp, ip, sp, lr}^
    d0c8:	andcs	pc, fp, r3, lsl #16
    d0cc:	andcc	pc, lr, r0, asr r8	; <UNPREDICTABLE>
    d0d0:	ldrbmi	r9, [r1], -r5, lsl #20
    d0d4:	bls	29333c <tcgetattr@plt+0x28f26c>
    d0d8:	mrrc	7, 15, pc, lr, cr6	; <UNPREDICTABLE>
    d0dc:			; <UNDEFINED> instruction: 0xf8df9906
    d0e0:	stmdavs	fp!, {r3, r7, r8, sl, sp}^
    d0e4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    d0e8:	andle	r4, r9, fp, lsl #5
    d0ec:	strmi	r9, [fp], #-2309	; 0xfffff6fb
    d0f0:	ldmdane	r9, {r1, r3, r8, fp, ip, pc}^
    d0f4:	muleq	r1, r8, r8
    d0f8:	bleq	8b10c <tcgetattr@plt+0x8703c>
    d0fc:	mvnsle	r4, fp, lsl #5
    d100:	ldmdavs	r1, {r0, r1, r3, r5, r7, fp, sp, lr}
    d104:	andle	r4, r9, fp, lsl #5
    d108:	strmi	r9, [fp], #-2309	; 0xfffff6fb
    d10c:	ldmdane	r9, {r1, r3, r8, fp, ip, pc}^
    d110:	muleq	r2, r8, r8
    d114:	bleq	8b128 <tcgetattr@plt+0x87058>
    d118:	mvnsle	r4, fp, lsl #5
    d11c:	ldmdavs	r1, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    d120:	andle	r4, r9, fp, lsl #5
    d124:	strmi	r9, [fp], #-2309	; 0xfffff6fb
    d128:	ldmdane	r9, {r1, r3, r8, fp, ip, pc}^
    d12c:	muleq	r3, r8, r8
    d130:	bleq	8b144 <tcgetattr@plt+0x87074>
    d134:	mvnsle	r4, fp, lsl #5
    d138:	ldmdavs	r1, {r0, r1, r3, r5, r8, fp, sp, lr}
    d13c:	andle	r4, r9, fp, lsl #5
    d140:	strmi	r9, [fp], #-2309	; 0xfffff6fb
    d144:	ldmdane	r9, {r1, r3, r8, fp, ip, pc}^
    d148:	muleq	r4, r8, r8
    d14c:	bleq	8b160 <tcgetattr@plt+0x87090>
    d150:	mvnsle	r4, fp, lsl #5
    d154:	ldmdavs	r2, {r0, r1, r3, r5, r6, r8, fp, sp, lr}
    d158:	mulle	r9, r3, r2
    d15c:	ldrmi	r9, [r3], #-2565	; 0xfffff5fb
    d160:	ldmne	sl, {r1, r3, r9, fp, ip, pc}
    d164:	mulne	r5, r8, r8
    d168:	blne	8b17c <tcgetattr@plt+0x870ac>
    d16c:			; <UNDEFINED> instruction: 0xd1f94293
    d170:	ldrbtlt	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    d174:			; <UNDEFINED> instruction: 0xf8dd4651
    d178:	ldrbtmi	r8, [fp], #40	; 0x28
    d17c:	ldrdmi	pc, [r0], -fp
    d180:			; <UNDEFINED> instruction: 0xf5044642
    d184:			; <UNDEFINED> instruction: 0xf1045316
    d188:	stmibvs	r5!, {r2, r3}^
    d18c:	strls	r3, [r1, #-784]	; 0xfffffcf0
    d190:	strls	r6, [r0], #-2468	; 0xfffff65c
    d194:	cdp2	0, 10, cr15, cr8, cr11, {1}
    d198:	ldrdmi	pc, [r0], -fp
    d19c:	strbmi	r6, [r3], #-2467	; 0xfffff65d
    d1a0:	svccs	0x000061a3
    d1a4:	cfldrsge	mvf15, [lr, #-252]	; 0xffffff04
    d1a8:	strbmi	r6, [r8], r0, lsr #20
    d1ac:	andle	r2, r5, r8, lsl #16
    d1b0:	orrpl	pc, r4, #536870916	; 0x20000004
    d1b4:	stmiane	r5!, {r1, r6, r7, r9, sl, lr}^
    d1b8:	strt	r5, [r3], #2275	; 0x8e3
    d1bc:	tstpl	r8, r4, lsl #10	; <UNPREDICTABLE>
    d1c0:			; <UNDEFINED> instruction: 0x31204630
    d1c4:	cdp2	0, 8, cr15, cr12, cr15, {1}
    d1c8:	strmi	r1, [r6], -r4, asr #24
    d1cc:			; <UNDEFINED> instruction: 0xf8dfd013
    d1d0:	cfldrsne	mvf3, [r0], #640	; 0x280
    d1d4:	addpl	pc, r4, #536870916	; 0x20000004
    d1d8:			; <UNDEFINED> instruction: 0xf108bf08
    d1dc:	ldrbtmi	r3, [fp], #-2815	; 0xfffff501
    d1e0:	strcc	fp, [r1, -r4, lsl #30]
    d1e4:	ldrbtvc	pc, [sp], pc, asr #12	; <UNPREDICTABLE>
    d1e8:	bl	127260 <tcgetattr@plt+0x123190>
    d1ec:	stmiapl	r3!, {r1, r8, sl}
    d1f0:	cfstrsge	mvf15, [r7], {127}	; 0x7f
    d1f4:	strbmi	lr, [r2], r6, lsl #9
    d1f8:	cfsh64cs	mvdx14, mvdx1, #18
    d1fc:			; <UNDEFINED> instruction: 0xf504d119
    d200:			; <UNDEFINED> instruction: 0xf6425318
    d204:	vrhadd.s8	d17, d2, d24
    d208:			; <UNDEFINED> instruction: 0x33285288
    d20c:	movwcs	r5, #24675	; 0x6063
    d210:	movwcs	r5, #8355	; 0x20a3
    d214:	ldr	r6, [r3, #-43]	; 0xffffffd5
    d218:	teqeq	sl, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    d21c:	vqdmulh.s<illegal width 8>	d2, d0, d1
    d220:	vhsub.s8	d24, d18, d12
    d224:	stmiapl	r3!, {r2, r5, r6, r9, ip, lr}
    d228:	svclt	0x00dc2b3f
    d22c:	adcpl	r3, r3, r1, lsl #6
    d230:	cfsh64cs	mvdx14, mvdx2, #6
    d234:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
    d238:	tstpl	r8, #4, 10	; 0x1000000	; <UNPREDICTABLE>
    d23c:	msrne	R8_fiq, r2
    d240:	addpl	pc, r8, #536870916	; 0x20000004
    d244:	rsbpl	r3, r3, r8, lsr #6
    d248:	adcpl	r2, r3, r5, lsl #6
    d24c:	eorvs	r2, fp, r2, lsl #6
    d250:			; <UNDEFINED> instruction: 0xf1a6e4f6
    d254:	blx	feccde70 <tcgetattr@plt+0xfecc9da0>
    d258:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    d25c:	svclt	0x00c82e1f
    d260:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    d264:			; <UNDEFINED> instruction: 0xf47f2b00
    d268:			; <UNDEFINED> instruction: 0xf7ffad50
    d26c:	stmdacs	r0, {r0, r3, r6, r8, fp, ip, sp, lr, pc}
    d270:	svccs	0x0001bf18
    d274:	stclge	7, cr15, [r4], #508	; 0x1fc
    d278:	ldrbtmi	r4, [fp], #-3070	; 0xfffff402
    d27c:	stmiavs	r3!, {r2, r3, r4, fp, sp, lr}^
    d280:			; <UNDEFINED> instruction: 0xf0402b00
    d284:	svccc	0x00018160
    d288:	stmdavs	fp, {r0, r1, r2, r4, sl, sp, lr, pc}
    d28c:	blcs	27b1c <tcgetattr@plt+0x23a4c>
    d290:	cfldrsge	mvf15, [r0, #508]!	; 0x1fc
    d294:	svceq	0x007ff1bb
    d298:	ldcge	7, cr15, [sp, #252]	; 0xfc
    d29c:	orrspl	pc, r7, r2, asr #4
    d2a0:			; <UNDEFINED> instruction: 0x5c612a08
    d2a4:	orrspl	pc, r2, #536870916	; 0x20000004
    d2a8:			; <UNDEFINED> instruction: 0xf47f54e1
    d2ac:	vadd.f32	d26, d18, d22
    d2b0:	stclpl	3, cr5, [r3], #584	; 0x248
    d2b4:			; <UNDEFINED> instruction: 0xf0002b30
    d2b8:	bmi	ffbedb48 <tcgetattr@plt+0xffbe9a78>
    d2bc:	orrspl	pc, r2, r2, asr #4
    d2c0:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    d2c4:	bl	12731c <tcgetattr@plt+0x12324c>
    d2c8:	bvs	8902d4 <tcgetattr@plt+0x88c204>
    d2cc:	bcs	222460 <tcgetattr@plt+0x21e390>
    d2d0:	sadd16mi	fp, sl, r8
    d2d4:	cfstrsge	mvf15, [r2, #508]!	; 0x1fc
    d2d8:			; <UNDEFINED> instruction: 0xf02f4658
    d2dc:	stmdacs	r0, {r0, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    d2e0:	andhi	pc, r6, #64	; 0x40
    d2e4:	ldrbtmi	r4, [fp], #-3045	; 0xfffff41b
    d2e8:	bvs	8e7360 <tcgetattr@plt+0x8e3290>
    d2ec:	svcvc	0x0040f5bb
    d2f0:	blcs	23d198 <tcgetattr@plt+0x2390c8>
    d2f4:	cfstrsge	mvf15, [r9, #508]	; 0x1fc
    d2f8:			; <UNDEFINED> instruction: 0xf02f4658
    d2fc:	stmdacs	r0, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    d300:	ldrbthi	pc, [r9], -r0, asr #32	; <UNPREDICTABLE>
    d304:	ldmdavs	ip, {r3, r8, r9, fp, ip, pc}
    d308:	orrspl	pc, r2, #536870916	; 0x20000004
    d30c:			; <UNDEFINED> instruction: 0x0c03eb04
    d310:	bcs	12646a0 <tcgetattr@plt+0x12605d0>
    d314:	bcs	4141c <tcgetattr@plt+0x3d34c>
    d318:	cmphi	r6, r0	; <UNPREDICTABLE>
    d31c:	svceq	0x0060f012
    d320:	msrvs	CPSR_s, #536870916	; 0x20000004
    d324:	bl	1236c4 <tcgetattr@plt+0x11f5f4>
    d328:	teqle	lr, r3, lsl #2
    d32c:			; <UNDEFINED> instruction: 0xf47f2e00
    d330:			; <UNDEFINED> instruction: 0xf8c1ad88
    d334:	str	fp, [r3], #0
    d338:	movwcs	r4, #3281	; 0xcd1
    d33c:	ldrbtmi	r6, [ip], #-43	; 0xffffffd5
    d340:			; <UNDEFINED> instruction: 0xf87cf7fd
    d344:	cdpvs	8, 13, cr6, cr10, cr3, {1}
    d348:			; <UNDEFINED> instruction: 0xf641b15a
    d34c:	ldmdbpl	r0, {r2, r3, r6, r8, sl}^
    d350:	blle	197358 <tcgetattr@plt+0x193288>
    d354:	mrc	7, 4, APSR_nzcv, cr8, cr6, {7}
    d358:			; <UNDEFINED> instruction: 0xf04f6823
    d35c:	mrcvs	1, 6, r3, cr10, cr15, {7}
    d360:	andcs	r5, r0, #1073741844	; 0x40000014
    d364:	strbt	r6, [fp], #-1754	; 0xfffff926
    d368:	msrpl	SPSR_s, #536870916	; 0x20000004
    d36c:	blcs	fe3700 <tcgetattr@plt+0xfdf630>
    d370:	stclge	6, cr15, [r6], #-252	; 0xffffff04
    d374:	streq	lr, [r3], #2820	; 0xb04
    d378:	msrmi	(UNDEF: 100), r2
    d37c:	rscseq	pc, pc, #-536870908	; 0xe0000004
    d380:	rscspl	pc, r5, #192, 4
    d384:	addsmi	r5, r3, #6488064	; 0x630000
    d388:	mrrcge	7, 3, pc, sl, cr15	; <UNPREDICTABLE>
    d38c:	andcs	r3, sl, #48, 28	; 0x300
    d390:	movwvs	pc, #15106	; 0x3b02	; <UNPREDICTABLE>
    d394:	ldrb	r5, [r3], #-99	; 0xffffff9d
    d398:	blcs	a7c2c <tcgetattr@plt+0xa3b5c>
    d39c:	adcshi	pc, lr, r0
    d3a0:	tstpl	r8, r4, lsl #10	; <UNPREDICTABLE>
    d3a4:	stmdavs	lr, {r2, r5, r8, ip, sp}
    d3a8:	cdpcs	2, 0, cr2, cr0, cr9, {2}
    d3ac:	cfstrdge	mvd15, [r8, #-252]!	; 0xffffff04
    d3b0:	vrshl.s8	q15, <illegal reg q3.5>, q1
    d3b4:	stmiapl	r2!, {r3, r4, r6, r8, r9, lr}^
    d3b8:	svclt	0x00bc2a00
    d3bc:	rscpl	r2, r2, r0, lsl #4
    d3c0:	msrmi	SPSR_, #536870916	; 0x20000004
    d3c4:	rsbpl	pc, r4, #536870916	; 0x20000004
    d3c8:	andspl	pc, r1, r4, lsl #10
    d3cc:	eorcc	r2, r4, r0, lsl #2
    d3d0:	rscpl	r5, r1, r1, lsr #1
    d3d4:	addvc	pc, r0, #1325400064	; 0x4f000000
    d3d8:	ldc	7, cr15, [r2, #-984]!	; 0xfffffc28
    d3dc:	eorvs	r2, fp, r4, lsl #6
    d3e0:			; <UNDEFINED> instruction: 0xf504e42e
    d3e4:			; <UNDEFINED> instruction: 0xf6425318
    d3e8:	vrhadd.s8	d17, d2, d24
    d3ec:			; <UNDEFINED> instruction: 0x33285288
    d3f0:	movwcs	r5, #4195	; 0x1063
    d3f4:	movwcs	r5, #8355	; 0x20a3
    d3f8:	strt	r6, [r1], #-43	; 0xffffffd5
    d3fc:	tstpl	r8, #4, 10	; 0x1000000	; <UNPREDICTABLE>
    d400:	msrne	R8_fiq, r2
    d404:	addpl	pc, r8, #536870916	; 0x20000004
    d408:	rsbpl	r3, r3, r8, lsr #6
    d40c:	adcpl	r2, r3, r3, lsl #6
    d410:	eorvs	r2, fp, r2, lsl #6
    d414:			; <UNDEFINED> instruction: 0xf504e414
    d418:			; <UNDEFINED> instruction: 0xf6425318
    d41c:	vrhadd.s8	d17, d2, d24
    d420:			; <UNDEFINED> instruction: 0x33285288
    d424:	movwcs	r5, #16483	; 0x4063
    d428:	movwcs	r5, #8355	; 0x20a3
    d42c:	str	r6, [r7], #-43	; 0xffffffd5
    d430:	tstpl	r8, #4, 10	; 0x1000000	; <UNPREDICTABLE>
    d434:	msrne	R8_fiq, r2
    d438:	addpl	pc, r8, #536870916	; 0x20000004
    d43c:	rsbpl	r3, r3, r8, lsr #6
    d440:	adcpl	r2, r3, r2, lsl #6
    d444:			; <UNDEFINED> instruction: 0xf7ff602b
    d448:			; <UNDEFINED> instruction: 0x2600bbfb
    d44c:			; <UNDEFINED> instruction: 0xf7fe4630
    d450:	stmdacs	r0, {r0, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    d454:	strbhi	pc, [r6, #64]	; 0x40	; <UNPREDICTABLE>
    d458:	eorlt	pc, r8, #14614528	; 0xdf0000
    d45c:	msreq	CPSR_, #-2147483607	; 0x80000029
    d460:	ldrbtmi	r2, [fp], #2831	; 0xb0f
    d464:	ldrdmi	pc, [r0], -fp
    d468:	strhi	pc, [lr, #576]!	; 0x240
    d46c:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    d470:	vqdmulh.s<illegal width 8>	q9, q0, q7
    d474:	vqrshl.s8	d24, d11, d18
    d478:	ldrtmi	r5, [r3], r4, lsl #11
    d47c:	strtmi	r5, [r5], #-352	; 0xfffffea0
    d480:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, sp, lr, pc}
    d484:	orrpl	pc, r4, #536870916	; 0x20000004
    d488:	blcs	1637dc <tcgetattr@plt+0x15f70c>
    d48c:	blge	fec8a690 <tcgetattr@plt+0xfec865c0>
    d490:			; <UNDEFINED> instruction: 0xffd4f7fc
    d494:	bllt	feb8b498 <tcgetattr@plt+0xfeb873c8>
    d498:	rsbpl	r1, r3, r3, asr ip
    d49c:			; <UNDEFINED> instruction: 0xf7ff7016
    d4a0:			; <UNDEFINED> instruction: 0xf1abbbcf
    d4a4:	blcs	7ce2ac <tcgetattr@plt+0x7ca1dc>
    d4a8:	adchi	pc, sp, r0, lsl #4
    d4ac:	tstvs	r8, #536870916	; 0x20000004	; <UNPREDICTABLE>
    d4b0:	blcs	23844 <tcgetattr@plt+0x1f774>
    d4b4:	cfldrdge	mvd15, [r0], #-508	; 0xfffffe04
    d4b8:	bvs	8a74ec <tcgetattr@plt+0x8a341c>
    d4bc:			; <UNDEFINED> instruction: 0xf43f2b00
    d4c0:	ldr	sl, [r7], #3210	; 0xc8a
    d4c4:			; <UNDEFINED> instruction: 0xf04f4632
    d4c8:			; <UNDEFINED> instruction: 0xf88c0b80
    d4cc:	strbt	r6, [r4], #0
    d4d0:			; <UNDEFINED> instruction: 0xf6424b6d
    d4d4:			; <UNDEFINED> instruction: 0xf85b123c
    d4d8:	stmiapl	fp, {r1, sp}^
    d4dc:	bl	feca7550 <tcgetattr@plt+0xfeca3480>
    d4e0:			; <UNDEFINED> instruction: 0xf6ff0f43
    d4e4:	stmdals	r6, {r0, r2, r3, r5, r7, r9, fp, sp, pc}
    d4e8:	blmi	1a15d84 <tcgetattr@plt+0x1a11cb4>
    d4ec:	stmiapl	r3, {r0, r3, r4, r6, r9, sl, lr}^
    d4f0:			; <UNDEFINED> instruction: 0xf7fb6818
    d4f4:	andls	pc, r5, r9, ror #30
    d4f8:	ldc	7, cr15, [r4], #-984	; 0xfffffc28
    d4fc:	strmi	r9, [r2], -r5, lsl #18
    d500:			; <UNDEFINED> instruction: 0xf02a6820
    d504:	stmdavs	r0!, {r0, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d508:	blt	fe6cb50c <tcgetattr@plt+0xfe6c743c>
    d50c:	teqne	r8, #69206016	; 0x4200000	; <UNPREDICTABLE>
    d510:	andeq	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    d514:			; <UNDEFINED> instruction: 0xffd0f02a
    d518:	blt	fe9cb51c <tcgetattr@plt+0xfe9c744c>
    d51c:	msrvs	CPSR_s, #536870916	; 0x20000004
    d520:	stmiapl	r3!, {r0, r5, r6, r7, fp, ip}^
    d524:			; <UNDEFINED> instruction: 0xf47f2b00
    d528:			; <UNDEFINED> instruction: 0xf1abaf3e
    d52c:			; <UNDEFINED> instruction: 0xf1ab0381
    d530:	bcs	3ce0b8 <tcgetattr@plt+0x3c9fe8>
    d534:	blcs	7bd35c <tcgetattr@plt+0x7b928c>
    d538:	svcge	0x0035f63f
    d53c:	bvs	fe707128 <tcgetattr@plt+0xfe703058>
    d540:			; <UNDEFINED> instruction: 0xf0002b00
    d544:	ldmdavs	r9, {r0, r1, r2, r3, r4, r5, r7, r8, r9, pc}^
    d548:	ldrdcs	pc, [r8, #129]	; 0x81
    d54c:	mvnsle	r2, r1, lsl #20
    d550:	blmi	13defe4 <tcgetattr@plt+0x13daf14>
    d554:			; <UNDEFINED> instruction: 0xf2419c06
    d558:	adcsmi	r0, sl, #268435456	; 0x10000000
    d55c:	subne	pc, r4, r2, asr #4
    d560:	svclt	0x00a858e3
    d564:	bcc	5ee54 <tcgetattr@plt+0x5ad84>
    d568:	andcs	pc, r0, fp, asr #16
    d56c:	stmdbmi	r9, {r0, r3, r4, sp, lr}^
    d570:	ldrbtmi	r4, [r9], #-2855	; 0xfffff4d9
    d574:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
    d578:	subsmi	r9, r9, r3, lsl fp
    d57c:	ldrhi	pc, [r0, -r0, asr #32]!
    d580:	addpl	pc, sl, fp, lsl #10
    d584:	andcc	r4, r4, r1, asr r6
    d588:	ldc	0, cr11, [sp], #84	; 0x54
    d58c:	pop	{r1, r8, r9, fp, pc}
    d590:			; <UNDEFINED> instruction: 0xf7f64ff0
    d594:	bcc	67bd98 <tcgetattr@plt+0x677cc8>
    d598:	msreq	SPSR_, #11
    d59c:	ldrbteq	pc, [pc], -fp	; <UNPREDICTABLE>
    d5a0:	andcs	fp, r1, #24, 30	; 0x60
    d5a4:	svclt	0x00182b00
    d5a8:	bcs	15db0 <tcgetattr@plt+0x11ce0>
    d5ac:	addhi	pc, sl, #0
    d5b0:	vpadd.i8	d20, d2, d25
    d5b4:	ldrbtmi	r5, [fp], #-644	; 0xfffffd7c
    d5b8:	stmiane	r5!, {r2, r3, r4, fp, sp, lr}
    d5bc:			; <UNDEFINED> instruction: 0xf7ff58a3
    d5c0:	bcs	3c06c <tcgetattr@plt+0x37f9c>
    d5c4:	rsbshi	pc, r0, #64	; 0x40
    d5c8:	msrvs	CPSR_s, #536870916	; 0x20000004
    d5cc:	stmiapl	r6!, {r0, r5, r6, r7, fp, ip}^
    d5d0:	mcrcs	6, 0, r4, cr0, cr2, {1}
    d5d4:	cfstrdge	mvd15, [r1], #-252	; 0xffffff04
    d5d8:	ldrt	r2, [r2], #-512	; 0xfffffe00
    d5dc:	tstvs	r4, #536870916	; 0x20000004	; <UNPREDICTABLE>
    d5e0:	cmplt	r3, r3, ror #17
    d5e4:	tsteq	r8, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    d5e8:	stmdble	r6, {r0, r8, r9, fp, sp}
    d5ec:	svceq	0x0060f01b
    d5f0:	cmneq	pc, #11	; <UNPREDICTABLE>
    d5f4:	ldrhi	pc, [r1], #-0
    d5f8:			; <UNDEFINED> instruction: 0xf1bb469b
    d5fc:			; <UNDEFINED> instruction: 0xf47f0f7f
    d600:			; <UNDEFINED> instruction: 0xf7ffac3c
    d604:	bvs	8bc280 <tcgetattr@plt+0x8b81b0>
    d608:	bllt	ffd4b60c <tcgetattr@plt+0xffd4753c>
    d60c:	andeq	ip, r4, lr, lsr r0
    d610:	andeq	r0, r0, r0, asr #6
    d614:	andeq	ip, r4, ip, lsr #32
    d618:	andeq	r0, r0, r0, lsl r3
    d61c:	andeq	r0, r0, r8, lsr r3
    d620:	andeq	r0, r5, r0, lsr #32
    d624:	strdeq	pc, [r4], -sl
    d628:	andeq	pc, r4, sl, ror #31
    d62c:	andeq	pc, r4, r2, ror #31
    d630:	andeq	pc, r4, ip, lsl #31
    d634:	andeq	pc, r4, sl, lsl #31
    d638:	andeq	pc, r4, ip, lsr #30
    d63c:			; <UNDEFINED> instruction: 0x0004feb0
    d640:	andeq	fp, r4, sl, asr #28
    d644:	andeq	pc, r4, lr, asr lr	; <UNPREDICTABLE>
    d648:	andeq	pc, r4, r0, asr lr	; <UNPREDICTABLE>
    d64c:	andeq	pc, r4, r4, lsr #28
    d650:	strdeq	pc, [r4], -ip
    d654:	andeq	pc, r4, r4, lsl sp	; <UNPREDICTABLE>
    d658:	muleq	r4, sl, ip
    d65c:	andeq	ip, r4, r0, rrx
    d660:	andeq	ip, r4, ip, lsl r0
    d664:	andeq	fp, r4, r0, asr #31
    d668:	andeq	r0, r0, r4, lsr r4
    d66c:	andeq	pc, r4, lr, lsl r9	; <UNPREDICTABLE>
    d670:			; <UNDEFINED> instruction: 0x0004f8ba
    d674:	andeq	pc, r4, lr, lsl r8	; <UNPREDICTABLE>
    d678:	ldrdeq	pc, [r4], -r6
    d67c:			; <UNDEFINED> instruction: 0x0004f7b2
    d680:	andeq	pc, r4, sl, asr r7	; <UNPREDICTABLE>
    d684:	andeq	pc, r4, r6, lsr r6	; <UNPREDICTABLE>
    d688:	strdeq	r0, [r0], -ip
    d68c:	andeq	r0, r0, r4, asr #10
    d690:	andeq	r0, r0, r8, ror #6
    d694:	ldrdeq	fp, [r4], -r2
    d698:	andeq	pc, r4, r2, ror #9
    d69c:	bl	fe8cb67c <tcgetattr@plt+0xfe8c75ac>
    d6a0:	ldclne	8, cr15, [r4], {223}	; 0xdf
    d6a4:			; <UNDEFINED> instruction: 0xf6429d06
    d6a8:			; <UNDEFINED> instruction: 0xf8df1638
    d6ac:			; <UNDEFINED> instruction: 0xf10b2cd0
    d6b0:	stmdapl	sp!, {r2, r3, r8, r9}^
    d6b4:			; <UNDEFINED> instruction: 0xf8df447a
    d6b8:			; <UNDEFINED> instruction: 0xf8d51cc8
    d6bc:	ldrbtmi	r8, [r9], #-0
    d6c0:	eorvs	r6, fp, r0, lsl #16
    d6c4:	blx	fe04977c <tcgetattr@plt+0xfe0456ac>
    d6c8:	andeq	pc, r6, fp, asr r8	; <UNPREDICTABLE>
    d6cc:	andhi	pc, r0, r5, asr #17
    d6d0:	cdp2	0, 7, cr15, cr2, cr10, {1}
    d6d4:	andmi	pc, r6, fp, asr #16
    d6d8:	ldmiblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d6dc:	vldrle.16	s4, [lr, #-318]	; 0xfffffec2	; <UNPREDICTABLE>
    d6e0:	andsvs	pc, r4, #536870916	; 0x20000004
    d6e4:	bcs	23974 <tcgetattr@plt+0x1f8a4>
    d6e8:	bge	30a8ec <tcgetattr@plt+0x30681c>
    d6ec:	blt	c4b6f0 <tcgetattr@plt+0xc47620>
    d6f0:	ldrdmi	pc, [r0], -r9
    d6f4:	msrvs	CPSR_s, #536870916	; 0x20000004
    d6f8:	strdpl	r2, [r2], #47	; 0x2f	; <UNPREDICTABLE>
    d6fc:	strdcs	lr, [r0, -r5]
    d700:			; <UNDEFINED> instruction: 0xf88da811
    d704:			; <UNDEFINED> instruction: 0xf8adb044
    d708:			; <UNDEFINED> instruction: 0xf88d3046
    d70c:			; <UNDEFINED> instruction: 0xf030104a
    d710:	stmvc	r3, {r0, r3, r6, r9, fp, ip, sp, lr, pc}
    d714:	mullt	r0, r0, r8
    d718:	blcs	10804c <tcgetattr@plt+0x103f7c>
    d71c:	vrshl.s8	q15, <illegal reg q6.5>, q9
    d720:	stmiapl	r2!, {r3, r4, r9, sp, lr}
    d724:			; <UNDEFINED> instruction: 0xf47f2a00
    d728:	ldrb	sl, [r9, ip, ror #19]
    d72c:			; <UNDEFINED> instruction: 0xf7ff2600
    d730:	strcs	fp, [r0], -sl, lsr #21
    d734:	blt	fef0b738 <tcgetattr@plt+0xfef07668>
    d738:	ldrtmi	r2, [r0], -r0, lsl #12
    d73c:	stc2l	7, cr15, [r6, #1016]!	; 0x3f8
    d740:			; <UNDEFINED> instruction: 0xf47f2800
    d744:	blls	178140 <tcgetattr@plt+0x174070>
    d748:	sqteqdp	f7, f6
    d74c:	svceq	0x003ef1be
    d750:			; <UNDEFINED> instruction: 0xf63f681c
    d754:	vqdmulh.s<illegal width 8>	d26, d2, d1
    d758:	vadd.i8	<illegal reg q10.5>, q1, q10
    d75c:			; <UNDEFINED> instruction: 0xf8544360
    d760:	vhadd.s8	d17, d2, d8
    d764:	vrshl.s8	q10, q10, q1
    d768:	stmiapl	r3!, {r3, r5, r6, r9, lr}^
    d76c:	stmdbpl	r5!, {r0, r1, r2, r3, r4, r5, r8, fp, sp}^
    d770:	svclt	0x00d858a2
    d774:	bl	119b80 <tcgetattr@plt+0x115ab0>
    d778:	svclt	0x00d80c08
    d77c:	andne	pc, r8, r4, asr #16
    d780:	stmdbcs	r0, {r2, r5, r8, sl, fp, ip, lr, pc}^
    d784:	blcs	fc1814 <tcgetattr@plt+0xfbd744>
    d788:	cmpeq	r0, pc, asr #32	; <UNPREDICTABLE>
    d78c:	andne	pc, r0, ip, asr #17
    d790:	strbhi	pc, [sl], #0	; <UNPREDICTABLE>
    d794:	eorle	r2, r2, pc, lsr fp
    d798:			; <UNDEFINED> instruction: 0xf0002b00
    d79c:			; <UNDEFINED> instruction: 0xf8df84d5
    d7a0:	vqdmulh.s<illegal width 8>	<illegal reg q9.5>, q9, q10
    d7a4:	ldrbtmi	r5, [fp], #-644	; 0xfffffd7c
    d7a8:	ldmpl	r9, {r0, r1, r3, r4, fp, sp, lr}
    d7ac:			; <UNDEFINED> instruction: 0xf43f2905
    d7b0:	tstcs	r0, r7, asr #20
    d7b4:			; <UNDEFINED> instruction: 0xf7ff5099
    d7b8:	strcs	fp, [r0], -r3, asr #20
    d7bc:	blt	fe04b7c0 <tcgetattr@plt+0xfe0476f0>
    d7c0:			; <UNDEFINED> instruction: 0xf7ff2600
    d7c4:	strcs	fp, [r0], -r9, lsr #20
    d7c8:	blt	11cb7cc <tcgetattr@plt+0x11c76fc>
    d7cc:			; <UNDEFINED> instruction: 0xf0002b3e
    d7d0:	blcs	feea84 <tcgetattr@plt+0xfea9b4>
    d7d4:			; <UNDEFINED> instruction: 0xf8dcd1e0
    d7d8:	blcs	197e0 <tcgetattr@plt+0x15710>
    d7dc:			; <UNDEFINED> instruction: 0xf1b6dddf
    d7e0:			; <UNDEFINED> instruction: 0xf0260268
    d7e4:	svclt	0x00180304
    d7e8:	blcs	1a15ff4 <tcgetattr@plt+0x1a11f24>
    d7ec:	bicsle	r9, r6, r5, lsl #4
    d7f0:	vceq.f32	q9, q0, q12
    d7f4:			; <UNDEFINED> instruction: 0xf04f33ee
    d7f8:	stmib	sp, {r8, fp}^
    d7fc:	svclt	0x0018a70e
    d800:	movwls	r2, #41728	; 0xa300
    d804:	orrcs	fp, r4, #12, 30	; 0x30
    d808:	mcr	3, 0, r2, cr8, cr0, {2}
    d80c:			; <UNDEFINED> instruction: 0xf8df3a10
    d810:	svclt	0x000c3b78
    d814:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d818:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d81c:	movwls	r4, #46203	; 0xb47b
    d820:	blcc	1a4bba4 <tcgetattr@plt+0x1a47ad4>
    d824:	andcs	fp, r9, #12, 30	; 0x30
    d828:	andls	r2, r9, #0, 4
    d82c:	movwls	r4, #50299	; 0xc47b
    d830:	blcc	174bbb4 <tcgetattr@plt+0x1747ae4>
    d834:	movwls	r4, #54395	; 0xd47b
    d838:	strbmi	r4, [r4], -r3, lsr #12
    d83c:	ldrmi	r4, [sp], -r8, lsr #13
    d840:	svceq	0x002ff1b8
    d844:	rscshi	pc, r3, #0, 6
    d848:	svceq	0x0000f1b8
    d84c:			; <UNDEFINED> instruction: 0xf108dd67
    d850:	blcs	b9a854 <tcgetattr@plt+0xb96784>
    d854:	ldm	pc, {r0, r1, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    d858:	tsteq	lr, r3, lsl r0	; <UNPREDICTABLE>
    d85c:	strdeq	r0, [r6], #10	; <UNPREDICTABLE>
    d860:	adceq	r0, fp, r2, rrx
    d864:	umullseq	r0, r0, r4, r0	; <UNPREDICTABLE>
    d868:	addeq	r0, r6, r2, rrx
    d86c:	rsbeq	r0, r2, r2, rrx
    d870:	rsbeq	r0, r2, r2, rrx
    d874:	rsbeq	r0, r2, r2, rrx
    d878:	rsbeq	r0, r2, r2, rrx
    d87c:	rsbeq	r0, r2, r2, rrx
    d880:	rsbeq	r0, r2, r2, rrx
    d884:	rsbeq	r0, r2, r2, rrx
    d888:	rsbseq	r0, r5, r2, rrx
    d88c:	rsbeq	r0, r2, r2, rrx
    d890:	rsbeq	r0, r2, r2, rrx
    d894:	rsbeq	r0, r2, r2, rrx
    d898:	rsbeq	r0, r2, r2, rrx
    d89c:	rsbeq	r0, r2, r2, rrx
    d8a0:	rsbeq	r0, r2, r2, rrx
    d8a4:	rsbeq	r0, r2, r2, rrx
    d8a8:	rsbeq	r0, r2, r2, rrx
    d8ac:	rsbeq	r0, r2, r2, rrx
    d8b0:	rsbeq	r0, r2, r2, rrx
    d8b4:	eorseq	r0, r4, r2, rrx
    d8b8:	tstmi	r7, #168, 4	; 0x8000000a	; <UNPREDICTABLE>
    d8bc:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
    d8c0:	blls	301d7c <tcgetattr@plt+0x2fdcac>
    d8c4:	cmplt	r3, #1490944	; 0x16c000
    d8c8:	vceq.f32	q9, <illegal reg q3.5>, q12
    d8cc:	stmiapl	fp!, {r3, r7, r8, r9, lr}^
    d8d0:	ldrhi	pc, [r3, #0]!
    d8d4:	vrhadd.s8	<illegal reg q13.5>, <illegal reg q3.5>, <illegal reg q9.5>
    d8d8:	stmiane	r8!, {r2, r5, r7, r8, r9, lr}^
    d8dc:	smlattlt	fp, fp, r8, r5
    d8e0:	mrc2	7, 4, pc, cr10, cr12, {7}
    d8e4:	bcc	feb4bc68 <tcgetattr@plt+0xfeb47b98>
    d8e8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    d8ec:			; <UNDEFINED> instruction: 0xf9b0f007
    d8f0:			; <UNDEFINED> instruction: 0xf1b89b0d
    d8f4:	ldmdavs	r8, {r0, r1, r2, r3, r5, r8, r9, sl, fp}
    d8f8:	blls	181d14 <tcgetattr@plt+0x17dc44>
    d8fc:	vand	d27, d2, d11
    d900:	andcs	r5, r0, #184, 6	; 0xe0000002
    d904:	andcc	r5, ip, r2, asr #1
    d908:			; <UNDEFINED> instruction: 0xf02c2100
    d90c:	blls	34bd90 <tcgetattr@plt+0x347cc0>
    d910:			; <UNDEFINED> instruction: 0xf103681b
    d914:	ldmib	r3, {r2, r3}^
    d918:			; <UNDEFINED> instruction: 0xf02b1206
    d91c:			; <UNDEFINED> instruction: 0xf8dff80b
    d920:	vpmin.s8	<illegal reg q9.5>, q1, q12
    d924:			; <UNDEFINED> instruction: 0xf1095264
    d928:	ldrbtmi	r0, [fp], #-2305	; 0xfffff6ff
    d92c:	stmiapl	fp!, {r0, r2, r3, r4, fp, sp, lr}
    d930:	vshl.s64	d4, d9, #0
    d934:			; <UNDEFINED> instruction: 0xf6098557
    d938:	bl	1525a0 <tcgetattr@plt+0x14e4d0>
    d93c:			; <UNDEFINED> instruction: 0xf8d30383
    d940:	ldrb	r8, [sp, -r4]!
    d944:	vmulcs.f32	s19, s16, s10
    d948:	movwvs	pc, #16962	; 0x4242	; <UNPREDICTABLE>
    d94c:	andeq	pc, ip, r5, lsl #2
    d950:			; <UNDEFINED> instruction: 0xf04fbf18
    d954:	strdpl	r3, [sl], #31	; <UNPREDICTABLE>
    d958:	vmax.f32	d27, d2, d4
    d95c:	stmiapl	r9!, {r3, r8, r9, sp, lr}^
    d960:			; <UNDEFINED> instruction: 0xf840f02c
    d964:	bls	2878d8 <tcgetattr@plt+0x283808>
    d968:	cmpcc	r0, #72351744	; 0x4500000	; <UNPREDICTABLE>
    d96c:	andeq	pc, ip, r5, lsl #2
    d970:	rscpl	r4, sl, r1, lsl r6
    d974:			; <UNDEFINED> instruction: 0xf8b8f02c
    d978:	vaba.s8	q15, q9, <illegal reg q0.5>
    d97c:	rscpl	r5, ip, ip, ror #7
    d980:	cdpcs	7, 6, cr14, cr8, cr13, {6}
    d984:	mvnspl	pc, #536870916	; 0x20000004
    d988:			; <UNDEFINED> instruction: 0xf10550ec
    d98c:	svclt	0x0003000c
    d990:	mvnpl	pc, #536870916	; 0x20000004
    d994:	stmiapl	fp!, {r9, sp}^
    d998:			; <UNDEFINED> instruction: 0xf04f2300
    d99c:	svclt	0x00140100
    d9a0:	movwcc	lr, #27077	; 0x69c5
    d9a4:	movwcs	lr, #27077	; 0x69c5
    d9a8:			; <UNDEFINED> instruction: 0xf02a69ea
    d9ac:	ldr	pc, [r6, r3, asr #31]!
    d9b0:	blpl	64adcc <tcgetattr@plt+0x646cfc>
    d9b4:	ldrdcc	pc, [r0], -fp
    d9b8:			; <UNDEFINED> instruction: 0xf00042a3
    d9bc:			; <UNDEFINED> instruction: 0xf8d58517
    d9c0:			; <UNDEFINED> instruction: 0xf1baa00c
    d9c4:			; <UNDEFINED> instruction: 0xf0000f00
    d9c8:			; <UNDEFINED> instruction: 0xf8df8511
    d9cc:			; <UNDEFINED> instruction: 0xf50509d0
    d9d0:	blls	1a3668 <tcgetattr@plt+0x19f598>
    d9d4:	vaba.s8	d19, d1, d16
    d9d8:	ldmdapl	sp, {r4, r6, fp, ip, lr}
    d9dc:			; <UNDEFINED> instruction: 0xf8dae005
    d9e0:			; <UNDEFINED> instruction: 0xf1baa028
    d9e4:			; <UNDEFINED> instruction: 0xf0000f00
    d9e8:			; <UNDEFINED> instruction: 0xf8da8501
    d9ec:			; <UNDEFINED> instruction: 0xf8d33004
    d9f0:	ldrdvs	r2, [fp], -r4	; <UNPREDICTABLE>
    d9f4:			; <UNDEFINED> instruction: 0xd1f24592
    d9f8:			; <UNDEFINED> instruction: 0xf0234620
    d9fc:	mcrcs	13, 3, pc, cr8, cr11, {0}	; <UNPREDICTABLE>
    da00:			; <UNDEFINED> instruction: 0xf8dbd0ed
    da04:	blcs	19a0c <tcgetattr@plt+0x1593c>
    da08:	stmdavs	fp!, {r0, r3, r5, r6, r7, ip, lr, pc}
    da0c:	andcs	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    da10:	mvnle	r2, r0, lsl #20
    da14:	addmi	pc, r8, #268435460	; 0x10000004
    da18:	stmdacs	r0, {r3, r4, r7, fp, ip, lr}
    da1c:	strhi	pc, [r5, #-0]
    da20:	ldc2	0, cr15, [r2], #-140	; 0xffffff74
    da24:			; <UNDEFINED> instruction: 0xf8dfe7db
    da28:			; <UNDEFINED> instruction: 0xf7fd5978
    da2c:	movwcs	pc, #3791	; 0xecf	; <UNPREDICTABLE>
    da30:	bne	449298 <tcgetattr@plt+0x4451c8>
    da34:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
    da38:	stmib	r0, {r1, r6, r8, fp, sp, lr}^
    da3c:			; <UNDEFINED> instruction: 0xf7fe3306
    da40:	stmdavs	fp!, {r0, r1, r2, r3, r4, r9, fp, ip, sp, lr, pc}
    da44:	movwcs	lr, #18899	; 0x49d3
    da48:	rsbvs	r6, fp, sl, ror #1
    da4c:	cdpcs	7, 6, cr14, cr8, cr7, {3}
    da50:	svcge	0x0065f47f
    da54:	blcs	28308 <tcgetattr@plt+0x24238>
    da58:	svcge	0x0061f47f
    da5c:	orrspl	pc, r8, r2, asr #4
    da60:	addspl	pc, r7, #536870916	; 0x20000004
    da64:	adcspl	pc, r0, r2, asr #4
    da68:	strtpl	r5, [fp], #1131	; 0x46b
    da6c:			; <UNDEFINED> instruction: 0x51acf242
    da70:	vhadd.s8	d21, d2, d27
    da74:	vhsub.s8	d21, d18, d24
    da78:	rsbpl	r5, fp, r4, lsr #1
    da7c:	vhadd.s8	d21, d18, d27
    da80:	mlapl	fp, ip, r1, r5
    da84:	adcpl	pc, r0, #536870916	; 0x20000004
    da88:	adcspl	pc, r4, r2, asr #4
    da8c:	tstcs	r2, fp, rrx
    da90:	adcpl	r5, r9, fp, lsr #32
    da94:	vabd.s8	q15, q1, <illegal reg q1.5>
    da98:			; <UNDEFINED> instruction: 0xf10553fc
    da9c:	strtmi	r0, [r1], -ip
    daa0:			; <UNDEFINED> instruction: 0xf02b50ec
    daa4:			; <UNDEFINED> instruction: 0xe73affff
    daa8:	msreq	SPSR_, #3
    daac:	svceq	0x0020f1bb
    dab0:	blcs	3d6d8 <tcgetattr@plt+0x39608>
    dab4:			; <UNDEFINED> instruction: 0xf88cbf04
    dab8:			; <UNDEFINED> instruction: 0xf04f1000
    dabc:			; <UNDEFINED> instruction: 0xf43f0b20
    dac0:	strt	sl, [fp], #-3459	; 0xfffff27d
    dac4:			; <UNDEFINED> instruction: 0xf1bb46b3
    dac8:			; <UNDEFINED> instruction: 0xf43f0f7f
    dacc:	bvs	8f7db8 <tcgetattr@plt+0x8f3ce8>
    dad0:			; <UNDEFINED> instruction: 0xf28bfa5f
    dad4:	vqdmulh.s<illegal width 8>	d18, d2, d8
    dad8:	strtpl	r5, [r2], #-144	; 0xffffff70
    dadc:	stmdaeq	r0, {r2, r8, r9, fp, sp, lr, pc}
    dae0:	vrhadd.s8	d29, d2, d9
    dae4:	b	13e2938 <tcgetattr@plt+0x13de868>
    dae8:	b	13d639c <tcgetattr@plt+0x13d22cc>
    daec:			; <UNDEFINED> instruction: 0xf88c4b2b
    daf0:			; <UNDEFINED> instruction: 0xf8042000
    daf4:			; <UNDEFINED> instruction: 0xf8dfb003
    daf8:	vadd.i8	d22, d18, d28
    dafc:	stmdavs	r9, {r1, r2, r4, r7, r8, r9, ip, lr}
    db00:	ldmibpl	r0, {r1, r6, r9, ip, sp, lr, pc}
    db04:	stmibvs	r2!, {r1, r2, r3, r4, r5, r6, sl, lr}
    db08:	strbtpl	r6, [r1], #2293	; 0x8f5
    db0c:	stmibvs	r3!, {r0, r3, r5, r6, r9, sl, fp, ip}^
    db10:	vsubl.s8	q2, d16, d10
    db14:	vhadd.s8	q12, q9, <illegal reg q10.5>
    db18:	stmdapl	r1!, {r2, r4, r5, r6, r7, r8, ip, lr}^
    db1c:			; <UNDEFINED> instruction: 0xf0002900
    db20:	andscs	r8, r8, #1073741868	; 0x4000002c
    db24:	blx	b2f42 <tcgetattr@plt+0xaee72>
    db28:			; <UNDEFINED> instruction: 0xf8dff303
    db2c:			; <UNDEFINED> instruction: 0x462a187c
    db30:	vadd.f32	d25, d2, d6
    db34:			; <UNDEFINED> instruction: 0xf8545b8c
    db38:	stmdapl	r9!, {r0, r1, r3}^
    db3c:	stmiapl	r1, {r0, r2, r3, r9, sl, lr}^
    db40:			; <UNDEFINED> instruction: 0xf7f56828
    db44:			; <UNDEFINED> instruction: 0xf854ef2a
    db48:	stmibvs	r3!, {r0, r1, r3, ip}^
    db4c:	strls	r6, [r9, #-2152]	; 0xfffff798
    db50:	blx	156fba <tcgetattr@plt+0x152eea>
    db54:	bls	152768 <tcgetattr@plt+0x14e698>
    db58:			; <UNDEFINED> instruction: 0xf7f56859
    db5c:			; <UNDEFINED> instruction: 0xf854ef1e
    db60:	stmibvs	r3!, {r0, r1, r3, ip}^
    db64:	bls	173b90 <tcgetattr@plt+0x16fac0>
    db68:	movwne	pc, #15109	; 0x3b05	; <UNPREDICTABLE>
    db6c:	ldmvs	r9, {r7, fp, sp, lr}
    db70:	svc	0x0012f7f5
    db74:	andne	pc, fp, r4, asr r8	; <UNPREDICTABLE>
    db78:	stmdals	r9, {r0, r1, r5, r6, r7, r8, fp, sp, lr}
    db7c:	blx	17439a <tcgetattr@plt+0x1702ca>
    db80:	stmiavs	r0, {r0, r1, r8, r9, ip}^
    db84:			; <UNDEFINED> instruction: 0xf7f568d9
    db88:			; <UNDEFINED> instruction: 0xf854ef08
    db8c:	stmibvs	r3!, {r0, r1, r3, ip}^
    db90:	bls	173bbc <tcgetattr@plt+0x16faec>
    db94:	movwne	pc, #15109	; 0x3b05	; <UNPREDICTABLE>
    db98:	ldmdbvs	r9, {r8, fp, sp, lr}
    db9c:	mrc	7, 7, APSR_nzcv, cr12, cr5, {7}
    dba0:	andne	pc, fp, r4, asr r8	; <UNPREDICTABLE>
    dba4:			; <UNDEFINED> instruction: 0xf04f69e3
    dba8:	stcls	12, cr0, [r9, #-96]	; 0xffffffa0
    dbac:	blx	3343ca <tcgetattr@plt+0x3302fa>
    dbb0:	stmdbvs	r8!, {r0, r1, r8, r9, ip}^
    dbb4:			; <UNDEFINED> instruction: 0xf7f56959
    dbb8:	stmibvs	r3!, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    dbbc:	strbmi	r6, [r1], -r2, lsr #19
    dbc0:			; <UNDEFINED> instruction: 0xf7fc4620
    dbc4:	ldmdavs	r2!, {r0, r1, r4, r5, r7, fp, ip, sp, lr, pc}
    dbc8:	tsteq	r9, r2, lsl #22
    dbcc:	andeq	pc, ip, r2, lsl #2
    dbd0:	movwcs	lr, #27090	; 0x69d2
    dbd4:			; <UNDEFINED> instruction: 0xf02a9500
    dbd8:	ldmdavs	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    dbdc:	andcc	r6, r1, #2523136	; 0x268000
    dbe0:	vand	d22, d18, d10
    dbe4:	ldmpl	r9, {r2, r5, r9, sp, lr}
    dbe8:	ldmibvs	r9, {r0, r3, r4, r5, r8, ip, sp, pc}
    dbec:	ldrpl	pc, [r6], #578	; 0x242
    dbf0:	ldrpl	r2, [r8, #-0]
    dbf4:	addspl	r3, r8, r1, lsl #2
    dbf8:	vand	d22, d18, d9
    dbfc:	ldmdbpl	sl, {r2, r4, r5, r7, sl, ip, lr}
    dc00:			; <UNDEFINED> instruction: 0xf43f2a00
    dc04:	vtst.8	d26, d2, d13
    dc08:	vand	d21, d18, d12
    dc0c:	ldmdapl	r9, {r5, r7, r9, ip, lr}^
    dc10:	lfmpl	f7, 1, [r7], {66}	; 0x42
    dc14:	vtst.8	d21, d18, d10
    dc18:			; <UNDEFINED> instruction: 0xf6015692
    dc1c:	vrhadd.s8	<illegal reg q8.5>, q1, q12
    dc20:			; <UNDEFINED> instruction: 0xf6025598
    dc24:	bl	d25cc <tcgetattr@plt+0xce4fc>
    dc28:	bl	ce234 <tcgetattr@plt+0xca164>
    dc2c:	stmdbvc	r8, {r1, r7, r9}
    dc30:	tstpl	r6, r3, lsl #10	; <UNPREDICTABLE>
    dc34:			; <UNDEFINED> instruction: 0xf8033110
    dc38:	ldmdavs	r2, {r2, r3}^
    dc3c:			; <UNDEFINED> instruction: 0xf1035598
    dc40:	ldrbpl	r0, [sl, #-12]
    dc44:	ldc2	0, cr15, [r2], #172	; 0xac
    dc48:			; <UNDEFINED> instruction: 0x3760f8df
    dc4c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    dc50:	tstpl	sl, fp, lsl r8
    dc54:	svclt	0x00f4f7fe
    dc58:	movteq	pc, #427	; 0x1ab	; <UNPREDICTABLE>
    dc5c:	svclt	0x008c2bbc
    dc60:	movwcs	r2, #4864	; 0x1300
    dc64:	svceq	0x007ff1bb
    dc68:	movwcs	fp, #3848	; 0xf08
    dc6c:			; <UNDEFINED> instruction: 0xf0002b00
    dc70:	mrccs	0, 4, r8, cr15, cr7, {5}
    dc74:	strbeq	lr, [r6], -pc, asr #20
    dc78:	mcrcc	15, 7, fp, cr1, cr2, {6}
    dc7c:	movsvc	pc, #1862270976	; 0x6f000000
    dc80:			; <UNDEFINED> instruction: 0xf1bb18f6
    dc84:	svclt	0x00d80f7e
    dc88:	bleq	80a33c <tcgetattr@plt+0x80626c>
    dc8c:			; <UNDEFINED> instruction: 0xf1bbdd07
    dc90:	svclt	0x00d20f9e
    dc94:	bleq	84a348 <tcgetattr@plt+0x846278>
    dc98:	bleq	1fca34c <tcgetattr@plt+0x1fc627c>
    dc9c:	movwcs	r3, #9729	; 0x2601
    dca0:	andcc	pc, r0, ip, lsl #17
    dca4:	stmialt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dca8:			; <UNDEFINED> instruction: 0x53b4f242
    dcac:	blcs	24040 <tcgetattr@plt+0x1ff70>
    dcb0:	ldmge	sl, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    dcb4:	orrspl	pc, r9, r2, asr #4
    dcb8:	orrspl	pc, r2, #536870916	; 0x20000004
    dcbc:	strbtpl	r5, [r1], #3169	; 0xc61
    dcc0:	ldmlt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dcc4:			; <UNDEFINED> instruction: 0x36d4f8df
    dcc8:	ldmpl	r0, {r1, r2, r9, fp, ip, pc}^
    dccc:			; <UNDEFINED> instruction: 0xf7ff6001
    dcd0:	vpmin.s8	<illegal reg q13.5>, q9, q5
    dcd4:	adccs	r5, r4, #144, 6	; 0x40000002
    dcd8:	stmdaeq	r3, {r2, r8, r9, fp, sp, lr, pc}
    dcdc:	str	r5, [sl, -r2, ror #9]
    dce0:	msrhi	CPSR_fsxc, r0
    dce4:	ldrbpl	pc, [r4, #578]!	; 0x242	; <UNPREDICTABLE>
    dce8:	sfmpl	f7, 3, [r8], #264	; 0x108
    dcec:	andls	pc, r5, r4, asr r8	; <UNPREDICTABLE>
    dcf0:			; <UNDEFINED> instruction: 0xf8984619
    dcf4:	strbmi	r5, [r2], -r4
    dcf8:	strtmi	r9, [r0], -fp, lsl #6
    dcfc:	andcc	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    dd00:	strbtpl	pc, [r4], r2, asr #4	; <UNPREDICTABLE>
    dd04:			; <UNDEFINED> instruction: 0xf8989509
    dd08:	movwls	r5, #20481	; 0x5001
    dd0c:	strls	r5, [sl, #-2470]	; 0xfffff65a
    dd10:			; <UNDEFINED> instruction: 0xf8982518
    dd14:			; <UNDEFINED> instruction: 0xf7fbb005
    dd18:	blls	30d6cc <tcgetattr@plt+0x3095fc>
    dd1c:	orrpl	pc, ip, r2, asr #4
    dd20:			; <UNDEFINED> instruction: 0xf8df5860
    dd24:	blx	15775e <tcgetattr@plt+0x15368e>
    dd28:	stmdbls	r6, {r0, r1, r8, sl, ip, sp, lr, pc}
    dd2c:	stmdbne	r1, {r1, r3, r7, fp, ip, lr}^
    dd30:			; <UNDEFINED> instruction: 0xf8925945
    dd34:	stmdbvs	r0!, {lr, pc}
    dd38:	andgt	pc, r0, r5, lsl #16
    dd3c:	mulgt	r1, r2, r8
    dd40:	stmdbvs	r0!, {r0, r2, r3, r6, fp, sp, lr}
    dd44:	andgt	pc, r0, r5, lsl #16
    dd48:	mulgt	r2, r2, r8
    dd4c:	stmdbvs	r0!, {r0, r2, r3, r7, fp, sp, lr}
    dd50:	andgt	pc, r0, r5, lsl #16
    dd54:	mulgt	r3, r2, r8
    dd58:	stmdbvs	r0!, {r0, r2, r3, r6, r7, fp, sp, lr}
    dd5c:	andgt	pc, r0, r5, lsl #16
    dd60:	mulgt	r4, r2, r8
    dd64:	stmdbvs	r0!, {r0, r2, r3, r8, fp, sp, lr}
    dd68:	andgt	pc, r0, r5, lsl #16
    dd6c:	stmdbvs	r9, {r4, r6, r8, fp, ip, sp, lr}^
    dd70:	strpl	r6, [r8], #2338	; 0x922
    dd74:	addsmi	r9, sl, #20480	; 0x5000
    dd78:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    dd7c:	bcc	6830c <tcgetattr@plt+0x6423c>
    dd80:	svclt	0x00c8429a
    dd84:			; <UNDEFINED> instruction: 0xf1b93301
    dd88:			; <UNDEFINED> instruction: 0xf0000f00
    dd8c:			; <UNDEFINED> instruction: 0x464180d4
    dd90:	andcs	r4, r0, #32, 12	; 0x2000000
    dd94:			; <UNDEFINED> instruction: 0xffcaf7fb
    dd98:			; <UNDEFINED> instruction: 0x5618f8df
    dd9c:	rscspl	pc, r4, #536870916	; 0x20000004
    dda0:	strbtpl	pc, [r8], #578	; 0x242	; <UNPREDICTABLE>
    dda4:	mvnpl	pc, #536870916	; 0x20000004
    dda8:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
    ddac:	tstpl	r6, r0, lsl #10	; <UNPREDICTABLE>
    ddb0:	tstcc	r0, r6, lsl #17
    ddb4:	stmibvs	r2, {r0, r1, r6, r7, fp, ip, lr}^
    ddb8:	stmdbpl	r6, {r0, r9, sl, ip, pc}
    ddbc:	strls	r3, [r0], -ip
    ddc0:	stc2	0, cr15, [lr], {43}	; 0x2b
    ddc4:	ldmdbpl	r9, {r0, r1, r3, r5, fp, sp, lr}
    ddc8:	addmi	r6, sl, #3571712	; 0x368000
    ddcc:	ldmdbvs	r9, {r0, r2, ip, lr, pc}^
    ddd0:	addmi	r3, sl, #16384	; 0x4000
    ddd4:	andcc	fp, r1, #28, 30	; 0x70
    ddd8:	andcs	r6, r1, #-2147483594	; 0x80000036
    dddc:			; <UNDEFINED> instruction: 0xe700619a
    dde0:			; <UNDEFINED> instruction: 0x469b465e
    dde4:	stmdalt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dde8:	svceq	0x001bf1bb
    ddec:	vand	<illegal reg q14.5>, q1, q6
    ddf0:	andcs	r4, r0, #88, 6	; 0x60000001
    ddf4:	vadd.i8	<illegal reg q10.5>, q9, <illegal reg q8.5>
    ddf8:	eorpl	r4, r2, r0, rrx
    ddfc:	addsmi	r2, r1, #1
    de00:			; <UNDEFINED> instruction: 0xf6be6028
    de04:			; <UNDEFINED> instruction: 0xe724af1d
    de08:	bleq	fe049f3c <tcgetattr@plt+0xfe045e6c>
    de0c:			; <UNDEFINED> instruction: 0xf88c2300
    de10:	blx	17d9e18 <tcgetattr@plt+0x17d5d48>
    de14:	bvs	90a848 <tcgetattr@plt+0x906778>
    de18:			; <UNDEFINED> instruction: 0xf8dfe65c
    de1c:	vqrshl.s8	d19, d12, d18
    de20:	ldrbtmi	r5, [fp], #-644	; 0xfffffd7c
    de24:	stmiane	r5!, {r2, r3, r4, fp, sp, lr}
    de28:			; <UNDEFINED> instruction: 0xf7fe58a3
    de2c:			; <UNDEFINED> instruction: 0xf240be73
    de30:	ldrmi	r3, [r8, #1006]	; 0x3ee
    de34:	rschi	pc, lr, #0
    de38:			; <UNDEFINED> instruction: 0xf5b8dd11
    de3c:			; <UNDEFINED> instruction: 0xf47f6f83
    de40:	mcrcs	13, 3, sl, cr8, cr11, {1}
    de44:			; <UNDEFINED> instruction: 0x53b8f242
    de48:	andeq	lr, r3, r5, lsl #22
    de4c:	rscshi	pc, r1, #0
    de50:	blcs	24204 <tcgetattr@plt+0x20134>
    de54:	cfstrdge	mvd15, [r3, #-252]!	; 0xffffff04
    de58:	blx	ff7cbe52 <tcgetattr@plt+0xff7c7d82>
    de5c:			; <UNDEFINED> instruction: 0xf5a8e55f
    de60:	blcs	eac50 <tcgetattr@plt+0xe6b80>
    de64:	ldclge	6, cr15, [fp, #-252]	; 0xffffff04
    de68:			; <UNDEFINED> instruction: 0xf6452e68
    de6c:			; <UNDEFINED> instruction: 0xf1053350
    de70:	svclt	0x0018000c
    de74:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    de78:	andhi	pc, r3, r5, asr #16
    de7c:			; <UNDEFINED> instruction: 0xf02b4641
    de80:	strb	pc, [ip, #-3635]	; 0xfffff1cd	; <UNPREDICTABLE>
    de84:	strtmi	r4, [r0], -r1, asr #12
    de88:			; <UNDEFINED> instruction: 0xf96af7fc
    de8c:	bl	a7f5c <tcgetattr@plt+0xa3e8c>
    de90:	cps	#9
    de94:	ldmib	r2, {r2, r3}^
    de98:			; <UNDEFINED> instruction: 0xf02a2306
    de9c:	ldmdavs	r3!, {r0, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    dea0:	andcc	r6, r1, #2523136	; 0x268000
    dea4:			; <UNDEFINED> instruction: 0xe69c619a
    dea8:			; <UNDEFINED> instruction: 0xf7fe4658
    deac:			; <UNDEFINED> instruction: 0xf7fefa2f
    deb0:			; <UNDEFINED> instruction: 0xf1abbec7
    deb4:	blcs	5ceccc <tcgetattr@plt+0x5cabfc>
    deb8:	mcrge	6, 6, pc, cr2, cr14, {1}	; <UNPREDICTABLE>
    debc:			; <UNDEFINED> instruction: 0xf852a202
    dec0:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    dec4:	svclt	0x00004710
    dec8:	andeq	r0, r0, r1, rrx
    decc:	andeq	r0, r0, r1, rrx
    ded0:			; <UNDEFINED> instruction: 0xffffed79
    ded4:			; <UNDEFINED> instruction: 0xffffed79
    ded8:	andeq	r0, r0, r1, rrx
    dedc:			; <UNDEFINED> instruction: 0xffffed79
    dee0:			; <UNDEFINED> instruction: 0xffffed79
    dee4:			; <UNDEFINED> instruction: 0xffffed79
    dee8:			; <UNDEFINED> instruction: 0xffffed79
    deec:	andeq	r0, r0, r1, rrx
    def0:	andeq	r0, r0, r1, rrx
    def4:	andeq	r0, r0, r1, rrx
    def8:			; <UNDEFINED> instruction: 0xfffff51b
    defc:			; <UNDEFINED> instruction: 0xffffed79
    df00:			; <UNDEFINED> instruction: 0xffffed79
    df04:			; <UNDEFINED> instruction: 0xffffed79
    df08:			; <UNDEFINED> instruction: 0xffffed79
    df0c:			; <UNDEFINED> instruction: 0xffffed79
    df10:			; <UNDEFINED> instruction: 0xffffed79
    df14:			; <UNDEFINED> instruction: 0xffffed79
    df18:			; <UNDEFINED> instruction: 0xffffed79
    df1c:			; <UNDEFINED> instruction: 0xffffed79
    df20:			; <UNDEFINED> instruction: 0xffffed79
    df24:			; <UNDEFINED> instruction: 0xfffff4eb
    df28:	sbceq	pc, r0, fp, lsl #1
    df2c:			; <UNDEFINED> instruction: 0xf7fd2100
    df30:			; <UNDEFINED> instruction: 0xf7fefce1
    df34:	strbmi	fp, [sl], -r5, lsl #29
    df38:	strtmi	r4, [r0], -r1, asr #12
    df3c:			; <UNDEFINED> instruction: 0xf910f7fc
    df40:	strbmi	lr, [r1], -sl, lsr #14
    df44:			; <UNDEFINED> instruction: 0xf7fc4620
    df48:	ldmdavs	r2!, {r0, r1, r3, r8, fp, ip, sp, lr, pc}
    df4c:	tsteq	r9, r2, lsl #22
    df50:	andeq	pc, ip, r2, lsl #2
    df54:	movwcs	lr, #27090	; 0x69d2
    df58:			; <UNDEFINED> instruction: 0xff5af02a
    df5c:	vtst.8	d22, d2, d19
    df60:	ldmpl	sl, {r2, r3, r5, r6, r7, r9, ip, lr}
    df64:			; <UNDEFINED> instruction: 0xf43f2a00
    df68:	ldmibvs	sl, {r2, r3, r4, r5, r9, sl, fp, sp, pc}
    df6c:	orrsvs	r3, sl, r1, lsl #4
    df70:	vmin.s8	d30, d2, d23
    df74:	stmiapl	r2!, {r5, r6, r8, r9, lr}^
    df78:	svclt	0x00182a00
    df7c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    df80:			; <UNDEFINED> instruction: 0xf7fe50e6
    df84:	stmdals	r9, {r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, pc}
    df88:	tsteq	pc, fp, lsr #32	; <UNPREDICTABLE>
    df8c:	mlacs	r8, sp, r9, pc	; <UNPREDICTABLE>
    df90:	b	1072bac <tcgetattr@plt+0x106eadc>
    df94:	vst4.8	{d1,d3,d5,d7}, [r2 :64], r0
    df98:	tstmi	r1, #128, 4
    df9c:	tstls	r0, r0, lsr #12
    dfa0:	tstcs	r1, r2, lsr r6
    dfa4:			; <UNDEFINED> instruction: 0xf920f7fd
    dfa8:	strbt	r9, [ip], r5, lsl #22
    dfac:	msrmi	SPSR_, #536870916	; 0x20000004
    dfb0:	stmiapl	r1!, {r0, r2, r9, sl, lr}^
    dfb4:			; <UNDEFINED> instruction: 0xf7fd4630
    dfb8:			; <UNDEFINED> instruction: 0xf8dbfc9d
    dfbc:	vhadd.s8	d18, d2, d0
    dfc0:	sbcspl	r5, r5, r4, lsl #7
    dfc4:	mrclt	7, 1, APSR_nzcv, cr12, cr14, {7}
    dfc8:	msrmi	SPSR_, #536870916	; 0x20000004
    dfcc:	stmiapl	r3!, {r1, r5, r6, r7, fp, ip}^
    dfd0:	blcs	93a484 <tcgetattr@plt+0x9363b4>
    dfd4:			; <UNDEFINED> instruction: 0xf446bf0c
    dfd8:			; <UNDEFINED> instruction: 0xf04f5610
    dfdc:			; <UNDEFINED> instruction: 0x601636ff
    dfe0:	mcrlt	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    dfe4:	vpadd.i8	q10, q9, <illegal reg q10.5>
    dfe8:	smlabbcs	r0, r4, r2, r5
    dfec:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    dff0:			; <UNDEFINED> instruction: 0xf7fe5099
    dff4:	blmi	ffcbd890 <tcgetattr@plt+0xffcb97c0>
    dff8:	vmin.s8	d18, d2, d8
    dffc:	ldrbtmi	r5, [fp], #-652	; 0xfffffd74
    e000:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
    e004:	ldmpl	sl, {r1, r2, r8, sl, lr}
    e008:	svclt	0x00443c01
    e00c:	ldrbcc	pc, [pc, #261]!	; e119 <tcgetattr@plt+0xa049>	; <UNPREDICTABLE>
    e010:	b	968488 <tcgetattr@plt+0x9643b8>
    e014:	svclt	0x004875e5
    e018:	ldrbtcc	pc, [pc], #260	; e020 <tcgetattr@plt+0x9f50>	; <UNPREDICTABLE>
    e01c:			; <UNDEFINED> instruction: 0xf605fb06
    e020:			; <UNDEFINED> instruction: 0xf8521993
    e024:			; <UNDEFINED> instruction: 0xf81ee006
    e028:			; <UNDEFINED> instruction: 0xf88d1004
    e02c:			; <UNDEFINED> instruction: 0xf8d31044
    e030:			; <UNDEFINED> instruction: 0xf81cc004
    e034:			; <UNDEFINED> instruction: 0xf88d2004
    e038:	ldmvs	r8, {r0, r2, r6, sp}
    e03c:	andsmi	r5, r1, r2, lsl #26
    e040:			; <UNDEFINED> instruction: 0xf88d9109
    e044:			; <UNDEFINED> instruction: 0xf04f2046
    e048:	ldmvs	sl, {r8}^
    e04c:	andhi	pc, r4, r2, lsl r8	; <UNPREDICTABLE>
    e050:			; <UNDEFINED> instruction: 0xf88d9205
    e054:	ldmdbvs	sl, {r0, r1, r2, r6, pc}
    e058:	andls	pc, r4, r2, lsl r8	; <UNPREDICTABLE>
    e05c:	subls	pc, r8, sp, lsl #17
    e060:			; <UNDEFINED> instruction: 0xf813695b
    e064:			; <UNDEFINED> instruction: 0xf88d9004
    e068:	stmdbls	r9, {r1, r3, r6, ip}
    e06c:	subls	pc, r9, sp, lsl #17
    e070:	svclt	0x000829ff
    e074:	svceq	0x0000f1b8
    e078:			; <UNDEFINED> instruction: 0x83a3f000
    e07c:			; <UNDEFINED> instruction: 0xf6fe2c00
    e080:			; <UNDEFINED> instruction: 0xf8dfaddf
    e084:	ldrbmi	r8, [r8], -r0, asr #6
    e088:	bleq	114a4c4 <tcgetattr@plt+0x11463f4>
    e08c:			; <UNDEFINED> instruction: 0x465944f8
    e090:			; <UNDEFINED> instruction: 0xf81af02f
    e094:	ldrdeq	pc, [r0], -r8
    e098:			; <UNDEFINED> instruction: 0x4629465a
    e09c:	stc2	7, cr15, [r8], #1004	; 0x3ec
    e0a0:	ldrdgt	pc, [r0], -r8
    e0a4:	cdppl	2, 8, cr15, cr12, cr2, {2}
    e0a8:			; <UNDEFINED> instruction: 0xf89d462b
    e0ac:			; <UNDEFINED> instruction: 0xf10c9044
    e0b0:			; <UNDEFINED> instruction: 0xf85c000c
    e0b4:	ldrbmi	r5, [r9], -lr
    e0b8:	stmibpl	sp!, {r1, r5, r9, sl, lr}
    e0bc:	andls	pc, r4, r5, lsl #16
    e0c0:	andpl	pc, lr, ip, asr r8	; <UNPREDICTABLE>
    e0c4:	umaalls	pc, r5, sp, r8	; <UNPREDICTABLE>
    e0c8:	stmdavs	sp!, {r0, r2, r4, r5, sl, lr}^
    e0cc:	andls	pc, r4, r5, lsl #16
    e0d0:	andpl	pc, lr, ip, asr r8	; <UNPREDICTABLE>
    e0d4:	umaalls	pc, r6, sp, r8	; <UNPREDICTABLE>
    e0d8:	stmiavs	sp!, {r0, r2, r4, r5, sl, lr}
    e0dc:	andls	pc, r4, r5, lsl #16
    e0e0:	andpl	pc, lr, ip, asr r8	; <UNPREDICTABLE>
    e0e4:	umaalls	pc, r7, sp, r8	; <UNPREDICTABLE>
    e0e8:	stmiavs	sp!, {r0, r2, r4, r5, sl, lr}^
    e0ec:	andls	pc, r4, r5, lsl #16
    e0f0:	andpl	pc, lr, ip, asr r8	; <UNPREDICTABLE>
    e0f4:	umaalls	pc, r8, sp, r8	; <UNPREDICTABLE>
    e0f8:	pushvs	{r0, r2, r4, r5, sl, lr}
    e0fc:	andls	pc, r4, r5, lsl #16
    e100:	andpl	pc, lr, ip, asr r8	; <UNPREDICTABLE>
    e104:	umaalgt	pc, r9, sp, r8	; <UNPREDICTABLE>
    e108:	ldmdbvs	r5!, {r1, r2, r3, r5, sl, lr}^
    e10c:	andgt	pc, r4, r5, lsl #16
    e110:	cdp2	0, 7, cr15, cr14, cr10, {1}
    e114:	ldrdcc	pc, [r0], -r8
    e118:	andeq	pc, ip, r3, lsl #2
    e11c:	andne	lr, r6, #3457024	; 0x34c000
    e120:	stc2	0, cr15, [r8], {42}	; 0x2a
    e124:	stclt	7, cr15, [ip, #1016]	; 0x3f8
    e128:	svclt	0x00082d00
    e12c:			; <UNDEFINED> instruction: 0xf47f2e63
    e130:	bls	1b8e10 <tcgetattr@plt+0x1b4d40>
    e134:	blmi	fe916688 <tcgetattr@plt+0xfe9125b8>
    e138:	ldmpl	r3, {r2, r5, r7, fp, lr}^
    e13c:	ldmdavs	sl, {r3, r4, r5, r6, sl, lr}
    e140:	blx	fffcc136 <tcgetattr@plt+0xfffc8066>
    e144:	bllt	b0c148 <tcgetattr@plt+0xb08078>
    e148:	svceq	0x0038f1be
    e14c:	blge	a0ba50 <tcgetattr@plt+0xa07980>
    e150:			; <UNDEFINED> instruction: 0xf853a302
    e154:	strmi	r1, [fp], #-46	; 0xffffffd2
    e158:	svclt	0x00004718
    e15c:	andeq	r0, r0, r9, lsr #10
    e160:	andeq	r0, r0, r9, lsl r5
    e164:	andeq	r0, r0, r9, lsl #10
    e168:	andeq	r0, r0, r7, lsr #29
    e16c:	muleq	r0, r5, lr
    e170:	andeq	r0, r0, r1, ror #29
    e174:	andeq	r0, r0, sp, asr #25
    e178:	andeq	r0, r0, r1, asr #26
    e17c:	andeq	r0, r0, r3, ror #25
    e180:	muleq	r0, r1, r8
    e184:	andeq	r0, r0, r3, ror #16
    e188:	andeq	r0, r0, r5, lsr fp
    e18c:	andeq	r0, r0, r9, lsl #21
    e190:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e194:			; <UNDEFINED> instruction: 0xfffff643
    e198:			; <UNDEFINED> instruction: 0xfffff643
    e19c:	andeq	r0, r0, r5, lsr #17
    e1a0:			; <UNDEFINED> instruction: 0xfffff643
    e1a4:			; <UNDEFINED> instruction: 0xfffff643
    e1a8:	andeq	r0, r0, r1, ror fp
    e1ac:	andeq	r0, r0, r5, ror #22
    e1b0:			; <UNDEFINED> instruction: 0xfffff643
    e1b4:			; <UNDEFINED> instruction: 0xfffff643
    e1b8:			; <UNDEFINED> instruction: 0xfffff643
    e1bc:	andeq	r0, r0, r7, lsr r4
    e1c0:			; <UNDEFINED> instruction: 0xfffff643
    e1c4:	andeq	r0, r0, sp, ror #7
    e1c8:			; <UNDEFINED> instruction: 0xfffff643
    e1cc:			; <UNDEFINED> instruction: 0xfffff643
    e1d0:			; <UNDEFINED> instruction: 0xfffff643
    e1d4:	andeq	r0, r0, r5, ror #22
    e1d8:			; <UNDEFINED> instruction: 0xfffff643
    e1dc:	andeq	r0, r0, r1, asr #26
    e1e0:			; <UNDEFINED> instruction: 0xfffff643
    e1e4:			; <UNDEFINED> instruction: 0xfffff643
    e1e8:	andeq	r0, r0, r3, ror #13
    e1ec:			; <UNDEFINED> instruction: 0x000006bb
    e1f0:			; <UNDEFINED> instruction: 0xfffff643
    e1f4:	andeq	r0, r0, r3, ror #25
    e1f8:	andeq	r0, r0, fp, lsr #13
    e1fc:	andeq	r0, r0, r1, lsr #13
    e200:	andeq	r0, r0, r3, lsr #14
    e204:			; <UNDEFINED> instruction: 0xfffff643
    e208:			; <UNDEFINED> instruction: 0xfffff643
    e20c:	andeq	r0, r0, r9, lsl r7
    e210:	andeq	r0, r0, pc, asr #6
    e214:	andeq	r0, r0, sp, lsr #6
    e218:			; <UNDEFINED> instruction: 0xfffff643
    e21c:	ldrdeq	r0, [r0], -r7
    e220:			; <UNDEFINED> instruction: 0xfffff643
    e224:	andeq	r0, r0, r5, ror r4
    e228:	andeq	r0, r0, r7, ror #8
    e22c:	andeq	r0, r0, r5, ror #1
    e230:	andeq	r0, r0, r5, lsl #6
    e234:			; <UNDEFINED> instruction: 0xfffff643
    e238:			; <UNDEFINED> instruction: 0xfffff643
    e23c:	andeq	r0, r0, sp, ror #5
    e240:	stccs	13, cr3, [lr, #-28]	; 0xffffffe4
    e244:	bge	feb0bb48 <tcgetattr@plt+0xfeb07a78>
    e248:			; <UNDEFINED> instruction: 0xf853a302
    e24c:	strmi	r1, [fp], #-37	; 0xffffffdb
    e250:	svclt	0x00004718
    e254:	strdeq	r0, [r0], -r5
    e258:	strheq	r0, [r0], -fp
    e25c:			; <UNDEFINED> instruction: 0xfffff54b
    e260:			; <UNDEFINED> instruction: 0xfffff54b
    e264:	andeq	r0, r0, r3, lsr #1
    e268:			; <UNDEFINED> instruction: 0xfffff54b
    e26c:			; <UNDEFINED> instruction: 0xfffff54b
    e270:			; <UNDEFINED> instruction: 0xfffff54b
    e274:			; <UNDEFINED> instruction: 0xfffff54b
    e278:			; <UNDEFINED> instruction: 0xfffff54b
    e27c:			; <UNDEFINED> instruction: 0xfffff54b
    e280:			; <UNDEFINED> instruction: 0xfffff54b
    e284:			; <UNDEFINED> instruction: 0xfffff54b
    e288:			; <UNDEFINED> instruction: 0xfffff54b
    e28c:	andeq	r0, r0, sp, lsr r0
    e290:	ldmdbne	r0, {r1, r6, r9, ip, sp, lr, pc}^
    e294:	strpl	pc, [sl], r4, lsl #10
    e298:	andeq	pc, r9, r4, asr r8	; <UNPREDICTABLE>
    e29c:	stcl	7, cr15, [r2, #-980]!	; 0xfffffc2c
    e2a0:	stclne	8, cr6, [fp, #-196]	; 0xffffff3c
    e2a4:	strmi	r4, [r5], -r3, lsl #8
    e2a8:	svcpl	0x0080f5b3
    e2ac:	bge	1e0bbb0 <tcgetattr@plt+0x1e07ae0>
    e2b0:			; <UNDEFINED> instruction: 0xf5044b47
    e2b4:	bl	22c53c <tcgetattr@plt+0x22846c>
    e2b8:	strtmi	r0, [sl], -r1
    e2bc:			; <UNDEFINED> instruction: 0xf8b3447b
    e2c0:	ldmvc	fp, {lr, pc}
    e2c4:	andgt	pc, r1, r8, lsr #16
    e2c8:	ldmdavs	r3!, {r0, r1, r7, ip, sp, lr}
    e2cc:	andne	pc, r9, r4, asr r8	; <UNPREDICTABLE>
    e2d0:	bl	21aee4 <tcgetattr@plt+0x216e14>
    e2d4:			; <UNDEFINED> instruction: 0xf7f50003
    e2d8:	bmi	fc9060 <tcgetattr@plt+0xfc4f90>
    e2dc:	stclne	8, cr6, [r9, #-204]!	; 0xffffff34
    e2e0:	movwcc	r4, #13434	; 0x347a
    e2e4:	strtmi	r8, [fp], #-2066	; 0xfffff7ee
    e2e8:	andcs	pc, r3, r8, lsr #16
    e2ec:	strmi	r6, [fp], #-2099	; 0xfffff7cd
    e2f0:			; <UNDEFINED> instruction: 0xf7ff6033
    e2f4:	stmiavs	r2!, {r2, r4, r6, r9, fp, ip, sp, pc}^
    e2f8:			; <UNDEFINED> instruction: 0xf0002a00
    e2fc:	ldmdami	r6!, {r1, r3, r4, r6, r8, pc}
    e300:	ldrmi	r2, [r1], -r0, lsl #4
    e304:			; <UNDEFINED> instruction: 0xf7fb4478
    e308:			; <UNDEFINED> instruction: 0xf7fffb1b
    e30c:	vpmax.s8	<illegal reg q13.5>, q1, q4
    e310:	stmiapl	r1!, {r2, r3, r5, r6, r8, r9, lr}^
    e314:	tstvc	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
    e318:	svclt	0x00d82900
    e31c:	bcs	287a8 <tcgetattr@plt+0x246d8>
    e320:	stmdbvs	r2!, {r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    e324:			; <UNDEFINED> instruction: 0xf73f4299
    e328:	addsmi	sl, sl, #237568	; 0x3a000
    e32c:	bge	e0c030 <tcgetattr@plt+0xe07f60>
    e330:			; <UNDEFINED> instruction: 0xf7fd4620
    e334:	blmi	a8d9d0 <tcgetattr@plt+0xa89900>
    e338:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    e33c:	andne	lr, r4, #3440640	; 0x348000
    e340:	ldrsbvs	r6, [sl], #-9
    e344:	blt	b0c348 <tcgetattr@plt+0xb08278>
    e348:	andeq	pc, ip, r4, lsl #2
    e34c:			; <UNDEFINED> instruction: 0xf02b2100
    e350:			; <UNDEFINED> instruction: 0xf7fffbfd
    e354:	bls	2fcbec <tcgetattr@plt+0x2f8b1c>
    e358:	andne	pc, lr, r2, asr r8	; <UNPREDICTABLE>
    e35c:	andcc	pc, fp, r3, lsl r8	; <UNPREDICTABLE>
    e360:			; <UNDEFINED> instruction: 0xf47e2bff
    e364:			; <UNDEFINED> instruction: 0xf811ae7e
    e368:			; <UNDEFINED> instruction: 0xf1a3300b
    e36c:	submi	r0, r3, #255	; 0xff
    e370:	movwls	r4, #37187	; 0x9143
    e374:	mrclt	7, 3, APSR_nzcv, cr5, cr14, {7}
    e378:	andeq	r0, r0, r8, asr r3
    e37c:	muleq	r3, r8, r8
    e380:	andeq	r5, r3, r6, lsl #3
    e384:	strdeq	pc, [r4], -r2
    e388:	andeq	pc, r4, ip, ror r2	; <UNPREDICTABLE>
    e38c:	andeq	pc, r4, ip, ror #4
    e390:	andeq	pc, r4, r4, ror #4
    e394:			; <UNDEFINED> instruction: 0x0004f1b0
    e398:	andeq	pc, r4, lr, ror #2
    e39c:	andeq	r0, r0, r8, ror #6
    e3a0:	andeq	pc, r4, r4, rrx
    e3a4:	muleq	r4, r4, pc	; <UNPREDICTABLE>
    e3a8:	andeq	r0, r0, r8, lsr r4
    e3ac:	andeq	lr, r4, sl, asr #28
    e3b0:	andeq	r0, r0, r4, ror r5
    e3b4:	strdeq	lr, [r4], -r0
    e3b8:	andeq	lr, r4, r6, ror ip
    e3bc:	andeq	lr, r4, ip, lsr #21
    e3c0:	muleq	r4, sl, sl
    e3c4:	andeq	lr, r4, ip, lsl #20
    e3c8:	andeq	r0, r0, r4, asr r3
    e3cc:	andeq	r2, r3, r8, ror #28
    e3d0:			; <UNDEFINED> instruction: 0x00032cb8
    e3d4:	andeq	r2, r3, ip, asr ip
    e3d8:	andeq	r2, r3, r0, ror #24
    e3dc:	andeq	lr, r4, r0, ror #14
    e3e0:	bl	1b4c3bc <tcgetattr@plt+0x1b482ec>
    e3e4:			; <UNDEFINED> instruction: 0xa70ee9dd
    e3e8:	ldmiblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e3ec:	stclcc	8, cr15, [r4], #-892	; 0xfffffc84
    e3f0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    e3f4:	tstpl	r8, #12582912	; 0xc00000	; <UNPREDICTABLE>
    e3f8:			; <UNDEFINED> instruction: 0xf7ff601c
    e3fc:	bcs	ffffce44 <tcgetattr@plt+0xffff8d74>
    e400:			; <UNDEFINED> instruction: 0xf8529a0b
    e404:			; <UNDEFINED> instruction: 0xd1a9100e
    e408:	vstmiapl	sl, {s18-s22}
    e40c:	strdle	r2, [r5, pc]!
    e410:	ldcllt	7, cr15, [sl, #1016]	; 0x3f8
    e414:			; <UNDEFINED> instruction: 0xf6459a0a
    e418:			; <UNDEFINED> instruction: 0xf1053354
    e41c:	ldrmi	r0, [r1], -ip
    e420:			; <UNDEFINED> instruction: 0xf02b50ea
    e424:			; <UNDEFINED> instruction: 0xf7fffc57
    e428:	movwcs	fp, #14970	; 0x3a7a
    e42c:			; <UNDEFINED> instruction: 0xf7ff603b
    e430:			; <UNDEFINED> instruction: 0xf7fbbad6
    e434:			; <UNDEFINED> instruction: 0xf7fffa5f
    e438:	mvnlt	fp, r2, ror sl
    e43c:	ldccc	8, cr15, [r8], {223}	; 0xdf
    e440:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    e444:	blt	180c448 <tcgetattr@plt+0x1808378>
    e448:			; <UNDEFINED> instruction: 0xf63f2d01
    e44c:			; <UNDEFINED> instruction: 0xf8dfa9a8
    e450:	stcne	12, cr0, [r9], #48	; 0x30
    e454:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
    e458:	blx	1ccc44c <tcgetattr@plt+0x1cc837c>
    e45c:	ldmiblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    e460:			; <UNDEFINED> instruction: 0x53b8f242
    e464:	stmiapl	r3!, {r5, r6, r7, fp, ip}^
    e468:			; <UNDEFINED> instruction: 0xf43f2b00
    e46c:			; <UNDEFINED> instruction: 0xf7fca998
    e470:			; <UNDEFINED> instruction: 0xf7fff8d3
    e474:			; <UNDEFINED> instruction: 0xf505b994
    e478:	eorcc	r4, r4, r9, ror #1
    e47c:	blx	ecc470 <tcgetattr@plt+0xec83a0>
    e480:			; <UNDEFINED> instruction: 0xf0064628
    e484:	ldrb	pc, [r9, pc, lsl #23]	; <UNPREDICTABLE>
    e488:			; <UNDEFINED> instruction: 0xf0002d05
    e48c:	sfmcs	f0, 1, [r6, #-396]	; 0xfffffe74
    e490:	stmibge	r5, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    e494:	ldrdcs	lr, [r6, -r4]
    e498:	bleq	ff14c81c <tcgetattr@plt+0xff14874c>
    e49c:	tstcc	r1, r1, lsl #4
    e4a0:			; <UNDEFINED> instruction: 0xf7fb4478
    e4a4:			; <UNDEFINED> instruction: 0xf7fffa4d
    e4a8:			; <UNDEFINED> instruction: 0xf8dfb97a
    e4ac:	vpadd.i8	d25, d18, d24
    e4b0:			; <UNDEFINED> instruction: 0xf8dc5591
    e4b4:	vhadd.s8	d28, d2, d0
    e4b8:	ldrbtmi	r5, [r9], #404	; 0x194
    e4bc:	addspl	pc, r5, #536870916	; 0x20000004
    e4c0:	stmdami	r8!, {r1, r6, r9, ip, sp, lr, pc}^
    e4c4:	stcpl	13, cr5, [r6], #396	; 0x18c
    e4c8:	stmiane	r2!, {r0, r2, r5, r6, r8, fp, ip}
    e4cc:	andls	r9, sl, #20971520	; 0x1400000
    e4d0:	stmdane	r1!, {r0, r2, r5, r6, sl, fp, ip, lr}^
    e4d4:	bl	132900 <tcgetattr@plt+0x12e830>
    e4d8:	vqdmulh.s<illegal width 8>	d16, d18, d0
    e4dc:			; <UNDEFINED> instruction: 0xf85b4264
    e4e0:	bcs	9964f0 <tcgetattr@plt+0x992420>
    e4e4:	mvnshi	pc, #0
    e4e8:			; <UNDEFINED> instruction: 0xf0002a30
    e4ec:	bcs	2f4dc <tcgetattr@plt+0x2b40c>
    e4f0:	strhi	pc, [r3], #0
    e4f4:	tsteq	lr, r2, lsr #3	; <UNPREDICTABLE>
    e4f8:	vmla.i8	d2, d0, d9
    e4fc:	bcs	9af6cc <tcgetattr@plt+0x9ab5fc>
    e500:	strbthi	pc, [pc], #-0	; e508 <tcgetattr@plt+0xa438>	; <UNPREDICTABLE>
    e504:			; <UNDEFINED> instruction: 0x03bff003
    e508:	cmpeq	sl, r2, lsr #3	; <UNPREDICTABLE>
    e50c:	vmla.i8	d2, d0, d7
    e510:			; <UNDEFINED> instruction: 0xf0438446
    e514:			; <UNDEFINED> instruction: 0xf0050340
    e518:			; <UNDEFINED> instruction: 0xf08105f0
    e51c:	movwmi	r0, #53513	; 0xd109
    e520:	ldrbteq	pc, [r0], r6	; <UNPREDICTABLE>
    e524:	strbmi	r3, [r0, #-1]!
    e528:	bls	185484 <tcgetattr@plt+0x1813b4>
    e52c:	tstpl	r6, r4, lsl #10	; <UNPREDICTABLE>
    e530:			; <UNDEFINED> instruction: 0xf1043110
    e534:	andsvc	r0, r3, ip
    e538:	andsvc	r9, sp, r9, lsl #22
    e53c:	andsvc	r9, lr, sl, lsl #22
    e540:			; <UNDEFINED> instruction: 0xf834f02b
    e544:	stmdblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e548:	blvs	74c8cc <tcgetattr@plt+0x7487fc>
    e54c:			; <UNDEFINED> instruction: 0xf6422d00
    e550:	ldrbtmi	r1, [lr], #-1068	; 0xfffffbd4
    e554:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    e558:	ldmdavs	r0!, {r0, r8, sl, fp, ip, sp}
    e55c:			; <UNDEFINED> instruction: 0xf43f1c6a
    e560:	stmibvs	r1, {r1, r2, r3, r4, r8, fp, sp, pc}
    e564:	mrrcpl	9, 0, r5, sl, cr3	; <UNPREDICTABLE>
    e568:	stmdbcs	r0, {r1, r4, r8, ip, sp, pc}
    e56c:	stmdbcc	r1, {r0, r1, r3, r8, sl, fp, ip, lr, pc}
    e570:	vstrle.16	s4, [r8, #-0]	; <UNPREDICTABLE>
    e574:	ldrmi	r1, [r3], #-3146	; 0xfffff3b6
    e578:	stmdbcc	r1, {r0, sp, lr, pc}
    e57c:			; <UNDEFINED> instruction: 0xf813d003
    e580:	bcs	1998c <tcgetattr@plt+0x158bc>
    e584:	stmibvs	r2, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    e588:	sbcvs	r3, r1, ip
    e58c:			; <UNDEFINED> instruction: 0xf9d2f02a
    e590:	stmibvs	r0!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    e594:	stfccd	f3, [r1, #-20]	; 0xffffffec
    e598:	bcc	ff44c91c <tcgetattr@plt+0xff44884c>
    e59c:	ldrbtmi	r1, [fp], #-2369	; 0xfffff6bf
    e5a0:	addsmi	r6, r9, #14352384	; 0xdb0000
    e5a4:			; <UNDEFINED> instruction: 0xf103bfa8
    e5a8:			; <UNDEFINED> instruction: 0xf7fc31ff
    e5ac:			; <UNDEFINED> instruction: 0xf7fff9f5
    e5b0:			; <UNDEFINED> instruction: 0xf8dfb8f6
    e5b4:			; <UNDEFINED> instruction: 0x46110abc
    e5b8:			; <UNDEFINED> instruction: 0xf7fb4478
    e5bc:			; <UNDEFINED> instruction: 0xf7fff9c1
    e5c0:			; <UNDEFINED> instruction: 0xf504b8ee
    e5c4:	eorscc	r5, r8, r6, lsl r0
    e5c8:			; <UNDEFINED> instruction: 0xf994f7fb
    e5cc:	stmialt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e5d0:	ldmdblt	sl, {r0, r2, r3, r4, r6, r8, r9, ip, sp, pc}
    e5d4:	bcc	fe74c958 <tcgetattr@plt+0xfe748888>
    e5d8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e5dc:			; <UNDEFINED> instruction: 0xf77f2d00
    e5e0:			; <UNDEFINED> instruction: 0xf8dfa8de
    e5e4:	ldrbtmi	r3, [fp], #-2708	; 0xfffff56c
    e5e8:	addsmi	r6, r3, #5963776	; 0x5b0000
    e5ec:	ldmge	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, lr, pc}^
    e5f0:	svclt	0x00cc42aa
    e5f4:	mrscs	r2, (UNDEF: 17)
    e5f8:			; <UNDEFINED> instruction: 0xf47f2900
    e5fc:	vtst.8	q13, q9, q0
    e600:	vcge.s8	<illegal reg q10.5>, q9, q8
    e604:	stmiapl	r3!, {r2, r5, r6, r7, ip, lr}^
    e608:	eorpl	r3, r5, r1, lsl #26
    e60c:	rscpl	pc, r8, r2, asr #4
    e610:	eorpl	r3, r2, r1, lsl #20
    e614:	stmib	r4, {r0, r1, r8, r9, ip, sp, pc}^
    e618:	stmibvs	r2!, {r1, r2, r8, sl, ip}^
    e61c:	andeq	pc, ip, r4, lsl #2
    e620:			; <UNDEFINED> instruction: 0xf02a2100
    e624:			; <UNDEFINED> instruction: 0xf7fff987
    e628:	strcs	fp, [r1, #-2234]	; 0xfffff746
    e62c:	sbcsle	r2, r1, r0, lsl #20
    e630:	svcne	0x00abe7d7
    e634:			; <UNDEFINED> instruction: 0xf63f2b01
    e638:			; <UNDEFINED> instruction: 0xf1c5a8b2
    e63c:	vrshl.s8	d16, d7, d2
    e640:			; <UNDEFINED> instruction: 0xf1046304
    e644:	rscpl	r0, r5, ip
    e648:	vmla.i8	<illegal reg q13.5>, q1, <illegal reg q6.5>
    e64c:	stmiapl	r1!, {r3, r8, r9, sp, lr}^
    e650:			; <UNDEFINED> instruction: 0xf9c8f02b
    e654:	stmialt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e658:	movwcc	lr, #27076	; 0x69c4
    e65c:			; <UNDEFINED> instruction: 0xf04fe7dd
    e660:	udf	#21279	; 0x531f
    e664:	svclt	0x00142d00
    e668:	andcs	r4, r1, r8, lsr #12
    e66c:			; <UNDEFINED> instruction: 0xfff8f7fa
    e670:	ldmlt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e674:	svclt	0x00142d00
    e678:	andcs	r4, r1, r8, lsr #12
    e67c:			; <UNDEFINED> instruction: 0xf816f7fb
    e680:	stmlt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e684:			; <UNDEFINED> instruction: 0xf0002d00
    e688:			; <UNDEFINED> instruction: 0xf77f809a
    e68c:			; <UNDEFINED> instruction: 0xf8dfa888
    e690:	andscs	r3, r8, ip, ror #19
    e694:	vmla.i8	q11, q9, q11
    e698:	ldrbtmi	r5, [fp], #-2188	; 0xfffff774
    e69c:	stmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    e6a0:			; <UNDEFINED> instruction: 0xb018f8d4
    e6a4:	blx	1f062 <tcgetattr@plt+0x1af92>
    e6a8:	ldmvs	sl, {r1, r2, r8, fp, ip, sp, lr, pc}^
    e6ac:	cdp	8, 0, cr9, cr8, cr6, {0}
    e6b0:			; <UNDEFINED> instruction: 0xf8546a10
    e6b4:	ldrbmi	r3, [sl, #-8]
    e6b8:	svclt	0x00089205
    e6bc:	blcc	aacc <tcgetattr@plt+0x69fc>
    e6c0:			; <UNDEFINED> instruction: 0xf8535846
    e6c4:	ldmdavs	r0!, {r0, r3, ip}
    e6c8:	stmdb	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e6cc:	andcc	pc, r8, r4, asr r8	; <UNPREDICTABLE>
    e6d0:	strbmi	r9, [fp], #-2565	; 0xfffff5fb
    e6d4:	ldmdavs	r9, {r4, r5, r6, fp, sp, lr}^
    e6d8:	ldmdb	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e6dc:	andcc	pc, r8, r4, asr r8	; <UNPREDICTABLE>
    e6e0:	strbmi	r9, [fp], #-2565	; 0xfffff5fb
    e6e4:	ldmvs	r9, {r4, r5, r7, fp, sp, lr}
    e6e8:	ldmdb	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e6ec:	andcc	pc, r8, r4, asr r8	; <UNPREDICTABLE>
    e6f0:	strbmi	r9, [fp], #-2565	; 0xfffff5fb
    e6f4:	ldmvs	r9, {r4, r5, r6, r7, fp, sp, lr}^
    e6f8:	stmdb	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e6fc:	andcc	pc, r8, r4, asr r8	; <UNPREDICTABLE>
    e700:	strbmi	r9, [fp], #-2565	; 0xfffff5fb
    e704:	ldmdbvs	r9, {r4, r5, r8, fp, sp, lr}
    e708:	stmdb	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e70c:	andcc	pc, r8, r4, asr r8	; <UNPREDICTABLE>
    e710:	strbmi	r9, [fp], #-2565	; 0xfffff5fb
    e714:	ldmdbvs	r9, {r4, r5, r6, r8, fp, sp, lr}^
    e718:	ldmdb	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e71c:	tstvs	ip, #536870916	; 0x20000004	; <UNPREDICTABLE>
    e720:	stmdbvs	r2!, {r0, r1, r5, r6, r7, fp, ip, lr}
    e724:	cmnlt	fp, r1, lsl #20
    e728:	orrspl	pc, r5, #536870916	; 0x20000004
    e72c:	addspl	pc, r4, r2, asr #4
    e730:	sha1c.32	<illegal reg q10.5>, q9, <illegal reg q9.5>
    e734:	stfpls	f5, [r0], #-580	; 0xfffffdbc
    e738:			; <UNDEFINED> instruction: 0xf0235661
    e73c:	b	10cf380 <tcgetattr@plt+0x10cb2b0>
    e740:	vst2.8	{d1-d4}, [r1 :64], r0
    e744:	movwmi	r7, #45440	; 0xb180
    e748:	strtmi	r4, [r9], -r0, lsr #12
    e74c:	ldrbmi	r9, [fp], -r1, lsl #6
    e750:	cdp	2, 1, cr9, cr8, cr0, {0}
    e754:			; <UNDEFINED> instruction: 0xf7fc2a10
    e758:			; <UNDEFINED> instruction: 0xf8dff96f
    e75c:	vmla.i8	d19, d2, d24
    e760:	ldrbtmi	r6, [fp], #-540	; 0xfffffde4
    e764:			; <UNDEFINED> instruction: 0xf1016819
    e768:	stmpl	fp, {r2, r3}
    e76c:	bcc	68b9c <tcgetattr@plt+0x64acc>
    e770:	vrhadd.s8	d27, d18, d3
    e774:	vcge.s8	d21, d18, d5
    e778:	cfstrdpl	mvd5, [fp], {148}	; 0x94
    e77c:	lfmpl	f7, 1, [r1], {66}	; 0x42
    e780:			; <UNDEFINED> instruction: 0xf9115d0c
    e784:			; <UNDEFINED> instruction: 0xf023100c
    e788:	b	10cf3cc <tcgetattr@plt+0x10cb2fc>
    e78c:	vst2.8	{d1-d4}, [r1 :64], r4
    e790:	movwmi	r7, #45440	; 0xb180
    e794:	movwcs	lr, #2509	; 0x9cd
    e798:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
    e79c:			; <UNDEFINED> instruction: 0x465b2a10
    e7a0:			; <UNDEFINED> instruction: 0xf02a9602
    e7a4:			; <UNDEFINED> instruction: 0xf8dff92f
    e7a8:	cdp	8, 1, cr3, cr8, cr0, {7}
    e7ac:			; <UNDEFINED> instruction: 0x46592a10
    e7b0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    e7b4:			; <UNDEFINED> instruction: 0xf02a300c
    e7b8:			; <UNDEFINED> instruction: 0xf7fef8bd
    e7bc:	strcs	fp, [r1, #-4080]	; 0xfffff010
    e7c0:	stccc	7, cr14, [r1], {101}	; 0x65
    e7c4:	bge	f4bcc4 <tcgetattr@plt+0xf47bf4>
    e7c8:	andhi	pc, r4, lr, lsl r8	; <UNPREDICTABLE>
    e7cc:	cdpeq	0, 15, cr15, cr15, cr15, {2}
    e7d0:			; <UNDEFINED> instruction: 0xf88d9905
    e7d4:			; <UNDEFINED> instruction: 0xf81c8044
    e7d8:			; <UNDEFINED> instruction: 0xf88dc004
    e7dc:	stcpl	0, cr12, [r0, #-276]	; 0xfffffeec
    e7e0:	subeq	pc, r6, sp, lsl #17
    e7e4:			; <UNDEFINED> instruction: 0xf88d5d09
    e7e8:	ldcpl	0, cr1, [r2, #-284]	; 0xfffffee4
    e7ec:	subcs	pc, r8, sp, lsl #17
    e7f0:			; <UNDEFINED> instruction: 0xf88d5d1b
    e7f4:			; <UNDEFINED> instruction: 0xf88de04a
    e7f8:	strb	r3, [r2], #-73	; 0xffffffb7
    e7fc:			; <UNDEFINED> instruction: 0xf7fa2001
    e800:			; <UNDEFINED> instruction: 0xf7fefff1
    e804:	bllt	d7e73c <tcgetattr@plt+0xd7a66c>
    e808:	eorne	pc, ip, #69206016	; 0x4200000
    e80c:	stmiapl	r2!, {r0, r1, r5, r7, r8, fp, sp, lr}
    e810:			; <UNDEFINED> instruction: 0xf7fe54d5
    e814:	smlabtlt	r5, r4, pc, fp	; <UNPREDICTABLE>
    e818:			; <UNDEFINED> instruction: 0xf8df3d01
    e81c:	mvnvs	r3, r0, ror r8
    e820:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e824:	svclt	0x00a4429d
    e828:	mvnscc	pc, #-1073741824	; 0xc0000000
    e82c:	stmibvs	r2!, {r0, r1, r5, r6, r7, r8, sp, lr}^
    e830:	andeq	pc, ip, r4, lsl #2
    e834:			; <UNDEFINED> instruction: 0xf02a69a1
    e838:			; <UNDEFINED> instruction: 0xf7fef87d
    e83c:	stccs	15, cr11, [r0, #-704]	; 0xfffffd40
    e840:	svcge	0x00adf47e
    e844:	stmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    e848:	tstcs	r1, r2, lsl #4
    e84c:			; <UNDEFINED> instruction: 0xf7fb4478
    e850:			; <UNDEFINED> instruction: 0xf7fef877
    e854:	stccs	15, cr11, [r3, #-656]	; 0xfffffd70
    e858:	svcge	0x00a1f47e
    e85c:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e860:	eorne	pc, ip, #69206016	; 0x4200000
    e864:	smlatbcs	r0, r0, r8, r5
    e868:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e86c:	b	ffa4c848 <tcgetattr@plt+0xffa48778>
    e870:	svclt	0x0095f7fe
    e874:			; <UNDEFINED> instruction: 0xf7fa2000
    e878:			; <UNDEFINED> instruction: 0xf7feffb5
    e87c:	stccs	15, cr11, [r5, #-576]	; 0xfffffdc0
    e880:	svcge	0x008df47e
    e884:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e888:	stmdals	r6, {r9, sp}
    e88c:			; <UNDEFINED> instruction: 0xf8df66e2
    e890:	stmdapl	r0, {r2, r3, fp, sp}^
    e894:	ldrbtmi	r6, [sl], #-3875	; 0xfffff0dd
    e898:	mulvs	r3, r1, r8
    e89c:			; <UNDEFINED> instruction: 0xf8d3b11b
    e8a0:	adcmi	r2, r2, #236	; 0xec
    e8a4:	bls	1c28ec <tcgetattr@plt+0x1be81c>
    e8a8:			; <UNDEFINED> instruction: 0xf8df2600
    e8ac:	ldmpl	r3, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
    e8b0:			; <UNDEFINED> instruction: 0x4613681a
    e8b4:	blcs	268c4 <tcgetattr@plt+0x227f4>
    e8b8:			; <UNDEFINED> instruction: 0xf8d3d03c
    e8bc:	adcmi	r5, r5, #236	; 0xec
    e8c0:	ldmdavs	fp, {r1, r2, r3, r5, ip, lr, pc}
    e8c4:	ldrb	r2, [r6, r1, lsl #12]!
    e8c8:	stmdavs	r5, {r0, r3, r4, r5, r7, r8, ip, sp, pc}
    e8cc:	tstpl	r8, #4, 10	; 0x1000000	; <UNPREDICTABLE>
    e8d0:	eorne	pc, r8, r2, asr #12
    e8d4:	addpl	pc, r4, #536870916	; 0x20000004
    e8d8:	eorpl	r3, r3, r8, lsr #6
    e8dc:	strbtvs	r2, [r5], r5, lsl #6
    e8e0:			; <UNDEFINED> instruction: 0xf64150a3
    e8e4:	stmibpl	fp!, {r2, r3, r6, r9, sl}
    e8e8:			; <UNDEFINED> instruction: 0xf6be2b00
    e8ec:	strtmi	sl, [r0], -r9, lsr #19
    e8f0:	ldc2	0, cr15, [lr], #-4
    e8f4:			; <UNDEFINED> instruction: 0xf7fe51a8
    e8f8:			; <UNDEFINED> instruction: 0xf503bf52
    e8fc:	ldmdavs	fp, {r3, r5, r7, r8, r9, ip, lr}
    e900:	sbcsle	r2, r0, r0, lsl #22
    e904:			; <UNDEFINED> instruction: 0xf5046802
    e908:			; <UNDEFINED> instruction: 0xf6425318
    e90c:			; <UNDEFINED> instruction: 0x33281128
    e910:	vhadd.s8	<illegal reg q10.5>, q1, <illegal reg q9.5>
    e914:	strbtvs	r5, [r2], r4, lsl #7
    e918:	rscpl	r2, r2, r5, lsl #4
    e91c:	ldmiblt	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e920:			; <UNDEFINED> instruction: 0xf503b9a1
    e924:	stmdavs	sp!, {r3, r5, r7, r8, sl, ip, lr}
    e928:	sbcle	r2, sl, r0, lsl #26
    e92c:	rscle	r2, r9, r0, lsl #28
    e930:	strb	r6, [r7, r3]!
    e934:	andvs	fp, r3, r6, lsl #2
    e938:	cmnlt	fp, #14876672	; 0xe30000
    e93c:	bllt	68ab8 <tcgetattr@plt+0x649e8>
    e940:	strtpl	pc, [r8], r5, lsl #10
    e944:	ldmdblt	r6!, {r1, r2, r4, r5, fp, sp, lr}^
    e948:			; <UNDEFINED> instruction: 0xe7f66a9b
    e94c:	adcsle	r2, ip, r0, lsl #28
    e950:	ldr	r6, [sl, r3]!
    e954:			; <UNDEFINED> instruction: 0x074cf8df
    e958:	ldrmi	r2, [r1], -r0, lsl #4
    e95c:			; <UNDEFINED> instruction: 0xf7fa4478
    e960:			; <UNDEFINED> instruction: 0xf7feffef
    e964:			; <UNDEFINED> instruction: 0xf504bf1c
    e968:			; <UNDEFINED> instruction: 0xf6425318
    e96c:	vrhadd.s8	d17, d2, d24
    e970:			; <UNDEFINED> instruction: 0x33285284
    e974:	andvs	r6, r5, r5, ror #13
    e978:	movwcs	r5, #20579	; 0x5063
    e97c:			; <UNDEFINED> instruction: 0xf7fe50a3
    e980:			; <UNDEFINED> instruction: 0xf504b95f
    e984:			; <UNDEFINED> instruction: 0xf6425318
    e988:	vmax.s8	d17, d2, d24
    e98c:			; <UNDEFINED> instruction: 0x33285284
    e990:	andvs	r6, r5, r5, ror #13
    e994:	movwcs	r5, #20899	; 0x51a3
    e998:	str	r5, [r2, r3, lsr #1]!
    e99c:	bcs	269ac <tcgetattr@plt+0x228dc>
    e9a0:	mrcge	4, 7, APSR_nzcv, cr13, cr14, {1}
    e9a4:	blcs	289f8 <tcgetattr@plt+0x24928>
    e9a8:	mrcge	4, 7, APSR_nzcv, cr9, cr14, {3}
    e9ac:	orrle	r2, ip, r0, lsl #18
    e9b0:	adcpl	pc, r8, #8388608	; 0x800000
    e9b4:	blcs	28a08 <tcgetattr@plt+0x24938>
    e9b8:			; <UNDEFINED> instruction: 0xf7fed1a4
    e9bc:	stccs	14, cr11, [r2, #-960]	; 0xfffffc40
    e9c0:	adcshi	pc, sp, #0, 4
    e9c4:			; <UNDEFINED> instruction: 0xf0002d01
    e9c8:	sfmcs	f0, 1, [r2, #-468]	; 0xfffffe2c
    e9cc:	adcshi	pc, r7, #64	; 0x40
    e9d0:	mrc2	7, 7, pc, cr12, cr12, {7}
    e9d4:			; <UNDEFINED> instruction: 0x36d0f8df
    e9d8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    e9dc:	andeq	pc, ip, r3, lsl #2
    e9e0:	andne	lr, r6, #3457024	; 0x34c000
    e9e4:			; <UNDEFINED> instruction: 0xffa6f029
    e9e8:	mrclt	7, 6, APSR_nzcv, cr9, cr14, {7}
    e9ec:	svclt	0x00082d00
    e9f0:	and	r2, r1, r1, lsl #10
    e9f4:	mcr2	7, 3, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    e9f8:	rscsle	r3, fp, #1, 26	; 0x40
    e9fc:	mcrlt	7, 6, pc, cr15, cr14, {7}	; <UNPREDICTABLE>
    ea00:			; <UNDEFINED> instruction: 0xf04f69e2
    ea04:			; <UNDEFINED> instruction: 0xf8df0b18
    ea08:	vmax.s8	d19, d18, d20
    ea0c:			; <UNDEFINED> instruction: 0xf8df588c
    ea10:	stccs	6, cr1, [r0, #-448]	; 0xfffffe40
    ea14:	mcr	4, 0, r4, cr8, cr11, {3}
    ea18:			; <UNDEFINED> instruction: 0xf8542a10
    ea1c:	svclt	0x00080008
    ea20:	ldmvs	sl, {r0, r8, sl, sp}^
    ea24:	bcc	44a28c <tcgetattr@plt+0x4461bc>
    ea28:			; <UNDEFINED> instruction: 0x9018f8d4
    ea2c:	ldrmi	r9, [r1, #517]	; 0x205
    ea30:			; <UNDEFINED> instruction: 0xf109bf08
    ea34:	blx	2dd23a <tcgetattr@plt+0x2d916a>
    ea38:	blls	1cd64c <tcgetattr@plt+0x1c957c>
    ea3c:			; <UNDEFINED> instruction: 0xf850585e
    ea40:	ldmdavs	r0!, {r0, r1, r3, ip}
    ea44:	svc	0x00a8f7f4
    ea48:	andne	pc, r8, r4, asr r8	; <UNPREDICTABLE>
    ea4c:	ldrbmi	r9, [r9], #-2565	; 0xfffff5fb
    ea50:	stmdavs	r9, {r4, r5, r6, fp, sp, lr}^
    ea54:	svc	0x00a0f7f4
    ea58:	andne	pc, r8, r4, asr r8	; <UNPREDICTABLE>
    ea5c:	ldrbmi	r9, [r9], #-2565	; 0xfffff5fb
    ea60:	stmvs	r9, {r4, r5, r7, fp, sp, lr}
    ea64:	svc	0x0098f7f4
    ea68:	andne	pc, r8, r4, asr r8	; <UNPREDICTABLE>
    ea6c:	ldrbmi	r9, [r9], #-2565	; 0xfffff5fb
    ea70:	stmiavs	r9, {r4, r5, r6, r7, fp, sp, lr}^
    ea74:	svc	0x0090f7f4
    ea78:	andne	pc, r8, r4, asr r8	; <UNPREDICTABLE>
    ea7c:	ldrbmi	r9, [r9], #-2565	; 0xfffff5fb
    ea80:	stmdbvs	r9, {r4, r5, r8, fp, sp, lr}
    ea84:	svc	0x0088f7f4
    ea88:	andcc	pc, r8, r4, asr r8	; <UNPREDICTABLE>
    ea8c:	ldrbmi	r9, [fp], #-2565	; 0xfffff5fb
    ea90:	ldmdbvs	r9, {r4, r5, r6, r8, fp, sp, lr}^
    ea94:	svc	0x0080f7f4
    ea98:	tstvs	ip, #536870916	; 0x20000004	; <UNPREDICTABLE>
    ea9c:	stmdbvs	r2!, {r0, r1, r5, r6, r7, fp, ip, lr}
    eaa0:	cmnlt	fp, r1, lsl #20
    eaa4:	orrspl	pc, r5, #536870916	; 0x20000004
    eaa8:	addspl	pc, r4, r2, asr #4
    eaac:	sha1c.32	<illegal reg q10.5>, q9, <illegal reg q9.5>
    eab0:	stfpls	f5, [r0], #-580	; 0xfffffdbc
    eab4:			; <UNDEFINED> instruction: 0xf0235661
    eab8:	b	10cf6fc <tcgetattr@plt+0x10cb62c>
    eabc:	vst2.8	{d1-d4}, [r1 :64], r0
    eac0:	movwmi	r7, #45440	; 0xb180
    eac4:	strtmi	r4, [r9], -r0, lsr #12
    eac8:	strbmi	r9, [fp], -r1, lsl #6
    eacc:	cdp	2, 1, cr9, cr8, cr0, {0}
    ead0:			; <UNDEFINED> instruction: 0xf7fb2a10
    ead4:			; <UNDEFINED> instruction: 0xf8dfffb1
    ead8:	vqrshl.s8	<illegal reg q9.5>, q4, q9
    eadc:	ldrbtmi	r6, [fp], #-540	; 0xfffffde4
    eae0:			; <UNDEFINED> instruction: 0xf1016819
    eae4:	stmpl	sl, {r2, r3}
    eae8:	blcc	68f1c <tcgetattr@plt+0x64e4c>
    eaec:	vrhadd.s8	d27, d18, d2
    eaf0:	vqsub.s8	d21, d18, d5
    eaf4:	cfstrspl	mvf5, [sl], {148}	; 0x94
    eaf8:	lfmpl	f7, 1, [r1], {66}	; 0x42
    eafc:			; <UNDEFINED> instruction: 0xf9115d0c
    eb00:			; <UNDEFINED> instruction: 0xf022100c
    eb04:	b	108f348 <tcgetattr@plt+0x108b278>
    eb08:	vst1.8	{d1-d4}, [r1 :64], r4
    eb0c:	movwmi	r7, #41344	; 0xa180
    eb10:	andcc	lr, r0, #3358720	; 0x334000
    eb14:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
    eb18:			; <UNDEFINED> instruction: 0x464b2a10
    eb1c:			; <UNDEFINED> instruction: 0xf0299602
    eb20:			; <UNDEFINED> instruction: 0xf8dfff71
    eb24:	cfcmp32	r3, mvfx8, mvfx0
    eb28:			; <UNDEFINED> instruction: 0x46492a10
    eb2c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    eb30:			; <UNDEFINED> instruction: 0xf029300c
    eb34:			; <UNDEFINED> instruction: 0xf7fefeff
    eb38:			; <UNDEFINED> instruction: 0xf242be32
    eb3c:	stccs	3, cr5, [r0, #-912]	; 0xfffffc70
    eb40:	stmibvs	r2!, {r0, r1, r5, r6, r7, fp, ip, lr}^
    eb44:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    eb48:			; <UNDEFINED> instruction: 0xf6fe429a
    eb4c:	vceq.f32	d26, d2, d24
    eb50:	stmiapl	r3!, {r3, r5, r6, r7, r8, r9, ip, lr}^
    eb54:			; <UNDEFINED> instruction: 0xf73e429a
    eb58:	bne	fe67a3e8 <tcgetattr@plt+0xfe676318>
    eb5c:	andsvs	pc, ip, r2, asr #4
    eb60:	stmdapl	r0!, {r0, r8, ip, sp}
    eb64:	svclt	0x00a842a9
    eb68:	cmnlt	r8, r9, lsr #12
    eb6c:	addspl	pc, r5, r2, asr #4
    eb70:	ldrpl	pc, [r4], r2, asr #4
    eb74:			; <UNDEFINED> instruction: 0xf2425c20
    eb78:	cfstr32pl	mvfx5, [r6, #580]!	; 0x244
    eb7c:			; <UNDEFINED> instruction: 0xf0205765
    eb80:	b	100ebc4 <tcgetattr@plt+0x100aaf4>
    eb84:	vst4.8	{d1-d4}, [r5 :64], r6
    eb88:			; <UNDEFINED> instruction: 0x43287580
    eb8c:	strtmi	r9, [r0], -r0
    eb90:			; <UNDEFINED> instruction: 0xf7fc9105
    eb94:			; <UNDEFINED> instruction: 0xf8dffb29
    eb98:	vrshl.s8	d19, d16, d2
    eb9c:	vqsub.s8	d22, d2, d12
    eba0:	stmdbls	r5, {r3, r5, r6, r7, r9, sl, ip, lr}
    eba4:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    eba8:	andeq	pc, ip, r5, lsl #2
    ebac:	stmibpl	fp!, {r2, r3, r5, r7, fp, ip, lr}
    ebb0:	orrlt	r6, r4, sl, ror #19
    ebb4:	ldrpl	pc, [r5], #578	; 0x242
    ebb8:	ldrpl	pc, [r4], r2, asr #4
    ebbc:	vadd.f32	d21, d2, d28
    ebc0:	stcpl	12, cr5, [lr, #580]!	; 0x244
    ebc4:	andpl	pc, ip, r5, lsl r9	; <UNPREDICTABLE>
    ebc8:	streq	pc, [pc], #-36	; ebd0 <tcgetattr@plt+0xab00>
    ebcc:	ldrne	lr, [r6], #-2628	; 0xfffff5bc
    ebd0:	strvc	pc, [r0, #1029]	; 0x405
    ebd4:	strls	r4, [r0], #-812	; 0xfffffcd4
    ebd8:			; <UNDEFINED> instruction: 0xffdef029
    ebdc:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    ebe0:	uxtah	r4, sl, fp, ror #8
    ebe4:	mvnpl	pc, #536870916	; 0x20000004
    ebe8:	stmiapl	r3!, {r8, sl, fp, sp}^
    ebec:	svclt	0x000869e2
    ebf0:	addsmi	r2, sl, #4194304	; 0x400000
    ebf4:	ldclge	6, cr15, [r3, #1016]	; 0x3f8
    ebf8:	mvnpl	pc, #536870916	; 0x20000004
    ebfc:	addsmi	r5, sl, #14876672	; 0xe30000
    ec00:	stclge	7, cr15, [sp, #248]	; 0xf8
    ec04:	vpmin.s8	d17, d18, d9
    ec08:	tstcc	r1, ip, lsl r0
    ec0c:	adcmi	r5, r9, #32, 16	; 0x200000
    ec10:	strtmi	fp, [r9], -r8, lsr #31
    ec14:	cmnlt	r8, r9, asr #4
    ec18:	addspl	pc, r5, r2, asr #4
    ec1c:	ldrpl	pc, [r4], r2, asr #4
    ec20:			; <UNDEFINED> instruction: 0xf2425c20
    ec24:	cfstr32pl	mvfx5, [r6, #580]!	; 0x244
    ec28:			; <UNDEFINED> instruction: 0xf0205765
    ec2c:	b	100ec70 <tcgetattr@plt+0x100aba0>
    ec30:	vst4.8	{d1-d4}, [r5 :64], r6
    ec34:			; <UNDEFINED> instruction: 0x43287580
    ec38:	strtmi	r9, [r0], -r0
    ec3c:			; <UNDEFINED> instruction: 0xf7fc9105
    ec40:			; <UNDEFINED> instruction: 0xf8dffad3
    ec44:	vqshl.s8	<illegal reg q9.5>, q14, q1
    ec48:	vqsub.s8	d22, d2, d12
    ec4c:	stmdbls	r5, {r3, r5, r6, r7, r9, sl, ip, lr}
    ec50:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    ec54:	andeq	pc, ip, r5, lsl #2
    ec58:	stmibpl	fp!, {r2, r3, r5, r7, fp, ip, lr}
    ec5c:	orrlt	r6, r4, sl, ror #19
    ec60:	ldrpl	pc, [r5], #578	; 0x242
    ec64:	ldrpl	pc, [r4], r2, asr #4
    ec68:	vadd.f32	d21, d2, d28
    ec6c:	stcpl	12, cr5, [lr, #580]!	; 0x244
    ec70:	andpl	pc, ip, r5, lsl r9	; <UNPREDICTABLE>
    ec74:	streq	pc, [pc], #-36	; ec7c <tcgetattr@plt+0xabac>
    ec78:	ldrne	lr, [r6], #-2628	; 0xfffff5bc
    ec7c:	strvc	pc, [r0, #1029]	; 0x405
    ec80:	strls	r4, [r0], #-812	; 0xfffffcd4
    ec84:			; <UNDEFINED> instruction: 0xff88f029
    ec88:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ec8c:	sxtab	r4, r4, fp, ror #8
    ec90:	stmdble	r4, {r1, r8, sl, fp, sp}
    ec94:	tstcs	r3, r8, lsr #12
    ec98:	blx	fef4ad64 <tcgetattr@plt+0xfef46c94>
    ec9c:	stccs	6, cr4, [r1, #-52]	; 0xffffffcc
    eca0:	stccs	0, cr13, [r2, #-340]	; 0xfffffeac
    eca4:	stccs	0, cr13, [r0, #-296]	; 0xfffffed8
    eca8:	cfldrdge	mvd15, [r9, #-504]!	; 0xfffffe08
    ecac:	ldrcc	pc, [r8], #-2271	; 0xfffff721
    ecb0:	ldrbtmi	r6, [fp], #-2464	; 0xfffff660
    ecb4:	stmdbcc	r1, {r0, r3, r4, r6, r7, fp, sp, lr}
    ecb8:	mcr2	7, 3, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    ecbc:	stcllt	7, cr15, [pc, #-1016]!	; e8cc <tcgetattr@plt+0xa7fc>
    ecc0:	rsbmi	fp, r8, #1073741849	; 0x40000019
    ecc4:	stc2	7, cr15, [r8, #-1008]!	; 0xfffffc10
    ecc8:	stcllt	7, cr15, [r9, #-1016]!	; 0xfffffc08
    eccc:	svclt	0x00142d00
    ecd0:	andcs	r4, r1, r8, lsr #12
    ecd4:	stc2	7, cr15, [r0, #-1008]!	; 0xfffffc10
    ecd8:	stcllt	7, cr15, [r1, #-1016]!	; 0xfffffc08
    ecdc:	rscscc	pc, pc, pc, asr #32
    ece0:			; <UNDEFINED> instruction: 0xf100e7f0
    ece4:	strbmi	r0, [r6, #3586]!	; 0xe02
    ece8:	stcge	6, cr15, [r1], {191}	; 0xbf
    ecec:	andne	pc, r8, fp, asr r8	; <UNPREDICTABLE>
    ecf0:			; <UNDEFINED> instruction: 0xf47f2905
    ecf4:	vpadd.i8	q13, q9, q14
    ecf8:			; <UNDEFINED> instruction: 0xf85b416c
    ecfc:	ldmibcs	pc!, {r0, ip}^	; <UNPREDICTABLE>
    ed00:	bcs	9c4e30 <tcgetattr@plt+0x9c0d60>
    ed04:	andeq	pc, r8, r1, lsr #3
    ed08:	tsteq	sl, r7, lsr #32
    ed0c:	streq	pc, [pc, #-5]	; ed0f <tcgetattr@plt+0xac3f>
    ed10:			; <UNDEFINED> instruction: 0xf0062807
    ed14:	sbcslt	r0, r2, #15728640	; 0xf00000
    ed18:	mvnseq	pc, r1
    ed1c:	addseq	pc, r0, #130	; 0x82
    ed20:			; <UNDEFINED> instruction: 0xf043bf98
    ed24:	b	114fb2c <tcgetattr@plt+0x114ba5c>
    ed28:	svclt	0x008c0502
    ed2c:	orreq	pc, r0, #35	; 0x23
    ed30:	streq	pc, [r0, #69]	; 0x45
    ed34:	ldrbtmi	r4, [r0], -lr, lsl #6
    ed38:	bllt	ffd4cd3c <tcgetattr@plt+0xffd48c6c>
    ed3c:	andcs	r4, r0, r3, ror #23
    ed40:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ed44:			; <UNDEFINED> instruction: 0xf7fb3901
    ed48:			; <UNDEFINED> instruction: 0xf7fefe27
    ed4c:	stmibvs	r1!, {r3, r5, r8, sl, fp, ip, sp, pc}
    ed50:			; <UNDEFINED> instruction: 0xf7fb2000
    ed54:			; <UNDEFINED> instruction: 0xf7fefe21
    ed58:			; <UNDEFINED> instruction: 0xf001bd22
    ed5c:	stmdacs	r7, {r0, r1, r2, r3, r9}
    ed60:	andeq	pc, r9, #130	; 0x82
    ed64:	ldrbeq	pc, [r0, #5]!	; <UNPREDICTABLE>
    ed68:	streq	lr, [r2, #-2629]	; 0xfffff5bb
    ed6c:			; <UNDEFINED> instruction: 0xf043bf94
    ed70:			; <UNDEFINED> instruction: 0xf0230340
    ed74:	b	13cfa7c <tcgetattr@plt+0x13cb9ac>
    ed78:			; <UNDEFINED> instruction: 0xf00302c1
    ed7c:			; <UNDEFINED> instruction: 0xf00603bf
    ed80:			; <UNDEFINED> instruction: 0xf00206f0
    ed84:	svclt	0x00980240
    ed88:	streq	pc, [r8, #-69]	; 0xffffffbb
    ed8c:	strtne	lr, [r1], -r6, asr #20
    ed90:			; <UNDEFINED> instruction: 0x46704313
    ed94:	bllt	ff1ccd98 <tcgetattr@plt+0xff1c8cc8>
    ed98:			; <UNDEFINED> instruction: 0xf7ff4670
    ed9c:			; <UNDEFINED> instruction: 0xf1a2bbc3
    eda0:	stmdbcs	r7, {r2, r5, r6, r8}
    eda4:	bcc	f44e5c <tcgetattr@plt+0xf40d8c>
    eda8:	orreq	pc, r0, #67	; 0x43
    edac:	msreq	CPSR_f, r2, lsr #3
    edb0:			; <UNDEFINED> instruction: 0x01094696
    edb4:	streq	pc, [pc, #-5]	; edb7 <tcgetattr@plt+0xace7>
    edb8:	orrseq	pc, r0, r1, lsl #1
    edbc:	b	1060810 <tcgetattr@plt+0x105c740>
    edc0:			; <UNDEFINED> instruction: 0xf0060205
    edc4:	ldrmi	r0, [r5], -pc, lsl #12
    edc8:			; <UNDEFINED> instruction: 0xf1be465a
    edcc:			; <UNDEFINED> instruction: 0xf63f0f1b
    edd0:			; <UNDEFINED> instruction: 0xf819aba9
    edd4:	ldrbeq	r2, [r1], -r2
    edd8:	andsmi	fp, r3, ip, asr #30
    eddc:			; <UNDEFINED> instruction: 0xf7ff4313
    ede0:			; <UNDEFINED> instruction: 0xf1a2bba1
    ede4:	stmdbcs	r9, {r3, r5, r8}
    ede8:	blge	fe3cc6ec <tcgetattr@plt+0xfe3c861c>
    edec:			; <UNDEFINED> instruction: 0xf43f2a30
    edf0:			; <UNDEFINED> instruction: 0xf003ab8b
    edf4:			; <UNDEFINED> instruction: 0xf7ff037f
    edf8:			; <UNDEFINED> instruction: 0xf003bb87
    edfc:			; <UNDEFINED> instruction: 0xe7f803bf
    ee00:	tsteq	lr, r2, lsr #3	; <UNPREDICTABLE>
    ee04:	stmdbcs	r9, {r1, r2, r4, r7, r9, sl, lr}
    ee08:	bcs	9c4e18 <tcgetattr@plt+0x9c0d48>
    ee0c:	blge	fe10c010 <tcgetattr@plt+0xfe107f40>
    ee10:	msreq	CPSR_f, r2, lsr #3
    ee14:	stmdale	r1, {r0, r3, r8, fp, sp}
    ee18:	bicle	r2, sl, r0, lsr sl
    ee1c:	bicsle	r2, r4, r0, lsl #20
    ee20:	ldrbteq	pc, [r0], r6	; <UNPREDICTABLE>
    ee24:	bfi	r4, r3, (invalid: 13:12)
    ee28:			; <UNDEFINED> instruction: 0xf04f2d00
    ee2c:			; <UNDEFINED> instruction: 0x61a30300
    ee30:	qadd16mi	fp, r8, r4
    ee34:			; <UNDEFINED> instruction: 0xf7fa2001
    ee38:			; <UNDEFINED> instruction: 0xf7fefc39
    ee3c:	vfma.f32	d27, d18, d16
    ee40:	stccs	3, cr5, [r1, #-960]	; 0xfffffc40
    ee44:	svclt	0x00b858e3
    ee48:	tstlt	fp, r1, lsl #10
    ee4c:	mvnpl	pc, #536870916	; 0x20000004
    ee50:	ldrmi	r5, [sp], #-2275	; 0xfffff71d
    ee54:	bcs	628d4 <tcgetattr@plt+0x5e804>
    ee58:	andeq	pc, ip, r4, lsl #2
    ee5c:	svclt	0x00b8447e
    ee60:	ldmvs	r4!, {r0, r9, sp}^
    ee64:	addsmi	r6, r4, #7536640	; 0x730000
    ee68:	ldrmi	fp, [r4], -r8, lsr #31
    ee6c:			; <UNDEFINED> instruction: 0xf104429d
    ee70:	svclt	0x00a834ff
    ee74:	ssatmi	r4, #9, sp, lsl #12
    ee78:	strtmi	r3, [r1], -r1, lsl #26
    ee7c:			; <UNDEFINED> instruction: 0xf029462a
    ee80:	ldmdavs	r3!, {r0, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    ee84:	cmpmi	r8, r2, asr #4	; <UNPREDICTABLE>
    ee88:	stmib	r3, {r1, r3, r4, r6, fp, ip, lr}^
    ee8c:	bcs	202ac <tcgetattr@plt+0x1c1dc>
    ee90:	cfstrsge	mvf15, [r5], {62}	; 0x3e
    ee94:	andhi	pc, r1, r3, asr #16
    ee98:	stclt	7, cr15, [r1], {254}	; 0xfe
    ee9c:	stfccd	f3, [r1, #-20]	; 0xffffffec
    eea0:			; <UNDEFINED> instruction: 0x61a54b8c
    eea4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    eea8:			; <UNDEFINED> instruction: 0xf6ff429d
    eeac:	blcc	7a1b4 <tcgetattr@plt+0x760e4>
    eeb0:	ldrt	r6, [ip], #419	; 0x1a3
    eeb4:	tstvs	ip, #536870916	; 0x20000004	; <UNPREDICTABLE>
    eeb8:	stmiapl	r1!, {r0, r2, r5, r6, r7, r8, fp, sp, lr}^
    eebc:	andeq	pc, ip, r4, lsl #2
    eec0:	cmnlt	r9, r3, lsr #19
    eec4:	addspl	pc, r5, #536870916	; 0x20000004
    eec8:	ldrpl	pc, [r4], r2, asr #4
    eecc:			; <UNDEFINED> instruction: 0xf2425ca1
    eed0:	sfmpl	f5, 4, [r6, #580]!	; 0x244
    eed4:			; <UNDEFINED> instruction: 0xf02156a2
    eed8:	b	104f31c <tcgetattr@plt+0x104b24c>
    eedc:	vst4.8	{d1,d3,d5,d7}, [r2 :64], r6
    eee0:	tstmi	r1, #128, 4
    eee4:	stmib	sp, {r9, sp}^
    eee8:	strcs	r5, [r1], #-256	; 0xffffff00
    eeec:	strls	r4, [r2], #-1553	; 0xfffff9ef
    eef0:			; <UNDEFINED> instruction: 0xf02a9305
    eef4:	bmi	1e4d910 <tcgetattr@plt+0x1e49840>
    eef8:	tstvs	ip, r2, asr #4	; <UNPREDICTABLE>
    eefc:	ldrbtmi	r9, [sl], #-2821	; 0xfffff4fb
    ef00:	stmdapl	r1, {r4, fp, sp, lr}^
    ef04:	vand	<illegal reg q13.5>, q1, <illegal reg q12.5>
    ef08:	vqsub.s8	d21, d18, d5
    ef0c:	cfstrspl	mvf5, [r1], {148}	; 0x94
    ef10:	addspl	pc, r1, #536870916	; 0x20000004
    ef14:	strpl	r5, [r2], r4, lsl #26
    ef18:	tsteq	pc, r1, lsr #32	; <UNPREDICTABLE>
    ef1c:	tstne	r4, r1, asr #20
    ef20:	addvc	pc, r0, #33554432	; 0x2000000
    ef24:	stccs	3, cr4, [r0, #-68]	; 0xffffffbc
    ef28:	andcs	sp, r0, #5120	; 0x1400
    ef2c:	smlabtpl	r0, sp, r9, lr
    ef30:			; <UNDEFINED> instruction: 0xf7fb4611
    ef34:			; <UNDEFINED> instruction: 0xf7fafbb9
    ef38:			; <UNDEFINED> instruction: 0xf7fefbdd
    ef3c:	ldmib	r4, {r4, r5, sl, fp, ip, sp, pc}^
    ef40:	b	1554360 <tcgetattr@plt+0x1550290>
    ef44:	suble	r0, sp, r1, lsl #6
    ef48:	vceq.f32	q10, q1, q10
    ef4c:	stmiapl	r2!, {r2, r3, r4, r8, r9, sp, lr}^
    ef50:	andeq	pc, ip, r4, lsl #2
    ef54:	ldmvs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    ef58:	blcc	69138 <tcgetattr@plt+0x65068>
    ef5c:	orrlt	r3, sl, r1, lsl #28
    ef60:	addspl	pc, r5, #536870916	; 0x20000004
    ef64:	lfmpl	f7, 1, [r4], {66}	; 0x42
    ef68:			; <UNDEFINED> instruction: 0xf2425ca2
    ef6c:			; <UNDEFINED> instruction: 0xf8145e91
    ef70:			; <UNDEFINED> instruction: 0xf914c00c
    ef74:			; <UNDEFINED> instruction: 0xf022400e
    ef78:	b	108f7bc <tcgetattr@plt+0x108b6ec>
    ef7c:	vst1.8	{d1-d4}, [r4 :64], ip
    ef80:			; <UNDEFINED> instruction: 0x43227480
    ef84:	stmib	sp, {r0, sl, sp}^
    ef88:	strls	r6, [r2], #-512	; 0xfffffe00
    ef8c:	tstls	r5, sl, lsr #12
    ef90:	blx	dcb040 <tcgetattr@plt+0xdc6f70>
    ef94:	vpadd.i8	q10, q1, q1
    ef98:	stmdbls	r5, {r2, r3, r4, r9, sp, lr}
    ef9c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    efa0:	cfstrscc	mvf0, [r1], {-0}
    efa4:	cmnlt	fp, r3, lsl #17
    efa8:	orrspl	pc, r5, #536870916	; 0x20000004
    efac:	ldrpl	pc, [r4], r2, asr #4
    efb0:	sha1c.32	<illegal reg q10.5>, q9, <illegal reg q1.5>
    efb4:	sfmpl	f5, 4, [r6, #580]	; 0x244
    efb8:			; <UNDEFINED> instruction: 0xf0235682
    efbc:	b	10cfc00 <tcgetattr@plt+0x10cbb30>
    efc0:	vst2.8	{d1-d4}, [r2 :64], r6
    efc4:	tstmi	r3, #128, 4
    efc8:	blle	fed1a3d0 <tcgetattr@plt+0xfed16300>
    efcc:	lfmle	f4, 4, [r2], #660	; 0x294
    efd0:	strtmi	r4, [sl], -r4, asr #28
    efd4:	movwmi	lr, #2509	; 0x9cd
    efd8:	ldmvs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    efdc:			; <UNDEFINED> instruction: 0xf7fb3b01
    efe0:	str	pc, [r8, r3, ror #22]!
    efe4:	blx	ffcccfde <tcgetattr@plt+0xffcc8f0e>
    efe8:	blx	fe14cfda <tcgetattr@plt+0xfe148f0a>
    efec:	bllt	ff60cfec <tcgetattr@plt+0xff608f1c>
    eff0:	vstrcs.16	s12, [r0, #-326]	; 0xfffffeba	; <UNPREDICTABLE>
    eff4:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    eff8:	svclt	0x00481b5b
    effc:			; <UNDEFINED> instruction: 0x61a32300
    f000:	blmi	e8805c <tcgetattr@plt+0xe83f8c>
    f004:	stmibvs	r2!, {r8, sl, fp, sp}
    f008:	svclt	0x0008447b
    f00c:	ldmvs	fp, {r0, r8, sl, sp}^
    f010:	mlsle	sp, sl, r2, r4
    f014:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
    f018:	ldmvs	r2, {r0, r1, r4, fp, sp, lr}^
    f01c:	andeq	pc, ip, r3, lsl #2
    f020:	strmi	r6, [sp], #-2457	; 0xfffff667
    f024:	addsmi	r6, r5, #1073741863	; 0x40000027
    f028:			; <UNDEFINED> instruction: 0xf102bfa4
    f02c:			; <UNDEFINED> instruction: 0x619a32ff
    f030:	ldmibvs	r9, {r1, r3, r4, r6, r7, r8, fp, sp, lr}
    f034:	ldc2l	0, cr15, [lr], #-164	; 0xffffff5c
    f038:	bllt	fec8d038 <tcgetattr@plt+0xfec88f68>
    f03c:			; <UNDEFINED> instruction: 0xf04f2d00
    f040:			; <UNDEFINED> instruction: 0x61a30300
    f044:	qadd16mi	fp, r8, r4
    f048:			; <UNDEFINED> instruction: 0xf7fa2001
    f04c:			; <UNDEFINED> instruction: 0xf7fefb09
    f050:	svclt	0x0000bba6
    f054:	andeq	lr, r4, r8, lsr #13
    f058:	andeq	lr, r4, r8, asr r6
    f05c:	andeq	r2, r3, r6, lsr fp
    f060:	andeq	r2, r3, r0, ror #21
    f064:	andeq	r2, r3, lr, asr #22
    f068:	andeq	lr, r4, r6, asr #10
    f06c:	strdeq	lr, [r4], -sl
    f070:			; <UNDEFINED> instruction: 0x000329b4
    f074:	andeq	lr, r4, r0, asr #9
    f078:			; <UNDEFINED> instruction: 0x0004e4b2
    f07c:	strdeq	lr, [r4], -lr	; <UNPREDICTABLE>
    f080:	andeq	r0, r0, r8, lsr r4
    f084:	andeq	lr, r4, r6, lsr r3
    f088:	andeq	lr, r4, r8, ror #5
    f08c:	andeq	lr, r4, r8, ror r2
    f090:	andeq	r2, r3, r4, ror #13
    f094:	andeq	lr, r4, r0, lsr r2
    f098:	andeq	r0, r0, r8, ror #6
    f09c:	andeq	lr, r4, r2, lsl #4
    f0a0:	andeq	r0, r0, ip, ror r5
    f0a4:	andeq	r2, r3, ip, lsl r6
    f0a8:	andeq	lr, r4, r0, asr #1
    f0ac:	andeq	lr, r4, r4, lsl #1
    f0b0:			; <UNDEFINED> instruction: 0x0004dfba
    f0b4:	andeq	sp, r4, ip, ror #30
    f0b8:	strdeq	sp, [r4], -r4
    f0bc:			; <UNDEFINED> instruction: 0x0004deb8
    f0c0:	andeq	sp, r4, r8, asr #28
    f0c4:	andeq	sp, r4, ip, lsl #28
    f0c8:	andeq	sp, r4, r6, ror #27
    f0cc:	andeq	sp, r4, r8, asr sp
    f0d0:	andeq	sp, r4, ip, lsr ip
    f0d4:	strdeq	sp, [r4], -r4
    f0d8:	muleq	r4, sl, fp
    f0dc:	andeq	sp, r4, r4, asr #22
    f0e0:	strdeq	sp, [r4], -ip
    f0e4:	andeq	sp, r4, r0, asr #21
    f0e8:	muleq	r4, r0, sl
    f0ec:	andeq	sp, r4, r2, lsl #21
    f0f0:			; <UNDEFINED> instruction: 0xf7fc2001
    f0f4:	str	pc, [sp, r7, ror #20]
    f0f8:			; <UNDEFINED> instruction: 0xf7fd46b3
    f0fc:	svclt	0x0000be3e
    f100:	blmi	19a1a9c <tcgetattr@plt+0x199d9cc>
    f104:	push	{r1, r3, r4, r5, r6, sl, lr}
    f108:	strdlt	r4, [r6], #16
    f10c:	stclmi	8, cr5, [r4, #-844]!	; 0xfffffcb4
    f110:	movtls	r6, #22555	; 0x581b
    f114:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f118:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    f11c:	stmdavc	r3, {r0, r1, r2, r5, r6, ip, lr, pc}
    f120:	blcs	1fa0938 <tcgetattr@plt+0x1f9c868>
    f124:	blmi	180322c <tcgetattr@plt+0x17ff15c>
    f128:	ldrbtmi	r2, [fp], #-303	; 0xfffffed1
    f12c:			; <UNDEFINED> instruction: 0x4638681f
    f130:	ldcl	7, cr15, [ip], {244}	; 0xf4
    f134:	blcs	bed1c8 <tcgetattr@plt+0xbe90f8>
    f138:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    f13c:	blne	ff183164 <tcgetattr@plt+0xff17f094>
    f140:			; <UNDEFINED> instruction: 0xf7f44620
    f144:	stcne	14, cr14, [fp], #64	; 0x40
    f148:	strmi	r4, [r6], -r3, lsl #8
    f14c:	ldmdble	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}
    f150:			; <UNDEFINED> instruction: 0xf0034620
    f154:	strmi	pc, [r5], -r7, lsl #26
    f158:	blmi	1421aac <tcgetattr@plt+0x141d9dc>
    f15c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f160:	blls	11691d0 <tcgetattr@plt+0x1165100>
    f164:			; <UNDEFINED> instruction: 0xf040405a
    f168:	strtmi	r8, [r8], -pc, lsl #1
    f16c:	pop	{r1, r2, r6, ip, sp, pc}
    f170:			; <UNDEFINED> instruction: 0xf10d81f0
    f174:	strcc	r0, [r1, #-2068]	; 0xfffff7ec
    f178:	vst1.8	{d20-d22}, [pc :256], r9
    f17c:	strtmi	r7, [sl], -r0, lsl #7
    f180:			; <UNDEFINED> instruction: 0xf7f44640
    f184:	strtmi	lr, [r1], -sl, lsl #25
    f188:	andeq	lr, r5, r8, lsl #22
    f18c:			; <UNDEFINED> instruction: 0xf7f41c72
    f190:			; <UNDEFINED> instruction: 0x4640ec30
    f194:			; <UNDEFINED> instruction: 0xf7f42104
    f198:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    f19c:			; <UNDEFINED> instruction: 0x4640d1d8
    f1a0:	stc2l	0, cr15, [r0], #12
    f1a4:	ldrb	r4, [r7, r5, lsl #12]
    f1a8:	stfnee	f2, [r6], {47}	; 0x2f
    f1ac:	stcl	7, cr15, [r8, #976]!	; 0x3d0
    f1b0:	strmi	r4, [r5], -r6, lsl #5
    f1b4:	stmdacs	r0, {r0, r1, r2, r4, r5, ip, lr, pc}
    f1b8:	movwcs	sp, #76	; 0x4c
    f1bc:	eorvc	r4, fp, r0, lsr r6
    f1c0:	bl	1ecd198 <tcgetattr@plt+0x1ec90c8>
    f1c4:	stmdacs	r0, {r1, r9, sl, lr}
    f1c8:	strcc	sp, [r1, #-76]	; 0xffffffb4
    f1cc:	strls	r4, [r2, #-2103]	; 0xfffff7c9
    f1d0:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
    f1d4:	ldrbtmi	r6, [r8], #-2385	; 0xfffff6af
    f1d8:	andcs	r4, r1, #3392	; 0xd40
    f1dc:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    f1e0:	strls	r9, [r0, #-257]	; 0xfffffeff
    f1e4:	orrpl	pc, r0, pc, asr #8
    f1e8:	svc	0x006cf7f4
    f1ec:	ldmdami	r1!, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    f1f0:			; <UNDEFINED> instruction: 0xf7f44478
    f1f4:			; <UNDEFINED> instruction: 0x4603ed30
    f1f8:	ldmdavc	fp, {r4, r8, ip, sp, pc}
    f1fc:			; <UNDEFINED> instruction: 0xd1a82b00
    f200:	stmiapl	fp!, {r0, r2, r3, r5, r8, r9, fp, lr}^
    f204:			; <UNDEFINED> instruction: 0x4620681c
    f208:	stc	7, cr15, [ip, #976]!	; 0x3d0
    f20c:	ldmdale	sp!, {r2, r4, r5, r6, r7, fp, sp}
    f210:	cfstrsge	mvf9, [r5], {-0}
    f214:			; <UNDEFINED> instruction: 0xf44f4b29
    f218:	strtmi	r7, [r0], -r0, lsl #5
    f21c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    f220:	stcl	7, cr15, [ip, #976]!	; 0x3d0
    f224:	stmdami	r6!, {r2, r4, r7, r8, r9, sl, sp, lr, pc}
    f228:			; <UNDEFINED> instruction: 0xf7f44478
    f22c:			; <UNDEFINED> instruction: 0x4605ed14
    f230:	stmdami	r4!, {r4, r8, r9, ip, sp, pc}
    f234:	stmdbmi	r4!, {r1, sl, ip, sp}
    f238:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
    f23c:	strls	r4, [r2], #-1144	; 0xfffffb88
    f240:	andcs	r4, r1, #2030043136	; 0x79000000
    f244:	strne	lr, [r0, #-2509]	; 0xfffff633
    f248:	orrpl	pc, r0, pc, asr #8
    f24c:			; <UNDEFINED> instruction: 0xf7f44604
    f250:			; <UNDEFINED> instruction: 0xe768ef3a
    f254:	ldmdbmi	lr, {r0, r2, r3, r4, r8, r9, fp, lr}
    f258:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f25c:			; <UNDEFINED> instruction: 0xf7f7681a
    f260:			; <UNDEFINED> instruction: 0xe779fe9f
    f264:			; <UNDEFINED> instruction: 0x46334c1b
    f268:			; <UNDEFINED> instruction: 0x4605491b
    f26c:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    f270:			; <UNDEFINED> instruction: 0xf7f76822
    f274:			; <UNDEFINED> instruction: 0xe76ffe95
    f278:	ldmdbmi	r9, {r3, r4, r8, r9, fp, lr}
    f27c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f280:			; <UNDEFINED> instruction: 0xf7f7681a
    f284:	strb	pc, [r7, -sp, lsl #29]!	; <UNPREDICTABLE>
    f288:	ldc	7, cr15, [r8], {244}	; 0xf4
    f28c:	andcs	r4, r0, r5, lsl r9
    f290:			; <UNDEFINED> instruction: 0xf7f74479
    f294:	svclt	0x0000ff25
    f298:	andeq	r9, r4, r0, asr #18
    f29c:	andeq	r0, r0, r0, asr #6
    f2a0:	andeq	r9, r4, ip, lsr #18
    f2a4:	andeq	r9, r4, sl, lsr #30
    f2a8:	andeq	r9, r4, r8, ror #17
    f2ac:	ldrdeq	sp, [r4], -lr
    f2b0:	andeq	r1, r3, r2, ror lr
    f2b4:	andeq	r1, r3, r4, ror #29
    f2b8:	andeq	r0, r0, r8, lsl r4
    f2bc:	andeq	r1, r3, r6, lsr #29
    f2c0:	andeq	r1, r3, r4, asr #13
    f2c4:	andeq	sp, r4, r8, ror r8
    f2c8:	andeq	r1, r3, r0, lsl lr
    f2cc:	strdeq	r9, [r4], -ip
    f2d0:	andeq	r1, r3, lr, lsr #28
    f2d4:	andeq	r9, r4, r8, ror #27
    f2d8:	andeq	r1, r3, sl, ror #27
    f2dc:	ldrdeq	r9, [r4], -r8
    f2e0:	andeq	r1, r3, lr, lsr #27
    f2e4:	andeq	r1, r3, r0, lsr #28
    f2e8:	svcmi	0x00f8e92d
    f2ec:	strmi	r4, [r7], -lr, lsl #12
    f2f0:	ldc	7, cr15, [r8, #-976]!	; 0xfffffc30
    f2f4:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
    f2f8:	cmplt	r8, #248, 8	; 0xf8000000
    f2fc:	mcrrne	8, 3, r1, r5, cr11
    f300:			; <UNDEFINED> instruction: 0xf8134604
    f304:			; <UNDEFINED> instruction: 0xf1b99c01
    f308:	svclt	0x00180a3a
    f30c:	beq	8b450 <tcgetattr@plt+0x87380>
    f310:	tstlt	lr, #1426063360	; 0x55000000
    f314:			; <UNDEFINED> instruction: 0xf7f44630
    f318:	strmi	lr, [r3], r6, lsr #26
    f31c:	bl	2e0be4 <tcgetattr@plt+0x2dcb14>
    f320:			; <UNDEFINED> instruction: 0xf7f40105
    f324:	strmi	lr, [r5], -sl, ror #23
    f328:	bl	13bf50 <tcgetattr@plt+0x137e80>
    f32c:			; <UNDEFINED> instruction: 0xf10b000a
    f330:	strtmi	r0, [r8], #-513	; 0xfffffdff
    f334:			; <UNDEFINED> instruction: 0xf7f44629
    f338:			; <UNDEFINED> instruction: 0x4639eb30
    f33c:	strtmi	r4, [r8], -r2, lsr #12
    f340:	bl	acd318 <tcgetattr@plt+0xac9248>
    f344:	svceq	0x003af1b9
    f348:	teqcs	sl, #1
    f34c:	strtmi	r5, [r8], -fp, lsr #10
    f350:	svchi	0x00f8e8bd
    f354:			; <UNDEFINED> instruction: 0x46284635
    f358:	svchi	0x00f8e8bd
    f35c:			; <UNDEFINED> instruction: 0xf7f44628
    f360:	strmi	lr, [r5], -lr, lsl #25
    f364:	stmdbne	r3, {r3, r4, r8, ip, sp, pc}
    f368:	andvs	pc, sl, r3, lsl #16
    f36c:	blmi	189308 <tcgetattr@plt+0x185238>
    f370:	stmdbmi	r5, {sp}
    f374:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    f378:			; <UNDEFINED> instruction: 0xf7f74479
    f37c:	svclt	0x0000feb1
    f380:	andeq	r9, r4, ip, asr #14
    f384:	andeq	r0, r0, r4, lsr #7
    f388:	andeq	r3, r3, ip, asr #9
    f38c:	blmi	9e1c2c <tcgetattr@plt+0x9ddb5c>
    f390:	ldrblt	r4, [r0, #1146]!	; 0x47a
    f394:	cfstr32vc	mvfx15, [r5, #-692]	; 0xfffffd4c
    f398:	stcmi	8, cr5, [r5], #-844	; 0xfffffcb4
    f39c:	orrls	r6, r3, #1769472	; 0x1b0000
    f3a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f3a4:	ldrbtmi	r4, [ip], #-2851	; 0xfffff4dd
    f3a8:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    f3ac:	bmi	8bc0e0 <tcgetattr@plt+0x8b8010>
    f3b0:	ldrsbvs	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    f3b4:	ldrdvc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
    f3b8:	bvs	1ca564c <tcgetattr@plt+0x1ca157c>
    f3bc:	cdpls	3, 0, cr9, cr1, cr1, {0}
    f3c0:	eorsvs	r4, r7, lr, lsl fp
    f3c4:	andsvs	r5, sl, r3, ror #17
    f3c8:	cdpge	15, 0, cr10, cr3, cr3, {2}
    f3cc:			; <UNDEFINED> instruction: 0x4632463b
    f3d0:	mrc2	0, 1, pc, cr0, cr4, {0}
    f3d4:	stcle	8, cr2, [r9, #-0]
    f3d8:	bicslt	r6, fp, fp, lsr #16
    f3dc:	stmiapl	r4!, {r3, r4, r8, r9, fp, lr}^
    f3e0:			; <UNDEFINED> instruction: 0x46304639
    f3e4:			; <UNDEFINED> instruction: 0xf876f021
    f3e8:	eorvs	r2, r3, r0, lsl #6
    f3ec:	blmi	3e1c48 <tcgetattr@plt+0x3ddb78>
    f3f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f3f4:	blls	fe0e9464 <tcgetattr@plt+0xfe0e5394>
    f3f8:	tstle	r2, sl, asr r0
    f3fc:	cfstr32vc	mvfx15, [r5, #-52]	; 0xffffffcc
    f400:	blmi	37ebc8 <tcgetattr@plt+0x37aaf8>
    f404:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    f408:	mnfvse	f3, f3
    f40c:	stmiapl	r2!, {r0, r1, r3, r9, fp, lr}
    f410:	bfi	r6, r3, #0, #26
    f414:	blmi	2a1c4c <tcgetattr@plt+0x29db7c>
    f418:	stmiapl	r4!, {r1, r5, r7, fp, ip, lr}^
    f41c:	eorvs	r6, r3, r3, lsl r8
    f420:			; <UNDEFINED> instruction: 0xf7f4e7de
    f424:	svclt	0x0000eb4c
    f428:			; <UNDEFINED> instruction: 0x000496b4
    f42c:	andeq	r0, r0, r0, asr #6
    f430:	muleq	r4, lr, r6
    f434:	andeq	r0, r0, r8, ror #6
    f438:	andeq	r0, r0, ip, ror #6
    f43c:	andeq	r0, r0, r8, asr r3
    f440:	muleq	r0, r4, r5
    f444:	andeq	r9, r4, r4, asr r6
    f448:	muleq	r0, r0, r3
    f44c:	svcmi	0x00f0e92d
    f450:			; <UNDEFINED> instruction: 0xf8df4614
    f454:	vmls.i32	d2, d29, d8[0]
    f458:			; <UNDEFINED> instruction: 0xf8df4dcc
    f45c:	strmi	r3, [r2], r4, asr #9
    f460:			; <UNDEFINED> instruction: 0xf8df447a
    f464:	strmi	r9, [sp], -r0, asr #9
    f468:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    f46c:			; <UNDEFINED> instruction: 0xf8cd681b
    f470:			; <UNDEFINED> instruction: 0xf04f34c4
    f474:	stccs	3, cr0, [r3], {-0}
    f478:	subhi	pc, fp, #0, 4
    f47c:			; <UNDEFINED> instruction: 0xf004e8df
    f480:	subseq	r0, r2, #1342177282	; 0x50000002
    f484:			; <UNDEFINED> instruction: 0xf0002900
    f488:			; <UNDEFINED> instruction: 0xf8df80f3
    f48c:			; <UNDEFINED> instruction: 0xf859349c
    f490:	ldmdavs	fp, {r0, r1, ip, sp}
    f494:			; <UNDEFINED> instruction: 0xf0402b00
    f498:			; <UNDEFINED> instruction: 0xf00380c0
    f49c:			; <UNDEFINED> instruction: 0xf8dffd6f
    f4a0:	ldrbtmi	fp, [fp], #1164	; 0x48c
    f4a4:	ldcle	8, cr2, [sl, #-0]
    f4a8:			; <UNDEFINED> instruction: 0x46284659
    f4ac:	b	10cd484 <tcgetattr@plt+0x10c93b4>
    f4b0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    f4b4:	adchi	pc, r2, r0
    f4b8:			; <UNDEFINED> instruction: 0xf2002c03
    f4bc:	ldm	pc, {r1, r3, r5, r6, r8, pc}^	; <UNPREDICTABLE>
    f4c0:	msreq	SPSR_fsxc, r4, lsl r0
    f4c4:	rsbeq	r0, r2, r7, lsr #2
    f4c8:	stmdbcs	r0, {r0, r1, r2, r5, r8}
    f4cc:	adcshi	pc, r0, r0
    f4d0:	ldrblt	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f4d4:			; <UNDEFINED> instruction: 0xf00344fb
    f4d8:	stmdacs	r0, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    f4dc:			; <UNDEFINED> instruction: 0xf003dce4
    f4e0:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    f4e4:	addshi	pc, r2, r0, asr #6
    f4e8:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f4ec:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    f4f0:	teqlt	fp, fp, lsl r8
    f4f4:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f4f8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    f4fc:	blcs	2d570 <tcgetattr@plt+0x294a0>
    f500:	rschi	pc, r3, r0
    f504:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f508:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    f50c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f510:			; <UNDEFINED> instruction: 0xf8dd681a
    f514:	subsmi	r3, sl, r4, asr #9
    f518:	mvnhi	pc, r0, asr #32
    f51c:	sfmmi	f7, 3, [ip, #52]	; 0x34
    f520:	svchi	0x00f0e8bd
    f524:			; <UNDEFINED> instruction: 0xf0002900
    f528:			; <UNDEFINED> instruction: 0xf8df8178
    f52c:			; <UNDEFINED> instruction: 0x46281414
    f530:	bleq	44b96c <tcgetattr@plt+0x44789c>
    f534:			; <UNDEFINED> instruction: 0xf7f44479
    f538:	ldrbmi	lr, [sl], -lr, asr #19
    f53c:	strmi	r4, [r7], -r9, lsr #12
    f540:			; <UNDEFINED> instruction: 0xf7f42003
    f544:	b	160aac4 <tcgetattr@plt+0x16069f4>
    f548:	strmi	r0, [r6], -r0, lsl #6
    f54c:			; <UNDEFINED> instruction: 0xf003d038
    f550:	stmdacs	r0, {r0, r2, r4, r8, sl, fp, ip, sp, lr, pc}
    f554:	bicshi	pc, r9, r0, asr #6
    f558:			; <UNDEFINED> instruction: 0xf0402f00
    f55c:	mvfcsdm	f0, #2.0
    f560:	vst4.16	{d29-d32}, [pc], r0
    f564:	ldrdcs	r7, [r1, #43]	; 0x2b
    f568:			; <UNDEFINED> instruction: 0xf7f44628
    f56c:	vmlsne.f64	d14, d22, d4
    f570:	teqhi	r8, r0, asr #5	; <UNPREDICTABLE>
    f574:	biclt	pc, ip, #14614528	; 0xdf0000
    f578:	ldrbtmi	r4, [fp], #1584	; 0x630
    f57c:			; <UNDEFINED> instruction: 0xf7f44659
    f580:	strmi	lr, [r7], -r4, lsl #19
    f584:	ldmib	sl, {r4, r6, r7, r8, r9, ip, sp, pc}^
    f588:	bcs	1bde0 <tcgetattr@plt+0x17d10>
    f58c:	ldrbtcc	pc, [pc], r2, lsl #2	; <UNPREDICTABLE>
    f590:	rscshi	pc, pc, r0, asr #6
    f594:	mul	fp, r8, r6
    f598:			; <UNDEFINED> instruction: 0xf898b11e
    f59c:	blcs	29b5a4 <tcgetattr@plt+0x2974d4>
    f5a0:	ldrtmi	sp, [r9], -sl
    f5a4:			; <UNDEFINED> instruction: 0xf7f4200a
    f5a8:	cdpcc	13, 0, cr14, cr1, cr8, {0}
    f5ac:	rscshi	pc, r1, r0, asr #1
    f5b0:	bleq	8d618 <tcgetattr@plt+0x89548>
    f5b4:	rscle	r2, pc, sp, lsl #16
    f5b8:			; <UNDEFINED> instruction: 0xf7f44639
    f5bc:	udf	#20174	; 0x4ece
    f5c0:			; <UNDEFINED> instruction: 0x3010f8db
    f5c4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    f5c8:	svcmi	0x0020f5b3
    f5cc:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    f5d0:			; <UNDEFINED> instruction: 0x3014f8db
    f5d4:	vqdmulh.s<illegal width 8>	d2, d0, d1
    f5d8:			; <UNDEFINED> instruction: 0xf0038109
    f5dc:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    f5e0:	orrhi	pc, r3, r0, asr #6
    f5e4:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    f5e8:	strtmi	r2, [r8], -r1, lsl #2
    f5ec:	bl	fe0cd5c4 <tcgetattr@plt+0xfe0c94f4>
    f5f0:	vmull.p8	<illegal reg q0.5>, d0, d6
    f5f4:			; <UNDEFINED> instruction: 0xf8df80e0
    f5f8:	ldrbtmi	fp, [fp], #848	; 0x350
    f5fc:			; <UNDEFINED> instruction: 0xf0032000
    f600:			; <UNDEFINED> instruction: 0xf003fcd3
    f604:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    f608:	svcge	0x006ef73f
    f60c:	strtmi	r4, [sl], -pc, asr #19
    f610:	ldrbtmi	r2, [r9], #-0
    f614:	stc2l	7, cr15, [r4], {247}	; 0xf7
    f618:	tstcs	r2, r4, ror r7
    f61c:			; <UNDEFINED> instruction: 0xf7f44628
    f620:	stmdacs	r0, {r3, r4, r6, sl, fp, sp, lr, pc}
    f624:	rschi	pc, r8, r0, asr #32
    f628:	msrlt	CPSR_s, #14614528	; 0xdf0000
    f62c:	smmlsr	r2, fp, r4, r4
    f630:	vsubge.f32	s8, s3, s16
    f634:	ldrtmi	r4, [r0], -r8, asr #23
    f638:	msrlt	CPSR_, #14614528	; 0xdf0000
    f63c:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    f640:	andne	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    f644:	orrvs	pc, r0, #1325400064	; 0x4f000000
    f648:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    f64c:			; <UNDEFINED> instruction: 0xf5b21a52
    f650:	svclt	0x00b27f7e
    f654:			; <UNDEFINED> instruction: 0x462a18b7
    f658:			; <UNDEFINED> instruction: 0xf7f44637
    f65c:	blmi	ff049edc <tcgetattr@plt+0xff045e0c>
    f660:	ldrbtmi	r4, [fp], #-1589	; 0xfffff9cb
    f664:	ldmdavc	fp, {r0, r1, r8, r9, fp, lr, pc}
    f668:	rsbsvs	r6, r9, r8, lsr r0
    f66c:			; <UNDEFINED> instruction: 0xe732723b
    f670:			; <UNDEFINED> instruction: 0xf8594bbc
    f674:	ldmdavs	sl, {r0, r1, ip, sp}
    f678:			; <UNDEFINED> instruction: 0xf43f2a00
    f67c:	blmi	feebb390 <tcgetattr@plt+0xfeeb72c0>
    f680:			; <UNDEFINED> instruction: 0xf8596f56
    f684:	ldmdavs	sp, {r0, r1, ip, sp}
    f688:	stmdavc	fp!, {r0, r2, r5, r7, r8, ip, sp, pc}
    f68c:			; <UNDEFINED> instruction: 0x4628b193
    f690:	bl	1a4d668 <tcgetattr@plt+0x1a49598>
    f694:	mvncc	pc, #64, 4
    f698:	stmdale	fp, {r3, r4, r7, r9, lr}
    f69c:	ldmdage	r1!, {r0, r1, r4, r5, r7, r8, r9, fp, lr}
    f6a0:	strpl	lr, [r0], -sp, asr #19
    f6a4:	addvs	pc, r0, #1325400064	; 0x4f000000
    f6a8:	tstcs	r1, fp, ror r4
    f6ac:			; <UNDEFINED> instruction: 0xf7f44605
    f6b0:	strbt	lr, [sl], r6, lsr #23
    f6b4:	blmi	febbab80 <tcgetattr@plt+0xfebb6ab0>
    f6b8:	addvs	pc, r0, #1325400064	; 0x4f000000
    f6bc:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    f6c0:	strls	r4, [r0], -r8, lsr #12
    f6c4:	bl	fe6cd69c <tcgetattr@plt+0xfe6c95cc>
    f6c8:	stccs	6, cr14, [r3], {223}	; 0xdf
    f6cc:	svcge	0x001af63f
    f6d0:			; <UNDEFINED> instruction: 0xf004e8df
    f6d4:	stmdbeq	r2, {r0, r1, r2, r4, r8, fp}
    f6d8:	strtmi	r4, [sl], -r6, lsr #19
    f6dc:	ldrbtmi	r2, [r9], #-0
    f6e0:	mrrc2	7, 15, pc, lr, cr7	; <UNPREDICTABLE>
    f6e4:			; <UNDEFINED> instruction: 0xf89be70e
    f6e8:	blcs	185b6f0 <tcgetattr@plt+0x1857620>
    f6ec:	addhi	pc, r8, r0
    f6f0:	ldrbtmi	r4, [sl], #-2721	; 0xfffff55f
    f6f4:	strtmi	r4, [fp], -r1, lsr #19
    f6f8:	ldrbtmi	r2, [r9], #-0
    f6fc:	mrrc2	7, 15, pc, r0, cr7	; <UNPREDICTABLE>
    f700:	ldmibmi	pc, {r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    f704:	andcs	r4, r0, sl, lsr #12
    f708:			; <UNDEFINED> instruction: 0xf7f74479
    f70c:	ldrbt	pc, [r9], r9, asr #24	; <UNPREDICTABLE>
    f710:			; <UNDEFINED> instruction: 0xf8594b94
    f714:	ldmdavs	lr, {r0, r1, ip, sp}
    f718:	cdpcs	3, 0, cr9, cr0, cr2, {0}
    f71c:			; <UNDEFINED> instruction: 0xf89bd039
    f720:	blcs	185b728 <tcgetattr@plt+0x1857658>
    f724:	sbchi	pc, r5, r0
    f728:			; <UNDEFINED> instruction: 0xf0002c03
    f72c:	ldmdbvs	r3!, {r2, r7, pc}^
    f730:	vstmdble	lr!, {d2-d1}
    f734:	andls	pc, ip, sp, asr #17
    f738:	stcls	6, cr4, [r2], {161}	; 0xa1
    f73c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f740:	vcge.s8	d18, d2, d8
    f744:	blx	e417e <tcgetattr@plt+0xe00ae>
    f748:	ldmpl	r1!, {r3, r8, r9, ip, sp, lr, pc}
    f74c:			; <UNDEFINED> instruction: 0x1e566932
    f750:	ldrle	r5, [r1], #-2251	; 0xfffff735
    f754:	and	r4, r1, sl, lsl r4
    f758:	movwle	r3, #56833	; 0xde01
    f75c:	stcne	8, cr15, [r1, #-72]	; 0xffffffb8
    f760:	rscsle	r2, r9, r0, lsr #18
    f764:			; <UNDEFINED> instruction: 0xf103441e
    f768:			; <UNDEFINED> instruction: 0xf81a3aff
    f76c:	ldrtmi	r0, [r9], -r1, lsl #30
    f770:	stc	7, cr15, [r2], #-976	; 0xfffffc30
    f774:	ldrhle	r4, [r8, #82]!	; 0x52
    f778:	andcs	r4, sl, r9, lsr r6
    f77c:	ldc	7, cr15, [ip], {244}	; 0xf4
    f780:			; <UNDEFINED> instruction: 0xf1086826
    f784:	ldmdbvs	r3!, {r0, fp}^
    f788:	cfldr64le	mvdx4, [r9], {67}	; 0x43
    f78c:			; <UNDEFINED> instruction: 0xf8dd464c
    f790:	ldrtmi	r9, [r8], -ip
    f794:	bl	fea4d76c <tcgetattr@plt+0xfea4969c>
    f798:			; <UNDEFINED> instruction: 0xf0032001
    f79c:	ldr	pc, [lr], r5, lsl #24
    f7a0:	vpadd.i8	q10, q1, q8
    f7a4:	strmi	r1, [r1], -r8, asr #4
    f7a8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    f7ac:	ldmpl	r8, {r0, r1, r3, r4, fp, sp, lr}
    f7b0:			; <UNDEFINED> instruction: 0xf958f00f
    f7b4:	svcge	0x001ae7ed
    f7b8:	andcs	r4, r3, r1, lsr r6
    f7bc:			; <UNDEFINED> instruction: 0xf7f4463a
    f7c0:			; <UNDEFINED> instruction: 0x4684ea70
    f7c4:	ldmib	r7, {r3, r4, r5, r8, fp, ip, sp, pc}^
    f7c8:	ldmib	fp, {r8, r9, sp}^
    f7cc:	addsmi	r0, r9, #0, 2
    f7d0:	addsmi	fp, r0, #8, 30
    f7d4:			; <UNDEFINED> instruction: 0xf8dfd017
    f7d8:	ldrtmi	fp, [r0], -ip, lsr #3
    f7dc:			; <UNDEFINED> instruction: 0xf7f444fb
    f7e0:	smlsd	fp, r4, ip, lr
    f7e4:	ldrdlt	pc, [r0, pc]!	; <UNPREDICTABLE>
    f7e8:			; <UNDEFINED> instruction: 0xe70744fb
    f7ec:	andcs	r4, r0, r7, ror #18
    f7f0:			; <UNDEFINED> instruction: 0xf7f74479
    f7f4:	pkhtb	pc, r5, r5, asr #23	; <UNPREDICTABLE>
    f7f8:			; <UNDEFINED> instruction: 0xb194f8df
    f7fc:			; <UNDEFINED> instruction: 0xe66a44fb
    f800:	ldrbtmi	r4, [sl], #-2660	; 0xfffff59c
    f804:			; <UNDEFINED> instruction: 0xf8dbe776
    f808:	ldmvs	sl!, {r2, r3, ip}^
    f80c:			; <UNDEFINED> instruction: 0xd1e24291
    f810:	ldrtmi	r4, [r0], -r1, ror #12
    f814:	bl	18cd7ec <tcgetattr@plt+0x18c971c>
    f818:	ldmdbmi	pc, {r2, r3, r5, r7, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    f81c:	vpadd.i8	d26, d0, d17
    f820:			; <UNDEFINED> instruction: 0x461832ff
    f824:	andne	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    f828:			; <UNDEFINED> instruction: 0xf7f46809
    f82c:			; <UNDEFINED> instruction: 0xf880eb1c
    f830:			; <UNDEFINED> instruction: 0x460553ff
    f834:			; <UNDEFINED> instruction: 0xf645e679
    f838:			; <UNDEFINED> instruction: 0xf645325c
    f83c:	ldmpl	r1!, {r2, r5, r6, r8, r9, ip, sp}
    f840:	bl	fe865c14 <tcgetattr@plt+0xfe861b44>
    f844:	strbmi	r0, [r1, #-2051]	; 0xfffff7fd
    f848:	svcge	0x0071f77f
    f84c:	ldrdge	pc, [r8], -sp
    f850:			; <UNDEFINED> instruction: 0xf6459403
    f854:	ldmpl	r0!, {r5, r6, r8, r9, ip, sp}^
    f858:			; <UNDEFINED> instruction: 0xf0304440
    f85c:	tstcs	r8, #56064	; 0xdb00	; <UNPREDICTABLE>
    f860:	blx	e9d32 <tcgetattr@plt+0xe5c62>
    f864:			; <UNDEFINED> instruction: 0xf645f101
    f868:	ldmpl	r3!, {r3, r5, r6, r8, r9, ip, sp}^
    f86c:	ldmdapl	ip, {r1, r2, r4, r6, r9, sl, fp, ip}^
    f870:	strtmi	sp, [r2], #-1040	; 0xfffffbf0
    f874:	cdpcc	0, 0, cr14, cr1, cr1, {0}
    f878:			; <UNDEFINED> instruction: 0xf812d30c
    f87c:	blcs	81ec88 <tcgetattr@plt+0x81abb8>
    f880:	strtmi	sp, [r6], #-249	; 0xffffff07
    f884:			; <UNDEFINED> instruction: 0xf8143c01
    f888:	ldrtmi	r0, [r9], -r1, lsl #30
    f88c:	bl	fe54d864 <tcgetattr@plt+0xfe549794>
    f890:	mvnsle	r4, r6, lsr #5
    f894:	andcs	r4, sl, r9, lsr r6
    f898:	bl	fe3cd870 <tcgetattr@plt+0xfe3c97a0>
    f89c:	ldrdvs	pc, [r0], -sl
    f8a0:	cmpcc	ip, #72351744	; 0x4500000	; <UNPREDICTABLE>
    f8a4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    f8a8:	strbmi	r5, [r1, #-2289]	; 0xfffff70f
    f8ac:	stcls	12, cr13, [r3], {209}	; 0xd1
    f8b0:			; <UNDEFINED> instruction: 0x4601e73d
    f8b4:			; <UNDEFINED> instruction: 0xf7f4203e
    f8b8:	blls	ca6c0 <tcgetattr@plt+0xc65f0>
    f8bc:	ldmdbvs	lr, {r0, r1, r3, r4, fp, sp, lr}
    f8c0:	cdpcs	14, 0, cr3, cr0, cr2, {0}
    f8c4:	ldrtmi	sp, [r9], -r5, lsl #26
    f8c8:			; <UNDEFINED> instruction: 0xf7f4203d
    f8cc:	vmovcc.16	d1[1], lr
    f8d0:	ldmdami	r2!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    f8d4:	andcs	r4, r2, #61865984	; 0x3b00000
    f8d8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    f8dc:	ldmdb	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f8e0:	ldmdavs	lr, {r1, r8, r9, fp, ip, pc}
    f8e4:			; <UNDEFINED> instruction: 0xf7f4e720
    f8e8:			; <UNDEFINED> instruction: 0xf8dfe8ea
    f8ec:	ldrbtmi	fp, [fp], #180	; 0xb4
    f8f0:			; <UNDEFINED> instruction: 0xf8dfe5f5
    f8f4:			; <UNDEFINED> instruction: 0x4628b0b0
    f8f8:			; <UNDEFINED> instruction: 0x465944fb
    f8fc:	ldmda	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f900:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    f904:	mrcge	4, 1, APSR_nzcv, cr15, cr15, {3}
    f908:			; <UNDEFINED> instruction: 0xf8dfe678
    f90c:	ldrbtmi	fp, [fp], #156	; 0x9c
    f910:			; <UNDEFINED> instruction: 0xf8dfe5e5
    f914:	ldrbtmi	fp, [fp], #152	; 0x98
    f918:	svclt	0x0000e5dd
    f91c:	andeq	r9, r4, r4, ror #11
    f920:	andeq	r0, r0, r0, asr #6
    f924:	ldrdeq	r9, [r4], -sl
    f928:	strdeq	r0, [r0], -r8
    f92c:	andeq	r5, r3, lr, lsr #18
    f930:	strdeq	r5, [r3], -ip
    f934:	andeq	r0, r0, r8, ror #6
    f938:	andeq	r9, r4, ip, asr fp
    f93c:	andeq	r9, r4, r8, lsr r5
    f940:	strheq	r1, [r3], -r8
    f944:	andeq	r5, r3, r6, asr r8
    f948:	ldrdeq	r5, [r3], -r6
    f94c:	andeq	r1, r3, lr, lsr #22
    f950:	andeq	r1, r3, r8, asr #21
    f954:	andeq	r0, r0, r8, lsl #7
    f958:	andeq	r0, r0, r0, asr #10
    f95c:	andeq	r5, r3, r8, lsl #15
    f960:	muleq	r3, r6, sl
    f964:	andeq	r0, r0, ip, ror #6
    f968:	andeq	r0, r0, ip, ror #9
    f96c:	andeq	r1, r3, ip, asr sl
    f970:	andeq	r1, r3, r6, asr sl
    f974:			; <UNDEFINED> instruction: 0x00031ab2
    f978:	strdeq	r1, [r3], -sl
    f97c:	andeq	r1, r3, sl, ror sl
    f980:	andeq	r1, r3, ip, asr #20
    f984:	strdeq	r5, [r3], -r4
    f988:	andeq	r5, r3, r8, ror #11
    f98c:	andeq	r1, r3, r0, lsr r9
    f990:	ldrdeq	r5, [r3], -r4
    f994:	ldrdeq	r1, [r3], -lr
    f998:	andeq	r0, r0, r0, asr r5
    f99c:	andeq	r1, r3, r2, ror #16
    f9a0:	andeq	r5, r3, r2, ror #9
    f9a4:	ldrdeq	r5, [r3], -r8
    f9a8:	andeq	r5, r3, r2, asr #9
    f9ac:			; <UNDEFINED> instruction: 0x000354ba
    f9b0:			; <UNDEFINED> instruction: 0xf003b570
    f9b4:	strmi	pc, [r5], -r3, ror #21
    f9b8:	b	54d990 <tcgetattr@plt+0x5498c0>
    f9bc:	vstrcs	d4, [r0, #-60]	; 0xffffffc4
    f9c0:	ldrbtmi	r4, [fp], #-2575	; 0xfffff5f1
    f9c4:			; <UNDEFINED> instruction: 0x4604589d
    f9c8:			; <UNDEFINED> instruction: 0xf003dc0f
    f9cc:	stmdavs	sl!, {r0, r1, r2, r8, r9, fp, ip, sp, lr, pc}
    f9d0:	ldmdblt	r8!, {r5, sp, lr}
    f9d4:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    f9d8:	pop	{r0, r1, r3, r8, fp, lr}
    f9dc:	ldrbtmi	r4, [r9], #-112	; 0xffffff90
    f9e0:	blt	ff7cd9c4 <tcgetattr@plt+0xff7c98f4>
    f9e4:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    f9e8:	stmdavs	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    f9ec:	ldmda	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f9f0:	stmdavs	r0!, {r8, ip, sp, pc}
    f9f4:	blx	ff64ba08 <tcgetattr@plt+0xff647938>
    f9f8:	svclt	0x0000e7e7
    f9fc:	andeq	r9, r4, r2, lsl #1
    fa00:	andeq	r0, r0, r0, asr r5
    fa04:	andeq	r4, r3, sl, lsr #15
    fa08:	ldrdeq	r1, [r3], -r6
    fa0c:	andeq	r1, r3, r6, asr #15
    fa10:	addlt	fp, r3, r0, lsr r5
    fa14:	strmi	r4, [r5], -pc, lsl #24
    fa18:	ldrbtmi	r4, [ip], #-2831	; 0xfffff4f1
    fa1c:	stmiapl	r3!, {r0, r8, ip, pc}^
    fa20:			; <UNDEFINED> instruction: 0xf0036818
    fa24:	blmi	38e1a0 <tcgetattr@plt+0x38a0d0>
    fa28:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    fa2c:			; <UNDEFINED> instruction: 0xf9fcf003
    fa30:	strtmi	r9, [r8], -r1, lsl #18
    fa34:	svc	0x007ef7f3
    fa38:	stmiapl	r3!, {r0, r3, r8, r9, fp, lr}^
    fa3c:	ldmdavs	r8, {r0, r2, r9, sl, lr}
    fa40:			; <UNDEFINED> instruction: 0xf9cef003
    fa44:	stmiapl	r3!, {r0, r1, r2, r8, r9, fp, lr}^
    fa48:			; <UNDEFINED> instruction: 0xf0036818
    fa4c:	strtmi	pc, [r8], -sp, ror #19
    fa50:	ldclt	0, cr11, [r0, #-12]!
    fa54:	andeq	r9, r4, sl, lsr #32
    fa58:	andeq	r0, r0, r4, asr r5
    fa5c:	andeq	r0, r0, r8, lsl #6
    fa60:	andeq	r0, r0, r0, lsl #11
    fa64:	ldrdeq	r0, [r0], -r8
    fa68:	svcmi	0x00f0e92d
    fa6c:	stc	6, cr4, [sp, #-16]!
    fa70:	strmi	r8, [sp], -r2, lsl #22
    fa74:	blmi	ff6625dc <tcgetattr@plt+0xff65e50c>
    fa78:	svcmi	0x00d9447a
    fa7c:	ldccs	6, cr15, [ip, #-692]	; 0xfffffd4c
    fa80:	ldmpl	r3, {r3, r4, r6, r7, fp, lr}^
    fa84:	bmi	ff620c88 <tcgetattr@plt+0xff61cbb8>
    fa88:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    fa8c:	bcc	54ddc8 <tcgetattr@plt+0x549cf8>
    fa90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fa94:	ldrbtmi	r4, [fp], #-3029	; 0xfffff42b
    fa98:	ldmdavs	fp, {r1, r3, r4, r5, r7, fp, ip, lr}
    fa9c:	andls	r6, r0, #1114112	; 0x110000
    faa0:			; <UNDEFINED> instruction: 0xf7ff9301
    faa4:	bls	4eb30 <tcgetattr@plt+0x4aa60>
    faa8:			; <UNDEFINED> instruction: 0x60104bd1
    faac:			; <UNDEFINED> instruction: 0xf8574606
    fab0:			; <UNDEFINED> instruction: 0xf8daa003
    fab4:	cmplt	r8, r0
    fab8:	smlalscs	pc, r8, r0, r8	; <UNPREDICTABLE>
    fabc:	bcs	1d9bea4 <tcgetattr@plt+0x1d97dd4>
    fac0:	stmibmi	ip, {r0, r1, r4, r5, r6, ip, lr, pc}^
    fac4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    fac8:	b	ff34daa0 <tcgetattr@plt+0xff3499d0>
    facc:	rsble	r2, pc, r0, lsl #16
    fad0:	cdpmi	6, 12, cr4, cr9, cr0, {1}
    fad4:	blx	54dada <tcgetattr@plt+0x549a0a>
    fad8:	eorsvs	r4, r0, lr, ror r4
    fadc:			; <UNDEFINED> instruction: 0xf0002800
    fae0:	stmibmi	r6, {r0, r1, r4, r5, r6, r7, pc}^
    fae4:			; <UNDEFINED> instruction: 0xf7ff4479
    fae8:	stmdacs	r0, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    faec:	blmi	ff143c94 <tcgetattr@plt+0xff13fbc4>
    faf0:	ldrbtmi	sl, [fp], #-3717	; 0xfffff17b
    faf4:	bcc	44b31c <tcgetattr@plt+0x44724c>
    faf8:	ldrbtmi	r4, [fp], #-3010	; 0xfffff43e
    fafc:	bcc	fe44b324 <tcgetattr@plt+0xfe447254>
    fb00:	ldrbtmi	r4, [fp], #-3009	; 0xfffff43f
    fb04:	strcc	lr, [r2, -sp, asr #19]
    fb08:	ldrtmi	r4, [sl], -r7, lsl #12
    fb0c:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    fb10:			; <UNDEFINED> instruction: 0xf7f34630
    fb14:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    fb18:	tstcs	sl, r7, lsr r0
    fb1c:			; <UNDEFINED> instruction: 0xf7f34630
    fb20:	smlattlt	r8, r6, pc, lr	; <UNPREDICTABLE>
    fb24:	andvc	r2, r3, r0, lsl #6
    fb28:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    fb2c:			; <UNDEFINED> instruction: 0xf44fab45
    fb30:	ldrtmi	r6, [r0], -r0, lsl #2
    fb34:			; <UNDEFINED> instruction: 0xf014464a
    fb38:			; <UNDEFINED> instruction: 0x4605fa7d
    fb3c:	rscle	r2, r4, r0, lsl #16
    fb40:	ldrdlt	pc, [r0], -r9
    fb44:	bne	44b3ac <tcgetattr@plt+0x4472dc>
    fb48:			; <UNDEFINED> instruction: 0xf7f34658
    fb4c:	strmi	lr, [r4], -r4, asr #29
    fb50:	cmple	pc, r0, lsl #16
    fb54:	ldrdcc	pc, [r0], -sl
    fb58:	sbcsle	r2, r6, r0, lsl #22
    fb5c:	stcle	13, cr2, [r4, #-4]
    fb60:			; <UNDEFINED> instruction: 0xf0002d03
    fb64:	vhadd.u8	q12, q8, q4
    fb68:	blmi	fea2fdf8 <tcgetattr@plt+0xfea2bd28>
    fb6c:	stmibmi	r8!, {sp}
    fb70:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    fb74:			; <UNDEFINED> instruction: 0xf7f7681a
    fb78:			; <UNDEFINED> instruction: 0x463afa13
    fb7c:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    fb80:			; <UNDEFINED> instruction: 0xf7f34630
    fb84:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    fb88:	stfmid	f5, [r2, #796]!	; 0x31c
    fb8c:	ldrtmi	r4, [r8], -r4, lsl #12
    fb90:			; <UNDEFINED> instruction: 0xf7f4447d
    fb94:	stmdavs	r8!, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
    fb98:			; <UNDEFINED> instruction: 0xf0002800
    fb9c:			; <UNDEFINED> instruction: 0xf7f3811a
    fba0:	blls	8b7d0 <tcgetattr@plt+0x87700>
    fba4:	eorvs	r4, fp, r0, lsr #12
    fba8:	stmdavc	r2, {r2, r5, sp, lr, pc}^
    fbac:	orrle	r2, r8, r4, ror sl
    fbb0:			; <UNDEFINED> instruction: 0x46314899
    fbb4:			; <UNDEFINED> instruction: 0xf7ff4478
    fbb8:	blls	4ea1c <tcgetattr@plt+0x4a94c>
    fbbc:	usada8	r7, r8, r0, r6
    fbc0:	ldmdavs	r6!, {r1, r2, r4, r7, r8, r9, fp, lr}
    fbc4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    fbc8:	rsbsle	r2, sp, r0, lsl #28
    fbcc:	blmi	fe53e120 <tcgetattr@plt+0xfe53a050>
    fbd0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    fbd4:			; <UNDEFINED> instruction: 0x4631b130
    fbd8:	mrc	7, 3, APSR_nzcv, cr12, cr3, {7}
    fbdc:	movweq	lr, #2645	; 0xa55
    fbe0:	addhi	pc, r3, r0
    fbe4:			; <UNDEFINED> instruction: 0xf7f34630
    fbe8:	blmi	fe3cb788 <tcgetattr@plt+0xfe3c76b8>
    fbec:	bls	57bf8 <tcgetattr@plt+0x53b28>
    fbf0:	andsvs	r4, sl, fp, ror r4
    fbf4:	blmi	1e6262c <tcgetattr@plt+0x1e5e55c>
    fbf8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fbfc:			; <UNDEFINED> instruction: 0xf8dd681a
    fc00:	subsmi	r3, sl, r4, lsl sl
    fc04:	rschi	pc, r3, r0, asr #32
    fc08:	ldccs	6, cr15, [ip, #-52]	; 0xffffffcc
    fc0c:	blhi	caf08 <tcgetattr@plt+0xc6e38>
    fc10:	svchi	0x00f0e8bd
    fc14:	bne	fe44b47c <tcgetattr@plt+0xfe4473ac>
    fc18:			; <UNDEFINED> instruction: 0xf7f34658
    fc1c:			; <UNDEFINED> instruction: 0x4601ee5c
    fc20:			; <UNDEFINED> instruction: 0xf8dab970
    fc24:	blcs	1bc2c <tcgetattr@plt+0x17b5c>
    fc28:	svcge	0x006ff43f
    fc2c:	rsbsle	r2, r5, r2, lsl #26
    fc30:	ldmdbmi	pc!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    fc34:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    fc38:			; <UNDEFINED> instruction: 0xf7f7681a
    fc3c:			; <UNDEFINED> instruction: 0xe764f9b1
    fc40:	ldrbmi	r9, [r8], -r2, lsl #18
    fc44:	mcr	7, 2, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
    fc48:			; <UNDEFINED> instruction: 0xf8dab988
    fc4c:	blcs	1bc54 <tcgetattr@plt+0x17b84>
    fc50:	svcge	0x005bf43f
    fc54:	blcs	57808 <tcgetattr@plt+0x53738>
    fc58:	bmi	1dc6214 <tcgetattr@plt+0x1dc2144>
    fc5c:	ldmdbmi	r6!, {r0, r1, r3, r4, r6, r9, sl, lr}^
    fc60:	ldrbtmi	r2, [sl], #-0
    fc64:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
    fc68:			; <UNDEFINED> instruction: 0xf99af7f7
    fc6c:	ldmdbmi	r3!, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}^
    fc70:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    fc74:	mcr	7, 1, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
    fc78:	rscle	r2, r6, r0, lsl #16
    fc7c:			; <UNDEFINED> instruction: 0x46584970
    fc80:			; <UNDEFINED> instruction: 0xf7f34479
    fc84:	stmdacs	r0, {r3, r5, r9, sl, fp, sp, lr, pc}
    fc88:	svcge	0x003ff47f
    fc8c:	ldrbtmi	r4, [ip], #-3181	; 0xfffff393
    fc90:	blcs	2a9d24 <tcgetattr@plt+0x2a5c54>
    fc94:	svcge	0x0039f73f
    fc98:			; <UNDEFINED> instruction: 0xf8d94601
    fc9c:	movwcc	r0, #4100	; 0x1004
    fca0:			; <UNDEFINED> instruction: 0xf7ff6023
    fca4:	stmdavs	r3!, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    fca8:	eorvs	r3, r3, r1, lsl #22
    fcac:	stccc	7, cr14, [r1, #-180]	; 0xffffff4c
    fcb0:	eoreq	pc, r5, r9, asr r8	; <UNPREDICTABLE>
    fcb4:	stc2l	0, cr15, [r6], #140	; 0x8c
    fcb8:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
    fcbc:	stc2l	0, cr15, [r2], #140	; 0x8c
    fcc0:			; <UNDEFINED> instruction: 0xf0224620
    fcc4:			; <UNDEFINED> instruction: 0xe720f851
    fcc8:	ldrbtmi	r4, [fp], #-2912	; 0xfffff4a0
    fccc:	blcs	29d40 <tcgetattr@plt+0x25c70>
    fcd0:	blmi	1504304 <tcgetattr@plt+0x1500234>
    fcd4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    fcd8:	addle	r2, r6, r0, lsl #16
    fcdc:			; <UNDEFINED> instruction: 0xf7f34621
    fce0:	b	144b4d0 <tcgetattr@plt+0x1447400>
    fce4:	orrle	r0, r0, r5, lsl #6
    fce8:	ldmdbmi	r9, {r1, r2, r5, r9, sl, lr}^
    fcec:	andcs	r4, r0, r2, lsr r6
    fcf0:			; <UNDEFINED> instruction: 0xf7f74479
    fcf4:			; <UNDEFINED> instruction: 0xf8d9f9f5
    fcf8:	ldmdavc	sl, {r2, ip, sp}
    fcfc:			; <UNDEFINED> instruction: 0xf47f2a2d
    fd00:	ldmdavc	sl, {r2, r4, r5, r8, r9, sl, fp, sp, pc}^
    fd04:			; <UNDEFINED> instruction: 0xf47f2a6e
    fd08:	ldmvc	fp, {r4, r5, r8, r9, sl, fp, sp, pc}
    fd0c:			; <UNDEFINED> instruction: 0xf47f2b00
    fd10:			; <UNDEFINED> instruction: 0xf8d9af2c
    fd14:			; <UNDEFINED> instruction: 0xf0230008
    fd18:			; <UNDEFINED> instruction: 0xe6f6fcb5
    fd1c:	ldrdeq	pc, [r4], -r9
    fd20:			; <UNDEFINED> instruction: 0xf7f3220a
    fd24:			; <UNDEFINED> instruction: 0xf44fedf0
    fd28:	tstcs	r1, sl, ror r3
    fd2c:			; <UNDEFINED> instruction: 0xf000fb03
    fd30:			; <UNDEFINED> instruction: 0xf934f022
    fd34:			; <UNDEFINED> instruction: 0xf8d9e6e9
    fd38:			; <UNDEFINED> instruction: 0xf1b88004
    fd3c:			; <UNDEFINED> instruction: 0xf43f0f00
    fd40:			; <UNDEFINED> instruction: 0xf04faee4
    fd44:			; <UNDEFINED> instruction: 0xf8980b00
    fd48:	blcs	1bd50 <tcgetattr@plt+0x17c80>
    fd4c:	mrcge	4, 6, APSR_nzcv, cr13, cr15, {1}
    fd50:			; <UNDEFINED> instruction: 0x4640217c
    fd54:	svc	0x000cf7f3
    fd58:	tstlt	r8, r4, lsl #12
    fd5c:	bllt	8dd74 <tcgetattr@plt+0x89ca4>
    fd60:			; <UNDEFINED> instruction: 0xf7f44640
    fd64:	cdpne	8, 4, cr14, cr2, cr0, {0}
    fd68:	andcc	pc, r2, r8, lsl r8	; <UNPREDICTABLE>
    fd6c:	andle	r2, fp, sl, lsr #22
    fd70:	ldrdne	pc, [r0], -sl
    fd74:	mvnscc	r4, r0, asr #12
    fd78:	stc	7, cr15, [ip, #972]!	; 0x3cc
    fd7c:	stfcsd	f3, [r0], {112}	; 0x70
    fd80:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    fd84:	ldrb	r4, [lr, r0, lsr #13]
    fd88:	andle	r2, r7, r1, lsl #16
    fd8c:	ldrdne	pc, [r0], -sl
    fd90:	mvnscc	r4, r0, asr #12
    fd94:	stmdb	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fd98:	mvnsle	r2, r0, lsl #16
    fd9c:	mulcc	r0, r8, r8
    fda0:			; <UNDEFINED> instruction: 0xf43f2b00
    fda4:	stcls	14, cr10, [r0], {178}	; 0xb2
    fda8:	ldrdeq	pc, [r8], -r9
    fdac:			; <UNDEFINED> instruction: 0xf7ff6821
    fdb0:	vstrcs	s30, [r4, #-620]	; 0xfffffd94
    fdb4:			; <UNDEFINED> instruction: 0xf47f6020
    fdb8:	blmi	9bb860 <tcgetattr@plt+0x9b7790>
    fdbc:			; <UNDEFINED> instruction: 0xf8d99a03
    fdc0:	ldmpl	r4, {r2, r3}^
    fdc4:			; <UNDEFINED> instruction: 0xf7ff6821
    fdc8:	eorvs	pc, r0, pc, lsl #21
    fdcc:			; <UNDEFINED> instruction: 0xf7f3e69d
    fdd0:			; <UNDEFINED> instruction: 0xf7f4ee76
    fdd4:	svclt	0x0000e94e
    fdd8:	andeq	r8, r4, ip, asr #31
    fddc:	andeq	r0, r0, r0, asr #6
    fde0:	andeq	r8, r4, r0, asr #31
    fde4:	andeq	r1, r3, ip, lsr r7
    fde8:	andeq	r0, r0, r8, ror #7
    fdec:			; <UNDEFINED> instruction: 0x000495be
    fdf0:	andeq	r0, r0, r8, ror #6
    fdf4:	andeq	r1, r3, r6, lsl #14
    fdf8:	andeq	r9, r4, ip, ror r5
    fdfc:	andeq	r6, r3, r0, lsl #25
    fe00:	andeq	r1, r3, lr, ror r7
    fe04:	andeq	r1, r3, r2, lsr #15
    fe08:	andeq	r1, r3, lr, asr #15
    fe0c:	andeq	r9, r4, r4, ror #9
    fe10:	andeq	r1, r3, r6, lsl #14
    fe14:	andeq	r9, r4, r4, asr #9
    fe18:	andeq	r1, r3, r0, lsr #12
    fe1c:	andeq	ip, r4, ip, ror #29
    fe20:	andeq	r0, r0, r0, lsr r4
    fe24:	andeq	r9, r4, r4, ror #8
    fe28:	andeq	r8, r4, ip, asr #28
    fe2c:	andeq	r9, r4, r0, lsr #8
    fe30:	andeq	r1, r3, lr, ror #12
    fe34:	strdeq	r9, [r4], -r2
    fe38:	andeq	r1, r3, r4, lsl #13
    fe3c:	andeq	r1, r3, sl, ror #12
    fe40:	muleq	r3, r0, r6
    fe44:	andeq	ip, r4, r2, lsr #28
    fe48:	andeq	r0, r3, r6, lsr r7
    fe4c:	andeq	ip, r4, r6, ror #27
    fe50:	andeq	r1, r3, r8, ror #10
    fe54:	andeq	r0, r0, ip, lsl #10
    fe58:	blmi	e62740 <tcgetattr@plt+0xe5e670>
    fe5c:	mvnsmi	lr, sp, lsr #18
    fe60:	cfldrsmi	mvf4, [r8], #-488	; 0xfffffe18
    fe64:	stceq	6, cr15, [r8, #-692]	; 0xfffffd4c
    fe68:	pkhtbmi	r5, r0, r3, asr #17
    fe6c:	svcmi	0x0036447c
    fe70:			; <UNDEFINED> instruction: 0xf8cd681b
    fe74:			; <UNDEFINED> instruction: 0xf04f3804
    fe78:	stmdavs	r6!, {r8, r9}
    fe7c:			; <UNDEFINED> instruction: 0xf940f7ff
    fe80:	eorvs	r4, r0, pc, ror r4
    fe84:	suble	r2, r4, r0, lsl #16
    fe88:	ldrbtmi	r4, [r9], #-2352	; 0xfffff6d0
    fe8c:	stc2l	7, cr15, [r0, #1020]	; 0x3fc
    fe90:	teqlt	r0, #5242880	; 0x500000
    fe94:	and	sl, r4, r1, lsl #24
    fe98:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    fe9c:			; <UNDEFINED> instruction: 0xf7ff4620
    fea0:			; <UNDEFINED> instruction: 0x462afa75
    fea4:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    fea8:			; <UNDEFINED> instruction: 0xf7f34620
    feac:	stmdacs	r0, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    feb0:	stfmid	f5, [r7], #-968	; 0xfffffc38
    feb4:			; <UNDEFINED> instruction: 0xf7f44628
    feb8:	ldrbtmi	lr, [ip], #-2072	; 0xfffff7e8
    febc:	stmdacs	r0, {r5, fp, sp, lr}
    fec0:			; <UNDEFINED> instruction: 0xf7f3d03a
    fec4:	eorvs	lr, r6, r8, ror sp
    fec8:	blmi	762758 <tcgetattr@plt+0x75e688>
    fecc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fed0:			; <UNDEFINED> instruction: 0xf8dd681a
    fed4:	subsmi	r3, sl, r4, lsl #16
    fed8:			; <UNDEFINED> instruction: 0xf60dd127
    fedc:	pop	{r3, r8, sl, fp}
    fee0:	stmdavs	r4!, {r4, r5, r6, r7, r8, pc}
    fee4:	blmi	73c59c <tcgetattr@plt+0x7384cc>
    fee8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    feec:	blmi	6fe560 <tcgetattr@plt+0x6fa490>
    fef0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    fef4:			; <UNDEFINED> instruction: 0x4621b118
    fef8:	stcl	7, cr15, [ip], #972	; 0x3cc
    fefc:	blmi	63c5e4 <tcgetattr@plt+0x638514>
    ff00:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    ff04:			; <UNDEFINED> instruction: 0xf7f3b108
    ff08:	blmi	5cb468 <tcgetattr@plt+0x5c7398>
    ff0c:	andsvs	r4, lr, fp, ror r4
    ff10:			; <UNDEFINED> instruction: 0x4644e7da
    ff14:			; <UNDEFINED> instruction: 0xf7f3e7e7
    ff18:	ldmdbmi	r3, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    ff1c:	ldrtmi	r4, [r2], -r3, lsr #12
    ff20:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    ff24:			; <UNDEFINED> instruction: 0xf83cf7f7
    ff28:			; <UNDEFINED> instruction: 0xf7f3e7e9
    ff2c:	stmdbmi	pc, {r3, r6, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    ff30:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    ff34:			; <UNDEFINED> instruction: 0xf8d4f7f7
    ff38:	ldm	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ff3c:	andeq	r8, r4, r4, ror #23
    ff40:	andeq	r0, r0, r0, asr #6
    ff44:	andeq	r9, r4, r8, ror #3
    ff48:	andeq	r8, r4, r4, asr #23
    ff4c:	ldrdeq	r6, [r3], -sl
    ff50:	muleq	r4, sl, r1
    ff54:	andeq	r8, r4, r8, ror fp
    ff58:	andeq	ip, r4, r8, asr #23
    ff5c:	andeq	r0, r0, r0, lsr r4
    ff60:	andeq	r9, r4, r4, asr r1
    ff64:	andeq	r9, r4, r8, asr #2
    ff68:	strdeq	r1, [r3], -r8
    ff6c:	andeq	r1, r3, r6, lsr #6
    ff70:	cfstr32mi	mvfx11, [fp], {16}
    ff74:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    ff78:			; <UNDEFINED> instruction: 0xdc072b0a
    ff7c:	eorvs	r3, r3, r1, lsl #6
    ff80:			; <UNDEFINED> instruction: 0xff6af7ff
    ff84:	blcc	6a018 <tcgetattr@plt+0x65f48>
    ff88:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    ff8c:	andcs	r4, r0, r5, lsl #22
    ff90:	ldrbtmi	r4, [fp], #-2309	; 0xfffff6fb
    ff94:			; <UNDEFINED> instruction: 0x4010e8bd
    ff98:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    ff9c:	stmdalt	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ffa0:	andeq	ip, r4, ip, lsr fp
    ffa4:	andeq	r9, r4, r2, asr #1
    ffa8:	muleq	r3, r0, r3
    ffac:	addlt	fp, r5, r0, lsr r5
    ffb0:			; <UNDEFINED> instruction: 0x46054c11
    ffb4:	ldrbtmi	r4, [ip], #-2833	; 0xfffff4ef
    ffb8:	smlabtcs	r2, sp, r9, lr
    ffbc:	stmiapl	r3!, {r0, ip, pc}^
    ffc0:			; <UNDEFINED> instruction: 0xf0026818
    ffc4:	blmi	3cfc00 <tcgetattr@plt+0x3cbb30>
    ffc8:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    ffcc:			; <UNDEFINED> instruction: 0xff2cf002
    ffd0:	ldrdcs	lr, [r2, -sp]
    ffd4:			; <UNDEFINED> instruction: 0xf7f34628
    ffd8:	blmi	2cba18 <tcgetattr@plt+0x2c7948>
    ffdc:	strmi	r5, [r5], -r3, ror #17
    ffe0:			; <UNDEFINED> instruction: 0xf0026818
    ffe4:	blmi	24fbe0 <tcgetattr@plt+0x24bb10>
    ffe8:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    ffec:			; <UNDEFINED> instruction: 0xff1cf002
    fff0:	andlt	r4, r5, r8, lsr #12
    fff4:	svclt	0x0000bd30
    fff8:	andeq	r8, r4, lr, lsl #21
    fffc:	andeq	r0, r0, r4, asr r5
   10000:	andeq	r0, r0, r8, lsl #6
   10004:	andeq	r0, r0, r0, lsl #11
   10008:	ldrdeq	r0, [r0], -r8
   1000c:	svcmi	0x00f0e92d
   10010:	sfmmi	f2, 2, [ip], {-0}
   10014:	blmi	133c288 <tcgetattr@plt+0x13381b8>
   10018:	ldrbtmi	r4, [ip], #-1674	; 0xfffff976
   1001c:	pkhbtmi	r4, r1, r1, lsl #12
   10020:	mcrrmi	8, 14, r5, sl, cr3
   10024:	tstls	r9, #1769472	; 0x1b0000
   10028:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1002c:			; <UNDEFINED> instruction: 0xffbef7ff
   10030:	mcrne	4, 0, r4, cr6, cr12, {3}
   10034:	bge	c6df4 <tcgetattr@plt+0xc2d24>
   10038:	andcs	r4, r3, r1, lsr r6
   1003c:	mrc	7, 1, APSR_nzcv, cr0, cr3, {7}
   10040:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   10044:			; <UNDEFINED> instruction: 0xf8ddd159
   10048:			; <UNDEFINED> instruction: 0x4658b034
   1004c:	mrc	7, 0, APSR_nzcv, cr6, cr3, {7}
   10050:	stmdacs	r0, {r0, r2, r9, sl, lr}
   10054:			; <UNDEFINED> instruction: 0xf7f3d06a
   10058:	ldrbmi	lr, [sl], -r6, asr #29
   1005c:	andvs	r4, r7, r9, lsr #12
   10060:	ldrtmi	r4, [r0], -r0, lsl #13
   10064:	ldcl	7, cr15, [r2], #-972	; 0xfffffc34
   10068:	strmi	r4, [r4], -r3, lsl #11
   1006c:	b	844130 <tcgetattr@plt+0x840060>
   10070:	ldmdbmi	r7!, {r5, r6, r7, sl, ip, sp, lr}
   10074:	ldrdeq	pc, [r0], -r8
   10078:	ldrbtmi	r4, [r9], #-1611	; 0xfffff9b5
   1007c:			; <UNDEFINED> instruction: 0xf7f64622
   10080:	ldrtmi	pc, [r0], -pc, lsl #31	; <UNPREDICTABLE>
   10084:	stmda	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10088:			; <UNDEFINED> instruction: 0xf8ca2c00
   1008c:	ldcle	0, cr4, [r2, #-0]
   10090:	andcs	r1, sp, fp, ror #28
   10094:	and	r1, r1, sl, lsl r9
   10098:	mulle	ip, r3, r2
   1009c:	svcne	0x0001f813
   100a0:	mvnsle	r2, sl, lsl #18
   100a4:	mulle	r3, sp, r2
   100a8:	stcne	8, cr15, [r1], {19}
   100ac:	rscsle	r2, r3, sp, lsl #18
   100b0:	mulsvc	r8, r3, r2
   100b4:	bmi	a04884 <tcgetattr@plt+0xa007b4>
   100b8:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
   100bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   100c0:	subsmi	r9, sl, r9, lsl fp
   100c4:			; <UNDEFINED> instruction: 0x4628d130
   100c8:	pop	{r0, r1, r3, r4, ip, sp, pc}
   100cc:			; <UNDEFINED> instruction: 0xf10d8ff0
   100d0:	andcs	r0, r1, #-1073741823	; 0xc0000001
   100d4:			; <UNDEFINED> instruction: 0xf7f34630
   100d8:	stmdacs	r0, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
   100dc:	stcle	6, cr4, [r6, #-224]	; 0xffffff20
   100e0:			; <UNDEFINED> instruction: 0x4623491d
   100e4:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   100e8:			; <UNDEFINED> instruction: 0xff5af7f6
   100ec:	ldmdbmi	fp, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   100f0:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   100f4:			; <UNDEFINED> instruction: 0xff54f7f6
   100f8:			; <UNDEFINED> instruction: 0xf7f3e7c3
   100fc:	ldmdbmi	r8, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   10100:	strcs	r4, [r0, #-1610]	; 0xfffff9b6
   10104:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   10108:			; <UNDEFINED> instruction: 0xff4af7f6
   1010c:			; <UNDEFINED> instruction: 0xf7f34630
   10110:			; <UNDEFINED> instruction: 0xe7d0efbc
   10114:	mcr	7, 3, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
   10118:			; <UNDEFINED> instruction: 0x464a4912
   1011c:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
   10120:			; <UNDEFINED> instruction: 0xf7f66800
   10124:			; <UNDEFINED> instruction: 0xe7c6ff3d
   10128:	stcl	7, cr15, [r8], {243}	; 0xf3
   1012c:			; <UNDEFINED> instruction: 0xf7f34630
   10130:	blmi	38bfe8 <tcgetattr@plt+0x387f18>
   10134:	strtmi	r4, [r8], -sp, lsl #18
   10138:	ldrbtmi	r5, [r9], #-2274	; 0xfffff71e
   1013c:			; <UNDEFINED> instruction: 0xff30f7f6
   10140:	svclt	0x0000e7b9
   10144:	andeq	r8, r4, sl, lsr #20
   10148:	andeq	r0, r0, r0, asr #6
   1014c:	andeq	r8, r4, r4, lsl sl
   10150:	strdeq	r1, [r3], -lr
   10154:	andeq	r8, r4, sl, lsl #19
   10158:	andeq	r1, r3, lr, lsr #5
   1015c:	ldrdeq	r1, [r3], -lr
   10160:	andeq	r1, r3, ip, asr r2
   10164:	andeq	r1, r3, lr, lsr #4
   10168:	andeq	r0, r0, r4, lsr #7
   1016c:	andeq	r2, r3, sl, lsl #14
   10170:	blmi	11a2a8c <tcgetattr@plt+0x119e9bc>
   10174:	push	{r1, r3, r4, r5, r6, sl, lr}
   10178:	strdlt	r4, [r9], r0
   1017c:			; <UNDEFINED> instruction: 0x460558d3
   10180:	strmi	sl, [pc], -r5, lsl #16
   10184:	movwls	r6, #30747	; 0x781b
   10188:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1018c:	mrc	7, 5, APSR_nzcv, cr2, cr3, {7}
   10190:	ldrbtmi	r4, [lr], #-3647	; 0xfffff1c1
   10194:	cmnle	r9, r0, lsl #16
   10198:	mrc	7, 6, APSR_nzcv, cr0, cr3, {7}
   1019c:	strmi	r1, [r4], -r3, asr #24
   101a0:	cmnlt	r8, sp, lsr r0
   101a4:			; <UNDEFINED> instruction: 0xf7f39805
   101a8:	stcls	15, cr14, [r6], {112}	; 0x70
   101ac:	blmi	de2a98 <tcgetattr@plt+0xdde9c8>
   101b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   101b4:	blls	1ea224 <tcgetattr@plt+0x1e6154>
   101b8:	qdsuble	r4, sl, r2
   101bc:	andlt	r4, r9, r0, lsr #12
   101c0:	mvnshi	lr, #12386304	; 0xbd0000
   101c4:			; <UNDEFINED> instruction: 0xf04f4a34
   101c8:	mcrvs	1, 7, r3, cr13, cr15, {7}
   101cc:	ldmpl	r2!, {r0, r1, r4, r5, r8, r9, fp, lr}
   101d0:	ldmpl	r2!, {r0, r2, r4, sp, lr}^
   101d4:	andsvs	r4, r0, r2, lsr fp
   101d8:			; <UNDEFINED> instruction: 0x601958f3
   101dc:	svc	0x0054f7f3
   101e0:			; <UNDEFINED> instruction: 0xf7f39805
   101e4:			; <UNDEFINED> instruction: 0x4620ec96
   101e8:	cdp2	0, 5, cr15, cr8, cr2, {0}
   101ec:			; <UNDEFINED> instruction: 0xf8564b2d
   101f0:			; <UNDEFINED> instruction: 0xf8d88003
   101f4:			; <UNDEFINED> instruction: 0xf7f30000
   101f8:			; <UNDEFINED> instruction: 0x4604ed3a
   101fc:	ldcl	7, cr15, [r2, #972]!	; 0x3cc
   10200:	ldmdblt	r4!, {r0, r7, r9, sl, lr}
   10204:	ldmpl	r5!, {r3, r5, r8, r9, fp, lr}^
   10208:			; <UNDEFINED> instruction: 0xf7f36828
   1020c:	strmi	lr, [r4], -sl, asr #29
   10210:	stmdbmi	r6!, {r4, r5, r6, r8, ip, sp, pc}
   10214:	ldrdeq	pc, [r0], -r9
   10218:			; <UNDEFINED> instruction: 0xf7f64479
   1021c:			; <UNDEFINED> instruction: 0xf7f3ff61
   10220:	bmi	90b9b0 <tcgetattr@plt+0x9078e0>
   10224:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   10228:			; <UNDEFINED> instruction: 0xf7fb4628
   1022c:			; <UNDEFINED> instruction: 0xe7bdfe13
   10230:	strmi	r4, [r1], -r0, lsr #22
   10234:			; <UNDEFINED> instruction: 0xf8d8682d
   10238:	ldmpl	r0!, {sp}^
   1023c:	andvs	r4, r5, lr, lsl fp
   10240:	ldmpl	r3!, {r0, r2, r3, sp}^
   10244:			; <UNDEFINED> instruction: 0xf002601a
   10248:	bmi	74f8b4 <tcgetattr@plt+0x74b7e4>
   1024c:	ldmdbmi	ip, {r0, r1, r3, r4, r5, r9, sl, lr}
   10250:	andls	r4, r3, #2046820352	; 0x7a000000
   10254:	strls	r4, [r0], #-1145	; 0xfffffb87
   10258:	bmi	6a1aa0 <tcgetattr@plt+0x69d9d0>
   1025c:			; <UNDEFINED> instruction: 0xf7f3447a
   10260:	stmdbls	r3, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   10264:	ldrdeq	pc, [r0], -r9
   10268:			; <UNDEFINED> instruction: 0xff3af7f6
   1026c:	ldc	7, cr15, [sl, #972]!	; 0x3cc
   10270:			; <UNDEFINED> instruction: 0xf04f4a15
   10274:	ldrbtmi	r3, [sl], #-1279	; 0xfffffb01
   10278:	strtmi	r6, [r8], -r1, lsl #16
   1027c:	stc2l	7, cr15, [sl, #1004]!	; 0x3ec
   10280:			; <UNDEFINED> instruction: 0xf7f3e794
   10284:	svclt	0x0000ec1c
   10288:	ldrdeq	r8, [r4], -r0
   1028c:	andeq	r0, r0, r0, asr #6
   10290:			; <UNDEFINED> instruction: 0x000488b2
   10294:	muleq	r4, r4, r8
   10298:	andeq	r0, r0, r8, ror #6
   1029c:	andeq	r0, r0, ip, ror r5
   102a0:	andeq	r0, r0, r0, lsl r5
   102a4:	andeq	r0, r0, r8, lsl #6
   102a8:	andeq	r0, r0, r4, asr r5
   102ac:	strdeq	r1, [r3], -ip
   102b0:	andeq	r1, r3, r0, ror #3
   102b4:	andeq	r0, r0, r0, lsl #11
   102b8:	ldrdeq	r0, [r0], -r8
   102bc:	andeq	r1, r3, r0, ror #3
   102c0:	ldrdeq	r1, [r3], -r8
   102c4:	andeq	r1, r3, ip, asr #3
   102c8:	andeq	r1, r3, lr, ror r1
   102cc:	blmi	1222bf0 <tcgetattr@plt+0x121eb20>
   102d0:	push	{r1, r3, r4, r5, r6, sl, lr}
   102d4:	strdlt	r4, [r5], r0
   102d8:			; <UNDEFINED> instruction: 0x460658d3
   102dc:	stclmi	8, cr10, [r5, #-4]
   102e0:	movwls	r6, #14363	; 0x381b
   102e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   102e8:	mcr	7, 0, pc, cr4, cr3, {7}	; <UNPREDICTABLE>
   102ec:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
   102f0:			; <UNDEFINED> instruction: 0xf7f3d168
   102f4:	mcrrne	14, 2, lr, r3, cr4
   102f8:	eorsle	r4, lr, r4, lsl #12
   102fc:	bmi	fbf0a4 <tcgetattr@plt+0xfbafd4>
   10300:	blmi	f9830c <tcgetattr@plt+0xf9423c>
   10304:	mvnscc	pc, pc, asr #32
   10308:	andsvs	r5, r4, sl, lsr #17
   1030c:	andsvs	r5, r9, fp, ror #17
   10310:	mrc	7, 5, APSR_nzcv, cr10, cr3, {7}
   10314:			; <UNDEFINED> instruction: 0xf7f39802
   10318:	stmdacs	r1, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   1031c:	cmple	sp, r7, lsl #12
   10320:	ldc2	0, cr15, [ip, #8]!
   10324:			; <UNDEFINED> instruction: 0xf8554b36
   10328:			; <UNDEFINED> instruction: 0xf8d88003
   1032c:			; <UNDEFINED> instruction: 0xf7f30000
   10330:			; <UNDEFINED> instruction: 0x4604ec9e
   10334:	ldcl	7, cr15, [r6, #-972]	; 0xfffffc34
   10338:	stmdblt	ip!, {r0, r7, r9, sl, lr}
   1033c:	stmiapl	ip!, {r0, r4, r5, r8, r9, fp, lr}^
   10340:			; <UNDEFINED> instruction: 0xf7f36820
   10344:	movwlt	lr, #3630	; 0xe2e
   10348:			; <UNDEFINED> instruction: 0xf7f32001
   1034c:	stmdbmi	lr!, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
   10350:	ldrdeq	pc, [r0], -r9
   10354:			; <UNDEFINED> instruction: 0xf7f64479
   10358:	stmdals	r2, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1035c:	mrc	7, 4, APSR_nzcv, cr4, cr3, {7}
   10360:	bmi	ab736c <tcgetattr@plt+0xab329c>
   10364:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   10368:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1036c:	subsmi	r9, sl, r3, lsl #22
   10370:			; <UNDEFINED> instruction: 0x4620d132
   10374:	pop	{r0, r2, ip, sp, pc}
   10378:			; <UNDEFINED> instruction: 0xf7f383f0
   1037c:	stmdbmi	r4!, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
   10380:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   10384:	mcr2	7, 0, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
   10388:	blmi	8ca33c <tcgetattr@plt+0x8c626c>
   1038c:	stmdavs	r2!, {r0, r9, sl, lr}
   10390:			; <UNDEFINED> instruction: 0xf8df200d
   10394:	stmiapl	fp!, {r2, r7, lr, pc}^
   10398:	ldrdmi	pc, [r0], -r8
   1039c:			; <UNDEFINED> instruction: 0xf855601a
   103a0:	andsvs	r3, ip, ip
   103a4:	stc2l	0, cr15, [sl], #8
   103a8:	ldmdavs	r0!, {r0, r4, r5, r9, sl, lr}
   103ac:	bl	b4e380 <tcgetattr@plt+0xb4a2b0>
   103b0:			; <UNDEFINED> instruction: 0xf7f34638
   103b4:	ldmdbmi	r9, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
   103b8:			; <UNDEFINED> instruction: 0xf8d96832
   103bc:	ldrbtmi	r0, [r9], #-0
   103c0:	mcr2	7, 4, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
   103c4:	stc	7, cr15, [lr, #-972]	; 0xfffffc34
   103c8:			; <UNDEFINED> instruction: 0xf04f4915
   103cc:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   103d0:			; <UNDEFINED> instruction: 0xf7f66800
   103d4:	strb	pc, [r4, r5, ror #27]	; <UNPREDICTABLE>
   103d8:	bl	1c4e3ac <tcgetattr@plt+0x1c4a2dc>
   103dc:			; <UNDEFINED> instruction: 0xf7f39802
   103e0:	ldmdbmi	r0, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
   103e4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   103e8:	mrc2	7, 3, pc, cr10, cr6, {7}
   103ec:	andeq	r8, r4, r4, ror r7
   103f0:	andeq	r0, r0, r0, asr #6
   103f4:	andeq	r8, r4, r8, asr r7
   103f8:	andeq	r0, r0, ip, ror r5
   103fc:	andeq	r0, r0, r0, lsl r5
   10400:	andeq	r0, r0, r8, lsl #6
   10404:	andeq	r0, r0, r4, asr r5
   10408:	strdeq	r1, [r3], -r0
   1040c:	ldrdeq	r8, [r4], -lr
   10410:	andeq	r0, r3, r4, asr #18
   10414:	andeq	r0, r0, r0, lsl #11
   10418:	ldrdeq	r0, [r0], -r8
   1041c:	andeq	r2, r3, r6, lsl #9
   10420:	andeq	r1, r3, sl, rrx
   10424:	andeq	r1, r3, sl, asr r0
   10428:	ldmdbmi	sp, {r2, r3, r4, r8, r9, fp, lr}
   1042c:	bmi	761620 <tcgetattr@plt+0x75d550>
   10430:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   10434:			; <UNDEFINED> instruction: 0xf6455859
   10438:	ldmdavs	r3, {r2, r3, r4, r6, r8, sl, ip, sp}
   1043c:	ldmibvs	ip, {r1, r2, r3, fp, sp, lr}^
   10440:	addmi	r5, r1, #1851392	; 0x1c4000
   10444:			; <UNDEFINED> instruction: 0xf645dd21
   10448:			; <UNDEFINED> instruction: 0xf6453360
   1044c:	ldmpl	r3!, {r3, r5, r6, r8, sl, ip, sp}^
   10450:			; <UNDEFINED> instruction: 0xf02f4418
   10454:	ldmdbpl	r0!, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   10458:	blx	d90c2 <tcgetattr@plt+0xd4ff2>
   1045c:	ldmdbvs	r0!, {r0, r8}
   10460:	strtmi	r6, [r3], -sl, lsl #16
   10464:	addmi	r3, r4, #65536	; 0x10000
   10468:	blle	e14f8 <tcgetattr@plt+0xdd428>
   1046c:	movwcc	lr, #4105	; 0x1009
   10470:	mulle	r6, r8, r2
   10474:	blne	8e4c4 <tcgetattr@plt+0x8a3f4>
   10478:	rscsle	r2, r8, r0, lsr #18
   1047c:			; <UNDEFINED> instruction: 0x4620461c
   10480:	addmi	fp, r3, #112, 26	; 0x1c00
   10484:			; <UNDEFINED> instruction: 0x4620d1fa
   10488:	vmla.f32	<illegal reg q13.5>, q1, q8
   1048c:	bne	10252c4 <tcgetattr@plt+0x10211f4>
   10490:	tstcs	r8, #15794176	; 0xf10000
   10494:	tstne	r0, r3, lsl #22	; <UNPREDICTABLE>
   10498:	svclt	0x0000e7e1
   1049c:	andeq	r8, r4, r8, lsl r6
   104a0:	andeq	r0, r0, ip, ror #6
   104a4:	andeq	sp, r4, r6, lsl #13
   104a8:			; <UNDEFINED> instruction: 0xf645b5f8
   104ac:	blmi	61e224 <tcgetattr@plt+0x61a154>
   104b0:	ldrbtmi	r4, [fp], #-2328	; 0xfffff6e8
   104b4:	ldmdapl	fp, {r3, r4, r9, fp, lr}^
   104b8:	ldmdavs	r6, {r1, r3, r4, r5, r6, sl, lr}
   104bc:	bvs	d2a538 <tcgetattr@plt+0xd26468>
   104c0:	addmi	r5, r1, #3817472	; 0x3a4000
   104c4:			; <UNDEFINED> instruction: 0xf645dd18
   104c8:			; <UNDEFINED> instruction: 0xf6453360
   104cc:	stmiapl	fp!, {r3, r5, r6, r8, r9, sl, ip, sp}^
   104d0:			; <UNDEFINED> instruction: 0xf02f4418
   104d4:	stmibpl	r8!, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   104d8:	blx	d9142 <tcgetattr@plt+0xd5072>
   104dc:	stmdavs	fp, {r0, r8}
   104e0:	strtmi	r2, [r3], #-3072	; 0xfffff400
   104e4:	and	sp, pc, r2, lsl #20
   104e8:	movwle	r3, #56321	; 0xdc01
   104ec:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
   104f0:	rscsle	r2, r9, r0, lsr #20
   104f4:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   104f8:	orrpl	pc, ip, #536870916	; 0x20000004
   104fc:	stmiapl	r9!, {r6, r9, fp, ip}^
   10500:	blx	d916a <tcgetattr@plt+0xd509a>
   10504:	strb	r1, [sl, r0, lsl #2]!
   10508:			; <UNDEFINED> instruction: 0x462069f4
   1050c:	svclt	0x0000bdf8
   10510:	muleq	r4, r2, r5
   10514:	andeq	r0, r0, ip, ror #6
   10518:	andeq	sp, r4, r0, lsl #12
   1051c:	svcmi	0x00f0e92d
   10520:	ldclmi	0, cr11, [pc], #-548	; 10304 <tcgetattr@plt+0xc234>
   10524:	ldclmi	6, cr4, [pc, #-536]!	; 10314 <tcgetattr@plt+0xc244>
   10528:	svceq	0x0001f012
   1052c:	andls	r4, r1, ip, ror r4
   10530:	mrrccc	6, 4, pc, ip, cr5	; <UNPREDICTABLE>
   10534:	stmdbpl	r0!, {r0, r1, r2, r4, r9, sl, lr}^
   10538:	andeq	pc, r6, #2
   1053c:	svclt	0x0018680d
   10540:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   10544:	ldrdmi	pc, [r0], -lr
   10548:			; <UNDEFINED> instruction: 0xf04fbf08
   1054c:	stmdavs	r6, {r0, r8, fp}
   10550:	tstls	r2, r6, lsl #20
   10554:	strbmi	fp, [ip], #-3848	; 0xfffff0f8
   10558:			; <UNDEFINED> instruction: 0xf856469b
   1055c:	ldmib	r6, {r2, r3, ip}^
   10560:	adcmi	r8, r9, #4, 6	; 0x10000000
   10564:	movwls	r4, #13323	; 0x340b
   10568:	sbchi	pc, r9, r0, asr #6
   1056c:	msrcc	SPSR_, #72351744	; 0x4500000
   10570:	bcc	1a4de8c <tcgetattr@plt+0x1a49dbc>
   10574:	strtmi	r5, [r8], #-2288	; 0xfffff710
   10578:	cdp2	0, 4, cr15, cr12, cr15, {1}
   1057c:	andcc	pc, sl, r6, asr r8	; <UNPREDICTABLE>
   10580:	blx	98dea <tcgetattr@plt+0x94d1a>
   10584:			; <UNDEFINED> instruction: 0xf5063101
   10588:			; <UNDEFINED> instruction: 0xf5064ab6
   1058c:			; <UNDEFINED> instruction: 0xf04f5216
   10590:			; <UNDEFINED> instruction: 0x465336ff
   10594:	andcc	r4, ip, #80, 12	; 0x5000000
   10598:	beq	174c9c8 <tcgetattr@plt+0x17488f8>
   1059c:	movwls	r3, #21352	; 0x5368
   105a0:	msreq	SPSR_, #0, 2
   105a4:	vcgt.s8	d25, d11, d6
   105a8:	vorr.i32	d20, #256	; 0x00000100
   105ac:	movwls	r3, #29695	; 0x73ff
   105b0:	svclt	0x00b44544
   105b4:	andcs	r2, r1, r0
   105b8:	bicsvc	lr, r4, #80, 20	; 0x50000
   105bc:	stmdavs	r8, {r3, r5, r8, ip, lr, pc}
   105c0:	andgt	pc, r4, r0, lsl r8	; <UNPREDICTABLE>
   105c4:	andeq	pc, r8, r7, lsl r0	; <UNPREDICTABLE>
   105c8:			; <UNDEFINED> instruction: 0xf1acd055
   105cc:	blx	fec10654 <tcgetattr@plt+0xfec0c584>
   105d0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   105d4:	b	1be0ff4 <tcgetattr@plt+0x1bdcf24>
   105d8:	b	13d11f8 <tcgetattr@plt+0x13cd128>
   105dc:	svclt	0x000873d3
   105e0:	orrslt	r2, r3, r0, lsl #6
   105e4:	movweq	pc, #8199	; 0x2007	; <UNPREDICTABLE>
   105e8:			; <UNDEFINED> instruction: 0xf0402e00
   105ec:	mcrls	0, 0, r8, cr1, cr0, {4}
   105f0:	mcrls	0, 0, r6, cr2, cr4, {1}
   105f4:	stmdblt	r3, {r0, r2, r4, r5, sp, lr}^
   105f8:			; <UNDEFINED> instruction: 0xf10bb138
   105fc:			; <UNDEFINED> instruction: 0xf1bb3bff
   10600:	stcle	15, cr0, [r2], {-0}
   10604:	pop	{r0, r3, ip, sp, pc}
   10608:			; <UNDEFINED> instruction: 0x46068ff0
   1060c:	strb	r4, [pc, ip, asr #8]
   10610:	stcle	14, cr2, [lr, #-0]
   10614:			; <UNDEFINED> instruction: 0x0602f017
   10618:	blls	84b8c <tcgetattr@plt+0x80abc>
   1061c:	blls	a8694 <tcgetattr@plt+0xa45c4>
   10620:	strbmi	r6, [r4, #-29]	; 0xffffffe3
   10624:	blls	104a8c <tcgetattr@plt+0x1009bc>
   10628:	adcmi	r3, fp, #4194304	; 0x400000
   1062c:			; <UNDEFINED> instruction: 0xf8daddea
   10630:	adcmi	r1, r9, #0
   10634:	blls	1c7b24 <tcgetattr@plt+0x1c3a54>
   10638:	ldrbtcc	pc, [pc], #79	; 10640 <tcgetattr@plt+0xc570>	; <UNPREDICTABLE>
   1063c:	ldmdavs	r8, {r2, r9, ip, pc}
   10640:	strbmi	r4, [ip], #-1064	; 0xfffffbd8
   10644:	stc2l	0, cr15, [r6, #188]!	; 0xbc
   10648:			; <UNDEFINED> instruction: 0xf04f9b05
   1064c:	bls	1136b4 <tcgetattr@plt+0x10f5e4>
   10650:	blx	32a6ba <tcgetattr@plt+0x3265ea>
   10654:	str	r0, [fp, r1, lsl #2]!
   10658:	ble	ff5db660 <tcgetattr@plt+0xff5d7590>
   1065c:	ldrble	r3, [r1], #3329	; 0xd01
   10660:	ldrdne	pc, [r0], -sl
   10664:	sfmle	f4, 4, [fp, #-676]!	; 0xfffffd5c
   10668:	strbmi	r9, [r4], -r6, lsl #22
   1066c:	ldmdavs	r8, {r2, r9, ip, pc}
   10670:	strcs	lr, [r0], -r6, ror #15
   10674:			; <UNDEFINED> instruction: 0xf1ace7d5
   10678:			; <UNDEFINED> instruction: 0xf1be0e61
   1067c:	ldmdble	r3, {r0, r3, r4, r8, r9, sl, fp}
   10680:	svceq	0x005ff1bc
   10684:			; <UNDEFINED> instruction: 0xf1acd010
   10688:			; <UNDEFINED> instruction: 0xf1be0e40
   1068c:	stmdble	fp, {r1, r3, r4, r8, r9, sl, fp}
   10690:	abseqdp	f7, #4.0
   10694:	mcr2	10, 4, pc, cr14, cr15, {2}	; <UNPREDICTABLE>
   10698:	svceq	0x0019f1be
   1069c:			; <UNDEFINED> instruction: 0xf1bcd926
   106a0:	svclt	0x00180f20
   106a4:	ldr	r2, [r5, r2]
   106a8:	ldr	r2, [r3, r1]
   106ac:	bne	1a6a6f4 <tcgetattr@plt+0x1a66624>
   106b0:	ldceq	0, cr15, [r8], {79}	; 0x4f
   106b4:	ldrbtcc	pc, [pc], #79	; 106bc <tcgetattr@plt+0xc5ec>	; <UNPREDICTABLE>
   106b8:	blx	3217f2 <tcgetattr@plt+0x31d722>
   106bc:	ldrb	r0, [r7, -r1, lsl #2]!
   106c0:	bne	1a6a708 <tcgetattr@plt+0x1a66638>
   106c4:	ldceq	0, cr15, [r8], {79}	; 0x4f
   106c8:	strbmi	r4, [ip], #-1604	; 0xfffff9bc
   106cc:	tsteq	r1, ip, lsl #22	; <UNPREDICTABLE>
   106d0:	strcs	lr, [r0], -lr, ror #14
   106d4:			; <UNDEFINED> instruction: 0xf10b9b01
   106d8:	bl	fe91f6dc <tcgetattr@plt+0xfe91b60c>
   106dc:			; <UNDEFINED> instruction: 0xf1bb0009
   106e0:	andsvs	r0, r8, r0, lsl #30
   106e4:	andsvs	r9, sp, r2, lsl #22
   106e8:			; <UNDEFINED> instruction: 0xe78bdc9b
   106ec:	blx	8f7310 <tcgetattr@plt+0x8f3240>
   106f0:			; <UNDEFINED> instruction: 0xf01efe0e
   106f4:	svclt	0x000c0f01
   106f8:	andcs	r2, r1, r2
   106fc:	vabd.s8	q15, q1, q13
   10700:	bne	1a65538 <tcgetattr@plt+0x1a61468>
   10704:	andscs	r5, r8, #15925248	; 0xf30000
   10708:	tstcc	r1, r2, lsl #22	; <UNPREDICTABLE>
   1070c:	stmdblt	r3!, {r0, r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   10710:	andsvs	r9, ip, r1, lsl #22
   10714:	andsvs	r9, sp, r2, lsl #22
   10718:	strmi	lr, [r6], -lr, ror #14
   1071c:	svclt	0x0000e7da
   10720:	andeq	r8, r4, r8, lsl r5
   10724:	andeq	r0, r0, ip, ror #6
   10728:	svcmi	0x00f0e92d
   1072c:			; <UNDEFINED> instruction: 0xf8df460c
   10730:	ldrmi	sl, [r0], ip, lsr #4
   10734:	addlt	r4, r9, sl, lsl #29
   10738:	eorls	pc, r8, #14614528	; 0xdf0000
   1073c:			; <UNDEFINED> instruction: 0xf8df44fa
   10740:			; <UNDEFINED> instruction: 0xf645c228
   10744:			; <UNDEFINED> instruction: 0xf85a355c
   10748:	ldrmi	r7, [lr], -r6
   1074c:	andne	pc, r9, sl, asr r8	; <UNPREDICTABLE>
   10750:			; <UNDEFINED> instruction: 0xf8df44fc
   10754:	ldmdavs	sl!, {r3, r4, r9, sp, lr, pc}
   10758:	movwls	r7, #14347	; 0x380b
   1075c:	stmdavc	sl, {r0, r1, r4, r6, r7, r8, fp, sp, lr}^
   10760:	ldrdlt	pc, [r0], -r3
   10764:	andls	r6, r4, #97280	; 0x17c00
   10768:	andcc	pc, r0, ip, asr #17
   1076c:	stmiavc	fp, {r0, r1, r2, sl, lr}^
   10770:			; <UNDEFINED> instruction: 0xf85b788a
   10774:	andls	r5, r1, #5
   10778:			; <UNDEFINED> instruction: 0xf85a42bd
   1077c:	movwls	r9, #8206	; 0x200e
   10780:			; <UNDEFINED> instruction: 0xf8c9790b
   10784:	movwls	fp, #20480	; 0x5000
   10788:	movwls	r7, #26955	; 0x694b
   1078c:	adchi	pc, sl, r0, asr #6
   10790:	msrcc	SPSR_, #72351744	; 0x4500000
   10794:			; <UNDEFINED> instruction: 0xf85b4629
   10798:			; <UNDEFINED> instruction: 0xf6450003
   1079c:	ldrtmi	r3, [r8], #-1384	; 0xfffffa98
   107a0:	ldc2	0, cr15, [r8, #-188]!	; 0xffffff44
   107a4:	andcc	pc, r5, fp, asr r8	; <UNPREDICTABLE>
   107a8:	blx	159c12 <tcgetattr@plt+0x155b42>
   107ac:			; <UNDEFINED> instruction: 0xf8db3501
   107b0:			; <UNDEFINED> instruction: 0xf0333020
   107b4:	andle	r0, r8, r8, lsl #4
   107b8:			; <UNDEFINED> instruction: 0xf85a4a6d
   107bc:	ldmdavs	r2, {r1, sp}
   107c0:	ldrdcs	pc, [r0, #-130]!	; 0xffffff7e
   107c4:			; <UNDEFINED> instruction: 0xf0002a08
   107c8:	blls	4b0acc <tcgetattr@plt+0x4ac9fc>
   107cc:	stmdaeq	r4, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   107d0:	ldrd	pc, [r0], -r5
   107d4:	beq	8cbfc <tcgetattr@plt+0x88b2c>
   107d8:			; <UNDEFINED> instruction: 0xf0402b00
   107dc:	blmi	1970a74 <tcgetattr@plt+0x196c9a4>
   107e0:	rscscc	pc, pc, pc, asr #32
   107e4:	ldrdne	pc, [r0], -r9
   107e8:	ldrbtmi	r4, [fp], #-1665	; 0xfffff97f
   107ec:			; <UNDEFINED> instruction: 0xf8d1681a
   107f0:	ldmibvs	r3, {r4, ip, sp, pc}
   107f4:	cmnle	lr, r0, lsl #22
   107f8:	svceq	0x0000f1bb
   107fc:	movweq	lr, #47886	; 0xbb0e
   10800:	strmi	pc, [r7, -fp, lsl #22]
   10804:	and	sp, r6, r3, lsl #20
   10808:	bleq	8cefc <tcgetattr@plt+0x88e2c>
   1080c:			; <UNDEFINED> instruction: 0xf813d303
   10810:	stmdbcs	r0!, {r0, r8, fp, ip}
   10814:	bvs	504bfc <tcgetattr@plt+0x500b2c>
   10818:	svclt	0x00a8459b
   1081c:			; <UNDEFINED> instruction: 0xf1ba469b
   10820:			; <UNDEFINED> instruction: 0xf0000f00
   10824:	blmi	1530a58 <tcgetattr@plt+0x152c988>
   10828:			; <UNDEFINED> instruction: 0x462142b8
   1082c:	streq	pc, [r1], #-260	; 0xfffffefc
   10830:	svclt	0x00b4447b
   10834:	andcs	r2, r1, r0
   10838:	ldrmi	r4, [r9, #1092]!	; 0x444
   1083c:	mulgt	r1, r6, r8
   10840:	ldrdhi	pc, [r0], -r3
   10844:	andcs	fp, r0, r8, asr #31
   10848:	ldmibvs	r3, {r6, r8, ip, sp, pc}^
   1084c:	svclt	0x00cc428b
   10850:	movwcs	r2, #4864	; 0x1300
   10854:	svclt	0x00b8458b
   10858:	bllt	ad9460 <tcgetattr@plt+0xad5390>
   1085c:	andcc	pc, r1, lr, lsl r8	; <UNPREDICTABLE>
   10860:	stmdavs	fp!, {r0, r1, r4, r5, ip, sp, lr}^
   10864:	ldrmi	r5, [ip, #3163]	; 0xc5b
   10868:	stmiavs	fp!, {r1, r2, r4, r5, r8, ip, lr, pc}
   1086c:	mulls	r2, r6, r8
   10870:	ldrmi	r5, [r9, #3163]	; 0xc5b
   10874:	stmiavs	fp!, {r4, r5, r8, ip, lr, pc}^
   10878:	mulls	r3, r6, r8
   1087c:	ldrmi	r5, [r9, #3163]	; 0xc5b
   10880:	stmdbvs	fp!, {r1, r3, r5, r8, ip, lr, pc}
   10884:	mulls	r4, r6, r8
   10888:	ldrmi	r5, [r9, #3163]	; 0xc5b
   1088c:	stmdbvs	fp!, {r2, r5, r8, ip, lr, pc}^
   10890:	mulls	r5, r6, r8
   10894:	ldrmi	r5, [r9, #3163]	; 0xc5b
   10898:	tstcc	r1, lr, lsl r1
   1089c:	bicsle	r4, r3, r1, lsr #5
   108a0:	andlt	r4, r9, r0, asr r6
   108a4:	svchi	0x00f0e8bd
   108a8:	svceq	0x0000f1b8
   108ac:	blls	104d84 <tcgetattr@plt+0x100cb4>
   108b0:	blls	12c984 <tcgetattr@plt+0x1288b4>
   108b4:			; <UNDEFINED> instruction: 0xd10f459c
   108b8:	svcls	0x000178b3
   108bc:			; <UNDEFINED> instruction: 0xd10b42bb
   108c0:	svcls	0x000278f3
   108c4:			; <UNDEFINED> instruction: 0xd10742bb
   108c8:	svcls	0x00057933
   108cc:			; <UNDEFINED> instruction: 0xd10342bb
   108d0:	svcls	0x00067973
   108d4:	strhtle	r4, [r0], #43	; 0x2b
   108d8:	bvc	1ecda1c <tcgetattr@plt+0x1ec994c>
   108dc:	andlt	r4, r9, r0, asr r6
   108e0:	svchi	0x00f0e8bd
   108e4:	orrpl	pc, ip, #536870916	; 0x20000004
   108e8:			; <UNDEFINED> instruction: 0xf85b1b7d
   108ec:	tstcs	r8, #3
   108f0:	strne	pc, [r5, #-2819]	; 0xfffff4fd
   108f4:	ldmib	r2, {r0, r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   108f8:	ldmvs	r0, {r0, r1, r8, ip, sp}
   108fc:	ldmdbvs	r3, {r0, r1, r2, r8, r9, ip, pc}^
   10900:	stmdbne	fp, {r0, r1, r8, r9, fp, ip, sp, lr, pc}
   10904:	blx	f752a <tcgetattr@plt+0xf345a>
   10908:	strmi	r0, [r1, #11]
   1090c:	strbmi	fp, [fp], -sl, asr #31
   10910:	strmi	r4, [r1], r3, lsl #12
   10914:			; <UNDEFINED> instruction: 0xe76f4618
   10918:	movwvc	lr, #10709	; 0x29d5
   1091c:	mrrcpl	12, 7, r5, fp, cr15
   10920:	movwls	r9, #9985	; 0x2701
   10924:	ldrbtmi	lr, [r4], #-1987	; 0xfffff83d
   10928:	svceq	0x0000f1ba
   1092c:	strtmi	sp, [r2], #6
   10930:	bleq	8e988 <tcgetattr@plt+0x8a8b8>
   10934:			; <UNDEFINED> instruction: 0xf93cf023
   10938:	mvnsle	r4, r2, lsr #11
   1093c:	beq	4ca80 <tcgetattr@plt+0x489b0>
   10940:	andlt	r4, r9, r0, asr r6
   10944:	svchi	0x00f0e8bd
   10948:	strtmi	r4, [r1], -r2, asr #12
   1094c:			; <UNDEFINED> instruction: 0xf02d4628
   10950:	stmdacs	r0, {r0, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   10954:	svcge	0x0039f43f
   10958:	svclt	0x0000e7be
   1095c:	andeq	r8, r4, r8, lsl #6
   10960:	andeq	r0, r0, r8, asr r3
   10964:	andeq	r0, r0, r4, asr r4
   10968:	andeq	sp, r4, r8, ror #6
   1096c:	andeq	r0, r0, ip, ror #6
   10970:	andeq	r0, r0, r8, ror #6
   10974:	andeq	sp, r4, lr, asr #5
   10978:	andeq	r8, r4, r8, lsr #16
   1097c:	svcmi	0x00f0e92d
   10980:	ldrmi	fp, [r6], -pc, lsl #1
   10984:	movwls	r4, #39644	; 0x9adc
   10988:	blmi	ff7181ac <tcgetattr@plt+0xff7140dc>
   1098c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10990:	movwls	r6, #55323	; 0xd81b
   10994:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10998:	ldrbtmi	r4, [fp], #-3033	; 0xfffff427
   1099c:	smlabthi	pc, r0, r2, pc	; <UNPREDICTABLE>
   109a0:	ldmibmi	r8, {r0, r3, r7, r9, sl, lr}^
   109a4:	andls	sl, r3, #45056	; 0xb000
   109a8:			; <UNDEFINED> instruction: 0xf6454cd7
   109ac:	ldmdapl	sp, {r2, r3, r4, r6, ip, sp}^
   109b0:	ldrbtmi	r4, [ip], #-2774	; 0xfffff52a
   109b4:	strls	r4, [r4, #-2518]	; 0xfffff62a
   109b8:			; <UNDEFINED> instruction: 0xf8d5682d
   109bc:	strls	r8, [r7, #-28]	; 0xffffffe4
   109c0:	andhi	pc, r0, r4, asr #17
   109c4:	ldrdmi	pc, [r0], -r8
   109c8:	andlt	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   109cc:			; <UNDEFINED> instruction: 0xf8cb5822
   109d0:	ldmdapl	r9, {lr}^
   109d4:	ldrsbtcc	pc, [r4], -r8	; <UNPREDICTABLE>
   109d8:	bl	1eaa00 <tcgetattr@plt+0x1e6930>
   109dc:	stmhi	sp, {r0, r1, r9, fp}
   109e0:	stmibvc	fp, {r1, r4, r6, r8, sl, lr}
   109e4:	andls	r9, fp, r3, lsl #18
   109e8:	eorspl	pc, r0, sp, lsr #17
   109ec:	vrhadd.u8	d7, d16, d11
   109f0:	vqadd.s8	q12, q9, q9
   109f4:	bl	feaa582c <tcgetattr@plt+0xfeaa175c>
   109f8:	stmiapl	r1!, {r1, r8, sl}^
   109fc:	blx	d9666 <tcgetattr@plt+0xd5596>
   10a00:			; <UNDEFINED> instruction: 0xf8d81505
   10a04:			; <UNDEFINED> instruction: 0xf8d41018
   10a08:	stmiavs	fp!, {r5, sp, lr, pc}
   10a0c:			; <UNDEFINED> instruction: 0xf0002900
   10a10:	stmdbvs	r1!, {r0, r1, r4, r5, r7, pc}
   10a14:	andeq	lr, r3, #216, 18	; 0x360000
   10a18:			; <UNDEFINED> instruction: 0x4014f8d8
   10a1c:	bls	8f64c <tcgetattr@plt+0x8b57c>
   10a20:	andcs	pc, r1, #4, 22	; 0x1000
   10a24:	ldrdmi	pc, [r0], -r8	; <UNPREDICTABLE>
   10a28:			; <UNDEFINED> instruction: 0xf8d89405
   10a2c:	blx	20a56 <tcgetattr@plt+0x1c986>
   10a30:	stmdavs	ip!, {r0, lr}
   10a34:	strls	r4, [r8], #-642	; 0xfffffd7e
   10a38:			; <UNDEFINED> instruction: 0x4694bfd6
   10a3c:	strmi	r4, [r2], -r4, lsl #13
   10a40:	andls	r2, r6, #0, 18
   10a44:	mcrrne	11, 0, sp, sl, cr10
   10a48:	cfstrsls	mvf4, [r5], {34}	; 0x22
   10a4c:	stmdbcc	r1, {r0, sp, lr, pc}
   10a50:			; <UNDEFINED> instruction: 0xf812d303
   10a54:	stmdacs	r0!, {r0, r8, sl, fp}
   10a58:	strls	sp, [r5], #-249	; 0xffffff07
   10a5c:	strbmi	r9, [ip], -r5, lsl #20
   10a60:	svclt	0x00a8428a
   10a64:	ldrmi	r4, [r1, #1546]!	; 0x60a
   10a68:	sfmle	f1, 1, [sl], {5}
   10a6c:	cfstr32le	mvfx4, [r3], {212}	; 0xd4
   10a70:			; <UNDEFINED> instruction: 0x201cf8d8
   10a74:	sfmle	f4, 4, [r4, #-648]	; 0xfffffd78
   10a78:			; <UNDEFINED> instruction: 0xf10a3401
   10a7c:	adcmi	r0, r6, #4096	; 0x1000
   10a80:			; <UNDEFINED> instruction: 0xf1bedaf4
   10a84:	ldcpl	15, cr0, [fp, #-32]	; 0xffffffe0
   10a88:	rschi	pc, r1, r0
   10a8c:	mvneq	pc, #3
   10a90:	smlabble	r0, r0, fp, r2
   10a94:	strbmi	r3, [ip, #-3073]	; 0xfffff3ff
   10a98:	rschi	pc, r2, r0, lsl #6
   10a9c:	vqsub.u8	d4, d16, d20
   10aa0:	ldmib	sp, {r1, r2, r3, r7, pc}^
   10aa4:	adcmi	r2, r2, #335544320	; 0x14000000
   10aa8:	ldrbmi	fp, [r3, #-4008]	; 0xfffff058
   10aac:	movwcs	fp, #8116	; 0x1fb4
   10ab0:	vsubw.s8	q9, q0, d0
   10ab4:			; <UNDEFINED> instruction: 0xf8db80ac
   10ab8:			; <UNDEFINED> instruction: 0xf8df2000
   10abc:	movwls	r9, #33368	; 0x8258
   10ac0:	ldrbtmi	r6, [r9], #2577	; 0xa11
   10ac4:	strls	r6, [r7], -fp, lsr #17
   10ac8:	stmdbls	r3, {r3, r9, sl, lr}
   10acc:	ldcpl	0, cr14, [fp, #-188]	; 0xffffff44
   10ad0:	beq	8cf00 <tcgetattr@plt+0x88e30>
   10ad4:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
   10ad8:	ldrdle	r0, [r8], -lr
   10adc:	svceq	0x00e0f013
   10ae0:	strtmi	sp, [r2], #-261	; 0xfffffefb
   10ae4:	beq	8cf14 <tcgetattr@plt+0x88e44>
   10ae8:			; <UNDEFINED> instruction: 0xf88d7853
   10aec:	stmdals	r4, {r1, r4, r5, ip, sp}
   10af0:			; <UNDEFINED> instruction: 0x4622463b
   10af4:	stmdavs	r0, {r0, r1, r8, ip, pc}
   10af8:			; <UNDEFINED> instruction: 0xf98af028
   10afc:	ldrdcc	pc, [r0], -fp
   10b00:	bvs	636f14 <tcgetattr@plt+0x632e44>
   10b04:	stmdacs	r8, {r0, r1, r3, r5, r7, fp, sp, lr}
   10b08:	ldcpl	0, cr13, [sl, #-468]	; 0xfffffe2c
   10b0c:	ldrsbtle	r0, [fp], #-100	; 0xffffff9c
   10b10:	svceq	0x00e0f012
   10b14:			; <UNDEFINED> instruction: 0xf108d178
   10b18:	bls	1d1b24 <tcgetattr@plt+0x1cda54>
   10b1c:	blle	13a15ac <tcgetattr@plt+0x139d4dc>
   10b20:	ldrmi	r9, [r6], -r6, lsl #20
   10b24:	adcmi	r9, r2, #20480	; 0x5000
   10b28:	ldrbmi	fp, [r6, #-4008]	; 0xfffff058
   10b2c:			; <UNDEFINED> instruction: 0xf8d9db6e
   10b30:	teqlt	sl, r0
   10b34:	andgt	pc, r4, r3, lsl r8	; <UNPREDICTABLE>
   10b38:			; <UNDEFINED> instruction: 0xf88d68ea
   10b3c:	ldcpl	0, cr12, [r2, #-184]	; 0xffffff48
   10b40:	eorcs	pc, pc, sp, lsl #17
   10b44:	stmdacs	r8, {r1, r3, r5, fp, sp, lr}
   10b48:			; <UNDEFINED> instruction: 0xf8129e08
   10b4c:			; <UNDEFINED> instruction: 0xf88dc004
   10b50:			; <UNDEFINED> instruction: 0xf88d6032
   10b54:			; <UNDEFINED> instruction: 0xd1bac02c
   10b58:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
   10b5c:	andcc	pc, r8, r3, lsl r8	; <UNPREDICTABLE>
   10b60:	svclt	0x00182bff
   10b64:	beq	8cf94 <tcgetattr@plt+0x88ec4>
   10b68:			; <UNDEFINED> instruction: 0xf812d1c1
   10b6c:			; <UNDEFINED> instruction: 0xf10a3008
   10b70:	blcs	fffd337c <tcgetattr@plt+0xfffcf2ac>
   10b74:			; <UNDEFINED> instruction: 0xe7b4d1bb
   10b78:	svceq	0x0008f1be
   10b7c:	andne	pc, r9, r3, lsl r8	; <UNPREDICTABLE>
   10b80:	ldmibcs	pc!, {r4, r6, r8, ip, lr, pc}^	; <UNPREDICTABLE>
   10b84:	adchi	pc, r9, r0
   10b88:	mrrcpl	12, 7, r1, fp, cr1
   10b8c:			; <UNDEFINED> instruction: 0xf0002bff
   10b90:			; <UNDEFINED> instruction: 0xf1ba809e
   10b94:	svclt	0x00c80f00
   10b98:	svclt	0x00cc2f00
   10b9c:	movwcs	r2, #769	; 0x301
   10ba0:	svceq	0x0000f1b9
   10ba4:	movwcs	fp, #3864	; 0xf18
   10ba8:	cmnle	r4, r0, lsl #22
   10bac:	ldrtmi	r9, [sl], -r9, lsl #22
   10bb0:	strtmi	r9, [r9], -r7, lsl #16
   10bb4:	movwls	r9, #5632	; 0x1600
   10bb8:			; <UNDEFINED> instruction: 0xf028464b
   10bbc:	bmi	15cfc88 <tcgetattr@plt+0x15cbbb8>
   10bc0:	ldrbtmi	r4, [sl], #-2894	; 0xfffff4b2
   10bc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10bc8:	subsmi	r9, sl, sp, lsl #22
   10bcc:	addshi	pc, r1, r0, asr #32
   10bd0:	pop	{r0, r1, r2, r3, ip, sp, pc}
   10bd4:			; <UNDEFINED> instruction: 0xf6458ff0
   10bd8:	ldrmi	r3, [r1], -r0, ror #6
   10bdc:			; <UNDEFINED> instruction: 0xf64558e0
   10be0:	andls	r3, r5, #104, 10	; 0x1a000000
   10be4:			; <UNDEFINED> instruction: 0xf02f4450
   10be8:	stmdbpl	r3!, {r0, r2, r4, r8, r9, fp, ip, sp, lr, pc}^
   10bec:	bls	15a054 <tcgetattr@plt+0x155f84>
   10bf0:	strcc	pc, [r1, #-2821]	; 0xfffff4fb
   10bf4:			; <UNDEFINED> instruction: 0xf813e705
   10bf8:	bcs	fffd8c20 <tcgetattr@plt+0xfffd4b50>
   10bfc:	stmdavs	sl!, {r2, r8, ip, lr, pc}
   10c00:	andcs	pc, r8, r2, lsl r8	; <UNPREDICTABLE>
   10c04:	strdle	r2, [r6], pc	; <UNPREDICTABLE>
   10c08:	str	r4, [r6, r4, asr #12]
   10c0c:	blls	138430 <tcgetattr@plt+0x134360>
   10c10:	bls	2624bc <tcgetattr@plt+0x25e3ec>
   10c14:			; <UNDEFINED> instruction: 0x46236818
   10c18:	ldrtmi	r9, [sl], -r1, lsl #4
   10c1c:			; <UNDEFINED> instruction: 0xf0289600
   10c20:			; <UNDEFINED> instruction: 0xe7ccfbff
   10c24:	mvneq	pc, r1
   10c28:	smlabble	r4, r0, r9, r2
   10c2c:	svceq	0x0000f1b9
   10c30:			; <UNDEFINED> instruction: 0xf109bfc8
   10c34:	vldrpl.16	s6, [fp, #510]	; 0x1fe	; <UNPREDICTABLE>
   10c38:	ldrdle	r0, [sl], r9	; <UNPREDICTABLE>
   10c3c:	svceq	0x00e0f013
   10c40:	stmdbvs	r3!, {r0, r1, r2, r5, r7, r8, ip, lr, pc}
   10c44:	adcsmi	r3, r3, #1024	; 0x400
   10c48:	strcc	fp, [r1], -r8, asr #31
   10c4c:	blcs	aad8 <tcgetattr@plt+0x6a08>
   10c50:	svcge	0x0021f47f
   10c54:	vldrpl	d9, [fp, #-32]	; 0xffffffe0
   10c58:			; <UNDEFINED> instruction: 0xf47f2bff
   10c5c:			; <UNDEFINED> instruction: 0xe719af1c
   10c60:	vmulne.f64	d25, d1, d9
   10c64:	ldrtmi	r9, [sl], -r7, lsl #16
   10c68:	strtmi	r9, [r9], -r0, lsl #2
   10c6c:	strbmi	r9, [fp], -r1, lsl #6
   10c70:	blx	ff5ccd1a <tcgetattr@plt+0xff5c8c4a>
   10c74:	ldrbmi	lr, [r2, #-1810]	; 0xfffff8ee
   10c78:	vpmin.s8	d29, d2, d8
   10c7c:			; <UNDEFINED> instruction: 0xf10a538c
   10c80:	stmiapl	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}^
   10c84:	andeq	lr, r2, #174080	; 0x2a800
   10c88:	blx	d98f2 <tcgetattr@plt+0xd5822>
   10c8c:	blls	1d509c <tcgetattr@plt+0x1d0fcc>
   10c90:	ldmdavs	fp, {r1, r3, fp, sp, lr}^
   10c94:	blcs	27fe8 <tcgetattr@plt+0x23f18>
   10c98:	bls	2852c0 <tcgetattr@plt+0x2811f0>
   10c9c:	stmdals	r7, {r0, r3, r5, r9, sl, lr}
   10ca0:	andvs	lr, r0, #3358720	; 0x334000
   10ca4:			; <UNDEFINED> instruction: 0xf028463a
   10ca8:	str	pc, [r8, r7, lsr #28]
   10cac:	msrcc	SPSR_, #72351744	; 0x4500000
   10cb0:	stmiapl	r3!, {r0, r4, r9, sl, lr}^
   10cb4:	stmdacc	r8!, {r0, r2, r6, r9, sl, ip, sp, lr, pc}^
   10cb8:			; <UNDEFINED> instruction: 0xf10a449a
   10cbc:			; <UNDEFINED> instruction: 0xf02f30ff
   10cc0:			; <UNDEFINED> instruction: 0xf854faa9
   10cc4:	andscs	r3, r8, #8
   10cc8:	tstcc	r1, r2, lsl #22	; <UNPREDICTABLE>
   10ccc:	stmdavs	fp!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   10cd0:	blcs	fffe7e44 <tcgetattr@plt+0xfffe3d74>
   10cd4:	svcge	0x005df47f
   10cd8:	stmdavs	r9!, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   10cdc:	andne	pc, r9, r1, lsl r8	; <UNPREDICTABLE>
   10ce0:			; <UNDEFINED> instruction: 0xf47f29ff
   10ce4:			; <UNDEFINED> instruction: 0xf1b9af51
   10ce8:	svclt	0x00c80f00
   10cec:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   10cf0:			; <UNDEFINED> instruction: 0xf7f2e74a
   10cf4:	svclt	0x0000eee4
   10cf8:	strheq	r8, [r4], -r8	; <UNPREDICTABLE>
   10cfc:	andeq	r0, r0, r0, asr #6
   10d00:	andeq	r8, r4, sl, lsr #1
   10d04:	andeq	r0, r0, r8, asr r3
   10d08:	andeq	sp, r4, r6, lsl #2
   10d0c:	andeq	r0, r0, ip, ror #6
   10d10:	andeq	r0, r0, r4, asr r4
   10d14:	muleq	r4, r6, r5
   10d18:	andeq	r7, r4, r2, lsl #29
   10d1c:	svcmi	0x00f0e92d
   10d20:	stc	6, cr4, [sp, #-592]!	; 0xfffffdb0
   10d24:	strmi	r8, [lr], -r2, lsl #22
   10d28:	ldrbtmi	r4, [ip], #-3308	; 0xfffff314
   10d2c:	stmdavs	r5!, {r0, r4, r7, ip, sp, pc}
   10d30:	andls	r4, sl, #28, 12	; 0x1c00000
   10d34:	bmi	ffaa180c <tcgetattr@plt+0xffa9d73c>
   10d38:	blmi	ffab5960 <tcgetattr@plt+0xffab1890>
   10d3c:	tstls	r5, sl, ror r4
   10d40:	stmibmi	r9!, {r0, r3, ip, pc}^
   10d44:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   10d48:	blcs	74b4c4 <tcgetattr@plt+0x7473f4>
   10d4c:	movwls	r6, #63515	; 0xf81b
   10d50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10d54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10d58:	blle	42940c <tcgetattr@plt+0x42533c>
   10d5c:	svclt	0x000c4623
   10d60:	movwcs	r2, #769	; 0x301
   10d64:	svclt	0x00ac4584
   10d68:			; <UNDEFINED> instruction: 0xf0032300
   10d6c:	strmi	r0, [r6], r1, lsl #6
   10d70:			; <UNDEFINED> instruction: 0xf0002b00
   10d74:	blls	231024 <tcgetattr@plt+0x22cf54>
   10d78:	movwls	r9, #22533	; 0x5805
   10d7c:	cdpne	0, 9, cr9, cr3, cr8, {0}
   10d80:			; <UNDEFINED> instruction: 0x9c086b68
   10d84:	movwcs	fp, #7960	; 0x1f18
   10d88:			; <UNDEFINED> instruction: 0xf1bb930c
   10d8c:	svclt	0x00180f00
   10d90:	andls	r2, r1, r0, lsl #6
   10d94:	bne	8359b8 <tcgetattr@plt+0x8318e8>
   10d98:	blcs	34da8 <tcgetattr@plt+0x30cd8>
   10d9c:	orrhi	pc, r8, r0
   10da0:	blcs	379b0 <tcgetattr@plt+0x338e0>
   10da4:	blls	240c60 <tcgetattr@plt+0x23cb90>
   10da8:	movwls	r2, #8960	; 0x2300
   10dac:	blls	1759b8 <tcgetattr@plt+0x1718e8>
   10db0:	addmi	r9, r3, #65536	; 0x10000
   10db4:	orrhi	pc, sl, r0, asr #5
   10db8:	stmdals	r2, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
   10dbc:	vsubl.s8	q10, d16, d3
   10dc0:			; <UNDEFINED> instruction: 0xf04f8185
   10dc4:			; <UNDEFINED> instruction: 0xf1a20b00
   10dc8:	blmi	ff2115d4 <tcgetattr@plt+0xff20d504>
   10dcc:			; <UNDEFINED> instruction: 0xf282fab2
   10dd0:	ldmdbeq	r2, {r1, r2, r3, r4, r6, r9, sl, lr}^
   10dd4:	bmi	ff1b5608 <tcgetattr@plt+0xff1b1538>
   10dd8:	andls	r4, sp, #2046820352	; 0x7a000000
   10ddc:	ldrmi	r2, [r1], r0, lsl #4
   10de0:	ldrbtmi	r4, [sl], #-2756	; 0xfffff53c
   10de4:			; <UNDEFINED> instruction: 0xf8519206
   10de8:			; <UNDEFINED> instruction: 0xf8daa003
   10dec:			; <UNDEFINED> instruction: 0xf6454000
   10df0:	bls	5db68 <tcgetattr@plt+0x59a98>
   10df4:	addsmi	r5, r1, #14745600	; 0xe10000
   10df8:			; <UNDEFINED> instruction: 0xf645dd6e
   10dfc:			; <UNDEFINED> instruction: 0xf6453360
   10e00:	stmiapl	r0!, {r3, r5, r6, r8, r9, sl, ip, sp}^
   10e04:			; <UNDEFINED> instruction: 0xf02f4410
   10e08:	stmibpl	r3!, {r0, r2, r9, fp, ip, sp, lr, pc}^
   10e0c:	blx	99676 <tcgetattr@plt+0x955a6>
   10e10:	movwls	r3, #13057	; 0x3301
   10e14:	bls	2b7220 <tcgetattr@plt+0x2b3150>
   10e18:	blls	f6e40 <tcgetattr@plt+0xf2d70>
   10e1c:	svclt	0x00184281
   10e20:	stmibvs	r9!, {r9, sp}^
   10e24:	addmi	r6, sl, #36, 18	; 0x90000
   10e28:			; <UNDEFINED> instruction: 0x4690681b
   10e2c:	selmi	fp, r8, r8
   10e30:	strtmi	r2, [r3], #-3072	; 0xfffff400
   10e34:	and	sp, r5, r2, lsl #20
   10e38:	movwle	r3, #15361	; 0x3c01
   10e3c:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
   10e40:	rscsle	r2, r9, r0, lsr #20
   10e44:	bls	77260 <tcgetattr@plt+0x73190>
   10e48:	strmi	r6, [sp], -fp, lsr #20
   10e4c:	bne	feab7278 <tcgetattr@plt+0xfeab31a8>
   10e50:			; <UNDEFINED> instruction: 0xf282fab2
   10e54:	b	13e18e0 <tcgetattr@plt+0x13dd810>
   10e58:	svclt	0x00a81252
   10e5c:	bcs	19664 <tcgetattr@plt+0x15594>
   10e60:			; <UNDEFINED> instruction: 0x460cbf18
   10e64:	svclt	0x00a8429c
   10e68:	blls	2e26e0 <tcgetattr@plt+0x2de610>
   10e6c:	svclt	0x00b44544
   10e70:			; <UNDEFINED> instruction: 0xf0032300
   10e74:	teqlt	r3, r1, lsl #6
   10e78:	bls	7b7a88 <tcgetattr@plt+0x7b39b8>
   10e7c:	svclt	0x00a82b00
   10e80:	vrshr.s64	d4, d10, #64
   10e84:	blls	b1248 <tcgetattr@plt+0xad178>
   10e88:	movwls	r3, #8961	; 0x2301
   10e8c:	movwcc	r9, #6913	; 0x1b01
   10e90:	blls	1f5aa8 <tcgetattr@plt+0x1f19d8>
   10e94:			; <UNDEFINED> instruction: 0x2600b353
   10e98:	movwcs	lr, #18909	; 0x49dd
   10e9c:	vrshr.s64	d20, d3, #64
   10ea0:	blls	3311bc <tcgetattr@plt+0x32d0ec>
   10ea4:	stmdbls	r2, {r1, r2, r3, r4, r9, fp, ip, pc}
   10ea8:	svclt	0x00182e00
   10eac:	movwls	r2, #29440	; 0x7300
   10eb0:	svclt	0x00ac428a
   10eb4:			; <UNDEFINED> instruction: 0xf0032300
   10eb8:	blcs	11ac4 <tcgetattr@plt+0xd9f4>
   10ebc:	adcshi	pc, r6, r0, asr #32
   10ec0:	ldmdavs	sp, {r0, r2, r3, r8, r9, fp, ip, pc}
   10ec4:	movwls	r9, #6916	; 0x1b04
   10ec8:	strls	lr, [r8], -pc, lsl #15
   10ecc:	eor	pc, r8, sp, asr #17
   10ed0:			; <UNDEFINED> instruction: 0xf8cd9405
   10ed4:	ldrb	ip, [r2, -r4, lsr #32]
   10ed8:	vpmax.s8	d25, d2, d1
   10edc:	stmiapl	r3!, {r2, r3, r7, r8, r9, ip, lr}^
   10ee0:	andscs	r1, r8, #331776	; 0x51000
   10ee4:	movwcc	pc, #6914	; 0x1b02	; <UNPREDICTABLE>
   10ee8:	ldr	r9, [r3, r3, lsl #6]
   10eec:	ldrdcs	pc, [r0], -sl
   10ef0:	bvs	4b7304 <tcgetattr@plt+0x4b3234>
   10ef4:	bcs	22b128 <tcgetattr@plt+0x227058>
   10ef8:	bl	eaf20 <tcgetattr@plt+0xe6e50>
   10efc:			; <UNDEFINED> instruction: 0xf8130c08
   10f00:			; <UNDEFINED> instruction: 0xf0001008
   10f04:			; <UNDEFINED> instruction: 0xf00180b6
   10f08:	stmibcs	r0, {r5, r6, r7, r8}
   10f0c:			; <UNDEFINED> instruction: 0xf108d103
   10f10:	bl	df314 <tcgetattr@plt+0xdb244>
   10f14:	blls	d3f3c <tcgetattr@plt+0xcfe6c>
   10f18:			; <UNDEFINED> instruction: 0xf04f4544
   10f1c:	strbmi	r0, [r0], #-256	; 0xffffff00
   10f20:	ldmvs	fp, {r1, r2, r3, r8, ip, pc}^
   10f24:	bleq	24bb38 <tcgetattr@plt+0x247a68>
   10f28:	blge	3c7c84 <tcgetattr@plt+0x3c3bb4>
   10f2c:	strbmi	r4, [r8], r6, asr #13
   10f30:	bcc	44c758 <tcgetattr@plt+0x448688>
   10f34:	cmplt	r9, sp, lsl r0
   10f38:	svceq	0x0060f011
   10f3c:	strmi	sp, [r5], -r8, lsl #2
   10f40:	streq	pc, [r2, -ip, lsl #2]
   10f44:	blcc	cf020 <tcgetattr@plt+0xcaf50>
   10f48:	stmdbeq	r2, {r1, r2, r3, r8, ip, sp, lr, pc}
   10f4c:	addslt	fp, fp, #372736	; 0x5b000
   10f50:	stmdavs	r0, {r1, r2, fp, ip, pc}
   10f54:	cmnle	r7, r0, lsl #16
   10f58:			; <UNDEFINED> instruction: 0xf806b10e
   10f5c:			; <UNDEFINED> instruction: 0xf1083b01
   10f60:	ldrtmi	r0, [ip], r1, lsl #16
   10f64:	strbmi	r4, [lr], r8, lsr #12
   10f68:	blle	9224a0 <tcgetattr@plt+0x91e3d0>
   10f6c:	ldrdcc	pc, [r0], -sl
   10f70:	bcs	22b7e0 <tcgetattr@plt+0x227710>
   10f74:	strbtmi	r4, [r7], -r5, lsl #12
   10f78:	blcc	8efd4 <tcgetattr@plt+0x8af04>
   10f7c:	blne	8efe0 <tcgetattr@plt+0x8af10>
   10f80:	bleq	8d3b4 <tcgetattr@plt+0x892e4>
   10f84:	stmdbeq	r1, {r1, r2, r3, r8, ip, sp, lr, pc}
   10f88:			; <UNDEFINED> instruction: 0xf81bd1d5
   10f8c:	b	10dbf98 <tcgetattr@plt+0x10d7ec8>
   10f90:	b	10e1ba0 <tcgetattr@plt+0x10ddad0>
   10f94:			; <UNDEFINED> instruction: 0xf64f2101
   10f98:	addsmi	r7, r9, #-67108861	; 0xfc000003
   10f9c:			; <UNDEFINED> instruction: 0x4630d05e
   10fa0:			; <UNDEFINED> instruction: 0xff72f02b
   10fa4:	cfcvt32scs	mvf4, mvfx0
   10fa8:	strbmi	sp, [ip, #-88]	; 0xffffffa8
   10fac:	ldrtmi	r4, [ip], r6, lsl #8
   10fb0:	strbmi	r4, [lr], r8, lsr #12
   10fb4:	blmi	1447b24 <tcgetattr@plt+0x1443a54>
   10fb8:	ldrbtmi	r4, [fp], #-1729	; 0xfffff93f
   10fbc:	cmplt	r3, fp, lsl r8
   10fc0:	cmplt	r3, lr, lsl #22
   10fc4:	blmi	137d464 <tcgetattr@plt+0x1379394>
   10fc8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   10fcc:	bleq	10f0ec <tcgetattr@plt+0x10b01c>
   10fd0:	movwcc	r4, #13899	; 0x364b
   10fd4:	blls	162a40 <tcgetattr@plt+0x15e970>
   10fd8:	addsmi	r9, r3, #4096	; 0x1000
   10fdc:	svcge	0x005cf43f
   10fe0:	ldrdcc	pc, [r0], -sl
   10fe4:	blcc	6b458 <tcgetattr@plt+0x67388>
   10fe8:	umaalle	r4, fp, ip, r2
   10fec:	ldrbtmi	r4, [sl], #-2628	; 0xfffff5bc
   10ff0:	bvs	1aeb04c <tcgetattr@plt+0x1ae6f7c>
   10ff4:	suble	r2, sp, r2, lsl #22
   10ff8:	subsle	r2, r3, r3, lsl #22
   10ffc:			; <UNDEFINED> instruction: 0xf47f2b00
   11000:	strbmi	sl, [fp], -fp, asr #30
   11004:	cdpcs	3, 0, cr3, cr0, cr1, {0}
   11008:	qaddcs	sp, fp, sp
   1100c:	ldmdavs	r2, {r0, r4, r5, ip, sp, lr}^
   11010:	suble	r2, pc, r0, lsl #20
   11014:	strcc	r2, [r2], -sl, lsl #6
   11018:	stccc	8, cr15, [r1], {6}
   1101c:	movwcc	r4, #9803	; 0x264b
   11020:	ldmib	sp, {r0, r3, r4, r7, r9, sl, lr}^
   11024:	addsmi	r2, r3, #4, 6	; 0x10000000
   11028:	svcge	0x003bf6bf
   1102c:	blmi	b63908 <tcgetattr@plt+0xb5f838>
   11030:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11034:	blls	3eb0a4 <tcgetattr@plt+0x3e6fd4>
   11038:	qdaddle	r4, sl, ip
   1103c:	andslt	r4, r1, r8, asr #12
   11040:	blhi	cc33c <tcgetattr@plt+0xc826c>
   11044:	svchi	0x00f0e8bd
   11048:	tstmi	r1, r3, asr #20
   1104c:	mrc	6, 0, r4, cr8, cr0, {1}
   11050:			; <UNDEFINED> instruction: 0xf02d3a10
   11054:	strmi	pc, [r0], #2319	; 0x90f
   11058:			; <UNDEFINED> instruction: 0xd1a62e00
   1105c:			; <UNDEFINED> instruction: 0x462846bc
   11060:	str	r4, [r1, lr, asr #13]
   11064:	movwcs	r9, #2050	; 0x802
   11068:	strbmi	r4, [r1], -r2, lsr #12
   1106c:	stc2	7, cr15, [r6], {255}	; 0xff
   11070:	ldmibcs	pc!, {r0, r3, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   11074:	svcge	0x004ff47f
   11078:	andne	pc, r8, r0, lsl r8	; <UNPREDICTABLE>
   1107c:			; <UNDEFINED> instruction: 0xf47f29ff
   11080:	strb	sl, [r4, -sl, asr #30]
   11084:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
   11088:	stmdavc	r3!, {r2, r3, r4, sl, lr}^
   1108c:			; <UNDEFINED> instruction: 0xf47f2b20
   11090:	str	sl, [fp, r3, lsl #30]!
   11094:			; <UNDEFINED> instruction: 0x2320b116
   11098:	blcc	8f0b8 <tcgetattr@plt+0x8afe8>
   1109c:	movwcc	r4, #5707	; 0x164b
   110a0:	usat	r4, #25, r9, lsl #13
   110a4:	rscsle	r2, r9, r0, lsl #28
   110a8:			; <UNDEFINED> instruction: 0xf806232c
   110ac:	ldrb	r3, [r5, r1, lsl #22]!
   110b0:	str	r9, [r8], r1, lsl #8
   110b4:	andne	lr, r4, #3620864	; 0x374000
   110b8:	blle	2a1ae8 <tcgetattr@plt+0x29da18>
   110bc:	ldrmi	r3, [r9], r1, lsl #12
   110c0:	ldmdavs	r2, {r8, r9, sl, sp, lr, pc}^
   110c4:			; <UNDEFINED> instruction: 0xd1a92a00
   110c8:	usat	r4, #5, r9, lsl #13
   110cc:	ldrmi	r2, [r9], r0, lsl #6
   110d0:	ldrmi	lr, [r9], ip, lsr #15
   110d4:			; <UNDEFINED> instruction: 0xf7f2e7aa
   110d8:	svclt	0x0000ecf2
   110dc:	andeq	ip, r4, lr, lsl #27
   110e0:	andeq	r7, r4, r8, lsl #26
   110e4:	andeq	r0, r0, r0, asr #6
   110e8:	strdeq	r7, [r4], -lr
   110ec:	andeq	r0, r0, ip, ror #6
   110f0:	andeq	ip, r4, r0, ror #25
   110f4:	andeq	r8, r4, r6, ror r2
   110f8:	muleq	r4, lr, r0
   110fc:	andeq	r0, r3, ip, lsl #9
   11100:	andeq	ip, r4, sl, asr #21
   11104:	andeq	r7, r4, r4, lsl sl
   11108:	svcmi	0x00f8e92d
   1110c:	mrrccc	6, 4, pc, ip, cr5	; <UNPREDICTABLE>
   11110:	strmi	r4, [r7], -lr, lsr #24
   11114:	strmi	r4, [r8], -lr, lsr #26
   11118:			; <UNDEFINED> instruction: 0x4691447c
   1111c:	stmdbpl	r5!, {r1, r2, r3, r4, r9, sl, lr}^
   11120:			; <UNDEFINED> instruction: 0xf8d5683c
   11124:	stcls	0, cr10, [sl, #-0]
   11128:	andne	pc, ip, sl, asr r8	; <UNPREDICTABLE>
   1112c:			; <UNDEFINED> instruction: 0x8010f8da
   11130:	lfmle	f4, 4, [r5, #-516]!	; 0xfffffdfc
   11134:	msrcc	SPSR_, #72351744	; 0x4500000
   11138:	blcc	1a4ea54 <tcgetattr@plt+0x1a4a984>
   1113c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   11140:			; <UNDEFINED> instruction: 0xf02f4418
   11144:			; <UNDEFINED> instruction: 0xf85af867
   11148:	tstcs	r8, #11
   1114c:	svceq	0x0054f1b9
   11150:	tsteq	r1, r3, lsl #22	; <UNPREDICTABLE>
   11154:	eorle	r6, pc, r8, lsl #16
   11158:	svceq	0x0074f1b9
   1115c:			; <UNDEFINED> instruction: 0xf1b9d031
   11160:			; <UNDEFINED> instruction: 0xf04f0f46
   11164:	svclt	0x00140c00
   11168:			; <UNDEFINED> instruction: 0xf04f2301
   1116c:	stmiane	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   11170:	svclt	0x00a82a00
   11174:	ble	1627bc <tcgetattr@plt+0x15e6ec>
   11178:	ldrmi	lr, [sl], #-14
   1117c:	svclt	0x00a82a00
   11180:	blle	2627c8 <tcgetattr@plt+0x25e6f8>
   11184:	adcsmi	r5, r1, #33024	; 0x8100
   11188:	stfccd	f5, [r1, #-988]	; 0xfffffc24
   1118c:	strbtmi	sp, [r2], #-501	; 0xfffffe0b
   11190:	eorsvs	r4, sl, r8, lsr #12
   11194:	svchi	0x00f8e8bd
   11198:	rscscc	pc, pc, pc, asr #32
   1119c:	svchi	0x00f8e8bd
   111a0:	orrpl	pc, ip, #536870916	; 0x20000004
   111a4:			; <UNDEFINED> instruction: 0xf85a1a40
   111a8:	tstcs	r8, #3
   111ac:	svceq	0x0054f1b9
   111b0:	tstne	r0, r3, lsl #22	; <UNPREDICTABLE>
   111b4:	bicle	r6, pc, r8, lsl #16
   111b8:	stceq	0, cr15, [r1], {79}	; 0x4f
   111bc:	mvnscc	pc, #79	; 0x4f
   111c0:			; <UNDEFINED> instruction: 0xf04fe7d5
   111c4:	movwcs	r3, #7423	; 0x1cff
   111c8:	svclt	0x0000e7d1
   111cc:	andeq	r7, r4, ip, lsr #18
   111d0:	andeq	r0, r0, ip, ror #6
   111d4:	andcs	r4, r0, #26624	; 0x6800
   111d8:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
   111dc:			; <UNDEFINED> instruction: 0xf6454d19
   111e0:	ldmdbmi	r9, {r2, r3, r4, r6, r8, r9, sl, ip, sp}
   111e4:	ldcmi	0, cr11, [r9], {131}	; 0x83
   111e8:	ldrbtmi	r5, [r9], #-2397	; 0xfffff6a3
   111ec:	stmdavs	sp!, {r1, r2, r3, fp, sp, lr}
   111f0:	stmibpl	sp!, {r0, r4, r5, r6, r8, r9, fp, sp, lr}^
   111f4:	addmi	r1, r5, #446464	; 0x6d000
   111f8:	strmi	fp, [r5], -r8, lsr #31
   111fc:	cmnvs	r1, #687865856	; 0x29000000
   11200:	ldmdbpl	lr, {r0, r1, r2, r3, r5, r9, sl, lr}
   11204:	stmvs	r3, {r4, r5, fp, sp, lr}
   11208:	addsmi	r9, sp, #0, 4
   1120c:	ldrmi	fp, [sp], -r8, lsr #31
   11210:	strtmi	r3, [r9], -r1, lsl #22
   11214:	stc2l	0, cr15, [r0], {39}	; 0x27
   11218:	stcle	13, cr2, [sp, #-0]
   1121c:	ldmdavs	r2!, {r2, r3, r5, r6, r9, sl, fp, ip}
   11220:	tstcs	r0, r1, lsl #6
   11224:	strcs	lr, [r1, #-2514]	; 0xfffff62e
   11228:	bcc	57ee4 <tcgetattr@plt+0x53e14>
   1122c:	cdpne	12, 6, cr3, cr8, cr1, {0}
   11230:	blx	fe94f236 <tcgetattr@plt+0xfe94b166>
   11234:	mvnsle	r1, r3, ror #24
   11238:	andlt	r4, r3, r8, lsr r6
   1123c:	svclt	0x0000bdf0
   11240:	andeq	r7, r4, sl, ror #16
   11244:	andeq	r0, r0, ip, ror #6
   11248:	andeq	ip, r4, lr, asr #17
   1124c:	andeq	r0, r0, r8, asr r3
   11250:	blmi	ca3b1c <tcgetattr@plt+0xc9fa4c>
   11254:	ldmdami	r2!, {r1, r3, r4, r5, r6, sl, lr}
   11258:	mvnsmi	lr, #737280	; 0xb4000
   1125c:	ldrbcc	pc, [ip], #-1605	; 0xfffff9bb	; <UNPREDICTABLE>
   11260:	ldrdlt	r5, [r9], r5	; <UNPREDICTABLE>
   11264:	stmdavs	fp!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, lr}
   11268:	ldmibvs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   1126c:			; <UNDEFINED> instruction: 0xf8d36819
   11270:	eorsvs	ip, fp, r4, lsr r0
   11274:	stmdbpl	sl, {r1, r2, r4, fp, ip, lr}
   11278:	bl	fe8ab7a0 <tcgetattr@plt+0xfe8a76d0>
   1127c:			; <UNDEFINED> instruction: 0xf8d30e0c
   11280:	ldrbmi	r8, [r0, #-24]!	; 0xffffffe8
   11284:	ldmibcc	pc!, {r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   11288:	stcle	0, cr6, [sp, #-196]	; 0xffffff3c
   1128c:	strmi	r2, [lr, #256]	; 0x100
   11290:	stfles	f6, [r9, #-612]	; 0xfffffd9c
   11294:			; <UNDEFINED> instruction: 0xf7ff4670
   11298:	ldmdavs	fp!, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1129c:			; <UNDEFINED> instruction: 0xf8d36832
   112a0:	ldmdbpl	r2, {r2, r4, r5, lr, pc}
   112a4:	stmdbeq	r0, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   112a8:	mulsle	pc, r4, r5	; <UNPREDICTABLE>
   112ac:	bvs	82b364 <tcgetattr@plt+0x827294>
   112b0:	stmdavs	r7, {r0, r1, r5, fp, sp, lr}
   112b4:	andvs	r6, r3, r8, lsr #32
   112b8:	subsvs	fp, r8, #-1073741818	; 0xc0000006
   112bc:	blcs	2bd30 <tcgetattr@plt+0x27c60>
   112c0:	strdcs	sp, [r0, -fp]
   112c4:	mcrr2	0, 2, pc, r2, cr8	; <UNPREDICTABLE>
   112c8:	eorvs	r6, ip, r3, lsr #16
   112cc:	subsvs	fp, ip, #-1073741818	; 0xc0000006
   112d0:	blcs	2bd44 <tcgetattr@plt+0x27c74>
   112d4:	bvs	905ac8 <tcgetattr@plt+0x9019f8>
   112d8:			; <UNDEFINED> instruction: 0xf028601f
   112dc:	ldmdavs	r0!, {r0, r6, r9, sl, fp, ip, sp, lr, pc}
   112e0:	andlt	r2, r9, r0, asr r1
   112e4:	mvnsmi	lr, #12386304	; 0xbd0000
   112e8:	mcrlt	7, 2, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
   112ec:	strcs	r6, [r0], #-2266	; 0xfffff726
   112f0:	ldmvs	sl, {r2, r9, ip, pc}
   112f4:	ldmdbvs	sl, {r0, r2, r9, ip, pc}^
   112f8:			; <UNDEFINED> instruction: 0xf8cd691b
   112fc:	andls	r9, r6, #8
   11300:	bls	175f24 <tcgetattr@plt+0x171e54>
   11304:	ldmib	sp, {r2, r8, r9, fp, ip, pc}^
   11308:			; <UNDEFINED> instruction: 0xf8cd1006
   1130c:	strls	r8, [r1], #-0
   11310:	stc2	7, cr15, [r4, #-1020]	; 0xfffffc04
   11314:	svclt	0x0000e7e1
   11318:	strdeq	r7, [r4], -r0
   1131c:	andeq	r0, r0, r8, asr r3
   11320:	andeq	r0, r0, ip, ror #6
   11324:	andeq	ip, r4, r0, asr r8
   11328:	andcs	r4, r0, #24, 18	; 0x60000
   1132c:	ldrbtmi	fp, [r9], #-1520	; 0xfffffa10
   11330:	addlt	r4, r3, r7, lsl fp
   11334:	ldcmi	8, cr6, [r7, #-60]	; 0xffffffc4
   11338:	cfldrsmi	mvf4, [r7], {123}	; 0x7b
   1133c:	addmi	r6, r8, #123904	; 0x1e400
   11340:	strmi	fp, [r8], -r8, lsr #31
   11344:	cmnvs	r9, #36864	; 0x9000
   11348:	ldmdbpl	sp, {r1, r2, r9, sl, lr}^
   1134c:	stmdavs	r8!, {r0, r1, r3, r4, r8, fp, ip, lr}
   11350:	stmvs	r7, {r0, r1, r3, r4, fp, sp, lr}
   11354:	adcsmi	r6, r7, #1490944	; 0x16c000
   11358:			; <UNDEFINED> instruction: 0xf1039200
   1135c:	svclt	0x00a833ff
   11360:	rsbsmi	r4, r9, #57671680	; 0x3700000
   11364:	ldc2	0, cr15, [r8], {39}	; 0x27
   11368:	stcle	15, cr2, [fp, #-0]
   1136c:	stmdavs	sl!, {r2, r3, r4, r5, r6, r9, sl, fp, ip}
   11370:	strtmi	r2, [r0], -r1, lsl #6
   11374:	stfccs	f2, [r1], {-0}
   11378:	bcc	6b4c8 <tcgetattr@plt+0x673f8>
   1137c:	blx	fffcf380 <tcgetattr@plt+0xfffcb2b0>
   11380:	mvnsle	r1, r3, ror #24
   11384:	andlt	r4, r3, r0, lsr r6
   11388:	svclt	0x0000bdf0
   1138c:	andeq	ip, r4, sl, lsl #15
   11390:	andeq	r7, r4, ip, lsl #14
   11394:	andeq	r0, r0, r8, asr r3
   11398:	andeq	r0, r0, ip, ror #6
   1139c:	push	{r0, r1, r5, r6, r8, r9, fp, lr}
   113a0:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   113a4:	ldrmi	fp, [sl], -r7, lsl #1
   113a8:	blmi	1875fc4 <tcgetattr@plt+0x1871ef4>
   113ac:			; <UNDEFINED> instruction: 0xf64558d3
   113b0:	ldmdavs	ip, {r2, r3, r4, r6, r9, ip, sp}
   113b4:	stmibvs	r5!, {r2, r8, r9, ip, pc}
   113b8:			; <UNDEFINED> instruction: 0xf8546923
   113bc:	adcmi	r9, fp, #2
   113c0:			; <UNDEFINED> instruction: 0xf103bfd8
   113c4:	movwls	r3, #5631	; 0x15ff
   113c8:	bl	ebb5c <tcgetattr@plt+0xe7a8c>
   113cc:	ldrmi	r0, [r1, #1545]!	; 0x609
   113d0:	addshi	pc, ip, r0, asr #6
   113d4:	msrcc	SPSR_, #72351744	; 0x4500000
   113d8:	stmiapl	r0!, {r0, r3, r6, r9, sl, lr}^
   113dc:	strbcc	pc, [r8, -r5, asr #12]!	; <UNPREDICTABLE>
   113e0:			; <UNDEFINED> instruction: 0xf02e4430
   113e4:	stmibpl	r3!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
   113e8:	blx	99c52 <tcgetattr@plt+0x95b82>
   113ec:	pownee	f3, f7, f1
   113f0:	svccs	0x0000680b
   113f4:	ble	a24e8 <tcgetattr@plt+0x9e418>
   113f8:	svccc	0x0001e08f
   113fc:			; <UNDEFINED> instruction: 0xf813d304
   11400:			; <UNDEFINED> instruction: 0xf1b88901
   11404:	rscsle	r0, r8, r0, lsr #30
   11408:	ldrbtle	r3, [fp], #-3585	; 0xfffff1ff
   1140c:	tsteq	r7, #111	; 0x6f	; <UNPREDICTABLE>
   11410:	andspl	pc, r6, #4, 10	; 0x1000000
   11414:	vqrdmulh.s<illegal width 8>	d15, d9, d3
   11418:			; <UNDEFINED> instruction: 0xf1a8320c
   1141c:			; <UNDEFINED> instruction: 0xf04f0130
   11420:	tstls	r3, r8, lsl fp
   11424:			; <UNDEFINED> instruction: 0xf5049302
   11428:			; <UNDEFINED> instruction: 0x461443b6
   1142c:	cmncc	r8, #161480704	; 0x9a00000
   11430:	beq	184d860 <tcgetattr@plt+0x1849790>
   11434:			; <UNDEFINED> instruction: 0x469a4652
   11438:	ldmdavs	r0, {r0, r2, r3, r4, sp, lr, pc}
   1143c:	andls	r4, r0, #76546048	; 0x4900000
   11440:			; <UNDEFINED> instruction: 0xf02e4430
   11444:			; <UNDEFINED> instruction: 0xf8dafee7
   11448:	svccs	0x00000000
   1144c:	blx	2f7c56 <tcgetattr@plt+0x2f3b86>
   11450:	stmdavs	r9, {r0, r8}
   11454:	vstrpl	d29, [r8, #100]	; 0x64
   11458:	andsle	r4, r6, r0, asr #10
   1145c:	svceq	0x0000f1b8
   11460:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   11464:	ldmdacc	r0!, {r0, r4, ip, lr, pc}
   11468:	stmdale	r2, {r0, r3, fp, sp}
   1146c:	blcs	278080 <tcgetattr@plt+0x273fb0>
   11470:	vmlacc.f16	s26, s2, s22	; <UNPREDICTABLE>
   11474:	ldrmi	sp, [r1, #838]!	; 0x346
   11478:	blls	c87fc <tcgetattr@plt+0xc472c>
   1147c:	stmdavs	r0!, {r8, r9, sl, fp, sp}
   11480:	tstcc	r6, fp, lsl #22	; <UNPREDICTABLE>
   11484:	stmdavs	r9, {r0, sl, lr}
   11488:	blls	88024 <tcgetattr@plt+0x83f54>
   1148c:	addmi	r1, r5, #88, 28	; 0x580
   11490:	cfstrsle	mvf4, [r3, #-4]
   11494:	stmdacc	r1, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   11498:	sfmle	f4, 2, [sl], #532	; 0x214
   1149c:	stmdbcc	r1, {r0, r4, fp, ip, sp, lr, pc}
   114a0:	rscsle	r2, r8, r0, lsr #22
   114a4:	strmi	r4, [r4], -r3, lsr #22
   114a8:	ldmpl	r6, {r0, r2, r9, fp, ip, pc}^
   114ac:			; <UNDEFINED> instruction: 0xf8d76837
   114b0:			; <UNDEFINED> instruction: 0xf8d88004
   114b4:	teqlt	fp, r0, asr r0
   114b8:	tstls	r0, r0, asr #12
   114bc:	cdp2	0, 2, cr15, cr14, cr5, {1}
   114c0:	stmdbls	r0, {r0, r1, r2, r4, r5, fp, sp, lr}
   114c4:	ldrdhi	pc, [r4], -r7
   114c8:	stmdbeq	r5, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   114cc:			; <UNDEFINED> instruction: 0xf1099100
   114d0:			; <UNDEFINED> instruction: 0xf7f20002
   114d4:	stmdbls	r0, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   114d8:			; <UNDEFINED> instruction: 0xf8c84606
   114dc:	mvnslt	r0, r0, asr r0
   114e0:	streq	pc, [r1], -r9, lsl #2
   114e4:	blne	b1e8f0 <tcgetattr@plt+0xb1a820>
   114e8:	strtmi	r4, [r1], #-1586	; 0xfffff9ce
   114ec:	b	154f4bc <tcgetattr@plt+0x154b3ec>
   114f0:	andcs	r9, r1, r4, lsl #22
   114f4:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
   114f8:	stmib	r3, {r1, r4, r9, fp, sp, lr}^
   114fc:	andlt	r6, r7, r5, lsl r2
   11500:	svchi	0x00f0e8bd
   11504:	andlt	r2, r7, r0
   11508:	svchi	0x00f0e8bd
   1150c:	orrpl	pc, ip, r2, asr #4
   11510:	stmdapl	r1!, {r3, r4, r9, sp}^
   11514:	tstne	r3, r2, lsl #22	; <UNPREDICTABLE>
   11518:			; <UNDEFINED> instruction: 0xf04fe769
   1151c:	ldrb	r0, [r3, -r0, lsl #16]!
   11520:	ldrbtmi	r4, [r9], #-2309	; 0xfffff6fb
   11524:	blx	144d5ce <tcgetattr@plt+0x14494fe>
   11528:			; <UNDEFINED> instruction: 0xe7ec4630
   1152c:	andeq	r7, r4, r2, lsr #13
   11530:	andeq	r0, r0, ip, ror #6
   11534:	andeq	r0, r0, r8, ror #6
   11538:	andeq	pc, r2, r6, lsr pc	; <UNPREDICTABLE>
   1153c:	andcs	r4, r1, #884736	; 0xd8000
   11540:	mvnsmi	lr, #737280	; 0xb4000
   11544:	cfldrsmi	mvf4, [r5], #-484	; 0xfffffe1c
   11548:	vst4.32	{d27-d30}, [pc], r5
   1154c:	ldrbtmi	r7, [ip], #-194	; 0xffffff3e
   11550:	stc2l	0, cr15, [sl, #160]	; 0xa0
   11554:	cmple	ip, r0, lsl #16
   11558:			; <UNDEFINED> instruction: 0xf04f4a31
   1155c:	blmi	c53568 <tcgetattr@plt+0xc4f498>
   11560:	cdpcc	6, 5, cr15, cr12, cr5, {2}
   11564:	stmiapl	r7!, {r4, r5, r8, sl, fp, lr}
   11568:	ldrbtmi	r5, [sp], #-2278	; 0xfffff71a
   1156c:	ldrsbtls	pc, [ip], pc	; <UNPREDICTABLE>
   11570:			; <UNDEFINED> instruction: 0xf8d66839
   11574:	ldrbtmi	ip, [r9], #0
   11578:			; <UNDEFINED> instruction: 0xf8dc6a0a
   1157c:			; <UNDEFINED> instruction: 0xf8cc301c
   11580:			; <UNDEFINED> instruction: 0xf8cc802c
   11584:	bmi	a995dc <tcgetattr@plt+0xa9550c>
   11588:			; <UNDEFINED> instruction: 0xf8d1602b
   1158c:	stmiapl	r2!, {r4, pc}
   11590:	and	pc, lr, r1, asr r8	; <UNPREDICTABLE>
   11594:	ldrbtcc	pc, [pc], #264	; 1159c <tcgetattr@plt+0xd4cc>	; <UNPREDICTABLE>
   11598:	stmibvs	sl, {r0, r2, r4, fp, sp, lr}^
   1159c:	andsvs	r6, r9, sp, ror #16
   115a0:	andsvs	r6, ip, #2244608	; 0x224000
   115a4:	subsvs	r4, sp, r8, lsl #11
   115a8:			; <UNDEFINED> instruction: 0xf101bfc8
   115ac:	orrsvs	r0, r8, r1, lsl #16
   115b0:	strmi	fp, [ip], -r8, asr #31
   115b4:	andeq	lr, sl, r3, asr #19
   115b8:			; <UNDEFINED> instruction: 0x46216318
   115bc:	bl	3a9f24 <tcgetattr@plt+0x3a5e54>
   115c0:	bicsvs	r0, r8, r2, lsl #10
   115c4:			; <UNDEFINED> instruction: 0xf8c34660
   115c8:			; <UNDEFINED> instruction: 0xf027e034
   115cc:	ldmdavs	pc!, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   115d0:	ldrdeq	pc, [r0], -r9
   115d4:	mrrccc	6, 4, pc, ip, cr5	; <UNPREDICTABLE>
   115d8:	mvfeqs	f7, f5
   115dc:	ldmdbvs	r9!, {r1, r6, r9, sl, lr}^
   115e0:	tstls	r2, r3, asr #22
   115e4:	movweq	lr, #15278	; 0x3bae
   115e8:	ldmdbmi	r2, {r3, r4, r5, r8, fp, sp, lr}
   115ec:	ldrbtmi	r9, [r9], #-1
   115f0:	andvc	pc, ip, r7, asr r8	; <UNPREDICTABLE>
   115f4:	strls	r2, [r0, -r0]
   115f8:	blx	ff9cd6a0 <tcgetattr@plt+0xff9c95d0>
   115fc:	ldrdcc	pc, [r0], -r9
   11600:	blvs	16ab6cc <tcgetattr@plt+0x16a75fc>
   11604:	bne	feaa9a7c <tcgetattr@plt+0xfeaa59ac>
   11608:			; <UNDEFINED> instruction: 0x615d609c
   1160c:	stmib	r1, {r0, r2, r3, r4, r6, r7, sp, lr}^
   11610:	andlt	r4, r5, r3, lsl #4
   11614:	mvnshi	lr, #12386304	; 0xbd0000
   11618:	andeq	r7, r4, r8, lsl fp
   1161c:	strdeq	r7, [r4], -r6
   11620:	andeq	r0, r0, ip, ror #6
   11624:	andeq	r0, r0, r8, asr r3
   11628:	andeq	ip, r4, lr, asr #10
   1162c:	andeq	ip, r4, r2, asr #10
   11630:	andeq	r0, r0, r8, ror #6
   11634:	andeq	pc, r2, r6, lsl #29
   11638:	svcmi	0x00f0e92d
   1163c:			; <UNDEFINED> instruction: 0xf8dfb097
   11640:	ldrmi	r5, [r6], -r0, ror #11
   11644:	ldrbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   11648:			; <UNDEFINED> instruction: 0xf8df447d
   1164c:	ldrbtmi	r4, [ip], #-1500	; 0xfffffa24
   11650:	stmiapl	fp!, {r1, r3, sl, ip, pc}^
   11654:	tstls	r5, #1769472	; 0x1b0000
   11658:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1165c:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   11660:	ldmdavs	pc, {r0, r1, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   11664:	ldmdbvs	ip!, {r0, r1, r8, r9, ip, pc}^
   11668:	movwls	r1, #7779	; 0x1e63
   1166c:	movwls	r1, #28163	; 0x6e03
   11670:	movwcs	fp, #4028	; 0xfbc
   11674:	blle	1b6294 <tcgetattr@plt+0x1b21c4>
   11678:	ldmdbvs	fp!, {r1, r3, r4, r9, sl, lr}
   1167c:	svclt	0x00dc4293
   11680:	mvnscc	pc, #-1073741824	; 0xc0000000
   11684:			; <UNDEFINED> instruction: 0xf6459306
   11688:			; <UNDEFINED> instruction: 0xf645335c
   1168c:	ldmpl	fp!, {r2, r5, r6, r9, ip, sp}^
   11690:	bne	fe6a7980 <tcgetattr@plt+0xfe6a38b0>
   11694:	addmi	r9, sl, #536870912	; 0x20000000
   11698:	stmiane	r2!, {r1, r2, sl, fp, ip, lr, pc}^
   1169c:	svclt	0x00ce428a
   116a0:			; <UNDEFINED> instruction: 0xf1029102
   116a4:	andls	r3, r2, #-268435441	; 0xf000000f
   116a8:	strcs	pc, [r4, #2271]	; 0x8df
   116ac:			; <UNDEFINED> instruction: 0xf8d2447a
   116b0:	bls	b56b8 <tcgetattr@plt+0xb15e8>
   116b4:	ldmib	r9, {r0, r1, r4, r7, r9, lr}^
   116b8:	vpmax.u8	d21, d0, d2
   116bc:			; <UNDEFINED> instruction: 0xf64580de
   116c0:	ldrmi	r3, [r9], -r0, ror #4
   116c4:			; <UNDEFINED> instruction: 0xf64558b8
   116c8:	bls	9f870 <tcgetattr@plt+0x9b7a0>
   116cc:			; <UNDEFINED> instruction: 0xf02e4410
   116d0:			; <UNDEFINED> instruction: 0xf857fda1
   116d4:	tstcs	r8, #8
   116d8:	tstcs	r1, r3, lsl #22	; <UNPREDICTABLE>
   116dc:	ldrbmi	r9, [r3, #-2818]	; 0xfffff4fe
   116e0:	sbcshi	pc, r7, r0
   116e4:	vmlacs.f64	d9, d0, d6
   116e8:	adcsmi	fp, r4, #168, 30	; 0x2a0
   116ec:	andcs	fp, r1, ip, asr #31
   116f0:			; <UNDEFINED> instruction: 0xf8c92000
   116f4:	blls	9d71c <tcgetattr@plt+0x9964c>
   116f8:	andcc	pc, ip, r9, asr #17
   116fc:	ldrsbtcc	pc, [r4], -r9	; <UNPREDICTABLE>
   11700:	blls	b631c <tcgetattr@plt+0xb224c>
   11704:	mvnshi	pc, r0, lsl #6
   11708:	addmi	r9, fp, #81920	; 0x14000
   1170c:	bne	16415f4 <tcgetattr@plt+0x163d524>
   11710:	andhi	pc, r7, #192, 4
   11714:	stmdbls	r1, {r0, r2, r9, fp, ip, pc}
   11718:	ldmdane	r3, {r1, sl, fp, ip, pc}^
   1171c:	vsubl.s8	q10, d16, d19
   11720:			; <UNDEFINED> instruction: 0xf8df821c
   11724:	stmdbls	sl, {r4, r8, sl, sp}
   11728:			; <UNDEFINED> instruction: 0x3018f8d9
   1172c:	andls	r5, fp, #9043968	; 0x8a0000
   11730:	andls	r6, r8, #1179648	; 0x120000
   11734:			; <UNDEFINED> instruction: 0xf0002b00
   11738:	blls	f196c <tcgetattr@plt+0xed89c>
   1173c:	vmlals.f32	s18, s12, s4
   11740:	ldrdhi	pc, [r0], -r3
   11744:	ldrdcc	lr, [r4, -r9]
   11748:			; <UNDEFINED> instruction: 0x7010f8d8
   1174c:	movwcc	pc, #31489	; 0x7b01	; <UNPREDICTABLE>
   11750:	blx	2b7b6e <tcgetattr@plt+0x2b3a9e>
   11754:	blx	a677a <tcgetattr@plt+0xa26aa>
   11758:	movwls	r6, #29191	; 0x7207
   1175c:	strls	r4, [r0], #-660	; 0xfffffd6c
   11760:	strls	fp, [r4], #-4052	; 0xfffff02c
   11764:	sfmls	f1, 1, [r7], {4}
   11768:	svclt	0x00d29b04
   1176c:			; <UNDEFINED> instruction: 0xf8dd9200
   11770:	stcls	0, cr10, [r6, #-32]	; 0xffffffe0
   11774:	svclt	0x00c842a3
   11778:	stcls	3, cr3, [r7], {1}
   1177c:	movwls	fp, #20420	; 0x4fc4
   11780:	blls	1eb8c <tcgetattr@plt+0x1aabc>
   11784:	bleq	8c634 <tcgetattr@plt+0x88564>
   11788:	svclt	0x00bc42a3
   1178c:	mvnscc	pc, #-1073741824	; 0xc0000000
   11790:	blls	1f6398 <tcgetattr@plt+0x1f22c8>
   11794:			; <UNDEFINED> instruction: 0x46194293
   11798:			; <UNDEFINED> instruction: 0x4611bfb4
   1179c:	ldrbmi	r4, [r8, #-1555]	; 0xfffff9ed
   117a0:	movwls	r9, #28940	; 0x710c
   117a4:	bl	fe848bc8 <tcgetattr@plt+0xfe844af8>
   117a8:	strcs	r0, [r0, #-779]	; 0xfffffcf5
   117ac:	pkhbtmi	r4, r3, sl, lsl #9
   117b0:	vqrdmulh.s<illegal width 8>	d15, d7, d10
   117b4:			; <UNDEFINED> instruction: 0xf6459304
   117b8:			; <UNDEFINED> instruction: 0xf858335c
   117bc:	ldrbmi	r1, [r1, #-3]
   117c0:	orrhi	pc, pc, r0, asr #6
   117c4:	msrcc	SPSR_, #72351744	; 0x4500000
   117c8:	strbtcc	pc, [r8], #-1605	; 0xfffff9bb	; <UNPREDICTABLE>
   117cc:	andeq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   117d0:			; <UNDEFINED> instruction: 0xf02e4450
   117d4:			; <UNDEFINED> instruction: 0xf858fd1f
   117d8:	andscs	r3, r8, #4
   117dc:	movwcc	pc, #6914	; 0x1b02	; <UNPREDICTABLE>
   117e0:	blls	12304c <tcgetattr@plt+0x11ef7c>
   117e4:	addsmi	r9, r3, #0, 20
   117e8:			; <UNDEFINED> instruction: 0xf8dfdc32
   117ec:	strcs	r3, [r0], #-1100	; 0xfffffbb4
   117f0:	ldrbtmi	r9, [fp], #-3588	; 0xfffff1fc
   117f4:			; <UNDEFINED> instruction: 0xf8df930e
   117f8:	ldrbtmi	r3, [fp], #-1092	; 0xfffffbbc
   117fc:			; <UNDEFINED> instruction: 0xf8df930f
   11800:	ldrbtmi	r3, [fp], #-1088	; 0xfffffbc0
   11804:			; <UNDEFINED> instruction: 0x464b9310
   11808:			; <UNDEFINED> instruction: 0x463746b9
   1180c:	strbmi	r4, [sp, #-1550]	; 0xfffff9f2
   11810:			; <UNDEFINED> instruction: 0xf645db5b
   11814:			; <UNDEFINED> instruction: 0xf10a325c
   11818:			; <UNDEFINED> instruction: 0xf8580a01
   1181c:			; <UNDEFINED> instruction: 0xf10b1002
   11820:	ldrbmi	r0, [r1, #-2817]	; 0xfffff4ff
   11824:	msrhi	LR_abt, r0
   11828:	rsbcc	pc, r0, #72351744	; 0x4500000
   1182c:			; <UNDEFINED> instruction: 0xf8589309
   11830:			; <UNDEFINED> instruction: 0xf6450002
   11834:	ldrcs	r3, [r8], -r8, ror #8
   11838:			; <UNDEFINED> instruction: 0xf02e4450
   1183c:			; <UNDEFINED> instruction: 0xf858fceb
   11840:	blls	259858 <tcgetattr@plt+0x255788>
   11844:	strcs	pc, [r1], -r6, lsl #22
   11848:	ldrbmi	r9, [sl, #-2561]	; 0xfffff5ff
   1184c:	rscshi	pc, fp, r0, lsl #5
   11850:	stmdbls	r6, {r3, fp, ip, pc}
   11854:	bls	178464 <tcgetattr@plt+0x174394>
   11858:	stmib	r0, {r1, r3, r4, r7, r9, fp, ip}^
   1185c:			; <UNDEFINED> instruction: 0xf0271203
   11860:	bmi	ffe4fa0c <tcgetattr@plt+0xffe4b93c>
   11864:	ldrbtmi	r4, [sl], #-3055	; 0xfffff411
   11868:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1186c:	subsmi	r9, sl, r5, lsl fp
   11870:	bicshi	pc, r4, r0, asr #32
   11874:	pop	{r0, r1, r2, r4, ip, sp, pc}
   11878:	stmdbls	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1187c:	addpl	pc, ip, #536870916	; 0x20000004
   11880:	ldmpl	r9!, {r0, r1, r3, r6, r7, r9, fp, ip}
   11884:	blx	9a0ee <tcgetattr@plt+0x9601e>
   11888:	blls	95c9c <tcgetattr@plt+0x91bcc>
   1188c:			; <UNDEFINED> instruction: 0xf47f4553
   11890:	bls	1bd53c <tcgetattr@plt+0x1b946c>
   11894:	addsmi	r1, r3, #27392	; 0x6b00
   11898:	cmnhi	r8, r0	; <UNPREDICTABLE>
   1189c:	vmulne.f32	s19, s22, s12
   118a0:			; <UNDEFINED> instruction: 0xf47f4293
   118a4:	bvs	ebd528 <tcgetattr@plt+0xeb9458>
   118a8:	bcs	22badc <tcgetattr@plt+0x227a0c>
   118ac:			; <UNDEFINED> instruction: 0xf0005d5b
   118b0:			; <UNDEFINED> instruction: 0xf003818d
   118b4:	blcs	fe01283c <tcgetattr@plt+0xfe00e76c>
   118b8:	svcge	0x0014f47f
   118bc:	blcs	384dc <tcgetattr@plt+0x3440c>
   118c0:	svcge	0x0010f43f
   118c4:	movwls	r3, #27393	; 0x6b01
   118c8:	bls	8b500 <tcgetattr@plt+0x87430>
   118cc:	blle	fefe2e3c <tcgetattr@plt+0xfefded6c>
   118d0:	vstrcs	s18, [r0, #-16]
   118d4:	adcsmi	fp, sl, #24, 30	; 0x60
   118d8:	orrshi	pc, r7, r0
   118dc:	vsubl.s8	q10, d16, d28
   118e0:	ldmibvs	sl, {r0, r1, r2, r3, r5, r7, pc}^
   118e4:	vhsub.u8	d4, d16, d26
   118e8:	bvs	6b1b9c <tcgetattr@plt+0x6adacc>
   118ec:	vsubl.s8	q10, d16, d26
   118f0:			; <UNDEFINED> instruction: 0xf8d880a7
   118f4:	strtmi	lr, [r9], r0, lsr #32
   118f8:	ldmvs	r3!, {r1, r4, r5, fp, sp, lr}
   118fc:	svceq	0x0008f1be
   11900:	lfmpl	f1, 3, [sl, #-36]	; 0xffffffdc
   11904:	sbchi	pc, r2, r0
   11908:	rsceq	pc, r0, #2
   1190c:			; <UNDEFINED> instruction: 0xf0402a80
   11910:	bls	1f1c14 <tcgetattr@plt+0x1edb44>
   11914:	svclt	0x00054297
   11918:	rscscc	pc, pc, #-1073741823	; 0xc0000001
   1191c:			; <UNDEFINED> instruction: 0xf1079207
   11920:			; <UNDEFINED> instruction: 0x461131ff
   11924:	ldrmi	r1, [r1], sl, ror #28
   11928:	strmi	r9, [r4], r7, lsl #16
   1192c:	strbmi	r9, [r1, #-2060]!	; 0xfffff7f4
   11930:			; <UNDEFINED> instruction: 0xf04fbfb4
   11934:			; <UNDEFINED> instruction: 0xf04f0c00
   11938:	addmi	r0, r1, #256	; 0x100
   1193c:	svclt	0x00c89909
   11940:	stceq	0, cr15, [r0], {79}	; 0x4f
   11944:	strbtmi	r4, [r0], -r9, asr #8
   11948:	stmdacs	r0, {r0, r2, r3, r8, ip, pc}
   1194c:	adchi	pc, r5, r0
   11950:			; <UNDEFINED> instruction: 0xf10d49bd
   11954:	popmi	{r2, r3, r6, fp}
   11958:	stmdbls	sl, {r2, r3, r7, r9, sl, lr}
   1195c:			; <UNDEFINED> instruction: 0xf8514478
   11960:	stmdavs	r0, {r2, r3, ip}
   11964:			; <UNDEFINED> instruction: 0xc004f8b1
   11968:	stmdavs	r8, {r0, r4, ip, pc}
   1196c:			; <UNDEFINED> instruction: 0xf8ad7989
   11970:	andsls	ip, r3, r0, asr r0
   11974:			; <UNDEFINED> instruction: 0xf8889811
   11978:	cmplt	r0, r6
   1197c:	andeq	pc, r9, r3, lsl r8	; <UNPREDICTABLE>
   11980:			; <UNDEFINED> instruction: 0xf88d68f1
   11984:			; <UNDEFINED> instruction: 0xf811004e
   11988:			; <UNDEFINED> instruction: 0xf88d1009
   1198c:	stmdbls	sp, {r0, r1, r2, r3, r6, ip}
   11990:			; <UNDEFINED> instruction: 0xf88d7809
   11994:			; <UNDEFINED> instruction: 0xf1be104c
   11998:	eorle	r0, pc, r8, lsl #30
   1199c:	andcc	pc, r9, r3, lsl r8	; <UNPREDICTABLE>
   119a0:	ldrdle	r0, [pc], #-105	; <UNPREDICTABLE>
   119a4:	svceq	0x00e0f013
   119a8:	bl	feab85c4 <tcgetattr@plt+0xfeab44f4>
   119ac:	eorsle	r0, r1, r3, lsl #6
   119b0:	strbmi	r9, [r1], -r8, lsl #16
   119b4:	blx	b4da58 <tcgetattr@plt+0xb49988>
   119b8:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
   119bc:	blcs	22c230 <tcgetattr@plt+0x228160>
   119c0:			; <UNDEFINED> instruction: 0xf00068b3
   119c4:			; <UNDEFINED> instruction: 0xf81380b9
   119c8:	ldrbeq	r3, [sl], r9
   119cc:	sbchi	pc, r3, r0
   119d0:	svceq	0x00e0f013
   119d4:	blls	44163c <tcgetattr@plt+0x43d56c>
   119d8:	sbchi	pc, r2, r0
   119dc:	ldmdavs	fp, {r0, r1, r3, r9, fp, ip, pc}
   119e0:	andls	r6, r8, #1179648	; 0x120000
   119e4:	andls	r6, r5, #92160	; 0x16800
   119e8:	adcsmi	r9, sl, #0, 20
   119ec:	svcge	0x0030f6ff
   119f0:			; <UNDEFINED> instruction: 0xf8d29a03
   119f4:			; <UNDEFINED> instruction: 0xf8d88000
   119f8:	smlad	r8, r0, r0, r9
   119fc:	tsteq	r1, r9, lsl #2	; <UNPREDICTABLE>
   11a00:	blcs	fffe8b74 <tcgetattr@plt+0xfffe4aa4>
   11a04:	blls	285f04 <tcgetattr@plt+0x281e34>
   11a08:	blcs	fffe8b7c <tcgetattr@plt+0xfffe4aac>
   11a0c:	bl	feab8628 <tcgetattr@plt+0xfeab4558>
   11a10:	bicle	r0, sp, r3, lsl #6
   11a14:	strcc	r9, [r1, -sp, lsl #18]
   11a18:	andls	r9, r5, #8, 16	; 0x80000
   11a1c:	mulgt	r1, r1, r8
   11a20:			; <UNDEFINED> instruction: 0xf88d4641
   11a24:			; <UNDEFINED> instruction: 0xf027c052
   11a28:	blmi	fe2901fc <tcgetattr@plt+0xfe28c12c>
   11a2c:	ldrbtmi	r9, [fp], #-2571	; 0xfffff5f5
   11a30:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   11a34:	andls	r6, r8, #93184	; 0x16c00
   11a38:	movweq	lr, #15274	; 0x3baa
   11a3c:	ldr	r9, [r7, r5, lsl #20]!
   11a40:	strcc	r3, [r1, #-1793]	; 0xfffff8ff
   11a44:			; <UNDEFINED> instruction: 0xf1b9e7d0
   11a48:	ldmdavs	r2!, {r8, r9, sl, fp}
   11a4c:			; <UNDEFINED> instruction: 0x464cbfb8
   11a50:	svclt	0x00b8444a
   11a54:	blle	ffcdae5c <tcgetattr@plt+0xffcd6d8c>
   11a58:	andcc	r2, r1, #0, 10
   11a5c:	and	r4, r2, ip, asr #12
   11a60:			; <UNDEFINED> instruction: 0xf4ff3c01
   11a64:			; <UNDEFINED> instruction: 0xf812af3b
   11a68:	stmdbcs	r0!, {r0, r8, sl, fp, ip}
   11a6c:			; <UNDEFINED> instruction: 0xe735d0f8
   11a70:	addpl	pc, ip, #536870916	; 0x20000004
   11a74:	smlatbeq	r1, sl, fp, lr
   11a78:	andvs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   11a7c:	blx	9a2e6 <tcgetattr@plt+0x96216>
   11a80:	strbt	r6, [r1], r1, lsl #12
   11a84:	bl	feab86a0 <tcgetattr@plt+0xfeab45d0>
   11a88:	ldr	r0, [r1, r3, lsl #6]
   11a8c:	ldrshtle	r2, [r8], #-175	; 0xffffff51
   11a90:			; <UNDEFINED> instruction: 0x462a4639
   11a94:	strcc	r3, [r1, #-1793]	; 0xfffff8ff
   11a98:	stmdbls	r9, {r1, r2, r6, r8, r9, sl, sp, lr, pc}
   11a9c:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
   11aa0:	andgt	pc, r9, r1, lsl r8	; <UNPREDICTABLE>
   11aa4:			; <UNDEFINED> instruction: 0xf88d6871
   11aa8:			; <UNDEFINED> instruction: 0xf811c04c
   11aac:			; <UNDEFINED> instruction: 0xf88d1009
   11ab0:			; <UNDEFINED> instruction: 0xf813104d
   11ab4:			; <UNDEFINED> instruction: 0xf88d1009
   11ab8:	ldmvs	r1!, {r1, r2, r3, r6, ip}^
   11abc:	andgt	pc, r9, r1, lsl r8	; <UNPREDICTABLE>
   11ac0:			; <UNDEFINED> instruction: 0xf88d6971
   11ac4:	tstls	r1, pc, asr #32
   11ac8:			; <UNDEFINED> instruction: 0xf8116931
   11acc:	ldmdbls	r1, {r0, r3, lr, pc}
   11ad0:	subsgt	pc, r0, sp, lsl #17
   11ad4:	andne	pc, r9, r1, lsl r8	; <UNPREDICTABLE>
   11ad8:	subseq	pc, r2, sp, lsl #17
   11adc:	subsne	pc, r1, sp, lsl #17
   11ae0:	vaba.s8	q15, q1, <illegal reg q4.5>
   11ae4:	bl	feaa691c <tcgetattr@plt+0xfeaa284c>
   11ae8:			; <UNDEFINED> instruction: 0xf8580101
   11aec:	andscs	r3, r8, #3
   11af0:	movwcc	pc, #6914	; 0x1b02	; <UNPREDICTABLE>
   11af4:			; <UNDEFINED> instruction: 0xe6744619
   11af8:	bne	fe638314 <tcgetattr@plt+0xfe634244>
   11afc:	stmdacs	r0, {r7, r8, r9, fp, ip}
   11b00:			; <UNDEFINED> instruction: 0xf7ffdd0d
   11b04:	blmi	15108a8 <tcgetattr@plt+0x150c7d8>
   11b08:	ldrbtmi	r9, [fp], #-2561	; 0xfffff5ff
   11b0c:	ldrdls	pc, [r0], -r3
   11b10:	ldrsbtcc	pc, [r4], -r9	; <UNPREDICTABLE>
   11b14:	bne	4b6730 <tcgetattr@plt+0x4b2660>
   11b18:	andls	r2, r1, #0
   11b1c:			; <UNDEFINED> instruction: 0xf43fe601
   11b20:	submi	sl, r0, #0, 28
   11b24:	stc2	7, cr15, [r0], {255}	; 0xff
   11b28:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
   11b2c:	ldrdls	pc, [r0], -r3
   11b30:	ldrsbtcc	pc, [r4], -r9	; <UNPREDICTABLE>
   11b34:	ldrb	r9, [r4, #773]!	; 0x305
   11b38:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   11b3c:	andcc	pc, r9, r3, lsl r8	; <UNPREDICTABLE>
   11b40:			; <UNDEFINED> instruction: 0xd0162bff
   11b44:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
   11b48:	ldmdavs	fp, {r0, r1, r3, r9, fp, ip, pc}
   11b4c:	andls	r6, r8, #1179648	; 0x120000
   11b50:	andls	r6, r5, #92160	; 0x16800
   11b54:	blls	3cb87c <tcgetattr@plt+0x3c77ac>
   11b58:	bne	fe84b860 <tcgetattr@plt+0xfe847790>
   11b5c:	strb	r1, [lr, r0, asr #20]
   11b60:	bls	2f87a4 <tcgetattr@plt+0x2f46d4>
   11b64:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   11b68:	blvs	16b6390 <tcgetattr@plt+0x16b22c0>
   11b6c:	strcc	r9, [r1, #-517]	; 0xfffffdfb
   11b70:	ldmdavs	r3!, {r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   11b74:	andcc	pc, r9, r3, lsl r8	; <UNPREDICTABLE>
   11b78:	ldrshtle	r2, [r0], -pc
   11b7c:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
   11b80:	bls	28bb10 <tcgetattr@plt+0x287a40>
   11b84:	bcs	fffe90d4 <tcgetattr@plt+0xfffe5004>
   11b88:	strb	sp, [r2], r2, lsl #3
   11b8c:	stmvs	sl, {r0, r1, r3, r4, r5, r9, fp, sp, lr}
   11b90:	blcs	237bb0 <tcgetattr@plt+0x233ae0>
   11b94:	andsle	r5, r1, r0, lsl ip
   11b98:	rsceq	pc, r0, r0
   11b9c:	smlawble	r7, r0, r8, r2
   11ba0:	blmi	c383d0 <tcgetattr@plt+0xc34300>
   11ba4:	bls	1a7ef8 <tcgetattr@plt+0x1a3e28>
   11ba8:			; <UNDEFINED> instruction: 0x4610681b
   11bac:	ldrdcc	pc, [ip, -r3]!
   11bb0:	addsmi	r3, r3, #1024	; 0x400
   11bb4:	andcc	fp, r1, #196, 30	; 0x310
   11bb8:	strbt	r9, [pc], -r6, lsl #4
   11bbc:			; <UNDEFINED> instruction: 0xd01e28ff
   11bc0:	cdpne	8, 6, cr9, cr11, cr6, {0}
   11bc4:			; <UNDEFINED> instruction: 0xf47f4283
   11bc8:	ldclpl	13, cr10, [r3, #-564]	; 0xfffffdcc
   11bcc:			; <UNDEFINED> instruction: 0xf47f2bff
   11bd0:	stmdavs	fp, {r0, r3, r7, r8, sl, fp, sp, pc}
   11bd4:	blcs	fffe9148 <tcgetattr@plt+0xfffe5078>
   11bd8:	cfstrsge	mvf15, [r4, #508]	; 0x1fc
   11bdc:	blmi	8cb59c <tcgetattr@plt+0x8c74cc>
   11be0:	ldrbtmi	r9, [fp], #-2571	; 0xfffff5f5
   11be4:	ldmdavs	fp, {r1, r4, fp, sp, lr}
   11be8:	blvs	16b6410 <tcgetattr@plt+0x16b2340>
   11bec:	ldr	r9, [lr, r5, lsl #4]!
   11bf0:	vmulne.f16	s19, s22, s12	; <UNPREDICTABLE>
   11bf4:			; <UNDEFINED> instruction: 0xf47f4299
   11bf8:	ldclpl	13, cr10, [r3, #-468]	; 0xfffffe2c
   11bfc:	stmdavs	fp, {r0, r3, r4, r6, r9, sl, sp, lr, pc}
   11c00:	ldcpl	8, cr9, [fp], {6}
   11c04:	ldrshle	r2, [fp, #191]	; 0xbf
   11c08:	ldmdavs	r2!, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   11c0c:	svceq	0x0000f1b9
   11c10:	svclt	0x00b8444a
   11c14:			; <UNDEFINED> instruction: 0xf6bf464c
   11c18:	strbt	sl, [r2], -r0, lsr #30
   11c1c:	svc	0x004ef7f1
   11c20:	strdeq	r7, [r4], -ip
   11c24:	andeq	r0, r0, r0, asr #6
   11c28:	strdeq	r7, [r4], -r6
   11c2c:	andeq	r0, r0, ip, ror #6
   11c30:	andeq	ip, r4, ip, lsl #8
   11c34:	andeq	r0, r0, r8, asr r3
   11c38:	andeq	ip, r4, r6, asr #5
   11c3c:			; <UNDEFINED> instruction: 0x0004c2be
   11c40:			; <UNDEFINED> instruction: 0x0004c2b6
   11c44:	ldrdeq	r7, [r4], -lr
   11c48:	andeq	r0, r0, r4, asr r4
   11c4c:	strdeq	r7, [r4], -ip
   11c50:	andeq	ip, r4, sl, lsl #1
   11c54:	andeq	fp, r4, lr, lsr #31
   11c58:	andeq	fp, r4, lr, lsl #31
   11c5c:	andeq	fp, r4, r2, ror pc
   11c60:	andeq	fp, r4, sl, lsr pc
   11c64:	andeq	r0, r0, r8, ror #6
   11c68:	ldrdeq	fp, [r4], -r6
   11c6c:	rscscc	pc, pc, #79	; 0x4f
   11c70:	stcllt	7, cr15, [r2], #1020	; 0x3fc
   11c74:	stmibcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11c78:	stmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11c7c:	push	{r1, r3, r4, r5, r6, sl, lr}
   11c80:			; <UNDEFINED> instruction: 0xb0934ff0
   11c84:			; <UNDEFINED> instruction: 0x460558d3
   11c88:	ldmiblt	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11c8c:	ldmibmi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11c90:	tstls	r1, #1769472	; 0x1b0000
   11c94:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11c98:	strdls	r4, [r8, -fp]
   11c9c:	ldmibcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11ca0:	andne	pc, r4, fp, asr r8	; <UNPREDICTABLE>
   11ca4:	ldrbtmi	r9, [sl], #-7
   11ca8:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11cac:	tstls	r5, r8, lsl #16
   11cb0:	andsvs	r6, r4, r4, asr #19
   11cb4:			; <UNDEFINED> instruction: 0xf85b6822
   11cb8:	movwls	r3, #36867	; 0x9003
   11cbc:	stccs	0, cr6, [r0, #-104]	; 0xffffff98
   11cc0:	strhi	pc, [sl, #0]!
   11cc4:	stmiavs	r2!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
   11cc8:	bne	ff4abf54 <tcgetattr@plt+0xff4a7e84>
   11ccc:	movwls	r6, #43107	; 0xa863
   11cd0:	cdp2	0, 3, cr15, cr0, cr6, {1}
   11cd4:	ldmdavs	pc, {r3, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   11cd8:			; <UNDEFINED> instruction: 0xf8d39b07
   11cdc:	svccs	0x00009000
   11ce0:			; <UNDEFINED> instruction: 0xf8dfd04e
   11ce4:	ldrbtmi	r3, [fp], #-2452	; 0xfffff66c
   11ce8:			; <UNDEFINED> instruction: 0xf8df9306
   11cec:	ldrbtmi	r3, [fp], #-2448	; 0xfffff670
   11cf0:			; <UNDEFINED> instruction: 0xf8df930b
   11cf4:	ldrbtmi	r3, [fp], #-2444	; 0xfffff674
   11cf8:	blls	176930 <tcgetattr@plt+0x172860>
   11cfc:			; <UNDEFINED> instruction: 0xf8193f01
   11d00:	ldmdavs	r8, {r0, r8, r9, fp, lr}
   11d04:	blcs	2cb18 <tcgetattr@plt+0x28a48>
   11d08:			; <UNDEFINED> instruction: 0x4623d15a
   11d0c:	ldmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11d10:	stmdavs	ip, {r1, r2, r8, fp, ip, pc}
   11d14:	andne	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   11d18:	vstmiapl	sp, {s13-s178}
   11d1c:	ldrsbcs	pc, [r8, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
   11d20:	teqeq	r0, #1073741865	; 0x40000029	; <UNPREDICTABLE>
   11d24:	stmdale	r5, {r0, r3, r8, r9, fp, sp}
   11d28:	svcvc	0x007af5b6
   11d2c:	bcs	41c94 <tcgetattr@plt+0x3dbc4>
   11d30:	tsthi	r3, r0	; <UNPREDICTABLE>
   11d34:	stmdage	r2, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
   11d38:	stmdage	pc, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
   11d3c:	suble	r2, r9, r0, lsl #20
   11d40:			; <UNDEFINED> instruction: 0xf8c42300
   11d44:	adcvs	r3, r3, #120, 2
   11d48:	svc	0x00eef7f1
   11d4c:			; <UNDEFINED> instruction: 0xf9336803
   11d50:	blcs	1ddac <tcgetattr@plt+0x19cdc>
   11d54:			; <UNDEFINED> instruction: 0x2e00da3e
   11d58:	ldrdcs	pc, [r0, r4]
   11d5c:			; <UNDEFINED> instruction: 0xf8c44641
   11d60:	svclt	0x0008517c
   11d64:	stmdage	pc, {r0, r9, sl, sp}	; <UNPREDICTABLE>
   11d68:	strls	r4, [r0], -fp, lsr #12
   11d6c:			; <UNDEFINED> instruction: 0xf9ccf7ff
   11d70:	ldrdeq	lr, [pc, -sp]
   11d74:	rscscc	pc, pc, #79	; 0x4f
   11d78:	mrrc2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
   11d7c:			; <UNDEFINED> instruction: 0xd1bc2f00
   11d80:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11d84:	bls	15b98c <tcgetattr@plt+0x1578bc>
   11d88:	ldmdavs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
   11d8c:	ldmib	r2, {r1, r3, r4, fp, sp, lr}^
   11d90:	blvs	14929a0 <tcgetattr@plt+0x148e8d0>
   11d94:	bne	fe6ea0bc <tcgetattr@plt+0xfe6e5fec>
   11d98:	blls	1ea1cc <tcgetattr@plt+0x1e60fc>
   11d9c:	andls	pc, r0, r3, asr #17
   11da0:	andsvs	r9, pc, r8, lsl #22
   11da4:	stmiacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11da8:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11dac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11db0:	blls	46be20 <tcgetattr@plt+0x467d50>
   11db4:			; <UNDEFINED> instruction: 0xf040405a
   11db8:	andslt	r8, r3, r4, ror #12
   11dbc:	svchi	0x00f0e8bd
   11dc0:			; <UNDEFINED> instruction: 0xf0274621
   11dc4:	mcrrne	15, 10, pc, r3, cr9	; <UNPREDICTABLE>
   11dc8:	sbcshi	pc, r8, r0
   11dcc:	sbcsle	r2, r5, r0, lsl #16
   11dd0:			; <UNDEFINED> instruction: 0xe79b2392
   11dd4:	blcs	fe459788 <tcgetattr@plt+0xfe4556b8>
   11dd8:	sbcshi	pc, pc, r0, lsl #4
   11ddc:			; <UNDEFINED> instruction: 0xf013e8df
   11de0:	cmneq	r1, #197	; 0xc5
   11de4:	cmneq	r2, #221	; 0xdd
   11de8:	orrseq	r0, ip, #132, 6	; 0x10000002
   11dec:	smulwbeq	r0, r8, r4
   11df0:			; <UNDEFINED> instruction: 0x03ad00dd
   11df4:			; <UNDEFINED> instruction: 0x03b800dd
   11df8:	rscseq	r0, r2, r0, asr #5
   11dfc:	ldrsbeq	r0, [r1, -sp]
   11e00:	biceq	r0, r8, #221	; 0xdd
   11e04:	sbcseq	r0, sp, ip, ror #7
   11e08:	ldrsheq	r0, [sp], #49	; 0x31
   11e0c:	ldrsbeq	r0, [sp], #13
   11e10:	sbcseq	r0, sp, r3, lsl #8
   11e14:	ldrsbeq	r0, [sp], #13
   11e18:	ldrsbeq	r0, [sp], #13
   11e1c:	sbceq	r0, r0, #221	; 0xdd
   11e20:	ldrsbeq	r0, [sp], #13
   11e24:	strteq	r0, [r0], #-221	; 0xffffff23
   11e28:	sbcseq	r0, sp, r9, ror #5
   11e2c:	ldrsbeq	r0, [sp], #13
   11e30:	ldrsbeq	r0, [sp], #13
   11e34:	cmneq	r4, r5, lsl r3
   11e38:	sbcseq	r0, sp, sp, asr #7
   11e3c:	sbceq	r0, r5, r5, ror #5
   11e40:	ldrsbeq	r0, [sp], #13
   11e44:	ldrsbeq	r0, [sp], #13
   11e48:	ldrsbeq	r0, [sp], #13
   11e4c:	ldrsbeq	r0, [sp], #13
   11e50:	ldrsbeq	r0, [sp], #13
   11e54:	sbcseq	r0, sp, r4, ror #2
   11e58:	rsceq	r0, r0, #221	; 0xdd
   11e5c:	adcseq	r0, r7, ip, asr r3
   11e60:	orreq	r0, pc, r7, lsl r5	; <UNPREDICTABLE>
   11e64:	smullseq	r0, sp, r2, r0
   11e68:	rsceq	r0, r6, r6, lsr #3
   11e6c:	cmpeq	r2, #-1073741792	; 0xc0000020
   11e70:	teqeq	r0, #221	; 0xdd
   11e74:	movteq	r0, #12509	; 0x30dd
   11e78:	ldrbeq	r0, [fp], #1224	; 0x4c8
   11e7c:	ldrsbeq	r0, [sp], #13
   11e80:	ldrsbeq	r0, [sp], #13
   11e84:	ldrdeq	r0, [r6], #13	; <UNPREDICTABLE>
   11e88:	ldrsbeq	r0, [sp, sp]!
   11e8c:	sbcseq	r0, sp, r5, ror r5
   11e90:	sbcseq	r0, sp, r4, ror #3
   11e94:	ldrsbeq	r0, [sp], #13
   11e98:	strbteq	r0, [sp], #221	; 0xdd
   11e9c:	ldrsbeq	r0, [sp], #13
   11ea0:	orreq	r0, pc, ip, lsr #8
   11ea4:	smullseq	r0, sp, r2, r0
   11ea8:	rsceq	r0, r6, r6, lsr #3
   11eac:			; <UNDEFINED> instruction: 0x01200143
   11eb0:	ldrsbteq	r0, [r2], #13
   11eb4:	cmpeq	r5, r1, lsl r1
   11eb8:	ldrbteq	r0, [sl], #221	; 0xdd
   11ebc:	sbcseq	r0, sp, pc, lsr #2
   11ec0:	ldrsbeq	r0, [sp], #13
   11ec4:	ldrdeq	r0, [r6], #13	; <UNPREDICTABLE>
   11ec8:	ldrsbeq	r0, [sp, sp]!
   11ecc:			; <UNDEFINED> instruction: 0x012f0502
   11ed0:	sbcseq	r0, sp, r4, ror #3
   11ed4:	mvneq	r0, #221	; 0xdd
   11ed8:	ldrsbeq	r0, [sp], #13
   11edc:	ldrsbeq	r0, [sp], #13
   11ee0:			; <UNDEFINED> instruction: 0x01200143
   11ee4:	ldrsbeq	r0, [sp], #13
   11ee8:	cmpeq	r5, r3, lsl #3
   11eec:	ldrsbeq	r0, [sp], #13
   11ef0:	ldrsbeq	r0, [sp], #13
   11ef4:	ldrsbeq	r0, [sp], #13
   11ef8:	ldrsbteq	r0, [r2], #13
   11efc:	ldrsbeq	r0, [r1, -sp]
   11f00:	ldrdeq	r0, [r1, -sp]
   11f04:	vmlacc.f16	s12, s3, s7	; <UNPREDICTABLE>
   11f08:			; <UNDEFINED> instruction: 0xf0402b00
   11f0c:	mvfcssp	f0, #10.0
   11f10:	mcrls	15, 0, fp, cr15, cr8, {5}
   11f14:			; <UNDEFINED> instruction: 0xf0002d43
   11f18:	bvs	8b31c0 <tcgetattr@plt+0x8af0f0>
   11f1c:	svclt	0x00a84296
   11f20:	mvnvs	r4, r6, lsl r6
   11f24:			; <UNDEFINED> instruction: 0xf0402b00
   11f28:			; <UNDEFINED> instruction: 0xf00584a8
   11f2c:	cfldr64cs	mvdx0, [r6, #-892]	; 0xfffffc84
   11f30:	stmibvs	r3!, {r0, r2, r3, r8, ip, lr, pc}^
   11f34:			; <UNDEFINED> instruction: 0xf0002b08
   11f38:			; <UNDEFINED> instruction: 0xf8df8545
   11f3c:	ldrbtmi	r1, [r9], #-1876	; 0xfffff8ac
   11f40:			; <UNDEFINED> instruction: 0xf0272000
   11f44:			; <UNDEFINED> instruction: 0xf8dffe41
   11f48:	ldrbtmi	r3, [fp], #-1868	; 0xfffff8b4
   11f4c:	movwcs	r6, #2076	; 0x81c
   11f50:	svccs	0x000062a3
   11f54:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {3}
   11f58:	mcrcs	7, 0, lr, cr0, cr2, {0}
   11f5c:	ldccs	15, cr11, [r0, #-32]!	; 0xffffffe0
   11f60:	ldmib	r4, {r1, r4, r8, ip, lr, pc}^
   11f64:	stmib	sp, {r1, fp, ip, sp}^
   11f68:	stmibvs	r0!, {r0, r1, r2, r3, fp, ip, sp}^
   11f6c:			; <UNDEFINED> instruction: 0xf04f4641
   11f70:			; <UNDEFINED> instruction: 0xf7ff32ff
   11f74:	blls	310d00 <tcgetattr@plt+0x30cc30>
   11f78:			; <UNDEFINED> instruction: 0xe7e8681c
   11f7c:	tstcs	r0, r5, lsl #22
   11f80:			; <UNDEFINED> instruction: 0xf0276818
   11f84:			; <UNDEFINED> instruction: 0xe6c0fedd
   11f88:	blx	dabba <tcgetattr@plt+0xd6aea>
   11f8c:	cfldr32cc	mvfx5, [r0, #-24]!	; 0xffffffe8
   11f90:	svccs	0x000062a5
   11f94:	mrcge	4, 5, APSR_nzcv, cr1, cr15, {3}
   11f98:			; <UNDEFINED> instruction: 0xf7ffe6f2
   11f9c:			; <UNDEFINED> instruction: 0xf8dff959
   11fa0:	strdcs	r1, [r0], -r8
   11fa4:			; <UNDEFINED> instruction: 0xf0274479
   11fa8:	ldrbt	pc, [r6], pc, lsl #28	; <UNPREDICTABLE>
   11fac:			; <UNDEFINED> instruction: 0xf8c42301
   11fb0:			; <UNDEFINED> instruction: 0xf8c45180
   11fb4:	svccs	0x00003178
   11fb8:	mrcge	4, 4, APSR_nzcv, cr15, cr15, {3}
   11fbc:	smlattcs	r0, r0, r6, lr
   11fc0:	cdp2	0, 11, cr15, cr14, cr7, {1}
   11fc4:	vmovcs.f16	s0, r9	; <UNPREDICTABLE>
   11fc8:			; <UNDEFINED> instruction: 0xf04f980f
   11fcc:	svclt	0x000832ff
   11fd0:	ldrtmi	r2, [r1], #-1537	; 0xfffff9ff
   11fd4:	blx	c4ffda <tcgetattr@plt+0xc4bf0a>
   11fd8:			; <UNDEFINED> instruction: 0x36c0f8df
   11fdc:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   11fe0:	blls	18bebc <tcgetattr@plt+0x187dec>
   11fe4:	blvs	fe0ec04c <tcgetattr@plt+0xfe0e7f7c>
   11fe8:			; <UNDEFINED> instruction: 0xf0002b00
   11fec:			; <UNDEFINED> instruction: 0xf8908542
   11ff0:	blcs	185e0b8 <tcgetattr@plt+0x1859fe8>
   11ff4:	blcs	1846388 <tcgetattr@plt+0x18422b8>
   11ff8:	ldrbthi	pc, [sp], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   11ffc:			; <UNDEFINED> instruction: 0xf0272100
   12000:	ldmdbls	r0, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   12004:	stmdals	pc, {r9, sl, fp, sp}	; <UNPREDICTABLE>
   12008:	rscscc	pc, pc, #79	; 0x4f
   1200c:	strcs	fp, [r1], -r8, lsl #30
   12010:			; <UNDEFINED> instruction: 0xf7ff1b89
   12014:			; <UNDEFINED> instruction: 0xf8dffb11
   12018:	ldrbtmi	r3, [fp], #-1672	; 0xfffff978
   1201c:			; <UNDEFINED> instruction: 0xe796681c
   12020:	strbmi	r2, [r1], -r0, lsl #28
   12024:	rscscc	pc, pc, #79	; 0x4f
   12028:	strcs	fp, [r1], -r8, lsl #30
   1202c:	andeq	lr, r6, sl, lsr #23
   12030:	blx	d0036 <tcgetattr@plt+0xcbf66>
   12034:			; <UNDEFINED> instruction: 0x366cf8df
   12038:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1203c:	stmibvs	r3!, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}
   12040:	addle	r2, r4, r0, lsl #22
   12044:			; <UNDEFINED> instruction: 0xf04f6920
   12048:	stmdbvs	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
   1204c:	andsge	pc, r0, r4, asr #17
   12050:	andshi	pc, r4, r4, asr #17
   12054:	smlabteq	r2, r4, r9, lr
   12058:	blx	ffbd005c <tcgetattr@plt+0xffbcbf8c>
   1205c:			; <UNDEFINED> instruction: 0x3648f8df
   12060:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   12064:	blls	28be38 <tcgetattr@plt+0x287d68>
   12068:	ldmdavs	fp, {r8, sp}
   1206c:	bcc	6c5dc <tcgetattr@plt+0x6850c>
   12070:	bl	ac7f8 <tcgetattr@plt+0xa8728>
   12074:	ldrsbne	r7, [r2], #-34	; 0xffffffde
   12078:	blx	ff7d007c <tcgetattr@plt+0xff7cbfac>
   1207c:			; <UNDEFINED> instruction: 0x362cf8df
   12080:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   12084:	adcvs	r2, r3, #0, 6
   12088:	cdpcs	7, 0, cr14, cr0, cr3, {3}
   1208c:			; <UNDEFINED> instruction: 0xf04f4641
   12090:	svclt	0x000832ff
   12094:	bl	29b8a0 <tcgetattr@plt+0x2977d0>
   12098:			; <UNDEFINED> instruction: 0xf7ff0006
   1209c:			; <UNDEFINED> instruction: 0xf8dffacd
   120a0:	ldrbtmi	r3, [fp], #-1552	; 0xfffff9f0
   120a4:	smmla	r2, ip, r8, r6
   120a8:	ldrsbcc	pc, [ip, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
   120ac:			; <UNDEFINED> instruction: 0xf43f2b00
   120b0:	cdpcs	15, 0, cr10, cr0, cr14, {2}
   120b4:	ldrdcs	pc, [r0, r4]
   120b8:			; <UNDEFINED> instruction: 0x4641b2db
   120bc:	strcs	fp, [r1], -r8, lsl #30
   120c0:	svclt	0x00182d3b
   120c4:	eoreq	pc, r0, #130	; 0x82
   120c8:	strls	sl, [r0], -pc, lsl #16
   120cc:			; <UNDEFINED> instruction: 0xf81cf7ff
   120d0:	ldrdeq	lr, [pc, -sp]
   120d4:	rscscc	pc, pc, #79	; 0x4f
   120d8:	blx	febd00dc <tcgetattr@plt+0xfebcc00c>
   120dc:	ldrbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   120e0:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   120e4:	blls	28bdb8 <tcgetattr@plt+0x287ce8>
   120e8:	ldmdavs	fp, {r0, r4, r5, r6, r9, sl, fp, ip}
   120ec:			; <UNDEFINED> instruction: 0x2e00695a
   120f0:			; <UNDEFINED> instruction: 0xf645d1bd
   120f4:	ldmdapl	r9, {r2, r3, r4, r6, r8, ip, sp}^
   120f8:	stmdbcc	r1, {r0, r4, sl, lr}
   120fc:	mcrcs	7, 0, lr, cr0, cr7, {5}
   12100:	stmdage	pc, {r4, r8, fp, sp, pc}	; <UNPREDICTABLE>
   12104:	strcs	fp, [r1], -r8, lsl #30
   12108:	ldrtmi	r2, [r3], -r2, asr #26
   1210c:	andcs	fp, pc, #12, 30	; 0x30
   12110:			; <UNDEFINED> instruction: 0xf7fe2207
   12114:	ldmib	sp, {r0, r1, r9, fp, ip, sp, lr, pc}^
   12118:			; <UNDEFINED> instruction: 0xf04f010f
   1211c:			; <UNDEFINED> instruction: 0xf7ff32ff
   12120:			; <UNDEFINED> instruction: 0xf8dffa8b
   12124:	ldrbtmi	r3, [fp], #-1428	; 0xfffffa6c
   12128:			; <UNDEFINED> instruction: 0xe710681c
   1212c:	ldmdbge	r0, {r9, sl, fp, sp}
   12130:	svclt	0x0008a80f
   12134:	stclcs	6, cr2, [r5, #-4]
   12138:	svclt	0x000c4633
   1213c:	andcs	r2, r6, #-536870912	; 0xe0000000
   12140:			; <UNDEFINED> instruction: 0xf9ecf7fe
   12144:	ldrdeq	lr, [pc, -sp]
   12148:	rscscc	pc, pc, #79	; 0x4f
   1214c:	blx	1d50150 <tcgetattr@plt+0x1d4c080>
   12150:	strbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   12154:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   12158:	ldmib	r4, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   1215c:	bcs	21e97c <tcgetattr@plt+0x21a8ac>
   12160:	strcs	fp, [r0], -ip, lsl #30
   12164:	blcs	1b98c <tcgetattr@plt+0x178bc>
   12168:	mrcge	4, 6, APSR_nzcv, cr4, cr15, {1}
   1216c:	ldrbmi	r9, [r2], -r9, lsl #22
   12170:			; <UNDEFINED> instruction: 0xe014f8d4
   12174:	strcs	r6, [r0], #-2336	; 0xfffff6e0
   12178:			; <UNDEFINED> instruction: 0x4619681b
   1217c:			; <UNDEFINED> instruction: 0xf8d14643
   12180:			; <UNDEFINED> instruction: 0xf04fc014
   12184:	strls	r0, [r1], #-2049	; 0xfffff7ff
   12188:			; <UNDEFINED> instruction: 0xf10c4671
   1218c:			; <UNDEFINED> instruction: 0xf8cd34ff
   12190:	strls	r8, [r2], #-0
   12194:	stc2l	7, cr15, [r2, #1016]	; 0x3f8
   12198:	strcs	pc, [r4, #-2271]!	; 0xfffff721
   1219c:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
   121a0:			; <UNDEFINED> instruction: 0xf8c46814
   121a4:	ssat	r8, #19, r8
   121a8:	blcs	2c83c <tcgetattr@plt+0x2876c>
   121ac:	ldrhi	pc, [r0], #-0
   121b0:	cdpcs	14, 0, cr3, cr0, cr1, {0}
   121b4:			; <UNDEFINED> instruction: 0x83b9f300
   121b8:	strmi	pc, [r8, #-2271]	; 0xfffff721
   121bc:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   121c0:			; <UNDEFINED> instruction: 0x460868d9
   121c4:			; <UNDEFINED> instruction: 0xf7fe910d
   121c8:	stmdbls	sp, {r0, r1, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   121cc:	rscscc	pc, pc, #79	; 0x4f
   121d0:	blx	cd01d4 <tcgetattr@plt+0xccc104>
   121d4:	svclt	0x00082d79
   121d8:			; <UNDEFINED> instruction: 0xf43f6824
   121dc:			; <UNDEFINED> instruction: 0xf8dfaeb8
   121e0:	ldrbtmi	r3, [fp], #-1256	; 0xfffffb18
   121e4:	ldmib	r4, {r2, r3, r4, fp, sp, lr}^
   121e8:	stmibvs	r5!, {r1, r8}
   121ec:	smlabteq	pc, sp, r9, lr	; <UNPREDICTABLE>
   121f0:			; <UNDEFINED> instruction: 0xf0002d00
   121f4:	bvs	ff9b24e8 <tcgetattr@plt+0xff9ae418>
   121f8:	strmi	r4, [sl], r5, lsl #12
   121fc:	stmdbvs	r1!, {r5, r8, fp, sp, lr}^
   12200:	blvs	91aa08 <tcgetattr@plt+0x916938>
   12204:	stceq	0, cr15, [r2], {79}	; 0x4f
   12208:	stmib	sp, {r0, r1, r4, r6, r9, sl, lr}^
   1220c:			; <UNDEFINED> instruction: 0xf8cd2201
   12210:	strtmi	ip, [sl], -r0
   12214:			; <UNDEFINED> instruction: 0xf7fe9406
   12218:	bls	2d1824 <tcgetattr@plt+0x2cd754>
   1221c:			; <UNDEFINED> instruction: 0xf386fab6
   12220:	vldrvs.16	s0, [r2, #-182]	; 0xffffff4a	; <UNPREDICTABLE>
   12224:	svclt	0x00082a00
   12228:	strmi	r2, [r0], r0, lsl #6
   1222c:			; <UNDEFINED> instruction: 0xf0402b00
   12230:			; <UNDEFINED> instruction: 0xf8df83bb
   12234:			; <UNDEFINED> instruction: 0xf6453498
   12238:	bls	25e7b0 <tcgetattr@plt+0x25a6e0>
   1223c:	ldmdavs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   12240:	stmdapl	r1, {r1, r3, r4, fp, sp, lr}^
   12244:	blvs	142c758 <tcgetattr@plt+0x1428688>
   12248:	blcc	e65c <tcgetattr@plt+0xa58c>
   1224c:	addmi	r1, r3, #8, 20	; 0x8000
   12250:	movwcs	sp, #3335	; 0xd07
   12254:			; <UNDEFINED> instruction: 0x61934298
   12258:			; <UNDEFINED> instruction: 0xf7fedd03
   1225c:	bl	feb12150 <tcgetattr@plt+0xfeb0e080>
   12260:			; <UNDEFINED> instruction: 0xf1b80b00
   12264:	vpmax.f32	d16, d0, d0
   12268:	blls	2b2dfc <tcgetattr@plt+0x2aed2c>
   1226c:	stmdacs	r0, {r3, r4, r8, sl, fp, sp, lr}
   12270:	orrshi	pc, lr, #0
   12274:	strbmi	r6, [r3], #-3419	; 0xfffff2a5
   12278:			; <UNDEFINED> instruction: 0xf7f11cd9
   1227c:	blls	2cd37c <tcgetattr@plt+0x2c92ac>
   12280:	ldrvs	r4, [r8, #-1540]	; 0xfffff9fc
   12284:			; <UNDEFINED> instruction: 0xf0002c00
   12288:	blls	2b317c <tcgetattr@plt+0x2af0ac>
   1228c:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   12290:	ldrbtmi	r6, [sl], #-3419	; 0xfffff2a5
   12294:			; <UNDEFINED> instruction: 0xf8d2441c
   12298:	mvnlt	lr, r0
   1229c:	ldrdcc	pc, [r4], -lr	; <UNPREDICTABLE>
   122a0:			; <UNDEFINED> instruction: 0xf0002b02
   122a4:	blcs	f3220 <tcgetattr@plt+0xef150>
   122a8:	bicshi	pc, r8, #0
   122ac:	ldmdavs	r3, {r0, r1, r3, r4, r7, r8, fp, ip, sp, pc}^
   122b0:	bls	2be7c4 <tcgetattr@plt+0x2ba6f4>
   122b4:	eorvc	r2, r3, sp, lsl #6
   122b8:			; <UNDEFINED> instruction: 0x46116d53
   122bc:	movwcc	r6, #7442	; 0x1d12
   122c0:	ldmne	r4, {r0, r1, r3, r6, r8, sl, sp, lr}^
   122c4:	eorvc	r2, r3, sl, lsl #6
   122c8:	vldrvs	s19, [r3, #-40]	; 0xffffffd8
   122cc:	ldcvs	6, cr4, [r2, #-68]	; 0xffffffbc
   122d0:	strbvs	r3, [fp, #-769]	; 0xfffffcff
   122d4:	blls	25862c <tcgetattr@plt+0x25455c>
   122d8:	mrrccc	6, 4, pc, ip, cr5	; <UNPREDICTABLE>
   122dc:			; <UNDEFINED> instruction: 0x1014f8de
   122e0:			; <UNDEFINED> instruction: 0x0010f8de
   122e4:			; <UNDEFINED> instruction: 0x4653681a
   122e8:	blmi	8ca24 <tcgetattr@plt+0x88954>
   122ec:	strtmi	r9, [sl], -fp, lsl #4
   122f0:			; <UNDEFINED> instruction: 0xf8de9c0b
   122f4:			; <UNDEFINED> instruction: 0xf8545034
   122f8:	blne	1962330 <tcgetattr@plt+0x195e260>
   122fc:			; <UNDEFINED> instruction: 0xf585fab5
   12300:	strls	r0, [r0, #-2413]	; 0xfffff693
   12304:	stc2	7, cr15, [sl, #-1016]	; 0xfffffc08
   12308:			; <UNDEFINED> instruction: 0x9c0a9b09
   1230c:	stclvs	8, cr6, [r3, #-104]!	; 0xffffff98
   12310:	strvs	r6, [r1, #2577]!	; 0xa11
   12314:	strbvs	r4, [r0, #-1048]!	; 0xfffffbe8
   12318:			; <UNDEFINED> instruction: 0xf6454bee
   1231c:	ldmdapl	r2, {r2, r3, r4, r6, r8, ip, sp}^
   12320:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   12324:	addsmi	r6, r3, #93184	; 0x16c00
   12328:	addhi	pc, r5, #64	; 0x40
   1232c:	cdp2	0, 1, cr15, cr8, cr7, {1}
   12330:	cmpcs	r0, r9, lsl #22
   12334:			; <UNDEFINED> instruction: 0xf7f96818
   12338:	cdpcs	14, 0, cr15, cr0, cr3, {1}
   1233c:	rsbshi	pc, r0, #0
   12340:	strbmi	r4, [r2], -r5, ror #19
   12344:	ldrbtmi	r2, [r9], #-0
   12348:	ldc2	0, cr15, [lr], #-156	; 0xffffff64
   1234c:	blcs	38f6c <tcgetattr@plt+0x34e9c>
   12350:	cfstrsge	mvf15, [r3, #-252]!	; 0xffffff04
   12354:	andcs	r9, r2, #655360	; 0xa0000
   12358:			; <UNDEFINED> instruction: 0xf7fd2100
   1235c:	ldr	pc, [ip, #-2167]	; 0xfffff789
   12360:	ldrdeq	lr, [pc, -sp]
   12364:	vstrcs.16	s12, [r0, #-330]	; 0xfffffeb6	; <UNPREDICTABLE>
   12368:	svcge	0x0045f47f
   1236c:	movwcs	r4, #7899	; 0x1edb
   12370:	smlabteq	r4, r4, r9, lr
   12374:	rscscc	pc, pc, #79	; 0x4f
   12378:			; <UNDEFINED> instruction: 0x61a3447e
   1237c:			; <UNDEFINED> instruction: 0xf95cf7ff
   12380:	ldmdavs	r1!, {r4, r8, r9, fp, ip, pc}
   12384:	bls	3e3c2c <tcgetattr@plt+0x3dfb5c>
   12388:	andcc	r6, r1, #76, 22	; 0x13000
   1238c:	blne	6e4ae4 <tcgetattr@plt+0x6e0a14>
   12390:	ldrbtmi	r3, [r9], #-769	; 0xfffffcff
   12394:	ldc2	0, cr15, [r8], {39}	; 0x27
   12398:	movwcs	r6, #2100	; 0x834
   1239c:	ldrb	r6, [r8, #675]	; 0x2a3
   123a0:	stmdals	pc, {r0, r8, r9, sp}	; <UNPREDICTABLE>
   123a4:			; <UNDEFINED> instruction: 0x63239910
   123a8:	ldrdcs	lr, [r1], -ip
   123ac:	mrrc2	0, 0, pc, r4, cr5	; <UNPREDICTABLE>
   123b0:	blls	28b784 <tcgetattr@plt+0x2876b4>
   123b4:	stmibvs	r0!, {r2, r5, r6, r9, sl, fp, sp}^
   123b8:	mrrccc	6, 4, pc, ip, cr5	; <UNPREDICTABLE>
   123bc:	strbtcs	fp, [r4], -r8, lsr #31
   123c0:	blpl	fe98da44 <tcgetattr@plt+0xfe989974>
   123c4:			; <UNDEFINED> instruction: 0xf6456819
   123c8:	stmiapl	ip, {r2, r5, r6, r8, r9, ip, sp}^
   123cc:	mvnvc	lr, #155648	; 0x26000
   123d0:			; <UNDEFINED> instruction: 0xf851694a
   123d4:	stmiane	r5!, {r2, r3, ip}
   123d8:	blne	260be4 <tcgetattr@plt+0x25cb14>
   123dc:	vqrdmulh.s<illegal width 8>	d15, d5, d3
   123e0:	sbcsvc	lr, r2, #2048	; 0x800
   123e4:	mcr	0, 0, r1, cr7, cr2, {2}
   123e8:			; <UNDEFINED> instruction: 0xeeb83a90
   123ec:			; <UNDEFINED> instruction: 0xee877be7
   123f0:	vmov.f64	d6, #213	; 0xbea80000 -0.3281250
   123f4:	vnmla.f64	d6, d22, d6
   123f8:	strmi	r3, [fp], #-2576	; 0xfffff5f0
   123fc:			; <UNDEFINED> instruction: 0xf7ff4619
   12400:	blmi	fee50874 <tcgetattr@plt+0xfee4c7a4>
   12404:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   12408:	blls	28ba94 <tcgetattr@plt+0x2879c4>
   1240c:	svclt	0x00082e00
   12410:	strbmi	r2, [r6], #-1537	; 0xfffff9ff
   12414:			; <UNDEFINED> instruction: 0xf645681a
   12418:	ldmpl	r3, {r2, r3, r4, r6, r8, r9, ip, sp}^
   1241c:	ldrmi	r6, [r3], #-2386	; 0xfffff6ae
   12420:	svclt	0x00d842b3
   12424:	ldrbtcc	pc, [pc], r3, lsl #2	; <UNPREDICTABLE>
   12428:			; <UNDEFINED> instruction: 0xf7fd4630
   1242c:	shsub8mi	pc, r1, sp	; <UNPREDICTABLE>
   12430:	rscscc	pc, pc, #79	; 0x4f
   12434:			; <UNDEFINED> instruction: 0xf900f7ff
   12438:	ldrbtmi	r4, [fp], #-2987	; 0xfffff455
   1243c:	str	r6, [r6, #2076]	; 0x81c
   12440:	movwcc	r6, #6755	; 0x1a63
   12444:			; <UNDEFINED> instruction: 0xf003425a
   12448:			; <UNDEFINED> instruction: 0xf0020303
   1244c:	svclt	0x00580203
   12450:	rsbvs	r4, r3, #805306373	; 0x30000005
   12454:			; <UNDEFINED> instruction: 0xf63f2b03
   12458:	ldm	pc, {r1, r3, r4, r5, r6, r8, sl, fp, sp, pc}^	; <UNPREDICTABLE>
   1245c:	rsbeq	pc, lr, #19
   12460:	rsbseq	r0, ip, #144, 4
   12464:	blls	252e84 <tcgetattr@plt+0x24edb4>
   12468:	rscscc	pc, pc, #79	; 0x4f
   1246c:	stmibvs	r0!, {r0, r5, r6, r8, r9, fp, sp, lr}^
   12470:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
   12474:	ldrmi	r4, [r9], #-1043	; 0xfffffbed
   12478:			; <UNDEFINED> instruction: 0xf8def7ff
   1247c:	ldrbtmi	r4, [fp], #-2971	; 0xfffff465
   12480:	strb	r6, [r4, #-2076]!	; 0xfffff7e4
   12484:			; <UNDEFINED> instruction: 0xf04f6b61
   12488:	stmibvs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
   1248c:			; <UNDEFINED> instruction: 0xf8d4f7ff
   12490:	ldrbtmi	r4, [fp], #-2967	; 0xfffff469
   12494:	ldrb	r6, [sl, #-2076]	; 0xfffff7e4
   12498:	rscscc	pc, pc, pc, asr #32
   1249c:	blx	ff74e4ba <tcgetattr@plt+0xff74a3ea>
   124a0:	blls	28b694 <tcgetattr@plt+0x2875c4>
   124a4:	ldrbmi	r2, [r0], -r0, lsl #28
   124a8:	rscscc	pc, pc, #79	; 0x4f
   124ac:	strcs	fp, [r1], -r8, lsl #30
   124b0:	ldmdbvs	r9, {r0, r1, r3, r4, fp, sp, lr}^
   124b4:	tsthi	r6, r1, lsl #22	; <UNPREDICTABLE>
   124b8:			; <UNDEFINED> instruction: 0xf8bef7ff
   124bc:	ldrbtmi	r4, [fp], #-2957	; 0xfffff473
   124c0:	strb	r6, [r4, #-2076]	; 0xfffff7e4
   124c4:	blls	280964 <tcgetattr@plt+0x27c894>
   124c8:	ldmdbvs	lr, {r0, r1, r3, r4, fp, sp, lr}^
   124cc:	rsbsne	r3, r6, r1, lsl #12
   124d0:	bl	22d260 <tcgetattr@plt+0x229190>
   124d4:	ldrbmi	r0, [r0], -r6, lsl #2
   124d8:	andeq	lr, r2, #168, 22	; 0x2a000
   124dc:			; <UNDEFINED> instruction: 0xf8acf7ff
   124e0:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
   124e4:	ldr	r6, [r2, #-2076]!	; 0xfffff7e4
   124e8:			; <UNDEFINED> instruction: 0xf0002e00
   124ec:	sfmle	f0, 1, [r5, #-540]	; 0xfffffde4
   124f0:			; <UNDEFINED> instruction: 0xf7fe4630
   124f4:	blmi	fe091eb8 <tcgetattr@plt+0xfe08dde8>
   124f8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   124fc:	ldmib	sp, {r0, r5, r6, r8, r9, fp, sp, lr}^
   12500:	addsmi	r0, r1, #-268435456	; 0xf0000000
   12504:	bicshi	pc, r3, r0, asr #6
   12508:	rscscc	pc, pc, #79	; 0x4f
   1250c:			; <UNDEFINED> instruction: 0xf894f7ff
   12510:	ldrbtmi	r4, [fp], #-2939	; 0xfffff485
   12514:	ldr	r6, [sl, #-2076]	; 0xfffff7e4
   12518:	vmlacs.f64	d9, d0, d9
   1251c:			; <UNDEFINED> instruction: 0xf04f4650
   12520:	svclt	0x000832ff
   12524:	ldmdavs	fp, {r0, r9, sl, sp}
   12528:	blx	6ca96 <tcgetattr@plt+0x689c6>
   1252c:			; <UNDEFINED> instruction: 0xf7ff8106
   12530:	blmi	1d50744 <tcgetattr@plt+0x1d4c674>
   12534:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   12538:	stmibvs	r0!, {r0, r3, r8, sl, sp, lr, pc}^
   1253c:	tsteq	r1, r8, lsl #2	; <UNPREDICTABLE>
   12540:	rscscc	pc, pc, #79	; 0x4f
   12544:			; <UNDEFINED> instruction: 0xf878f7ff
   12548:	ldrbtmi	r4, [fp], #-2927	; 0xfffff491
   1254c:	ldrbt	r6, [lr], #2076	; 0x81c
   12550:	andcs	r4, r0, lr, ror #24
   12554:			; <UNDEFINED> instruction: 0xf90ef023
   12558:	ldrbtmi	r9, [ip], #-2053	; 0xfffff7fb
   1255c:	movwne	lr, #63965	; 0xf9dd
   12560:	stmdavs	r0, {r1, r5, fp, sp, lr}
   12564:	bne	fe6ad2b4 <tcgetattr@plt+0xfe6a91e4>
   12568:			; <UNDEFINED> instruction: 0xf9e4f026
   1256c:	strbt	r6, [lr], #2084	; 0x824
   12570:	rscscc	pc, pc, pc, asr #32
   12574:	blx	fea4e592 <tcgetattr@plt+0xfea4a4c2>
   12578:	cdpcs	4, 0, cr14, cr0, cr15, {0}
   1257c:	strcs	fp, [r1], -r8, lsl #30
   12580:			; <UNDEFINED> instruction: 0x0106ebb8
   12584:	tstcs	r0, r8, asr #30
   12588:			; <UNDEFINED> instruction: 0x46089110
   1258c:			; <UNDEFINED> instruction: 0xf7fd910d
   12590:	stmdbls	sp, {r0, r1, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   12594:	rscscc	pc, pc, #79	; 0x4f
   12598:			; <UNDEFINED> instruction: 0xf84ef7ff
   1259c:	ldrbtmi	r4, [fp], #-2908	; 0xfffff4a4
   125a0:	ldrb	r6, [r4], #2076	; 0x81c
   125a4:			; <UNDEFINED> instruction: 0x46411e70
   125a8:	rscscc	pc, pc, #79	; 0x4f
   125ac:			; <UNDEFINED> instruction: 0xf844f7ff
   125b0:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
   125b4:	strb	r6, [sl], #2076	; 0x81c
   125b8:			; <UNDEFINED> instruction: 0xf0052001
   125bc:			; <UNDEFINED> instruction: 0xf7fffb85
   125c0:	stmdblt	r6!, {r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, pc}
   125c4:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
   125c8:			; <UNDEFINED> instruction: 0x3601695e
   125cc:	blvs	18967ac <tcgetattr@plt+0x18926dc>
   125d0:	smlatbeq	r6, r8, fp, lr
   125d4:	bl	fea23f1c <tcgetattr@plt+0xfea1fe4c>
   125d8:			; <UNDEFINED> instruction: 0xf7ff0202
   125dc:	blmi	13d0698 <tcgetattr@plt+0x13cc5c8>
   125e0:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   125e4:	mcrcs	4, 0, lr, cr0, cr3, {5}
   125e8:	mvnshi	pc, r0
   125ec:	ldrtmi	sp, [r0], -r5, lsl #26
   125f0:	mrc2	7, 4, pc, cr10, cr14, {7}
   125f4:	ldrbtmi	r4, [fp], #-2889	; 0xfffff4b7
   125f8:	blls	26c670 <tcgetattr@plt+0x2685a0>
   125fc:	stmdals	pc, {r4, r9, fp, ip, pc}	; <UNPREDICTABLE>
   12600:	blvs	18ec66c <tcgetattr@plt+0x18e859c>
   12604:	stmdbcc	r1, {r0, r3, r6, r8, fp, sp, lr}
   12608:	addsmi	r4, r1, #419430400	; 0x19000000
   1260c:	smlalbbhi	pc, r4, r0, r2	; <UNPREDICTABLE>
   12610:	rscscc	pc, pc, #79	; 0x4f
   12614:			; <UNDEFINED> instruction: 0xf810f7ff
   12618:	ldrbtmi	r4, [fp], #-2881	; 0xfffff4bf
   1261c:	ldr	r6, [r6], #2076	; 0x81c
   12620:			; <UNDEFINED> instruction: 0xf7fd4640
   12624:	strbmi	pc, [r1], -r1, asr #30	; <UNPREDICTABLE>
   12628:	rscscc	pc, pc, #79	; 0x4f
   1262c:			; <UNDEFINED> instruction: 0xf804f7ff
   12630:	ldrbtmi	r4, [fp], #-2876	; 0xfffff4c4
   12634:	str	r6, [sl], #2076	; 0x81c
   12638:			; <UNDEFINED> instruction: 0xf1c36ae3
   1263c:	rscvs	r0, r3, #67108864	; 0x4000000
   12640:			; <UNDEFINED> instruction: 0xf0402b00
   12644:	ldmdbmi	r8!, {r0, r1, r2, r3, r4, r5, r8, pc}
   12648:	andcs	r4, r0, r9, ror r4
   1264c:	blx	fef4e6f0 <tcgetattr@plt+0xfef4a620>
   12650:	ldrbtmi	r4, [fp], #-2870	; 0xfffff4ca
   12654:	ldrbt	r6, [sl], #-2076	; 0xfffff7e4
   12658:	andeq	r0, r0, r0
   1265c:	subsmi	r0, r9, r0
   12660:	andeq	r6, r4, r8, asr #27
   12664:	andeq	r0, r0, r0, asr #6
   12668:	andeq	r6, r4, ip, lsr #27
   1266c:	andeq	r0, r0, r8, asr r3
   12670:	andeq	fp, r4, r2, lsl lr
   12674:	andeq	r0, r0, ip, ror #6
   12678:	ldrdeq	fp, [r4], -r2
   1267c:	andeq	fp, r4, sl, asr #27
   12680:	andeq	fp, r4, r2, asr #27
   12684:	andeq	r0, r0, r0, asr #8
   12688:	andeq	fp, r4, r0, lsr sp
   1268c:	muleq	r4, r8, ip
   12690:	andeq	pc, r2, lr, ror r5	; <UNPREDICTABLE>
   12694:	andeq	fp, r4, lr, ror #22
   12698:	andeq	pc, r2, r0, asr #12
   1269c:	ldrdeq	fp, [r4], -ip
   126a0:	muleq	r4, lr, sl
   126a4:	andeq	fp, r4, r0, lsl #21
   126a8:	andeq	fp, r4, r8, asr sl
   126ac:	andeq	fp, r4, r8, lsr sl
   126b0:	andeq	fp, r4, r6, lsl sl
   126b4:	ldrdeq	fp, [r4], -r8
   126b8:	muleq	r4, r2, r9
   126bc:	andeq	fp, r4, r4, ror #18
   126c0:	andeq	fp, r4, sl, lsl r9
   126c4:	strdeq	fp, [r4], -ip
   126c8:	ldrdeq	fp, [r4], -r6
   126cc:	andeq	fp, r4, ip, ror r8
   126d0:	andeq	fp, r4, r6, lsr #16
   126d4:	muleq	r4, r8, r7
   126d8:	andeq	pc, r2, r6, asr r2	; <UNPREDICTABLE>
   126dc:	andeq	fp, r4, r0, asr #14
   126e0:	andeq	pc, r2, r6, ror #3
   126e4:			; <UNDEFINED> instruction: 0x0004b6b4
   126e8:	andeq	fp, r4, lr, ror r6
   126ec:	andeq	fp, r4, sl, lsr r6
   126f0:	andeq	fp, r4, r6, lsr #12
   126f4:	strdeq	fp, [r4], -sl
   126f8:	ldrdeq	fp, [r4], -r6
   126fc:	andeq	fp, r4, r0, asr #11
   12700:	andeq	fp, r4, r6, lsr #11
   12704:	andeq	fp, r4, r4, lsl #11
   12708:	andeq	fp, r4, lr, ror #10
   1270c:	andeq	fp, r4, lr, asr r5
   12710:	andeq	fp, r4, sl, lsl r5
   12714:	andeq	fp, r4, r6, lsl #10
   12718:	ldrdeq	fp, [r4], -r8
   1271c:	andeq	fp, r4, r2, asr #9
   12720:	muleq	r4, lr, r4
   12724:	andeq	fp, r4, r6, lsl #9
   12728:	andeq	lr, r2, r4, ror #28
   1272c:	andeq	fp, r4, r6, ror #8
   12730:			; <UNDEFINED> instruction: 0xf10a6b65
   12734:	stmibvs	r0!, {r0, r9}^
   12738:	stmdaeq	r5, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   1273c:			; <UNDEFINED> instruction: 0xf1086a23
   12740:	ldmdblt	r0!, {r0, sl}
   12744:	stmdavs	r9, {r0, r3, r8, fp, ip, pc}
   12748:	stmdbcc	r1, {r0, r3, r8, fp, sp, lr}
   1274c:			; <UNDEFINED> instruction: 0xf0004299
   12750:	stmibmi	sp, {r5, r8, pc}^
   12754:	strls	r3, [r1], #-769	; 0xfffffcff
   12758:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   1275c:	strls	r1, [r2, #-3139]	; 0xfffff3bd
   12760:			; <UNDEFINED> instruction: 0xf0272000
   12764:	blmi	ff291030 <tcgetattr@plt+0xff28cf60>
   12768:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1276c:	bllt	ffc10770 <tcgetattr@plt+0xffc0c6a0>
   12770:			; <UNDEFINED> instruction: 0xf04f9b09
   12774:	blvs	185f378 <tcgetattr@plt+0x185b2a8>
   12778:	ldmdavs	fp, {r5, r6, r7, r8, fp, sp, lr}
   1277c:	ldrmi	r6, [r3], #-2395	; 0xfffff6a5
   12780:	bicsvc	lr, r3, #3072	; 0xc00
   12784:	cmneq	r3, r1, lsl #22
   12788:			; <UNDEFINED> instruction: 0xff56f7fe
   1278c:	ldrbtmi	r4, [fp], #-3008	; 0xfffff440
   12790:			; <UNDEFINED> instruction: 0xf7ff681c
   12794:			; <UNDEFINED> instruction: 0xf8d4bbdc
   12798:	andcs	r3, r0, ip, ror #2
   1279c:			; <UNDEFINED> instruction: 0xf8c4425b
   127a0:			; <UNDEFINED> instruction: 0xf005316c
   127a4:	blmi	fef11110 <tcgetattr@plt+0xfef0d040>
   127a8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   127ac:	ldrdcc	pc, [ip, #-132]!	; 0xffffff7c
   127b0:			; <UNDEFINED> instruction: 0xf8c4425b
   127b4:			; <UNDEFINED> instruction: 0xf7ff316c
   127b8:	strbmi	fp, [r0], -sl, asr #23
   127bc:	mrc2	7, 1, pc, cr4, cr13, {7}
   127c0:			; <UNDEFINED> instruction: 0xf04f4641
   127c4:			; <UNDEFINED> instruction: 0xf7fe32ff
   127c8:	blmi	fed124ac <tcgetattr@plt+0xfed0e3dc>
   127cc:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   127d0:	bllt	fef907d4 <tcgetattr@plt+0xfef8c704>
   127d4:			; <UNDEFINED> instruction: 0xf0052000
   127d8:	blmi	fec510dc <tcgetattr@plt+0xfec4d00c>
   127dc:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   127e0:	bllt	fed907e4 <tcgetattr@plt+0xfed8c714>
   127e4:	ldmdbge	r0, {r9, sl, fp, sp}
   127e8:			; <UNDEFINED> instruction: 0xf04fa80f
   127ec:	svclt	0x00140204
   127f0:	movwcs	r4, #5683	; 0x1633
   127f4:	mrc2	7, 4, pc, cr2, cr13, {7}
   127f8:	ldrdeq	lr, [pc, -sp]
   127fc:	rscscc	pc, pc, #79	; 0x4f
   12800:			; <UNDEFINED> instruction: 0xff1af7fe
   12804:	ldrbtmi	r4, [fp], #-2982	; 0xfffff45a
   12808:			; <UNDEFINED> instruction: 0xf7ff681c
   1280c:	movwcs	fp, #7072	; 0x1ba0
   12810:	ldmdbls	r0, {r0, r1, r2, r3, fp, ip, pc}
   12814:	str	r6, [r5, #739]!	; 0x2e3
   12818:	ldc2	7, cr15, [sl, #-1016]	; 0xfffffc08
   1281c:	blt	ff0d0820 <tcgetattr@plt+0xff0cc750>
   12820:	ldrtmi	r9, [r0], -sl, lsl #22
   12824:	vldrvs.16	s9, [sl, #-318]	; 0xfffffec2	; <UNPREDICTABLE>
   12828:			; <UNDEFINED> instruction: 0xf0274479
   1282c:	str	pc, [sp, #2509]	; 0x9cd
   12830:	ldmdavs	sl, {r0, r3, r8, r9, fp, ip, pc}
   12834:	bls	18bdfc <tcgetattr@plt+0x187d2c>
   12838:	bvs	82c890 <tcgetattr@plt+0x8287c0>
   1283c:	stmdavs	r5, {r0, r1, r5, fp, sp, lr}
   12840:	andvs	r6, r3, r0, lsl r0
   12844:	subsvs	fp, r8, #-1073741818	; 0xc0000006
   12848:	blcs	2d2bc <tcgetattr@plt+0x291ec>
   1284c:	strdcs	sp, [r0, -fp]
   12850:			; <UNDEFINED> instruction: 0xf97cf027
   12854:	bls	16c8e8 <tcgetattr@plt+0x168818>
   12858:	tstlt	fp, r4, lsl r0
   1285c:	bvs	fe6eb1d4 <tcgetattr@plt+0xfe6e7104>
   12860:	mvnsle	r2, r0, lsl #22
   12864:	andsvs	r6, sp, r3, lsr #20
   12868:	stmibvs	r2!, {r5, r6, r8, sl, sp, lr, pc}^
   1286c:	svclt	0x00b84296
   12870:	eorvs	r4, r6, #23068672	; 0x1600000
   12874:			; <UNDEFINED> instruction: 0xf43f2b00
   12878:	stmdbvs	r1!, {r1, r3, r5, r6, r8, r9, fp, sp, pc}
   1287c:	rscscc	pc, pc, #79	; 0x4f
   12880:	stmib	r4, {r0, r1, r5, r6, r8, fp, sp, lr}^
   12884:	ldmib	sp, {r1, r8, r9, ip}^
   12888:			; <UNDEFINED> instruction: 0xf7fe010f
   1288c:	blmi	fe1d23e8 <tcgetattr@plt+0xfe1ce318>
   12890:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   12894:	bllt	1290898 <tcgetattr@plt+0x128c7c8>
   12898:	blls	1593e8 <tcgetattr@plt+0x155318>
   1289c:	ldmdavs	r8, {r0, r9, sl, lr}
   128a0:			; <UNDEFINED> instruction: 0xf848f026
   128a4:	ldrbtmi	r4, [fp], #-2945	; 0xfffff47f
   128a8:			; <UNDEFINED> instruction: 0xf7ff681c
   128ac:	blls	1815f4 <tcgetattr@plt+0x17d524>
   128b0:			; <UNDEFINED> instruction: 0x46011a52
   128b4:			; <UNDEFINED> instruction: 0xf0266818
   128b8:	blmi	1f909b4 <tcgetattr@plt+0x1f8c8e4>
   128bc:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   128c0:	bllt	11908c4 <tcgetattr@plt+0x118c7f4>
   128c4:	ldrbtmi	r4, [r9], #-2427	; 0xfffff685
   128c8:	stmibvs	r3!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}
   128cc:	stcge	14, cr2, [pc], {-0}
   128d0:	svclt	0x0008ad10
   128d4:	blcs	1c0e0 <tcgetattr@plt+0x18010>
   128d8:	addshi	pc, lr, r0
   128dc:	strtmi	r4, [r0], -r9, lsr #12
   128e0:	andcs	r4, r2, #53477376	; 0x3300000
   128e4:	mrc2	7, 0, pc, cr10, cr13, {7}
   128e8:	ldrdeq	lr, [pc, -sp]
   128ec:	rscscc	pc, pc, #79	; 0x4f
   128f0:	mcr2	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   128f4:	blcs	84bac8 <tcgetattr@plt+0x8479f8>
   128f8:	adchi	pc, r8, r0, asr #32
   128fc:			; <UNDEFINED> instruction: 0xf04f6b63
   12900:			; <UNDEFINED> instruction: 0xf89032ff
   12904:			; <UNDEFINED> instruction: 0xf8901032
   12908:	ldrmi	r0, [r9], #-49	; 0xffffffcf
   1290c:	smlabteq	pc, sp, r9, lr	; <UNPREDICTABLE>
   12910:	mrc2	7, 4, pc, cr2, cr14, {7}
   12914:	tstcs	r0, r5, lsl #22
   12918:			; <UNDEFINED> instruction: 0xf0276818
   1291c:	blmi	19d1168 <tcgetattr@plt+0x19cd098>
   12920:	ldrdeq	lr, [pc, -sp]
   12924:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   12928:	ldmdbls	r0, {r2, r3, r4, r8, sl, sp, lr, pc}
   1292c:	rscscc	pc, pc, #79	; 0x4f
   12930:	ldrtmi	r9, [r1], #-2063	; 0xfffff7f1
   12934:	mcr2	7, 4, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   12938:	cfstrdmi	mvd14, [r0], #-248	; 0xffffff08
   1293c:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
   12940:			; <UNDEFINED> instruction: 0xf0002800
   12944:	ldmdbmi	lr, {r0, r1, r2, r3, r7, pc}^
   12948:	ldrbtmi	r2, [r9], #-0
   1294c:			; <UNDEFINED> instruction: 0xf93cf027
   12950:			; <UNDEFINED> instruction: 0xf7ff6824
   12954:	ldmdbmi	fp, {r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, pc}^
   12958:	ldrbtmi	r2, [r9], #-0
   1295c:			; <UNDEFINED> instruction: 0xf934f027
   12960:	ldrbtmi	r4, [fp], #-2905	; 0xfffff4a7
   12964:			; <UNDEFINED> instruction: 0xf7ff681c
   12968:	ldmdbmi	r8, {r1, r4, r5, r6, r7, r9, fp, ip, sp, pc}^
   1296c:	ldrbtmi	r2, [r9], #-0
   12970:			; <UNDEFINED> instruction: 0xf92af027
   12974:	ldrbtmi	r4, [fp], #-2902	; 0xfffff4aa
   12978:			; <UNDEFINED> instruction: 0xf7ff681c
   1297c:	ldmdbmi	r5, {r3, r5, r6, r7, r9, fp, ip, sp, pc}^
   12980:	ldrbtmi	r2, [r9], #-0
   12984:			; <UNDEFINED> instruction: 0xf920f027
   12988:	ldrbtmi	r4, [fp], #-2899	; 0xfffff4ad
   1298c:			; <UNDEFINED> instruction: 0xf7ff681c
   12990:	ldmdbmi	r2, {r1, r2, r3, r4, r6, r7, r9, fp, ip, sp, pc}^
   12994:	strls	r4, [r0, #-1571]	; 0xfffff9dd
   12998:			; <UNDEFINED> instruction: 0xf0274479
   1299c:	blmi	1450df8 <tcgetattr@plt+0x144cd28>
   129a0:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   129a4:	blt	ff5109a8 <tcgetattr@plt+0xff50c8d8>
   129a8:			; <UNDEFINED> instruction: 0xf024980a
   129ac:	strb	pc, [r0], #-2999	; 0xfffff449	; <UNPREDICTABLE>
   129b0:	ldrbvs	r9, [r8, #-2826]	; 0xfffff4f6
   129b4:	andeq	pc, r3, r8, lsl #2
   129b8:	stmdb	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   129bc:	strmi	r9, [r4], -sl, lsl #22
   129c0:	ldrb	r6, [pc], #-1304	; 129c8 <tcgetattr@plt+0xe8f8>
   129c4:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
   129c8:	blt	feed09cc <tcgetattr@plt+0xfeecc8fc>
   129cc:	str	r2, [lr], -r1, lsl #12
   129d0:			; <UNDEFINED> instruction: 0xf7fd4640
   129d4:	strbmi	pc, [r1], -r9, lsr #26	; <UNPREDICTABLE>
   129d8:	rscscc	pc, pc, #79	; 0x4f
   129dc:	mcr2	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   129e0:	ldrbtmi	r4, [fp], #-2881	; 0xfffff4bf
   129e4:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   129e8:	ldmibvs	sl, {r1, r8}
   129ec:	andcc	r6, r1, #24, 2
   129f0:	stmib	r3, {r0, r1, r2, r3, ip, pc}^
   129f4:	tstls	r0, r5, lsl #4
   129f8:	bllt	ff6d09fc <tcgetattr@plt+0xff6cc92c>
   129fc:	ldrb	r2, [r7, #-1537]!	; 0xfffff9ff
   12a00:	stc2	7, cr15, [r6], #-1016	; 0xfffffc08
   12a04:			; <UNDEFINED> instruction: 0x46204939
   12a08:			; <UNDEFINED> instruction: 0xf0274479
   12a0c:	blls	2d0d88 <tcgetattr@plt+0x2cccb8>
   12a10:	ldrvs	r6, [ip, #-1372]	; 0xfffffaa4
   12a14:	stmiblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12a18:	stcge	13, cr10, [pc], {16}
   12a1c:	andcs	r2, r3, #67108864	; 0x4000000
   12a20:	strtmi	r4, [r0], -r9, lsr #12
   12a24:	ldc2l	7, cr15, [sl, #-1012]!	; 0xfffffc0c
   12a28:	ldrdeq	lr, [pc, -sp]
   12a2c:	rscscc	pc, pc, #79	; 0x4f
   12a30:	mcr2	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   12a34:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
   12a38:	ldrdeq	lr, [r2, -r3]
   12a3c:			; <UNDEFINED> instruction: 0x6118699a
   12a40:	andls	r3, pc, r1, lsl #4
   12a44:	andne	lr, r5, #3194880	; 0x30c000
   12a48:	smlald	r9, r7, r0, r1
   12a4c:			; <UNDEFINED> instruction: 0xf0272100
   12a50:	blmi	a11034 <tcgetattr@plt+0xa0cf64>
   12a54:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   12a58:	blt	1e90a5c <tcgetattr@plt+0x1e8c98c>
   12a5c:	ldrt	r2, [r2], #-812	; 0xfffffcd4
   12a60:	ldrt	r2, [r0], #-800	; 0xfffffce0
   12a64:	ldrbtmi	r4, [r9], #-2339	; 0xfffff6dd
   12a68:			; <UNDEFINED> instruction: 0xf8aef027
   12a6c:			; <UNDEFINED> instruction: 0xf7ff6824
   12a70:	tstcs	r1, lr, ror #20
   12a74:			; <UNDEFINED> instruction: 0xf964f027
   12a78:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
   12a7c:			; <UNDEFINED> instruction: 0xf7ff681c
   12a80:			; <UNDEFINED> instruction: 0xf7f1ba66
   12a84:	svclt	0x0000e81c
   12a88:	andeq	lr, r2, lr, lsl #27
   12a8c:	andeq	fp, r4, r0, asr r3
   12a90:	andeq	fp, r4, sl, lsr #6
   12a94:	andeq	fp, r4, r0, lsl r3
   12a98:	andeq	fp, r4, ip, ror #5
   12a9c:	ldrdeq	fp, [r4], -ip
   12aa0:			; <UNDEFINED> instruction: 0x0004b2b2
   12aa4:	muleq	r2, r8, sp
   12aa8:	andeq	fp, r4, r8, lsr #4
   12aac:	andeq	fp, r4, r2, lsl r2
   12ab0:	strdeq	fp, [r4], -ip
   12ab4:	ldrdeq	lr, [r2], -sl
   12ab8:	muleq	r4, r4, r1
   12abc:	andeq	fp, r4, ip, ror r1
   12ac0:			; <UNDEFINED> instruction: 0x0002ebbe
   12ac4:	andeq	lr, r2, sl, ror #23
   12ac8:	andeq	fp, r4, r6, asr r1
   12acc:	strdeq	lr, [r2], -r2
   12ad0:	andeq	fp, r4, r2, asr #2
   12ad4:			; <UNDEFINED> instruction: 0x0002ebb2
   12ad8:	andeq	fp, r4, lr, lsr #2
   12adc:	andeq	lr, r2, r8, lsr fp
   12ae0:	andeq	fp, r4, r8, lsl r1
   12ae4:	andeq	lr, r2, r2, lsl #22
   12ae8:	ldrdeq	fp, [r4], -r6
   12aec:	andeq	lr, r2, r0, asr sl
   12af0:	andeq	fp, r4, r4, rrx
   12af4:			; <UNDEFINED> instruction: 0x0002eaba
   12af8:	andeq	fp, r4, lr, lsr r0
   12afc:			; <UNDEFINED> instruction: 0x4604b510
   12b00:	tstlt	r8, r0, lsl #16
   12b04:	svc	0x0056f7f0
   12b08:			; <UNDEFINED> instruction: 0xf1042300
   12b0c:	stmib	r4, {r4}^
   12b10:	stmib	r4, {r8, r9, ip, sp}^
   12b14:	pop	{r1, r8, r9, ip, sp}
   12b18:			; <UNDEFINED> instruction: 0xf0294010
   12b1c:	svclt	0x0000b8d1
   12b20:	mvnsmi	lr, sp, lsr #18
   12b24:	strmi	r4, [sp], -r4, lsl #12
   12b28:			; <UNDEFINED> instruction: 0x461e4617
   12b2c:			; <UNDEFINED> instruction: 0xffe6f7ff
   12b30:	ldrdgt	pc, [r8], -pc	; <UNPREDICTABLE>
   12b34:	ldrbtmi	r6, [ip], #167	; 0xa7
   12b38:	tstlt	r6, r5, rrx
   12b3c:	stmdami	r8, {r0, r2, r5, sp, lr}
   12b40:	andeq	pc, r8, #4, 2
   12b44:	strtmi	r1, [r3], -r1, lsr #26
   12b48:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   12b4c:	bvs	116cb54 <tcgetattr@plt+0x1168a84>
   12b50:	stmibvs	r8!, {r5, r6, r7, sp, lr}^
   12b54:	ldrhmi	lr, [r0, #141]!	; 0x8d
   12b58:	stmiblt	r2, {r0, r4, ip, sp, lr, pc}
   12b5c:	andeq	r5, r4, lr, lsl #30
   12b60:	andeq	r0, r0, r8, asr r3
   12b64:	addlt	fp, r2, r0, ror r5
   12b68:			; <UNDEFINED> instruction: 0xf7f14605
   12b6c:	mcrmi	8, 0, lr, cr11, cr12, {7}
   12b70:	cfstrdne	mvd4, [r2], {126}	; 0x7e
   12b74:	ldrmi	r9, [r0], -r1, lsl #4
   12b78:	stm	r0, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12b7c:	teqlt	r0, r1, lsl #20
   12b80:	strmi	r4, [r4], -r9, lsr #12
   12b84:	svc	0x0034f7f0
   12b88:	andlt	r4, r2, r0, lsr #12
   12b8c:	blmi	142154 <tcgetattr@plt+0x13e084>
   12b90:	ldmpl	r2!, {r2, r8, fp, lr}^
   12b94:			; <UNDEFINED> instruction: 0xf7f44479
   12b98:	svclt	0x0000faa3
   12b9c:	ldrdeq	r5, [r4], -r4
   12ba0:	andeq	r0, r0, r4, lsr #7
   12ba4:			; <UNDEFINED> instruction: 0x0002fcb0
   12ba8:			; <UNDEFINED> instruction: 0x4606b570
   12bac:	mcrrne	0, 8, fp, r8, cr2
   12bb0:			; <UNDEFINED> instruction: 0xf7f1460c
   12bb4:	blmi	2ccd4c <tcgetattr@plt+0x2c8c7c>
   12bb8:	andls	r4, r1, fp, ror r4
   12bbc:	ldrtmi	fp, [r1], -r8, asr #2
   12bc0:	strmi	r4, [r5], -r2, lsr #12
   12bc4:	svc	0x0014f7f0
   12bc8:	strtmi	r2, [r8], -r0, lsl #6
   12bcc:	andlt	r5, r2, fp, lsr #10
   12bd0:	bmi	142198 <tcgetattr@plt+0x13e0c8>
   12bd4:	ldmpl	sl, {r2, r8, fp, lr}
   12bd8:			; <UNDEFINED> instruction: 0xf7f44479
   12bdc:	svclt	0x0000fa81
   12be0:	andeq	r5, r4, ip, lsl #29
   12be4:	andeq	r0, r0, r4, lsr #7
   12be8:	andeq	pc, r2, ip, ror #24
   12bec:			; <UNDEFINED> instruction: 0x4604b570
   12bf0:	strmi	r4, [sp], -r8, lsl #12
   12bf4:	ldm	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12bf8:	cmnlt	fp, r3, lsr #16
   12bfc:	and	r4, r2, r6, lsl #12
   12c00:	svceq	0x0001f814
   12c04:			; <UNDEFINED> instruction: 0x4632b138
   12c08:	strtmi	r4, [r0], -r9, lsr #12
   12c0c:	b	ad0bd8 <tcgetattr@plt+0xaccb08>
   12c10:	mvnsle	r2, r0, lsl #16
   12c14:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   12c18:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
   12c1c:	addlt	fp, r4, r0, ror r5
   12c20:	cfmadd32mi	mvax0, mvfx4, mvfx15, mvfx13
   12c24:			; <UNDEFINED> instruction: 0xf7f19003
   12c28:	blmi	3ccea8 <tcgetattr@plt+0x3c8dd8>
   12c2c:	stmdbls	r3, {r1, r2, r3, r4, r5, r6, sl, lr}
   12c30:			; <UNDEFINED> instruction: 0x460258f3
   12c34:	blmi	32cc9c <tcgetattr@plt+0x328bcc>
   12c38:	ldmpl	r3!, {r2, r6, fp, sp, lr}^
   12c3c:	svclt	0x00cb4294
   12c40:	ldrbtcc	pc, [pc], #260	; 12c48 <tcgetattr@plt+0xeb78>	; <UNPREDICTABLE>
   12c44:	rscscc	pc, pc, #4, 2
   12c48:	strcs	r1, [r0], #-2724	; 0xfffff55c
   12c4c:	bl	142b64 <tcgetattr@plt+0x13ea94>
   12c50:	ldrdne	r7, [r4], #-68	; 0xffffffbc	; <UNPREDICTABLE>
   12c54:	strmi	lr, [r0, #-2509]	; 0xfffff633
   12c58:			; <UNDEFINED> instruction: 0xf946f026
   12c5c:	ldcllt	0, cr11, [r0, #-16]!
   12c60:	andeq	r5, r4, r8, lsl lr
   12c64:	andeq	r0, r0, r8, asr r3
   12c68:	andeq	r0, r0, ip, lsl r4
   12c6c:	svcmi	0x00f0e92d
   12c70:	stcmi	0, cr11, [pc, #-540]!	; 12a5c <tcgetattr@plt+0xe98c>
   12c74:	blmi	be46a0 <tcgetattr@plt+0xbe05d0>
   12c78:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
   12c7c:	stmiapl	fp!, {r1, r2, r3, r5, sl, fp, lr}^
   12c80:			; <UNDEFINED> instruction: 0x4605447c
   12c84:	movwls	r6, #22555	; 0x581b
   12c88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12c8c:			; <UNDEFINED> instruction: 0xf8544b2b
   12c90:			; <UNDEFINED> instruction: 0x23248003
   12c94:	ldrdeq	pc, [r0], -r8
   12c98:	mulcs	r6, r8, r8
   12c9c:			; <UNDEFINED> instruction: 0x1004f8b8
   12ca0:	strtmi	r9, [r8], -r3
   12ca4:	andscs	pc, r2, sp, lsl #17
   12ca8:	andcc	pc, ip, sp, lsl #17
   12cac:	andsne	pc, r0, sp, lsr #17
   12cb0:	ldmda	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12cb4:	stmiapl	r4!, {r1, r5, r8, r9, fp, lr}^
   12cb8:	stmdavs	r0!, {r1, r2, r9, sl, lr}
   12cbc:	adcsmi	r6, r2, #4325376	; 0x420000
   12cc0:			; <UNDEFINED> instruction: 0xf102dc22
   12cc4:	svccs	0x00003bff
   12cc8:	shadd16mi	fp, fp, r4
   12ccc:	strtmi	r4, [r9], -r3, asr #12
   12cd0:	andls	pc, r4, sp, asr #17
   12cd4:	strcs	r4, [r0, #-1626]	; 0xfffff9a6
   12cd8:			; <UNDEFINED> instruction: 0xf0269500
   12cdc:	ldrbmi	pc, [lr, #-2309]	; 0xfffff6fb	; <UNPREDICTABLE>
   12ce0:			; <UNDEFINED> instruction: 0xf10dd007
   12ce4:	stmdavs	r0!, {r2, r3, r9, fp}
   12ce8:	ldrbmi	r4, [sl], -fp, asr #12
   12cec:			; <UNDEFINED> instruction: 0xf0264651
   12cf0:	bmi	550f34 <tcgetattr@plt+0x54ce64>
   12cf4:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   12cf8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12cfc:	subsmi	r9, sl, r5, lsl #22
   12d00:	andlt	sp, r7, r4, lsl r1
   12d04:	svchi	0x00f0e8bd
   12d08:	andls	pc, r4, sp, asr #17
   12d0c:	strcs	fp, [r0], #-319	; 0xfffffec1
   12d10:			; <UNDEFINED> instruction: 0x4632463b
   12d14:	strls	r4, [r0], #-1577	; 0xfffff9d7
   12d18:			; <UNDEFINED> instruction: 0xf8e6f026
   12d1c:	strbmi	lr, [r3], -r9, ror #15
   12d20:			; <UNDEFINED> instruction: 0x46294632
   12d24:			; <UNDEFINED> instruction: 0xf0269700
   12d28:	ubfx	pc, pc, #17, #3
   12d2c:	mcr	7, 6, pc, cr6, cr0, {7}	; <UNPREDICTABLE>
   12d30:	andeq	r5, r4, sl, asr #27
   12d34:	andeq	r0, r0, r0, asr #6
   12d38:	andeq	r5, r4, r4, asr #27
   12d3c:	andeq	r0, r0, ip, lsl r4
   12d40:	andeq	r0, r0, r8, asr r3
   12d44:	andeq	r5, r4, lr, asr #26
   12d48:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
   12d4c:	stfnep	f3, [r2], {59}	; 0x3b
   12d50:	svclt	0x00082b2f
   12d54:			; <UNDEFINED> instruction: 0xf8124610
   12d58:	blcs	21964 <tcgetattr@plt+0x1d894>
   12d5c:			; <UNDEFINED> instruction: 0x4770d1f8
   12d60:			; <UNDEFINED> instruction: 0x4604b510
   12d64:	stmdbmi	r4, {r4, r5, r8, ip, sp, pc}
   12d68:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   12d6c:	ldmdb	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12d70:	strcc	fp, [r5], #-2304	; 0xfffff700
   12d74:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   12d78:	andeq	lr, r2, lr, lsl #17
   12d7c:	blmi	5a55d8 <tcgetattr@plt+0x5a1508>
   12d80:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   12d84:	ldmpl	r3, {r0, r3, r6, r7, ip, sp, pc}^
   12d88:	stmdage	r5!, {r2, r9, sl, lr}
   12d8c:	ldmdavs	fp, {r0, r8, sl, fp, sp, pc}
   12d90:			; <UNDEFINED> instruction: 0xf04f9347
   12d94:			; <UNDEFINED> instruction: 0x91240300
   12d98:	stmia	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12d9c:	stmdbge	r4!, {r0, r4, sl, fp, sp}
   12da0:	strtmi	r4, [sl], -r0, lsr #12
   12da4:			; <UNDEFINED> instruction: 0xf04fbf0c
   12da8:	movwcs	r5, #896	; 0x380
   12dac:			; <UNDEFINED> instruction: 0xf7f09345
   12db0:	ldmdblt	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   12db4:	bmi	26ce5c <tcgetattr@plt+0x268d8c>
   12db8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   12dbc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12dc0:	subsmi	r9, sl, r7, asr #22
   12dc4:	sublt	sp, r9, r4, lsl #2
   12dc8:			; <UNDEFINED> instruction: 0xf04fbd30
   12dcc:	udf	#8975	; 0x230f
   12dd0:	mrc	7, 3, APSR_nzcv, cr4, cr0, {7}
   12dd4:	andeq	r5, r4, r4, asr #25
   12dd8:	andeq	r0, r0, r0, asr #6
   12ddc:	andeq	r5, r4, sl, lsl #25
   12de0:			; <UNDEFINED> instruction: 0x4605b538
   12de4:	mrc	7, 5, APSR_nzcv, cr2, cr0, {7}
   12de8:	andle	r4, r9, r8, lsr #5
   12dec:			; <UNDEFINED> instruction: 0xf7f04604
   12df0:	adcmi	lr, r8, #12672	; 0x3180
   12df4:	strtmi	sp, [r9], -r5, lsl #2
   12df8:			; <UNDEFINED> instruction: 0xf7f04620
   12dfc:	stmdblt	r8, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   12e00:			; <UNDEFINED> instruction: 0xf7f0bd38
   12e04:			; <UNDEFINED> instruction: 0x4629edbc
   12e08:	strtmi	r4, [r0], -r4, lsl #12
   12e0c:	svc	0x00ccf7f0
   12e10:	rscsle	r2, r5, r0, lsl #16
   12e14:	svc	0x00e6f7f0
   12e18:	ldrbtmi	r4, [r9], #-2306	; 0xfffff6fe
   12e1c:			; <UNDEFINED> instruction: 0xf7f46800
   12e20:	svclt	0x0000f95f
   12e24:	andeq	lr, r2, r6, ror #15
   12e28:			; <UNDEFINED> instruction: 0x4605b538
   12e2c:	mrc	7, 5, APSR_nzcv, cr8, cr0, {7}
   12e30:	andle	r4, r9, r8, lsr #5
   12e34:			; <UNDEFINED> instruction: 0xf7f04604
   12e38:	adcmi	lr, r8, #252, 30	; 0x3f0
   12e3c:	strtmi	sp, [r9], -r5, lsl #2
   12e40:			; <UNDEFINED> instruction: 0xf7f14620
   12e44:	stmdblt	r8, {r1, r2, r3, r4, r6, fp, sp, lr, pc}^
   12e48:			; <UNDEFINED> instruction: 0xf7f0bd38
   12e4c:	qsub8mi	lr, r9, r2
   12e50:	strtmi	r4, [r0], -r4, lsl #12
   12e54:	ldmda	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12e58:	rscsle	r2, r5, r0, lsl #16
   12e5c:	svc	0x00c2f7f0
   12e60:	ldrbtmi	r4, [r9], #-2306	; 0xfffff6fe
   12e64:			; <UNDEFINED> instruction: 0xf7f46800
   12e68:	svclt	0x0000f93b
   12e6c:	andeq	lr, r2, sl, lsr #15
   12e70:	strmi	r4, [sl], -r5, lsl #22
   12e74:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
   12e78:	ldmdbpl	fp, {r2, sl, fp, lr}
   12e7c:	blmi	150ff8 <tcgetattr@plt+0x14cf28>
   12e80:			; <UNDEFINED> instruction: 0xf7f06819
   12e84:	svclt	0x0000bd87
   12e88:	andeq	r5, r4, lr, asr #23
   12e8c:	andeq	r0, r0, r8, lsr r5
   12e90:	stcle	8, cr2, [r1, #-4]
   12e94:	svclt	0x003af7f0
   12e98:	svclt	0x00004770
   12e9c:	bmi	d25370 <tcgetattr@plt+0xd212a0>
   12ea0:	mvnsmi	lr, #737280	; 0xb4000
   12ea4:			; <UNDEFINED> instruction: 0xf5ad4479
   12ea8:	strmi	r5, [r7], -r0, lsl #26
   12eac:	stmpl	sl, {r0, r1, r7, ip, sp, pc}
   12eb0:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
   12eb4:	movwcc	r2, #17411	; 0x4403
   12eb8:	andsvs	r6, sl, r2, lsl r8
   12ebc:	andeq	pc, r0, #79	; 0x4f
   12ec0:	svc	0x0006f7f0
   12ec4:	lfmle	f4, 4, [r5, #-640]!	; 0xfffffd80
   12ec8:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   12ecc:	tstcs	r0, r6, lsl #12
   12ed0:	andpl	pc, r0, #1325400064	; 0x4f000000
   12ed4:	vmax.s8	q2, q2, q0
   12ed8:	bl	fea206dc <tcgetattr@plt+0xfea1c60c>
   12edc:			; <UNDEFINED> instruction: 0xf7f009c4
   12ee0:			; <UNDEFINED> instruction: 0x4621efb0
   12ee4:	blle	123920 <tcgetattr@plt+0x11f850>
   12ee8:	eorsne	pc, r1, r9, asr #16
   12eec:	addmi	r3, lr, #1073741824	; 0x40000000
   12ef0:	blne	28a2d8 <tcgetattr@plt+0x286208>
   12ef4:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   12ef8:	strbmi	r2, [r0], -r0, lsl #4
   12efc:	mcr	7, 2, pc, cr4, cr0, {7}	; <UNPREDICTABLE>
   12f00:	blle	a9cf08 <tcgetattr@plt+0xa98e38>
   12f04:	stmdbeq	r6, {r0, r3, r8, ip, sp, lr, pc}
   12f08:	strcc	lr, [r1], #-2
   12f0c:	lfmle	f4, 4, [r1, #-664]	; 0xfffffd68
   12f10:	blle	7e39ac <tcgetattr@plt+0x7df8dc>
   12f14:	eorscc	pc, r4, r9, lsr r8	; <UNPREDICTABLE>
   12f18:			; <UNDEFINED> instruction: 0xf0831b3a
   12f1c:	svclt	0x00180320
   12f20:	b	49b72c <tcgetattr@plt+0x49765c>
   12f24:	rscsle	r1, r0, r3, asr r3
   12f28:	strcc	r4, [r1], #-1568	; 0xfffff9e0
   12f2c:	stmia	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12f30:	sfmle	f4, 2, [sp], #664	; 0x298
   12f34:			; <UNDEFINED> instruction: 0xf50d490f
   12f38:	bmi	367b40 <tcgetattr@plt+0x363a70>
   12f3c:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
   12f40:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   12f44:	subsmi	r6, r1, sl, lsl r8
   12f48:			; <UNDEFINED> instruction: 0xf50dd10e
   12f4c:	andlt	r5, r3, r0, lsl #26
   12f50:	mvnshi	lr, #12386304	; 0xbd0000
   12f54:	lfmle	f4, 4, [sl], #664	; 0x298
   12f58:			; <UNDEFINED> instruction: 0xf7f0e7ec
   12f5c:	stmdbmi	r6, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
   12f60:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   12f64:			; <UNDEFINED> instruction: 0xf8bcf7f4
   12f68:	stc	7, cr15, [r8, #960]!	; 0x3c0
   12f6c:	andeq	r5, r4, r0, lsr #23
   12f70:	andeq	r0, r0, r0, asr #6
   12f74:	andeq	r5, r4, r6, lsl #22
   12f78:			; <UNDEFINED> instruction: 0x0002e6b8
   12f7c:	cfstr32mi	mvfx11, [r7], {16}
   12f80:	ldrbtmi	r4, [ip], #-2823	; 0xfffff4f9
   12f84:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   12f88:			; <UNDEFINED> instruction: 0xff2af7ff
   12f8c:	stmiapl	r3!, {r0, r2, r8, r9, fp, lr}^
   12f90:			; <UNDEFINED> instruction: 0xf7ff6818
   12f94:	andcs	pc, r1, r9, asr #30
   12f98:	svclt	0x0000bd10
   12f9c:	andeq	r5, r4, r2, asr #21
   12fa0:	andeq	r0, r0, r4, asr r5
   12fa4:	andeq	r0, r0, r8, lsl #6
   12fa8:			; <UNDEFINED> instruction: 0x4605b538
   12fac:	blmi	225fd0 <tcgetattr@plt+0x221f00>
   12fb0:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   12fb4:			; <UNDEFINED> instruction: 0xf7ff6818
   12fb8:	blmi	1d2c0c <tcgetattr@plt+0x1ceb3c>
   12fbc:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   12fc0:			; <UNDEFINED> instruction: 0xff32f7ff
   12fc4:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   12fc8:	ldclt	0, cr6, [r8, #-116]!	; 0xffffff8c
   12fcc:	muleq	r4, r4, sl
   12fd0:	andeq	r0, r0, r0, lsl #11
   12fd4:	ldrdeq	r0, [r0], -r8
   12fd8:	strdeq	sl, [r4], -lr
   12fdc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   12fe0:			; <UNDEFINED> instruction: 0x47706818
   12fe4:	andeq	sl, r4, r6, ror #21
   12fe8:	svclt	0x0018297f
   12fec:			; <UNDEFINED> instruction: 0x4603291f
   12ff0:			; <UNDEFINED> instruction: 0xf081dc06
   12ff4:	subscs	r0, lr, #64, 2
   12ff8:	andcs	r7, r2, r1, asr #32
   12ffc:			; <UNDEFINED> instruction: 0x4770701a
   13000:	sbclt	r2, sl, #2080768	; 0x1fc000
   13004:			; <UNDEFINED> instruction: 0xf3c1dd0f
   13008:			; <UNDEFINED> instruction: 0xf0021082
   1300c:	vsubl.u8	q8, d1, d7
   13010:	eorscc	r0, r0, #-2147483600	; 0x80000030
   13014:	teqcc	r0, r0, lsr r0
   13018:	subscs	r7, ip, #218	; 0xda
   1301c:	andcs	r7, r4, r8, asr r0
   13020:	mulsvc	sl, r9, r0
   13024:	andcs	r4, r1, r0, ror r7
   13028:			; <UNDEFINED> instruction: 0x4770701a
   1302c:	mvnsmi	lr, sp, lsr #18
   13030:	movwlt	r4, #42624	; 0xa680
   13034:	stmdane	r7, {r2, r8, fp, ip, sp}^
   13038:	svclt	0x002442b8
   1303c:	andcs	r4, r0, r4, lsl #12
   13040:	mrcne	2, 2, sp, cr5, cr6, {0}
   13044:	and	r4, sl, r4, asr #12
   13048:	svclt	0x00042b20
   1304c:	blcc	9106c <tcgetattr@plt+0x8cf9c>
   13050:	andle	r4, r2, r4, lsr r6
   13054:			; <UNDEFINED> instruction: 0xffc8f7ff
   13058:	adcsmi	r4, ip, #4, 8	; 0x4000000
   1305c:			; <UNDEFINED> instruction: 0xf815d206
   13060:	strtmi	r3, [r0], -r1, lsl #30
   13064:	ldrmi	r4, [r9], -r6, lsr #12
   13068:	mvnle	r2, r0, lsl #22
   1306c:	andeq	lr, r8, r4, lsr #23
   13070:	eorvc	r2, r3, r0, lsl #6
   13074:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13078:	ldrmi	r7, [r0], -r2
   1307c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13080:			; <UNDEFINED> instruction: 0xf644b5f0
   13084:			; <UNDEFINED> instruction: 0xf2c154d3
   13088:	bmi	554218 <tcgetattr@plt+0x550148>
   1308c:	addlt	r1, r7, r5, asr #15
   13090:	strcc	pc, [r0], #-2948	; 0xfffff47c
   13094:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   13098:	vst1.8	{d20-d22}, [pc], r6
   1309c:	ldmpl	r3, {r1, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
   130a0:	strtne	lr, [r4], #3013	; 0xbc5
   130a4:	movwls	r6, #22555	; 0x581b
   130a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   130ac:	movwcs	r9, #1027	; 0x403
   130b0:	ldrvs	pc, [r4], #-2823	; 0xfffff4f9
   130b4:			; <UNDEFINED> instruction: 0x4619461a
   130b8:	stcge	6, cr4, [r3, #-96]	; 0xffffffa0
   130bc:	blx	1f84c6 <tcgetattr@plt+0x1f43f6>
   130c0:	strls	pc, [r4], #-1028	; 0xfffffbfc
   130c4:	ldcl	7, cr15, [r0], {240}	; 0xf0
   130c8:	blmi	1a58ec <tcgetattr@plt+0x1a181c>
   130cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   130d0:	blls	16d140 <tcgetattr@plt+0x169070>
   130d4:	qaddle	r4, sl, r1
   130d8:	ldcllt	0, cr11, [r0, #28]!
   130dc:	stcl	7, cr15, [lr], #960	; 0x3c0
   130e0:	andeq	r5, r4, lr, lsr #19
   130e4:	andeq	r0, r0, r0, asr #6
   130e8:	andeq	r5, r4, r8, ror r9
   130ec:			; <UNDEFINED> instruction: 0xf7f02201
   130f0:	svclt	0x0000be53
   130f4:	blmi	4405dc <tcgetattr@plt+0x43c50c>
   130f8:	ldrbtmi	r4, [fp], #-2576	; 0xfffff5f0
   130fc:			; <UNDEFINED> instruction: 0xf9b3589b
   13100:	cdpne	0, 5, cr2, cr3, cr0, {0}
   13104:	blcs	43fb78 <tcgetattr@plt+0x43baa8>
   13108:	blmi	38915c <tcgetattr@plt+0x38508c>
   1310c:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
   13110:	andsne	pc, r2, r3, lsr r9	; <UNPREDICTABLE>
   13114:	bicsvc	lr, r1, #1024	; 0x400
   13118:	rsbeq	lr, r3, r0, lsl #22
   1311c:			; <UNDEFINED> instruction: 0xff30f02c
   13120:			; <UNDEFINED> instruction: 0xf1002800
   13124:	cfstrsle	mvf3, [r4, #-1020]	; 0xfffffc04
   13128:	andcs	r3, r0, r1, lsl #24
   1312c:	stclne	7, cr4, [r3], #-672	; 0xfffffd60
   13130:	strdcs	sp, [r0], -sl
   13134:	svclt	0x0000bd38
   13138:	andeq	r5, r4, sl, asr #18
   1313c:	andeq	r0, r0, ip, ror #5
   13140:	andeq	lr, r2, r2, lsr r5
   13144:	andcs	fp, sl, #48, 10	; 0xc000000
   13148:			; <UNDEFINED> instruction: 0xf5ad4c2c
   1314c:	blmi	b32578 <tcgetattr@plt+0xb2e4a8>
   13150:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
   13154:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   13158:			; <UNDEFINED> instruction: 0xf04f9387
   1315c:			; <UNDEFINED> instruction: 0xf7f00300
   13160:	stmdacs	r0, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   13164:	stcge	13, cr13, [r2], {45}	; 0x2d
   13168:	andscs	r4, r4, #38912	; 0x9800
   1316c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   13170:	strtmi	r9, [r0], -r0
   13174:	mcr	7, 2, pc, cr2, cr0, {7}	; <UNPREDICTABLE>
   13178:	tstcs	r0, r0, lsr #12
   1317c:	ldc	7, cr15, [sl, #960]!	; 0x3c0
   13180:	blle	79a99c <tcgetattr@plt+0x7968cc>
   13184:	and	sl, r0, r7, lsl #24
   13188:	vst4.8	{d29-d32}, [pc], ip
   1318c:	strtmi	r7, [r1], -r0, lsl #4
   13190:			; <UNDEFINED> instruction: 0xf7f04628
   13194:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   13198:			; <UNDEFINED> instruction: 0x4628daf6
   1319c:	svc	0x0074f7f0
   131a0:	and	r2, pc, r0
   131a4:	ldrcs	r4, [r5, #-1576]	; 0xfffff9d8
   131a8:	svc	0x006ef7f0
   131ac:	and	r4, r3, r0, lsr #12
   131b0:			; <UNDEFINED> instruction: 0xf1003d01
   131b4:	andsle	r0, r0, r1
   131b8:			; <UNDEFINED> instruction: 0xf7f02120
   131bc:	stmdacs	r0, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   131c0:	strdcs	sp, [r0], -r6
   131c4:	blmi	3a5a0c <tcgetattr@plt+0x3a193c>
   131c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   131cc:	blls	fe1ed23c <tcgetattr@plt+0xfe1e916c>
   131d0:	tstle	r0, sl, asr r0
   131d4:	cfstr32vc	mvfx15, [r9, #-52]	; 0xffffffcc
   131d8:	andcs	fp, sl, #48, 26	; 0xc00
   131dc:			; <UNDEFINED> instruction: 0xf7f04629
   131e0:	vpadd.i8	d30, d24, d2
   131e4:	vorr.i32	d21, #24320	; 0x00005f00
   131e8:	blx	fe0d819e <tcgetattr@plt+0xfe0d40ce>
   131ec:	strbne	r2, [r0, r0, lsl #6]
   131f0:	rsbne	lr, r3, r0, asr #23
   131f4:			; <UNDEFINED> instruction: 0xf7f0e7e6
   131f8:	svclt	0x0000ec62
   131fc:	strdeq	r5, [r4], -r2
   13200:	andeq	r0, r0, r0, asr #6
   13204:			; <UNDEFINED> instruction: 0x0002e4b2
   13208:	andeq	r5, r4, ip, ror r8
   1320c:	tstcs	r0, r5, lsl sl
   13210:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   13214:	ldrlt	r4, [r0, #-2069]!	; 0xfffff7eb
   13218:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
   1321c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   13220:			; <UNDEFINED> instruction: 0xf04f9309
   13224:			; <UNDEFINED> instruction: 0xf7f00300
   13228:	cdpne	13, 0, cr14, cr4, cr6, {3}
   1322c:			; <UNDEFINED> instruction: 0x2000bfb8
   13230:	vstrge	d13, [r1, #-48]	; 0xffffffd0
   13234:	strtmi	r2, [r9], -r0, lsr #4
   13238:	bl	fe251200 <tcgetattr@plt+0xfe24d130>
   1323c:			; <UNDEFINED> instruction: 0xf7f04620
   13240:	strtmi	lr, [r8], -r4, lsr #30
   13244:	tstcs	r0, sl, lsl #4
   13248:	bl	1751210 <tcgetattr@plt+0x174d140>
   1324c:	blmi	1a5a74 <tcgetattr@plt+0x1a19a4>
   13250:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13254:	blls	26d2c4 <tcgetattr@plt+0x2691f4>
   13258:	qaddle	r4, sl, r1
   1325c:	ldclt	0, cr11, [r0, #-44]!	; 0xffffffd4
   13260:	stc	7, cr15, [ip], #-960	; 0xfffffc40
   13264:	andeq	r5, r4, r2, lsr r8
   13268:	andeq	r0, r0, r0, asr #6
   1326c:	andeq	lr, r2, r4, lsl r4
   13270:	strdeq	r5, [r4], -r4
   13274:			; <UNDEFINED> instruction: 0x4604b538
   13278:	ldcmi	8, cr6, [sp, #-0]
   1327c:	tstlt	r8, sp, ror r4
   13280:	bl	fe651248 <tcgetattr@plt+0xfe64d178>
   13284:	teqlt	r0, r0, ror #16
   13288:	stmiapl	fp!, {r1, r3, r4, r8, r9, fp, lr}^
   1328c:	addsmi	r6, r8, #1769472	; 0x1b0000
   13290:			; <UNDEFINED> instruction: 0xf7f0d001
   13294:	stmiavs	r0!, {r4, r7, r8, r9, fp, sp, lr, pc}
   13298:	blmi	5bf760 <tcgetattr@plt+0x5bb690>
   1329c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   132a0:	mulle	r1, r8, r2
   132a4:	bl	fe1d126c <tcgetattr@plt+0xfe1cd19c>
   132a8:	teqlt	r0, r0, ror #17
   132ac:	stmiapl	fp!, {r0, r4, r8, r9, fp, lr}^
   132b0:	addsmi	r6, r8, #1769472	; 0x1b0000
   132b4:			; <UNDEFINED> instruction: 0xf7f0d001
   132b8:	stmdbvs	r0!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   132bc:	blmi	37f784 <tcgetattr@plt+0x37b6b4>
   132c0:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   132c4:	mulle	r1, r8, r2
   132c8:	bl	1d51290 <tcgetattr@plt+0x1d4d1c0>
   132cc:	teqlt	r0, r0, ror #18
   132d0:	stmiapl	fp!, {r3, r8, r9, fp, lr}^
   132d4:	addsmi	r6, r8, #1769472	; 0x1b0000
   132d8:			; <UNDEFINED> instruction: 0xf7f0d001
   132dc:	vstrmi	d14, [r6, #-432]	; 0xfffffe50
   132e0:	cfstrsgt	mvf4, [pc, #-500]	; 130f4 <tcgetattr@plt+0xf024>
   132e4:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
   132e8:	stm	r4, {r0, r1}
   132ec:	ldclt	0, cr0, [r8, #-12]!
   132f0:	andeq	r5, r4, r8, asr #15
   132f4:	andeq	r0, r0, r4, lsr r4
   132f8:	andeq	lr, r2, r0, lsr r4
   132fc:	andcs	fp, r0, #120, 2
   13300:	cmplt	fp, r3, lsl #16
   13304:	bvs	fe7018d4 <tcgetattr@plt+0xfe6fd804>
   13308:	bvs	4177c <tcgetattr@plt+0x3d6ac>
   1330c:	stmdavs	r3, {r3, r4, r5, r8, ip, sp, pc}
   13310:	ldrmi	fp, [r0], -fp, lsl #2
   13314:	andcs	r4, r1, #112, 14	; 0x1c00000
   13318:	stmdacs	r0, {r9, fp, sp, lr}
   1331c:	andcs	sp, r1, #240, 2	; 0x3c
   13320:			; <UNDEFINED> instruction: 0x47704610
   13324:	ldrb	r2, [r4, r0, lsl #4]!
   13328:	svcmi	0x00f0e92d
   1332c:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
   13330:	vfnmsmi.f64	d8, d6, d2
   13334:	subsgt	pc, r8, #14614528	; 0xdf0000
   13338:	cfldrsmi	mvf4, [r6, #504]	; 0x1f8
   1333c:	stmdavs	r4, {r0, r1, r3, r7, ip, sp, pc}^
   13340:	andvc	pc, ip, r6, asr r8	; <UNPREDICTABLE>
   13344:	addmi	r5, ip, #1916928	; 0x1d4000
   13348:	strls	r9, [r8, -r6, lsl #6]
   1334c:	blls	224b90 <tcgetattr@plt+0x220ac0>
   13350:	ldmdavs	fp, {r1, r3, r5, fp, sp, lr}
   13354:	movwls	r9, #37383	; 0x9207
   13358:	tsthi	r0, r0	; <UNPREDICTABLE>
   1335c:	bvs	10f9b80 <tcgetattr@plt+0x10f5ab0>
   13360:	svclt	0x00184282
   13364:			; <UNDEFINED> instruction: 0xf8d32a00
   13368:	svclt	0x0004901c
   1336c:	movwls	r2, #29440	; 0x7300
   13370:	sbchi	pc, sl, r0, asr #32
   13374:			; <UNDEFINED> instruction: 0xf1b96028
   13378:			; <UNDEFINED> instruction: 0xf0000f00
   1337c:	blmi	fe1b36c4 <tcgetattr@plt+0xfe1af5f4>
   13380:			; <UNDEFINED> instruction: 0xf8d358f3
   13384:	movwls	r8, #12288	; 0x3000
   13388:	svceq	0x0000f1b8
   1338c:	addshi	pc, sp, r0
   13390:			; <UNDEFINED> instruction: 0xf8d82401
   13394:			; <UNDEFINED> instruction: 0xf1baa0d0
   13398:	tstle	r5, r0, lsl #30
   1339c:			; <UNDEFINED> instruction: 0xf8dae038
   133a0:			; <UNDEFINED> instruction: 0xf1baa000
   133a4:	eorsle	r0, r3, r0, lsl #30
   133a8:	ldrdcc	pc, [r4], -sl	; <UNPREDICTABLE>
   133ac:	ldmibvs	r2, {r1, r3, r4, r6, r9, fp, sp, lr}^
   133b0:	mvnsle	r4, sl, asr #10
   133b4:	eorvs	r6, fp, sl, lsl sl
   133b8:	strcs	fp, [r0], -r2, lsl #6
   133bc:	stmdavs	lr!, {r2, sp, lr, pc}
   133c0:	eorvs	r6, fp, r3, lsr sl
   133c4:	biclt	r6, sl, sl, lsl sl
   133c8:			; <UNDEFINED> instruction: 0x4659699b
   133cc:	ldmdbvs	fp, {r3, r4, r5, r9, sl, lr}^
   133d0:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   133d4:	stmdavs	fp!, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
   133d8:			; <UNDEFINED> instruction: 0xb12b681b
   133dc:	bvs	fe6ed54c <tcgetattr@plt+0xfe6e947c>
   133e0:	subsmi	pc, r0, #12713984	; 0xc20000
   133e4:	mvnsle	r2, r0, lsl #22
   133e8:	ldc2	0, cr15, [sl, #152]!	; 0x98
   133ec:			; <UNDEFINED> instruction: 0xf0002e00
   133f0:	stmdavs	fp!, {r0, r3, r7, pc}
   133f4:	bvs	6abcc8 <tcgetattr@plt+0x6a7bf8>
   133f8:	mvnle	r2, r0, lsl #20
   133fc:			; <UNDEFINED> instruction: 0x4659699b
   13400:	ldmdbvs	fp, {r3, r4, r5, r9, sl, lr}^
   13404:			; <UNDEFINED> instruction: 0xf8da4798
   13408:			; <UNDEFINED> instruction: 0xf1baa000
   1340c:	bicle	r0, fp, r0, lsl #30
   13410:	ldrdhi	pc, [r0], -r8
   13414:	svceq	0x0000f1b8
   13418:	blls	107b0c <tcgetattr@plt+0x103a3c>
   1341c:	ldrdhi	pc, [r0], -r3
   13420:			; <UNDEFINED> instruction: 0xf8c39b08
   13424:			; <UNDEFINED> instruction: 0xf1b88000
   13428:	suble	r0, lr, r0, lsl #30
   1342c:			; <UNDEFINED> instruction: 0x46464a5b
   13430:	ssatmi	r4, #9, sl, lsl #13
   13434:	mcr	4, 0, r4, cr8, cr10, {3}
   13438:	blls	19dc80 <tcgetattr@plt+0x199bb0>
   1343c:	ldrhtle	r4, [lr], -r3
   13440:	ldrsbmi	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
   13444:	eorsle	r2, r7, r0, lsl #24
   13448:	and	r9, r2, r3, lsl #12
   1344c:	stccs	8, cr6, [r0], {36}	; 0x24
   13450:	bvs	198751c <tcgetattr@plt+0x198344c>
   13454:	ldmibvs	fp, {r0, r1, r3, r5, r6, r9, fp, sp, lr}^
   13458:	mvnsle	r4, fp, asr #10
   1345c:			; <UNDEFINED> instruction: 0xf04f6828
   13460:			; <UNDEFINED> instruction: 0xf8d832ff
   13464:	ldrmi	r3, [r1], -r0
   13468:			; <UNDEFINED> instruction: 0xf8d469af
   1346c:			; <UNDEFINED> instruction: 0xf8c8b028
   13470:	ldmvs	pc!, {ip, lr}	; <UNPREDICTABLE>
   13474:	movwcs	r9, #772	; 0x304
   13478:	ldrmi	r6, [lr], -ip, lsr #32
   1347c:	andls	r6, r5, r3, lsr #5
   13480:			; <UNDEFINED> instruction: 0x47b84610
   13484:			; <UNDEFINED> instruction: 0xf8d49f04
   13488:	ldmib	r4, {r2, r4, r7, ip, sp}^
   1348c:			; <UNDEFINED> instruction: 0xf8c82123
   13490:	svcls	0x00057000
   13494:	ldrdeq	pc, [r8], r4
   13498:	stcls	0, cr6, [r3, #-188]	; 0xffffff44
   1349c:	eorlt	pc, r8, r4, asr #17
   134a0:			; <UNDEFINED> instruction: 0xf8ca9600
   134a4:			; <UNDEFINED> instruction: 0xf0225000
   134a8:			; <UNDEFINED> instruction: 0xf8daf8d7
   134ac:	stmdavs	r4!, {ip, sp}
   134b0:	stccs	3, cr9, [r0], {3}
   134b4:	mvflsdm	f5, #5.0
   134b8:	subscc	pc, r0, #14024704	; 0xd60000
   134bc:	ldmdavs	r6!, {r0, r1, r4, r7, r8, fp, ip, sp, pc}
   134c0:	andvs	pc, r0, sl, asr #17
   134c4:			; <UNDEFINED> instruction: 0xd1b82e00
   134c8:	blls	1e4de4 <tcgetattr@plt+0x1e0d14>
   134cc:	blls	1ff900 <tcgetattr@plt+0x1fb830>
   134d0:	blls	22b584 <tcgetattr@plt+0x2274b4>
   134d4:	blls	264d44 <tcgetattr@plt+0x260c74>
   134d8:	andlt	r6, fp, r3, lsl r0
   134dc:	blhi	ce7d8 <tcgetattr@plt+0xca708>
   134e0:	svchi	0x00f0e8bd
   134e4:	bne	44ed4c <tcgetattr@plt+0x44ac7c>
   134e8:			; <UNDEFINED> instruction: 0xf7f32000
   134ec:			; <UNDEFINED> instruction: 0xf8dafd59
   134f0:	movwcs	r6, #0
   134f4:	subscc	pc, r0, #12976128	; 0xc60000
   134f8:			; <UNDEFINED> instruction: 0xf8ca6836
   134fc:	cdpcs	0, 0, cr6, cr0, cr0, {0}
   13500:			; <UNDEFINED> instruction: 0xe7e1d19b
   13504:	ldrb	r6, [sp, -fp, lsr #16]
   13508:	eorvs	r6, r8, r3, asr sl
   1350c:	strbmi	r6, [fp, #-2523]	; 0xfffff625
   13510:	andcs	fp, r0, #8, 30
   13514:			; <UNDEFINED> instruction: 0xf1b99207
   13518:			; <UNDEFINED> instruction: 0xf47f0f00
   1351c:	bvs	ff1e4 <tcgetattr@plt+0xfb114>
   13520:			; <UNDEFINED> instruction: 0x4633b313
   13524:	strbmi	r2, [lr], -r1, lsl #8
   13528:	mul	r4, r8, r6
   1352c:	bvs	c2d5ec <tcgetattr@plt+0xc2951c>
   13530:	bvs	eb5d8 <tcgetattr@plt+0xe7508>
   13534:	stmibvs	r3, {r0, r1, r3, r4, r5, r7, r8, ip, sp, pc}
   13538:			; <UNDEFINED> instruction: 0x46384659
   1353c:			; <UNDEFINED> instruction: 0x4798695b
   13540:	rscsle	r2, r3, r0, lsl #16
   13544:	ldmdavs	fp, {r0, r1, r3, r5, fp, sp, lr}
   13548:	ldmdavs	sl, {r0, r1, r3, r5, r8, ip, sp, pc}^
   1354c:			; <UNDEFINED> instruction: 0xf8c26a9b
   13550:	blcs	23e98 <tcgetattr@plt+0x1fdc8>
   13554:			; <UNDEFINED> instruction: 0xf026d1f9
   13558:			; <UNDEFINED> instruction: 0xb1a6fd03
   1355c:	eorsvs	r6, r0, #40, 16	; 0x280000
   13560:	blcs	2dd74 <tcgetattr@plt+0x29ca4>
   13564:	strbmi	sp, [r6], -r7, ror #3
   13568:	ldrbmi	r6, [r9], -r3, lsl #19
   1356c:	ldmdbvs	fp, {r3, r4, r5, r9, sl, lr}^
   13570:	blmi	2653d8 <tcgetattr@plt+0x261308>
   13574:			; <UNDEFINED> instruction: 0xf8d358f3
   13578:	ldrb	r8, [r1, -r0]
   1357c:	ldrbmi	r6, [fp, #-2179]	; 0xfffff77d
   13580:	mcrge	4, 7, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
   13584:	stmdavs	r8!, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   13588:	svclt	0x0000e7d3
   1358c:	andeq	r5, r4, ip, lsl #14
   13590:	andeq	r0, r0, r8, ror #6
   13594:	andeq	r0, r0, r8, asr r3
   13598:	andeq	r0, r0, ip, ror r5
   1359c:	andeq	lr, r2, r0, lsr r2
   135a0:	strdcs	fp, [r0, -r8]
   135a4:	bmi	14662ec <tcgetattr@plt+0x146221c>
   135a8:	ldmpl	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   135ac:			; <UNDEFINED> instruction: 0xf8d3682b
   135b0:			; <UNDEFINED> instruction: 0xf8c340d0
   135b4:	bllt	1317efc <tcgetattr@plt+0x1313e2c>
   135b8:	stmdbvs	r2, {r1, r2, r4, r5, r6, sp, lr, pc}
   135bc:	ldrdcc	pc, [r4], r4
   135c0:	ldrmi	r6, [r3], #-2246	; 0xfffff73a
   135c4:	blle	1de40b8 <tcgetattr@plt+0x1ddffe8>
   135c8:			; <UNDEFINED> instruction: 0x1094f8d4
   135cc:	lfmle	f4, 2, [sl], #-556	; 0xfffffdd4
   135d0:	ldrdvc	pc, [r0], r4
   135d4:	ldrdcs	pc, [r8], r4
   135d8:			; <UNDEFINED> instruction: 0xf8d419b8
   135dc:	addsmi	r3, r0, #140	; 0x8c
   135e0:	bne	fe709ef8 <tcgetattr@plt+0xfe705e28>
   135e4:	movwcc	r1, #6673	; 0x1a11
   135e8:	bl	e4e70 <tcgetattr@plt+0xe0da0>
   135ec:	ldrsbne	r7, [fp], #-51	; 0xffffffcd
   135f0:	svclt	0x00ac428b
   135f4:	ldmdane	r9!, {r0, r3, r4, r5, r6, r7, fp, ip}^
   135f8:	svclt	0x00a8428a
   135fc:			; <UNDEFINED> instruction: 0xf8c4460a
   13600:			; <UNDEFINED> instruction: 0xf02c2080
   13604:	stmdavs	r4!, {r0, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   13608:	suble	r2, sp, r0, lsl #24
   1360c:	stmdacs	r0, {r5, r6, r9, fp, sp, lr}
   13610:	ldmib	r4, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
   13614:	stmdavs	r3, {r1, r5, r8, sp}^
   13618:			; <UNDEFINED> instruction: 0xf8d41a89
   1361c:	swpcc	r7, r0, [r1]
   13620:	smlabble	r6, fp, r2, r4
   13624:			; <UNDEFINED> instruction: 0x3094f8d4
   13628:	blne	ff6ed838 <tcgetattr@plt+0xff6e9768>
   1362c:	addsmi	r3, sl, #67108864	; 0x4000000
   13630:	strmi	sp, [r3], -r9, ror #1
   13634:	ldmdavs	sl, {r9, sl, sp}
   13638:	mcrcs	1, 0, fp, cr0, cr2, {2}
   1363c:	bvs	fe4c7d38 <tcgetattr@plt+0xfe4c3c68>
   13640:			; <UNDEFINED> instruction: 0xd1ba2a00
   13644:	teqlt	r3, fp, lsl sl
   13648:	bcs	2d6b8 <tcgetattr@plt+0x295e8>
   1364c:			; <UNDEFINED> instruction: 0x2601d1b5
   13650:	blcs	2dec4 <tcgetattr@plt+0x29df4>
   13654:			; <UNDEFINED> instruction: 0xf8d4d1ef
   13658:	stmdavs	fp!, {r2, r4, r7, sp}
   1365c:	andcc	r1, r1, #215040	; 0x34800
   13660:	mcr2	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   13664:			; <UNDEFINED> instruction: 0xf8d46a60
   13668:			; <UNDEFINED> instruction: 0xe7a67090
   1366c:	sfmle	f4, 2, [sl, #608]	; 0x260
   13670:	bvs	199a0e0 <tcgetattr@plt+0x1996010>
   13674:	bne	ff01a7c0 <tcgetattr@plt+0xff0166f0>
   13678:	sbcsvc	lr, r1, #1024	; 0x400
   1367c:	subsne	r6, r2, r1, ror r8
   13680:	svclt	0x00ac4282
   13684:	bne	e9a174 <tcgetattr@plt+0xe960a4>
   13688:	addsmi	r1, r8, #80, 16	; 0x500000
   1368c:	svclt	0x00df4620
   13690:			; <UNDEFINED> instruction: 0xf102187a
   13694:	bne	ff4e0298 <tcgetattr@plt+0xff4dc1c8>
   13698:			; <UNDEFINED> instruction: 0xf8c41afa
   1369c:			; <UNDEFINED> instruction: 0xf02c2080
   136a0:	stmdavs	r4!, {r0, r1, r5, r6, sl, fp, ip, sp, lr, pc}
   136a4:			; <UNDEFINED> instruction: 0xd1b12c00
   136a8:			; <UNDEFINED> instruction: 0xf0222000
   136ac:	stmdavs	fp!, {r0, r1, r5, r6, fp, ip, sp, lr, pc}
   136b0:	subscc	pc, r0, #13828096	; 0xd30000
   136b4:			; <UNDEFINED> instruction: 0xbdf8b973
   136b8:			; <UNDEFINED> instruction: 0x46201aba
   136bc:	addcs	pc, r4, r4, asr #17
   136c0:	mrrc2	0, 2, pc, r2, cr12	; <UNPREDICTABLE>
   136c4:	bne	fe2cd4dc <tcgetattr@plt+0xfe2c940c>
   136c8:			; <UNDEFINED> instruction: 0xf8c44620
   136cc:			; <UNDEFINED> instruction: 0xf02c2084
   136d0:	ldrb	pc, [sp, -fp, asr #24]!	; <UNPREDICTABLE>
   136d4:	andcs	r4, r0, r6, lsl #18
   136d8:			; <UNDEFINED> instruction: 0xf7f34479
   136dc:	stmdavs	fp!, {r0, r5, r6, sl, fp, ip, sp, lr, pc}
   136e0:			; <UNDEFINED> instruction: 0xf8c32200
   136e4:	lfmlt	f2, 2, [r8, #320]!	; 0x140
   136e8:	muleq	r4, ip, r4
   136ec:	andeq	r0, r0, r8, ror #6
   136f0:	andeq	sp, r2, ip, lsl #31
   136f4:	teqlt	r0, r8, lsr r5
   136f8:			; <UNDEFINED> instruction: 0xf7f04605
   136fc:			; <UNDEFINED> instruction: 0x4604e9fe
   13700:			; <UNDEFINED> instruction: 0x4620b130
   13704:	pop	{r3, r4, r5, r8, sl, fp, ip, sp, pc}
   13708:			; <UNDEFINED> instruction: 0x46084038
   1370c:	blt	fed516d4 <tcgetattr@plt+0xfed4d604>
   13710:			; <UNDEFINED> instruction: 0xf7f04628
   13714:	ubfx	lr, r0, #18, #21
   13718:	svcmi	0x00f8e92d
   1371c:	svcvc	0x007af5b0
   13720:			; <UNDEFINED> instruction: 0xf8df4bbd
   13724:	svclt	0x00a882f8
   13728:	rsbsvc	pc, sl, pc, asr #8
   1372c:	ldrbtmi	r4, [r8], #1147	; 0x47b
   13730:	addmi	r6, r2, #1703936	; 0x1a0000
   13734:	pop	{r0, r8, r9, fp, ip, lr, pc}
   13738:	ldcmi	15, cr8, [r9], #992	; 0x3e0
   1373c:	bmi	fee5a85c <tcgetattr@plt+0xfee5678c>
   13740:			; <UNDEFINED> instruction: 0xf8584631
   13744:			; <UNDEFINED> instruction: 0xf858a004
   13748:	andsvs	r9, lr, r2
   1374c:	ldrdpl	pc, [r0], -sl
   13750:	ldrdmi	pc, [r0], -r9
   13754:			; <UNDEFINED> instruction: 0xf7ff4628
   13758:	ldrtmi	pc, [r1], -sp, asr #31	; <UNPREDICTABLE>
   1375c:			; <UNDEFINED> instruction: 0xf8d94603
   13760:			; <UNDEFINED> instruction: 0xf8ca0000
   13764:			; <UNDEFINED> instruction: 0xf7ff3000
   13768:	blmi	fec13684 <tcgetattr@plt+0xfec0f5b4>
   1376c:			; <UNDEFINED> instruction: 0xf8c94631
   13770:			; <UNDEFINED> instruction: 0xf8580000
   13774:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
   13778:			; <UNDEFINED> instruction: 0xffbcf7ff
   1377c:			; <UNDEFINED> instruction: 0x46034631
   13780:	eorsvs	r6, fp, r8, ror r8
   13784:			; <UNDEFINED> instruction: 0xffb6f7ff
   13788:			; <UNDEFINED> instruction: 0x46034631
   1378c:	ldrhtvs	r6, [fp], #-136	; 0xffffff78
   13790:			; <UNDEFINED> instruction: 0xffb0f7ff
   13794:			; <UNDEFINED> instruction: 0x46034631
   13798:	ldrshtvs	r6, [fp], r8
   1379c:			; <UNDEFINED> instruction: 0xffaaf7ff
   137a0:			; <UNDEFINED> instruction: 0x46034631
   137a4:	rscsvs	r6, fp, r8, lsr r9
   137a8:			; <UNDEFINED> instruction: 0xffa4f7ff
   137ac:			; <UNDEFINED> instruction: 0x46034631
   137b0:	teqvs	fp, r8, ror r9
   137b4:			; <UNDEFINED> instruction: 0xff9ef7ff
   137b8:	ldrdcs	pc, [r0], -sl
   137bc:	cmnvs	r8, r1, lsl #12
   137c0:			; <UNDEFINED> instruction: 0xf0002a00
   137c4:			; <UNDEFINED> instruction: 0xf8d98121
   137c8:	stmdacs	r0, {}	; <UNPREDICTABLE>
   137cc:	tsthi	ip, r0	; <UNPREDICTABLE>
   137d0:	blcs	2d8c4 <tcgetattr@plt+0x297f4>
   137d4:	tsthi	r8, r0	; <UNPREDICTABLE>
   137d8:	blcs	2d9cc <tcgetattr@plt+0x298fc>
   137dc:	tsthi	r4, r0	; <UNPREDICTABLE>
   137e0:	blcs	2dad4 <tcgetattr@plt+0x29a04>
   137e4:	tsthi	r0, r0	; <UNPREDICTABLE>
   137e8:	blcs	2dbdc <tcgetattr@plt+0x29b0c>
   137ec:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
   137f0:	stmdbcs	r0, {r0, r1, r3, r4, r5, r8, fp, sp, lr}
   137f4:	blcs	4345c <tcgetattr@plt+0x3f38c>
   137f8:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
   137fc:			; <UNDEFINED> instruction: 0x23201991
   13800:			; <UNDEFINED> instruction: 0xf802b12e
   13804:	addmi	r3, sl, #1024	; 0x400
   13808:			; <UNDEFINED> instruction: 0xf8d9d1fb
   1380c:	ldrtmi	r0, [r2], -r0
   13810:			; <UNDEFINED> instruction: 0xf7f02100
   13814:	blmi	fe18e474 <tcgetattr@plt+0xfe18a3a4>
   13818:	ldrdcs	pc, [r0], -r9
   1381c:	ldrdvc	pc, [r0], -sl
   13820:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   13824:	stmmi	r3, {r1, r7, r8, fp, lr}
   13828:	andvc	lr, r0, #3194880	; 0x30c000
   1382c:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   13830:	andcs	lr, r2, #3194880	; 0x30c000
   13834:	andcs	lr, r4, #3194880	; 0x30c000
   13838:	andcs	lr, r0, #3162112	; 0x304000
   1383c:	andcs	lr, r2, #3162112	; 0x304000
   13840:	andcs	lr, r4, #3162112	; 0x304000
   13844:	andcc	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   13848:	mcrcs	8, 0, r6, cr0, cr14, {0}
   1384c:	svcge	0x0073f43f
   13850:	vmin.s8	d20, d18, d20
   13854:			; <UNDEFINED> instruction: 0xf6455e8c
   13858:			; <UNDEFINED> instruction: 0xf6453868
   1385c:	vmul.i8	<illegal reg q9.5>, <illegal reg q3.5>, q6
   13860:	vpmin.s8	d20, d23, d12
   13864:			; <UNDEFINED> instruction: 0x463e4b98
   13868:			; <UNDEFINED> instruction: 0x7014f8dc
   1386c:	andcc	pc, lr, ip, asr r8	; <UNPREDICTABLE>
   13870:	svclt	0x00c42f00
   13874:	tstcs	r0, r8, lsl r3
   13878:			; <UNDEFINED> instruction: 0xf853dd27
   1387c:	tstcc	r1, r8, lsl ip
   13880:	adcmi	r3, r8, #24, 6	; 0x60000000
   13884:	stceq	8, cr15, [ip], #-332	; 0xfffffeb4
   13888:			; <UNDEFINED> instruction: 0xf843bf08
   1388c:	adcmi	r6, r0, #48, 24	; 0x3000
   13890:	stceq	8, cr15, [r8], #-332	; 0xfffffeb4
   13894:			; <UNDEFINED> instruction: 0xf843bf08
   13898:	adcmi	r2, r0, #44, 24	; 0x2c00
   1389c:	stceq	8, cr15, [r4], #-332	; 0xfffffeb4
   138a0:			; <UNDEFINED> instruction: 0xf843bf08
   138a4:	adcmi	r2, r0, #40, 24	; 0x2800
   138a8:	stceq	8, cr15, [r0], #-332	; 0xfffffeb4
   138ac:			; <UNDEFINED> instruction: 0xf843bf08
   138b0:	adcmi	r2, r0, #36, 24	; 0x2400
   138b4:	ldceq	8, cr15, [ip], {83}	; 0x53
   138b8:			; <UNDEFINED> instruction: 0xf843bf08
   138bc:	adcmi	r2, r0, #32, 24	; 0x2000
   138c0:			; <UNDEFINED> instruction: 0xf843bf08
   138c4:	adcsmi	r2, r9, #28, 24	; 0x1c00
   138c8:			; <UNDEFINED> instruction: 0xf85cd1d7
   138cc:			; <UNDEFINED> instruction: 0xf85c7009
   138d0:	svccs	0x00003008
   138d4:	tstcc	r8, #196, 30	; 0x310
   138d8:	stfles	f2, [r7, #-0]
   138dc:	ldceq	8, cr15, [r8], {83}	; 0x53
   138e0:	tstcc	r8, #1073741824	; 0x40000000
   138e4:			; <UNDEFINED> instruction: 0xf85342a8
   138e8:	svclt	0x00080c2c
   138ec:	ldcvs	8, cr15, [r0], #-268	; 0xfffffef4
   138f0:			; <UNDEFINED> instruction: 0xf85342a0
   138f4:	svclt	0x00080c28
   138f8:	stccs	8, cr15, [ip], #-268	; 0xfffffef4
   138fc:			; <UNDEFINED> instruction: 0xf85342a0
   13900:	svclt	0x00080c24
   13904:	stccs	8, cr15, [r8], #-268	; 0xfffffef4
   13908:			; <UNDEFINED> instruction: 0xf85342a0
   1390c:	svclt	0x00080c20
   13910:	stccs	8, cr15, [r4], #-268	; 0xfffffef4
   13914:			; <UNDEFINED> instruction: 0xf85342a0
   13918:	svclt	0x00080c1c
   1391c:	stccs	8, cr15, [r0], #-268	; 0xfffffef4
   13920:	svclt	0x000842a0
   13924:	ldccs	8, cr15, [ip], {67}	; 0x43
   13928:	ldrhle	r4, [r7, #41]	; 0x29
   1392c:	andvc	pc, fp, ip, asr r8	; <UNPREDICTABLE>
   13930:	andcc	pc, sl, ip, asr r8	; <UNPREDICTABLE>
   13934:	svclt	0x00c42f00
   13938:	tstcs	r0, r8, lsl r3
   1393c:			; <UNDEFINED> instruction: 0xf853dd27
   13940:	tstcc	r1, r8, lsl ip
   13944:	adcmi	r3, r8, #24, 6	; 0x60000000
   13948:	stceq	8, cr15, [ip], #-332	; 0xfffffeb4
   1394c:			; <UNDEFINED> instruction: 0xf843bf08
   13950:	adcmi	r6, r0, #48, 24	; 0x3000
   13954:	stceq	8, cr15, [r8], #-332	; 0xfffffeb4
   13958:			; <UNDEFINED> instruction: 0xf843bf08
   1395c:	adcmi	r2, r0, #44, 24	; 0x2c00
   13960:	stceq	8, cr15, [r4], #-332	; 0xfffffeb4
   13964:			; <UNDEFINED> instruction: 0xf843bf08
   13968:	adcmi	r2, r0, #40, 24	; 0x2800
   1396c:	stceq	8, cr15, [r0], #-332	; 0xfffffeb4
   13970:			; <UNDEFINED> instruction: 0xf843bf08
   13974:	adcmi	r2, r0, #36, 24	; 0x2400
   13978:	ldceq	8, cr15, [ip], {83}	; 0x53
   1397c:			; <UNDEFINED> instruction: 0xf843bf08
   13980:	adcmi	r2, r0, #32, 24	; 0x2000
   13984:			; <UNDEFINED> instruction: 0xf843bf08
   13988:	adcsmi	r2, r9, #28, 24	; 0x1c00
   1398c:	vand	<illegal reg q14.5>, <illegal reg q11.5>, <illegal reg q3.5>
   13990:			; <UNDEFINED> instruction: 0xf85c4394
   13994:	vhadd.s8	d23, d7, d3
   13998:			; <UNDEFINED> instruction: 0xf85c438c
   1399c:	svccs	0x00003003
   139a0:	tstcc	r8, #196, 30	; 0x310
   139a4:	stfles	f2, [r7, #-0]
   139a8:	ldceq	8, cr15, [r8], {83}	; 0x53
   139ac:	tstcc	r8, #1073741824	; 0x40000000
   139b0:			; <UNDEFINED> instruction: 0xf85342a8
   139b4:	svclt	0x00080c2c
   139b8:	ldcvs	8, cr15, [r0], #-268	; 0xfffffef4
   139bc:			; <UNDEFINED> instruction: 0xf85342a0
   139c0:	svclt	0x00080c28
   139c4:	stccs	8, cr15, [ip], #-268	; 0xfffffef4
   139c8:			; <UNDEFINED> instruction: 0xf85342a0
   139cc:	svclt	0x00080c24
   139d0:	stccs	8, cr15, [r8], #-268	; 0xfffffef4
   139d4:			; <UNDEFINED> instruction: 0xf85342a0
   139d8:	svclt	0x00080c20
   139dc:	stccs	8, cr15, [r4], #-268	; 0xfffffef4
   139e0:			; <UNDEFINED> instruction: 0xf85342a0
   139e4:	svclt	0x00080c1c
   139e8:	stccs	8, cr15, [r0], #-268	; 0xfffffef4
   139ec:	svclt	0x000842a0
   139f0:	ldccs	8, cr15, [ip], {67}	; 0x43
   139f4:	ldrhle	r4, [r7, #41]	; 0x29
   139f8:	ldrdgt	pc, [r0], -ip
   139fc:	svceq	0x0000f1bc
   13a00:	svcge	0x0032f47f
   13a04:	svchi	0x00f8e8bd
   13a08:	andcs	r4, r0, fp, lsl #22
   13a0c:			; <UNDEFINED> instruction: 0xf858490b
   13a10:	ldrbtmi	r2, [r9], #-3
   13a14:	blx	19519ea <tcgetattr@plt+0x194d91a>
   13a18:	muleq	r4, ip, r3
   13a1c:	andeq	r5, r4, r6, lsl r3
   13a20:	andeq	r0, r0, r8, lsr r5
   13a24:	andeq	r0, r0, r4, lsr r4
   13a28:	andeq	r0, r0, r8, lsr r4
   13a2c:	andeq	r0, r0, r8, lsl r3
   13a30:	andeq	r0, r0, r4, ror #7
   13a34:	andeq	r0, r0, ip, lsr r4
   13a38:	andeq	r0, r0, r4, lsr #7
   13a3c:	andeq	lr, r2, r2, lsr lr
   13a40:	mvnsmi	lr, sp, lsr #18
   13a44:			; <UNDEFINED> instruction: 0xf8df4616
   13a48:			; <UNDEFINED> instruction: 0x460d8198
   13a4c:	vmlsne.f64	d20, d1, d21
   13a50:			; <UNDEFINED> instruction: 0x460444f8
   13a54:	nrmcce	f7, f5
   13a58:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   13a5c:			; <UNDEFINED> instruction: 0xf8d3683b
   13a60:			; <UNDEFINED> instruction: 0xf8c32180
   13a64:			; <UNDEFINED> instruction: 0xf1a21094
   13a68:			; <UNDEFINED> instruction: 0xf1a20c04
   13a6c:	ldmibvs	r8, {r0, r8}
   13a70:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
   13a74:			; <UNDEFINED> instruction: 0xf181fab1
   13a78:	mrrcne	10, 4, lr, ip, cr15
   13a7c:	addsgt	pc, r8, r3, asr #17
   13a80:	stmdacs	r0, {r0, r3, r6, r8, fp}
   13a84:	stmvs	r2, {r0, r1, r2, r5, r6, ip, lr, pc}
   13a88:	cdpne	3, 10, cr11, cr10, cr10, {4}
   13a8c:			; <UNDEFINED> instruction: 0xf8c31a51
   13a90:	bl	fe857d08 <tcgetattr@plt+0xfe853c38>
   13a94:	tstcc	r1, ip, lsl #2
   13a98:			; <UNDEFINED> instruction: 0xf10363d9
   13a9c:			; <UNDEFINED> instruction: 0xf02b0008
   13aa0:			; <UNDEFINED> instruction: 0xf02bfa59
   13aa4:			; <UNDEFINED> instruction: 0xf02cfa15
   13aa8:	ldmdavs	fp!, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   13aac:	ldrsbcs	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   13ab0:	rsble	r2, r2, r0, lsl #20
   13ab4:	bvs	14ae404 <tcgetattr@plt+0x14aa334>
   13ab8:			; <UNDEFINED> instruction: 0xf8c369d2
   13abc:			; <UNDEFINED> instruction: 0xf8c320ec
   13ac0:	strtmi	r4, [r0], -ip, lsr #2
   13ac4:	teqpl	r0, r3, asr #17	; <UNPREDICTABLE>
   13ac8:	mcr2	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   13acc:	vtst.8	d22, d1, d27
   13ad0:	ldmpl	sl, {r2, r3, r7, r9, lr}
   13ad4:	subsle	r2, r7, r0, lsl #20
   13ad8:	addspl	pc, pc, #12582912	; 0xc00000
   13adc:	bicscc	pc, ip, r1, asr #4
   13ae0:	ldmdavs	r2, {r0, r3, r4, r6, fp, ip, lr}
   13ae4:	smlalbtcs	lr, sp, r3, r9
   13ae8:	pop	{r1, r2, r7, r8, fp, ip, sp, pc}
   13aec:	bmi	fb42b4 <tcgetattr@plt+0xfb01e4>
   13af0:	andeq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   13af4:	bcs	2db04 <tcgetattr@plt+0x29a34>
   13af8:	bl	febc821c <tcgetattr@plt+0xfebc414c>
   13afc:			; <UNDEFINED> instruction: 0xf8c30101
   13b00:	bl	fe857d78 <tcgetattr@plt+0xfe853ca8>
   13b04:	tstcc	r1, ip, lsl #2
   13b08:			; <UNDEFINED> instruction: 0xe7c663d9
   13b0c:	stc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
   13b10:	mvnle	r2, r2, lsl #28
   13b14:	vtst.8	d22, d1, d26
   13b18:	ldmpl	r3, {r2, r3, r7, r8, r9, lr}^
   13b1c:	mvnle	r2, r0, lsl #22
   13b20:			; <UNDEFINED> instruction: 0xf8584b32
   13b24:	ldmdavs	fp, {r0, r1, ip, sp}
   13b28:	blcs	2db9c <tcgetattr@plt+0x29acc>
   13b2c:	blmi	c482a8 <tcgetattr@plt+0xc441d8>
   13b30:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   13b34:	ldmdblt	lr, {r1, r2, r3, r4, fp, sp, lr}
   13b38:	ldmdavs	r6!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   13b3c:	sbcsle	r2, r4, r0, lsl #28
   13b40:	stmdacs	r0, {r4, r5, r9, sl, fp, sp, lr}
   13b44:	stmdavs	r3, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
   13b48:	mvnsle	r2, r0, lsl #22
   13b4c:	strtmi	r4, [r1], -sl, lsr #12
   13b50:	blx	ffad1b56 <tcgetattr@plt+0xffacda86>
   13b54:	bmi	94db20 <tcgetattr@plt+0x949a50>
   13b58:	andeq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   13b5c:	bcs	2db6c <tcgetattr@plt+0x29a9c>
   13b60:	mcrne	0, 5, sp, cr10, cr4, {1}
   13b64:			; <UNDEFINED> instruction: 0xf8d31a51
   13b68:			; <UNDEFINED> instruction: 0xf8c320d4
   13b6c:	bl	fe857de4 <tcgetattr@plt+0xfe853d14>
   13b70:	tstcc	r1, ip, lsl #2
   13b74:	bcs	2cae0 <tcgetattr@plt+0x28a10>
   13b78:			; <UNDEFINED> instruction: 0xf8d3d19c
   13b7c:			; <UNDEFINED> instruction: 0xf8c320d0
   13b80:	bcs	1bed8 <tcgetattr@plt+0x17e08>
   13b84:			; <UNDEFINED> instruction: 0xe795d09b
   13b88:	addsmi	pc, r0, #268435460	; 0x10000004
   13b8c:			; <UNDEFINED> instruction: 0xb15a589a
   13b90:			; <UNDEFINED> instruction: 0xf8584a18
   13b94:	ldmdavs	r1, {r1, sp}
   13b98:	andle	r4, r9, r1, lsr #5
   13b9c:			; <UNDEFINED> instruction: 0xf8584a16
   13ba0:	ldmdavs	r2, {r1, sp}
   13ba4:	andle	r4, r3, r2, lsr #5
   13ba8:	stmib	r3, {r1, r5, r9, sl, lr}^
   13bac:	ldr	r2, [fp, sp, asr #10]
   13bb0:	addspl	pc, pc, #12582912	; 0xc00000
   13bb4:	addsmi	r6, r1, #1179648	; 0x120000
   13bb8:	stmdbmi	pc, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
   13bbc:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   13bc0:	addmi	r6, sl, #589824	; 0x90000
   13bc4:	strmi	fp, [sl], -ip, lsl #30
   13bc8:	strb	r4, [lr, r2, lsr #12]!
   13bcc:	smlatbeq	r1, lr, fp, lr
   13bd0:	addsne	pc, ip, r3, asr #17
   13bd4:	smlatbeq	ip, r1, fp, lr
   13bd8:	bicsvs	r3, r9, #1073741824	; 0x40000000
   13bdc:	svclt	0x0000e766
   13be0:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   13be4:	andeq	r0, r0, r8, ror #6
   13be8:	andeq	r0, r0, r8, lsl #10
   13bec:	andeq	r0, r0, ip, ror r5
   13bf0:	andeq	r0, r0, ip, lsr r4
   13bf4:	andeq	r0, r0, ip, lsr r5
   13bf8:	andeq	r0, r0, r0, lsl #10
   13bfc:	cfldr32mi	mvfx11, [sp], {248}	; 0xf8
   13c00:	ldrbtmi	r4, [ip], #-2845	; 0xfffff4e3
   13c04:	ldmdavs	r2!, {r1, r2, r5, r6, r7, fp, ip, lr}
   13c08:	blmi	740a58 <tcgetattr@plt+0x73c988>
   13c0c:	cmpcs	ip, r1, asr #4	; <UNPREDICTABLE>
   13c10:	ldmdapl	r0, {r0, r2, r9, sl, lr}^
   13c14:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
   13c18:	ldrtmi	r5, [sl], -r7, ror #17
   13c1c:	svc	0x00d8f7ef
   13c20:	ldmdavs	r3!, {r3, r6, r7, r8, ip, sp, pc}
   13c24:	bicscc	pc, ip, r1, asr #4
   13c28:	addspl	pc, pc, #12582912	; 0xc00000
   13c2c:	ldmdavs	r4, {r1, r2, r3, r4, r6, fp, ip, lr}
   13c30:	ldrdcs	pc, [ip, -r3]!
   13c34:	smlatble	r3, r2, r2, r4
   13c38:	teqcc	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   13c3c:			; <UNDEFINED> instruction: 0xd01742b3
   13c40:	blx	15cfcd0 <tcgetattr@plt+0x15cbc00>
   13c44:			; <UNDEFINED> instruction: 0xf9def022
   13c48:	ldrtmi	r4, [r1], -sl, lsr #12
   13c4c:	pop	{r5, r9, sl, lr}
   13c50:			; <UNDEFINED> instruction: 0xf7ff40f8
   13c54:	ldmdahi	ip!, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, pc}^
   13c58:	ldmdahi	lr!, {r0, r1, r4, r5, fp, sp, lr}
   13c5c:			; <UNDEFINED> instruction: 0xf503b914
   13c60:	ldmdavs	r4, {r0, r1, r2, r3, r4, r7, r9, ip, lr}
   13c64:	mvnle	r2, r0, lsl #28
   13c68:	sbcscc	pc, ip, #268435460	; 0x10000004
   13c6c:	bfi	r5, lr, #17, #15
   13c70:	svclt	0x0000bdf8
   13c74:	andeq	r4, r4, r2, asr #28
   13c78:	andeq	r0, r0, r8, ror #6
   13c7c:	ldrdeq	r0, [r0], -r8
   13c80:	svcmi	0x00f0e92d
   13c84:	svclt	0x00c82a00
   13c88:			; <UNDEFINED> instruction: 0xed2d2900
   13c8c:	strmi	r8, [r3], r2, lsl #22
   13c90:	svclt	0x00d46844
   13c94:	andcs	r2, r0, r1
   13c98:	stmib	sp, {r0, r1, r3, r4, r7, ip, sp, pc}^
   13c9c:			; <UNDEFINED> instruction: 0xf8df1307
   13ca0:	andls	r3, ip, #24, 24	; 0x1800
   13ca4:	tstls	r3, #2063597568	; 0x7b000000
   13ca8:	addshi	pc, r4, r0, lsl #6
   13cac:			; <UNDEFINED> instruction: 0xf0002c03
   13cb0:			; <UNDEFINED> instruction: 0xf8db83ab
   13cb4:	movwls	r3, #32784	; 0x8010
   13cb8:			; <UNDEFINED> instruction: 0xf0402b00
   13cbc:			; <UNDEFINED> instruction: 0xf8db8664
   13cc0:	movwls	r3, #49172	; 0xc014
   13cc4:			; <UNDEFINED> instruction: 0xf0002b00
   13cc8:	stcls	6, cr8, [r8], {64}	; 0x40
   13ccc:	strls	r4, [r7], #-1568	; 0xfffff9e0
   13cd0:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
   13cd4:	cmpcc	ip, #72351744	; 0x4500000	; <UNPREDICTABLE>
   13cd8:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   13cdc:			; <UNDEFINED> instruction: 0x3014f8db
   13ce0:	ldrmi	r9, [r3], #-1041	; 0xfffffbef
   13ce4:	blcc	78d28 <tcgetattr@plt+0x74c58>
   13ce8:			; <UNDEFINED> instruction: 0xf04f9300
   13cec:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   13cf0:			; <UNDEFINED> instruction: 0xf8db4309
   13cf4:	ldrls	r3, [r4], #-16
   13cf8:	strls	r9, [fp], #-1036	; 0xfffffbf4
   13cfc:	blcs	3894c <tcgetattr@plt+0x3487c>
   13d00:	sbchi	pc, r6, r0
   13d04:			; <UNDEFINED> instruction: 0x2018f8db
   13d08:	svclt	0x001c4293
   13d0c:	andsls	r2, r2, #0, 4
   13d10:	adcshi	pc, pc, r0, asr #32
   13d14:			; <UNDEFINED> instruction: 0xf8cb1e5a
   13d18:	andcs	r2, r1, #24
   13d1c:	bls	1f856c <tcgetattr@plt+0x1f449c>
   13d20:			; <UNDEFINED> instruction: 0xf040429a
   13d24:			; <UNDEFINED> instruction: 0xf64580ba
   13d28:			; <UNDEFINED> instruction: 0xf8db335c
   13d2c:			; <UNDEFINED> instruction: 0xf85b401c
   13d30:	stmdbls	ip, {r0, r1, ip, lr}
   13d34:			; <UNDEFINED> instruction: 0x3014f8db
   13d38:	strtmi	r1, [ip], #-2150	; 0xfffff79a
   13d3c:			; <UNDEFINED> instruction: 0xf8db1af0
   13d40:	blne	fe79bda8 <tcgetattr@plt+0xfe797cd8>
   13d44:	stccc	3, cr9, [r1], {3}
   13d48:	andls	r9, r1, r2, lsl fp
   13d4c:	tstls	r4, #318767104	; 0x13000000
   13d50:	strhi	pc, [r5, #256]	; 0x100
   13d54:			; <UNDEFINED> instruction: 0xf0002900
   13d58:			; <UNDEFINED> instruction: 0xf50b8582
   13d5c:			; <UNDEFINED> instruction: 0xf50b4ab6
   13d60:	movwcc	r5, #49942	; 0xc316
   13d64:	ldmdaeq	r7, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   13d68:			; <UNDEFINED> instruction: 0xf10a46d1
   13d6c:			; <UNDEFINED> instruction: 0xf1090a68
   13d70:			; <UNDEFINED> instruction: 0xf8cd0960
   13d74:	blx	23fd9e <tcgetattr@plt+0x23bcce>
   13d78:	strbmi	pc, [fp], r5, lsl #16	; <UNPREDICTABLE>
   13d7c:			; <UNDEFINED> instruction: 0x46d12718
   13d80:	muls	lr, sl, r6
   13d84:	ldrdeq	pc, [r0], -fp
   13d88:			; <UNDEFINED> instruction: 0xf02c4420
   13d8c:			; <UNDEFINED> instruction: 0xf8d9fa43
   13d90:	blx	1d3d9a <tcgetattr@plt+0x1cfcca>
   13d94:	stmdavs	r9, {r0, r8}
   13d98:	stmdbcs	r0, {r0, sl, fp, ip, sp}
   13d9c:	ldrbhi	pc, [sp, #-0]	; <UNPREDICTABLE>
   13da0:	fstmiaxpl	r9, {d25-d27}	;@ Deprecated
   13da4:			; <UNDEFINED> instruction: 0xf0002920
   13da8:	cfstr64ne	mvdx8, [r3], #-352	; 0xfffffea0
   13dac:			; <UNDEFINED> instruction: 0xf1069b01
   13db0:	bl	d55bc <tcgetattr@plt+0xd14ec>
   13db4:			; <UNDEFINED> instruction: 0xf0000106
   13db8:	blls	335300 <tcgetattr@plt+0x331230>
   13dbc:	vrshr.s64	d4, d9, #64
   13dc0:	adcmi	r8, r5, #76, 10	; 0x13000000
   13dc4:	blx	1e5672 <tcgetattr@plt+0x1e15a2>
   13dc8:	ldclle	0, cr8, [fp], {4}
   13dcc:	ldrdne	pc, [r0], -sl
   13dd0:	strb	r4, [r0, r1, lsl #8]!
   13dd4:			; <UNDEFINED> instruction: 0xf0002c03
   13dd8:	blls	1f4a3c <tcgetattr@plt+0x1f096c>
   13ddc:	svcvc	0x007af5b3
   13de0:			; <UNDEFINED> instruction: 0xf8dfdd07
   13de4:	vst1.64	{d17-d18}, [pc :64], r8
   13de8:	andls	r7, r7, #-1610612729	; 0xa0000007
   13dec:			; <UNDEFINED> instruction: 0xf7f34479
   13df0:	blls	352154 <tcgetattr@plt+0x34e084>
   13df4:	svcvc	0x007af5b3
   13df8:			; <UNDEFINED> instruction: 0xf8dfdd08
   13dfc:	vst1.64	{d17-d18}, [pc], r4
   13e00:	andcs	r7, r0, sl, ror r2
   13e04:	ldrbtmi	r9, [r9], #-524	; 0xfffffdf4
   13e08:			; <UNDEFINED> instruction: 0xf8caf7f3
   13e0c:			; <UNDEFINED> instruction: 0x4010f8db
   13e10:	adcmi	r9, r3, #7168	; 0x1c00
   13e14:			; <UNDEFINED> instruction: 0xf8dbd105
   13e18:	bls	31fe70 <tcgetattr@plt+0x31bda0>
   13e1c:			; <UNDEFINED> instruction: 0xf0004293
   13e20:	stmdals	r7, {r0, r1, r2, r4, r7, r8, sl, pc}
   13e24:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
   13e28:	stmdbls	ip, {r3, r9, fp, ip, pc}
   13e2c:	cmpcc	ip, #72351744	; 0x4500000	; <UNPREDICTABLE>
   13e30:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   13e34:			; <UNDEFINED> instruction: 0xf8db1851
   13e38:	stmdbcc	r1, {r2, r4, sp}
   13e3c:	ldrmi	r9, [r3], #-266	; 0xfffffef6
   13e40:	movwls	r3, #2817	; 0xb01
   13e44:			; <UNDEFINED> instruction: 0x3010f8db
   13e48:	stmdbls	r7, {r2, r3, fp, ip, pc}
   13e4c:	svclt	0x0008428b
   13e50:			; <UNDEFINED> instruction: 0xf0004290
   13e54:			; <UNDEFINED> instruction: 0x211885bc
   13e58:	ldc	7, cr15, [ip, #-956]	; 0xfffffc44
   13e5c:	stmdacs	r0, {r0, r1, r3, ip, pc}
   13e60:	ldrthi	pc, [sl], #0	; <UNPREDICTABLE>
   13e64:	blcs	3aa8c <tcgetattr@plt+0x369bc>
   13e68:	strbhi	pc, [pc]	; 13e70 <tcgetattr@plt+0xfda0>	; <UNPREDICTABLE>
   13e6c:	tstls	r1, #0, 6
   13e70:	tstls	r4, #1006632960	; 0x3c000000
   13e74:	tstcs	r8, r8, lsl #16
   13e78:	stc	7, cr15, [ip, #-956]	; 0xfffffc44
   13e7c:	stmdacs	r0, {r0, r3, ip, pc}
   13e80:	strhi	pc, [sl], -r0
   13e84:			; <UNDEFINED> instruction: 0x3010f8db
   13e88:	blcs	38ad8 <tcgetattr@plt+0x34a08>
   13e8c:	svcge	0x003af47f
   13e90:	bls	1faae0 <tcgetattr@plt+0x1f6a10>
   13e94:			; <UNDEFINED> instruction: 0xf43f429a
   13e98:	bls	3fbb8 <tcgetattr@plt+0x3bae8>
   13e9c:	vmlsl.s8	q9, d0, d0
   13ea0:			; <UNDEFINED> instruction: 0xf64584d4
   13ea4:			; <UNDEFINED> instruction: 0xf85b335c
   13ea8:	addsmi	r1, r1, #3
   13eac:	strbhi	pc, [r2, #-832]	; 0xfffffcc0	; <UNPREDICTABLE>
   13eb0:	msrcc	SPSR_, #72351744	; 0x4500000
   13eb4:	strbtcc	pc, [r8], #-1605	; 0xfffff9bb	; <UNPREDICTABLE>
   13eb8:	andeq	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   13ebc:			; <UNDEFINED> instruction: 0xf02c4410
   13ec0:			; <UNDEFINED> instruction: 0xf85bf9a9
   13ec4:	andscs	r3, r8, #4
   13ec8:	stmdacc	r1, {r1, r8, r9, fp, ip, sp, lr, pc}
   13ecc:	blcs	3aafc <tcgetattr@plt+0x36a2c>
   13ed0:			; <UNDEFINED> instruction: 0xf04fbfb8
   13ed4:	vmlsl.s8	q8, d0, d0
   13ed8:	blls	234488 <tcgetattr@plt+0x2303b8>
   13edc:	ldrmi	r9, [r9], -sl, lsl #20
   13ee0:			; <UNDEFINED> instruction: 0x46134291
   13ee4:	blls	2c3e40 <tcgetattr@plt+0x2bfd70>
   13ee8:	bls	21cb50 <tcgetattr@plt+0x218a80>
   13eec:	svclt	0x00de9909
   13ef0:	bne	fe6fa324 <tcgetattr@plt+0xfe6f6254>
   13ef4:	blx	9c75e <tcgetattr@plt+0x9868e>
   13ef8:	blls	1a70c <tcgetattr@plt+0x1663c>
   13efc:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   13f00:	stmdbls	r8, {r0, r1, r2, r3, r4, r5, r6, r8, pc}
   13f04:	stmdals	fp, {r3, r4, r8, r9, sp}
   13f08:			; <UNDEFINED> instruction: 0xf8cd9a0c
   13f0c:	strbmi	fp, [r3], r8
   13f10:	tsteq	r1, #3072	; 0xc00	; <UNPREDICTABLE>
   13f14:	andsls	r4, r6, #167772160	; 0xa000000
   13f18:			; <UNDEFINED> instruction: 0xf8df9319
   13f1c:	ldrbtmi	r3, [fp], #-2472	; 0xfffff658
   13f20:	mrcne	3, 2, r9, cr3, cr0, {0}
   13f24:	bls	b8b80 <tcgetattr@plt+0xb4ab0>
   13f28:	ldmdbvs	r4, {r8, r9, fp, ip, pc}
   13f2c:	ldmibcc	pc!, {r0, r1, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   13f30:	addsmi	r9, ip, #7168	; 0x1c00
   13f34:	bichi	pc, pc, #0
   13f38:	stmdacs	r0, {r5, r6, r9, sl, fp, ip}
   13f3c:			; <UNDEFINED> instruction: 0xf8dbdd0d
   13f40:	strtmi	r3, [r3], #-0
   13f44:			; <UNDEFINED> instruction: 0xf8dbe005
   13f48:	ldcpl	0, cr2, [r2], {4}
   13f4c:	stmdacc	r1, {r1, r3, r5, r8, fp, ip, sp, pc}
   13f50:			; <UNDEFINED> instruction: 0xf813d003
   13f54:	bcs	81f360 <tcgetattr@plt+0x81b290>
   13f58:	stmdbls	r2, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
   13f5c:	subscc	pc, ip, #72351744	; 0x4500000
   13f60:	stmne	sl, {r0, r2, r3, r7, fp, ip, lr}
   13f64:	andls	r6, r6, #3325952	; 0x32c000
   13f68:	strtmi	r9, [fp], #-2560	; 0xfffff600
   13f6c:			; <UNDEFINED> instruction: 0xd1034293
   13f70:	addsmi	r6, r8, #2277376	; 0x22c000
   13f74:			; <UNDEFINED> instruction: 0x4618bfb8
   13f78:	svccc	0x00fff1b9
   13f7c:	streq	pc, [r1], -r0, lsl #2
   13f80:			; <UNDEFINED> instruction: 0xf000960e
   13f84:			; <UNDEFINED> instruction: 0xf06f8520
   13f88:	bls	95bec <tcgetattr@plt+0x91b1c>
   13f8c:			; <UNDEFINED> instruction: 0xf105fb07
   13f90:	ldrmi	pc, [r6, r2, lsl #10]!
   13f94:	tstpl	r6, #8388608	; 0x800000	; <UNPREDICTABLE>
   13f98:			; <UNDEFINED> instruction: 0x46b84632
   13f9c:	strbcc	r3, [r8, -ip, lsl #6]!
   13fa0:	stmdaeq	r0!, {r3, r8, ip, sp, lr, pc}^
   13fa4:	blge	10e6e0 <tcgetattr@plt+0x10a610>
   13fa8:	ssatmi	r2, #28, r8, lsl #12
   13fac:			; <UNDEFINED> instruction: 0x46474692
   13fb0:	ldrmi	r9, [r8], r1, lsl #2
   13fb4:	ldmdavs	r8!, {r0, r4, sp, lr, pc}
   13fb8:			; <UNDEFINED> instruction: 0xf1094448
   13fbc:			; <UNDEFINED> instruction: 0xf02c39ff
   13fc0:			; <UNDEFINED> instruction: 0xf8dbf929
   13fc4:	blx	193fce <tcgetattr@plt+0x18fefe>
   13fc8:	stmdavs	r9, {r0, r8}
   13fcc:	stmdbcs	r0!, {r0, r3, r8, sl, fp, ip, lr}
   13fd0:			; <UNDEFINED> instruction: 0xf1b9d012
   13fd4:	strtmi	r3, [r2], #4095	; 0xfff
   13fd8:	blls	88018 <tcgetattr@plt+0x83f48>
   13fdc:	strtmi	r4, [r9], -sp, asr #10
   13fe0:	andcc	pc, r9, r6, lsl #22
   13fe4:			; <UNDEFINED> instruction: 0xf8d8dce7
   13fe8:			; <UNDEFINED> instruction: 0xf1091000
   13fec:	strmi	r3, [r1], #-2559	; 0xfffff601
   13ff0:	stcpl	8, cr6, [r9, #-36]	; 0xffffffdc
   13ff4:	mvnle	r2, r0, lsr #18
   13ff8:			; <UNDEFINED> instruction: 0xf8dd4653
   13ffc:			; <UNDEFINED> instruction: 0xf8cdb010
   14000:	mrcne	0, 2, sl, cr8, cr0, {0}
   14004:	ldrdge	pc, [ip], -sp
   14008:	strtmi	r9, [r1], -r7, lsl #24
   1400c:			; <UNDEFINED> instruction: 0xf902f02c
   14010:	stmdals	sl, {r8, r9, fp, ip, pc}
   14014:	svclt	0x00a82b00
   14018:	svclt	0x00ac2800
   1401c:	movwcs	r2, #769	; 0x301
   14020:	andls	r1, r3, #18944	; 0x4a00
   14024:	bcs	3a83c <tcgetattr@plt+0x3676c>
   14028:	andcs	fp, r0, #212, 30	; 0x350
   1402c:	andeq	pc, r1, #3
   14030:	bcs	3886c <tcgetattr@plt+0x3479c>
   14034:	adcshi	pc, r2, r0
   14038:	andcc	r4, r1, #35651584	; 0x2200000
   1403c:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   14040:	bcs	44f868 <tcgetattr@plt+0x44b798>
   14044:	andls	r9, r5, r3, lsl sl
   14048:	ldmpl	r3, {r1, r2, r3, r8, sl, fp, ip, pc}^
   1404c:	blls	f8c58 <tcgetattr@plt+0xf4b88>
   14050:	ldrdeq	pc, [r0], -sl
   14054:	svclt	0x00a842ab
   14058:	ldrmi	r4, [r8], fp, lsr #12
   1405c:			; <UNDEFINED> instruction: 0xf0002800
   14060:	blls	f4c80 <tcgetattr@plt+0xf0bb0>
   14064:	streq	lr, [r8], -r5, lsr #23
   14068:	ldrdne	pc, [r0], -fp
   1406c:	bl	fe8e597c <tcgetattr@plt+0xfe8e18ac>
   14070:	ldrtmi	r0, [r1], #-1800	; 0xfffff8f8
   14074:			; <UNDEFINED> instruction: 0xf7ef4438
   14078:	blls	8f2c0 <tcgetattr@plt+0x8b1f0>
   1407c:	ldrdne	pc, [r4], -fp
   14080:	ldrdmi	pc, [r4], -sl
   14084:	ldrdls	pc, [r0], -r3
   14088:			; <UNDEFINED> instruction: 0xf0004549
   1408c:	strmi	r8, [r1, #554]!	; 0x22a
   14090:	andshi	pc, ip, #0
   14094:	ldrtmi	r1, [r1], #-2528	; 0xfffff620
   14098:			; <UNDEFINED> instruction: 0xf04f4642
   1409c:			; <UNDEFINED> instruction: 0xf7ef0900
   140a0:	blls	8f298 <tcgetattr@plt+0x8b1c8>
   140a4:			; <UNDEFINED> instruction: 0xf8db681c
   140a8:			; <UNDEFINED> instruction: 0xf8da1008
   140ac:	adcmi	r0, r1, #8
   140b0:	andhi	pc, r6, #0
   140b4:			; <UNDEFINED> instruction: 0xf00042a0
   140b8:	ldrtmi	r8, [r1], #-505	; 0xfffffe07
   140bc:			; <UNDEFINED> instruction: 0x46424438
   140c0:	stcl	7, cr15, [sl], #-956	; 0xfffffc44
   140c4:	ldmdavs	ip, {r0, r8, r9, fp, ip, pc}
   140c8:	ldrdne	pc, [ip], -fp
   140cc:	ldrdcc	pc, [ip], -sl
   140d0:			; <UNDEFINED> instruction: 0xf00042a1
   140d4:	addsmi	r8, ip, #1073741881	; 0x40000039
   140d8:	bicshi	pc, r5, r0
   140dc:	ldrtmi	r1, [r1], #-2520	; 0xfffff628
   140e0:			; <UNDEFINED> instruction: 0xf7ef4642
   140e4:	blls	8f254 <tcgetattr@plt+0x8b184>
   140e8:			; <UNDEFINED> instruction: 0xf8db681b
   140ec:			; <UNDEFINED> instruction: 0xf8da1010
   140f0:	addmi	r4, fp, #16
   140f4:	bichi	pc, r1, r0
   140f8:			; <UNDEFINED> instruction: 0xf000429c
   140fc:	stmibne	r0!, {r0, r4, r5, r7, r8, pc}^
   14100:			; <UNDEFINED> instruction: 0x46424431
   14104:	mcrr	7, 14, pc, r8, cr15	; <UNPREDICTABLE>
   14108:	ldmdavs	ip, {r0, r8, r9, fp, ip, pc}
   1410c:			; <UNDEFINED> instruction: 0x1014f8db
   14110:			; <UNDEFINED> instruction: 0x0014f8da
   14114:			; <UNDEFINED> instruction: 0xf000428c
   14118:	adcmi	r8, r0, #1073741863	; 0x40000027
   1411c:	orrshi	pc, r0, r0
   14120:	ldrtmi	r4, [r8], #-1073	; 0xfffffbcf
   14124:			; <UNDEFINED> instruction: 0xf7ef4642
   14128:			; <UNDEFINED> instruction: 0xf1b9ec38
   1412c:			; <UNDEFINED> instruction: 0xf0400f00
   14130:	bls	134db4 <tcgetattr@plt+0x130ce4>
   14134:	bl	fe8bad44 <tcgetattr@plt+0xfe8b6c74>
   14138:	andls	r0, r4, #8, 4	; 0x80000000
   1413c:	ldmibvs	fp, {r1, r2, r9, fp, ip, pc}^
   14140:	ldrmi	r6, [r3], #-2066	; 0xfffff7ee
   14144:	addsmi	r9, r3, #0, 20
   14148:	bicshi	pc, r4, r0
   1414c:	vpmax.s8	d25, d2, d2
   14150:	ldmpl	r3, {r3, r4, r6, r8, r9, lr}^
   14154:	vstrle	d2, [r7, #-0]
   14158:	blcc	7a978 <tcgetattr@plt+0x768a8>
   1415c:	ldrmi	r6, [r3], #-2066	; 0xfffff7ee
   14160:	addsmi	r9, r3, #0, 20
   14164:	rsbhi	pc, r9, #0
   14168:	vmlacs.f64	d9, d0, d0
   1416c:	subhi	pc, r5, #0
   14170:			; <UNDEFINED> instruction: 0x463543da
   14174:	svccs	0x00000fd2
   14178:	cmphi	r0, r0	; <UNPREDICTABLE>
   1417c:	blls	179d90 <tcgetattr@plt+0x175cc0>
   14180:	bicsmi	r9, fp, #4, 18	; 0x10000
   14184:	svclt	0x00d42900
   14188:			; <UNDEFINED> instruction: 0xf0022100
   1418c:	svceq	0x00db0101
   14190:			; <UNDEFINED> instruction: 0xf47f420b
   14194:	andsmi	sl, r3, ip, asr pc
   14198:	andls	r9, sl, #20480	; 0x5000
   1419c:			; <UNDEFINED> instruction: 0xf47f2b00
   141a0:	blls	3fcb0 <tcgetattr@plt+0x3bbe0>
   141a4:			; <UNDEFINED> instruction: 0xf8dd46d8
   141a8:	blcs	401d0 <tcgetattr@plt+0x3c100>
   141ac:			; <UNDEFINED> instruction: 0xf50bdb25
   141b0:	mcrls	4, 0, r4, cr0, cr6, {5}
   141b4:	vqshl.s8	<illegal reg q9.5>, q6, q1
   141b8:	strbmi	r5, [r0], -ip, lsl #11
   141bc:			; <UNDEFINED> instruction: 0xf7ff3e01
   141c0:	ldclne	8, cr15, [r2], #-356	; 0xfffffe9c
   141c4:	stmdavs	r1!, {r0, r3, r4, ip, lr, pc}
   141c8:	rsbcc	pc, r0, #72351744	; 0x4500000
   141cc:	strbcc	pc, [r8, -r5, asr #12]!	; <UNPREDICTABLE>
   141d0:	adcsmi	r2, r1, #24, 6	; 0x60000000
   141d4:	andeq	lr, r1, r6, lsr #23
   141d8:	mvnhi	pc, #64, 6
   141dc:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   141e0:	cfmvdhrcc	mvd1, r4
   141e4:			; <UNDEFINED> instruction: 0xf816f02c
   141e8:	andeq	pc, r7, fp, asr r8	; <UNPREDICTABLE>
   141ec:	blx	dce56 <tcgetattr@plt+0xd8d86>
   141f0:			; <UNDEFINED> instruction: 0xf7ff0001
   141f4:	ldclne	8, cr15, [r2], #-252	; 0xffffff04
   141f8:	blls	2c8994 <tcgetattr@plt+0x2c48c4>
   141fc:	blle	d1ee04 <tcgetattr@plt+0xd1ad34>
   14200:	ldrcs	r9, [r8], #-2568	; 0xfffff5f8
   14204:	strtcs	r9, [r0], -fp, lsl #18
   14208:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   1420c:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
   14210:	ldrne	pc, [r2, #-2820]	; 0xfffff4fc
   14214:			; <UNDEFINED> instruction: 0xf1029a07
   14218:	bls	4d6224 <tcgetattr@plt+0x4d2154>
   1421c:	ldmdavs	pc, {r0, r1, r4, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   14220:			; <UNDEFINED> instruction: 0xf7ef4640
   14224:	stmib	sl, {r2, r3, r5, r8, sl, fp, sp, lr, pc}^
   14228:	stmib	sl, {r1, r8, r9, sl, ip, sp, lr}^
   1422c:	stmib	sl, {r2, r8, r9, sl, ip, sp, lr}^
   14230:	stmdacs	r0, {r8, r9, sl}
   14234:	addshi	pc, lr, #0
   14238:	movweq	lr, #35584	; 0x8b00
   1423c:	blvs	92244 <tcgetattr@plt+0x8e174>
   14240:			; <UNDEFINED> instruction: 0xd1fb4298
   14244:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
   14248:	blls	248e8c <tcgetattr@plt+0x244dbc>
   1424c:	svclt	0x00b64599
   14250:	blx	13ae7e <tcgetattr@plt+0x136dae>
   14254:	blx	12aa82 <tcgetattr@plt+0x1269b2>
   14258:	strb	r3, [r1, r9, lsl #20]!
   1425c:			; <UNDEFINED> instruction: 0xf8dd46d8
   14260:	blls	40288 <tcgetattr@plt+0x3c1b8>
   14264:	vqdmlsl.s<illegal width 8>	q1, d0, d0
   14268:	vqshl.s8	d24, d2, d2
   1426c:			; <UNDEFINED> instruction: 0xf85b538c
   14270:	blls	2d4284 <tcgetattr@plt+0x2d01b4>
   14274:	svclt	0x00184298
   14278:	andle	r2, r1, r0, lsl #16
   1427c:	bl	fe6d2240 <tcgetattr@plt+0xfe6ce170>
   14280:	rsbcc	pc, r8, #72351744	; 0x4500000
   14284:	orrpl	pc, ip, #536870916	; 0x20000004
   14288:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   1428c:			; <UNDEFINED> instruction: 0xf84b9a0b
   14290:	blls	25c2a4 <tcgetattr@plt+0x2581d4>
   14294:	svclt	0x00184298
   14298:	andle	r2, r1, r0, lsl #16
   1429c:	bl	fe2d2260 <tcgetattr@plt+0xfe2ce190>
   142a0:			; <UNDEFINED> instruction: 0xf6459a09
   142a4:			; <UNDEFINED> instruction: 0xf8db3368
   142a8:			; <UNDEFINED> instruction: 0xf84b4010
   142ac:	blls	1dc2c0 <tcgetattr@plt+0x1d81f0>
   142b0:			; <UNDEFINED> instruction: 0x461f429c
   142b4:			; <UNDEFINED> instruction: 0xf642d00f
   142b8:			; <UNDEFINED> instruction: 0xf85b162c
   142bc:	blcs	282dc <tcgetattr@plt+0x2420c>
   142c0:			; <UNDEFINED> instruction: 0x83aef040
   142c4:			; <UNDEFINED> instruction: 0x4628b115
   142c8:	bl	1d5228c <tcgetattr@plt+0x1d4e1bc>
   142cc:	msrne	CPSR_fs, #69206016	; 0x4200000
   142d0:			; <UNDEFINED> instruction: 0xf84b2200
   142d4:			; <UNDEFINED> instruction: 0xf50b2003
   142d8:			; <UNDEFINED> instruction: 0xf8db5117
   142dc:	stcls	0, cr3, [pc, #-112]	; 14274 <tcgetattr@plt+0x101a4>
   142e0:	subsmi	pc, r8, r2, asr #4
   142e4:			; <UNDEFINED> instruction: 0xf85b680a
   142e8:	bne	ffae42f0 <tcgetattr@plt+0xffae0220>
   142ec:	bls	525340 <tcgetattr@plt+0x521270>
   142f0:	andvs	r2, fp, r0, lsl #24
   142f4:	strcs	lr, [r6, #-2507]	; 0xfffff635
   142f8:	bls	484220 <tcgetattr@plt+0x480150>
   142fc:	svclt	0x00c89d07
   14300:	andcs	pc, r0, fp, asr #16
   14304:	stmdals	ip, {r2, r4, r9, fp, ip, pc}
   14308:	bls	1e5b60 <tcgetattr@plt+0x1e1a90>
   1430c:	sfmls	f4, 4, [pc], {148}	; 0x94
   14310:			; <UNDEFINED> instruction: 0xf8cbbfc8
   14314:	mcrne	0, 2, r2, cr2, cr8, {0}
   14318:	vhsub.s8	d20, d18, d16
   1431c:			; <UNDEFINED> instruction: 0xf85b54bc
   14320:	svclt	0x00d80004
   14324:	andscs	pc, ip, fp, asr #17
   14328:	stmdals	ip, {r3, r5, r7, r9, lr}
   1432c:			; <UNDEFINED> instruction: 0xf84bbfc8
   14330:	addmi	r5, r3, #4
   14334:	andvs	fp, sl, r8, lsr #31
   14338:	svclt	0x00a89807
   1433c:	blcs	25b90 <tcgetattr@plt+0x21ac0>
   14340:	movwcs	fp, #4028	; 0xfbc
   14344:	vhadd.s8	d22, d7, d11
   14348:			; <UNDEFINED> instruction: 0xf85b43a8
   1434c:	addmi	r1, r1, #3
   14350:			; <UNDEFINED> instruction: 0x41acf247
   14354:			; <UNDEFINED> instruction: 0xf84bbfc8
   14358:			; <UNDEFINED> instruction: 0xf85b0003
   1435c:	stmdals	ip, {r0, ip, sp}
   14360:	svclt	0x00a84283
   14364:	andcs	pc, r1, fp, asr #16
   14368:	rscpl	pc, r8, r2, asr #4
   1436c:	ldrmi	fp, [r3], -r8, lsr #31
   14370:	svclt	0x00be2b00
   14374:			; <UNDEFINED> instruction: 0x43acf247
   14378:			; <UNDEFINED> instruction: 0xf84b2100
   1437c:	vhadd.s8	d17, d2, d3
   14380:			; <UNDEFINED> instruction: 0xf84b53e4
   14384:	mrscs	r2, (UNDEF: 0)
   14388:			; <UNDEFINED> instruction: 0xf84b9a07
   1438c:	mvnlt	r1, r3
   14390:			; <UNDEFINED> instruction: 0x3010f8db
   14394:			; <UNDEFINED> instruction: 0xf0004293
   14398:			; <UNDEFINED> instruction: 0xb1bb8368
   1439c:			; <UNDEFINED> instruction: 0x3014f8db
   143a0:			; <UNDEFINED> instruction: 0xf8dbb1a3
   143a4:	stmdacs	r0, {r2, r3, r4, r5, r8}
   143a8:			; <UNDEFINED> instruction: 0xf645db10
   143ac:			; <UNDEFINED> instruction: 0xf85b33ac
   143b0:	cmplt	fp, r3
   143b4:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
   143b8:	tstmi	r4, r5, asr #4	; <UNPREDICTABLE>
   143bc:	ldmpl	r2, {r0, r1, r4, r9, fp, ip, pc}^
   143c0:	subshi	r9, r3, r7, lsl #22
   143c4:	andshi	r9, r3, ip, lsl #22
   143c8:	stc	7, cr15, [r2], {239}	; 0xef
   143cc:			; <UNDEFINED> instruction: 0xf6459a07
   143d0:	stmdbls	ip, {r2, r5, r6, r8, r9, ip, sp}
   143d4:	stmdals	r8, {sl, sp}
   143d8:	andscs	pc, r0, fp, asr #17
   143dc:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   143e0:	andsne	pc, r4, fp, asr #17
   143e4:	addmi	r9, sl, #8, 18	; 0x20000
   143e8:	rsbcc	pc, r0, #72351744	; 0x4500000
   143ec:			; <UNDEFINED> instruction: 0xf84bbfc8
   143f0:			; <UNDEFINED> instruction: 0xf6451003
   143f4:			; <UNDEFINED> instruction: 0xf8db315c
   143f8:			; <UNDEFINED> instruction: 0xf84b3004
   143fc:	blcs	94408 <tcgetattr@plt+0x90338>
   14400:	andmi	pc, r2, fp, asr #16
   14404:	msrhi	CPSR_fs, #0
   14408:	andslt	r2, fp, r0
   1440c:	blhi	cf708 <tcgetattr@plt+0xcb638>
   14410:	svchi	0x00f0e8bd
   14414:			; <UNDEFINED> instruction: 0xf0402f00
   14418:	ldrtmi	r8, [sl], -r9, ror #6
   1441c:	blcc	7b038 <tcgetattr@plt+0x76f68>
   14420:	mrrcne	3, 0, r9, r8, cr5
   14424:	svcge	0x001af43f
   14428:	addmi	r9, r3, #8, 16	; 0x80000
   1442c:	tsthi	r4, r0, lsl #5	; <UNPREDICTABLE>
   14430:			; <UNDEFINED> instruction: 0xf04f9907
   14434:	tstls	r3, r8, lsl sl
   14438:	blx	2ba866 <tcgetattr@plt+0x2b6796>
   1443c:	ldr	r1, [lr], r3, lsl #20
   14440:	beq	44fca8 <tcgetattr@plt+0x44bbd8>
   14444:			; <UNDEFINED> instruction: 0xf7ef2101
   14448:			; <UNDEFINED> instruction: 0xf8caea26
   1444c:	stmdacs	r0, {r2, r4}
   14450:	teqhi	r3, #0	; <UNPREDICTABLE>
   14454:			; <UNDEFINED> instruction: 0xf43f42a0
   14458:			; <UNDEFINED> instruction: 0xf8dbae68
   1445c:			; <UNDEFINED> instruction: 0xe65f1014
   14460:	beq	44fcc8 <tcgetattr@plt+0x44bbf8>
   14464:	movwls	r2, #57601	; 0xe101
   14468:	b	55242c <tcgetattr@plt+0x54e35c>
   1446c:	strmi	r9, [r4], -lr, lsl #22
   14470:	andseq	pc, r0, sl, asr #17
   14474:			; <UNDEFINED> instruction: 0xf0002800
   14478:	adcmi	r8, r3, #-1811939328	; 0x94000000
   1447c:	mcrge	4, 2, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
   14480:			; <UNDEFINED> instruction: 0x1010f8db
   14484:	mrc	6, 0, lr, cr8, cr11, {1}
   14488:	tstcs	r1, r0, lsl sl
   1448c:			; <UNDEFINED> instruction: 0xf7ef930e
   14490:	blls	3ceca0 <tcgetattr@plt+0x3cabd0>
   14494:	andeq	pc, ip, sl, asr #17
   14498:			; <UNDEFINED> instruction: 0xf0002800
   1449c:	strmi	r8, [r3], -r1, lsr #6
   144a0:			; <UNDEFINED> instruction: 0xf43f429c
   144a4:			; <UNDEFINED> instruction: 0xf8dbae22
   144a8:	ldr	r1, [r7], -ip
   144ac:	beq	44fd14 <tcgetattr@plt+0x44bc44>
   144b0:			; <UNDEFINED> instruction: 0xf7ef2101
   144b4:			; <UNDEFINED> instruction: 0xf8cae9f0
   144b8:	stmdacs	r0, {r3}
   144bc:	rscshi	pc, r7, #0
   144c0:			; <UNDEFINED> instruction: 0xf43f42a0
   144c4:			; <UNDEFINED> instruction: 0xf8dbae01
   144c8:	ldrb	r1, [r6, #8]!
   144cc:	beq	44fd34 <tcgetattr@plt+0x44bc64>
   144d0:			; <UNDEFINED> instruction: 0xf7ef2101
   144d4:	strmi	lr, [r4], -r0, ror #19
   144d8:	andeq	pc, r4, sl, asr #17
   144dc:			; <UNDEFINED> instruction: 0xf0002800
   144e0:	strmi	r8, [r1, #760]!	; 0x2f8
   144e4:			; <UNDEFINED> instruction: 0xf04fbf08
   144e8:			; <UNDEFINED> instruction: 0xf43f0900
   144ec:			; <UNDEFINED> instruction: 0xf8dbaddc
   144f0:	strb	r1, [pc, #4]	; 144fc <tcgetattr@plt+0x1042c>
   144f4:	ldmibvs	fp, {r1, r8, r9, fp, ip, pc}
   144f8:	svclt	0x00d8429e
   144fc:			; <UNDEFINED> instruction: 0xf6bf42ab
   14500:	bls	ffd9c <tcgetattr@plt+0xfbccc>
   14504:	blls	165574 <tcgetattr@plt+0x1614a4>
   14508:	bls	225f50 <tcgetattr@plt+0x221e80>
   1450c:	streq	lr, [r5, #-2984]	; 0xfffff458
   14510:	andls	r1, pc, #630784	; 0x9a000
   14514:	stmiane	sl!, {r1, r4, r9, fp, ip, pc}
   14518:	bls	1f8d70 <tcgetattr@plt+0x1f4ca0>
   1451c:			; <UNDEFINED> instruction: 0xf0402a00
   14520:	bls	5b498c <tcgetattr@plt+0x5b08bc>
   14524:			; <UNDEFINED> instruction: 0xf73f429a
   14528:	blls	57fd74 <tcgetattr@plt+0x57bca4>
   1452c:	bne	fe6fad48 <tcgetattr@plt+0xfe6f6c78>
   14530:	blls	f9144 <tcgetattr@plt+0xf5074>
   14534:			; <UNDEFINED> instruction: 0xf77f2b00
   14538:	blls	57fd64 <tcgetattr@plt+0x57bc94>
   1453c:	addsmi	r9, r3, #20480	; 0x5000
   14540:	blle	f25fa8 <tcgetattr@plt+0xf21ed8>
   14544:			; <UNDEFINED> instruction: 0xf04f9b15
   14548:	bls	d6db0 <tcgetattr@plt+0xd2ce0>
   1454c:	bl	fe8f9d8c <tcgetattr@plt+0xfe8f5cbc>
   14550:	blls	156960 <tcgetattr@plt+0x152890>
   14554:	blcc	7a1b8 <tcgetattr@plt+0x760e8>
   14558:	svcls	0x00089e19
   1455c:	rsblt	pc, r0, sp, asr #17
   14560:	strbmi	r4, [r7, #-1691]	; 0xfffff965
   14564:	strvs	pc, [r8], #-2826	; 0xfffff4f6
   14568:	blls	284480 <tcgetattr@plt+0x2803b0>
   1456c:	strcc	pc, [r8], #-2826	; 0xfffff4f6
   14570:			; <UNDEFINED> instruction: 0xf7fe4620
   14574:	blls	193f78 <tcgetattr@plt+0x18fea8>
   14578:	blle	5e5be4 <tcgetattr@plt+0x5e1b14>
   1457c:			; <UNDEFINED> instruction: 0xf8dd45b9
   14580:	blx	2cc68a <tcgetattr@plt+0x2c85ba>
   14584:	svclt	0x00bc6c09
   14588:	blx	2bb1b6 <tcgetattr@plt+0x2b70e6>
   1458c:	strbtmi	r3, [r5], -r9, lsl #24
   14590:	strgt	ip, [pc], #-3343	; 14598 <tcgetattr@plt+0x104c8>
   14594:	muleq	r3, r5, r8
   14598:	andeq	lr, r3, r4, lsl #17
   1459c:			; <UNDEFINED> instruction: 0x000fe8be
   145a0:	andeq	lr, pc, ip, lsr #17
   145a4:	muleq	r3, lr, r8
   145a8:	andeq	lr, r3, r5, lsl #17
   145ac:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   145b0:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   145b4:	bicsle	r4, r4, r3, asr #11
   145b8:	ldmib	sp, {r1, r2, r3, r9, sl, fp, ip, pc}^
   145bc:	bls	f3220 <tcgetattr@plt+0xef150>
   145c0:	stmdbls	pc, {r0, r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   145c4:	movwls	r4, #21523	; 0x5413
   145c8:	bls	225614 <tcgetattr@plt+0x221544>
   145cc:	addsmi	r9, r3, #-1073741821	; 0xc0000003
   145d0:	teqhi	r2, r0, lsl #5	; <UNPREDICTABLE>
   145d4:			; <UNDEFINED> instruction: 0xf04f9b05
   145d8:	bls	256e40 <tcgetattr@plt+0x252d70>
   145dc:	bcs	11320c <tcgetattr@plt+0x10f13c>
   145e0:	blcs	3b22c <tcgetattr@plt+0x3715c>
   145e4:	ldcge	7, cr15, [r2, #508]!	; 0x1fc
   145e8:	stmdbls	ip, {r0, r1, r9, fp, ip, pc}
   145ec:			; <UNDEFINED> instruction: 0x461a4413
   145f0:	svclt	0x00c8428b
   145f4:	andsls	r2, r1, #0, 4
   145f8:	cdpne	5, 5, cr14, cr12, cr8, {5}
   145fc:	strls	r4, [r0], #-1624	; 0xfffff9a8
   14600:	mrc2	7, 1, pc, cr8, cr14, {7}
   14604:	strtmi	r9, [r3], -r2, lsl #16
   14608:	strtmi	r3, [r2], -r1, lsl #6
   1460c:			; <UNDEFINED> instruction: 0xf43f6905
   14610:	blls	1c021c <tcgetattr@plt+0x1bc14c>
   14614:	adcmi	r6, r1, #1638400	; 0x190000
   14618:			; <UNDEFINED> instruction: 0xf645dd51
   1461c:	strmi	r3, [r6], -r0, ror #6
   14620:			; <UNDEFINED> instruction: 0xf64558c0
   14624:			; <UNDEFINED> instruction: 0xf04f3468
   14628:	ldrmi	r0, [r0], #-2840	; 0xfffff4e8
   1462c:	ldc2l	0, cr15, [r2, #172]!	; 0xac
   14630:	bls	36ab04 <tcgetattr@plt+0x366a34>
   14634:	blcc	93268 <tcgetattr@plt+0x8f198>
   14638:	mcrcs	5, 0, lr, cr0, cr13, {4}
   1463c:	blls	44564 <tcgetattr@plt+0x40494>
   14640:	ldcge	7, cr15, [r6, #252]	; 0xfc
   14644:	stmdbls	r8, {r0, r2, r9, fp, ip, pc}
   14648:	blcs	1af9c <tcgetattr@plt+0x16ecc>
   1464c:	mrrcne	15, 10, fp, r3, cr6
   14650:	movwcs	r1, #2651	; 0xa5b
   14654:	str	r9, [r7, #785]	; 0x311
   14658:	stmdbls	r8, {r0, r2, r8, r9, fp, ip, pc}
   1465c:	beq	8f4f0 <tcgetattr@plt+0x8b420>
   14660:	tstcs	r8, #114688	; 0x1c000
   14664:	stmdbls	fp, {r0, r1, r8, ip, pc}
   14668:	bne	2d327c <tcgetattr@plt+0x2cf1ac>
   1466c:	cdp	5, 1, cr14, cr8, cr7, {4}
   14670:			; <UNDEFINED> instruction: 0xf7ef0a10
   14674:	blls	8f28c <tcgetattr@plt+0x8b1bc>
   14678:	stmib	sl, {r0, r1, r3, r4, fp, sp, lr}^
   1467c:	stmib	sl, {r1, r8, r9, ip, sp}^
   14680:	strmi	r3, [r1], -r4, lsl #6
   14684:	movweq	lr, #2506	; 0x9ca
   14688:	rsbsle	r2, r1, r0, lsl #16
   1468c:	bls	1fb2a0 <tcgetattr@plt+0x1f71d0>
   14690:	bne	ff4e56f8 <tcgetattr@plt+0xff4e1628>
   14694:	strmi	sp, [r3], #-8
   14698:	eoreq	pc, r0, #79	; 0x4f
   1469c:	blcs	926a4 <tcgetattr@plt+0x8e5d4>
   146a0:	mvnsle	r4, r3, lsl #5
   146a4:	ldrdne	pc, [r0], -sl
   146a8:	blls	17aed8 <tcgetattr@plt+0x176e08>
   146ac:	svclt	0x000c4293
   146b0:	movwcs	r2, #800	; 0x320
   146b4:	strpl	r9, [fp], #2567	; 0xa07
   146b8:	ldrdeq	pc, [r0], -sl
   146bc:	bls	4da08 <tcgetattr@plt+0x49938>
   146c0:	orrpl	pc, ip, #536870916	; 0x20000004
   146c4:	bleq	650808 <tcgetattr@plt+0x64c738>
   146c8:	bls	9b014 <tcgetattr@plt+0x96f44>
   146cc:	bls	36aa20 <tcgetattr@plt+0x366950>
   146d0:	blcc	93304 <tcgetattr@plt+0x8f234>
   146d4:	ldrbmi	lr, [ip], -pc, asr #10
   146d8:	stcgt	13, cr4, [pc], {125}	; 0x7d
   146dc:	ldrbtmi	r4, [sp], #-1622	; 0xfffff9aa
   146e0:			; <UNDEFINED> instruction: 0xf1b9465f
   146e4:			; <UNDEFINED> instruction: 0xc60f3fff
   146e8:	muleq	r3, r4, r8
   146ec:	andeq	lr, r3, r6, lsl #17
   146f0:	strgt	ip, [pc, -pc, lsl #26]
   146f4:	muleq	r3, r5, r8
   146f8:	andeq	lr, r3, r4, lsl #17
   146fc:	bls	c8750 <tcgetattr@plt+0xc4680>
   14700:	cmpcc	ip, #72351744	; 0x4500000	; <UNPREDICTABLE>
   14704:			; <UNDEFINED> instruction: 0x461558d1
   14708:	vrshl.u8	q10, <illegal reg q4.5>, q0
   1470c:			; <UNDEFINED> instruction: 0xf645808b
   14710:			; <UNDEFINED> instruction: 0xf6453360
   14714:	ldmpl	r0, {r3, r5, r6, sl, ip, sp}^
   14718:			; <UNDEFINED> instruction: 0xf02b4448
   1471c:	stmdbpl	fp!, {r0, r1, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   14720:	blx	9cf8a <tcgetattr@plt+0x98eba>
   14724:	blls	2a3330 <tcgetattr@plt+0x29f260>
   14728:	andls	r1, sl, #1440	; 0x5a0
   1472c:	movwcc	r4, #5651	; 0x1613
   14730:	stmdals	r8, {r2, r5, r6, ip, lr, pc}
   14734:	movweq	lr, #39535	; 0x9a6f
   14738:	addmi	r0, r2, #876	; 0x36c
   1473c:	stmdbls	r9, {r2, r5, r6, r9, fp, ip, lr, pc}
   14740:	beq	650884 <tcgetattr@plt+0x64c7b4>
   14744:	andls	pc, r0, sp, asr #17
   14748:	bne	d3378 <tcgetattr@plt+0xcf2a8>
   1474c:			; <UNDEFINED> instruction: 0xf47f2b00
   14750:	str	sl, [r6, #-3050]!	; 0xfffff416
   14754:	stmdals	r4, {r0, r1, r2, r8, fp, ip, pc}
   14758:	ldc2	0, cr15, [r2], {43}	; 0x2b
   1475c:	bls	17b3a0 <tcgetattr@plt+0x1772d0>
   14760:	movwls	r1, #15043	; 0x3ac3
   14764:	bls	5a57b8 <tcgetattr@plt+0x5a16e8>
   14768:			; <UNDEFINED> instruction: 0xf6ff4293
   1476c:	ldrb	sl, [ip], r2, ror #29
   14770:	ldrdlt	pc, [r8], -sp
   14774:	bls	2fb3a0 <tcgetattr@plt+0x2f72d0>
   14778:	eorle	r4, sp, r3, lsl r3
   1477c:	bls	23b3b4 <tcgetattr@plt+0x2372e4>
   14780:	mrcne	4, 2, r4, cr12, cr3, {0}
   14784:	svcls	0x0008d411
   14788:	bls	2ddbf0 <tcgetattr@plt+0x2d9b20>
   1478c:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   14790:	ldrcs	pc, [r7], -r5, lsl #22
   14794:	blx	16528e <tcgetattr@plt+0x1611be>
   14798:	svclt	0x00b86004
   1479c:	andhi	pc, r4, r5, lsl #22
   147a0:			; <UNDEFINED> instruction: 0xf7fe3c01
   147a4:	stclne	13, cr15, [r3], #-412	; 0xfffffe64
   147a8:	blls	308f80 <tcgetattr@plt+0x304eb0>
   147ac:	vand	<illegal reg q13.5>, q1, <illegal reg q1.5>
   147b0:	stmdals	fp, {r2, r3, r7, r8, r9, ip, lr}
   147b4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   147b8:	andle	r4, r1, r3, lsl #5
   147bc:	ldm	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   147c0:	cmplt	fp, r9, lsl #22
   147c4:	msrcc	SPSR_f, #72351744	; 0x4500000
   147c8:			; <UNDEFINED> instruction: 0xf85b9a09
   147cc:	addsmi	r3, r3, #3
   147d0:	stmdals	r9, {r1, ip, lr, pc}
   147d4:	stmia	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   147d8:			; <UNDEFINED> instruction: 0xf0104658
   147dc:	blmi	f93ee0 <tcgetattr@plt+0xf8fe10>
   147e0:	andcs	r9, r0, r3, lsl sl
   147e4:	ldmpl	r2, {r2, r3, r4, r5, r8, fp, lr}^
   147e8:			; <UNDEFINED> instruction: 0xf7f24479
   147ec:			; <UNDEFINED> instruction: 0xf04ffbd9
   147f0:	ldrshlt	r3, [fp], -pc	; <UNPREDICTABLE>
   147f4:	blhi	cfaf0 <tcgetattr@plt+0xcba20>
   147f8:	svchi	0x00f0e8bd
   147fc:			; <UNDEFINED> instruction: 0xf8cd46d8
   14800:			; <UNDEFINED> instruction: 0xf8dd9000
   14804:	str	fp, [ip, #-8]!
   14808:	stmdbls	r8, {r1, r3, r9, fp, ip, pc}
   1480c:	andls	pc, r0, sp, asr #17
   14810:	beq	8f6a0 <tcgetattr@plt+0x8b5d0>
   14814:	andscs	r9, r8, #180224	; 0x2c000
   14818:	bne	2d3428 <tcgetattr@plt+0x2cf358>
   1481c:			; <UNDEFINED> instruction: 0xf47f2b00
   14820:	ldrt	sl, [lr], #2946	; 0xb82
   14824:	vpmax.s8	d25, d2, d2
   14828:	bl	fea69660 <tcgetattr@plt+0xfea65590>
   1482c:	ldmpl	r3, {r0, r8}^
   14830:	blx	9d09a <tcgetattr@plt+0x98fca>
   14834:	ldrb	r3, [r6, -r1, lsl #22]!
   14838:	bls	23b454 <tcgetattr@plt+0x237384>
   1483c:	beq	cf6d0 <tcgetattr@plt+0xcb600>
   14840:	tstcs	r8, #45056	; 0xb000
   14844:	bcs	2d3458 <tcgetattr@plt+0x2cf388>
   14848:	blls	2ce378 <tcgetattr@plt+0x2ca2a8>
   1484c:	svclt	0x00a82b00
   14850:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14854:	blge	1092358 <tcgetattr@plt+0x108e288>
   14858:			; <UNDEFINED> instruction: 0xf8dde507
   1485c:	vhadd.s8	d27, d2, d8
   14860:	blls	651c8 <tcgetattr@plt+0x610f8>
   14864:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   14868:	bvc	ff9cf108 <tcgetattr@plt+0xff9cb038>
   1486c:	movwls	r4, #62547	; 0xf453
   14870:	vldrle	s4, [r3, #-0]
   14874:	ldmdane	r3, {r2, r3, r8, fp, ip, pc}^
   14878:	bne	fe6fb08c <tcgetattr@plt+0xfe6f6fbc>
   1487c:	andeq	lr, sl, #3072	; 0xc00
   14880:	ldrmi	r4, [r3], -sl, lsl #5
   14884:	movwcs	fp, #4052	; 0xfd4
   14888:	bcs	1d494 <tcgetattr@plt+0x193c4>
   1488c:			; <UNDEFINED> instruction: 0xf043bfd8
   14890:	blcs	1549c <tcgetattr@plt+0x113cc>
   14894:	ldrmi	fp, [r3], -ip, lsl #30
   14898:	tstls	r1, #0, 6
   1489c:			; <UNDEFINED> instruction: 0xf77f2e00
   148a0:	blls	3f498 <tcgetattr@plt+0x3b3c8>
   148a4:	ldrpl	pc, [r6, -fp, lsl #10]
   148a8:	ldrcs	r3, [r8], -ip, lsl #14
   148ac:	streq	lr, [r3], #-2986	; 0xfffff456
   148b0:	ldrmi	r4, [r8], r9, lsr #12
   148b4:	svclt	0x0000e027
   148b8:	andeq	r4, r4, r0, lsr #27
   148bc:	andeq	sp, r2, r0, lsr #17
   148c0:			; <UNDEFINED> instruction: 0x0002d8b2
   148c4:	strdeq	sp, [r2], -r2
   148c8:	andeq	r0, r0, r4, lsr r4
   148cc:	ldrdeq	r0, [r0], -r8
   148d0:	andeq	sp, r2, r2, lsr r0
   148d4:	andeq	r0, r0, r4, lsr #7
   148d8:	andeq	lr, r2, ip, asr r0
   148dc:	andeq	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   148e0:			; <UNDEFINED> instruction: 0xf02b4440
   148e4:			; <UNDEFINED> instruction: 0xf85bfc97
   148e8:	blx	194906 <tcgetattr@plt+0x190836>
   148ec:	cps	#1
   148f0:			; <UNDEFINED> instruction: 0xf7fe38ff
   148f4:	bl	153bf8 <tcgetattr@plt+0x14fb28>
   148f8:	blcs	15520 <tcgetattr@plt+0x11450>
   148fc:	cmpcc	ip, #72351744	; 0x4500000	; <UNPREDICTABLE>
   14900:			; <UNDEFINED> instruction: 0xf85bdd0d
   14904:	strbmi	r1, [r1, #-3]
   14908:	andeq	lr, r1, r8, lsr #23
   1490c:	msrcc	SPSR_, #72351744	; 0x4500000
   14910:	strbcc	pc, [r8, #-1605]!	; 0xfffff9bb	; <UNPREDICTABLE>
   14914:	ldmdavs	r9!, {r1, r5, r6, r7, sl, fp, ip, lr, pc}
   14918:	andne	pc, r0, r6, lsl #22
   1491c:	blls	4e8c0 <tcgetattr@plt+0x4a7f0>
   14920:	svceq	0x0001f1ba
   14924:	bl	fe9047dc <tcgetattr@plt+0xfe90070c>
   14928:			; <UNDEFINED> instruction: 0xf103030a
   1492c:	movwls	r3, #1023	; 0x3ff
   14930:	blt	fed12934 <tcgetattr@plt+0xfed0e864>
   14934:	vpmax.s8	d25, d2, d0
   14938:			; <UNDEFINED> instruction: 0xf85b538c
   1493c:	bne	1460950 <tcgetattr@plt+0x145c880>
   14940:	blx	9d1aa <tcgetattr@plt+0x990da>
   14944:			; <UNDEFINED> instruction: 0xf7ff3801
   14948:	blls	343454 <tcgetattr@plt+0x33f384>
   1494c:	movwls	r4, #34332	; 0x861c
   14950:	ldrbcc	pc, [ip, #-1605]	; 0xfffff9bb	; <UNPREDICTABLE>
   14954:			; <UNDEFINED> instruction: 0xf85b9e08
   14958:	adcsmi	r3, r3, #5
   1495c:	cfldrdge	mvd15, [r4, #-252]	; 0xffffff04
   14960:			; <UNDEFINED> instruction: 0xf7fe4620
   14964:			; <UNDEFINED> instruction: 0xf85bfed9
   14968:			; <UNDEFINED> instruction: 0xf8db3005
   1496c:	stmdbls	ip, {r2, r4, sp}
   14970:	ldmdane	r1!, {r0, r1, r4, sl, lr}^
   14974:	stmdbcc	r1, {r0, r8, r9, fp, ip, sp}
   14978:	mrsls	r9, (UNDEF: 58)
   1497c:	suble	r2, fp, r0, lsl #24
   14980:			; <UNDEFINED> instruction: 0xf7ff9407
   14984:	andcs	fp, r0, pc, asr sl
   14988:	strmi	r9, [r4], -r7
   1498c:	mcr2	7, 6, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   14990:	cmpcc	ip, #72351744	; 0x4500000	; <UNPREDICTABLE>
   14994:			; <UNDEFINED> instruction: 0x2014f8db
   14998:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1499c:	ldrmi	r9, [r3], #-1041	; 0xfffffbef
   149a0:	blcc	799e4 <tcgetattr@plt+0x75914>
   149a4:	movwls	r9, #1044	; 0x414
   149a8:	mvnscc	pc, #79	; 0x4f
   149ac:	strls	r9, [ip], #-1035	; 0xfffffbf5
   149b0:	strmi	lr, [r8], #-2509	; 0xfffff633
   149b4:			; <UNDEFINED> instruction: 0xf7ff930a
   149b8:			; <UNDEFINED> instruction: 0xf85bba65
   149bc:	blx	dc9da <tcgetattr@plt+0xd890a>
   149c0:			; <UNDEFINED> instruction: 0xf7ff2000
   149c4:	blls	3c39b8 <tcgetattr@plt+0x3bf8e8>
   149c8:			; <UNDEFINED> instruction: 0xf7ff9304
   149cc:	vpadd.i8	d27, d2, d13
   149d0:	vrhadd.s8	d21, d18, d12
   149d4:			; <UNDEFINED> instruction: 0xf85b4258
   149d8:			; <UNDEFINED> instruction: 0xf85b1001
   149dc:	stcls	0, cr2, [r0], {2}
   149e0:			; <UNDEFINED> instruction: 0xf8db910b
   149e4:	stmdals	ip, {r2, r3, r4, ip}
   149e8:	tstls	pc, r1, lsl r2	; <UNPREDICTABLE>
   149ec:			; <UNDEFINED> instruction: 0xf8db1a24
   149f0:	stmdbls	r8, {r3, r4, sp}
   149f4:	cfstrsls	mvf9, [sl], {-0}
   149f8:	bne	839250 <tcgetattr@plt+0x835180>
   149fc:	stmdbcs	r0, {r1, r3, ip, pc}
   14a00:	bge	e51c04 <tcgetattr@plt+0xe4db34>
   14a04:			; <UNDEFINED> instruction: 0xf7ff9109
   14a08:	blls	24300c <tcgetattr@plt+0x23ef3c>
   14a0c:	movwls	r9, #62225	; 0xf311
   14a10:	movwls	r9, #37652	; 0x9314
   14a14:	blt	dd2a18 <tcgetattr@plt+0xdce948>
   14a18:	strls	r9, [fp], #-1031	; 0xfffffbf9
   14a1c:	blt	8d2a20 <tcgetattr@plt+0x8ce950>
   14a20:			; <UNDEFINED> instruction: 0x46281c59
   14a24:			; <UNDEFINED> instruction: 0xf7feb355
   14a28:			; <UNDEFINED> instruction: 0xf84bfe65
   14a2c:	stmdacs	r0, {r1, r2}
   14a30:	mrcge	4, 6, APSR_nzcv, cr2, cr15, {1}
   14a34:	ble	3e552c <tcgetattr@plt+0x3e145c>
   14a38:	msrpl	CPSR_s, fp, lsl #10
   14a3c:			; <UNDEFINED> instruction: 0x312c9807
   14a40:			; <UNDEFINED> instruction: 0xf014b1d4
   14a44:	svclt	0x000c0f07
   14a48:	andcs	r2, r0, #268435456	; 0x10000000
   14a4c:	ldrpl	r6, [sl, #-2059]	; 0xfffff7f5
   14a50:	addmi	r3, r4, #16777216	; 0x1000000
   14a54:	stmdavs	r8, {r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
   14a58:	movwcs	r9, #2567	; 0xa07
   14a5c:	ldrt	r5, [sl], #-1155	; 0xfffffb7d
   14a60:			; <UNDEFINED> instruction: 0xf0274658
   14a64:			; <UNDEFINED> instruction: 0x4620fdff
   14a68:			; <UNDEFINED> instruction: 0xf8dbe4cf
   14a6c:	bls	320ac4 <tcgetattr@plt+0x31c9f4>
   14a70:			; <UNDEFINED> instruction: 0xf47f4293
   14a74:	strt	sl, [r9], #3221	; 0xc95
   14a78:	strb	r4, [r7, r2, lsr #12]!
   14a7c:	mrc2	7, 1, pc, cr10, cr14, {7}
   14a80:	andeq	pc, r6, fp, asr #16
   14a84:			; <UNDEFINED> instruction: 0xf43f2800
   14a88:	strtmi	sl, [ip], -r7, lsr #29
   14a8c:			; <UNDEFINED> instruction: 0xf04fe7d4
   14a90:	movwls	r3, #41983	; 0xa3ff
   14a94:	bllt	fe312a98 <tcgetattr@plt+0xfe30e9c8>
   14a98:	blls	326ef8 <tcgetattr@plt+0x322e28>
   14a9c:	blcc	65c88 <tcgetattr@plt+0x61bb8>
   14aa0:			; <UNDEFINED> instruction: 0xf7f2930a
   14aa4:	blls	2934a0 <tcgetattr@plt+0x28f3d0>
   14aa8:			; <UNDEFINED> instruction: 0xf7ff9308
   14aac:			; <UNDEFINED> instruction: 0xf04fb9eb
   14ab0:			; <UNDEFINED> instruction: 0xf8ca39ff
   14ab4:			; <UNDEFINED> instruction: 0xf7ff4008
   14ab8:			; <UNDEFINED> instruction: 0xf8ddbb07
   14abc:			; <UNDEFINED> instruction: 0xf8cab008
   14ac0:			; <UNDEFINED> instruction: 0xe6574014
   14ac4:			; <UNDEFINED> instruction: 0xf04f461c
   14ac8:			; <UNDEFINED> instruction: 0xf8ca39ff
   14acc:			; <UNDEFINED> instruction: 0xf7ff3010
   14ad0:			; <UNDEFINED> instruction: 0x464cbb1d
   14ad4:	andls	pc, r4, sl, asr #17
   14ad8:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   14adc:	blt	ff912ae0 <tcgetattr@plt+0xff90ea10>
   14ae0:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   14ae4:	andcc	pc, ip, sl, asr #17
   14ae8:	blt	12aec <tcgetattr@plt+0xea1c>
   14aec:	ldrtmi	r9, [r2], -sp, lsl #22
   14af0:	bllt	1492af4 <tcgetattr@plt+0x148ea24>
   14af4:	andeq	ip, r2, r8, asr #24
   14af8:	mvnsmi	lr, sp, lsr #18
   14afc:	strmi	pc, [ip], r7, asr #4
   14b00:	stmibpl	r0, {r0, r2, r9, sl, lr}
   14b04:	vand	<illegal reg q13.5>, <illegal reg q11.5>, q0
   14b08:	stmiapl	fp!, {r2, r4, r7, r8, r9, lr}^
   14b0c:	vldrle	d2, [r3, #-0]
   14b10:	strbmi	pc, [r9, r5, lsl #10]!	; <UNPREDICTABLE>
   14b14:	ldrcc	r4, [r4, -lr, lsr #8]
   14b18:			; <UNDEFINED> instruction: 0xf04f2400
   14b1c:	and	r0, r0, r8, lsl r8
   14b20:	blx	22ebea <tcgetattr@plt+0x22ab1a>
   14b24:			; <UNDEFINED> instruction: 0xf7fe0004
   14b28:	ldmdavs	fp!, {r0, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   14b2c:	adcmi	r3, r3, #16777216	; 0x1000000
   14b30:	vfma.f32	<illegal reg q14.5>, <illegal reg q11.5>, q11
   14b34:	stmiapl	r8!, {r2, r3, r7, r8, r9, lr}^
   14b38:	svc	0x003cf7ee
   14b3c:	ldrmi	pc, [ip], r7, asr #4
   14b40:	orrmi	pc, ip, #1879048196	; 0x70000004
   14b44:	strcs	r5, [r0], #-2472	; 0xfffff658
   14b48:	addsmi	pc, r0, #1879048196	; 0x70000004
   14b4c:	vhadd.s8	<illegal reg q10.5>, <illegal reg q11.5>, q14
   14b50:	umlalpl	r4, ip, r4, r3
   14b54:	biclt	r5, r8, ip, ror #1
   14b58:	orrsmi	pc, r8, #1879048196	; 0x70000004
   14b5c:	adcmi	r5, r3, #15400960	; 0xeb0000
   14b60:			; <UNDEFINED> instruction: 0xf505dd12
   14b64:	strtmi	r4, [lr], #-2025	; 0xfffff817
   14b68:			; <UNDEFINED> instruction: 0xf04f3718
   14b6c:	and	r0, r0, r8, lsl r8
   14b70:	blx	22ec3a <tcgetattr@plt+0x22ab6a>
   14b74:			; <UNDEFINED> instruction: 0xf7fe0004
   14b78:	ldmdavs	fp!, {r0, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   14b7c:	adcmi	r3, r3, #16777216	; 0x1000000
   14b80:	vfma.f32	<illegal reg q14.5>, <illegal reg q11.5>, q11
   14b84:	stmiapl	r8!, {r2, r3, r4, r7, r8, r9, lr}^
   14b88:	svc	0x0014f7ee
   14b8c:	addsmi	pc, ip, r7, asr #4
   14b90:	asrmi	pc, r7, #4	; <UNPREDICTABLE>
   14b94:	addsmi	pc, r8, #1879048196	; 0x70000004
   14b98:	eorpl	r2, fp, r0, lsl #6
   14b9c:	adcpl	r5, fp, fp, rrx
   14ba0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   14ba4:	mvnsmi	lr, #737280	; 0xb4000
   14ba8:	orrmi	pc, r8, #1879048196	; 0x70000004
   14bac:	strmi	r5, [r4], -r3, asr #17
   14bb0:	vand	d27, d23, d19
   14bb4:	vand	d20, d23, d0
   14bb8:	vqsub.s8	d20, d23, d4
   14bbc:			; <UNDEFINED> instruction: 0xf6454398
   14bc0:	stmdapl	r1, {r2, r3, r4, r6, r8, sl, ip, sp}^
   14bc4:	stmiapl	r3, {r1, r7, fp, ip, lr}^
   14bc8:	cmnpl	r0, r0
   14bcc:	strtmi	r6, [r0], -r0, ror #2
   14bd0:			; <UNDEFINED> instruction: 0xf856f7ff
   14bd4:	orrmi	pc, r8, #1879048196	; 0x70000004
   14bd8:	rscpl	r2, r2, r1, lsl #4
   14bdc:	mvnshi	lr, #12386304	; 0xbd0000
   14be0:			; <UNDEFINED> instruction: 0xff8af7ff
   14be4:	addmi	pc, ip, #1879048196	; 0x70000004
   14be8:	orrpl	pc, ip, r2, asr #4
   14bec:	stmdapl	r3!, {r0, r2, r5, r7, fp, ip, lr}^
   14bf0:	ldrmi	pc, [r0, r7, asr #4]
   14bf4:	ldmibmi	r4, {r0, r1, r2, r6, r9, ip, sp, lr, pc}
   14bf8:	cdpmi	2, 9, cr15, cr8, cr7, {2}
   14bfc:			; <UNDEFINED> instruction: 0xf6455065
   14c00:	adcpl	r3, r3, ip, asr r8
   14c04:	ldrmi	pc, [ip], r7, asr #4
   14c08:			; <UNDEFINED> instruction: 0xf64559e2
   14c0c:			; <UNDEFINED> instruction: 0xf8543c68
   14c10:	vhadd.s8	d19, d7, d9
   14c14:	stmdbvs	r1!, {r5, r7, lr}
   14c18:	strbcc	pc, [r0, #-1605]!	; 0xfffff9bb	; <UNPREDICTABLE>
   14c1c:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   14c20:			; <UNDEFINED> instruction: 0xf85451e1
   14c24:	cmnvs	r3, lr
   14c28:	andcc	pc, r8, r4, asr r8	; <UNPREDICTABLE>
   14c2c:	andcs	pc, r9, r4, asr #16
   14c30:	andvc	pc, r8, r4, asr #16
   14c34:			; <UNDEFINED> instruction: 0xf84459a7
   14c38:			; <UNDEFINED> instruction: 0xf854300e
   14c3c:			; <UNDEFINED> instruction: 0xf844e00c
   14c40:	stmdbpl	r7!, {r2, r3, ip, sp, lr}^
   14c44:	and	pc, r6, r4, asr #16
   14c48:	cmnpl	r6, r6, lsr #16
   14c4c:	ldr	r5, [lr, r7, lsr #32]!
   14c50:	svcmi	0x00f8e92d
   14c54:	strmi	pc, [r8, #583]	; 0x247
   14c58:	blcs	2b16c <tcgetattr@plt+0x2709c>
   14c5c:	vhadd.s8	<illegal reg q14.5>, <illegal reg q3.5>, q1
   14c60:	vhsub.s8	d20, d18, d12
   14c64:	stmpl	r3, {r2, r3, r7, sl, fp, ip, lr}
   14c68:	ldrmi	pc, [r0, r7, asr #4]
   14c6c:	andne	pc, ip, r0, asr r8	; <UNPREDICTABLE>
   14c70:	ldmibmi	r8, {r0, r1, r2, r6, r9, ip, sp, lr, pc}
   14c74:	blmi	fe551598 <tcgetattr@plt+0xfe54d4c8>
   14c78:	cdpmi	2, 9, cr15, cr12, cr7, {2}
   14c7c:	andcc	pc, ip, r0, asr #16
   14c80:	bcc	175259c <tcgetattr@plt+0x174e4cc>
   14c84:			; <UNDEFINED> instruction: 0xf6455081
   14c88:	stmibpl	r2, {r5, r6, sl, fp, ip, sp}^
   14c8c:	stmdacc	r8!, {r0, r2, r6, r9, sl, ip, sp, lr, pc}^
   14c90:	vmla.i8	d22, d7, d1
   14c94:			; <UNDEFINED> instruction: 0xf85046a0
   14c98:	strmi	r3, [r4], -fp
   14c9c:	bicpl	r6, r1, r2, lsl #2
   14ca0:			; <UNDEFINED> instruction: 0xf8506942
   14ca4:	cmpvs	r3, r9
   14ca8:	andcc	pc, sl, r0, asr r8	; <UNPREDICTABLE>
   14cac:	andcs	pc, fp, r0, asr #16
   14cb0:	andvc	pc, sl, r0, asr #16
   14cb4:	andvc	pc, lr, r0, asr r8	; <UNPREDICTABLE>
   14cb8:	andcc	pc, r9, r0, asr #16
   14cbc:	andls	pc, r8, r0, asr r8	; <UNPREDICTABLE>
   14cc0:	andvc	pc, r8, r0, asr #16
   14cc4:	andhi	pc, ip, r0, asr r8	; <UNPREDICTABLE>
   14cc8:			; <UNDEFINED> instruction: 0xf8405987
   14ccc:			; <UNDEFINED> instruction: 0xf840900e
   14cd0:			; <UNDEFINED> instruction: 0xf840700c
   14cd4:			; <UNDEFINED> instruction: 0xf7fe8006
   14cd8:			; <UNDEFINED> instruction: 0x4620ffd3
   14cdc:			; <UNDEFINED> instruction: 0xff0cf7ff
   14ce0:	cmnpl	r3, r0, lsl #6
   14ce4:	svchi	0x00f8e8bd
   14ce8:	blmi	14a7634 <tcgetattr@plt+0x14a3564>
   14cec:	ldrblt	r4, [r0, #1146]!	; 0x47a
   14cf0:	ldmpl	r3, {r0, r3, r4, r7, ip, sp, pc}^
   14cf4:	ldmdavs	fp, {r4, r6, sl, fp, lr}
   14cf8:			; <UNDEFINED> instruction: 0xf04f9317
   14cfc:	blmi	13d5904 <tcgetattr@plt+0x13d1834>
   14d00:	stmiapl	r7!, {r2, r3, r4, r5, r6, sl, lr}^
   14d04:			; <UNDEFINED> instruction: 0xf7fe6838
   14d08:	blmi	1392ebc <tcgetattr@plt+0x138edec>
   14d0c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   14d10:			; <UNDEFINED> instruction: 0xf88af7fe
   14d14:			; <UNDEFINED> instruction: 0xf6404b4b
   14d18:	stmiapl	r5!, {r0, r8}^
   14d1c:			; <UNDEFINED> instruction: 0xf7ee4628
   14d20:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   14d24:	blmi	124b9c8 <tcgetattr@plt+0x12478f8>
   14d28:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
   14d2c:	cmple	r8, r0, lsl #28
   14d30:			; <UNDEFINED> instruction: 0xf7fe4628
   14d34:	stmdbmi	r5, {r0, r3, fp, ip, sp, lr, pc}^
   14d38:			; <UNDEFINED> instruction: 0x46024479
   14d3c:			; <UNDEFINED> instruction: 0xf7f24630
   14d40:	strtmi	pc, [r9], -pc, lsr #18
   14d44:	andcs	r4, r3, sl, ror #12
   14d48:	svc	0x0006f7ee
   14d4c:	blle	161ed54 <tcgetattr@plt+0x161ac84>
   14d50:	bls	1aee44 <tcgetattr@plt+0x1aad74>
   14d54:			; <UNDEFINED> instruction: 0xd14f429a
   14d58:	ldrtmi	r9, [r0], -r4, lsl #22
   14d5c:	mvnvc	pc, #50331648	; 0x3000000
   14d60:	svcvc	0x00c0f5b3
   14d64:	ldmdbmi	sl!, {r0, r1, ip, lr, pc}
   14d68:			; <UNDEFINED> instruction: 0xf7f24479
   14d6c:	ldmdbmi	r9!, {r0, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   14d70:			; <UNDEFINED> instruction: 0xf7f24479
   14d74:			; <UNDEFINED> instruction: 0x4628f9b5
   14d78:	cdp	7, 11, cr15, cr2, cr14, {7}
   14d7c:	blmi	de765c <tcgetattr@plt+0xde358c>
   14d80:	stmiapl	r1!, {r3, r5, r9, sl, lr}
   14d84:	stmdavs	fp, {r1, r5, r6, r7, fp, ip, lr}
   14d88:	blcs	2edd4 <tcgetattr@plt+0x2ad04>
   14d8c:			; <UNDEFINED> instruction: 0xf44fbf14
   14d90:	vst2.<illegal width 64>	{d23-d26}, [pc :128], r0
   14d94:	stmdbcs	r0, {r6, r7, r8, r9, ip, sp, lr}
   14d98:	ldrmi	fp, [r9], -ip, lsl #30
   14d9c:	tsteq	r1, r3, asr #32	; <UNPREDICTABLE>
   14da0:	ldmdb	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14da4:	blle	cdedac <tcgetattr@plt+0xcdacdc>
   14da8:	vst1.8	{d18-d21}, [pc], r0
   14dac:	strtmi	r6, [r8], -r0, lsl #2
   14db0:	svc	0x00a0f7ee
   14db4:	blle	c5c5d4 <tcgetattr@plt+0xc58504>
   14db8:	stmiapl	r3!, {r0, r3, r5, r8, r9, fp, lr}^
   14dbc:			; <UNDEFINED> instruction: 0xf7fe6818
   14dc0:	blmi	a52e04 <tcgetattr@plt+0xa4ed34>
   14dc4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   14dc8:			; <UNDEFINED> instruction: 0xf82ef7fe
   14dcc:	blmi	66766c <tcgetattr@plt+0x66359c>
   14dd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14dd4:	blls	5eee44 <tcgetattr@plt+0x5ead74>
   14dd8:	qsuble	r4, sl, r7
   14ddc:	andslt	r4, r9, r0, lsr r6
   14de0:	blmi	8c45a8 <tcgetattr@plt+0x8c04d8>
   14de4:	stmiapl	r3!, {r0, r8, sp}^
   14de8:			; <UNDEFINED> instruction: 0xf8d3681b
   14dec:			; <UNDEFINED> instruction: 0xf7fe0258
   14df0:	andcs	pc, fp, pc, asr #16
   14df4:	mrc2	7, 1, pc, cr8, cr1, {7}
   14df8:			; <UNDEFINED> instruction: 0x4630491d
   14dfc:			; <UNDEFINED> instruction: 0xf7f24479
   14e00:			; <UNDEFINED> instruction: 0xf7eef96f
   14e04:	ldmdbmi	fp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   14e08:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   14e0c:			; <UNDEFINED> instruction: 0xf968f7f2
   14e10:			; <UNDEFINED> instruction: 0x462a4919
   14e14:	ldrbtmi	r2, [r9], #-0
   14e18:			; <UNDEFINED> instruction: 0xf962f7f2
   14e1c:	svc	0x00e2f7ee
   14e20:			; <UNDEFINED> instruction: 0x462a4916
   14e24:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   14e28:			; <UNDEFINED> instruction: 0xf95af7f2
   14e2c:	cdp	7, 4, cr15, cr6, cr14, {7}
   14e30:	andeq	r3, r4, r8, asr sp
   14e34:	andeq	r0, r0, r0, asr #6
   14e38:	andeq	r3, r4, r4, asr #26
   14e3c:	andeq	r0, r0, r4, asr r5
   14e40:	andeq	r0, r0, r8, lsl #6
   14e44:	andeq	r0, r0, r0, asr #10
   14e48:	andeq	r0, r0, r4, lsl r5
   14e4c:	strdeq	ip, [r2], -r0
   14e50:	andeq	ip, r2, ip, lsr sl
   14e54:	andeq	ip, r2, r4, lsl sl
   14e58:	andeq	r0, r0, ip, ror r5
   14e5c:	andeq	r0, r0, r0, lsr #7
   14e60:	andeq	r0, r0, r0, lsl #11
   14e64:	ldrdeq	r0, [r0], -r8
   14e68:	andeq	r3, r4, r4, ror ip
   14e6c:	andeq	r0, r0, r8, ror #6
   14e70:	andeq	ip, r2, r0, ror #18
   14e74:	andeq	ip, r2, ip, asr #18
   14e78:	andeq	ip, r2, r2, lsr #19
   14e7c:	andeq	ip, r2, r8, lsr #19
   14e80:	andcs	r4, r0, #18432	; 0x4800
   14e84:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   14e88:			; <UNDEFINED> instruction: 0xf6404c11
   14e8c:	strmi	r0, [r5], -r1, lsl #2
   14e90:			; <UNDEFINED> instruction: 0x4630591e
   14e94:			; <UNDEFINED> instruction: 0xf88af7fb
   14e98:	ble	41c6b0 <tcgetattr@plt+0x4185e0>
   14e9c:	ldrbtcc	pc, [pc], #79	; 14ea4 <tcgetattr@plt+0x10dd4>	; <UNPREDICTABLE>
   14ea0:	strtmi	fp, [r0], -sp, lsl #18
   14ea4:			; <UNDEFINED> instruction: 0xf7eebd70
   14ea8:	stmdbmi	sl, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   14eac:			; <UNDEFINED> instruction: 0xf04f4632
   14eb0:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   14eb4:			; <UNDEFINED> instruction: 0xf7f26800
   14eb8:			; <UNDEFINED> instruction: 0x4620f873
   14ebc:	andcs	fp, r0, #112, 26	; 0x1c00
   14ec0:			; <UNDEFINED> instruction: 0xf7ee2104
   14ec4:			; <UNDEFINED> instruction: 0x4620efb0
   14ec8:	svclt	0x0000bd70
   14ecc:			; <UNDEFINED> instruction: 0x00043bbe
   14ed0:	andeq	r0, r0, r0, asr #10
   14ed4:	muleq	r2, r2, r9
   14ed8:	blmi	faefe8 <tcgetattr@plt+0xfaaf18>
   14edc:	ldrbtmi	r2, [fp], #-2562	; 0xfffff5fe
   14ee0:	ldrbmi	lr, [r0, sp, lsr #18]!
   14ee4:	subsle	r4, sp, r7, lsl #12
   14ee8:	vmul.i8	d20, d1, d27
   14eec:			; <UNDEFINED> instruction: 0xf857003c
   14ef0:			; <UNDEFINED> instruction: 0xf8539000
   14ef4:			; <UNDEFINED> instruction: 0xf8d88001
   14ef8:	stccs	0, cr4, [r0], {-0}
   14efc:	ldmdbmi	r7!, {r1, r2, r5, r6, ip, lr, pc}
   14f00:			; <UNDEFINED> instruction: 0x4623585e
   14f04:	and	r4, r2, r0, asr #12
   14f08:	blcs	267b0 <tcgetattr@plt+0x226e0>
   14f0c:			; <UNDEFINED> instruction: 0xf8d3d042
   14f10:			; <UNDEFINED> instruction: 0x461d1258
   14f14:	strbmi	r6, [r9, #-2075]	; 0xfffff7e5
   14f18:	strdvs	sp, [r3], -r6
   14f1c:			; <UNDEFINED> instruction: 0xf8d82300
   14f20:	eorvs	r4, fp, r0
   14f24:	stccs	0, cr6, [r0], {52}	; 0x34
   14f28:			; <UNDEFINED> instruction: 0xf507d04a
   14f2c:			; <UNDEFINED> instruction: 0xf10a5a84
   14f30:	and	r0, r1, r8, lsl sl
   14f34:	bicslt	r6, r4, r4, lsr r0
   14f38:	stmdavs	r4!, {r0, r2, r9, fp, sp}
   14f3c:	bcs	148f84 <tcgetattr@plt+0x144eb4>
   14f40:	bcs	c8fd4 <tcgetattr@plt+0xc4f04>
   14f44:			; <UNDEFINED> instruction: 0xf8dad1f6
   14f48:	blcs	160f50 <tcgetattr@plt+0x15ce80>
   14f4c:	blcs	148f74 <tcgetattr@plt+0x144ea4>
   14f50:	eorsvs	sp, r4, fp, lsl r0
   14f54:			; <UNDEFINED> instruction: 0xf8dab30c
   14f58:	stmdavs	r4!, {ip, sp}
   14f5c:	mvnsle	r2, r5, lsl #22
   14f60:			; <UNDEFINED> instruction: 0xf7f12004
   14f64:	ldmdavs	sl!, {r0, r1, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}^
   14f68:	stccs	0, cr6, [r0], {52}	; 0x34
   14f6c:	bcs	c9704 <tcgetattr@plt+0xc5634>
   14f70:	andpl	pc, r0, r8, asr #17
   14f74:	andsle	r6, r3, r5, lsr r0
   14f78:			; <UNDEFINED> instruction: 0xf021b10d
   14f7c:			; <UNDEFINED> instruction: 0x4648fc5d
   14f80:	pop	{r1, r4, r8, sp}
   14f84:			; <UNDEFINED> instruction: 0xf7fd47f0
   14f88:	andcs	fp, r2, r3, lsl #31
   14f8c:	mcr2	7, 1, pc, cr10, cr1, {7}	; <UNPREDICTABLE>
   14f90:			; <UNDEFINED> instruction: 0xe7cf687a
   14f94:	eorsvs	r4, r4, sp, lsl r6
   14f98:			; <UNDEFINED> instruction: 0xf8c8e7c7
   14f9c:	eorsvs	r5, r5, r0
   14fa0:			; <UNDEFINED> instruction: 0x87f0e8bd
   14fa4:	stmdbmi	ip, {r0, r2, r3, fp, lr}
   14fa8:			; <UNDEFINED> instruction: 0xf853581e
   14fac:	ldmdavs	r3!, {r0, pc}
   14fb0:	ldrdmi	pc, [r0], -r8
   14fb4:	subsls	pc, r8, #13828096	; 0xd30000
   14fb8:			; <UNDEFINED> instruction: 0xd1a22c00
   14fbc:			; <UNDEFINED> instruction: 0xe7ef6034
   14fc0:			; <UNDEFINED> instruction: 0xf8c82a02
   14fc4:	eorsvs	r5, r5, r0
   14fc8:	ubfx	sp, r7, #3, #10
   14fcc:	ldmpl	fp, {r0, r1, r9, fp, lr}
   14fd0:	bfi	r6, ip, #0, #21
   14fd4:	andeq	r3, r4, r6, ror #22
   14fd8:	andeq	r0, r0, ip, ror r5
   14fdc:	andeq	r0, r0, r8, ror #6
   14fe0:	strdcs	fp, [r1, -r0]
   14fe4:	addslt	r4, pc, r0, lsr ip	; <UNPREDICTABLE>
   14fe8:			; <UNDEFINED> instruction: 0x46064b30
   14fec:	andcs	r4, r0, #124, 8	; 0x7c000000
   14ff0:	stmiapl	r3!, {r3, r9, sl, lr}^
   14ff4:	ldmdavs	fp, {r1, r2, r3, r5, sl, fp, lr}
   14ff8:			; <UNDEFINED> instruction: 0xf04f931d
   14ffc:			; <UNDEFINED> instruction: 0xf7ee0300
   15000:	ldrbtmi	lr, [ip], #-4090	; 0xfffff006
   15004:	blle	119c820 <tcgetattr@plt+0x1198750>
   15008:	andcs	r4, r1, #43008	; 0xa800
   1500c:	andcs	pc, r4, sp, lsr #17
   15010:	andeq	pc, r6, sp, lsl #2
   15014:	stmiapl	r7!, {r2, r3, r5, r6, r9, sp}^
   15018:			; <UNDEFINED> instruction: 0xf7ee4639
   1501c:	blmi	9d0cb4 <tcgetattr@plt+0x9ccbe4>
   15020:			; <UNDEFINED> instruction: 0xf88d2200
   15024:	stmiapl	r3!, {r0, r4, r5, r6, sp}^
   15028:			; <UNDEFINED> instruction: 0xf7fd6818
   1502c:	blmi	914b98 <tcgetattr@plt+0x910ac8>
   15030:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   15034:	mrc2	7, 7, pc, cr8, cr13, {7}
   15038:			; <UNDEFINED> instruction: 0xf7ee4638
   1503c:	stmdbge	r1, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
   15040:	strtmi	r1, [r8], -r2, lsl #25
   15044:	ldmda	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15048:	andsle	r3, r4, r1
   1504c:	stmiapl	r3!, {r2, r3, r4, r8, r9, fp, lr}^
   15050:			; <UNDEFINED> instruction: 0xf7fd6818
   15054:	blmi	714b70 <tcgetattr@plt+0x710aa0>
   15058:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1505c:	mcr2	7, 7, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
   15060:	blmi	4a78cc <tcgetattr@plt+0x4a37fc>
   15064:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15068:	blls	76f0d8 <tcgetattr@plt+0x76b008>
   1506c:	tstle	r9, sl, asr r0
   15070:	andslt	r4, pc, r8, lsr #12
   15074:	stmdblt	lr!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   15078:			; <UNDEFINED> instruction: 0xf04f4628
   1507c:			; <UNDEFINED> instruction: 0xf7ef35ff
   15080:	strb	lr, [r3, r4, lsl #16]!
   15084:	cdp	7, 10, cr15, cr14, cr14, {7}
   15088:			; <UNDEFINED> instruction: 0x463a4910
   1508c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   15090:			; <UNDEFINED> instruction: 0xff86f7f1
   15094:			; <UNDEFINED> instruction: 0xf7eee7f0
   15098:	stmdbmi	sp, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
   1509c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   150a0:			; <UNDEFINED> instruction: 0xf81ef7f2
   150a4:	stc	7, cr15, [sl, #-952]	; 0xfffffc48
   150a8:	andeq	r3, r4, r8, asr sl
   150ac:	andeq	r0, r0, r0, asr #6
   150b0:	andeq	r3, r4, r2, asr #20
   150b4:	andeq	r0, r0, r0, asr #10
   150b8:	andeq	r0, r0, r4, asr r5
   150bc:	andeq	r0, r0, r8, lsl #6
   150c0:	andeq	r0, r0, r0, lsl #11
   150c4:	ldrdeq	r0, [r0], -r8
   150c8:	andeq	r3, r4, r0, ror #19
   150cc:	andeq	ip, r2, r8, asr r7
   150d0:	andeq	ip, r2, r0, asr #14
   150d4:	mvnsmi	lr, #737280	; 0xb4000
   150d8:	stfmie	f2, [sl], #-4
   150dc:	blmi	1ac13b8 <tcgetattr@plt+0x1abd2e8>
   150e0:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
   150e4:	stmiapl	r3!, {r3, r9, sl, lr}^
   150e8:	ldmdavs	fp, {r3, r5, r6, sl, fp, lr}
   150ec:			; <UNDEFINED> instruction: 0xf04f9333
   150f0:			; <UNDEFINED> instruction: 0xf7ee0300
   150f4:	ldrbtmi	lr, [ip], #-3968	; 0xfffff080
   150f8:	vmull.p8	<illegal reg q8.5>, d0, d5
   150fc:	blmi	1935350 <tcgetattr@plt+0x1931280>
   15100:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15104:	subshi	pc, ip, sp, lsr #17
   15108:			; <UNDEFINED> instruction: 0xf10d226c
   1510c:	svcge	0x0017005e
   15110:	ldrtmi	r5, [r1], -r6, ror #17
   15114:	cdp	7, 10, cr15, cr6, cr14, {7}
   15118:	andcs	r4, r0, #96256	; 0x17800
   1511c:	sbccs	pc, r9, sp, lsl #17
   15120:	andls	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   15124:	ldrdeq	pc, [r0], -r9
   15128:	mrc2	7, 2, pc, cr10, cr13, {7}
   1512c:	stmiapl	r3!, {r1, r3, r4, r6, r8, r9, fp, lr}^
   15130:			; <UNDEFINED> instruction: 0xf7fd6818
   15134:			; <UNDEFINED> instruction: 0x4630fe79
   15138:	cdp	7, 1, cr15, cr4, cr14, {7}
   1513c:	stcne	6, cr4, [r2], {57}	; 0x39
   15140:			; <UNDEFINED> instruction: 0xf7ee4628
   15144:			; <UNDEFINED> instruction: 0x3001efb4
   15148:	blmi	15491f0 <tcgetattr@plt+0x1545120>
   1514c:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
   15150:	cmnle	sl, r0, lsl #26
   15154:			; <UNDEFINED> instruction: 0xf7fd4630
   15158:	ldmdbmi	r1, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   1515c:			; <UNDEFINED> instruction: 0x46024479
   15160:			; <UNDEFINED> instruction: 0xf7f14628
   15164:	shadd16mi	pc, r1, sp	; <UNPREDICTABLE>
   15168:	andcs	r4, r3, sl, ror #12
   1516c:	ldcl	7, cr15, [r4], #952	; 0x3b8
   15170:	blle	18df178 <tcgetattr@plt+0x18db0a8>
   15174:	ldrdcc	pc, [r0], -r9
   15178:	addsmi	r9, sl, #24576	; 0x6000
   1517c:	blls	1496e8 <tcgetattr@plt+0x145618>
   15180:	vst1.8	{d4-d6}, [r3 :128], r8
   15184:			; <UNDEFINED> instruction: 0xf5b373e0
   15188:	andle	r7, r3, r0, asr #31
   1518c:	ldrbtmi	r4, [r9], #-2373	; 0xfffff6bb
   15190:			; <UNDEFINED> instruction: 0xffa6f7f1
   15194:	ldrbtmi	r4, [r9], #-2372	; 0xfffff6bc
   15198:			; <UNDEFINED> instruction: 0xffa2f7f1
   1519c:			; <UNDEFINED> instruction: 0xf7ee4630
   151a0:	ldrtmi	lr, [r0], -r0, lsr #25
   151a4:	ldcl	7, cr15, [lr, #952]	; 0x3b8
   151a8:	stcne	6, cr4, [r2], {57}	; 0x39
   151ac:			; <UNDEFINED> instruction: 0xf7ee4628
   151b0:	andcc	lr, r1, r2, lsr lr
   151b4:	bmi	f8930c <tcgetattr@plt+0xf8523c>
   151b8:	blmi	f66a80 <tcgetattr@plt+0xf629b0>
   151bc:	stmiapl	r2!, {r0, r5, r7, fp, ip, lr}^
   151c0:	ldmdavs	r1, {r0, r1, r3, fp, sp, lr}
   151c4:	svclt	0x00142b00
   151c8:	mvnvc	pc, #1325400064	; 0x4f000000
   151cc:	bicvc	pc, r0, #1325400064	; 0x4f000000
   151d0:	svclt	0x000c2900
   151d4:			; <UNDEFINED> instruction: 0xf0434619
   151d8:			; <UNDEFINED> instruction: 0xf7ee0101
   151dc:	tstcs	r5, r6, lsr #30
   151e0:			; <UNDEFINED> instruction: 0xf7ee4628
   151e4:			; <UNDEFINED> instruction: 0x3001eebe
   151e8:			; <UNDEFINED> instruction: 0xf7eed042
   151ec:	smlatbcs	r8, sl, sp, lr
   151f0:	strtmi	r4, [r8], -r2, lsl #12
   151f4:	cdp	7, 1, cr15, cr6, cr14, {7}
   151f8:	stmiapl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
   151fc:			; <UNDEFINED> instruction: 0xf7fd6818
   15200:	blmi	b949c4 <tcgetattr@plt+0xb908f4>
   15204:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   15208:	mcr2	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   1520c:	blmi	7a7ac0 <tcgetattr@plt+0x7a39f0>
   15210:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15214:	blls	cef284 <tcgetattr@plt+0xceb1b4>
   15218:	teqle	r0, sl, asr r0
   1521c:	eorslt	r4, r5, r8, lsr #12
   15220:	mvnshi	lr, #12386304	; 0xbd0000
   15224:	ldcl	7, cr15, [lr, #952]	; 0x3b8
   15228:	ldrbtmi	r4, [r9], #-2341	; 0xfffff6db
   1522c:			; <UNDEFINED> instruction: 0xf7f16800
   15230:	stmdbmi	r4!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   15234:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   15238:			; <UNDEFINED> instruction: 0xff52f7f1
   1523c:	ldcl	7, cr15, [r2, #952]	; 0x3b8
   15240:	ldrbtmi	r4, [r9], #-2337	; 0xfffff6df
   15244:			; <UNDEFINED> instruction: 0xf7f16800
   15248:	blmi	854f7c <tcgetattr@plt+0x850eac>
   1524c:	stmiapl	r3!, {r0, r6, r9, sl, lr}^
   15250:			; <UNDEFINED> instruction: 0xf8d3681b
   15254:			; <UNDEFINED> instruction: 0xf7fd0258
   15258:	andcs	pc, fp, fp, lsl lr	; <UNPREDICTABLE>
   1525c:	stc2	7, cr15, [r4], {241}	; 0xf1
   15260:	stcl	7, cr15, [r0, #952]	; 0x3b8
   15264:			; <UNDEFINED> instruction: 0x4632491a
   15268:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   1526c:			; <UNDEFINED> instruction: 0xff38f7f1
   15270:	ldc	7, cr15, [r8, #952]!	; 0x3b8
   15274:	ldrbtmi	r4, [r9], #-2327	; 0xfffff6e9
   15278:			; <UNDEFINED> instruction: 0xf7f16800
   1527c:			; <UNDEFINED> instruction: 0xf7eeff31
   15280:	svclt	0x0000ec1e
   15284:	andeq	r3, r4, r2, ror #18
   15288:	andeq	r0, r0, r0, asr #6
   1528c:	andeq	r3, r4, lr, asr #18
   15290:	andeq	r0, r0, r0, asr #10
   15294:	andeq	r0, r0, r4, asr r5
   15298:	andeq	r0, r0, r8, lsl #6
   1529c:	andeq	r0, r0, r4, lsl r5
   152a0:	andeq	ip, r2, ip, asr #11
   152a4:	andeq	ip, r2, r6, lsl r6
   152a8:	andeq	ip, r2, lr, ror #11
   152ac:	andeq	r0, r0, ip, ror r5
   152b0:	andeq	r0, r0, r0, lsr #7
   152b4:	andeq	r0, r0, r0, lsl #11
   152b8:	ldrdeq	r0, [r0], -r8
   152bc:	andeq	r3, r4, r4, lsr r8
   152c0:			; <UNDEFINED> instruction: 0x0002c5b2
   152c4:	andeq	ip, r2, r6, lsr #10
   152c8:	andeq	ip, r2, r2, lsl r5
   152cc:	andeq	r0, r0, r8, ror #6
   152d0:	andeq	ip, r2, r8, lsl #11
   152d4:	andeq	ip, r2, r6, lsl #11
   152d8:	vqrshl.s8	d27, d24, d3
   152dc:	ldcmi	0, cr0, [r1, #-576]	; 0xfffffdc0
   152e0:			; <UNDEFINED> instruction: 0xf7ee447d
   152e4:	asrslt	lr, ip, #25
   152e8:	strmi	r4, [r4], -pc, lsl #18
   152ec:	vcgt.s8	d18, d3, d0
   152f0:			; <UNDEFINED> instruction: 0xf8400258
   152f4:	ldrbtmi	r3, [r9], #-2872	; 0xfffff4c8
   152f8:	bl	1ed32b8 <tcgetattr@plt+0x1ecf1e8>
   152fc:	blmi	327b30 <tcgetattr@plt+0x323a60>
   15300:	stmiapl	sl!, {r2, r3, fp, lr}
   15304:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   15308:	stmib	r2, {r1, r4, fp, sp, lr}^
   1530c:	pop	{r0, r1, r2, r4, r5, sl, ip, sp}
   15310:			; <UNDEFINED> instruction: 0xf01e4038
   15314:	blmi	2439f8 <tcgetattr@plt+0x23f928>
   15318:	stmiapl	sl!, {r3, r8, fp, lr}^
   1531c:			; <UNDEFINED> instruction: 0xf7f14479
   15320:	svclt	0x0000fedf
   15324:	andeq	r3, r4, r4, ror #14
   15328:	ldrdeq	r8, [r4], -r6
   1532c:	andeq	r0, r0, r8, ror #6
   15330:	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
   15334:	strdeq	ip, [r2], -lr
   15338:	andeq	r0, r0, r4, lsr #7
   1533c:	andeq	sp, r2, r8, lsr #10
   15340:	svcmi	0x00f0e92d
   15344:	teqeq	ip, #268435460	; 0x10000004	; <UNPREDICTABLE>
   15348:	rscls	pc, ip, #14614528	; 0xdf0000
   1534c:	lfmpl	f7, 1, [ip, #-692]	; 0xfffffd4c
   15350:	ldrbtmi	r4, [r9], #2490	; 0x9ba
   15354:	ldrbtmi	r4, [r9], #-2746	; 0xfffff546
   15358:			; <UNDEFINED> instruction: 0xf8594cba
   1535c:	stmpl	sl, {r0, r1, ip, sp}
   15360:	blcs	fe6558 <tcgetattr@plt+0xfe2488>
   15364:	ldmdavs	r2, {r0, r1, r2, r3, r4, r9, sl, lr}
   15368:	ldrcs	pc, [r4, #-2253]	; 0xfffff733
   1536c:	andeq	pc, r0, #79	; 0x4f
   15370:	ldrcs	fp, [pc, -r8, lsr #31]!
   15374:	svclt	0x00dc2b00
   15378:	movwls	sl, #7045	; 0x1b85
   1537c:			; <UNDEFINED> instruction: 0xf509dd45
   15380:	vmla.i8	d5, d29, d2
   15384:			; <UNDEFINED> instruction: 0xf04f5512
   15388:			; <UNDEFINED> instruction: 0xf04f0b22
   1538c:			; <UNDEFINED> instruction: 0xf04f0a5c
   15390:	cdpge	8, 8, cr0, cr5, cr0, {1}
   15394:	strbmi	r9, [r8], -r1, lsl #12
   15398:	stcl	7, cr15, [r4], #952	; 0x3b8
   1539c:	mulcs	r0, r9, r8
   153a0:			; <UNDEFINED> instruction: 0xf8034633
   153a4:	bcs	43fb0 <tcgetattr@plt+0x3fee0>
   153a8:	adcmi	fp, fp, #24, 30	; 0x60
   153ac:			; <UNDEFINED> instruction: 0x464ed21c
   153b0:	ldrmi	lr, [r9], -r8
   153b4:	andvc	r3, sl, r1, lsl #6
   153b8:	svccs	0x0001f816
   153bc:	svclt	0x00182a00
   153c0:	andsle	r4, r1, #-1342177270	; 0xb000000a
   153c4:	mvnsle	r2, r2, lsr #20
   153c8:	stfeqd	f7, [r2], {3}
   153cc:			; <UNDEFINED> instruction: 0xf08045ac
   153d0:			; <UNDEFINED> instruction: 0x4619809b
   153d4:			; <UNDEFINED> instruction: 0xf8014663
   153d8:	andvc	sl, sl, r1, lsl #22
   153dc:	svccs	0x0001f816
   153e0:	svclt	0x00182a00
   153e4:	mvnle	r4, #-1342177270	; 0xb000000a
   153e8:			; <UNDEFINED> instruction: 0xf08042ab
   153ec:	svccc	0x0001808d
   153f0:	andeq	pc, r1, r0, lsl #2
   153f4:	strmi	r4, [r1], #1566	; 0x61e
   153f8:	bllt	d3418 <tcgetattr@plt+0xcf348>
   153fc:	andhi	pc, r1, r3, lsl #17
   15400:	bls	89b2c <tcgetattr@plt+0x85a5c>
   15404:	svclt	0x00184296
   15408:			; <UNDEFINED> instruction: 0xf50d705f
   1540c:			; <UNDEFINED> instruction: 0xf10d7b8a
   15410:	stmdals	r1, {r2, r4, r9, fp}
   15414:	cmpvc	r0, pc, asr #8	; <UNPREDICTABLE>
   15418:			; <UNDEFINED> instruction: 0x4652465b
   1541c:	cdp2	0, 0, cr15, cr10, cr14, {0}
   15420:	ldclle	8, cr2, [r6, #-0]
   15424:	ldrbtmi	r4, [sl], #-2696	; 0xfffff578
   15428:	addpl	pc, r0, #8388608	; 0x800000
   1542c:	andls	r3, r1, #8, 4	; 0x80000000
   15430:			; <UNDEFINED> instruction: 0xf0214610
   15434:	bls	94da8 <tcgetattr@plt+0x90cd8>
   15438:	ldrdhi	pc, [r0], -r0
   1543c:	svceq	0x0000f1b8
   15440:	rschi	pc, r4, r0
   15444:	ldrsbtcc	pc, [r8], -r8	; <UNPREDICTABLE>
   15448:	ldmdavc	fp, {r0, r1, r3, r4, r8, ip, sp, pc}
   1544c:			; <UNDEFINED> instruction: 0xf0402b00
   15450:	blmi	1fb57b4 <tcgetattr@plt+0x1fb16e4>
   15454:	movwls	r5, #10467	; 0x28e3
   15458:	movwls	r6, #6171	; 0x181b
   1545c:			; <UNDEFINED> instruction: 0xf0002b00
   15460:	bmi	1ef5698 <tcgetattr@plt+0x1ef15c8>
   15464:	stmiapl	r2!, {r0, r1, r3, r4, r5, r6, r8, r9, fp, lr}
   15468:	andls	r6, r3, #1507328	; 0x170000
   1546c:	eorvs	r5, pc, r5, ror #17
   15470:	mrcmi	1, 3, fp, cr9, cr15, {6}
   15474:	stmdbvs	r4, {r0, r2, r6, r9, sl, ip, sp, lr, pc}^
   15478:			; <UNDEFINED> instruction: 0x3608447e
   1547c:	ldmdavs	pc!, {r1, sp, lr, pc}	; <UNPREDICTABLE>
   15480:	cmnlt	pc, pc, lsr #32
   15484:	tsteq	r9, r7, lsl #22
   15488:			; <UNDEFINED> instruction: 0xf7ee4630
   1548c:	stmdacs	r0, {r2, r5, r9, fp, sp, lr, pc}
   15490:	bls	89c6c <tcgetattr@plt+0x85b9c>
   15494:	bcs	2f888 <tcgetattr@plt+0x2b7b8>
   15498:	tstlt	fp, r7, rrx
   1549c:	stmdblt	fp, {r0, r1, r3, r4, r6, fp, sp, lr}
   154a0:	eorvs	r2, fp, r0, lsl #6
   154a4:	blcs	3c0b0 <tcgetattr@plt+0x37fe0>
   154a8:	stmdami	ip!, {r0, r3, r4, r6, ip, lr, pc}^
   154ac:	movteq	pc, #16962	; 0x4242	; <UNPREDICTABLE>
   154b0:	cfstrdpl	mvd4, [r2], {120}	; 0x78
   154b4:	teqle	pc, r0, lsl #20
   154b8:	stmdacs	r0, {r3, r5, fp, sp, lr}
   154bc:	blmi	1a49690 <tcgetattr@plt+0x1a455c0>
   154c0:	ldrdcs	pc, [r0], -sl
   154c4:			; <UNDEFINED> instruction: 0xf8c658e6
   154c8:	bicslt	r8, r2, r0
   154cc:	stmdavs	fp!, {r0, r2, r5, r6, r8, fp, lr}
   154d0:	stmdapl	r5!, {r0, r2, r5, r6, r9, fp, lr}^
   154d4:	stmdavs	pc!, {r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   154d8:	blcs	2d588 <tcgetattr@plt+0x294b8>
   154dc:	stmdami	r3!, {r0, r1, r2, r3, r4, r5, r6, ip, lr, pc}^
   154e0:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   154e4:	stmdapl	r0!, {r1, r3, r4, r9, sl, fp, sp, lr}
   154e8:			; <UNDEFINED> instruction: 0xb12a6001
   154ec:	blcs	30e60 <tcgetattr@plt+0x2cd90>
   154f0:	ldmdavs	r3, {r0, r1, r4, r5, r6, r8, ip, lr, pc}
   154f4:	rsbsle	r2, r0, r0, lsl #22
   154f8:			; <UNDEFINED> instruction: 0x46504659
   154fc:			; <UNDEFINED> instruction: 0xffeaf01a
   15500:	movwcs	r6, #47	; 0x2f
   15504:	and	r6, r9, r3, lsr r0
   15508:	ldrbtmi	r4, [r9], #-2393	; 0xfffff6a7
   1550c:			; <UNDEFINED> instruction: 0xf7f12000
   15510:	blmi	1654a34 <tcgetattr@plt+0x1650964>
   15514:	rscscc	pc, pc, #79	; 0x4f
   15518:	andsvs	r5, sl, r3, ror #17
   1551c:	blmi	1227e7c <tcgetattr@plt+0x1223dac>
   15520:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15524:			; <UNDEFINED> instruction: 0xf8dd681a
   15528:	subsmi	r3, sl, r4, lsl r5
   1552c:	addhi	pc, r1, r0, asr #32
   15530:	lfmpl	f7, 1, [ip, #-52]	; 0xffffffcc
   15534:	svchi	0x00f0e8bd
   15538:	blcs	b6c04c <tcgetattr@plt+0xb67f7c>
   1553c:			; <UNDEFINED> instruction: 0xf500d04a
   15540:	andcc	r5, r4, r1
   15544:			; <UNDEFINED> instruction: 0xf924f00f
   15548:	blle	18df550 <tcgetattr@plt+0x18db480>
   1554c:	stmiapl	r3!, {r0, r1, r3, r6, r8, r9, fp, lr}^
   15550:			; <UNDEFINED> instruction: 0xf853681b
   15554:	blcs	215dc <tcgetattr@plt+0x1d50c>
   15558:	eorvs	sp, fp, ip, asr r0
   1555c:	blmi	124f420 <tcgetattr@plt+0x124b350>
   15560:	ldmdavs	r3!, {r1, r2, r5, r6, r7, fp, ip, lr}
   15564:	andsvs	r9, r3, r2, lsl #20
   15568:			; <UNDEFINED> instruction: 0xb10be79f
   1556c:	andls	r6, r1, #5898240	; 0x5a0000
   15570:	ldrmi	r9, [r1], -r2, lsl #20
   15574:	andvs	r9, sl, r1, lsl #20
   15578:	blmi	108f3bc <tcgetattr@plt+0x108b2ec>
   1557c:	blls	ab91c <tcgetattr@plt+0xa784c>
   15580:	andsvs	r6, r9, r1, lsr r8
   15584:	eorsle	r2, r0, r0, lsl #18
   15588:	strmi	r9, [fp], -r1, lsl #16
   1558c:	ldmdavs	fp, {r1, sp, lr, pc}
   15590:	movtlt	r2, #12289	; 0x3001
   15594:	ldrmi	r6, [r0, #2138]	; 0x85a
   15598:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1559c:	bls	c9698 <tcgetattr@plt+0xc55c8>
   155a0:	andsvs	r9, r3, r1, lsl #6
   155a4:	blls	cf320 <tcgetattr@plt+0xcb250>
   155a8:	tstlt	r3, fp, lsl r8
   155ac:	ldrmi	r6, [r0, #2138]	; 0x85a
   155b0:			; <UNDEFINED> instruction: 0xf8d8d035
   155b4:	blcs	216bc <tcgetattr@plt+0x1d5ec>
   155b8:	bmi	c4c1d0 <tcgetattr@plt+0xc48100>
   155bc:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   155c0:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   155c4:	eorvs	r2, r8, r0, lsl #2
   155c8:	ldc2l	0, cr15, [ip, #60]!	; 0x3c
   155cc:	stmdacs	r0, {r3, r5, sp, lr}
   155d0:	svcge	0x0075f47f
   155d4:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
   155d8:			; <UNDEFINED> instruction: 0x6002e7bf
   155dc:	bmi	90f414 <tcgetattr@plt+0x90b344>
   155e0:	andsvs	r5, r3, r2, lsr #17
   155e4:	bls	cf40c <tcgetattr@plt+0xcb33c>
   155e8:	bmi	66d63c <tcgetattr@plt+0x66956c>
   155ec:	stmiapl	r2!, {r0, r3, r4, r8, r9, fp, lr}
   155f0:	andls	r6, r3, #1507328	; 0x170000
   155f4:	eorvs	r5, pc, r5, ror #17
   155f8:			; <UNDEFINED> instruction: 0xf47f2f00
   155fc:			; <UNDEFINED> instruction: 0xe7b0af3a
   15600:	andcs	r4, r0, r0, lsr #18
   15604:			; <UNDEFINED> instruction: 0xf7f14479
   15608:	str	pc, [r2, fp, asr #25]
   1560c:			; <UNDEFINED> instruction: 0x4640491e
   15610:			; <UNDEFINED> instruction: 0xe7f84479
   15614:	ldrbtmi	r4, [r9], #-2333	; 0xfffff6e3
   15618:	tstls	r1, r8, ror r7
   1561c:			; <UNDEFINED> instruction: 0xf8d3e721
   15620:	bvs	16e1978 <tcgetattr@plt+0x16dd8a8>
   15624:	ldmibvs	fp, {r0, r1, r3, r4, r6, r9, fp, sp, lr}^
   15628:	blcs	2d6dc <tcgetattr@plt+0x2960c>
   1562c:	svcge	0x0047f47f
   15630:			; <UNDEFINED> instruction: 0xf7eee7bf
   15634:	svclt	0x0000ea44
   15638:	andeq	r8, r4, sl, ror r7
   1563c:	andeq	r3, r4, lr, ror #13
   15640:	andeq	r0, r0, r0, asr #6
   15644:	andeq	r3, r4, r4, ror #13
   15648:	andeq	r8, r4, r6, lsr #13
   1564c:	andeq	r0, r0, r8, ror #6
   15650:	andeq	r0, r0, ip, lsr r4
   15654:	andeq	r0, r0, ip, ror #6
   15658:	andeq	r8, r4, r4, asr r6
   1565c:	andeq	r8, r4, ip, lsl r6
   15660:	muleq	r0, r4, r5
   15664:	andeq	r0, r0, r8, lsr #6
   15668:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   1566c:	andeq	r0, r0, r8, asr r3
   15670:	andeq	ip, r2, lr, lsl #6
   15674:	muleq	r0, ip, r5
   15678:	andeq	r3, r4, r4, lsr #10
   1567c:	andeq	r0, r0, r4, lsl #9
   15680:	andeq	r0, r0, ip, ror r5
   15684:	andeq	ip, r2, ip, asr r2
   15688:	andeq	ip, r2, r4, lsr #4
   1568c:	muleq	r2, r6, r2
   15690:	svcmi	0x00f0e92d
   15694:	cfstr32pl	mvfx15, [r2, #692]	; 0x2b4
   15698:	strmi	fp, [r4], -r7, lsl #1
   1569c:			; <UNDEFINED> instruction: 0xf50d48fc
   156a0:	smlabbls	r2, r2, r3, r5
   156a4:	ldmibmi	fp!, {r2, r4, r8, r9, ip, sp}^
   156a8:	bmi	ffee6890 <tcgetattr@plt+0xffee27c0>
   156ac:	stmdapl	r1, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, lr}^
   156b0:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
   156b4:	andsvs	r6, r9, r9, lsl #16
   156b8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   156bc:	blcs	ef810 <tcgetattr@plt+0xeb740>
   156c0:	addshi	pc, r6, r0, asr #6
   156c4:	blcs	642dc <tcgetattr@plt+0x6020c>
   156c8:	addshi	pc, r4, r0, lsl #4
   156cc:	teqeq	ip, #268435460	; 0x10000004	; <UNPREDICTABLE>
   156d0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   156d4:	svccs	0x000158d7
   156d8:			; <UNDEFINED> instruction: 0x81a3f340
   156dc:	bmi	ffc67ea4 <tcgetattr@plt+0xffc63dd4>
   156e0:	stmdapl	r9!, {r0, r4, r5, r6, r7, r8, r9, fp, lr}^
   156e4:	stmiapl	r8!, {r1, r3, r5, r7, fp, ip, lr}^
   156e8:	ldmdavs	r3, {r0, r3, fp, sp, lr}
   156ec:	ldrdhi	pc, [r0], -r0
   156f0:			; <UNDEFINED> instruction: 0xf0004299
   156f4:			; <UNDEFINED> instruction: 0xf7fd8143
   156f8:	stmdacs	r0, {r0, r6, sl, fp, ip, sp, lr, pc}
   156fc:	adchi	pc, r9, r0, lsl #6
   15700:	stc2l	7, cr15, [ip], #-1012	; 0xfffffc0c
   15704:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
   15708:	orrhi	pc, fp, r0, asr #32
   1570c:			; <UNDEFINED> instruction: 0xf0001c63
   15710:			; <UNDEFINED> instruction: 0xf10d8084
   15714:	vst1.16	{d16-d17}, [pc :64], r4
   15718:	ldrtmi	r5, [r1], -r0, lsl #5
   1571c:			; <UNDEFINED> instruction: 0xf7ee4650
   15720:			; <UNDEFINED> instruction: 0xf7eeeb90
   15724:	strmi	lr, [r3], r0, ror #22
   15728:			; <UNDEFINED> instruction: 0xf8cb4620
   1572c:			; <UNDEFINED> instruction: 0xf00c6000
   15730:	andls	pc, r3, r3, ror #23
   15734:			; <UNDEFINED> instruction: 0xf0002800
   15738:			; <UNDEFINED> instruction: 0xf8db8148
   1573c:	blcs	4e1744 <tcgetattr@plt+0x4dd674>
   15740:			; <UNDEFINED> instruction: 0xf0009304
   15744:	ldmibmi	r9, {r0, r5, r8, pc}^
   15748:	tstcc	r8, r9, ror r4
   1574c:	stmia	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15750:			; <UNDEFINED> instruction: 0xf0402800
   15754:	strtmi	r8, [r2], r0, asr #2
   15758:	svceq	0x0000f1b9
   1575c:	addhi	pc, r3, r0, asr #32
   15760:	ldrbmi	sl, [r0], -r6, lsl #24
   15764:			; <UNDEFINED> instruction: 0xf0024621
   15768:	ldmibmi	r1, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   1576c:			; <UNDEFINED> instruction: 0x46534ad1
   15770:	strls	r4, [r1], #-1145	; 0xfffffb87
   15774:	addpl	pc, r0, r1, lsl #10
   15778:	andcc	r4, r8, sl, ror r4
   1577c:	strls	r3, [r0, -r8, lsl #2]
   15780:	stc2	0, cr15, [r6, #116]!	; 0x74
   15784:			; <UNDEFINED> instruction: 0xf0002800
   15788:	blmi	ff2f5ce4 <tcgetattr@plt+0xff2f1c14>
   1578c:	andls	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   15790:	stmiapl	ip!, {r1, r3, r6, r7, r8, r9, fp, lr}^
   15794:	blcs	2f828 <tcgetattr@plt+0x2b758>
   15798:			; <UNDEFINED> instruction: 0xf1b8bf18
   1579c:			; <UNDEFINED> instruction: 0xf0400f00
   157a0:			; <UNDEFINED> instruction: 0xf8d980b8
   157a4:	vhadd.s8	d18, d1, d0
   157a8:	vshl.s8	<illegal reg q9.5>, q12, <illegal reg q0.5>
   157ac:			; <UNDEFINED> instruction: 0xf502352c
   157b0:	ldmdbne	r1, {r0, r1, r2, r4, r7, ip, lr}^
   157b4:	ldmdbpl	r2, {r4, ip, sp}
   157b8:	blx	ff4517ca <tcgetattr@plt+0xff44d6fa>
   157bc:	ldrdcc	pc, [r0], -r9
   157c0:	ldrbcs	pc, [ip], #-577	; 0xfffffdbf	; <UNPREDICTABLE>
   157c4:	ldmdbpl	r8, {r0, r3, r4, r6, r8, fp, ip}
   157c8:	blx	fe4517da <tcgetattr@plt+0xfe44d70a>
   157cc:	ldrdcc	pc, [r0], -r9
   157d0:	andvs	pc, r0, #1325400064	; 0x4f000000
   157d4:	ldmdbpl	r8, {r2, r8, sp}
   157d8:	bl	953798 <tcgetattr@plt+0x94f6c8>
   157dc:			; <UNDEFINED> instruction: 0xf7eeb160
   157e0:	ldmibmi	r7!, {r1, r8, r9, fp, sp, lr, pc}
   157e4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   157e8:	blx	ff6d37b6 <tcgetattr@plt+0xff6cf6e6>
   157ec:	and	r2, r3, r0
   157f0:			; <UNDEFINED> instruction: 0xdc7e2b01
   157f4:	rscscc	pc, pc, pc, asr #32
   157f8:			; <UNDEFINED> instruction: 0xf50d49b2
   157fc:	bmi	fe96a60c <tcgetattr@plt+0xfe96653c>
   15800:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
   15804:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   15808:	subsmi	r6, r1, sl, lsl r8
   1580c:	teqhi	r7, r0, asr #32	; <UNPREDICTABLE>
   15810:	cfstr32pl	mvfx15, [r2, #52]	; 0x34
   15814:	pop	{r0, r1, r2, ip, sp, pc}
   15818:			; <UNDEFINED> instruction: 0xf8df8ff0
   1581c:	ldrtmi	fp, [r2], -ip, lsr #5
   15820:	tsteq	r2, r0, asr #12	; <UNPREDICTABLE>
   15824:			; <UNDEFINED> instruction: 0xf10b44fb
   15828:	ldrbmi	r0, [r8], -r8, lsl #22
   1582c:	blx	fefd381e <tcgetattr@plt+0xfefcf74e>
   15830:	beq	51ef8 <tcgetattr@plt+0x4de28>
   15834:			; <UNDEFINED> instruction: 0xf7eeda90
   15838:	stmibmi	r4!, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
   1583c:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
   15840:			; <UNDEFINED> instruction: 0xf7f16800
   15844:	ldrtmi	pc, [r8], -sp, lsr #23	; <UNPREDICTABLE>
   15848:			; <UNDEFINED> instruction: 0xf7fd2101
   1584c:	strtmi	pc, [r0], -r1, lsr #22
   15850:	ldrdcs	lr, [r0, -r2]
   15854:			; <UNDEFINED> instruction: 0xf7ee4638
   15858:			; <UNDEFINED> instruction: 0xf7fdea5c
   1585c:			; <UNDEFINED> instruction: 0xf7fdfba5
   15860:			; <UNDEFINED> instruction: 0x4606fbbd
   15864:	tstcs	r2, pc, asr #14
   15868:			; <UNDEFINED> instruction: 0xf7fd4638
   1586c:	blmi	fe4d44b8 <tcgetattr@plt+0xfe4d03e8>
   15870:			; <UNDEFINED> instruction: 0xf8559a02
   15874:			; <UNDEFINED> instruction: 0xf8d99003
   15878:	tstmi	r3, #0
   1587c:	adcshi	pc, ip, r0, asr #32
   15880:	fldmiaxmi	r4, {d4-d76}	;@ Deprecated
   15884:	stmiapl	fp!, {r2, r3, r4, r5, r6, sl, lr}^
   15888:	strpl	pc, [r0], #1284	; 0x504
   1588c:	ldmdavs	r9, {r3, sl, ip, sp}
   15890:			; <UNDEFINED> instruction: 0xf7ee4620
   15894:	stmdacs	r0, {r5, fp, sp, lr, pc}
   15898:	stfged	f5, [r6], {84}	; 0x54
   1589c:	ldrbmi	r4, [r0], -lr, lsl #29
   158a0:			; <UNDEFINED> instruction: 0x4621447e
   158a4:	blx	fd18b6 <tcgetattr@plt+0xfcd7e6>
   158a8:	addpl	pc, r3, #25165824	; 0x1800000
   158ac:	addpl	pc, r0, r6, lsl #10
   158b0:	andcc	r3, r8, r8, lsl #4
   158b4:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
   158b8:	stmib	sp, {r0, r1, r4, r6, r9, sl, lr}^
   158bc:			; <UNDEFINED> instruction: 0xf01d7400
   158c0:	stmdacs	r0, {r0, r1, r2, r8, sl, fp, ip, sp, lr, pc}
   158c4:	adcshi	pc, r6, r0
   158c8:	addseq	pc, r4, #268435460	; 0x10000004
   158cc:	ldrdcc	pc, [r0], -r9
   158d0:	stmdacs	r1, {r4, r5, r7, fp, ip, lr}
   158d4:	andcs	fp, r8, r4, lsl #30
   158d8:	msreq	SPSR_, r3, asr #17
   158dc:	cmnlt	r0, r1, lsl r0
   158e0:			; <UNDEFINED> instruction: 0xf8c33801
   158e4:	stmdacs	r0, {r5, r6, r8}
   158e8:	andcs	sp, r0, #45056	; 0xb000
   158ec:	msrcs	SPSR_, r3, asr #17
   158f0:	vabd.s8	q15, <illegal reg q0.5>, q7
   158f4:			; <UNDEFINED> instruction: 0xf04f033c
   158f8:	ldmpl	r7, {r0, r8, fp}^
   158fc:			; <UNDEFINED> instruction: 0xf8c3e6eb
   15900:			; <UNDEFINED> instruction: 0xf0270160
   15904:	stmdacs	r0, {r0, r5, r7, sl, fp, ip, sp, lr, pc}
   15908:	svcge	0x0042f47f
   1590c:	ldrdcc	pc, [r0], -r9
   15910:	vabd.s8	q15, <illegal reg q8.5>, <illegal reg q13.5>
   15914:	vqsub.s8	d19, d1, d24
   15918:			; <UNDEFINED> instruction: 0xf858215c
   1591c:	vhadd.s8	d19, d1, d2
   15920:			; <UNDEFINED> instruction: 0xf858353d
   15924:			; <UNDEFINED> instruction: 0xf5080001
   15928:			; <UNDEFINED> instruction: 0xf0235199
   1592c:	tstcc	ip, r1, lsl #6
   15930:	andcc	pc, r2, r8, asr #16
   15934:			; <UNDEFINED> instruction: 0xf8082300
   15938:	eorvs	r3, r3, r5
   1593c:	blx	ff5d194c <tcgetattr@plt+0xff5cd87c>
   15940:	str	r6, [lr, -r3, lsr #16]!
   15944:			; <UNDEFINED> instruction: 0xf0214620
   15948:	stmdavs	r6, {r0, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1594c:			; <UNDEFINED> instruction: 0xd1a42e00
   15950:	andscs	r4, sl, #1605632	; 0x188000
   15954:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   15958:	b	fe753918 <tcgetattr@plt+0xfe74f848>
   1595c:			; <UNDEFINED> instruction: 0xf7ee4650
   15960:			; <UNDEFINED> instruction: 0x4638eb94
   15964:			; <UNDEFINED> instruction: 0xf7fd2101
   15968:	ldmdbmi	sp, {r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}^
   1596c:			; <UNDEFINED> instruction: 0x46224630
   15970:			; <UNDEFINED> instruction: 0xf7f14479
   15974:			; <UNDEFINED> instruction: 0xf04ffb15
   15978:			; <UNDEFINED> instruction: 0xe73d30ff
   1597c:	ldrtmi	r2, [r8], -r0, lsl #2
   15980:	stmib	r6, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15984:	ldrt	r4, [lr], r6, lsl #12
   15988:	addpl	pc, r0, #1325400064	; 0x4f000000
   1598c:			; <UNDEFINED> instruction: 0xf7ee4651
   15990:			; <UNDEFINED> instruction: 0xf5b0e902
   15994:	rsbsle	r5, r4, #128, 30	; 0x200
   15998:			; <UNDEFINED> instruction: 0x46504b52
   1599c:	movwls	r4, #17531	; 0x447b
   159a0:	andeq	pc, r8, #-1073741824	; 0xc0000000
   159a4:	ldrmi	r9, [r1], -r5, lsl #4
   159a8:	svc	0x0094f7ed
   159ac:	stmdacs	r0, {r0, r2, r9, fp, ip, pc}
   159b0:			; <UNDEFINED> instruction: 0x4610d158
   159b4:			; <UNDEFINED> instruction: 0xf6409903
   159b8:			; <UNDEFINED> instruction: 0x46a272ff
   159bc:	b	14d397c <tcgetattr@plt+0x14cf8ac>
   159c0:	vqdmulh.s<illegal width 8>	d25, d1, d4
   159c4:	ldrpl	r0, [lr], #519	; 0x207
   159c8:			; <UNDEFINED> instruction: 0xf8dbe6c6
   159cc:	movwls	r3, #16384	; 0x4000
   159d0:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
   159d4:	bmi	117a5e8 <tcgetattr@plt+0x1176518>
   159d8:	ldrbtmi	r4, [sl], #-2373	; 0xfffff6bb
   159dc:	ldrdcc	lr, [r3], -sp
   159e0:	andcc	r4, r8, #2030043136	; 0x79000000
   159e4:	blx	ff7539b0 <tcgetattr@plt+0xff74f8e0>
   159e8:			; <UNDEFINED> instruction: 0xf7ee4620
   159ec:	ldrtmi	lr, [r8], -lr, asr #22
   159f0:			; <UNDEFINED> instruction: 0xf7fd2101
   159f4:	ldrbt	pc, [sp], sp, asr #20	; <UNPREDICTABLE>
   159f8:	eorcs	r4, r1, #1015808	; 0xf8000
   159fc:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   15a00:	b	12539c0 <tcgetattr@plt+0x124f8f0>
   15a04:			; <UNDEFINED> instruction: 0xf7ee4650
   15a08:	ldrtmi	lr, [r8], -r0, asr #22
   15a0c:			; <UNDEFINED> instruction: 0xf7fd2101
   15a10:	ldmdbmi	r9!, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   15a14:	ldrbtmi	r2, [r9], #-0
   15a18:	blx	ff0d39e4 <tcgetattr@plt+0xff0cf914>
   15a1c:	rscscc	pc, pc, pc, asr #32
   15a20:	ldmdbmi	r6!, {r1, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   15a24:	ldrtmi	r2, [sl], -r0
   15a28:			; <UNDEFINED> instruction: 0xf7f14479
   15a2c:			; <UNDEFINED> instruction: 0xf04ffab9
   15a30:			; <UNDEFINED> instruction: 0xe6e130ff
   15a34:	andscs	r4, r8, #819200	; 0xc8000
   15a38:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   15a3c:	b	ad39fc <tcgetattr@plt+0xacf92c>
   15a40:			; <UNDEFINED> instruction: 0xf7ee4650
   15a44:	bmi	c106d4 <tcgetattr@plt+0xc0c604>
   15a48:	andcs	r4, r0, pc, lsr #18
   15a4c:			; <UNDEFINED> instruction: 0xf502447a
   15a50:	ldrbtmi	r5, [r9], #-640	; 0xfffffd80
   15a54:			; <UNDEFINED> instruction: 0xf7f13208
   15a58:	ldrtmi	pc, [r8], -r3, lsr #21	; <UNPREDICTABLE>
   15a5c:			; <UNDEFINED> instruction: 0xf7fd2101
   15a60:			; <UNDEFINED> instruction: 0xe6c7fa17
   15a64:			; <UNDEFINED> instruction: 0xf8db9b04
   15a68:	bvc	6d5a70 <tcgetattr@plt+0x6d19a0>
   15a6c:	ldrmi	fp, [r3], -r3, lsr #2
   15a70:	ldrbmi	r4, [r2], -r6, lsr #18
   15a74:			; <UNDEFINED> instruction: 0xe7b54479
   15a78:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
   15a7c:			; <UNDEFINED> instruction: 0xf7eee7f8
   15a80:	stmdbmi	r4!, {r1, r2, r3, r4, fp, sp, lr, pc}
   15a84:	ldrdeq	pc, [r0], -fp
   15a88:			; <UNDEFINED> instruction: 0xf7f14479
   15a8c:	str	pc, [fp, r9, lsl #21]!
   15a90:	muleq	r4, ip, r3
   15a94:	andeq	r0, r0, r0, asr #6
   15a98:	andeq	r8, r4, ip, lsl r4
   15a9c:	muleq	r4, r2, r3
   15aa0:	andeq	r0, r0, r0, lsl #11
   15aa4:	andeq	r0, r0, r4, asr r5
   15aa8:	andeq	r0, r0, ip, ror r5
   15aac:	andeq	r8, r4, r4, lsl #7
   15ab0:	andeq	r8, r4, ip, asr r3
   15ab4:	andeq	lr, r2, r8, lsl #20
   15ab8:	andeq	r0, r0, r8, ror #6
   15abc:	andeq	r0, r0, ip, asr #6
   15ac0:	andeq	fp, r2, ip, ror r5
   15ac4:	andeq	r3, r4, r2, asr #4
   15ac8:	andeq	r8, r4, r8, lsr #5
   15acc:	andeq	ip, r2, r6, lsr r1
   15ad0:	andeq	r0, r0, r4, lsl #10
   15ad4:	andeq	r8, r4, r8, asr #4
   15ad8:	andeq	r8, r4, ip, lsr #4
   15adc:	andeq	ip, r2, r6, lsl #1
   15ae0:	andeq	ip, r2, r8, lsl #1
   15ae4:	andeq	r8, r4, r0, lsr r1
   15ae8:	andeq	fp, r2, sl, lsl #30
   15aec:	strdeq	r8, [r4], -r2
   15af0:	andeq	fp, r2, r4, ror #30
   15af4:	muleq	r2, r2, pc	; <UNPREDICTABLE>
   15af8:	muleq	r2, lr, pc	; <UNPREDICTABLE>
   15afc:			; <UNDEFINED> instruction: 0x0002bebc
   15b00:	andeq	fp, r2, r2, ror #31
   15b04:	andeq	r8, r4, r0, lsl #1
   15b08:	andeq	fp, r2, r6, ror #31
   15b0c:	ldrdeq	fp, [r2], -r0
   15b10:	andeq	fp, r2, sl, asr lr
   15b14:	andeq	fp, r2, r0, lsl #29
   15b18:	svcmi	0x00f0e92d
   15b1c:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
   15b20:	strmi	r8, [r4], -r2, lsl #22
   15b24:			; <UNDEFINED> instruction: 0x3638f8df
   15b28:			; <UNDEFINED> instruction: 0xf8df2000
   15b2c:			; <UNDEFINED> instruction: 0x46b18638
   15b30:	ldrbtmi	fp, [r8], #191	; 0xbf
   15b34:			; <UNDEFINED> instruction: 0xf8df920a
   15b38:	ldrls	r2, [r1], #-1584	; 0xfffff9d0
   15b3c:	tstls	pc, sl, ror r4	; <UNPREDICTABLE>
   15b40:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   15b44:			; <UNDEFINED> instruction: 0xf04f933d
   15b48:	blls	1296750 <tcgetattr@plt+0x1292680>
   15b4c:			; <UNDEFINED> instruction: 0xf7ed9305
   15b50:	strmi	lr, [r4], -r8, ror #30
   15b54:	blx	16d3b52 <tcgetattr@plt+0x16cfa82>
   15b58:	tstls	r2, #143360	; 0x23000
   15b5c:			; <UNDEFINED> instruction: 0x4630b136
   15b60:	stmdb	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15b64:	svclt	0x00a828ff
   15b68:			; <UNDEFINED> instruction: 0x468120ff
   15b6c:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   15b70:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   15b74:			; <UNDEFINED> instruction: 0x461c4618
   15b78:			; <UNDEFINED> instruction: 0xf7ee9303
   15b7c:			; <UNDEFINED> instruction: 0xf8dfe8f4
   15b80:	strdls	r3, [r8], -r0
   15b84:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   15b88:	andls	r6, r9, #16, 16	; 0x100000
   15b8c:			; <UNDEFINED> instruction: 0xf928f7fd
   15b90:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   15b94:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   15b98:	andsls	r6, r3, #16, 16	; 0x100000
   15b9c:			; <UNDEFINED> instruction: 0xf944f7fd
   15ba0:			; <UNDEFINED> instruction: 0xf7ee4620
   15ba4:			; <UNDEFINED> instruction: 0x4607e852
   15ba8:			; <UNDEFINED> instruction: 0xf0002800
   15bac:			; <UNDEFINED> instruction: 0xf8df82ce
   15bb0:	movwcs	r2, #1480	; 0x5c8
   15bb4:	tstls	r5, #28, 12	; 0x1c00000
   15bb8:	movwls	r4, #29818	; 0x747a
   15bbc:	cdp	3, 0, cr9, cr8, cr12, {0}
   15bc0:	movwls	r2, #59920	; 0xea10
   15bc4:	tstls	r0, #8, 20	; 0x8000
   15bc8:	movwls	r9, #25357	; 0x630d
   15bcc:	blls	fa7e4 <tcgetattr@plt+0xf6714>
   15bd0:	cfmvdlr	mvd8, r4
   15bd4:			; <UNDEFINED> instruction: 0x46383a90
   15bd8:	ldmib	ip!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15bdc:			; <UNDEFINED> instruction: 0xf0002800
   15be0:			; <UNDEFINED> instruction: 0xf8908151
   15be4:			; <UNDEFINED> instruction: 0xf1baa00b
   15be8:	svclt	0x00180f2e
   15bec:	svceq	0x0000f1ba
   15bf0:			; <UNDEFINED> instruction: 0xf100d0f1
   15bf4:	strtmi	r0, [r8], -fp, lsl #10
   15bf8:	ldm	r4!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15bfc:	svcvs	0x00c0f5b0
   15c00:			; <UNDEFINED> instruction: 0xf1b9d8e9
   15c04:			; <UNDEFINED> instruction: 0xf0000f00
   15c08:			; <UNDEFINED> instruction: 0xf89681a9
   15c0c:			; <UNDEFINED> instruction: 0xf1abb000
   15c10:	blx	17d88dc <tcgetattr@plt+0x17d480c>
   15c14:			; <UNDEFINED> instruction: 0xf1bbfb8b
   15c18:	svclt	0x00980f08
   15c1c:	stmdble	r5, {r1, r3, r5, r7, r9, sl, lr}
   15c20:	beq	c922d0 <tcgetattr@plt+0xc8e200>
   15c24:	svceq	0x0008f1ba
   15c28:	stmdble	ip!, {r1, r3, r5, r7, r9, sl, lr}
   15c2c:	blcs	1d33d00 <tcgetattr@plt+0x1d2fc30>
   15c30:	ldmdavc	r3!, {r0, r1, r2, r4, r5, r8, ip, lr, pc}^
   15c34:	teqle	r4, r4, ror fp
   15c38:	blcs	1e73f0c <tcgetattr@plt+0x1e6fe3c>
   15c3c:			; <UNDEFINED> instruction: 0x464ad131
   15c40:			; <UNDEFINED> instruction: 0x46304651
   15c44:	b	3d3c04 <tcgetattr@plt+0x3cfb34>
   15c48:	eorsle	r2, pc, r0, lsl #16
   15c4c:	svceq	0x0008f1bb
   15c50:	strmi	fp, [sl, #3992]!	; 0xf98
   15c54:			; <UNDEFINED> instruction: 0xf89ad1bf
   15c58:			; <UNDEFINED> instruction: 0xf1a33000
   15c5c:	bcs	256524 <tcgetattr@plt+0x252454>
   15c60:	subshi	pc, r5, #0, 4
   15c64:	svccc	0x0001f81a
   15c68:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   15c6c:	ldmible	r9!, {r0, r3, r9, fp, sp}^
   15c70:			; <UNDEFINED> instruction: 0xf0002b2e
   15c74:	ldrbmi	r8, [r1], -pc, asr #4
   15c78:	ldrtmi	r4, [r0], -sl, asr #12
   15c7c:	ldmib	r2!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15c80:	movtlt	r4, #34434	; 0x8682
   15c84:	ldrbmi	lr, [r1], -r7, lsr #15
   15c88:	svccc	0x0001f81a
   15c8c:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   15c90:	ldmible	r8!, {r0, r3, r9, fp, sp}^
   15c94:	ldmdavc	r3!, {r1, r2, r3, r5, r8, r9, fp, sp}
   15c98:			; <UNDEFINED> instruction: 0xf101bf08
   15c9c:	blcs	1d184ac <tcgetattr@plt+0x1d143dc>
   15ca0:			; <UNDEFINED> instruction: 0xf89ad0c7
   15ca4:	blcs	1d21cac <tcgetattr@plt+0x1d1dbdc>
   15ca8:			; <UNDEFINED> instruction: 0xf89ad1c9
   15cac:	blcs	1d21cb8 <tcgetattr@plt+0x1d1dbe8>
   15cb0:			; <UNDEFINED> instruction: 0xf89ad1c5
   15cb4:	strbmi	r3, [sl], -r2
   15cb8:	blcs	1e67580 <tcgetattr@plt+0x1e634b0>
   15cbc:			; <UNDEFINED> instruction: 0xf10abf08
   15cc0:	ldrbmi	r0, [r1], -r3, lsl #20
   15cc4:	stmib	lr, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15cc8:			; <UNDEFINED> instruction: 0xd1bf2800
   15ccc:	andge	pc, r9, sl, lsl r8	; <UNPREDICTABLE>
   15cd0:	blx	fe2d47c0 <tcgetattr@plt+0xfe2d06f0>
   15cd4:	bne	16d0618 <tcgetattr@plt+0x16cc548>
   15cd8:	bcc	451540 <tcgetattr@plt+0x44d470>
   15cdc:	rscscc	pc, pc, #79	; 0x4f
   15ce0:	mufe	f2, f0, f1
   15ce4:	strls	r0, [r0, #-2704]	; 0xfffff570
   15ce8:	stm	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15cec:	ldmda	sl!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15cf0:	stmdbls	r3, {r8, r9, sp}
   15cf4:	andvs	sl, r3, r6, lsl sl
   15cf8:			; <UNDEFINED> instruction: 0xf7ed2003
   15cfc:	stmdacs	r0, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   15d00:	svcge	0x0069f47f
   15d04:	stmdals	r5, {r1, r3, r4, r9, fp, ip, pc}
   15d08:	cmnmi	r0, #33554432	; 0x2000000	; <UNPREDICTABLE>
   15d0c:	smlaltbmi	pc, r0, r3, r5	; <UNPREDICTABLE>
   15d10:	svcpl	0x0080f5b3
   15d14:			; <UNDEFINED> instruction: 0xf5b3bf18
   15d18:	blx	fec69a20 <tcgetattr@plt+0xfec65950>
   15d1c:	b	1412328 <tcgetattr@plt+0x140e258>
   15d20:	andvc	r1, r1, r1, asr r1
   15d24:	svcge	0x0057f47f
   15d28:	ldmdbls	ip, {r0, r3, r8, r9, fp, ip, pc}
   15d2c:	addsmi	r6, r9, #1769472	; 0x1b0000
   15d30:	svcge	0x0051f47f
   15d34:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   15d38:	smlabteq	r8, r2, r3, pc	; <UNPREDICTABLE>
   15d3c:			; <UNDEFINED> instruction: 0xf858910b
   15d40:	ldmdavs	r8, {r0, r1, ip, sp}
   15d44:	vand	d27, d16, d8
   15d48:			; <UNDEFINED> instruction: 0x401a13bf
   15d4c:	orrne	pc, r1, #64, 4
   15d50:	mulle	ip, sl, r2
   15d54:	strtcc	pc, [r8], #-2271	; 0xfffff721
   15d58:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   15d5c:			; <UNDEFINED> instruction: 0xf7ed6819
   15d60:	stmdbls	fp, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   15d64:	svclt	0x00182800
   15d68:	tsteq	r3, pc, rrx	; <UNPREDICTABLE>
   15d6c:	andscs	r9, r4, fp, lsl #2
   15d70:	svc	0x0084f7ed
   15d74:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   15d78:	svcge	0x002df43f
   15d7c:			; <UNDEFINED> instruction: 0xf7fc4628
   15d80:	bls	31594c <tcgetattr@plt+0x31187c>
   15d84:	andcs	pc, r4, fp, asr #17
   15d88:	strtmi	r4, [r8], -r3, lsl #12
   15d8c:	andcc	pc, ip, fp, asr #17
   15d90:			; <UNDEFINED> instruction: 0xf9d8f7fd
   15d94:	ldmdbge	r5, {r1, r4, r8, r9, fp, ip, pc}
   15d98:			; <UNDEFINED> instruction: 0xf8cb4418
   15d9c:	ldmdblt	ip, {r4}
   15da0:	strtmi	lr, [r1], -r5
   15da4:	tstlt	r4, r4, lsr #16
   15da8:	addsmi	r6, r8, #573440	; 0x8c000
   15dac:	blls	18d598 <tcgetattr@plt+0x1894c8>
   15db0:	andmi	pc, r0, fp, asr #17
   15db4:	blls	133e1c <tcgetattr@plt+0x12fd4c>
   15db8:	andlt	pc, r0, r1, asr #17
   15dbc:	movwls	r3, #17153	; 0x4301
   15dc0:			; <UNDEFINED> instruction: 0xf0402800
   15dc4:			; <UNDEFINED> instruction: 0xf7ff8130
   15dc8:			; <UNDEFINED> instruction: 0x4605f85b
   15dcc:			; <UNDEFINED> instruction: 0xf8cb9b09
   15dd0:	ldmdavs	r8, {r3, ip, lr}
   15dd4:			; <UNDEFINED> instruction: 0xf804f7fd
   15dd8:	ldmdavs	r8, {r0, r1, r4, r8, r9, fp, ip, pc}
   15ddc:			; <UNDEFINED> instruction: 0xf824f7fd
   15de0:			; <UNDEFINED> instruction: 0xf0001c68
   15de4:	bls	2f6374 <tcgetattr@plt+0x2f22a4>
   15de8:	bicsvc	pc, pc, #33554432	; 0x2000000
   15dec:	rscsvc	pc, pc, #33554432	; 0x2000000
   15df0:	svcvc	0x00c0f5b3
   15df4:	teqhi	r0, r0, asr #32	; <UNPREDICTABLE>
   15df8:	stmibmi	r3!, {r1, r5, r6, r7, fp, lr}^
   15dfc:			; <UNDEFINED> instruction: 0xf8584be3
   15e00:			; <UNDEFINED> instruction: 0xf8584000
   15e04:			; <UNDEFINED> instruction: 0xf8581001
   15e08:	stmdavs	r4!, {r0, r1, ip, sp}
   15e0c:	ldmdavs	r9, {r3, fp, sp, lr}
   15e10:			; <UNDEFINED> instruction: 0xf0002c00
   15e14:	movwmi	r8, #4371	; 0x1113
   15e18:	svcvc	0x00c0f5b2
   15e1c:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   15e20:	tsthi	sl, r0	; <UNPREDICTABLE>
   15e24:	movwcc	r9, #6918	; 0x1b06
   15e28:			; <UNDEFINED> instruction: 0xf1ba9306
   15e2c:			; <UNDEFINED> instruction: 0xf0400f00
   15e30:	blls	4762a4 <tcgetattr@plt+0x4721d4>
   15e34:	blcs	3ce90 <tcgetattr@plt+0x38dc0>
   15e38:	teqhi	r3, r0	; <UNPREDICTABLE>
   15e3c:	blcs	3ca60 <tcgetattr@plt+0x38990>
   15e40:	cmphi	r0, r0	; <UNPREDICTABLE>
   15e44:			; <UNDEFINED> instruction: 0xf8db691b
   15e48:	bls	319e90 <tcgetattr@plt+0x315dc0>
   15e4c:	svclt	0x00ac428b
   15e50:	movwcs	r2, #4864	; 0x1300
   15e54:	svclt	0x00182a00
   15e58:	ldmdblt	fp!, {r8, r9, sp}
   15e5c:	svclt	0x00142a01
   15e60:			; <UNDEFINED> instruction: 0xf00a2000
   15e64:	stmdacs	r0, {r0}
   15e68:	tsthi	fp, r0	; <UNPREDICTABLE>
   15e6c:			; <UNDEFINED> instruction: 0xf8cd9b07
   15e70:	ldmvs	r8, {r2, r3, r4, ip, sp, pc}
   15e74:	stmdb	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15e78:			; <UNDEFINED> instruction: 0xf7ee4638
   15e7c:	stmdacs	r0, {r2, r3, r5, r6, fp, sp, lr, pc}
   15e80:	mcrge	4, 5, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   15e84:			; <UNDEFINED> instruction: 0xf7ee4638
   15e88:	blmi	ff0902f0 <tcgetattr@plt+0xff08c220>
   15e8c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   15e90:	blcs	2ff04 <tcgetattr@plt+0x2be34>
   15e94:	blls	14a02c <tcgetattr@plt+0x145f5c>
   15e98:	cmnle	fp, r0, lsl #22
   15e9c:			; <UNDEFINED> instruction: 0xb1bb9b0d
   15ea0:			; <UNDEFINED> instruction: 0xf8584bbc
   15ea4:	ldmdavs	fp, {r0, r1, ip, sp}
   15ea8:	blmi	fef044fc <tcgetattr@plt+0xfef0042c>
   15eac:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   15eb0:	blcs	2ff24 <tcgetattr@plt+0x2be54>
   15eb4:	sbcshi	pc, ip, r0
   15eb8:	blcs	7cb00 <tcgetattr@plt+0x78a30>
   15ebc:	msrhi	SP_mon, r0
   15ec0:	ldrbtmi	r4, [fp], #-2998	; 0xfffff44a
   15ec4:			; <UNDEFINED> instruction: 0x200049b6
   15ec8:	ldrbtmi	r9, [r9], #-2576	; 0xfffff5f0
   15ecc:			; <UNDEFINED> instruction: 0xf868f7f1
   15ed0:	cdpcs	14, 0, cr9, cr0, cr7, {0}
   15ed4:	adchi	pc, ip, r0
   15ed8:	tstcs	r1, r8, lsl #20
   15edc:	ldmvs	r5!, {r0, r1, r8, r9, fp, ip, pc}^
   15ee0:			; <UNDEFINED> instruction: 0xf04f4413
   15ee4:			; <UNDEFINED> instruction: 0x461832ff
   15ee8:	strls	r4, [r0, #-2990]	; 0xfffff452
   15eec:			; <UNDEFINED> instruction: 0xf7ed447b
   15ef0:	ldmvs	r3!, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}
   15ef4:	andsvs	r9, r3, r1, lsl sl
   15ef8:	strtmi	fp, [r5], -ip, asr #2
   15efc:	stmiavs	r8!, {r2, r5, fp, sp, lr}^
   15f00:	ldcl	7, cr15, [r8, #-948]	; 0xfffffc4c
   15f04:			; <UNDEFINED> instruction: 0xf7ed4628
   15f08:	stccs	13, cr14, [r0], {86}	; 0x56
   15f0c:	blmi	fe9ca6e8 <tcgetattr@plt+0xfe9c6618>
   15f10:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   15f14:			; <UNDEFINED> instruction: 0xf7fc6818
   15f18:	blmi	fe955cac <tcgetattr@plt+0xfe951bdc>
   15f1c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   15f20:			; <UNDEFINED> instruction: 0xf7fc6818
   15f24:	blls	2d5d30 <tcgetattr@plt+0x2d1c60>
   15f28:	blls	2c239c <tcgetattr@plt+0x2be2cc>
   15f2c:	blls	3a779c <tcgetattr@plt+0x3a36cc>
   15f30:	bls	3edf84 <tcgetattr@plt+0x3e9eb4>
   15f34:	blls	1423a4 <tcgetattr@plt+0x13e2d4>
   15f38:	bne	16fc380 <tcgetattr@plt+0x16f82b0>
   15f3c:	bmi	fe72df90 <tcgetattr@plt+0xfe729ec0>
   15f40:	ldrbtmi	r4, [sl], #-2951	; 0xfffff479
   15f44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15f48:	subsmi	r9, sl, sp, lsr fp
   15f4c:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
   15f50:	eorslt	r9, pc, r6, lsl #16
   15f54:	blhi	d1250 <tcgetattr@plt+0xcd180>
   15f58:	svchi	0x00f0e8bd
   15f5c:	ldrt	r4, [fp], sl, asr #13
   15f60:	blcs	7cb98 <tcgetattr@plt+0x78ac8>
   15f64:	addshi	pc, r7, r0
   15f68:	blcs	3cb80 <tcgetattr@plt+0x38ab0>
   15f6c:	blls	1ca1cc <tcgetattr@plt+0x1c60fc>
   15f70:	addsle	r2, r3, r1, lsl #22
   15f74:			; <UNDEFINED> instruction: 0xf8584b87
   15f78:	ldmdavs	r8, {r0, r1, ip, sp}
   15f7c:			; <UNDEFINED> instruction: 0xd1a72800
   15f80:	blcs	3cba0 <tcgetattr@plt+0x38ad0>
   15f84:	adcshi	pc, sl, r0
   15f88:			; <UNDEFINED> instruction: 0xf0002b01
   15f8c:	stmibmi	r9, {r0, r4, r5, r7, pc}
   15f90:			; <UNDEFINED> instruction: 0xf7f14479
   15f94:	stccs	8, cr15, [r0], {5}
   15f98:			; <UNDEFINED> instruction: 0xf8dfd080
   15f9c:			; <UNDEFINED> instruction: 0xf643921c
   15fa0:			; <UNDEFINED> instruction: 0xf8df773f
   15fa4:	vmov.i32	d26, #2048	; 0x00000800
   15fa8:	ldrbtmi	r0, [r9], #1855	; 0x73f
   15fac:	ldrbtmi	sl, [sl], #3629	; 0xe2d
   15fb0:	eor	r4, sl, r5, lsr #12
   15fb4:	stmdavs	fp!, {r0, r1, r2, r4, r5, sp, lr}^
   15fb8:			; <UNDEFINED> instruction: 0xf5b368ea
   15fbc:	svclt	0x00087fe0
   15fc0:	andsle	r4, r7, r3, asr r6
   15fc4:	svcvc	0x00c0f5b3
   15fc8:	vqadd.s8	<illegal reg q14.5>, q0, <illegal reg q7.5>
   15fcc:	addmi	r1, fp, #1073741872	; 0x40000030
   15fd0:	vqadd.s8	<illegal reg q14.5>, q0, q7
   15fd4:	addmi	r1, fp, #1073741856	; 0x40000020
   15fd8:	mrrcne	0, 6, sp, r9, cr0
   15fdc:	ldcne	0, cr13, [r8], {127}	; 0x7f
   15fe0:	addhi	pc, r3, r0
   15fe4:			; <UNDEFINED> instruction: 0xf0001cd9
   15fe8:	movwcc	r8, #16554	; 0x40aa
   15fec:	adchi	pc, sl, r0
   15ff0:	ldrbtmi	r4, [fp], #-2931	; 0xfffff48d
   15ff4:	andcs	r4, r1, r3, ror r9
   15ff8:	ldrtmi	r9, [r3], -r0, lsl #6
   15ffc:			; <UNDEFINED> instruction: 0xf7ed4479
   16000:	stmdavs	sp!, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   16004:			; <UNDEFINED> instruction: 0xf43f2d00
   16008:	stmdbvs	fp!, {r0, r3, r6, r8, r9, sl, fp, sp, pc}
   1600c:	sbcsle	r2, r1, r0, lsl #22
   16010:	andseq	pc, r0, r5, lsl #2
   16014:	cdp	7, 5, cr15, cr0, cr13, {7}
   16018:	cmpcs	r0, sl, asr #12
   1601c:	ldrtmi	r4, [r0], -r3, lsl #12
   16020:	cdp	7, 4, cr15, cr4, cr13, {7}
   16024:	andcs	lr, r0, r7, asr #15
   16028:			; <UNDEFINED> instruction: 0xffdaf7fe
   1602c:	strb	r4, [sp], r5, lsl #12
   16030:	ldrmi	r9, [r9], -r3, lsl #22
   16034:	andcc	lr, r7, #3620864	; 0x374000
   16038:	ldrb	r5, [sp, -fp, lsl #9]
   1603c:	mvnvc	pc, #679477248	; 0x28800000
   16040:			; <UNDEFINED> instruction: 0xf383fab3
   16044:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
   16048:	movwcs	fp, #3848	; 0xf08
   1604c:	cmnle	ip, r0, lsl #22
   16050:	movweq	lr, #2641	; 0xa51
   16054:	mcrge	4, 7, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   16058:	strtmi	r9, [r8], -lr, lsl #22
   1605c:	movwls	r3, #58113	; 0xe301
   16060:	ldmda	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16064:	ldr	r9, [r6, #3093]!	; 0xc15
   16068:	movwcc	r9, #6924	; 0x1b0c
   1606c:	strbt	r9, [r0], ip, lsl #6
   16070:	blcs	7ccac <tcgetattr@plt+0x78bdc>
   16074:	bmi	154a1cc <tcgetattr@plt+0x15460fc>
   16078:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
   1607c:	ldmdbmi	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
   16080:	ldrbtmi	r2, [r9], #-0
   16084:			; <UNDEFINED> instruction: 0xff8cf7f0
   16088:	blmi	14cfd18 <tcgetattr@plt+0x14cbc48>
   1608c:			; <UNDEFINED> instruction: 0xe7b1447b
   16090:	ldrbtmi	r4, [fp], #-2897	; 0xfffff4af
   16094:	blls	34ff54 <tcgetattr@plt+0x34be84>
   16098:	ldrbt	r9, [pc], r6, lsl #6
   1609c:	ldrbtmi	r4, [fp], #-2895	; 0xfffff4b1
   160a0:	strtmi	lr, [r8], -r8, lsr #15
   160a4:	svc	0x00f0f7ed
   160a8:	blmi	f0f704 <tcgetattr@plt+0xf0b634>
   160ac:			; <UNDEFINED> instruction: 0xf8cb9a0d
   160b0:	andcc	r5, r1, #4
   160b4:			; <UNDEFINED> instruction: 0xf858920d
   160b8:	ldmdavs	fp, {r0, r1, ip, sp}
   160bc:	sbcsle	r2, r1, r0, lsl #22
   160c0:			; <UNDEFINED> instruction: 0xf7ed9803
   160c4:	ldcls	13, cr14, [r5], {14}
   160c8:			; <UNDEFINED> instruction: 0xf47f2800
   160cc:	blls	4416e4 <tcgetattr@plt+0x43d614>
   160d0:	tstls	r0, #67108864	; 0x4000000
   160d4:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
   160d8:	andcc	pc, r4, fp, asr #17
   160dc:	blmi	104f6d0 <tcgetattr@plt+0x104b600>
   160e0:			; <UNDEFINED> instruction: 0xe787447b
   160e4:	andslt	pc, ip, sp, asr #17
   160e8:	blmi	fcf6c4 <tcgetattr@plt+0xfcb5f4>
   160ec:			; <UNDEFINED> instruction: 0xe781447b
   160f0:	blcs	7cd08 <tcgetattr@plt+0x78c38>
   160f4:	ldmdbmi	ip!, {r5, r8, sl, fp, ip, lr, pc}
   160f8:	and	r4, r4, r9, ror r4
   160fc:	blcs	7cd14 <tcgetattr@plt+0x78c44>
   16100:	ldmdbmi	sl!, {r0, r1, r2, r4, ip, lr, pc}
   16104:	andcs	r4, r0, r9, ror r4
   16108:			; <UNDEFINED> instruction: 0xff4af7f0
   1610c:	blcs	bcfe20 <tcgetattr@plt+0xbcbd50>
   16110:	cfstrdge	mvd15, [r1, #-508]!	; 0xfffffe04
   16114:	beq	92544 <tcgetattr@plt+0x8e474>
   16118:	blmi	d8f7d4 <tcgetattr@plt+0xd8b704>
   1611c:			; <UNDEFINED> instruction: 0xe6d1447b
   16120:	blmi	d689f8 <tcgetattr@plt+0xd64928>
   16124:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   16128:	stmdbcs	r0, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   1612c:	mrcge	4, 3, APSR_nzcv, cr10, cr15, {3}
   16130:	ldmdbmi	r2!, {r1, r4, r7, r8, r9, sl, sp, lr, pc}
   16134:			; <UNDEFINED> instruction: 0xe7e64479
   16138:	ldrbtmi	r4, [r9], #-2353	; 0xfffff6cf
   1613c:	blmi	c900d0 <tcgetattr@plt+0xc8c000>
   16140:			; <UNDEFINED> instruction: 0xe757447b
   16144:	ldrbtmi	r4, [fp], #-2864	; 0xfffff4d0
   16148:			; <UNDEFINED> instruction: 0xf7ede754
   1614c:	stmdbmi	pc!, {r2, r3, r6, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   16150:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   16154:			; <UNDEFINED> instruction: 0xf7f06800
   16158:			; <UNDEFINED> instruction: 0xf7edffc3
   1615c:	svclt	0x0000ecb0
   16160:	andeq	r0, r0, r0, asr #6
   16164:	andeq	r2, r4, r2, lsl pc
   16168:	andeq	r2, r4, r8, lsl #30
   1616c:	andeq	r0, r0, r0, asr #10
   16170:	andeq	r0, r0, r4, asr r5
   16174:	andeq	r0, r0, r8, lsl #6
   16178:	andeq	fp, r2, r8, lsr #2
   1617c:	andeq	r0, r0, r0, lsr #7
   16180:	andeq	r0, r0, r4, lsl #10
   16184:	andeq	r0, r0, ip, lsr #9
   16188:	andeq	r0, r0, ip, asr #10
   1618c:	andeq	r0, r0, r4, lsr #6
   16190:	strdeq	r0, [r0], -r8
   16194:	andeq	r0, r0, r4, lsl r5
   16198:	andeq	r0, r0, ip, asr #9
   1619c:	andeq	fp, r2, r2, ror #8
   161a0:	andeq	fp, r2, sl, asr #25
   161a4:	strdeq	sl, [r2], -r4
   161a8:	andeq	r0, r0, r0, lsl #11
   161ac:	ldrdeq	r0, [r0], -r8
   161b0:	andeq	r2, r4, r2, lsl #22
   161b4:	andeq	fp, r2, r4, asr #23
   161b8:	ldrdeq	fp, [r2], -r2
   161bc:	andeq	fp, r2, r6, asr fp
   161c0:	andeq	fp, r2, r6, asr #22
   161c4:	andeq	fp, r2, r8, lsl #23
   161c8:	andeq	fp, r2, sl, lsr #5
   161cc:	andeq	lr, r2, r4, lsl #2
   161d0:	andeq	fp, r2, sl, lsr #22
   161d4:	andeq	fp, r2, r4, lsl #21
   161d8:	andeq	fp, r2, sl, lsl #21
   161dc:	andeq	fp, r2, lr, lsr sl
   161e0:	andeq	fp, r2, ip, asr #20
   161e4:	andeq	fp, r2, r8, ror #19
   161e8:	muleq	r2, ip, r9
   161ec:	andeq	fp, r2, r0, ror #18
   161f0:	andeq	lr, r2, r4, rrx
   161f4:	andeq	lr, r2, ip, asr r0
   161f8:	andeq	pc, r2, sl, lsr #3
   161fc:	andeq	fp, r2, r8, asr #18
   16200:	andeq	fp, r2, sl, ror r9
   16204:	andeq	fp, r2, ip, lsr #19
   16208:			; <UNDEFINED> instruction: 0x0002b9b6
   1620c:	andeq	fp, r2, lr, ror #19
   16210:			; <UNDEFINED> instruction: 0xf7feb908
   16214:			; <UNDEFINED> instruction: 0xf7febd69
   16218:	svclt	0x0000bf5d
   1621c:			; <UNDEFINED> instruction: 0xf7feb909
   16220:			; <UNDEFINED> instruction: 0xf7febe2f
   16224:	svclt	0x0000bedd
   16228:	svcmi	0x00f0e92d
   1622c:	stmibmi	r5, {r0, r1, r2, r3, r9, sl, lr}
   16230:	cfstr64pl	mvdx15, [r3, #-692]	; 0xfffffd4c
   16234:	addlt	r4, r3, r4, lsl #21
   16238:			; <UNDEFINED> instruction: 0xf50d4479
   1623c:	movwcc	r5, #17219	; 0x4343
   16240:	stmpl	sl, {r2, r9, sl, lr}
   16244:	andhi	pc, r4, #14614528	; 0xdf0000
   16248:	andsvs	r6, sl, r2, lsl r8
   1624c:	andeq	pc, r0, #79	; 0x4f
   16250:	stc	7, cr15, [r8, #948]	; 0x3b4
   16254:	ldmcs	pc!, {r3, r4, r5, r6, r7, sl, lr}^	; <UNPREDICTABLE>
   16258:	strcs	sp, [r0, #-2314]	; 0xfffff6f6
   1625c:			; <UNDEFINED> instruction: 0xf8844620
   16260:			; <UNDEFINED> instruction: 0xf7ed50ff
   16264:			; <UNDEFINED> instruction: 0xf5b0ed80
   16268:	svclt	0x00286fc0
   1626c:	ldrbpl	pc, [pc, #2180]!	; 16af8 <tcgetattr@plt+0x12a28>	; <UNPREDICTABLE>
   16270:	vmovge.16	d4[1], r4
   16274:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   16278:			; <UNDEFINED> instruction: 0xf7ed4628
   1627c:	blmi	1d91854 <tcgetattr@plt+0x1d8d784>
   16280:	rscscc	pc, pc, #79	; 0x4f
   16284:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   16288:	strtmi	r9, [r8], #-1024	; 0xfffffc00
   1628c:	ldc	7, cr15, [r6, #948]!	; 0x3b4
   16290:	ldrtmi	r4, [r2], -r9, lsr #12
   16294:			; <UNDEFINED> instruction: 0xf7ed2003
   16298:	stmdacs	r0, {r5, r6, sl, fp, sp, lr, pc}
   1629c:	andeq	pc, r1, pc, asr #32
   162a0:	ldmdbvs	r3!, {r1, r2, r8, r9, fp, ip, lr, pc}
   162a4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   162a8:	svcmi	0x0040f5b3
   162ac:	adchi	pc, sp, r0
   162b0:	stc2l	7, cr15, [r6, #1016]!	; 0x3f8
   162b4:			; <UNDEFINED> instruction: 0xf1b94681
   162b8:			; <UNDEFINED> instruction: 0xf0003fff
   162bc:	stcge	0, cr8, [r2, #-764]!	; 0xfffffd04
   162c0:			; <UNDEFINED> instruction: 0xf1a52100
   162c4:	vpmin.s8	d16, d3, d12
   162c8:			; <UNDEFINED> instruction: 0x460c0258
   162cc:	ldrbmi	r9, [r0], -r2, lsl #10
   162d0:	ldc	7, cr15, [r6, #948]!	; 0x3b4
   162d4:			; <UNDEFINED> instruction: 0xf1a54b60
   162d8:			; <UNDEFINED> instruction: 0xf6400014
   162dc:			; <UNDEFINED> instruction: 0xf85872ff
   162e0:	ldmdavs	r9, {r0, r1, ip, sp}
   162e4:	ldc	7, cr15, [lr, #948]!	; 0x3b4
   162e8:			; <UNDEFINED> instruction: 0xf8854b5c
   162ec:	popvs	{r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, lr}
   162f0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   162f4:	ldmvs	fp, {r0, r1, r8, r9, ip, pc}
   162f8:			; <UNDEFINED> instruction: 0xf000429d
   162fc:	stmdavs	lr!, {r4, r7, pc}
   16300:			; <UNDEFINED> instruction: 0xf0002e00
   16304:			; <UNDEFINED> instruction: 0xf50a808b
   16308:			; <UNDEFINED> instruction: 0xf50d5800
   1630c:			; <UNDEFINED> instruction: 0xf10b5b84
   16310:			; <UNDEFINED> instruction: 0xf1080b08
   16314:	and	r0, r8, fp, lsl r8
   16318:	strcc	r4, [r1], #-1585	; 0xfffff9cf
   1631c:	bl	1a542d8 <tcgetattr@plt+0x1a50208>
   16320:	svcvs	0x0004f855
   16324:	ldfcsd	f3, [pc], #-344	; 161d4 <tcgetattr@plt+0x12104>
   16328:	ldrtmi	sp, [r0], -r8
   1632c:	ldc	7, cr15, [sl, #-948]	; 0xfffffc4c
   16330:	ldrbmi	r1, [r8], -r2, asr #24
   16334:	strbmi	r4, [r3, #1171]	; 0x493
   16338:	strmi	sp, [r3], lr, ror #7
   1633c:	ldmdavs	sp!, {r0, r1, r8, r9, fp, ip, pc}^
   16340:	addsmi	r6, r5, #5898240	; 0x5a0000
   16344:	strtmi	sp, [r8], -sl
   16348:	stc	7, cr15, [ip, #-948]	; 0xfffffc4c
   1634c:			; <UNDEFINED> instruction: 0xf5039b02
   16350:	stfnee	f5, [r2], {-0}
   16354:	andeq	lr, r2, fp, lsl #22
   16358:	ldmdale	sl, {r0, r7, r9, lr}^
   1635c:			; <UNDEFINED> instruction: 0xf88b2200
   16360:	stcls	0, cr2, [r2, #-0]
   16364:	andpl	pc, r2, sp, lsl #10
   16368:	andcc	r6, r8, sl, ror r9
   1636c:	vst2.<illegal width 64>	{d22,d24}, [pc :256], fp
   16370:			; <UNDEFINED> instruction: 0xf8c55180
   16374:			; <UNDEFINED> instruction: 0xf8c54ffc
   16378:			; <UNDEFINED> instruction: 0xf8c52ff0
   1637c:	bvs	ea6354 <tcgetattr@plt+0xea2284>
   16380:			; <UNDEFINED> instruction: 0xf8c56a7b
   16384:			; <UNDEFINED> instruction: 0xf8c52fec
   16388:			; <UNDEFINED> instruction: 0xf7ed3ff8
   1638c:	stmdacs	r0, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
   16390:	blls	10a4c0 <tcgetattr@plt+0x1063f0>
   16394:	ldmdbvs	fp, {r0, r3, r4, r5, r8, fp, sp, lr}
   16398:	mulle	r5, r9, r2
   1639c:	andscs	r9, r3, #2048	; 0x800
   163a0:	subpl	pc, r0, r3, lsl #10
   163a4:	ldcl	7, cr15, [lr, #-948]	; 0xfffffc4c
   163a8:	vpmax.s8	d25, d3, d2
   163ac:	ldrbmi	r0, [r1], -pc, lsr #32
   163b0:	movwvc	pc, #8774	; 0x2246	; <UNPREDICTABLE>
   163b4:	cmnpl	r3, #207618048	; 0xc600000	; <UNPREDICTABLE>
   163b8:	ldccc	8, cr15, [ip], {66}	; 0x42
   163bc:	vcgt.s8	d18, d3, d0
   163c0:			; <UNDEFINED> instruction: 0xf80a0258
   163c4:	strbmi	r3, [r8], -r0
   163c8:	stcl	7, cr15, [r4, #-948]!	; 0xfffffc4c
   163cc:	cmpeq	r8, #805306372	; 0x30000004	; <UNPREDICTABLE>
   163d0:			; <UNDEFINED> instruction: 0xd1124298
   163d4:			; <UNDEFINED> instruction: 0xf7ed4648
   163d8:	stmdbmi	r1!, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
   163dc:			; <UNDEFINED> instruction: 0xf50d4a1a
   163e0:	ldrbtmi	r5, [r9], #-835	; 0xfffffcbd
   163e4:	stmpl	sl, {r2, r8, r9, ip, sp}
   163e8:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   163ec:	qsuble	r4, r1, r3
   163f0:	cfstr64pl	mvdx15, [r3, #-52]	; 0xffffffcc
   163f4:	pop	{r0, r1, ip, sp, pc}
   163f8:			; <UNDEFINED> instruction: 0xf7ed8ff0
   163fc:	ldmdbmi	r9, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   16400:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   16404:	stc2l	7, cr15, [ip, #960]	; 0x3c0
   16408:			; <UNDEFINED> instruction: 0xf7fee7e4
   1640c:	strmi	pc, [r1], r9, ror #27
   16410:			; <UNDEFINED> instruction: 0x4629e751
   16414:			; <UNDEFINED> instruction: 0xf7ed4658
   16418:	str	lr, [r2, ip, ror #21]!
   1641c:			; <UNDEFINED> instruction: 0xf50d4634
   16420:			; <UNDEFINED> instruction: 0xf10b5b84
   16424:	str	r0, [r9, r8, lsl #22]
   16428:	ldcl	7, cr15, [ip], {237}	; 0xed
   1642c:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
   16430:			; <UNDEFINED> instruction: 0xf7f06800
   16434:			; <UNDEFINED> instruction: 0xe7cdfdb5
   16438:	bl	10543f4 <tcgetattr@plt+0x1050324>
   1643c:			; <UNDEFINED> instruction: 0xf7ed2001
   16440:	svclt	0x0000ec86
   16444:	andeq	r2, r4, ip, lsl #16
   16448:	andeq	r0, r0, r0, asr #6
   1644c:	strdeq	r2, [r4], -r0
   16450:	andeq	r0, r0, r0, asr #10
   16454:	andeq	sl, r2, sl, asr sl
   16458:	andeq	r0, r0, ip, lsl #9
   1645c:	andeq	r0, r0, ip, ror r3
   16460:	andeq	r2, r4, r2, ror #12
   16464:	andeq	fp, r2, r0, ror #15
   16468:	andeq	fp, r2, sl, lsr #15
   1646c:	mvnsmi	lr, #737280	; 0xb4000
   16470:	cfstr64pl	mvdx15, [r2, #-692]	; 0xfffffd4c
   16474:	addlt	r4, pc, r5, lsr pc	; <UNPREDICTABLE>
   16478:			; <UNDEFINED> instruction: 0xf50d4c35
   1647c:	ldrbtmi	r5, [pc], #-834	; 16484 <tcgetattr@plt+0x123b4>
   16480:	ldcge	3, cr3, [lr, #-208]	; 0xffffff30
   16484:	rscsvc	pc, pc, #68157440	; 0x4100000
   16488:			; <UNDEFINED> instruction: 0x4606593c
   1648c:	rscvc	pc, ip, r5, lsl #12
   16490:	ldreq	pc, [ip, -r5, lsr #3]
   16494:	andsvs	r6, ip, r4, lsr #16
   16498:	streq	pc, [r0], #-79	; 0xffffffb1
   1649c:			; <UNDEFINED> instruction: 0xf7ed4c2d
   164a0:	pushmi	{r1, r5, r6, r7, sl, fp, sp, lr, pc}
   164a4:	vqshl.s8	q10, q14, <illegal reg q1.5>
   164a8:	strbtmi	r0, [r9], r7, lsl #6
   164ac:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   164b0:			; <UNDEFINED> instruction: 0xf8072003
   164b4:	strbmi	r8, [sl], -r3
   164b8:	strtmi	r5, [r3], -r1, ror #16
   164bc:	bl	1354478 <tcgetattr@plt+0x13503a8>
   164c0:	blle	1a79c8 <tcgetattr@plt+0x1a38f8>
   164c4:			; <UNDEFINED> instruction: 0x3010f8d9
   164c8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   164cc:	svcmi	0x0040f5b3
   164d0:	andcs	sp, r0, r1, lsr r0
   164d4:	ldc2l	7, cr15, [r4], {254}	; 0xfe
   164d8:	stccs	6, cr4, [r0], {4}
   164dc:			; <UNDEFINED> instruction: 0x4631db30
   164e0:	rscsvc	pc, pc, #64, 12	; 0x4000000
   164e4:	andseq	pc, r4, r5, lsr #3
   164e8:	rsbsvs	r2, fp, r1, lsl #6
   164ec:	ldc	7, cr15, [sl], #948	; 0x3b4
   164f0:	vmin.s8	d20, d3, d25
   164f4:			; <UNDEFINED> instruction: 0x46200258
   164f8:	vmax.s8	d18, d6, d0
   164fc:			; <UNDEFINED> instruction: 0xf8857302
   16500:			; <UNDEFINED> instruction: 0xf6c66feb
   16504:			; <UNDEFINED> instruction: 0xf8455373
   16508:			; <UNDEFINED> instruction: 0xf7ed3c1c
   1650c:	strtmi	lr, [r0], -r4, asr #25
   16510:	ldc	7, cr15, [sl, #948]!	; 0x3b4
   16514:	ldmdbmi	r1, {r4, r5, r9, sl, lr}
   16518:	movtpl	pc, #9485	; 0x250d	; <UNPREDICTABLE>
   1651c:	teqcc	r4, #12, 20	; 0xc000
   16520:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   16524:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   16528:	qaddle	r4, r1, ip
   1652c:	cfstr64pl	mvdx15, [r2, #-52]	; 0xffffffcc
   16530:	pop	{r0, r1, r2, r3, ip, sp, pc}
   16534:			; <UNDEFINED> instruction: 0x464083f0
   16538:	ldc2l	7, cr15, [r2, #-1016]	; 0xfffffc08
   1653c:	strb	r4, [ip, r4, lsl #12]
   16540:	rscscc	pc, pc, pc, asr #32
   16544:			; <UNDEFINED> instruction: 0xf7ede7e7
   16548:	svclt	0x0000eaba
   1654c:	andeq	r2, r4, r6, asr #11
   16550:	andeq	r0, r0, r0, asr #6
   16554:	andeq	r2, r4, r0, lsr #11
   16558:	andeq	r0, r0, r0, asr #10
   1655c:	andeq	r2, r4, r4, lsr #10
   16560:	mvnsmi	lr, sp, lsr #18
   16564:	ldcmi	0, cr11, [r0], #-984	; 0xfffffc28
   16568:	bmi	c41d74 <tcgetattr@plt+0xc3dca4>
   1656c:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
   16570:	ldmdbmi	r0!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
   16574:	stmiapl	r2!, {r0, r1, sp}
   16578:	cfstrsge	mvf4, [r2], {123}	; 0x7b
   1657c:	rsbsls	r6, r5, #1179648	; 0x120000
   16580:	andeq	pc, r0, #79	; 0x4f
   16584:	eorsvs	r2, r2, r0, lsl #4
   16588:	ldmdapl	r9, {r1, r5, r9, sl, lr}^
   1658c:	b	ff954548 <tcgetattr@plt+0xff950478>
   16590:	blle	160598 <tcgetattr@plt+0x15c4c8>
   16594:	vst2.8	{d6,d8}, [r3 :128], r3
   16598:			; <UNDEFINED> instruction: 0xf5b34370
   1659c:	eorle	r4, r9, r0, asr #30
   165a0:	mrscs	r2, R12_usr
   165a4:			; <UNDEFINED> instruction: 0xf7ed4628
   165a8:	stmdacs	r0, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}
   165ac:			; <UNDEFINED> instruction: 0xf8dfdb35
   165b0:	ldcge	0, cr8, [r5], #-544	; 0xfffffde0
   165b4:	ldrbtmi	r2, [r8], #1792	; 0x700
   165b8:	strtmi	lr, [r2], -r5
   165bc:	andcs	r4, r1, r1, asr #12
   165c0:			; <UNDEFINED> instruction: 0xf7ed54e7
   165c4:	rscscs	lr, pc, #92, 24	; 0x5c00
   165c8:	strtmi	r4, [r8], -r1, lsr #12
   165cc:	ldmib	lr!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   165d0:	strmi	r2, [r3], -r0, lsl #16
   165d4:	ldclle	0, cr6, [r0], #192	; 0xc0
   165d8:			; <UNDEFINED> instruction: 0xf7ed4628
   165dc:	bmi	611b3c <tcgetattr@plt+0x60da6c>
   165e0:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   165e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   165e8:	subsmi	r9, sl, r5, ror fp
   165ec:	rsbslt	sp, r6, r3, lsl r1
   165f0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   165f4:	ldmdbge	r9, {r3, r5, r9, sl, lr}
   165f8:	cmncs	lr, #52428800	; 0x3200000
   165fc:			; <UNDEFINED> instruction: 0xf7ed6033
   16600:			; <UNDEFINED> instruction: 0x1e05eab2
   16604:			; <UNDEFINED> instruction: 0xf7eddad3
   16608:	stmdbmi	sp, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   1660c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   16610:	stc2l	7, cr15, [r6], {240}	; 0xf0
   16614:			; <UNDEFINED> instruction: 0xf7ede7e3
   16618:			; <UNDEFINED> instruction: 0xf7edea52
   1661c:	stmdbmi	r9, {r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   16620:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   16624:	ldc2l	7, cr15, [ip, #-960]	; 0xfffffc40
   16628:	ldrdeq	r2, [r4], -r6
   1662c:	andeq	r0, r0, r0, asr #6
   16630:	andeq	r2, r4, ip, asr #9
   16634:	andeq	r0, r0, r0, asr #10
   16638:	andeq	ip, r2, lr, lsl #5
   1663c:	andeq	r2, r4, r2, ror #8
   16640:	andeq	fp, r2, r8, ror #11
   16644:	andeq	fp, r2, r8, asr #11
   16648:			; <UNDEFINED> instruction: 0xf7edb5f8
   1664c:			; <UNDEFINED> instruction: 0x4c1aea80
   16650:	ldrbtmi	r4, [ip], #-2842	; 0xfffff4e6
   16654:	ldmdavs	r3!, {r1, r2, r5, r6, r7, fp, ip, lr}
   16658:	strmi	r4, [r5], -r3, lsl #5
   1665c:	ldmdbmi	r8, {r2, r5, r8, ip, lr, pc}
   16660:	blmi	668ec8 <tcgetattr@plt+0x664df8>
   16664:	stmiapl	r2!, {r0, r5, r6, fp, ip, lr}
   16668:	stmdavs	fp, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
   1666c:	blcs	306b8 <tcgetattr@plt+0x2c5e8>
   16670:	svclt	0x00144638
   16674:	mvnvc	pc, #1325400064	; 0x4f000000
   16678:	bicvc	pc, r0, #1325400064	; 0x4f000000
   1667c:	svclt	0x000c2900
   16680:			; <UNDEFINED> instruction: 0xf0434619
   16684:			; <UNDEFINED> instruction: 0xf7ed0101
   16688:	ldrdcs	lr, [r0, -r0]
   1668c:	ldrtmi	r4, [r8], -r4, lsl #12
   16690:	bl	ff75464c <tcgetattr@plt+0xff75057c>
   16694:	adcmi	r6, fp, #3342336	; 0x330000
   16698:	strtmi	sp, [r0], -r1, lsl #2
   1669c:			; <UNDEFINED> instruction: 0x4620bdf8
   166a0:	stc2	7, cr15, [r2], {252}	; 0xfc
   166a4:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   166a8:	stc2l	7, cr15, [r8], #-1008	; 0xfffffc10
   166ac:	ldclle	8, cr2, [r6], {0}
   166b0:	ldrhtmi	lr, [r8], #141	; 0x8d
   166b4:	ldclt	7, cr15, [r2], {252}	; 0xfc
   166b8:	strdeq	r2, [r4], -r2	; <UNPREDICTABLE>
   166bc:	andeq	r0, r0, r4, asr r5
   166c0:	andeq	r0, r0, ip, ror r5
   166c4:	andeq	r0, r0, r0, lsr #7
   166c8:	andeq	r0, r0, r0, asr #10
   166cc:	blmi	fece919c <tcgetattr@plt+0xfece50cc>
   166d0:	push	{r1, r3, r4, r5, r6, sl, lr}
   166d4:	strdlt	r4, [r9], r0
   166d8:			; <UNDEFINED> instruction: 0x460558d3
   166dc:	bmi	fec699a4 <tcgetattr@plt+0xfec658d4>
   166e0:	movwls	r6, #30747	; 0x781b
   166e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   166e8:	vqshl.s8	q10, q14, <illegal reg q0.5>
   166ec:	stmiapl	r3, {r3, r4, r7, r8, r9}^
   166f0:	blcc	12c994 <tcgetattr@plt+0x1288c4>
   166f4:	ldmdavs	sl!, {r0, r8, r9, fp, sp}
   166f8:	subshi	pc, r8, #13762560	; 0xd20000
   166fc:	sbchi	pc, r6, r0, asr #4
   16700:			; <UNDEFINED> instruction: 0xf8544ba9
   16704:			; <UNDEFINED> instruction: 0xf8d99003
   16708:	mrslt	r0, (UNDEF: 8)
   1670c:	ldmdb	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16710:	stmiapl	r6!, {r1, r2, r5, r7, r8, r9, fp, lr}^
   16714:	tstlt	r8, r0, lsr r8
   16718:	stmdb	ip, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1671c:	movwcs	r4, #2212	; 0x8a4
   16720:	andcc	pc, r0, r9, asr #17
   16724:	eorsvs	r4, r3, r8, ror r4
   16728:	b	fe5546e4 <tcgetattr@plt+0xfe550614>
   1672c:	stmdacs	r0, {r0, r8, sp}
   16730:	adchi	pc, r9, r0
   16734:			; <UNDEFINED> instruction: 0xf998f7f9
   16738:			; <UNDEFINED> instruction: 0x21014b9e
   1673c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   16740:			; <UNDEFINED> instruction: 0xf992f7f9
   16744:	subeq	pc, r4, #268435460	; 0x10000004
   16748:	movteq	pc, #33345	; 0x8241	; <UNPREDICTABLE>
   1674c:	stmiapl	r8!, {r0, r3, r5, r7, fp, ip, lr}^
   16750:	blx	195277a <tcgetattr@plt+0x194e6aa>
   16754:			; <UNDEFINED> instruction: 0xf0402800
   16758:			; <UNDEFINED> instruction: 0xf028808f
   1675c:			; <UNDEFINED> instruction: 0xf505fb33
   16760:	ldmdavs	r8, {r1, r7, r8, r9, ip, lr}
   16764:			; <UNDEFINED> instruction: 0xffacf01b
   16768:			; <UNDEFINED> instruction: 0xf8544b93
   1676c:			; <UNDEFINED> instruction: 0xf8d88003
   16770:	ldmdavs	fp, {ip, sp}
   16774:			; <UNDEFINED> instruction: 0xf0002b00
   16778:	blmi	fe436b64 <tcgetattr@plt+0xfe432a94>
   1677c:	stmiapl	r1!, {r0, sp}^
   16780:	blx	fff54778 <tcgetattr@plt+0xfff506a8>
   16784:	orrpl	pc, r3, #20971520	; 0x1400000
   16788:	mrrcne	8, 1, r6, r8, cr11
   1678c:	vhadd.s8	d29, d1, d8
   16790:	stmiapl	sl!, {r2, r5, r6, r9}
   16794:	svclt	0x001e1c51
   16798:	stmdavs	r9, {r0, r3, r4, r5, fp, sp, lr}^
   1679c:	andscc	lr, r2, #3162112	; 0x304000
   167a0:			; <UNDEFINED> instruction: 0xf90cf005
   167a4:	ldrdcc	pc, [r0], -r8
   167a8:	blcs	3081c <tcgetattr@plt+0x2c74c>
   167ac:	ldmdavs	r9!, {r0, r1, r2, r4, r5, r6, ip, lr, pc}
   167b0:	blmi	fe0defb8 <tcgetattr@plt+0xfe0daee8>
   167b4:	rsccs	pc, ip, r1, asr #17
   167b8:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   167bc:	blmi	fe082d64 <tcgetattr@plt+0xfe07ec94>
   167c0:	addsmi	r5, r8, #14876672	; 0xe30000
   167c4:	tstcc	r8, r5, rrx
   167c8:			; <UNDEFINED> instruction: 0xf91ef029
   167cc:	tstcs	r0, fp, lsr r8
   167d0:	ldrsbeq	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   167d4:			; <UNDEFINED> instruction: 0xf972f028
   167d8:	stmdavs	sl, {r0, r3, r4, r5, fp, sp, lr}^
   167dc:	blcs	31830 <tcgetattr@plt+0x2d760>
   167e0:			; <UNDEFINED> instruction: 0x2000bfb8
   167e4:	ldmdami	r8!, {r2, r8, r9, fp, ip, lr, pc}^
   167e8:	stmdavs	r0, {r5, fp, ip, lr}
   167ec:	eoreq	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   167f0:			; <UNDEFINED> instruction: 0xf8d24b76
   167f4:	stmiapl	r6!, {r2, r6, lr, pc}^
   167f8:	svceq	0x0000f1bc
   167fc:	blle	1ae8c4 <tcgetattr@plt+0x1aa7f4>
   16800:	stmiapl	r3!, {r0, r4, r5, r6, r8, r9, fp, lr}^
   16804:			; <UNDEFINED> instruction: 0xf853681b
   16808:			; <UNDEFINED> instruction: 0xf8c1302c
   1680c:	vqadd.s8	<illegal reg q9.5>, <illegal reg q8.5>, q8
   16810:	bl	157548 <tcgetattr@plt+0x153478>
   16814:	stclpl	12, cr0, [r9], #12
   16818:	ldmdbcs	sp!, {r0, r3, r6, r8, ip, sp, pc}
   1681c:	addshi	pc, pc, r0
   16820:	blcs	b6dbd4 <tcgetattr@plt+0xb69b04>
   16824:	adchi	pc, r5, r0
   16828:	suble	r2, lr, fp, lsr #22
   1682c:			; <UNDEFINED> instruction: 0xf00e4661
   16830:	andls	pc, r1, r9, asr #25
   16834:	stmdacs	r0, {r4, r5, sp, lr}
   16838:	stmdals	r1, {r1, r3, r4, r6, ip, lr, pc}
   1683c:			; <UNDEFINED> instruction: 0xfffaf00d
   16840:			; <UNDEFINED> instruction: 0xf00e2000
   16844:			; <UNDEFINED> instruction: 0xf01ff825
   16848:	ldmdavs	fp!, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1684c:	ldrdcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   16850:			; <UNDEFINED> instruction: 0xf0002b00
   16854:			; <UNDEFINED> instruction: 0xf8d8809a
   16858:	ldmdavs	fp, {ip, sp}
   1685c:	rsble	r2, r7, r0, lsl #22
   16860:	blmi	13a91d4 <tcgetattr@plt+0x13a5104>
   16864:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16868:	blls	1f08d8 <tcgetattr@plt+0x1ec808>
   1686c:			; <UNDEFINED> instruction: 0xf040405a
   16870:	mullt	r9, r1, r0
   16874:	mvnshi	lr, #12386304	; 0xbd0000
   16878:			; <UNDEFINED> instruction: 0xffdef01f
   1687c:	tstcs	r1, r0, asr #12
   16880:	blx	1d487a <tcgetattr@plt+0x1d07aa>
   16884:	ldmdami	r3, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   16888:			; <UNDEFINED> instruction: 0xe7534478
   1688c:	blx	95488e <tcgetattr@plt+0x9507be>
   16890:	blmi	1490570 <tcgetattr@plt+0x148c4a0>
   16894:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   16898:	addsle	r2, lr, r0, lsl #16
   1689c:	blmi	14106f0 <tcgetattr@plt+0x140c620>
   168a0:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
   168a4:	addle	r2, r2, r0, lsl #28
   168a8:	stmibmi	r0, {r0, r2, r6, r9, sl, ip, sp, lr, pc}^
   168ac:	teqcc	ip, r6	; <illegal shifter operand>	; <UNPREDICTABLE>
   168b0:	blle	1a14b8 <tcgetattr@plt+0x19d3e8>
   168b4:	andcc	pc, r9, r6, asr r8	; <UNPREDICTABLE>
   168b8:	andle	r3, r2, r1, lsl #6
   168bc:			; <UNDEFINED> instruction: 0xf0054630
   168c0:	ldmdavs	r6!, {r0, r1, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
   168c4:	mvnsle	r2, r0, lsl #28
   168c8:			; <UNDEFINED> instruction: 0xf89ce771
   168cc:	blcs	228d8 <tcgetattr@plt+0x1e808>
   168d0:	stmdage	r3, {r2, r3, r5, r7, r8, ip, lr, pc}
   168d4:	mvnscc	pc, pc, asr #32
   168d8:	movwls	r9, #25346	; 0x6302
   168dc:	movwls	r2, #13199	; 0x338f
   168e0:	movwls	sl, #19202	; 0x4b02
   168e4:			; <UNDEFINED> instruction: 0xf86af00f
   168e8:	movwls	r6, #6195	; 0x1833
   168ec:			; <UNDEFINED> instruction: 0xd1a42b00
   168f0:	ldmdavs	sl, {r0, r1, r3, r4, r5, fp, sp, lr}^
   168f4:			; <UNDEFINED> instruction: 0x46104b3a
   168f8:	stmiapl	r2!, {r8, sp}^
   168fc:	andvs	pc, r7, #8388608	; 0x800000
   16900:	ldc2	0, cr15, [lr], {33}	; 0x21
   16904:	stmdacs	r0, {r0, ip, pc}
   16908:	ldmdavs	lr!, {r1, r3, r4, r7, r8, ip, lr, pc}
   1690c:	blmi	d6811c <tcgetattr@plt+0xd6404c>
   16910:	andcs	r4, r1, r1, lsl #12
   16914:	ldrsbpl	pc, [r4], #134	; 0x86	; <UNPREDICTABLE>
   16918:	bvs	1b6ccac <tcgetattr@plt+0x1b68bdc>
   1691c:			; <UNDEFINED> instruction: 0xf024601d
   16920:	stmdals	r1, {r0, r1, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   16924:			; <UNDEFINED> instruction: 0xf00d603e
   16928:			; <UNDEFINED> instruction: 0xf01fffb3
   1692c:	ldr	pc, [r2, fp, ror #22]
   16930:	stmiapl	r5!, {r0, r2, r3, r5, r8, r9, fp, lr}^
   16934:	blcs	309e8 <tcgetattr@plt+0x2c918>
   16938:	bmi	b4ab88 <tcgetattr@plt+0xb46ab8>
   1693c:			; <UNDEFINED> instruction: 0xf8d32101
   16940:	ldrbtmi	r0, [sl], #-316	; 0xfffffec4
   16944:	blx	ff452952 <tcgetattr@plt+0xff44e882>
   16948:	orrle	r2, r9, r0, lsl #16
   1694c:	stmdavs	sp!, {r3, r5, r8, r9, fp, lr}
   16950:	stmiapl	r2!, {r3, r5, r8, fp, lr}^
   16954:	svcvs	0x006b4479
   16958:	blx	8d4922 <tcgetattr@plt+0x8d0852>
   1695c:			; <UNDEFINED> instruction: 0xf89ce780
   16960:	stmdbcs	r0, {r0, ip}
   16964:	svcge	0x005cf47f
   16968:			; <UNDEFINED> instruction: 0xe7c36031
   1696c:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   16970:			; <UNDEFINED> instruction: 0xf89ce703
   16974:	blcs	22980 <tcgetattr@plt+0x1e8b0>
   16978:	svcge	0x0058f47f
   1697c:	eorsvs	r4, r3, r8, lsl r6
   16980:			; <UNDEFINED> instruction: 0xff86f00d
   16984:	blx	fd2a0a <tcgetattr@plt+0xfce93a>
   16988:			; <UNDEFINED> instruction: 0xf04fe765
   1698c:			; <UNDEFINED> instruction: 0xf00e30ff
   16990:			; <UNDEFINED> instruction: 0xe760f9db
   16994:	ldm	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16998:	andeq	r2, r4, r4, ror r3
   1699c:	andeq	r0, r0, r0, asr #6
   169a0:	andeq	r2, r4, ip, asr r3
   169a4:	andeq	r0, r0, r8, ror #6
   169a8:	andeq	r0, r0, ip, lsl #10
   169ac:	andeq	r0, r0, r8, ror #7
   169b0:	andeq	sl, r2, r0, lsr #12
   169b4:	andeq	r0, r0, r0, lsr r4
   169b8:	andeq	r0, r0, ip, ror r5
   169bc:			; <UNDEFINED> instruction: 0x000004b8
   169c0:	andeq	r0, r0, r8, ror #10
   169c4:	strdeq	r0, [r0], -r4
   169c8:	andeq	r0, r0, r4, lsl #9
   169cc:	andeq	r0, r0, ip, ror #6
   169d0:	andeq	r2, r4, r0, ror #3
   169d4:	andeq	sl, r2, r8, asr #9
   169d8:	andeq	r0, r0, r8, lsl r5
   169dc:	andeq	r0, r0, ip, lsr r4
   169e0:	andeq	r0, r0, r0, lsr #8
   169e4:	andeq	r0, r0, r8, asr r3
   169e8:			; <UNDEFINED> instruction: 0x000003b4
   169ec:			; <UNDEFINED> instruction: 0x0002b2be
   169f0:	andeq	r0, r0, r8, ror r4
   169f4:			; <UNDEFINED> instruction: 0x0002b2b8
   169f8:	ldrbmi	lr, [r0, sp, lsr #18]!
   169fc:	svcmi	0x00522900
   16a00:	blmi	14c2c10 <tcgetattr@plt+0x14beb40>
   16a04:	ldmpl	sp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   16a08:	ldrd	pc, [r0], -r5
   16a0c:	ldrdmi	pc, [r0], #142	; 0x8e	; <UNPREDICTABLE>
   16a10:	subsvs	pc, r8, #14548992	; 0xde0000
   16a14:	stcle	8, cr6, [r5, #-136]!	; 0xffffff78
   16a18:	and	r4, ip, r1, lsl #8
   16a1c:	svclt	0x00082b15
   16a20:	andle	r4, r6, r2, ror #12
   16a24:	bl	1212f0 <tcgetattr@plt+0x11d220>
   16a28:	svclt	0x00dc0c02
   16a2c:			; <UNDEFINED> instruction: 0xf88c3201
   16a30:	addmi	r3, r1, #4
   16a34:			; <UNDEFINED> instruction: 0xf810d016
   16a38:	blcs	2a5644 <tcgetattr@plt+0x2a1574>
   16a3c:	blcs	3866a4 <tcgetattr@plt+0x3825d4>
   16a40:	blcs	10aa98 <tcgetattr@plt+0x1069c8>
   16a44:	blcs	200ab84 <tcgetattr@plt+0x2006ab4>
   16a48:	blcs	2466b0 <tcgetattr@plt+0x2425e0>
   16a4c:			; <UNDEFINED> instruction: 0xf04fbf0c
   16a50:			; <UNDEFINED> instruction: 0xf04f0c01
   16a54:	mvnle	r0, r0, lsl #24
   16a58:	svclt	0x00c82a00
   16a5c:	rscscc	pc, pc, #-2147483648	; 0x80000000
   16a60:	mvnle	r4, r1, lsl #5
   16a64:	andlt	r6, r2, r2, lsr #32
   16a68:			; <UNDEFINED> instruction: 0x87f0e8bd
   16a6c:	ldrdcc	pc, [r4], -lr
   16a70:			; <UNDEFINED> instruction: 0xf1044422
   16a74:			; <UNDEFINED> instruction: 0xf04f0a04
   16a78:	blvs	fe658e80 <tcgetattr@plt+0xfe654db0>
   16a7c:			; <UNDEFINED> instruction: 0xf8824650
   16a80:	tstls	r1, r4
   16a84:	b	1cd4a40 <tcgetattr@plt+0x1cd0970>
   16a88:	stmdacs	r0, {r7, r9, sl, lr}
   16a8c:	stmdbls	r1, {r0, r1, r2, r3, r6, ip, lr, pc}
   16a90:			; <UNDEFINED> instruction: 0xf7ed4608
   16a94:	stmdbls	r1, {r3, r5, r6, r8, fp, sp, lr, pc}
   16a98:	strbmi	r4, [r0], -r2, lsl #12
   16a9c:	b	ff8d4a58 <tcgetattr@plt+0xff8d0988>
   16aa0:	teqlt	r0, #128, 12	; 0x8000000
   16aa4:	ldrbmi	r4, [r0], -r9, asr #12
   16aa8:			; <UNDEFINED> instruction: 0xf7ed2233
   16aac:	stmdami	r8!, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
   16ab0:			; <UNDEFINED> instruction: 0xf01c4478
   16ab4:	stmdavs	fp!, {r0, r1, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   16ab8:			; <UNDEFINED> instruction: 0xf8c32500
   16abc:			; <UNDEFINED> instruction: 0xf01f50e0
   16ac0:	stmdbmi	r4!, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   16ac4:			; <UNDEFINED> instruction: 0xf1044628
   16ac8:	ldrbtmi	r0, [r9], #-576	; 0xfffffdc0
   16acc:	blx	1a54a94 <tcgetattr@plt+0x1a509c4>
   16ad0:			; <UNDEFINED> instruction: 0xf7ec4620
   16ad4:	shsub16mi	lr, r0, r0
   16ad8:	andlt	r2, r2, r1, lsl #2
   16adc:			; <UNDEFINED> instruction: 0x47f0e8bd
   16ae0:	ldmiblt	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16ae4:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   16ae8:	stc2l	0, cr15, [ip, #112]	; 0x70
   16aec:	mcr2	0, 5, pc, cr4, cr15, {0}	; <UNPREDICTABLE>
   16af0:	eorscs	lr, r3, #63176704	; 0x3c40000
   16af4:	ldrbmi	r4, [r0], -r1, asr #12
   16af8:	stmib	r2!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16afc:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   16b00:	stc2l	0, cr15, [r0, #112]	; 0x70
   16b04:	bmi	5b0bb0 <tcgetattr@plt+0x5acae0>
   16b08:	eorseq	pc, r8, r4, lsl #2
   16b0c:			; <UNDEFINED> instruction: 0xf8c16be3
   16b10:	ldmpl	sl!, {r5, r6, r7, pc}
   16b14:	blcs	6572c <tcgetattr@plt+0x6165c>
   16b18:	sbcscs	pc, ip, r1, asr #17
   16b1c:			; <UNDEFINED> instruction: 0xf7ffd911
   16b20:			; <UNDEFINED> instruction: 0x4620fdd5
   16b24:	pop	{r1, ip, sp, pc}
   16b28:			; <UNDEFINED> instruction: 0xf7ec47f0
   16b2c:	strmi	fp, [r1], -r1, asr #30
   16b30:			; <UNDEFINED> instruction: 0x46502233
   16b34:	stmib	r4, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16b38:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   16b3c:	stc2	0, cr15, [r2, #112]!	; 0x70
   16b40:			; <UNDEFINED> instruction: 0xf7fee7b9
   16b44:	strb	pc, [ip, r9, asr #19]!	; <UNPREDICTABLE>
   16b48:	andeq	r2, r4, r0, asr #32
   16b4c:	andeq	r0, r0, r8, ror #6
   16b50:			; <UNDEFINED> instruction: 0x0002b1b8
   16b54:	andeq	fp, r2, lr, asr r1
   16b58:	andeq	r9, r2, sl, lsl #18
   16b5c:	strdeq	r9, [r2], -r2
   16b60:	andeq	r0, r0, ip, ror r4
   16b64:	andeq	fp, r2, sl, lsl r1
   16b68:	svcmi	0x00f0e92d
   16b6c:	stc	0, cr2, [sp, #-12]!
   16b70:			; <UNDEFINED> instruction: 0xf8df8b02
   16b74:			; <UNDEFINED> instruction: 0xf8df26e0
   16b78:	ldrbtmi	r3, [sl], #-1760	; 0xfffff920
   16b7c:			; <UNDEFINED> instruction: 0x76dcf8df
   16b80:			; <UNDEFINED> instruction: 0x16dcf8df
   16b84:	lfmvs	f7, 1, [ip, #-692]	; 0xfffffd4c
   16b88:	ldrbtmi	r5, [pc], #-2259	; 16b90 <tcgetattr@plt+0x12ac0>
   16b8c:	beq	c52fc8 <tcgetattr@plt+0xc4eef8>
   16b90:			; <UNDEFINED> instruction: 0xf8cd681b
   16b94:			; <UNDEFINED> instruction: 0xf04f3614
   16b98:			; <UNDEFINED> instruction: 0xf8df0300
   16b9c:	ldmdapl	r9!, {r3, r6, r7, r9, sl, ip, sp}^
   16ba0:	tstls	r1, r2, asr r6
   16ba4:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   16ba8:	ldrdpl	pc, [r0], -r8
   16bac:	svc	0x00d4f7ec
   16bb0:	blle	1e0bb8 <tcgetattr@plt+0x1dcae8>
   16bb4:			; <UNDEFINED> instruction: 0x3010f8da
   16bb8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   16bbc:	svcmi	0x0040f5b3
   16bc0:	addshi	pc, sl, r0
   16bc4:	ldrdeq	pc, [r0], -r8
   16bc8:	mrscs	r2, R12_usr
   16bcc:	stmdb	sl!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16bd0:			; <UNDEFINED> instruction: 0xf0003001
   16bd4:			; <UNDEFINED> instruction: 0xf8df8328
   16bd8:	movwcs	fp, #1680	; 0x690
   16bdc:			; <UNDEFINED> instruction: 0xf04fae02
   16be0:	ldrbtmi	r3, [fp], #2559	; 0x9ff
   16be4:	ldrbeq	pc, [r8], #-579	; 0xfffffdbd	; <UNPREDICTABLE>
   16be8:	and	r9, r4, r0, lsl #6
   16bec:	bne	94ac34 <tcgetattr@plt+0x946b64>
   16bf0:	cfstrscs	mvf4, [r0], {131}	; 0x83
   16bf4:	strtmi	sp, [r2], -ip, lsl #26
   16bf8:			; <UNDEFINED> instruction: 0x46284659
   16bfc:	cdp	7, 10, cr15, cr6, cr12, {7}
   16c00:	eorsvs	r2, r0, r0, lsl #16
   16c04:			; <UNDEFINED> instruction: 0xf7eddaf2
   16c08:	stmdavs	r3, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
   16c0c:	rscsle	r2, r2, r4, lsl #22
   16c10:	blcs	3d818 <tcgetattr@plt+0x39748>
   16c14:			; <UNDEFINED> instruction: 0xf8d8d15b
   16c18:			; <UNDEFINED> instruction: 0xf7ed0000
   16c1c:	bls	514fc <tcgetattr@plt+0x4d42c>
   16c20:	vst2.8	{d25-d26}, [pc], r1
   16c24:			; <UNDEFINED> instruction: 0xf7f96100
   16c28:	stmdacs	r0, {r0, r6, r7, r8, fp, ip, sp, lr, pc}
   16c2c:	andeq	pc, r0, r8, asr #17
   16c30:	movwhi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   16c34:			; <UNDEFINED> instruction: 0x3634f8df
   16c38:			; <UNDEFINED> instruction: 0x462858fd
   16c3c:			; <UNDEFINED> instruction: 0xf840f025
   16c40:	ldrdcc	pc, [r0], -r8
   16c44:	rscvs	r4, fp, r8, lsr #12
   16c48:			; <UNDEFINED> instruction: 0xf810f025
   16c4c:	blcs	30d20 <tcgetattr@plt+0x2cc50>
   16c50:			; <UNDEFINED> instruction: 0x2c00db43
   16c54:	addhi	pc, r8, r0, lsl #6
   16c58:			; <UNDEFINED> instruction: 0x4614f8df
   16c5c:	movwvc	pc, #8774	; 0x2246	; <UNPREDICTABLE>
   16c60:	cmnpl	r3, #207618048	; 0xc600000	; <UNPREDICTABLE>
   16c64:	stmdavs	r2!, {r2, r3, r4, r5, r6, sl, lr}
   16c68:			; <UNDEFINED> instruction: 0xf000429a
   16c6c:			; <UNDEFINED> instruction: 0xf1b98089
   16c70:			; <UNDEFINED> instruction: 0xf0403fff
   16c74:			; <UNDEFINED> instruction: 0xf8df80c2
   16c78:	strdcs	r1, [r0], -ip
   16c7c:			; <UNDEFINED> instruction: 0xf7f04479
   16c80:			; <UNDEFINED> instruction: 0xf8dff98f
   16c84:			; <UNDEFINED> instruction: 0xf8df25f4
   16c88:	ldrbtmi	r3, [sl], #-1488	; 0xfffffa30
   16c8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16c90:			; <UNDEFINED> instruction: 0x3614f8dd
   16c94:			; <UNDEFINED> instruction: 0xf040405a
   16c98:	vqsub.s8	q4, <illegal reg q14.5>, <illegal reg q2.5>
   16c9c:	ldc	13, cr6, [sp], #112	; 0x70
   16ca0:	pop	{r1, r8, r9, fp, pc}
   16ca4:	stmdbvs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   16ca8:	svclt	0x00982b0b
   16cac:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   16cb0:	eorshi	pc, r5, #0, 4
   16cb4:	strbpl	pc, [r1], #-1472	; 0xfffffa40	; <UNPREDICTABLE>
   16cb8:	strbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   16cbc:	cfstrscs	mvf3, [r0], {24}
   16cc0:	bl	27eac <tcgetattr@plt+0x23ddc>
   16cc4:	svclt	0x00c40b01
   16cc8:	movwls	r2, #769	; 0x301
   16ccc:			; <UNDEFINED> instruction: 0x4628dc93
   16cd0:	ldmib	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16cd4:	blcs	30da8 <tcgetattr@plt+0x2ccd8>
   16cd8:			; <UNDEFINED> instruction: 0xf7eddabb
   16cdc:			; <UNDEFINED> instruction: 0xf8dfe884
   16ce0:	ldrbtmi	r1, [r9], #-1440	; 0xfffffa60
   16ce4:			; <UNDEFINED> instruction: 0xf7f06800
   16ce8:			; <UNDEFINED> instruction: 0xf1b9f95b
   16cec:	strdle	r3, [r8], #255	; 0xff
   16cf0:			; <UNDEFINED> instruction: 0xf7ed4648
   16cf4:	strb	lr, [r4, sl, asr #19]
   16cf8:	strtmi	sl, [r8], -r2, lsl #28
   16cfc:	cmncs	lr, #36, 18	; 0x90000
   16d00:	eorsvs	r4, r3, r2, lsr r6
   16d04:	svc	0x002ef7ec
   16d08:	blle	1ede524 <tcgetattr@plt+0x1eda454>
   16d0c:			; <UNDEFINED> instruction: 0xf8dfac05
   16d10:	blge	e02e8 <tcgetattr@plt+0xdc218>
   16d14:	cmpeq	r8, r3, asr #4	; <UNPREDICTABLE>
   16d18:	adcvs	r4, r3, sl, ror r4
   16d1c:	smlabtcs	r3, sp, r9, lr
   16d20:	orrvs	pc, r0, #1325400064	; 0x4f000000
   16d24:	cmnvs	r3, r1, lsl #4
   16d28:	movwcs	r6, #226	; 0xe2
   16d2c:	stmib	r4, {r0, r2, r7, r9, fp, sp, pc}^
   16d30:			; <UNDEFINED> instruction: 0x61223300
   16d34:	andcs	r6, r0, #-1073741784	; 0xc0000028
   16d38:	strtmi	r4, [r8], -r1, lsr #12
   16d3c:	stmdb	r8, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16d40:	eorsvs	r2, r0, r0, lsl #16
   16d44:			; <UNDEFINED> instruction: 0xf7eddaaf
   16d48:	stmdavs	r3, {r1, r2, r3, r6, fp, sp, lr, pc}
   16d4c:	rscsle	r2, r2, r4, lsl #22
   16d50:	strtmi	r4, [r8], -r1, lsl #13
   16d54:	ldmib	r8, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16d58:	strne	pc, [ip, #-2271]!	; 0xfffff721
   16d5c:	ldrdeq	pc, [r0], -r9
   16d60:			; <UNDEFINED> instruction: 0xf7f04479
   16d64:	usad8	ip, sp, r9
   16d68:	cmpeq	r8, #805306372	; 0x30000004	; <UNPREDICTABLE>
   16d6c:	umullle	r4, r8, ip, r2
   16d70:	ldrne	pc, [r8, #-2271]	; 0xfffff721
   16d74:	andcs	r4, r0, r2, lsr #12
   16d78:			; <UNDEFINED> instruction: 0xf7f04479
   16d7c:	usad8	r0, r1, r9
   16d80:	blcs	b0f14 <tcgetattr@plt+0xace44>
   16d84:			; <UNDEFINED> instruction: 0xf1b9d007
   16d88:	strdle	r3, [r4], -pc	; <UNPREDICTABLE>
   16d8c:			; <UNDEFINED> instruction: 0xf04f4648
   16d90:			; <UNDEFINED> instruction: 0xf7ed39ff
   16d94:			; <UNDEFINED> instruction: 0xf8dfe97a
   16d98:			; <UNDEFINED> instruction: 0xf8df24f8
   16d9c:	ldmpl	sl!, {r3, r4, r5, r6, r7, sl, ip, sp}
   16da0:	ldmdavs	r4, {r0, r2, r3, r4, r5, r6, r7, fp, ip, lr}
   16da4:	stccs	0, cr6, [r0], {44}	; 0x2c
   16da8:			; <UNDEFINED> instruction: 0xf8dfd052
   16dac:	ldrbtmi	r6, [lr], #-1260	; 0xfffffb14
   16db0:	and	r3, r3, r8, lsl #12
   16db4:	eorvs	r6, ip, r4, lsr #16
   16db8:	suble	r2, r9, r0, lsl #24
   16dbc:	andsvc	pc, r7, r4, lsl #10
   16dc0:			; <UNDEFINED> instruction: 0xf7ec4631
   16dc4:	stmdacs	r0, {r3, r7, r8, sl, fp, sp, lr, pc}
   16dc8:	stmdavs	lr!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   16dcc:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx4
   16dd0:			; <UNDEFINED> instruction: 0xf8d6d05d
   16dd4:	blcs	234fc <tcgetattr@plt+0x1f42c>
   16dd8:			; <UNDEFINED> instruction: 0xf8dfd17a
   16ddc:			; <UNDEFINED> instruction: 0xf89634c0
   16de0:	ldrbtmi	r1, [fp], #-296	; 0xfffffed8
   16de4:	ldmiblt	r1!, {r1, r3, r4, r6, fp, sp, lr}
   16de8:			; <UNDEFINED> instruction: 0xf0402a07
   16dec:	stfcsd	f0, [r0], {147}	; 0x93
   16df0:	svcge	0x0047f47f
   16df4:			; <UNDEFINED> instruction: 0xf890f7f0
   16df8:	strbmi	lr, [r8], -r3, asr #14
   16dfc:	stmdb	r4, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16e00:	ldr	r6, [r8, -r2, lsr #16]!
   16e04:	svc	0x00eef7ec
   16e08:	ldrne	pc, [r4], #2271	; 0x8df
   16e0c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   16e10:			; <UNDEFINED> instruction: 0xf8c6f7f0
   16e14:	bcs	290af0 <tcgetattr@plt+0x28ca20>
   16e18:	andshi	pc, r6, #0, 4
   16e1c:			; <UNDEFINED> instruction: 0xf853a302
   16e20:	strmi	r1, [fp], #-34	; 0xffffffde
   16e24:	svclt	0x00004718
   16e28:	andeq	r0, r0, pc, lsl r1
   16e2c:	strdeq	r0, [r0], -r3
   16e30:	andeq	r0, r0, r9, asr #1
   16e34:	strheq	r0, [r0], -r7
   16e38:			; <UNDEFINED> instruction: 0x000002bf
   16e3c:			; <UNDEFINED> instruction: 0x000002bf
   16e40:	andeq	r0, r0, r5, ror #5
   16e44:			; <UNDEFINED> instruction: 0xffffffc7
   16e48:			; <UNDEFINED> instruction: 0x000002b9
   16e4c:	andeq	r0, r0, r3, asr #4
   16e50:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   16e54:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   16e58:			; <UNDEFINED> instruction: 0xf0002c00
   16e5c:			; <UNDEFINED> instruction: 0xf8df81a0
   16e60:			; <UNDEFINED> instruction: 0xf6456448
   16e64:	ldrbtmi	r6, [lr], #-2116	; 0xfffff7bc
   16e68:	and	r3, r3, r8, lsl #12
   16e6c:	stccs	8, cr6, [r0], {36}	; 0x24
   16e70:	orrshi	pc, r5, r0
   16e74:	tsteq	r8, r4, lsl #22
   16e78:			; <UNDEFINED> instruction: 0xf7ec4630
   16e7c:	stmdacs	r0, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
   16e80:	stmiavs	r3!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   16e84:	ldmdavs	lr, {r0, r1, r4, r8, ip, sp, pc}^
   16e88:	str	r6, [r0, lr, lsr #32]!
   16e8c:			; <UNDEFINED> instruction: 0xf8df602b
   16e90:	ldrbtmi	r3, [fp], #-1052	; 0xfffffbe4
   16e94:	bcs	271004 <tcgetattr@plt+0x26cf34>
   16e98:	bicshi	pc, r6, r0, lsl #4
   16e9c:			; <UNDEFINED> instruction: 0xf853a302
   16ea0:	strmi	r1, [fp], #-34	; 0xffffffde
   16ea4:	svclt	0x00004718
   16ea8:	muleq	r0, pc, r0	; <UNPREDICTABLE>
   16eac:	andeq	r0, r0, r1, ror r0
   16eb0:	andeq	r0, r0, r9, asr #32
   16eb4:	andeq	r0, r0, r9, asr #32
   16eb8:	andeq	r0, r0, pc, lsr r2
   16ebc:	andeq	r0, r0, pc, lsr r2
   16ec0:			; <UNDEFINED> instruction: 0xfffffddb
   16ec4:			; <UNDEFINED> instruction: 0xffffff47
   16ec8:	andeq	r0, r0, r9, lsr r2
   16ecc:	andeq	r0, r0, r3, asr #3
   16ed0:			; <UNDEFINED> instruction: 0xf8d2f01c
   16ed4:	cdpcs	8, 0, cr6, cr0, cr14, {1}
   16ed8:	svcge	0x007ff47f
   16edc:			; <UNDEFINED> instruction: 0xf8d6e7d7
   16ee0:			; <UNDEFINED> instruction: 0xb1280258
   16ee4:			; <UNDEFINED> instruction: 0xf7ec2100
   16ee8:	stmdacs	r0, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
   16eec:	mcrge	4, 6, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   16ef0:	strbmi	r4, [r8], -r1, lsr #12
   16ef4:	blx	ff354ef6 <tcgetattr@plt+0xff350e26>
   16ef8:			; <UNDEFINED> instruction: 0xf47f2800
   16efc:	stmdavs	fp!, {r1, r6, r7, r9, sl, fp, sp, pc}
   16f00:	blvs	fe6f1074 <tcgetattr@plt+0xfe6ecfa4>
   16f04:	ldmdavc	fp, {r0, r1, r3, r4, r8, ip, sp, pc}
   16f08:			; <UNDEFINED> instruction: 0xf0402b00
   16f0c:	stmiami	r8!, {r1, r2, r5, r6, r8, pc}^
   16f10:			; <UNDEFINED> instruction: 0xf7ff4478
   16f14:	ssat	pc, #21, fp, asr #23	; <UNPREDICTABLE>
   16f18:			; <UNDEFINED> instruction: 0xf6412600
   16f1c:	stmibmi	r5!, {r3, r4, r6, r7, r8, r9, ip}^
   16f20:	strdcs	r5, [r0], -r4
   16f24:	cfstrscs	mvf4, [r4], {121}	; 0x79
   16f28:	andcs	fp, r0, #4, 30
   16f2c:	bmi	ff8ab2fc <tcgetattr@plt+0xff8a722c>
   16f30:			; <UNDEFINED> instruction: 0xf502447a
   16f34:	andcc	r5, r8, #128, 4
   16f38:			; <UNDEFINED> instruction: 0xf832f7f0
   16f3c:			; <UNDEFINED> instruction: 0xf641682a
   16f40:	ldrsbpl	r1, [r4], #56	; 0x38
   16f44:	blmi	ff7909c0 <tcgetattr@plt+0xff78c8f0>
   16f48:	lfmmi	f2, 2, [sp], {92}	; 0x5c
   16f4c:	ldmpl	r9!, {r4, r6, r9, sl, lr}^
   16f50:			; <UNDEFINED> instruction: 0xf7ec447c
   16f54:	vadd.f32	q15, <illegal reg q0.5>, q7
   16f58:			; <UNDEFINED> instruction: 0xf8540318
   16f5c:			; <UNDEFINED> instruction: 0xf1b88003
   16f60:	vmaxnm.f32	d0, d0, d31
   16f64:			; <UNDEFINED> instruction: 0xf1b88143
   16f68:			; <UNDEFINED> instruction: 0xf0000f00
   16f6c:			; <UNDEFINED> instruction: 0xf5048139
   16f70:	cdpge	4, 8, cr5, cr0, cr0, {4}
   16f74:			; <UNDEFINED> instruction: 0x4620341c
   16f78:	cdp	7, 15, cr15, cr4, cr12, {7}
   16f7c:	tstcs	r4, #52428800	; 0x3200000
   16f80:	strmi	r2, [r5], -sl, lsl #2
   16f84:			; <UNDEFINED> instruction: 0xf00d4620
   16f88:	movwlt	pc, #3115	; 0xc2b	; <UNPREDICTABLE>
   16f8c:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   16f90:	tstlt	fp, r3, lsr r8
   16f94:	andvs	pc, r4, sl, asr #17
   16f98:	andcs	r4, sl, #13238272	; 0xca0000
   16f9c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
   16fa0:	addpl	pc, r0, r0, lsl #10
   16fa4:			; <UNDEFINED> instruction: 0xf7ec301c
   16fa8:	stmdacs	r0, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
   16fac:			; <UNDEFINED> instruction: 0x2000bfb8
   16fb0:	bmi	ff18dbcc <tcgetattr@plt+0xff189afc>
   16fb4:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
   16fb8:	svclt	0x00a84290
   16fbc:	stclmi	0, cr2, [r3], {0}
   16fc0:	andeq	pc, r0, sl, asr #17
   16fc4:	strtmi	r4, [ip], #-1148	; 0xfffffb84
   16fc8:	strpl	pc, [r0], #1284	; 0x504
   16fcc:			; <UNDEFINED> instruction: 0xf1b8341d
   16fd0:	vpmax.f32	d16, d0, d0
   16fd4:	svcge	0x00408125
   16fd8:	ldrtmi	r4, [lr], -r5, asr #12
   16fdc:			; <UNDEFINED> instruction: 0xf8464620
   16fe0:			; <UNDEFINED> instruction: 0xf7ec4b04
   16fe4:	stccc	14, cr14, [r1, #-768]	; 0xfffffd00
   16fe8:	andeq	pc, r1, r0, lsl #2
   16fec:	mvnsle	r4, r4, lsl #8
   16ff0:	svceq	0x0000f1b8
   16ff4:	orreq	lr, r8, #323584	; 0x4f000
   16ff8:	movwcs	fp, #20440	; 0x4fd8
   16ffc:	stmdavc	r2!, {r0, r1, r3, r4, r5, sl, lr}
   17000:	andsvs	r2, r9, r0, lsl #2
   17004:			; <UNDEFINED> instruction: 0xf8cab10a
   17008:	ldmdavs	fp!, {r2, lr}
   1700c:			; <UNDEFINED> instruction: 0xf8cab10b
   17010:	blmi	febf3038 <tcgetattr@plt+0xfebeef68>
   17014:	andeq	pc, ip, r1, asr #4
   17018:	tsteq	r0, r1, asr #4	; <UNPREDICTABLE>
   1701c:	ldreq	pc, [ip], #-578	; 0xfffffdbe
   17020:			; <UNDEFINED> instruction: 0xf503447b
   17024:	ldmdapl	r8, {r9, ip, lr}
   17028:	ldmdapl	r9, {r2, r3, r4, r9, ip, sp}^
   1702c:			; <UNDEFINED> instruction: 0xf8ca5d1b
   17030:			; <UNDEFINED> instruction: 0xf8ca0014
   17034:	tstlt	fp, ip, lsl r0
   17038:	andcs	pc, ip, sl, asr #17
   1703c:	vqdmulh.s<illegal width 8>	d20, d17, d21
   17040:	vhadd.s8	d16, d1, d8
   17044:	vand	d16, d3, d4
   17048:	ldrbtmi	r0, [fp], #-1052	; 0xfffffbe4
   1704c:	subpl	pc, r0, #12582912	; 0xc00000
   17050:	andscc	r5, ip, #24, 16	; 0x180000
   17054:	ldcpl	8, cr5, [fp, #-356]	; 0xfffffe9c
   17058:	smlabteq	r8, sl, r9, lr
   1705c:			; <UNDEFINED> instruction: 0xf8cab10b
   17060:			; <UNDEFINED> instruction: 0x46502010
   17064:			; <UNDEFINED> instruction: 0xf9ccf003
   17068:	stcls	6, cr14, [r1], {11}
   1706c:			; <UNDEFINED> instruction: 0xf7fb4620
   17070:	ldmibmi	r9, {r0, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   17074:			; <UNDEFINED> instruction: 0xf5014479
   17078:	tstcc	r8, r1, lsl #2
   1707c:	strtmi	r4, [r0], -r5, lsl #12
   17080:	stcl	7, cr15, [r4, #944]	; 0x3b0
   17084:			; <UNDEFINED> instruction: 0x46214652
   17088:			; <UNDEFINED> instruction: 0xf7ec2003
   1708c:	stmdacs	r0, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
   17090:	andeq	pc, r0, pc, asr #32
   17094:			; <UNDEFINED> instruction: 0xf8dadb07
   17098:	vst4.8	{d3-d6}, [r3 :64], r0
   1709c:			; <UNDEFINED> instruction: 0xf5b34370
   170a0:			; <UNDEFINED> instruction: 0xf0004f40
   170a4:			; <UNDEFINED> instruction: 0xf7fd80b9
   170a8:	strmi	pc, [r4], -fp, ror #29
   170ac:	stmdals	r1, {r0, r3, r5, r9, sl, lr}
   170b0:	stc	7, cr15, [ip, #944]!	; 0x3b0
   170b4:			; <UNDEFINED> instruction: 0xf7ec4628
   170b8:	stccs	12, cr14, [r0], {126}	; 0x7e
   170bc:	blmi	fe20da8c <tcgetattr@plt+0xfe2099bc>
   170c0:	bmi	fe1df4cc <tcgetattr@plt+0xfe1db3fc>
   170c4:	ldrbtcc	pc, [pc], #79	; 170cc <tcgetattr@plt+0x12ffc>	; <UNPREDICTABLE>
   170c8:			; <UNDEFINED> instruction: 0xf503447b
   170cc:	poppl	{r0, r8, r9, ip, lr}
   170d0:	eorvs	r6, ip, r8, lsl r8
   170d4:	mrc2	7, 6, pc, cr12, cr11, {7}
   170d8:	mvnscc	pc, #79	; 0x4f
   170dc:	ldrb	r6, [r0, #43]	; 0x2b
   170e0:			; <UNDEFINED> instruction: 0xf92ef7fe
   170e4:	ldmdami	pc!, {r0, r2, r3, r6, r7, r8, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   170e8:			; <UNDEFINED> instruction: 0xf5004478
   170ec:	andcc	r5, r8, r0, lsl #1
   170f0:			; <UNDEFINED> instruction: 0xfffcf01f
   170f4:			; <UNDEFINED> instruction: 0xb1236803
   170f8:			; <UNDEFINED> instruction: 0xb1136b9b
   170fc:	blcs	35170 <tcgetattr@plt+0x310a0>
   17100:	ldmdami	r9!, {r2, r5, r6, r8, ip, lr, pc}^
   17104:			; <UNDEFINED> instruction: 0xf7fd4478
   17108:	ldr	pc, [sl, #3815]!	; 0xee7
   1710c:			; <UNDEFINED> instruction: 0xf7fc2001
   17110:	ldr	pc, [r6, #3445]!	; 0xd75
   17114:	svccc	0x00fff1b9
   17118:	cfldrsge	mvf15, [r3, #252]!	; 0xfc
   1711c:	stmdbvs	r3!, {r3, r5, r6, r7, r8, sl, sp, lr, pc}
   17120:	bpl	452948 <tcgetattr@plt+0x44e878>
   17124:			; <UNDEFINED> instruction: 0xf04f46b3
   17128:			; <UNDEFINED> instruction: 0x462539ff
   1712c:	bicslt	r4, r6, lr, lsl r6
   17130:	movwmi	lr, #2518	; 0x9d6
   17134:	tstle	r2, r1, lsl #22
   17138:	blcs	7140c <tcgetattr@plt+0x6d33c>
   1713c:	stccs	0, cr13, [fp], {25}
   17140:	strcc	sp, [r3], #-2321	; 0xfffff6ef
   17144:			; <UNDEFINED> instruction: 0xf024692b
   17148:	stmdbvs	r9!, {r0, r1, r9}^
   1714c:			; <UNDEFINED> instruction: 0xf1064416
   17150:	strmi	r0, [fp], #-524	; 0xfffffdf4
   17154:	movwle	r4, #25235	; 0x6293
   17158:	andcc	r6, r3, #3276800	; 0x320000
   1715c:	andeq	pc, r3, #34	; 0x22
   17160:	addsmi	r4, r3, #838860800	; 0x32000000
   17164:	cdp	2, 1, cr13, cr8, cr3, {7}
   17168:			; <UNDEFINED> instruction: 0x465e5a10
   1716c:	ldrdeq	pc, [r0], -fp
   17170:	cfstr32cs	mvfx14, [pc], {160}	; 0xa0
   17174:	strb	sp, [r2, r3, lsl #16]!
   17178:	stccs	12, cr3, [pc], {16}
   1717c:	strbmi	sp, [r8], -sp, lsl #18
   17180:	ldrdls	pc, [ip], -r6
   17184:	strmi	r4, [r1, #963]	; 0x3c3
   17188:	bicsvc	lr, r3, #323584	; 0x4f000
   1718c:	movwcs	fp, #3848	; 0xf08
   17190:	rscsle	r2, r1, r0, lsl #22
   17194:	svc	0x0078f7ec
   17198:	ldmdavs	r4!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1719c:	stmdavs	lr!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   171a0:	ldr	r2, [r4], -r0, lsl #8
   171a4:	ldmpl	sp!, {r1, r2, r3, r6, r8, r9, fp, lr}^
   171a8:			; <UNDEFINED> instruction: 0xf7fe602c
   171ac:	strtmi	pc, [r0], -r9, asr #17
   171b0:	svc	0x006af7ec
   171b4:	stmdavs	sl!, {r0, r2, r3, r6, r8, r9, fp, lr}
   171b8:	bcs	283ac <tcgetattr@plt+0x242dc>
   171bc:	movwpl	pc, #5379	; 0x1503	; <UNPREDICTABLE>
   171c0:	tstcs	r2, r8, lsr #31
   171c4:	svclt	0x00b86818
   171c8:	str	r2, [r3, r1, lsl #2]
   171cc:	tstcs	r0, r8, asr #12
   171d0:	blx	17d51d0 <tcgetattr@plt+0x17d1100>
   171d4:			; <UNDEFINED> instruction: 0xf47f2800
   171d8:			; <UNDEFINED> instruction: 0xf7fead54
   171dc:	ldrb	pc, [r0, #-2173]	; 0xfffff783	; <UNPREDICTABLE>
   171e0:			; <UNDEFINED> instruction: 0xf504af40
   171e4:	ldrcc	r5, [ip], #-1152	; 0xfffffb80
   171e8:	smladx	r8, fp, r6, r4
   171ec:	strpl	pc, [r0], #1284	; 0x504
   171f0:	ldrcc	sl, [ip], #-3712	; 0xfffff180
   171f4:	ldmdaeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
   171f8:			; <UNDEFINED> instruction: 0xf7ec4620
   171fc:			; <UNDEFINED> instruction: 0x4632edb4
   17200:	tstcs	sl, r4, lsl r3
   17204:	strtmi	r4, [r0], -r5, lsl #12
   17208:	blx	ffad3244 <tcgetattr@plt+0xffacf174>
   1720c:			; <UNDEFINED> instruction: 0xf43f2800
   17210:			; <UNDEFINED> instruction: 0xf04faee2
   17214:			; <UNDEFINED> instruction: 0xe6bb083e
   17218:	mcr2	7, 7, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
   1721c:	strb	r4, [r5, -r4, lsl #12]
   17220:	ldrtmi	sl, [fp], -r0, asr #30
   17224:			; <UNDEFINED> instruction: 0xf7ece6eb
   17228:	ldmdbmi	r1!, {r1, r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   1722c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   17230:			; <UNDEFINED> instruction: 0xff56f7ef
   17234:	ldcl	7, cr15, [r6, #944]	; 0x3b0
   17238:	bls	696f8 <tcgetattr@plt+0x65628>
   1723c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   17240:			; <UNDEFINED> instruction: 0xff4ef7ef
   17244:	ldc	7, cr15, [sl], #-944	; 0xfffffc50
   17248:	andcs	r4, r0, fp, lsr #18
   1724c:			; <UNDEFINED> instruction: 0xf7ef4479
   17250:	ldr	pc, [r6, #-3751]	; 0xfffff159
   17254:	andeq	r1, r4, sl, asr #29
   17258:	andeq	r0, r0, r0, asr #6
   1725c:			; <UNDEFINED> instruction: 0x00041eba
   17260:	andeq	r0, r0, r0, asr #10
   17264:	andeq	r0, r0, r0, lsl r5
   17268:	andeq	r6, r4, sl, ror #29
   1726c:	andeq	r0, r0, r4, ror #5
   17270:	andeq	r6, r4, r8, ror #28
   17274:	andeq	fp, r2, r0, asr #32
   17278:			; <UNDEFINED> instruction: 0x00041dba
   1727c:	andeq	r6, r4, ip, lsl #28
   17280:	andeq	sl, r2, lr, lsr #31
   17284:			; <UNDEFINED> instruction: 0x00046db4
   17288:	andeq	sl, r2, r0, lsr pc
   1728c:	andeq	sl, r2, r0, lsr #30
   17290:	andeq	r0, r0, ip, ror r5
   17294:	andeq	r0, r0, r8, ror #6
   17298:	andeq	r6, r4, lr, lsl sp
   1729c:	andeq	r6, r4, sl, ror #25
   172a0:	andeq	sl, r2, r8, ror #27
   172a4:	andeq	r0, r0, ip, lsr r4
   172a8:	andeq	r6, r4, r6, ror #24
   172ac:	andeq	r6, r4, sl, lsr ip
   172b0:			; <UNDEFINED> instruction: 0x00046bbc
   172b4:	andeq	fp, r2, r0, lsr #18
   172b8:	muleq	r4, ip, fp
   172bc:	andeq	r0, r0, ip, ror r3
   172c0:	andeq	r6, r4, ip, ror fp
   172c4:	andeq	r6, r4, lr, lsr #22
   172c8:	andeq	r0, r0, r8, asr #5
   172cc:	andeq	r6, r4, r8, lsl #22
   172d0:	andeq	r6, r4, ip, lsr #21
   172d4:	andeq	r6, r4, r2, lsl #21
   172d8:	andeq	r6, r4, r8, asr sl
   172dc:	andeq	r6, r4, r4, lsl #20
   172e0:	muleq	r0, ip, r5
   172e4:	andeq	r6, r4, r4, ror #19
   172e8:	andeq	r6, r4, r8, asr #19
   172ec:	andeq	r6, r4, r4, lsl r9
   172f0:			; <UNDEFINED> instruction: 0x0002a9bc
   172f4:	andeq	sl, r2, r4, asr #20
   172f8:	muleq	r2, r0, sl
   172fc:	blmi	c29bc0 <tcgetattr@plt+0xc25af0>
   17300:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   17304:	ldmpl	r3, {r0, r1, r3, r4, r7, ip, sp, pc}^
   17308:	ldmdavs	fp, {r1, r2, r3, r5, sl, fp, lr}
   1730c:			; <UNDEFINED> instruction: 0xf04f9319
   17310:	blmi	b57f18 <tcgetattr@plt+0xb53e48>
   17314:	stmiapl	r5!, {r2, r3, r4, r5, r6, sl, lr}^
   17318:			; <UNDEFINED> instruction: 0xf7ec6828
   1731c:			; <UNDEFINED> instruction: 0xf7eceeb6
   17320:	blmi	ad2380 <tcgetattr@plt+0xace2b0>
   17324:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   17328:	mlasle	ip, r8, r2, r4
   1732c:	mcr2	7, 1, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
   17330:	stmiapl	r1!, {r0, r1, r2, r5, r8, r9, fp, lr}^
   17334:	stcle	8, cr2, [fp], #-0
   17338:			; <UNDEFINED> instruction: 0xf7fb9101
   1733c:	stmdbls	r1, {r0, r1, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   17340:	andcs	sl, r3, r2, lsl #20
   17344:	stc	7, cr15, [r8], {236}	; 0xec
   17348:	blle	161350 <tcgetattr@plt+0x15d280>
   1734c:			; <UNDEFINED> instruction: 0xf4039b06
   17350:			; <UNDEFINED> instruction: 0xf5b34370
   17354:	eorle	r4, r3, r0, asr #30
   17358:	stc2l	7, cr15, [r6], {253}	; 0xfd
   1735c:	eorvs	r2, r8, r0, lsl #16
   17360:			; <UNDEFINED> instruction: 0x2000bfb8
   17364:	blmi	70df94 <tcgetattr@plt+0x709ec4>
   17368:	strtmi	r5, [r0], -r4, ror #17
   1736c:	stc2	0, cr15, [r8], #144	; 0x90
   17370:	strtmi	r6, [r0], -fp, lsr #16
   17374:			; <UNDEFINED> instruction: 0xf02460e3
   17378:	andcs	pc, r1, r9, ror ip	; <UNPREDICTABLE>
   1737c:	blmi	429bdc <tcgetattr@plt+0x425b0c>
   17380:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17384:	blls	6713f4 <tcgetattr@plt+0x66d324>
   17388:	tstle	r4, sl, asr r0
   1738c:	ldclt	0, cr11, [r0, #-108]!	; 0xffffff94
   17390:	tstls	r1, r8, lsl #12
   17394:	bl	fe95534c <tcgetattr@plt+0xfe95127c>
   17398:	mcr2	7, 0, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
   1739c:	strb	r9, [fp, r1, lsl #18]
   173a0:	mrc2	7, 4, pc, cr8, cr13, {7}
   173a4:	blmi	2d1314 <tcgetattr@plt+0x2cd244>
   173a8:	strmi	r5, [r8], -r1, ror #17
   173ac:			; <UNDEFINED> instruction: 0xf7ec9101
   173b0:	stmdbls	r1, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
   173b4:			; <UNDEFINED> instruction: 0xf7ece7c4
   173b8:	svclt	0x0000eb82
   173bc:	andeq	r1, r4, r4, asr #14
   173c0:	andeq	r0, r0, r0, asr #6
   173c4:	andeq	r1, r4, r0, lsr r7
   173c8:	andeq	r0, r0, r0, lsl r5
   173cc:	andeq	r0, r0, r4, asr r5
   173d0:	andeq	r0, r0, r0, asr #10
   173d4:	andeq	r0, r0, r4, ror #5
   173d8:	andeq	r1, r4, r4, asr #13
   173dc:	addlt	fp, lr, r0, ror r5
   173e0:	vmovge.32	d2[0], r4
   173e4:	strmi	r9, [r5], -ip, lsl #4
   173e8:	tstls	r0, fp, lsl sl
   173ec:	ldrbtmi	r2, [sl], #-272	; 0xfffffef0
   173f0:	andcs	r5, r0, #13828096	; 0xd30000
   173f4:	movwls	r6, #55323	; 0xd81b
   173f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   173fc:	cmpeq	r8, #805306372	; 0x30000004	; <UNPREDICTABLE>
   17400:	movwls	r9, #4616	; 0x1208
   17404:	stmib	sp, {r0, r8, r9, sp}^
   17408:	strbtmi	r2, [sl], -r2, lsl #4
   1740c:	movwcc	lr, #43469	; 0xa9cd
   17410:	movwcs	lr, #18893	; 0x49cd
   17414:	tstls	r9, r9, lsl #22
   17418:	smlabtcc	r6, sp, r9, lr
   1741c:	ldrtmi	r2, [r1], -r0, lsl #4
   17420:			; <UNDEFINED> instruction: 0xf7ec4628
   17424:	mcrrne	11, 0, lr, r3, cr10
   17428:	tstle	pc, r4, lsl #12
   1742c:	ldcl	7, cr15, [sl], {236}	; 0xec
   17430:	blcs	131444 <tcgetattr@plt+0x12d374>
   17434:	bmi	28b804 <tcgetattr@plt+0x287734>
   17438:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   1743c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17440:	subsmi	r9, sl, sp, lsl #22
   17444:	strtmi	sp, [r0], -r4, lsl #2
   17448:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   1744c:	ldrb	r2, [r2, r0, lsl #8]!
   17450:	bl	d55408 <tcgetattr@plt+0xd51338>
   17454:	andeq	r0, r0, r0, asr #6
   17458:	andeq	r1, r4, r6, asr r6
   1745c:	andeq	r1, r4, sl, lsl #12
   17460:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   17464:	blmi	528c70 <tcgetattr@plt+0x524ba0>
   17468:	ldrbtmi	r2, [ip], #3
   1746c:	addslt	fp, r9, r0, lsl #10
   17470:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   17474:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
   17478:			; <UNDEFINED> instruction: 0xf04f9317
   1747c:			; <UNDEFINED> instruction: 0xf7ec0300
   17480:	bmi	3d2238 <tcgetattr@plt+0x3ce168>
   17484:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   17488:	stmdacs	r0, {r0, r1, r4, r6, r7, fp, ip, lr}
   1748c:	stmdals	r4, {r0, r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   17490:	vst4.8	{d2-d5}, [r0], r0
   17494:			; <UNDEFINED> instruction: 0xf5a04070
   17498:	svclt	0x00a44040
   1749c:			; <UNDEFINED> instruction: 0xf080fab0
   174a0:	ldmdavs	sl, {r6, r8, fp}
   174a4:	subsmi	r9, sl, r7, lsl fp
   174a8:	andslt	sp, r9, r2, lsl #2
   174ac:	blx	15562a <tcgetattr@plt+0x15155a>
   174b0:	bl	155468 <tcgetattr@plt+0x151398>
   174b4:	ldrdeq	r1, [r4], -sl
   174b8:	andeq	r0, r0, r0, asr #6
   174bc:			; <UNDEFINED> instruction: 0x000415be
   174c0:	svcmi	0x00f0e92d
   174c4:	mcrrmi	0, 8, fp, lr, cr11
   174c8:	cdpmi	6, 4, cr4, cr14, cr6, {4}
   174cc:	ldrbtmi	r4, [ip], #-1676	; 0xfffff974
   174d0:	stclmi	0, cr9, [sp, #-24]	; 0xffffffe8
   174d4:	smlatbls	r5, r6, r9, r5
   174d8:	stmdbpl	r0!, {r0, r4, r9, sl, lr}^
   174dc:			; <UNDEFINED> instruction: 0xf8d6461a
   174e0:	addsmi	fp, r1, #0
   174e4:			; <UNDEFINED> instruction: 0xf8db9308
   174e8:			; <UNDEFINED> instruction: 0xf8d3301c
   174ec:			; <UNDEFINED> instruction: 0xf8c09000
   174f0:	ldclle	0, cr9, [r9], #-0
   174f4:	cmpcc	ip, #72351744	; 0x4500000	; <UNPREDICTABLE>
   174f8:			; <UNDEFINED> instruction: 0xf8594844
   174fc:	strbtmi	r7, [r5], -r3
   17500:			; <UNDEFINED> instruction: 0xf5092618
   17504:	blne	ffb683e4 <tcgetattr@plt+0xffb64314>
   17508:			; <UNDEFINED> instruction: 0xf5095820
   1750c:			; <UNDEFINED> instruction: 0xf8db5216
   17510:	blx	1bf52a <tcgetattr@plt+0x1bb45a>
   17514:	ldrmi	pc, [r9], r5, lsl #8
   17518:	ldrdhi	pc, [r0], -r0
   1751c:	stmdbeq	r0!, {r0, r3, r8, ip, sp, lr, pc}^
   17520:	muleq	r0, lr, r8
   17524:	cmncc	r8, #12, 4	; 0xc0000000
   17528:	strbmi	r9, [fp], -r4, lsl #6
   1752c:	strls	r9, [r9], #-259	; 0xfffffefd
   17530:	stcls	0, cr9, [r5], {7}
   17534:	lfmle	f4, 2, [lr, #-668]	; 0xfffffd64
   17538:			; <UNDEFINED> instruction: 0x46396818
   1753c:	strtmi	r9, [r0], #-514	; 0xfffffdfe
   17540:			; <UNDEFINED> instruction: 0xf0289301
   17544:	blls	156ee8 <tcgetattr@plt+0x152e18>
   17548:	ldmdavs	r8, {r3, r4, sl, sp}
   1754c:	andcc	lr, r1, #3620864	; 0x374000
   17550:	tsteq	r1, r4, lsl #22	; <UNPREDICTABLE>
   17554:	stmdals	r3, {r0, r3, fp, sp, lr}
   17558:	ldmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1755c:	bl	7e580 <tcgetattr@plt+0x7a4b0>
   17560:	ldmib	sp, {r1, r3, sl, fp}^
   17564:	stmdane	r8, {r0, r2, r8, sl, sp, lr}
   17568:	adcmi	r7, r1, #65536	; 0x10000
   1756c:			; <UNDEFINED> instruction: 0xf1b8d00b
   17570:	eorsle	r0, r3, r0, lsl #30
   17574:			; <UNDEFINED> instruction: 0xf014404c
   17578:	ldrdle	r0, [pc, -pc]!
   1757c:	msreq	CPSR_, r1, asr #32
   17580:	ldmdbcs	r9, {r0, r5, r6, r8, fp, ip, sp}
   17584:			; <UNDEFINED> instruction: 0xf815d82a
   17588:	mcrrne	15, 0, r4, r1, cr1
   1758c:	strmi	fp, [ip, #892]	; 0x37c
   17590:	strmi	sp, [r8], -r1
   17594:	stmdavc	r1, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   17598:	andsle	r2, pc, r0, lsr #18
   1759c:	ldrdne	pc, [r8], -fp
   175a0:	stmdbcc	r1, {r0, r3, r4, r5, sl, lr}
   175a4:	lfmle	f4, 4, [r9, #-708]	; 0xfffffd3c
   175a8:	adcsmi	r3, r7, #1048576	; 0x100000
   175ac:	ldmdavs	r8, {r0, r4, r8, sl, fp, ip, lr, pc}
   175b0:	andls	r4, r2, #59768832	; 0x3900000
   175b4:	movwls	r4, #5168	; 0x1430
   175b8:	cdp2	0, 2, cr15, cr12, cr8, {1}
   175bc:	ldmdavs	r8, {r2, r8, r9, fp, ip, pc}
   175c0:	andcc	lr, r1, #3620864	; 0x374000
   175c4:	tsteq	r1, r9, lsl #22	; <UNPREDICTABLE>
   175c8:	bl	715f4 <tcgetattr@plt+0x6d524>
   175cc:	strmi	r0, [r8], -sl, lsl #24
   175d0:	ldmdavs	r0, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   175d4:	blx	25e5a2 <tcgetattr@plt+0x25a4d2>
   175d8:	ldrb	r0, [r5, r1, lsl #2]!
   175dc:	stmdals	r8, {r0, r1, r8, fp, ip, pc}
   175e0:	tstls	r3, r1, lsl #2
   175e4:	ble	fe92800c <tcgetattr@plt+0xfe923f3c>
   175e8:	mvnscc	pc, #79	; 0x4f
   175ec:	stmdals	r3, {r0, r1, r8, r9, ip, pc}
   175f0:	pop	{r0, r1, r3, ip, sp, pc}
   175f4:	ldmdavs	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   175f8:	strmi	r9, [r1], #-2057	; 0xfffff7f7
   175fc:	svclt	0x0000e7aa
   17600:	andeq	r1, r4, r6, ror r5
   17604:	andeq	r0, r0, r8, asr r3
   17608:	andeq	r0, r0, ip, ror #6
   1760c:	andeq	r0, r0, r4, lsl r4
   17610:	svcmi	0x00f0e92d
   17614:	sfmmi	f7, 1, [ip, #-692]!	; 0xfffffd4c
   17618:			; <UNDEFINED> instruction: 0x46814e73
   1761c:	ldrbtmi	r4, [lr], #-3443	; 0xfffff28d
   17620:			; <UNDEFINED> instruction: 0xf8dd4c73
   17624:	ldmdbpl	r5!, {r4, r6, sl, ip, sp, pc}^
   17628:	mrcmi	4, 3, r4, cr2, cr12, {3}
   1762c:			; <UNDEFINED> instruction: 0xf8cd682d
   17630:			; <UNDEFINED> instruction: 0xf04f5424
   17634:	cfldr64mi	mvdx0, [r0, #-0]
   17638:	smlatbls	r0, r6, r9, r5
   1763c:	ldmdavs	r0!, {r0, r5, r6, r8, fp, ip, lr}
   17640:	bvs	17c260 <tcgetattr@plt+0x178190>
   17644:	ldrdge	pc, [r4], -r0
   17648:	vnmlane.f16	s12, s11, s17	; <UNPREDICTABLE>
   1764c:	andvs	r6, pc, r7, lsl #16
   17650:	adcshi	pc, r2, r0, asr #5
   17654:	stmdbls	r6, {r8, r9, fp, ip, pc}
   17658:	addmi	r1, sl, #15335424	; 0xea0000
   1765c:	adchi	pc, ip, r0, lsl #6
   17660:	blcs	28f08 <tcgetattr@plt+0x24e38>
   17664:	adchi	pc, sl, r0
   17668:	svceq	0x0000f1bb
   1766c:	svclt	0x00a8a908
   17670:	nrmcce	f7, f3
   17674:	addvs	pc, r4, sp, lsl #10
   17678:	blls	47570 <tcgetattr@plt+0x434a0>
   1767c:	nrmcce	f7, f3
   17680:	svclt	0x00b89b00
   17684:	blx	2e8a52 <tcgetattr@plt+0x2e4982>
   17688:			; <UNDEFINED> instruction: 0xf841f203
   1768c:	addmi	r2, r1, #4, 30
   17690:			; <UNDEFINED> instruction: 0xf1bed1fb
   17694:	ldcle	15, cr0, [pc, #-0]	; 1769c <tcgetattr@plt+0x135cc>
   17698:	bl	fe8a9800 <tcgetattr@plt+0xfe8a5730>
   1769c:			; <UNDEFINED> instruction: 0xf10d020b
   176a0:	strbmi	r0, [lr], -r4, lsr #16
   176a4:	stmdapl	r0!, {r8, sp}
   176a8:	ldmdavc	r0!, {r0, r1, fp, sp, lr}
   176ac:	eorcs	pc, r0, r8, asr #16
   176b0:			; <UNDEFINED> instruction: 0xf040b153
   176b4:			; <UNDEFINED> instruction: 0xf1ac0c20
   176b8:			; <UNDEFINED> instruction: 0xf1bc0c61
   176bc:	svclt	0x009c0f19
   176c0:	eoreq	pc, r0, r0, lsl #1
   176c4:	eorcs	pc, r0, r8, asr #16
   176c8:	ldrbmi	r3, [lr], #-257	; 0xfffffeff
   176cc:	bl	fe8a8c98 <tcgetattr@plt+0xfe8a4bc8>
   176d0:	mvnle	r0, fp, lsl #4
   176d4:	stmdbls	fp, {r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   176d8:	svceq	0x0000f1bb
   176dc:	ldrbtmi	fp, [r5], #-4040	; 0xfffff038
   176e0:	mvnmi	r9, #6144	; 0x1800
   176e4:	b	13e8160 <tcgetattr@plt+0x13e4090>
   176e8:	svclt	0x00a872d2
   176ec:	bcs	1fef4 <tcgetattr@plt+0x1be24>
   176f0:	bmi	10cb880 <tcgetattr@plt+0x10c77b0>
   176f4:	cmpcc	ip, r5, asr #12	; <UNPREDICTABLE>
   176f8:	tstpl	r6, #29360128	; 0x1c00000	; <UNPREDICTABLE>
   176fc:	andhi	pc, r1, r7, asr r8	; <UNPREDICTABLE>
   17700:	bl	fea64338 <tcgetattr@plt+0xfea60268>
   17704:	movwls	r0, #12555	; 0x310b
   17708:			; <UNDEFINED> instruction: 0x43b6f507
   1770c:	stmiapl	r2!, {r0, r1, r2, r8, ip, pc}
   17710:	cmncc	r8, #26214400	; 0x1900000
   17714:			; <UNDEFINED> instruction: 0xf1019304
   17718:	movwls	r0, #21344	; 0x5360
   1771c:	movwls	r6, #6163	; 0x1813
   17720:			; <UNDEFINED> instruction: 0xf10d9e07
   17724:	strtmi	r0, [pc], -r4, lsr #18
   17728:	andls	pc, r8, sp, asr #17
   1772c:	ldrtmi	r2, [r1], r0, lsl #8
   17730:	blls	18f7dc <tcgetattr@plt+0x18b70c>
   17734:	ldmdavs	fp, {r0, r6, r9, sl, lr}
   17738:			; <UNDEFINED> instruction: 0xf0284418
   1773c:	blls	156cf0 <tcgetattr@plt+0x152c20>
   17740:	tstcs	r8, #24, 16	; 0x180000
   17744:	tsteq	r1, r3, lsl #22	; <UNPREDICTABLE>
   17748:	stcpl	8, cr6, [r9, #36]	; 0x24
   1774c:	blls	c5bc4 <tcgetattr@plt+0xc1af4>
   17750:	eoreq	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   17754:			; <UNDEFINED> instruction: 0xf8194405
   17758:	addmi	r0, r8, #11
   1775c:	blls	8b78c <tcgetattr@plt+0x876bc>
   17760:	submi	fp, r8, r3, lsl #6
   17764:	svceq	0x00dff010
   17768:			; <UNDEFINED> instruction: 0xf041d11c
   1776c:	stmdbcc	r1!, {r5, r8}^
   17770:	ldmdale	r7, {r0, r3, r4, r8, fp, sp}
   17774:			; <UNDEFINED> instruction: 0x1c619b00
   17778:	streq	lr, [fp, -r7, lsr #23]
   1777c:	stmdbeq	fp, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   17780:	eorle	r4, r8, fp, lsl #5
   17784:	ldrbmi	r4, [r1], -ip, lsl #12
   17788:			; <UNDEFINED> instruction: 0xf0284638
   1778c:	strbmi	pc, [r0, #-3395]	; 0xfffff2bd	; <UNPREDICTABLE>
   17790:	blle	ff3a8fd0 <tcgetattr@plt+0xff3a4f00>
   17794:	bl	fe83e3a8 <tcgetattr@plt+0xfe83a2d8>
   17798:	ldmdavs	r9, {r3}
   1779c:	blx	e0406 <tcgetattr@plt+0xdc336>
   177a0:	ldrb	r1, [r1, r0, lsl #2]
   177a4:	ldrmi	r9, [sl], -r6, lsl #22
   177a8:	addsmi	r4, r5, #-1409286141	; 0xac000003
   177ac:	bicsvc	lr, r3, #323584	; 0x4f000
   177b0:	movwcs	fp, #4008	; 0xfa8
   177b4:			; <UNDEFINED> instruction: 0xd1b32b00
   177b8:	rscscc	pc, pc, pc, asr #32
   177bc:	blmi	2ea004 <tcgetattr@plt+0x2e5f34>
   177c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   177c4:			; <UNDEFINED> instruction: 0xf8dd681a
   177c8:	subsmi	r3, sl, r4, lsr #8
   177cc:	vrhadd.s8	d13, d13, d10
   177d0:	pop	{r2, r3, r5, r8, sl, fp, lr}
   177d4:			; <UNDEFINED> instruction: 0xf1bb8ff0
   177d8:	svclt	0x00d40f00
   177dc:	andcs	r4, r1, r0, ror #7
   177e0:			; <UNDEFINED> instruction: 0xe7eb4438
   177e4:	stmdb	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   177e8:	andeq	r1, r4, r6, lsr #8
   177ec:	andeq	r0, r0, r0, asr #6
   177f0:	andeq	r1, r4, ip, lsl r4
   177f4:	andeq	r0, r0, r8, asr r3
   177f8:	andeq	r0, r0, ip, ror #6
   177fc:	andeq	r0, r0, r4, lsl r4
   17800:	andeq	r1, r4, r4, lsl #5
   17804:	svcmi	0x00f8e92d
   17808:	blmi	aa0814 <tcgetattr@plt+0xa9c744>
   1780c:	ldrbtmi	r4, [fp], #-2602	; 0xfffff5d6
   17810:	ldmdavs	sp!, {r0, r1, r2, r3, r4, r7, fp, ip, lr}
   17814:			; <UNDEFINED> instruction: 0x901cf8d5
   17818:	ldrdge	pc, [r0], -r9
   1781c:	msrmi	SPSR_fs, r9, asr #17
   17820:	teqle	pc, r0, lsl #18
   17824:	ldrbcc	pc, [ip], -r5, asr #12	; <UNPREDICTABLE>
   17828:			; <UNDEFINED> instruction: 0xf85a68a8
   1782c:			; <UNDEFINED> instruction: 0xf8d92006
   17830:	ldrmi	r4, [r0], #-12
   17834:	ldrdne	pc, [r8], -r9
   17838:	addmi	r6, r4, #7012352	; 0x6b0000
   1783c:	andeq	pc, r1, #1073741824	; 0x40000000
   17840:	blcc	13c54 <tcgetattr@plt+0xfb84>
   17844:	ldrbmi	sp, [r6], #-2593	; 0xfffff5df
   17848:	ldmdaeq	r8!, {r0, r3, r8, ip, sp, lr, pc}
   1784c:	ldmdavs	r1!, {r0, r2, sp, lr, pc}
   17850:	stmiavs	fp!, {r0, sl, ip, sp}
   17854:	adcmi	r4, r1, #419430400	; 0x19000000
   17858:			; <UNDEFINED> instruction: 0x465bdd15
   1785c:	strbmi	r4, [r0], -r1, lsr #12
   17860:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   17864:	andcs	r6, r0, #3997696	; 0x3d0000
   17868:	blle	ffc21870 <tcgetattr@plt+0xffc1d7a0>
   1786c:	cmpcc	ip, #72351744	; 0x4500000	; <UNPREDICTABLE>
   17870:			; <UNDEFINED> instruction: 0xf85a68aa
   17874:	ldrmi	r3, [r3], #-3
   17878:	sfmle	f4, 4, [r4, #-652]	; 0xfffffd74
   1787c:	pop	{r0, r5, r9, sl, lr}
   17880:			; <UNDEFINED> instruction: 0xf7fa4ff8
   17884:	ldmib	r9, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}^
   17888:			; <UNDEFINED> instruction: 0xf8d91402
   1788c:			; <UNDEFINED> instruction: 0x46282034
   17890:			; <UNDEFINED> instruction: 0xf0211aa2
   17894:	stmdbmi	r9, {r0, r1, r2, r3, r6, fp, ip, sp, lr, pc}
   17898:	svcmi	0x00f8e8bd
   1789c:	andcs	r4, r0, r9, ror r4
   178a0:	ldmiblt	r2, {r1, r5, ip, sp, lr, pc}
   178a4:	rsbcs	r4, r4, #1048576	; 0x100000
   178a8:	eorseq	pc, r8, r9, lsl #2
   178ac:	ldmib	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   178b0:	svclt	0x0000e7b8
   178b4:	andeq	r1, r4, r6, lsr r2
   178b8:	andeq	r0, r0, r8, asr r3
   178bc:	andeq	sl, r2, ip, asr r4
   178c0:	mvnsmi	lr, #737280	; 0xb4000
   178c4:	ldrbtcc	pc, [pc], #79	; 178cc <tcgetattr@plt+0x137fc>	; <UNPREDICTABLE>
   178c8:	bmi	8ea558 <tcgetattr@plt+0x8e6488>
   178cc:	ldmpl	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   178d0:			; <UNDEFINED> instruction: 0xf8d5683d
   178d4:			; <UNDEFINED> instruction: 0xf8c8801c
   178d8:	bllt	fe667e90 <tcgetattr@plt+0xfe663dc0>
   178dc:	strne	lr, [r2], #-2520	; 0xfffff628
   178e0:			; <UNDEFINED> instruction: 0xf1012c00
   178e4:	blle	6a60e8 <tcgetattr@plt+0x6a2018>
   178e8:	ldrteq	pc, [r8], -r8, lsl #2	; <UNPREDICTABLE>
   178ec:	ldrbcc	pc, [pc, #79]!	; 17943 <tcgetattr@plt+0x13873>	; <UNPREDICTABLE>
   178f0:	and	r2, r0, r0, lsl #4
   178f4:	strbmi	r4, [fp], -r5, lsl #12
   178f8:	ldrtmi	r4, [r0], -r1, lsr #12
   178fc:	stc2l	7, cr15, [r0, #1020]!	; 0x3fc
   17900:			; <UNDEFINED> instruction: 0xf1002800
   17904:	ble	ffd58110 <tcgetattr@plt+0xffd54040>
   17908:	tstle	r5, sl, ror #24
   1790c:	stccc	8, cr6, [r1], {61}	; 0x3d
   17910:			; <UNDEFINED> instruction: 0xf103686b
   17914:			; <UNDEFINED> instruction: 0x1c6339ff
   17918:	ldmib	r8, {r3, r5, r6, r7, r8, ip, lr, pc}^
   1791c:			; <UNDEFINED> instruction: 0xf8d81402
   17920:			; <UNDEFINED> instruction: 0x46282034
   17924:			; <UNDEFINED> instruction: 0xf0211aa2
   17928:	stmdbmi	ip, {r0, r2, fp, ip, sp, lr, pc}
   1792c:	mvnsmi	lr, #12386304	; 0xbd0000
   17930:	andcs	r4, r0, r9, ror r4
   17934:	stmdblt	r8, {r1, r5, ip, sp, lr, pc}^
   17938:	strtmi	r4, [r8], -r1, lsr #12
   1793c:	mvnsmi	lr, #12386304	; 0xbd0000
   17940:	ldmiblt	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17944:	rsbcs	r4, r4, #1048576	; 0x100000
   17948:	eorseq	pc, r8, r8, lsl #2
   1794c:	stmdb	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17950:	svclt	0x0000e7c4
   17954:	andeq	r1, r4, r8, ror r1
   17958:	andeq	r0, r0, r8, asr r3
   1795c:	andeq	sl, r2, r8, asr #7
   17960:	ldrbtmi	r4, [fp], #-3001	; 0xfffff447
   17964:	ldrbmi	fp, [r0, -r1, lsl #18]!
   17968:	push	{r3, r4, r5, r7, r9, fp, lr}
   1796c:			; <UNDEFINED> instruction: 0x46064ff0
   17970:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   17974:			; <UNDEFINED> instruction: 0xf8d8b085
   17978:	bvs	97980 <tcgetattr@plt+0x938b0>
   1797c:	ldmibvs	r4, {r0, r1, r6, fp, sp, lr}^
   17980:	strne	lr, [r2, #-2516]	; 0xfffff62c
   17984:	bne	feab2714 <tcgetattr@plt+0xfeaae644>
   17988:	strne	pc, [r5, #-2819]	; 0xfffff4fd
   1798c:			; <UNDEFINED> instruction: 0xffd2f020
   17990:	blcs	6f5a64 <tcgetattr@plt+0x6f1994>
   17994:	addshi	pc, r0, r0, lsl #4
   17998:	vqdmulh.s<illegal width 8>	d18, d0, d6
   1799c:	svcne	0x00da808a
   179a0:	vpmin.s8	d2, d0, d4
   179a4:	ldm	pc, {r1, r2, r7, pc}^	; <UNPREDICTABLE>
   179a8:	andseq	pc, r5, r2, lsl r0	; <UNPREDICTABLE>
   179ac:	addeq	r0, r4, r9, lsl #1
   179b0:	smlawbeq	r9, r4, r0, r0
   179b4:	addeq	r0, r4, r4, lsl #1
   179b8:	addeq	r0, r4, r4, lsl #1
   179bc:	addeq	r0, r4, r4, lsl #1
   179c0:	ldrshteq	r0, [r3], #3
   179c4:	addeq	r0, r4, r4, lsl #1
   179c8:	smlawbeq	r9, r4, r0, r0
   179cc:	addeq	r0, r4, r4, lsl #1
   179d0:	andseq	r0, r7, r4, lsl #1
   179d4:	ldrsbpl	pc, [r0, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
   179d8:	eorsvc	r2, r3, r0, lsl #6
   179dc:	blle	fe2de4 <tcgetattr@plt+0xfded14>
   179e0:	ldrdvc	pc, [r0], -r8
   179e4:	ldmdavs	r9!, {r3, r5, r9, sl, lr}^
   179e8:	ldc2	0, cr15, [r4], {40}	; 0x28
   179ec:	ldmdavs	fp!, {r1, r3, r4, r5, r9, fp, sp, lr}
   179f0:	andcs	pc, r0, r8, asr #17
   179f4:	ldmdavs	r0, {r1, r7, r9, sl, lr}
   179f8:	andsvs	r4, r3, r9, lsl #13
   179fc:	tstlt	fp, r3
   17a00:	bvs	fe6f0370 <tcgetattr@plt+0xfe6ec2a0>
   17a04:	mvnsle	r2, r0, lsl #22
   17a08:			; <UNDEFINED> instruction: 0xe018f8d2
   17a0c:			; <UNDEFINED> instruction: 0xf8d22300
   17a10:	ldrmi	ip, [r9], -r4
   17a14:			; <UNDEFINED> instruction: 0xf8de6890
   17a18:			; <UNDEFINED> instruction: 0xf10cb008
   17a1c:	stmdacc	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   17a20:			; <UNDEFINED> instruction: 0x465147d8
   17a24:			; <UNDEFINED> instruction: 0xf7fa4648
   17a28:			; <UNDEFINED> instruction: 0xf8d8f921
   17a2c:	stmiavs	r1!, {sp}^
   17a30:	ldmvs	r2, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
   17a34:	vnmlane.f32	s3, s1, s22
   17a38:	smlabble	r6, r3, r2, r4
   17a3c:	stmiavs	r0!, {r0, r9, fp, sp}
   17a40:	bcc	c7978 <tcgetattr@plt+0xc38a8>
   17a44:			; <UNDEFINED> instruction: 0xf7f92201
   17a48:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   17a4c:	andvc	pc, r0, r8, asr #17
   17a50:	subsvs	fp, pc, #-1073741818	; 0xc0000006
   17a54:	blcs	324c8 <tcgetattr@plt+0x2e3f8>
   17a58:	bvs	f0c24c <tcgetattr@plt+0xf0817c>
   17a5c:	andsvs	r9, sl, r3, lsl #20
   17a60:	orrlt	r7, fp, r3, lsr r8
   17a64:	ldrdeq	pc, [ip, #-132]!	; 0xffffff7c
   17a68:	teqeq	r8, r4, lsl #2	; <UNPREDICTABLE>
   17a6c:	bl	2a854 <tcgetattr@plt+0x26784>
   17a70:			; <UNDEFINED> instruction: 0xf8d470d5
   17a74:	ldrbtmi	r2, [fp], #-156	; 0xffffff64
   17a78:			; <UNDEFINED> instruction: 0xf8533001
   17a7c:	stmdblt	sl, {r5}
   17a80:	ldrbtmi	r4, [r9], #-2420	; 0xfffff68c
   17a84:	cdp2	0, 8, cr15, cr14, cr8, {0}
   17a88:	ldrdeq	pc, [r0], -r8
   17a8c:	blvs	18f1d18 <tcgetattr@plt+0x18edc48>
   17a90:	bne	ff4b1e20 <tcgetattr@plt+0xff4add50>
   17a94:	andne	lr, r3, #192, 18	; 0x300000
   17a98:			; <UNDEFINED> instruction: 0xff4cf020
   17a9c:	stmdblt	r3, {r0, r1, r4, r5, fp, ip, sp, lr}^
   17aa0:	ldrdcs	pc, [r0], -r8
   17aa4:	movweq	lr, #10708	; 0x29d4
   17aa8:	bvs	4b2834 <tcgetattr@plt+0x4ae764>
   17aac:	sbcsvs	r1, r0, fp, asr sl
   17ab0:	andlt	r6, r5, r3, lsl r1
   17ab4:	svchi	0x00f0e8bd
   17ab8:	hvcle	49855	; 0xc2bf
   17abc:	ldrdcc	pc, [r8, #-132]!	; 0xffffff7c
   17ac0:	rscsle	r2, r6, r0, lsl #22
   17ac4:	tstcs	r0, r1, lsl #22
   17ac8:	ldmib	r4, {r0, r1, r3, r7, r9, lr}^
   17acc:			; <UNDEFINED> instruction: 0xf8c49b5c
   17ad0:			; <UNDEFINED> instruction: 0xf8c43168
   17ad4:	vqadd.u8	d17, d16, d12
   17ad8:			; <UNDEFINED> instruction: 0xf10480b4
   17adc:			; <UNDEFINED> instruction: 0x464d0a9f
   17ae0:			; <UNDEFINED> instruction: 0xf81a4657
   17ae4:	mcrrne	15, 0, r3, sl, cr1
   17ae8:	blcs	49dc70 <tcgetattr@plt+0x499ba0>
   17aec:			; <UNDEFINED> instruction: 0xf109bf04
   17af0:			; <UNDEFINED> instruction: 0xf04f39ff
   17af4:	strdle	r3, [fp], -pc	; <UNPREDICTABLE>
   17af8:	svclt	0x00152b13
   17afc:	addscs	pc, ip, r4, asr #17
   17b00:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   17b04:	eorscc	pc, r8, r0, lsl #17
   17b08:	bleq	93c4c <tcgetattr@plt+0x8fb7c>
   17b0c:	sadd16mi	fp, r1, r8
   17b10:	svceq	0x0000f1b9
   17b14:	strbmi	r4, [sl], -r0, lsr #12
   17b18:			; <UNDEFINED> instruction: 0xf8d8db16
   17b1c:			; <UNDEFINED> instruction: 0xf6453000
   17b20:			; <UNDEFINED> instruction: 0xf8503e5c
   17b24:			; <UNDEFINED> instruction: 0xf8d35b38
   17b28:			; <UNDEFINED> instruction: 0xf855c008
   17b2c:	ldmdavs	fp, {r1, r2, r3, ip, lr}^
   17b30:			; <UNDEFINED> instruction: 0xf8cd4465
   17b34:	blx	103b3e <tcgetattr@plt+0xffa6e>
   17b38:			; <UNDEFINED> instruction: 0xf7fff305
   17b3c:			; <UNDEFINED> instruction: 0xf8d4fd69
   17b40:	mcrne	0, 0, r1, cr5, cr12, {4}
   17b44:	strtmi	fp, [r9], r8, lsr #31
   17b48:	ldrdcc	pc, [r8, #-132]!	; 0xffffff7c
   17b4c:	blne	fe79cc <tcgetattr@plt+0xfe38fc>
   17b50:	blle	ff1685d4 <tcgetattr@plt+0xff164504>
   17b54:	blcs	80fccc <tcgetattr@plt+0x80bbfc>
   17b58:			; <UNDEFINED> instruction: 0xf8d4d9ab
   17b5c:	blcs	ff1e4104 <tcgetattr@plt+0xff1e0034>
   17b60:			; <UNDEFINED> instruction: 0xf8d4dca7
   17b64:	bcs	189fddc <tcgetattr@plt+0x189bd0c>
   17b68:	mrrcne	12, 10, sp, r1, cr3
   17b6c:	addsne	pc, ip, r4, asr #17
   17b70:	strtmi	r7, [r2], #-2103	; 0xfffff7c9
   17b74:	strtmi	r1, [r1], #-3160	; 0xfffff3a8
   17b78:			; <UNDEFINED> instruction: 0xf8824423
   17b7c:	andcs	r7, r0, #56	; 0x38
   17b80:	msreq	SPSR_f, r4, asr #17
   17b84:			; <UNDEFINED> instruction: 0xf8837830
   17b88:			; <UNDEFINED> instruction: 0xf88100a0
   17b8c:	ands	r2, r8, r8, lsr r0
   17b90:	ldrdcs	pc, [r8, #-132]!	; 0xffffff7c
   17b94:	vstmiale	ip, {s4-s202}
   17b98:			; <UNDEFINED> instruction: 0xf8d42b13
   17b9c:	svclt	0x000c116c
   17ba0:			; <UNDEFINED> instruction: 0xf04f2301
   17ba4:	addsmi	r3, r9, #-67108861	; 0xfc000003
   17ba8:	bcs	477d0 <tcgetattr@plt+0x43700>
   17bac:	eorsle	r4, r8, sp, lsl r4
   17bb0:	msrcc	SPSR_fs, r4, asr #17
   17bb4:			; <UNDEFINED> instruction: 0xf8c41c53
   17bb8:	strtmi	r3, [r2], #-360	; 0xfffffe98
   17bbc:			; <UNDEFINED> instruction: 0xf8827833
   17bc0:	ldmdavc	r3!, {r5, r7, ip, sp}
   17bc4:	svceq	0x00f7f013
   17bc8:	svcge	0x0008f43f
   17bcc:	ldrdcc	pc, [r0], -r8
   17bd0:	mrrccc	6, 4, pc, ip, cr5	; <UNPREDICTABLE>
   17bd4:	strtmi	r6, [sl], -r0, lsr #16
   17bd8:			; <UNDEFINED> instruction: 0x109cf8d4
   17bdc:			; <UNDEFINED> instruction: 0xf850689f
   17be0:			; <UNDEFINED> instruction: 0xf104500c
   17be4:	ldmdavs	fp, {r3, r4, r5}^
   17be8:			; <UNDEFINED> instruction: 0xf8d4443d
   17bec:	blx	f41a6 <tcgetattr@plt+0xf00d6>
   17bf0:	strls	pc, [r0, -r5, lsl #6]
   17bf4:	stc2	7, cr15, [ip, #-1020]	; 0xfffffc04
   17bf8:	strbt	r4, [pc], r5, lsl #12
   17bfc:	ldrsbpl	pc, [r0, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
   17c00:			; <UNDEFINED> instruction: 0xf8d42300
   17c04:			; <UNDEFINED> instruction: 0x4619b174
   17c08:	msrcc	SPSR_f, r4, asr #17
   17c0c:	addscc	pc, ip, r4, asr #17
   17c10:	andcs	r4, r0, #553648128	; 0x21000000
   17c14:			; <UNDEFINED> instruction: 0xf8812308
   17c18:			; <UNDEFINED> instruction: 0xf8c42038
   17c1c:	eorsvc	fp, r3, ip, ror #2
   17c20:			; <UNDEFINED> instruction: 0xf104e6dc
   17c24:	sbccs	r0, r8, #56, 14	; 0xe00000
   17c28:	adceq	pc, r0, r4, lsl #2
   17c2c:			; <UNDEFINED> instruction: 0xf7eb4639
   17c30:	shsub8mi	lr, r8, sl
   17c34:	ldm	r6, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17c38:	addseq	pc, ip, r4, asr #17
   17c3c:	msreq	SPSR_f, r4, asr #17
   17c40:			; <UNDEFINED> instruction: 0x464de7bf
   17c44:	svclt	0x0000e7e4
   17c48:	andeq	r1, r4, r2, ror #1
   17c4c:	andeq	r0, r0, r8, asr r3
   17c50:	andeq	r0, r4, sl, lsl #28
   17c54:	strdeq	ip, [r2], -lr
   17c58:	vmovne.32	d2[0], r4
   17c5c:	tstle	sl, fp, ror r4
   17c60:	ldmdapl	fp, {r0, r1, r4, r8, fp, lr}^
   17c64:	ldmibvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
   17c68:	ldrdcc	pc, [ip, #-131]!	; 0xffffff7d
   17c6c:			; <UNDEFINED> instruction: 0xdc122b00
   17c70:			; <UNDEFINED> instruction: 0x4611d018
   17c74:	strlt	lr, [r0, #-1572]	; 0xfffff9dc
   17c78:	stcle	0, cr11, [lr, #-524]	; 0xfffffdf4
   17c7c:	blmi	3a9cb8 <tcgetattr@plt+0x3a5be8>
   17c80:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   17c84:	cmncs	r3, r0, lsl #4
   17c88:	andcs	lr, r0, #3358720	; 0x334000
   17c8c:	stc2l	0, cr15, [sl, #32]
   17c90:			; <UNDEFINED> instruction: 0xf85db003
   17c94:	ldrmi	pc, [r1], -r4, lsl #22
   17c98:	stmdami	r8, {r2, r4, r5, r7, r8, sl, sp, lr, pc}
   17c9c:	ldrbtmi	r4, [r8], #-2824	; 0xfffff4f8
   17ca0:			; <UNDEFINED> instruction: 0xe7ef447b
   17ca4:	ldrbtmi	r4, [r9], #-2311	; 0xfffff6f9
   17ca8:	svclt	0x008ef021
   17cac:	andeq	r0, r4, r8, ror #27
   17cb0:	andeq	r0, r0, r8, asr r3
   17cb4:	andeq	r9, r2, ip, ror r9
   17cb8:			; <UNDEFINED> instruction: 0xfffffb7f
   17cbc:	andeq	r8, r2, sl, lsr #18
   17cc0:			; <UNDEFINED> instruction: 0xfffffc1d
   17cc4:	andeq	sl, r2, r6, rrx
   17cc8:	bmi	8ea958 <tcgetattr@plt+0x8e6888>
   17ccc:	ldrblt	r4, [r0, #1147]!	; 0x47b
   17cd0:	ldmpl	lr, {r0, r2, r9, sl, lr}
   17cd4:	addlt	r2, r3, r0
   17cd8:	ldmibvs	ip, {r0, r1, r4, r5, fp, sp, lr}^
   17cdc:	andvc	lr, r1, #3457024	; 0x34c000
   17ce0:	ldrdgt	lr, [r2, -r4]
   17ce4:	nrmcce	f7, f2
   17ce8:			; <UNDEFINED> instruction: 0xf8c46b63
   17cec:	blx	1ec2c6 <tcgetattr@plt+0x1e81f6>
   17cf0:	bne	ff3098fc <tcgetattr@plt+0xff30582c>
   17cf4:			; <UNDEFINED> instruction: 0xf8c44573
   17cf8:			; <UNDEFINED> instruction: 0xf8c4516c
   17cfc:			; <UNDEFINED> instruction: 0xf8c4009c
   17d00:			; <UNDEFINED> instruction: 0xf8c40168
   17d04:	tstle	r6, r0, ror r1
   17d08:	strbtmi	r2, [r0], -r1, lsl #20
   17d0c:	bcc	c7c44 <tcgetattr@plt+0xc3b74>
   17d10:			; <UNDEFINED> instruction: 0xf7f92201
   17d14:	ldmdbmi	r1, {r0, r4, r7, sl, fp, ip, sp, lr, pc}
   17d18:	blmi	465124 <tcgetattr@plt+0x461054>
   17d1c:	ldrbtmi	r2, [r9], #-1792	; 0xfffff900
   17d20:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
   17d24:			; <UNDEFINED> instruction: 0xf8519701
   17d28:	cmncs	r3, r5, lsr #32
   17d2c:			; <UNDEFINED> instruction: 0xf0089700
   17d30:	blvs	191731c <tcgetattr@plt+0x191324c>
   17d34:	stmiavs	r1!, {r1, r5, r6, r7, fp, sp, lr}
   17d38:	bne	ff4b1e00 <tcgetattr@plt+0xff4add30>
   17d3c:	ldc2l	0, cr15, [sl, #128]!	; 0x80
   17d40:	movweq	lr, #10708	; 0x29d4
   17d44:	blvs	1871e14 <tcgetattr@plt+0x186dd44>
   17d48:	bne	16f0090 <tcgetattr@plt+0x16ebfc0>
   17d4c:	andlt	r6, r3, r3, lsl r1
   17d50:	svclt	0x0000bdf0
   17d54:	andeq	r0, r4, r8, ror sp
   17d58:	andeq	r0, r0, r8, asr r3
   17d5c:	andeq	r0, r4, r2, ror #22
   17d60:			; <UNDEFINED> instruction: 0xfffffc3b
   17d64:	svclt	0x00004770
   17d68:	bmi	c2a22c <tcgetattr@plt+0xc2615c>
   17d6c:	blmi	c28f58 <tcgetattr@plt+0xc24e88>
   17d70:	mvnsmi	lr, sp, lsr #18
   17d74:	stmpl	sl, {r1, r6, r7, ip, sp, pc}
   17d78:			; <UNDEFINED> instruction: 0xf8df447b
   17d7c:			; <UNDEFINED> instruction: 0x460780b8
   17d80:	subls	r6, r1, #1179648	; 0x120000
   17d84:	andeq	pc, r0, #79	; 0x4f
   17d88:	ldrbtmi	r4, [r8], #2603	; 0xa2b
   17d8c:			; <UNDEFINED> instruction: 0xf8d8589e
   17d90:	ldmdavs	r3!, {}	; <UNPREDICTABLE>
   17d94:	stcge	3, cr11, [r1], {147}	; 0x93
   17d98:	addvc	pc, r0, #1325400064	; 0x4f000000
   17d9c:			; <UNDEFINED> instruction: 0xf7eb4621
   17da0:	mcrne	13, 0, lr, cr5, cr6, {6}
   17da4:	svcmi	0x0025dd28
   17da8:	strtmi	r4, [r1], -r5, lsr #8
   17dac:	and	r4, r1, pc, ror r4
   17db0:	andle	r4, pc, ip, lsr #5
   17db4:	strtmi	r7, [r2], -r3, lsr #16
   17db8:	blcs	2a4dc4 <tcgetattr@plt+0x2a0cf4>
   17dbc:	mcrne	1, 3, sp, cr3, cr8, {7}
   17dc0:	addsmi	r6, r9, #48, 16	; 0x300000
   17dc4:			; <UNDEFINED> instruction: 0x4639d313
   17dc8:			; <UNDEFINED> instruction: 0xf7f42202
   17dcc:	adcmi	pc, ip, #304	; 0x130
   17dd0:	mvnle	r4, r1, lsr #12
   17dd4:			; <UNDEFINED> instruction: 0xd32042a1
   17dd8:	blmi	52a644 <tcgetattr@plt+0x526574>
   17ddc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17de0:	blls	1071e50 <tcgetattr@plt+0x106dd80>
   17de4:	tstle	sp, sl, asr r0
   17de8:	pop	{r1, r6, ip, sp, pc}
   17dec:	bne	14b85b4 <tcgetattr@plt+0x14b44e4>
   17df0:	mcr2	7, 0, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
   17df4:			; <UNDEFINED> instruction: 0xe7e66830
   17df8:	ldrdeq	pc, [r0], -r8
   17dfc:			; <UNDEFINED> instruction: 0xf7ec4c11
   17e00:	ldrbtmi	lr, [ip], #-2372	; 0xfffff6bc
   17e04:			; <UNDEFINED> instruction: 0xf7ec6860
   17e08:	ldrtmi	lr, [r8], -r0, asr #18
   17e0c:	mvnscc	pc, #79	; 0x4f
   17e10:	movwcc	lr, #2500	; 0x9c4
   17e14:			; <UNDEFINED> instruction: 0xff54f023
   17e18:	ldmdavs	r0!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   17e1c:			; <UNDEFINED> instruction: 0xf7f41a62
   17e20:	ldrb	pc, [r9, r9, ror #27]	; <UNPREDICTABLE>
   17e24:	cdp	7, 4, cr15, cr10, cr11, {7}
   17e28:	ldrdeq	r0, [r4], -r8
   17e2c:	andeq	r0, r0, r0, asr #6
   17e30:	andeq	r0, r4, ip, asr #25
   17e34:	strdeq	r1, [r4], -r2
   17e38:			; <UNDEFINED> instruction: 0x000003b4
   17e3c:	andeq	r8, r2, r4, asr #12
   17e40:	andeq	r0, r4, r8, ror #24
   17e44:	andeq	r1, r4, sl, ror r2
   17e48:	eorscs	fp, r8, #56, 10	; 0xe000000
   17e4c:	strmi	r4, [sp], -r4, lsl #12
   17e50:	tstcs	r0, r4
   17e54:	svc	0x00f4f7eb
   17e58:	movwmi	pc, #25152	; 0x6240	; <UNPREDICTABLE>
   17e5c:	bllt	fe96fef0 <tcgetattr@plt+0xfe96be20>
   17e60:	andpl	pc, r6, #64, 4
   17e64:	movweq	pc, #22081	; 0x5641	; <UNPREDICTABLE>
   17e68:	tstcs	sp, r2, lsr #32
   17e6c:	strtmi	r6, [r0], -r3, rrx
   17e70:	cdp	7, 8, cr15, cr4, cr11, {7}
   17e74:	strtmi	r2, [r0], -sp, lsl #2
   17e78:	svc	0x009cf7eb
   17e7c:	movwcs	lr, #10708	; 0x29d4
   17e80:	msrvs	CPSR_, #1124073472	; 0x43000000
   17e84:	andvs	pc, fp, #1107296256	; 0x42000000
   17e88:	movweq	pc, #45123	; 0xb043	; <UNPREDICTABLE>
   17e8c:	vst4.32	{d22-d25}, [r3 :128], r2
   17e90:	vst2.8	{d20-d23}, [pc], r0
   17e94:			; <UNDEFINED> instruction: 0xf0435290
   17e98:	vbic.i32	d16, #4096	; 0x00001000
   17e9c:	tstcs	r3, pc, lsl #4
   17ea0:	mvnvs	r6, r3, ror #1
   17ea4:	tstvc	ip, #74448896	; 0x4700000	; <UNPREDICTABLE>
   17ea8:	andsmi	pc, r5, #64, 4
   17eac:	adchi	r8, r2, #805306374	; 0x30000006
   17eb0:			; <UNDEFINED> instruction: 0xf6412311
   17eb4:			; <UNDEFINED> instruction: 0x76632213
   17eb8:	tstcs	r6, #1627389952	; 0x61000000
   17ebc:	strthi	r8, [r3], #-866	; 0xfffffc9e
   17ec0:	vand	d27, d6, d5
   17ec4:	rschi	r4, r3, #134217728	; 0x8000000
   17ec8:	tstcs	sp, r8, lsr sp
   17ecc:			; <UNDEFINED> instruction: 0xf7eb4620
   17ed0:	tstcs	sp, r6, asr lr
   17ed4:			; <UNDEFINED> instruction: 0xf7eb4620
   17ed8:	ldmib	r4, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
   17edc:	vst2.8	{d18-d21}, [r2], r2
   17ee0:	vst1.8	{d22-d25}, [r3], fp
   17ee4:	adcvs	r6, r2, r0, lsr #6
   17ee8:	svclt	0x0000e7d1
   17eec:	addlt	fp, r3, r0, lsr r5
   17ef0:	tstls	r1, r5, lsl #12
   17ef4:	svc	0x0076f7eb
   17ef8:	bls	60b00 <tcgetattr@plt+0x5ca30>
   17efc:	strmi	r2, [r4], -r1, lsl #2
   17f00:	eorvs	r4, r3, r8, lsr #12
   17f04:	cdp	7, 7, cr15, cr12, cr11, {7}
   17f08:	stmdblt	r8, {r5, fp, sp, lr}
   17f0c:	ldclt	0, cr11, [r0, #-12]!
   17f10:	strtmi	r4, [sl], -r3, lsl #18
   17f14:	andlt	r4, r3, r9, ror r4
   17f18:	ldrhtmi	lr, [r0], -sp
   17f1c:	stmdalt	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17f20:	andeq	r9, r2, ip, lsr lr
   17f24:	addlt	fp, r3, r0, lsr r5
   17f28:	tstls	r1, r5, lsl #12
   17f2c:	svc	0x005af7eb
   17f30:	stmdbls	r1, {r8, r9, sp}
   17f34:	strtmi	r4, [r8], -r4, lsl #12
   17f38:			; <UNDEFINED> instruction: 0xf7ec6023
   17f3c:	stmdavs	r0!, {r1, r3, r6, r7, fp, sp, lr, pc}
   17f40:	andlt	fp, r3, r8, lsl #18
   17f44:	stmdbmi	r4, {r4, r5, r8, sl, fp, ip, sp, pc}
   17f48:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   17f4c:	pop	{r0, r1, ip, sp, pc}
   17f50:			; <UNDEFINED> instruction: 0xf7ef4030
   17f54:	svclt	0x0000b825
   17f58:	andeq	r9, r2, r6, lsr #28
   17f5c:	mvnsmi	lr, sp, lsr #18
   17f60:	strmi	r4, [lr], -r4, lsl #12
   17f64:			; <UNDEFINED> instruction: 0x461f4694
   17f68:	stcgt	6, cr4, [pc], {53}	; 0x35
   17f6c:	cfstr32gt	mvfx12, [pc], {15}
   17f70:	ldrd	pc, [r0], -r6
   17f74:	ldmvc	r0, {r1, r2, r3, r5, sl, ip, sp, lr, pc}
   17f78:	cfstr32gt	mvfx12, [pc], {15}
   17f7c:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
   17f80:	stm	r5, {r0, r1, r2}
   17f84:			; <UNDEFINED> instruction: 0xf8c60007
   17f88:	ldmdavs	r3!, {pc}^
   17f8c:			; <UNDEFINED> instruction: 0xf02368f1
   17f90:	rsbsvs	r0, r3, r4, lsl #6
   17f94:	tstmi	r0, r1, lsr #8	; <UNPREDICTABLE>
   17f98:			; <UNDEFINED> instruction: 0xf021b1bf
   17f9c:	vst4.8	{d16,d18,d20,d22}, [pc], sl
   17fa0:			; <UNDEFINED> instruction: 0xf0417380
   17fa4:	rscshi	r0, r3, #1073741824	; 0x40000000
   17fa8:			; <UNDEFINED> instruction: 0xf1bc60f1
   17fac:	andsle	r0, lr, r0, lsl #30
   17fb0:	ldrtvc	r2, [r3], #768	; 0x300
   17fb4:	rsbscs	r2, pc, #0, 6
   17fb8:	ldrvc	r7, [r3, #-1779]!	; 0xfffff90d
   17fbc:	mvnshi	r7, #30146560	; 0x1cc0000
   17fc0:	eorcc	pc, r0, r6, lsl #17
   17fc4:	pop	{r1, r4, r5, r6, r7, sl, ip, sp, lr}
   17fc8:			; <UNDEFINED> instruction: 0xf02181f0
   17fcc:	vst4.8	{d16,d18,d20,d22}, [pc], fp
   17fd0:	ldrbtvc	r7, [r7], #-896	; 0xfffffc80
   17fd4:	ldrhtvs	r7, [r1], #71	; 0x47
   17fd8:			; <UNDEFINED> instruction: 0xf1bc82f3
   17fdc:	mvnle	r0, r0, lsl #30
   17fe0:	vld2.8	{d2-d5}, [lr], r0
   17fe4:	ldrbtvc	r6, [r3], -r4, lsr #5
   17fe8:			; <UNDEFINED> instruction: 0x76b36032
   17fec:			; <UNDEFINED> instruction: 0xf886e7e2
   17ff0:			; <UNDEFINED> instruction: 0xf886c011
   17ff4:			; <UNDEFINED> instruction: 0xe7f3c012
   17ff8:	ldrblt	r4, [r8, #2344]!	; 0x928
   17ffc:	blmi	a291e8 <tcgetattr@plt+0xa25118>
   18000:	strbtcc	pc, [r8], -r1, asr #4	; <UNPREDICTABLE>
   18004:	stmdavs	sl!, {r0, r2, r3, r6, r7, fp, ip, lr}
   18008:	addmi	r5, r3, #2408448	; 0x24c000
   1800c:	strmi	sp, [r4], -r2, lsr #32
   18010:	strcc	pc, [ip, -r1, asr #4]!
   18014:	ldrbcs	pc, [ip], -r1, asr #4	; <UNPREDICTABLE>
   18018:	ldmibpl	r0, {r0, r1, r4, r6, r7, r8, fp, ip, lr}
   1801c:	vld2.<illegal width 64>	{d11,d13}, [r3 :64], ip
   18020:	vcgt.s8	d22, d17, d0
   18024:	bicspl	r3, r3, sp, lsr r1
   18028:	movtcc	pc, #25153	; 0x6241	; <UNPREDICTABLE>
   1802c:	strbcc	pc, [r5, -r1, asr #4]	; <UNPREDICTABLE>
   18030:	ldrbpl	r5, [r4, #1108]	; 0x454
   18034:	ldrbpl	r2, [r4], #257	; 0x101
   18038:	cdp	7, 0, cr15, cr0, cr11, {7}
   1803c:	ldmibpl	r0, {r1, r3, r5, fp, sp, lr}
   18040:	addspl	pc, r9, #8388608	; 0x800000
   18044:	andcc	r2, ip, #0, 2
   18048:	ldcl	7, cr15, [sl, #940]	; 0x3ac
   1804c:	vadd.i8	d22, d1, d26
   18050:	sbcspl	r3, r4, r8, ror #6
   18054:	mrcmi	13, 0, fp, cr3, cr8, {7}
   18058:	stmdavs	lr, {r0, r3, r7, r8, fp, ip, lr}
   1805c:	vand	d27, d1, d6
   18060:	ldfple	f3, [r6], {1}
   18064:	mvnscs	pc, r1, asr #4
   18068:	sfmcc	f7, 1, [r9], {65}	; 0x41
   1806c:	vtst.8	<illegal reg q10.5>, <illegal reg q0.5>, <illegal reg q0.5>
   18070:			; <UNDEFINED> instruction: 0xf812370a
   18074:	vst4.8	{d12-d15}, [r1], ip
   18078:	ldfple	f6, [r7, #512]	; 0x200
   1807c:	vcgt.s8	d20, d1, d11
   18080:	subspl	r3, r3, ip, lsr #2
   18084:	movtcc	pc, #21057	; 0x5241	; <UNPREDICTABLE>
   18088:	andgt	pc, r3, r2, lsl #16
   1808c:	cmpcc	r6, r1, asr #4	; <UNPREDICTABLE>
   18090:	teqcc	sp, #268435460	; 0x10000004	; <UNPREDICTABLE>
   18094:	ldrbpl	r5, [r6], #1111	; 0x457
   18098:	svclt	0x0000e7d2
   1809c:	andeq	r0, r4, r8, asr #20
   180a0:	andeq	r0, r0, r8, ror #6
   180a4:	andeq	r0, r0, ip, asr #6
   180a8:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   180ac:	stmdblt	r3, {r0, r1, r3, r4, r7, fp, sp, lr}
   180b0:			; <UNDEFINED> instruction: 0xf7eb4770
   180b4:	svclt	0x0000be5d
   180b8:	ldrdeq	r0, [r4], -r2
   180bc:			; <UNDEFINED> instruction: 0x4604b510
   180c0:	cdp	7, 3, cr15, cr14, cr11, {7}
   180c4:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   180c8:	stmdblt	fp, {r0, r1, r3, r4, r7, fp, sp, lr}
   180cc:	ldclt	6, cr4, [r0, #-96]	; 0xffffffa0
   180d0:	strtmi	r4, [r0], -r1, lsl #12
   180d4:	stc	7, cr15, [sl], #940	; 0x3ac
   180d8:	svclt	0x00183800
   180dc:	submi	r2, r3, #1
   180e0:	ldclt	6, cr4, [r0, #-96]	; 0xffffffa0
   180e4:			; <UNDEFINED> instruction: 0x00040fb6
   180e8:			; <UNDEFINED> instruction: 0x4616b570
   180ec:	adclt	r4, r2, r3, ror #20
   180f0:	stmdbcs	r0, {r0, r1, r5, r6, r8, r9, fp, lr}
   180f4:	tstls	r1, sl, ror r4
   180f8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   180fc:			; <UNDEFINED> instruction: 0xf04f9321
   18100:	blmi	1818d08 <tcgetattr@plt+0x1814c38>
   18104:	cfldrdle	mvd4, [r9, #-492]	; 0xfffffe14
   18108:	ldmpl	fp, {r0, r1, r2, r3, r4, r6, r9, fp, lr}
   1810c:	stccs	8, cr6, [r0], {28}
   18110:	adchi	pc, sl, r0
   18114:	ldrbtmi	r4, [sp], #-3421	; 0xfffff2a3
   18118:	andsvc	pc, r7, r4, lsl #10
   1811c:			; <UNDEFINED> instruction: 0xf7eb4629
   18120:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   18124:	stmdavs	r4!, {r0, r2, r3, r5, r6, ip, lr, pc}
   18128:	mvnsle	r2, r0, lsl #24
   1812c:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
   18130:	blcs	321a4 <tcgetattr@plt+0x2e0d4>
   18134:	stmdage	r2, {r0, r1, r2, r6, r9, fp, ip, lr, pc}
   18138:			; <UNDEFINED> instruction: 0xf0094d56
   1813c:	ldrbtmi	pc, [sp], #-3725	; 0xfffff173	; <UNPREDICTABLE>
   18140:	eorvs	r2, r8, r0, lsl #16
   18144:	addhi	pc, r5, r0, asr #5
   18148:	vst2.8	{d25-d26}, [pc], r2
   1814c:			; <UNDEFINED> instruction: 0xf7eb7181
   18150:	stmdacs	r0, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   18154:	rsbvs	r4, r8, r4, lsl #12
   18158:	stmdage	r3, {r0, r2, r3, r5, r6, r8, r9, fp, ip, lr, pc}
   1815c:	andls	r2, r0, r0, lsl #2
   18160:	mrc2	7, 3, pc, cr2, cr15, {7}
   18164:	stmdals	r0, {r8, r9, sp}
   18168:			; <UNDEFINED> instruction: 0x461aa912
   1816c:			; <UNDEFINED> instruction: 0xf7ff9100
   18170:	stmdbls	r0, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   18174:			; <UNDEFINED> instruction: 0xf7ff4620
   18178:			; <UNDEFINED> instruction: 0xf7fafeb9
   1817c:	stmdacs	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   18180:			; <UNDEFINED> instruction: 0xf7fad036
   18184:	strmi	pc, [r4], -fp, lsr #30
   18188:	cmple	r1, r0, lsl #16
   1818c:	tstcs	r1, r2, asr #20
   18190:	ldrbtmi	r4, [sl], #-2114	; 0xfffff7be
   18194:	ldrbtmi	r4, [r8], #-2882	; 0xfffff4be
   18198:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1819c:	subvs	r6, r3, r1, lsl #2
   181a0:			; <UNDEFINED> instruction: 0xf02360c2
   181a4:	bmi	1017738 <tcgetattr@plt+0x1013668>
   181a8:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
   181ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   181b0:	subsmi	r9, sl, r1, lsr #22
   181b4:	strtmi	sp, [r0], -r0, ror #2
   181b8:	ldcllt	0, cr11, [r0, #-136]!	; 0xffffff78
   181bc:	ldrbtmi	r4, [fp], #-2874	; 0xfffff4c6
   181c0:	blcs	32234 <tcgetattr@plt+0x2e164>
   181c4:			; <UNDEFINED> instruction: 0x4c39db12
   181c8:	ldrbtmi	r4, [ip], #-2105	; 0xfffff7c7
   181cc:			; <UNDEFINED> instruction: 0xf0234478
   181d0:	stmdavs	r0!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   181d4:	svc	0x0058f7eb
   181d8:			; <UNDEFINED> instruction: 0xf7eb6860
   181dc:	bls	93f3c <tcgetattr@plt+0x8fe6c>
   181e0:	mvnscc	pc, #79	; 0x4f
   181e4:	movwcc	lr, #2500	; 0x9c4
   181e8:	vstmiale	r4!, {s4-s3}
   181ec:	ldrb	r2, [sl, r0, lsl #8]
   181f0:	vpmax.s8	d26, d5, d1
   181f4:	stmdavs	r8!, {r0, r2, r3, r4, r8, lr}^
   181f8:	stcl	7, cr15, [sl], #940	; 0x3ac
   181fc:	mrc2	7, 6, pc, cr4, cr10, {7}
   18200:	stmdbmi	ip!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   18204:	ldrbtcc	pc, [pc], #79	; 1820c <tcgetattr@plt+0x1413c>	; <UNPREDICTABLE>
   18208:			; <UNDEFINED> instruction: 0xf7ee4479
   1820c:	strb	pc, [sl, r9, asr #29]	; <UNPREDICTABLE>
   18210:	stcl	7, cr15, [r8, #940]!	; 0x3ac
   18214:	stmdbmi	r9!, {r3, r5, r8, sl, fp, lr}
   18218:	ldrbtmi	r4, [sp], #-1586	; 0xfffff9ce
   1821c:	ldrbtcc	pc, [pc], #79	; 18224 <tcgetattr@plt+0x14154>	; <UNPREDICTABLE>
   18220:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   18224:	cdp2	7, 11, cr15, cr12, cr14, {7}
   18228:			; <UNDEFINED> instruction: 0xf7eb6828
   1822c:	stmdavs	r8!, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}^
   18230:	svc	0x002af7eb
   18234:			; <UNDEFINED> instruction: 0xf7ebe7b7
   18238:	stmdbmi	r1!, {r1, r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   1823c:			; <UNDEFINED> instruction: 0xf04f4632
   18240:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   18244:			; <UNDEFINED> instruction: 0xf7ee6800
   18248:	stmdavs	r8!, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1824c:	svc	0x001cf7eb
   18250:			; <UNDEFINED> instruction: 0xf7ebe7a9
   18254:	ldmdbmi	fp, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
   18258:			; <UNDEFINED> instruction: 0xf04f4632
   1825c:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   18260:			; <UNDEFINED> instruction: 0xf7ee6800
   18264:			; <UNDEFINED> instruction: 0xe79efe9d
   18268:			; <UNDEFINED> instruction: 0x46204917
   1826c:	ldrbtcc	pc, [pc], #79	; 18274 <tcgetattr@plt+0x141a4>	; <UNPREDICTABLE>
   18270:			; <UNDEFINED> instruction: 0xf7ee4479
   18274:			; <UNDEFINED> instruction: 0xe796fe95
   18278:	stc	7, cr15, [r0], #-940	; 0xfffffc54
   1827c:	andeq	r0, r4, r0, asr r9
   18280:	andeq	r0, r0, r0, asr #6
   18284:	andeq	r0, r4, r0, asr #18
   18288:	andeq	r0, r0, ip, ror r5
   1828c:	andeq	r9, r2, lr, lsl #25
   18290:	andeq	r0, r4, lr, asr #30
   18294:	andeq	r0, r4, lr, lsr pc
   18298:	andeq	r0, r4, sl, ror #29
   1829c:	andeq	r8, r4, lr, lsl #19
   182a0:			; <UNDEFINED> instruction: 0xfffffbcb
   182a4:	muleq	r4, sl, r8
   182a8:			; <UNDEFINED> instruction: 0x00040ebe
   182ac:			; <UNDEFINED> instruction: 0x00040eb2
   182b0:	andeq	r8, r4, r8, asr r9
   182b4:	andeq	r9, r2, r4, lsl ip
   182b8:	andeq	r0, r4, r2, ror #28
   182bc:	andeq	r9, r2, r0, ror #23
   182c0:	muleq	r2, sl, fp
   182c4:	andeq	r9, r2, r6, asr fp
   182c8:	andeq	r9, r2, r0, lsr #22
   182cc:	blmi	1eaacb8 <tcgetattr@plt+0x1ea6be8>
   182d0:	push	{r1, r3, r4, r5, r6, sl, lr}
   182d4:			; <UNDEFINED> instruction: 0xb09441f0
   182d8:			; <UNDEFINED> instruction: 0x460c58d3
   182dc:	strmi	sl, [r0], r4, lsl #18
   182e0:	tstls	r3, #1769472	; 0x1b0000
   182e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   182e8:	mrc2	7, 0, pc, cr12, cr15, {7}
   182ec:	strtmi	r9, [r6], -r6, lsl #30
   182f0:	vpmax.s8	d26, d5, d2
   182f4:			; <UNDEFINED> instruction: 0xf4174119
   182f8:	strbmi	r6, [r0], -r0, lsl #10
   182fc:	cmncs	fp, #30, 30	; 0x78
   18300:			; <UNDEFINED> instruction: 0xf8062501
   18304:			; <UNDEFINED> instruction: 0xf7eb3b01
   18308:	bge	1134a0 <tcgetattr@plt+0x10f3d0>
   1830c:	tstmi	r5, r5, asr #4	; <UNPREDICTABLE>
   18310:	strbmi	r2, [r0], -r0, lsl #16
   18314:	movwcs	fp, #4028	; 0xfbc
   18318:			; <UNDEFINED> instruction: 0xf7eb9302
   1831c:	stmdacs	r0, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
   18320:	addshi	pc, r9, r0, asr #5
   18324:	ldrdgt	pc, [ip], -sp
   18328:	svceq	0x0004f01c
   1832c:	addhi	pc, sp, r0, asr #32
   18330:	subscs	r4, r2, #1605632	; 0x188000
   18334:	ldrbtmi	r2, [r9], #-33	; 0xffffffdf
   18338:	and	r3, r3, r1, lsl #2
   1833c:			; <UNDEFINED> instruction: 0xf8114610
   18340:	ldrmi	r2, [lr], -r1, lsl #30
   18344:			; <UNDEFINED> instruction: 0xf8034633
   18348:	bcs	1af54 <tcgetattr@plt+0x16e84>
   1834c:	svccs	0x0000d1f6
   18350:	addshi	pc, r6, r0, asr #5
   18354:	eorcs	r4, r8, #1474560	; 0x168000
   18358:	ldcne	0, cr7, [r3], #104	; 0x68
   1835c:			; <UNDEFINED> instruction: 0xf01c4479
   18360:			; <UNDEFINED> instruction: 0xf0000f20
   18364:	stmvc	sl, {r1, r3, r7, pc}
   18368:	subcs	r3, r3, r1, lsl #2
   1836c:	and	r3, r2, r1, lsl #2
   18370:			; <UNDEFINED> instruction: 0xf8114610
   18374:			; <UNDEFINED> instruction: 0xf8032f01
   18378:	bcs	1af84 <tcgetattr@plt+0x16eb4>
   1837c:			; <UNDEFINED> instruction: 0xf01cd1f8
   18380:			; <UNDEFINED> instruction: 0xf0400f02
   18384:	stmdbmi	pc, {r2, r3, r7, pc}^	; <UNPREDICTABLE>
   18388:	eorcs	r2, r1, r4, asr #4
   1838c:	tstcc	r1, r9, ror r4
   18390:	ldrmi	lr, [r0], -r2
   18394:	svccs	0x0001f811
   18398:	bleq	963ac <tcgetattr@plt+0x922dc>
   1839c:	mvnsle	r2, r0, lsl #20
   183a0:	svcvc	0x0080f41c
   183a4:	stmdbmi	r8, {r0, r2, r4, r5, r6, r8, ip, lr, pc}^
   183a8:	strtcs	r2, [r1], -r4, asr #4
   183ac:	tstcc	r1, r9, ror r4
   183b0:	ldrmi	lr, [r6], -r3
   183b4:	svccs	0x0001f811
   183b8:	ldrmi	r4, [r8], -r3, lsl #12
   183bc:	blvs	963c4 <tcgetattr@plt+0x922f4>
   183c0:	mvnsle	r2, r0, lsl #20
   183c4:	bcs	3ebd4 <tcgetattr@plt+0x3ab04>
   183c8:	eorcs	sp, r8, #96	; 0x60
   183cc:	bmi	ff43dc <tcgetattr@plt+0xff030c>
   183d0:	ldrbtmi	r1, [sl], #-3224	; 0xfffff368
   183d4:	svceq	0x0040f01c
   183d8:	ldmvc	r3, {r0, r2, r4, r6, ip, lr, pc}
   183dc:	cmpcs	r3, r1, lsl #4
   183e0:	and	r3, r2, r1, lsl #4
   183e4:			; <UNDEFINED> instruction: 0xf8124619
   183e8:			; <UNDEFINED> instruction: 0xf8003f01
   183ec:	blcs	1eff8 <tcgetattr@plt+0x1af28>
   183f0:			; <UNDEFINED> instruction: 0xf01cd1f8
   183f4:	andle	r0, ip, r0, lsl #31
   183f8:	movtcs	r4, #39477	; 0x9a35
   183fc:	ldrbtmi	r2, [sl], #-338	; 0xfffffeae
   18400:	and	r3, r2, r1, lsl #4
   18404:			; <UNDEFINED> instruction: 0xf8124619
   18408:			; <UNDEFINED> instruction: 0xf8003f01
   1840c:	blcs	1f018 <tcgetattr@plt+0x1af48>
   18410:	adcmi	sp, r0, #248, 2	; 0x3e
   18414:			; <UNDEFINED> instruction: 0xf810d905
   18418:	blcs	827424 <tcgetattr@plt+0x823354>
   1841c:			; <UNDEFINED> instruction: 0xf100bf08
   18420:	movwcs	r3, #255	; 0xff
   18424:	tstlt	r5, r3
   18428:			; <UNDEFINED> instruction: 0xf800237d
   1842c:	bmi	a67038 <tcgetattr@plt+0xa62f68>
   18430:	andvc	r2, r3, r0, lsl #6
   18434:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   18438:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1843c:	subsmi	r9, sl, r3, lsl fp
   18440:			; <UNDEFINED> instruction: 0x4620d136
   18444:	pop	{r2, r4, ip, sp, pc}
   18448:	stmdbmi	r3!, {r4, r5, r6, r7, r8, pc}
   1844c:	subscs	r2, r2, r4, asr r2
   18450:	tstcc	r1, r9, ror r4
   18454:	blls	d221c <tcgetattr@plt+0xce14c>
   18458:	blmi	84714c <tcgetattr@plt+0x84307c>
   1845c:	movwls	r4, #1147	; 0x47b
   18460:	rscscc	pc, pc, #79	; 0x4f
   18464:	tstcs	r1, lr, lsl fp
   18468:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   1846c:	stcl	7, cr15, [r6], {235}	; 0xeb
   18470:			; <UNDEFINED> instruction: 0xf7eb4630
   18474:	ldrtmi	lr, [r0], #-3192	; 0xfffff388
   18478:	stmdavc	r8, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1847c:	ldrb	r2, [r5, -r3, asr #4]!
   18480:	ldrbtmi	r4, [r9], #-2328	; 0xfffff6e8
   18484:	ldmdavc	r1, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   18488:	str	r2, [r9, r3, asr #6]!
   1848c:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
   18490:	ldmdbmi	r6, {r5, r7, r8, r9, sl, sp, lr, pc}
   18494:			; <UNDEFINED> instruction: 0x26442253
   18498:	tstcc	r1, r9, ror r4
   1849c:	ldmdbmi	r4, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}
   184a0:	subcs	r2, r4, r4, asr r2
   184a4:	tstcc	r1, r9, ror r4
   184a8:	blmi	4d2274 <tcgetattr@plt+0x4ce1a4>
   184ac:			; <UNDEFINED> instruction: 0xe7d6447b
   184b0:	bl	156464 <tcgetattr@plt+0x152394>
   184b4:	andeq	r0, r4, r4, ror r7
   184b8:	andeq	r0, r0, r0, asr #6
   184bc:	andeq	r9, r2, r6, asr fp
   184c0:	andeq	r9, r2, r0, lsr #22
   184c4:	andeq	r9, r2, r8, ror #21
   184c8:	andeq	r9, r2, r0, asr #21
   184cc:	andeq	r9, r2, sl, lsl #21
   184d0:	andeq	r9, r2, r2, lsr #21
   184d4:	andeq	r0, r4, lr, lsl #12
   184d8:	andeq	r9, r2, ip, lsr sl
   184dc:	strdeq	r9, [r2], -ip
   184e0:	andeq	r9, r2, sl, lsr #20
   184e4:	andeq	r9, r2, r2, lsl #20
   184e8:	ldrdeq	r9, [r2], -r6
   184ec:	ldrdeq	r9, [r2], -r4
   184f0:	ldrdeq	r9, [r2], -r0
   184f4:	andeq	r9, r2, r4, lsr #19
   184f8:	strmi	r4, [r2], -sl, lsl #22
   184fc:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   18500:	blle	362908 <tcgetattr@plt+0x35e838>
   18504:	and	r3, r6, ip, lsl #6
   18508:	movwcc	r6, #51353	; 0xc899
   1850c:	mulle	r6, r1, r2
   18510:	stmdbcs	r0, {r0, r6, r7, fp, sp, lr}
   18514:	ldmdavs	r9, {r2, r8, r9, fp, ip, lr, pc}^
   18518:	addsmi	r4, r1, #24, 12	; 0x1800000
   1851c:			; <UNDEFINED> instruction: 0x4770d1f4
   18520:	ldrbmi	r2, [r0, -r0]!
   18524:	andeq	r0, r4, r0, lsl #23
   18528:	cfstr32mi	mvfx11, [r1], #-992	; 0xfffffc20
   1852c:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   18530:	blle	da3138 <tcgetattr@plt+0xd9f068>
   18534:	strmi	r3, [r7], -ip, lsl #8
   18538:	and	r4, r6, r3, lsr #12
   1853c:	movwcc	r6, #51352	; 0xc898
   18540:	andsle	r4, r0, r1, lsl #5
   18544:	stmdacs	r0, {r3, r5, r6, r7, fp, sp, lr}
   18548:	ldmdavs	lr, {r0, r1, r3, r4, r8, r9, fp, ip, lr, pc}^
   1854c:	adcsmi	r4, r1, #30408704	; 0x1d00000
   18550:	stmdavs	r3!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   18554:	mulle	r9, sl, r2
   18558:	addsmi	r6, sl, #10682368	; 0xa30000
   1855c:			; <UNDEFINED> instruction: 0xf854d006
   18560:	blcs	28198 <tcgetattr@plt+0x240c8>
   18564:	stmdavs	r3!, {r0, r4, r8, r9, fp, ip, lr, pc}^
   18568:			; <UNDEFINED> instruction: 0xd1f5429a
   1856c:	stmiavs	r9!, {r0, r2, r3, r4, r8, ip, sp, pc}
   18570:			; <UNDEFINED> instruction: 0xf7eb4638
   18574:	stmiavs	r1!, {r5, sl, fp, sp, lr, pc}
   18578:			; <UNDEFINED> instruction: 0xf7eb4638
   1857c:	andcs	lr, r0, r0, lsl #22
   18580:	strdcc	fp, [r1, -r8]
   18584:	strcs	sp, [r0, #-266]	; 0xfffffef6
   18588:	andcc	lr, r1, #62128128	; 0x3b40000
   1858c:	tstlt	sp, r6, lsl #2
   18590:	ldrtmi	r6, [r8], -r9, lsr #17
   18594:	stc	7, cr15, [lr], {235}	; 0xeb
   18598:	ldcllt	0, cr2, [r8]
   1859c:	rscscc	pc, pc, pc, asr #32
   185a0:			; <UNDEFINED> instruction: 0x4011bdf8
   185a4:	svclt	0x00181c48
   185a8:	rscscc	pc, pc, pc, asr #32
   185ac:	svclt	0x0000bdf8
   185b0:	andeq	r0, r4, r0, asr fp
   185b4:	ldrbmi	lr, [r0, sp, lsr #18]!
   185b8:	mulge	r0, r1, r8
   185bc:	svceq	0x0000f1ba
   185c0:	mcrmi	0, 3, sp, cr0, cr8, {1}
   185c4:			; <UNDEFINED> instruction: 0xf8df460c
   185c8:	strmi	r8, [r7], -r0, lsl #3
   185cc:	ldrsbls	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   185d0:	ldrbtmi	r4, [r8], #1150	; 0x47e
   185d4:	strd	r4, [r1], -r9
   185d8:	svcge	0x0001f814
   185dc:			; <UNDEFINED> instruction: 0x46304651
   185e0:	b	ff1d6594 <tcgetattr@plt+0xff1d24c4>
   185e4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   185e8:			; <UNDEFINED> instruction: 0xf1aad1f6
   185ec:			; <UNDEFINED> instruction: 0xf1ba0a30
   185f0:	ldmdble	r2!, {r0, r3, r8, r9, sl, fp}
   185f4:	blcs	18f6688 <tcgetattr@plt+0x18f25b8>
   185f8:	andcs	sp, r6, #31
   185fc:	strbmi	r4, [r0], -r1, lsr #12
   18600:	ldc	7, cr15, [r0, #-940]!	; 0xfffffc54
   18604:	cmple	r8, r0, lsl #16
   18608:			; <UNDEFINED> instruction: 0xf043683b
   1860c:	eorsvs	r0, fp, r0, lsr #6
   18610:	cmnlt	r9, r1, lsr #16
   18614:	ldrbtmi	r4, [sp], #-3406	; 0xfffff2b2
   18618:			; <UNDEFINED> instruction: 0xf814e002
   1861c:	cmplt	r9, r1, lsl #30
   18620:			; <UNDEFINED> instruction: 0xf7eb4628
   18624:	stmdacs	r0, {r1, r2, r5, r7, r9, fp, sp, lr, pc}
   18628:			; <UNDEFINED> instruction: 0xf894d0f7
   1862c:			; <UNDEFINED> instruction: 0xf1baa000
   18630:	bicsle	r0, r3, r0, lsl #30
   18634:	ldmfd	sp!, {sp}
   18638:	stmdavc	r2!, {r4, r5, r6, r7, r8, r9, sl, pc}^
   1863c:	eorle	r2, r2, r3, ror sl
   18640:	bicsle	r2, sl, r3, ror #22
   18644:	blcs	1cf67d8 <tcgetattr@plt+0x1cf2708>
   18648:	stmiavc	r3!, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
   1864c:	bicsle	r2, r4, r8, lsr fp
   18650:			; <UNDEFINED> instruction: 0xf04368bb
   18654:	adcsvs	r0, fp, r0, lsr r3
   18658:			; <UNDEFINED> instruction: 0x4601e7da
   1865c:	strtmi	r2, [r0], -sl, lsl #4
   18660:	ldmdb	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18664:	andcs	r4, sl, #42991616	; 0x2900000
   18668:	strtmi	r4, [r0], -r2, lsl #13
   1866c:	stmdb	sl, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18670:			; <UNDEFINED> instruction: 0x46024651
   18674:			; <UNDEFINED> instruction: 0xf7ff4638
   18678:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1867c:			; <UNDEFINED> instruction: 0xf04fd0c8
   18680:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   18684:	stmiavc	r2!, {r4, r5, r6, r7, r8, r9, sl, pc}
   18688:	bicsle	r2, r9, r7, lsr sl
   1868c:			; <UNDEFINED> instruction: 0xf02368bb
   18690:			; <UNDEFINED> instruction: 0xf0430330
   18694:	adcsvs	r0, fp, r0, lsr #6
   18698:	andcs	lr, r7, #48758784	; 0x2e80000
   1869c:	strbmi	r4, [r8], -r1, lsr #12
   186a0:	stcl	7, cr15, [r0], #940	; 0x3ac
   186a4:	ldmdavs	fp!, {r5, r8, fp, ip, sp, pc}
   186a8:	nopeq	{35}	; 0x23
   186ac:			; <UNDEFINED> instruction: 0xe7af603b
   186b0:	andcs	r4, r4, #40, 16	; 0x280000
   186b4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   186b8:	ldcl	7, cr15, [r4], {235}	; 0xeb
   186bc:	stmdami	r6!, {r3, r4, r6, r8, ip, sp, pc}
   186c0:	strtmi	r2, [r1], -r5, lsl #4
   186c4:			; <UNDEFINED> instruction: 0xf7eb4478
   186c8:	stmdblt	r8, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}^
   186cc:	vld2.8	{d6-d7}, [r3 :256], fp
   186d0:	eorsvs	r6, fp, r0, lsl #7
   186d4:	ldmdavs	fp!, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   186d8:	orrvs	pc, r0, #1124073472	; 0x43000000
   186dc:			; <UNDEFINED> instruction: 0xe797603b
   186e0:	andcs	r4, r5, #1966080	; 0x1e0000
   186e4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   186e8:	ldc	7, cr15, [ip], #940	; 0x3ac
   186ec:	ldmdami	ip, {r3, r4, r6, r8, ip, sp, pc}
   186f0:	strtmi	r2, [r1], -r6, lsl #4
   186f4:			; <UNDEFINED> instruction: 0xf7eb4478
   186f8:	stmdblt	r8, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}^
   186fc:	vld2.8	{d6-d7}, [r3 :256], fp
   18700:	eorsvs	r5, fp, r0, lsl #7
   18704:	ldmdavs	fp!, {r2, r7, r8, r9, sl, sp, lr, pc}
   18708:	orrpl	pc, r0, #1124073472	; 0x43000000
   1870c:			; <UNDEFINED> instruction: 0xe77f603b
   18710:	andcs	r4, r7, #20, 16	; 0x140000
   18714:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   18718:	stc	7, cr15, [r4], #940	; 0x3ac
   1871c:	ldmdami	r2, {r5, r6, r8, ip, sp, pc}
   18720:	strtmi	r2, [r1], -r8, lsl #4
   18724:			; <UNDEFINED> instruction: 0xf7eb4478
   18728:	stmdacs	r0, {r1, r2, r3, r4, r7, sl, fp, sp, lr, pc}
   1872c:	ldmvs	fp!, {r0, r1, r2, r5, r7, r8, ip, lr, pc}
   18730:	movwmi	pc, #35	; 0x23	; <UNPREDICTABLE>
   18734:			; <UNDEFINED> instruction: 0xe76b60bb
   18738:			; <UNDEFINED> instruction: 0xf04368bb
   1873c:	adcsvs	r4, fp, r0, lsl #6
   18740:	svclt	0x0000e766
   18744:	andeq	r9, r2, r8, lsl #21
   18748:	ldrdeq	r9, [r2], -r2
   1874c:	ldrdeq	r9, [r2], -r8
   18750:	andeq	r9, r2, r2, asr #20
   18754:	strdeq	r9, [r2], -lr
   18758:	strdeq	r9, [r2], -r8
   1875c:	ldrdeq	r9, [r2], -lr
   18760:	ldrdeq	r9, [r2], -r8
   18764:			; <UNDEFINED> instruction: 0x000297be
   18768:			; <UNDEFINED> instruction: 0x000297b8
   1876c:	str	fp, [r1, -r1, lsl #2]!
   18770:	ldrbmi	r4, [r0, -r8, lsl #12]!
   18774:	blmi	132b0a8 <tcgetattr@plt+0x1326fd8>
   18778:	push	{r1, r3, r4, r5, r6, sl, lr}
   1877c:			; <UNDEFINED> instruction: 0x460d41f0
   18780:	addslt	r4, r4, sl, asr #18
   18784:			; <UNDEFINED> instruction: 0x460658d3
   18788:	andcs	r4, lr, r9, ror r4
   1878c:	tstls	r3, #1769472	; 0x1b0000
   18790:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18794:	blx	ffcd6784 <tcgetattr@plt+0xffcd26b4>
   18798:	andcs	r4, r2, r0, lsl #13
   1879c:	ldmib	r4, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   187a0:	andcs	r4, r0, #48, 12	; 0x3000000
   187a4:	tstne	r2, r0, asr #12	; <UNPREDICTABLE>
   187a8:	stc2	7, cr15, [r0], {247}	; 0xf7
   187ac:	strmi	r1, [r4], -r3, asr #24
   187b0:			; <UNDEFINED> instruction: 0xf7ebd052
   187b4:	strmi	lr, [r7], -r0, asr #24
   187b8:	subsle	r2, r8, r0, lsl #16
   187bc:	bl	4d6770 <tcgetattr@plt+0x4d26a0>
   187c0:	vhsub.s8	d18, d5, d0
   187c4:	andvs	r4, r2, ip, lsl #2
   187c8:	strtmi	r4, [r0], -r7, lsl #12
   187cc:	b	56780 <tcgetattr@plt+0x526b0>
   187d0:	blle	ea27d8 <tcgetattr@plt+0xe9e708>
   187d4:	tstcs	r1, r4, lsl #28
   187d8:			; <UNDEFINED> instruction: 0xf7ff4630
   187dc:	tstlt	sp, r5, lsr fp	; <UNPREDICTABLE>
   187e0:	ldrtmi	r4, [r0], -r9, lsr #12
   187e4:	mcr2	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   187e8:			; <UNDEFINED> instruction: 0x46204631
   187ec:	blx	1fd67f2 <tcgetattr@plt+0x1fd2722>
   187f0:	vpmax.s8	d26, d5, d3
   187f4:			; <UNDEFINED> instruction: 0x46204115
   187f8:	andls	r2, r1, #0, 6
   187fc:			; <UNDEFINED> instruction: 0xf7eb9303
   18800:	blls	112fa8 <tcgetattr@plt+0x10eed8>
   18804:	tstmi	r8, r5, asr #4	; <UNPREDICTABLE>
   18808:	strtmi	r9, [r0], -r1, lsl #20
   1880c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   18810:			; <UNDEFINED> instruction: 0xf7eb9303
   18814:	blmi	9d2f94 <tcgetattr@plt+0x9ceec4>
   18818:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1881c:	mulcs	r0, r3, r9
   18820:	ldmdb	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18824:	andcs	r4, lr, r1, asr #12
   18828:	blx	fea56818 <tcgetattr@plt+0xfea52748>
   1882c:	blmi	7ab0b8 <tcgetattr@plt+0x7a6fe8>
   18830:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18834:	blls	4f28a4 <tcgetattr@plt+0x4ee7d4>
   18838:	teqle	r0, sl, asr r0
   1883c:	andslt	r4, r4, r0, lsr #12
   18840:	ldrhhi	lr, [r0, #141]!	; 0x8d
   18844:	b	fe5d67f8 <tcgetattr@plt+0xfe5d2728>
   18848:	ldmdbmi	fp, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1884c:	ldmdavs	r8!, {r1, r4, r5, r9, sl, lr}
   18850:			; <UNDEFINED> instruction: 0xf7ee4479
   18854:	ldr	pc, [sp, r5, lsr #23]!
   18858:	b	ff15680c <tcgetattr@plt+0xff15273c>
   1885c:	stmdavs	r0, {r1, r4, r5, r9, sl, lr}
   18860:	andsle	r2, r6, r4, lsl #16
   18864:	ldrbtmi	r4, [r9], #-2325	; 0xfffff6eb
   18868:	blx	fe6d682a <tcgetattr@plt+0xfe6d275a>
   1886c:	ldmdbmi	r4, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   18870:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   18874:	blx	fe556836 <tcgetattr@plt+0xfe552766>
   18878:			; <UNDEFINED> instruction: 0xf7eb4638
   1887c:	strbmi	lr, [r1], -r6, lsr #18
   18880:			; <UNDEFINED> instruction: 0xf7fa200e
   18884:			; <UNDEFINED> instruction: 0x4620fa7b
   18888:	bl	fffd683c <tcgetattr@plt+0xfffd276c>
   1888c:	ldrbtcc	pc, [pc], #79	; 18894 <tcgetattr@plt+0x147c4>	; <UNPREDICTABLE>
   18890:	stmdbmi	ip, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   18894:	ldrbtmi	r2, [r9], #-0
   18898:	blx	fe0d685a <tcgetattr@plt+0xfe0d278a>
   1889c:			; <UNDEFINED> instruction: 0xf7ebe7bf
   188a0:	svclt	0x0000e90e
   188a4:	andeq	r0, r4, ip, asr #5
   188a8:	andeq	r0, r0, r0, asr #6
   188ac:			; <UNDEFINED> instruction: 0xfffff5d9
   188b0:	andeq	r0, r4, r4, ror #16
   188b4:	andeq	r0, r4, r4, lsl r2
   188b8:	andeq	r9, r2, r4, lsl #14
   188bc:			; <UNDEFINED> instruction: 0x000296ba
   188c0:	andeq	r9, r2, lr, asr #13
   188c4:	andeq	r9, r2, r2, asr r6
   188c8:	mvnsmi	lr, #737280	; 0xb4000
   188cc:	svccs	0x00026847
   188d0:	svccs	0x0001d04d
   188d4:	pop	{r0, ip, lr, pc}
   188d8:			; <UNDEFINED> instruction: 0x460583f8
   188dc:	ldrmi	r4, [r4], -lr, lsl #12
   188e0:	teqeq	ip, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
   188e4:			; <UNDEFINED> instruction: 0xf7eb2102
   188e8:	bllt	5529d0 <tcgetattr@plt+0x54e900>
   188ec:	andcs	r4, lr, r0, asr r9
   188f0:			; <UNDEFINED> instruction: 0xf7fa4479
   188f4:	strmi	pc, [r1], r3, asr #20
   188f8:			; <UNDEFINED> instruction: 0xf7eb200f
   188fc:	blmi	1392c9c <tcgetattr@plt+0x138ebcc>
   18900:	teqhi	ip, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
   18904:			; <UNDEFINED> instruction: 0xf8d3447b
   18908:	stfcss	f5, [r1, #-656]	; 0xfffffd70
   1890c:	stccs	0, cr13, [r2, #-444]	; 0xfffffe44
   18910:	biclt	sp, r5, #87	; 0x57
   18914:	strtmi	r4, [sl], -r8, asr #18
   18918:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1891c:	blx	10568de <tcgetattr@plt+0x105280e>
   18920:			; <UNDEFINED> instruction: 0xf7eb2000
   18924:			; <UNDEFINED> instruction: 0x4649e8d2
   18928:	pop	{r1, r2, r3, sp}
   1892c:			; <UNDEFINED> instruction: 0xf7fa43f8
   18930:			; <UNDEFINED> instruction: 0xf8d5ba25
   18934:			; <UNDEFINED> instruction: 0xf7eb013c
   18938:	rscscs	lr, sl, r8, lsr #23
   1893c:	blx	44d7e <tcgetattr@plt+0x40cae>
   18940:			; <UNDEFINED> instruction: 0xf505f006
   18944:			; <UNDEFINED> instruction: 0xf7fa44bc
   18948:	strbcc	pc, [r4], #-2971	; 0xfffff465	; <UNPREDICTABLE>
   1894c:			; <UNDEFINED> instruction: 0x33b8f645
   18950:	strtmi	r5, [r0], -r9, ror #17
   18954:			; <UNDEFINED> instruction: 0xff0ef7ff
   18958:			; <UNDEFINED> instruction: 0xf8c52800
   1895c:	stfles	f0, [sl, #-240]	; 0xffffff10
   18960:	mvnsmi	lr, #12386304	; 0xbd0000
   18964:	andvs	pc, r0, #1325400064	; 0x4f000000
   18968:			; <UNDEFINED> instruction: 0xf7eb2104
   1896c:	pop	{r0, r3, r4, r6, r9, fp, ip, sp, pc}
   18970:			; <UNDEFINED> instruction: 0xf02343f8
   18974:	ldmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, pc}
   18978:	andcs	r4, r0, r2, lsr #12
   1897c:	mvnsmi	lr, #12386304	; 0xbd0000
   18980:			; <UNDEFINED> instruction: 0xf7ee4479
   18984:	strtmi	fp, [sl], -sp, lsl #22
   18988:	msrmi	(UNDEF: 39), r5
   1898c:			; <UNDEFINED> instruction: 0xf7eb4640
   18990:	stmdacs	r0, {r5, r8, fp, sp, lr, pc}
   18994:	rscscs	sp, sl, r3, asr #22
   18998:	blx	44dda <tcgetattr@plt+0x40d0a>
   1899c:			; <UNDEFINED> instruction: 0xf7faf006
   189a0:	strbmi	pc, [r0], -pc, ror #22	; <UNPREDICTABLE>
   189a4:	vhsub.s8	d18, d5, d0
   189a8:			; <UNDEFINED> instruction: 0xf7eb4128
   189ac:	stmdacs	r0, {r1, r4, r8, fp, sp, lr, pc}
   189b0:			; <UNDEFINED> instruction: 0xf7ebdab6
   189b4:	stmdbmi	r2!, {r3, r4, r9, fp, sp, lr, pc}
   189b8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   189bc:	blx	ffc5697c <tcgetattr@plt+0xffc528ac>
   189c0:	cdpcs	7, 0, cr14, cr0, cr14, {5}
   189c4:	stcle	0, cr13, [fp, #16]!
   189c8:	and	r4, r1, r7, lsr r6
   189cc:	ble	fe9e94c4 <tcgetattr@plt+0xfe9e53f4>
   189d0:	strbmi	r2, [r0], -r0, lsl #2
   189d4:	ldmda	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   189d8:	stmdacs	r0, {r0, sl, ip, sp}
   189dc:			; <UNDEFINED> instruction: 0xf7ebdaf6
   189e0:	ldmdbmi	r8, {r1, r9, fp, sp, lr, pc}
   189e4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   189e8:	blx	ff6d69a8 <tcgetattr@plt+0xff6d28d8>
   189ec:	mcrcs	7, 0, lr, cr0, cr8, {4}
   189f0:	ldcle	0, cr13, [r5, #16]
   189f4:	and	r4, r1, r5, lsr r6
   189f8:	ble	fe4694b0 <tcgetattr@plt+0xfe4653e0>
   189fc:	vhsub.s8	d18, d5, d0
   18a00:	strbmi	r4, [r0], -r9, lsl #2
   18a04:			; <UNDEFINED> instruction: 0xf7eb3401
   18a08:	stmdacs	r0, {r2, r5, r6, r7, fp, sp, lr, pc}
   18a0c:			; <UNDEFINED> instruction: 0xf7ebdaf4
   18a10:	stmdbmi	sp, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
   18a14:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   18a18:	blx	ff0d69d8 <tcgetattr@plt+0xff0d2908>
   18a1c:			; <UNDEFINED> instruction: 0xf7ebe780
   18a20:	stmdbmi	sl, {r1, r5, r6, r7, r8, fp, sp, lr, pc}
   18a24:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   18a28:	blx	feed69e8 <tcgetattr@plt+0xfeed2918>
   18a2c:	svclt	0x0000e778
   18a30:			; <UNDEFINED> instruction: 0xfffff471
   18a34:	andeq	r0, r4, r8, ror r7
   18a38:	andeq	r9, r2, sl, lsl #14
   18a3c:	strdeq	r9, [r2], -r0
   18a40:	andeq	r9, r2, r8, asr #12
   18a44:			; <UNDEFINED> instruction: 0x000295bc
   18a48:			; <UNDEFINED> instruction: 0x000295b4
   18a4c:	andeq	r9, r2, r0, asr #11
   18a50:			; <UNDEFINED> instruction: 0xf5adb570
   18a54:	stcmi	13, cr5, [r0], #-524	; 0xfffffdf4
   18a58:	orrpl	pc, r2, #54525952	; 0x3400000
   18a5c:			; <UNDEFINED> instruction: 0xae17491f
   18a60:	tstcc	ip, #124, 8	; 0x7c000000
   18a64:	addpl	pc, r0, #1325400064	; 0x4f000000
   18a68:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   18a6c:			; <UNDEFINED> instruction: 0xf04f6019
   18a70:	ldrtmi	r0, [r1], -r0, lsl #2
   18a74:	ldm	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18a78:	strbtmi	fp, [sp], -r0, asr #6
   18a7c:	strmi	r4, [r1], -r4, lsl #12
   18a80:	andcs	r4, r3, sl, lsr #12
   18a84:			; <UNDEFINED> instruction: 0xf8862300
   18a88:			; <UNDEFINED> instruction: 0xf7eb3fff
   18a8c:	stmiblt	r8!, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}^
   18a90:	vst2.8	{d6,d8}, [r3 :128], fp
   18a94:			; <UNDEFINED> instruction: 0xf5b34370
   18a98:	tstle	r7, r0, lsl #30
   18a9c:	blcs	73050 <tcgetattr@plt+0x6ef80>
   18aa0:	stmdbmi	pc, {r1, r2, r8, fp, ip, lr, pc}	; <UNPREDICTABLE>
   18aa4:	andcs	r4, r4, #32, 12	; 0x2000000
   18aa8:			; <UNDEFINED> instruction: 0xf7eb4479
   18aac:	stmdblt	r8!, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}^
   18ab0:			; <UNDEFINED> instruction: 0xf50d490c
   18ab4:	bmi	26d8c4 <tcgetattr@plt+0x2697f4>
   18ab8:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
   18abc:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   18ac0:	subsmi	r6, r1, sl, lsl r8
   18ac4:			; <UNDEFINED> instruction: 0xf50dd105
   18ac8:	ldcllt	13, cr5, [r0, #-524]!	; 0xfffffdf4
   18acc:	rscscc	pc, pc, pc, asr #32
   18ad0:			; <UNDEFINED> instruction: 0xf7eae7ee
   18ad4:	svclt	0x0000eff4
   18ad8:	andeq	pc, r3, r4, ror #31
   18adc:	andeq	r0, r0, r0, asr #6
   18ae0:	andeq	r9, r2, r8, lsr #11
   18ae4:	andeq	pc, r3, sl, lsl #31
   18ae8:	mvnsmi	lr, #737280	; 0xb4000
   18aec:	stmdbmi	ip!, {r0, r1, r3, r5, r8, r9, fp, lr}
   18af0:	bmi	b29ce4 <tcgetattr@plt+0xb25c14>
   18af4:	ldmpl	sp, {r0, r3, r4, r6, fp, ip, lr}
   18af8:	ldmibvs	r1, {r1, r3, fp, sp, lr}^
   18afc:	eorvs	r6, r9, r4, lsl r8
   18b00:	suble	r2, r8, r0, lsl #24
   18b04:	vpmax.s8	d20, d2, d24
   18b08:	vmul.i8	<illegal reg q10.5>, q9, q12
   18b0c:			; <UNDEFINED> instruction: 0xf64258fc
   18b10:	ldmpl	lr, {r2, r4, r5, r8, r9, sl, ip}
   18b14:	stmdavs	r4!, {r1, sp, lr, pc}
   18b18:	eorsle	r2, ip, r0, lsl #24
   18b1c:			; <UNDEFINED> instruction: 0xf8d36863
   18b20:	ldrsbtvs	r2, [r3], -r4
   18b24:	mvnsle	r4, r2, lsr #5
   18b28:			; <UNDEFINED> instruction: 0xf853682b
   18b2c:			; <UNDEFINED> instruction: 0xf0180009
   18b30:	stmdavs	fp!, {r0, r2, r5, r6, sl, fp, ip, sp, lr, pc}
   18b34:	andeq	pc, r8, r3, asr r8	; <UNPREDICTABLE>
   18b38:	stc2l	0, cr15, [lr], #-96	; 0xffffffa0
   18b3c:	ldmibpl	r8, {r0, r1, r3, r5, fp, sp, lr}^
   18b40:	andeq	pc, r1, r0
   18b44:	blx	1656b48 <tcgetattr@plt+0x1652a78>
   18b48:	vadd.i8	d22, d2, d26
   18b4c:	ldmpl	r0, {r2, r4, r5, r6, r7, r8, r9, ip, lr}^
   18b50:	blx	ffad4bba <tcgetattr@plt+0xffad0aea>
   18b54:			; <UNDEFINED> instruction: 0xf503682b
   18b58:	ldmdavs	r8, {r3, r4, r8, r9, ip, lr}
   18b5c:	stc2l	0, cr15, [sl], #-96	; 0xffffffa0
   18b60:	vadd.i8	d22, d2, d27
   18b64:	vhsub.s8	d22, d2, d4
   18b68:			; <UNDEFINED> instruction: 0xf04f6108
   18b6c:	ldmpl	sl, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   18b70:	ldmdapl	r8, {r1, r8, fp, ip, sp, pc}^
   18b74:	ldc2l	0, cr15, [ip], #-96	; 0xffffffa0
   18b78:			; <UNDEFINED> instruction: 0xf645682a
   18b7c:	ldmpl	r0, {r4, r6, r8, r9, ip, sp}^
   18b80:	ldc2	0, cr15, [sl, #104]!	; 0x68
   18b84:			; <UNDEFINED> instruction: 0xf645682a
   18b88:	ldmpl	r0, {r2, r4, r6, r8, r9, ip, sp}^
   18b8c:	mcr2	0, 0, pc, cr14, cr10, {0}	; <UNPREDICTABLE>
   18b90:	stccs	8, cr6, [r0], {36}	; 0x24
   18b94:	pop	{r1, r6, r7, r8, ip, lr, pc}
   18b98:	svclt	0x000083f8
   18b9c:	andeq	pc, r3, r4, asr pc	; <UNPREDICTABLE>
   18ba0:	andeq	r0, r0, r8, asr r3
   18ba4:	andeq	r0, r0, ip, ror #6
   18ba8:	andeq	r0, r0, r8, ror #6
   18bac:	strmi	r4, [sl], -r9, lsl #22
   18bb0:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   18bb4:	strmi	r4, [r1], -r8, lsl #26
   18bb8:			; <UNDEFINED> instruction: 0xf6454c08
   18bbc:	ldmdbpl	r8, {r2, r3, r4, r6, r9, sl, ip, sp}^
   18bc0:	stmdavs	r3, {r2, r3, r4, r8, fp, ip, lr}
   18bc4:	stmibpl	r3, {r3, r4, r6, r7, r8, fp, sp, lr}
   18bc8:			; <UNDEFINED> instruction: 0xf7fb6020
   18bcc:	andcs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   18bd0:	svclt	0x0000bd70
   18bd4:	muleq	r3, r2, lr
   18bd8:	andeq	r0, r0, r8, asr r3
   18bdc:	andeq	r0, r0, ip, ror #6
   18be0:			; <UNDEFINED> instruction: 0xc118f8df
   18be4:	svcmi	0x00f0e92d
   18be8:	cfstrdmi	mvd4, [r5, #-1008]	; 0xfffffc10
   18bec:	mcrrmi	0, 8, fp, r5, cr3
   18bf0:	beq	654d34 <tcgetattr@plt+0x650c64>
   18bf4:	blx	57824 <tcgetattr@plt+0x53754>
   18bf8:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   18bfc:	andvc	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   18c00:	addpl	pc, ip, r2, asr #4
   18c04:	bl	fe8aa47c <tcgetattr@plt+0xfe8a63ac>
   18c08:	stmdavs	lr!, {r0, r8, fp}
   18c0c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   18c10:	strls	r9, [r0, -ip, lsl #26]
   18c14:			; <UNDEFINED> instruction: 0xe01cf8d6
   18c18:	andcc	pc, r0, lr, asr r8	; <UNPREDICTABLE>
   18c1c:	and	pc, r0, r7, asr #17
   18c20:	andeq	lr, sl, r3, lsl #22
   18c24:	cmple	sp, r0, lsl #26
   18c28:	strbmi	r7, [r8], r3, lsr #17
   18c2c:			; <UNDEFINED> instruction: 0x5601e9d0
   18c30:	strmi	r6, [sp], #-2247	; 0xfffff739
   18c34:	strmi	r4, [pc], #-1038	; 18c3c <tcgetattr@plt+0x14b6c>
   18c38:			; <UNDEFINED> instruction: 0xf013b113
   18c3c:	eorsle	r0, fp, r0, ror #30
   18c40:	ldrdlt	pc, [r0], -lr	; <UNPREDICTABLE>
   18c44:	movweq	pc, #32827	; 0x803b	; <UNPREDICTABLE>
   18c48:	ldmib	r0, {r1, r2, r5, r8, ip, lr, pc}^
   18c4c:	strmi	r2, [fp], #-772	; 0xfffffcfc
   18c50:	ldrmi	r4, [r9], #1041	; 0x411
   18c54:			; <UNDEFINED> instruction: 0xf815e018
   18c58:	stmdavc	r2!, {r0, r8, r9, fp}^
   18c5c:			; <UNDEFINED> instruction: 0xd12b4290
   18c60:	bleq	96cc0 <tcgetattr@plt+0x92bf0>
   18c64:	addsmi	r7, r0, #10616832	; 0xa20000
   18c68:			; <UNDEFINED> instruction: 0xf817d126
   18c6c:	stmiavc	r2!, {r0, r8, r9, fp}^
   18c70:			; <UNDEFINED> instruction: 0xd1214290
   18c74:	bleq	96cc0 <tcgetattr@plt+0x92bf0>
   18c78:	addsmi	r7, r0, #557056	; 0x88000
   18c7c:			; <UNDEFINED> instruction: 0xf813d11c
   18c80:	stmdbvc	r2!, {r0, r8, r9, fp}^
   18c84:			; <UNDEFINED> instruction: 0xd1174290
   18c88:	andeq	lr, r3, #173056	; 0x2a400
   18c8c:	vstmiale	r2!, {s5-s4}
   18c90:	andlt	r4, r3, r0, asr #12
   18c94:	svchi	0x00f0e8bd
   18c98:	ldrd	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   18c9c:	andcc	pc, lr, ip, asr r8	; <UNPREDICTABLE>
   18ca0:	ldrdgt	pc, [r0], -r3
   18ca4:	ldrdgt	pc, [r0, #-140]!	; 0xffffff74
   18ca8:	svceq	0x0008f1bc
   18cac:	ldrbmi	sp, [fp], -sp, asr #3
   18cb0:			; <UNDEFINED> instruction: 0xf0249101
   18cb4:	biclt	pc, r8, r7, lsl #30
   18cb8:	ldmdavc	sl!, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}^
   18cbc:	andlt	r4, r3, r0, asr #12
   18cc0:	svchi	0x00f0e8bd
   18cc4:	andmi	pc, sl, r3, asr r8	; <UNPREDICTABLE>
   18cc8:	svceq	0x0000f1b9
   18ccc:	svclt	0x00c8440c
   18cd0:	cfstrsle	mvf4, [r5, #-644]	; 0xfffffd7c
   18cd4:	bleq	96d2c <tcgetattr@plt+0x92c5c>
   18cd8:			; <UNDEFINED> instruction: 0xff6af01a
   18cdc:	mvnsle	r4, ip, asr #10
   18ce0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   18ce4:	andlt	r4, r3, r0, asr #12
   18ce8:	svchi	0x00f0e8bd
   18cec:	stmdbls	r1, {r8, r9, fp, ip, pc}
   18cf0:	vtst.8	d22, d2, d10
   18cf4:	ldmpl	r0, {r2, r3, r7, r8, r9, ip, lr}^
   18cf8:	sbfx	r4, r0, #8, #7
   18cfc:	andeq	pc, r3, ip, asr lr	; <UNPREDICTABLE>
   18d00:	andeq	r0, r0, r8, asr r3
   18d04:	andeq	r0, r0, ip, ror #6
   18d08:	andeq	r0, r0, r8, ror #6
   18d0c:	mvnsmi	lr, #737280	; 0xb4000
   18d10:	ldcmi	6, cr4, [r0, #-16]
   18d14:	sfmpl	f7, 1, [ip], {66}	; 0x42
   18d18:			; <UNDEFINED> instruction: 0xf04f4e0f
   18d1c:	ldrbtmi	r0, [sp], #-2328	; 0xfffff6e8
   18d20:			; <UNDEFINED> instruction: 0x460a4690
   18d24:	stmibpl	r8!, {r0, r5, r9, sl, lr}
   18d28:	cdpmi	0, 0, cr11, cr12, cr3, {4}
   18d2c:			; <UNDEFINED> instruction: 0x4643469e
   18d30:	stmibpl	sp!, {fp, sp, lr}
   18d34:	stmibvs	r5, {r0, r1, r2, r3, r5, r9, sl, lr}^
   18d38:	andvs	pc, ip, r5, asr r8	; <UNPREDICTABLE>
   18d3c:	and	pc, r0, sp, asr #17
   18d40:	blx	270e3e <tcgetattr@plt+0x26cd6e>
   18d44:	strls	r6, [r1], #-1028	; 0xfffffbfc
   18d48:	blx	fe854dd0 <tcgetattr@plt+0xfe850d00>
   18d4c:	pop	{r0, r1, ip, sp, pc}
   18d50:	svclt	0x000083f0
   18d54:	andeq	pc, r3, r6, lsr #26
   18d58:	andeq	r0, r0, r8, asr r3
   18d5c:	andeq	r0, r0, ip, ror #6
   18d60:	mcrne	5, 0, fp, cr4, cr0, {7}
   18d64:	addlt	r4, r3, ip, lsl sp
   18d68:	blle	a69f64 <tcgetattr@plt+0xa65e94>
   18d6c:			; <UNDEFINED> instruction: 0xf2424e1b
   18d70:	ldmdami	fp, {r2, r3, r7, r9, sl, fp, ip, lr}
   18d74:	stmibpl	pc!, {sl, fp, sp}	; <UNPREDICTABLE>
   18d78:			; <UNDEFINED> instruction: 0xf04fbfd8
   18d7c:	stmdapl	r8!, {sl, fp}
   18d80:			; <UNDEFINED> instruction: 0xf04fbfc8
   18d84:	ldrcs	r0, [r8], -r1, lsl #24
   18d88:	svclt	0x00182900
   18d8c:	stceq	0, cr15, [r0], {79}	; 0x4f
   18d90:	stmibvs	sp!, {r0, r2, r3, r4, r5, fp, sp, lr}^
   18d94:	andvc	pc, lr, r5, asr r8	; <UNPREDICTABLE>
   18d98:			; <UNDEFINED> instruction: 0xf1056005
   18d9c:	blx	198dd6 <tcgetattr@plt+0x194d06>
   18da0:			; <UNDEFINED> instruction: 0xf1bc7604
   18da4:	andle	r0, r4, r0, lsl #30
   18da8:			; <UNDEFINED> instruction: 0xf856692d
   18dac:	ldclpl	12, cr7, [sp, #-96]!	; 0xffffffa0
   18db0:	movwls	fp, #4421	; 0x1145
   18db4:	andls	r4, r0, #11534336	; 0xb00000
   18db8:			; <UNDEFINED> instruction: 0x46224631
   18dbc:	blx	c54e46 <tcgetattr@plt+0xc50d76>
   18dc0:	ldcllt	0, cr11, [r0, #12]!
   18dc4:	ldrtmi	r9, [r1], -r1, lsl #6
   18dc8:	strtmi	r9, [fp], -r0, lsl #4
   18dcc:			; <UNDEFINED> instruction: 0xf0204622
   18dd0:	mullt	r3, r3, sp
   18dd4:	svclt	0x0000bdf0
   18dd8:	ldrdeq	pc, [r3], -ip
   18ddc:	andeq	r0, r0, r8, asr r3
   18de0:	andeq	r0, r0, ip, ror #6
   18de4:			; <UNDEFINED> instruction: 0x460cb5f8
   18de8:	stmdami	r1!, {r5, r8, r9, fp, lr}
   18dec:	bmi	869fe0 <tcgetattr@plt+0x865f10>
   18df0:	ldmpl	sp, {r0, r3, r4, fp, ip, lr}
   18df4:	eorvs	r6, r9, r9, lsl #16
   18df8:	svcmi	0x001fb1a9
   18dfc:	ldrpl	pc, [r5], -r4, lsl #10
   18e00:	ldrbtmi	r3, [pc], #-1596	; 18e08 <tcgetattr@plt+0x14d38>
   18e04:	ldrsbcc	pc, [r0], #129	; 0x81	; <UNPREDICTABLE>
   18e08:			; <UNDEFINED> instruction: 0xf104b173
   18e0c:	and	r0, r1, ip
   18e10:	cmplt	fp, fp, lsl r8
   18e14:	bvs	14b3784 <tcgetattr@plt+0x14af6b4>
   18e18:			; <UNDEFINED> instruction: 0xd1f94290
   18e1c:	ldmdavs	r9, {r0, r1, r3, r5, fp, sp, lr}
   18e20:	stmdbcs	r0, {r0, r3, r5, sp, lr}
   18e24:	ldfltp	f5, [r8, #952]!	; 0x3b8
   18e28:	addcs	r6, r0, #4915200	; 0x4b0000
   18e2c:	ldclvs	8, cr6, [fp, #196]	; 0xc4
   18e30:	andeq	pc, r7, r3
   18e34:	ldrdmi	r1, [r2, -fp]
   18e38:	andsmi	r5, r3, #51968	; 0xcb00
   18e3c:			; <UNDEFINED> instruction: 0xf642d0ee
   18e40:	svcvs	0x00621344
   18e44:	ldrtmi	r5, [r9], -r3, ror #17
   18e48:			; <UNDEFINED> instruction: 0xf7ee2000
   18e4c:			; <UNDEFINED> instruction: 0xf642f8a9
   18e50:	andcs	r1, r2, #72, 6	; 0x20000001
   18e54:	rscpl	r2, r2, r6, ror #2
   18e58:			; <UNDEFINED> instruction: 0xf7f34620
   18e5c:	stmdavs	fp!, {r0, r4, r7, fp, ip, sp, lr, pc}
   18e60:	eorvs	r6, r9, r9, lsl r8
   18e64:	bicle	r2, sp, r0, lsl #18
   18e68:	svclt	0x0000e7dd
   18e6c:	andeq	pc, r3, r8, asr ip	; <UNPREDICTABLE>
   18e70:	andeq	r0, r0, ip, ror r5
   18e74:	andeq	r0, r0, r8, ror #6
   18e78:	andeq	r9, r2, r6, lsr r5
   18e7c:	andcs	r6, r1, #128, 16	; 0x800000
   18e80:	mvnmi	pc, #0, 10
   18e84:			; <UNDEFINED> instruction: 0xf7ed6819
   18e88:	svclt	0x0000bc09
   18e8c:	ldrlt	r4, [r0, #-2079]!	; 0xfffff7e1
   18e90:	ldmdbmi	pc, {r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
   18e94:	blmi	7ea07c <tcgetattr@plt+0x7e5fac>
   18e98:	bmi	8050b4 <tcgetattr@plt+0x800fe4>
   18e9c:	ldrbtmi	r5, [fp], #-2113	; 0xfffff7bf
   18ea0:	stmdavs	r9, {r0, sp}
   18ea4:			; <UNDEFINED> instruction: 0xf04f9103
   18ea8:	stmiavs	r1!, {r8}^
   18eac:	ldmpl	sl, {r1, ip, pc}
   18eb0:	teqlt	r1, #17
   18eb4:	bicslt	r6, r3, r3, lsr #17
   18eb8:	bge	b37e0 <tcgetattr@plt+0xaf710>
   18ebc:	stcne	6, cr4, [r1, #-140]!	; 0xffffff74
   18ec0:	strtmi	r6, [r8], -r5, asr #19
   18ec4:			; <UNDEFINED> instruction: 0xffccf00a
   18ec8:	stmiavs	r3!, {r1, r9, fp, ip, pc}
   18ecc:	andeq	pc, r1, #-2147483600	; 0x80000030
   18ed0:	umlalvs	r1, r3, fp, sl
   18ed4:	vstrle	d2, [sl, #-0]
   18ed8:	cmpcc	r8, #72351744	; 0x4500000	; <UNPREDICTABLE>
   18edc:	andseq	pc, r0, r4, lsl #2
   18ee0:	andls	r5, r1, r9, ror #17
   18ee4:			; <UNDEFINED> instruction: 0xf832f023
   18ee8:			; <UNDEFINED> instruction: 0xf0229801
   18eec:	bmi	3189f0 <tcgetattr@plt+0x314920>
   18ef0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   18ef4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18ef8:	subsmi	r9, sl, r3, lsl #22
   18efc:	andlt	sp, r5, r3, lsl #2
   18f00:	adcvs	fp, r1, r0, lsr sp
   18f04:			; <UNDEFINED> instruction: 0xf7eae7f3
   18f08:	svclt	0x0000edda
   18f0c:			; <UNDEFINED> instruction: 0x0003fbb0
   18f10:	andeq	r0, r0, r0, asr #6
   18f14:	andeq	pc, r3, r6, lsr #23
   18f18:	andeq	r0, r0, r8, asr r3
   18f1c:	andeq	pc, r3, r2, asr fp	; <UNPREDICTABLE>
   18f20:	vqrshl.s8	<illegal reg q13.5>, q8, <illegal reg q0.5>
   18f24:	cdpvs	6, 8, cr6, cr13, cr12, {3}
   18f28:	andls	fp, r1, r2, lsl #1
   18f2c:	stmdblt	sl, {r1, r3, r5, r7, r8, fp, ip, lr}
   18f30:	ldcllt	0, cr11, [r0, #-8]!
   18f34:	stmiavs	r0, {r2, r3, r9, sl, lr}^
   18f38:	msrvs	(UNDEF: 108), r5
   18f3c:	svc	0x00aaf7ea
   18f40:	msrvs	SPSR_fs, #268435460	; 0x10000004
   18f44:	cdpvs	14, 10, cr1, cr0, cr1, {0}
   18f48:	stmibpl	r9!, {r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   18f4c:	bne	14af25c <tcgetattr@plt+0x14ab18c>
   18f50:	bcs	2d260 <tcgetattr@plt+0x29190>
   18f54:	vhadd.s8	<illegal reg q6.5>, q8, q14
   18f58:	strmi	r6, [r1], #-108	; 0xffffff94
   18f5c:	pop	{r1, ip, sp, pc}
   18f60:			; <UNDEFINED> instruction: 0xf7ea4070
   18f64:	svclt	0x0000bd17
   18f68:	ldrbmi	lr, [r0, sp, lsr #18]!
   18f6c:	ldrsbls	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   18f70:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, sl, lr}
   18f74:			; <UNDEFINED> instruction: 0xf641d062
   18f78:	vqrshl.s8	<illegal reg q8.5>, q4, <illegal reg q8.5>
   18f7c:	vtst.8	<illegal reg q9.5>, <illegal reg q0.5>, q8
   18f80:			; <UNDEFINED> instruction: 0xf6413e78
   18f84:			; <UNDEFINED> instruction: 0xf04f1cdc
   18f88:	stmdavs	r3, {r0, r9, fp}^
   18f8c:	ldrpl	pc, [ip], r3, lsl #10
   18f90:	ldrdmi	pc, [r8, #131]	; 0x83
   18f94:	andsle	r2, sp, r1, lsl #24
   18f98:	stmiblt	r4, {r2, r3, r4, r6, r8, fp, ip, lr}
   18f9c:			; <UNDEFINED> instruction: 0xf8536836
   18fa0:			; <UNDEFINED> instruction: 0xf8537008
   18fa4:	blne	ffde8fe4 <tcgetattr@plt+0xffde4f14>
   18fa8:	andvs	pc, ip, r3, asr r8	; <UNPREDICTABLE>
   18fac:	adcmi	r4, r7, #52, 8	; 0x34000000
   18fb0:			; <UNDEFINED> instruction: 0xf8d3dd05
   18fb4:	mcrcs	0, 0, r6, cr0, cr4, {7}
   18fb8:			; <UNDEFINED> instruction: 0xf843d11b
   18fbc:	bvs	fe040fd8 <tcgetattr@plt+0xfe03cf08>
   18fc0:	mvnle	r2, r0, lsl #16
   18fc4:			; <UNDEFINED> instruction: 0x46044a1f
   18fc8:			; <UNDEFINED> instruction: 0xf8594620
   18fcc:	andsvs	r2, r3, r2
   18fd0:			; <UNDEFINED> instruction: 0x87f0e8bd
   18fd4:			; <UNDEFINED> instruction: 0x71ccf893
   18fd8:	bicsle	r2, sp, r0, lsl #30
   18fdc:			; <UNDEFINED> instruction: 0xf5034d19
   18fe0:	ldmdami	r9, {r2, r5, r6, r7, r9, sl, ip, sp, lr}
   18fe4:	andpl	pc, r5, r9, asr r8	; <UNPREDICTABLE>
   18fe8:	eorvs	r4, fp, r8, ror r4
   18fec:	andsvs	r6, r6, r8
   18ff0:	ldcmi	0, cr14, [r4], {19}
   18ff4:	ldrpl	pc, [ip, #1283]	; 0x503
   18ff8:	addspl	pc, fp, r3, lsl #10
   18ffc:	streq	pc, [r4, #-261]	; 0xfffffefb
   19000:	andseq	pc, ip, r0, lsl #2
   19004:	andmi	pc, r4, r9, asr r8	; <UNPREDICTABLE>
   19008:	andvs	r6, sp, r3, lsr #32
   1900c:	stcle	0, cr6, [r3, #-64]	; 0xffffffc0
   19010:	addspl	pc, r7, #12582912	; 0xc00000
   19014:	tstlt	sl, r2, lsl r8
   19018:	strtmi	r2, [r0], -r1, lsl #8
   1901c:			; <UNDEFINED> instruction: 0x87f0e8bd
   19020:	addspl	pc, r6, r3, lsl #10
   19024:			; <UNDEFINED> instruction: 0xf0224631
   19028:	stmdavs	r0!, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1902c:			; <UNDEFINED> instruction: 0xf5002401
   19030:			; <UNDEFINED> instruction: 0xf0225096
   19034:			; <UNDEFINED> instruction: 0x4620fe1b
   19038:			; <UNDEFINED> instruction: 0x87f0e8bd
   1903c:	strb	r4, [ip, r4, lsl #12]!
   19040:	ldrdeq	pc, [r3], -r4
   19044:	andeq	r0, r0, r8, ror #6
   19048:	andeq	r0, r4, r4, lsl #17
   1904c:	mvnsmi	lr, sp, lsr #18
   19050:	strpl	pc, [sl, #1281]	; 0x501
   19054:			; <UNDEFINED> instruction: 0x460c4e19
   19058:	ldrbtmi	r6, [lr], #-2090	; 0xfffff7d6
   1905c:			; <UNDEFINED> instruction: 0xf645b9ca
   19060:	stmiapl	r3!, {r2, r4, r5, r6, r8, r9, ip, sp}^
   19064:			; <UNDEFINED> instruction: 0xf645b19b
   19068:	stmiapl	r3!, {r3, r4, r6, r8, r9, ip, sp}^
   1906c:	bmi	547660 <tcgetattr@plt+0x543590>
   19070:			; <UNDEFINED> instruction: 0x43b6f504
   19074:	ldmpl	r1!, {r2, r3, r5, r6, r8, r9, ip, sp}
   19078:	ldrdvs	r6, [sl], -sl
   1907c:			; <UNDEFINED> instruction: 0x4620b13a
   19080:	andeq	pc, r8, #-1073741824	; 0xc0000000
   19084:	ldrhmi	lr, [r0, #141]!	; 0x8d
   19088:			; <UNDEFINED> instruction: 0xf00a1d19
   1908c:	pop	{r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, pc}
   19090:			; <UNDEFINED> instruction: 0xf50181f0
   19094:	stmiavs	r0, {r5, r7, r8, r9, sl, ip, sp, lr}^
   19098:			; <UNDEFINED> instruction: 0xf7ea4639
   1909c:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   190a0:	movwcs	fp, #4060	; 0xfdc
   190a4:	ldclle	0, cr6, [sl, #172]	; 0xac
   190a8:	bne	4b3158 <tcgetattr@plt+0x4af088>
   190ac:	bcs	3115c <tcgetattr@plt+0x2d08c>
   190b0:	ldmdane	r9!, {r0, r2, r4, r6, r7, ip, lr, pc}
   190b4:			; <UNDEFINED> instruction: 0xf7ea4638
   190b8:			; <UNDEFINED> instruction: 0xe7d0ec70
   190bc:	andeq	pc, r3, sl, ror #19
   190c0:	andeq	r0, r0, r8, asr r3
   190c4:	blmi	62b928 <tcgetattr@plt+0x627858>
   190c8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   190cc:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   190d0:	ldmdavs	fp, {r1, r2, r4, r8, sl, fp, lr}
   190d4:			; <UNDEFINED> instruction: 0xf04f9303
   190d8:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
   190dc:	blmi	5477a8 <tcgetattr@plt+0x5436d8>
   190e0:	bmi	521110 <tcgetattr@plt+0x51d040>
   190e4:	andls	sl, r2, r2, lsl #18
   190e8:	ldrbtmi	sl, [sl], #-2049	; 0xfffff7ff
   190ec:	stmiapl	fp!, {r0, r9, ip, pc}^
   190f0:	ldmibvs	fp, {r0, r1, r3, r4, fp, sp, lr}
   190f4:			; <UNDEFINED> instruction: 0x4798681b
   190f8:	blmi	2eb93c <tcgetattr@plt+0x2e786c>
   190fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19100:	blls	f3170 <tcgetattr@plt+0xef0a0>
   19104:	qaddle	r4, sl, sl
   19108:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   1910c:			; <UNDEFINED> instruction: 0xf7ea4604
   19110:	strmi	lr, [r1], -sl, lsr #28
   19114:	tstcc	r1, r0, lsr #12
   19118:			; <UNDEFINED> instruction: 0xf938f7f6
   1911c:			; <UNDEFINED> instruction: 0xf7eae7ec
   19120:	svclt	0x0000ecce
   19124:	andeq	pc, r3, ip, ror r9	; <UNPREDICTABLE>
   19128:	andeq	r0, r0, r0, asr #6
   1912c:	andeq	pc, r3, sl, ror #18
   19130:	andeq	r0, r0, r8, asr r3
   19134:	andeq	r9, r2, r2, ror r2
   19138:	andeq	pc, r3, r8, asr #18
   1913c:	svcmi	0x00f0e92d
   19140:	cfstr32pl	mvfx15, [r5, #692]	; 0x2b4
   19144:	strpl	pc, [r0, #-2271]!	; 0xfffff721
   19148:			; <UNDEFINED> instruction: 0xf8dfb087
   1914c:			; <UNDEFINED> instruction: 0xf50d4520
   19150:	ldrbtmi	r5, [sp], #-901	; 0xfffffc7b
   19154:			; <UNDEFINED> instruction: 0xf8df3314
   19158:			; <UNDEFINED> instruction: 0x46909518
   1915c:	strmi	r5, [sp], -ip, lsr #18
   19160:	ldrvs	pc, [r0, #-2271]	; 0xfffff721
   19164:	stmdavs	r4!, {r0, r3, r4, r5, r6, r7, sl, lr}
   19168:			; <UNDEFINED> instruction: 0xf04f601c
   1916c:	stmdbvs	r3, {sl}
   19170:			; <UNDEFINED> instruction: 0xf8594604
   19174:			; <UNDEFINED> instruction: 0xf04f1006
   19178:	movwls	r3, #22271	; 0x56ff
   1917c:	stmdavs	sl, {r0, r1, r6, r8, fp, sp, lr}
   19180:	cdpvs	3, 8, cr9, cr3, cr6, {0}
   19184:	bcs	3dd98 <tcgetattr@plt+0x39cc8>
   19188:	rscshi	pc, r2, r0, asr #32
   1918c:	svccs	0x0000682f
   19190:	orrhi	pc, fp, r0
   19194:	strbtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   19198:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   1919c:			; <UNDEFINED> instruction: 0xf7ea6810
   191a0:			; <UNDEFINED> instruction: 0xf8dfebe8
   191a4:			; <UNDEFINED> instruction: 0xf85924d8
   191a8:	ldmdavs	r0, {r1, sp}
   191ac:	bl	ff85715c <tcgetattr@plt+0xff85308c>
   191b0:	cdp	7, 12, cr15, cr4, cr10, {7}
   191b4:	svccc	0x00fff1b0
   191b8:			; <UNDEFINED> instruction: 0xf0004682
   191bc:	stmdacs	r0, {r1, r3, r4, r5, r7, pc}
   191c0:	adcshi	pc, lr, r0, asr #32
   191c4:	andcs	r4, r1, r1, lsl #12
   191c8:	ldc2l	7, cr15, [r8, #996]	; 0x3e4
   191cc:	andcs	r4, r2, r1, asr r6
   191d0:	ldc2l	7, cr15, [r4, #996]	; 0x3e4
   191d4:	andcs	r4, r3, r1, asr r6
   191d8:	ldc2l	7, cr15, [r0, #996]	; 0x3e4
   191dc:	andcs	r4, pc, r1, asr r6	; <UNPREDICTABLE>
   191e0:	stc2l	7, cr15, [ip, #996]	; 0x3e4
   191e4:	andscs	r4, r5, r1, asr r6
   191e8:	stc2l	7, cr15, [r8, #996]	; 0x3e4
   191ec:	andscs	r4, r6, r1, asr r6
   191f0:	stc2l	7, cr15, [r4, #996]	; 0x3e4
   191f4:	andcs	r4, sp, r1, asr r6
   191f8:	stc2l	7, cr15, [r0, #996]	; 0x3e4
   191fc:	andscs	r4, r9, r1, asr r6
   19200:	ldc2	7, cr15, [ip, #996]!	; 0x3e4
   19204:	ldrbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   19208:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1920c:	mvnscc	pc, #79	; 0x4f
   19210:	andeq	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   19214:	ldrbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   19218:	andge	pc, r0, r0, asr #17
   1921c:	andne	pc, r1, r9, asr r8	; <UNPREDICTABLE>
   19220:			; <UNDEFINED> instruction: 0xf859600b
   19224:			; <UNDEFINED> instruction: 0xf8daa002
   19228:			; <UNDEFINED> instruction: 0xf7ea0000
   1922c:	strmi	lr, [r3], r0, lsr #26
   19230:	ldcl	7, cr15, [r8, #936]	; 0x3a8
   19234:			; <UNDEFINED> instruction: 0xf1bb9009
   19238:			; <UNDEFINED> instruction: 0xf0400f00
   1923c:			; <UNDEFINED> instruction: 0xf8df820f
   19240:			; <UNDEFINED> instruction: 0xf859244c
   19244:			; <UNDEFINED> instruction: 0xf8dbb002
   19248:			; <UNDEFINED> instruction: 0xf7ea0000
   1924c:	andls	lr, r7, sl, lsr #29
   19250:			; <UNDEFINED> instruction: 0xf0402800
   19254:			; <UNDEFINED> instruction: 0xf8df8203
   19258:			; <UNDEFINED> instruction: 0xf8db1438
   1925c:			; <UNDEFINED> instruction: 0xf8df0000
   19260:			; <UNDEFINED> instruction: 0xf8592434
   19264:			; <UNDEFINED> instruction: 0xf8da1001
   19268:	andvs	r3, r8, r0
   1926c:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   19270:	blls	f12c4 <tcgetattr@plt+0xed1f4>
   19274:			; <UNDEFINED> instruction: 0xf0002b00
   19278:			; <UNDEFINED> instruction: 0xf8df817c
   1927c:			; <UNDEFINED> instruction: 0xf859241c
   19280:	ldmdavs	sl, {r1, ip, sp}
   19284:	bcs	3deac <tcgetattr@plt+0x39ddc>
   19288:	msrhi	SPSR_fsx, r0
   1928c:	cmpcs	ip, r1, asr #4	; <UNPREDICTABLE>
   19290:			; <UNDEFINED> instruction: 0xf7fe5850
   19294:			; <UNDEFINED> instruction: 0xf018ff09
   19298:	ldclne	14, cr15, [r0], #-284	; 0xfffffee4
   1929c:	cmphi	r3, r0	; <UNPREDICTABLE>
   192a0:			; <UNDEFINED> instruction: 0xf7ea2000
   192a4:			; <UNDEFINED> instruction: 0x4630eef2
   192a8:	ldc	7, cr15, [r2], #-936	; 0xfffffc58
   192ac:			; <UNDEFINED> instruction: 0xf7ea4630
   192b0:			; <UNDEFINED> instruction: 0xf8d4eeec
   192b4:			; <UNDEFINED> instruction: 0xf7f9013c
   192b8:	strdcs	pc, [r0], -r1
   192bc:	stc	7, cr15, [r8], #-936	; 0xfffffc58
   192c0:	andcs	r4, r0, r6, lsl #12
   192c4:	cdp	7, 14, cr15, cr0, cr10, {7}
   192c8:			; <UNDEFINED> instruction: 0xf7ea2001
   192cc:	ldrdcs	lr, [r2], -lr	; <UNPREDICTABLE>
   192d0:	cdp	7, 13, cr15, cr10, cr10, {7}
   192d4:	blcs	3fee8 <tcgetattr@plt+0x3be18>
   192d8:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
   192dc:	movwls	r6, #18459	; 0x481b
   192e0:	blcc	15424 <tcgetattr@plt+0x11354>
   192e4:			; <UNDEFINED> instruction: 0xf04f4643
   192e8:	ldrbmi	r0, [r8], r0, lsl #20
   192ec:	strtmi	r4, [r5], -fp, lsr #13
   192f0:	blls	12ab68 <tcgetattr@plt+0x126a98>
   192f4:	vpmax.s8	<illegal reg q7.5>, q5, <illegal reg q1.5>
   192f8:	strble	r0, [fp, #-2001]	; 0xfffff82f
   192fc:	svccc	0x00fff1b8
   19300:	sbcshi	pc, r8, r0, asr #32
   19304:			; <UNDEFINED> instruction: 0xf8594be5
   19308:	ldmdavs	fp, {r0, r1, ip, sp}
   1930c:			; <UNDEFINED> instruction: 0xf0402b00
   19310:	vst4.<illegal width 64>	{d24-d27}, [pc :64], r5
   19314:	strtmi	r7, [r0], -r1, lsl #3
   19318:	stcl	7, cr15, [ip], #936	; 0x3a8
   1931c:			; <UNDEFINED> instruction: 0xf1b84680
   19320:	ble	f5cf28 <tcgetattr@plt+0xf58e58>
   19324:	strtmi	r9, [r2], -r9, lsl #22
   19328:	ldmdavs	r8, {r0, r2, r3, r4, r6, r7, r8, fp, lr}
   1932c:			; <UNDEFINED> instruction: 0xf7ed4479
   19330:			; <UNDEFINED> instruction: 0xf7eafed7
   19334:	ldmibmi	fp, {r3, r4, r6, r8, sl, fp, sp, lr, pc}^
   19338:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   1933c:	cdp2	7, 3, cr15, cr0, cr13, {7}
   19340:	tstle	r1, r3, ror ip
   19344:			; <UNDEFINED> instruction: 0xf50d49d8
   19348:	bmi	ff22e164 <tcgetattr@plt+0xff22a094>
   1934c:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
   19350:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   19354:	subsmi	r6, r1, sl, lsl r8
   19358:	cmnhi	lr, r0, asr #32	; <UNPREDICTABLE>
   1935c:			; <UNDEFINED> instruction: 0xf50d4650
   19360:	andlt	r5, r7, r5, lsl #27
   19364:	svchi	0x00f0e8bd
   19368:			; <UNDEFINED> instruction: 0xf7ea4630
   1936c:	strb	lr, [r9, lr, lsl #29]!
   19370:	orrvc	pc, r1, pc, asr #8
   19374:			; <UNDEFINED> instruction: 0xf7ea4640
   19378:	mcrrne	12, 11, lr, r7, cr14
   1937c:			; <UNDEFINED> instruction: 0xf47f4606
   19380:			; <UNDEFINED> instruction: 0xf7eaaf05
   19384:	stmibmi	r9, {r4, r5, r8, sl, fp, sp, lr, pc}^
   19388:	ldrbtmi	r4, [r9], #-1714	; 0xfffff94e
   1938c:			; <UNDEFINED> instruction: 0xf7ed6800
   19390:	ldrb	pc, [r7, r7, lsl #28]	; <UNPREDICTABLE>
   19394:	teqeq	ip, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
   19398:	movwls	r2, #29441	; 0x7301
   1939c:	bl	fee5734c <tcgetattr@plt+0xfee5327c>
   193a0:	beq	d57d0 <tcgetattr@plt+0xd1700>
   193a4:	svceq	0x0006f1ba
   193a8:	blls	20da3c <tcgetattr@plt+0x20996c>
   193ac:			; <UNDEFINED> instruction: 0xf8d4462c
   193b0:			; <UNDEFINED> instruction: 0x465d013c
   193b4:	blcs	2aec8 <tcgetattr@plt+0x26df8>
   193b8:	sbchi	pc, sl, r0, asr #32
   193bc:	cdp	7, 6, cr15, cr4, cr10, {7}
   193c0:			; <UNDEFINED> instruction: 0xf0401c72
   193c4:			; <UNDEFINED> instruction: 0xf1bb8081
   193c8:			; <UNDEFINED> instruction: 0xf0403fff
   193cc:	blls	2395e4 <tcgetattr@plt+0x235514>
   193d0:	ldmdavs	sl, {r0, sp}
   193d4:	vrhadd.s8	d27, d2, d26
   193d8:	stmiapl	r0!, {r3, r6, r9, ip}
   193dc:	svclt	0x00183800
   193e0:	bmi	fece13ec <tcgetattr@plt+0xfecdd31c>
   193e4:			; <UNDEFINED> instruction: 0xf10dae2e
   193e8:			; <UNDEFINED> instruction: 0xf8590aac
   193ec:			; <UNDEFINED> instruction: 0xf8d88002
   193f0:			; <UNDEFINED> instruction: 0xf004b000
   193f4:	bmi	fec18eb8 <tcgetattr@plt+0xfec14de8>
   193f8:	adcsgt	pc, ip, #14614528	; 0xdf0000
   193fc:			; <UNDEFINED> instruction: 0xf8cb447a
   19400:	ldm	r2, {r3}
   19404:	vst4.8	{d16-d19}, [pc], r3
   19408:			; <UNDEFINED> instruction: 0xf8465280
   1940c:	svcne	0x00b00c0c
   19410:	stcne	8, cr15, [r8], {38}	; 0x26
   19414:			; <UNDEFINED> instruction: 0xf8060c09
   19418:			; <UNDEFINED> instruction: 0xf8591c06
   1941c:	stmdavs	r9, {r2, r3, ip}
   19420:	mulgt	r0, r1, r8
   19424:	svceq	0x002df1bc
   19428:	tstcc	r1, r8, lsl #30
   1942c:	ldc	7, cr15, [sl, #-936]	; 0xfffffc58
   19430:	ldrdcs	pc, [r0], -r8
   19434:			; <UNDEFINED> instruction: 0x43b8f645
   19438:			; <UNDEFINED> instruction: 0xf8862100
   1943c:			; <UNDEFINED> instruction: 0xf8c21ffa
   19440:	stmiapl	r6!, {r4, sp, pc}^
   19444:	ldmdavc	r2!, {r1, r2, r4, r5, r6, r8, ip, sp, pc}
   19448:	bmi	fe7459d8 <tcgetattr@plt+0xfe741908>
   1944c:			; <UNDEFINED> instruction: 0xf8594631
   19450:			; <UNDEFINED> instruction: 0xf7ea0002
   19454:			; <UNDEFINED> instruction: 0xb128ea40
   19458:			; <UNDEFINED> instruction: 0xf7ea4630
   1945c:	stmdacs	r7!, {r2, r7, sl, fp, sp, lr, pc}
   19460:	addshi	pc, pc, r0, asr #4
   19464:	ldcge	15, cr6, [sl], {98}	; 0x62
   19468:	tstcs	r4, #2384	; 0x950
   1946c:			; <UNDEFINED> instruction: 0x46204619
   19470:	ldrbtmi	r9, [lr], #-513	; 0xfffffdff
   19474:	strls	r2, [r0], -r1, lsl #4
   19478:	cdp	7, 2, cr15, cr4, cr10, {7}
   1947c:	ldrdcs	pc, [r0], -r8
   19480:	ldmdavc	fp!, {r2, r4, r6, r7, sp, lr}
   19484:	svclt	0x00042b2d
   19488:	smlsdxcc	r1, fp, r8, r7
   1948c:	svcmi	0x008db913
   19490:	smlsdxcc	r4, pc, r4, r4	; <UNPREDICTABLE>
   19494:	ldrtmi	r4, [r8], -r9, lsr #12
   19498:	bl	757448 <tcgetattr@plt+0x753378>
   1949c:	stmibmi	sl, {r0, r3, r8, r9, fp, ip, pc}
   194a0:	ldmdavs	r8, {r1, r3, r4, r5, r9, sl, lr}
   194a4:			; <UNDEFINED> instruction: 0xf7ed4479
   194a8:	bmi	fe258d1c <tcgetattr@plt+0xfe254c4c>
   194ac:	andpl	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   194b0:	strbt	r6, [pc], -pc, lsr #16
   194b4:			; <UNDEFINED> instruction: 0xf7ea4640
   194b8:	ldrb	lr, [r1, -ip, lsr #22]!
   194bc:	strtmi	r2, [r0], -r2, lsl #2
   194c0:	ldc	7, cr15, [r8], {234}	; 0xea
   194c4:	str	r4, [sl, -r0, lsl #13]!
   194c8:			; <UNDEFINED> instruction: 0xf7ea4630
   194cc:			; <UNDEFINED> instruction: 0xf1bbedde
   194d0:			; <UNDEFINED> instruction: 0xf43f3fff
   194d4:	usub16mi	sl, r8, ip
   194d8:	ldc2	0, cr15, [ip], #32
   194dc:			; <UNDEFINED> instruction: 0xf7fe4658
   194e0:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   194e4:	adchi	pc, r4, r0, asr #32
   194e8:	ldmdavs	r9, {r3, r8, r9, fp, ip, pc}
   194ec:			; <UNDEFINED> instruction: 0xf0002900
   194f0:			; <UNDEFINED> instruction: 0xf50180ad
   194f4:			; <UNDEFINED> instruction: 0x31105197
   194f8:	cmnlt	fp, r3, lsl #22
   194fc:	vqdmulh.s<illegal width 8>	d25, d1, d4
   19500:	b	d9d28 <tcgetattr@plt+0xd5c58>
   19504:			; <UNDEFINED> instruction: 0xf5ba0a02
   19508:	andle	r5, r7, r0, lsl #31
   1950c:	stmdavs	sl, {r3, r6, r7, fp, sp, lr}
   19510:	andeq	pc, r8, r0, lsr #32
   19514:	vld4.<illegal width 64>	{d6-d9}, [r2], r8
   19518:	andvs	r7, sl, r0, lsl #5
   1951c:			; <UNDEFINED> instruction: 0xf7fe4658
   19520:	bmi	1b188bc <tcgetattr@plt+0x1b147ec>
   19524:	vqdmulh.s<illegal width 8>	d25, d5, d5
   19528:			; <UNDEFINED> instruction: 0x46584114
   1952c:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   19530:	blls	1b9684 <tcgetattr@plt+0x1b55b4>
   19534:			; <UNDEFINED> instruction: 0xf7ea8013
   19538:	ldrbmi	lr, [r8], -ip, asr #22
   1953c:	mrscs	r2, R12_usr
   19540:	ldcl	7, cr15, [r0], #-936	; 0xfffffc58
   19544:			; <UNDEFINED> instruction: 0xf8d4e743
   19548:			; <UNDEFINED> instruction: 0xf7f9013c
   1954c:	ldrt	pc, [r8], r7, lsr #25	; <UNPREDICTABLE>
   19550:	mrscs	r2, R12_usr
   19554:	stcl	7, cr15, [r6], #-936	; 0xfffffc58
   19558:	cmnle	r0, r0, lsl #16
   1955c:	teqeq	ip, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   19560:	tstcs	r5, #44, 14	; 0xb00000
   19564:	ldrt	r9, [fp], r4, lsl #6
   19568:	rscscc	pc, pc, pc, asr #32
   1956c:	ldc2	7, cr15, [ip, #1016]	; 0x3f8
   19570:			; <UNDEFINED> instruction: 0xf645e693
   19574:			; <UNDEFINED> instruction: 0xf8544ab4
   19578:	stmdacs	r0, {r1, r3}
   1957c:	mrcge	4, 3, APSR_nzcv, cr13, cr15, {1}
   19580:	bcs	37590 <tcgetattr@plt+0x334c0>
   19584:	mrcge	4, 3, APSR_nzcv, cr9, cr15, {1}
   19588:	b	ff557538 <tcgetattr@plt+0xff553468>
   1958c:			; <UNDEFINED> instruction: 0xf43f2800
   19590:	blls	284f68 <tcgetattr@plt+0x280e98>
   19594:			; <UNDEFINED> instruction: 0xf854494f
   19598:	ldmdavs	r8, {r1, r3, sp}
   1959c:			; <UNDEFINED> instruction: 0xf7ed4479
   195a0:			; <UNDEFINED> instruction: 0xf10dfd9f
   195a4:	bmi	131bf9c <tcgetattr@plt+0x1317ecc>
   195a8:	strls	r2, [r1], -lr, lsr #6
   195ac:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   195b0:	andls	r4, r0, #80, 12	; 0x5000000
   195b4:			; <UNDEFINED> instruction: 0xf7ea2201
   195b8:			; <UNDEFINED> instruction: 0xf645ed86
   195bc:	stmiapl	r0!, {r3, r4, r5, r7, r8, r9, lr}^
   195c0:	bl	ff457570 <tcgetattr@plt+0xff4534a0>
   195c4:	ldrdcc	pc, [r0], -r8
   195c8:			; <UNDEFINED> instruction: 0xf8d3217c
   195cc:			; <UNDEFINED> instruction: 0xf8c3b008
   195d0:	strmi	sl, [r6], -r4
   195d4:			; <UNDEFINED> instruction: 0xf7ea4658
   195d8:	stmdacs	r0, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
   195dc:	svcge	0x0042f43f
   195e0:	beq	959e8 <tcgetattr@plt+0x91918>
   195e4:			; <UNDEFINED> instruction: 0x4650217c
   195e8:	b	ff0d7598 <tcgetattr@plt+0xff0d34c8>
   195ec:	stmdacs	r0, {r0, r1, ip, pc}
   195f0:	svcge	0x0038f43f
   195f4:	rscslt	r4, r6, #88, 12	; 0x5800000
   195f8:	bl	fed575a8 <tcgetattr@plt+0xfed534d8>
   195fc:	bl	fe87fa10 <tcgetattr@plt+0xfe87b940>
   19600:	bne	ffcda230 <tcgetattr@plt+0xffcd6160>
   19604:			; <UNDEFINED> instruction: 0xf5b04418
   19608:			; <UNDEFINED> instruction: 0xf4bf6f80
   1960c:	strmi	sl, [r8], -fp, lsr #30
   19610:	bl	fea575c0 <tcgetattr@plt+0xfea534f0>
   19614:	mcrrne	9, 0, r9, r2, cr3	; <UNPREDICTABLE>
   19618:	andeq	lr, r6, sl, lsl #22
   1961c:	ldmib	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19620:			; <UNDEFINED> instruction: 0x43b8f645
   19624:	ldrtmi	r5, [r2], -r1, ror #17
   19628:			; <UNDEFINED> instruction: 0xf7ea4650
   1962c:			; <UNDEFINED> instruction: 0xe719e9b6
   19630:	stmdbmi	sl!, {r0, r3, r8, r9, fp, ip, pc}
   19634:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   19638:	ldc2	7, cr15, [r2], #948	; 0x3b4
   1963c:	blls	293394 <tcgetattr@plt+0x28f2c4>
   19640:	ldmdavs	r8, {r0, r1, r2, r5, r8, fp, lr}
   19644:			; <UNDEFINED> instruction: 0xf7ed4479
   19648:	str	pc, [r7, fp, lsr #25]
   1964c:	ldrtmi	sl, [r0], -fp, lsl #28
   19650:	blx	ffed7652 <tcgetattr@plt+0xffed3582>
   19654:	smlaldx	r4, pc, r1, r6	; <UNPREDICTABLE>
   19658:	b	c57608 <tcgetattr@plt+0xc53538>
   1965c:	stmdbmi	r1!, {r0, r3, r8, r9, fp, ip, pc}
   19660:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   19664:	ldc2	7, cr15, [ip, #-948]!	; 0xfffffc4c
   19668:	strdeq	pc, [r3], -r2
   1966c:	andeq	r0, r0, r0, asr #6
   19670:	andeq	pc, r3, r0, ror #17
   19674:	andeq	r0, r0, r8, lsr #9
   19678:			; <UNDEFINED> instruction: 0x000004b4
   1967c:			; <UNDEFINED> instruction: 0x000003bc
   19680:	andeq	r0, r0, ip, ror r5
   19684:	andeq	r0, r0, r0, lsl r5
   19688:	andeq	r0, r0, r8, lsl #6
   1968c:	andeq	r0, r0, r4, asr r5
   19690:	andeq	r0, r0, r0, lsl #11
   19694:	ldrdeq	r0, [r0], -r8
   19698:	andeq	r0, r0, r8, ror #6
   1969c:	muleq	r0, r0, r4
   196a0:	andeq	r9, r2, r4, rrx
   196a4:	andeq	r7, r2, ip, lsl #19
   196a8:	strdeq	pc, [r3], -r6
   196ac:	ldrdeq	r8, [r2], -lr
   196b0:	andeq	r0, r0, r8, asr #6
   196b4:	ldrdeq	r8, [r2], -r0
   196b8:	muleq	r0, r8, r3
   196bc:			; <UNDEFINED> instruction: 0x000004b0
   196c0:	andeq	r8, r2, sl, ror #30
   196c4:	ldrdeq	r0, [r4], -ip
   196c8:	andeq	r8, r2, r4, asr #30
   196cc:	muleq	r0, ip, r3
   196d0:	ldrdeq	r0, [r0], -r8
   196d4:	andeq	r8, r2, r0, ror #27
   196d8:	andeq	r8, r2, r6, lsr #28
   196dc:	andeq	r8, r2, lr, lsl #27
   196e0:	andeq	r8, r2, ip, asr sp
   196e4:	andeq	r8, r2, lr, lsl #26
   196e8:	ldrbtlt	r4, [r0], #-2909	; 0xfffff4a3
   196ec:	stmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   196f0:	stmdavs	lr, {r0, r1, r3, r4, r6, r7, fp, sp, lr}^
   196f4:	blmi	16ea16c <tcgetattr@plt+0x16e609c>
   196f8:	ldrbtmi	r6, [fp], #-2189	; 0xfffff773
   196fc:	stmdavs	r4, {r3, r8, r9, sl, fp, ip, sp, pc}
   19700:	andsvs	r6, r4, fp, lsl r9
   19704:	blmi	162a184 <tcgetattr@plt+0x16260b4>
   19708:	ldrbtmi	r6, [fp], #-2252	; 0xfffff734
   1970c:	stmdavs	r6, {r3, r8, r9, sl, fp, ip, sp, pc}^
   19710:	subsvs	r6, r6, fp, asr r9
   19714:	blmi	156a190 <tcgetattr@plt+0x15660c0>
   19718:	svclt	0x0008447b
   1971c:	ldmibvs	fp, {r0, r2, r7, fp, sp, lr}
   19720:	addsmi	r6, ip, #149	; 0x95
   19724:	stmdbvs	sp, {r1, r4, r6, r8, r9, fp, lr}
   19728:	svclt	0x0008447b
   1972c:	ldmibvs	fp, {r2, r6, r7, fp, sp, lr}^
   19730:	addsmi	r6, sp, #212	; 0xd4
   19734:	stmdbvs	ip, {r0, r1, r2, r3, r6, r8, r9, fp, lr}^
   19738:	svclt	0x0008447b
   1973c:	bvs	6f3b58 <tcgetattr@plt+0x6efa88>
   19740:	addsmi	r6, ip, #1073741829	; 0x40000005
   19744:	stmibvs	sp, {r2, r3, r6, r8, r9, fp, lr}
   19748:	svclt	0x0008447b
   1974c:	bvs	16f3c64 <tcgetattr@plt+0x16efb94>
   19750:	addsmi	r6, sp, #84, 2
   19754:	stmibvs	ip, {r0, r3, r6, r8, r9, fp, lr}^
   19758:	svclt	0x0008447b
   1975c:	bvs	fe6f3d78 <tcgetattr@plt+0xfe6efca8>
   19760:	addsmi	r6, ip, #1073741861	; 0x40000025
   19764:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
   19768:	stmibvs	r4, {r3, r8, r9, sl, fp, ip, sp, pc}^
   1976c:	bvs	ff6f3fa8 <tcgetattr@plt+0xff6efed8>
   19770:	addsmi	r6, sp, #212, 2	; 0x35
   19774:	bvs	132c488 <tcgetattr@plt+0x13283b8>
   19778:	svclt	0x0008447b
   1977c:	blvs	6f3f98 <tcgetattr@plt+0x6efec8>
   19780:	addsmi	r6, ip, #1342177281	; 0x50000001
   19784:	bvs	fe36c48c <tcgetattr@plt+0xfe3683bc>
   19788:	svclt	0x0008447b
   1978c:	blvs	16f40a4 <tcgetattr@plt+0x16effd4>
   19790:	addsmi	r6, sp, #84, 4	; 0x40000005
   19794:	bvs	ff32c490 <tcgetattr@plt+0xff3283c0>
   19798:	svclt	0x0008447b
   1979c:	blvs	fe6f41b8 <tcgetattr@plt+0xfe6f00e8>
   197a0:	addsmi	r6, ip, #1342177289	; 0x50000009
   197a4:	blvs	36c494 <tcgetattr@plt+0x3683c4>
   197a8:	svclt	0x0008447b
   197ac:	blvs	ff6f42c4 <tcgetattr@plt+0xff6f01f4>
   197b0:	addsmi	r6, sp, #212, 4	; 0x4000000d
   197b4:	blvs	132c498 <tcgetattr@plt+0x13283c8>
   197b8:	svclt	0x0008447b
   197bc:			; <UNDEFINED> instruction: 0x6c1b6b05
   197c0:	addsmi	r6, ip, #1409286144	; 0x54000000
   197c4:	blvs	fe36c49c <tcgetattr@plt+0xfe3683cc>
   197c8:	svclt	0x0008447b
   197cc:	mrrcvs	11, 4, r6, fp, cr4
   197d0:	addsmi	r6, sp, #84, 6	; 0x50000001
   197d4:	blvs	ff32c4a0 <tcgetattr@plt+0xff3283d0>
   197d8:	svclt	0x0008447b
   197dc:	fldmiaxvs	fp, {d6-d71}	;@ Deprecated
   197e0:	addsmi	r6, ip, #1409286146	; 0x54000002
   197e4:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
   197e8:	blvs	ff149410 <tcgetattr@plt+0xff145340>
   197ec:	ldclvs	12, cr6, [fp], {13}
   197f0:	addsmi	r6, sp, #212, 6	; 0x50000003
   197f4:	mcrrvs	11, 2, r4, ip, cr11
   197f8:	svclt	0x0008447b
   197fc:	ldcvs	12, cr6, [fp, #-20]	; 0xffffffec
   19800:	addsmi	r6, ip, #352321536	; 0x15000000
   19804:	vstmiavs	sp, {d4-d23}
   19808:	svclt	0x0008447b
   1980c:	ldclvs	12, cr6, [fp, #-272]	; 0xfffffef0
   19810:	addsmi	r6, sp, #84, 8	; 0x54000000
   19814:	fstmiaxvs	ip, {d20-d37}	;@ Deprecated
   19818:	svclt	0x0008447b
   1981c:	ldcvs	12, cr6, [fp, #532]	; 0x214
   19820:	addsmi	r6, ip, #-1795162112	; 0x95000000
   19824:	vstrvs	d4, [sp, #-136]	; 0xffffff78
   19828:	svclt	0x0008447b
   1982c:	ldclvs	12, cr6, [fp, #784]	; 0x310
   19830:	addsmi	r6, sp, #212, 8	; 0xd4000000
   19834:	vstrvs	d20, [ip, #-124]	; 0xffffff84
   19838:	svclt	0x0008447b
   1983c:	stcvs	13, cr6, [r9, #20]
   19840:	ldrvs	r6, [r5, #-3611]	; 0xfffff1e5
   19844:	blmi	72a2bc <tcgetattr@plt+0x7261ec>
   19848:	svclt	0x0008447b
   1984c:	cdpvs	13, 5, cr6, cr11, cr4, {2}
   19850:	addsmi	r6, r9, #84, 10	; 0x15000000
   19854:	svclt	0x0008bc70
   19858:	ldrvs	r6, [r1, #3457]	; 0xd81
   1985c:	svclt	0x00004770
   19860:	andeq	r0, r4, r0, lsl #3
   19864:	andeq	r0, r4, r2, ror r1
   19868:	andeq	r0, r4, r2, ror #2
   1986c:	andeq	r0, r4, r4, asr r1
   19870:	andeq	r0, r4, r4, asr #2
   19874:	andeq	r0, r4, r4, lsr r1
   19878:	andeq	r0, r4, r4, lsr #2
   1987c:	andeq	r0, r4, r4, lsl r1
   19880:	andeq	r0, r4, r6, lsl #2
   19884:	strdeq	r0, [r4], -r4
   19888:	andeq	r0, r4, r4, ror #1
   1988c:	ldrdeq	r0, [r4], -r4
   19890:	andeq	r0, r4, r4, asr #1
   19894:	strheq	r0, [r4], -r4
   19898:	andeq	r0, r4, r4, lsr #1
   1989c:	muleq	r4, r4, r0
   198a0:	andeq	r0, r4, r6, lsl #1
   198a4:	andeq	r0, r4, r4, ror r0
   198a8:	andeq	r0, r4, r4, rrx
   198ac:	andeq	r0, r4, r4, asr r0
   198b0:	andeq	r0, r4, r4, asr #32
   198b4:	andeq	r0, r4, r4, lsr r0
   198b8:	andeq	r0, r4, r4, lsr #32
   198bc:			; <UNDEFINED> instruction: 0xf381fab1
   198c0:	mvnsmi	lr, sp, lsr #18
   198c4:			; <UNDEFINED> instruction: 0x4e33095b
   198c8:	svclt	0x00142800
   198cc:			; <UNDEFINED> instruction: 0xf04f4698
   198d0:	ldrbtmi	r0, [lr], #-2049	; 0xfffff7ff
   198d4:	svceq	0x0000f1b8
   198d8:			; <UNDEFINED> instruction: 0x4605d155
   198dc:	ldrmi	r4, [r7], -lr, lsr #16
   198e0:	eorcs	r4, r5, #12, 12	; 0xc00000
   198e4:	ldmdapl	r3!, {r0, r3, r5, r9, sl, lr}
   198e8:			; <UNDEFINED> instruction: 0xf7ef6818
   198ec:	cdpne	13, 7, cr15, cr10, cr13, {3}
   198f0:	strtmi	r4, [r0], -r1, lsl #12
   198f4:	b	fedd78a4 <tcgetattr@plt+0xfedd37d4>
   198f8:			; <UNDEFINED> instruction: 0xf64219e2
   198fc:			; <UNDEFINED> instruction: 0xf8021338
   19900:	stmiapl	r8!, {r0, sl, fp, pc}^
   19904:			; <UNDEFINED> instruction: 0xf01eb108
   19908:			; <UNDEFINED> instruction: 0x4620fd57
   1990c:	stc2l	0, cr15, [r2, #-120]	; 0xffffff88
   19910:	orrlt	r2, r8, #0, 2
   19914:			; <UNDEFINED> instruction: 0xf01e4620
   19918:			; <UNDEFINED> instruction: 0xf642fcfd
   1991c:	rscpl	r1, r8, r8, lsr r3
   19920:	blmi	7c67a8 <tcgetattr@plt+0x7c26d8>
   19924:	bvs	8efcfc <tcgetattr@plt+0x8ebc2c>
   19928:	blmi	787f5c <tcgetattr@plt+0x783e8c>
   1992c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   19930:	vst4.32	{d27,d29,d31,d33}, [pc], fp
   19934:			; <UNDEFINED> instruction: 0x4620717a
   19938:			; <UNDEFINED> instruction: 0xf103fb01
   1993c:	blx	1d59ce <tcgetattr@plt+0x1d18fe>
   19940:			; <UNDEFINED> instruction: 0xf0224620
   19944:	movwcs	pc, #2451	; 0x993	; <UNPREDICTABLE>
   19948:	pop	{r3, r4, r9, sl, lr}
   1994c:	movwcs	r8, #496	; 0x1f0
   19950:	pop	{r3, r4, r9, sl, lr}
   19954:	blmi	4fa11c <tcgetattr@plt+0x4f604c>
   19958:	msrvs	(UNDEF: 103), r6
   1995c:	msrvs	(UNDEF: 102), r6
   19960:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   19964:	blx	fe06657e <tcgetattr@plt+0xfe0624ae>
   19968:	ldrbne	r2, [fp, r3, lsl #2]
   1996c:	cmneq	r1, #216064	; 0x34c00
   19970:			; <UNDEFINED> instruction: 0x4618d1df
   19974:	ldrhhi	lr, [r0, #141]!	; 0x8d
   19978:	strtmi	r4, [r0], -fp, lsl #18
   1997c:			; <UNDEFINED> instruction: 0xf7f64479
   19980:	strmi	pc, [r1], -r7, asr #16
   19984:			; <UNDEFINED> instruction: 0xf04fe7c6
   19988:			; <UNDEFINED> instruction: 0xe7e133ff
   1998c:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
   19990:	svclt	0x0000e7de
   19994:	andeq	pc, r3, r2, ror r1	; <UNPREDICTABLE>
   19998:	andeq	r0, r0, r8, asr #8
   1999c:	andeq	r0, r0, r8, asr r4
   199a0:	andeq	r0, r0, r8, lsr r3
   199a4:	strdeq	r0, [r0], -ip
   199a8:	andeq	r7, r2, r8, ror r7
   199ac:			; <UNDEFINED> instruction: 0x4604b570
   199b0:	teqeq	ip, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
   199b4:	blle	7239bc <tcgetattr@plt+0x71f8ec>
   199b8:	bicslt	r6, sp, r5, ror #16
   199bc:	bl	195796c <tcgetattr@plt+0x195389c>
   199c0:	movtvs	pc, #17989	; 0x4645	; <UNPREDICTABLE>
   199c4:			; <UNDEFINED> instruction: 0xf04f2200
   199c8:			; <UNDEFINED> instruction: 0xf10435ff
   199cc:			; <UNDEFINED> instruction: 0xf8c40078
   199d0:	strbtpl	r5, [r2], #316	; 0x13c
   199d4:			; <UNDEFINED> instruction: 0xf974f022
   199d8:	adceq	pc, r8, r4, lsl #2
   199dc:			; <UNDEFINED> instruction: 0xf970f022
   199e0:	rscmi	pc, r8, r4, lsl #10
   199e4:			; <UNDEFINED> instruction: 0xf0223058
   199e8:			; <UNDEFINED> instruction: 0xf8c4f96b
   199ec:			; <UNDEFINED> instruction: 0xf8c450b4
   199f0:	ldcllt	0, cr5, [r0, #-528]!	; 0xfffffdf0
   199f4:	ldrtmi	pc, [ip], r4, lsl #10	; <UNPREDICTABLE>
   199f8:	bicsvc	pc, fp, pc, asr #8
   199fc:	ldrtmi	r3, [r0], -r4, asr #12
   19a00:	bl	4d79b0 <tcgetattr@plt+0x4d38e0>
   19a04:	strtmi	r4, [r9], -sl, lsr #12
   19a08:			; <UNDEFINED> instruction: 0xf7ea4630
   19a0c:			; <UNDEFINED> instruction: 0xf8d4e9da
   19a10:			; <UNDEFINED> instruction: 0xe7d3013c
   19a14:	svcmi	0x00f0e92d
   19a18:	bmi	1b6b274 <tcgetattr@plt+0x1b671a4>
   19a1c:	blmi	1b6b2a0 <tcgetattr@plt+0x1b671d0>
   19a20:	ldrbtmi	fp, [sl], #-155	; 0xffffff65
   19a24:			; <UNDEFINED> instruction: 0xf8df6806
   19a28:	ldmpl	r3, {r4, r5, r7, r8, sp, pc}^
   19a2c:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
   19a30:			; <UNDEFINED> instruction: 0xf04f9319
   19a34:	cdpcs	3, 0, cr0, cr0, cr0, {0}
   19a38:	addhi	pc, r2, r0
   19a3c:	stmdbmi	r7!, {r0, r3, r7, r9, sl, lr}^
   19a40:	ldrtmi	r4, [r0], -r0, lsl #13
   19a44:			; <UNDEFINED> instruction: 0xf7e94479
   19a48:	strmi	lr, [r4], -r6, asr #30
   19a4c:	rsbsle	r2, sl, r0, lsl #16
   19a50:	blcs	bf7b24 <tcgetattr@plt+0xbf3a54>
   19a54:	bge	cdb30 <tcgetattr@plt+0xc9a60>
   19a58:	andcs	r4, r3, r1, lsr r6
   19a5c:	ldmda	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19a60:	stmdblt	r8!, {r0, r1, r7, r9, sl, lr}
   19a64:			; <UNDEFINED> instruction: 0xf4039b06
   19a68:			; <UNDEFINED> instruction: 0xf5b34370
   19a6c:	rsbsle	r5, r0, r0, lsl #30
   19a70:	ldrtmi	r2, [r8], -r0, lsl #12
   19a74:			; <UNDEFINED> instruction: 0xf008602e
   19a78:	mcrrne	9, 14, pc, r3, cr15	; <UNPREDICTABLE>
   19a7c:			; <UNDEFINED> instruction: 0xf0004604
   19a80:	bge	79ca8 <tcgetattr@plt+0x75bd8>
   19a84:	msrmi	R8_usr, r5
   19a88:	movwls	r2, #4865	; 0x1301
   19a8c:	stmia	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19a90:			; <UNDEFINED> instruction: 0xf0402800
   19a94:	vst4.32	{d24-d27}, [pc], r4
   19a98:	mrscs	r6, R12_usr
   19a9c:			; <UNDEFINED> instruction: 0xf7ea4620
   19aa0:	stmdavs	fp!, {r1, r6, r7, r8, fp, sp, lr, pc}
   19aa4:	ldmdble	r7, {r0, r8, r9, fp, sp}
   19aa8:	blmi	12ac3e4 <tcgetattr@plt+0x12a8314>
   19aac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19ab0:	blls	673b20 <tcgetattr@plt+0x66fa50>
   19ab4:			; <UNDEFINED> instruction: 0xf040405a
   19ab8:	strtmi	r8, [r0], -r8, lsl #1
   19abc:	pop	{r0, r1, r3, r4, ip, sp, pc}
   19ac0:	ldmdavc	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   19ac4:	bicle	r3, r6, pc, lsr #16
   19ac8:	ldrtmi	r4, [r2], -r6, asr #18
   19acc:	ldrbtcc	pc, [pc], #79	; 19ad4 <tcgetattr@plt+0x15a04>	; <UNPREDICTABLE>
   19ad0:			; <UNDEFINED> instruction: 0xf7ed4479
   19ad4:	strb	pc, [r7, r5, ror #20]!	; <UNPREDICTABLE>
   19ad8:	strtmi	r2, [r0], -r2, lsl #2
   19adc:	svc	0x003cf7e9
   19ae0:	blcs	33b94 <tcgetattr@plt+0x2fac4>
   19ae4:	blmi	104e26c <tcgetattr@plt+0x104a19c>
   19ae8:	ldmdavs	r8!, {r0, r2, r9, sp}
   19aec:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   19af0:			; <UNDEFINED> instruction: 0xf7ea6819
   19af4:			; <UNDEFINED> instruction: 0xb128e966
   19af8:			; <UNDEFINED> instruction: 0xf85a4b3c
   19afc:	ldmdavs	fp, {r0, r1, ip, sp}
   19b00:	eorsle	r2, r9, r0, lsl #22
   19b04:	ldmdavs	r8!, {r1, r3, r4, r5, r8, r9, fp, lr}
   19b08:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   19b0c:			; <UNDEFINED> instruction: 0xf1b96819
   19b10:	tstle	r1, r0, lsl #30
   19b14:	tsteq	r2, r1, lsr #32	; <UNPREDICTABLE>
   19b18:	b	fe1d7ac8 <tcgetattr@plt+0xfe1d39f8>
   19b1c:	sbcle	r2, r3, r0, lsl #16
   19b20:			; <UNDEFINED> instruction: 0xf85a4b32
   19b24:	ldmdavs	fp, {r0, r1, ip, sp}
   19b28:			; <UNDEFINED> instruction: 0xd1bd2b00
   19b2c:	ldmdb	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19b30:	ldrbtmi	r4, [r9], #-2352	; 0xfffff6d0
   19b34:			; <UNDEFINED> instruction: 0xf7ed6800
   19b38:			; <UNDEFINED> instruction: 0x4620fa33
   19b3c:	b	fe957aec <tcgetattr@plt+0xfe953a1c>
   19b40:	ldrbtcc	pc, [pc], #79	; 19b48 <tcgetattr@plt+0x15a78>	; <UNPREDICTABLE>
   19b44:	blmi	b53a0c <tcgetattr@plt+0xb4f93c>
   19b48:	eorvs	r2, sl, r3, lsl #4
   19b4c:	eorsvs	r4, fp, fp, ror r4
   19b50:	smlatbcs	r6, sl, r7, lr
   19b54:			; <UNDEFINED> instruction: 0xf7ea4630
   19b58:	mcrrne	9, 11, lr, r2, cr12	; <UNPREDICTABLE>
   19b5c:	eorle	r4, fp, r4, lsl #12
   19b60:	ldrdne	pc, [r4], -r8
   19b64:			; <UNDEFINED> instruction: 0xf7fe4630
   19b68:	cdpne	14, 0, cr15, cr4, cr5, {0}
   19b6c:	movwcs	sp, #7144	; 0x1be8
   19b70:	ldrdvs	r4, [fp], -r9	; <UNPREDICTABLE>
   19b74:			; <UNDEFINED> instruction: 0xe78e603e
   19b78:	ldmdb	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19b7c:	ldrbtmi	r4, [r9], #-2335	; 0xfffff6e1
   19b80:			; <UNDEFINED> instruction: 0xf7ed6800
   19b84:	strtmi	pc, [r0], -sp, lsl #20
   19b88:	b	1fd7b38 <tcgetattr@plt+0x1fd3a68>
   19b8c:	ldrbtcc	pc, [pc], #79	; 19b94 <tcgetattr@plt+0x15ac4>	; <UNPREDICTABLE>
   19b90:	ldmdbmi	fp, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
   19b94:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   19b98:	blx	d7b54 <tcgetattr@plt+0xd3a84>
   19b9c:			; <UNDEFINED> instruction: 0xf7eae784
   19ba0:	ldmdbmi	r8, {r1, r5, r8, fp, sp, lr, pc}
   19ba4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   19ba8:			; <UNDEFINED> instruction: 0xf9faf7ed
   19bac:			; <UNDEFINED> instruction: 0xf7ea4620
   19bb0:			; <UNDEFINED> instruction: 0xf04fea6c
   19bb4:			; <UNDEFINED> instruction: 0xe77734ff
   19bb8:	ldmdb	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19bbc:			; <UNDEFINED> instruction: 0x46324912
   19bc0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   19bc4:			; <UNDEFINED> instruction: 0xf9ecf7ed
   19bc8:			; <UNDEFINED> instruction: 0xf7e9e76e
   19bcc:	svclt	0x0000ef78
   19bd0:	andeq	pc, r3, r2, lsr #32
   19bd4:	andeq	r0, r0, r0, asr #6
   19bd8:	andeq	pc, r3, r8, lsl r0	; <UNPREDICTABLE>
   19bdc:			; <UNDEFINED> instruction: 0x000289b8
   19be0:	muleq	r3, r8, pc	; <UNPREDICTABLE>
   19be4:	andeq	r8, r2, ip, lsr r9
   19be8:	andeq	r0, r0, r4, asr r5
   19bec:	andeq	r0, r0, r0, lsl #11
   19bf0:	andeq	r0, r0, r4, ror #10
   19bf4:	andeq	r8, r2, lr, lsr r9
   19bf8:			; <UNDEFINED> instruction: 0x000288b8
   19bfc:	andeq	r8, r2, r6, ror #17
   19c00:	andeq	r8, r2, lr, lsr #17
   19c04:			; <UNDEFINED> instruction: 0x000288b0
   19c08:	andeq	r8, r2, r4, ror #16
   19c0c:	blmi	1aac5b8 <tcgetattr@plt+0x1aa84e8>
   19c10:	stmdbmi	sl!, {r1, r3, r4, r5, r6, sl, lr}^
   19c14:	ldrbmi	lr, [r0, sp, lsr #18]!
   19c18:	ldrtcc	pc, [r4], r5, asr #12	; <UNPREDICTABLE>
   19c1c:	ldrdlt	r5, [r4], r3
   19c20:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   19c24:	ldmdavs	fp, {r7, r8, fp, ip, lr}
   19c28:			; <UNDEFINED> instruction: 0xf04f9303
   19c2c:			; <UNDEFINED> instruction: 0xf7e90300
   19c30:			; <UNDEFINED> instruction: 0xf8dfee52
   19c34:	strtmi	r8, [r6], #-396	; 0xfffffe74
   19c38:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, lr}
   19c3c:	blmi	188e174 <tcgetattr@plt+0x188a0a4>
   19c40:	rsbvs	r2, r2, r2, lsl #4
   19c44:	movwls	r4, #9339	; 0x247b
   19c48:	rscmi	pc, r9, r4, lsl #10
   19c4c:			; <UNDEFINED> instruction: 0xf0223050
   19c50:	stmdbls	r2, {r0, r1, r2, r4, r5, fp, ip, sp, lr, pc}
   19c54:	adcsmi	pc, ip, r4, lsl #10
   19c58:	stmdavc	fp, {r2, r6, ip, sp}
   19c5c:	eorsle	r2, r7, r0, lsl #22
   19c60:	rscscs	pc, pc, #64, 4
   19c64:	ldm	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19c68:	rsbseq	pc, r8, r4, lsl #2
   19c6c:	teqpl	ip, r4, asr #17	; <UNPREDICTABLE>
   19c70:	addpl	pc, r4, r4, asr #17
   19c74:	adcspl	pc, r4, r4, asr #17
   19c78:			; <UNDEFINED> instruction: 0xfff8f021
   19c7c:	adceq	pc, r8, r4, lsl #2
   19c80:			; <UNDEFINED> instruction: 0xfff4f021
   19c84:	ldrbtmi	r4, [fp], #-2896	; 0xfffff4b0
   19c88:	blcs	33cfc <tcgetattr@plt+0x2fc2c>
   19c8c:	stmdavs	r2!, {r0, r4, r5, r8, ip, lr, pc}^
   19c90:	asrscc	pc, r5, #12	; <UNPREDICTABLE>
   19c94:	strcc	pc, [ip, #1605]!	; 0x645
   19c98:	bcs	a28a0 <tcgetattr@plt+0x9e7d0>
   19c9c:	cmnpl	r3, r3, rrx
   19ca0:	bcs	4de8c <tcgetattr@plt+0x49dbc>
   19ca4:			; <UNDEFINED> instruction: 0xf645d06e
   19ca8:	stmiapl	r3!, {r6, r7, r8, r9, lr}^
   19cac:	rsble	r2, r0, r0, lsl #22
   19cb0:	cmncs	r6, r0, lsr #12
   19cb4:			; <UNDEFINED> instruction: 0xf964f7f2
   19cb8:	bmi	1135a40 <tcgetattr@plt+0x1131970>
   19cbc:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
   19cc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19cc4:	subsmi	r9, sl, r3, lsl #22
   19cc8:	andlt	sp, r4, r1, ror r1
   19ccc:			; <UNDEFINED> instruction: 0x87f0e8bd
   19cd0:	cmpne	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
   19cd4:	strb	r5, [r3, r1, ror #17]
   19cd8:	blge	ac1d4 <tcgetattr@plt+0xa8104>
   19cdc:	ldrtmi	r1, [r0], -r2, lsr #26
   19ce0:	bvs	26aecc <tcgetattr@plt+0x266dfc>
   19ce4:	mrc2	7, 4, pc, cr6, cr15, {7}
   19ce8:	ble	feb61504 <tcgetattr@plt+0xfeb5d434>
   19cec:	rscscc	pc, pc, pc, asr #32
   19cf0:	blmi	e53c84 <tcgetattr@plt+0xe4fbb4>
   19cf4:	ldmdbmi	r8!, {r0, r3, r9, sp}
   19cf8:			; <UNDEFINED> instruction: 0xf8584620
   19cfc:	ldrbtmi	r9, [r9], #-3
   19d00:	ldrdge	pc, [r0], -r9
   19d04:	mrc2	7, 3, pc, cr6, cr2, {7}
   19d08:	cmpne	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
   19d0c:	strmi	r5, [r8], -r1, ror #17
   19d10:			; <UNDEFINED> instruction: 0xf7ea9101
   19d14:	stmdbls	r1, {r3, r5, fp, sp, lr, pc}
   19d18:	strtmi	r4, [r0], -r2, lsl #12
   19d1c:	mcr2	7, 3, pc, cr10, cr2, {7}	; <UNPREDICTABLE>
   19d20:	andcs	r4, r2, #753664	; 0xb8000
   19d24:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   19d28:	mcr2	7, 3, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
   19d2c:			; <UNDEFINED> instruction: 0x33b4f645
   19d30:			; <UNDEFINED> instruction: 0xb1ab58e3
   19d34:	ldrtmi	r4, [r5], -sl, lsr #30
   19d38:	andcs	r4, r1, #2130706432	; 0x7f000000
   19d3c:			; <UNDEFINED> instruction: 0x46204639
   19d40:	mrc2	7, 2, pc, cr8, cr2, {7}
   19d44:	strmi	r6, [r8], -r9, lsr #16
   19d48:			; <UNDEFINED> instruction: 0xf7ea9101
   19d4c:	stmdbls	r1, {r2, r3, fp, sp, lr, pc}
   19d50:	strtmi	r4, [r0], -r2, lsl #12
   19d54:	mcr2	7, 2, pc, cr14, cr2, {7}	; <UNPREDICTABLE>
   19d58:	svccc	0x0004f855
   19d5c:	mvnle	r2, r0, lsl #22
   19d60:	andcs	r4, r2, #32, 18	; 0x80000
   19d64:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   19d68:	mcr2	7, 2, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
   19d6c:	andge	pc, r0, r9, asr #17
   19d70:	blmi	653bac <tcgetattr@plt+0x64fadc>
   19d74:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   19d78:	orrslt	r6, r3, fp, lsl r8
   19d7c:			; <UNDEFINED> instruction: 0xf0014620
   19d80:			; <UNDEFINED> instruction: 0xe795feff
   19d84:	ldrtmi	r9, [r1], -r2, lsl #20
   19d88:			; <UNDEFINED> instruction: 0xf7ff4620
   19d8c:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   19d90:	ble	fe22e318 <tcgetattr@plt+0xfe22a248>
   19d94:	strtmi	lr, [r0], -sl, lsr #15
   19d98:			; <UNDEFINED> instruction: 0xf982f022
   19d9c:	addle	r2, r2, r0, lsl #16
   19da0:			; <UNDEFINED> instruction: 0xf645e7a4
   19da4:	stmiapl	r3!, {r2, r3, r4, r5, r7, r8, r9, lr}^
   19da8:	strle	r0, [r1, #1947]	; 0x79b
   19dac:			; <UNDEFINED> instruction: 0xf7e9e7e6
   19db0:	svclt	0x0000ee86
   19db4:	andeq	lr, r3, r4, lsr lr
   19db8:	andeq	r0, r0, r0, asr #6
   19dbc:	andeq	r8, r2, sl, asr r8
   19dc0:	andeq	lr, r3, ip, lsl #28
   19dc4:	andeq	r8, r2, r0, asr #15
   19dc8:	andeq	r6, r4, lr, asr #29
   19dcc:	andeq	lr, r3, r6, lsl #27
   19dd0:	strdeq	pc, [r3], -r8
   19dd4:	andeq	r0, r0, r8, ror #6
   19dd8:	andeq	r8, r2, sl, lsl #15
   19ddc:	andeq	r8, r2, lr, ror #14
   19de0:	andeq	r8, r2, r8, lsr #2
   19de4:	andeq	r6, r2, sl, lsl #13
   19de8:	svcmi	0x00f0e92d
   19dec:	ldcmi	0, cr11, [r7], #564	; 0x234
   19df0:	bmi	fedeb634 <tcgetattr@plt+0xfede7564>
   19df4:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
   19df8:			; <UNDEFINED> instruction: 0x46064bb6
   19dfc:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
   19e00:	ldmdavs	r2, {r0, r2, r4, r5, r7, sl, fp, lr}
   19e04:			; <UNDEFINED> instruction: 0xf04f920b
   19e08:	bmi	fed1a610 <tcgetattr@plt+0xfed16540>
   19e0c:	ldmdbpl	r9, {r2, r8, sl, ip, pc}
   19e10:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   19e14:	stmdavs	sl, {r2, r3, r4, r5, fp, sp, lr}
   19e18:	ldmdavs	r0, {r1, r4, r6, r7, r8, fp, sp, lr}^
   19e1c:	andcs	pc, r0, r8, asr #17
   19e20:			; <UNDEFINED> instruction: 0xf0002803
   19e24:			; <UNDEFINED> instruction: 0xf8d280a6
   19e28:	stmdbcs	r0, {r2, r3, r4, r5, r8, ip}
   19e2c:	rschi	pc, r1, r0, asr #5
   19e30:	ldmdapl	sp, {r0, r1, r3, r5, r7, r8, fp, lr}^
   19e34:			; <UNDEFINED> instruction: 0xb1b3682b
   19e38:	stmdbpl	r8!, {r1, r6, r9, ip, sp, lr, pc}^
   19e3c:			; <UNDEFINED> instruction: 0xf8526858
   19e40:	stmdbcs	r1, {r0, r3, ip}
   19e44:	adchi	pc, r3, r0
   19e48:			; <UNDEFINED> instruction: 0xf0002900
   19e4c:	vqadd.s8	d24, d18, d23
   19e50:	ldmpl	r3, {r2, r3, r5, r6, r8, r9, ip, lr}^
   19e54:	svclt	0x00181a18
   19e58:	stmdacs	r0, {r0, sp}
   19e5c:	rschi	pc, r5, r0, asr #32
   19e60:	ldrdcs	pc, [r0], -r8
   19e64:	stmdacs	r2, {r4, r6, fp, sp, lr}
   19e68:	adchi	pc, pc, r0
   19e6c:			; <UNDEFINED> instruction: 0xb11d6e95
   19e70:	ldrbeq	r6, [fp], #2091	; 0x82b
   19e74:	addhi	pc, r2, r0, lsl #2
   19e78:	strpl	pc, [sl, #1282]	; 0x502
   19e7c:	blvc	fe85728c <tcgetattr@plt+0xfe8531bc>
   19e80:			; <UNDEFINED> instruction: 0xf5c3682b
   19e84:	ldrbmi	r5, [r4, #-2688]	; 0xfffff580
   19e88:	stmdbvs	ip, {r1, r6, r9, ip, sp, lr, pc}
   19e8c:	strge	lr, [r0, -sp, asr #19]
   19e90:	ldrbmi	fp, [r4], -r8, lsr #31
   19e94:	stcle	12, cr2, [sl, #-0]
   19e98:	strtmi	r9, [r2], -r4, lsl #8
   19e9c:	ldmdavs	r1!, {r3, r5, fp, sp, lr}
   19ea0:			; <UNDEFINED> instruction: 0xf7e94458
   19ea4:			; <UNDEFINED> instruction: 0xf8d8ed7a
   19ea8:			; <UNDEFINED> instruction: 0xf8500000
   19eac:	bllt	14e5ed8 <tcgetattr@plt+0x14e1e08>
   19eb0:	stmdavs	r3, {r2, r9, fp, ip, pc}^
   19eb4:	blcs	b3f5c <tcgetattr@plt+0xafe8c>
   19eb8:	rscshi	pc, sl, r0, asr #32
   19ebc:	ldrbmi	r9, [r8], #-2816	; 0xfffff500
   19ec0:	bne	fe6c42d8 <tcgetattr@plt+0xfe6c0208>
   19ec4:	blx	855f56 <tcgetattr@plt+0x851e86>
   19ec8:			; <UNDEFINED> instruction: 0xf8d8b130
   19ecc:	bne	925ed4 <tcgetattr@plt+0x921e04>
   19ed0:	andcc	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   19ed4:	bicsle	r2, sp, r0, lsl #22
   19ed8:	stmdavs	r8!, {r0, r8, r9, sl, fp, ip, pc}
   19edc:	ldrmi	r9, [r0], #-2564	; 0xfffff5fc
   19ee0:	eorvs	r6, r8, r2, lsr r8
   19ee4:	strtmi	r6, [r2], #-2107	; 0xfffff7c5
   19ee8:	blne	731fb8 <tcgetattr@plt+0x72dee8>
   19eec:	bmi	1f71fe4 <tcgetattr@plt+0x1f6df14>
   19ef0:	ldrbtmi	r4, [sl], #-2935	; 0xfffff489
   19ef4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19ef8:	subsmi	r9, sl, fp, lsl #22
   19efc:	rschi	pc, r4, r0, asr #32
   19f00:	pop	{r0, r2, r3, ip, sp, pc}
   19f04:	svcls	0x00048ff0
   19f08:	stmdavs	fp!, {r9, fp, ip, pc}
   19f0c:	bl	fe8a5b14 <tcgetattr@plt+0xfe8a1a44>
   19f10:			; <UNDEFINED> instruction: 0xf04f0c07
   19f14:	ldrbmi	r0, [fp], #-512	; 0xfffffe00
   19f18:	stcle	3, cr9, [r2, #-8]!
   19f1c:	ldrmi	r9, [r2], r3, lsl #8
   19f20:	ldmdavc	pc, {r2, r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
   19f24:	mcrne	6, 3, r4, cr0, cr9, {0}
   19f28:	svccs	0x000d3301
   19f2c:			; <UNDEFINED> instruction: 0xf1bcd110
   19f30:			; <UNDEFINED> instruction: 0xf10c0f00
   19f34:	ldcle	7, cr3, [r6, #-1020]	; 0xfffffc04
   19f38:	ldrmi	r4, [r8], -r2, lsr #12
   19f3c:	stc	7, cr15, [ip, #-932]!	; 0xfffffc5c
   19f40:	andeq	pc, sl, #79	; 0x4f
   19f44:			; <UNDEFINED> instruction: 0x460346bc
   19f48:	strtmi	r7, [r0], -r2
   19f4c:	strb	r4, [r8, r4, lsl #12]!
   19f50:	mvnsle	r2, r0, lsl #16
   19f54:	ldrbmi	r9, [r2], -r3, lsl #24
   19f58:	ldrdeq	pc, [r0], -r8
   19f5c:	bls	a09f4 <tcgetattr@plt+0x9c924>
   19f60:	andls	r1, r4, #630784	; 0x9a000
   19f64:			; <UNDEFINED> instruction: 0xf10ae7a5
   19f68:	stmdacs	r0, {r0, r9, fp}
   19f6c:	strmi	sp, [r4], -ip, rrx
   19f70:	ldmdavs	r3!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   19f74:	eorsvs	r4, r4, ip, lsl r4
   19f78:			; <UNDEFINED> instruction: 0xe7b8603d
   19f7c:	msrvs	SPSR_fs, #268435460	; 0x10000004
   19f80:	blvs	1b5679c <tcgetattr@plt+0x1b526cc>
   19f84:	ldrmi	r5, [sp], #-2282	; 0xfffff716
   19f88:	bpl	fe057698 <tcgetattr@plt+0xfe0535c8>
   19f8c:	vaba.s8	q15, q1, <illegal reg q13.5>
   19f90:			; <UNDEFINED> instruction: 0xf8525a6c
   19f94:	blcs	25fc4 <tcgetattr@plt+0x21ef4>
   19f98:	svcge	0x0059f47f
   19f9c:			; <UNDEFINED> instruction: 0xf890f01e
   19fa0:			; <UNDEFINED> instruction: 0xf8d8682b
   19fa4:	stmdacs	r0, {sp}
   19fa8:	addhi	pc, r4, r0, asr #32
   19fac:			; <UNDEFINED> instruction: 0xf8526858
   19fb0:			; <UNDEFINED> instruction: 0xf8421009
   19fb4:	stmdbcs	r0, {r1, r3}
   19fb8:	svcge	0x0049f47f
   19fbc:			; <UNDEFINED> instruction: 0xf01e2101
   19fc0:	stmdacc	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   19fc4:	andcs	fp, r1, r8, lsl pc
   19fc8:	ldrmi	lr, [r0], -r7, asr #14
   19fcc:			; <UNDEFINED> instruction: 0xf9b4f022
   19fd0:	ldrdcs	pc, [r0], -r8
   19fd4:			; <UNDEFINED> instruction: 0xf43f2800
   19fd8:	ldmdavs	r1!, {r0, r3, r6, r8, r9, sl, fp, sp, pc}
   19fdc:	bicmi	pc, r3, #8388608	; 0x800000
   19fe0:	addsmi	r3, r9, #76, 6	; 0x30000001
   19fe4:	svcge	0x0042f43f
   19fe8:			; <UNDEFINED> instruction: 0x46304639
   19fec:			; <UNDEFINED> instruction: 0xf9b4f022
   19ff0:	ldmdavs	r0!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   19ff4:	bl	24ffc <tcgetattr@plt+0x20f2c>
   19ff8:	eorsvs	r0, r1, r4, lsl #2
   19ffc:	stcle	0, cr6, [fp, #-244]!	; 0xffffff0c
   1a000:	stmdacc	r1, {r0, r3, r4, r5, r8, fp, lr}
   1a004:	strmi	r4, [r4], #-3385	; 0xfffff2c7
   1a008:	ldmdbpl	sp, {r1, r2, r3, r4, r6, fp, ip, lr}^
   1a00c:	ldmdavs	r5!, {r0, r3, r5, fp, sp, lr}
   1a010:	adcmi	lr, fp, #3
   1a014:	addmi	sp, r4, #65	; 0x41
   1a018:			; <UNDEFINED> instruction: 0xf810d023
   1a01c:	addmi	r3, fp, #1, 30
   1a020:			; <UNDEFINED> instruction: 0x4610d1f7
   1a024:			; <UNDEFINED> instruction: 0xf99af00b
   1a028:	stmdavs	fp!, {r0, r5, r6, r8, r9, sl, sp, lr, pc}
   1a02c:	ldmdbmi	r0!, {sp}
   1a030:	ldrbtmi	r6, [r9], #-2138	; 0xfffff7a6
   1a034:			; <UNDEFINED> instruction: 0xf7ec3204
   1a038:	ldmdavs	r3!, {r0, r1, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1a03c:	andcs	r6, r0, #3735552	; 0x390000
   1a040:	eorsvs	r4, r3, fp, lsl #8
   1a044:	smmlar	r2, sl, r0, r6
   1a048:	ldrbmi	r9, [r3], -r3, lsl #24
   1a04c:	ldrdeq	pc, [r0], -r8
   1a050:	blls	a0be8 <tcgetattr@plt+0x9cb18>
   1a054:	str	r1, [r4, sl, asr #21]
   1a058:	bmi	8ec4f0 <tcgetattr@plt+0x8e8420>
   1a05c:	ldmpl	lr, {r0, r3, r4, r6, fp, ip, lr}
   1a060:	bge	17408c <tcgetattr@plt+0x16ffbc>
   1a064:	strcs	r9, [r0, #-513]	; 0xfffffdff
   1a068:			; <UNDEFINED> instruction: 0xf7f84610
   1a06c:	blge	359f68 <tcgetattr@plt+0x355e98>
   1a070:	ldmdane	ip, {r0, r4, r5, fp, sp, lr}
   1a074:	movwls	sl, #2824	; 0xb08
   1a078:			; <UNDEFINED> instruction: 0xf8044618
   1a07c:			; <UNDEFINED> instruction: 0xf7f85c1c
   1a080:	blge	359f54 <tcgetattr@plt+0x355e84>
   1a084:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
   1a088:	ldmib	sp, {r2, r3, r4, fp, ip}^
   1a08c:	strtmi	r3, [r8], -r0, lsl #4
   1a090:	ldcpl	8, cr15, [r0], {4}
   1a094:			; <UNDEFINED> instruction: 0xff84f7ec
   1a098:	ldmdbmi	r7, {r0, r3, r5, r8, r9, sl, sp, lr, pc}
   1a09c:	andcs	r4, r2, #16, 12	; 0x1000000
   1a0a0:			; <UNDEFINED> instruction: 0xf7f24479
   1a0a4:			; <UNDEFINED> instruction: 0xf8d8fca7
   1a0a8:			; <UNDEFINED> instruction: 0xf7ff0000
   1a0ac:	ldr	pc, [lr, -pc, lsr #27]
   1a0b0:	ldr	r9, [r4, -r1, lsl #30]
   1a0b4:			; <UNDEFINED> instruction: 0xf43f2b00
   1a0b8:			; <UNDEFINED> instruction: 0xf852aed5
   1a0bc:	ldmdavs	r8, {r0, r3, ip}^
   1a0c0:			; <UNDEFINED> instruction: 0xf47f2900
   1a0c4:	ldrb	sl, [r9, -r4, asr #29]!
   1a0c8:	ldcl	7, cr15, [r8], #932	; 0x3a4
   1a0cc:	andeq	lr, r3, lr, asr #24
   1a0d0:	andeq	r0, r0, r0, asr #6
   1a0d4:	andeq	lr, r3, r6, asr #24
   1a0d8:	andeq	r0, r0, r8, asr r3
   1a0dc:	andeq	r0, r0, ip, ror #6
   1a0e0:	andeq	r0, r0, r8, ror #6
   1a0e4:	andeq	lr, r3, r2, asr fp
   1a0e8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1a0ec:	andeq	r0, r0, r0, asr #7
   1a0f0:	muleq	r2, r6, r4
   1a0f4:	andeq	r8, r2, r2, lsl r4
   1a0f8:	andeq	r6, r2, r0, asr r3
   1a0fc:	adcscc	pc, r0, #72351744	; 0x4500000
   1a100:			; <UNDEFINED> instruction: 0x33acf645
   1a104:	stmiapl	fp, {r1, r3, r7, fp, ip, lr}^
   1a108:	mulle	r0, sl, r2
   1a10c:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
   1a110:	stmdbmi	r5, {r2, r3, r9, sl, lr}
   1a114:	andcs	r4, r2, #32, 12	; 0x2000000
   1a118:			; <UNDEFINED> instruction: 0xf7f24479
   1a11c:	strtmi	pc, [r0], -fp, ror #24
   1a120:			; <UNDEFINED> instruction: 0x4010e8bd
   1a124:	ldcllt	7, cr15, [r2, #-1020]!	; 0xfffffc04
   1a128:	ldrdeq	r6, [r2], -r8
   1a12c:	vst3.16	{d27,d29,d31}, [pc :256], r0
   1a130:	lfmmi	f6, 4, [r5, #-0]
   1a134:	blmi	d86344 <tcgetattr@plt+0xd82274>
   1a138:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
   1a13c:	teqeq	ip, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
   1a140:	stmiapl	fp!, {r2, r8, sp}^
   1a144:	ldmdavs	fp, {r0, r2, r5, r7, r9, sl, fp, sp, lr}
   1a148:			; <UNDEFINED> instruction: 0xf04f9301
   1a14c:			; <UNDEFINED> instruction: 0xf7e90300
   1a150:	stmdacs	r0, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
   1a154:	stmdavs	r3!, {r1, r3, r4, r5, r8, ip, lr, pc}^
   1a158:	stmdavs	fp!, {r0, r1, r4, r8, fp, ip, sp, pc}
   1a15c:	ldrle	r0, [sp, #-2011]!	; 0xfffff825
   1a160:	ldrbvc	pc, [fp], -r5, lsl #10	; <UNPREDICTABLE>
   1a164:	bicsvc	pc, fp, pc, asr #8
   1a168:			; <UNDEFINED> instruction: 0xf7e94630
   1a16c:	andcs	lr, r0, #376	; 0x178
   1a170:			; <UNDEFINED> instruction: 0x46114630
   1a174:	cdp	7, 2, cr15, cr4, cr9, {7}
   1a178:	stmdacs	r0, {r3, r5, r7, fp, sp, lr}
   1a17c:			; <UNDEFINED> instruction: 0xf7e9db01
   1a180:			; <UNDEFINED> instruction: 0xf105ef84
   1a184:			; <UNDEFINED> instruction: 0xf021000c
   1a188:			; <UNDEFINED> instruction: 0xf105fd9b
   1a18c:			; <UNDEFINED> instruction: 0xf021003c
   1a190:			; <UNDEFINED> instruction: 0xf8d4fd97
   1a194:			; <UNDEFINED> instruction: 0xf50520a4
   1a198:			; <UNDEFINED> instruction: 0xf10453b3
   1a19c:	movwcc	r0, #49272	; 0xc078
   1a1a0:	svclt	0x0004429a
   1a1a4:	stmib	r4, {r8, r9, sp}^
   1a1a8:			; <UNDEFINED> instruction: 0xf0213328
   1a1ac:			; <UNDEFINED> instruction: 0x4628fd5f
   1a1b0:	stc	7, cr15, [r0], {233}	; 0xe9
   1a1b4:	movwcs	r4, #2582	; 0xa16
   1a1b8:	blmi	533c4c <tcgetattr@plt+0x52fb7c>
   1a1bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a1c0:	blls	74230 <tcgetattr@plt+0x70160>
   1a1c4:	tstle	ip, sl, asr r0
   1a1c8:	ldcllt	0, cr11, [r0, #-8]!
   1a1cc:	cdp	7, 0, cr15, cr10, cr9, {7}
   1a1d0:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
   1a1d4:			; <UNDEFINED> instruction: 0xf7ec6800
   1a1d8:	ldr	pc, [ip, r3, ror #29]!
   1a1dc:	teqeq	ip, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   1a1e0:	vmax.s8	q10, <illegal reg q2.5>, q13
   1a1e4:	movwcs	r4, #4384	; 0x1120
   1a1e8:			; <UNDEFINED> instruction: 0xf7e99300
   1a1ec:	stmdacs	r0, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   1a1f0:			; <UNDEFINED> instruction: 0xf7e9d0b6
   1a1f4:	stmdbmi	r8, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   1a1f8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   1a1fc:	cdp2	7, 13, cr15, cr0, cr12, {7}
   1a200:			; <UNDEFINED> instruction: 0xf7e9e7ae
   1a204:	svclt	0x0000ec5c
   1a208:	andeq	lr, r3, sl, lsl #18
   1a20c:	andeq	r0, r0, r0, asr #6
   1a210:	andeq	lr, r3, r8, lsl #17
   1a214:	andeq	r8, r2, sl, lsl r3
   1a218:	andeq	r8, r2, r0, lsr #6
   1a21c:	mvnsmi	lr, #737280	; 0xb4000
   1a220:	cdpvs	6, 8, cr4, cr3, cr6, {0}
   1a224:			; <UNDEFINED> instruction: 0x81bcf8df
   1a228:	strdlt	r4, [fp, -r8]
   1a22c:			; <UNDEFINED> instruction: 0xff7ef7ff
   1a230:			; <UNDEFINED> instruction: 0xf0014630
   1a234:	ldrtmi	pc, [r0], -fp, lsr #27	; <UNPREDICTABLE>
   1a238:	blx	fee5823e <tcgetattr@plt+0xfee5416e>
   1a23c:			; <UNDEFINED> instruction: 0xf8584b6a
   1a240:	stmdavs	r3!, {r0, r1, lr}
   1a244:			; <UNDEFINED> instruction: 0xf00042b3
   1a248:			; <UNDEFINED> instruction: 0xf64280c2
   1a24c:	ldmpl	r0!, {r3, r4, r5, r8, r9, ip}^
   1a250:			; <UNDEFINED> instruction: 0xf01eb108
   1a254:	movwcs	pc, #2225	; 0x8b1	; <UNPREDICTABLE>
   1a258:			; <UNDEFINED> instruction: 0x461a4630
   1a25c:			; <UNDEFINED> instruction: 0xf7f94619
   1a260:	ldmdavs	r3!, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}^
   1a264:			; <UNDEFINED> instruction: 0xf0002b03
   1a268:	vqadd.s8	d24, d18, d13
   1a26c:	ldmpl	r0!, {r4, r8, r9, sp, lr}^
   1a270:			; <UNDEFINED> instruction: 0xf7e9b108
   1a274:			; <UNDEFINED> instruction: 0xf645eba0
   1a278:	ldmne	r4!, {r2, r4, r5, r7, r8, r9, ip, sp}^
   1a27c:	strdlt	r5, [r8, -r0]!
   1a280:	bl	fe65822c <tcgetattr@plt+0xfe65415c>
   1a284:	svceq	0x0004f854
   1a288:	mvnsle	r2, r0, lsl #16
   1a28c:			; <UNDEFINED> instruction: 0x43b4f645
   1a290:	strdlt	r5, [r8, -r0]
   1a294:	bl	fe3d8240 <tcgetattr@plt+0xfe3d4170>
   1a298:			; <UNDEFINED> instruction: 0x43b8f645
   1a29c:	strdlt	r5, [r8, -r0]
   1a2a0:	bl	fe25824c <tcgetattr@plt+0xfe25417c>
   1a2a4:			; <UNDEFINED> instruction: 0x6e314b51
   1a2a8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1a2ac:	ldrdls	pc, [r0], -r3
   1a2b0:	svceq	0x0000f1b9
   1a2b4:	mcrrmi	0, 2, sp, lr, cr7
   1a2b8:	ldrbtmi	r2, [ip], #-1792	; 0xfffff900
   1a2bc:	eorscc	lr, fp, #3555328	; 0x364000
   1a2c0:	strhtle	r4, [r6], #-34	; 0xffffffde
   1a2c4:	ldrsbpl	pc, [r0], #137	; 0x89	; <UNPREDICTABLE>
   1a2c8:	svclt	0x000842b3
   1a2cc:	rscvc	pc, ip, r9, asr #17
   1a2d0:	bvs	1a4696c <tcgetattr@plt+0x1a4289c>
   1a2d4:			; <UNDEFINED> instruction: 0x4603b178
   1a2d8:	bvs	7122e4 <tcgetattr@plt+0x70e214>
   1a2dc:	ldmibvs	sl, {r0, r1, r3, r4, r6, r8, ip, sp, pc}
   1a2e0:	mvnsle	r4, r2, lsr #5
   1a2e4:	adcsmi	r6, r3, #3588096	; 0x36c000
   1a2e8:	addmi	sp, r8, #1073741825	; 0x40000001
   1a2ec:	ldrtvs	fp, [r7], -r8, lsl #30
   1a2f0:	mrc2	0, 5, pc, cr14, cr15, {0}
   1a2f4:	stmdavs	sp!, {r0, r4, r5, r9, sl, fp, sp, lr}
   1a2f8:	mvnle	r2, r0, lsl #26
   1a2fc:	ldrdls	pc, [r0], -r9
   1a300:	svceq	0x0000f1b9
   1a304:			; <UNDEFINED> instruction: 0xb111d1da
   1a308:			; <UNDEFINED> instruction: 0xf01f4608
   1a30c:	ldmvs	r4!, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   1a310:	strcs	fp, [r0, #-396]	; 0xfffffe74
   1a314:	bvs	fe92bb9c <tcgetattr@plt+0xfe927acc>
   1a318:	ldrdcs	pc, [r8], r0
   1a31c:	msreq	CPSR_fs, r0, lsl #2
   1a320:			; <UNDEFINED> instruction: 0x3090f8d0
   1a324:	andpl	lr, sl, r0, asr #19
   1a328:	stmib	r0, {r0, r6, r9, sp, lr}^
   1a32c:			; <UNDEFINED> instruction: 0xf0252320
   1a330:	stccs	14, cr15, [r0], {27}
   1a334:	blmi	c0eaf4 <tcgetattr@plt+0xc0aa24>
   1a338:	andcs	r4, r0, #48, 12	; 0x3000000
   1a33c:	svccs	0x000cf840
   1a340:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1a344:	addmi	r6, r8, #1638400	; 0x190000
   1a348:			; <UNDEFINED> instruction: 0xf01fd03f
   1a34c:			; <UNDEFINED> instruction: 0x4630fdfb
   1a350:			; <UNDEFINED> instruction: 0xf882f01d
   1a354:	rsbseq	pc, r8, r6, lsl #2
   1a358:	ldc2	0, cr15, [r2], #132	; 0x84
   1a35c:	adceq	pc, r8, r6, lsl #2
   1a360:	stc2	0, cr15, [lr], #132	; 0x84
   1a364:	sbcseq	pc, r8, r6, lsl #2
   1a368:	stc2	0, cr15, [sl], #132	; 0x84
   1a36c:	addvc	pc, r4, r6, lsl #10
   1a370:	stc2	0, cr15, [r6], #132	; 0x84
   1a374:	rscmi	pc, r9, r6, lsl #10
   1a378:			; <UNDEFINED> instruction: 0xf0213050
   1a37c:			; <UNDEFINED> instruction: 0xf506fca1
   1a380:	strhtcc	r4, [ip], #-6
   1a384:	blx	feed836e <tcgetattr@plt+0xfeed429e>
   1a388:	pop	{r4, r5, r9, sl, lr}
   1a38c:			; <UNDEFINED> instruction: 0xf7e943f8
   1a390:			; <UNDEFINED> instruction: 0xb12bbb0f
   1a394:	adcsmi	r6, r2, #1703936	; 0x1a0000
   1a398:			; <UNDEFINED> instruction: 0xf8c9d002
   1a39c:			; <UNDEFINED> instruction: 0xe79120f0
   1a3a0:			; <UNDEFINED> instruction: 0xe7fa6832
   1a3a4:			; <UNDEFINED> instruction: 0xf8584b14
   1a3a8:	ldmdavs	fp, {r0, r1, ip, sp}
   1a3ac:			; <UNDEFINED> instruction: 0xf43f2b00
   1a3b0:	vrecps.f32	q13, q1, q6
   1a3b4:	ldmdane	r0!, {r2, r3, r4, r6, r8, lr}^
   1a3b8:	adcsmi	r5, r2, #5898240	; 0x5a0000
   1a3bc:	stmdavs	r2, {r2, r8, r9, sl, fp, ip, sp, pc}
   1a3c0:	ldmdavs	fp, {r1, r3, r4, r6, ip, lr}
   1a3c4:	mvnsle	r2, r0, lsl #22
   1a3c8:	andsvs	lr, sl, pc, asr #14
   1a3cc:	bmi	3142c8 <tcgetattr@plt+0x3101f8>
   1a3d0:	mvnscc	pc, pc, asr #32
   1a3d4:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
   1a3d8:	mcr2	7, 4, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
   1a3dc:	eorvs	r2, r3, r0, lsl #6
   1a3e0:	svclt	0x0000e733
   1a3e4:	andeq	lr, r3, ip, lsl r8
   1a3e8:			; <UNDEFINED> instruction: 0x000003b4
   1a3ec:	andeq	r0, r0, ip, ror r5
   1a3f0:	andeq	pc, r3, sl, ror r6	; <UNPREDICTABLE>
   1a3f4:	andeq	r0, r0, r8, asr r3
   1a3f8:	andeq	r0, r0, ip, lsr r4
   1a3fc:	andeq	r8, r2, lr, ror #2
   1a400:			; <UNDEFINED> instruction: 0x26ccf8df
   1a404:			; <UNDEFINED> instruction: 0x36ccf8df
   1a408:	push	{r1, r3, r4, r5, r6, sl, lr}
   1a40c:			; <UNDEFINED> instruction: 0xf2ad4ff0
   1a410:	ldmpl	r3, {r2, r3, r4, r5, r6, r8, sl, fp, lr}^
   1a414:			; <UNDEFINED> instruction: 0xf8df4604
   1a418:	ldmdavs	fp, {r6, r7, r9, sl, pc}
   1a41c:	ldrbtcc	pc, [r4], #-2253	; 0xfffff733	; <UNPREDICTABLE>
   1a420:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a424:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   1a428:			; <UNDEFINED> instruction: 0xf85844f8
   1a42c:	stmdavs	fp!, {r0, r1, ip, lr}
   1a430:			; <UNDEFINED> instruction: 0xf0002b00
   1a434:			; <UNDEFINED> instruction: 0xf8df82d4
   1a438:			; <UNDEFINED> instruction: 0xf85836a8
   1a43c:	cdpge	0, 0, cr7, cr6, cr3, {0}
   1a440:	ssateq	pc, #1, pc, asr #17	; <UNPREDICTABLE>
   1a444:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1a448:			; <UNDEFINED> instruction: 0xf7ff4632
   1a44c:	ldmdavs	r2!, {r0, r2, r3, r6, r8, fp, ip, sp, lr, pc}
   1a450:	stmdavs	fp!, {r3, r4, r5, fp, sp, lr}
   1a454:	svclt	0x00b84282
   1a458:	bl	da6a8 <tcgetattr@plt+0xd65d8>
   1a45c:	svclt	0x00a80080
   1a460:	ldrmi	r2, [sl], #-512	; 0xfffffe00
   1a464:	and	r4, r6, r5, lsl r6
   1a468:	adcmi	r3, r8, #4, 10	; 0x1000000
   1a46c:	ldrmi	fp, [sp], -r8, lsl #30
   1a470:			; <UNDEFINED> instruction: 0xf0004295
   1a474:	stmdavs	r9!, {r0, r1, r2, r4, r6, r9, pc}
   1a478:	mvnsle	r2, r0, lsl #18
   1a47c:	bne	ffaf4754 <tcgetattr@plt+0xffaf0684>
   1a480:			; <UNDEFINED> instruction: 0x1664f8df
   1a484:	movwls	r1, #8347	; 0x209b
   1a488:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   1a48c:	b	8d8438 <tcgetattr@plt+0x8d4368>
   1a490:			; <UNDEFINED> instruction: 0xf0402800
   1a494:			; <UNDEFINED> instruction: 0xf8df8291
   1a498:			; <UNDEFINED> instruction: 0xf10d3654
   1a49c:			; <UNDEFINED> instruction: 0xf04f0910
   1a4a0:	stmdbge	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}
   1a4a4:	andcs	r4, r2, #2063597568	; 0x7b000000
   1a4a8:	movwls	r9, #20739	; 0x5103
   1a4ac:	andcs	pc, r0, r9, asr #17
   1a4b0:	tstpl	r4, r7, asr #4	; <UNPREDICTABLE>
   1a4b4:			; <UNDEFINED> instruction: 0xf7e92001
   1a4b8:	strmi	lr, [r4], -lr, ror #19
   1a4bc:			; <UNDEFINED> instruction: 0xf0002800
   1a4c0:			; <UNDEFINED> instruction: 0xf8d982f6
   1a4c4:	blcs	264cc <tcgetattr@plt+0x223fc>
   1a4c8:	andhi	pc, r0, #64	; 0x40
   1a4cc:	strhtvs	r6, [r3], #-130	; 0xffffff7e
   1a4d0:	stmdacs	r0, {r4, fp, sp, lr}
   1a4d4:	sbcshi	pc, r3, #0
   1a4d8:	blmi	fee178f0 <tcgetattr@plt+0xfee13820>
   1a4dc:			; <UNDEFINED> instruction: 0xf10b2700
   1a4e0:	and	r0, r1, r0, lsr fp
   1a4e4:	andle	r2, r9, pc, lsr pc
   1a4e8:	blx	f584d2 <tcgetattr@plt+0xf54402>
   1a4ec:			; <UNDEFINED> instruction: 0x370168b3
   1a4f0:	svceq	0x0004f84b
   1a4f4:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   1a4f8:	mvnsle	r2, r0, lsl #16
   1a4fc:	ldrpl	pc, [r7, r7, lsl #10]!
   1a500:			; <UNDEFINED> instruction: 0x370c68f0
   1a504:	bl	12310c <tcgetattr@plt+0x11f03c>
   1a508:	rsbsvs	r0, fp, r7, lsl #15
   1a50c:			; <UNDEFINED> instruction: 0xf7f8b120
   1a510:			; <UNDEFINED> instruction: 0xf645fb29
   1a514:	strhtpl	r4, [r0], #52	; 0x34
   1a518:			; <UNDEFINED> instruction: 0xb1206930
   1a51c:	blx	8d8506 <tcgetattr@plt+0x8d4436>
   1a520:			; <UNDEFINED> instruction: 0x43b8f645
   1a524:	stmdbls	r2, {r5, r6, r7, ip, lr}
   1a528:	subsmi	pc, ip, #536870916	; 0x20000004
   1a52c:	strbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   1a530:	tstcs	r0, r1, ror #14
   1a534:			; <UNDEFINED> instruction: 0xf85850a1
   1a538:	ldmdavs	fp, {r0, r1, ip, sp}
   1a53c:	ldmdavs	r9, {r0, r1, r3, r5, r8, ip, sp, pc}^
   1a540:	andle	r2, r1, r3, lsl #18
   1a544:			; <UNDEFINED> instruction: 0xb103589b
   1a548:			; <UNDEFINED> instruction: 0xf8df50a3
   1a54c:			; <UNDEFINED> instruction: 0xf85835a8
   1a550:	movwls	r3, #3
   1a554:	blcs	345c8 <tcgetattr@plt+0x304f8>
   1a558:	subhi	pc, sp, #0
   1a55c:			; <UNDEFINED> instruction: 0x46206859
   1a560:	mrc2	0, 6, pc, cr8, cr12, {0}
   1a564:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1a568:	addhi	pc, fp, #64	; 0x40
   1a56c:			; <UNDEFINED> instruction: 0xf1049900
   1a570:			; <UNDEFINED> instruction: 0xf8df030c
   1a574:	stmib	r4, {r2, r7, r8, sl, sp}^
   1a578:	stmdavs	r9, {r1, r3, lr}
   1a57c:	stmib	r4, {r1, r3, r4, r5, r6, sl, lr}^
   1a580:	rsbvs	r0, r2, #27
   1a584:	strtvs	r6, [r3], -r3, lsr #6
   1a588:	stmdavs	r8, {r0, r3, r4, r5, r8, ip, sp, pc}^
   1a58c:	tstcs	r1, r2, lsr #12
   1a590:	ldc2	0, cr15, [r6, #116]	; 0x74
   1a594:			; <UNDEFINED> instruction: 0xf0002800
   1a598:	ldmibvs	r3!, {r0, r4, r5, r7, r8, pc}^
   1a59c:	eorsne	pc, r4, r2, asr #12
   1a5a0:			; <UNDEFINED> instruction: 0xf0136af1
   1a5a4:			; <UNDEFINED> instruction: 0xf8c40f04
   1a5a8:	ldmdbvs	r2!, {r2, r3, r4, r5, r8, sp, pc}^
   1a5ac:			; <UNDEFINED> instruction: 0xf04fbf14
   1a5b0:			; <UNDEFINED> instruction: 0xf04f0c03
   1a5b4:	b	10dd5c4 <tcgetattr@plt+0x10d94f4>
   1a5b8:	eorpl	r0, r3, ip, lsl #6
   1a5bc:	rsbpl	pc, r8, r2, asr #4
   1a5c0:	strhtpl	r6, [r1], -r3
   1a5c4:	subne	pc, r8, r2, asr #4
   1a5c8:	eorpl	r6, r2, r1, ror r8
   1a5cc:	subne	pc, ip, #536870916	; 0x20000004
   1a5d0:	stmdbcs	r0, {r0, r1, r5, r7, ip, lr}
   1a5d4:	eorshi	pc, r7, #0
   1a5d8:	bpl	1979f0 <tcgetattr@plt+0x193920>
   1a5dc:	rscscs	pc, pc, #64, 4
   1a5e0:	beq	656a10 <tcgetattr@plt+0x652940>
   1a5e4:			; <UNDEFINED> instruction: 0xf7e94650
   1a5e8:			; <UNDEFINED> instruction: 0x4650ec3e
   1a5ec:			; <UNDEFINED> instruction: 0xf7e9217c
   1a5f0:	rsbsvs	lr, r0, lr, ror sl
   1a5f4:			; <UNDEFINED> instruction: 0xf0002800
   1a5f8:	vhsub.s8	d24, d2, d3
   1a5fc:	movwcs	r4, #600	; 0x258
   1a600:	mcrrne	0, 10, r5, r2, cr3
   1a604:	vqadd.s8	q11, q1, q9
   1a608:	andvc	r1, r3, r0, asr r2
   1a60c:	ldrdge	pc, [r4], -r6
   1a610:			; <UNDEFINED> instruction: 0xf8444650
   1a614:			; <UNDEFINED> instruction: 0xf7e9a002
   1a618:	vqdmulh.s<illegal width 8>	d30, d18, d22
   1a61c:	ldrbmi	r1, [r0], #-852	; 0xfffffcac
   1a620:	ldcvs	0, cr5, [r0, #-896]!	; 0xfffffc80
   1a624:			; <UNDEFINED> instruction: 0xf7f8b120
   1a628:	vpmin.s8	d31, d18, d13
   1a62c:	rscpl	r6, r0, r0, lsl r3
   1a630:			; <UNDEFINED> instruction: 0xf5046ab3
   1a634:	blcs	6eed0 <tcgetattr@plt+0x6ae00>
   1a638:			; <UNDEFINED> instruction: 0xf0006013
   1a63c:	blvs	cbacbc <tcgetattr@plt+0xcb6bec>
   1a640:	subne	pc, r8, r2, asr #12
   1a644:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   1a648:	cmpne	r4, r2, asr #12	; <UNPREDICTABLE>
   1a64c:	eorpl	r2, r2, r1, lsl #20
   1a650:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1a654:	rsbpl	r6, r3, fp, lsl r8
   1a658:	cmnhi	r1, r0	; <UNPREDICTABLE>
   1a65c:			; <UNDEFINED> instruction: 0xf6456bf1
   1a660:			; <UNDEFINED> instruction: 0xf6423258
   1a664:			; <UNDEFINED> instruction: 0xf504134d
   1a668:	strhcc	r4, [r4], #-12
   1a66c:	andcs	r5, r0, #161	; 0xa1
   1a670:	vshl.s8	<illegal reg q10.5>, q9, q8
   1a674:	blls	e3278 <tcgetattr@plt+0xdf1a8>
   1a678:			; <UNDEFINED> instruction: 0xf7e96819
   1a67c:	blls	55654 <tcgetattr@plt+0x51584>
   1a680:	andscs	r2, r8, #80, 2
   1a684:	cmplt	fp, fp, lsl r8
   1a688:	ldrsbcc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   1a68c:	ldrdeq	lr, [r2, -r3]!
   1a690:	eorcc	lr, r4, #3457024	; 0x34c000
   1a694:	bne	ff4a0ec0 <tcgetattr@plt+0xff49cdf0>
   1a698:	andcc	r3, r1, #1073741824	; 0x40000000
   1a69c:			; <UNDEFINED> instruction: 0x46206a73
   1a6a0:	blx	ffbd868c <tcgetattr@plt+0xffbd45bc>
   1a6a4:			; <UNDEFINED> instruction: 0xf0402800
   1a6a8:	ldfvsp	f0, [r3], #796	; 0x31c
   1a6ac:	eorvs	r4, r3, #32, 12	; 0x2000000
   1a6b0:	ldc2	7, cr15, [sl], #960	; 0x3c0
   1a6b4:	tstlt	r1, r1, ror sp
   1a6b8:			; <UNDEFINED> instruction: 0xf7f04620
   1a6bc:			; <UNDEFINED> instruction: 0xf8dffc49
   1a6c0:			; <UNDEFINED> instruction: 0xf8d92440
   1a6c4:	ldrbtmi	r3, [sl], #-0
   1a6c8:	bcs	34718 <tcgetattr@plt+0x30648>
   1a6cc:	blcs	10e7e8 <tcgetattr@plt+0x10a718>
   1a6d0:	orrshi	pc, pc, r0
   1a6d4:	andcs	r9, r9, #0, 22
   1a6d8:	strtne	pc, [r8], #-2271	; 0xfffff721
   1a6dc:			; <UNDEFINED> instruction: 0xf6454620
   1a6e0:			; <UNDEFINED> instruction: 0xf8df37b4
   1a6e4:	ldrbtmi	sl, [r9], #-1060	; 0xfffffbdc
   1a6e8:	ldrdlt	pc, [r0], -r3
   1a6ec:			; <UNDEFINED> instruction: 0xf982f7f2
   1a6f0:	cmpne	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
   1a6f4:	ldrbtmi	r5, [sl], #2273	; 0x8e1
   1a6f8:	tstls	r1, r8, lsl #12
   1a6fc:	bl	cd86a8 <tcgetattr@plt+0xcd45d8>
   1a700:	strmi	r9, [r2], -r1, lsl #18
   1a704:			; <UNDEFINED> instruction: 0xf7f24620
   1a708:			; <UNDEFINED> instruction: 0xf8dff975
   1a70c:	andcs	r1, r2, #0, 8
   1a710:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1a714:			; <UNDEFINED> instruction: 0xf96ef7f2
   1a718:	strtmi	r5, [r7], #-2531	; 0xfffff61d
   1a71c:	andcs	fp, r1, #-1073741788	; 0xc0000024
   1a720:			; <UNDEFINED> instruction: 0x46204651
   1a724:			; <UNDEFINED> instruction: 0xf966f7f2
   1a728:			; <UNDEFINED> instruction: 0x46086839
   1a72c:			; <UNDEFINED> instruction: 0xf7e99101
   1a730:	stmdbls	r1, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
   1a734:	strtmi	r4, [r0], -r2, lsl #12
   1a738:			; <UNDEFINED> instruction: 0xf95cf7f2
   1a73c:	svccc	0x0004f857
   1a740:	mvnle	r2, r0, lsl #22
   1a744:	andcs	r4, r2, #3964928	; 0x3c8000
   1a748:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1a74c:			; <UNDEFINED> instruction: 0xf952f7f2
   1a750:			; <UNDEFINED> instruction: 0xf8c39b00
   1a754:			; <UNDEFINED> instruction: 0xf8d9b000
   1a758:	blcs	a6760 <tcgetattr@plt+0xa2690>
   1a75c:	asrscc	pc, r5, #12	; <UNPREDICTABLE>
   1a760:	strcc	pc, [ip, r5, asr #12]!
   1a764:	andeq	pc, r0, #79	; 0x4f
   1a768:	strtvs	r5, [r2], r2, rrx
   1a76c:			; <UNDEFINED> instruction: 0xf00051e2
   1a770:	blcs	3acec <tcgetattr@plt+0x36c1c>
   1a774:	sbchi	pc, r9, r0
   1a778:	ldmdavs	r1, {r9, fp, ip, pc}
   1a77c:			; <UNDEFINED> instruction: 0xf8d1b121
   1a780:	smlattlt	sl, ip, r0, r2
   1a784:	rscscs	pc, r0, r1, asr #17
   1a788:	blcs	ed318 <tcgetattr@plt+0xe9248>
   1a78c:			; <UNDEFINED> instruction: 0xf858602c
   1a790:	ldmdavs	r0, {r1, sp}
   1a794:	eorvs	r6, r0, r4, lsl r0
   1a798:	cmphi	ip, r0	; <UNPREDICTABLE>
   1a79c:			; <UNDEFINED> instruction: 0xf6456a33
   1a7a0:	strhtpl	r4, [r3], ip
   1a7a4:			; <UNDEFINED> instruction: 0xf10007da
   1a7a8:			; <UNDEFINED> instruction: 0xf6458094
   1a7ac:			; <UNDEFINED> instruction: 0xf04f43c0
   1a7b0:	strdpl	r3, [r2], #47	; 0x2f	; <UNPREDICTABLE>
   1a7b4:	blcs	35688 <tcgetattr@plt+0x315b8>
   1a7b8:	addshi	pc, r9, r0, asr #32
   1a7bc:			; <UNDEFINED> instruction: 0xb10b6db3
   1a7c0:	teqcc	r8, r4, asr #17	; <UNPREDICTABLE>
   1a7c4:	strcs	r4, [r0, #-3028]	; 0xfffff42c
   1a7c8:	teqne	ip, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   1a7cc:	ldrbtmi	r2, [fp], #-1
   1a7d0:			; <UNDEFINED> instruction: 0xf8c44ad2
   1a7d4:			; <UNDEFINED> instruction: 0xf645310c
   1a7d8:	blmi	ff4681f0 <tcgetattr@plt+0xff464120>
   1a7dc:			; <UNDEFINED> instruction: 0xf8c4447a
   1a7e0:			; <UNDEFINED> instruction: 0xf8c410b4
   1a7e4:	ldrbtmi	r1, [fp], #-132	; 0xffffff7c
   1a7e8:	andcs	r6, r2, #59244544	; 0x3880000
   1a7ec:	adccc	pc, ip, r4, asr #17
   1a7f0:	orrpl	pc, sl, #4, 10	; 0x1000000
   1a7f4:	adcscs	pc, r8, r4, asr #17
   1a7f8:	sbcscc	pc, r0, r4, asr #17
   1a7fc:	addeq	pc, r8, r4, asr #17
   1a800:	rsbseq	pc, r8, r4, lsl #2
   1a804:	tstmi	r0, r4, asr #17	; <UNPREDICTABLE>
   1a808:	adcsmi	pc, r0, r4, asr #17
   1a80c:	addmi	pc, r0, r4, asr #17
   1a810:	tstpl	r8, r4, asr #17	; <UNPREDICTABLE>
   1a814:	blx	ad68a0 <tcgetattr@plt+0xad27d0>
   1a818:	adceq	pc, r8, r4, lsl #2
   1a81c:	blx	9d68a8 <tcgetattr@plt+0x9d27d8>
   1a820:	addcc	pc, ip, r5, asr #12
   1a824:			; <UNDEFINED> instruction: 0xf6425025
   1a828:	stmdapl	r0!, {r3, r6, ip}
   1a82c:			; <UNDEFINED> instruction: 0x41b6f504
   1a830:	bmi	fef26de8 <tcgetattr@plt+0xfef22d18>
   1a834:	adcmi	r5, r8, #1073741864	; 0x40000028
   1a838:			; <UNDEFINED> instruction: 0xf5044bbb
   1a83c:	ldrbtmi	r4, [sl], #-439	; 0xfffffe49
   1a840:	andvs	r4, sl, fp, ror r4
   1a844:	rscpl	pc, r8, r4, asr #17
   1a848:	ldrtcc	lr, [r7], #-2500	; 0xfffff63c
   1a84c:			; <UNDEFINED> instruction: 0xf642dd0f
   1a850:			; <UNDEFINED> instruction: 0xf1041344
   1a854:	stmiapl	r3!, {r3, r4, r6, r7, r9}^
   1a858:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
   1a85c:	andls	r4, r0, #16, 12	; 0x1000000
   1a860:			; <UNDEFINED> instruction: 0xf103fb01
   1a864:	blx	1cd68f2 <tcgetattr@plt+0x1cd2822>
   1a868:			; <UNDEFINED> instruction: 0xf0219800
   1a86c:	blmi	fec19070 <tcgetattr@plt+0xfec14fa0>
   1a870:	sbcsmi	pc, r8, #1879048196	; 0x70000004
   1a874:	mvnmi	pc, r7, asr #4
   1a878:	sbcsmi	pc, r4, r7, asr #4
   1a87c:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
   1a880:	strtmi	r5, [r0], -r3, lsr #32
   1a884:	adcpl	r5, r5, r5, rrx
   1a888:			; <UNDEFINED> instruction: 0xffd4f009
   1a88c:	movtne	pc, #54850	; 0xd642	; <UNPREDICTABLE>
   1a890:			; <UNDEFINED> instruction: 0xf0095ce0
   1a894:	qsub8mi	pc, r8, sp	; <UNPREDICTABLE>
   1a898:			; <UNDEFINED> instruction: 0xf7f12177
   1a89c:			; <UNDEFINED> instruction: 0x4628fb71
   1a8a0:			; <UNDEFINED> instruction: 0xf7f12157
   1a8a4:	strtmi	pc, [r9], -sp, ror #22
   1a8a8:			; <UNDEFINED> instruction: 0xf7f14628
   1a8ac:	bmi	fe859658 <tcgetattr@plt+0xfe855588>
   1a8b0:	ldrbtmi	r4, [sl], #-2952	; 0xfffff478
   1a8b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a8b8:	ldrbtcc	pc, [r4], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   1a8bc:			; <UNDEFINED> instruction: 0xf040405a
   1a8c0:	stmdals	r2, {r0, r2, r8, pc}
   1a8c4:	lfmmi	f7, 3, [ip, #-52]!	; 0xffffffcc
   1a8c8:	svchi	0x00f0e8bd
   1a8cc:	eorsvs	r2, r2, #0, 4
   1a8d0:			; <UNDEFINED> instruction: 0xf645e5fc
   1a8d4:	andcs	r4, r0, r0, asr #5
   1a8d8:	stmdbcs	r0, {r5, r7, ip, lr}
   1a8dc:	adchi	pc, r2, r0
   1a8e0:			; <UNDEFINED> instruction: 0xf0014620
   1a8e4:	blvs	fed18e20 <tcgetattr@plt+0xfed14d50>
   1a8e8:			; <UNDEFINED> instruction: 0xf43f2b00
   1a8ec:	ldmdbge	sp, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp, pc}
   1a8f0:	addvs	pc, r0, #1325400064	; 0x4f000000
   1a8f4:			; <UNDEFINED> instruction: 0xf7fe4620
   1a8f8:	ldrb	pc, [pc, -r1, ror #31]	; <UNPREDICTABLE>
   1a8fc:	vmla.i8	d25, d2, d0
   1a900:	stmdavs	sl, {r2, r3, r5, r6, r8, r9, ip, lr}
   1a904:	rscpl	r6, r2, r2, asr r8
   1a908:	blls	11422c <tcgetattr@plt+0x11015c>
   1a90c:	ldmvs	r1!, {r5, r9, sl, lr}
   1a910:			; <UNDEFINED> instruction: 0xf7fe681a
   1a914:	stmdacs	r0, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
   1a918:	vmla.f<illegal width 8>	d21, d16, d0[4]
   1a91c:			; <UNDEFINED> instruction: 0xf8d9808d
   1a920:	str	r3, [r9, -r0]!
   1a924:	bcs	349d4 <tcgetattr@plt+0x30904>
   1a928:	cfstrsge	mvf15, [r8, #252]!	; 0xfc
   1a92c:	andcs	r4, r0, r1, lsl #19
   1a930:			; <UNDEFINED> instruction: 0xf7ec4479
   1a934:			; <UNDEFINED> instruction: 0xf04ffb35
   1a938:	movwls	r3, #9215	; 0x23ff
   1a93c:	blmi	1fd4820 <tcgetattr@plt+0x1fd0750>
   1a940:	andgt	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1a944:	ldrdcc	pc, [r0], -ip
   1a948:			; <UNDEFINED> instruction: 0xf77f2b00
   1a94c:			; <UNDEFINED> instruction: 0xf504ae87
   1a950:			; <UNDEFINED> instruction: 0xf04f5015
   1a954:	eorscc	r0, ip, r0, lsl #29
   1a958:	rscsne	r6, sl, r1, lsl #16
   1a95c:	movweq	pc, #28679	; 0x7007	; <UNPREDICTABLE>
   1a960:	blx	13a856c <tcgetattr@plt+0x13a449c>
   1a964:			; <UNDEFINED> instruction: 0xf811f303
   1a968:	b	1102978 <tcgetattr@plt+0x10fe8a8>
   1a96c:	strpl	r0, [fp], #778	; 0x30a
   1a970:	ldrdcc	pc, [r0], -ip
   1a974:	sfmle	f4, 2, [pc], #748	; 1ac68 <tcgetattr@plt+0x16b98>
   1a978:	blmi	1c14340 <tcgetattr@plt+0x1c10270>
   1a97c:	andgt	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1a980:	ldrdcc	pc, [r0], -ip
   1a984:			; <UNDEFINED> instruction: 0xf77f2b00
   1a988:			; <UNDEFINED> instruction: 0xf504ae5a
   1a98c:	andcs	r5, r0, #90112	; 0x16000
   1a990:	cdpeq	0, 8, cr15, cr0, cr15, {2}
   1a994:	ldrdeq	pc, [r0], -sl
   1a998:			; <UNDEFINED> instruction: 0xf00210d1
   1a99c:	andcc	r0, r1, #469762048	; 0x1c000000
   1a9a0:	vpmax.u8	<illegal reg q7.5>, <illegal reg q1.5>, q7
   1a9a4:	andlt	pc, r1, r0, lsl r8	; <UNPREDICTABLE>
   1a9a8:	movweq	lr, #47683	; 0xba43
   1a9ac:			; <UNDEFINED> instruction: 0xf8dc5443
   1a9b0:	addsmi	r3, r3, #0
   1a9b4:	strb	sp, [r2], -lr, ror #25
   1a9b8:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   1a9bc:	bvs	c855d8 <tcgetattr@plt+0xc81508>
   1a9c0:	strbmi	r4, [sl], -r0, lsr #12
   1a9c4:			; <UNDEFINED> instruction: 0xf7ff9303
   1a9c8:			; <UNDEFINED> instruction: 0xf1b0f825
   1a9cc:	blle	1a9d1d4 <tcgetattr@plt+0x1a99104>
   1a9d0:	ldrdcc	pc, [r0], -r9
   1a9d4:	svclt	0x00082b03
   1a9d8:	bcc	16b1c <tcgetattr@plt+0x12a4c>
   1a9dc:	blmi	1053f84 <tcgetattr@plt+0x104feb4>
   1a9e0:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1a9e4:	stmdblt	r8, {r3, r4, r5, fp, sp, lr}
   1a9e8:	eorsvs	r2, r8, r4, rrx
   1a9ec:			; <UNDEFINED> instruction: 0xf7e82104
   1a9f0:	eorvs	lr, r8, r2, asr pc
   1a9f4:	blmi	1493e88 <tcgetattr@plt+0x148fdb8>
   1a9f8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1a9fc:	str	r6, [lr, #2073]!	; 0x819
   1aa00:	subsne	pc, r4, #536870916	; 0x20000004
   1aa04:	cmpne	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
   1aa08:	andge	pc, r2, r4, asr #16
   1aa0c:	andge	pc, r3, r4, asr #16
   1aa10:			; <UNDEFINED> instruction: 0xf645e607
   1aa14:			; <UNDEFINED> instruction: 0xf64530b0
   1aa18:	andcs	r3, r0, #172, 2	; 0x2b
   1aa1c:	strtvs	r5, [r2], r2, lsr #32
   1aa20:	strt	r5, [r9], r2, rrx
   1aa24:			; <UNDEFINED> instruction: 0xf57f079b
   1aa28:	ldrb	sl, [r9, -r5, asr #29]
   1aa2c:			; <UNDEFINED> instruction: 0xf0214620
   1aa30:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   1aa34:	svcge	0x0073f43f
   1aa38:			; <UNDEFINED> instruction: 0xf04f4620
   1aa3c:	movwls	r3, #9215	; 0x23ff
   1aa40:	blx	ffb58a46 <tcgetattr@plt+0xffb54976>
   1aa44:	ldmvs	r3!, {r0, r1, r4, r5, r8, r9, sl, sp, lr, pc}
   1aa48:			; <UNDEFINED> instruction: 0xf7f86818
   1aa4c:			; <UNDEFINED> instruction: 0x4601f97d
   1aa50:	strb	r6, [r1, #112]	; 0x70
   1aa54:			; <UNDEFINED> instruction: 0xf0094620
   1aa58:			; <UNDEFINED> instruction: 0xf642feed
   1aa5c:	stclpl	3, cr1, [r0], #308	; 0x134
   1aa60:			; <UNDEFINED> instruction: 0xff16f009
   1aa64:	andcs	r2, r0, r7, ror r1
   1aa68:	blx	fe2d8a34 <tcgetattr@plt+0xfe2d4964>
   1aa6c:	andcs	r2, r0, r7, asr r1
   1aa70:	blx	fe1d8a3c <tcgetattr@plt+0xfe1d496c>
   1aa74:	strmi	r2, [r8], -r0, lsl #2
   1aa78:	blx	fe0d8a44 <tcgetattr@plt+0xfe0d4974>
   1aa7c:			; <UNDEFINED> instruction: 0x4607e717
   1aa80:			; <UNDEFINED> instruction: 0x4620e53c
   1aa84:	mvnscc	pc, #79	; 0x4f
   1aa88:			; <UNDEFINED> instruction: 0xf7e89302
   1aa8c:	uadd8mi	lr, r0, r4
   1aa90:	b	ffed8a3c <tcgetattr@plt+0xffed496c>
   1aa94:	stmdbmi	fp!, {r1, r3, r5, r8, r9, fp, lr}
   1aa98:			; <UNDEFINED> instruction: 0xf8582000
   1aa9c:	ldrbtmi	r2, [r9], #-3
   1aaa0:	blx	1fd8a58 <tcgetattr@plt+0x1fd4988>
   1aaa4:			; <UNDEFINED> instruction: 0xf04fe703
   1aaa8:	movwls	r3, #9215	; 0x23ff
   1aaac:			; <UNDEFINED> instruction: 0x4650e6ff
   1aab0:	mvnscc	pc, #79	; 0x4f
   1aab4:			; <UNDEFINED> instruction: 0xf7e99302
   1aab8:	blmi	895660 <tcgetattr@plt+0x891590>
   1aabc:	stmdbmi	r2!, {r5, r9, sl, lr}
   1aac0:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1aac4:			; <UNDEFINED> instruction: 0xf7ec4479
   1aac8:	ldrbt	pc, [r0], fp, ror #20	; <UNPREDICTABLE>
   1aacc:	svc	0x00f6f7e8
   1aad0:	andeq	lr, r3, ip, lsr r6
   1aad4:	andeq	r0, r0, r0, asr #6
   1aad8:	andeq	lr, r3, ip, lsl r6
   1aadc:	andeq	r0, r0, r4, lsl #9
   1aae0:	andeq	r0, r0, r8, asr #5
   1aae4:	muleq	r3, r2, r4
   1aae8:	strdeq	r7, [r2], -r2
   1aaec:	andeq	r7, r2, r0, ror #30
   1aaf0:	andeq	r0, r0, ip, ror #6
   1aaf4:	andeq	r0, r0, r8, ror #6
   1aaf8:			; <UNDEFINED> instruction: 0x0003f3b8
   1aafc:			; <UNDEFINED> instruction: 0x000003b0
   1ab00:	andeq	r6, r4, lr, lsl #9
   1ab04:	andeq	r7, r2, r2, lsr #27
   1ab08:	andeq	r7, r2, sl, ror #14
   1ab0c:	andeq	r7, r2, r2, lsl #27
   1ab10:	andeq	r5, r2, r6, lsr #25
   1ab14:	andeq	r0, r0, ip, lsr r4
   1ab18:			; <UNDEFINED> instruction: 0xfffff92b
   1ab1c:	muleq	r0, r1, r9
   1ab20:			; <UNDEFINED> instruction: 0xffffe863
   1ab24:			; <UNDEFINED> instruction: 0xffffe64b
   1ab28:			; <UNDEFINED> instruction: 0xffffe5a1
   1ab2c:			; <UNDEFINED> instruction: 0xffffe5fb
   1ab30:	muleq	r3, r2, r1
   1ab34:	andeq	r7, r2, ip, lsl ip
   1ab38:			; <UNDEFINED> instruction: 0x000003b8
   1ab3c:	muleq	r0, r0, r3
   1ab40:	andeq	r0, r0, r4, lsr #7
   1ab44:	andeq	r7, r2, r6, lsr #27
   1ab48:	andeq	r7, r2, r0, lsl #27
   1ab4c:	blmi	ffa2d6f0 <tcgetattr@plt+0xffa29620>
   1ab50:	push	{r1, r3, r4, r5, r6, sl, lr}
   1ab54:	strdlt	r4, [r6], r0
   1ab58:			; <UNDEFINED> instruction: 0x460758d3
   1ab5c:	orrshi	pc, r4, #14614528	; 0xdf0000
   1ab60:	movwls	r6, #22555	; 0x581b
   1ab64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ab68:	ldrbtmi	r4, [r8], #3043	; 0xbe3
   1ab6c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1ab70:	blcs	34be4 <tcgetattr@plt+0x30b14>
   1ab74:	cmphi	r5, r0	; <UNPREDICTABLE>
   1ab78:			; <UNDEFINED> instruction: 0xf8584be0
   1ab7c:	ldmdavs	lr, {r0, r1, ip, sp}
   1ab80:			; <UNDEFINED> instruction: 0xf0002e00
   1ab84:	ldmdavs	ip!, {r1, r7, r8, pc}
   1ab88:	stccs	14, cr6, [r0], {176}	; 0xb0
   1ab8c:	cmphi	pc, r0	; <UNPREDICTABLE>
   1ab90:			; <UNDEFINED> instruction: 0xf0402800
   1ab94:			; <UNDEFINED> instruction: 0xf8d6815f
   1ab98:	blcs	27090 <tcgetattr@plt+0x22fc0>
   1ab9c:	msrhi	(UNDEF: 100), r0
   1aba0:	cmnvs	r0, r1, asr #4	; <UNPREDICTABLE>
   1aba4:			; <UNDEFINED> instruction: 0xf7e82001
   1aba8:			; <UNDEFINED> instruction: 0x4605ee76
   1abac:			; <UNDEFINED> instruction: 0xf0002800
   1abb0:	stmdavc	r1!, {r0, r4, r7, r8, pc}
   1abb4:	tstle	r3, r0, lsr #18
   1abb8:	svcne	0x0001f814
   1abbc:	rscsle	r2, fp, r0, lsr #18
   1abc0:	msreq	CPSR_c, #1073741864	; 0x40000028
   1abc4:	blcs	687738 <tcgetattr@plt+0x683668>
   1abc8:	mrshi	pc, R8_usr	; <UNPREDICTABLE>
   1abcc:	andeq	pc, r1, r2, asr #4
   1abd0:	andcs	pc, r0, r0, asr #5
   1abd4:	vpmax.u8	d15, d3, d16
   1abd8:			; <UNDEFINED> instruction: 0xf14007da
   1abdc:			; <UNDEFINED> instruction: 0x46228159
   1abe0:	svcne	0x0001f812
   1abe4:	msreq	CPSR_c, #1073741864	; 0x40000028
   1abe8:	blcs	68775c <tcgetattr@plt+0x68368c>
   1abec:	rscshi	pc, r9, r0, asr #4
   1abf0:			; <UNDEFINED> instruction: 0xf000297c
   1abf4:	stmdbcs	r0, {r1, r2, r8, pc}
   1abf8:	adcmi	fp, r2, #24, 30	; 0x60
   1abfc:			; <UNDEFINED> instruction: 0xf04fbf8c
   1ac00:			; <UNDEFINED> instruction: 0xf04f0c01
   1ac04:			; <UNDEFINED> instruction: 0xf2400c00
   1ac08:	ldrmi	r8, [r0], -r7, asr #2
   1ac0c:	ldmdavc	r1, {r0, r9, fp, ip, sp}
   1ac10:	stmdbcs	lr!, {r0, r1, r4, r9, sl, lr}
   1ac14:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
   1ac18:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
   1ac1c:	stceq	0, cr15, [r0], {79}	; 0x4f
   1ac20:	andcs	r6, r0, fp, lsr r0
   1ac24:	beq	116d68 <tcgetattr@plt+0x112c98>
   1ac28:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1ac2c:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1ac30:	msreq	SPSR_fs, r5, lsl #2
   1ac34:	adcmi	r9, r3, #-2147483648	; 0x80000000
   1ac38:			; <UNDEFINED> instruction: 0xf814bf8c
   1ac3c:	eorcs	r2, lr, #1024	; 0x400
   1ac40:			; <UNDEFINED> instruction: 0xf8dd700a
   1ac44:			; <UNDEFINED> instruction: 0xf10ee008
   1ac48:	tstls	r2, r1, lsl #2
   1ac4c:	mulcs	r0, lr, r8
   1ac50:			; <UNDEFINED> instruction: 0xf0002a3a
   1ac54:	vqadd.s8	q4, q8, q0
   1ac58:	bcs	87af88 <tcgetattr@plt+0x876eb8>
   1ac5c:	blx	24a874 <tcgetattr@plt+0x2467a4>
   1ac60:	b	1357468 <tcgetattr@plt+0x1353398>
   1ac64:	andle	r0, r5, r2, lsl #24
   1ac68:	tstle	r3, lr, lsr #20
   1ac6c:	vpmax.s8	d15, d0, d9
   1ac70:			; <UNDEFINED> instruction: 0x0c02ea4c
   1ac74:	stmdacs	r6, {r1, ip, sp}
   1ac78:			; <UNDEFINED> instruction: 0xf41cd1dd
   1ac7c:	andle	r5, pc, r0, lsl #31
   1ac80:	movweq	pc, #12300	; 0x300c	; <UNPREDICTABLE>
   1ac84:	andeq	pc, r2, #-2147483645	; 0x80000003
   1ac88:	rsbscs	r9, ip, #536870912	; 0x20000000
   1ac8c:	andcs	pc, r1, lr, lsl #17
   1ac90:	stmdbls	r2, {r0, r8, r9, fp, sp}
   1ac94:			; <UNDEFINED> instruction: 0xf08cbf02
   1ac98:			; <UNDEFINED> instruction: 0x23210c03
   1ac9c:	rsbcc	pc, ip, r5, lsl #17
   1aca0:			; <UNDEFINED> instruction: 0xf04f1c4b
   1aca4:	movwls	r0, #11808	; 0x2e20
   1aca8:	svceq	0x0002f01c
   1acac:	and	pc, r0, r1, lsl #17
   1acb0:			; <UNDEFINED> instruction: 0xf44cbf08
   1acb4:	ldmdavs	fp!, {r7, sl, fp, ip, lr}
   1acb8:	teqvc	pc, pc, asr #8	; <UNPREDICTABLE>
   1acbc:	andgt	pc, r0, r5, asr #17
   1acc0:	strhlt	r4, [fp, #108]!	; 0x6c
   1acc4:	orrlt	r7, r2, sl, lsl r8
   1acc8:			; <UNDEFINED> instruction: 0xf1012900
   1accc:	sfmle	f3, 4, [r2], {255}	; 0xff
   1acd0:	bcc	92d00 <tcgetattr@plt+0x8ec30>
   1acd4:	stmdbls	r2, {r2, r4, r8, r9, ip, lr, pc}
   1acd8:	andls	r1, r2, r8, asr #24
   1acdc:	blmi	98d30 <tcgetattr@plt+0x94c60>
   1ace0:	ldmdavc	r9, {r2, r3, ip, sp, lr}
   1ace4:	mvnsle	r2, r0, lsl #18
   1ace8:	stmdbcs	r0, {r0, r4, r9, sl, lr}
   1acec:	vstrle	s18, [r8, #-8]
   1acf0:	movwls	r1, #11347	; 0x2c53
   1acf4:	and	pc, r0, r2, lsl #17
   1acf8:	svccc	0x0004f85c
   1acfc:	mvnle	r2, r0, lsl #22
   1ad00:			; <UNDEFINED> instruction: 0xf04f9a02
   1ad04:	cdpne	8, 5, cr0, cr3, cr0, {0}
   1ad08:	movwls	r4, #9793	; 0x2641
   1ad0c:			; <UNDEFINED> instruction: 0xf8024638
   1ad10:	blge	bdd1c <tcgetattr@plt+0xb9c4c>
   1ad14:			; <UNDEFINED> instruction: 0xf7feaa03
   1ad18:	strbmi	pc, [r0, #-3709]	; 0xfffff183	; <UNPREDICTABLE>
   1ad1c:	adcvs	r4, r8, r4, lsl #12
   1ad20:	adcshi	pc, ip, r0, asr #5
   1ad24:			; <UNDEFINED> instruction: 0xf5059902
   1ad28:	vqadd.s8	<illegal reg q11.5>, q0, <illegal reg q5.5>
   1ad2c:			; <UNDEFINED> instruction: 0xf7e922ff
   1ad30:	blls	114fa0 <tcgetattr@plt+0x110ed0>
   1ad34:	blcs	34810 <tcgetattr@plt+0x30740>
   1ad38:	adcshi	pc, r6, r0, asr #32
   1ad3c:	ldrbeq	r6, [fp, fp, lsr #16]
   1ad40:	bge	1502ec <tcgetattr@plt+0x14c21c>
   1ad44:	vmax.s8	d20, d5, d16
   1ad48:	movwcs	r4, #288	; 0x120
   1ad4c:	movwls	r9, #16897	; 0x4201
   1ad50:	svc	0x003ef7e8
   1ad54:	stmdacs	r0, {r0, r9, fp, ip, pc}
   1ad58:	addhi	pc, sp, r0, asr #32
   1ad5c:	ldmdavs	r3!, {r0, r3, r5, fp, sp, lr}^
   1ad60:	andeq	pc, r1, r1
   1ad64:	rsble	r4, r8, r3, lsl #6
   1ad68:			; <UNDEFINED> instruction: 0xf50568a8
   1ad6c:	movwcc	r5, #50099	; 0xc3b3
   1ad70:	strbtvs	r4, [fp], -r3, ror #20
   1ad74:	svceq	0x0014f011
   1ad78:	ldrbtmi	r4, [sl], #-2914	; 0xfffff49e
   1ad7c:	ldrbtmi	r6, [fp], #-1134	; 0xfffffb92
   1ad80:	strtvs	r6, [fp], #-298	; 0xfffffed6
   1ad84:	andeq	pc, r1, #79	; 0x4f
   1ad88:	movweq	pc, #8271	; 0x204f	; <UNPREDICTABLE>
   1ad8c:	strtvs	r6, [r8], #366	; 0x16e
   1ad90:	mvnvs	r6, r8, lsr #3
   1ad94:	teqle	r9, fp, ror #9
   1ad98:	eorseq	pc, ip, r5, lsl #2
   1ad9c:			; <UNDEFINED> instruction: 0xff66f020
   1ada0:	ldrtmi	r9, [r9], -r2, lsl #20
   1ada4:			; <UNDEFINED> instruction: 0xf7fe4630
   1ada8:	stmdacs	r0, {r0, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   1adac:	rsbvs	r4, r8, r4, lsl #12
   1adb0:	bmi	1591aa8 <tcgetattr@plt+0x158d9d8>
   1adb4:	ldrbtmi	r4, [sl], #-2894	; 0xfffff4b2
   1adb8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1adbc:	subsmi	r9, sl, r5, lsl #22
   1adc0:	addshi	pc, r2, r0, asr #32
   1adc4:	andlt	r4, r6, r0, lsr #12
   1adc8:			; <UNDEFINED> instruction: 0x87f0e8bd
   1adcc:	ldmdbcs	ip!, {r0, r1, r5, r9, sl, lr}^
   1add0:			; <UNDEFINED> instruction: 0xf04fbf18
   1add4:	andsle	r0, r3, r0, lsl #24
   1add8:			; <UNDEFINED> instruction: 0xf47f2900
   1addc:	strcc	sl, [r4, -r1, lsr #30]
   1ade0:	blx	854a64 <tcgetattr@plt+0x850994>
   1ade4:	ldrbeq	pc, [fp, r3, lsl #6]	; <UNPREDICTABLE>
   1ade8:	mrcge	5, 7, APSR_nzcv, cr10, cr15, {1}
   1adec:	bcs	1f54a00 <tcgetattr@plt+0x1f50930>
   1adf0:	svcge	0x0040f47f
   1adf4:	blx	2d4ae4 <tcgetattr@plt+0x2d0a14>
   1adf8:	b	1357600 <tcgetattr@plt+0x1353530>
   1adfc:	ldr	r0, [r9, -r2, lsl #24]!
   1ae00:	ldmdavc	r1, {r1, r3, r4, r9, sl, lr}^
   1ae04:			; <UNDEFINED> instruction: 0xf44f1c53
   1ae08:	strb	r5, [r5, r0, lsl #25]!
   1ae0c:	andeq	pc, ip, r5, lsl #2
   1ae10:			; <UNDEFINED> instruction: 0xff2cf020
   1ae14:			; <UNDEFINED> instruction: 0xf106e7c0
   1ae18:			; <UNDEFINED> instruction: 0xf0200078
   1ae1c:	stmiavs	ip!, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1ae20:	blmi	ed4c64 <tcgetattr@plt+0xed0b94>
   1ae24:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1ae28:	ssat	r6, #10, lr, lsl #16
   1ae2c:			; <UNDEFINED> instruction: 0xf7ff4630
   1ae30:			; <UNDEFINED> instruction: 0xe7bef97d
   1ae34:	strmi	r7, [r3], -r1, lsl #16
   1ae38:			; <UNDEFINED> instruction: 0xf8d6e7c9
   1ae3c:	vand	d16, d5, d28
   1ae40:			; <UNDEFINED> instruction: 0xf7e84120
   1ae44:	stmdacs	r0, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
   1ae48:	stmdavs	r9!, {r0, r3, r4, r5, r8, ip, lr, pc}
   1ae4c:	bmi	c54c84 <tcgetattr@plt+0xc50bb4>
   1ae50:	tstlt	r8, sl, ror r4
   1ae54:	rsbeq	pc, ip, #0, 2
   1ae58:	andcs	r4, r0, lr, lsr #18
   1ae5c:	ldrbtcc	pc, [pc], #79	; 1ae64 <tcgetattr@plt+0x16d94>	; <UNPREDICTABLE>
   1ae60:			; <UNDEFINED> instruction: 0xf7ec4479
   1ae64:			; <UNDEFINED> instruction: 0xe7a4f89d
   1ae68:			; <UNDEFINED> instruction: 0xf04f492b
   1ae6c:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   1ae70:			; <UNDEFINED> instruction: 0xf896f7ec
   1ae74:			; <UNDEFINED> instruction: 0xf7e8e79d
   1ae78:	stmdbmi	r8!, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   1ae7c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   1ae80:			; <UNDEFINED> instruction: 0xf88ef7ec
   1ae84:			; <UNDEFINED> instruction: 0xf7ff4630
   1ae88:			; <UNDEFINED> instruction: 0xf04ff951
   1ae8c:			; <UNDEFINED> instruction: 0xe79034ff
   1ae90:			; <UNDEFINED> instruction: 0xf04f4623
   1ae94:	strb	r0, [r3], r0, lsl #24
   1ae98:			; <UNDEFINED> instruction: 0xe79d4613
   1ae9c:			; <UNDEFINED> instruction: 0xf04f4628
   1aea0:			; <UNDEFINED> instruction: 0xf7e834ff
   1aea4:	str	lr, [r4, r8, lsl #27]
   1aea8:			; <UNDEFINED> instruction: 0xf04f4630
   1aeac:			; <UNDEFINED> instruction: 0xf7ff34ff
   1aeb0:	ldmdbmi	fp, {r0, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
   1aeb4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   1aeb8:			; <UNDEFINED> instruction: 0xf872f7ec
   1aebc:			; <UNDEFINED> instruction: 0xf7e8e779
   1aec0:	ldmdbmi	r8, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   1aec4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   1aec8:			; <UNDEFINED> instruction: 0xf86af7ec
   1aecc:			; <UNDEFINED> instruction: 0xf7ff4630
   1aed0:	ldrb	pc, [sl, sp, lsr #18]	; <UNPREDICTABLE>
   1aed4:			; <UNDEFINED> instruction: 0xf04f4b14
   1aed8:	ldmdbmi	r4, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
   1aedc:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1aee0:			; <UNDEFINED> instruction: 0xf7ec4479
   1aee4:			; <UNDEFINED> instruction: 0xe764f85d
   1aee8:	stcl	7, cr15, [r8, #928]!	; 0x3a0
   1aeec:	strdeq	sp, [r3], -r4
   1aef0:	andeq	r0, r0, r0, asr #6
   1aef4:	ldrdeq	sp, [r3], -sl
   1aef8:	andeq	r0, r0, r8, ror #6
   1aefc:	andeq	r0, r0, ip, ror #6
   1af00:			; <UNDEFINED> instruction: 0x000001b3
   1af04:			; <UNDEFINED> instruction: 0xffffe19f
   1af08:	andeq	sp, r3, lr, lsl #25
   1af0c:	andeq	r0, r0, ip, lsr r4
   1af10:	andeq	r7, r2, r0, lsl r7
   1af14:	andeq	r7, r2, r8, lsl #14
   1af18:	andeq	r7, r2, lr, lsl #14
   1af1c:	andeq	r7, r2, r0, asr #14
   1af20:	ldrdeq	r7, [r2], -lr
   1af24:	andeq	r7, r2, ip, ror #12
   1af28:	andeq	r0, r0, r4, lsr #7
   1af2c:	andeq	r7, r2, r4, ror #18
   1af30:			; <UNDEFINED> instruction: 0x4605b5f0
   1af34:	strmi	r4, [ip], -r5, asr #16
   1af38:			; <UNDEFINED> instruction: 0xf5ad6e8b
   1af3c:	stmdbmi	r4, {r7, r8, sl, fp, ip, lr}^
   1af40:	addlt	r4, r5, r8, ror r4
   1af44:	addpl	pc, r0, #54525952	; 0x3400000
   1af48:	stmdapl	r1, {r0, r1, r3, r4, fp, sp, lr}^
   1af4c:	stmdavs	r9, {r2, r3, r9, ip, sp}
   1af50:			; <UNDEFINED> instruction: 0xf04f6011
   1af54:			; <UNDEFINED> instruction: 0xf0030100
   1af58:	bcs	31b790 <tcgetattr@plt+0x3176c0>
   1af5c:			; <UNDEFINED> instruction: 0xf003d02d
   1af60:	blcs	c1bc28 <tcgetattr@plt+0xc17b58>
   1af64:	smladcs	r0, ip, pc, fp	; <UNPREDICTABLE>
   1af68:	strpl	pc, [r0], pc, asr #8
   1af6c:	stmiavs	r0!, {r0, r2, r5, ip, lr, pc}^
   1af70:			; <UNDEFINED> instruction: 0xf105b138
   1af74:			; <UNDEFINED> instruction: 0xf105022c
   1af78:			; <UNDEFINED> instruction: 0xf7fd0128
   1af7c:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1af80:	mcrvs	1, 3, sp, cr3, cr0, {1}
   1af84:	bvs	feac9cb8 <tcgetattr@plt+0xfeac5be8>
   1af88:	stmib	r5, {r1, r3, r8, ip, sp, pc}^
   1af8c:	vcgt.s8	d19, d2, d10
   1af90:	stmiapl	r2!, {r2, r6, r8, r9, ip}^
   1af94:	cmple	lr, r0, lsl #20
   1af98:	stmiavs	r8!, {r0, r1, r8, fp, sp, pc}^
   1af9c:	vst1.8	{d20-d22}, [pc :256], r2
   1afa0:	smlabbls	r1, r0, r3, r5
   1afa4:	ldcl	7, cr15, [lr], {232}	; 0xe8
   1afa8:	vmlane.f16	s18, s10, s2	; <UNPREDICTABLE>
   1afac:	bllt	1212494 <tcgetattr@plt+0x120e3c4>
   1afb0:	strtmi	r4, [r0], -sl, lsr #12
   1afb4:	ldc2	7, cr15, [lr, #-964]	; 0xfffffc3c
   1afb8:			; <UNDEFINED> instruction: 0xf504e014
   1afbc:	ldmdavs	lr, {r1, r3, r7, r8, r9, ip, lr}
   1afc0:	strpl	pc, [r0], r6, asr #11
   1afc4:	svclt	0x00c82e00
   1afc8:	ldclle	7, cr2, [r0], {1}
   1afcc:	rscvs	r4, fp, #135168	; 0x21000
   1afd0:			; <UNDEFINED> instruction: 0x4613447a
   1afd4:	adcvs	r3, fp, #104, 6	; 0xa0000001
   1afd8:	blmi	812ff0 <tcgetattr@plt+0x80ef20>
   1afdc:	ldrbtmi	r3, [fp], #-1124	; 0xfffffb9c
   1afe0:	strcc	lr, [sl], #-2501	; 0xfffff63b
   1afe4:			; <UNDEFINED> instruction: 0xf50d491d
   1afe8:	bmi	66fdf0 <tcgetattr@plt+0x66bd20>
   1afec:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   1aff0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1aff4:	subsmi	r6, r1, sl, lsl r8
   1aff8:			; <UNDEFINED> instruction: 0xf50dd126
   1affc:	andlt	r5, r5, r0, lsl #27
   1b000:			; <UNDEFINED> instruction: 0xf504bdf0
   1b004:			; <UNDEFINED> instruction: 0xf504568a
   1b008:	strtmi	r7, [sl], -r0, lsr #1
   1b00c:	ldmdavs	r3!, {r0, r8, ip, pc}
   1b010:			; <UNDEFINED> instruction: 0xf7e84418
   1b014:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
   1b018:	strtmi	r9, [fp], #-2305	; 0xfffff6ff
   1b01c:			; <UNDEFINED> instruction: 0xe7c76033
   1b020:	cdp	7, 14, cr15, cr0, cr8, {7}
   1b024:	blcs	2f5038 <tcgetattr@plt+0x2f0f68>
   1b028:	blcs	14ac90 <tcgetattr@plt+0x146bc0>
   1b02c:			; <UNDEFINED> instruction: 0x4620d0da
   1b030:			; <UNDEFINED> instruction: 0xf87cf7ff
   1b034:			; <UNDEFINED> instruction: 0xf504e7d6
   1b038:	andcs	r5, r0, sl, lsl #3
   1b03c:	rscpl	r3, r0, r4, lsl #2
   1b040:			; <UNDEFINED> instruction: 0xf7f14620
   1b044:			; <UNDEFINED> instruction: 0xe7cdfcd7
   1b048:	ldc	7, cr15, [r8, #-928]!	; 0xfffffc60
   1b04c:	andeq	sp, r3, r4, lsl #22
   1b050:	andeq	r0, r0, r0, asr #6
   1b054:	muleq	r3, ip, r8
   1b058:	andeq	lr, r3, lr, lsl #17
   1b05c:	andeq	sp, r3, r6, asr sl
   1b060:	msrpl	SPSR_f, #536870916	; 0x20000004
   1b064:	blmi	4b1394 <tcgetattr@plt+0x4ad2c4>
   1b068:	ldrbtmi	r2, [fp], #-2561	; 0xfffff5ff
   1b06c:	andcs	sp, r1, #2
   1b070:			; <UNDEFINED> instruction: 0x47704610
   1b074:	vqshl.s8	d27, d16, d2
   1b078:	stmdavs	r5, {r2, r3, r5, r6, sl, ip, lr}^
   1b07c:	adcmi	r5, ip, #12, 18	; 0x30000
   1b080:	ldrmi	sp, [r0], -r2
   1b084:			; <UNDEFINED> instruction: 0x4770bc30
   1b088:	ldmdbpl	fp, {r1, r3, sl, fp, lr}
   1b08c:	cmplt	fp, fp, lsl r8
   1b090:	smlalsle	r4, fp, r8, r2
   1b094:	ldrdmi	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   1b098:	mvnsle	r4, ip, lsl #5
   1b09c:	adcmi	r6, r5, #92, 16	; 0x5c0000
   1b0a0:			; <UNDEFINED> instruction: 0xe7eed1f4
   1b0a4:	vcgt.s8	d18, d2, d0
   1b0a8:	ldrmi	r5, [sl], -ip, rrx
   1b0ac:	strb	r5, [r8, fp]!
   1b0b0:	ldrdeq	sp, [r3], -sl
   1b0b4:	andeq	r0, r0, ip, ror r5
   1b0b8:	vqrshl.s8	d27, d24, d2
   1b0bc:	strmi	r5, [ip], -r8, ror #6
   1b0c0:	stmdbcs	r1, {r0, r3, r6, r7, fp, ip, lr}
   1b0c4:	andcs	sp, r1, r1
   1b0c8:			; <UNDEFINED> instruction: 0x4605bd38
   1b0cc:	stmdavs	r0, {r1, r5, r9, sl, lr}^
   1b0d0:			; <UNDEFINED> instruction: 0xfff6f01c
   1b0d4:	mvnsle	r2, r0, lsl #16
   1b0d8:	msrpl	SPSR_fs, #536870916	; 0x20000004
   1b0dc:	bcs	3146c <tcgetattr@plt+0x2d39c>
   1b0e0:	stmdavs	sl!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
   1b0e4:	ldclt	0, cr5, [r8, #-904]!	; 0xfffffc78
   1b0e8:	mvnsmi	lr, #737280	; 0xb4000
   1b0ec:	blmi	76c924 <tcgetattr@plt+0x768854>
   1b0f0:	bmi	7ae96c <tcgetattr@plt+0x7aa89c>
   1b0f4:	ldmibpl	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
   1b0f8:			; <UNDEFINED> instruction: 0xf8d6589f
   1b0fc:			; <UNDEFINED> instruction: 0xf8d79000
   1b100:			; <UNDEFINED> instruction: 0xb1a88000
   1b104:	strmi	r6, [r5], -r3, lsl #28
   1b108:	bvs	6c75fc <tcgetattr@plt+0x6c352c>
   1b10c:	strbmi	fp, [r3, #-298]	; 0xfffffed6
   1b110:	ldrmi	fp, [r0], r8, lsl #30
   1b114:			; <UNDEFINED> instruction: 0xf01e603b
   1b118:	vmax.f32	d31, d6, d19
   1b11c:	vhsub.s8	<illegal reg q8.5>, q3, q4
   1b120:	tstcs	r0, r4, asr #6
   1b124:	andeq	pc, ip, r5, lsl #2
   1b128:	rscpl	r5, r9, r9, lsr #1
   1b12c:	stc2	0, cr15, [lr, #-120]	; 0xffffff88
   1b130:			; <UNDEFINED> instruction: 0xf8d4b194
   1b134:			; <UNDEFINED> instruction: 0xf64100ec
   1b138:	movwcs	r1, #728	; 0x2d8
   1b13c:	vhadd.s8	d21, d17, d19
   1b140:	eorsvs	r2, r4, ip, lsl #5
   1b144:	vhadd.s8	d21, d17, d19
   1b148:	adcpl	r2, r3, r8, lsl #5
   1b14c:			; <UNDEFINED> instruction: 0xf642b110
   1b150:	stclpl	3, cr1, [r0], {77}	; 0x4d
   1b154:	blx	fe757182 <tcgetattr@plt+0xfe7530b2>
   1b158:	andls	pc, r0, r6, asr #17
   1b15c:	andhi	pc, r0, r7, asr #17
   1b160:	mvnshi	lr, #12386304	; 0xbd0000
   1b164:	andeq	sp, r3, r0, asr r9
   1b168:	andeq	r0, r0, r8, ror #6
   1b16c:	andeq	r0, r0, r8, asr r3
   1b170:	svcmi	0x00f0e92d
   1b174:	cdpvs	6, 8, cr4, cr14, cr12, {0}
   1b178:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
   1b17c:			; <UNDEFINED> instruction: 0x1620f8df
   1b180:			; <UNDEFINED> instruction: 0xf8dfb083
   1b184:			; <UNDEFINED> instruction: 0xf50d2620
   1b188:	ldrbtmi	r5, [r9], #-897	; 0xfffffc7f
   1b18c:			; <UNDEFINED> instruction: 0x9618f8df
   1b190:	strmi	r3, [r5], -r4, lsl #6
   1b194:	ldrbtmi	r5, [r9], #2186	; 0x88a
   1b198:	andsvs	r6, sl, r2, lsl r8
   1b19c:	andeq	pc, r0, #79	; 0x4f
   1b1a0:	ldmdavs	r3!, {r1, r2, r4, r5, r8, ip, sp, pc}
   1b1a4:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   1b1a8:	svclt	0x00182b03
   1b1ac:	subsle	r2, r5, r0, lsl #12
   1b1b0:	strpl	pc, [r0, pc, asr #8]
   1b1b4:	teqlt	r8, r0, ror #17
   1b1b8:	eoreq	pc, ip, #1073741825	; 0x40000001
   1b1bc:	msreq	CPSR_f, r5, lsl #2
   1b1c0:	mrc2	7, 6, pc, cr2, cr13, {7}
   1b1c4:	teqle	r6, r0, lsl #16
   1b1c8:	movtne	pc, #33350	; 0x8246	; <UNPREDICTABLE>
   1b1cc:	blcs	31560 <tcgetattr@plt+0x2d490>
   1b1d0:	bvs	feb0f360 <tcgetattr@plt+0xfeb0b290>
   1b1d4:	movwcs	fp, #275	; 0x113
   1b1d8:	movwcc	lr, #43461	; 0xa9c5
   1b1dc:	movtne	pc, #16962	; 0x4242	; <UNPREDICTABLE>
   1b1e0:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   1b1e4:	svceq	0x0000f1ba
   1b1e8:	rscshi	pc, sp, r0, asr #32
   1b1ec:	bleq	a57628 <tcgetattr@plt+0xa53558>
   1b1f0:			; <UNDEFINED> instruction: 0xf1ab68e8
   1b1f4:	ldrtmi	r0, [sl], -r4, lsl #16
   1b1f8:	orrpl	pc, r0, #1325400064	; 0x4f000000
   1b1fc:			; <UNDEFINED> instruction: 0xf7e84641
   1b200:	vmovne.16	d21[0], lr
   1b204:	suble	sp, r1, fp, lsr fp
   1b208:	blcs	3539c <tcgetattr@plt+0x312cc>
   1b20c:			; <UNDEFINED> instruction: 0xf898d14e
   1b210:	blcs	27218 <tcgetattr@plt+0x23148>
   1b214:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
   1b218:			; <UNDEFINED> instruction: 0xf10006d9
   1b21c:	ldreq	r8, [sl], r9, lsr #2
   1b220:	msrhi	CPSR_c, r0, lsl #2
   1b224:	stccc	8, cr6, [r1, #-396]	; 0xfffffe74
   1b228:	stmdaeq	r3, {r0, r1, r3, r5, r7, r8, ip, sp, lr, pc}
   1b22c:			; <UNDEFINED> instruction: 0xf0002b02
   1b230:	stccs	0, cr8, [r0, #-728]	; 0xfffffd28
   1b234:			; <UNDEFINED> instruction: 0xf8dfd13c
   1b238:			; <UNDEFINED> instruction: 0xf50d1574
   1b23c:			; <UNDEFINED> instruction: 0xf8df5381
   1b240:	movwcc	r2, #17764	; 0x4564
   1b244:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1b248:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   1b24c:			; <UNDEFINED> instruction: 0xf0404051
   1b250:			; <UNDEFINED> instruction: 0xf50d8293
   1b254:	andlt	r5, r3, r1, lsl #27
   1b258:	svchi	0x00f0e8bd
   1b25c:	msrvs	SPSR_fs, #268435460	; 0x10000004
   1b260:	ldmpl	r7!, {r1, r4, r5, r6, r7, fp, ip}^
   1b264:	strpl	pc, [r0, r7, asr #11]
   1b268:	svclt	0x00c82f00
   1b26c:	stcle	6, cr2, [r1], #4
   1b270:	ldrcc	pc, [ip, #-2271]!	; 0xfffff721
   1b274:	ldrbtmi	r6, [fp], #-706	; 0xfffffd3e
   1b278:	addvs	r3, r3, #104, 6	; 0xa0000001
   1b27c:			; <UNDEFINED> instruction: 0xf7e8e7db
   1b280:	stmdavs	r3, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   1b284:	svclt	0x00182b0b
   1b288:	sbcsle	r2, r4, r4, lsl #22
   1b28c:	strtmi	r2, [r0], -r0, lsl #4
   1b290:			; <UNDEFINED> instruction: 0xf7eb4611
   1b294:	strb	pc, [lr, r3, lsl #20]	; <UNPREDICTABLE>
   1b298:	blcs	36c2c <tcgetattr@plt+0x32b5c>
   1b29c:			; <UNDEFINED> instruction: 0xf8dfd099
   1b2a0:	strbtcc	r3, [r4], #-1300	; 0xfffffaec
   1b2a4:	stmib	r5, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1b2a8:	strb	r3, [r4, sl, lsl #8]
   1b2ac:	rsbsle	r2, r6, r2, lsl #22
   1b2b0:	strcc	pc, [r4, #-2271]	; 0xfffff721
   1b2b4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1b2b8:	ldmdavs	fp, {r1, r8, r9, ip, pc}
   1b2bc:			; <UNDEFINED> instruction: 0x2e00b993
   1b2c0:	rschi	pc, r1, r0, asr #32
   1b2c4:	streq	pc, [ip], -r4, lsl #2
   1b2c8:	ldrtmi	r2, [r0], -r1, lsl #2
   1b2cc:	ldc2	0, cr15, [lr, #-120]!	; 0xffffff88
   1b2d0:	strtmi	r4, [r0], -r1, asr #12
   1b2d4:			; <UNDEFINED> instruction: 0xf7f1462a
   1b2d8:	ldrtmi	pc, [r0], -sp, lsl #23	; <UNPREDICTABLE>
   1b2dc:			; <UNDEFINED> instruction: 0xf01e2100
   1b2e0:			; <UNDEFINED> instruction: 0xe7a8fd35
   1b2e4:	vadd.f32	d18, d6, d0
   1b2e8:	stmiapl	r2!, {r2, r6, r8, r9, ip}^
   1b2ec:			; <UNDEFINED> instruction: 0xf504dd2e
   1b2f0:			; <UNDEFINED> instruction: 0xf8df4cc2
   1b2f4:			; <UNDEFINED> instruction: 0xf10c14c8
   1b2f8:	bl	11e420 <tcgetattr@plt+0x11a350>
   1b2fc:	strcs	r0, [r0, -r3, lsl #28]
   1b300:	ldrbtmi	r4, [r9], #-1603	; 0xfffff9bd
   1b304:	blt	155a40 <tcgetattr@plt+0x151970>
   1b308:	bcs	3f71c <tcgetattr@plt+0x3b64c>
   1b30c:	bcs	18f4e8 <tcgetattr@plt+0x18b418>
   1b310:	stmdals	r3, {r2, r4, r6, sl, fp, ip, lr, pc}
   1b314:	stcpl	8, cr7, [r0], {25}
   1b318:	suble	r4, pc, r8, lsl #5
   1b31c:	svclt	0x00082931
   1b320:	svclt	0x000c2a05
   1b324:	bleq	97468 <tcgetattr@plt+0x93398>
   1b328:	bleq	5746c <tcgetattr@plt+0x5339c>
   1b32c:	tsthi	fp, r0	; <UNPREDICTABLE>
   1b330:			; <UNDEFINED> instruction: 0xf0002a05
   1b334:	stmdbcs	sl!, {r0, r2, r7, pc}
   1b338:	andcs	fp, r0, #24, 30	; 0x60
   1b33c:	addshi	pc, pc, r0
   1b340:	andcs	pc, r0, lr, asr #17
   1b344:	movwcc	r3, #5889	; 0x1701
   1b348:	blle	ff7abe0c <tcgetattr@plt+0xff7a7d3c>
   1b34c:			; <UNDEFINED> instruction: 0xf0002a00
   1b350:	vhadd.s8	d24, d22, d26
   1b354:	stmiapl	r3!, {r3, r6, r8, r9, ip}^
   1b358:	adcsle	r2, r0, r0, lsl #22
   1b35c:	strbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b360:			; <UNDEFINED> instruction: 0xf8592d00
   1b364:	eorsvs	r6, r3, r2
   1b368:	svcge	0x0065f77f
   1b36c:	vshl.s8	q10, <illegal reg q2.5>, <illegal reg q0.5>
   1b370:	and	r3, fp, r4, lsl #9
   1b374:	orrspl	pc, ip, #12582912	; 0xc00000
   1b378:	mrrcne	8, 1, r6, r1, cr10
   1b37c:			; <UNDEFINED> instruction: 0xf8186019
   1b380:	strbmi	r3, [r5, #-2817]	; 0xfffff4ff
   1b384:			; <UNDEFINED> instruction: 0xf43f7013
   1b388:	ldmdavs	r3!, {r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}
   1b38c:	bcc	717fc <tcgetattr@plt+0x6d72c>
   1b390:	bcs	2f800 <tcgetattr@plt+0x2b730>
   1b394:			; <UNDEFINED> instruction: 0xf017dcee
   1b398:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   1b39c:	bl	25534c <tcgetattr@plt+0x25127c>
   1b3a0:			; <UNDEFINED> instruction: 0xf60b0205
   1b3a4:	bne	fe6f839c <tcgetattr@plt+0xfe6f42cc>
   1b3a8:	strtmi	r4, [sl], -r1, asr #12
   1b3ac:			; <UNDEFINED> instruction: 0xf0214620
   1b3b0:			; <UNDEFINED> instruction: 0x4605f9bf
   1b3b4:			; <UNDEFINED> instruction: 0xf43f2d00
   1b3b8:			; <UNDEFINED> instruction: 0xe779af3e
   1b3bc:			; <UNDEFINED> instruction: 0xf8ce3201
   1b3c0:	bcs	1633c8 <tcgetattr@plt+0x15f2f8>
   1b3c4:	bcs	1d2ac4 <tcgetattr@plt+0x1ce9f4>
   1b3c8:	addshi	pc, sp, r0
   1b3cc:	ldrdeq	pc, [r0], -ip
   1b3d0:			; <UNDEFINED> instruction: 0xf0002800
   1b3d4:	bcs	1fb65c <tcgetattr@plt+0x1f758c>
   1b3d8:	ldmdavc	r9, {r1, r3, r4, r5, r6, ip, lr, pc}
   1b3dc:	rsbsle	r2, r7, r8, lsr r9
   1b3e0:	ldrdcs	pc, [r0], -lr
   1b3e4:			; <UNDEFINED> instruction: 0xf504e7ae
   1b3e8:	andcs	r5, r0, sl, lsl #3
   1b3ec:	rscpl	r3, r0, r4, lsl #2
   1b3f0:			; <UNDEFINED> instruction: 0x46204652
   1b3f4:	blx	fffd93c0 <tcgetattr@plt+0xfffd52f0>
   1b3f8:	adcmi	lr, pc, #7602176	; 0x740000
   1b3fc:	ldrmi	sp, [r9], -r9, lsl #20
   1b400:	strcc	lr, [r1, -r2]
   1b404:	suble	r4, lr, pc, lsr #5
   1b408:	tstcc	r1, fp, lsl #12
   1b40c:	ldmdacs	r8, {r3, r4, fp, ip, sp, lr}
   1b410:	adcmi	sp, pc, #-1073741763	; 0xc000003d
   1b414:	svccs	0x0001d047
   1b418:			; <UNDEFINED> instruction: 0xf813dd94
   1b41c:	stmdbcs	sl!, {r0, sl, fp, ip}
   1b420:			; <UNDEFINED> instruction: 0xf813d190
   1b424:	stmdbcs	sl!, {r1, sl, fp, ip}
   1b428:	andcs	fp, r3, #4, 30
   1b42c:	andcs	pc, r0, lr, asr #17
   1b430:	stccc	7, cr14, [r1, #-544]	; 0xfffffde0
   1b434:	stmdaeq	r3, {r0, r1, r3, r5, r7, r8, ip, sp, lr, pc}
   1b438:			; <UNDEFINED> instruction: 0xf43f2d00
   1b43c:			; <UNDEFINED> instruction: 0xe737aefc
   1b440:	beq	e57acc <tcgetattr@plt+0xe539fc>
   1b444:	ldrdeq	pc, [r0], -ip
   1b448:	blx	fe2d9f38 <tcgetattr@plt+0xfe2d5e68>
   1b44c:	bne	16d5d90 <tcgetattr@plt+0x16d1cc0>
   1b450:	svclt	0x00082800
   1b454:	beq	57598 <tcgetattr@plt+0x534c8>
   1b458:	svceq	0x0000f1ba
   1b45c:	svcge	0x006bf43f
   1b460:	andlt	pc, r0, lr, asr #17
   1b464:			; <UNDEFINED> instruction: 0x2101e7ba
   1b468:			; <UNDEFINED> instruction: 0xf7ef4620
   1b46c:	ldrb	pc, [r9], r7, asr #28	; <UNPREDICTABLE>
   1b470:			; <UNDEFINED> instruction: 0x46204651
   1b474:	cdp2	7, 4, cr15, cr2, cr15, {7}
   1b478:	mulcc	r0, r8, r8
   1b47c:	bcs	d4fc0 <tcgetattr@plt+0xd0ef0>
   1b480:	andcs	fp, r1, #24, 30	; 0x60
   1b484:	mcrvs	7, 5, lr, cr3, cr12, {2}
   1b488:	strbtvs	pc, [ip], -r1, asr #4	; <UNPREDICTABLE>
   1b48c:	strbmi	r4, [r1], -sl, lsr #12
   1b490:	rsbvs	pc, ip, r3, lsl #4
   1b494:	ldrmi	r5, [r8], #-2459	; 0xfffff665
   1b498:	b	1fd9440 <tcgetattr@plt+0x1fd5370>
   1b49c:	ldmibpl	r3, {r1, r5, r7, r9, sl, fp, sp, lr}
   1b4a0:	orrspl	r4, r3, fp, lsr #8
   1b4a4:	bl	2550e4 <tcgetattr@plt+0x251014>
   1b4a8:			; <UNDEFINED> instruction: 0xf8130305
   1b4ac:	bcs	aa64b8 <tcgetattr@plt+0xaa23e8>
   1b4b0:	svcge	0x004ff47f
   1b4b4:	svclt	0x00d82d01
   1b4b8:	sfmle	f2, 4, [r5, #-4]
   1b4bc:	stccc	8, cr15, [r2], {19}
   1b4c0:	svclt	0x00142b2a
   1b4c4:	andcs	r2, r2, #268435456	; 0x10000000
   1b4c8:	movtne	pc, #16966	; 0x4246	; <UNPREDICTABLE>
   1b4cc:	strb	r5, [r0, -r2, ror #1]
   1b4d0:	sbcsne	pc, r8, #68157440	; 0x4100000
   1b4d4:	bcs	b16e4 <tcgetattr@plt+0xad614>
   1b4d8:	subcs	fp, pc, ip, lsl #30
   1b4dc:	adcmi	r2, pc, #138	; 0x8a
   1b4e0:	ldrmi	sp, [sl], -sp, lsl #20
   1b4e4:	strcc	lr, [r1, -r3]
   1b4e8:	adcmi	r4, pc, #19922944	; 0x1300000
   1b4ec:	ldrmi	sp, [r3], -r7
   1b4f0:	ldmdavc	r9, {r0, r9, ip, sp}
   1b4f4:	mvnsle	r4, r1, lsl #5
   1b4f8:	vsubl.s8	q10, d16, d31
   1b4fc:	andcs	r8, r6, #247	; 0xf7
   1b500:	andcs	pc, r0, lr, asr #17
   1b504:			; <UNDEFINED> instruction: 0xf8dce71e
   1b508:	andcs	r0, r0, #0
   1b50c:	andcs	pc, r0, lr, asr #17
   1b510:			; <UNDEFINED> instruction: 0xf47f2800
   1b514:	svccs	0x0006af62
   1b518:			; <UNDEFINED> instruction: 0xb010f8dd
   1b51c:	sbcshi	pc, lr, r0, lsl #6
   1b520:	blne	ffb6dbc8 <tcgetattr@plt+0xffb69af8>
   1b524:	andcs	r4, r2, #32, 12	; 0x2000000
   1b528:			; <UNDEFINED> instruction: 0x46984479
   1b52c:			; <UNDEFINED> instruction: 0xf7f19303
   1b530:			; <UNDEFINED> instruction: 0xf1b5fa61
   1b534:			; <UNDEFINED> instruction: 0xf04f0a01
   1b538:			; <UNDEFINED> instruction: 0xf8180000
   1b53c:	blls	fa148 <tcgetattr@plt+0xf6078>
   1b540:	stceq	8, cr15, [r8], {75}	; 0x4b
   1b544:	mrcne	0, 2, sp, cr14, cr10, {0}
   1b548:	strtmi	r4, [lr], #-1562	; 0xfffff9e6
   1b54c:	addsmi	lr, r6, #1
   1b550:			; <UNDEFINED> instruction: 0xf812d012
   1b554:	ldmdbcs	r8, {r0, r8, r9, sl, fp, ip}
   1b558:	andcs	fp, r0, r8, lsl pc
   1b55c:	strdcc	sp, [r1], -r7
   1b560:	ldclle	8, cr2, [r4, #16]!
   1b564:			; <UNDEFINED> instruction: 0xf8dce667
   1b568:	mrscs	r2, (UNDEF: 0)
   1b56c:	andne	pc, r0, lr, asr #17
   1b570:			; <UNDEFINED> instruction: 0xf47f2a00
   1b574:			; <UNDEFINED> instruction: 0xe7ceaf35
   1b578:	stceq	8, cr15, [r8], {75}	; 0x4b
   1b57c:	ldmdavs	r2, {r1, r9, fp, ip, pc}
   1b580:	andle	r2, r5, r3, lsl #20
   1b584:			; <UNDEFINED> instruction: 0xf0402a01
   1b588:	stmdavs	r2!, {r0, r1, r7, pc}^
   1b58c:	rsbsle	r2, pc, r1, lsl #20
   1b590:	tstlt	sl, r2, lsr #30
   1b594:	ldrdne	pc, [ip], #130	; 0x82	; <UNPREDICTABLE>
   1b598:	andsle	r4, r1, ip, lsl #5
   1b59c:			; <UNDEFINED> instruction: 0xf8594a8a
   1b5a0:	ldmdavs	r2, {r1, sp}
   1b5a4:			; <UNDEFINED> instruction: 0xf0002a00
   1b5a8:			; <UNDEFINED> instruction: 0x461080f2
   1b5ac:	stmdavs	r0, {r0, r1, sp, lr, pc}
   1b5b0:			; <UNDEFINED> instruction: 0xf0002800
   1b5b4:			; <UNDEFINED> instruction: 0xf8d080e3
   1b5b8:	addmi	r1, ip, #236	; 0xec
   1b5bc:			; <UNDEFINED> instruction: 0x4602d1f7
   1b5c0:	movwls	r4, #14719	; 0x397f
   1b5c4:	andvs	pc, r1, r9, asr r8	; <UNPREDICTABLE>
   1b5c8:			; <UNDEFINED> instruction: 0xf8d69202
   1b5cc:	eorsvs	fp, r2, r0
   1b5d0:	ldc2l	0, cr15, [r2, #-92]	; 0xffffffa4
   1b5d4:	teqeq	r1, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
   1b5d8:	subsmi	r4, r8, #124, 18	; 0x1f0000
   1b5dc:	cdpne	2, 4, cr15, cr8, cr6, {2}
   1b5e0:	ldmdavs	r3!, {r3, r4, r6, r8, lr}
   1b5e4:	ldclne	6, cr15, [r8], {65}	; 0x41
   1b5e8:			; <UNDEFINED> instruction: 0xf8443002
   1b5ec:			; <UNDEFINED> instruction: 0xf843300e
   1b5f0:	cps	#12
   1b5f4:			; <UNDEFINED> instruction: 0xf859000c
   1b5f8:			; <UNDEFINED> instruction: 0xf5041001
   1b5fc:	andvs	r5, r8, sl, lsl #9
   1b600:			; <UNDEFINED> instruction: 0xff86f001
   1b604:			; <UNDEFINED> instruction: 0xf5029a02
   1b608:	mlasvs	r2, r6, r0, r5
   1b60c:	blx	1657696 <tcgetattr@plt+0x16535c6>
   1b610:	vtst.8	d22, d1, d17
   1b614:	bmi	1ba684c <tcgetattr@plt+0x1ba277c>
   1b618:	addcs	pc, r8, r1, asr #4
   1b61c:			; <UNDEFINED> instruction: 0xf841447a
   1b620:	rsbcc	r4, r8, #12
   1b624:			; <UNDEFINED> instruction: 0xf017500a
   1b628:	tstcs	r0, pc, lsr #16	; <UNPREDICTABLE>
   1b62c:			; <UNDEFINED> instruction: 0xf0184608
   1b630:	bmi	1a5a75c <tcgetattr@plt+0x1a5668c>
   1b634:	andeq	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   1b638:	blx	16576a2 <tcgetattr@plt+0x16535d2>
   1b63c:	ldrbtmi	r4, [r8], #-2150	; 0xfffff79a
   1b640:			; <UNDEFINED> instruction: 0xf820f018
   1b644:	blls	e7310 <tcgetattr@plt+0xe3240>
   1b648:	addshi	pc, r3, r0
   1b64c:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
   1b650:			; <UNDEFINED> instruction: 0xf0189302
   1b654:	blls	d96b8 <tcgetattr@plt+0xd55e8>
   1b658:	svceq	0x0000f1ba
   1b65c:	addhi	pc, r1, r0
   1b660:	vqshl.s8	d20, d13, d1
   1b664:	and	r3, r9, r4, lsl #9
   1b668:	orrspl	pc, ip, #12582912	; 0xc00000
   1b66c:	mrrcne	8, 1, r6, r1, cr10
   1b670:			; <UNDEFINED> instruction: 0xf8186019
   1b674:	strmi	r3, [r8, #2817]!	; 0xb01
   1b678:	rsbsle	r7, r2, r3, lsl r0
   1b67c:	ldmdbpl	sl, {r0, r1, r4, r5, fp, sp, lr}
   1b680:	tstpl	sl, r1, lsl #20
   1b684:	vstmiale	pc!, {s5-s4}
   1b688:	stc2l	0, cr15, [r6, #92]	; 0x5c
   1b68c:			; <UNDEFINED> instruction: 0xe7eb6833
   1b690:	andcs	r4, r0, #5111808	; 0x4e0000
   1b694:	strcc	r4, [ip], #-2898	; 0xfffff4ae
   1b698:	cmpvc	r0, pc, asr #8	; <UNPREDICTABLE>
   1b69c:	andpl	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   1b6a0:	ldmdami	r0, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1b6a4:	andcs	lr, r0, #3358720	; 0x334000
   1b6a8:	eorvs	r4, ip, r8, ror r4
   1b6ac:			; <UNDEFINED> instruction: 0xf8baf005
   1b6b0:	cmple	r9, r1, lsr pc
   1b6b4:			; <UNDEFINED> instruction: 0xf8594b4c
   1b6b8:	ldmdavs	r8, {r0, r1, ip, sp}
   1b6bc:	stceq	8, cr15, [ip], {75}	; 0x4b
   1b6c0:	bl	1459668 <tcgetattr@plt+0x1455598>
   1b6c4:			; <UNDEFINED> instruction: 0xf1ab682b
   1b6c8:			; <UNDEFINED> instruction: 0xf1ab020c
   1b6cc:	ldmibvs	fp, {r3, r8}
   1b6d0:			; <UNDEFINED> instruction: 0xf84b681b
   1b6d4:	ldrmi	r0, [r0], -r8, lsl #24
   1b6d8:	str	r4, [ip, #1944]!	; 0x798
   1b6dc:			; <UNDEFINED> instruction: 0x46411f7a
   1b6e0:	movwls	r4, #13856	; 0x3620
   1b6e4:			; <UNDEFINED> instruction: 0xf986f7f1
   1b6e8:	ldr	r9, [r9, -r3, lsl #22]
   1b6ec:	tstcs	r0, r0, lsr #12
   1b6f0:			; <UNDEFINED> instruction: 0xa014f8dd
   1b6f4:	ldc2l	7, cr15, [r8], #1020	; 0x3fc
   1b6f8:			; <UNDEFINED> instruction: 0xf6414b31
   1b6fc:	vaba.s8	<illegal reg q8.5>, <illegal reg q8.5>, q4
   1b700:	vhadd.s8	d18, d17, d12
   1b704:	andcs	r2, r0, #136, 2	; 0x22
   1b708:			; <UNDEFINED> instruction: 0xf8594445
   1b70c:	vhadd.s8	d22, d1, d3
   1b710:	ldmdavs	r3!, {r2, r7, sl, ip, sp}
   1b714:			; <UNDEFINED> instruction: 0x501a51da
   1b718:	and	r5, r9, sl, asr r0
   1b71c:	orrspl	pc, ip, #12582912	; 0xc00000
   1b720:	mrrcne	8, 1, r6, r1, cr10
   1b724:			; <UNDEFINED> instruction: 0xf8186019
   1b728:	strmi	r3, [r8, #2817]!	; 0xb01
   1b72c:	andle	r7, r9, r3, lsl r0
   1b730:	ldmdbpl	sl, {r0, r1, r4, r5, fp, sp, lr}
   1b734:	tstpl	sl, r1, lsl #20
   1b738:	vstmiale	pc!, {s5-s4}
   1b73c:	stc2l	0, cr15, [ip, #-92]!	; 0xffffffa4
   1b740:			; <UNDEFINED> instruction: 0xe7eb6833
   1b744:			; <UNDEFINED> instruction: 0xf0162000
   1b748:	ldmdavs	r3!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   1b74c:	ldrdcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   1b750:			; <UNDEFINED> instruction: 0xf642b11b
   1b754:			; <UNDEFINED> instruction: 0xf813124d
   1b758:	ldrbmi	sl, [r0], -r2
   1b75c:			; <UNDEFINED> instruction: 0xf898f009
   1b760:			; <UNDEFINED> instruction: 0xf8c6e569
   1b764:	strb	fp, [r6, #-0]!
   1b768:			; <UNDEFINED> instruction: 0xf8594b20
   1b76c:	ldmdavs	r8, {r0, r1, ip, sp}
   1b770:	ldmdami	pc, {r2, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   1b774:			; <UNDEFINED> instruction: 0xe76b4478
   1b778:	stmib	r0!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b77c:	stmdbcs	r0, {r0, r5, r6, r7, fp, sp, lr}
   1b780:	svcge	0x001ef43f
   1b784:	stmdbcs	r0, {r0, r3, r6, fp, sp, lr}
   1b788:			; <UNDEFINED> instruction: 0x460abf18
   1b78c:	stmiavs	r2!, {r3, r4, r8, r9, sl, sp, lr, pc}^
   1b790:			; <UNDEFINED> instruction: 0xf43f2a00
   1b794:	ldmdavs	r2, {r4, r6, r8, sl, fp, sp, pc}^
   1b798:			; <UNDEFINED> instruction: 0xf43f2a00
   1b79c:	str	sl, [pc, -ip, asr #26]
   1b7a0:			; <UNDEFINED> instruction: 0x0003d8ba
   1b7a4:	andeq	r0, r0, r0, asr #6
   1b7a8:	andeq	sp, r3, lr, lsr #17
   1b7ac:	andeq	sp, r3, r0, lsl #16
   1b7b0:	strdeq	lr, [r3], -r6
   1b7b4:	andeq	lr, r3, r8, asr #11
   1b7b8:	andeq	r0, r0, r8, lsr #8
   1b7bc:	ldrdeq	r7, [r2], -r6
   1b7c0:	andeq	r0, r0, r8, ror #6
   1b7c4:	andeq	r4, r2, r8, asr #29
   1b7c8:	andeq	r0, r0, ip, ror r5
   1b7cc:	andeq	r0, r0, r8, asr r3
   1b7d0:	andeq	lr, r3, r0, asr r2
   1b7d4:	andeq	r0, r0, ip, lsl r4
   1b7d8:	andeq	r6, r2, r2, lsr #31
   1b7dc:	andeq	r6, r2, sl, lsl #31
   1b7e0:			; <UNDEFINED> instruction: 0xffffda21
   1b7e4:	andeq	r8, r2, r0, asr r1
   1b7e8:	andeq	r0, r0, r4, lsr #9
   1b7ec:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1b7f0:	andeq	r6, r2, ip, asr lr
   1b7f4:	mcrne	5, 0, fp, cr11, cr8, {7}
   1b7f8:	ldrbtmi	r4, [ip], #-3119	; 0xfffff3d1
   1b7fc:	vstmdbmi	pc!, {d13-<overflow reg d37>}
   1b800:	stmdavs	sp!, {r0, r2, r5, r6, r8, fp, ip, lr}
   1b804:	sfmle	f4, 4, [sp, #-628]!	; 0xfffffd8c
   1b808:	stmdbpl	r5!, {r0, r2, r3, r5, r8, sl, fp, lr}^
   1b80c:			; <UNDEFINED> instruction: 0xf857682f
   1b810:			; <UNDEFINED> instruction: 0xf8575020
   1b814:			; <UNDEFINED> instruction: 0xf8476023
   1b818:	strbvs	r5, [fp, -r3, lsr #32]!
   1b81c:	eorvs	pc, r0, r7, asr #16
   1b820:			; <UNDEFINED> instruction: 0x6770b33e
   1b824:	mcrr2	0, 1, pc, sl, cr12	; <UNPREDICTABLE>
   1b828:	bicmi	pc, r0, #72351744	; 0x4500000
   1b82c:	blcc	71be0 <tcgetattr@plt+0x6db10>
   1b830:	ldmdble	sl!, {r0, r1, r8, r9, ip, sp}
   1b834:	bicmi	pc, r0, #72351744	; 0x4500000
   1b838:	blcc	71c0c <tcgetattr@plt+0x6db3c>
   1b83c:	stmdble	r7!, {r0, r1, r8, r9, ip, sp}
   1b840:	cmncs	lr, r8, lsr #12
   1b844:	blx	fe75980e <tcgetattr@plt+0xfe75573e>
   1b848:	andcs	r2, r0, r7, ror r1
   1b84c:	blx	fe659816 <tcgetattr@plt+0xfe655746>
   1b850:	andcs	r2, r0, r7, asr r1
   1b854:	blx	fe55981e <tcgetattr@plt+0xfe55574e>
   1b858:	strmi	r2, [r8], -r0, lsl #2
   1b85c:	blx	fe459826 <tcgetattr@plt+0xfe455756>
   1b860:	ldcllt	0, cr2, [r8, #4]!
   1b864:	andcs	r4, r0, r7, lsl r9
   1b868:			; <UNDEFINED> instruction: 0xf7eb4479
   1b86c:	mulcs	r0, r9, fp
   1b870:			; <UNDEFINED> instruction: 0xf01cbdf8
   1b874:			; <UNDEFINED> instruction: 0xf645fc23
   1b878:	stmiapl	fp!, {r6, r7, r8, r9, lr}^
   1b87c:	movwcc	r3, #15105	; 0x3b01
   1b880:			; <UNDEFINED> instruction: 0x4628d8de
   1b884:	blx	fe0d788c <tcgetattr@plt+0xfe0d37bc>
   1b888:			; <UNDEFINED> instruction: 0xf0004628
   1b88c:			; <UNDEFINED> instruction: 0xe7d7f979
   1b890:	smlattlt	r3, fp, r8, r6
   1b894:	bmi	335a08 <tcgetattr@plt+0x331938>
   1b898:	stmiapl	r2!, {r4, r5, r9, sl, lr}
   1b89c:			; <UNDEFINED> instruction: 0xf0006013
   1b8a0:			; <UNDEFINED> instruction: 0x4630fa75
   1b8a4:			; <UNDEFINED> instruction: 0xf96cf000
   1b8a8:	strtmi	lr, [r8], -sl, asr #15
   1b8ac:	blx	1bd78b4 <tcgetattr@plt+0x1bd37e4>
   1b8b0:			; <UNDEFINED> instruction: 0xf0004628
   1b8b4:	ldr	pc, [sp, r5, ror #18]!
   1b8b8:	andeq	sp, r3, sl, asr #4
   1b8bc:	andeq	r0, r0, r8, asr #5
   1b8c0:	andeq	r0, r0, r4, lsl #9
   1b8c4:	andeq	r6, r2, ip, lsl #27
   1b8c8:	andeq	r0, r0, r8, ror #6
   1b8cc:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1b8d0:	sbcvc	pc, r0, #1325400064	; 0x4f000000
   1b8d4:	tstcs	r0, r3, lsl fp
   1b8d8:	ldrbtmi	fp, [ip], #1328	; 0x530
   1b8dc:	strmi	fp, [r5], -r3, ror #1
   1b8e0:			; <UNDEFINED> instruction: 0xf85cac01
   1b8e4:	strtmi	r3, [r0], -r3
   1b8e8:	cmnls	r1, #1769472	; 0x1b0000
   1b8ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b8f0:	b	fe9d9898 <tcgetattr@plt+0xfe9d57c8>
   1b8f4:	strtmi	r2, [r9], -r0, lsr #4
   1b8f8:			; <UNDEFINED> instruction: 0xf7e8a803
   1b8fc:			; <UNDEFINED> instruction: 0xf7e8eab4
   1b900:			; <UNDEFINED> instruction: 0x4620eab8
   1b904:	b	2d98ac <tcgetattr@plt+0x2d57dc>
   1b908:	blmi	1ae12c <tcgetattr@plt+0x1aa05c>
   1b90c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b910:	blls	1875980 <tcgetattr@plt+0x18718b0>
   1b914:	qaddle	r4, sl, r1
   1b918:	ldclt	0, cr11, [r0, #-396]!	; 0xfffffe74
   1b91c:	stmia	lr, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b920:	andeq	sp, r3, sl, ror #2
   1b924:	andeq	r0, r0, r0, asr #6
   1b928:	andeq	sp, r3, r8, lsr r1
   1b92c:			; <UNDEFINED> instruction: 0x4604b538
   1b930:	vldrmi	d4, [sp, #-112]	; 0xffffff90
   1b934:	ldmdbpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1b938:	blcs	359ac <tcgetattr@plt+0x318dc>
   1b93c:	bcs	4b5a4 <tcgetattr@plt+0x474d4>
   1b940:			; <UNDEFINED> instruction: 0xf7e8d113
   1b944:			; <UNDEFINED> instruction: 0x4620ea96
   1b948:	stmda	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b94c:	b	fe4598f4 <tcgetattr@plt+0xfe455824>
   1b950:			; <UNDEFINED> instruction: 0xf7e84620
   1b954:	mvnlt	lr, r4, ror #19
   1b958:			; <UNDEFINED> instruction: 0x3000f9b4
   1b95c:			; <UNDEFINED> instruction: 0x0000f9b0
   1b960:	blx	fec221c8 <tcgetattr@plt+0xfec1e0f8>
   1b964:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1b968:			; <UNDEFINED> instruction: 0xf8d2bd38
   1b96c:	ldfnee	f3, [r8], {60}	; 0x3c
   1b970:			; <UNDEFINED> instruction: 0xf9b4d0e7
   1b974:			; <UNDEFINED> instruction: 0xf5024000
   1b978:	strhcc	r4, [r4], #-12
   1b97c:	andle	r2, r4, r7, lsl #24
   1b980:			; <UNDEFINED> instruction: 0xf7e84619
   1b984:	ldrdcs	lr, [r1], -r0
   1b988:			; <UNDEFINED> instruction: 0x461abd38
   1b98c:	stmda	r2, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b990:	ldclt	0, cr2, [r8, #-4]!
   1b994:			; <UNDEFINED> instruction: 0x0000f9b4
   1b998:	andeq	pc, r8, r0, lsr #3
   1b99c:			; <UNDEFINED> instruction: 0xf080fab0
   1b9a0:			; <UNDEFINED> instruction: 0xbd380940
   1b9a4:	andeq	sp, r3, r0, lsl r1
   1b9a8:	andeq	r0, r0, r0, lsl #11
   1b9ac:	andcs	r4, r1, #2048	; 0x800
   1b9b0:	andsvs	r4, sl, fp, ror r4
   1b9b4:	svclt	0x00004770
   1b9b8:	andeq	r5, r4, r8, lsr #3
   1b9bc:	blmi	112e2d0 <tcgetattr@plt+0x112a200>
   1b9c0:	push	{r1, r3, r4, r5, r6, sl, lr}
   1b9c4:	ldrshtlt	r4, [r8], #16
   1b9c8:			; <UNDEFINED> instruction: 0xf64158d3
   1b9cc:	mcrmi	4, 2, r0, cr1, cr0, {2}
   1b9d0:	cmnls	r7, #1769472	; 0x1b0000
   1b9d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b9d8:	ldrbtmi	r4, [lr], #-2879	; 0xfffff4c1
   1b9dc:	stmdavs	pc!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   1b9e0:	andsvc	pc, r7, r7, lsl #10
   1b9e4:			; <UNDEFINED> instruction: 0xf9bcf7f7
   1b9e8:	ldmdbne	r9, {r0, r1, r3, r5, fp, sp, lr}
   1b9ec:	ldmdbpl	r8, {r3, r4, r5, r8, ip, lr}
   1b9f0:	andcc	r1, r3, #1056	; 0x420
   1b9f4:	bmi	e91ac4 <tcgetattr@plt+0xe8d9f4>
   1b9f8:	ldmdavs	r7, {r1, r4, r5, r7, fp, ip, lr}
   1b9fc:	eorsle	r2, r8, r0, lsl #30
   1ba00:	andvs	r2, sl, r0, lsl #4
   1ba04:	cmpcs	ip, r1, asr #4	; <UNPREDICTABLE>
   1ba08:	ldrbne	pc, [r4, r1, asr #12]	; <UNPREDICTABLE>
   1ba0c:	andcs	r5, r0, #88, 16	; 0x580000
   1ba10:			; <UNDEFINED> instruction: 0xf00651da
   1ba14:			; <UNDEFINED> instruction: 0x4604fa71
   1ba18:	strbtmi	fp, [r8], r0, lsl #6
   1ba1c:	strbmi	r4, [r2], -r1, lsl #12
   1ba20:			; <UNDEFINED> instruction: 0xf7e82003
   1ba24:	stmiblt	r8, {r1, r3, r4, r7, fp, sp, lr, pc}^
   1ba28:			; <UNDEFINED> instruction: 0xf8d84b2d
   1ba2c:	ldmpl	r3!, {r3, r4, sp}^
   1ba30:	addsmi	r6, sl, #1769472	; 0x1b0000
   1ba34:			; <UNDEFINED> instruction: 0x4620d112
   1ba38:			; <UNDEFINED> instruction: 0xf80af7fd
   1ba3c:			; <UNDEFINED> instruction: 0xf8d8b970
   1ba40:	vmov.i32	d17, #144	; 0x00000090
   1ba44:			; <UNDEFINED> instruction: 0xf5b30308
   1ba48:	ldrdle	r7, [r7], -fp
   1ba4c:	vst2.8	{d6-d7}, [r1 :128], sl
   1ba50:			; <UNDEFINED> instruction: 0xf50271c0
   1ba54:	bicspl	r7, r3, r7, lsl r0
   1ba58:	b	ff9d9a00 <tcgetattr@plt+0xff9d5930>
   1ba5c:	blmi	72e2e8 <tcgetattr@plt+0x72a218>
   1ba60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ba64:	blls	1df5ad4 <tcgetattr@plt+0x1df1a04>
   1ba68:	qsuble	r4, sl, sp
   1ba6c:	pop	{r3, r4, r5, r6, ip, sp, pc}
   1ba70:			; <UNDEFINED> instruction: 0xf7ff81f0
   1ba74:	strmi	pc, [r0], fp, lsr #30
   1ba78:	stmdavs	r8!, {r3, r4, r5, r6, r7, r8, ip, sp, pc}
   1ba7c:	sbcvc	pc, r0, #1325400064	; 0x4f000000
   1ba80:			; <UNDEFINED> instruction: 0xf5004641
   1ba84:	andscc	r5, r4, r2, asr #1
   1ba88:	svc	0x00b2f7e7
   1ba8c:			; <UNDEFINED> instruction: 0x4641ab17
   1ba90:	sbcvc	pc, r0, #1325400064	; 0x4f000000
   1ba94:			; <UNDEFINED> instruction: 0xf7e74618
   1ba98:	ldrtmi	lr, [sl], -ip, lsr #31
   1ba9c:			; <UNDEFINED> instruction: 0xf04f4639
   1baa0:			; <UNDEFINED> instruction: 0xf8c00c08
   1baa4:			; <UNDEFINED> instruction: 0xf880714c
   1baa8:			; <UNDEFINED> instruction: 0xf8a0702c
   1baac:			; <UNDEFINED> instruction: 0xf7ffc000
   1bab0:	stmdavs	fp!, {r0, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   1bab4:	tstpl	r8, r0, lsr #18
   1bab8:	stmdavs	fp!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
   1babc:			; <UNDEFINED> instruction: 0xe7a15118
   1bac0:	bcs	31f30 <tcgetattr@plt+0x2de60>
   1bac4:	ldr	sp, [sp, sl, asr #3]
   1bac8:	svc	0x00f8f7e7
   1bacc:	andeq	sp, r3, r4, lsl #1
   1bad0:	andeq	r0, r0, r0, asr #6
   1bad4:	andeq	sp, r3, sl, rrx
   1bad8:	andeq	r0, r0, r8, ror #6
   1badc:	andeq	r0, r0, r0, lsl #11
   1bae0:	andeq	r0, r0, r4, asr r5
   1bae4:	andeq	ip, r3, r4, ror #31
   1bae8:	blmi	86df70 <tcgetattr@plt+0x869ea0>
   1baec:	ldrbtmi	r4, [r9], #-2593	; 0xfffff5df
   1baf0:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   1baf4:	stmpl	ip, {r0, r1, r3, r4, fp, sp, lr}
   1baf8:			; <UNDEFINED> instruction: 0xb12b6821
   1bafc:	cmpeq	r0, #68157440	; 0x4100000	; <UNPREDICTABLE>
   1bb00:	blcc	71e34 <tcgetattr@plt+0x6dd64>
   1bb04:	ldmdble	fp, {r0, r1, r8, r9, ip, sp}
   1bb08:	ldrbne	pc, [r4, #1601]	; 0x641	; <UNPREDICTABLE>
   1bb0c:	subseq	pc, r0, #68157440	; 0x4100000
   1bb10:	andcs	r5, r0, fp, asr #18
   1bb14:	stmdblt	r3, {r3, r7, ip, lr}
   1bb18:	vmla.f32	<illegal reg q13.5>, <illegal reg q0.5>, q8
   1bb1c:	stmiapl	r8, {r2, r3, r4, r6, r8, r9, sp}^
   1bb20:			; <UNDEFINED> instruction: 0xf9eaf006
   1bb24:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1bb28:			; <UNDEFINED> instruction: 0xf7fcd0f6
   1bb2c:	stmdacs	r0, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1bb30:	stmdavs	r3!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   1bb34:	ldmdbpl	r9, {r4, r5, r9, sl, lr}^
   1bb38:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1bb3c:	blt	1cd9ae4 <tcgetattr@plt+0x1cd5a14>
   1bb40:	sbcpl	pc, r2, r1, lsl #10
   1bb44:			; <UNDEFINED> instruction: 0xf5012200
   1bb48:	andscc	r5, r4, r5, asr #3
   1bb4c:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   1bb50:	stmdavs	r1!, {r3, r8, ip, sp, pc}
   1bb54:			; <UNDEFINED> instruction: 0xf7e8e7d8
   1bb58:	bmi	216078 <tcgetattr@plt+0x211fa8>
   1bb5c:	ldrbtmi	r4, [sl], #-2311	; 0xfffff6f9
   1bb60:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   1bb64:	blx	759b18 <tcgetattr@plt+0x755a48>
   1bb68:	svclt	0x0000e7f3
   1bb6c:	andeq	ip, r3, r6, asr pc
   1bb70:	andeq	r5, r4, r8, rrx
   1bb74:	andeq	r0, r0, r8, ror #6
   1bb78:	strdeq	sp, [r3], -r6
   1bb7c:			; <UNDEFINED> instruction: 0x00026ab8
   1bb80:			; <UNDEFINED> instruction: 0xf6454b77
   1bb84:	push	{r6, r7, r9, lr}
   1bb88:			; <UNDEFINED> instruction: 0x46044ff0
   1bb8c:	ldrbtmi	r4, [fp], #-2165	; 0xfffff78b
   1bb90:			; <UNDEFINED> instruction: 0xf5ad4975
   1bb94:	ldrbtmi	r7, [r8], #-3369	; 0xfffff2d7
   1bb98:	svcmi	0x0074681b
   1bb9c:	ldrbtmi	r5, [pc], #-2113	; 1bba4 <tcgetattr@plt+0x17ad4>
   1bba0:			; <UNDEFINED> instruction: 0x91a76809
   1bba4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1bba8:	adcpl	r2, r1, r0, lsl #2
   1bbac:			; <UNDEFINED> instruction: 0xf0002b00
   1bbb0:			; <UNDEFINED> instruction: 0xf8d480c6
   1bbb4:			; <UNDEFINED> instruction: 0xf1baa004
   1bbb8:			; <UNDEFINED> instruction: 0xf0400f00
   1bbbc:			; <UNDEFINED> instruction: 0xf50480c0
   1bbc0:	strbcc	r4, [r4, #-1468]	; 0xfffffa44
   1bbc4:			; <UNDEFINED> instruction: 0xf7f74628
   1bbc8:	strmi	pc, [r1], fp, asr #17
   1bbcc:			; <UNDEFINED> instruction: 0xf0002800
   1bbd0:	mcrge	0, 0, r8, cr3, cr6, {5}
   1bbd4:	ldmmi	r9!, {r2, r8, sl, ip, sp, lr, pc}
   1bbd8:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}^
   1bbdc:	sbcvc	pc, r0, #1325400064	; 0x4f000000
   1bbe0:			; <UNDEFINED> instruction: 0x46304651
   1bbe4:	stmdb	ip!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bbe8:	ldrtmi	r4, [r1], -r0, asr #12
   1bbec:	sbcvc	pc, r0, #1325400064	; 0x4f000000
   1bbf0:	svc	0x0034f7e7
   1bbf4:			; <UNDEFINED> instruction: 0xf0402800
   1bbf8:			; <UNDEFINED> instruction: 0x46288095
   1bbfc:			; <UNDEFINED> instruction: 0xf8b0f7f7
   1bc00:			; <UNDEFINED> instruction: 0xf6454b5b
   1bc04:	eorcs	r3, r0, #172, 2	; 0x2b
   1bc08:	andlt	pc, r1, r4, asr r8	; <UNPREDICTABLE>
   1bc0c:	ldmpl	fp!, {r0, r1, r2, r8, sp}^
   1bc10:	ldmdavs	r9, {r0, r4, r5, pc}
   1bc14:	stmdage	lr, {r0, r2, r9, sl, lr}
   1bc18:	stmdb	r4!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bc1c:	andcs	r1, r4, #59648	; 0xe900
   1bc20:			; <UNDEFINED> instruction: 0xf7e8a80d
   1bc24:	strtmi	lr, [r9], -r0, lsr #18
   1bc28:	eorcs	sl, r0, #2, 26	; 0x80
   1bc2c:			; <UNDEFINED> instruction: 0xf7e8a805
   1bc30:			; <UNDEFINED> instruction: 0x4628e91a
   1bc34:	andlt	pc, r4, r6, asr #17
   1bc38:	cdp	7, 15, cr15, cr2, cr7, {7}
   1bc3c:			; <UNDEFINED> instruction: 0xf8c6682b
   1bc40:	blmi	1328198 <tcgetattr@plt+0x13240c8>
   1bc44:	andcs	sl, r0, #6336	; 0x18c0
   1bc48:	smlabbcs	r0, r5, r8, pc	; <UNPREDICTABLE>
   1bc4c:	addvc	pc, r0, #1325400064	; 0x4f000000
   1bc50:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   1bc54:	rsble	r2, ip, r0, lsl #30
   1bc58:	bicpl	pc, r5, r7, lsl #10
   1bc5c:			; <UNDEFINED> instruction: 0xf7e84628
   1bc60:			; <UNDEFINED> instruction: 0xf641e902
   1bc64:	ldmpl	fp!, {r4, r6, r8, r9}^
   1bc68:	movwcc	r3, #15105	; 0x3b01
   1bc6c:	stmdavc	sl!, {r1, r2, r3, r4, fp, ip, lr, pc}
   1bc70:	ldrmi	fp, [r3], -r2, ror #3
   1bc74:	and	r4, r2, r9, lsr #12
   1bc78:	svccc	0x0001f811
   1bc7c:			; <UNDEFINED> instruction: 0xf1a3b313
   1bc80:	blcs	b9bd48 <tcgetattr@plt+0xb97c78>
   1bc84:	stmdacs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1bc88:			; <UNDEFINED> instruction: 0x462bd9f6
   1bc8c:	blne	1693cb8 <tcgetattr@plt+0x168fbe8>
   1bc90:	tstcs	r1, r8, lsl pc
   1bc94:	svclt	0x00182a3a
   1bc98:	stmdblt	r1!, {r8, sp}
   1bc9c:	svccs	0x0001f813
   1bca0:	bcs	bc82b0 <tcgetattr@plt+0xbc41e0>
   1bca4:	andcs	sp, r0, #-1073741764	; 0xc000003c
   1bca8:	and	r7, fp, sl, lsl r0
   1bcac:	andsvc	pc, r7, r7, lsl #10
   1bcb0:			; <UNDEFINED> instruction: 0xf856f7f7
   1bcb4:			; <UNDEFINED> instruction: 0x460122ff
   1bcb8:	addne	pc, sp, sp, lsl #4
   1bcbc:	ldm	r2, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bcc0:	eorvc	r2, fp, sl, lsr r3
   1bcc4:			; <UNDEFINED> instruction: 0xf7e84628
   1bcc8:	svcvs	0x0067e84e
   1bccc:			; <UNDEFINED> instruction: 0xf04f4b2a
   1bcd0:	strdcs	r3, [r1, -pc]
   1bcd4:	smlsdxls	r0, fp, r4, r4
   1bcd8:			; <UNDEFINED> instruction: 0xf7e84428
   1bcdc:	vst2.32	{d30-d31}, [pc :64], r0
   1bce0:	strtmi	r7, [r9], -r0, lsl #5
   1bce4:			; <UNDEFINED> instruction: 0xf7e8a816
   1bce8:			; <UNDEFINED> instruction: 0x4622e8be
   1bcec:	ldrtmi	r4, [r0], -r9, lsr #12
   1bcf0:	mrc2	7, 0, pc, cr12, cr15, {7}
   1bcf4:			; <UNDEFINED> instruction: 0xf645b330
   1bcf8:	ldrtmi	r4, [r1], -r0, asr #7
   1bcfc:	vst1.16	{d20-d22}, [pc], r0
   1bd00:			; <UNDEFINED> instruction: 0xf84472c0
   1bd04:			; <UNDEFINED> instruction: 0xf7e79003
   1bd08:	bmi	7576e0 <tcgetattr@plt+0x753610>
   1bd0c:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   1bd10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1bd14:	subsmi	r9, sl, r7, lsr #23
   1bd18:	ldrbmi	sp, [r0], -r0, lsr #2
   1bd1c:	cfstr32vc	mvfx15, [r9, #-52]!	; 0xffffffcc
   1bd20:	svchi	0x00f0e8bd
   1bd24:	sbcvc	pc, r0, #1325400064	; 0x4f000000
   1bd28:	ldrtmi	r4, [r0], -r1, asr #12
   1bd2c:	cdp	7, 6, cr15, cr0, cr7, {7}
   1bd30:	ldmdbmi	r3, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}
   1bd34:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1bd38:	ldm	r4, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bd3c:			; <UNDEFINED> instruction: 0xf04fe7c2
   1bd40:			; <UNDEFINED> instruction: 0xe7e23aff
   1bd44:	stmda	lr, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bd48:	stmdbmi	pc, {r1, r2, r3, r9, fp, lr}	; <UNPREDICTABLE>
   1bd4c:	bcc	17e90 <tcgetattr@plt+0x13dc0>
   1bd50:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1bd54:			; <UNDEFINED> instruction: 0xf7eb6800
   1bd58:	ldrb	pc, [r6, r3, lsr #18]	; <UNPREDICTABLE>
   1bd5c:	cdp	7, 10, cr15, cr14, cr7, {7}
   1bd60:	andeq	r4, r4, sl, asr #31
   1bd64:	andeq	ip, r3, lr, lsr #29
   1bd68:	andeq	r0, r0, r0, asr #6
   1bd6c:	andeq	ip, r3, r6, lsr #29
   1bd70:	andeq	r0, r0, r4, lsl #10
   1bd74:	andeq	r0, r0, r8, ror #6
   1bd78:	andeq	r6, r2, r0, ror #18
   1bd7c:	andeq	ip, r3, r6, lsr sp
   1bd80:	strdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   1bd84:	andeq	sp, r3, r4, lsl #24
   1bd88:	andeq	r6, r2, r6, asr #17
   1bd8c:			; <UNDEFINED> instruction: 0xf6454b32
   1bd90:	ldrblt	r4, [r0, #-704]!	; 0xfffffd40
   1bd94:	ldmdami	r1!, {r2, r9, sl, lr}
   1bd98:	ldmdbmi	r1!, {r0, r1, r3, r4, r5, r6, sl, lr}
   1bd9c:	ldrbtmi	fp, [r8], #-226	; 0xffffff1e
   1bda0:	stmiapl	r6!, {r0, r1, r3, r4, fp, sp, lr}
   1bda4:	stmdavs	r9, {r0, r6, fp, ip, lr}
   1bda8:			; <UNDEFINED> instruction: 0xf04f9161
   1bdac:	blcs	1c1b4 <tcgetattr@plt+0x180e4>
   1bdb0:	cdpne	0, 7, cr13, cr3, cr5, {2}
   1bdb4:	stmdble	pc, {r0, r1, r8, r9, ip, sp}	; <UNPREDICTABLE>
   1bdb8:	bicmi	pc, r0, #72351744	; 0x4500000
   1bdbc:			; <UNDEFINED> instruction: 0xf04f2000
   1bdc0:	strdpl	r3, [r2], #47	; 0x2f	; <UNPREDICTABLE>
   1bdc4:	blmi	9ae668 <tcgetattr@plt+0x9aa598>
   1bdc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1bdcc:	blls	1875e3c <tcgetattr@plt+0x1871d6c>
   1bdd0:	teqle	lr, sl, asr r0
   1bdd4:	ldcllt	0, cr11, [r0, #-392]!	; 0xfffffe78
   1bdd8:			; <UNDEFINED> instruction: 0xf44fad01
   1bddc:	smlabtcs	r0, r0, r2, r7
   1bde0:			; <UNDEFINED> instruction: 0xf7e84628
   1bde4:	ldrtmi	lr, [r0], -lr, lsr #16
   1bde8:	ldc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
   1bdec:	movtlt	r4, #34310	; 0x8606
   1bdf0:	adcsmi	pc, r9, r4, lsl #10
   1bdf4:	sbcvc	pc, r0, #1325400064	; 0x4f000000
   1bdf8:	subcc	r4, r4, r1, lsr r6
   1bdfc:	stcl	7, cr15, [ip, #924]	; 0x39c
   1be00:	vst1.8	{d20-d22}, [pc :256], r1
   1be04:	strtmi	r7, [r8], -r0, asr #5
   1be08:	ldcl	7, cr15, [r2, #924]!	; 0x39c
   1be0c:	strtmi	r2, [r8], -r0, lsl #2
   1be10:	movwcs	r4, #34338	; 0x8622
   1be14:	smlalbtne	pc, ip, r5, r8	; <UNPREDICTABLE>
   1be18:	eorne	pc, ip, r5, lsl #17
   1be1c:			; <UNDEFINED> instruction: 0xf7ff802b
   1be20:	stmdacs	r0, {r0, r2, r7, r8, sl, fp, ip, sp, lr, pc}
   1be24:			; <UNDEFINED> instruction: 0xf7e7d1c8
   1be28:	bmi	417da8 <tcgetattr@plt+0x413cd8>
   1be2c:	ldrbtmi	r4, [sl], #-2319	; 0xfffff6f1
   1be30:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   1be34:			; <UNDEFINED> instruction: 0xf8b4f7eb
   1be38:	rscscc	pc, pc, pc, asr #32
   1be3c:			; <UNDEFINED> instruction: 0xf04fe7c2
   1be40:			; <UNDEFINED> instruction: 0xe7bf30ff
   1be44:	ldrbtmi	r4, [r9], #-2314	; 0xfffff6f6
   1be48:			; <UNDEFINED> instruction: 0xf8aaf7eb
   1be4c:	rscscc	pc, pc, pc, asr #32
   1be50:			; <UNDEFINED> instruction: 0xf7e7e7b8
   1be54:	svclt	0x0000ee34
   1be58:	andeq	r4, r4, r0, asr #27
   1be5c:	andeq	ip, r3, r6, lsr #25
   1be60:	andeq	r0, r0, r0, asr #6
   1be64:	andeq	ip, r3, ip, ror ip
   1be68:	andeq	sp, r3, r6, lsr #22
   1be6c:	andeq	r6, r2, r8, ror #15
   1be70:	strdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   1be74:	blmi	b8965c <tcgetattr@plt+0xb8558c>
   1be78:	ldrbtmi	r4, [fp], #-2605	; 0xfffff5d3
   1be7c:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
   1be80:	bllt	17b6000 <tcgetattr@plt+0x17b1f30>
   1be84:	strbmi	pc, [r0, r5, asr #12]	; <UNPREDICTABLE>
   1be88:	ldmibpl	sl, {r2, r9, sl, lr}^
   1be8c:	mrrcne	9, 10, fp, r1, cr8	; <UNPREDICTABLE>
   1be90:	bcs	4ffb0 <tcgetattr@plt+0x4bee0>
   1be94:			; <UNDEFINED> instruction: 0x4618d03b
   1be98:			; <UNDEFINED> instruction: 0xff78f7ff
   1be9c:	strtmi	r6, [r0], -fp, lsr #16
   1bea0:	movwcc	r5, #6619	; 0x19db
   1bea4:	stmdbmi	r3!, {r3, r5, ip, lr, pc}
   1bea8:			; <UNDEFINED> instruction: 0xf7eb4479
   1beac:	stmdavs	r8!, {r0, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   1beb0:	pop	{r1, r2, r5, r6, r8, sp}
   1beb4:			; <UNDEFINED> instruction: 0xf7f040f8
   1beb8:	bcc	8a04c <tcgetattr@plt+0x85f7c>
   1bebc:	ldmdble	r4, {r0, r1, r9, ip, sp}
   1bec0:			; <UNDEFINED> instruction: 0xf7ff4618
   1bec4:	stmiblt	r0!, {r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
   1bec8:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
   1becc:			; <UNDEFINED> instruction: 0xf868f7eb
   1bed0:	cmncs	r6, r8, lsr #16
   1bed4:	ldrhtmi	lr, [r8], #141	; 0x8d
   1bed8:	ldmdalt	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bedc:	andcs	r4, r0, r7, lsl r9
   1bee0:	ldrhtmi	lr, [r8], #141	; 0x8d
   1bee4:			; <UNDEFINED> instruction: 0xf7eb4479
   1bee8:	ldmdbmi	r5, {r0, r1, r3, r4, r6, fp, ip, sp, pc}
   1beec:	pop	{r4, r5, r9, sl, lr}
   1bef0:	ldrbtmi	r4, [r9], #-248	; 0xffffff08
   1bef4:	ldmdalt	r4, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bef8:	ldrbtmi	r4, [r9], #-2322	; 0xfffff6ee
   1befc:			; <UNDEFINED> instruction: 0xf850f7eb
   1bf00:	ldmdbmi	r1, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1bf04:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1bf08:			; <UNDEFINED> instruction: 0xf84af7eb
   1bf0c:	stmdbmi	pc, {r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   1bf10:			; <UNDEFINED> instruction: 0xf7eb4479
   1bf14:	stmdavs	fp!, {r0, r2, r6, fp, ip, sp, lr, pc}
   1bf18:	rscscc	pc, pc, #79	; 0x4f
   1bf1c:	ldflte	f5, [r8, #872]!	; 0x368
   1bf20:	pop	{r0, r1, r3, r8, fp, lr}
   1bf24:	ldrbtmi	r4, [r9], #-248	; 0xffffff08
   1bf28:	ldmdalt	sl!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bf2c:	andeq	ip, r3, sl, asr #23
   1bf30:	andeq	r0, r0, ip, ror #6
   1bf34:	andeq	r6, r2, ip, lsl #17
   1bf38:			; <UNDEFINED> instruction: 0x000267ba
   1bf3c:	andeq	r6, r2, ip, ror r7
   1bf40:	ldrdeq	r6, [r2], -sl
   1bf44:	andeq	r6, r2, sl, asr r8
   1bf48:	muleq	r2, lr, r7
   1bf4c:	andeq	r6, r2, r4, lsl #16
   1bf50:	andeq	r6, r2, sl, asr #15
   1bf54:	andeq	r0, r0, r0
   1bf58:	andcs	r4, r1, #2048	; 0x800
   1bf5c:	andsvs	r4, sl, fp, ror r4
   1bf60:	svclt	0x00004770
   1bf64:	andeq	r4, r4, r0, lsl #24
   1bf68:	blmi	132e89c <tcgetattr@plt+0x132a7cc>
   1bf6c:			; <UNDEFINED> instruction: 0x4df0e92d
   1bf70:	mcrmi	4, 2, r4, cr11, cr10, {3}
   1bf74:	ldmpl	r3, {r1, r2, r5, r7, ip, sp, pc}^
   1bf78:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   1bf7c:			; <UNDEFINED> instruction: 0xf04f9325
   1bf80:	ldmdavs	r3!, {r8, r9}
   1bf84:	bmi	120a4d8 <tcgetattr@plt+0x1206408>
   1bf88:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
   1bf8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1bf90:	subsmi	r9, sl, r5, lsr #22
   1bf94:	eorlt	sp, r6, r7, ror r1
   1bf98:	ldclhi	8, cr14, [r0, #756]!	; 0x2f4
   1bf9c:	strmi	r4, [r4], -r2, asr #18
   1bfa0:	ldrbtmi	r4, [r9], #-2114	; 0xfffff7be
   1bfa4:			; <UNDEFINED> instruction: 0xf7f34478
   1bfa8:			; <UNDEFINED> instruction: 0x4680fd33
   1bfac:	rscle	r2, sl, r0, lsl #16
   1bfb0:	strmi	sl, [r2], -r5, lsl #26
   1bfb4:	strcs	r2, [r0, -r0, lsl #3]
   1bfb8:			; <UNDEFINED> instruction: 0xf88d4628
   1bfbc:			; <UNDEFINED> instruction: 0xf7e77014
   1bfc0:	strbmi	lr, [r0], -r0, lsl #26
   1bfc4:	svc	0x0090f7e7
   1bfc8:	blmi	157a98 <tcgetattr@plt+0x1539c8>
   1bfcc:			; <UNDEFINED> instruction: 0xf89d3608
   1bfd0:			; <UNDEFINED> instruction: 0x46283014
   1bfd4:	blcs	82daac <tcgetattr@plt+0x8299dc>
   1bfd8:			; <UNDEFINED> instruction: 0xf810bf08
   1bfdc:	rscsle	r3, sl, r1, lsl #30
   1bfe0:	suble	r2, sp, r0, lsl #22
   1bfe4:	blvc	ad7668 <tcgetattr@plt+0xad3598>
   1bfe8:	cdp	6, 11, cr4, cr0, cr1, {0}
   1bfec:	strmi	r5, [r8], -r7, asr #22
   1bff0:	blcc	9a03c <tcgetattr@plt+0x95f6c>
   1bff4:	andsle	r2, r8, lr, lsr #22
   1bff8:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   1bffc:	sfmcs	f3, 1, [r9, #-852]	; 0xfffffcac
   1c000:	mcr	8, 0, sp, cr6, cr6, {0}
   1c004:			; <UNDEFINED> instruction: 0xeeb52a90
   1c008:	vcvt.f64.u32	d7, s0
   1c00c:	vsqrt.f64	d22, d22
   1c010:	vmov	s10, pc
   1c014:	vmov.f64	d6, #4	; 0x40200000  2.5
   1c018:	rscle	r5, r8, r6, asr #22
   1c01c:			; <UNDEFINED> instruction: 0xf8114608
   1c020:	blcs	baac2c <tcgetattr@plt+0xba6b5c>
   1c024:	blvc	1578c8 <tcgetattr@plt+0x1537f8>
   1c028:	asndz	f5, f6
   1c02c:	ldrb	r7, [lr, r0, lsl #22]
   1c030:	blvc	1057b0c <tcgetattr@plt+0x1053a3c>
   1c034:	cdp	7, 15, cr3, cr1, cr1, {0}
   1c038:	svclt	0x0018fa10
   1c03c:	blpl	217a58 <tcgetattr@plt+0x213988>
   1c040:	stc	15, cr2, [ip], #12
   1c044:	bicle	r5, r6, r2, lsl #22
   1c048:	ldrdhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1c04c:	ldrbtmi	r2, [r8], #1280	; 0x500
   1c050:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
   1c054:	ldm	r6!, {r0, r1, r8, r9, ip, pc}^
   1c058:	tstcs	r1, r2, lsl #22
   1c05c:			; <UNDEFINED> instruction: 0xf04f9b03
   1c060:			; <UNDEFINED> instruction: 0x462032ff
   1c064:	stmib	sp, {r0, r2, r3, sl, lr}^
   1c068:			; <UNDEFINED> instruction: 0xf7e7ab00
   1c06c:	strtmi	lr, [r0], -r8, asr #29
   1c070:	cdp	7, 7, cr15, cr8, cr7, {7}
   1c074:			; <UNDEFINED> instruction: 0xf8cd42af
   1c078:	strmi	r8, [r4], #-12
   1c07c:	str	sp, [r2, fp, ror #25]
   1c080:	addle	r2, r0, r0, lsl #30
   1c084:			; <UNDEFINED> instruction: 0xf7e7e7e0
   1c088:	svclt	0x0000ed1a
   1c08c:	andhi	pc, r0, pc, lsr #7
	...
   1c098:	ldrdeq	ip, [r3], -r4
   1c09c:	andeq	r0, r0, r0, asr #6
   1c0a0:	andeq	r4, r4, r4, ror #23
   1c0a4:			; <UNDEFINED> instruction: 0x0003caba
   1c0a8:	andeq	sl, r2, r2, asr #15
   1c0ac:	ldrdeq	r6, [r2], -ip
   1c0b0:	andeq	r6, r2, sl, lsr #14
   1c0b4:	stmdacs	r0!, {r3, r9, fp, lr}
   1c0b8:	ldrbtmi	fp, [sl], #-1072	; 0xfffffbd0
   1c0bc:	strmi	r4, [r3], -r7, lsl #24
   1c0c0:	strcs	fp, [r0, #-4044]!	; 0xfffff034
   1c0c4:	andcs	r2, r0, r0, lsl #10
   1c0c8:	ldmdavs	r2, {r1, r4, r8, fp, ip, lr}
   1c0cc:	stmib	r2, {r0, r2, r4, r6, r7, sp, lr}^
   1c0d0:	ldflts	f3, [r0], #-4
   1c0d4:	svclt	0x00004770
   1c0d8:	andeq	ip, r3, sl, lsl #19
   1c0dc:	andeq	r0, r0, r8, asr r3
   1c0e0:	bmi	42ed24 <tcgetattr@plt+0x42ac54>
   1c0e4:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   1c0e8:	stmdavs	ip!, {r0, r2, r3, r4, r7, fp, ip, lr}
   1c0ec:	stmdavs	r3!, {r5, r9, fp, sp, lr}
   1c0f0:	eorvs	r6, r8, r6, lsl #16
   1c0f4:	tstlt	fp, r3
   1c0f8:	bvs	fe6f4a60 <tcgetattr@plt+0xfe6f0990>
   1c0fc:	mvnsle	r2, r0, lsl #22
   1c100:			; <UNDEFINED> instruction: 0xf01d2100
   1c104:	stmdavs	r3!, {r0, r1, r5, r8, sl, fp, ip, sp, lr, pc}
   1c108:	tstlt	fp, ip, lsr #32
   1c10c:	bvs	fe6f4a84 <tcgetattr@plt+0xfe6f09b4>
   1c110:	mvnsle	r2, r0, lsl #22
   1c114:	andsvs	r6, lr, r3, lsr #20
   1c118:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1c11c:	svclt	0x0020f01d
   1c120:	andeq	ip, r3, r0, ror #18
   1c124:	andeq	r0, r0, r8, asr r3
   1c128:	svclt	0x0000e7da
   1c12c:	svclt	0x0000e7d8
   1c130:			; <UNDEFINED> instruction: 0x460cb570
   1c134:			; <UNDEFINED> instruction: 0xf7e74605
   1c138:	bmi	657998 <tcgetattr@plt+0x6538c8>
   1c13c:	ldrbtmi	r2, [sl], #-3072	; 0xfffff400
   1c140:	streq	lr, [r0], -r5, lsl #22
   1c144:	blle	52d958 <tcgetattr@plt+0x529888>
   1c148:	eorle	r2, r0, r0, lsr #24
   1c14c:	ldcle	12, cr2, [r7, #-1020]	; 0xfffffc04
   1c150:	eorscs	r4, sl, r3, lsl r9
   1c154:	cfldrscc	mvf5, [r6], {232}	; 0xe8
   1c158:	ldmdapl	r3, {r8, sl, sp}^
   1c15c:	eorscs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1c160:	rsbsvc	r7, r2, r2, lsl r8
   1c164:	eorscc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1c168:	rscsvc	r7, r0, fp, asr r8
   1c16c:	adcsvc	r7, r3, r5, lsr r1
   1c170:	bmi	34b738 <tcgetattr@plt+0x347668>
   1c174:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1c178:	smlalpl	r8, r8, r2, r8	; <UNPREDICTABLE>
   1c17c:	ldcllt	0, cr8, [r0, #-712]!	; 0xfffffd38
   1c180:	ldrtmi	r4, [r0], -r1, lsr #12
   1c184:			; <UNDEFINED> instruction: 0xff30f7f6
   1c188:	ldrtpl	r2, [r3], #-768	; 0xfffffd00
   1c18c:	bmi	1cb754 <tcgetattr@plt+0x1c7684>
   1c190:	ldmdahi	r1, {r1, r3, r4, r5, r6, sl, lr}
   1c194:	eorpl	r7, r9, #9568256	; 0x920000
   1c198:	ldcllt	0, cr7, [r0, #-712]!	; 0xfffffd38
   1c19c:	andeq	ip, r3, r6, lsl #18
   1c1a0:	ldrdeq	r0, [r0], -r4
   1c1a4:	andeq	r6, r2, ip, lsl r6
   1c1a8:	andeq	r6, r2, r8, lsl #12
   1c1ac:	ldrbmi	lr, [r0, sp, lsr #18]!
   1c1b0:	strmi	fp, [sp], -r4, lsl #1
   1c1b4:			; <UNDEFINED> instruction: 0x461f4616
   1c1b8:			; <UNDEFINED> instruction: 0xf7e79003
   1c1bc:			; <UNDEFINED> instruction: 0xf8dfedd4
   1c1c0:			; <UNDEFINED> instruction: 0xf8df8058
   1c1c4:	blmi	5cc32c <tcgetattr@plt+0x5c825c>
   1c1c8:	stmdbls	r3, {r3, r4, r5, r6, r7, sl, lr}
   1c1cc:	andls	pc, ip, r8, asr r8	; <UNPREDICTABLE>
   1c1d0:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1c1d4:	ldrbmi	r9, [r3], -r1, lsl #14
   1c1d8:	svclt	0x00a842a8
   1c1dc:	strmi	r4, [r4], -r8, lsr #12
   1c1e0:			; <UNDEFINED> instruction: 0xf8d94602
   1c1e4:	strls	r0, [r0], -r0
   1c1e8:	mrc2	0, 3, pc, cr14, cr12, {0}
   1c1ec:	sfmle	f4, 4, [r2], {165}	; 0xa5
   1c1f0:	pop	{r2, ip, sp, pc}
   1c1f4:	stmdbmi	fp, {r4, r5, r6, r7, r8, r9, sl, pc}
   1c1f8:			; <UNDEFINED> instruction: 0xf8d94426
   1c1fc:	blne	a9c204 <tcgetattr@plt+0xa98134>
   1c200:			; <UNDEFINED> instruction: 0xf8584653
   1c204:	stmib	sp, {r0, ip}^
   1c208:	stmdavs	r9, {r8, r9, sl, sp, lr}
   1c20c:	mcr2	0, 3, pc, cr12, cr12, {0}	; <UNPREDICTABLE>
   1c210:	pop	{r2, ip, sp, pc}
   1c214:	svclt	0x000087f0
   1c218:	andeq	ip, r3, ip, ror r8
   1c21c:	andeq	r0, r0, r8, asr r3
   1c220:	andeq	r0, r0, ip, lsl r4
   1c224:	andeq	r0, r0, r8, lsr r5
   1c228:	svcmi	0x00f0e92d
   1c22c:	stcmi	0, cr11, [r4, #820]	; 0x334
   1c230:	stcmi	6, cr4, [r4], {15}
   1c234:	ldrbtmi	r4, [sp], #-1665	; 0xfffff97f
   1c238:	vdivmi.f64	d4, d20, d3
   1c23c:	stmdbpl	ip!, {r0, r1, r4, r7, r9, sl, lr}
   1c240:	cfstrsmi	mvf4, [r3, #492]	; 0x1ec
   1c244:	stmdavs	r4!, {r2, r5, r9, sp}
   1c248:			; <UNDEFINED> instruction: 0xf04f944b
   1c24c:	cfstrsge	mvf0, [r9], {-0}
   1c250:	strls	r5, [r5], #-2462	; 0xfffff662
   1c254:	ldmdavs	r0!, {r0, r4, r5, r9, sl, lr}
   1c258:	ldmhi	r6!, {r0, r1, r2, r8, ip, pc}
   1c25c:	andls	r7, r9, r9, lsl #19
   1c260:	eorvs	pc, r8, sp, lsr #17
   1c264:			; <UNDEFINED> instruction: 0xf88d7022
   1c268:	ldmdbpl	ip, {r1, r3, r5, ip}^
   1c26c:	strls	r6, [r6], #-2082	; 0xfffff7de
   1c270:	stccc	8, cr6, [r1, #-340]	; 0xfffffeac
   1c274:	vstrcs	d1, [r0, #-948]	; 0xfffffc4c
   1c278:	addhi	pc, sp, r0, asr #6
   1c27c:	ldrdcs	pc, [r0], -r9
   1c280:	ldmdami	r4!, {r2, r3, r8, sp}^
   1c284:	vqdmulh.s<illegal width 8>	d15, d2, d1
   1c288:			; <UNDEFINED> instruction: 0xf853581b
   1c28c:	strbmi	r8, [r0], -r2
   1c290:	stcl	7, cr15, [r8, #-924]!	; 0xfffffc64
   1c294:	strmi	r4, [r6], -r5, lsl #5
   1c298:	addhi	pc, r8, r0, asr #6
   1c29c:	ldrtmi	r1, [r1], -r3, asr #24
   1c2a0:	strbmi	r1, [r0], -sp, ror #21
   1c2a4:			; <UNDEFINED> instruction: 0x465b463a
   1c2a8:			; <UNDEFINED> instruction: 0xf7ff9502
   1c2ac:	stmdbls	r5, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1c2b0:			; <UNDEFINED> instruction: 0x9e0719ba
   1c2b4:	stccs	6, cr4, [r0, #-32]	; 0xffffffe0
   1c2b8:	shadd16mi	fp, r0, r8
   1c2bc:	stmdavs	r0!, {r0, r9, sl, lr}
   1c2c0:	mrrcne	6, 5, r4, r7, cr11
   1c2c4:	stc2	0, cr15, [r4, #112]!	; 0x70
   1c2c8:	ldrdcc	pc, [r4], -r9
   1c2cc:	ldrdcs	pc, [r8], -r9
   1c2d0:	andls	r9, r4, #67108864	; 0x4000000
   1c2d4:	subsle	r2, lr, r0, lsl #22
   1c2d8:	stmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1c2dc:	ldmdavs	ip, {r0, r8, r9, fp, ip, pc}
   1c2e0:	subsle	r2, r8, r0, lsl #24
   1c2e4:			; <UNDEFINED> instruction: 0xf8539b04
   1c2e8:	movwls	r5, #19204	; 0x4b04
   1c2ec:	rsble	r2, fp, r0, lsl #26
   1c2f0:	strtmi	r2, [r0], -r0, lsr #2
   1c2f4:	ldc	7, cr15, [ip], #-924	; 0xfffffc64
   1c2f8:	rsbsle	r2, r8, r0, lsl #16
   1c2fc:	strtmi	r2, [r0], -r7, lsr #2
   1c300:	ldc	7, cr15, [r6], #-924	; 0xfffffc64
   1c304:	cmnle	r5, r0, lsl #16
   1c308:	beq	b98744 <tcgetattr@plt+0xb94674>
   1c30c:	movwls	r2, #13095	; 0x3327
   1c310:	andcc	pc, r0, r9, lsl #17
   1c314:	ldrvc	pc, [r3], sp, lsl #10
   1c318:			; <UNDEFINED> instruction: 0xf81846a0
   1c31c:	ldrbmi	r1, [r0], -r1, lsl #22
   1c320:	mcr2	7, 3, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
   1c324:	bl	fe92ccd4 <tcgetattr@plt+0xfe928c04>
   1c328:	strmi	r0, [r2], #776	; 0x308
   1c32c:	svclt	0x0018429a
   1c330:	mvnsle	r4, #746586112	; 0x2c800000
   1c334:	blcs	42f48 <tcgetattr@plt+0x3ee78>
   1c338:	blls	d088c <tcgetattr@plt+0xcc7bc>
   1c33c:	smlatbeq	r9, sl, fp, lr
   1c340:	andcs	r1, r0, sl, asr #24
   1c344:			; <UNDEFINED> instruction: 0xf88a1a9b
   1c348:	movwls	r0, #8192	; 0x2000
   1c34c:			; <UNDEFINED> instruction: 0x4648d45b
   1c350:	stc	7, cr15, [r8, #-924]	; 0xfffffc64
   1c354:			; <UNDEFINED> instruction: 0x465b463a
   1c358:	strbmi	r4, [r8], -r1, lsl #12
   1c35c:			; <UNDEFINED> instruction: 0xff26f7ff
   1c360:			; <UNDEFINED> instruction: 0xf7e74648
   1c364:	bls	9776c <tcgetattr@plt+0x9369c>
   1c368:	svccc	0x0004f852
   1c36c:	ldmdane	sl!, {r0, r9, ip, pc}
   1c370:	blcs	2dbd4 <tcgetattr@plt+0x29b04>
   1c374:	stmdals	r7, {r1, r4, r5, r7, ip, lr, pc}
   1c378:	stcls	6, cr4, [r2], {91}	; 0x5b
   1c37c:	stmdbls	r5, {r0, r1, r2, r4, r6, sl, fp, ip}
   1c380:	svclt	0x00182c00
   1c384:	stmdals	r6, {r0, r9, sl, lr}
   1c388:			; <UNDEFINED> instruction: 0xf01c6800
   1c38c:	blls	9b898 <tcgetattr@plt+0x977c8>
   1c390:	stccs	8, cr6, [r0], {28}
   1c394:	bmi	c50a34 <tcgetattr@plt+0xc4c964>
   1c398:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   1c39c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c3a0:	subsmi	r9, sl, fp, asr #22
   1c3a4:	sublt	sp, sp, sl, asr #2
   1c3a8:	svchi	0x00f0e8bd
   1c3ac:	strbmi	r3, [r0], -r1, lsl #26
   1c3b0:			; <UNDEFINED> instruction: 0x463a465b
   1c3b4:	strcs	r4, [r0], #-1577	; 0xfffff9d7
   1c3b8:			; <UNDEFINED> instruction: 0xf7ff9402
   1c3bc:	blls	1dbfa0 <tcgetattr@plt+0x1d7ed0>
   1c3c0:	stmdbls	r5, {r1, r3, r4, r5, r6, r8, fp, ip}
   1c3c4:			; <UNDEFINED> instruction: 0xe77b6818
   1c3c8:			; <UNDEFINED> instruction: 0x21274620
   1c3cc:	bl	ff45a370 <tcgetattr@plt+0xff4562a0>
   1c3d0:			; <UNDEFINED> instruction: 0xf10db328
   1c3d4:			; <UNDEFINED> instruction: 0xf04f0a2d
   1c3d8:			; <UNDEFINED> instruction: 0xf8890822
   1c3dc:			; <UNDEFINED> instruction: 0xf8cd8000
   1c3e0:	bls	fc418 <tcgetattr@plt+0xf8348>
   1c3e4:			; <UNDEFINED> instruction: 0xf8034653
   1c3e8:	ldrmi	r2, [sl], r1, lsl #22
   1c3ec:	strbmi	lr, [sl], r5, lsr #15
   1c3f0:	str	r9, [pc, r3]
   1c3f4:	stmdaeq	r2!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c3f8:	beq	b98834 <tcgetattr@plt+0xb94764>
   1c3fc:	andhi	pc, r0, r9, lsl #17
   1c400:	andhi	pc, ip, sp, asr #17
   1c404:	ldrmi	lr, [r9], #-1926	; 0xfffff87a
   1c408:	lfmle	f4, 4, [r1], {129}	; 0x81
   1c40c:	ldmib	sp, {r0, r1, r6, r7, r8, ip, lr, pc}^
   1c410:	ldrbmi	r1, [fp], -r5
   1c414:	stmdavs	r0, {r1, r3, r4, r5, r9, sl, lr}
   1c418:	ldc2l	0, cr15, [sl], #112	; 0x70
   1c41c:			; <UNDEFINED> instruction: 0xf04fe7bb
   1c420:			; <UNDEFINED> instruction: 0xf10d0327
   1c424:			; <UNDEFINED> instruction: 0xf8890a2d
   1c428:			; <UNDEFINED> instruction: 0x23273000
   1c42c:	ldrb	r9, [r8, r3, lsl #6]
   1c430:			; <UNDEFINED> instruction: 0x463a465b
   1c434:			; <UNDEFINED> instruction: 0xf7ff4648
   1c438:			; <UNDEFINED> instruction: 0xe7acfeb9
   1c43c:	bl	fda3e0 <tcgetattr@plt+0xfd6310>
   1c440:	andeq	ip, r3, lr, lsl #16
   1c444:	andeq	r0, r0, r0, asr #6
   1c448:	andeq	ip, r3, r4, lsl #16
   1c44c:	andeq	r0, r0, ip, lsl r4
   1c450:	andeq	r0, r0, r8, asr r3
   1c454:	andeq	r0, r0, r0, lsr #8
   1c458:	andeq	ip, r3, sl, lsr #13
   1c45c:	svcmi	0x00f0e92d
   1c460:	stfs	f2, [sp, #-0]
   1c464:	bmi	fec7f074 <tcgetattr@plt+0xfec7afa4>
   1c468:	ldrbtmi	r4, [sl], #-2993	; 0xfffff44f
   1c46c:	strhlt	r4, [pc], #241	; <UNPREDICTABLE>
   1c470:	mcrge	4, 0, r4, cr13, cr15, {3}
   1c474:	ldmpl	r3, {r0, r3, r8, r9, sl, ip, pc}^
   1c478:	movtls	r6, #55323	; 0xd81b
   1c47c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c480:			; <UNDEFINED> instruction: 0xf8574bad
   1c484:			; <UNDEFINED> instruction: 0xf8daa003
   1c488:	stmibvs	r5, {}^	; <UNPREDICTABLE>
   1c48c:			; <UNDEFINED> instruction: 0xf01d9506
   1c490:	stmdbvs	ip!, {r0, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}^
   1c494:	addvc	pc, r0, #1325400064	; 0x4f000000
   1c498:	smlatbcs	r1, r8, fp, r4
   1c49c:	strls	r4, [r2], #-1584	; 0xfffff9d0
   1c4a0:	stmdbvs	ip!, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c4a4:	stmdavs	ip!, {r0, sl, ip, pc}
   1c4a8:			; <UNDEFINED> instruction: 0xf7e79400
   1c4ac:	ldrtmi	lr, [r0], -r8, lsr #25
   1c4b0:			; <UNDEFINED> instruction: 0xf7f62100
   1c4b4:	blmi	fe8db388 <tcgetattr@plt+0xfe8d72b8>
   1c4b8:	ldmpl	fp!, {r0, r2, r3, r5, r7, fp, sp, lr}^
   1c4bc:	ldmdavs	fp, {r0, r1, r2, r8, r9, ip, pc}
   1c4c0:	addsmi	r3, sp, #-1677721599	; 0x9c000001
   1c4c4:	addhi	pc, pc, r0, lsl #6
   1c4c8:			; <UNDEFINED> instruction: 0x4639489e
   1c4cc:			; <UNDEFINED> instruction: 0xf1054a9e
   1c4d0:	ldrbtmi	r0, [r8], #-852	; 0xfffffcac
   1c4d4:	cdp	7, 0, cr2, cr8, cr2, {0}
   1c4d8:	ldmmi	ip, {r4, r9, fp}
   1c4dc:	andls	r4, sl, r8, ror r4
   1c4e0:	ldmibmi	fp, {r1, r3, r7, fp, ip, lr}
   1c4e4:	bleq	ff1170f4 <tcgetattr@plt+0xff113024>
   1c4e8:	tstls	fp, r9, ror r4
   1c4ec:	ldrdcc	pc, [r0], -sl
   1c4f0:	blcc	f6764 <tcgetattr@plt+0xf2694>
   1c4f4:	lfmle	f4, 2, [r6, #-748]!	; 0xfffffd14
   1c4f8:	vldrcs	d25, [r1, #-24]	; 0xffffffe8
   1c4fc:	vceq.i8	q3, q0, <illegal reg q5.5>
   1c500:			; <UNDEFINED> instruction: 0x012a809e
   1c504:			; <UNDEFINED> instruction: 0x91041899
   1c508:	movwcc	r5, #6299	; 0x189b
   1c50c:			; <UNDEFINED> instruction: 0xf8dbd063
   1c510:			; <UNDEFINED> instruction: 0xf04f90b0
   1c514:			; <UNDEFINED> instruction: 0xf886083a
   1c518:			; <UNDEFINED> instruction: 0xf1b98000
   1c51c:			; <UNDEFINED> instruction: 0xf0000f00
   1c520:	blmi	fe33c8ec <tcgetattr@plt+0xfe33881c>
   1c524:	ldrbtmi	r4, [fp], #-1608	; 0xfffff9b8
   1c528:			; <UNDEFINED> instruction: 0xf7e79305
   1c52c:	stmdacs	r0, {r2, r3, r4, sl, fp, sp, lr, pc}
   1c530:	addshi	pc, pc, r0
   1c534:	ldmdaeq	r5!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1c538:	movwls	r2, #33594	; 0x833a
   1c53c:	streq	lr, [r0], #-2825	; 0xfffff4f7
   1c540:	blne	9a5ac <tcgetattr@plt+0x964dc>
   1c544:			; <UNDEFINED> instruction: 0xf7f64640
   1c548:	strmi	pc, [r1, #3407]!	; 0xd4f
   1c54c:	mvnsle	r4, r0, lsl #9
   1c550:	blcs	43178 <tcgetattr@plt+0x3f0a8>
   1c554:	addshi	pc, r1, r0, asr #32
   1c558:			; <UNDEFINED> instruction: 0xf10d4644
   1c55c:	eorcs	r0, r0, #-1073741808	; 0xc0000010
   1c560:	blcs	9a578 <tcgetattr@plt+0x964a8>
   1c564:	andle	r4, sl, #140, 4	; 0xc0000008
   1c568:	eorcs	r4, r0, r2, lsr #12
   1c56c:	bleq	9a57c <tcgetattr@plt+0x964ac>
   1c570:	mvnsle	r4, sl, lsl #5
   1c574:	subeq	pc, r2, #1073741827	; 0x40000003
   1c578:	movweq	lr, #35746	; 0x8ba2
   1c57c:	blls	16d5f4 <tcgetattr@plt+0x169524>
   1c580:	rscscc	pc, pc, #79	; 0x4f
   1c584:	tstcs	r1, r0, lsr #12
   1c588:	movwls	r3, #1031	; 0x407
   1c58c:	vnmls.f64	d1, d24, d20
   1c590:			; <UNDEFINED> instruction: 0xf7e73a10
   1c594:			; <UNDEFINED> instruction: 0xf8daec34
   1c598:	ldmdavs	r3, {sp}^
   1c59c:	sfmle	f4, 4, [r8], {163}	; 0xa3
   1c5a0:	eorcs	r4, r4, r3, lsr r4
   1c5a4:			; <UNDEFINED> instruction: 0xf8032100
   1c5a8:	ldmdavs	r3, {r1, sl, fp}^
   1c5ac:			; <UNDEFINED> instruction: 0xf8034433
   1c5b0:	ldrtmi	r1, [r0], -r1, lsl #24
   1c5b4:	bl	ff5da558 <tcgetattr@plt+0xff5d6488>
   1c5b8:	andcs	r4, r0, #61865984	; 0x3b00000
   1c5bc:	ldrtmi	r4, [r0], -r1, lsl #12
   1c5c0:	ldc2l	7, cr15, [r4, #1020]!	; 0x3fc
   1c5c4:			; <UNDEFINED> instruction: 0xf7e74630
   1c5c8:	ldrtmi	lr, [sl], -lr, asr #23
   1c5cc:	strmi	r3, [r1], -r1, lsl #14
   1c5d0:			; <UNDEFINED> instruction: 0xf7ff9804
   1c5d4:	blls	21be80 <tcgetattr@plt+0x217db0>
   1c5d8:			; <UNDEFINED> instruction: 0xf10b3501
   1c5dc:	ldmdavs	fp, {r3, r8, r9, fp}
   1c5e0:	adcmi	r3, fp, #-1677721599	; 0x9c000001
   1c5e4:	stmdbls	r6, {r1, r7, r9, fp, ip, lr, pc}
   1c5e8:	movwcs	lr, #18897	; 0x49d1
   1c5ec:	addsmi	r6, sl, #205	; 0xcd
   1c5f0:	addhi	pc, pc, r0, asr #5
   1c5f4:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
   1c5f8:	vst2.8	{d25-d28}, [pc], r0
   1c5fc:	blmi	15f9004 <tcgetattr@plt+0x15f4f34>
   1c600:	ldrtmi	r2, [r0], -r1, lsl #2
   1c604:			; <UNDEFINED> instruction: 0xf7e7447b
   1c608:			; <UNDEFINED> instruction: 0xf8daebfa
   1c60c:	ldrtmi	r3, [r0], -r0
   1c610:	stmdbcc	r2, {r0, r3, r4, r7, fp, sp, lr}
   1c614:	blx	da5f6 <tcgetattr@plt+0xd6526>
   1c618:	ldrdeq	pc, [r0], -sl
   1c61c:	andne	lr, r3, #208, 18	; 0x340000
   1c620:			; <UNDEFINED> instruction: 0xf988f01c
   1c624:	blmi	10aef64 <tcgetattr@plt+0x10aae94>
   1c628:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c62c:	blls	137669c <tcgetattr@plt+0x13725cc>
   1c630:	cmnle	r8, sl, asr r0
   1c634:	ldc	0, cr11, [sp], #316	; 0x13c
   1c638:	pop	{r1, r8, r9, fp, pc}
   1c63c:	stclcs	15, cr8, [r7, #-960]!	; 0xfffffc40
   1c640:			; <UNDEFINED> instruction: 0x012adc22
   1c644:			; <UNDEFINED> instruction: 0x91041899
   1c648:	movwcc	r5, #6299	; 0x189b
   1c64c:			; <UNDEFINED> instruction: 0xf8dbd0c3
   1c650:			; <UNDEFINED> instruction: 0xf04f9000
   1c654:			; <UNDEFINED> instruction: 0xf886083a
   1c658:			; <UNDEFINED> instruction: 0xf1b98000
   1c65c:	subsle	r0, fp, r0, lsl #30
   1c660:	strbmi	r4, [r8], -r0, asr #22
   1c664:	movwls	r4, #21627	; 0x547b
   1c668:	bl	1f5a60c <tcgetattr@plt+0x1f5653c>
   1c66c:			; <UNDEFINED> instruction: 0xf47f2800
   1c670:			; <UNDEFINED> instruction: 0xf10daf61
   1c674:	teqcs	sl, #3473408	; 0x350000
   1c678:			; <UNDEFINED> instruction: 0xf89d9308
   1c67c:	strbmi	r2, [r3], -r0, lsr #32
   1c680:			; <UNDEFINED> instruction: 0xf8084698
   1c684:	strb	r2, [r7, -r1, lsl #22]!
   1c688:	eorscs	r9, r8, #589824	; 0x90000
   1c68c:	blx	aeb6e <tcgetattr@plt+0xaaa9e>
   1c690:	sfmls	f7, 1, [r9], {5}
   1c694:			; <UNDEFINED> instruction: 0xf5a25841
   1c698:			; <UNDEFINED> instruction: 0xf8d152b6
   1c69c:	bl	34c6a4 <tcgetattr@plt+0x3485d4>
   1c6a0:			; <UNDEFINED> instruction: 0xf8d90902
   1c6a4:	strbeq	r0, [r1], #-4
   1c6a8:	stmdbls	fp, {r2, r4, r6, r8, r9, sl, fp, ip, sp, pc}
   1c6ac:	tstls	r5, sl, lsl #18
   1c6b0:	stmdapl	r1!, {r1, r2, r3, r5, r8, fp, lr}^
   1c6b4:	svclt	0x0004428b
   1c6b8:	tsteq	r8, #1073741826	; 0x40000002	; <UNPREDICTABLE>
   1c6bc:	andle	r9, r9, r4, lsl #6
   1c6c0:			; <UNDEFINED> instruction: 0x9c09492b
   1c6c4:	addmi	r5, fp, #6356992	; 0x610000
   1c6c8:			; <UNDEFINED> instruction: 0xf109bf0c
   1c6cc:			; <UNDEFINED> instruction: 0xf1090328
   1c6d0:	movwls	r0, #17160	; 0x4308
   1c6d4:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
   1c6d8:			; <UNDEFINED> instruction: 0xf43f3301
   1c6dc:			; <UNDEFINED> instruction: 0xf420af7c
   1c6e0:			; <UNDEFINED> instruction: 0xf85c4080
   1c6e4:	stmdacs	r0, {r1, ip, pc}
   1c6e8:	movwcs	fp, #4034	; 0xfc2
   1c6ec:	movwls	r4, #34480	; 0x86b0
   1c6f0:	svcge	0x0024f73f
   1c6f4:			; <UNDEFINED> instruction: 0xf10d2320
   1c6f8:			; <UNDEFINED> instruction: 0xf10d0435
   1c6fc:	ldrtmi	r0, [r0], r3, asr #2
   1c700:			; <UNDEFINED> instruction: 0xe7317033
   1c704:			; <UNDEFINED> instruction: 0x46424b1b
   1c708:	movwls	r4, #21627	; 0x547b
   1c70c:	teqeq	r5, #1073741827	; 0x40000003	; <UNPREDICTABLE>
   1c710:	blmi	6965f0 <tcgetattr@plt+0x692520>
   1c714:			; <UNDEFINED> instruction: 0xe76f447b
   1c718:			; <UNDEFINED> instruction: 0x46424b18
   1c71c:	movwls	r4, #21627	; 0x547b
   1c720:	teqeq	r5, #1073741827	; 0x40000003	; <UNPREDICTABLE>
   1c724:			; <UNDEFINED> instruction: 0xf7e7e7ac
   1c728:	svclt	0x0000e9ca
   1c72c:	ldrdeq	ip, [r3], -sl
   1c730:	andeq	r0, r0, r0, asr #6
   1c734:	ldrdeq	ip, [r3], -r4
   1c738:	andeq	r0, r0, r8, asr r3
   1c73c:	andeq	r6, r2, r4, lsl r3
   1c740:	andeq	r0, r0, r8, ror #9
   1c744:	andeq	r6, r2, r2, lsl #6
   1c748:	ldrdeq	r0, [r0], -r4
   1c74c:	andeq	r6, r2, r0, asr #5
   1c750:	andeq	r7, r2, ip, asr r8
   1c754:	andeq	r7, r2, lr, lsl r8
   1c758:	andeq	r9, r2, r2, lsl r7
   1c75c:	ldrdeq	r6, [r2], -r8
   1c760:	andeq	ip, r3, ip, lsl r4
   1c764:	andeq	r6, r2, ip, lsr r1
   1c768:	muleq	r0, r4, r3
   1c76c:	andeq	r0, r0, r4, asr #7
   1c770:	andeq	r0, r0, r8, lsl #11
   1c774:	andeq	r7, r2, ip, lsr r6
   1c778:	muleq	r2, r0, r0
   1c77c:	andeq	r6, r2, r4, lsl #1
   1c780:	blmi	709f68 <tcgetattr@plt+0x705e98>
   1c784:	ldrbtmi	r4, [fp], #-2587	; 0xfffff5e5
   1c788:	ldmpl	fp, {r2, r3, fp, sp, lr}
   1c78c:	ldmdavs	fp, {sl, fp, sp}
   1c790:			; <UNDEFINED> instruction: 0xdd2b69df
   1c794:	strmi	r4, [r5], -lr, lsl #12
   1c798:	bcs	2d47bc <tcgetattr@plt+0x2d06ec>
   1c79c:	stccc	0, cr13, [r1], {16}
   1c7a0:	eorsvs	r6, r4, r9, lsr #32
   1c7a4:	blcs	2e038 <tcgetattr@plt+0x29f68>
   1c7a8:	stmdavs	fp!, {r5, r8, sl, fp, ip, lr, pc}
   1c7ac:	ldmdavc	sl, {r0, r3, r4, r6, sl, fp, ip}
   1c7b0:	andle	r2, r5, sp, lsl #20
   1c7b4:	mvnsle	r2, r0, lsr #20
   1c7b8:	ldrdcs	lr, [r4, -r7]
   1c7bc:	blle	1ad1ec <tcgetattr@plt+0x1a911c>
   1c7c0:	stccc	3, cr3, [r1], {1}
   1c7c4:	eorsvs	r6, r4, fp, lsr #32
   1c7c8:	ldrhtmi	lr, [r8], #141	; 0x8d
   1c7cc:	ldmvs	fp!, {r3, r7, sl, sp, lr, pc}^
   1c7d0:	teqvs	sl, r1, lsl #4
   1c7d4:			; <UNDEFINED> instruction: 0xf7ff60bb
   1c7d8:	ldmdavs	r4!, {r0, r6, r9, sl, fp, ip, sp, lr, pc}
   1c7dc:	stccc	8, cr6, [r1], {43}	; 0x2b
   1c7e0:	eorvs	r3, fp, r1, lsl #6
   1c7e4:	blcs	2e078 <tcgetattr@plt+0x29fa8>
   1c7e8:	ldclle	0, cr6, [lr], {52}	; 0x34
   1c7ec:	svclt	0x0000bdf8
   1c7f0:			; <UNDEFINED> instruction: 0x0003c2be
   1c7f4:	andeq	r0, r0, r8, asr r3
   1c7f8:	tstcs	r0, r6, ror #20
   1c7fc:	ldrbtmi	r4, [sl], #-2918	; 0xfffff49a
   1c800:	svcmi	0x00f0e92d
   1c804:	ldmpl	r3, {r0, r3, r4, r7, ip, sp, pc}^
   1c808:			; <UNDEFINED> instruction: 0xf8df2600
   1c80c:			; <UNDEFINED> instruction: 0x4637a190
   1c810:	tstls	r7, #1769472	; 0x1b0000
   1c814:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c818:	ldrbtmi	r4, [sl], #2913	; 0xb61
   1c81c:	andhi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1c820:	ldrdeq	pc, [r0], -r8
   1c824:			; <UNDEFINED> instruction: 0x901cf8d0
   1c828:			; <UNDEFINED> instruction: 0xf980f01d
   1c82c:	movwpl	lr, #2521	; 0x9d9
   1c830:	movwpl	lr, #10697	; 0x29c9
   1c834:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
   1c838:			; <UNDEFINED> instruction: 0xf8d8d052
   1c83c:			; <UNDEFINED> instruction: 0xf8dcc000
   1c840:	blcc	e8868 <tcgetattr@plt+0xe4798>
   1c844:	vqsub.u8	d20, d16, d19
   1c848:	stmdacs	r0!, {r2, r4, r7, pc}
   1c84c:	tstle	r3, fp, lsr #12
   1c850:	svccs	0x0001f813
   1c854:	rscsle	r2, fp, r0, lsr #20
   1c858:	bcs	97a8c8 <tcgetattr@plt+0x9767f8>
   1c85c:	ldmdavc	sl, {r0, r2, r5, r6, ip, lr, pc}
   1c860:	bicseq	pc, pc, r2
   1c864:	svclt	0x00182a0a
   1c868:	andle	r2, r7, r0, lsl #18
   1c86c:	svccs	0x0001f813
   1c870:	bicseq	pc, pc, r2
   1c874:	svclt	0x00182a0a
   1c878:	mvnsle	r2, r0, lsl #18
   1c87c:	ldrdcs	pc, [r4], -ip
   1c880:	adcmi	r1, r2, #92, 22	; 0x17000
   1c884:			; <UNDEFINED> instruction: 0xf102bfd8
   1c888:	svccs	0x000034ff
   1c88c:	stmibne	r3!, {r0, r1, r3, r4, r6, ip, lr, pc}^
   1c890:	addsmi	r3, r3, #8192	; 0x2000
   1c894:	strcc	fp, [r1], -r4, lsr #31
   1c898:	ble	ff3a64a0 <tcgetattr@plt+0xff3a23d0>
   1c89c:	ldrtmi	r4, [sl], -r1, asr #18
   1c8a0:	strcc	r4, [r1, -r0, ror #12]
   1c8a4:	bl	12e178 <tcgetattr@plt+0x12a0a8>
   1c8a8:			; <UNDEFINED> instruction: 0xf85a0b07
   1c8ac:			; <UNDEFINED> instruction: 0xf01c1001
   1c8b0:			; <UNDEFINED> instruction: 0x2c00faaf
   1c8b4:	strtmi	sp, [r5], #-330	; 0xfffffeb6
   1c8b8:	ldmdblt	r3!, {r0, r1, r3, r5, fp, ip, sp, lr}
   1c8bc:	ldrdcs	pc, [r4], -r9
   1c8c0:			; <UNDEFINED> instruction: 0xf8c9b152
   1c8c4:	ldrmi	r3, [r5], -r4
   1c8c8:	blcs	2ba91c <tcgetattr@plt+0x2b684c>
   1c8cc:	strcc	fp, [r1], -r4, lsl #30
   1c8d0:	suble	r2, r8, r0, lsl #14
   1c8d4:	suble	r2, r5, r0, lsr #22
   1c8d8:	ldrbmi	r7, [pc], -r8, lsr #16
   1c8dc:			; <UNDEFINED> instruction: 0xd1ac2800
   1c8e0:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
   1c8e4:	movwls	sl, #3075	; 0xc03
   1c8e8:	subscs	r4, r0, #48, 22	; 0xc000
   1c8ec:	strtmi	r2, [r0], -r1, lsl #2
   1c8f0:			; <UNDEFINED> instruction: 0xf7e7447b
   1c8f4:			; <UNDEFINED> instruction: 0xf8d8ea84
   1c8f8:	strtmi	r3, [r0], -r0
   1c8fc:	stmdbcc	r2, {r0, r3, r4, r7, fp, sp, lr}
   1c900:			; <UNDEFINED> instruction: 0xf98cf7f6
   1c904:	ldrdeq	pc, [r0], -r8
   1c908:	andpl	pc, r0, r9, asr #17
   1c90c:	andne	lr, r3, #208, 18	; 0x340000
   1c910:			; <UNDEFINED> instruction: 0xf810f01c
   1c914:	blmi	82f1b4 <tcgetattr@plt+0x82b0e4>
   1c918:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c91c:	blls	5f698c <tcgetattr@plt+0x5f28bc>
   1c920:	teqle	r5, sl, asr r0
   1c924:	pop	{r0, r3, r4, ip, sp, pc}
   1c928:	ldmdavc	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   1c92c:	orrsle	r2, r6, r6, ror sl
   1c930:	movwcc	r4, #10784	; 0x2a20
   1c934:	andcc	pc, r4, r9, asr #17
   1c938:	andpl	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   1c93c:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
   1c940:	svcge	0x007bf47f
   1c944:	strtmi	lr, [r3], ip, asr #15
   1c948:	adcsle	r2, r4, r0, lsl #24
   1c94c:			; <UNDEFINED> instruction: 0x46224b15
   1c950:	ldrdeq	pc, [r0], -r8
   1c954:			; <UNDEFINED> instruction: 0xf85a4629
   1c958:	stmib	sp, {r0, r1, ip, sp}^
   1c95c:			; <UNDEFINED> instruction: 0xf01c7600
   1c960:	str	pc, [r8, r3, asr #21]!
   1c964:	stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^
   1c968:	stmdacs	r0, {r0, r8, sl, ip, sp}
   1c96c:	svcge	0x0065f47f
   1c970:	blmi	496850 <tcgetattr@plt+0x492780>
   1c974:	ldrbtmi	r2, [fp], #-2058	; 0xfffff7f6
   1c978:			; <UNDEFINED> instruction: 0xf815d1b4
   1c97c:	blcs	2ac588 <tcgetattr@plt+0x2a84b8>
   1c980:	ldrshlt	sp, [r3, -fp]
   1c984:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
   1c988:	blmi	396840 <tcgetattr@plt+0x392770>
   1c98c:			; <UNDEFINED> instruction: 0xe7a9447b
   1c990:	ldm	r4, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c994:	andeq	ip, r3, r6, asr #4
   1c998:	andeq	r0, r0, r0, asr #6
   1c99c:	andeq	ip, r3, sl, lsr #4
   1c9a0:	andeq	r0, r0, r8, asr r3
   1c9a4:	andeq	r0, r0, ip, lsl r4
   1c9a8:	andeq	r9, r2, r6, lsr #8
   1c9ac:	andeq	r5, r2, ip, ror #29
   1c9b0:	andeq	ip, r3, ip, lsr #2
   1c9b4:	andeq	r0, r0, ip, asr r4
   1c9b8:	andeq	r5, r2, lr, lsr #28
   1c9bc:	andeq	r5, r2, lr, lsl lr
   1c9c0:	andeq	r9, r2, ip, ror r3
   1c9c4:	ldrblt	r4, [r0, #-2584]!	; 0xfffff5e8
   1c9c8:	mrcmi	4, 0, r4, cr8, cr10, {3}
   1c9cc:	ldmibpl	r2, {r0, r1, r3, fp, sp, lr}
   1c9d0:	ldmdavs	r2, {r8, r9, fp, sp}
   1c9d4:	vldrle.16	s12, [ip, #-428]	; 0xfffffe54	; <UNPREDICTABLE>
   1c9d8:	strmi	r4, [r4], -sp, lsl #12
   1c9dc:	bcs	2d49f8 <tcgetattr@plt+0x2d0928>
   1c9e0:	eorvs	sp, r0, pc
   1c9e4:	stmdbcs	r0, {r0, r1, r3, r5, sp, lr}
   1c9e8:	stmdavs	r2!, {r0, r1, r4, r8, sl, fp, ip, lr, pc}
   1c9ec:	mrrcne	11, 0, r3, r0, cr1
   1c9f0:	ldmdavc	r2, {r0, r3, r4, r9, sl, lr}
   1c9f4:	andle	r2, r4, sp, lsl #20
   1c9f8:	mvnsle	r2, r0, lsr #20
   1c9fc:	ldmdavc	fp, {r0, r1, r4, r5, fp, sp, lr}
   1ca00:			; <UNDEFINED> instruction: 0xf7ffb943
   1ca04:	stmdavs	r2!, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   1ca08:	andcc	r6, r1, #2818048	; 0x2b0000
   1ca0c:	blcc	74a9c <tcgetattr@plt+0x709cc>
   1ca10:	ldcllt	0, cr6, [r0, #-172]!	; 0xffffff54
   1ca14:	mrc2	7, 7, pc, cr0, cr15, {7}
   1ca18:	stmdavs	r2!, {r0, r1, r3, r5, fp, sp, lr}
   1ca1c:	andcc	r3, r1, #1024	; 0x400
   1ca20:	ldrmi	r6, [r9], -r2, lsr #32
   1ca24:	ldrb	r6, [lr, fp, lsr #32]
   1ca28:	andeq	ip, r3, ip, ror r0
   1ca2c:	andeq	r0, r0, r8, asr r3
   1ca30:	svcmi	0x00f0e92d
   1ca34:	vpush	{s8-s218}
   1ca38:	blmi	ff4ff648 <tcgetattr@plt+0xff4fb578>
   1ca3c:	svcmi	0x00d3447a
   1ca40:			; <UNDEFINED> instruction: 0xf5ad58d3
   1ca44:	ldrbtmi	r7, [pc], #-3343	; 1ca4c <tcgetattr@plt+0x1897c>
   1ca48:	orrls	r6, sp, #1769472	; 0x1b0000
   1ca4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ca50:	ldmpl	fp!, {r0, r1, r2, r3, r6, r7, r8, r9, fp, lr}^
   1ca54:	movwls	r6, #30744	; 0x7818
   1ca58:			; <UNDEFINED> instruction: 0xb01cf8d0
   1ca5c:	andcc	lr, r2, #3588096	; 0x36c000
   1ca60:	ldrdne	pc, [r4], -fp
   1ca64:			; <UNDEFINED> instruction: 0x9106429a
   1ca68:	teqhi	r5, r0, lsl #5	; <UNPREDICTABLE>
   1ca6c:	ldrdcc	pc, [r4], -fp	; <UNPREDICTABLE>
   1ca70:			; <UNDEFINED> instruction: 0xf8cb2100
   1ca74:	cdpge	0, 0, cr2, cr11, cr12, {1}
   1ca78:	strls	sl, [r9], -sp, asr #20
   1ca7c:	eorscc	pc, r0, fp, asr #17
   1ca80:	ldmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1ca84:			; <UNDEFINED> instruction: 0xf01d9208
   1ca88:	stcls	8, cr15, [r7, #-324]	; 0xfffffebc
   1ca8c:	ldrdcs	pc, [r0], -fp	; <UNPREDICTABLE>
   1ca90:	stmdavs	fp!, {r6, r7, sl, fp, lr}
   1ca94:	ldrbtmi	r9, [ip], #-513	; 0xfffffdff
   1ca98:	ldrdeq	pc, [ip], -fp
   1ca9c:	stmdbcc	r5, {r0, r3, r4, r7, fp, sp, lr}
   1caa0:	blx	1bd8b34 <tcgetattr@plt+0x1bd4a64>
   1caa4:	stcls	6, cr4, [r8], {35}	; 0x23
   1caa8:	stfnee	f2, [r2], {1}
   1caac:	andls	r4, r0, #32, 12	; 0x2000000
   1cab0:	addvc	pc, r0, #1325400064	; 0x4f000000
   1cab4:	stmib	r2!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cab8:	tstcs	r0, r0, lsr #12
   1cabc:			; <UNDEFINED> instruction: 0xf7f6462c
   1cac0:	stmdavs	sl!, {r0, r2, r3, r5, r7, fp, ip, sp, lr, pc}
   1cac4:	eorsvc	r2, r3, r0, lsl #6
   1cac8:	andcc	pc, r0, r8, lsl #17
   1cacc:	orrlt	r6, r3, r3, lsl r8
   1cad0:	cmnlt	r3, fp, asr r8
   1cad4:			; <UNDEFINED> instruction: 0x4640685b
   1cad8:			; <UNDEFINED> instruction: 0xf7ff6cd9
   1cadc:	stmdavs	r3!, {r0, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   1cae0:	ldmdavs	fp, {r4, r5, r9, sl, lr}
   1cae4:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, sp, lr}^
   1cae8:			; <UNDEFINED> instruction: 0xf7ff6c99
   1caec:	stmdavs	r2!, {r0, r5, r8, r9, fp, ip, sp, lr, pc}
   1caf0:	blmi	fea94b24 <tcgetattr@plt+0xfea90a54>
   1caf4:	ldrbtmi	r9, [fp], #-2313	; 0xfffff6f7
   1caf8:	andhi	r6, fp, fp, lsl r8
   1cafc:	andcc	pc, r0, r8, lsr #17
   1cb00:			; <UNDEFINED> instruction: 0xf88d0c1b
   1cb04:			; <UNDEFINED> instruction: 0xf88d302e
   1cb08:	ldmvs	r3, {r1, r2, r4, r5, ip, sp}
   1cb0c:	ldrdeq	pc, [ip], -fp
   1cb10:	vqrdmulh.s<illegal width 8>	d18, d0, d5
   1cb14:	blmi	fe87cedc <tcgetattr@plt+0xfe878e0c>
   1cb18:	beq	d8c5c <tcgetattr@plt+0xd4b8c>
   1cb1c:	mcr	4, 0, r4, cr8, cr11, {3}
   1cb20:	ands	r3, lr, r0, lsl sl
   1cb24:			; <UNDEFINED> instruction: 0xf8db2801
   1cb28:	andle	r3, r2, r4, lsl r0
   1cb2c:	addsmi	r1, sl, #1056	; 0x420
   1cb30:			; <UNDEFINED> instruction: 0xf8dbdd41
   1cb34:	mcrne	0, 4, r1, cr2, cr12, {0}
   1cb38:	addmi	r1, fp, #864256	; 0xd3000
   1cb3c:			; <UNDEFINED> instruction: 0xf8dbdb05
   1cb40:	bne	16e4be8 <tcgetattr@plt+0x16e0b18>
   1cb44:	vrshr.s64	d20, d3, #64
   1cb48:	strhcc	r8, [r1], -r0
   1cb4c:	andeq	pc, ip, fp, asr #17
   1cb50:			; <UNDEFINED> instruction: 0xf10a9b07
   1cb54:	ldmdavs	fp, {r0, r9, fp}
   1cb58:	blcc	f6dcc <tcgetattr@plt+0xf2cfc>
   1cb5c:	vqrshl.u8	q10, <illegal reg q1.5>, q0
   1cb60:	stmdacs	r0, {r1, r3, r6, r7, pc}
   1cb64:	blmi	fe3d3ee4 <tcgetattr@plt+0xfe3cfe14>
   1cb68:	ldmpl	fp!, {r1, r2, r9, fp, ip, pc}^
   1cb6c:	mulsle	r4, sl, r2
   1cb70:	ldrdmi	pc, [r0], -fp
   1cb74:	addvc	pc, r0, #1325400064	; 0x4f000000
   1cb78:	smlabbcs	r1, sl, fp, r4
   1cb7c:	ldrbtmi	r9, [fp], #-2056	; 0xfffff7f8
   1cb80:			; <UNDEFINED> instruction: 0xf7e79400
   1cb84:	stmdals	r8, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
   1cb88:			; <UNDEFINED> instruction: 0xf7f64651
   1cb8c:			; <UNDEFINED> instruction: 0xf8dbf847
   1cb90:	andcc	r0, r1, ip
   1cb94:	andeq	pc, ip, fp, asr #17
   1cb98:	blls	296b08 <tcgetattr@plt+0x292a38>
   1cb9c:	addvc	pc, r0, #1325400064	; 0x4f000000
   1cba0:	tstcs	r1, r8, lsl #16
   1cba4:	andhi	pc, r8, sp, asr #17
   1cba8:	movwls	r9, #769	; 0x301
   1cbac:	ldrbtmi	r4, [fp], #-2942	; 0xfffff482
   1cbb0:	stmdb	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cbb4:			; <UNDEFINED> instruction: 0xf8dbe7e7
   1cbb8:	bcs	24c00 <tcgetattr@plt+0x20b30>
   1cbbc:			; <UNDEFINED> instruction: 0xf8cdbfc1
   1cbc0:			; <UNDEFINED> instruction: 0xf04fa010
   1cbc4:	cdp	12, 1, cr0, cr8, cr0, {0}
   1cbc8:	usatmi	sl, #1, r0, lsl #20
   1cbcc:	mcrne	13, 4, sp, cr1, cr13, {5}
   1cbd0:			; <UNDEFINED> instruction: 0x2018f8db
   1cbd4:	movwne	pc, #39683	; 0x9b03	; <UNPREDICTABLE>
   1cbd8:	sfmle	f4, 2, [r3, #-616]!	; 0xfffffd98
   1cbdc:	ldrsbtcs	pc, [r4], -fp	; <UNPREDICTABLE>
   1cbe0:	stmdbls	r6, {r4, r8, r9, ip, sp}
   1cbe4:	strmi	r2, [r9, #1280]!	; 0x500
   1cbe8:	bcc	8c810 <tcgetattr@plt+0x88740>
   1cbec:	eorvs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1cbf0:	bl	a4028 <tcgetattr@plt+0x9ff58>
   1cbf4:	movwls	r0, #21260	; 0x530c
   1cbf8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cbfc:	andcc	pc, r0, r8, lsl #17
   1cc00:	strcc	lr, [r1, #-4]
   1cc04:			; <UNDEFINED> instruction: 0xf5b53410
   1cc08:	andsle	r7, lr, r9, lsr #31
   1cc0c:	stccc	8, cr15, [r4], {84}	; 0x54
   1cc10:	ldrhle	r4, [r6, #35]!	; 0x23
   1cc14:	stmdavs	r2!, {r0, r2, r5, r6, r8, r9, fp, lr}
   1cc18:	addsmi	r5, sl, #16449536	; 0xfb0000
   1cc1c:			; <UNDEFINED> instruction: 0x4640d1f1
   1cc20:	stmia	r0!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cc24:	stmiale	ip!, {r3, r4, r5, r6, r7, fp, sp}^
   1cc28:	orrvc	pc, r0, #192, 10	; 0x30000000
   1cc2c:	ldrbmi	r2, [r1], -r2, lsl #4
   1cc30:			; <UNDEFINED> instruction: 0xf7e64440
   1cc34:	strtmi	lr, [r9], -r2, asr #31
   1cc38:	strcc	r4, [r1, #-1600]	; 0xfffff9c0
   1cc3c:	blx	1e5ac40 <tcgetattr@plt+0x1e56b70>
   1cc40:	svcvc	0x00a9f5b5
   1cc44:	ldreq	pc, [r0], #-260	; 0xfffffefc
   1cc48:	movwcs	sp, #49632	; 0xc1e0
   1cc4c:	blx	ef5b6 <tcgetattr@plt+0xeb4e6>
   1cc50:	stcls	6, cr15, [r5, #-24]	; 0xffffffe8
   1cc54:			; <UNDEFINED> instruction: 0xf10958b8
   1cc58:	blls	11f064 <tcgetattr@plt+0x11af94>
   1cc5c:	ldrsbtne	pc, [r8], -fp	; <UNPREDICTABLE>
   1cc60:	stmibpl	r0, {r1, r3, r5, r9, sl, lr}
   1cc64:	blx	fe8dac68 <tcgetattr@plt+0xfe8d6b98>
   1cc68:	ldrsbtmi	pc, [r8], -fp	; <UNPREDICTABLE>
   1cc6c:	blls	12e51c <tcgetattr@plt+0x12a44c>
   1cc70:			; <UNDEFINED> instruction: 0xf8db4422
   1cc74:			; <UNDEFINED> instruction: 0x4640103c
   1cc78:			; <UNDEFINED> instruction: 0xf7ff4614
   1cc7c:			; <UNDEFINED> instruction: 0xf8dbfa97
   1cc80:			; <UNDEFINED> instruction: 0xf8db3010
   1cc84:	strbmi	r2, [fp, #-60]	; 0xffffffc4
   1cc88:			; <UNDEFINED> instruction: 0x0c02eb04
   1cc8c:			; <UNDEFINED> instruction: 0xf8dbdd54
   1cc90:			; <UNDEFINED> instruction: 0xf8db000c
   1cc94:	mcrne	0, 4, r3, cr1, cr4, {0}
   1cc98:			; <UNDEFINED> instruction: 0x2018f8db
   1cc9c:	movwne	pc, #39683	; 0x9b03	; <UNPREDICTABLE>
   1cca0:	lfmle	f4, 4, [fp], {154}	; 0x9a
   1cca4:			; <UNDEFINED> instruction: 0xa010f8dd
   1cca8:			; <UNDEFINED> instruction: 0xf8dbe74f
   1ccac:	blls	1a0d44 <tcgetattr@plt+0x19cc74>
   1ccb0:	movwne	lr, #6915	; 0x1b03
   1ccb4:			; <UNDEFINED> instruction: 0xf8533304
   1ccb8:	andcc	r2, r1, #4, 24	; 0x400
   1ccbc:	bmi	f10cd4 <tcgetattr@plt+0xf0cc04>
   1ccc0:	ldmpl	sl!, {r3, r4, fp, sp, lr}
   1ccc4:	teqle	ip, r0	; <illegal shifter operand>
   1ccc8:	tstcc	r0, #1073741824	; 0x40000000
   1cccc:	svcvc	0x00a9f5b1
   1ccd0:	eorne	pc, r4, fp, asr #17
   1ccd4:			; <UNDEFINED> instruction: 0xf04fdbef
   1ccd8:	bmi	da90dc <tcgetattr@plt+0xda500c>
   1ccdc:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   1cce0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1cce4:	subsmi	r9, sl, sp, lsl #23
   1cce8:			; <UNDEFINED> instruction: 0xf50dd149
   1ccec:	ldc	13, cr7, [sp], #60	; 0x3c
   1ccf0:	pop	{r1, r8, r9, fp, pc}
   1ccf4:			; <UNDEFINED> instruction: 0xf8db8ff0
   1ccf8:	addmi	r3, r3, #8
   1ccfc:	blmi	bd3d68 <tcgetattr@plt+0xbcfc98>
   1cd00:	cfstrsls	mvf4, [r8, #-492]	; 0xfffffe14
   1cd04:	addvc	pc, r0, #1325400064	; 0x4f000000
   1cd08:	mrscs	r9, SP_irq
   1cd0c:	strtmi	r4, [r8], -fp, lsr #22
   1cd10:			; <UNDEFINED> instruction: 0xf7e7447b
   1cd14:	stcls	8, cr14, [r7], {116}	; 0x74
   1cd18:	stmdavs	r3!, {r3, r5, r9, sl, lr}
   1cd1c:	stmdbcc	r2, {r0, r3, r4, r7, fp, sp, lr}
   1cd20:			; <UNDEFINED> instruction: 0xff7cf7f5
   1cd24:	ldmib	r0, {r5, fp, sp, lr}^
   1cd28:			; <UNDEFINED> instruction: 0xf01b1203
   1cd2c:	andcs	pc, r0, r3, lsl #28
   1cd30:	blmi	916c84 <tcgetattr@plt+0x912bb4>
   1cd34:			; <UNDEFINED> instruction: 0xe7e4447b
   1cd38:			; <UNDEFINED> instruction: 0xa010f8dd
   1cd3c:	ldrdeq	pc, [ip], -fp
   1cd40:	strcs	lr, [r0], #-1795	; 0xfffff8fd
   1cd44:			; <UNDEFINED> instruction: 0xf8884640
   1cd48:			; <UNDEFINED> instruction: 0xf7ff4000
   1cd4c:			; <UNDEFINED> instruction: 0x4653f9f1
   1cd50:	tstcs	r5, r2, lsr #12
   1cd54:			; <UNDEFINED> instruction: 0xf7ff4640
   1cd58:			; <UNDEFINED> instruction: 0xf8dbfa29
   1cd5c:	ldrbmi	r0, [r2], -r4, lsr #32
   1cd60:	stfnee	f2, [r3], {5}
   1cd64:	eorcc	pc, r4, fp, asr #17
   1cd68:	bl	103988 <tcgetattr@plt+0xff8b8>
   1cd6c:			; <UNDEFINED> instruction: 0xf7ff1000
   1cd70:			; <UNDEFINED> instruction: 0xf8dbfa5b
   1cd74:	andcc	r0, r1, ip
   1cd78:	andeq	pc, ip, fp, asr #17
   1cd7c:			; <UNDEFINED> instruction: 0xf7e6e6e8
   1cd80:	svclt	0x0000ee9e
   1cd84:	andeq	ip, r3, r8
   1cd88:	andeq	r0, r0, r0, asr #6
   1cd8c:	strdeq	fp, [r3], -lr
   1cd90:	andeq	r0, r0, r8, asr r3
   1cd94:	andeq	r5, r2, r6, ror #26
   1cd98:	andeq	r5, r2, sl, lsr #26
   1cd9c:	andeq	r5, r2, r4, asr #6
   1cda0:	andeq	r0, r0, r4, ror #6
   1cda4:	andeq	r5, r2, sl, asr #25
   1cda8:	andeq	r5, r2, r6, ror ip
   1cdac:	andeq	r0, r0, ip, asr #8
   1cdb0:	andeq	r0, r0, r0, lsr #8
   1cdb4:	andeq	fp, r3, r6, ror #26
   1cdb8:	andeq	r9, r2, r8
   1cdbc:	andeq	r5, r2, ip, asr #21
   1cdc0:	andeq	r5, r2, r0, ror sl
   1cdc4:	stmdavs	ip, {r4, r5, r6, r8, sl, ip, sp, pc}
   1cdc8:	ldcle	12, cr2, [sp, #-0]
   1cdcc:	strmi	r4, [r5], -lr, lsl #12
   1cdd0:	blcs	2d4df4 <tcgetattr@plt+0x2d0d24>
   1cdd4:	stccc	0, cr13, [r1], {25}
   1cdd8:	eorsvs	r6, r4, r9, lsr #32
   1cddc:	blcs	2e670 <tcgetattr@plt+0x2a5a0>
   1cde0:	stmdavs	sl!, {r1, r4, r8, sl, fp, ip, lr, pc}
   1cde4:	ldmdavc	r3, {r0, r4, r6, sl, fp, ip}
   1cde8:	andle	r2, lr, sp, lsl #22
   1cdec:	mvnsle	r2, r0, lsr #22
   1cdf0:	mrc2	7, 0, pc, cr14, cr15, {7}
   1cdf4:	ldmdavs	r4!, {r3, r7, r8, fp, ip, sp, pc}
   1cdf8:	stccc	8, cr6, [r1], {43}	; 0x2b
   1cdfc:	eorvs	r3, fp, r1, lsl #6
   1ce00:	blcs	2e694 <tcgetattr@plt+0x2a5c4>
   1ce04:	stclle	0, cr6, [ip], #208	; 0xd0
   1ce08:	stccc	13, cr11, [r1], {112}	; 0x70
   1ce0c:	eorvs	r3, sl, r1, lsl #4
   1ce10:	pop	{r2, r4, r5, sp, lr}
   1ce14:			; <UNDEFINED> instruction: 0xf7ff4070
   1ce18:	stmdavs	sl!, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
   1ce1c:	andcc	r6, r1, #3342336	; 0x330000
   1ce20:	blcc	74ed0 <tcgetattr@plt+0x70e00>
   1ce24:	pop	{r0, r1, r4, r5, sp, lr}
   1ce28:			; <UNDEFINED> instruction: 0xf7ff4070
   1ce2c:	svclt	0x0000b959
   1ce30:	cfrshl64ne	mvdx4, mvdx0, fp
   1ce34:	addlt	r4, r4, r4, lsl lr
   1ce38:	blle	62e038 <tcgetattr@plt+0x629f68>
   1ce3c:	andle	r4, r8, sp, lsl r6
   1ce40:	ldmpl	r3!, {r1, r4, r8, r9, fp, lr}^
   1ce44:	ldmvs	fp, {r0, r1, r3, r4, fp, sp, lr}
   1ce48:	adcmi	r3, r3, #1024	; 0x400
   1ce4c:	andlt	sp, r4, r1
   1ce50:	stccs	13, cr11, [r0, #-448]	; 0xfffffe40
   1ce54:	stmdami	sp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1ce58:			; <UNDEFINED> instruction: 0x46224613
   1ce5c:	stmib	sp, {r4, r5, fp, ip, lr}^
   1ce60:	stmdavs	r0, {r0, r8, sl, ip, lr}
   1ce64:			; <UNDEFINED> instruction: 0xf01c9400
   1ce68:	andlt	pc, r4, fp, asr #21
   1ce6c:	blmi	20c434 <tcgetattr@plt+0x208364>
   1ce70:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1ce74:	ldmib	r3, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr}^
   1ce78:	sbcsvs	r1, r9, fp, lsl #4
   1ce7c:	andlt	r6, r4, sl, asr r2
   1ce80:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1ce84:	svclt	0x0000e5d4
   1ce88:	andeq	fp, r3, ip, lsl #24
   1ce8c:	andeq	r0, r0, r8, asr r3
   1ce90:	cfrshl64ne	mvdx4, mvdx0, fp
   1ce94:	addlt	r4, r4, r0, lsl lr
   1ce98:	blle	62e098 <tcgetattr@plt+0x629fc8>
   1ce9c:	andle	r4, r8, sp, lsl r6
   1cea0:	ldmpl	r3!, {r1, r2, r3, r8, r9, fp, lr}^
   1cea4:	ldmvs	fp, {r0, r1, r3, r4, fp, sp, lr}
   1cea8:	adcmi	r3, r3, #1024	; 0x400
   1ceac:	andlt	sp, r4, r1
   1ceb0:	stccs	13, cr11, [r0, #-448]	; 0xfffffe40
   1ceb4:	stmdami	r9, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1ceb8:			; <UNDEFINED> instruction: 0x46224613
   1cebc:	stmib	sp, {r4, r5, fp, ip, lr}^
   1cec0:	stmdavs	r0, {r0, r8, sl, ip, lr}
   1cec4:			; <UNDEFINED> instruction: 0xf01c9400
   1cec8:	mullt	r4, fp, sl
   1cecc:	andlt	fp, r4, r0, ror sp
   1ced0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1ced4:	blt	ff0daed8 <tcgetattr@plt+0xff0d6e08>
   1ced8:	andeq	fp, r3, ip, lsr #23
   1cedc:	andeq	r0, r0, r8, asr r3
   1cee0:	stmdacs	r0, {r4, r5, r6, r8, sl, ip, sp, pc}
   1cee4:	addlt	r4, r6, r5, lsl sp
   1cee8:	blle	6ae0e4 <tcgetattr@plt+0x6aa014>
   1ceec:	andle	r4, r8, ip, lsl r6
   1cef0:	stmiapl	fp!, {r0, r1, r4, r8, r9, fp, lr}^
   1cef4:	ldmvs	fp, {r0, r1, r3, r4, fp, sp, lr}
   1cef8:	addmi	r3, r3, #1024	; 0x400
   1cefc:	andlt	sp, r6, r1
   1cf00:	stccs	13, cr11, [r0], {112}	; 0x70
   1cf04:	mcrmi	1, 0, sp, cr14, cr11, {7}
   1cf08:			; <UNDEFINED> instruction: 0x46024613
   1cf0c:	stmib	sp, {r0, r2, r3, r5, r7, r8, fp, ip, lr}^
   1cf10:	stmdavs	ip!, {r0, sl, lr}
   1cf14:	strtmi	r9, [r0], -r0
   1cf18:			; <UNDEFINED> instruction: 0xf01c9405
   1cf1c:	andlt	pc, r6, r1, ror sl	; <UNPREDICTABLE>
   1cf20:	blmi	20c4e8 <tcgetattr@plt+0x208418>
   1cf24:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1cf28:	ldmib	r3, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr}^
   1cf2c:	stmib	r3, {r1, r9, ip}^
   1cf30:	andlt	r1, r6, r0, lsl #4
   1cf34:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1cf38:	svclt	0x0000e45e
   1cf3c:	andeq	fp, r3, ip, asr fp
   1cf40:	andeq	r0, r0, r8, asr r3
   1cf44:	addlt	fp, r2, r0, ror r5
   1cf48:	strmi	r4, [sp], -r4, lsl #12
   1cf4c:			; <UNDEFINED> instruction: 0xf0144e0c
   1cf50:	msrmi	CPSR_fs, #16580608	; 0xfd0000
   1cf54:	andle	r4, r1, lr, ror r4
   1cf58:	ldcllt	0, cr11, [r0, #-8]!
   1cf5c:	blmi	2af788 <tcgetattr@plt+0x2ab6b8>
   1cf60:	ldmpl	r2!, {r1, r3, r8, fp, lr}
   1cf64:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   1cf68:	stmdavs	r2, {r4, fp, sp, lr}^
   1cf6c:	bcs	841f78 <tcgetattr@plt+0x83dea8>
   1cf70:	svclt	0x00a89400
   1cf74:			; <UNDEFINED> instruction: 0xf01b2220
   1cf78:			; <UNDEFINED> instruction: 0xb002ffb7
   1cf7c:	svclt	0x0000bd70
   1cf80:	strdeq	fp, [r3], -r0
   1cf84:	andeq	r0, r0, r8, asr r3
   1cf88:	andeq	r0, r0, ip, lsl r4
   1cf8c:	strdeq	r5, [r2], -sl
   1cf90:	ldmdbmi	sl, {r0, r2, r3, r9, sl, lr}^
   1cf94:	strmi	fp, [r4], -r0, lsl #11
   1cf98:			; <UNDEFINED> instruction: 0x46174479
   1cf9c:	andcs	r4, r1, r2, lsl #12
   1cfa0:	svc	0x006cf7e6
   1cfa4:			; <UNDEFINED> instruction: 0x46224956
   1cfa8:	ldrbtmi	r2, [r9], #-1
   1cfac:			; <UNDEFINED> instruction: 0xf7e64c55
   1cfb0:	ldmdami	r5, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
   1cfb4:	ldrbtmi	r4, [ip], #-3669	; 0xfffff1ab
   1cfb8:			; <UNDEFINED> instruction: 0xf7e64478
   1cfbc:	ldmdami	r4, {r1, r4, r6, r9, sl, fp, sp, lr, pc}^
   1cfc0:			; <UNDEFINED> instruction: 0xf7e64478
   1cfc4:	ldmdami	r3, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}^
   1cfc8:			; <UNDEFINED> instruction: 0xf7e64478
   1cfcc:	ldmdami	r2, {r1, r3, r6, r9, sl, fp, sp, lr, pc}^
   1cfd0:			; <UNDEFINED> instruction: 0xf7e64478
   1cfd4:	ldmdami	r1, {r1, r2, r6, r9, sl, fp, sp, lr, pc}^
   1cfd8:			; <UNDEFINED> instruction: 0xf7e64478
   1cfdc:	ldmdami	r0, {r1, r6, r9, sl, fp, sp, lr, pc}^
   1cfe0:			; <UNDEFINED> instruction: 0xf7e64478
   1cfe4:	stmdami	pc, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   1cfe8:			; <UNDEFINED> instruction: 0xf7e64478
   1cfec:	stmdami	lr, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}^
   1cff0:			; <UNDEFINED> instruction: 0xf7e64478
   1cff4:	stmdami	sp, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}^
   1cff8:			; <UNDEFINED> instruction: 0xf7e64478
   1cffc:	stmdami	ip, {r1, r4, r5, r9, sl, fp, sp, lr, pc}^
   1d000:			; <UNDEFINED> instruction: 0xf7e64478
   1d004:	stmdami	fp, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}^
   1d008:			; <UNDEFINED> instruction: 0xf7e64478
   1d00c:	stmdami	sl, {r1, r3, r5, r9, sl, fp, sp, lr, pc}^
   1d010:			; <UNDEFINED> instruction: 0xf7e64478
   1d014:	stmdami	r9, {r1, r2, r5, r9, sl, fp, sp, lr, pc}^
   1d018:			; <UNDEFINED> instruction: 0xf7e64478
   1d01c:	bmi	12588ac <tcgetattr@plt+0x12547dc>
   1d020:	andcs	r4, r1, r8, asr #18
   1d024:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1d028:	svc	0x0028f7e6
   1d02c:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
   1d030:	cdp	7, 1, cr15, cr6, cr6, {7}
   1d034:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   1d038:	cdp	7, 1, cr15, cr2, cr6, {7}
   1d03c:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   1d040:	cdp	7, 0, cr15, cr14, cr6, {7}
   1d044:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
   1d048:	cdp	7, 0, cr15, cr10, cr6, {7}
   1d04c:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
   1d050:	cdp	7, 0, cr15, cr6, cr6, {7}
   1d054:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
   1d058:	cdp	7, 0, cr15, cr2, cr6, {7}
   1d05c:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
   1d060:	ldcl	7, cr15, [lr, #920]!	; 0x398
   1d064:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
   1d068:	ldcl	7, cr15, [sl, #920]!	; 0x398
   1d06c:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
   1d070:	ldcl	7, cr15, [r6, #920]!	; 0x398
   1d074:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
   1d078:	ldcl	7, cr15, [r2, #920]!	; 0x398
   1d07c:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
   1d080:	stcl	7, cr15, [lr, #920]!	; 0x398
   1d084:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
   1d088:	stcl	7, cr15, [sl, #920]!	; 0x398
   1d08c:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
   1d090:	stcl	7, cr15, [r6, #920]!	; 0x398
   1d094:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
   1d098:	stcl	7, cr15, [r2, #920]!	; 0x398
   1d09c:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
   1d0a0:	ldcl	7, cr15, [lr, #920]	; 0x398
   1d0a4:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
   1d0a8:	ldcl	7, cr15, [sl, #920]	; 0x398
   1d0ac:	stmibpl	r2!, {r1, r2, r4, r5, r8, fp, lr}
   1d0b0:	ldrbtmi	r2, [r9], #-1
   1d0b4:			; <UNDEFINED> instruction: 0xf7e64623
   1d0b8:	ldmdami	r4!, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   1d0bc:			; <UNDEFINED> instruction: 0xf7e64478
   1d0c0:	ldmdami	r3!, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
   1d0c4:			; <UNDEFINED> instruction: 0xf7e64478
   1d0c8:	ldmdami	r2!, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   1d0cc:			; <UNDEFINED> instruction: 0xf7e64478
   1d0d0:	smlabtlt	sp, r8, sp, lr
   1d0d4:	ldmdblt	r3, {r0, r1, r3, r5, fp, ip, sp, lr}
   1d0d8:			; <UNDEFINED> instruction: 0xf7e62001
   1d0dc:	stmdbmi	lr!, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
   1d0e0:	ldrbtmi	r2, [r9], #-1
   1d0e4:	cdp	7, 12, cr15, cr10, cr6, {7}
   1d0e8:			; <UNDEFINED> instruction: 0x4629463a
   1d0ec:			; <UNDEFINED> instruction: 0xf7e62001
   1d0f0:	andcs	lr, sl, r6, asr #29
   1d0f4:	cdp	7, 11, cr15, cr0, cr6, {7}
   1d0f8:	svclt	0x0000e7ee
   1d0fc:	andeq	r5, r2, ip, ror #17
   1d100:	strdeq	r5, [r2], -sl
   1d104:	andeq	fp, r3, lr, lsl #21
   1d108:	andeq	r5, r2, r0, lsl r9
   1d10c:	andeq	r0, r0, ip, asr r4
   1d110:	andeq	r5, r2, r0, asr #18
   1d114:	andeq	r5, r2, r0, ror r9
   1d118:	andeq	r5, r2, ip, lsr #19
   1d11c:	andeq	r5, r2, r8, ror #19
   1d120:	andeq	r5, r2, r0, lsr #20
   1d124:	andeq	r5, r2, r0, ror #20
   1d128:	muleq	r2, r8, sl
   1d12c:	andeq	r5, r2, ip, asr #21
   1d130:	andeq	r5, r2, r4, lsl #22
   1d134:	andeq	r5, r2, r8, lsr #22
   1d138:	andeq	r5, r2, r8, asr fp
   1d13c:	muleq	r2, r0, fp
   1d140:	andeq	r5, r2, r4, asr #23
   1d144:	ldrdeq	r5, [r2], -r2
   1d148:	andeq	r5, r2, r2, lsl #24
   1d14c:	andeq	r5, r2, lr, lsl #24
   1d150:	andeq	r5, r2, lr, asr #24
   1d154:	andeq	r5, r2, lr, ror #24
   1d158:	andeq	r5, r2, r6, lsl #25
   1d15c:	andeq	r5, r2, r2, asr #25
   1d160:	andeq	r5, r2, r2, lsl #26
   1d164:	andeq	r5, r2, r2, lsr sp
   1d168:	andeq	r5, r2, sl, ror sp
   1d16c:	andeq	r5, r2, sl, asr #27
   1d170:	strdeq	r5, [r2], -sl
   1d174:	andeq	r5, r2, r6, lsr lr
   1d178:	andeq	r5, r2, r2, ror #28
   1d17c:	andeq	r5, r2, sl, lsr #29
   1d180:	andeq	r5, r2, lr, asr #29
   1d184:	andeq	r5, r2, sl, lsl #30
   1d188:	andeq	r5, r2, r2, lsr pc
   1d18c:	andeq	r5, r2, r4, asr pc
   1d190:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   1d194:	ldrdeq	r5, [r2], -r4
   1d198:	andeq	r6, r2, sl
   1d19c:	blmi	fe2efbcc <tcgetattr@plt+0xfe2ebafc>
   1d1a0:	push	{r1, r3, r4, r5, r6, sl, lr}
   1d1a4:			; <UNDEFINED> instruction: 0xf5ad4ff0
   1d1a8:	ldmpl	r3, {r0, r1, r6, r8, sl, fp, ip, sp, lr}^
   1d1ac:	eorhi	pc, r0, #14614528	; 0xdf0000
   1d1b0:	ldmdavs	fp, {r3, r7, r9, fp, lr}
   1d1b4:			; <UNDEFINED> instruction: 0xf04f93c1
   1d1b8:	ldrbtmi	r0, [r8], #768	; 0x300
   1d1bc:	andmi	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   1d1c0:	ldmvs	fp, {r0, r1, r5, fp, sp, lr}
   1d1c4:	vqrdmulh.s<illegal width 8>	d18, d0, d5
   1d1c8:			; <UNDEFINED> instruction: 0x460e80da
   1d1cc:	strmi	r4, [r7], -r2, lsl #19
   1d1d0:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   1d1d4:	subvc	pc, lr, pc, asr #8
   1d1d8:			; <UNDEFINED> instruction: 0xff86f01c
   1d1dc:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1d1e0:	sbchi	pc, r1, r0, asr #32
   1d1e4:	stcge	8, cr6, [r2], {35}	; 0x23
   1d1e8:	bvc	105a624 <tcgetattr@plt+0x1056554>
   1d1ec:	ldrmi	r4, [r9], -r2, lsr #12
   1d1f0:	stmibvs	sp, {r0, r8, r9, ip, pc}^
   1d1f4:	stmib	r5, {r0, r1, r9, sl, lr}^
   1d1f8:	adcvs	r7, r8, #0, 12
   1d1fc:	rsbvs	r6, r8, #168, 2	; 0x2a
   1d200:	svccc	0x0004f842
   1d204:	mvnsle	r4, r2, asr r5
   1d208:	stmdage	r3, {r0, r1, r4, r5, r8, sl, fp, ip}
   1d20c:	and	r2, r7, r0, lsl #4
   1d210:	smlatbcc	r1, r9, sl, r6
   1d214:	andcc	r6, r1, #-1879048182	; 0x9000000a
   1d218:			; <UNDEFINED> instruction: 0xf5b23310
   1d21c:	andsle	r7, lr, r9, lsr #31
   1d220:	stcvc	8, cr15, [r4], {83}	; 0x53
   1d224:	rscsle	r1, r6, r9, ror ip
   1d228:	ldmdavs	lr, {r2, r3, r5, r6, r8, fp, lr}
   1d22c:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   1d230:	mvnle	r4, lr, lsl #5
   1d234:	svclt	0x00182a7f
   1d238:			; <UNDEFINED> instruction: 0xf8502a20
   1d23c:	svclt	0x00d81027
   1d240:	stcle	6, cr2, [r3, #-12]
   1d244:	svclt	0x00cc2a7f
   1d248:	strcs	r2, [r2], -r5, lsl #12
   1d24c:	ldrtmi	r3, [r1], #-513	; 0xfffffdff
   1d250:	svcvc	0x00a9f5b2
   1d254:	tsteq	r0, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
   1d258:	eorne	pc, r7, r0, asr #16
   1d25c:			; <UNDEFINED> instruction: 0xf04fd1e0
   1d260:	ldrbmi	r0, [lr], -r0, lsl #22
   1d264:			; <UNDEFINED> instruction: 0xf854465f
   1d268:			; <UNDEFINED> instruction: 0xb1a33f04
   1d26c:			; <UNDEFINED> instruction: 0xf8df459b
   1d270:	svclt	0x00b8c170
   1d274:	movwcs	r4, #50843	; 0xc69b
   1d278:			; <UNDEFINED> instruction: 0xf006fb03
   1d27c:	andcc	pc, ip, r8, asr r8	; <UNPREDICTABLE>
   1d280:			; <UNDEFINED> instruction: 0xf7e65818
   1d284:			; <UNDEFINED> instruction: 0xf107ed70
   1d288:	smladcc	r1, r0, r3, r0
   1d28c:	eorvs	pc, r3, r5, asr #16
   1d290:	svclt	0x00b84581
   1d294:	strmi	r4, [r2, #1665]!	; 0x681
   1d298:	streq	pc, [r1], -r6, lsl #2
   1d29c:	blls	91a30 <tcgetattr@plt+0x8d960>
   1d2a0:	svcvc	0x0080f5bb
   1d2a4:	svclt	0x00a8465e
   1d2a8:	strvc	pc, [r0], pc, asr #8
   1d2ac:	stmdaeq	r6, {r0, r3, r8, r9, fp, sp, lr, pc}
   1d2b0:	ldrdge	pc, [r4], -r3
   1d2b4:	tsteq	r1, r8, lsl #2	; <UNPREDICTABLE>
   1d2b8:	ldrbmi	r6, [r0], -pc, lsr #3
   1d2bc:	cdp2	0, 6, cr15, cr0, cr2, {1}
   1d2c0:			; <UNDEFINED> instruction: 0x61284604
   1d2c4:	rsble	r2, lr, r0, lsl #16
   1d2c8:	blx	24456 <tcgetattr@plt+0x20386>
   1d2cc:			; <UNDEFINED> instruction: 0xf022a018
   1d2d0:	stmibne	r2!, {r0, r1, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
   1d2d4:	mvnvs	r4, #34603008	; 0x2100000
   1d2d8:	eorsls	pc, r8, r5, asr #17
   1d2dc:	svclt	0x00c82800
   1d2e0:			; <UNDEFINED> instruction: 0xf1026368
   1d2e4:	svclt	0x00dc30ff
   1d2e8:	cmnvs	fp, #67108864	; 0x4000000
   1d2ec:	cdp2	0, 4, cr15, cr8, cr2, {1}
   1d2f0:			; <UNDEFINED> instruction: 0xf8d39b01
   1d2f4:			; <UNDEFINED> instruction: 0xf1a88008
   1d2f8:	cfstrsne	mvf0, [r6], {5}
   1d2fc:	blne	fe8358a4 <tcgetattr@plt+0xfe8317d4>
   1d300:	stmdbne	r0, {r0, r8, sl, ip, lr, pc}
   1d304:			; <UNDEFINED> instruction: 0x4621d4fd
   1d308:			; <UNDEFINED> instruction: 0xff84f022
   1d30c:	cmppl	r6, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   1d310:	cmppl	r5, #1342177292	; 0x5000000c	; <UNPREDICTABLE>
   1d314:	blx	fe0f7dc6 <tcgetattr@plt+0xfe0f3cf6>
   1d318:	bl	fe8ddf40 <tcgetattr@plt+0xfe8d9e70>
   1d31c:	addsmi	r7, r9, #232, 6	; 0xa0000003
   1d320:	ldfles	f6, [sp, #-932]!	; 0xfffffc5c
   1d324:	mvnvs	r2, r1, lsl #2
   1d328:			; <UNDEFINED> instruction: 0x46211873
   1d32c:	strcs	r4, [r0], #-1043	; 0xfffffbed
   1d330:	andeq	lr, r3, r8, lsl #22
   1d334:	stmdacc	r6, {r0, r1, r3, r5, r7, sp, lr}
   1d338:			; <UNDEFINED> instruction: 0xf02260ec
   1d33c:	bls	9cbc8 <tcgetattr@plt+0x98af8>
   1d340:	mvnscc	pc, #8, 2
   1d344:	tstvs	r3, r8, lsr #4
   1d348:	bmi	9b56a0 <tcgetattr@plt+0x9b15d0>
   1d34c:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   1d350:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d354:	subsmi	r9, sl, r1, asr #23
   1d358:			; <UNDEFINED> instruction: 0xf50dd133
   1d35c:	pop	{r0, r1, r6, r8, sl, fp, ip, sp, lr}
   1d360:			; <UNDEFINED> instruction: 0xf7ff4ff0
   1d364:	bmi	84c100 <tcgetattr@plt+0x848030>
   1d368:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   1d36c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d370:	subsmi	r9, sl, r1, asr #23
   1d374:			; <UNDEFINED> instruction: 0xf50dd125
   1d378:	pop	{r0, r1, r6, r8, sl, fp, ip, sp, lr}
   1d37c:	bmi	701344 <tcgetattr@plt+0x6fd274>
   1d380:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   1d384:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d388:	subsmi	r9, sl, r1, asr #23
   1d38c:	ldmdbmi	r8, {r0, r3, r4, r8, ip, lr, pc}
   1d390:	ldrbtmi	r2, [r9], #-0
   1d394:	cfstr64vc	mvdx15, [r3, #-52]	; 0xffffffcc
   1d398:	svcmi	0x00f0e8bd
   1d39c:	ldclt	0, cr15, [r4], {28}
   1d3a0:	sfmle	f4, 2, [r1, #580]	; 0x244
   1d3a4:			; <UNDEFINED> instruction: 0xf7fee7be
   1d3a8:	bmi	4dce1c <tcgetattr@plt+0x4d8d4c>
   1d3ac:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1d3b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d3b4:	subsmi	r9, sl, r1, asr #23
   1d3b8:	stmdbmi	pc, {r0, r1, r8, ip, lr, pc}	; <UNPREDICTABLE>
   1d3bc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1d3c0:			; <UNDEFINED> instruction: 0xf7e6e7e8
   1d3c4:	svclt	0x0000eb7c
   1d3c8:	andeq	fp, r3, r4, lsr #17
   1d3cc:	andeq	r0, r0, r0, asr #6
   1d3d0:	andeq	fp, r3, sl, lsl #17
   1d3d4:	andeq	r0, r0, r8, asr r3
   1d3d8:	muleq	r3, r2, r7
   1d3dc:	andeq	r0, r0, ip, asr #8
   1d3e0:	andeq	r0, r0, r0, lsr #8
   1d3e4:	strdeq	fp, [r3], -r6
   1d3e8:	ldrdeq	fp, [r3], -sl
   1d3ec:	andeq	fp, r3, r2, asr #13
   1d3f0:	andeq	r5, r2, r6, ror #26
   1d3f4:	muleq	r3, r6, r6
   1d3f8:	andeq	r5, r2, r2, ror #26
   1d3fc:	bmi	570054 <tcgetattr@plt+0x56bf84>
   1d400:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1d404:	stmdavs	r3!, {r2, r3, r4, r7, fp, ip, lr}
   1d408:	bcs	277578 <tcgetattr@plt+0x2734a8>
   1d40c:	ldmvs	fp, {r1, r8, sl, fp, ip, lr, pc}
   1d410:			; <UNDEFINED> instruction: 0xdc062b04
   1d414:	andcs	r4, r0, r0, lsl r9
   1d418:			; <UNDEFINED> instruction: 0x4010e8bd
   1d41c:			; <UNDEFINED> instruction: 0xf01c4479
   1d420:	stmdbmi	lr, {r0, r1, r4, r6, r7, r8, r9, fp, ip, sp, pc}
   1d424:	andscs	r2, r0, r0, lsl #4
   1d428:			; <UNDEFINED> instruction: 0x31204479
   1d42c:	mrc2	0, 2, pc, cr12, cr12, {0}
   1d430:	ldfltd	f3, [r0, #-0]
   1d434:	stmdbmi	sl, {r0, r1, r5, fp, sp, lr}
   1d438:	ldrbtmi	r6, [r9], #-2524	; 0xfffff624
   1d43c:	mlsvs	r0, sl, r8, r6
   1d440:	eorvs	r3, r1, r1, lsl #20
   1d444:			; <UNDEFINED> instruction: 0x4010e8bd
   1d448:	andeq	lr, r3, #3194880	; 0x30c000
   1d44c:	ldmiblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d450:	andeq	fp, r3, r4, asr #12
   1d454:	andeq	r0, r0, r8, asr r3
   1d458:	andeq	r5, r2, r4, lsl sp
   1d45c:	andeq	ip, r3, ip, lsr r5
   1d460:	andeq	r5, r2, lr, asr #26
   1d464:	mvnsmi	lr, sp, lsr #18
   1d468:	blmi	971100 <tcgetattr@plt+0x96d030>
   1d46c:	ldmpl	sp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   1d470:	ldmvs	fp, {r0, r1, r3, r5, fp, sp, lr}
   1d474:	fldmdbxle	r9!, {d2-d3}	;@ Deprecated
   1d478:	stmdbmi	r2!, {r2, r3, r9, sl, lr}
   1d47c:	andcs	r4, r0, #128, 12	; 0x8000000
   1d480:	andscs	r4, r8, r9, ror r4
   1d484:			; <UNDEFINED> instruction: 0xf01c3140
   1d488:	strmi	pc, [r3], -pc, lsr #28
   1d48c:	stmdavs	lr!, {r5, r6, r8, r9, fp, ip, sp, pc}
   1d490:	ldmibvs	r5!, {r0, r2, r3, r4, r9, fp, lr}^
   1d494:	strhi	lr, [r0], #-2501	; 0xfffff63b
   1d498:	ldmdavs	r0, {r1, r3, r4, r5, r7, fp, ip, lr}
   1d49c:	svceq	0x0067f110
   1d4a0:	bl	1540d4 <tcgetattr@plt+0x150004>
   1d4a4:	strtmi	r1, [r1], -r0
   1d4a8:	sbcsvs	pc, r0, r0, lsl #10
   1d4ac:	tstcc	r0, sl, lsl #16
   1d4b0:	svclt	0x00183201
   1d4b4:	addmi	r3, r8, #67108864	; 0x4000000
   1d4b8:	ldmvs	r4!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1d4bc:			; <UNDEFINED> instruction: 0xf04f2700
   1d4c0:	adcvs	r0, pc, r1, lsl #16
   1d4c4:	svcne	0x006118e0
   1d4c8:	andshi	pc, r0, r5, asr #17
   1d4cc:			; <UNDEFINED> instruction: 0xf0223806
   1d4d0:	stccc	13, cr15, [r1], {87}	; 0x57
   1d4d4:	svclt	0x000842b8
   1d4d8:	cmnvs	r8, r0, asr #12
   1d4dc:	strvc	lr, [r3], #-2502	; 0xfffff63a
   1d4e0:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1d4e4:	svclt	0x00baf7fe
   1d4e8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d4ec:	andcs	r4, r0, r7, lsl #18
   1d4f0:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1d4f4:			; <UNDEFINED> instruction: 0xf01c4479
   1d4f8:	svclt	0x0000bb67
   1d4fc:	ldrdeq	fp, [r3], -r8
   1d500:	andeq	r0, r0, r8, asr r3
   1d504:	andeq	ip, r3, r4, ror #9
   1d508:	andeq	r0, r0, r8, ror #9
   1d50c:	andeq	r5, r2, r8, ror #24
   1d510:	andcs	r4, r1, #212992	; 0x34000
   1d514:	ldrbtmi	fp, [r9], #-1336	; 0xfffffac8
   1d518:	cmncc	r0, ip, lsl #26
   1d51c:	ldrbtmi	r4, [sp], #-1552	; 0xfffff9f0
   1d520:	stc2l	0, cr15, [r2, #112]!	; 0x70
   1d524:	ldfltd	f3, [r8, #-0]
   1d528:	strmi	r4, [r4], -r9, lsl #22
   1d52c:	stmiapl	sp!, {r0, r9, sl, lr}^
   1d530:			; <UNDEFINED> instruction: 0xf01c6828
   1d534:	stmdavs	fp!, {r0, r1, r3, r8, r9, fp, ip, sp, lr, pc}
   1d538:	ldmdavs	sl, {r8, sp}^
   1d53c:	bcs	8759a8 <tcgetattr@plt+0x8718d8>
   1d540:	strtcs	fp, [r0], #-4008	; 0xfffff058
   1d544:	ldclt	0, cr6, [r8, #-880]!	; 0xfffffc90
   1d548:	andeq	ip, r3, lr, asr #8
   1d54c:	andeq	fp, r3, r6, lsr #10
   1d550:	andeq	r0, r0, r8, asr r3
   1d554:	push	{r5, r8, r9, fp, lr}
   1d558:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   1d55c:	vfma.f32	d20, d1, d15
   1d560:	ldmdbpl	lr, {r2, r3, r7, r8, sl, ip, sp}
   1d564:	ldrcc	pc, [r4], #577	; 0x241
   1d568:			; <UNDEFINED> instruction: 0xf8536833
   1d56c:			; <UNDEFINED> instruction: 0xf853e005
   1d570:			; <UNDEFINED> instruction: 0xf1bec004
   1d574:	strbtmi	r0, [r4], -r0, lsl #30
   1d578:			; <UNDEFINED> instruction: 0xf04fdd28
   1d57c:			; <UNDEFINED> instruction: 0xf04f0902
   1d580:	and	r0, sl, r4, lsl #16
   1d584:	movweq	lr, #43939	; 0xaba3
   1d588:	ble	6e8190 <tcgetattr@plt+0x6e40c0>
   1d58c:	strhi	pc, [r5, #-2841]	; 0xfffff4e7
   1d590:	bl	fe92e648 <tcgetattr@plt+0xfe92a578>
   1d594:	ldrbmi	r0, [r3, #-780]!	; 0xfffffcf4
   1d598:	stmiavc	r5!, {r3, r4, r9, fp, ip, lr, pc}
   1d59c:	cdpne	12, 4, cr1, cr7, cr6, {5}
   1d5a0:	ldmdavc	r3!, {r0, r2, r3, r5, r6, r8, ip, sp, pc}^
   1d5a4:	bleq	999c4 <tcgetattr@plt+0x958f4>
   1d5a8:	svcge	0x0001f817
   1d5ac:	mvnle	r4, r3, asr r5
   1d5b0:			; <UNDEFINED> instruction: 0x465e1e73
   1d5b4:	addsmi	r1, sp, #27648	; 0x6c00
   1d5b8:	addsmi	fp, r9, #24, 30	; 0x60
   1d5bc:	bne	1b11d88 <tcgetattr@plt+0x1b0dcb8>
   1d5c0:	blle	ff8e81c8 <tcgetattr@plt+0xff8e40f8>
   1d5c4:	andsvs	r4, r4, r8, lsl r6
   1d5c8:	svchi	0x00f0e8bd
   1d5cc:	mvnscc	pc, #79	; 0x4f
   1d5d0:			; <UNDEFINED> instruction: 0x46186014
   1d5d4:	svchi	0x00f0e8bd
   1d5d8:	andeq	fp, r3, sl, ror #9
   1d5dc:	andeq	r0, r0, r8, ror #6
   1d5e0:	bcs	ffffb7f4 <tcgetattr@plt+0xffff7724>
   1d5e4:			; <UNDEFINED> instruction: 0xf103b410
   1d5e8:	strtmi	r0, [r1], #-1028	; 0xfffffbfc
   1d5ec:	bl	54a3c <tcgetattr@plt+0x5096c>
   1d5f0:	ldcne	3, cr0, [sl, #-268]	; 0xfffffef4
   1d5f4:	mul	r2, fp, r9
   1d5f8:	ldrmi	r3, [sl], #-772	; 0xfffffcfc
   1d5fc:			; <UNDEFINED> instruction: 0x005b7893
   1d600:	bne	923958 <tcgetattr@plt+0x91f888>
   1d604:	svcvc	0x0000f5b4
   1d608:	bne	4d45e8 <tcgetattr@plt+0x4d0518>
   1d60c:	bl	abe24 <tcgetattr@plt+0xa7d54>
   1d610:	ldrsbne	r7, [r2], #-34	; 0xffffffde
   1d614:	blmi	15b790 <tcgetattr@plt+0x1576c0>
   1d618:	ldrbmi	r5, [r0, -r2, asr #8]!
   1d61c:			; <UNDEFINED> instruction: 0x4606b470
   1d620:	stmdavc	r3!, {r2, fp, sp, lr}
   1d624:	svclt	0x00182b2c
   1d628:	svclt	0x00142b00
   1d62c:	andcs	r2, r0, #268435456	; 0x10000000
   1d630:	andcs	sp, r0, r1, lsr #32
   1d634:	strtmi	lr, [r2], -sp
   1d638:	andcc	r4, r1, ip, lsl r6
   1d63c:	tstlt	r9, fp, lsl #12
   1d640:			; <UNDEFINED> instruction: 0xf8037811
   1d644:	ldrmi	r1, [r9], -r1, lsl #22
   1d648:	blcs	3b79c <tcgetattr@plt+0x376cc>
   1d64c:	blcs	b4d2b4 <tcgetattr@plt+0xb491e4>
   1d650:	stclne	0, cr13, [r2], #-72	; 0xffffffb8
   1d654:			; <UNDEFINED> instruction: 0x46132b5c
   1d658:	stmdavc	r5!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   1d65c:	svclt	0x00182d2c
   1d660:	svclt	0x000c2d5c
   1d664:	movwcs	r2, #769	; 0x301
   1d668:	svclt	0x00082d25
   1d66c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1d670:	strcc	fp, [r2], #-323	; 0xfffffebd
   1d674:	ldrmi	lr, [r0], -r1, ror #15
   1d678:	svclt	0x00082b2c
   1d67c:	eorsvs	r3, r4, r1, lsl #8
   1d680:			; <UNDEFINED> instruction: 0x4770bc70
   1d684:	bfi	r4, r3, #12, #11
   1d688:	push	{r0, r1, r2, r3, r7, r8, r9, fp, lr}
   1d68c:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   1d690:	addlt	r4, r3, lr, lsl #25
   1d694:	ldmdbpl	fp, {r8, ip, pc}
   1d698:	mcrcs	8, 0, r6, cr0, cr14, {0}
   1d69c:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
   1d6a0:	pkhbtmi	r4, r3, r7, lsl #12
   1d6a4:	bl	17db644 <tcgetattr@plt+0x17d7574>
   1d6a8:			; <UNDEFINED> instruction: 0xf04f9a00
   1d6ac:	movwcs	r0, #6144	; 0x1800
   1d6b0:	vmlsl.s<illegal width 8>	q10, d0, d1[1]
   1d6b4:			; <UNDEFINED> instruction: 0xf8d24380
   1d6b8:	movwls	r9, #4096	; 0x1000
   1d6bc:	ldmdavc	r4!, {r1, r7, r9, sl, lr}
   1d6c0:			; <UNDEFINED> instruction: 0xf0002c00
   1d6c4:			; <UNDEFINED> instruction: 0x465280fb
   1d6c8:			; <UNDEFINED> instruction: 0x46304659
   1d6cc:	stcl	7, cr15, [sl], {230}	; 0xe6
   1d6d0:			; <UNDEFINED> instruction: 0xf0402800
   1d6d4:	ldrbmi	r8, [r6], #-226	; 0xffffff1e
   1d6d8:			; <UNDEFINED> instruction: 0xf0147834
   1d6dc:	svclt	0x001402bf
   1d6e0:	movwcs	r2, #769	; 0x301
   1d6e4:	svclt	0x000c2c3a
   1d6e8:			; <UNDEFINED> instruction: 0xf0032300
   1d6ec:	blcs	1e2f8 <tcgetattr@plt+0x1a228>
   1d6f0:	sbcshi	pc, r5, r0, asr #32
   1d6f4:			; <UNDEFINED> instruction: 0xf0402a00
   1d6f8:			; <UNDEFINED> instruction: 0x464b80df
   1d6fc:	strcc	fp, [r1], -ip, lsl #7
   1d700:			; <UNDEFINED> instruction: 0x2c3ab9b5
   1d704:	mrrccs	0, 2, sp, lr, cr13
   1d708:	mrrccs	0, 3, sp, ip, cr6
   1d70c:	adcshi	pc, fp, r0
   1d710:	svclt	0x00181e7d
   1d714:	blcs	26b20 <tcgetattr@plt+0x22a50>
   1d718:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
   1d71c:			; <UNDEFINED> instruction: 0xf803b1f5
   1d720:	svccc	0x00014b01
   1d724:	mvnslt	r7, r4, lsr r8
   1d728:	strcc	r2, [r1], -r0, lsl #10
   1d72c:	rscle	r2, r8, r0, lsl #26
   1d730:	svclt	0x00082d01
   1d734:	ldreq	pc, [pc], #-4	; 1d73c <tcgetattr@plt+0x1966c>
   1d738:	stccs	0, cr13, [r2, #-936]	; 0xfffffc58
   1d73c:	stccs	0, cr13, [r5, #-132]	; 0xffffff7c
   1d740:	ldrteq	pc, [r0], #-420	; 0xfffffe5c	; <UNPREDICTABLE>
   1d744:	stmiaeq	r8, {r2, r8, r9, fp, sp, lr, pc}^
   1d748:	strcc	sp, [r1, #-5]
   1d74c:			; <UNDEFINED> instruction: 0xf1a47834
   1d750:	bcs	25e018 <tcgetattr@plt+0x259f48>
   1d754:	blx	1813b68 <tcgetattr@plt+0x180fa98>
   1d758:	ldrb	pc, [r9, r8, lsl #9]	; <UNPREDICTABLE>
   1d75c:	stccs	8, cr7, [r0], {52}	; 0x34
   1d760:	blcs	51e9c <tcgetattr@plt+0x4ddcc>
   1d764:	andcs	sp, r0, #171	; 0xab
   1d768:	blcs	9b77c <tcgetattr@plt+0x976ac>
   1d76c:	strbmi	r9, [r8], -r0, lsl #20
   1d770:	andlt	r6, r3, r3, lsl r0
   1d774:	svchi	0x00f0e8bd
   1d778:	strcs	r7, [r1, #-2100]	; 0xfffff7cc
   1d77c:			; <UNDEFINED> instruction: 0xd1be2c00
   1d780:	ldccs	7, cr14, [r9], #-956	; 0xfffffc44
   1d784:			; <UNDEFINED> instruction: 0xf1a4d978
   1d788:	sbcslt	r0, r1, #1342177284	; 0x50000004
   1d78c:	ldmle	pc!, {r0, r1, r2, r3, r5, r8, fp, sp}	; <UNPREDICTABLE>
   1d790:	pople	{r0, r1, r2, r3, r5, r9, fp, sp}
   1d794:			; <UNDEFINED> instruction: 0xf851a102
   1d798:	ldrmi	r2, [r1], #-34	; 0xffffffde
   1d79c:	svclt	0x00004708
   1d7a0:	ldrdeq	r0, [r0], -r5
   1d7a4:			; <UNDEFINED> instruction: 0xffffff71
   1d7a8:			; <UNDEFINED> instruction: 0xffffff71
   1d7ac:			; <UNDEFINED> instruction: 0xffffff71
   1d7b0:			; <UNDEFINED> instruction: 0xffffff71
   1d7b4:			; <UNDEFINED> instruction: 0xffffff71
   1d7b8:			; <UNDEFINED> instruction: 0xffffff71
   1d7bc:			; <UNDEFINED> instruction: 0xffffff71
   1d7c0:			; <UNDEFINED> instruction: 0xffffff71
   1d7c4:			; <UNDEFINED> instruction: 0xffffff71
   1d7c8:			; <UNDEFINED> instruction: 0xffffff71
   1d7cc:			; <UNDEFINED> instruction: 0xffffff71
   1d7d0:			; <UNDEFINED> instruction: 0xffffff71
   1d7d4:			; <UNDEFINED> instruction: 0xffffff71
   1d7d8:			; <UNDEFINED> instruction: 0xffffff71
   1d7dc:			; <UNDEFINED> instruction: 0xffffff71
   1d7e0:			; <UNDEFINED> instruction: 0xffffff71
   1d7e4:			; <UNDEFINED> instruction: 0xffffff71
   1d7e8:			; <UNDEFINED> instruction: 0xffffff71
   1d7ec:			; <UNDEFINED> instruction: 0xffffff71
   1d7f0:			; <UNDEFINED> instruction: 0xffffff71
   1d7f4:			; <UNDEFINED> instruction: 0xffffff71
   1d7f8:			; <UNDEFINED> instruction: 0xffffff71
   1d7fc:			; <UNDEFINED> instruction: 0xffffff71
   1d800:			; <UNDEFINED> instruction: 0xffffff71
   1d804:			; <UNDEFINED> instruction: 0xffffff71
   1d808:			; <UNDEFINED> instruction: 0xffffff71
   1d80c:			; <UNDEFINED> instruction: 0xffffff71
   1d810:			; <UNDEFINED> instruction: 0xffffff71
   1d814:	ldrdeq	r0, [r0], -r1
   1d818:			; <UNDEFINED> instruction: 0xffffff71
   1d81c:			; <UNDEFINED> instruction: 0xffffff71
   1d820:			; <UNDEFINED> instruction: 0xffffff71
   1d824:	andeq	r0, r0, r5, asr #1
   1d828:			; <UNDEFINED> instruction: 0xffffff71
   1d82c:			; <UNDEFINED> instruction: 0xffffff71
   1d830:			; <UNDEFINED> instruction: 0xffffff71
   1d834:			; <UNDEFINED> instruction: 0xffffff71
   1d838:			; <UNDEFINED> instruction: 0xffffff71
   1d83c:			; <UNDEFINED> instruction: 0xffffff71
   1d840:			; <UNDEFINED> instruction: 0xffffff71
   1d844:	andeq	r0, r0, sp, asr #1
   1d848:			; <UNDEFINED> instruction: 0xffffff71
   1d84c:			; <UNDEFINED> instruction: 0xffffff71
   1d850:			; <UNDEFINED> instruction: 0xffffff71
   1d854:	andeq	r0, r0, r9, asr #1
   1d858:			; <UNDEFINED> instruction: 0xffffff71
   1d85c:	andeq	r0, r0, r1, asr #1
   1d860:	ldrb	r2, [r5, -r9, lsl #8]
   1d864:	ldrb	r2, [r3, -ip, lsl #8]
   1d868:	ldrb	r2, [r1, -sp, lsl #8]
   1d86c:	strb	r2, [pc, -sl, lsl #8]
   1d870:	strb	r2, [sp, -r8, lsl #8]
   1d874:	smlald	r2, fp, fp, r4
   1d878:			; <UNDEFINED> instruction: 0xf67f2c2f
   1d87c:			; <UNDEFINED> instruction: 0xf1a4af49
   1d880:	strcs	r0, [r4, #-2096]	; 0xfffff7d0
   1d884:	ldmdavc	r4!, {r1, r5, r6, r8, r9, sl, sp, lr, pc}
   1d888:	cfstr32cs	mvfx2, [r0], {2}
   1d88c:	svcge	0x0037f47f
   1d890:	ldrmi	lr, [ip], -r7, ror #14
   1d894:			; <UNDEFINED> instruction: 0xf43f2b00
   1d898:	movwcs	sl, #3858	; 0xf12
   1d89c:	ldmdavc	r3!, {r0, r1, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
   1d8a0:	stccc	6, cr3, [r3], #-4
   1d8a4:	lfmcs	f3, 1, [sl], {228}	; 0xe4
   1d8a8:	bls	93c7c <tcgetattr@plt+0x8fbac>
   1d8ac:	vst1.8	{d15-d16}, [r4 :128], r2
   1d8b0:	strble	r0, [lr, #2018]!	; 0x7e2
   1d8b4:			; <UNDEFINED> instruction: 0xe720461c
   1d8b8:	ldrb	r4, [r2, r3, lsr #12]!
   1d8bc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1d8c0:	andlt	r4, r3, r8, asr #12
   1d8c4:	svchi	0x00f0e8bd
   1d8c8:			; <UNDEFINED> instruction: 0x0003b3b6
   1d8cc:	andeq	r0, r0, r8, ror #7
   1d8d0:	addlt	fp, r3, r0, lsr r5
   1d8d4:	strmi	r4, [r5], -pc, lsl #24
   1d8d8:	ldrbtmi	r4, [ip], #-2831	; 0xfffff4f1
   1d8dc:	stmiapl	r3!, {r0, r8, ip, pc}^
   1d8e0:			; <UNDEFINED> instruction: 0xf7f56818
   1d8e4:	blmi	39c2e0 <tcgetattr@plt+0x398210>
   1d8e8:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1d8ec:	blx	fe75b8c8 <tcgetattr@plt+0xfe7577f8>
   1d8f0:	strtmi	r9, [r8], -r1, lsl #18
   1d8f4:	bl	fe95b894 <tcgetattr@plt+0xfe9577c4>
   1d8f8:	stmiapl	r3!, {r0, r3, r8, r9, fp, lr}^
   1d8fc:	ldmdavs	r8, {r0, r2, r9, sl, lr}
   1d900:	blx	1bdb8dc <tcgetattr@plt+0x1bd780c>
   1d904:	stmiapl	r3!, {r0, r1, r2, r8, r9, fp, lr}^
   1d908:			; <UNDEFINED> instruction: 0xf7f56818
   1d90c:	strtmi	pc, [r8], -sp, lsl #21
   1d910:	ldclt	0, cr11, [r0, #-12]!
   1d914:	andeq	fp, r3, sl, ror #2
   1d918:	andeq	r0, r0, r4, asr r5
   1d91c:	andeq	r0, r0, r8, lsl #6
   1d920:	andeq	r0, r0, r0, lsl #11
   1d924:	ldrdeq	r0, [r0], -r8
   1d928:	mvnsmi	lr, sp, lsr #18
   1d92c:			; <UNDEFINED> instruction: 0xf7e64607
   1d930:			; <UNDEFINED> instruction: 0xf8dfea1a
   1d934:	vqadd.s8	d24, d0, d28
   1d938:	sfmmi	f3, 4, [lr, #-1012]	; 0xfffffc0c
   1d93c:	ldrbtmi	r4, [sp], #-1272	; 0xfffffb08
   1d940:	ldrdcc	pc, [r0], -r8
   1d944:	addsmi	r1, r6, #1966080	; 0x1e0000
   1d948:	pop	{r0, r8, sl, fp, ip, lr, pc}
   1d94c:			; <UNDEFINED> instruction: 0x460481f0
   1d950:	stclne	8, cr4, [r2], #-36	; 0xffffffdc
   1d954:	stmdapl	r8!, {r0, r3, r4, r5, r9, sl, lr}
   1d958:			; <UNDEFINED> instruction: 0xf7e64418
   1d95c:			; <UNDEFINED> instruction: 0xf8d8e84a
   1d960:			; <UNDEFINED> instruction: 0xf8c80004
   1d964:	strtmi	r6, [r0], #-0
   1d968:	andeq	pc, r4, r8, asr #17
   1d96c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d970:	andeq	r3, r4, r0, asr #4
   1d974:	andeq	fp, r3, r6, lsl #2
   1d978:	andeq	r0, r0, r0, asr #9
   1d97c:	ldrsbgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   1d980:	bmi	d70658 <tcgetattr@plt+0xd6c588>
   1d984:	push	{r2, r3, r4, r5, r6, r7, sl, lr}
   1d988:	strdlt	r4, [r3], r0
   1d98c:	andcs	pc, r2, ip, asr r8	; <UNPREDICTABLE>
   1d990:	andhi	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   1d994:	ldrd	pc, [r0], -r2
   1d998:	ldrdcc	pc, [r0], -r8
   1d99c:	and	pc, r0, r8, asr #17
   1d9a0:			; <UNDEFINED> instruction: 0xf1be9301
   1d9a4:	eorsle	r0, lr, r0, lsl #30
   1d9a8:	vqdmulh.s<illegal width 8>	d20, d1, d28
   1d9ac:	vmla.i8	d19, d17, d12
   1d9b0:			; <UNDEFINED> instruction: 0x26383a94
   1d9b4:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   1d9b8:			; <UNDEFINED> instruction: 0xf85e681d
   1d9bc:	stccs	0, cr4, [r0], {9}
   1d9c0:			; <UNDEFINED> instruction: 0xf85ebfc4
   1d9c4:	andcs	r0, r0, #10
   1d9c8:	eor	sp, r5, sp, lsl #24
   1d9cc:	andvc	pc, fp, ip, asr r8	; <UNPREDICTABLE>
   1d9d0:	svccs	0x002358ff
   1d9d4:	strcc	sp, [r1, -r0, lsr #32]
   1d9d8:	stmvc	fp, {r0, r1, r3, r5, ip, lr, pc}
   1d9dc:	bl	aa5ec <tcgetattr@plt+0xa651c>
   1d9e0:	adcmi	r0, r2, #805306372	; 0x30000004
   1d9e4:	stmne	r1, {r3, r4, r9, fp, ip, lr, pc}
   1d9e8:			; <UNDEFINED> instruction: 0xf8df5c87
   1d9ec:	stmdavc	fp, {r2, r4, r5, r6, ip, sp, pc}^
   1d9f0:	movwcs	lr, #31299	; 0x7a43
   1d9f4:	orrmi	pc, r0, #587202560	; 0x23000000
   1d9f8:	blx	1a879e <tcgetattr@plt+0x1a46ce>
   1d9fc:	b	13f3610 <tcgetattr@plt+0x13ef540>
   1da00:	stclle	3, cr1, [r3, #12]!
   1da04:	ldrpl	pc, [r6, r7, lsr #11]!
   1da08:	blcs	8f7cfc <tcgetattr@plt+0x8f3c2c>
   1da0c:	movwcc	sp, #4100	; 0x1004
   1da10:	ldmibvs	fp!, {r0, r1, r5, r6, r7, r8, ip, lr, pc}
   1da14:	mvnle	r2, r3, lsr #22
   1da18:	ldrd	pc, [r0], -lr
   1da1c:	and	pc, r0, r8, asr #17
   1da20:	svceq	0x0000f1be
   1da24:	blls	92150 <tcgetattr@plt+0x8e080>
   1da28:	andcc	pc, r0, r8, asr #17
   1da2c:	pop	{r0, r1, ip, sp, pc}
   1da30:	svcmi	0x000c8ff0
   1da34:	andvc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
   1da38:	blcs	8f3e2c <tcgetattr@plt+0x8efd5c>
   1da3c:			; <UNDEFINED> instruction: 0xf8ded1cd
   1da40:			; <UNDEFINED> instruction: 0xf8c8e000
   1da44:			; <UNDEFINED> instruction: 0xf1bee000
   1da48:			; <UNDEFINED> instruction: 0xd1b60f00
   1da4c:	svclt	0x0000e7eb
   1da50:	andeq	fp, r3, r0, asr #1
   1da54:	andeq	r0, r0, r8, ror #6
   1da58:	andeq	r0, r0, ip, ror r5
   1da5c:	muleq	r0, r4, r3
   1da60:	andeq	r0, r0, r4, asr #9
   1da64:	andeq	r0, r0, r4, asr #7
   1da68:	mvnsmi	lr, #737280	; 0xb4000
   1da6c:	stmdavc	r3, {r0, r2, r4, r9, sl, lr}
   1da70:	ldrbtcc	pc, [r6], r1, lsl #4	; <UNPREDICTABLE>
   1da74:	eorscs	r1, sp, #204, 24	; 0xcc00
   1da78:	andvc	fp, fp, r3, lsl #1
   1da7c:	addvc	r7, sl, r3, asr #16
   1da80:			; <UNDEFINED> instruction: 0xf815704b
   1da84:	stmdbcs	r0, {r0, r8, r9, fp, ip}
   1da88:	adcmi	fp, r6, #24, 30	; 0x60
   1da8c:	svcmi	0x0027d930
   1da90:	ldmdaeq	lr, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   1da94:			; <UNDEFINED> instruction: 0x9098f8df
   1da98:	ldrbtmi	r4, [r9], #1151	; 0x47f
   1da9c:	ldmdbcs	fp, {r1, r2, r3, sp, lr, pc}
   1daa0:			; <UNDEFINED> instruction: 0x4623d113
   1daa4:	subcs	r2, r5, #92, 2
   1daa8:	blne	dbabc <tcgetattr@plt+0xd79ec>
   1daac:	ldrmi	r7, [ip], -r2, rrx
   1dab0:	blne	9bb0c <tcgetattr@plt+0x97a3c>
   1dab4:	svclt	0x00182900
   1dab8:	ldmdble	r9, {r1, r2, r5, r7, r9, lr}
   1dabc:	andsle	r2, lr, sl, lsr r9
   1dac0:			; <UNDEFINED> instruction: 0xf001d9ed
   1dac4:	bcs	171e6c0 <tcgetattr@plt+0x171a5f0>
   1dac8:	stmibcs	r7, {r0, r1, r2, r3, r4, ip, lr, pc}^
   1dacc:	ldmdbcs	pc, {r0, r1, r5, fp, ip, lr, pc}	; <UNPREDICTABLE>
   1dad0:			; <UNDEFINED> instruction: 0xf804bf8f
   1dad4:	cmpcc	r0, r1, lsl #22
   1dad8:			; <UNDEFINED> instruction: 0xf8034623
   1dadc:	svclt	0x009c8b02
   1dae0:	ldrmi	r7, [ip], -r1, rrx
   1dae4:	blne	9bb40 <tcgetattr@plt+0x97a70>
   1dae8:	svclt	0x00182900
   1daec:	stmiale	r5!, {r1, r2, r5, r7, r9, lr}^
   1daf0:	movwcs	r2, #570	; 0x23a
   1daf4:	rsbvc	r7, r3, r2, lsr #32
   1daf8:	pop	{r0, r1, ip, sp, pc}
   1dafc:	ldmdavs	r8!, {r4, r5, r6, r7, r8, r9, pc}
   1db00:	eorvs	r7, r0, fp, lsr r9
   1db04:	svccc	0x0004f804
   1db08:			; <UNDEFINED> instruction: 0x4623e7d2
   1db0c:	blcs	dbb20 <tcgetattr@plt+0xd7a50>
   1db10:	ldrmi	r7, [ip], -r1, rrx
   1db14:	smlabtls	r0, ip, r7, lr
   1db18:			; <UNDEFINED> instruction: 0xf04f464b
   1db1c:	strdcs	r3, [r1, -pc]
   1db20:	strcc	r4, [r4], #-1568	; 0xfffff9e0
   1db24:	stmdb	sl!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1db28:	svclt	0x0000e7c2
   1db2c:	andeq	r5, r2, ip, lsr ip
   1db30:	andeq	r5, r2, r2, asr #24
   1db34:	blmi	5f0394 <tcgetattr@plt+0x5ec2c4>
   1db38:	push	{r1, r3, r4, r5, r6, sl, lr}
   1db3c:	blx	fec2e304 <tcgetattr@plt+0xfec2a234>
   1db40:	ldmpl	r3, {r7, sl, ip, sp, lr, pc}^
   1db44:	ldmdavs	pc, {r2, r5, r6, r8, fp}	; <UNPREDICTABLE>
   1db48:	svclt	0x00082f00
   1db4c:	ldmiblt	ip, {r0, sl, sp}^
   1db50:			; <UNDEFINED> instruction: 0x46054b11
   1db54:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   1db58:	streq	pc, [r4], -r8, lsl #2
   1db5c:	strcc	lr, [r1], #-2
   1db60:	andsle	r2, r1, r9, asr #25
   1db64:	eorscc	pc, r4, r6, asr r8	; <UNPREDICTABLE>
   1db68:	blcs	af414 <tcgetattr@plt+0xab344>
   1db6c:			; <UNDEFINED> instruction: 0xf858d1f7
   1db70:			; <UNDEFINED> instruction: 0xf7e50034
   1db74:	stmdacs	r0, {r4, r5, r7, r9, sl, fp, sp, lr, pc}
   1db78:	vand	<illegal reg q6.5>, q10, <illegal reg q8.5>
   1db7c:	bl	1eef5c <tcgetattr@plt+0x1eae8c>
   1db80:	stmdavs	r0!, {r2, r7, sl}^
   1db84:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1db88:	ldmfd	sp!, {sp}
   1db8c:	svclt	0x000081f0
   1db90:	andeq	sl, r3, ip, lsl #30
   1db94:	andeq	r0, r0, r8, ror #6
   1db98:	ldrdeq	r0, [r0], -r4
   1db9c:	ldrbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1dba0:			; <UNDEFINED> instruction: 0xf8df2867
   1dba4:	push	{r2, r4, r5, r6, r8, sl, ip, sp}
   1dba8:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
   1dbac:			; <UNDEFINED> instruction: 0xf8dfb08b
   1dbb0:	strmi	fp, [r6], -ip, ror #10
   1dbb4:	ldrbtmi	r9, [fp], #261	; 0x105
   1dbb8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1dbbc:			; <UNDEFINED> instruction: 0xf04f9309
   1dbc0:	vcgt.u8	d16, d0, d0
   1dbc4:			; <UNDEFINED> instruction: 0xf8df81e7
   1dbc8:	teqcs	r8, #88, 10	; 0x16000000
   1dbcc:	vqrdmulh.s<illegal width 8>	d15, d0, d3
   1dbd0:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   1dbd4:			; <UNDEFINED> instruction: 0x53b6f5a3
   1dbd8:	bl	b7c28 <tcgetattr@plt+0xb3b58>
   1dbdc:	ldmpl	r4, {r0, r1, r9, fp}^
   1dbe0:	streq	pc, [r8, #-266]	; 0xfffffef6
   1dbe4:	ldrdcc	pc, [r4], -sl
   1dbe8:	addmi	pc, r0, #587202560	; 0x23000000
   1dbec:	orrmi	pc, r0, #50331648	; 0x3000000
   1dbf0:	movwls	r9, #29185	; 0x7201
   1dbf4:	strcs	pc, [ip, #-2271]!	; 0xfffff721
   1dbf8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1dbfc:	strcc	pc, [r8, #-2271]!	; 0xfffff721
   1dc00:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   1dc04:			; <UNDEFINED> instruction: 0xf85b9206
   1dc08:	ldmdavs	r3, {r0, r1, ip, sp, lr}
   1dc0c:	movwls	r9, #14082	; 0x3702
   1dc10:	mcrrle	14, 6, r2, r7, cr7
   1dc14:	bl	1e9560 <tcgetattr@plt+0x1e5490>
   1dc18:	cfstr64le	mvdx1, [r9, #-24]!	; 0xffffffe8
   1dc1c:	movtpl	pc, #41478	; 0xa206	; <UNPREDICTABLE>
   1dc20:	vnmlscc.f32	s18, s12, s6
   1dc24:	orreq	lr, r3, #2048	; 0x800
   1dc28:	stccs	8, cr6, [r0], {92}	; 0x5c
   1dc2c:	orrhi	pc, sl, r0
   1dc30:			; <UNDEFINED> instruction: 0xf7e64620
   1dc34:	blx	fec57e9c <tcgetattr@plt+0xfec53dcc>
   1dc38:	andls	pc, r1, r0, lsl #7
   1dc3c:			; <UNDEFINED> instruction: 0xf106095b
   1dc40:	bl	1dfca0 <tcgetattr@plt+0x1dbbd0>
   1dc44:	blcs	23c6c <tcgetattr@plt+0x1fb9c>
   1dc48:	cmnhi	ip, r0, asr #32	; <UNPREDICTABLE>
   1dc4c:	mcrrne	8, 2, r6, sl, cr9
   1dc50:	orrhi	pc, r6, r0
   1dc54:	svceq	0x0000f1b8
   1dc58:			; <UNDEFINED> instruction: 0xf8d8d030
   1dc5c:	andcc	r2, r1, #0
   1dc60:	stmibcs	r0!, {r2, r3, r5, ip, lr, pc}
   1dc64:	orrhi	pc, r8, r0
   1dc68:	ldrdcc	pc, [r0], -r8
   1dc6c:	subsle	r2, r6, r0, lsr #23
   1dc70:	streq	lr, [r8, #-2629]	; 0xfffff5bb
   1dc74:	vstrcs	d9, [r0, #-8]
   1dc78:			; <UNDEFINED> instruction: 0xf049bf18
   1dc7c:	addsmi	r0, pc, #16384	; 0x4000
   1dc80:	strtcc	pc, [r8], #2271	; 0x8df
   1dc84:			; <UNDEFINED> instruction: 0xf85bd028
   1dc88:	addsmi	r3, pc, #3
   1dc8c:			; <UNDEFINED> instruction: 0xf8dfd152
   1dc90:			; <UNDEFINED> instruction: 0xf1ba34a0
   1dc94:	eorle	r0, r7, r0, lsl #30
   1dc98:			; <UNDEFINED> instruction: 0xf85b2e67
   1dc9c:			; <UNDEFINED> instruction: 0xf10a7003
   1dca0:	cfldr32le	mvfx0, [r7, #160]!	; 0xa0
   1dca4:	blcs	448b0 <tcgetattr@plt+0x407e0>
   1dca8:	stccs	15, cr11, [r0], {24}
   1dcac:	mrshi	pc, (UNDEF: 74)	; <UNPREDICTABLE>
   1dcb0:	sbcsle	r2, pc, r0, lsl #26
   1dcb4:	movwcc	r6, #6187	; 0x182b
   1dcb8:	cmphi	ip, r0	; <UNPREDICTABLE>
   1dcbc:	blcs	fe837d70 <tcgetattr@plt+0xfe833ca0>
   1dcc0:	stmdavs	fp!, {r3, r4, r6, r7, r8, ip, lr, pc}^
   1dcc4:	stmdacs	r0, {r3, r4, fp, sp, lr}
   1dcc8:			; <UNDEFINED> instruction: 0x4621d0d4
   1dccc:	cdp	7, 0, cr15, cr2, cr5, {7}
   1dcd0:	svclt	0x00082800
   1dcd4:	strb	r2, [sp, r0, lsl #10]
   1dcd8:	svceq	0x0000f1ba
   1dcdc:			; <UNDEFINED> instruction: 0xf85bd004
   1dce0:			; <UNDEFINED> instruction: 0xf10a7003
   1dce4:			; <UNDEFINED> instruction: 0xe7930518
   1dce8:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1dcec:			; <UNDEFINED> instruction: 0xe78f4655
   1dcf0:			; <UNDEFINED> instruction: 0xf5069a03
   1dcf4:	bl	b6bac <tcgetattr@plt+0xb2adc>
   1dcf8:	ldmdavs	ip, {r0, r1, r7, r8, r9}^
   1dcfc:			; <UNDEFINED> instruction: 0xf0002c00
   1dd00:	strtmi	r8, [r0], -r1, lsr #2
   1dd04:	stmda	lr!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1dd08:	svclt	0x00d82e3b
   1dd0c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1dd10:			; <UNDEFINED> instruction: 0xf380fab0
   1dd14:	b	1401d20 <tcgetattr@plt+0x13fdc50>
   1dd18:	ldcle	3, cr1, [r4, #332]	; 0x14c
   1dd1c:			; <UNDEFINED> instruction: 0xf8d8e78f
   1dd20:	ldmdavs	r8, {r2, ip, sp}
   1dd24:	adcle	r2, r3, r0, lsl #16
   1dd28:			; <UNDEFINED> instruction: 0xf7e54621
   1dd2c:	stmdacs	r0, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   1dd30:	ldr	sp, [sp, r0, lsr #1]
   1dd34:			; <UNDEFINED> instruction: 0xf0099a05
   1dd38:	bcs	1f144 <tcgetattr@plt+0x1b074>
   1dd3c:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
   1dd40:			; <UNDEFINED> instruction: 0xf0402d00
   1dd44:			; <UNDEFINED> instruction: 0xf08980ff
   1dd48:			; <UNDEFINED> instruction: 0xf0030301
   1dd4c:	bcs	1e958 <tcgetattr@plt+0x1a888>
   1dd50:	movwcs	fp, #3848	; 0xf08
   1dd54:			; <UNDEFINED> instruction: 0xf0402b00
   1dd58:	bcs	3e138 <tcgetattr@plt+0x3a068>
   1dd5c:	msrhi	CPSR_xc, r0
   1dd60:	teqmi	r3, #7168	; 0x1c00
   1dd64:	blls	6f5e4 <tcgetattr@plt+0x6b514>
   1dd68:	vqrdmlah.s<illegal width 8>	q1, q8, <illegal reg q14.5>
   1dd6c:	bge	23e4ac <tcgetattr@plt+0x23a3dc>
   1dd70:			; <UNDEFINED> instruction: 0x46204619
   1dd74:	stmdbcs	r7, {r1, r2, r6, r7, r8, r9, ip, sp, lr, pc}
   1dd78:	blx	ffb5bd7e <tcgetattr@plt+0xffb57cae>
   1dd7c:			; <UNDEFINED> instruction: 0x4605b2f6
   1dd80:			; <UNDEFINED> instruction: 0xf0002800
   1dd84:	blls	1be434 <tcgetattr@plt+0x1ba364>
   1dd88:	addcc	pc, ip, #268435460	; 0x10000004
   1dd8c:	blcc	fe45a698 <tcgetattr@plt+0xfe4565c8>
   1dd90:	lfmcc	f7, 1, [r4], {65}	; 0x41
   1dd94:	ldrdge	pc, [r0], -r3
   1dd98:			; <UNDEFINED> instruction: 0xf85a9b01
   1dd9c:	subseq	r2, pc, r2
   1dda0:	andne	pc, fp, sl, asr r8	; <UNPREDICTABLE>
   1dda4:			; <UNDEFINED> instruction: 0xf85a443a
   1dda8:	andcc	r0, r4, #12
   1ddac:	addmi	r9, sl, #8, 22	; 0x2000
   1ddb0:	stmdaeq	r0, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
   1ddb4:			; <UNDEFINED> instruction: 0xf501db15
   1ddb8:			; <UNDEFINED> instruction: 0xf7f57180
   1ddbc:	blls	1dd030 <tcgetattr@plt+0x1d8f60>
   1ddc0:	lfmcc	f7, 1, [r4], {65}	; 0x41
   1ddc4:	andeq	pc, ip, sl, asr #16
   1ddc8:	ldrdge	pc, [r0], -r3
   1ddcc:	andeq	pc, ip, sl, asr r8	; <UNPREDICTABLE>
   1ddd0:	andcc	pc, fp, sl, asr r8	; <UNPREDICTABLE>
   1ddd4:	andeq	lr, r8, #0, 22
   1ddd8:	orrvc	pc, r0, #12582912	; 0xc00000
   1dddc:	andcc	pc, fp, sl, asr #16
   1dde0:			; <UNDEFINED> instruction: 0xf50a9208
   1dde4:	vqsub.s8	d21, d17, d13
   1dde8:	vcge.s8	d19, d17, d8
   1ddec:	mulcc	r3, ip, r1
   1ddf0:	andeq	pc, r3, sl, asr #16
   1ddf4:	ldrmi	r2, [r0], -r0, lsl #6
   1ddf8:	andcc	pc, r1, sl, asr #16
   1ddfc:	andsvs	r3, r3, r4
   1de00:			; <UNDEFINED> instruction: 0xff5ef01d
   1de04:	svclt	0x00d82d00
   1de08:	stcle	7, cr3, [fp, #-16]
   1de0c:	vqdmulh.s<illegal width 8>	d25, d1, d6
   1de10:	stmdbls	r8, {r2, r3, r7, r9, ip, sp}
   1de14:	ldmdavs	fp, {r2, r8, r9, sl, ip, sp}
   1de18:	ldmpl	sl, {r3, r6, r7, r8, fp, ip}
   1de1c:	andeq	lr, r8, #165888	; 0x28800
   1de20:	ldc	7, cr15, [sl, #916]!	; 0x394
   1de24:	strtmi	r9, [r1], -r8, lsl #22
   1de28:	ldrdge	pc, [r4], -sp
   1de2c:	andls	pc, r0, r3, lsl #17
   1de30:	blx	1804a58 <tcgetattr@plt+0x1800988>
   1de34:	ldrbmi	pc, [r2], -sl, lsl #17	; <UNPREDICTABLE>
   1de38:	blls	239fb8 <tcgetattr@plt+0x235ee8>
   1de3c:	andhi	pc, r2, r3, lsl #17
   1de40:	andcc	r9, r3, r8, lsl #16
   1de44:	stc	7, cr15, [r8, #916]!	; 0x394
   1de48:	ldrbmi	r9, [r2], -r8, lsl #16
   1de4c:	ldrmi	r1, [r8], #-3283	; 0xfffff32d
   1de50:	tstcs	r0, r1, lsl #4
   1de54:	andge	pc, r4, sp, asr #17
   1de58:	svc	0x00f2f7e5
   1de5c:	vqdmulh.s<illegal width 8>	d25, d1, d6
   1de60:	stfcss	f3, [r0, #-560]	; 0xfffffdd0
   1de64:	ldrdgt	pc, [r0], -sp	; <UNPREDICTABLE>
   1de68:	ldmdapl	sl, {r0, r1, r3, r4, fp, sp, lr}^
   1de6c:	subspl	r4, sl, sl, lsr r4
   1de70:	bl	355314 <tcgetattr@plt+0x351244>
   1de74:	svcls	0x00010607
   1de78:	ldmvc	r2!, {r8, r9, sl, fp, sp}
   1de7c:	andcc	sp, r4, #2112	; 0x840
   1de80:	stmdbeq	r2, {r1, r2, r8, ip, sp, lr, pc}
   1de84:	ldrmi	r2, [r6], #-1280	; 0xfffffb00
   1de88:	and	r4, ip, r0, ror #12
   1de8c:	blcs	9beec <tcgetattr@plt+0x97e1c>
   1de90:	ldrtmi	fp, [sl], #-266	; 0xfffffef6
   1de94:	strtmi	r3, [r9], -r2, lsl #4
   1de98:			; <UNDEFINED> instruction: 0xf7ff3501
   1de9c:	adcsmi	pc, sp, #164864	; 0x28400
   1dea0:	msrhi	CPSR_fsx, r0
   1dea4:	stmdbne	r3, {r3, fp, ip, pc}^
   1dea8:	svccs	0x0001f819
   1deac:	addsmi	r7, r1, #14221312	; 0xd90000
   1deb0:	bls	92268 <tcgetattr@plt+0x8e198>
   1deb4:			; <UNDEFINED> instruction: 0xf8834413
   1deb8:	blls	1bded0 <tcgetattr@plt+0x1b9e00>
   1debc:	ldrdgt	pc, [r0], -sp	; <UNPREDICTABLE>
   1dec0:	vtst.8	d22, d1, d11
   1dec4:	ldmpl	r8, {r2, r4, r7, r9, ip, sp}
   1dec8:	eorsle	r4, fp, #96, 10	; 0x18000000
   1decc:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1ded0:	orrslt	r7, r6, #8781824	; 0x860000
   1ded4:			; <UNDEFINED> instruction: 0xf1062500
   1ded8:	strtmi	r0, [pc], -r4, lsl #18
   1dedc:	movweq	lr, #39680	; 0x9b00
   1dee0:	stmdbne	r3, {r1, r8, r9, ip, pc}^
   1dee4:	andcs	pc, r9, r3, lsl r8	; <UNPREDICTABLE>
   1dee8:			; <UNDEFINED> instruction: 0x1cabb967
   1deec:	strmi	r1, [r3], #-3689	; 0xfffff197
   1def0:			; <UNDEFINED> instruction: 0xf1064421
   1def4:			; <UNDEFINED> instruction: 0xf8130b02
   1def8:			; <UNDEFINED> instruction: 0xf811af01
   1defc:	ldrbmi	lr, [r2, #3841]!	; 0xf01
   1df00:	sbcshi	pc, r0, r0
   1df04:	strbtmi	r4, [r3], -r9, lsr #12
   1df08:	stmdblt	r2!, {r0, r8, sl, ip, sp}^
   1df0c:			; <UNDEFINED> instruction: 0xf0002f00
   1df10:	adcmi	r8, lr, #212	; 0xd4
   1df14:	sbcshi	pc, ip, r0, asr #6
   1df18:	strtmi	r9, [r9], -r2, lsl #20
   1df1c:	ldclpl	7, cr2, [r2, #-4]
   1df20:	bcs	2b32c <tcgetattr@plt+0x2725c>
   1df24:			; <UNDEFINED> instruction: 0x469cd0f2
   1df28:	blx	227b36 <tcgetattr@plt+0x223a66>
   1df2c:	movwcc	r0, #17154	; 0x4302
   1df30:			; <UNDEFINED> instruction: 0xf0c0459c
   1df34:	adcmi	r8, lr, #175	; 0xaf
   1df38:	blx	25528e <tcgetattr@plt+0x2511be>
   1df3c:	andcc	r0, r4, r6
   1df40:	bicle	r4, r5, #96, 10	; 0x18000000
   1df44:	bmi	1ee734c <tcgetattr@plt+0x1ee327c>
   1df48:	ldrbtmi	r4, [sl], #-2931	; 0xfffff48d
   1df4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1df50:	subsmi	r9, sl, r9, lsl #22
   1df54:	sbcshi	pc, ip, r0, asr #32
   1df58:	andlt	r4, fp, r8, lsr #12
   1df5c:	svchi	0x00f0e8bd
   1df60:	svceq	0x0000f1b8
   1df64:			; <UNDEFINED> instruction: 0xf8d8d006
   1df68:	andcc	r2, r1, #0
   1df6c:	sadd16mi	fp, sp, r8
   1df70:	mrcge	4, 3, APSR_nzcv, cr10, cr15, {3}
   1df74:	ldrbt	r2, [sp], -r0, lsl #10
   1df78:	ldmdavs	r0, {r1, r3, r5, r6, fp, sp, lr}
   1df7c:			; <UNDEFINED> instruction: 0xf43f2800
   1df80:			; <UNDEFINED> instruction: 0x4621ae73
   1df84:			; <UNDEFINED> instruction: 0xf7e59304
   1df88:	blls	159228 <tcgetattr@plt+0x155158>
   1df8c:	svclt	0x00082800
   1df90:			; <UNDEFINED> instruction: 0xe669461d
   1df94:	beq	5a0d8 <tcgetattr@plt+0x56008>
   1df98:	andge	pc, r4, sp, asr #17
   1df9c:			; <UNDEFINED> instruction: 0x46544655
   1dfa0:	andsge	pc, ip, sp, asr #17
   1dfa4:	blls	97844 <tcgetattr@plt+0x93774>
   1dfa8:	vqrdmlah.s<illegal width 8>	q1, q8, <illegal reg q14.5>
   1dfac:	stmdbls	r1, {r1, r2, r3, r5, r7, pc}
   1dfb0:	strtmi	sl, [r0], -r8, lsl #20
   1dfb4:	blx	ff3dbfb8 <tcgetattr@plt+0xff3d7ee8>
   1dfb8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1dfbc:	adchi	pc, r5, r0, asr #32
   1dfc0:	vqdmulh.s<illegal width 8>	d25, d1, d6
   1dfc4:			; <UNDEFINED> instruction: 0xf8dd3294
   1dfc8:	ldmdavs	fp, {r5, lr, pc}
   1dfcc:	strmi	r5, [r4, #2200]	; 0x898
   1dfd0:			; <UNDEFINED> instruction: 0xf1c1d939
   1dfd4:			; <UNDEFINED> instruction: 0xf04f09fe
   1dfd8:			; <UNDEFINED> instruction: 0xf04f0a02
   1dfdc:	strmi	r0, [pc], -r4, lsl #16
   1dfe0:			; <UNDEFINED> instruction: 0xf8904662
   1dfe4:			; <UNDEFINED> instruction: 0xf1bbb002
   1dfe8:	eorle	r0, r1, r0, lsl #30
   1dfec:	streq	pc, [r4], -fp, lsl #2
   1dff0:	strmi	r2, [r6], #-1024	; 0xfffffc00
   1dff4:			; <UNDEFINED> instruction: 0xf104e008
   1dff8:	svclt	0x00820401
   1dffc:			; <UNDEFINED> instruction: 0xf8064449
   1e000:	bls	22500c <tcgetattr@plt+0x220f3c>
   1e004:	andsle	r4, r3, r3, lsr #11
   1e008:	blne	9c068 <tcgetattr@plt+0x97f98>
   1e00c:	movwhi	pc, #6938	; 0x1b1a	; <UNPREDICTABLE>
   1e010:	addsmi	r4, r3, #50331648	; 0x3000000
   1e014:	strtmi	sp, [r2], #-495	; 0xfffffe11
   1e018:	ldmdbvc	r2, {r1, r3, r4, r5, sl, lr}
   1e01c:	strmi	fp, [sl], #-266	; 0xfffffef6
   1e020:			; <UNDEFINED> instruction: 0x46211bd2
   1e024:			; <UNDEFINED> instruction: 0xf7ff3401
   1e028:	strmi	pc, [r3, #2779]!	; 0xadb
   1e02c:	mvnle	r9, r8, lsl #20
   1e030:	blhi	31cca0 <tcgetattr@plt+0x318bd0>
   1e034:	addsmi	r4, r0, #88, 8	; 0x58000000
   1e038:	blls	1d2f8c <tcgetattr@plt+0x1ceebc>
   1e03c:	vmin.s8	d20, d17, d4
   1e040:	ldmdavs	fp, {r2, r4, r7, r9, ip, sp}
   1e044:	bls	742ac <tcgetattr@plt+0x701dc>
   1e048:	strcc	pc, [ip], r1, asr #4
   1e04c:			; <UNDEFINED> instruction: 0x0054599f
   1e050:	strcc	r1, [r4], #-2498	; 0xfffff63e
   1e054:	tsteq	r4, ip, lsl #22
   1e058:	stmdale	r4, {r1, r3, r7, r9, lr}^
   1e05c:	orrspl	pc, sp, r3, lsl #10
   1e060:	addcc	pc, ip, #268435460	; 0x10000004
   1e064:	addspl	r1, ip, ip, lsr fp
   1e068:	addscc	pc, r8, #268435460	; 0x10000004
   1e06c:	ldrcc	pc, [ip], #577	; 0x241
   1e070:	addspl	r3, r8, r3
   1e074:	strmi	r2, [r8], -r0, lsl #4
   1e078:	andcc	r5, r4, sl, lsl r1
   1e07c:			; <UNDEFINED> instruction: 0xf01d600a
   1e080:			; <UNDEFINED> instruction: 0xe760fe1f
   1e084:	movweq	pc, #11016	; 0x2b08	; <UNPREDICTABLE>
   1e088:	strbmi	r3, [r3, #-772]!	; 0xfffffcfc
   1e08c:	teqle	r5, r0, lsl #16
   1e090:	ldrbtmi	r4, [r5], -r9, lsr #12
   1e094:	ldrmi	r9, [sl], #-2817	; 0xfffff4ff
   1e098:			; <UNDEFINED> instruction: 0xf7ff3202
   1e09c:			; <UNDEFINED> instruction: 0xf8ddfaa1
   1e0a0:	strb	ip, [r8, -r0, lsr #32]
   1e0a4:	mvfeqs	f7, f5
   1e0a8:	mvnle	r2, r0, lsl #20
   1e0ac:			; <UNDEFINED> instruction: 0xf77f4576
   1e0b0:			; <UNDEFINED> instruction: 0xf813af44
   1e0b4:	ldrbtmi	r2, [r5], -fp
   1e0b8:	bne	6d7d34 <tcgetattr@plt+0x6d3c64>
   1e0bc:	bl	ac8d4 <tcgetattr@plt+0xa8804>
   1e0c0:	ldrsbne	r7, [r2], #-34	; 0xffffffde
   1e0c4:	blx	fe35c0c8 <tcgetattr@plt+0xfe357ff8>
   1e0c8:	sfmle	f4, 4, [r3, #-696]	; 0xfffffd48
   1e0cc:	str	r9, [r3, -r8, lsl #22]!
   1e0d0:			; <UNDEFINED> instruction: 0xe732469c
   1e0d4:	ldrdgt	pc, [r0], -sp	; <UNPREDICTABLE>
   1e0d8:	blls	257d9c <tcgetattr@plt+0x253ccc>
   1e0dc:	andls	pc, r0, r3, lsl #17
   1e0e0:	subsvc	r9, lr, r8, lsl #22
   1e0e4:	bne	14d7da8 <tcgetattr@plt+0x14d3cd8>
   1e0e8:			; <UNDEFINED> instruction: 0xf7e54660
   1e0ec:	blls	1d924c <tcgetattr@plt+0x1d517c>
   1e0f0:	addscc	pc, r4, #268435460	; 0x10000004
   1e0f4:	ldmibpl	pc, {r0, r1, r3, r4, fp, sp, lr}	; <UNPREDICTABLE>
   1e0f8:			; <UNDEFINED> instruction: 0xe7af5898
   1e0fc:			; <UNDEFINED> instruction: 0xe71a4675
   1e100:			; <UNDEFINED> instruction: 0xf8dd9b06
   1e104:	ldmdavs	fp, {r5, lr, pc}
   1e108:			; <UNDEFINED> instruction: 0xf04fe6db
   1e10c:			; <UNDEFINED> instruction: 0xe71a35ff
   1e110:	ldcl	7, cr15, [r4], {229}	; 0xe5
   1e114:	muleq	r3, sl, lr
   1e118:	andeq	r0, r0, r0, asr #6
   1e11c:	andeq	sl, r3, lr, lsl #29
   1e120:	muleq	r0, r4, r3
   1e124:	andeq	r0, r0, r8, ror #6
   1e128:	andeq	r0, r0, r4, asr #9
   1e12c:	andeq	r0, r0, r4, asr #7
   1e130:	andeq	r0, r0, r8, lsl #11
   1e134:	strdeq	sl, [r3], -sl	; <UNPREDICTABLE>
   1e138:	bmi	170d50 <tcgetattr@plt+0x16cc80>
   1e13c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1e140:	blcs	381b4 <tcgetattr@plt+0x340e4>
   1e144:	ldrbmi	sp, [r0, -r0, lsl #22]!
   1e148:	svclt	0x0000e418
   1e14c:	andeq	sl, r3, r8, lsl #18
   1e150:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1e154:	svcmi	0x00f0e92d
   1e158:	sbfxcs	pc, pc, #17, #17
   1e15c:	blhi	d9618 <tcgetattr@plt+0xd5548>
   1e160:	sbfxcc	pc, pc, #17, #13
   1e164:			; <UNDEFINED> instruction: 0xf8df447a
   1e168:	ldmpl	r3, {r2, r3, r5, r7, r8, r9, sl, sp, lr}^
   1e16c:	sfmmi	f7, 1, [r4, #-692]!	; 0xfffffd4c
   1e170:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   1e174:	ldrcc	pc, [ip], #-2253	; 0xfffff733
   1e178:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e17c:			; <UNDEFINED> instruction: 0x3798f8df
   1e180:	ldmpl	r4!, {r0, r1, ip, pc}^
   1e184:	blcs	38218 <tcgetattr@plt+0x34148>
   1e188:	msrhi	CPSR_fc, #0
   1e18c:	ldrdcs	pc, [ip, -r3]!
   1e190:	bleq	ffe5a5a4 <tcgetattr@plt+0xffe564d4>
   1e194:	teqcc	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   1e198:	movwls	r9, #20996	; 0x5204
   1e19c:			; <UNDEFINED> instruction: 0x077cf8df
   1e1a0:			; <UNDEFINED> instruction: 0xf7e54478
   1e1a4:			; <UNDEFINED> instruction: 0x4605ed58
   1e1a8:			; <UNDEFINED> instruction: 0xf7e5b130
   1e1ac:	vmla.f32	q15, q8, q6
   1e1b0:	addsmi	r3, r8, #-134217725	; 0xf8000003
   1e1b4:	orrhi	pc, r8, #64, 4
   1e1b8:			; <UNDEFINED> instruction: 0x2764f8df
   1e1bc:			; <UNDEFINED> instruction: 0xf8df2100
   1e1c0:	ldrbtmi	r3, [sl], #-1892	; 0xfffff89c
   1e1c4:			; <UNDEFINED> instruction: 0xf8566011
   1e1c8:			; <UNDEFINED> instruction: 0xf8999003
   1e1cc:	stccs	0, cr5, [r0, #-0]
   1e1d0:	cmphi	r8, #0	; <UNPREDICTABLE>
   1e1d4:	smmlscc	r0, pc, r8, pc	; <UNPREDICTABLE>
   1e1d8:	smmlscs	r0, pc, r8, pc	; <UNPREDICTABLE>
   1e1dc:	ldmpl	r7!, {r0, r1, r3, r4, r5, r6, sl, lr}
   1e1e0:	ldmhi	fp, {r3, r4, fp, sp, lr}
   1e1e4:	adcshi	r6, fp, r8, lsr r0
   1e1e8:	blcs	44dfc <tcgetattr@plt+0x40d2c>
   1e1ec:	subhi	pc, pc, #0
   1e1f0:			; <UNDEFINED> instruction: 0xf8dfad07
   1e1f4:	ldmpl	r3!, {r2, r3, r4, r5, r8, r9, sl, ip, sp}^
   1e1f8:			; <UNDEFINED> instruction: 0xb1936c9b
   1e1fc:	bleq	19a620 <tcgetattr@plt+0x196550>
   1e200:			; <UNDEFINED> instruction: 0x3730f8df
   1e204:	subvc	pc, r0, #1325400064	; 0x4f000000
   1e208:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   1e20c:			; <UNDEFINED> instruction: 0xf8cd4658
   1e210:			; <UNDEFINED> instruction: 0xf7e59000
   1e214:			; <UNDEFINED> instruction: 0x4659edf4
   1e218:			; <UNDEFINED> instruction: 0xf7ff4628
   1e21c:	stmdacs	r1, {r0, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   1e220:			; <UNDEFINED> instruction: 0xf107d00e
   1e224:	strbmi	r0, [r9], -r5, lsl #22
   1e228:	subvc	pc, r0, #1325400064	; 0x4f000000
   1e22c:			; <UNDEFINED> instruction: 0xf7e54658
   1e230:			; <UNDEFINED> instruction: 0x4659ecfa
   1e234:			; <UNDEFINED> instruction: 0xf7ff4628
   1e238:	stmdacs	r1, {r0, r1, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   1e23c:	subhi	pc, fp, #64	; 0x40
   1e240:	usatlt	pc, #20, pc, asr #17	; <UNPREDICTABLE>
   1e244:			; <UNDEFINED> instruction: 0xf8df2164
   1e248:	vmin.s8	q8, q8, q10
   1e24c:	ldrbtmi	r4, [fp], #519	; 0x207
   1e250:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   1e254:			; <UNDEFINED> instruction: 0xf8cb3705
   1e258:	ldrbtmi	r1, [fp], #-4
   1e25c:	andls	pc, r0, r6, asr r8	; <UNPREDICTABLE>
   1e260:	strls	r2, [r0, -r1, lsl #2]
   1e264:			; <UNDEFINED> instruction: 0xf7e54648
   1e268:	strbmi	lr, [r8], -sl, asr #27
   1e26c:	ldcl	7, cr15, [sl, #-916]!	; 0xfffffc6c
   1e270:			; <UNDEFINED> instruction: 0x36d0f8df
   1e274:	andeq	pc, r0, fp, asr #17
   1e278:			; <UNDEFINED> instruction: 0xf8d358f3
   1e27c:			; <UNDEFINED> instruction: 0xf1baa000
   1e280:	andle	r0, r5, r0, lsl #30
   1e284:	mulcs	r0, sl, r8
   1e288:	bcs	27e90 <tcgetattr@plt+0x23dc0>
   1e28c:	mvnhi	pc, r0, asr #32
   1e290:	strbeq	pc, [pc, r0, lsl #2]	; <UNPREDICTABLE>
   1e294:	mvnscc	pc, #64, 4
   1e298:	vqsub.s8	d20, d16, d15
   1e29c:	blls	13ea5c <tcgetattr@plt+0x13a98c>
   1e2a0:	rscscc	pc, pc, #64, 4
   1e2a4:	strtmi	r2, [r8], -r1, lsl #2
   1e2a8:	blls	182eb4 <tcgetattr@plt+0x17ede4>
   1e2ac:			; <UNDEFINED> instruction: 0xf8df9300
   1e2b0:	ldrbtmi	r3, [fp], #-1688	; 0xfffff968
   1e2b4:	stc	7, cr15, [r2, #916]!	; 0x394
   1e2b8:			; <UNDEFINED> instruction: 0xf7ff4628
   1e2bc:			; <UNDEFINED> instruction: 0xf8dffb35
   1e2c0:	ldrbtmi	r0, [r8], #-1676	; 0xfffff974
   1e2c4:	blx	c5c2ca <tcgetattr@plt+0xc581fa>
   1e2c8:	blcs	44edc <tcgetattr@plt+0x40e0c>
   1e2cc:	adchi	pc, sp, #64	; 0x40
   1e2d0:			; <UNDEFINED> instruction: 0x267cf8df
   1e2d4:	ldmpl	r2!, {r0, r1, r5, fp, sp, lr}
   1e2d8:	bcs	38328 <tcgetattr@plt+0x34258>
   1e2dc:	andhi	pc, r4, #64	; 0x40
   1e2e0:	eorspl	pc, r8, #268435460	; 0x10000004
   1e2e4:	ldmdblt	sl, {r1, r3, r4, r7, fp, ip, lr}
   1e2e8:	eorpl	pc, r8, #268435460	; 0x10000004
   1e2ec:	ldmdblt	sl!, {r1, r3, r4, r7, fp, ip, lr}^
   1e2f0:			; <UNDEFINED> instruction: 0x0660f8df
   1e2f4:			; <UNDEFINED> instruction: 0xf7ff4478
   1e2f8:			; <UNDEFINED> instruction: 0xf8dffb17
   1e2fc:	ldrbtmi	r0, [r8], #-1628	; 0xfffff9a4
   1e300:	blx	4dc306 <tcgetattr@plt+0x4d8236>
   1e304:			; <UNDEFINED> instruction: 0x0654f8df
   1e308:			; <UNDEFINED> instruction: 0xf7ff4478
   1e30c:	stmdavs	r3!, {r0, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   1e310:	eormi	pc, r4, #268435460	; 0x10000004
   1e314:	bcs	34584 <tcgetattr@plt+0x304b4>
   1e318:	eorhi	pc, sl, #0
   1e31c:	teqmi	r0, r1, asr #4	; <UNPREDICTABLE>
   1e320:	stmdbcs	r0, {r0, r3, r4, r6, fp, ip, lr}
   1e324:	eorhi	pc, r4, #0
   1e328:			; <UNDEFINED> instruction: 0x0634f8df
   1e32c:			; <UNDEFINED> instruction: 0xf7ff4478
   1e330:			; <UNDEFINED> instruction: 0xf8dffafb
   1e334:	ldrbtmi	r0, [r8], #-1584	; 0xfffff9d0
   1e338:	blx	ffddc33c <tcgetattr@plt+0xffdd826c>
   1e33c:			; <UNDEFINED> instruction: 0x0628f8df
   1e340:			; <UNDEFINED> instruction: 0xf7ff4478
   1e344:	stmdavs	r3!, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1e348:	eormi	pc, r4, #268435460	; 0x10000004
   1e34c:	bcs	345bc <tcgetattr@plt+0x304ec>
   1e350:	eorhi	pc, fp, #0
   1e354:			; <UNDEFINED> instruction: 0x0614f8df
   1e358:			; <UNDEFINED> instruction: 0xf7ff4478
   1e35c:	stmdavs	r3!, {r0, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1e360:	eormi	pc, r4, #268435460	; 0x10000004
   1e364:	bcs	345d4 <tcgetattr@plt+0x30504>
   1e368:	andshi	pc, pc, #0
   1e36c:			; <UNDEFINED> instruction: 0x0600f8df
   1e370:			; <UNDEFINED> instruction: 0xf7ff4478
   1e374:			; <UNDEFINED> instruction: 0xf8dffad9
   1e378:	ldrbtmi	r0, [r8], #-1532	; 0xfffffa04
   1e37c:	blx	ff55c380 <tcgetattr@plt+0xff5582b0>
   1e380:	vadd.i8	d22, d1, d19
   1e384:	ldmpl	sl, {r3, r4, r6, r9, lr}
   1e388:			; <UNDEFINED> instruction: 0xf0002a00
   1e38c:			; <UNDEFINED> instruction: 0xf8df8221
   1e390:	ldrbtmi	r0, [r8], #-1512	; 0xfffffa18
   1e394:	blx	ff25c398 <tcgetattr@plt+0xff2582c8>
   1e398:	strbeq	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1e39c:			; <UNDEFINED> instruction: 0xf7ff4478
   1e3a0:	stmdavs	r3!, {r0, r1, r6, r7, r9, fp, ip, sp, lr, pc}
   1e3a4:	subsmi	pc, r4, #268435460	; 0x10000004
   1e3a8:	bcs	34618 <tcgetattr@plt+0x30548>
   1e3ac:	rsbshi	pc, pc, #0
   1e3b0:	strbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   1e3b4:			; <UNDEFINED> instruction: 0xf7ff4478
   1e3b8:			; <UNDEFINED> instruction: 0xf8dffab7
   1e3bc:	ldrbtmi	r0, [r8], #-1480	; 0xfffffa38
   1e3c0:	blx	fecdc3c4 <tcgetattr@plt+0xfecd82f4>
   1e3c4:	strbeq	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   1e3c8:			; <UNDEFINED> instruction: 0xf7ff4478
   1e3cc:			; <UNDEFINED> instruction: 0xf8dffaad
   1e3d0:	ldrbtmi	r0, [r8], #-1468	; 0xfffffa44
   1e3d4:	blx	fea5c3d8 <tcgetattr@plt+0xfea58308>
   1e3d8:	ldreq	pc, [r4, #2271]!	; 0x8df
   1e3dc:			; <UNDEFINED> instruction: 0xf7ff4478
   1e3e0:			; <UNDEFINED> instruction: 0xf8dffaa3
   1e3e4:	ldrbtmi	r0, [r8], #-1456	; 0xfffffa50
   1e3e8:	blx	fe7dc3ec <tcgetattr@plt+0xfe7d831c>
   1e3ec:	streq	pc, [r8, #2271]!	; 0x8df
   1e3f0:			; <UNDEFINED> instruction: 0xf7ff4478
   1e3f4:			; <UNDEFINED> instruction: 0xf8dffa99
   1e3f8:	ldrbtmi	r0, [r8], #-1444	; 0xfffffa5c
   1e3fc:	blx	fe55c400 <tcgetattr@plt+0xfe558330>
   1e400:	ldreq	pc, [ip, #2271]	; 0x8df
   1e404:			; <UNDEFINED> instruction: 0xf7ff4478
   1e408:			; <UNDEFINED> instruction: 0xf8dffa8f
   1e40c:	ldrbtmi	r0, [r8], #-1432	; 0xfffffa68
   1e410:	blx	fe2dc414 <tcgetattr@plt+0xfe2d8344>
   1e414:	ldreq	pc, [r0, #2271]	; 0x8df
   1e418:			; <UNDEFINED> instruction: 0xf7ff4478
   1e41c:	stmdavs	r3!, {r0, r2, r7, r9, fp, ip, sp, lr, pc}
   1e420:			; <UNDEFINED> instruction: 0xf0002b00
   1e424:	vhadd.s8	d24, d17, d21
   1e428:	ldmpl	sl, {r2, r3, r4, r7, r9, lr}
   1e42c:			; <UNDEFINED> instruction: 0xf8dfb152
   1e430:	ldrbtmi	r0, [r8], #-1404	; 0xfffffa84
   1e434:	blx	1e5c438 <tcgetattr@plt+0x1e58368>
   1e438:	ldrbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1e43c:			; <UNDEFINED> instruction: 0xf7ff4478
   1e440:	stmdavs	r3!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   1e444:	adcmi	pc, r8, #268435460	; 0x10000004
   1e448:			; <UNDEFINED> instruction: 0xb152589a
   1e44c:	strbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1e450:			; <UNDEFINED> instruction: 0xf7ff4478
   1e454:			; <UNDEFINED> instruction: 0xf8dffa69
   1e458:	ldrbtmi	r0, [r8], #-1376	; 0xfffffaa0
   1e45c:	blx	195c460 <tcgetattr@plt+0x1958390>
   1e460:	vadd.i8	d22, d1, d19
   1e464:	ldmpl	sl, {r2, r3, r5, r7, r9, lr}
   1e468:			; <UNDEFINED> instruction: 0xf8dfb12a
   1e46c:	ldrbtmi	r0, [r8], #-1360	; 0xfffffab0
   1e470:	blx	16dc474 <tcgetattr@plt+0x16d83a4>
   1e474:			; <UNDEFINED> instruction: 0xf5036823
   1e478:	ldmdavs	r2, {r0, r2, r5, r7, r9, ip, lr}
   1e47c:			; <UNDEFINED> instruction: 0xf8dfb12a
   1e480:	ldrbtmi	r0, [r8], #-1344	; 0xfffffac0
   1e484:	blx	145c488 <tcgetattr@plt+0x14583b8>
   1e488:	vadd.i8	d22, d1, d19
   1e48c:	ldmpl	sl, {r3, r4, r7, r9, lr}
   1e490:			; <UNDEFINED> instruction: 0xf8dfb12a
   1e494:	ldrbtmi	r0, [r8], #-1328	; 0xfffffad0
   1e498:	blx	11dc49c <tcgetattr@plt+0x11d83cc>
   1e49c:	vadd.i8	d22, d1, d19
   1e4a0:	ldmpl	sl, {r2, r5, r7, r9, lr}
   1e4a4:			; <UNDEFINED> instruction: 0xf8dfb12a
   1e4a8:	ldrbtmi	r0, [r8], #-1312	; 0xfffffae0
   1e4ac:	blx	f5c4b0 <tcgetattr@plt+0xf583e0>
   1e4b0:	vadd.i8	d22, d1, d19
   1e4b4:	ldmpl	sl, {r2, r3, r5, r7, r9, lr}
   1e4b8:			; <UNDEFINED> instruction: 0xf0002a00
   1e4bc:			; <UNDEFINED> instruction: 0xf8df81a3
   1e4c0:	ldrbtmi	r0, [r8], #-1292	; 0xfffffaf4
   1e4c4:	blx	c5c4c8 <tcgetattr@plt+0xc583f8>
   1e4c8:			; <UNDEFINED> instruction: 0xf5036823
   1e4cc:	ldmdavs	r2, {r0, r3, r4, r5, r7, r9, ip, lr}
   1e4d0:			; <UNDEFINED> instruction: 0xf0402a00
   1e4d4:	vrhadd.s8	q12, <illegal reg q8.5>, q11
   1e4d8:	ldmpl	sl, {r3, r7, r9, lr}
   1e4dc:			; <UNDEFINED> instruction: 0xf8dfb12a
   1e4e0:	ldrbtmi	r0, [r8], #-1264	; 0xfffffb10
   1e4e4:	blx	85c4e8 <tcgetattr@plt+0x858418>
   1e4e8:			; <UNDEFINED> instruction: 0xf5036823
   1e4ec:	ldmdavs	r2, {r0, r1, r3, r5, r7, r9, ip, lr}
   1e4f0:			; <UNDEFINED> instruction: 0xf0402a00
   1e4f4:	vand	q12, <illegal reg q8.5>, q0
   1e4f8:	ldmpl	sl, {r2, r3, r5, r6, r9, ip, lr}
   1e4fc:			; <UNDEFINED> instruction: 0xf0002a00
   1e500:			; <UNDEFINED> instruction: 0xf8df8176
   1e504:	ldrbtmi	r0, [r8], #-1232	; 0xfffffb30
   1e508:	blx	3dc50c <tcgetattr@plt+0x3d843c>
   1e50c:	strbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1e510:			; <UNDEFINED> instruction: 0xf7ff4478
   1e514:			; <UNDEFINED> instruction: 0xf8dffa09
   1e518:	ldrbtmi	r0, [r8], #-1220	; 0xfffffb3c
   1e51c:	blx	15c520 <tcgetattr@plt+0x158450>
   1e520:			; <UNDEFINED> instruction: 0xf5036823
   1e524:	ldmdavs	r2, {r3, r5, r7, r9, ip, lr}
   1e528:			; <UNDEFINED> instruction: 0xf8dfb152
   1e52c:	ldrbtmi	r0, [r8], #-1204	; 0xfffffb4c
   1e530:			; <UNDEFINED> instruction: 0xf9faf7ff
   1e534:	strteq	pc, [ip], #2271	; 0x8df
   1e538:			; <UNDEFINED> instruction: 0xf7ff4478
   1e53c:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   1e540:	addsmi	pc, r0, #268435460	; 0x10000004
   1e544:			; <UNDEFINED> instruction: 0xb152589a
   1e548:	ldreq	pc, [ip], #2271	; 0x8df
   1e54c:			; <UNDEFINED> instruction: 0xf7ff4478
   1e550:			; <UNDEFINED> instruction: 0xf8dff9eb
   1e554:	ldrbtmi	r0, [r8], #-1176	; 0xfffffb68
   1e558:			; <UNDEFINED> instruction: 0xf9e6f7ff
   1e55c:	vadd.i8	d22, d1, d19
   1e560:	ldmpl	fp, {r2, r3, r7, r9, lr}
   1e564:			; <UNDEFINED> instruction: 0xf8dfb123
   1e568:	ldrbtmi	r0, [r8], #-1160	; 0xfffffb78
   1e56c:			; <UNDEFINED> instruction: 0xf9dcf7ff
   1e570:	strne	pc, [r0], #2271	; 0x8df
   1e574:	bpl	459d9c <tcgetattr@plt+0x455ccc>
   1e578:	ldrbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1e57c:			; <UNDEFINED> instruction: 0xf8df276a
   1e580:	ldmdapl	r1!, {r2, r3, r4, r5, r6, sl, ip, sp}^
   1e584:			; <UNDEFINED> instruction: 0xf8df58b2
   1e588:			; <UNDEFINED> instruction: 0xf501b478
   1e58c:	ldmpl	r6!, {r2, r4, r6, fp, ip, sp, lr}^
   1e590:	beq	45ac20 <tcgetattr@plt+0x456b50>
   1e594:	mrccc	4, 0, r4, cr0, cr11, {7}
   1e598:	svccs	0x00a9e022
   1e59c:			; <UNDEFINED> instruction: 0xf1a7dc1a
   1e5a0:	blcs	4df388 <tcgetattr@plt+0x4db2b8>
   1e5a4:			; <UNDEFINED> instruction: 0xf1a7d916
   1e5a8:	blcs	41f3e4 <tcgetattr@plt+0x41b314>
   1e5ac:			; <UNDEFINED> instruction: 0xf1a7d912
   1e5b0:	blcs	55f450 <tcgetattr@plt+0x55b380>
   1e5b4:	orrshi	pc, sp, r0, asr #4
   1e5b8:	movwcc	r6, #6451	; 0x1933
   1e5bc:			; <UNDEFINED> instruction: 0xf106bf14
   1e5c0:			; <UNDEFINED> instruction: 0xf10a0210
   1e5c4:	ldmdavs	r3, {r4, r9}
   1e5c8:			; <UNDEFINED> instruction: 0xf0001c58
   1e5cc:	blcs	fe83e824 <tcgetattr@plt+0xfe83a754>
   1e5d0:	sbchi	pc, r1, r0
   1e5d4:			; <UNDEFINED> instruction: 0xf1083701
   1e5d8:			; <UNDEFINED> instruction: 0xf10a0808
   1e5dc:			; <UNDEFINED> instruction: 0x36100a10
   1e5e0:	ldmible	sl, {r0, r1, r3, r4, r5, r7, r8, r9, sl, fp, sp}^
   1e5e4:			; <UNDEFINED> instruction: 0xb1b36823
   1e5e8:	ldrdcs	pc, [r4], -r8
   1e5ec:			; <UNDEFINED> instruction: 0xf0002a00
   1e5f0:	bcs	be860 <tcgetattr@plt+0xba790>
   1e5f4:	vrhadd.s8	d13, d7, d15
   1e5f8:	bl	ef1d8 <tcgetattr@plt+0xeb108>
   1e5fc:	ldmdavs	sl, {r1, r7, r8, r9}^
   1e600:			; <UNDEFINED> instruction: 0xf8d8b14a
   1e604:	cdp	0, 1, cr0, cr8, cr0, {0}
   1e608:			; <UNDEFINED> instruction: 0xf7ff1a10
   1e60c:	vnmls.f32	s30, s16, s27
   1e610:			; <UNDEFINED> instruction: 0xf7ff0a10
   1e614:	svccs	0x00c8f989
   1e618:	bmi	ffed2d90 <tcgetattr@plt+0xffececc0>
   1e61c:	ldrbtmi	r4, [sl], #-3004	; 0xfffff444
   1e620:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e624:	ldrcc	pc, [ip], #-2269	; 0xfffff723
   1e628:			; <UNDEFINED> instruction: 0xf040405a
   1e62c:	strbmi	r8, [r8], -ip, ror #2
   1e630:	sfmmi	f7, 1, [r4, #-52]!	; 0xffffffcc
   1e634:	blhi	d9930 <tcgetattr@plt+0xd5860>
   1e638:	svchi	0x00f0e8bd
   1e63c:	mullt	r1, r8, r8
   1e640:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
   1e644:			; <UNDEFINED> instruction: 0xf8884650
   1e648:	ldrmi	r7, [sl], r1
   1e64c:			; <UNDEFINED> instruction: 0xf96cf7ff
   1e650:	andlt	pc, r1, r8, lsl #17
   1e654:			; <UNDEFINED> instruction: 0x4650213a
   1e658:	b	fe2dc5f4 <tcgetattr@plt+0xfe2d8524>
   1e65c:	stmdacs	r0, {r7, r9, sl, lr}
   1e660:	blmi	ffa92e18 <tcgetattr@plt+0xffa8ed48>
   1e664:	ldrbtmi	r2, [fp], #-612	; 0xfffffd9c
   1e668:	subsvs	r6, sl, r8, lsl r8
   1e66c:	mvnscc	pc, #64, 4
   1e670:	strbeq	pc, [pc, r0, lsl #2]	; <UNPREDICTABLE>
   1e674:			; <UNDEFINED> instruction: 0xf63f429f
   1e678:	stmibmi	r4!, {r1, r4, r9, sl, fp, sp, pc}^
   1e67c:	sbcscs	r4, r0, #72, 8	; 0x48000000
   1e680:			; <UNDEFINED> instruction: 0xf7e54479
   1e684:	blmi	ff8d8d64 <tcgetattr@plt+0xff8d4c94>
   1e688:	andsvs	r4, pc, fp, ror r4	; <UNPREDICTABLE>
   1e68c:	strbmi	lr, [r8], -r7, lsl #12
   1e690:	bl	1a5c62c <tcgetattr@plt+0x1a5855c>
   1e694:	ldrbmi	r4, [r8], -r5, lsl #12
   1e698:	bl	195c634 <tcgetattr@plt+0x1958564>
   1e69c:	mvnscs	pc, #64, 4
   1e6a0:	addsmi	r4, r8, #40, 8	; 0x28000000
   1e6a4:	stcge	6, cr15, [r4, #252]!	; 0xfc
   1e6a8:			; <UNDEFINED> instruction: 0xf8cd1d7b
   1e6ac:	stcge	0, cr11, [r7, #-16]
   1e6b0:	subvc	pc, r0, #1325400064	; 0x4f000000
   1e6b4:			; <UNDEFINED> instruction: 0x4618469b
   1e6b8:	ldrdcs	r4, [r1, -r6]
   1e6bc:	andls	pc, r0, sp, asr #17
   1e6c0:			; <UNDEFINED> instruction: 0xf7e5447b
   1e6c4:			; <UNDEFINED> instruction: 0x4659eb9c
   1e6c8:			; <UNDEFINED> instruction: 0xf7ff4628
   1e6cc:	stmdacs	r1, {r0, r8, fp, ip, sp, lr, pc}
   1e6d0:	cfstrsge	mvf15, [pc, #508]	; 1e8d4 <tcgetattr@plt+0x1a804>
   1e6d4:	blmi	ff457dac <tcgetattr@plt+0xff453cdc>
   1e6d8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1e6dc:			; <UNDEFINED> instruction: 0xf8c7889b
   1e6e0:			; <UNDEFINED> instruction: 0xf8ab0005
   1e6e4:	str	r3, [fp, #4]!
   1e6e8:	eorspl	pc, r4, #268435460	; 0x10000004
   1e6ec:	bcs	3495c <tcgetattr@plt+0x3088c>
   1e6f0:	cfldrdge	mvd15, [lr, #252]!	; 0xfc
   1e6f4:			; <UNDEFINED> instruction: 0xf1a7e5f4
   1e6f8:			; <UNDEFINED> instruction: 0xf033039f
   1e6fc:	tstle	r9, r2, lsl #6
   1e700:			; <UNDEFINED> instruction: 0xf1b26832
   1e704:	svclt	0x00143fff
   1e708:			; <UNDEFINED> instruction: 0x46524632
   1e70c:	mrrcne	8, 1, r6, r9, cr3
   1e710:	svcge	0x005df47f
   1e714:	blcs	387a8 <tcgetattr@plt+0x346d8>
   1e718:	svcge	0x005cf43f
   1e71c:	ldrdcs	pc, [r4], -r8
   1e720:			; <UNDEFINED> instruction: 0xf47f2a00
   1e724:	vmax.f32	q5, <illegal reg q3.5>, q11
   1e728:	bl	ef308 <tcgetattr@plt+0xeb238>
   1e72c:	ldmdavs	fp, {r1, r7, r8, r9}^
   1e730:			; <UNDEFINED> instruction: 0xf43f2b00
   1e734:			; <UNDEFINED> instruction: 0xf8d8af70
   1e738:	ldrbmi	r5, [fp], -r0
   1e73c:	beq	459fa4 <tcgetattr@plt+0x455ed4>
   1e740:	rscscc	pc, pc, #64, 4
   1e744:	strls	r2, [r0, #-257]	; 0xfffffeff
   1e748:	bl	165c6e4 <tcgetattr@plt+0x1658614>
   1e74c:	beq	459fb4 <tcgetattr@plt+0x455ee4>
   1e750:			; <UNDEFINED> instruction: 0xf8eaf7ff
   1e754:	ldmdavs	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   1e758:	ldrdeq	pc, [r0], -r8
   1e75c:	bne	459fc4 <tcgetattr@plt+0x455ef4>
   1e760:			; <UNDEFINED> instruction: 0xf7ff681a
   1e764:	vnmls.f16	s30, s17, s2
   1e768:			; <UNDEFINED> instruction: 0xf7ff0a10
   1e76c:			; <UNDEFINED> instruction: 0xe731f8dd
   1e770:	teqmi	r4, r1, asr #4	; <UNPREDICTABLE>
   1e774:	stmdbcs	r0, {r0, r3, r4, r6, fp, ip, lr}
   1e778:	cfldrdge	mvd15, [r6, #508]	; 0x1fc
   1e77c:	teqmi	r8, r1, asr #4	; <UNPREDICTABLE>
   1e780:	stmdbcs	r0, {r0, r3, r4, r6, fp, ip, lr}
   1e784:	cfldrdge	mvd15, [r0, #508]	; 0x1fc
   1e788:	teqmi	r0, r1, asr #4	; <UNPREDICTABLE>
   1e78c:	stmdbcs	r0, {r0, r3, r4, r6, fp, ip, lr}
   1e790:	cfldrdge	mvd15, [sp, #252]	; 0xfc
   1e794:	ldrbtmi	r4, [r8], #-2209	; 0xfffff75f
   1e798:			; <UNDEFINED> instruction: 0xf8c6f7ff
   1e79c:	vadd.i8	d22, d1, d19
   1e7a0:	ldmpl	sl, {r2, r5, r9, lr}
   1e7a4:			; <UNDEFINED> instruction: 0xf47f2a00
   1e7a8:	vmla.f32	q13, <illegal reg q8.5>, <illegal reg q2.5>
   1e7ac:	ldmpl	sl, {r2, r3, r4, r5, r9, lr}
   1e7b0:			; <UNDEFINED> instruction: 0xf47f2a00
   1e7b4:			; <UNDEFINED> instruction: 0xf503addb
   1e7b8:	ldmdavs	fp, {r1, r5, r7, r8, r9, ip, lr}
   1e7bc:			; <UNDEFINED> instruction: 0xf47f2b00
   1e7c0:	stmdavs	r3!, {r0, r2, r4, r6, r7, r8, sl, fp, sp, pc}
   1e7c4:	subsmi	pc, r8, #268435460	; 0x10000004
   1e7c8:	bcs	34a38 <tcgetattr@plt+0x30968>
   1e7cc:	cfldrdge	mvd15, [pc, #508]	; 1e9d0 <tcgetattr@plt+0x1a900>
   1e7d0:	subsmi	pc, ip, #268435460	; 0x10000004
   1e7d4:	blcs	34a48 <tcgetattr@plt+0x30978>
   1e7d8:	cfldrdge	mvd15, [r9, #508]	; 0x1fc
   1e7dc:			; <UNDEFINED> instruction: 0xf8dfe5e1
   1e7e0:	cmpcs	r0, #64, 4
   1e7e4:	stmib	sp, {r3, r4, r8, sl, sp}^
   1e7e8:	ldrbtmi	r3, [fp], #1284	; 0x504
   1e7ec:	vqshl.s8	q15, q3, <illegal reg q8.5>
   1e7f0:	ldmpl	sl, {r2, r5, r6, r9, ip, lr}
   1e7f4:			; <UNDEFINED> instruction: 0xf43f2a00
   1e7f8:	ldmdavc	r2, {r2, r4, r7, r9, sl, fp, sp, pc}
   1e7fc:			; <UNDEFINED> instruction: 0xf43f2a00
   1e800:			; <UNDEFINED> instruction: 0xe67eae90
   1e804:	adcpl	pc, r5, #12582912	; 0xc00000
   1e808:	bcs	38858 <tcgetattr@plt+0x34788>
   1e80c:	mrcge	4, 2, APSR_nzcv, cr7, cr15, {3}
   1e810:	addsmi	pc, r8, #268435460	; 0x10000004
   1e814:	bcs	34a84 <tcgetattr@plt+0x309b4>
   1e818:	mrcge	4, 2, APSR_nzcv, cr1, cr15, {3}
   1e81c:	adcmi	pc, r4, #268435460	; 0x10000004
   1e820:	bcs	34a90 <tcgetattr@plt+0x309c0>
   1e824:	mcrge	4, 2, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   1e828:	ldmdami	lr!, {r0, r1, r2, r3, r6, r9, sl, sp, lr, pc}^
   1e82c:			; <UNDEFINED> instruction: 0xf7ff4478
   1e830:	ldmdami	sp!, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr, pc}^
   1e834:			; <UNDEFINED> instruction: 0xf7ff4478
   1e838:	ldmdami	ip!, {r0, r1, r2, r4, r5, r6, fp, ip, sp, lr, pc}^
   1e83c:			; <UNDEFINED> instruction: 0xf7ff4478
   1e840:	ldmdami	fp!, {r0, r1, r4, r5, r6, fp, ip, sp, lr, pc}^
   1e844:			; <UNDEFINED> instruction: 0xf7ff4478
   1e848:	ldmdami	sl!, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}^
   1e84c:			; <UNDEFINED> instruction: 0xf7ff4478
   1e850:	ldmdami	r9!, {r0, r1, r3, r5, r6, fp, ip, sp, lr, pc}^
   1e854:			; <UNDEFINED> instruction: 0xf7ff4478
   1e858:	ldmdami	r8!, {r0, r1, r2, r5, r6, fp, ip, sp, lr, pc}^
   1e85c:			; <UNDEFINED> instruction: 0xf7ff4478
   1e860:	ldmdami	r7!, {r0, r1, r5, r6, fp, ip, sp, lr, pc}^
   1e864:			; <UNDEFINED> instruction: 0xf7ff4478
   1e868:	ldmdami	r6!, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr, pc}^
   1e86c:			; <UNDEFINED> instruction: 0xf7ff4478
   1e870:	ldmdami	r5!, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}^
   1e874:			; <UNDEFINED> instruction: 0xf7ff4478
   1e878:	ldmdami	r4!, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}^
   1e87c:			; <UNDEFINED> instruction: 0xf7ff4478
   1e880:	ldr	pc, [r5, #2131]	; 0x853
   1e884:	eorcs	r4, r8, #1867776	; 0x1c8000
   1e888:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   1e88c:	b	ffadc828 <tcgetattr@plt+0xffad8758>
   1e890:	eorpl	pc, r8, r9, lsl #17
   1e894:	stmdami	pc!, {r1, r2, r3, r4, r7, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   1e898:			; <UNDEFINED> instruction: 0xf7ff4478
   1e89c:	stmdavs	r3!, {r0, r2, r6, fp, ip, sp, lr, pc}
   1e8a0:	stmdami	sp!, {r0, r3, r5, r9, sl, sp, lr, pc}^
   1e8a4:			; <UNDEFINED> instruction: 0xf7ff4478
   1e8a8:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
   1e8ac:	vmin.s8	d30, d1, d3
   1e8b0:	ldmpl	sl, {r4, r6, r9, lr}
   1e8b4:			; <UNDEFINED> instruction: 0xf47f2a00
   1e8b8:	vmla.f32	q13, <illegal reg q0.5>, <illegal reg q13.5>
   1e8bc:	ldmpl	fp, {r3, r6, r9, lr}
   1e8c0:			; <UNDEFINED> instruction: 0xf47f2b00
   1e8c4:	str	sl, [r7, #3445]	; 0xd75
   1e8c8:	vtst.8	d20, d0, d12
   1e8cc:	blmi	18ef0f0 <tcgetattr@plt+0x18eb020>
   1e8d0:	ldfmis	f2, [r6], {1}
   1e8d4:	andls	pc, r0, r6, asr r8	; <UNPREDICTABLE>
   1e8d8:	strls	r4, [r0, #-1147]	; 0xfffffb85
   1e8dc:			; <UNDEFINED> instruction: 0xf7e54648
   1e8e0:	blmi	1819320 <tcgetattr@plt+0x1815250>
   1e8e4:	blgt	1efad8 <tcgetattr@plt+0x1eba08>
   1e8e8:	andsvs	r5, r8, r3, lsr r9
   1e8ec:	addsvs	r6, sl, r9, asr r0
   1e8f0:			; <UNDEFINED> instruction: 0xf8d6e693
   1e8f4:			; <UNDEFINED> instruction: 0xf5063170
   1e8f8:	movwcc	r7, #4792	; 0x12b8
   1e8fc:	mcrge	4, 3, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
   1e900:	adcsvc	pc, r8, #41943040	; 0x2800000
   1e904:			; <UNDEFINED> instruction: 0xf7e5e65f
   1e908:	svclt	0x0000e8da
   1e90c:	andeq	sl, r3, r0, ror #17
   1e910:	andeq	r0, r0, r0, asr #6
   1e914:	ldrdeq	sl, [r3], -r4
   1e918:	andeq	r0, r0, r8, ror #6
   1e91c:	andeq	r2, r2, r0, lsr r3
   1e920:			; <UNDEFINED> instruction: 0x000429ba
   1e924:			; <UNDEFINED> instruction: 0x000004b0
   1e928:	andeq	r5, r2, r8, lsr #10
   1e92c:	andeq	r0, r0, r4, lsl r3
   1e930:	ldrdeq	r0, [r0], -ip
   1e934:	andeq	r5, r2, sl, lsl #10
   1e938:	andeq	r2, r4, lr, lsr #18
   1e93c:	andeq	r0, r0, r0, asr #9
   1e940:	andeq	r5, r2, r2, asr #9
   1e944:	andeq	r0, r0, ip, lsl #10
   1e948:	muleq	r2, lr, r4
   1e94c:	muleq	r2, lr, r4
   1e950:	andeq	r0, r0, r8, lsl #8
   1e954:			; <UNDEFINED> instruction: 0x000256b8
   1e958:			; <UNDEFINED> instruction: 0x000256b2
   1e95c:	andeq	r5, r2, ip, lsr #13
   1e960:	andeq	r5, r2, r8, lsr r4
   1e964:	andeq	r5, r2, r6, lsr r4
   1e968:	andeq	r5, r2, r8, lsr r4
   1e96c:	andeq	r5, r2, ip, lsr #8
   1e970:	andeq	r5, r2, r4, lsr #8
   1e974:	andeq	r5, r2, r6, lsr #8
   1e978:	andeq	r5, r2, sl, lsl r4
   1e97c:	andeq	r5, r2, ip, lsl r4
   1e980:	andeq	r5, r2, r0, lsl r4
   1e984:	andeq	r5, r2, r2, lsl r4
   1e988:	andeq	r5, r2, r4, lsl r4
   1e98c:	andeq	r5, r2, lr, lsl #8
   1e990:	andeq	r5, r2, r0, lsl r4
   1e994:	andeq	r5, r2, r6, lsl r4
   1e998:	andeq	r5, r2, ip, lsl r4
   1e99c:	andeq	r5, r2, lr, lsl r4
   1e9a0:	andeq	r5, r2, r8, lsr #8
   1e9a4:	andeq	r5, r2, sl, lsr #8
   1e9a8:	andeq	r5, r2, r0, lsr r4
   1e9ac:	andeq	r5, r2, r6, lsr #8
   1e9b0:	andeq	r5, r2, r8, lsr #8
   1e9b4:	andeq	r5, r2, r0, lsr #8
   1e9b8:	andeq	r5, r2, r2, lsr #8
   1e9bc:	andeq	r5, r2, sl, lsl r4
   1e9c0:	andeq	r5, r2, r2, lsl r4
   1e9c4:	andeq	r5, r2, sl, lsl #8
   1e9c8:	andeq	r5, r2, r2, lsl #8
   1e9cc:	strdeq	r5, [r2], -r6
   1e9d0:	andeq	r5, r2, r6, lsl r4
   1e9d4:	strdeq	r5, [r2], -lr
   1e9d8:	andeq	r5, r2, r0, lsl #8
   1e9dc:	andeq	r5, r2, r2, lsl #8
   1e9e0:	andeq	r5, r2, sl, lsr r4
   1e9e4:	andeq	r5, r2, ip, lsr r4
   1e9e8:	andeq	r5, r2, r4, lsr r4
   1e9ec:	andeq	r5, r2, r6, lsr r4
   1e9f0:	andeq	r5, r2, lr, lsr #8
   1e9f4:	ldrdeq	r0, [r0], -r4
   1e9f8:	andeq	r0, r0, r4, asr #7
   1e9fc:	andeq	r0, r0, r4, asr #9
   1ea00:	andeq	r5, r2, r4, lsl r4
   1ea04:	andeq	sl, r3, r6, lsr #8
   1ea08:	andeq	r2, r4, r6, lsl r5
   1ea0c:	andeq	r5, r2, r8, lsr r3
   1ea10:	strdeq	r2, [r4], -r4
   1ea14:	andeq	r5, r2, ip, asr #32
   1ea18:	andeq	r5, r2, ip
   1ea1c:	andeq	r4, r2, lr, asr #31
   1ea20:	strdeq	r4, [r2], -sl
   1ea24:	andeq	r5, r2, r0, lsl #3
   1ea28:	andeq	r5, r2, ip, ror r1
   1ea2c:	andeq	r5, r2, r8, ror r1
   1ea30:	andeq	r4, r2, r0, lsr #30
   1ea34:	andeq	r4, r2, r0, lsr #30
   1ea38:	andeq	r4, r2, r4, lsr #30
   1ea3c:	andeq	r4, r2, r8, lsr #30
   1ea40:	andeq	r4, r2, r0, lsr pc
   1ea44:	andeq	r4, r2, r4, lsr pc
   1ea48:	andeq	r4, r2, r8, lsr pc
   1ea4c:	andeq	r4, r2, ip, lsr pc
   1ea50:	andeq	r8, r2, sl, asr #2
   1ea54:	andeq	r5, r2, r8, rrx
   1ea58:	andeq	r5, r2, r0, lsr #32
   1ea5c:	andeq	r4, r2, r4, lsl lr
   1ea60:	andeq	r4, r2, r4, lsl lr
   1ea64:	svcmi	0x00f8e92d
   1ea68:			; <UNDEFINED> instruction: 0xf7ff4689
   1ea6c:	teqcs	sp, r3, ror fp	; <UNPREDICTABLE>
   1ea70:	ldmda	lr!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ea74:			; <UNDEFINED> instruction: 0xf8dfb3f0
   1ea78:	mcrrne	0, 8, sl, r5, cr0
   1ea7c:	ldrbtmi	r2, [sl], #1536	; 0x600
   1ea80:	strtmi	lr, [r8], -r7
   1ea84:	ldrtmi	r4, [sl], -fp, asr #12
   1ea88:			; <UNDEFINED> instruction: 0xf7e52101
   1ea8c:	stclne	8, cr14, [r5], #-624	; 0xfffffd90
   1ea90:	teqcs	sl, r6, asr #12
   1ea94:			; <UNDEFINED> instruction: 0xf7e54628
   1ea98:	bl	fe858c50 <tcgetattr@plt+0xfe854b80>
   1ea9c:	strmi	r0, [r4], -r5, lsl #22
   1eaa0:	streq	pc, [r1, -fp, lsl #2]
   1eaa4:	mcrcs	1, 0, fp, cr8, cr8, {3}
   1eaa8:	stmdaeq	r7, {r1, r2, r8, r9, fp, sp, lr, pc}
   1eaac:			; <UNDEFINED> instruction: 0xf1b8dde9
   1eab0:	stclle	15, cr0, [r6, #252]!	; 0xfc
   1eab4:	andcs	r4, r4, #78643200	; 0x4b00000
   1eab8:	ldrbmi	r2, [r0], -r1, lsl #2
   1eabc:	stm	r2, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1eac0:	stmdaeq	r9, {r0, r1, r3, r8, ip, sp, lr, pc}
   1eac4:	stmdavc	fp!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1eac8:	strbmi	fp, [r9], -fp, lsr #18
   1eacc:	pop	{r1, r3, sp}
   1ead0:			; <UNDEFINED> instruction: 0xf7e54ff8
   1ead4:			; <UNDEFINED> instruction: 0x4628ba57
   1ead8:	stmdb	r4, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1eadc:	tstcs	r1, fp, asr #12
   1eae0:	strtmi	r4, [r8], -r2, lsl #12
   1eae4:	stmda	lr!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1eae8:	andcs	r4, sl, r9, asr #12
   1eaec:	svcmi	0x00f8e8bd
   1eaf0:	blt	125ca8c <tcgetattr@plt+0x12589bc>
   1eaf4:	svchi	0x00f8e8bd
   1eaf8:	andeq	r5, r2, sl
   1eafc:			; <UNDEFINED> instruction: 0xf6414b17
   1eb00:	bmi	5defa8 <tcgetattr@plt+0x5daed8>
   1eb04:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   1eb08:			; <UNDEFINED> instruction: 0xf85341f0
   1eb0c:			; <UNDEFINED> instruction: 0xf8d88002
   1eb10:	ldmdapl	pc, {ip, sp}^	; <UNPREDICTABLE>
   1eb14:	svcne	0x003eb1ff
   1eb18:	ldrbvc	pc, [pc, -r7, lsl #10]!	; <UNPREDICTABLE>
   1eb1c:	svcpl	0x0004f856
   1eb20:	svcne	0x002cb165
   1eb24:	strvs	pc, [r0, #1285]	; 0x505
   1eb28:	svceq	0x0004f854
   1eb2c:			; <UNDEFINED> instruction: 0xf7e4b108
   1eb30:	adcmi	lr, r5, #264	; 0x108
   1eb34:	ldmdavs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1eb38:	svc	0x003cf7e4
   1eb3c:	strhle	r4, [sp, #46]!	; 0x2e
   1eb40:	ldrdcc	pc, [r0], -r8
   1eb44:	strteq	pc, [r8], #-1601	; 0xfffff9bf
   1eb48:			; <UNDEFINED> instruction: 0xf7e45918
   1eb4c:			; <UNDEFINED> instruction: 0xf8d8ef34
   1eb50:	andcs	r3, r0, #0
   1eb54:	pop	{r1, r3, r4, r8, ip, lr}
   1eb58:	svclt	0x000081f0
   1eb5c:	andeq	r9, r3, r0, asr #30
   1eb60:	andeq	r0, r0, r8, ror #6
   1eb64:	smlatbcs	r4, r7, fp, r4
   1eb68:	svcmi	0x00f0e92d
   1eb6c:	addlt	r4, r7, fp, ror r4
   1eb70:	movwls	r4, #17946	; 0x461a
   1eb74:	andls	r4, r5, r4, lsr #23
   1eb78:	addvc	pc, r0, pc, asr #8
   1eb7c:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
   1eb80:			; <UNDEFINED> instruction: 0xf7e49303
   1eb84:			; <UNDEFINED> instruction: 0xf641ee88
   1eb88:	adcpl	r0, r0, r8, lsr #4
   1eb8c:			; <UNDEFINED> instruction: 0xf0002800
   1eb90:			; <UNDEFINED> instruction: 0xf8dd812e
   1eb94:			; <UNDEFINED> instruction: 0xf04fb014
   1eb98:			; <UNDEFINED> instruction: 0xf89b0900
   1eb9c:	blcs	2aba4 <tcgetattr@plt+0x26ad4>
   1eba0:	adcshi	pc, r1, r0
   1eba4:			; <UNDEFINED> instruction: 0xf10b2b5c
   1eba8:	andls	r0, r1, #268435456	; 0x10000000
   1ebac:	rschi	pc, ip, r0
   1ebb0:	movwls	r9, #23297	; 0x5b01
   1ebb4:	mulcc	r0, fp, r8
   1ebb8:	svclt	0x00182b42
   1ebbc:	blls	dee34 <tcgetattr@plt+0xdad64>
   1ebc0:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   1ebc4:			; <UNDEFINED> instruction: 0xf641681a
   1ebc8:	ldmpl	r5, {r3, r5, r8, r9}^
   1ebcc:	vmlacs.f16	s10, s0, s29	; <UNPREDICTABLE>
   1ebd0:	rschi	pc, pc, r0
   1ebd4:	mulcc	r1, fp, r8
   1ebd8:	svclt	0x00182b2c
   1ebdc:	svclt	0x00142b00
   1ebe0:	beq	9ad24 <tcgetattr@plt+0x96c54>
   1ebe4:	beq	5ad28 <tcgetattr@plt+0x56c58>
   1ebe8:	rscshi	pc, ip, r0
   1ebec:	ldrmi	r2, [r4], -r0, lsl #4
   1ebf0:	strtmi	r9, [r0], r1, lsl #20
   1ebf4:	blcs	996c30 <tcgetattr@plt+0x992b60>
   1ebf8:	svclt	0x00089905
   1ebfc:	andle	r3, r1, r1, lsl #8
   1ec00:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1ec04:	andls	r1, r5, #18944	; 0x4a00
   1ec08:	blcs	3cd3c <tcgetattr@plt+0x38c6c>
   1ec0c:	blcs	b4e874 <tcgetattr@plt+0xb4a7a4>
   1ec10:	blcs	1752c5c <tcgetattr@plt+0x174eb8c>
   1ec14:	ldmdavc	r0, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   1ec18:	stmdacs	ip!, {r0, r4, r6, sl, fp, ip}
   1ec1c:	ldmdacs	ip, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   1ec20:	movwcs	fp, #7948	; 0x1f0c
   1ec24:	stmdacs	r5!, {r8, r9, sp}
   1ec28:			; <UNDEFINED> instruction: 0xf043bf08
   1ec2c:	blcs	1f838 <tcgetattr@plt+0x1b768>
   1ec30:	stmdbls	r5, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   1ec34:	strls	lr, [r2], #-2020	; 0xfffff81c
   1ec38:	movwls	r1, #23635	; 0x5c53
   1ec3c:	stmdbcs	r0, {r0, r4, fp, ip, sp, lr}
   1ec40:	ldmdavc	r2, {r0, r5, r6, ip, lr, pc}^
   1ec44:	svclt	0x00182a00
   1ec48:	suble	r2, pc, ip, lsr #20
   1ec4c:	mrrcne	15, 0, sl, sp, cr5
   1ec50:	ldmdavc	ip, {r0, r2, r8, sl, ip, pc}
   1ec54:	rsble	r2, r9, ip, asr ip
   1ec58:	svclt	0x00182c25
   1ec5c:	rsbsle	r0, r9, r4, lsr #1
   1ec60:	ldrtmi	r5, [r4], #-2353	; 0xfffff6cf
   1ec64:			; <UNDEFINED> instruction: 0x4608b119
   1ec68:	cdp	7, 10, cr15, cr4, cr4, {7}
   1ec6c:	ldrtmi	r2, [r8], -r0, lsl #2
   1ec70:			; <UNDEFINED> instruction: 0xf7fe9d05
   1ec74:	blls	ddfc8 <tcgetattr@plt+0xd9ef8>
   1ec78:	andhi	pc, r3, r0, lsl #22
   1ec7c:			; <UNDEFINED> instruction: 0xf7e43001
   1ec80:			; <UNDEFINED> instruction: 0x4601effe
   1ec84:	stmdacs	r0, {r5, sp, lr}
   1ec88:	addshi	pc, sp, r0
   1ec8c:	mulcs	r1, fp, r8
   1ec90:	svclt	0x00182a2c
   1ec94:	eorle	r2, r1, r0, lsl #20
   1ec98:	and	r9, ip, r1, lsl #24
   1ec9c:	eorsle	r2, sl, r5, lsr #20
   1eca0:	strtmi	r7, [r2], r3, lsr #16
   1eca4:			; <UNDEFINED> instruction: 0xf8014604
   1eca8:			; <UNDEFINED> instruction: 0xf89a3b01
   1ecac:	bcs	26cb8 <tcgetattr@plt+0x22be8>
   1ecb0:	bcs	b4e918 <tcgetattr@plt+0xb4a848>
   1ecb4:			; <UNDEFINED> instruction: 0xf104d012
   1ecb8:	bcs	17214c4 <tcgetattr@plt+0x171d3f4>
   1ecbc:	mvnle	r4, r0, asr r6
   1ecc0:	blcs	b3ce54 <tcgetattr@plt+0xb38d84>
   1ecc4:	blcs	174e92c <tcgetattr@plt+0x174a85c>
   1ecc8:	andcs	fp, r1, #12, 30	; 0x30
   1eccc:	blcs	9674d4 <tcgetattr@plt+0x963404>
   1ecd0:			; <UNDEFINED> instruction: 0xf042bf08
   1ecd4:	bicslt	r0, r2, r1, lsl #4
   1ecd8:	strb	r3, [r4, r2, lsl #8]!
   1ecdc:			; <UNDEFINED> instruction: 0xf8819b05
   1ece0:	ldmdavc	sl, {ip, pc}
   1ece4:	svclt	0x00182a00
   1ece8:	lsrsle	r2, ip, #20
   1ecec:	svclt	0x00062a2c
   1ecf0:	bleq	9b104 <tcgetattr@plt+0x97034>
   1ecf4:	andslt	pc, r4, sp, asr #17
   1ecf8:			; <UNDEFINED> instruction: 0xb014f8dd
   1ecfc:	mulcc	r0, fp, r8
   1ed00:			; <UNDEFINED> instruction: 0xf47f2b00
   1ed04:	andcs	sl, r0, pc, asr #30
   1ed08:	pop	{r0, r1, r2, ip, sp, pc}
   1ed0c:	stmdavc	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ed10:	strmi	r4, [r4], -r2, lsr #13
   1ed14:	ldrtmi	lr, [r8], -r7, asr #15
   1ed18:	strls	r9, [r5, #-256]	; 0xffffff00
   1ed1c:	ldc2l	7, cr15, [lr], #-1016	; 0xfffffc08
   1ed20:	ldrbmi	r9, [r3], -r0, lsl #18
   1ed24:	ldrmi	r4, [ip], -r2, lsr #13
   1ed28:	ldr	r4, [lr, r1, lsl #8]!
   1ed2c:	vst2.16	{d23-d24}, [pc :64], r9
   1ed30:	stmdbcs	ip!, {r3, r4, r5, r7, sl, ip, sp, lr}
   1ed34:	ldmdbcs	ip, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   1ed38:	andcs	fp, r1, #12, 30	; 0x30
   1ed3c:	stmdbcs	r5!, {r9, sp}
   1ed40:			; <UNDEFINED> instruction: 0xf042bf08
   1ed44:	bcs	1f550 <tcgetattr@plt+0x1b480>
   1ed48:	ldcne	0, cr13, [sl], {138}	; 0x8a
   1ed4c:	ldmdavc	ip, {r0, r2, r9, ip, pc}^
   1ed50:	str	r0, [r5, r4, lsr #1]
   1ed54:	streq	pc, [r0], #-2262	; 0xfffff72a
   1ed58:			; <UNDEFINED> instruction: 0xf7e4b188
   1ed5c:	tstcs	r0, ip, lsr #28
   1ed60:	stcls	6, cr4, [r5, #-224]	; 0xffffff20
   1ed64:	mrrc2	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
   1ed68:			; <UNDEFINED> instruction: 0xf7e43001
   1ed6c:	strmi	lr, [r1], -r8, lsl #31
   1ed70:	streq	pc, [r0], #-2246	; 0xfffff73a
   1ed74:	stcmi	3, cr11, [r5], #-224	; 0xffffff20
   1ed78:	ldrbtmi	r2, [ip], #-549	; 0xfffffddb
   1ed7c:			; <UNDEFINED> instruction: 0x4601e79b
   1ed80:			; <UNDEFINED> instruction: 0xf7fe4638
   1ed84:	strb	pc, [pc, fp, asr #24]!	; <UNPREDICTABLE>
   1ed88:	mulcs	r1, fp, r8
   1ed8c:	svclt	0x00182a2c
   1ed90:	svclt	0x000c2a5c
   1ed94:	movwcs	r2, #769	; 0x301
   1ed98:	svclt	0x00082a25
   1ed9c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1eda0:			; <UNDEFINED> instruction: 0xf43f2b00
   1eda4:			; <UNDEFINED> instruction: 0xf10baf05
   1eda8:			; <UNDEFINED> instruction: 0xf8dd0302
   1edac:	movwls	fp, #4100	; 0x1004
   1edb0:	strdcs	lr, [r4, -lr]
   1edb4:	andne	pc, r1, r0, asr #4
   1edb8:	stcl	7, cr15, [ip, #-912]!	; 0xfffffc70
   1edbc:			; <UNDEFINED> instruction: 0x51284606
   1edc0:			; <UNDEFINED> instruction: 0xf47f2800
   1edc4:	blmi	4ca9e8 <tcgetattr@plt+0x4c6918>
   1edc8:	bls	126dd0 <tcgetattr@plt+0x122d00>
   1edcc:	ldmpl	r2, {r0, r4, r8, fp, lr}^
   1edd0:			; <UNDEFINED> instruction: 0xf7e84479
   1edd4:			; <UNDEFINED> instruction: 0xf7fff8e5
   1edd8:			; <UNDEFINED> instruction: 0xf04ffe91
   1eddc:	strdlt	r3, [r7], -pc	; <UNPREDICTABLE>
   1ede0:	svchi	0x00f0e8bd
   1ede4:	ldrbmi	r9, [r0], r1, lsl #20
   1ede8:	andge	pc, r8, sp, asr #17
   1edec:	blmi	258a84 <tcgetattr@plt+0x2549b4>
   1edf0:	stmdbmi	r9, {r2, r9, fp, ip, pc}
   1edf4:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
   1edf8:			; <UNDEFINED> instruction: 0xf8d2f7e8
   1edfc:	rscscc	pc, pc, pc, asr #32
   1ee00:	svclt	0x0000e782
   1ee04:	ldrdeq	r9, [r3], -r8
   1ee08:	andeq	r0, r0, r8, ror #6
   1ee0c:	andeq	r4, r2, r6, lsl sp
   1ee10:	andeq	r0, r0, r4, lsr #7
   1ee14:	andeq	r3, r2, r4, ror sl
   1ee18:	andeq	r3, r2, lr, asr #20
   1ee1c:	svcmi	0x00f0e92d
   1ee20:	stc	6, cr4, [sp, #-16]!
   1ee24:	vqdmulh.s<illegal width 8>	d24, d0, d2
   1ee28:	vrshr.s64	<illegal reg q1.5>, <illegal reg q15.5>, #19
   1ee2c:	blge	2f2304 <tcgetattr@plt+0x2ee234>
   1ee30:	mcr	6, 0, r4, cr8, cr14, {0}
   1ee34:			; <UNDEFINED> instruction: 0x460b3a10
   1ee38:	movwmi	lr, #10701	; 0x29cd
   1ee3c:	blmi	fef5d1c0 <tcgetattr@plt+0xfef590f0>
   1ee40:			; <UNDEFINED> instruction: 0xf8df2100
   1ee44:			; <UNDEFINED> instruction: 0x46303bbc
   1ee48:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   1ee4c:			; <UNDEFINED> instruction: 0xf8cd681b
   1ee50:			; <UNDEFINED> instruction: 0xf04f342c
   1ee54:			; <UNDEFINED> instruction: 0xf8df0300
   1ee58:	ldrbtmi	r3, [fp], #-2988	; 0xfffff454
   1ee5c:	ldrmi	r9, [ip], -r1, lsl #6
   1ee60:	svc	0x00eef7e4
   1ee64:	blcc	fe85d1e8 <tcgetattr@plt+0xfe859118>
   1ee68:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
   1ee6c:	mvnseq	pc, r3, lsl #2
   1ee70:	smlalscc	pc, r8, r3, r8	; <UNPREDICTABLE>
   1ee74:			; <UNDEFINED> instruction: 0xf0002b00
   1ee78:			; <UNDEFINED> instruction: 0x4630869f
   1ee7c:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
   1ee80:			; <UNDEFINED> instruction: 0xf0402801
   1ee84:			; <UNDEFINED> instruction: 0xf8df8697
   1ee88:	bls	6dca0 <tcgetattr@plt+0x69bd0>
   1ee8c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ee90:			; <UNDEFINED> instruction: 0xf0002800
   1ee94:			; <UNDEFINED> instruction: 0xf7e484e7
   1ee98:			; <UNDEFINED> instruction: 0xf500ef66
   1ee9c:	stmdavs	ip!, {r7, sp, lr}
   1eea0:	cdp	7, 14, cr15, cr12, cr4, {7}
   1eea4:	smlawteq	r4, r4, r8, pc	; <UNPREDICTABLE>
   1eea8:			; <UNDEFINED> instruction: 0xf0002800
   1eeac:			; <UNDEFINED> instruction: 0xf8df86ac
   1eeb0:			; <UNDEFINED> instruction: 0xf10d2b60
   1eeb4:			; <UNDEFINED> instruction: 0xf8cb0b10
   1eeb8:	cdpge	0, 0, cr0, cr5, cr0, {0}
   1eebc:	beq	65b2f8 <tcgetattr@plt+0x657228>
   1eec0:	ldrmi	r2, [r3], -r0, lsl #8
   1eec4:			; <UNDEFINED> instruction: 0xf8529a01
   1eec8:			; <UNDEFINED> instruction: 0xf1088003
   1eecc:	eor	r0, r2, r4, lsl #18
   1eed0:	andcc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   1eed4:	andcs	r4, r0, #93323264	; 0x5900000
   1eed8:	ldrmi	r6, [r8], -pc, lsr #16
   1eedc:			; <UNDEFINED> instruction: 0xf7fe9300
   1eee0:	blls	5de34 <tcgetattr@plt+0x59d64>
   1eee4:			; <UNDEFINED> instruction: 0xf0002800
   1eee8:	stmdavc	r3, {r1, r2, r5, r6, r7, r8, pc}
   1eeec:	svclt	0x00082b40
   1eef0:	vhadd.s8	d2, d4, d0
   1eef4:	stmdavs	fp!, {r1, r2, r4, r5, r6, r7, r9, lr}
   1eef8:	bicscc	pc, ip, r1, asr #4
   1eefc:	streq	lr, [r2, r7, lsl #22]
   1ef00:	orreq	lr, r4, #3072	; 0xc00
   1ef04:	ldmdapl	sl, {r3, r4, r5, r6, sp, lr}^
   1ef08:	ldmdavc	r2, {r1, r4, r8, ip, sp, pc}
   1ef0c:	subspl	fp, sl, r2, lsl #18
   1ef10:	cfstrdcs	mvd3, [r9], {1}
   1ef14:			; <UNDEFINED> instruction: 0xf859d042
   1ef18:	rsceq	r3, r2, r4, lsr r0
   1ef1c:	andle	r2, fp, r1, lsl #22
   1ef20:	sbcsle	r2, r5, r2, lsl #22
   1ef24:			; <UNDEFINED> instruction: 0xf0002b00
   1ef28:			; <UNDEFINED> instruction: 0xf8df81af
   1ef2c:	strtmi	r1, [r2], -r8, ror #21
   1ef30:	ldrbtmi	r2, [r9], #-0
   1ef34:			; <UNDEFINED> instruction: 0xf8d4f7e8
   1ef38:	eorscc	pc, r4, r8, asr r8	; <UNPREDICTABLE>
   1ef3c:			; <UNDEFINED> instruction: 0x46312214
   1ef40:			; <UNDEFINED> instruction: 0xf8c6682f
   1ef44:	ldrmi	sl, [r8], -r0
   1ef48:			; <UNDEFINED> instruction: 0xf7fe9300
   1ef4c:	blls	5ddc8 <tcgetattr@plt+0x59cf8>
   1ef50:			; <UNDEFINED> instruction: 0xf0002800
   1ef54:	stmdavc	r3, {r1, r2, r6, r7, r8, pc}
   1ef58:			; <UNDEFINED> instruction: 0xf0002b40
   1ef5c:	blcs	c402f8 <tcgetattr@plt+0xc3c228>
   1ef60:	andeq	pc, r1, #0, 2
   1ef64:			; <UNDEFINED> instruction: 0x81b9f000
   1ef68:	sbcslt	r3, r9, #48, 22	; 0xc000
   1ef6c:	svclt	0x00982909
   1ef70:	stceq	0, cr15, [sl], {79}	; 0x4f
   1ef74:			; <UNDEFINED> instruction: 0x81bef200
   1ef78:			; <UNDEFINED> instruction: 0xf8122000
   1ef7c:	blx	25b8a <tcgetattr@plt+0x21aba>
   1ef80:			; <UNDEFINED> instruction: 0xf1a1300c
   1ef84:	sbcslt	r0, r9, #48, 6	; 0xc0000000
   1ef88:	ldmible	r6!, {r0, r3, r8, fp, sp}^
   1ef8c:	mvnsmi	pc, #4, 4	; 0x40000000
   1ef90:	streq	lr, [r3, r7, lsl #22]
   1ef94:	strcc	r6, [r1], #-120	; 0xffffff88
   1ef98:			; <UNDEFINED> instruction: 0xd1bc2cc9
   1ef9c:	vadd.i8	d22, d1, d27
   1efa0:	ldmpl	r8, {r2, r5, r6, r7, r9, ip, sp}
   1efa4:			; <UNDEFINED> instruction: 0xf0402800
   1efa8:	vmax.s8	d24, d1, d22
   1efac:	ldmpl	lr, {r3, r5, r6, r7, r9, ip, sp}
   1efb0:			; <UNDEFINED> instruction: 0xf0402e00
   1efb4:	vmin.s8	d24, d1, d6
   1efb8:	ldmpl	sl, {r2, r5, r6, r9, lr}
   1efbc:			; <UNDEFINED> instruction: 0xf0002a00
   1efc0:	vmin.s8	d24, d1, d20
   1efc4:	ldmpl	fp, {r4, r5, r6, r7, r9, ip, sp}
   1efc8:			; <UNDEFINED> instruction: 0xf0002b00
   1efcc:			; <UNDEFINED> instruction: 0xf8df8626
   1efd0:	ldrbtmi	r0, [r8], #-2632	; 0xfffff5b8
   1efd4:	cdp	7, 3, cr15, cr14, cr4, {7}
   1efd8:	andcs	fp, sl, #72, 2
   1efdc:			; <UNDEFINED> instruction: 0xf7e44631
   1efe0:	stmdacs	r0, {r1, r4, r7, sl, fp, sp, lr, pc}
   1efe4:	stmdavs	fp!, {r1, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   1efe8:	orrspl	pc, pc, #12582912	; 0xc00000
   1efec:			; <UNDEFINED> instruction: 0xf8df6018
   1eff0:	ldrbtmi	r0, [r8], #-2604	; 0xfffff5d4
   1eff4:	cdp	7, 2, cr15, cr14, cr4, {7}
   1eff8:			; <UNDEFINED> instruction: 0xf0002800
   1effc:	andcs	r8, sl, #-2147483616	; 0x80000020
   1f000:			; <UNDEFINED> instruction: 0xf7e42100
   1f004:	stmdavs	ip!, {r7, sl, fp, sp, lr, pc}
   1f008:	svclt	0x00c42800
   1f00c:	bicscc	pc, ip, #268435460	; 0x10000004
   1f010:	blls	b3398 <tcgetattr@plt+0xaf2c8>
   1f014:			; <UNDEFINED> instruction: 0xf0402b00
   1f018:			; <UNDEFINED> instruction: 0xf5048179
   1f01c:	ldmdavs	sl, {r0, r1, r2, r3, r4, r7, r8, r9, ip, lr}
   1f020:	bls	103830 <tcgetattr@plt+0xff760>
   1f024:			; <UNDEFINED> instruction: 0xf0402a00
   1f028:	vand	q12, <illegal reg q0.5>, <illegal reg q12.5>
   1f02c:	stmiapl	r2!, {r2, r3, r4, r6, r7, r9, ip, sp}
   1f030:	bls	c3844 <tcgetattr@plt+0xbf774>
   1f034:	svclt	0x00dc2a00
   1f038:	andsvs	r2, sl, r0, asr r2
   1f03c:	blcs	45c50 <tcgetattr@plt+0x41b80>
   1f040:	vrecps.f32	<illegal reg q13.5>, <illegal reg q8.5>, q7
   1f044:	andscs	r3, r8, #220, 6	; 0x70000003
   1f048:	vhadd.s8	<illegal reg q10.5>, <illegal reg q8.5>, q9
   1f04c:	stmiapl	r3!, {r3, r4, r6, r8, r9, ip, lr}^
   1f050:	subsle	r2, r9, r0, lsl #22
   1f054:	bicmi	pc, ip, #268435460	; 0x10000004
   1f058:	blcs	353ec <tcgetattr@plt+0x3131c>
   1f05c:	strhi	pc, [r8, #-0]
   1f060:	bicsmi	pc, ip, #268435460	; 0x10000004
   1f064:	bicslt	r5, r8, r0, ror #17
   1f068:	ldmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1f06c:			; <UNDEFINED> instruction: 0xf7f34479
   1f070:	stmdavs	ip!, {r0, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   1f074:	vand	d27, d1, d8
   1f078:	andcs	r4, r1, #232, 6	; 0xa0000003
   1f07c:	vhadd.s8	<illegal reg q10.5>, <illegal reg q8.5>, q9
   1f080:	stmibpl	r0!, {r2, r3, r4, r6, r7, r8, r9, sl, lr}^
   1f084:			; <UNDEFINED> instruction: 0xf8dfb160
   1f088:	ldrbtmi	r1, [r9], #-2460	; 0xfffff664
   1f08c:	stc2	7, cr15, [lr, #972]!	; 0x3cc
   1f090:			; <UNDEFINED> instruction: 0xf0002800
   1f094:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, r8, sl, pc}
   1f098:	bicsmi	pc, ip, #268435460	; 0x10000004
   1f09c:	rscpl	r2, r2, r0, lsl #4
   1f0a0:	cmnpl	ip, #268435460	; 0x10000004	; <UNPREDICTABLE>
   1f0a4:	stmdacs	r0, {r5, r6, r7, fp, ip, lr}
   1f0a8:	bichi	pc, sp, #0
   1f0ac:	ldmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1f0b0:			; <UNDEFINED> instruction: 0xf7f34479
   1f0b4:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   1f0b8:	bichi	pc, r4, #0
   1f0bc:	andcs	r6, r1, #44, 16	; 0x2c0000
   1f0c0:			; <UNDEFINED> instruction: 0x53abf504
   1f0c4:			; <UNDEFINED> instruction: 0xf8df601a
   1f0c8:			; <UNDEFINED> instruction: 0xf1041964
   1f0cc:	ldrbtmi	r0, [r9], #-248	; 0xffffff08
   1f0d0:	stc2	7, cr15, [ip, #972]	; 0x3cc
   1f0d4:			; <UNDEFINED> instruction: 0xf0002800
   1f0d8:	stmdavs	ip!, {r0, r1, r2, r4, r5, r8, sl, pc}
   1f0dc:	addpl	pc, r4, #268435460	; 0x10000004
   1f0e0:	ldrbpl	pc, [ip, -r1, asr #4]	; <UNPREDICTABLE>
   1f0e4:	stmiapl	r0!, {r0, r8, r9, sp}
   1f0e8:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, ip, lr}
   1f0ec:	strthi	pc, [r5], #-0
   1f0f0:	ldc2	7, cr15, [r8, #-972]!	; 0xfffffc34
   1f0f4:	ldmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1f0f8:	stmdavs	ip!, {r0, r9, fp, ip, pc}
   1f0fc:	stmibpl	r3!, {r1, r4, r6, r7, fp, ip, lr}^
   1f100:	blcs	37148 <tcgetattr@plt+0x33078>
   1f104:	ldrhi	pc, [sp], #-64	; 0xffffffc0
   1f108:			; <UNDEFINED> instruction: 0xf8df9901
   1f10c:			; <UNDEFINED> instruction: 0xf8df2928
   1f110:	stmpl	sl, {r3, r5, r8, fp, ip, sp}
   1f114:	ldmibvs	r2, {r0, r1, r3, r6, r7, fp, ip, lr}^
   1f118:	addsmi	r6, sl, #3588096	; 0x36c000
   1f11c:	orrhi	pc, r6, #0
   1f120:	eorpl	pc, r8, #268435460	; 0x10000004
   1f124:	teqpl	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
   1f128:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
   1f12c:			; <UNDEFINED> instruction: 0xf0002a00
   1f130:	vhsub.s8	q12, <illegal reg q8.5>, q10
   1f134:	stmiapl	r2!, {r2, r3, r5, r9, ip, lr}
   1f138:			; <UNDEFINED> instruction: 0xf0402a00
   1f13c:	vqsub.s8	q12, <illegal reg q8.5>, q7
   1f140:	stmiapl	r2!, {r4, r5, r9, ip, lr}
   1f144:	svclt	0x00183a00
   1f148:	vhsub.s8	d18, d1, d1
   1f14c:	tstmi	r3, #132, 2	; 0x21
   1f150:	vadd.i8	<illegal reg q10.5>, <illegal reg q0.5>, q9
   1f154:	eorpl	r5, r3, r8, lsr r0
   1f158:			; <UNDEFINED> instruction: 0xf0002a00
   1f15c:	vcge.s8	d24, d17, d21
   1f160:	stmiane	r2!, {r4, r8, r9, lr}^
   1f164:	blcs	354f8 <tcgetattr@plt+0x31428>
   1f168:			; <UNDEFINED> instruction: 0x83a5f000
   1f16c:	mvnscc	pc, #268435460	; 0x10000004
   1f170:	bcs	35500 <tcgetattr@plt+0x31430>
   1f174:	orrshi	pc, fp, #0
   1f178:	msrmi	CPSR_f, #268435460	; 0x10000004
   1f17c:	bcs	3550c <tcgetattr@plt+0x3143c>
   1f180:	orrshi	pc, r1, #0
   1f184:	sbcmi	pc, r4, #268435460	; 0x10000004
   1f188:			; <UNDEFINED> instruction: 0x53a6f504
   1f18c:	ldmdavs	sl, {r0, r5, r7, fp, ip, lr}
   1f190:	vmls.i8	d18, d0, d0
   1f194:	movwcs	r8, #828	; 0x33c
   1f198:	vqsub.s8	d20, d17, d10
   1f19c:	vqadd.s8	d20, d17, d16
   1f1a0:	mlapl	r3, ip, r1, r4
   1f1a4:	vhadd.u8	<illegal reg q10.5>, q0, <illegal reg q9.5>
   1f1a8:	vhsub.s8	d24, d17, d26
   1f1ac:	vqadd.s8	d20, d17, d20
   1f1b0:	eorpl	r4, r3, r8, lsr #3
   1f1b4:	adcpl	pc, r5, #4, 10	; 0x1000000
   1f1b8:	vhadd.s8	<illegal reg q10.5>, <illegal reg q0.5>, <illegal reg q9.5>
   1f1bc:	vqadd.s8	d20, d17, d24
   1f1c0:	eorpl	r4, r3, ip, lsr #3
   1f1c4:	rsbpl	r2, r3, r2, lsl #14
   1f1c8:	adcmi	pc, r4, r1, asr #4
   1f1cc:	orrsmi	pc, r8, r1, asr #4
   1f1d0:	andsvs	r5, r3, r3, lsr #32
   1f1d4:	ldmdavs	r3, {r0, r1, r5, r6, ip, lr}
   1f1d8:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1f1dc:			; <UNDEFINED> instruction: 0xf0002b00
   1f1e0:	vcge.s8	q12, <illegal reg q8.5>, q6
   1f1e4:	stmiapl	r3!, {r3, r4, r5, r7, r8, r9, lr}^
   1f1e8:			; <UNDEFINED> instruction: 0xf0002b00
   1f1ec:	stmdavs	ip!, {r1, r4, r5, r6, r7, r8, r9, pc}
   1f1f0:	adcsmi	pc, r0, #268435460	; 0x10000004
   1f1f4:			; <UNDEFINED> instruction: 0x43b4f241
   1f1f8:	andls	pc, r2, r4, asr r8	; <UNPREDICTABLE>
   1f1fc:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   1f200:	svceq	0x0000f1b9
   1f204:	msrhi	SPSR_s, #0
   1f208:			; <UNDEFINED> instruction: 0x43b8f241
   1f20c:	andlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   1f210:	svceq	0x0000f1ba
   1f214:	bichi	pc, lr, #0
   1f218:	ldrbmi	r4, [r0], -r9, asr #12
   1f21c:	bl	16dd1b4 <tcgetattr@plt+0x16d90e4>
   1f220:	svclt	0x00082800
   1f224:			; <UNDEFINED> instruction: 0xf1bb4647
   1f228:	andle	r0, lr, r0, lsl #30
   1f22c:			; <UNDEFINED> instruction: 0x46584651
   1f230:	bl	145d1c8 <tcgetattr@plt+0x14590f8>
   1f234:	svclt	0x00082800
   1f238:	strbmi	r2, [r9], -r1, lsl #14
   1f23c:			; <UNDEFINED> instruction: 0xf7e44658
   1f240:	stmdacs	r0, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
   1f244:			; <UNDEFINED> instruction: 0xf04fbf08
   1f248:			; <UNDEFINED> instruction: 0xf5040801
   1f24c:			; <UNDEFINED> instruction: 0xf50452a4
   1f250:	rscslt	r5, pc, #184	; 0xb8
   1f254:			; <UNDEFINED> instruction: 0xf888fa5f
   1f258:	andscc	r3, r8, r8, lsl r2
   1f25c:			; <UNDEFINED> instruction: 0xf04f2300
   1f260:	and	r0, r8, r1, lsl #24
   1f264:	svclt	0x00082b01
   1f268:	andle	r4, fp, r1, asr #12
   1f26c:			; <UNDEFINED> instruction: 0xf8002b05
   1f270:	subsle	ip, r8, r3
   1f274:			; <UNDEFINED> instruction: 0xf8523301
   1f278:	blcs	125e90 <tcgetattr@plt+0x121dc0>
   1f27c:	rsbne	pc, r4, #12713984	; 0xc20000
   1f280:			; <UNDEFINED> instruction: 0x4639d1f0
   1f284:	ldrb	r5, [r5, r1, asr #9]!
   1f288:	andcc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   1f28c:	andcs	r4, r2, #51380224	; 0x3100000
   1f290:			; <UNDEFINED> instruction: 0xf8c6682f
   1f294:	ldrmi	sl, [r8], -r0
   1f298:			; <UNDEFINED> instruction: 0xf7fe9300
   1f29c:	blls	5da78 <tcgetattr@plt+0x599a8>
   1f2a0:	stmdavc	r0, {r4, r5, r6, r8, ip, sp, pc}
   1f2a4:	mvnsmi	pc, #4, 4	; 0x40000000
   1f2a8:	bl	1ed3b0 <tcgetattr@plt+0x1e92e0>
   1f2ac:	svclt	0x00180783
   1f2b0:	rsbsvs	r2, r8, r1
   1f2b4:	ldrmi	lr, [r8], -pc, ror #12
   1f2b8:			; <UNDEFINED> instruction: 0xf7e44659
   1f2bc:			; <UNDEFINED> instruction: 0xe618edf2
   1f2c0:			; <UNDEFINED> instruction: 0xf7e44618
   1f2c4:	vadd.f32	q7, q10, q9
   1f2c8:	bl	1f02a8 <tcgetattr@plt+0x1ec1d8>
   1f2cc:	stmdacs	r0, {r0, r1, r7, r8, r9, sl}
   1f2d0:	ldrdcs	fp, [r0], -r4
   1f2d4:	rsbsvs	r2, r8, r1
   1f2d8:			; <UNDEFINED> instruction: 0xf04fe65d
   1f2dc:	movwcs	r0, #3080	; 0xc08
   1f2e0:	ldrmi	lr, [r8], -sl, asr #12
   1f2e4:	stc	7, cr15, [r4, #912]	; 0x390
   1f2e8:	mvnsmi	pc, #4, 4	; 0x40000000
   1f2ec:	streq	lr, [r3, r7, lsl #22]
   1f2f0:			; <UNDEFINED> instruction: 0xe6506078
   1f2f4:	mvnsmi	pc, #4, 4	; 0x40000000
   1f2f8:	bl	1e7300 <tcgetattr@plt+0x1e3230>
   1f2fc:	rsbsvs	r0, r8, r3, lsl #15
   1f300:	blls	d8c2c <tcgetattr@plt+0xd4b5c>
   1f304:	blcs	393bc <tcgetattr@plt+0x352ec>
   1f308:	mcrge	4, 4, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   1f30c:			; <UNDEFINED> instruction: 0xf5049a02
   1f310:	mulsvs	sl, pc, r3	; <UNPREDICTABLE>
   1f314:	bcs	45b28 <tcgetattr@plt+0x41a58>
   1f318:	mcrge	4, 4, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   1f31c:	vmla.i8	d25, d1, d3
   1f320:	ldrdpl	r3, [r1], ip	; <UNPREDICTABLE>
   1f324:			; <UNDEFINED> instruction: 0xf504e685
   1f328:	andcs	r5, r0, #184, 6	; 0xe0000002
   1f32c:			; <UNDEFINED> instruction: 0xf8514619
   1f330:	svccs	0x00007b04
   1f334:	movwhi	pc, #45120	; 0xb040	; <UNPREDICTABLE>
   1f338:	bcs	1abb44 <tcgetattr@plt+0x1a7a74>
   1f33c:			; <UNDEFINED> instruction: 0x46bcd1f7
   1f340:	and	r4, r6, r2, lsl #12
   1f344:			; <UNDEFINED> instruction: 0xf8924283
   1f348:	strmi	ip, [pc], -r0
   1f34c:	andeq	pc, r1, #-2147483648	; 0x80000000
   1f350:			; <UNDEFINED> instruction: 0xf853d00b
   1f354:	stmdbcs	r0, {r2, r8, r9, fp, ip}
   1f358:	addmi	sp, r3, #244, 2	; 0x3d
   1f35c:	stcvc	8, cr15, [r4], {67}	; 0x43
   1f360:	andeq	pc, r1, #-2147483648	; 0x80000000
   1f364:	stcgt	8, cr15, [r1], {2}
   1f368:	vand	<illegal reg q14.5>, <illegal reg q8.5>, <illegal reg q9.5>
   1f36c:	stmiapl	r3!, {r2, r3, r6, r7, r8, r9, lr}^
   1f370:			; <UNDEFINED> instruction: 0xf0002b00
   1f374:			; <UNDEFINED> instruction: 0xf50482c6
   1f378:	andcs	r5, r1, #-469762046	; 0xe4000002
   1f37c:			; <UNDEFINED> instruction: 0xf504601a
   1f380:	ldmdavs	fp, {r0, r1, r5, r7, r8, r9, ip, lr}
   1f384:	vand	d27, d1, d11
   1f388:	andcs	r4, r1, #228, 6	; 0x90000003
   1f38c:	vhadd.s8	<illegal reg q10.5>, <illegal reg q8.5>, q9
   1f390:	stmiapl	r2!, {r2, r8, r9, lr}^
   1f394:			; <UNDEFINED> instruction: 0xf0002a00
   1f398:	vhsub.s8	d24, d17, d31
   1f39c:	stmiapl	r2!, {r2, r3, r5, r8, r9, lr}^
   1f3a0:			; <UNDEFINED> instruction: 0xf0002a00
   1f3a4:	vhsub.s8	q12, <illegal reg q0.5>, <illegal reg q13.5>
   1f3a8:	vcgt.s8	q10, <illegal reg q0.5>, q2
   1f3ac:	stmiapl	r3!, {r2, r3, r6, r9, lr}^
   1f3b0:	blcs	35640 <tcgetattr@plt+0x31570>
   1f3b4:	mvnhi	pc, r0
   1f3b8:	submi	pc, r8, r1, asr #4
   1f3bc:	cmpmi	r0, r1, asr #4	; <UNPREDICTABLE>
   1f3c0:	eorpl	r2, r3, r0, lsl #6
   1f3c4:	ldmdblt	sl, {r0, r1, r5, r6, ip, lr}
   1f3c8:	movtmi	pc, #33345	; 0x8241	; <UNPREDICTABLE>
   1f3cc:	rscpl	r2, r2, r0, lsl #4
   1f3d0:	mvnsmi	pc, #268435460	; 0x10000004
   1f3d4:	blcs	35768 <tcgetattr@plt+0x31698>
   1f3d8:	mvnshi	pc, r0
   1f3dc:	cmppl	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
   1f3e0:	blcs	35774 <tcgetattr@plt+0x316a4>
   1f3e4:	mvnshi	pc, r0
   1f3e8:	msrpl	CPSR_s, #268435460	; 0x10000004
   1f3ec:	blcs	35780 <tcgetattr@plt+0x316b0>
   1f3f0:	mvnshi	pc, r0
   1f3f4:	mvnsmi	pc, #268435460	; 0x10000004
   1f3f8:	blcs	3578c <tcgetattr@plt+0x316bc>
   1f3fc:	andhi	pc, r3, #0
   1f400:			; <UNDEFINED> instruction: 0x53abf504
   1f404:	blcs	39478 <tcgetattr@plt+0x353a8>
   1f408:			; <UNDEFINED> instruction: 0x81a6f000
   1f40c:	msrpl	SPSR_s, #268435460	; 0x10000004
   1f410:	bcs	357a0 <tcgetattr@plt+0x316d0>
   1f414:	movthi	pc, #40960	; 0xa000	; <UNPREDICTABLE>
   1f418:	msrpl	SPSR_f, #268435460	; 0x10000004
   1f41c:	bcs	357ac <tcgetattr@plt+0x316dc>
   1f420:	movthi	pc, #0	; <UNPREDICTABLE>
   1f424:	cmnpl	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
   1f428:	rscpl	r2, r1, r0, lsl #2
   1f42c:	msrpl	SPSR_fs, #268435460	; 0x10000004
   1f430:	vadd.i8	<illegal reg q10.5>, <illegal reg q8.5>, <illegal reg q11.5>
   1f434:	adcpl	r5, r1, ip, ror r2
   1f438:	adcspl	pc, r9, #4, 10	; 0x1000000
   1f43c:	andcc	r2, r5, #0, 6
   1f440:	svccc	0x0001f802
   1f444:			; <UNDEFINED> instruction: 0xf5b33301
   1f448:	mvnsle	r7, r0, lsl #31
   1f44c:			; <UNDEFINED> instruction: 0xf8dfb181
   1f450:	vrshl.s8	<illegal reg q9.5>, q14, <illegal reg q8.5>
   1f454:	ldrbtmi	r7, [fp], #-3110	; 0xfffff3da
   1f458:	eorseq	pc, sl, r3, lsr #3
   1f45c:	mlascs	r8, r3, r8, pc	; <UNPREDICTABLE>
   1f460:			; <UNDEFINED> instruction: 0xf8933b02
   1f464:	addsmi	r1, r8, #59	; 0x3b
   1f468:			; <UNDEFINED> instruction: 0xf8024422
   1f46c:	mvnsle	r1, ip
   1f470:			; <UNDEFINED> instruction: 0x4638b197
   1f474:	ldcl	7, cr15, [r6], #-912	; 0xfffffc70
   1f478:			; <UNDEFINED> instruction: 0xf0303802
   1f47c:	strle	r0, [fp], #-769	; 0xfffffcff
   1f480:	vqshl.s8	d20, d27, d1
   1f484:	ldmdavc	r8, {r1, r2, r5, sl, fp, ip, sp, lr}^
   1f488:			; <UNDEFINED> instruction: 0xf8134619
   1f48c:	addmi	r2, pc, #32768	; 0x8000
   1f490:			; <UNDEFINED> instruction: 0xf8024422
   1f494:	mvnsle	r0, ip
   1f498:	movwpl	pc, #16961	; 0x4241	; <UNPREDICTABLE>
   1f49c:	blcs	35830 <tcgetattr@plt+0x31760>
   1f4a0:	mvnshi	pc, r0
   1f4a4:			; <UNDEFINED> instruction: 0x53acf504
   1f4a8:			; <UNDEFINED> instruction: 0xb1286818
   1f4ac:	blx	16dd4b2 <tcgetattr@plt+0x16d93e2>
   1f4b0:			; <UNDEFINED> instruction: 0xf0402800
   1f4b4:	stmdavs	ip!, {r0, r2, r3, r4, r7, r8, r9, pc}
   1f4b8:	orrsmi	pc, r4, #268435460	; 0x10000004
   1f4bc:	blcs	35850 <tcgetattr@plt+0x31780>
   1f4c0:	mvnhi	pc, r0
   1f4c4:			; <UNDEFINED> instruction: 0xf7f42000
   1f4c8:	stmdavs	ip!, {r0, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   1f4cc:	tstpl	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
   1f4d0:	blcs	35864 <tcgetattr@plt+0x31794>
   1f4d4:	teqhi	r3, r0	; <UNPREDICTABLE>
   1f4d8:	tstpl	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
   1f4dc:	blcs	35870 <tcgetattr@plt+0x317a0>
   1f4e0:	msrhi	CPSR_fsc, r0
   1f4e4:	tstpl	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
   1f4e8:	blcs	3587c <tcgetattr@plt+0x317ac>
   1f4ec:	msrhi	CPSR_sxc, r0
   1f4f0:	movwpl	pc, #33345	; 0x8241	; <UNPREDICTABLE>
   1f4f4:	blcs	35888 <tcgetattr@plt+0x317b8>
   1f4f8:	msrhi	CPSR_sc, r0
   1f4fc:	movwpl	pc, #49729	; 0xc241	; <UNPREDICTABLE>
   1f500:	bcs	35890 <tcgetattr@plt+0x317c0>
   1f504:	andcs	fp, r0, #188, 30	; 0x2f0
   1f508:	bls	73898 <tcgetattr@plt+0x6f7c8>
   1f50c:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
   1f510:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f514:	svclt	0x0044071a
   1f518:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
   1f51c:	orrcc	pc, r0, r4, asr #17
   1f520:	movwcs	sp, #13314	; 0x3402
   1f524:	orrcc	pc, r0, r4, asr #17
   1f528:	movtpl	pc, #49729	; 0xc241	; <UNPREDICTABLE>
   1f52c:	teqlt	r0, r0, ror #17
   1f530:			; <UNDEFINED> instruction: 0xf8c2f01f
   1f534:	mcrrne	8, 2, r6, r1, cr12
   1f538:			; <UNDEFINED> instruction: 0xf8c4bf18
   1f53c:	vrhadd.s8	q8, <illegal reg q0.5>, q8
   1f540:	stmiane	r2!, {r2, r4, r6, r8, r9, sp, lr}^
   1f544:	blcs	358d8 <tcgetattr@plt+0x31808>
   1f548:			; <UNDEFINED> instruction: 0x81a1f000
   1f54c:	cmpvs	ip, #268435460	; 0x10000004	; <UNPREDICTABLE>
   1f550:	stmiapl	r3!, {r1, r5, r6, r7, fp, ip}^
   1f554:			; <UNDEFINED> instruction: 0xf0002b00
   1f558:	vrhadd.s8	d24, d17, d9
   1f55c:	stmiapl	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   1f560:			; <UNDEFINED> instruction: 0xffb6f011
   1f564:			; <UNDEFINED> instruction: 0xf641682f
   1f568:	rscpl	r0, r0, ip, lsr #6
   1f56c:	movwmi	pc, #16961	; 0x4241	; <UNPREDICTABLE>
   1f570:			; <UNDEFINED> instruction: 0xf01158f8
   1f574:	stmdavs	ip!, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1f578:	teqeq	r0, #68157440	; 0x4100000	; <UNPREDICTABLE>
   1f57c:	vqadd.s8	<illegal reg q10.5>, <illegal reg q8.5>, q12
   1f580:	stmiapl	r0!, {r3, r5, r8, r9, lr}^
   1f584:			; <UNDEFINED> instruction: 0xffa4f011
   1f588:			; <UNDEFINED> instruction: 0xf641682f
   1f58c:	rscpl	r0, r0, r8, asr #6
   1f590:	tstmi	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
   1f594:			; <UNDEFINED> instruction: 0xf01158f8
   1f598:	stmdavs	ip!, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1f59c:	teqeq	r4, #68157440	; 0x4100000	; <UNPREDICTABLE>
   1f5a0:	vqadd.s8	<illegal reg q10.5>, <illegal reg q8.5>, q12
   1f5a4:	stmiapl	r0!, {r2, r3, r4, r8, r9, lr}^
   1f5a8:			; <UNDEFINED> instruction: 0xff92f011
   1f5ac:			; <UNDEFINED> instruction: 0xf641682f
   1f5b0:	rscpl	r0, r0, r8, lsr r3
   1f5b4:	mvnscc	pc, #268435460	; 0x10000004
   1f5b8:			; <UNDEFINED> instruction: 0xf01158f8
   1f5bc:	stmdavs	ip!, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1f5c0:	teqeq	ip, #68157440	; 0x4100000	; <UNPREDICTABLE>
   1f5c4:	vqadd.s8	<illegal reg q10.5>, <illegal reg q8.5>, q12
   1f5c8:	stmiapl	r0!, {r3, r6, r8, r9, lr}^
   1f5cc:	strbpl	pc, [r2], #1284	; 0x504	; <UNPREDICTABLE>
   1f5d0:			; <UNDEFINED> instruction: 0xff7ef011
   1f5d4:	ldrdhi	pc, [r0], -r5
   1f5d8:	movtmi	pc, #49729	; 0xc241	; <UNPREDICTABLE>
   1f5dc:			; <UNDEFINED> instruction: 0xf8586020
   1f5e0:			; <UNDEFINED> instruction: 0xf0110003
   1f5e4:	stmdavs	pc!, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1f5e8:	movtpl	pc, #16961	; 0x4241	; <UNPREDICTABLE>
   1f5ec:	subeq	pc, r4, #68157440	; 0x4100000
   1f5f0:			; <UNDEFINED> instruction: 0xf84858fb
   1f5f4:	tstlt	fp, r2
   1f5f8:	orrcc	pc, r8, #268435460	; 0x10000004
   1f5fc:	rscspl	r2, sl, r1, lsl #4
   1f600:	movtpl	pc, #33345	; 0x8241	; <UNPREDICTABLE>
   1f604:	blcs	359f8 <tcgetattr@plt+0x31928>
   1f608:	vadd.f32	d29, d1, d9
   1f60c:	vqsub.s8	<illegal reg q9.5>, <illegal reg q0.5>, q10
   1f610:	ldmpl	sl!, {r2, r3, r4, r5, r6, r8, ip, sp}
   1f614:	rsbscc	pc, r8, r1, asr #4
   1f618:	bne	ff4f370c <tcgetattr@plt+0xff4ef63c>
   1f61c:	vqadd.s8	<illegal reg q10.5>, <illegal reg q0.5>, <illegal reg q13.5>
   1f620:	ldmdbpl	r8!, {r2, r7, sl, ip, lr}
   1f624:	vand	d27, d1, d24
   1f628:	ldmpl	r9!, {r2, r3, r5, r7, r8, r9, ip, lr}^
   1f62c:			; <UNDEFINED> instruction: 0xf7e4b119
   1f630:	stmdblt	r0, {r1, r4, r6, r8, fp, sp, lr, pc}
   1f634:	vand	d21, d1, d24
   1f638:	ldmpl	fp!, {r4, r5, r6, r9, sp, lr}
   1f63c:	ldmdavc	r9, {r0, r1, r4, r5, r8, ip, sp, pc}
   1f640:	tstle	r3, pc, lsl #18
   1f644:	ldmdbcs	r7!, {r0, r3, r4, r6, fp, ip, sp, lr}
   1f648:	orrhi	pc, pc, r0
   1f64c:	adcspl	pc, r4, #29360128	; 0x1c00000
   1f650:	tstlt	r3, r3, lsl r8
   1f654:	stmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}
   1f658:	movwcs	r6, #19
   1f65c:	addcc	pc, ip, #268435460	; 0x10000004
   1f660:	adcspl	r4, fp, ip, lsl r6
   1f664:	strtmi	r2, [r0], -r1, lsl #2
   1f668:			; <UNDEFINED> instruction: 0xf7fe440c
   1f66c:	mrrccs	10, 9, pc, r2, cr7	; <UNPREDICTABLE>
   1f670:	blmi	ffd53e58 <tcgetattr@plt+0xffd4fd88>
   1f674:	ldmpl	r7, {r0, r9, fp, ip, pc}^
   1f678:	blcs	3976c <tcgetattr@plt+0x3569c>
   1f67c:	strcs	fp, [r0], #-4040	; 0xfffff038
   1f680:			; <UNDEFINED> instruction: 0xf104dd08
   1f684:	tstcs	r1, r8, rrx
   1f688:	blx	fe25d688 <tcgetattr@plt+0xfe2595b8>
   1f68c:	strcc	r6, [r1], #-2107	; 0xfffff7c5
   1f690:	lfmle	f4, 2, [r6], #652	; 0x28c
   1f694:	vadd.i8	d22, d1, d27
   1f698:	vqsub.s8	d19, d17, d4
   1f69c:	vqshl.s8	d19, d8, d17
   1f6a0:			; <UNDEFINED> instruction: 0xf503379c
   1f6a4:	mulcs	r0, sp, r1
   1f6a8:			; <UNDEFINED> instruction: 0x51d8589a
   1f6ac:	tstpl	sl, r3, lsl #4
   1f6b0:	andvs	r2, r8, r1, lsl #4
   1f6b4:	smlawbcs	r8, r3, r8, pc	; <UNPREDICTABLE>
   1f6b8:	stc2l	7, cr15, [ip, #-1016]	; 0xfffffc08
   1f6bc:	cdp	8, 1, cr6, cr8, cr9, {1}
   1f6c0:	mvnscc	r0, r0, lsl sl
   1f6c4:			; <UNDEFINED> instruction: 0xf904f7fe
   1f6c8:	bls	7264c <tcgetattr@plt+0x6e57c>
   1f6cc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f6d0:	ble	6a2d8 <tcgetattr@plt+0x66208>
   1f6d4:			; <UNDEFINED> instruction: 0xf952f7fe
   1f6d8:	blmi	ff272250 <tcgetattr@plt+0xff26e180>
   1f6dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f6e0:			; <UNDEFINED> instruction: 0xf8dd681a
   1f6e4:	subsmi	r3, sl, ip, lsr #8
   1f6e8:	adchi	pc, r7, #64	; 0x40
   1f6ec:	vmin.s8	d4, d13, d16
   1f6f0:	ldc	13, cr4, [sp], #208	; 0xd0
   1f6f4:	pop	{r1, r8, r9, fp, pc}
   1f6f8:	andcs	r8, r1, #240, 30	; 0x3c0
   1f6fc:	vrshl.s8	d30, d21, d1
   1f700:	stmibpl	r3!, {r3, r5, r7, r8, r9, sl, lr}^
   1f704:	vrhadd.s8	d27, d1, d27
   1f708:	stmiapl	r0!, {r2, r4, r5, r7, r8, r9, lr}^
   1f70c:			; <UNDEFINED> instruction: 0xf0002800
   1f710:	vhsub.s8	d24, d1, d12
   1f714:			; <UNDEFINED> instruction: 0x2702439c
   1f718:			; <UNDEFINED> instruction: 0xb12b58e3
   1f71c:	movsmi	pc, #268435460	; 0x10000004
   1f720:	stmdacs	r0, {r5, r6, r7, fp, ip, lr}
   1f724:	mvnhi	pc, r0
   1f728:	orrsmi	pc, r8, #268435460	; 0x10000004
   1f72c:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1f730:	blcs	35ac4 <tcgetattr@plt+0x319f4>
   1f734:	cfldrdge	mvd15, [r5, #-508]	; 0xfffffe04
   1f738:	adcpl	pc, r5, #4, 10	; 0x1000000
   1f73c:	vrshl.s8	q15, <illegal reg q5.5>, <illegal reg q0.5>
   1f740:	andcs	r5, r0, #8, 6	; 0x20000000
   1f744:	blmi	fefb3ad4 <tcgetattr@plt+0xfefafa04>
   1f748:	ldmpl	r3, {r0, r9, fp, ip, pc}^
   1f74c:			; <UNDEFINED> instruction: 0xf023681b
   1f750:			; <UNDEFINED> instruction: 0xf8c40308
   1f754:	strbt	r3, [r7], r0, lsl #3
   1f758:	rsbspl	pc, r8, #268435460	; 0x10000004
   1f75c:	cmnpl	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
   1f760:	stmiapl	r2!, {r0, r1, r2, r5, r7, fp, ip, lr}^
   1f764:			; <UNDEFINED> instruction: 0xf0002f00
   1f768:	bcs	3fe04 <tcgetattr@plt+0x3bd34>
   1f76c:			; <UNDEFINED> instruction: 0x81bbf000
   1f770:	cmnpl	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
   1f774:	blcs	35b08 <tcgetattr@plt+0x31a38>
   1f778:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
   1f77c:	msrpl	(UNDEF: 100), r1
   1f780:	vhadd.s8	<illegal reg q10.5>, <illegal reg q0.5>, q9
   1f784:	vrhadd.s8	<illegal reg q10.5>, <illegal reg q0.5>, q12
   1f788:	rsbpl	r5, r3, ip, ror #4
   1f78c:	adcpl	r4, r7, r9, lsr r6
   1f790:	vmin.s8	q15, <illegal reg q0.5>, q1
   1f794:	stmiane	r7!, {r4, r6, r8, r9, lr}^
   1f798:	bcs	35b20 <tcgetattr@plt+0x31a50>
   1f79c:	mrcge	4, 0, APSR_nzcv, cr4, cr15, {1}
   1f7a0:			; <UNDEFINED> instruction: 0xf43f2800
   1f7a4:			; <UNDEFINED> instruction: 0xf241ae15
   1f7a8:	stmiapl	r1!, {r3, r6, r8, r9, lr}^
   1f7ac:			; <UNDEFINED> instruction: 0xf43f2900
   1f7b0:			; <UNDEFINED> instruction: 0xf7e4ae0f
   1f7b4:	stmdacs	r0, {r4, r7, fp, sp, lr, pc}
   1f7b8:	mcrge	4, 0, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   1f7bc:	mvnsmi	pc, #268435460	; 0x10000004
   1f7c0:	stmiapl	r3!, {r3, r4, r5, sp, lr}^
   1f7c4:			; <UNDEFINED> instruction: 0xf47f2b00
   1f7c8:	vceq.f32	d26, d1, d9
   1f7cc:	strdpl	r4, [r3], r0	; <UNPREDICTABLE>
   1f7d0:	cmppl	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
   1f7d4:	blcs	35b68 <tcgetattr@plt+0x31a98>
   1f7d8:	mcrge	4, 0, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   1f7dc:	subspl	pc, r0, #268435460	; 0x10000004
   1f7e0:	vhadd.s8	d21, d17, d19
   1f7e4:	stmiapl	r3!, {r2, r5, r8, r9, ip, lr}^
   1f7e8:			; <UNDEFINED> instruction: 0xf47f2b00
   1f7ec:			; <UNDEFINED> instruction: 0xf504ae03
   1f7f0:	vhsub.s8	d21, d17, d25
   1f7f4:	andsvs	r5, r3, ip, lsl r1
   1f7f8:	vhadd.s8	<illegal reg q10.5>, <illegal reg q0.5>, <illegal reg q9.5>
   1f7fc:	stmiapl	r3!, {r2, r3, r4, r5, r6, r7, r8, r9, lr}^
   1f800:			; <UNDEFINED> instruction: 0xf47f2b00
   1f804:	vmla.f32	q13, <illegal reg q8.5>, <illegal reg q14.5>
   1f808:	strdpl	r4, [r3], r8	; <UNPREDICTABLE>
   1f80c:	bcs	58ff4 <tcgetattr@plt+0x54f24>
   1f810:	svcge	0x0075f77f
   1f814:	adcsmi	pc, r4, #268435460	; 0x10000004
   1f818:	vcgt.s8	d18, d1, d0
   1f81c:	adcpl	r4, r3, r8, lsr #3
   1f820:	addsmi	pc, ip, #268435460	; 0x10000004
   1f824:	strcs	r5, [r2, -r3, rrx]
   1f828:	ldrb	r5, [r6, -r3, lsr #17]!
   1f82c:	teqpl	ip, #268435460	; 0x10000004	; <UNPREDICTABLE>
   1f830:	blcs	35bc4 <tcgetattr@plt+0x31af4>
   1f834:	addshi	pc, r1, r0
   1f838:	blmi	fe168040 <tcgetattr@plt+0xfe163f70>
   1f83c:	stmiapl	fp, {r0, r8, fp, ip, pc}^
   1f840:	strbt	r6, [sp], #-474	; 0xfffffe26
   1f844:	vadd.i8	d22, d1, d28
   1f848:	stmiapl	r0!, {r4, r5, r6, r8, r9, ip, lr}^
   1f84c:			; <UNDEFINED> instruction: 0xf43f2800
   1f850:	stmibmi	r0, {r1, r3, r4, r5, sl, fp, sp, pc}
   1f854:			; <UNDEFINED> instruction: 0xf7f34479
   1f858:	stmdacs	r0, {r0, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   1f85c:	cfstrsge	mvf15, [lr], #-508	; 0xfffffe04
   1f860:	ldrt	r6, [r0], #-2092	; 0xfffff7d4
   1f864:	rscscc	pc, pc, r0, asr #4
   1f868:	bllt	69d86c <tcgetattr@plt+0x69979c>
   1f86c:			; <UNDEFINED> instruction: 0x53b3f504
   1f870:	blcs	398e4 <tcgetattr@plt+0x35814>
   1f874:	mrcge	4, 3, APSR_nzcv, cr1, cr15, {1}
   1f878:			; <UNDEFINED> instruction: 0xe66e6013
   1f87c:	eormi	pc, r8, #268435460	; 0x10000004
   1f880:	rscpl	r5, r2, r2, lsr #17
   1f884:	vrshl.s8	d30, d15, d17
   1f888:	umlalpl	r4, r3, r0, r2
   1f88c:	vmin.s8	d30, d1, d10
   1f890:	stmiapl	r3!, {r3, r4, r6, r8, r9, sp, lr}^
   1f894:			; <UNDEFINED> instruction: 0xf43f2b00
   1f898:	andsvs	sl, r3, r9, asr lr
   1f89c:			; <UNDEFINED> instruction: 0xf504e656
   1f8a0:	andsvs	r5, r3, r8, lsr #5
   1f8a4:	bmi	1b590a4 <tcgetattr@plt+0x1b54fd4>
   1f8a8:	rscpl	r4, r2, sl, ror r4
   1f8ac:	bmi	1b18a5c <tcgetattr@plt+0x1b1498c>
   1f8b0:	rscpl	r4, r2, sl, ror r4
   1f8b4:	vshl.s8	q15, q8, <illegal reg q0.5>
   1f8b8:	stmiapl	r3!, {r2, r3, r8, r9, lr}^
   1f8bc:	subsle	r2, sl, r0, lsl #22
   1f8c0:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
   1f8c4:	ldrb	r6, [r1], #-19	; 0xffffffed
   1f8c8:	ldrbtmi	r4, [fp], #-2918	; 0xfffff49a
   1f8cc:	strb	r5, [r6], #-99	; 0xffffff9d
   1f8d0:	svceq	0x0000f1ba
   1f8d4:	cfldrsge	mvf15, [r9], #252	; 0xfc
   1f8d8:			; <UNDEFINED> instruction: 0x43b8f241
   1f8dc:	andlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   1f8e0:	svceq	0x0000f1bb
   1f8e4:	cfldrsge	mvf15, [r1], #252	; 0xfc
   1f8e8:			; <UNDEFINED> instruction: 0x46584651
   1f8ec:	svc	0x00f2f7e3
   1f8f0:	svclt	0x00082800
   1f8f4:	strt	r2, [r8], #1793	; 0x701
   1f8f8:	eormi	pc, r8, #268435460	; 0x10000004
   1f8fc:	rscpl	r5, r2, r2, lsr #17
   1f900:	vrshl.s8	q15, <illegal reg q5.5>, <illegal reg q0.5>
   1f904:	stmiapl	r3!, {r4, r6, r7, r8, r9, lr}^
   1f908:			; <UNDEFINED> instruction: 0xf47f2b00
   1f90c:	vmla.f32	d26, d1, d20
   1f910:	stmiapl	r3!, {r2, r4, r6, r7, r8, r9, lr}^
   1f914:			; <UNDEFINED> instruction: 0xf47f2b00
   1f918:	vadd.f32	d26, d1, d30
   1f91c:	stmiapl	r3!, {r3, r4, r6, r7, r8, r9, lr}^
   1f920:			; <UNDEFINED> instruction: 0xf47f2b00
   1f924:	str	sl, [sl, #-3368]!	; 0xfffff2d8
   1f928:	mvnsmi	pc, #4, 4	; 0x40000000
   1f92c:	rscscc	pc, pc, pc, asr #32
   1f930:	streq	lr, [r3, r7, lsl #22]
   1f934:			; <UNDEFINED> instruction: 0xf7ff6078
   1f938:	blmi	f8e5f8 <tcgetattr@plt+0xf8a528>
   1f93c:	ldmpl	r3, {r0, r9, fp, ip, pc}^
   1f940:	vqadd.s8	d22, d1, d8
   1f944:	andcs	r4, r1, #228, 6	; 0x90000003
   1f948:			; <UNDEFINED> instruction: 0xf7ff50e2
   1f94c:	strtmi	fp, [r2], #-3037	; 0xfffff423
   1f950:	tstvc	r8, r1, asr #4	; <UNPREDICTABLE>
   1f954:	andgt	pc, r1, r2, lsl r8	; <UNPREDICTABLE>
   1f958:			; <UNDEFINED> instruction: 0xf504e4f2
   1f95c:	ldmdavs	fp, {r1, r3, r5, r7, r8, r9, ip, lr}
   1f960:	svclt	0x00142b00
   1f964:	andcs	r2, r4, #268435456	; 0x10000000
   1f968:	ldmvc	fp, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}
   1f96c:			; <UNDEFINED> instruction: 0xf47f2b00
   1f970:	adcspl	sl, fp, sp, ror #28
   1f974:	vmax.s8	q15, <illegal reg q0.5>, q13
   1f978:	stmiapl	r3!, {r2, r4, r8, r9, lr}^
   1f97c:			; <UNDEFINED> instruction: 0xf7ff6013
   1f980:	blmi	e8e95c <tcgetattr@plt+0xe8a88c>
   1f984:	rsbpl	pc, r4, #268435460	; 0x10000004
   1f988:	adcpl	r4, r3, fp, ror r4
   1f98c:			; <UNDEFINED> instruction: 0xf504e6f9
   1f990:			; <UNDEFINED> instruction: 0xf04f53a5
   1f994:	ldmdavs	fp, {r2, fp}
   1f998:	vmla.i8	<illegal reg q13.5>, <illegal reg q8.5>, <illegal reg q5.5>
   1f99c:	stmiapl	r3!, {r2, r5, r7, r8, r9, lr}^
   1f9a0:			; <UNDEFINED> instruction: 0xf47f2b00
   1f9a4:	vfma.f32	d26, d1, d14
   1f9a8:	stmiapl	r3!, {r2, r3, r5, r7, r8, r9, lr}^
   1f9ac:			; <UNDEFINED> instruction: 0xf47f2b00
   1f9b0:	ldr	sl, [ip], #-3096	; 0xfffff3e8
   1f9b4:	svceq	0x0000f1bb
   1f9b8:	cfldrsge	mvf15, [pc], #-508	; 1f7c4 <tcgetattr@plt+0x1b6f4>
   1f9bc:	vshl.s8	q15, <illegal reg q2.5>, <illegal reg q0.5>
   1f9c0:	vqsub.s8	d20, d17, d8
   1f9c4:	stmiapl	r2!, {r2, r3, r4, r7, r8, lr}
   1f9c8:	bcs	33b5c <tcgetattr@plt+0x2fa8c>
   1f9cc:			; <UNDEFINED> instruction: 0xf04fd0df
   1f9d0:	stmdbmi	r6!, {r2, fp}
   1f9d4:	ldrbtmi	r2, [r9], #-0
   1f9d8:	blx	ff8dd97c <tcgetattr@plt+0xff8d98ac>
   1f9dc:	vadd.i8	d22, d1, d28
   1f9e0:	movwcs	r4, #684	; 0x2ac
   1f9e4:			; <UNDEFINED> instruction: 0x51a5f504
   1f9e8:	adcmi	pc, r4, r1, asr #4
   1f9ec:	vhadd.s8	d21, d17, d19
   1f9f0:	mlapl	r3, r8, r2, r4
   1f9f4:	adcpl	r6, r3, fp
   1f9f8:	bllt	ffedd9fc <tcgetattr@plt+0xffed992c>
   1f9fc:	strdeq	r9, [r3], -ip
   1fa00:	andeq	r0, r0, r0, asr #6
   1fa04:	andeq	r9, r3, sl, ror #23
   1fa08:	andeq	r0, r0, r8, ror #6
   1fa0c:	andeq	r0, r0, r8, ror #7
   1fa10:	ldrdeq	r0, [r0], -r4
   1fa14:	andeq	r4, r2, sl, lsl #23
   1fa18:	andeq	r1, r2, sl, lsl r5
   1fa1c:	strdeq	r1, [r2], -r2
   1fa20:	andeq	r4, r2, r8, asr #22
   1fa24:	andeq	r4, r2, r6, lsl #22
   1fa28:	andeq	r2, r2, r4, lsr #7
   1fa2c:	strdeq	r2, [r2], -lr
   1fa30:	andeq	r0, r0, r8, ror r3
   1fa34:	andeq	r0, r0, ip, ror #8
   1fa38:	andeq	r0, r0, ip, ror r3
   1fa3c:	andeq	r4, r2, r6, lsl #16
   1fa40:	andeq	r0, r0, r0, ror r3
   1fa44:	andeq	r0, r0, r8, ror #9
   1fa48:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1fa4c:	andeq	r9, r3, r8, ror #6
   1fa50:	ldrdeq	r0, [r0], -ip
   1fa54:	andeq	r4, r2, ip, ror #6
   1fa58:	andeq	r2, r2, r8, asr #26
   1fa5c:	andeq	r4, r2, r8, lsr #6
   1fa60:	andeq	r4, r2, r2, lsl r3
   1fa64:	ldrdeq	r4, [r2], -lr
   1fa68:	strdeq	r4, [r2], -r8
   1fa6c:	andeq	r4, r2, r6, asr r2
   1fa70:	ldrmi	pc, [r8, r1, asr #4]!
   1fa74:	stmdacs	r0, {r5, r6, r7, r8, fp, ip, lr}
   1fa78:	bge	ffcdcb7c <tcgetattr@plt+0xffcd8aac>
   1fa7c:	ldrbtmi	r4, [r9], #-2416	; 0xfffff690
   1fa80:			; <UNDEFINED> instruction: 0xf8b4f7f3
   1fa84:			; <UNDEFINED> instruction: 0xf0002800
   1fa88:	stmdavs	ip!, {r5, r7, pc}
   1fa8c:	sbcmi	pc, ip, r1, asr #4
   1fa90:	vpmax.s8	q10, <illegal reg q0.5>, q14
   1fa94:	blmi	1b301dc <tcgetattr@plt+0x1b2c10c>
   1fa98:	eorpl	r4, r2, sl, ror r4
   1fa9c:	rsbpl	r4, r3, fp, ror r4
   1faa0:	blt	ff7ddaa4 <tcgetattr@plt+0xff7d99d4>
   1faa4:	ldrbtmi	r4, [sl], #-2665	; 0xfffff597
   1faa8:	ldrt	r5, [fp], #226	; 0xe2
   1faac:	ldrbtmi	r4, [sl], #-2664	; 0xfffff598
   1fab0:	ldrt	r5, [r1], #226	; 0xe2
   1fab4:	vrhadd.s8	d27, d1, d26
   1fab8:	stmiapl	r3!, {r2, r4, r5, r6, r8, r9, ip, lr}^
   1fabc:			; <UNDEFINED> instruction: 0xf47f2b00
   1fac0:	blmi	194b43c <tcgetattr@plt+0x194736c>
   1fac4:	msrpl	(UNDEF: 104), r1
   1fac8:	sfmpl	f7, 3, [r4], #-260	; 0xfffffefc
   1facc:	rsbspl	pc, r8, r1, asr #4
   1fad0:	vqshl.s8	q10, <illegal reg q13.5>, <illegal reg q0.5>
   1fad4:	rsbpl	r5, r3, ip, ror #4
   1fad8:	andcc	pc, ip, r4, asr #16
   1fadc:	eorpl	r4, r3, r9, lsl r6
   1fae0:	adcpl	r2, r3, r0, lsl #6
   1fae4:	blmi	1758d8c <tcgetattr@plt+0x1754cbc>
   1fae8:	rsbpl	pc, r4, #268435460	; 0x10000004
   1faec:	adcpl	r4, r3, fp, ror r4
   1faf0:	ldmdbmi	sl, {r0, r1, r2, r6, r9, sl, sp, lr, pc}^
   1faf4:			; <UNDEFINED> instruction: 0xf7e74479
   1faf8:	stmdavs	ip!, {r0, r1, r4, r6, r9, fp, ip, sp, lr, pc}
   1fafc:			; <UNDEFINED> instruction: 0x43b8f241
   1fb00:	blcs	35e94 <tcgetattr@plt+0x31dc4>
   1fb04:	svcge	0x005bf43f
   1fb08:	orrsmi	pc, r8, #268435460	; 0x10000004
   1fb0c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1fb10:	blcs	35ea4 <tcgetattr@plt+0x31dd4>
   1fb14:	blge	1b5cd18 <tcgetattr@plt+0x1b58c48>
   1fb18:			; <UNDEFINED> instruction: 0x53a5f504
   1fb1c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1fb20:	blcs	39b94 <tcgetattr@plt+0x35ac4>
   1fb24:	blge	191cd28 <tcgetattr@plt+0x1918c58>
   1fb28:	stmdbmi	sp, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
   1fb2c:			; <UNDEFINED> instruction: 0xf7e74479
   1fb30:	stmdavs	ip!, {r0, r1, r2, r4, r5, r9, fp, ip, sp, lr, pc}
   1fb34:			; <UNDEFINED> instruction: 0x43b8f241
   1fb38:	blcs	35ecc <tcgetattr@plt+0x31dfc>
   1fb3c:	vqadd.s8	d29, d1, d20
   1fb40:			; <UNDEFINED> instruction: 0x2701439c
   1fb44:	strb	r5, [r8, #2275]!	; 0x8e3
   1fb48:	stmdbmi	r6, {r3, r5, fp, sp, lr}^
   1fb4c:	ldrbtmi	r3, [r9], #-248	; 0xffffff08
   1fb50:			; <UNDEFINED> instruction: 0xf84cf7f3
   1fb54:			; <UNDEFINED> instruction: 0xf47f2800
   1fb58:	stmdavs	ip!, {r6, r7, r9, fp, sp, pc}
   1fb5c:	strpl	pc, [r4, r1, asr #4]
   1fb60:	orrlt	r5, r0, r0, ror #19
   1fb64:	ldrbtmi	r4, [r9], #-2368	; 0xfffff6c0
   1fb68:			; <UNDEFINED> instruction: 0xf840f7f3
   1fb6c:			; <UNDEFINED> instruction: 0xf47f2800
   1fb70:	stmdavs	fp!, {r2, r4, r5, r7, r9, fp, sp, pc}
   1fb74:	ldmibpl	r8, {r0, r2, r3, r4, r5, r8, fp, lr}^
   1fb78:			; <UNDEFINED> instruction: 0xf7f34479
   1fb7c:	stmdacs	r0, {r0, r1, r2, r4, r5, fp, ip, sp, lr, pc}
   1fb80:	bge	feb1cd84 <tcgetattr@plt+0xfeb18cb4>
   1fb84:	vadd.i8	d22, d1, d28
   1fb88:	stmiapl	r3!, {r2, r3, r4, r6, r8, r9, ip, lr}^
   1fb8c:	blt	fee9db90 <tcgetattr@plt+0xfee99ac0>
   1fb90:	ldmdbmi	r7!, {r0, r1, r3, r5, fp, sp, lr}
   1fb94:	ldrbtmi	r5, [r9], #-2520	; 0xfffff628
   1fb98:			; <UNDEFINED> instruction: 0xf828f7f3
   1fb9c:			; <UNDEFINED> instruction: 0xf47f2800
   1fba0:	stmdavs	ip!, {r1, r3, r4, r5, r6, r9, fp, sp, pc}
   1fba4:	blt	1f5dba8 <tcgetattr@plt+0x1f59ad8>
   1fba8:	addsmi	pc, ip, #268435460	; 0x10000004
   1fbac:	strcs	r5, [r2, -r3, ror #3]
   1fbb0:	ldr	r5, [r2, #2211]!	; 0x8a3
   1fbb4:	mvnscc	r6, r9, lsr #16
   1fbb8:	stmdbmi	lr!, {r1, r3, r9, sl, lr}
   1fbbc:			; <UNDEFINED> instruction: 0xf04f2000
   1fbc0:	ldrbtmi	r3, [r9], #-1791	; 0xfffff901
   1fbc4:			; <UNDEFINED> instruction: 0xf9ecf7e7
   1fbc8:	stmdavs	fp!, {r1, r2, r7, r8, sl, sp, lr, pc}
   1fbcc:	ldmibpl	r8, {r1, r3, r5, r8, fp, lr}^
   1fbd0:			; <UNDEFINED> instruction: 0xf7f34479
   1fbd4:	stmdacs	r0, {r0, r1, r3, fp, ip, sp, lr, pc}
   1fbd8:	svcge	0x0057f47f
   1fbdc:			; <UNDEFINED> instruction: 0xf7ff682c
   1fbe0:	stmdbmi	r6!, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, pc}
   1fbe4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1fbe8:			; <UNDEFINED> instruction: 0xf7e74479
   1fbec:	ldrb	pc, [r3, #-2521]!	; 0xfffff627	; <UNPREDICTABLE>
   1fbf0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1fbf4:	stmdbmi	r2!, {r4, r5, r6, r8, sl, sp, lr, pc}
   1fbf8:			; <UNDEFINED> instruction: 0xf04f2000
   1fbfc:	ldrbtmi	r3, [r9], #-1791	; 0xfffff901
   1fc00:			; <UNDEFINED> instruction: 0xf9cef7e7
   1fc04:	blmi	8191ac <tcgetattr@plt+0x8150dc>
   1fc08:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1fc0c:	ldmdbmi	lr, {r0, r9, fp, ip, pc}
   1fc10:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
   1fc14:			; <UNDEFINED> instruction: 0xf9c4f7e7
   1fc18:	ldmdbmi	ip, {r1, r2, r3, r4, r6, r8, sl, sp, lr, pc}
   1fc1c:			; <UNDEFINED> instruction: 0xf04f4630
   1fc20:	ldrbtmi	r3, [r9], #-1791	; 0xfffff901
   1fc24:			; <UNDEFINED> instruction: 0xf9bcf7e7
   1fc28:	ldmdbmi	r9, {r1, r2, r4, r6, r8, sl, sp, lr, pc}
   1fc2c:			; <UNDEFINED> instruction: 0xf04f4630
   1fc30:	ldrbtmi	r3, [r9], #-1791	; 0xfffff901
   1fc34:			; <UNDEFINED> instruction: 0xf9b4f7e7
   1fc38:			; <UNDEFINED> instruction: 0xf7e3e54e
   1fc3c:	svclt	0x0000ef40
   1fc40:	andeq	r4, r2, r2, lsl r1
   1fc44:	andeq	r4, r2, r4, lsl #2
   1fc48:	andeq	r4, r2, ip, lsl #2
   1fc4c:	andeq	r1, r2, lr, lsr #19
   1fc50:	andeq	r4, r2, r6, lsr #3
   1fc54:			; <UNDEFINED> instruction: 0x000246b0
   1fc58:	muleq	r2, r4, r6
   1fc5c:	andeq	r4, r2, r0, lsl r1
   1fc60:	strheq	r4, [r2], -r0
   1fc64:	andeq	r4, r2, r6, ror r0
   1fc68:	andeq	r4, r2, r6, rrx
   1fc6c:	andeq	r4, r2, r8, asr r0
   1fc70:	strdeq	r3, [r2], -lr
   1fc74:	ldrdeq	r3, [r2], -r2
   1fc78:	andeq	r3, r2, r4, asr #31
   1fc7c:	andeq	r3, r2, r4, lsr #30
   1fc80:	ldrdeq	r3, [r2], -lr
   1fc84:	andeq	r0, r0, r4, lsr #7
   1fc88:	andeq	r2, r2, r2, lsr ip
   1fc8c:	andeq	r3, r2, r6, asr #30
   1fc90:	andeq	r3, r2, r2, lsl pc
   1fc94:	svcmi	0x00f0e92d
   1fc98:			; <UNDEFINED> instruction: 0xf8df4607
   1fc9c:	ldrmi	r9, [r8], r4, asr #2
   1fca0:	addlt	r4, r7, r0, asr ip
   1fca4:			; <UNDEFINED> instruction: 0x460e44f9
   1fca8:	andeq	pc, r4, r9, asr r8	; <UNPREDICTABLE>
   1fcac:	andls	r6, r5, r4, lsl #16
   1fcb0:	blcc	79f44 <tcgetattr@plt+0x75e74>
   1fcb4:			; <UNDEFINED> instruction: 0xd01e42bb
   1fcb8:	stmdavs	r3!, {r0, r5, r9, fp, sp, lr}
   1fcbc:	andvs	r6, r1, sp, lsl #16
   1fcc0:	tstlt	fp, fp
   1fcc4:	bvs	fe6f8630 <tcgetattr@plt+0xfe6f4560>
   1fcc8:	mvnsle	r2, r0, lsl #22
   1fccc:			; <UNDEFINED> instruction: 0xc018f8d1
   1fcd0:	ldrtmi	r4, [r1], -r3, asr #12
   1fcd4:			; <UNDEFINED> instruction: 0xf8dc4638
   1fcd8:	ldrmi	r6, [r0, r8]!
   1fcdc:	bls	179d70 <tcgetattr@plt+0x175ca0>
   1fce0:	tstlt	fp, r4, lsl r0
   1fce4:	bvs	fe6f865c <tcgetattr@plt+0xfe6f458c>
   1fce8:	mvnsle	r2, r0, lsl #22
   1fcec:	andsvs	r6, sp, r3, lsr #20
   1fcf0:	pop	{r0, r1, r2, ip, sp, pc}
   1fcf4:			; <UNDEFINED> instruction: 0xf8d48ff0
   1fcf8:	bne	14c7d70 <tcgetattr@plt+0x14c3ca0>
   1fcfc:	tstcs	r0, r5, asr ip
   1fd00:			; <UNDEFINED> instruction: 0xf8da428d
   1fd04:	svclt	0x00d42304
   1fd08:	movwcs	r2, #4864	; 0x1300
   1fd0c:	andne	pc, r2, sl, lsl #16
   1fd10:	tstlt	ip, #14286848	; 0xda0000	; <UNPREDICTABLE>
   1fd14:	svclt	0x00ac455e
   1fd18:			; <UNDEFINED> instruction: 0xf0032100
   1fd1c:	bllt	e60128 <tcgetattr@plt+0xe5c058>
   1fd20:	msrne	CPSR_, #14286848	; 0xda0000
   1fd24:	strle	r0, [r7], #-1993	; 0xfffff837
   1fd28:	addsmi	r4, r6, #1509949440	; 0x5a000000
   1fd2c:	smlatbcs	r0, ip, pc, fp	; <UNPREDICTABLE>
   1fd30:	tsteq	r1, r3	; <UNPREDICTABLE>
   1fd34:	teqle	sl, r0, lsl #18
   1fd38:			; <UNDEFINED> instruction: 0xf1b86862
   1fd3c:	svclt	0x00180f00
   1fd40:	addsmi	r2, r6, #0, 6
   1fd44:	movwcs	fp, #4012	; 0xfac
   1fd48:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   1fd4c:	sbcle	r2, pc, r0, lsl #22
   1fd50:			; <UNDEFINED> instruction: 0x46201b93
   1fd54:	svclt	0x00d442ab
   1fd58:	ldmdbne	r3!, {r0, r1, r4, r5, r6, r7, fp, ip}^
   1fd5c:	blcc	68d64 <tcgetattr@plt+0x64c94>
   1fd60:			; <UNDEFINED> instruction: 0x4631463a
   1fd64:	stmib	sp, {r8, r9, sl, ip, pc}^
   1fd68:			; <UNDEFINED> instruction: 0xf0194401
   1fd6c:	ldr	pc, [pc, r9, asr #22]!
   1fd70:	andeq	lr, r6, #175104	; 0x2ac00
   1fd74:	adcmi	r4, sl, #28, 22	; 0x7000
   1fd78:	tstne	r8, #14286848	; 0xda0000	; <UNPREDICTABLE>
   1fd7c:	svclt	0x00a84620
   1fd80:			; <UNDEFINED> instruction: 0xf859462a
   1fd84:	ldrtmi	r3, [r1], #-3
   1fd88:	strvs	lr, [r0, -sp, asr #19]
   1fd8c:	ldrmi	r1, [r6], #-2733	; 0xfffff553
   1fd90:			; <UNDEFINED> instruction: 0xf8aaf019
   1fd94:	vstrcs	d9, [r0, #-20]	; 0xffffffec
   1fd98:	msrne	CPSR_, #14286848	; 0xda0000
   1fd9c:	movwcs	pc, #18650	; 0x48da	; <UNPREDICTABLE>
   1fda0:	svclt	0x00d4681c
   1fda4:	movwcs	r2, #4864	; 0x1300
   1fda8:	strble	r0, [r5], #1993	; 0x7c9
   1fdac:	blne	fe4d9ca4 <tcgetattr@plt+0xfe4d5bd4>
   1fdb0:	adcmi	r4, sl, #13312	; 0x3400
   1fdb4:	smlatbeq	fp, r6, fp, lr
   1fdb8:	ldrbmi	r4, [r1], #-1568	; 0xfffff9e0
   1fdbc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1fdc0:	strtmi	fp, [sl], -r8, lsr #31
   1fdc4:	bne	feb855cc <tcgetattr@plt+0xfeb814fc>
   1fdc8:	ldrmi	r9, [r6], #-1793	; 0xfffff8ff
   1fdcc:			; <UNDEFINED> instruction: 0xf88cf019
   1fdd0:	vstrcs	d9, [r0, #-20]	; 0xffffffec
   1fdd4:	svclt	0x00d4681c
   1fdd8:	movwcs	r2, #4864	; 0x1300
   1fddc:	svclt	0x0000e7ac
   1fde0:	andeq	r8, r3, r0, lsr #27
   1fde4:	andeq	r0, r0, r8, asr r3
   1fde8:	andeq	r0, r0, r4, asr r4
   1fdec:	blmi	4cd5d4 <tcgetattr@plt+0x4c9504>
   1fdf0:	ldrbtmi	r4, [fp], #-2578	; 0xfffff5ee
   1fdf4:	stmdavs	ip!, {r0, r2, r3, r4, r7, fp, ip, lr}
   1fdf8:	stmdavs	r3!, {r5, r9, fp, sp, lr}
   1fdfc:	eorvs	r6, r8, r6, lsl #16
   1fe00:	tstlt	fp, r3
   1fe04:	bvs	fe6f876c <tcgetattr@plt+0xfe6f469c>
   1fe08:	mvnsle	r2, r0, lsl #22
   1fe0c:	movwcs	r6, #2439	; 0x987
   1fe10:	ldrmi	r6, [r9], -r2, asr #16
   1fe14:	ldmvs	pc!, {r7, fp, sp, lr}	; <UNPREDICTABLE>
   1fe18:	stmdacc	r1, {r0, r9, fp, ip, sp}
   1fe1c:	stmdavs	r3!, {r3, r4, r5, r7, r8, r9, sl, lr}
   1fe20:	tstlt	fp, ip, lsr #32
   1fe24:	bvs	fe6f879c <tcgetattr@plt+0xfe6f46cc>
   1fe28:	mvnsle	r2, r0, lsl #22
   1fe2c:	andsvs	r6, lr, r3, lsr #20
   1fe30:	ldrhtmi	lr, [r8], #141	; 0x8d
   1fe34:	ldmlt	r4, {r1, r3, r4, ip, sp, lr, pc}
   1fe38:	andeq	r8, r3, r2, asr ip
   1fe3c:	andeq	r0, r0, r8, asr r3
   1fe40:	ldrbmi	lr, [r0, sp, lsr #18]!
   1fe44:	ldmdbmi	lr!, {r0, r2, r3, r9, sl, lr}
   1fe48:	blmi	fb16c0 <tcgetattr@plt+0xfad5f0>
   1fe4c:	ldrbtmi	r4, [r9], #-1542	; 0xfffff9fa
   1fe50:	movweq	pc, #18640	; 0x48d0	; <UNPREDICTABLE>
   1fe54:	blne	fe4b18a0 <tcgetattr@plt+0xfe4ad7d0>
   1fe58:	addsmi	r5, r0, #13303808	; 0xcb0000
   1fe5c:	ldrdhi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   1fe60:	ldmdavs	fp, {r2, r7, ip, sp, pc}
   1fe64:			; <UNDEFINED> instruction: 0xf04f9303
   1fe68:	ldrbtmi	r0, [r8], #768	; 0x300
   1fe6c:	blls	356fec <tcgetattr@plt+0x352f1c>
   1fe70:	streq	lr, [r5, -r9, lsr #23]
   1fe74:			; <UNDEFINED> instruction: 0xf8d6b12b
   1fe78:	blne	ff92caa0 <tcgetattr@plt+0xff9289d0>
   1fe7c:			; <UNDEFINED> instruction: 0xf8c61bdb
   1fe80:			; <UNDEFINED> instruction: 0xf8d63308
   1fe84:	blne	ff02cb0c <tcgetattr@plt+0xff028a3c>
   1fe88:	movweq	pc, #18630	; 0x48c6	; <UNPREDICTABLE>
   1fe8c:	strble	r0, [r2], #-2011	; 0xfffff825
   1fe90:	ldmdane	r2!, {r1, r2, r3, r5, r8, r9, fp, lr}
   1fe94:	beq	15c2d0 <tcgetattr@plt+0x158200>
   1fe98:			; <UNDEFINED> instruction: 0xf858454d
   1fe9c:	svclt	0x00283003
   1fea0:	addsmi	r4, r5, #80740352	; 0x4d00000
   1fea4:	ldmhi	r9, {r3, r4, fp, sp, lr}
   1fea8:	mulls	r1, fp, r9
   1feac:	andne	pc, r8, sp, lsr #17
   1feb0:	andcc	pc, r6, sl, lsl #17
   1feb4:			; <UNDEFINED> instruction: 0xf8584b26
   1feb8:	andsle	r9, r1, #3
   1febc:	ldrdeq	pc, [r0], -r9
   1fec0:			; <UNDEFINED> instruction: 0xf8154622
   1fec4:	ldrbmi	ip, [r1], -r1, lsl #22
   1fec8:	stmvs	r3, {r0, sl, ip, sp}
   1fecc:	andgt	pc, r4, sp, lsl #17
   1fed0:			; <UNDEFINED> instruction: 0xf0183b01
   1fed4:			; <UNDEFINED> instruction: 0xf8d6ff9d
   1fed8:	ldrtmi	r3, [r3], #-772	; 0xfffffcfc
   1fedc:	mvnle	r4, #-805306359	; 0xd0000009
   1fee0:	blmi	74c4c4 <tcgetattr@plt+0x7483f4>
   1fee4:			; <UNDEFINED> instruction: 0xf8584427
   1fee8:			; <UNDEFINED> instruction: 0xf8d95003
   1feec:	strtmi	r0, [r2], -r0
   1fef0:	strcc	r4, [r1], #-1577	; 0xfffff9d7
   1fef4:	blcc	7a108 <tcgetattr@plt+0x76038>
   1fef8:			; <UNDEFINED> instruction: 0xff8af018
   1fefc:	ldrhle	r4, [r4, #44]!	; 0x2c
   1ff00:	ldrdeq	pc, [r0], -r9
   1ff04:	tstne	ip, #14024704	; 0xd60000	; <UNPREDICTABLE>
   1ff08:	movwcc	pc, #35030	; 0x88d6	; <UNPREDICTABLE>
   1ff0c:	ldrmi	r6, [r9], #-2178	; 0xfffff77e
   1ff10:			; <UNDEFINED> instruction: 0xf0183a01
   1ff14:	bmi	45f358 <tcgetattr@plt+0x45b288>
   1ff18:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   1ff1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ff20:	subsmi	r9, sl, r3, lsl #22
   1ff24:	andlt	sp, r4, sl, lsl #2
   1ff28:			; <UNDEFINED> instruction: 0x87f0e8bd
   1ff2c:	strbmi	r1, [r9], -r2, lsl #21
   1ff30:			; <UNDEFINED> instruction: 0xf7e34628
   1ff34:			; <UNDEFINED> instruction: 0xf8d6ed32
   1ff38:	ldr	r0, [r8, r4, lsl #6]
   1ff3c:	ldc	7, cr15, [lr, #908]!	; 0x38c
   1ff40:	strdeq	r8, [r3], -r6
   1ff44:	andeq	r0, r0, r0, asr #6
   1ff48:	ldrdeq	r8, [r3], -sl
   1ff4c:	andeq	r0, r0, r4, asr r4
   1ff50:	andeq	r0, r0, r8, asr r3
   1ff54:	andeq	r0, r0, ip, lsl r4
   1ff58:	andeq	r8, r3, sl, lsr #22
   1ff5c:	ldmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1ff60:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1ff64:	svcmi	0x00f0e92d
   1ff68:	addslt	r4, r3, sl, ror r4
   1ff6c:	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1ff70:	strls	r4, [r8], #-1148	; 0xfffffb84
   1ff74:			; <UNDEFINED> instruction: 0xf8df58d3
   1ff78:	ldmdavs	fp, {r2, r3, fp, sp}
   1ff7c:			; <UNDEFINED> instruction: 0xf04f9311
   1ff80:	stmib	sp, {r8, r9}^
   1ff84:			; <UNDEFINED> instruction: 0xf8df010a
   1ff88:			; <UNDEFINED> instruction: 0xf8543800
   1ff8c:	stmiapl	r3!, {r1, ip, sp, pc}^
   1ff90:	ldrdeq	pc, [r0], -fp
   1ff94:	stmibvs	r4, {r1, r2, r8, r9, ip, pc}^
   1ff98:	stmvs	r2, {r0, r1, r3, r4, fp, sp, lr}
   1ff9c:	bcc	84bb8 <tcgetattr@plt+0x80ae8>
   1ffa0:	bicne	lr, r7, #212, 18	; 0x350000
   1ffa4:	svclt	0x005c07dd
   1ffa8:	movwcc	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
   1ffac:			; <UNDEFINED> instruction: 0xf01818c9
   1ffb0:	blls	2df2bc <tcgetattr@plt+0x2db1ec>
   1ffb4:			; <UNDEFINED> instruction: 0xf0002b00
   1ffb8:	blls	30090c <tcgetattr@plt+0x2fc83c>
   1ffbc:			; <UNDEFINED> instruction: 0xf8d49a0a
   1ffc0:			; <UNDEFINED> instruction: 0xf8d37308
   1ffc4:			; <UNDEFINED> instruction: 0xf8d4a000
   1ffc8:	ldmdavs	r6, {r2, r3, r4, r8, r9, ip, sp}
   1ffcc:	stmdbeq	r3, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
   1ffd0:	msrcs	CPSR_, #212, 16	; 0xd40000
   1ffd4:	svceq	0x0000f1ba
   1ffd8:	adchi	pc, lr, #0
   1ffdc:	sbfxcc	pc, pc, #17, #13
   1ffe0:			; <UNDEFINED> instruction: 0x465646b0
   1ffe4:	movwls	r4, #54395	; 0xd47b
   1ffe8:	movwls	r2, #29440	; 0x7300
   1ffec:	ldrbeq	r4, [r1, -r5, asr #12]
   1fff0:	blcc	9e04c <tcgetattr@plt+0x99f7c>
   1fff4:			; <UNDEFINED> instruction: 0xf1064427
   1fff8:			; <UNDEFINED> instruction: 0xf88d36ff
   1fffc:			; <UNDEFINED> instruction: 0xf140303b
   20000:			; <UNDEFINED> instruction: 0xf8d48098
   20004:	strbtpl	r1, [r3], #-772	; 0xfffffcfc
   20008:			; <UNDEFINED> instruction: 0xf0002b00
   2000c:	blls	1c02a8 <tcgetattr@plt+0x1bc1d8>
   20010:	ldrmi	r4, [sl], -r0, lsr #12
   20014:	andsvs	r9, r3, r5, lsl #22
   20018:	msrcc	CPSR_s, #212, 16	; 0xd40000
   2001c:	msrcs	CPSR_f, #212, 16	; 0xd40000
   20020:			; <UNDEFINED> instruction: 0xf8d44798
   20024:	stclpl	3, cr3, [r3], #16
   20028:	eorscc	pc, fp, sp, lsl #17
   2002c:	beq	185c040 <tcgetattr@plt+0x1857f70>
   20030:	svclt	0x00182b7f
   20034:	svceq	0x0000f1ba
   20038:			; <UNDEFINED> instruction: 0xf04fbf14
   2003c:			; <UNDEFINED> instruction: 0xf04f0a01
   20040:	eorle	r0, r3, r0, lsl #20
   20044:	movwcs	pc, #18644	; 0x48d4	; <UNPREDICTABLE>
   20048:	tstne	r4, #212, 16	; 0xd40000	; <UNPREDICTABLE>
   2004c:	vsubl.s8	q10, d16, d10
   20050:			; <UNDEFINED> instruction: 0xf00380ff
   20054:	bcs	60a58 <tcgetattr@plt+0x5c988>
   20058:	rsbshi	pc, pc, #64	; 0x40
   2005c:	ldrdcs	pc, [r0], -fp
   20060:	movwcc	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
   20064:	ldrdeq	pc, [r0], -fp
   20068:	stmdbeq	r3, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   2006c:			; <UNDEFINED> instruction: 0x46496892
   20070:			; <UNDEFINED> instruction: 0xf0183a01
   20074:			; <UNDEFINED> instruction: 0xf8d4fc5f
   20078:	movwcs	r2, #800	; 0x320
   2007c:	movwcc	pc, #35012	; 0x88c4	; <UNPREDICTABLE>
   20080:	suble	r2, r0, r0, lsl #28
   20084:	movwvc	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
   20088:	str	r4, [pc, r8, lsr #13]!
   2008c:	svclt	0x00182b7f
   20090:	tstle	r4, r8, lsl #22
   20094:	movwcs	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
   20098:	vpmax.u8	d2, d0, d0
   2009c:	blcs	5803bc <tcgetattr@plt+0x57c2ec>
   200a0:	adcshi	pc, r6, r0
   200a4:			; <UNDEFINED> instruction: 0xf0002b0b
   200a8:	blcs	600468 <tcgetattr@plt+0x5fc398>
   200ac:	rscshi	pc, lr, r0, asr #32
   200b0:	movwcs	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
   200b4:	vpmax.u8	d2, d0, d0
   200b8:			; <UNDEFINED> instruction: 0xf003815e
   200bc:	bcs	e0cb0 <tcgetattr@plt+0xdcbe0>
   200c0:	bicshi	pc, r1, r0
   200c4:	andseq	pc, fp, #-1073741784	; 0xc0000028
   200c8:			; <UNDEFINED> instruction: 0xf282fab2
   200cc:	blcs	2261c <tcgetattr@plt+0x1e54c>
   200d0:	andcs	fp, r1, #8, 30
   200d4:			; <UNDEFINED> instruction: 0xf0402a00
   200d8:	blcs	2c07f8 <tcgetattr@plt+0x2bc728>
   200dc:	blcs	38fd44 <tcgetattr@plt+0x38bc74>
   200e0:	strcs	fp, [r1, -ip, lsl #30]
   200e4:			; <UNDEFINED> instruction: 0xf0002700
   200e8:			; <UNDEFINED> instruction: 0xf8d481ed
   200ec:	stmdacs	r0, {r4, r5, r8, r9}
   200f0:			; <UNDEFINED> instruction: 0x81b2f000
   200f4:			; <UNDEFINED> instruction: 0xf7e39707
   200f8:			; <UNDEFINED> instruction: 0xf8d4ec5e
   200fc:			; <UNDEFINED> instruction: 0xf8c42320
   20100:	mcrcs	3, 0, r7, cr0, cr0, {1}
   20104:			; <UNDEFINED> instruction: 0x0791d1be
   20108:	orrshi	pc, r8, r0, asr #2
   2010c:	bls	306d3c <tcgetattr@plt+0x302c6c>
   20110:	movwcs	r6, #29
   20114:			; <UNDEFINED> instruction: 0xf8df6013
   20118:			; <UNDEFINED> instruction: 0xf8df2678
   2011c:	ldrbtmi	r3, [sl], #-1632	; 0xfffff9a0
   20120:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20124:	subsmi	r9, sl, r1, lsl fp
   20128:	andshi	pc, r5, #64	; 0x40
   2012c:	pop	{r0, r1, r4, ip, sp, pc}
   20130:			; <UNDEFINED> instruction: 0x07928ff0
   20134:	svcge	0x007af57f
   20138:			; <UNDEFINED> instruction: 0xf10d9b06
   2013c:	tstcs	r1, fp, lsr r0
   20140:	blls	1719b0 <tcgetattr@plt+0x16d8e0>
   20144:			; <UNDEFINED> instruction: 0xf8d46013
   20148:			; <UNDEFINED> instruction: 0xf8d43324
   2014c:	ldrmi	r2, [r8, r8, lsr #6]
   20150:	mlascc	fp, sp, r8, pc	; <UNPREDICTABLE>
   20154:	cmple	r8, r0, lsl #22
   20158:	str	r2, [lr, r0, lsl #6]!
   2015c:			; <UNDEFINED> instruction: 0xf0402a10
   20160:			; <UNDEFINED> instruction: 0xf8d48241
   20164:	svccs	0x00007310
   20168:	stmdbls	r8, {r0, r1, r2, r5, r7, ip, lr, pc}
   2016c:	beq	f5c5a8 <tcgetattr@plt+0xf584d8>
   20170:			; <UNDEFINED> instruction: 0x2620f8df
   20174:	movwcc	pc, #18644	; 0x48d4	; <UNPREDICTABLE>
   20178:			; <UNDEFINED> instruction: 0xf8d4588a
   2017c:	ldmdavs	r0, {r5, r8, r9, ip}
   20180:	tsteq	r1, r1	; <UNPREDICTABLE>
   20184:	ldmhi	r1, {r0, r3, r8, ip, pc}
   20188:	mulls	pc, r2, r9	; <UNPREDICTABLE>
   2018c:	subne	pc, r0, sp, lsr #17
   20190:	andcs	pc, r6, sl, lsl #17
   20194:			; <UNDEFINED> instruction: 0xf0002b00
   20198:	bls	200c2c <tcgetattr@plt+0x1fcb5c>
   2019c:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   201a0:	tstls	ip, #212, 16	; 0xd40000	; <UNPREDICTABLE>
   201a4:	andcs	r9, r1, #12, 4	; 0xc0000000
   201a8:	bls	2849cc <tcgetattr@plt+0x2808fc>
   201ac:			; <UNDEFINED> instruction: 0xf0002a00
   201b0:	blls	200c6c <tcgetattr@plt+0x1fcb9c>
   201b4:			; <UNDEFINED> instruction: 0xf0402b00
   201b8:			; <UNDEFINED> instruction: 0x46398270
   201bc:	subvc	pc, r5, #1325400064	; 0x4f000000
   201c0:			; <UNDEFINED> instruction: 0xf7e34620
   201c4:			; <UNDEFINED> instruction: 0xf1b8ec16
   201c8:	svclt	0x00143fff
   201cc:	movwhi	pc, #35012	; 0x88c4	; <UNPREDICTABLE>
   201d0:	movwhi	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
   201d4:	movwcc	pc, #18644	; 0x48d4	; <UNPREDICTABLE>
   201d8:	tstcs	r4, #212, 16	; 0xd40000	; <UNPREDICTABLE>
   201dc:	svclt	0x00c44293
   201e0:	movwcs	pc, #18628	; 0x48c4	; <UNPREDICTABLE>
   201e4:	bls	271a38 <tcgetattr@plt+0x26d968>
   201e8:	svclt	0x00c84598
   201ec:	movwcc	pc, #35012	; 0x88c4	; <UNPREDICTABLE>
   201f0:			; <UNDEFINED> instruction: 0xf0002a00
   201f4:			; <UNDEFINED> instruction: 0xf8db8259
   201f8:			; <UNDEFINED> instruction: 0xf8d40000
   201fc:	stmvs	r2, {r3, r8, r9, ip, sp}
   20200:	bcc	7146c <tcgetattr@plt+0x6d39c>
   20204:			; <UNDEFINED> instruction: 0xf0184649
   20208:			; <UNDEFINED> instruction: 0xf8d4fb95
   2020c:	ldr	r2, [r7, -r0, lsr #6]!
   20210:	movwcc	pc, #18644	; 0x48d4	; <UNPREDICTABLE>
   20214:	sbcls	lr, r7, #212, 18	; 0x350000
   20218:			; <UNDEFINED> instruction: 0xf012b11b
   2021c:			; <UNDEFINED> instruction: 0xf0000701
   20220:	movwcs	r8, #148	; 0x94
   20224:	biccc	lr, r1, #196, 18	; 0x310000
   20228:	andcs	lr, r1, #11010048	; 0xa80000
   2022c:	andls	r4, r0, #32, 12	; 0x2000000
   20230:			; <UNDEFINED> instruction: 0x464b1e79
   20234:			; <UNDEFINED> instruction: 0xf7ff463a
   20238:			; <UNDEFINED> instruction: 0xf8d4fe03
   2023c:	stmdacs	r0, {r4, r5, r8, r9}
   20240:			; <UNDEFINED> instruction: 0xf7e3d0e3
   20244:			; <UNDEFINED> instruction: 0xf8d4ebb8
   20248:			; <UNDEFINED> instruction: 0xf8c42320
   2024c:			; <UNDEFINED> instruction: 0xe717a330
   20250:	movwne	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
   20254:	sfmle	f4, 2, [lr], #-552	; 0xfffffdd8
   20258:			; <UNDEFINED> instruction: 0xf8c41c48
   2025c:	strbtpl	r0, [r3], #-776	; 0xfffffcf8
   20260:			; <UNDEFINED> instruction: 0xf8d43201
   20264:			; <UNDEFINED> instruction: 0xf8c43320
   20268:	ldrbeq	r2, [fp, r4, lsl #6]
   2026c:			; <UNDEFINED> instruction: 0xf8d4d53a
   20270:	stmdacs	r0, {r4, r5, r8, r9}
   20274:			; <UNDEFINED> instruction: 0xf7e3d0c9
   20278:	movwcs	lr, #2974	; 0xb9e
   2027c:	msrcs	CPSR_, #212, 16	; 0xd40000
   20280:	teqcc	r0, #196, 16	; 0xc40000	; <UNPREDICTABLE>
   20284:			; <UNDEFINED> instruction: 0xf8d4e6fc
   20288:			; <UNDEFINED> instruction: 0xf8d43308
   2028c:			; <UNDEFINED> instruction: 0xf8d41304
   20290:	addmi	r2, fp, #28, 6	; 0x70000000
   20294:	stmdbeq	r2, {r0, r1, r8, r9, fp, sp, lr, pc}
   20298:	msrcs	CPSR_, #212, 16	; 0xd40000
   2029c:			; <UNDEFINED> instruction: 0xf012da03
   202a0:			; <UNDEFINED> instruction: 0xf0000701
   202a4:			; <UNDEFINED> instruction: 0xf8c48090
   202a8:	strbt	r3, [r9], r4, lsl #6
   202ac:			; <UNDEFINED> instruction: 0xf47f2b04
   202b0:	ldmib	r4, {r4, r6, r7, r9, sl, fp, sp, pc}^
   202b4:	addsmi	r2, r1, #1073741872	; 0x40000030
   202b8:	svcge	0x0004f6bf
   202bc:	strtmi	r2, [r0], -r0, lsl #6
   202c0:	ldclne	3, cr9, [sl], #-0
   202c4:	ldrtmi	r4, [r9], -fp, asr #12
   202c8:	ldc2	7, cr15, [sl, #1020]!	; 0x3fc
   202cc:	teqeq	r0, #212, 16	; 0xd40000	; <UNPREDICTABLE>
   202d0:	addsle	r2, sl, r0, lsl #16
   202d4:	bl	1bde268 <tcgetattr@plt+0x1bda198>
   202d8:			; <UNDEFINED> instruction: 0xf8d42300
   202dc:			; <UNDEFINED> instruction: 0xf8c42320
   202e0:			; <UNDEFINED> instruction: 0xe6cd3330
   202e4:			; <UNDEFINED> instruction: 0xf10d9808
   202e8:			; <UNDEFINED> instruction: 0xf8df0a3c
   202ec:	ldrtmi	r3, [r8], r8, lsr #9
   202f0:	ldrdgt	pc, [r0], -fp
   202f4:			; <UNDEFINED> instruction: 0x464a4651
   202f8:			; <UNDEFINED> instruction: 0xf10958c3
   202fc:	andls	r0, r9, r1
   20300:			; <UNDEFINED> instruction: 0xe004f8b3
   20304:	ldmibvc	fp, {r3, r4, fp, sp, lr}
   20308:	sub	pc, r0, sp, lsr #17
   2030c:	strbtmi	r9, [r0], -pc
   20310:	andcc	pc, r6, sl, lsl #17
   20314:	blcc	9e37c <tcgetattr@plt+0x9a2ac>
   20318:	eorscc	pc, ip, sp, lsl #17
   2031c:	ldrdcc	pc, [r8], -ip
   20320:			; <UNDEFINED> instruction: 0xf0183b01
   20324:			; <UNDEFINED> instruction: 0xf8d4fd75
   20328:	strtmi	r3, [r3], #-772	; 0xfffffcfc
   2032c:	cmnle	r3, #152, 10	; 0x26000000
   20330:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
   20334:	bne	14da1a8 <tcgetattr@plt+0x14d60d8>
   20338:			; <UNDEFINED> instruction: 0x46391c78
   2033c:			; <UNDEFINED> instruction: 0xf7e39309
   20340:	ldmib	r4, {r2, r3, r5, r8, r9, fp, sp, lr, pc}^
   20344:	blls	268a50 <tcgetattr@plt+0x264980>
   20348:			; <UNDEFINED> instruction: 0xf8dbe786
   2034c:	strbmi	r0, [fp], #-0
   20350:	strbmi	r3, [r9], -r1, lsl #22
   20354:	strls	r6, [r2, -r2, lsl #17]
   20358:	stmib	sp, {r0, r9, fp, ip, sp}^
   2035c:			; <UNDEFINED> instruction: 0xf0192700
   20360:			; <UNDEFINED> instruction: 0xf8dbf84f
   20364:	strbmi	r0, [r9], -r0
   20368:	bcc	7a578 <tcgetattr@plt+0x764a8>
   2036c:	blx	ff8dc3d4 <tcgetattr@plt+0xff8d8304>
   20370:	msrcs	CPSR_, #212, 16	; 0xd40000
   20374:	mrcne	7, 3, lr, cr9, cr5, {2}
   20378:	ldmdble	r6, {r0, r5, r7, r9, lr}
   2037c:	and	r4, r2, fp, lsl #12
   20380:			; <UNDEFINED> instruction: 0x4619429c
   20384:			; <UNDEFINED> instruction: 0x4619d011
   20388:			; <UNDEFINED> instruction: 0xf813461a
   2038c:	stmdacs	r0!, {r0, r8, fp}
   20390:	addmi	sp, ip, #246	; 0xf6
   20394:	and	sp, r8, r3, lsl #6
   20398:			; <UNDEFINED> instruction: 0xf0004294
   2039c:			; <UNDEFINED> instruction: 0x461180da
   203a0:			; <UNDEFINED> instruction: 0xf8113a01
   203a4:	blcs	82f3b0 <tcgetattr@plt+0x82b2e0>
   203a8:	strdcs	sp, [r1], -r6
   203ac:	andls	r4, r0, sl, lsr r6
   203b0:	strtmi	r4, [r0], -fp, asr #12
   203b4:	stc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
   203b8:	teqeq	r0, #212, 16	; 0xd40000	; <UNPREDICTABLE>
   203bc:	orrle	r2, r9, r0, lsl #16
   203c0:	msrcs	CPSR_, #212, 16	; 0xd40000
   203c4:			; <UNDEFINED> instruction: 0xf8dbe65c
   203c8:	strbmi	r0, [r9], #-0
   203cc:	strbmi	r1, [r9], -fp, asr #21
   203d0:	stmvs	r2, {r0, r8, r9, fp, ip, sp}
   203d4:	bcc	85fe4 <tcgetattr@plt+0x81f14>
   203d8:	strcs	lr, [r0, -sp, asr #19]
   203dc:			; <UNDEFINED> instruction: 0xf810f019
   203e0:	ldrdeq	pc, [r0], -fp
   203e4:	stmvs	r2, {r0, r3, r6, r9, sl, lr}
   203e8:			; <UNDEFINED> instruction: 0xf0183a01
   203ec:			; <UNDEFINED> instruction: 0xf8d4faa3
   203f0:			; <UNDEFINED> instruction: 0xf8d43308
   203f4:	ldrb	r2, [r6, -r0, lsr #6]
   203f8:	streq	lr, [r7, -r9, lsr #23]
   203fc:	ldrdeq	pc, [r0], -fp
   20400:	andeq	lr, r7, #8, 22	; 0x2000
   20404:	blcc	9e46c <tcgetattr@plt+0x9a39c>
   20408:			; <UNDEFINED> instruction: 0xf88d4651
   2040c:	stmvs	r3, {r2, r3, r4, r5, ip, sp}
   20410:			; <UNDEFINED> instruction: 0xf0183b01
   20414:			; <UNDEFINED> instruction: 0xf8d4fcfd
   20418:	strtmi	r3, [r3], #-772	; 0xfffffcfc
   2041c:	mvnle	r4, #152, 10	; 0x26000000
   20420:	ldrdeq	pc, [r0], -fp
   20424:	tstne	ip, #212, 16	; 0xd40000	; <UNPREDICTABLE>
   20428:	movwcc	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
   2042c:	stmiane	fp, {r1, r7, fp, sp, lr}^
   20430:	bcc	8505c <tcgetattr@plt+0x80f8c>
   20434:			; <UNDEFINED> instruction: 0xf0184619
   20438:			; <UNDEFINED> instruction: 0xe779fa7d
   2043c:			; <UNDEFINED> instruction: 0xf8d407d3
   20440:	svclt	0x005c131c
   20444:	movwcc	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
   20448:			; <UNDEFINED> instruction: 0xf8db18c9
   2044c:	ldmvs	sl, {ip, sp}
   20450:	bcc	787bc <tcgetattr@plt+0x746ec>
   20454:			; <UNDEFINED> instruction: 0xe659611a
   20458:	msrcs	CPSR_, #212, 16	; 0xd40000
   2045c:	str	r9, [pc], -r7
   20460:	stc2l	7, cr15, [r4], {255}	; 0xff
   20464:	ssatmi	lr, #19, r7, asr #12
   20468:	movwcs	r4, #1606	; 0x646
   2046c:	movwcc	pc, #18628	; 0x48c4	; <UNPREDICTABLE>
   20470:			; <UNDEFINED> instruction: 0xf8db7023
   20474:	strcs	r3, [r0, -r0]
   20478:			; <UNDEFINED> instruction: 0xf7ff61df
   2047c:	blls	2df760 <tcgetattr@plt+0x2db690>
   20480:	andsvs	r9, sp, r6, lsl #20
   20484:	ldrmi	r9, [r1], -fp, lsl #22
   20488:			; <UNDEFINED> instruction: 0xf8c39a05
   2048c:			; <UNDEFINED> instruction: 0xf8d4a000
   20490:	andvs	r3, sl, r0, lsr #6
   20494:	svclt	0x00550798
   20498:	ldrtmi	r4, [r0], -r0, lsr #12
   2049c:	msrcc	CPSR_s, #212, 16	; 0xd40000
   204a0:	svclt	0x005a4639
   204a4:	msrcs	CPSR_f, #212, 16	; 0xd40000
   204a8:	movwne	pc, #18644	; 0x48d4	; <UNPREDICTABLE>
   204ac:	sbccc	lr, r9, #212, 18	; 0x350000
   204b0:			; <UNDEFINED> instruction: 0xf8d44798
   204b4:	tstlt	r8, r0, lsr r3
   204b8:	b	1f5e44c <tcgetattr@plt+0x1f5a37c>
   204bc:			; <UNDEFINED> instruction: 0xf7e34620
   204c0:			; <UNDEFINED> instruction: 0xe628ea7a
   204c4:	movwcc	pc, #18644	; 0x48d4	; <UNPREDICTABLE>
   204c8:			; <UNDEFINED> instruction: 0x464646b2
   204cc:	blcs	3585c <tcgetattr@plt+0x3178c>
   204d0:			; <UNDEFINED> instruction: 0xf8d4d0cf
   204d4:	ldreq	r3, [pc, r0, lsr #6]
   204d8:	blmi	fec14c0c <tcgetattr@plt+0xfec10b3c>
   204dc:			; <UNDEFINED> instruction: 0xf8d3447b
   204e0:	ldmdblt	pc, {r4, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
   204e4:			; <UNDEFINED> instruction: 0xf8d7e02a
   204e8:	teqlt	pc, #16, 6	; 0x40000000
   204ec:	ldrtmi	r4, [r8], -r1, lsr #12
   204f0:	ldmib	r0!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   204f4:	mvnsle	r2, r0, lsl #16
   204f8:	movwcc	pc, #51415	; 0xc8d7	; <UNPREDICTABLE>
   204fc:			; <UNDEFINED> instruction: 0xf8d7b11b
   20500:			; <UNDEFINED> instruction: 0xf8c32310
   20504:			; <UNDEFINED> instruction: 0xf8d72310
   20508:	tstlt	sl, r0, lsl r3
   2050c:	movwcc	pc, #51394	; 0xc8c2	; <UNPREDICTABLE>
   20510:	movwcc	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
   20514:	movwcc	pc, #35015	; 0x88c7	; <UNPREDICTABLE>
   20518:	ldrbtmi	r4, [fp], #-2976	; 0xfffff460
   2051c:	tstcs	r0, #13828096	; 0xd30000	; <UNPREDICTABLE>
   20520:	sbccc	lr, r3, #3260416	; 0x31c000
   20524:	tstcc	r0, #13828096	; 0xd30000	; <UNPREDICTABLE>
   20528:			; <UNDEFINED> instruction: 0xf8c3b10b
   2052c:	blmi	fe73d164 <tcgetattr@plt+0xfe739094>
   20530:			; <UNDEFINED> instruction: 0xf8c3447b
   20534:			; <UNDEFINED> instruction: 0xe79c7310
   20538:	strb	r4, [r4, #1589]!	; 0x635
   2053c:	subvc	pc, r5, pc, asr #8
   20540:	bl	fe75e4d4 <tcgetattr@plt+0xfe75a404>
   20544:	subvc	pc, r5, #1325400064	; 0x4f000000
   20548:	strmi	r4, [r7], -r1, lsr #12
   2054c:	b	145e4e0 <tcgetattr@plt+0x145a410>
   20550:	strtmi	lr, [r1], -r2, ror #15
   20554:			; <UNDEFINED> instruction: 0xf7e3e729
   20558:	bcs	db028 <tcgetattr@plt+0xd6f58>
   2055c:			; <UNDEFINED> instruction: 0xf8d4d115
   20560:	bcs	29188 <tcgetattr@plt+0x250b8>
   20564:	stcge	7, cr15, [r9, #508]!	; 0x1fc
   20568:	ldrdeq	pc, [r0], -fp
   2056c:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   20570:	stmvs	r2, {r0, r3, r6, r9, sl, lr}
   20574:			; <UNDEFINED> instruction: 0xf0183a01
   20578:			; <UNDEFINED> instruction: 0xf8d4f9dd
   2057c:			; <UNDEFINED> instruction: 0xf8d43308
   20580:	blcc	69208 <tcgetattr@plt+0x65138>
   20584:	movwcc	pc, #35012	; 0x88c4	; <UNPREDICTABLE>
   20588:	bcs	199b78 <tcgetattr@plt+0x195aa8>
   2058c:	bcs	1d45f4 <tcgetattr@plt+0x1d0524>
   20590:	cfstrdge	mvd15, [r4, #508]!	; 0x1fc
   20594:	ldrdcs	lr, [r1, #148]	; 0x94
   20598:			; <UNDEFINED> instruction: 0xf6bf4291
   2059c:			; <UNDEFINED> instruction: 0xf8dbad8e
   205a0:			; <UNDEFINED> instruction: 0xf1090000
   205a4:	strbmi	r0, [r9], -r1, lsl #18
   205a8:	bcc	7a7b8 <tcgetattr@plt+0x766e8>
   205ac:			; <UNDEFINED> instruction: 0xf9c2f018
   205b0:	movwcc	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
   205b4:	msrcs	CPSR_, #212, 16	; 0xd40000
   205b8:			; <UNDEFINED> instruction: 0xf8c43301
   205bc:	ldrb	r3, [pc, #-776]	; 202bc <tcgetattr@plt+0x1c1ec>
   205c0:	sbccc	lr, r1, #212, 18	; 0x350000
   205c4:	ldrdeq	pc, [r0], -fp
   205c8:	ldrmi	r1, [r9], #2715	; 0xa9b
   205cc:	strbmi	r6, [r9], -r2, lsl #17
   205d0:			; <UNDEFINED> instruction: 0xf0183a01
   205d4:			; <UNDEFINED> instruction: 0xf8d4f9af
   205d8:			; <UNDEFINED> instruction: 0xf8d43304
   205dc:			; <UNDEFINED> instruction: 0xf8c42320
   205e0:	strb	r3, [sp, #-776]	; 0xfffffcf8
   205e4:			; <UNDEFINED> instruction: 0xd1212a0e
   205e8:	movwvc	pc, #51412	; 0xc8d4	; <UNPREDICTABLE>
   205ec:			; <UNDEFINED> instruction: 0xf43f2f00
   205f0:	stmdals	r8, {r2, r5, r6, r8, sl, fp, sp, pc}
   205f4:	beq	f5ca30 <tcgetattr@plt+0xf58960>
   205f8:			; <UNDEFINED> instruction: 0xf8d44a66
   205fc:			; <UNDEFINED> instruction: 0xf8d41320
   20600:	stmpl	r2, {r2, r8, r9, ip, sp}
   20604:	tsteq	r1, r1	; <UNPREDICTABLE>
   20608:			; <UNDEFINED> instruction: 0xf8d49109
   2060c:	ldmdavs	r0, {r2, r3, r4, r8, r9, ip, pc}
   20610:	ldmibvc	r2, {r0, r4, r7, fp, pc}
   20614:			; <UNDEFINED> instruction: 0xf8ad900f
   20618:			; <UNDEFINED> instruction: 0xf88a1040
   2061c:	blcs	2863c <tcgetattr@plt+0x2456c>
   20620:	blls	214bd8 <tcgetattr@plt+0x210b08>
   20624:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   20628:	strb	r9, [r2, #780]	; 0x30c
   2062c:			; <UNDEFINED> instruction: 0xf47f2a12
   20630:			; <UNDEFINED> instruction: 0xf8d4ad44
   20634:	svccs	0x00007310
   20638:	cfldrsge	mvf15, [pc, #-252]!	; 20544 <tcgetattr@plt+0x1c474>
   2063c:			; <UNDEFINED> instruction: 0xf10d9908
   20640:	blmi	1522f38 <tcgetattr@plt+0x151ee68>
   20644:	movwcs	pc, #18644	; 0x48d4	; <UNPREDICTABLE>
   20648:	ldmdavs	r8, {r0, r1, r3, r6, r7, fp, ip, lr}
   2064c:	ldmibvc	fp, {r0, r3, r4, r7, fp, pc}
   20650:			; <UNDEFINED> instruction: 0xf8ad900f
   20654:			; <UNDEFINED> instruction: 0xf88a1040
   20658:			; <UNDEFINED> instruction: 0xf04f3006
   2065c:	strtpl	r0, [r3], #768	; 0x300
   20660:	teqhi	r0, #212, 16	; 0xd40000	; <UNPREDICTABLE>
   20664:	svceq	0x0000f1b8
   20668:	rsb	sp, r4, r4, lsl #2
   2066c:	tstvc	r0, #14090240	; 0xd70000	; <UNPREDICTABLE>
   20670:	rsble	r2, sl, r0, lsl #30
   20674:	ldrtmi	r4, [r8], -r1, asr #12
   20678:	ldmdb	r2, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2067c:	rscsle	r2, r5, r0, lsl #16
   20680:	movwcc	pc, #18644	; 0x48d4	; <UNPREDICTABLE>
   20684:	stmdaeq	r7, {r5, r7, r8, r9, fp, sp, lr, pc}
   20688:	sbcls	lr, r7, #212, 18	; 0x350000
   2068c:	andeq	pc, r1, #2
   20690:	blcs	44ebc <tcgetattr@plt+0x40dec>
   20694:	movwcs	sp, #4460	; 0x116c
   20698:			; <UNDEFINED> instruction: 0xf8d4930c
   2069c:	blcs	2d2d4 <tcgetattr@plt+0x29204>
   206a0:	blls	354834 <tcgetattr@plt+0x350764>
   206a4:	str	r9, [r8, #775]	; 0x307
   206a8:	addsmi	r4, ip, #587202560	; 0x23000000
   206ac:	cfstrsge	mvf15, [r3, #764]!	; 0x2fc
   206b0:	stmdbeq	r4, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   206b4:			; <UNDEFINED> instruction: 0xf8db4627
   206b8:	bl	1e06c0 <tcgetattr@plt+0x1dc5f0>
   206bc:			; <UNDEFINED> instruction: 0xf8170209
   206c0:	ldrbmi	r3, [r1], -r1, lsl #22
   206c4:	eorscc	pc, ip, sp, lsl #17
   206c8:	blcc	7a8dc <tcgetattr@plt+0x7680c>
   206cc:	blx	fe85c736 <tcgetattr@plt+0xfe858666>
   206d0:	movwcc	pc, #18644	; 0x48d4	; <UNPREDICTABLE>
   206d4:	addsmi	r4, pc, #587202560	; 0x23000000
   206d8:			; <UNDEFINED> instruction: 0xf8d4d3ed
   206dc:	str	r9, [sl, #796]	; 0x31c
   206e0:	movwcc	pc, #51412	; 0xc8d4	; <UNPREDICTABLE>
   206e4:			; <UNDEFINED> instruction: 0x4639b3b3
   206e8:	subvc	pc, r5, #1325400064	; 0x4f000000
   206ec:			; <UNDEFINED> instruction: 0xf7e34620
   206f0:			; <UNDEFINED> instruction: 0xf8d4e980
   206f4:			; <UNDEFINED> instruction: 0xf8d48308
   206f8:	strb	r9, [fp, #-796]!	; 0xfffffce4
   206fc:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   20700:	andls	r9, ip, #28672	; 0x7000
   20704:	bcs	46f30 <tcgetattr@plt+0x42e60>
   20708:	cfldrdge	mvd15, [r3, #-508]	; 0xfffffe04
   2070c:	ldrdeq	pc, [r0], -fp
   20710:	blcc	71844 <tcgetattr@plt+0x6d774>
   20714:			; <UNDEFINED> instruction: 0xf8d04649
   20718:	andls	ip, r2, #8
   2071c:	ldfccp	f7, [pc], #48	; 20754 <tcgetattr@plt+0x1c684>
   20720:	andgt	lr, r0, #3358720	; 0x334000
   20724:			; <UNDEFINED> instruction: 0xf0184662
   20728:	ldmib	r4, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   2072c:			; <UNDEFINED> instruction: 0xf00393c7
   20730:	movwls	r0, #37633	; 0x9301
   20734:			; <UNDEFINED> instruction: 0x4620e53d
   20738:	blx	55e708 <tcgetattr@plt+0x55a638>
   2073c:	tstvc	r0, #212, 16	; 0xd40000	; <UNPREDICTABLE>
   20740:			; <UNDEFINED> instruction: 0xf8c44680
   20744:	svccs	0x00000330
   20748:	movwcs	sp, #4500	; 0x1194
   2074c:	msrcs	CPSR_, #212, 16	; 0xd40000
   20750:	ldr	r9, [r5], #775	; 0x307
   20754:	tstls	ip, #212, 16	; 0xd40000	; <UNPREDICTABLE>
   20758:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2075c:	vst2.8	{d25-d26}, [pc]!
   20760:	strtmi	r7, [r1], -r5, asr #4
   20764:	stmdb	r4, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20768:	blls	359c0c <tcgetattr@plt+0x355b3c>
   2076c:	ldrb	r9, [r5, r7, lsl #6]!
   20770:	andls	r2, r7, #268435456	; 0x10000000
   20774:	svclt	0x0000e7c4
   20778:	ldrdeq	r8, [r3], -ip
   2077c:	andeq	r0, r0, r0, asr #6
   20780:	ldrdeq	r8, [r3], -r4
   20784:	andeq	r0, r0, r8, asr r3
   20788:	andeq	r0, r0, r8, ror #6
   2078c:	andeq	r0, r4, r0, lsr #23
   20790:	andeq	r8, r3, r6, lsr #18
   20794:	andeq	r0, r0, r4, asr r4
   20798:	andeq	r0, r4, r8, lsr #13
   2079c:	andeq	r0, r4, sl, ror #12
   207a0:	andeq	r0, r4, r4, asr r6
   207a4:	bmi	7b3420 <tcgetattr@plt+0x7af350>
   207a8:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   207ac:			; <UNDEFINED> instruction: 0x460d41f0
   207b0:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   207b4:	ldrdvc	pc, [r0], -r8
   207b8:	strdlt	r6, [r0, -ip]!
   207bc:			; <UNDEFINED> instruction: 0xf7e34606
   207c0:	stmib	r4, {r1, r4, r6, r7, r9, fp, sp, lr, pc}^
   207c4:	orrlt	r6, sp, r6, asr #1
   207c8:	andle	r4, r7, ip, lsr #5
   207cc:	vst1.8	{d20-d22}, [pc :128], r9
   207d0:	strtmi	r7, [r0], -r0, asr #4
   207d4:	bl	11de768 <tcgetattr@plt+0x11da698>
   207d8:	ldrdvc	pc, [r0], -r8
   207dc:	strtmi	r2, [r0], -r0, lsl #6
   207e0:	movwcc	pc, #2180	; 0x884	; <UNPREDICTABLE>
   207e4:	b	fefde778 <tcgetattr@plt+0xfefda6a8>
   207e8:	sbceq	lr, r1, r4, asr #19
   207ec:	movwcs	r6, #2170	; 0x87a
   207f0:			; <UNDEFINED> instruction: 0x461968b8
   207f4:	stmdacc	r1, {r0, r9, fp, ip, sp}
   207f8:	blx	135e7fc <tcgetattr@plt+0x135a72c>
   207fc:	bicne	lr, r7, #212, 18	; 0x350000
   20800:	svclt	0x005c07db
   20804:	movwcc	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
   20808:			; <UNDEFINED> instruction: 0xf8d818c9
   2080c:	ldmvs	sl, {ip, sp}
   20810:	bcc	78b7c <tcgetattr@plt+0x74aac>
   20814:	pop	{r1, r3, r4, r8, sp, lr}
   20818:	svclt	0x000081f0
   2081c:	muleq	r3, ip, r2
   20820:	andeq	r0, r0, r8, asr r3
   20824:	svcmi	0x00f0e92d
   20828:	ldcmi	0, cr11, [r2], #-524	; 0xfffffdf4
   2082c:	ldrbtmi	r9, [ip], #-256	; 0xffffff00
   20830:	andls	r4, r1, #802816	; 0xc4000
   20834:	cfmadd32ls	mvax1, mvfx4, mvfx1, mvfx2
   20838:	andge	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   2083c:	ldmib	sp, {sl, fp, ip, pc}^
   20840:			; <UNDEFINED> instruction: 0xf8da890c
   20844:			; <UNDEFINED> instruction: 0xf1bbb000
   20848:	eorsle	r0, r8, r0, lsl #30
   2084c:	svcvc	0x0040f5b4
   20850:			; <UNDEFINED> instruction: 0x4607461d
   20854:			; <UNDEFINED> instruction: 0xf44fbfa8
   20858:	ldrbeq	r7, [r3, r0, asr #8]!
   2085c:	cfstr32cs	mvfx13, [r0], {50}	; 0x32
   20860:	stmdbmi	r6!, {r0, r1, r3, r4, r5, r8, r9, fp, ip, lr, pc}
   20864:	vst1.8	{d18-d21}, [pc], r1
   20868:	ldrbtmi	r7, [r9], #-77	; 0xffffffb3
   2086c:	ldc2	0, cr15, [ip], #-100	; 0xffffff9c
   20870:	blmi	90f518 <tcgetattr@plt+0x90b448>
   20874:			; <UNDEFINED> instruction: 0xf8da2101
   20878:	ldrbtmi	r2, [fp], #-0
   2087c:			; <UNDEFINED> instruction: 0xf8d362d1
   20880:	ldmibvs	r2, {r4, r8, r9, ip, sp}^
   20884:	tstmi	r4, #12713984	; 0xc20000	; <UNPREDICTABLE>
   20888:	msrpl	CPSR_s, #12713984	; 0xc20000
   2088c:	sbceq	lr, r1, r2, asr #19
   20890:	msrvs	CPSR_, #12713984	; 0xc20000
   20894:	msrls	CPSR_fs, #12713984	; 0xc20000
   20898:	tstcc	r0, #12713984	; 0xc20000	; <UNPREDICTABLE>
   2089c:	svceq	0x0000f1b8
   208a0:	tstcs	r0, r4, lsr #32
   208a4:	msrhi	CPSR_f, #12713984	; 0xc20000
   208a8:	bicne	lr, r6, r2, asr #19
   208ac:	teqne	r0, #12713984	; 0xc20000	; <UNPREDICTABLE>
   208b0:	ldrtmi	fp, [r8], -pc, lsr #2
   208b4:	pop	{r0, r1, ip, sp, pc}
   208b8:			; <UNDEFINED> instruction: 0xf7ff4ff0
   208bc:	andlt	fp, r3, r3, ror pc
   208c0:	svchi	0x00f0e8bd
   208c4:	b	13de858 <tcgetattr@plt+0x13da788>
   208c8:	ldrdcc	pc, [r4], -fp
   208cc:	bne	62f4d8 <tcgetattr@plt+0x62b408>
   208d0:	svclt	0x00a84284
   208d4:	stccs	6, cr4, [r0], {4}
   208d8:	stmdbmi	sl, {r0, r1, r6, r7, r9, fp, ip, lr, pc}
   208dc:	andcs	r4, r0, r2, ror #4
   208e0:	andlt	r4, r3, r9, ror r4
   208e4:	svcmi	0x00f0e8bd
   208e8:	stmdblt	lr!, {r0, r3, r4, ip, sp, lr, pc}^
   208ec:	stmdavc	fp, {r1, r8, sl, ip, sp, lr, pc}^
   208f0:	svclt	0x0000e7d7
   208f4:	andeq	r8, r3, r6, lsl r2
   208f8:	andeq	r0, r0, r8, asr r3
   208fc:	andeq	r9, r3, sl, ror r1
   20900:	andeq	r0, r4, sl, lsl #6
   20904:			; <UNDEFINED> instruction: 0x000233b8
   20908:	andcs	r4, r1, #2048	; 0x800
   2090c:	andsvs	r4, sl, fp, ror r4
   20910:	svclt	0x00004770
   20914:	andeq	r0, r4, ip, lsl #11
   20918:	andcs	r4, r1, #2048	; 0x800
   2091c:	subsvs	r4, sl, fp, ror r4
   20920:	svclt	0x00004770
   20924:	andeq	r0, r4, ip, ror r5
   20928:	andcs	r4, r2, #2048	; 0x800
   2092c:	subsvs	r4, sl, fp, ror r4
   20930:	svclt	0x00004770
   20934:	andeq	r0, r4, ip, ror #10
   20938:	svclt	0x00004770
   2093c:	andcs	r4, r1, #2048	; 0x800
   20940:	addsvs	r4, sl, fp, ror r4
   20944:	svclt	0x00004770
   20948:	andeq	r0, r4, r8, asr r5
   2094c:	andcs	r4, r1, #2048	; 0x800
   20950:	sbcsvs	r4, sl, fp, ror r4
   20954:	svclt	0x00004770
   20958:	andeq	r0, r4, r8, asr #10
   2095c:	andcs	r4, r1, #2048	; 0x800
   20960:	tstvs	sl, fp, ror r4
   20964:	svclt	0x00004770
   20968:	andeq	r0, r4, r8, lsr r5
   2096c:	andcs	r4, r2, r7, lsl #18
   20970:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
   20974:	blx	de944 <tcgetattr@plt+0xda874>
   20978:	bmi	1b3594 <tcgetattr@plt+0x1af4c4>
   2097c:	ldrbtmi	r2, [fp], #-258	; 0xfffffefe
   20980:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   20984:			; <UNDEFINED> instruction: 0x4008e8bd
   20988:	blt	fe0de958 <tcgetattr@plt+0xfe0da888>
   2098c:			; <UNDEFINED> instruction: 0xfffffff7
   20990:	andeq	r8, r3, r6, asr #1
   20994:	andeq	r0, r0, r8, asr #10
   20998:	cfldr32mi	mvfx11, [r3], {16}
   2099c:	ldrbtmi	r4, [ip], #-2835	; 0xfffff4ed
   209a0:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   209a4:	stmdb	r2!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   209a8:			; <UNDEFINED> instruction: 0xf7e3b130
   209ac:	ldmdbmi	r0, {r2, r3, r4, r9, fp, sp, lr, pc}
   209b0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   209b4:	blx	fe55e956 <tcgetattr@plt+0xfe55a886>
   209b8:	stmiapl	r3!, {r1, r2, r3, r8, r9, fp, lr}^
   209bc:			; <UNDEFINED> instruction: 0xf7e36818
   209c0:	teqlt	r0, r0	; <illegal shifter operand>
   209c4:	b	3de958 <tcgetattr@plt+0x3da888>
   209c8:	ldrbtmi	r4, [r9], #-2315	; 0xfffff6f5
   209cc:			; <UNDEFINED> instruction: 0xf7e66800
   209d0:			; <UNDEFINED> instruction: 0xf7e3fb87
   209d4:	stmdacs	r1, {r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   209d8:	andcs	sp, r0, r2, lsl #24
   209dc:	ldmib	r6!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   209e0:			; <UNDEFINED> instruction: 0xf7f22101
   209e4:	ubfx	pc, r5, #20, #25
   209e8:	andeq	r8, r3, r6, lsr #1
   209ec:	andeq	r0, r0, r8, lsl #6
   209f0:	andeq	r3, r2, r4, lsl #6
   209f4:	andeq	r0, r0, ip, lsl r5
   209f8:	strdeq	r3, [r2], -r2
   209fc:			; <UNDEFINED> instruction: 0xf7e3b538
   20a00:			; <UNDEFINED> instruction: 0x4c13eae2
   20a04:	ldrbtmi	r4, [ip], #-2835	; 0xfffff4ed
   20a08:	strmi	r5, [r5], -r3, ror #17
   20a0c:			; <UNDEFINED> instruction: 0xf7e36818
   20a10:	teqlt	r0, lr, lsr #18
   20a14:	stmib	r6!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20a18:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
   20a1c:			; <UNDEFINED> instruction: 0xf7e66800
   20a20:	blmi	3df7a4 <tcgetattr@plt+0x3db6d4>
   20a24:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   20a28:	b	feede9bc <tcgetattr@plt+0xfeeda8ec>
   20a2c:	vstrcs.16	s22, [r1, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
   20a30:	andcs	sp, r0, r9, lsl #24
   20a34:	stmib	sl, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20a38:	ldmib	r4, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20a3c:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
   20a40:			; <UNDEFINED> instruction: 0xf7e66800
   20a44:	strtmi	pc, [r8], -sp, asr #22
   20a48:			; <UNDEFINED> instruction: 0xf7f22101
   20a4c:	ldrb	pc, [r0, r1, lsr #20]!	; <UNPREDICTABLE>
   20a50:	andeq	r8, r3, lr, lsr r0
   20a54:	andeq	r0, r0, r8, lsl #6
   20a58:	muleq	r2, sl, r2
   20a5c:	andeq	r0, r0, ip, lsl r5
   20a60:	andeq	r3, r2, lr, ror r2
   20a64:	svcmi	0x00f0e92d
   20a68:	strmi	fp, [r7], -r3, lsl #1
   20a6c:	strmi	r0, [ip], -r0, asr #1
   20a70:			; <UNDEFINED> instruction: 0x4690469a
   20a74:			; <UNDEFINED> instruction: 0xf7e39201
   20a78:	cmnlt	r8, #32768	; 0x8000
   20a7c:	strmi	r2, [r1], r0, lsl #30
   20a80:	strcs	sp, [r0, #-3361]	; 0xfffff2df
   20a84:	stcne	12, cr3, [r6, #-16]
   20a88:			; <UNDEFINED> instruction: 0xf85446ab
   20a8c:	ldmdavs	r2, {r2, r8, r9, sl, fp, sp}
   20a90:	andle	r2, r8, r1, lsl #20
   20a94:	andsle	r2, ip, r4, lsl #20
   20a98:			; <UNDEFINED> instruction: 0xf7e24648
   20a9c:	andscs	lr, r3, ip, lsl #31
   20aa0:	pop	{r0, r1, ip, sp, pc}
   20aa4:	usub8mi	r8, r0, r0
   20aa8:			; <UNDEFINED> instruction: 0xf8c64653
   20aac:			; <UNDEFINED> instruction: 0xf1bab000
   20ab0:	andle	r0, r2, r0, lsl #30
   20ab4:	svc	0x00f6f7e2
   20ab8:			; <UNDEFINED> instruction: 0xf8464603
   20abc:	strcc	r3, [r1, #-3076]	; 0xfffff3fc
   20ac0:	adcmi	r3, pc, #8, 12	; 0x800000
   20ac4:	andcs	sp, r0, r1, ror #3
   20ac8:	andls	pc, r0, r8, asr #17
   20acc:	pop	{r0, r1, ip, sp, pc}
   20ad0:			; <UNDEFINED> instruction: 0xf8468ff0
   20ad4:	ldrb	fp, [r2, r4, lsl #24]!
   20ad8:			; <UNDEFINED> instruction: 0xe7e12013
   20adc:	mvnsmi	lr, sp, lsr #18
   20ae0:	ldcmi	6, cr4, [fp], {128}	; 0x80
   20ae4:	blmi	6f2328 <tcgetattr@plt+0x6ee258>
   20ae8:	stmiapl	r0!, {r2, r3, r4, r5, r6, sl, lr}^
   20aec:	ldc2	7, cr15, [r8], #984	; 0x3d8
   20af0:	ldmdavs	fp!, {r4, r8, ip, sp, pc}^
   20af4:	andsle	r2, pc, r2, lsl #22
   20af8:	ldrbeq	pc, [r8, #-579]	; 0xfffffdbd	; <UNPREDICTABLE>
   20afc:	and	r2, r7, r0, lsl #12
   20b00:	tstlt	r0, #184320	; 0x2d000
   20b04:			; <UNDEFINED> instruction: 0xf5c52d00
   20b08:			; <UNDEFINED> instruction: 0xf1065641
   20b0c:	stcle	6, cr0, [pc, #-96]	; 20ab4 <tcgetattr@plt+0x1c9e4>
   20b10:			; <UNDEFINED> instruction: 0x462a19b9
   20b14:			; <UNDEFINED> instruction: 0xf7e34640
   20b18:	mcrrne	9, 11, lr, r3, cr14	; <UNPREDICTABLE>
   20b1c:	mvnle	r4, r4, lsl #12
   20b20:	stmdb	r0!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20b24:	blcs	13ab38 <tcgetattr@plt+0x136a68>
   20b28:			; <UNDEFINED> instruction: 0x4620d0f2
   20b2c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   20b30:	strtmi	r2, [r0], -r0, lsl #8
   20b34:	ldrhhi	lr, [r0, #141]!	; 0x8d
   20b38:	ldrtmi	r4, [r9], -r7, lsl #22
   20b3c:	stmiapl	r3!, {r6, r9, sl, lr}^
   20b40:	ldrhmi	lr, [r0, #141]!	; 0x8d
   20b44:			; <UNDEFINED> instruction: 0xf7f6681a
   20b48:			; <UNDEFINED> instruction: 0xf04fbc49
   20b4c:			; <UNDEFINED> instruction: 0xe7ec34ff
   20b50:	andeq	r7, r3, ip, asr pc
   20b54:	andeq	r0, r0, r0, asr #10
   20b58:	andeq	r0, r0, r0, ror r5
   20b5c:	tstcs	r1, sp, lsr r8
   20b60:	push	{r0, r2, r3, r4, r5, r9, fp, lr}
   20b64:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
   20b68:	cfstr64pl	mvdx15, [r2, #-692]	; 0xfffffd4c
   20b6c:	addlt	r4, lr, fp, lsr ip
   20b70:			; <UNDEFINED> instruction: 0xf50d5882
   20b74:	strmi	r5, [r8], -r2, asr #6
   20b78:	ldmdavs	r2, {r2, r4, r5, r8, r9, ip, sp}
   20b7c:			; <UNDEFINED> instruction: 0xf04f601a
   20b80:			; <UNDEFINED> instruction: 0xf7f20200
   20b84:	blmi	ddef78 <tcgetattr@plt+0xddaea8>
   20b88:			; <UNDEFINED> instruction: 0x466d447c
   20b8c:	strtmi	r2, [sl], -r3
   20b90:	ldrtmi	r5, [r1], -r6, ror #17
   20b94:	svc	0x00e0f7e2
   20b98:	stmdbvs	fp!, {r3, r5, r8, fp, ip, sp, pc}
   20b9c:	movweq	pc, #33731	; 0x83c3	; <UNPREDICTABLE>
   20ba0:	svcvc	0x00c0f5b3
   20ba4:	blmi	c15014 <tcgetattr@plt+0xc10f44>
   20ba8:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
   20bac:	blle	4ab7b4 <tcgetattr@plt+0x4a76e4>
   20bb0:	stmiapl	r3!, {r0, r2, r3, r5, r8, r9, fp, lr}^
   20bb4:			; <UNDEFINED> instruction: 0xf7e36818
   20bb8:	teqlt	r0, r4	; <illegal shifter operand>
   20bbc:	ldmdb	r2, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20bc0:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
   20bc4:			; <UNDEFINED> instruction: 0xf7e66800
   20bc8:	blmi	a9f5fc <tcgetattr@plt+0xa9b52c>
   20bcc:	stmiapl	r3!, {r0, r3, r5, fp, sp, lr}^
   20bd0:			; <UNDEFINED> instruction: 0xf7e36818
   20bd4:	andcs	lr, r0, sl, lsr #20
   20bd8:	ldm	r8!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20bdc:			; <UNDEFINED> instruction: 0x4601ad1e
   20be0:	ldreq	pc, [ip, -r5, lsr #3]
   20be4:	subseq	pc, r8, #805306372	; 0x30000004
   20be8:			; <UNDEFINED> instruction: 0xf7e34638
   20bec:	blmi	89b09c <tcgetattr@plt+0x896fcc>
   20bf0:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   20bf4:	blmi	7cf948 <tcgetattr@plt+0x7cb878>
   20bf8:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   20bfc:	rscsvc	pc, pc, #64, 12	; 0x4000000
   20c00:	andseq	pc, r4, r5, lsr #3
   20c04:	stmdb	lr!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20c08:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   20c0c:	svchi	0x00ebf885
   20c10:	ldm	r6, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20c14:	addpl	pc, r1, #20971520	; 0x1400000
   20c18:	movwvc	pc, #8774	; 0x2246	; <UNPREDICTABLE>
   20c1c:	cmnpl	r3, #207618048	; 0xc600000	; <UNPREDICTABLE>
   20c20:	ldccc	8, cr15, [ip], {69}	; 0x45
   20c24:	ldrtmi	r4, [r0], -r1, lsl #12
   20c28:	andcs	r6, r7, #17
   20c2c:			; <UNDEFINED> instruction: 0xf7f6607a
   20c30:			; <UNDEFINED> instruction: 0x4601fc17
   20c34:			; <UNDEFINED> instruction: 0xf7f54640
   20c38:			; <UNDEFINED> instruction: 0x1e05faf1
   20c3c:			; <UNDEFINED> instruction: 0x4639dbb3
   20c40:			; <UNDEFINED> instruction: 0xff4cf7ff
   20c44:			; <UNDEFINED> instruction: 0xf7e34628
   20c48:	str	lr, [ip, r0, lsr #20]!
   20c4c:	stmiapl	r1!, {r1, r3, r8, r9, fp, lr}^
   20c50:	svclt	0x0000e7d4
   20c54:	ldrdeq	r7, [r3], -lr
   20c58:	andeq	r0, r0, r0, asr #6
   20c5c:			; <UNDEFINED> instruction: 0x00037ebc
   20c60:	andeq	r0, r0, r0, asr #10
   20c64:	andeq	r0, r0, ip, lsl #8
   20c68:	andeq	r0, r0, ip, lsl r5
   20c6c:	strdeq	r3, [r2], -sl
   20c70:	andeq	r0, r0, ip, lsl #9
   20c74:			; <UNDEFINED> instruction: 0x000005b0
   20c78:	andeq	r0, r0, ip, asr #5
   20c7c:	svcmi	0x00f0e92d
   20c80:	cfstrs	mvf2, [sp, #-4]!
   20c84:			; <UNDEFINED> instruction: 0xf8df8b02
   20c88:			; <UNDEFINED> instruction: 0xf8df244c
   20c8c:	ldrbtmi	r3, [sl], #-1100	; 0xfffffbb4
   20c90:	strblt	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   20c94:	cfldr32vc	mvfx15, [sp, #-692]	; 0xfffffd4c
   20c98:	stcge	8, cr5, [r9, #-844]	; 0xfffffcb4
   20c9c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   20ca0:			; <UNDEFINED> instruction: 0xf04f939b
   20ca4:	strtmi	r0, [lr], -r0, lsl #6
   20ca8:			; <UNDEFINED> instruction: 0x0111f1b4
   20cac:			; <UNDEFINED> instruction: 0xf1044620
   20cb0:	svclt	0x00180401
   20cb4:			; <UNDEFINED> instruction: 0xf7f22101
   20cb8:	mcrrcs	8, 6, pc, r1, cr1	; <UNPREDICTABLE>
   20cbc:	svceq	0x0004f846
   20cc0:			; <UNDEFINED> instruction: 0xf8dfd1f2
   20cc4:	andcs	r1, r1, ip, lsl r4
   20cc8:			; <UNDEFINED> instruction: 0xf7f24479
   20ccc:	andcs	pc, sl, r7, asr r8	; <UNPREDICTABLE>
   20cd0:	stmia	r2, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20cd4:	streq	pc, [ip], #-2271	; 0xfffff721
   20cd8:			; <UNDEFINED> instruction: 0xf7e24478
   20cdc:			; <UNDEFINED> instruction: 0x4604efbc
   20ce0:			; <UNDEFINED> instruction: 0xf8dfb138
   20ce4:	ldrbtmi	r1, [r9], #-1028	; 0xfffffbfc
   20ce8:	ldcl	7, cr15, [r4, #904]!	; 0x388
   20cec:			; <UNDEFINED> instruction: 0xf0402800
   20cf0:	blmi	fffc1208 <tcgetattr@plt+0xfffbd138>
   20cf4:	strcs	sl, [r0, -r8, lsl #28]
   20cf8:			; <UNDEFINED> instruction: 0xf85b6037
   20cfc:			; <UNDEFINED> instruction: 0xf8d33003
   20d00:	movwls	sl, #24576	; 0x6000
   20d04:	ldrdcc	pc, [r8], -sl
   20d08:			; <UNDEFINED> instruction: 0xf0402b00
   20d0c:			; <UNDEFINED> instruction: 0xf8da8133
   20d10:	svccs	0x00007004
   20d14:	sbcshi	pc, r6, r0
   20d18:	bcs	3ee08 <tcgetattr@plt+0x3ad38>
   20d1c:	sbcshi	pc, r2, r0
   20d20:	mrrcge	3, 0, r9, r0, cr4
   20d24:			; <UNDEFINED> instruction: 0x1010f8da
   20d28:			; <UNDEFINED> instruction: 0xf04f225b
   20d2c:	strtmi	r0, [r0], -r0, lsl #18
   20d30:	ldm	r8, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20d34:			; <UNDEFINED> instruction: 0x212c4620
   20d38:	subsls	pc, fp, r4, lsl #17
   20d3c:	svc	0x0018f7e2
   20d40:			; <UNDEFINED> instruction: 0xf880b108
   20d44:			; <UNDEFINED> instruction: 0x21269000
   20d48:			; <UNDEFINED> instruction: 0xf7e24620
   20d4c:			; <UNDEFINED> instruction: 0xf8daef12
   20d50:	strmi	r1, [r1], r0
   20d54:	andcs	fp, r8, #128, 2
   20d58:	stm	r4, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20d5c:	mulcc	r0, r9, r8
   20d60:			; <UNDEFINED> instruction: 0xf8892200
   20d64:			; <UNDEFINED> instruction: 0xf1a32008
   20d68:	bcs	6616f4 <tcgetattr@plt+0x65d624>
   20d6c:	blcc	850be4 <tcgetattr@plt+0x84cb14>
   20d70:	andcc	pc, r0, r9, lsl #17
   20d74:	ldrdne	pc, [r0], -sl
   20d78:	blcs	3ee0c <tcgetattr@plt+0x3ad3c>
   20d7c:	rscshi	pc, r6, r0, asr #32
   20d80:	msrgt	SPSR_fs, #14614528	; 0xdf0000
   20d84:	ldmmi	fp, {r2, r3, r4, r5, r6, r7, sl, lr}^
   20d88:	ldmibvc	r2, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
   20d8c:	sbccs	r4, r8, #223232	; 0x36800
   20d90:	msrge	SPSR_f, #14614528	; 0xdf0000
   20d94:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   20d98:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   20d9c:	ldrbtmi	ip, [sl], #257	; 0x101
   20da0:	andls	r9, r5, r0, lsl #8
   20da4:	stmdbls	r5, {r3, r6, r9, sl, lr}
   20da8:	tstcs	r1, r3, lsl #2
   20dac:	stmda	r6!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20db0:	ldrbtmi	r4, [fp], #-3027	; 0xfffff42d
   20db4:	bcc	45c5dc <tcgetattr@plt+0x45850c>
   20db8:	ldmda	r4, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20dbc:	strls	r4, [r7, #-3025]	; 0xfffff42f
   20dc0:	mcr	4, 0, r4, cr8, cr11, {3}
   20dc4:	pkhbtmi	r3, r0, r0, lsl #21
   20dc8:	blls	1d8eb0 <tcgetattr@plt+0x1d4de0>
   20dcc:	mrc	6, 0, r4, cr8, cr2, {2}
   20dd0:			; <UNDEFINED> instruction: 0xf8ca0a10
   20dd4:	ldmdavs	r9, {r2, lr}
   20dd8:	stmdavs	r9, {r0, r1, r4, r5, r9, sl, lr}
   20ddc:	stc	7, cr15, [r0, #904]	; 0x388
   20de0:			; <UNDEFINED> instruction: 0xf0402800
   20de4:	blmi	ff241274 <tcgetattr@plt+0xff23d1a4>
   20de8:	cdp	2, 1, cr2, cr8, cr5, {0}
   20dec:			; <UNDEFINED> instruction: 0xf85b1a90
   20df0:	ldmdavs	sp, {r0, r1, ip, sp}
   20df4:			; <UNDEFINED> instruction: 0xf7e34628
   20df8:	stmdblt	r0, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
   20dfc:	strtmi	r3, [sl], -r5, lsl #10
   20e00:	tstcs	r3, r0, lsr r8
   20e04:	ldc	7, cr15, [ip, #904]	; 0x388
   20e08:	stmdacs	r0, {r0, r2, r9, sl, lr}
   20e0c:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
   20e10:	ldmdavs	r0!, {r0, r9, sl, lr}
   20e14:	stmdb	r0, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20e18:	ldmdavs	r0!, {r0, r9, sl, lr}
   20e1c:			; <UNDEFINED> instruction: 0xf7e29105
   20e20:	bmi	feedc748 <tcgetattr@plt+0xfeed8678>
   20e24:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
   20e28:			; <UNDEFINED> instruction: 0xb3296055
   20e2c:			; <UNDEFINED> instruction: 0xf7e24620
   20e30:			; <UNDEFINED> instruction: 0x2100ef9a
   20e34:	strtmi	r4, [r0], -r2, lsl #12
   20e38:	stmda	r2, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20e3c:	strbmi	r2, [r8], -r0, lsl #6
   20e40:	andcc	pc, r0, r8, asr #17
   20e44:	svc	0x00a2f7e2
   20e48:	stmdacs	r0, {r2, r9, sl, lr}
   20e4c:	rschi	pc, sp, r0
   20e50:	blcs	47a68 <tcgetattr@plt+0x43998>
   20e54:			; <UNDEFINED> instruction: 0x4639d1b9
   20e58:	stm	r8, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20e5c:	stmdacs	r0, {r0, r2, ip, pc}
   20e60:	ldrtmi	sp, [r8], -r4, ror #1
   20e64:	svc	0x007ef7e2
   20e68:	ldrtmi	r9, [r9], -r5, lsl #22
   20e6c:	ldrmi	r4, [r8], -r2, lsl #12
   20e70:	ldm	r8!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20e74:	bicsle	r2, r9, r0, lsl #16
   20e78:	stcls	6, cr4, [r7, #-128]	; 0xffffff80
   20e7c:	svc	0x0072f7e2
   20e80:	strmi	r2, [r2], -r0, lsl #2
   20e84:			; <UNDEFINED> instruction: 0xf7e24620
   20e88:			; <UNDEFINED> instruction: 0xf505efdc
   20e8c:	strcs	r7, [r1], #-1664	; 0xfffff980
   20e90:	svcne	0x0004f855
   20e94:	andle	r1, r2, fp, asr #24
   20e98:			; <UNDEFINED> instruction: 0xf7f14620
   20e9c:	adcmi	pc, lr, #444	; 0x1bc
   20ea0:	streq	pc, [r1], #-260	; 0xfffffefc
   20ea4:	bmi	fe6d567c <tcgetattr@plt+0xfe6d15ac>
   20ea8:	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
   20eac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20eb0:			; <UNDEFINED> instruction: 0x405a9b9b
   20eb4:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   20eb8:	cfldr32vc	mvfx15, [sp, #-52]	; 0xffffffcc
   20ebc:	blhi	dc1b8 <tcgetattr@plt+0xd80e8>
   20ec0:	svchi	0x00f0e8bd
   20ec4:	ldrbtmi	r4, [r8], #-2195	; 0xfffff76d
   20ec8:	svc	0x0060f7e2
   20ecc:	rsbsle	r2, r5, r0, lsl #16
   20ed0:	strmi	sl, [r1], -fp, asr #30
   20ed4:			; <UNDEFINED> instruction: 0x46382210
   20ed8:	svc	0x00c4f7e2
   20edc:	andcs	r7, r0, #3866624	; 0x3b0000
   20ee0:	blcs	3dfd0 <tcgetattr@plt+0x39f00>
   20ee4:	stmmi	ip, {r0, r4, r6, r7, ip, lr, pc}
   20ee8:			; <UNDEFINED> instruction: 0xf7e24478
   20eec:			; <UNDEFINED> instruction: 0x4601ef50
   20ef0:	rsble	r2, r3, r0, lsl #16
   20ef4:			; <UNDEFINED> instruction: 0xf7e24638
   20ef8:	andls	lr, r4, lr, ror #25
   20efc:			; <UNDEFINED> instruction: 0xf0402800
   20f00:			; <UNDEFINED> instruction: 0xf7e280b8
   20f04:			; <UNDEFINED> instruction: 0xf64eed8e
   20f08:			; <UNDEFINED> instruction: 0xf6c44a4f
   20f0c:			; <UNDEFINED> instruction: 0xf04f6ac4
   20f10:			; <UNDEFINED> instruction: 0xf8dd091a
   20f14:	mcrrge	0, 1, r8, sl, cr0
   20f18:	smlabbcc	r0, sl, fp, pc	; <UNPREDICTABLE>
   20f1c:	strmi	r1, [r2], -r3, asr #15
   20f20:	bl	ff0f2828 <tcgetattr@plt+0xff0ee758>
   20f24:	blx	261eb2 <tcgetattr@plt+0x25dde2>
   20f28:	movtcc	r2, #4883	; 0x1313
   20f2c:	smlawbcc	r8, sp, r8, pc	; <UNPREDICTABLE>
   20f30:	ldcl	7, cr15, [r6, #-904]!	; 0xfffffc78
   20f34:			; <UNDEFINED> instruction: 0xf8844621
   20f38:	strmi	r8, [r3], -r2
   20f3c:	orrsne	r4, sl, r8, lsr r6
   20f40:	blx	fe2a6eb6 <tcgetattr@plt+0xfe2a2de6>
   20f44:	bl	ff0ff754 <tcgetattr@plt+0xff0fb684>
   20f48:	blx	261efa <tcgetattr@plt+0x25de2a>
   20f4c:	movtcc	r2, #4883	; 0x1313
   20f50:			; <UNDEFINED> instruction: 0xf7e37063
   20f54:	stmdacs	r0, {r2, r3, fp, sp, lr, pc}
   20f58:	svcls	0x0006d061
   20f5c:			; <UNDEFINED> instruction: 0xf7f1683c
   20f60:			; <UNDEFINED> instruction: 0xf8d7fe01
   20f64:	rsbvs	sl, r0, r0
   20f68:	ldrb	r4, [sl], r7, lsl #12
   20f6c:	ldrdgt	pc, [ip, pc]!	; <UNPREDICTABLE>
   20f70:			; <UNDEFINED> instruction: 0xe70844fc
   20f74:	movwls	r2, #17153	; 0x4301
   20f78:	ldrdcs	lr, [r1, -r3]
   20f7c:			; <UNDEFINED> instruction: 0xf7e24620
   20f80:	strmi	lr, [r7], -r8, lsr #31
   20f84:			; <UNDEFINED> instruction: 0xf47f2800
   20f88:			; <UNDEFINED> instruction: 0x4601aeb4
   20f8c:			; <UNDEFINED> instruction: 0xf7f12011
   20f90:			; <UNDEFINED> instruction: 0xf7e2fef5
   20f94:	pkhtbmi	lr, r1, r4, asr #31
   20f98:	svc	0x0024f7e2
   20f9c:			; <UNDEFINED> instruction: 0xf1b94680
   20fa0:	suble	r0, r5, r0, lsl #30
   20fa4:	svccc	0x00fff1b9
   20fa8:	andvs	fp, r7, ip, lsl pc
   20fac:	tstle	r5, r8, lsl #28
   20fb0:	stmdavs	r0, {r0, r1, r3, r4, r6, r8, fp, lr}
   20fb4:			; <UNDEFINED> instruction: 0xf7e54479
   20fb8:			; <UNDEFINED> instruction: 0xe766fff3
   20fbc:	andscs	r4, r0, #5832704	; 0x590000
   20fc0:	tstcs	r1, r9, asr fp
   20fc4:			; <UNDEFINED> instruction: 0xf85b4478
   20fc8:	ldmdavs	fp, {r0, r1, ip, sp}
   20fcc:	ldcl	7, cr15, [sl, #904]!	; 0x388
   20fd0:			; <UNDEFINED> instruction: 0xf7e22002
   20fd4:			; <UNDEFINED> instruction: 0xe758ed50
   20fd8:	andvc	pc, r0, r8, asr #17
   20fdc:			; <UNDEFINED> instruction: 0xf7e24630
   20fe0:	strmi	lr, [r1, #3492]	; 0xda4
   20fe4:			; <UNDEFINED> instruction: 0xf8d8d1f8
   20fe8:	stmdacs	r0, {}	; <UNPREDICTABLE>
   20fec:	ldmdavs	r3!, {r0, r1, r4, r6, r8, ip, lr, pc}
   20ff0:	rsbseq	pc, pc, #19
   20ff4:	stmdbmi	ip, {r0, r1, r6, ip, lr, pc}^
   20ff8:	andne	pc, r1, fp, asr r8	; <UNPREDICTABLE>
   20ffc:	ldreq	r6, [r9], -r8, lsl #16
   21000:	blmi	12d617c <tcgetattr@plt+0x12d20ac>
   21004:	andls	r4, r0, #2063597568	; 0x7b000000
   21008:	bmi	1269414 <tcgetattr@plt+0x1265344>
   2100c:	strtmi	r9, [r3], -r1, lsl #6
   21010:			; <UNDEFINED> instruction: 0xf7e2447a
   21014:	andcs	lr, r2, r8, asr pc
   21018:	stc	7, cr15, [ip, #-904]!	; 0xfffffc78
   2101c:	stmdami	r5, {r0, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
   21020:	blmi	1069868 <tcgetattr@plt+0x1065798>
   21024:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   21028:	andcs	lr, r0, sp, asr #15
   2102c:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
   21030:			; <UNDEFINED> instruction: 0xf04f4a41
   21034:	blmi	106d838 <tcgetattr@plt+0x1069768>
   21038:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   2103c:	andls	pc, r0, r2, asr #17
   21040:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   21044:	andsvs	r4, r1, lr, lsr fp
   21048:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   2104c:			; <UNDEFINED> instruction: 0xf7e26818
   21050:	stmdacs	r0, {r1, r2, r3, r9, sl, fp, sp, lr, pc}
   21054:	blmi	f15534 <tcgetattr@plt+0xf11464>
   21058:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   2105c:			; <UNDEFINED> instruction: 0xf7e26818
   21060:	strmi	lr, [r5], -r0, lsr #31
   21064:	ldmdbmi	r8!, {r3, r4, r5, r6, r7, r8, ip, sp, pc}
   21068:	ldrdeq	pc, [r0], -r8
   2106c:			; <UNDEFINED> instruction: 0xf7e64479
   21070:	ldmdami	r6!, {r0, r1, r2, r4, r5, fp, ip, sp, lr, pc}
   21074:	blmi	b298dc <tcgetattr@plt+0xb2580c>
   21078:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   2107c:			; <UNDEFINED> instruction: 0xf413e7a3
   21080:			; <UNDEFINED> instruction: 0xf47f4f7f
   21084:	bmi	cccc94 <tcgetattr@plt+0xcc8bc4>
   21088:	ldmdbmi	r2!, {r0, sp}
   2108c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   21090:	cdp	7, 15, cr15, cr4, cr2, {7}
   21094:	ldmdbmi	r0!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   21098:			; <UNDEFINED> instruction: 0xf7e54479
   2109c:	andcs	pc, r2, r1, lsl #31
   210a0:	stcl	7, cr15, [r8], #904	; 0x388
   210a4:			; <UNDEFINED> instruction: 0xf7f1e6f1
   210a8:	stmdbmi	ip!, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   210ac:	strtmi	r4, [r0], -sl, lsr #12
   210b0:			; <UNDEFINED> instruction: 0xf7e24479
   210b4:			; <UNDEFINED> instruction: 0xf8d8ef4a
   210b8:			; <UNDEFINED> instruction: 0xf7e20000
   210bc:	blmi	a5c9e4 <tcgetattr@plt+0xa58914>
   210c0:			; <UNDEFINED> instruction: 0xe7a0447b
   210c4:			; <UNDEFINED> instruction: 0xf8d84927
   210c8:	ldrbtmi	r0, [r9], #-0
   210cc:			; <UNDEFINED> instruction: 0xf808f7e6
   210d0:	ldcl	7, cr15, [r4], #904	; 0x388
   210d4:			; <UNDEFINED> instruction: 0x00037db6
   210d8:	andeq	r0, r0, r0, asr #6
   210dc:	andeq	r7, r3, r8, lsr #27
   210e0:			; <UNDEFINED> instruction: 0xfffffd31
   210e4:	strdeq	r2, [r2], -ip
   210e8:	strdeq	r2, [r2], -r6
   210ec:	ldrdeq	r0, [r0], -r4
   210f0:	strdeq	r3, [r2], -ip
   210f4:	andeq	r0, r0, r8, ror r4
   210f8:	andeq	r2, r2, r8, ror #31
   210fc:	andeq	r8, r3, r2, lsl #25
   21100:	andeq	r5, r2, r2, lsr #24
   21104:	andeq	r0, r2, r8, lsr r8
   21108:	andeq	r0, r0, ip, lsl #9
   2110c:	strdeq	r8, [r3], -sl
   21110:	muleq	r3, sl, fp
   21114:	andeq	r2, r2, sl, ror lr
   21118:	andeq	r2, r2, r0, ror #28
   2111c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   21120:	andeq	r2, r2, ip, lsr sp
   21124:	andeq	r2, r2, r8, ror #27
   21128:			; <UNDEFINED> instruction: 0x000003bc
   2112c:	andeq	r3, r2, ip, ror r1
   21130:	andeq	r2, r2, ip, lsl #26
   21134:	andeq	r2, r2, r6, asr #26
   21138:	andeq	r0, r0, ip, ror r5
   2113c:	andeq	r0, r0, r0, lsl r5
   21140:	andeq	r0, r0, r8, lsl #6
   21144:	andeq	r0, r0, ip, lsl r5
   21148:	andeq	r2, r2, r0, asr ip
   2114c:	ldrdeq	r2, [r2], -r6
   21150:	andeq	r8, r3, r8, ror r9
   21154:			; <UNDEFINED> instruction: 0x000217b6
   21158:	andeq	r2, r2, ip, ror ip
   2115c:	andeq	r2, r2, r4, lsr ip
   21160:	andeq	r2, r2, r4, lsl #24
   21164:	andeq	r2, r2, sl, ror #23
   21168:			; <UNDEFINED> instruction: 0x16dcf8df
   2116c:			; <UNDEFINED> instruction: 0x26dcf8df
   21170:	svcmi	0x00f0e92d
   21174:			; <UNDEFINED> instruction: 0xf5ad4479
   21178:			; <UNDEFINED> instruction: 0xf1a05d43
   2117c:	addlt	r0, r5, r2, lsl #18
   21180:			; <UNDEFINED> instruction: 0xf50d588a
   21184:			; <UNDEFINED> instruction: 0xf8df5343
   21188:			; <UNDEFINED> instruction: 0xf1b946c8
   2118c:			; <UNDEFINED> instruction: 0xf1030f01
   21190:	ldrbtmi	r0, [ip], #-780	; 0xfffffcf4
   21194:	ldmdavs	r2, {r0, r1, r2, r9, sl, lr}
   21198:			; <UNDEFINED> instruction: 0xf04f601a
   2119c:	vhsub.s8	d0, d0, d0
   211a0:			; <UNDEFINED> instruction: 0xf8df81c5
   211a4:	stmiapl	r3!, {r4, r5, r7, r9, sl, ip, sp}^
   211a8:	blcs	3b21c <tcgetattr@plt+0x3714c>
   211ac:	andshi	pc, r3, #64	; 0x40
   211b0:	vceq.f32	d26, d3, d20
   211b4:			; <UNDEFINED> instruction: 0xf1a60258
   211b8:	tstcs	r0, ip, lsl r5
   211bc:			; <UNDEFINED> instruction: 0xf7e24628
   211c0:			; <UNDEFINED> instruction: 0xf8dfee40
   211c4:	vmin.s8	d19, d22, d4
   211c8:	rsbvs	r7, pc, r2, lsl #4
   211cc:	rsbspl	pc, r3, #207618048	; 0xc600000
   211d0:	ldccs	8, cr15, [ip], {70}	; 0x46
   211d4:			; <UNDEFINED> instruction: 0xf89358e3
   211d8:			; <UNDEFINED> instruction: 0xf1baa000
   211dc:			; <UNDEFINED> instruction: 0xf0000f00
   211e0:			; <UNDEFINED> instruction: 0xf8df8152
   211e4:			; <UNDEFINED> instruction: 0xf6403678
   211e8:			; <UNDEFINED> instruction: 0xf1a672ff
   211ec:			; <UNDEFINED> instruction: 0xf10d0014
   211f0:	stmiapl	r1!, {r4, r6, fp}^
   211f4:	cdp	7, 3, cr15, cr6, cr2, {7}
   211f8:			; <UNDEFINED> instruction: 0x3664f8df
   211fc:			; <UNDEFINED> instruction: 0xf8862200
   21200:			; <UNDEFINED> instruction: 0xf8542feb
   21204:	ldrbmi	fp, [r8], -r3
   21208:			; <UNDEFINED> instruction: 0xf92af7f6
   2120c:			; <UNDEFINED> instruction: 0xf8082f03
   21210:			; <UNDEFINED> instruction: 0xf0400c3d
   21214:			; <UNDEFINED> instruction: 0x46018151
   21218:			; <UNDEFINED> instruction: 0xf7f42000
   2121c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   21220:	ldceq	8, cr15, [ip], #-288	; 0xfffffee0
   21224:	rscshi	pc, r4, #192, 4
   21228:			; <UNDEFINED> instruction: 0x2628f8df
   2122c:			; <UNDEFINED> instruction: 0x3634f8df
   21230:	stmiapl	r1!, {r1, r5, r7, fp, ip, lr}^
   21234:	stmdavs	r8, {r0, r1, r4, fp, sp, lr}
   21238:	blcs	4564c <tcgetattr@plt+0x4157c>
   2123c:			; <UNDEFINED> instruction: 0x81aff040
   21240:	cdp	7, 10, cr15, cr14, cr2, {7}
   21244:			; <UNDEFINED> instruction: 0xf0402800
   21248:	blls	101d3c <tcgetattr@plt+0xfdc6c>
   2124c:			; <UNDEFINED> instruction: 0x2618f8df
   21250:	stmiapl	r2!, {r0, r3, r4, fp, sp, lr}
   21254:			; <UNDEFINED> instruction: 0x3614f8df
   21258:	stmiapl	r3!, {r0, r4, sp, lr}^
   2125c:	movwls	r6, #10264	; 0x2818
   21260:	stc	7, cr15, [r4, #-904]	; 0xfffffc78
   21264:	stmdacs	r0, {r1, r7, r9, sl, lr}
   21268:	sbcshi	pc, sl, #64	; 0x40
   2126c:			; <UNDEFINED> instruction: 0x3600f8df
   21270:	stmiapl	r1!, {r1, r9, fp, ip, pc}^
   21274:			; <UNDEFINED> instruction: 0xf8df6810
   21278:			; <UNDEFINED> instruction: 0xf8df25fc
   2127c:	strdvs	r3, [r8], -ip
   21280:			; <UNDEFINED> instruction: 0xf8c058a0
   21284:	stmiapl	r3!, {sp, pc}^
   21288:	stmdavc	fp, {r0, r3, r4, fp, sp, lr}
   2128c:			; <UNDEFINED> instruction: 0xf04fb16b
   21290:	and	r0, r6, sl, lsl #24
   21294:	blx	33b2a6 <tcgetattr@plt+0x3371d6>
   21298:	andvs	r3, r3, r2, lsl #6
   2129c:	svccc	0x0001f811
   212a0:	blcc	c4d714 <tcgetattr@plt+0xc49644>
   212a4:	bcs	28de14 <tcgetattr@plt+0x289d44>
   212a8:			; <UNDEFINED> instruction: 0xf1a8d9f4
   212ac:			; <UNDEFINED> instruction: 0x46590238
   212b0:	andls	r2, r2, #3
   212b4:	mrrc	7, 14, pc, r0, cr2	; <UNPREDICTABLE>
   212b8:	andcc	r9, r1, r2, lsl #20
   212bc:	adcshi	pc, r7, #0
   212c0:	vst2.8	{d6,d8}, [r2 :64], r2
   212c4:			; <UNDEFINED> instruction: 0xf5b373c0
   212c8:			; <UNDEFINED> instruction: 0xf0407fc0
   212cc:			; <UNDEFINED> instruction: 0xf8df82b8
   212d0:			; <UNDEFINED> instruction: 0xf8df15ac
   212d4:			; <UNDEFINED> instruction: 0xf8df05ac
   212d8:			; <UNDEFINED> instruction: 0xf85435ac
   212dc:	stmdapl	r0!, {r0, ip, sp, pc}
   212e0:			; <UNDEFINED> instruction: 0xf8db58e3
   212e4:	movwls	r1, #8192	; 0x2000
   212e8:	stmdals	r2, {r0, r1, fp, sp, lr}
   212ec:	stmdavs	r0, {r0, r3, r4, r8, r9, lr}
   212f0:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   212f4:	mvnvc	pc, r2, lsl #8
   212f8:			; <UNDEFINED> instruction: 0xf0002800
   212fc:			; <UNDEFINED> instruction: 0xf5b18110
   21300:			; <UNDEFINED> instruction: 0xf0407fe0
   21304:	svccc	0x0004827e
   21308:	vmax.f32	d18, d0, d1
   2130c:			; <UNDEFINED> instruction: 0xf8df81dc
   21310:			; <UNDEFINED> instruction: 0xf5053578
   21314:	eorcs	r5, r8, #131	; 0x83
   21318:	strcs	r3, [r0, -r8]
   2131c:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   21320:	stc	7, cr15, [r0, #904]!	; 0x388
   21324:	strbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   21328:	orrseq	pc, r0, r1, asr #4
   2132c:	strbtpl	r2, [pc], #-562	; 21334 <tcgetattr@plt+0x1d264>
   21330:	rscvc	pc, ip, r6, lsl #12
   21334:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   21338:	ldc	7, cr15, [r4, #904]	; 0x388
   2133c:	ldrbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   21340:	teqeq	sl, r1, asr #4	; <UNPREDICTABLE>
   21344:	strbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   21348:			; <UNDEFINED> instruction: 0xf505546f
   2134c:	stmiapl	r0!, {r0, r1, r7, r8, ip, lr}^
   21350:	strbeq	pc, [r4, -r1, asr #4]!	; <UNPREDICTABLE>
   21354:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   21358:	andvs	r6, r8, r0, lsl #16
   2135c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   21360:	stmiapl	r3!, {r1, r3, r5, r6, r7, r8, ip, lr}^
   21364:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
   21368:	cmphi	sp, r0	; <UNPREDICTABLE>
   2136c:	addpl	pc, r2, r5, lsl #10
   21370:	andcc	r2, ip, r3, lsl r2
   21374:			; <UNDEFINED> instruction: 0xf7e22700
   21378:	vmla.f32	q15, <illegal reg q0.5>, q11
   2137c:	strbtpl	r0, [pc], #863	; 21384 <tcgetattr@plt+0x1d2b4>
   21380:	ldcl	7, cr15, [lr], {226}	; 0xe2
   21384:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
   21388:	strpl	pc, [r1], r6, lsl #10
   2138c:	addpl	pc, r2, #20971520	; 0x1400000
   21390:	cmpeq	r8, r1, asr #4	; <UNPREDICTABLE>
   21394:	vqadd.s8	d22, d1, d16
   21398:	stmiapl	r3!, {r2, r6, r9, sl}^
   2139c:	streq	pc, [r0, #-2271]	; 0xfffff721
   213a0:	ldmdavs	fp, {r0, r1, r2, r3, r5, r6, ip, lr}
   213a4:			; <UNDEFINED> instruction: 0x51af4478
   213a8:			; <UNDEFINED> instruction: 0xf7e26013
   213ac:			; <UNDEFINED> instruction: 0xb120ec54
   213b0:	andcs	r4, sl, #59768832	; 0x3900000
   213b4:	b	fe9df344 <tcgetattr@plt+0xfe9db274>
   213b8:			; <UNDEFINED> instruction: 0xf8df51a8
   213bc:	ldrbtmi	r0, [r8], #-1256	; 0xfffffb18
   213c0:	mcrr	7, 14, pc, r8, cr2	; <UNPREDICTABLE>
   213c4:	andcs	fp, sl, #48, 2
   213c8:			; <UNDEFINED> instruction: 0xf7e22100
   213cc:	vpmin.s8	d30, d17, d12
   213d0:	rscpl	r0, r8, r8, asr #6
   213d4:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   213d8:	addseq	pc, r4, #268435460	; 0x10000004
   213dc:	ldclvs	8, cr5, [fp], {227}	; 0xe3
   213e0:	svclt	0x00c82b00
   213e4:	beq	9d7f8 <tcgetattr@plt+0x99728>
   213e8:			; <UNDEFINED> instruction: 0xf8459b02
   213ec:	ldmdavs	fp, {r1, sp, pc}
   213f0:	svclt	0x00022b02
   213f4:	orrseq	pc, r8, #268435460	; 0x10000004
   213f8:	rscpl	r2, sl, r5, lsl #4
   213fc:	blcs	5541c <tcgetattr@plt+0x5134c>
   21400:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
   21404:	orrseq	pc, r8, #268435460	; 0x10000004
   21408:	rscpl	r2, sl, r4, lsl #4
   2140c:	ldrcc	pc, [ip], #2271	; 0x8df
   21410:	svceq	0x0001f1b9
   21414:			; <UNDEFINED> instruction: 0xf04fbf8c
   21418:			; <UNDEFINED> instruction: 0xf04f0900
   2141c:	stmiapl	r6!, {r0, r8, fp}^
   21420:	blcs	3b4f4 <tcgetattr@plt+0x37424>
   21424:			; <UNDEFINED> instruction: 0x464bbf14
   21428:	blcs	2a030 <tcgetattr@plt+0x25f60>
   2142c:	orrhi	pc, r8, r0, asr #32
   21430:	ldceq	8, cr15, [ip], #-352	; 0xfffffea0
   21434:			; <UNDEFINED> instruction: 0xf7ff4629
   21438:	stmdacs	r0, {r0, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   2143c:			; <UNDEFINED> instruction: 0x81b2f040
   21440:	ldceq	8, cr15, [ip], #-352	; 0xfffffea0
   21444:	cdp	7, 2, cr15, cr0, cr2, {7}
   21448:	blcs	3b51c <tcgetattr@plt+0x3744c>
   2144c:			; <UNDEFINED> instruction: 0x464bbf14
   21450:	blcs	2a058 <tcgetattr@plt+0x25f88>
   21454:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   21458:	movwcs	r2, #1281	; 0x501
   2145c:	andcc	pc, r0, fp, asr #17
   21460:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   21464:	movtpl	pc, #13581	; 0x350d	; <UNPREDICTABLE>
   21468:	movwcc	r4, #51960	; 0xcaf8
   2146c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   21470:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   21474:			; <UNDEFINED> instruction: 0xf0404051
   21478:			; <UNDEFINED> instruction: 0x46288193
   2147c:	cfstr64pl	mvdx15, [r3, #-52]	; 0xffffffcc
   21480:	pop	{r0, r2, ip, sp, pc}
   21484:			; <UNDEFINED> instruction: 0xf8df8ff0
   21488:			; <UNDEFINED> instruction: 0xf640342c
   2148c:			; <UNDEFINED> instruction: 0xf1a672ff
   21490:			; <UNDEFINED> instruction: 0xf10d0014
   21494:	stmiapl	r3!, {r4, r6, fp}^
   21498:			; <UNDEFINED> instruction: 0xf7e26819
   2149c:	blmi	ffc5c834 <tcgetattr@plt+0xffc58764>
   214a0:	svcge	0x00ebf886
   214a4:	andlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   214a8:			; <UNDEFINED> instruction: 0xf7f54658
   214ac:			; <UNDEFINED> instruction: 0xf808ffd9
   214b0:	svccs	0x00030c3d
   214b4:	mcrge	4, 5, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
   214b8:	mvnsgt	pc, #14614528	; 0xdf0000
   214bc:			; <UNDEFINED> instruction: 0xf1a82200
   214c0:			; <UNDEFINED> instruction: 0xf1a8033d
   214c4:			; <UNDEFINED> instruction: 0x4611003c
   214c8:	andge	pc, ip, r4, asr r8	; <UNPREDICTABLE>
   214cc:			; <UNDEFINED> instruction: 0xf8da9300
   214d0:			; <UNDEFINED> instruction: 0xf7f43000
   214d4:	stmdacs	r0, {r0, r5, r8, r9, fp, ip, sp, lr, pc}
   214d8:	adchi	pc, r8, r0
   214dc:			; <UNDEFINED> instruction: 0xf43f2801
   214e0:	blmi	ff9ccf74 <tcgetattr@plt+0xff9c8ea4>
   214e4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   214e8:			; <UNDEFINED> instruction: 0xf73f2b02
   214ec:	blmi	ffd0cf68 <tcgetattr@plt+0xffd08e98>
   214f0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   214f4:			; <UNDEFINED> instruction: 0xf0002b00
   214f8:	andcc	r8, sl, r1, lsr r1
   214fc:	blx	fed5f498 <tcgetattr@plt+0xfed5b3c8>
   21500:	vst4.16	{d11,d13,d15,d17}, [r2], r0
   21504:			; <UNDEFINED> instruction: 0xf5b171e0
   21508:			; <UNDEFINED> instruction: 0xf47f7fc0
   2150c:	stmdals	r2, {r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
   21510:	andvs	r2, r1, r0, lsl #2
   21514:	mvnvc	pc, r2, lsl #8
   21518:			; <UNDEFINED> instruction: 0xf47f2b00
   2151c:			; <UNDEFINED> instruction: 0xf5b1aef8
   21520:			; <UNDEFINED> instruction: 0xf43f7fc0
   21524:	bmi	ff9cd0fc <tcgetattr@plt+0xff9c902c>
   21528:	smc	50250	; 0xc44a
   2152c:	vceq.f32	d26, d3, d20
   21530:			; <UNDEFINED> instruction: 0xf1a60258
   21534:	tstcs	r0, ip, lsl r5
   21538:			; <UNDEFINED> instruction: 0xf7e24628
   2153c:	blmi	ff1dc74c <tcgetattr@plt+0xff1d867c>
   21540:	andvc	pc, r2, #1610612740	; 0x60000004
   21544:			; <UNDEFINED> instruction: 0xf6c6606f
   21548:			; <UNDEFINED> instruction: 0xf8465273
   2154c:	stmiapl	r3!, {r2, r3, r4, sl, fp, sp}^
   21550:	mulge	r0, r3, r8
   21554:	svceq	0x0000f1ba
   21558:	blmi	ff5d59f0 <tcgetattr@plt+0xff5d1920>
   2155c:	rscsvc	pc, pc, #64, 12	; 0x4000000
   21560:	andseq	pc, r4, r6, lsr #3
   21564:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   21568:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   2156c:	ldcl	7, cr15, [sl], #-904	; 0xfffffc78
   21570:			; <UNDEFINED> instruction: 0xf8864bbb
   21574:			; <UNDEFINED> instruction: 0xf854afeb
   21578:	ldrbmi	fp, [r8], -r3
   2157c:			; <UNDEFINED> instruction: 0xff70f7f5
   21580:			; <UNDEFINED> instruction: 0xf8082f06
   21584:	orrsle	r0, r4, sp, lsr ip
   21588:	andcs	r4, r0, r1, lsl #12
   2158c:	mcr2	7, 2, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
   21590:			; <UNDEFINED> instruction: 0xf8482800
   21594:	vmvn.i32	d0, #3327	; 0x00000cff
   21598:	strcs	r8, [r0, #-244]	; 0xffffff0c
   2159c:			; <UNDEFINED> instruction: 0xf7f1e760
   215a0:			; <UNDEFINED> instruction: 0xe652fc1f
   215a4:			; <UNDEFINED> instruction: 0xf6404bad
   215a8:			; <UNDEFINED> instruction: 0xf1a672ff
   215ac:			; <UNDEFINED> instruction: 0xf10d0014
   215b0:	stmiapl	r1!, {r4, r6, fp}^
   215b4:	mrrc	7, 14, pc, r6, cr2	; <UNPREDICTABLE>
   215b8:	andcs	r4, r0, #173056	; 0x2a400
   215bc:	svccs	0x00ebf886
   215c0:	andlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   215c4:			; <UNDEFINED> instruction: 0xf7f54658
   215c8:	svccs	0x0006ff4b
   215cc:	ldceq	8, cr15, [sp], #-32	; 0xffffffe0
   215d0:	svcge	0x0072f47f
   215d4:	bmi	fef1b53c <tcgetattr@plt+0xfef1746c>
   215d8:	ldmibmi	fp!, {r1, r5, r7, r8, r9, fp, lr}
   215dc:	stmiapl	r0!, {r1, r5, r7, fp, ip, lr}^
   215e0:	ldmdavs	r2, {r0, r5, r7, r8, r9, fp, lr}
   215e4:	ldrmi	r6, [r0], -r2
   215e8:	stmiapl	r3!, {r0, r5, r6, fp, ip, lr}^
   215ec:	andsvs	r6, r9, r9, lsl #16
   215f0:	ldcl	7, cr15, [r0], {226}	; 0xe2
   215f4:			; <UNDEFINED> instruction: 0xf0402800
   215f8:	blmi	febc1970 <tcgetattr@plt+0xfebbd8a0>
   215fc:	bicsvc	pc, fp, pc, asr #8
   21600:	stmdavs	r8!, {r0, r2, r5, r6, r7, fp, ip, lr}
   21604:	ldc	7, cr15, [r0, #-904]	; 0xfffffc78
   21608:			; <UNDEFINED> instruction: 0xf0402800
   2160c:	bmi	fec019d0 <tcgetattr@plt+0xfebfd900>
   21610:	stmiapl	r2!, {r0, r1, r2, r3, r5, r7, r8, r9, fp, lr}
   21614:	ldmdavs	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
   21618:	strb	r6, [r9, #26]
   2161c:	orrseq	pc, r8, #268435460	; 0x10000004
   21620:	rscpl	r2, sl, r2, lsl #4
   21624:	stmibmi	fp!, {r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   21628:			; <UNDEFINED> instruction: 0xe69f4479
   2162c:	stmiapl	r3!, {r0, r1, r4, r7, r8, r9, fp, lr}^
   21630:	tstlt	fp, fp, lsl r8
   21634:	ldrle	r0, [r0, #2011]!	; 0x7db
   21638:	stmiapl	r3!, {r5, r7, r8, r9, fp, lr}^
   2163c:	blcs	3b6b0 <tcgetattr@plt+0x375e0>
   21640:	sbcshi	pc, ip, r0, asr #32
   21644:			; <UNDEFINED> instruction: 0xf8da4a8e
   21648:	stmiapl	r2!, {ip, sp}
   2164c:	blcs	3b698 <tcgetattr@plt+0x375c8>
   21650:	ldmdavc	sl, {r2, r3, r4, r5, r6, ip, lr, pc}
   21654:	rsbsle	r2, r9, r0, lsl #20
   21658:			; <UNDEFINED> instruction: 0xf0402900
   2165c:	bmi	fe281890 <tcgetattr@plt+0xfe27d7c0>
   21660:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   21664:			; <UNDEFINED> instruction: 0xf0402a00
   21668:	bmi	fe7018d0 <tcgetattr@plt+0xfe6fd800>
   2166c:	add	r4, r3, sl, ror r4
   21670:	ldrbtmi	r4, [sp], #-3482	; 0xfffff266
   21674:	stmdblt	r3!, {r0, r1, r3, r5, fp, sp, lr}
   21678:	ldmdb	r6, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2167c:	blcs	3b730 <tcgetattr@plt+0x37660>
   21680:	strdcs	sp, [r0, -sl]
   21684:			; <UNDEFINED> instruction: 0xf7f12012
   21688:	bmi	fe5a0474 <tcgetattr@plt+0xfe59c3a4>
   2168c:	smlabbcs	r0, lr, fp, r4
   21690:	andsvs	r4, r1, sl, ror r4
   21694:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   21698:	blx	fe8df666 <tcgetattr@plt+0xfe8db596>
   2169c:	stmiapl	r5!, {r2, r3, r7, r8, r9, fp, lr}^
   216a0:	stmdbcs	r0, {r0, r3, r5, fp, sp, lr}
   216a4:	blmi	fe1182c8 <tcgetattr@plt+0xfe1141f8>
   216a8:	stmdavs	r0!, {r2, r5, r6, r7, fp, ip, lr}
   216ac:	ldc	7, cr15, [ip], #904	; 0x388
   216b0:			; <UNDEFINED> instruction: 0xf0402800
   216b4:	blls	101908 <tcgetattr@plt+0xfd838>
   216b8:			; <UNDEFINED> instruction: 0xf04f6818
   216bc:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
   216c0:	blx	fe3df68e <tcgetattr@plt+0xfe3db5be>
   216c4:			; <UNDEFINED> instruction: 0xf7e2e6c8
   216c8:	blmi	1c5c3c0 <tcgetattr@plt+0x1c582f0>
   216cc:	addpl	pc, r1, #25165824	; 0x1800000
   216d0:	andsvs	r4, r1, r1, lsl #12
   216d4:	eorscs	r5, r2, #14876672	; 0xe30000
   216d8:	rscvc	pc, ip, r6, lsl #12
   216dc:			; <UNDEFINED> instruction: 0xf7e26819
   216e0:	blls	dc5f0 <tcgetattr@plt+0xd8520>
   216e4:	andscs	r4, r2, pc, ror r9
   216e8:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
   216ec:	teqeq	sl, #268435460	; 0x10000004	; <UNPREDICTABLE>
   216f0:			; <UNDEFINED> instruction: 0xf04f2a02
   216f4:	strbtpl	r0, [sl], #512	; 0x200
   216f8:	strcs	fp, [r5], #-3852	; 0xfffff0f4
   216fc:	rsbvs	r2, ip, r4, lsl #8
   21700:	blx	f5f6ce <tcgetattr@plt+0xf5b5fe>
   21704:			; <UNDEFINED> instruction: 0xf8584629
   21708:			; <UNDEFINED> instruction: 0xf7ff0c3c
   2170c:	strmi	pc, [r5], -r7, ror #19
   21710:	cmple	ip, r0, lsl #16
   21714:			; <UNDEFINED> instruction: 0xf8584c74
   21718:	ldrbtmi	r0, [ip], #-3132	; 0xfffff3c4
   2171c:	ldc	7, cr15, [r4], #904	; 0x388
   21720:	stmdblt	r3!, {r0, r1, r5, fp, sp, lr}
   21724:	stmdb	r0, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21728:	blcs	3b7bc <tcgetattr@plt+0x376ec>
   2172c:	strdcs	sp, [r0, -sl]
   21730:			; <UNDEFINED> instruction: 0xf7f12012
   21734:	blmi	1ba03c8 <tcgetattr@plt+0x1b9c2f8>
   21738:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   2173c:	pkhbt	r6, pc, sl	; <UNPREDICTABLE>
   21740:	andscs	r4, r2, fp, ror #18
   21744:			; <UNDEFINED> instruction: 0xf7f14479
   21748:			; <UNDEFINED> instruction: 0xe671fb19
   2174c:	blmi	138fcb8 <tcgetattr@plt+0x138bbe8>
   21750:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   21754:	bmi	1a0ff28 <tcgetattr@plt+0x1a0be58>
   21758:	and	r4, r6, sl, ror r4
   2175c:	ldrmi	r4, [r8], -r6, ror #18
   21760:			; <UNDEFINED> instruction: 0xf7e54479
   21764:	bmi	19a0a60 <tcgetattr@plt+0x199c990>
   21768:	stmdbmi	r5!, {r1, r3, r4, r5, r6, sl, lr}^
   2176c:	ldrbtmi	r2, [r9], #-0
   21770:	ldc2	7, cr15, [r6], #916	; 0x394
   21774:	ldrbtmi	r4, [sl], #-2659	; 0xfffff59d
   21778:	andcs	r4, r0, r3, ror #18
   2177c:			; <UNDEFINED> instruction: 0xf7e54479
   21780:	strtmi	pc, [r9], -pc, lsr #25
   21784:			; <UNDEFINED> instruction: 0xf7ff2500
   21788:			; <UNDEFINED> instruction: 0xf858f9a9
   2178c:			; <UNDEFINED> instruction: 0xf7e20c3c
   21790:			; <UNDEFINED> instruction: 0xe665ec7c
   21794:	ldrbtmi	r4, [sl], #-2653	; 0xfffff5a3
   21798:	bmi	179b73c <tcgetattr@plt+0x179766c>
   2179c:			; <UNDEFINED> instruction: 0xe7eb447a
   217a0:	stmib	ip, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   217a4:	bl	7df734 <tcgetattr@plt+0x7db664>
   217a8:	ldrbtmi	r4, [r9], #-2394	; 0xfffff6a6
   217ac:			; <UNDEFINED> instruction: 0xf7e56800
   217b0:			; <UNDEFINED> instruction: 0xf7e2fc97
   217b4:	ldmdbmi	r8, {r3, r4, r8, r9, fp, sp, lr, pc}^
   217b8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   217bc:	ldc2	7, cr15, [r0], {229}	; 0xe5
   217c0:	bl	45f750 <tcgetattr@plt+0x45b680>
   217c4:	ldrbtmi	r4, [r9], #-2389	; 0xfffff6ab
   217c8:			; <UNDEFINED> instruction: 0xf7e56800
   217cc:			; <UNDEFINED> instruction: 0xf7e2fc89
   217d0:	ldmdbmi	r3, {r1, r3, r8, r9, fp, sp, lr, pc}^
   217d4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   217d8:	stc2	7, cr15, [r2], {229}	; 0xe5
   217dc:	bl	df76c <tcgetattr@plt+0xdb69c>
   217e0:	stmdavs	r2!, {r4, r6, r8, fp, lr}
   217e4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   217e8:	ldc2l	7, cr15, [sl], #-916	; 0xfffffc6c
   217ec:	b	ffedf77c <tcgetattr@plt+0xffedb6ac>
   217f0:	stmdavs	sl!, {r0, r2, r3, r6, r8, fp, lr}
   217f4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   217f8:	ldc2l	7, cr15, [r2], #-916	; 0xfffffc6c
   217fc:			; <UNDEFINED> instruction: 0xf7e5200a
   21800:	bmi	12dfcd4 <tcgetattr@plt+0x12dbc04>
   21804:	stmdbmi	sl, {r1, r3, r4, r5, r6, sl, lr}^
   21808:	ldrbtmi	r2, [r9], #-0
   2180c:	stc2l	7, cr15, [r8], #-916	; 0xfffffc6c
   21810:	andcs	r4, r0, r9, lsl fp
   21814:	stmiapl	r3!, {r0, r1, r2, r6, r8, fp, lr}^
   21818:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   2181c:	stc2l	7, cr15, [r0], #-916	; 0xfffffc6c
   21820:	b	ff85f7b0 <tcgetattr@plt+0xff85b6e0>
   21824:	ldrbtmi	r4, [r9], #-2372	; 0xfffff6bc
   21828:			; <UNDEFINED> instruction: 0xf7e56800
   2182c:			; <UNDEFINED> instruction: 0xf7e2fc59
   21830:	stmdbmi	r2, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}^
   21834:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
   21838:			; <UNDEFINED> instruction: 0xf7e56800
   2183c:	stmdbmi	r0, {r0, r4, r6, sl, fp, ip, sp, lr, pc}^
   21840:	ldrbtmi	r2, [r9], #-0
   21844:	mcrr2	7, 14, pc, ip, cr5	; <UNPREDICTABLE>
   21848:	ldrdeq	r7, [r3], -r0
   2184c:	andeq	r0, r0, r0, asr #6
   21850:			; <UNDEFINED> instruction: 0x000378b2
   21854:	andeq	r0, r0, r4, lsl #6
   21858:			; <UNDEFINED> instruction: 0x000005b0
   2185c:	andeq	r0, r0, ip, asr #5
   21860:	andeq	r0, r0, r0, asr #10
   21864:	andeq	r0, r0, r4, asr r5
   21868:	andeq	r0, r0, r0, lsl #11
   2186c:	andeq	r0, r0, r8, lsl #6
   21870:	ldrdeq	r0, [r0], -r8
   21874:	andeq	r0, r0, r8, asr #10
   21878:	andeq	r0, r0, r8, lsl #7
   2187c:	andeq	r0, r0, ip, asr #10
   21880:	andeq	r0, r0, r4, lsr #6
   21884:	andeq	r0, r0, ip, lsr #9
   21888:	andeq	r0, r0, r0, asr r3
   2188c:	andeq	r0, r0, r4, lsl #10
   21890:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   21894:	andeq	r0, r0, ip, asr r5
   21898:	andeq	r0, r0, ip, lsl #11
   2189c:	andeq	r0, r0, ip, lsr #7
   218a0:	andeq	pc, r1, r0, asr #2
   218a4:	andeq	pc, r1, lr, lsr #2
   218a8:	andeq	r0, r0, ip, ror #8
   218ac:	andeq	r0, r0, r0, lsr #7
   218b0:	ldrdeq	r7, [r3], -r8
   218b4:	andeq	r0, r0, ip, lsl #9
   218b8:	andeq	r0, r0, ip, asr r3
   218bc:	andeq	r0, r0, r4, lsl r5
   218c0:	andeq	pc, r1, r4, lsl #25
   218c4:	andeq	r0, r0, r8, lsl #9
   218c8:	andeq	r0, r0, ip, lsl r5
   218cc:	ldrdeq	r0, [r0], -r4
   218d0:	andeq	r0, r0, ip, lsl #8
   218d4:	andeq	r2, r2, r8, asr fp
   218d8:	andeq	r2, r2, ip, asr r7
   218dc:	andeq	pc, r3, r6, lsr #16
   218e0:	andeq	pc, r3, r8, lsl #16
   218e4:			; <UNDEFINED> instruction: 0xfffff21b
   218e8:	andeq	pc, r3, lr, ror r7	; <UNPREDICTABLE>
   218ec:	andeq	pc, r3, lr, asr r7	; <UNPREDICTABLE>
   218f0:			; <UNDEFINED> instruction: 0xfffff1c1
   218f4:	andeq	r2, r2, r0, ror r6
   218f8:	andeq	r2, r2, ip, lsl #14
   218fc:	andeq	r2, r2, r8, asr r6
   21900:	ldrdeq	r2, [r2], -lr
   21904:	andeq	r2, r2, sl, asr #12
   21908:	andeq	r2, r2, r4, lsr #13
   2190c:	andeq	r5, r2, r2, lsr r3
   21910:	andeq	r5, r2, ip, lsr #6
   21914:	andeq	r2, r2, r2, asr #14
   21918:	andeq	r2, r2, r4, lsr #12
   2191c:	strdeq	r2, [r2], -r6
   21920:	andeq	r2, r2, r8, lsl r7
   21924:	andeq	r2, r2, r4, lsl #12
   21928:	strdeq	r2, [r2], -r4
   2192c:	andeq	r2, r2, ip, asr #11
   21930:	andeq	r2, r2, r6, asr #13
   21934:	ldrdeq	r2, [r2], -ip
   21938:	andeq	r2, r2, lr, lsl #9
   2193c:	andeq	r2, r2, r2, ror r6
   21940:	andeq	r2, r2, lr, ror #12
   21944:	andcs	r4, r1, ip, asr #18
   21948:	addlt	fp, r2, r0, lsl #11
   2194c:			; <UNDEFINED> instruction: 0xf8df4479
   21950:	tstls	r1, ip, lsr #2
   21954:	blx	4df920 <tcgetattr@plt+0x4db850>
   21958:	andcs	r9, r1, r1, lsl #18
   2195c:	blx	3df928 <tcgetattr@plt+0x3db858>
   21960:	andcs	r4, sl, r7, asr #18
   21964:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
   21968:			; <UNDEFINED> instruction: 0xf7f14d46
   2196c:	stmdbmi	r6, {r0, r1, r2, r9, fp, ip, sp, lr, pc}^
   21970:	cdpmi	0, 4, cr2, cr6, cr12, {0}
   21974:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
   21978:	blx	5f944 <tcgetattr@plt+0x5b874>
   2197c:	andcs	r4, r2, r4, asr #18
   21980:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   21984:			; <UNDEFINED> instruction: 0xf9faf7f1
   21988:	andscs	r4, r4, r2, asr #18
   2198c:			; <UNDEFINED> instruction: 0xf7f14479
   21990:	stmdbmi	r1, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   21994:	ldrbtmi	r2, [r9], #-28	; 0xffffffe4
   21998:			; <UNDEFINED> instruction: 0xf9f0f7f1
   2199c:	blmi	10342a0 <tcgetattr@plt+0x10301d0>
   219a0:	mrscs	r2, (UNDEF: 1)
   219a4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   219a8:			; <UNDEFINED> instruction: 0xf8586010
   219ac:	blmi	f699c0 <tcgetattr@plt+0xf658f0>
   219b0:			; <UNDEFINED> instruction: 0xf8586011
   219b4:	strcs	r4, [r0, -r3]
   219b8:	andcs	r4, lr, r9, lsr #12
   219bc:			; <UNDEFINED> instruction: 0xf9def7f1
   219c0:			; <UNDEFINED> instruction: 0xf7e2200f
   219c4:			; <UNDEFINED> instruction: 0xf7e1e882
   219c8:			; <UNDEFINED> instruction: 0x2000efb0
   219cc:	ldmda	ip!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   219d0:	tstcs	r0, r0, lsr #16
   219d4:	ldmib	ip, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   219d8:	blle	5eb9e0 <tcgetattr@plt+0x5e7910>
   219dc:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
   219e0:	stmiblt	r9!, {r0, r3, r4, r6, r8, fp, sp, lr}^
   219e4:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
   219e8:	bcs	3bc58 <tcgetattr@plt+0x37b88>
   219ec:	blmi	c55eb8 <tcgetattr@plt+0xc51de8>
   219f0:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   219f4:	blmi	c106c4 <tcgetattr@plt+0xc0c5f4>
   219f8:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   219fc:	sbcsle	r2, fp, r0, lsl #20
   21a00:	andcs	r2, r0, #6
   21a04:			; <UNDEFINED> instruction: 0xf7ff611a
   21a08:	ldrb	pc, [r4, pc, lsr #23]	; <UNPREDICTABLE>
   21a0c:	stmib	sl!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21a10:	stmdavs	r3, {r0, r4, r5, r6, r8, fp, sp, lr}
   21a14:	svclt	0x001c2b01
   21a18:	cmnvs	r1, r1, lsl #2
   21a1c:	rscle	r2, r1, r0, lsl #18
   21a20:	mrscs	r2, R12_usr
   21a24:			; <UNDEFINED> instruction: 0xf7e24610
   21a28:	blmi	91c228 <tcgetattr@plt+0x918158>
   21a2c:			; <UNDEFINED> instruction: 0xf8582000
   21a30:			; <UNDEFINED> instruction: 0xf7f61003
   21a34:	stmdami	r1!, {r0, r1, r3, r4, r6, r9, fp, ip, sp, lr, pc}
   21a38:			; <UNDEFINED> instruction: 0xf7e24478
   21a3c:	andcs	lr, r1, r2, lsl r9
   21a40:			; <UNDEFINED> instruction: 0xf812f7e5
   21a44:			; <UNDEFINED> instruction: 0xf7ff60df
   21a48:	andcs	pc, r3, r9, lsl r9	; <UNPREDICTABLE>
   21a4c:	blx	fe35fa52 <tcgetattr@plt+0xfe35b982>
   21a50:			; <UNDEFINED> instruction: 0x2014e7d1
   21a54:			; <UNDEFINED> instruction: 0xf7f16099
   21a58:			; <UNDEFINED> instruction: 0xf7e2f991
   21a5c:	tstcs	r4, r2, ror r9
   21a60:	ldmdb	r6, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21a64:	andscs	r4, r4, r6, lsl r9
   21a68:			; <UNDEFINED> instruction: 0xf7f14479
   21a6c:	andcs	pc, r3, r7, lsl #19
   21a70:	blx	1edfa76 <tcgetattr@plt+0x1edb9a6>
   21a74:	svclt	0x0000e7bb
   21a78:			; <UNDEFINED> instruction: 0xfffff20d
   21a7c:	andeq	r7, r3, r0, ror #1
   21a80:			; <UNDEFINED> instruction: 0xfffff02f
   21a84:			; <UNDEFINED> instruction: 0xffffefbf
   21a88:			; <UNDEFINED> instruction: 0xffffefd5
   21a8c:	andeq	pc, r3, r8, lsl r5	; <UNPREDICTABLE>
   21a90:			; <UNDEFINED> instruction: 0xffffefe7
   21a94:			; <UNDEFINED> instruction: 0xffffefad
   21a98:			; <UNDEFINED> instruction: 0xffffefc3
   21a9c:	andeq	r0, r0, ip, lsr #9
   21aa0:	andeq	r0, r0, r4, lsr #6
   21aa4:	andeq	r0, r0, r8, asr #10
   21aa8:			; <UNDEFINED> instruction: 0x0003f4ba
   21aac:			; <UNDEFINED> instruction: 0x0003f4b2
   21ab0:	andeq	pc, r3, r8, lsr #9
   21ab4:	andeq	pc, r3, r0, lsr #9
   21ab8:	ldrdeq	r0, [r0], -ip
   21abc:	andeq	r2, r2, r4, asr #9
   21ac0:			; <UNDEFINED> instruction: 0xffffeed1
   21ac4:	svcmi	0x00f0e92d
   21ac8:	stclmi	6, cr4, [ip], {21}
   21acc:	cfstr64pl	mvdx15, [r2, #-692]	; 0xfffffd4c
   21ad0:	addlt	r4, r1, fp, asr #21
   21ad4:			; <UNDEFINED> instruction: 0xf8df447c
   21ad8:	movwls	r9, #9004	; 0x232c
   21adc:	movtpl	pc, #5389	; 0x150d	; <UNPREDICTABLE>
   21ae0:	teqcc	ip, #10616832	; 0xa20000
   21ae4:			; <UNDEFINED> instruction: 0x460444f9
   21ae8:	andsvs	r6, sl, r2, lsl r8
   21aec:	andeq	pc, r0, #79	; 0x4f
   21af0:			; <UNDEFINED> instruction: 0xf0002800
   21af4:			; <UNDEFINED> instruction: 0xf7e2815d
   21af8:	ldmcs	pc!, {r1, r2, r4, r5, r8, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   21afc:	mrshi	pc, LR_fiq	; <UNPREDICTABLE>
   21b00:			; <UNDEFINED> instruction: 0xf10d4bc1
   21b04:			; <UNDEFINED> instruction: 0xf8590840
   21b08:	ldrtmi	r6, [r0], -r3
   21b0c:	stmdb	sl!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21b10:			; <UNDEFINED> instruction: 0xf04f4bbe
   21b14:	strdcs	r3, [r1, -pc]
   21b18:	strls	r4, [r0], #-1147	; 0xfffffb85
   21b1c:			; <UNDEFINED> instruction: 0xf7e24430
   21b20:	ldrtmi	lr, [r0], -lr, ror #18
   21b24:	ldc2	7, cr15, [ip], {245}	; 0xf5
   21b28:	andcs	r9, r1, r3
   21b2c:			; <UNDEFINED> instruction: 0xf8089903
   21b30:			; <UNDEFINED> instruction: 0xf7f41c29
   21b34:			; <UNDEFINED> instruction: 0xf848fb73
   21b38:	andcc	r0, r1, r8, lsr #24
   21b3c:	cmphi	r5, r0	; <UNPREDICTABLE>
   21b40:	streq	pc, [r4, -r8, lsr #3]!
   21b44:	subseq	pc, r8, #805306372	; 0x30000004
   21b48:	ldrtmi	r2, [r8], -r0, lsl #2
   21b4c:	ldmdb	r8!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21b50:	blmi	fec08360 <tcgetattr@plt+0xfec04290>
   21b54:	svclt	0x00142a00
   21b58:	andcs	r2, r8, #-1879048192	; 0x90000000
   21b5c:			; <UNDEFINED> instruction: 0xf859607a
   21b60:	ldmdavs	r9, {r0, r1, ip, sp}
   21b64:			; <UNDEFINED> instruction: 0xf0002900
   21b68:	blmi	feac1f70 <tcgetattr@plt+0xfeabdea0>
   21b6c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   21b70:	blcs	3fbe4 <tcgetattr@plt+0x3bb14>
   21b74:	sbcshi	pc, lr, r0, asr #32
   21b78:	andseq	pc, ip, r8, lsr #3
   21b7c:	rscsvc	pc, pc, #64, 12	; 0x4000000
   21b80:	ldmdb	r0!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21b84:	ldrdge	pc, [r0], -r5
   21b88:			; <UNDEFINED> instruction: 0xf8882300
   21b8c:			; <UNDEFINED> instruction: 0xf1ba3fe3
   21b90:			; <UNDEFINED> instruction: 0xf0000f00
   21b94:			; <UNDEFINED> instruction: 0xf50780f0
   21b98:			; <UNDEFINED> instruction: 0xf5075600
   21b9c:	ldrtcc	r5, [pc], -r2, lsl #23
   21ba0:	and	r2, sl, r0, lsl #8
   21ba4:	strcc	r4, [r1], #-1617	; 0xfffff9af
   21ba8:	svc	0x0022f7e1
   21bac:	svcge	0x0004f855
   21bb0:	svceq	0x0000f1ba
   21bb4:	ldccs	0, cr13, [pc], #-40	; 21b94 <tcgetattr@plt+0x1dac4>
   21bb8:	ldrbmi	sp, [r0], -r8
   21bbc:	ldm	r2, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21bc0:	ldrbmi	r1, [r8], -r2, asr #24
   21bc4:	ldrmi	r4, [r3, #1171]!	; 0x493
   21bc8:	strmi	sp, [r3], ip, ror #7
   21bcc:	vpadd.i8	d20, d17, d2
   21bd0:	strcs	r0, [r0, #-572]	; 0xfffffdc4
   21bd4:	andpl	pc, r0, fp, lsl #17
   21bd8:			; <UNDEFINED> instruction: 0xf60850bc
   21bdc:			; <UNDEFINED> instruction: 0xf85970e4
   21be0:	eorscs	r3, r2, #3
   21be4:			; <UNDEFINED> instruction: 0xf7e26819
   21be8:	blmi	fe35c0e8 <tcgetattr@plt+0xfe358018>
   21bec:	teqeq	sl, r1, asr #4	; <UNPREDICTABLE>
   21bf0:	andvc	pc, r2, #1610612740	; 0x60000004
   21bf4:			; <UNDEFINED> instruction: 0xf6c6547d
   21bf8:			; <UNDEFINED> instruction: 0xf8485273
   21bfc:			; <UNDEFINED> instruction: 0xf8592c24
   21c00:	ldmdavs	r9, {r0, r1, ip, sp}
   21c04:			; <UNDEFINED> instruction: 0xf0002900
   21c08:			; <UNDEFINED> instruction: 0xf50780ad
   21c0c:	andscs	r5, r3, #1
   21c10:			; <UNDEFINED> instruction: 0xf7e23004
   21c14:	vmla.i8	d30, d2, d24
   21c18:	andcs	r0, r0, #1543503873	; 0x5c000001
   21c1c:			; <UNDEFINED> instruction: 0xf7e254fa
   21c20:			; <UNDEFINED> instruction: 0xf507e890
   21c24:	andsvs	r5, r8, r1, lsl #6
   21c28:	blcs	48838 <tcgetattr@plt+0x44768>
   21c2c:	addhi	pc, lr, r0
   21c30:			; <UNDEFINED> instruction: 0xf50d4b75
   21c34:			; <UNDEFINED> instruction: 0xf10a5a41
   21c38:			; <UNDEFINED> instruction: 0xf10d0a34
   21c3c:	strbcs	r0, [r1], #-1559	; 0xfffff9e9
   21c40:	andls	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   21c44:			; <UNDEFINED> instruction: 0xf7e24648
   21c48:	blmi	1d9be88 <tcgetattr@plt+0x1d97db8>
   21c4c:	bl	272e40 <tcgetattr@plt+0x26ed70>
   21c50:	ldm	r3, {r8, sl}
   21c54:	stm	sl, {r0, r1}
   21c58:	and	r0, r4, r3
   21c5c:	rsclt	r3, r4, #16777216	; 0x1000000
   21c60:			; <UNDEFINED> instruction: 0xf0002c5b
   21c64:			; <UNDEFINED> instruction: 0xf50d808c
   21c68:	ldrbmi	r5, [r1], -r1, asr #6
   21c6c:	teqcc	sl, #40, 12	; 0x2800000
   21c70:			; <UNDEFINED> instruction: 0xf7e1701c
   21c74:	ldmdavc	r0!, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   21c78:	blx	ff2dfc50 <tcgetattr@plt+0xff2dbb80>
   21c7c:	bleq	5e344 <tcgetattr@plt+0x5a274>
   21c80:			; <UNDEFINED> instruction: 0xf507dbec
   21c84:			; <UNDEFINED> instruction: 0xf6405001
   21c88:			; <UNDEFINED> instruction: 0x464972ff
   21c8c:			; <UNDEFINED> instruction: 0xf7e23018
   21c90:	stmdbmi	r4!, {r1, r3, r5, r6, r7, fp, sp, lr, pc}^
   21c94:	cmpeq	r7, #805306372	; 0x30000004	; <UNPREDICTABLE>
   21c98:	ldrbtmi	r2, [r9], #-18	; 0xffffffee
   21c9c:	ldrbtpl	r2, [sl], #512	; 0x200
   21ca0:			; <UNDEFINED> instruction: 0xf86cf7f1
   21ca4:	andcs	r4, r1, r0, ror #18
   21ca8:			; <UNDEFINED> instruction: 0xf7f14479
   21cac:			; <UNDEFINED> instruction: 0xf858f867
   21cb0:	ldrtmi	r0, [r9], -r8, lsr #24
   21cb4:			; <UNDEFINED> instruction: 0xff12f7fe
   21cb8:	teqle	pc, r0, lsl #16
   21cbc:			; <UNDEFINED> instruction: 0xf8584c5b
   21cc0:	ldrbtmi	r0, [ip], #-3112	; 0xfffff3d8
   21cc4:	stmib	r0!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21cc8:	stmdblt	r3!, {r0, r1, r5, r6, fp, sp, lr}
   21ccc:	cdp	7, 2, cr15, cr12, cr1, {7}
   21cd0:	blcs	3be64 <tcgetattr@plt+0x37d94>
   21cd4:	strdcs	sp, [r0, -sl]
   21cd8:			; <UNDEFINED> instruction: 0xf7f12012
   21cdc:	tstcs	r0, pc, asr #16	; <UNPREDICTABLE>
   21ce0:			; <UNDEFINED> instruction: 0xf7f12001
   21ce4:	ldrbmi	pc, [r8], -fp, asr #16	; <UNPREDICTABLE>
   21ce8:	ldc2	7, cr15, [sl], #-976	; 0xfffffc30
   21cec:			; <UNDEFINED> instruction: 0xf7e14648
   21cf0:	blmi	141d8d8 <tcgetattr@plt+0x1419808>
   21cf4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   21cf8:	rsbsle	r2, r6, r2, lsl #22
   21cfc:			; <UNDEFINED> instruction: 0xf50d494d
   21d00:	bmi	ff6a0c <tcgetattr@plt+0xff293c>
   21d04:	ldrbtmi	r3, [r9], #-828	; 0xfffffcc4
   21d08:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   21d0c:	subsmi	r6, r1, sl, lsl r8
   21d10:			; <UNDEFINED> instruction: 0xf50dd16e
   21d14:	andlt	r5, r1, r2, asr #26
   21d18:	svchi	0x00f0e8bd
   21d1c:	strtmi	r2, [r0], -r0, lsl #12
   21d20:	rscsvs	pc, pc, r4, lsl #17
   21d24:	ldmda	lr, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21d28:	svcvs	0x00c0f5b0
   21d2c:			; <UNDEFINED> instruction: 0xf884bf28
   21d30:			; <UNDEFINED> instruction: 0xe6e565ff
   21d34:			; <UNDEFINED> instruction: 0xf8594b40
   21d38:	ldr	r1, [sp, -r3]
   21d3c:	ldmda	r2, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21d40:	ldrbtmi	r4, [r9], #-2366	; 0xfffff6c2
   21d44:			; <UNDEFINED> instruction: 0xf7e56800
   21d48:	ldr	pc, [r7, fp, lsr #18]!
   21d4c:	stceq	8, cr15, [r8], #-352	; 0xfffffea0
   21d50:			; <UNDEFINED> instruction: 0xf7fe4639
   21d54:	stmdacs	r0, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   21d58:			; <UNDEFINED> instruction: 0xf858d13f
   21d5c:			; <UNDEFINED> instruction: 0xf7e20c28
   21d60:	bfi	lr, r4, (invalid: 19:11)
   21d64:	ldrbtmi	r4, [r9], #-2358	; 0xfffff6ca
   21d68:			; <UNDEFINED> instruction: 0xf8d5e74f
   21d6c:			; <UNDEFINED> instruction: 0xf1baa000
   21d70:			; <UNDEFINED> instruction: 0xf47f0f00
   21d74:			; <UNDEFINED> instruction: 0xf507af10
   21d78:	strcs	r5, [r0], #-2946	; 0xfffff47e
   21d7c:	ldrtcs	lr, [r0], #-1830	; 0xfffff8da
   21d80:	movtpl	pc, #5389	; 0x150d	; <UNPREDICTABLE>
   21d84:			; <UNDEFINED> instruction: 0x46284651
   21d88:	andsvc	r3, ip, sl, lsr r3
   21d8c:	svc	0x003ef7e1
   21d90:			; <UNDEFINED> instruction: 0xf7f47830
   21d94:			; <UNDEFINED> instruction: 0xf1b0fa3d
   21d98:			; <UNDEFINED> instruction: 0xf6bf0b00
   21d9c:	strcc	sl, [r1], #-3954	; 0xfffff08e
   21da0:	lfmcs	f3, 1, [sl], #-912	; 0xfffffc70
   21da4:	stmdbmi	r7!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   21da8:	ldrbtmi	r2, [r9], #-0
   21dac:			; <UNDEFINED> instruction: 0xf998f7e5
   21db0:	stmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   21db4:			; <UNDEFINED> instruction: 0xf1a8460b
   21db8:			; <UNDEFINED> instruction: 0xf1a80629
   21dbc:	strtmi	r0, [r2], -r8, lsr #32
   21dc0:	strls	r4, [r0], -r1, lsr #12
   21dc4:	mcr2	7, 5, pc, cr8, cr3, {7}	; <UNPREDICTABLE>
   21dc8:	stmdacs	r1, {r5, r7, r8, ip, sp, pc}
   21dcc:	mrcge	4, 5, APSR_nzcv, cr8, cr15, {1}
   21dd0:			; <UNDEFINED> instruction: 0x4620491d
   21dd4:			; <UNDEFINED> instruction: 0xf7e54479
   21dd8:			; <UNDEFINED> instruction: 0xf7e2f983
   21ddc:	ldmdbmi	fp, {r2, fp, sp, lr, pc}
   21de0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   21de4:			; <UNDEFINED> instruction: 0xf8dcf7e5
   21de8:			; <UNDEFINED> instruction: 0x2001e7b7
   21dec:	svc	0x00aef7e1
   21df0:	cdp	7, 6, cr15, cr4, cr1, {7}
   21df4:	ldrbtmi	r4, [r9], #-2326	; 0xfffff6ea
   21df8:			; <UNDEFINED> instruction: 0xf972f7e5
   21dfc:	andeq	r6, r3, r0, ror pc
   21e00:	andeq	r0, r0, r0, asr #6
   21e04:	andeq	r6, r3, r0, ror #30
   21e08:	andeq	r0, r0, r0, asr #10
   21e0c:	andeq	pc, r1, r8, asr #3
   21e10:	andeq	r0, r0, ip, lsl #9
   21e14:			; <UNDEFINED> instruction: 0x000005b0
   21e18:	andeq	r0, r0, r4, lsl #10
   21e1c:	andeq	r0, r0, ip, lsl #11
   21e20:	andeq	r2, r2, ip, asr r3
   21e24:			; <UNDEFINED> instruction: 0xffffec7b
   21e28:			; <UNDEFINED> instruction: 0xffffec7d
   21e2c:	ldrdeq	pc, [r3], -r6
   21e30:	andeq	pc, r3, r4, lsr #3
   21e34:	andeq	r6, r3, lr, lsr sp
   21e38:	andeq	r0, r0, ip, asr #5
   21e3c:	muleq	r1, lr, lr
   21e40:	andeq	r2, r2, sl, lsl r4
   21e44:	andeq	r2, r2, r2, asr #3
   21e48:	andeq	r2, r2, r8, ror r1
   21e4c:	andeq	pc, r1, r0, lsl #28
   21e50:	andeq	r2, r2, sl, lsr r1
   21e54:	svclt	0x00004770
   21e58:	push	{r0, r2, r5, r8, r9, fp, lr}
   21e5c:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   21e60:	strmi	r4, [r7], -r4, lsr #28
   21e64:	muleq	r7, r3, r8
   21e68:			; <UNDEFINED> instruction: 0x4633447e
   21e6c:	andshi	ip, sl, r3, lsl #6
   21e70:	svc	0x0028f7e1
   21e74:	andcc	r4, r1, r4, lsl #12
   21e78:	tstcs	r0, r6, lsr #32
   21e7c:			; <UNDEFINED> instruction: 0xf7f02011
   21e80:			; <UNDEFINED> instruction: 0x4680ff7d
   21e84:			; <UNDEFINED> instruction: 0xf7e24620
   21e88:	strmi	lr, [r5], -r6, lsl #18
   21e8c:			; <UNDEFINED> instruction: 0x4620b1f8
   21e90:	svc	0x009cf7e1
   21e94:			; <UNDEFINED> instruction: 0x4620b9d8
   21e98:	cdp	7, 5, cr15, cr2, cr1, {7}
   21e9c:			; <UNDEFINED> instruction: 0x4641b9b8
   21ea0:			; <UNDEFINED> instruction: 0xf7f02011
   21ea4:	strtmi	pc, [r8], -fp, ror #30
   21ea8:	svc	0x005cf7e1
   21eac:	ldmdale	r8, {r0, r1, r2, r3, r4, fp, sp}
   21eb0:	mcrrne	6, 2, r3, r2, cr0
   21eb4:			; <UNDEFINED> instruction: 0x23204629
   21eb8:			; <UNDEFINED> instruction: 0xf7e14630
   21ebc:	tstcs	r2, lr, ror lr
   21ec0:			; <UNDEFINED> instruction: 0xf7e14620
   21ec4:	eorsvs	lr, lr, sl, asr #26
   21ec8:	pop	{r5, r9, sl, lr}
   21ecc:			; <UNDEFINED> instruction: 0x464181f0
   21ed0:			; <UNDEFINED> instruction: 0xf7f02011
   21ed4:	qsaxmi	pc, r0, r3	; <UNPREDICTABLE>
   21ed8:	ldm	r6, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21edc:	ldrbtcc	pc, [pc], #79	; 21ee4 <tcgetattr@plt+0x1de14>	; <UNPREDICTABLE>
   21ee0:			; <UNDEFINED> instruction: 0x4620e7f2
   21ee4:	ldrbtcc	pc, [pc], #79	; 21eec <tcgetattr@plt+0x1de1c>	; <UNPREDICTABLE>
   21ee8:	stmia	lr, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21eec:	svclt	0x0000e7ec
   21ef0:	andeq	r2, r2, r2, asr r1
   21ef4:	andeq	pc, r3, r8, asr #32
   21ef8:	strdlt	fp, [r3], r0
   21efc:			; <UNDEFINED> instruction: 0xf7e14606
   21f00:	movwcs	lr, #3954	; 0xf72
   21f04:	ldrtmi	r4, [r0], -r5, lsl #12
   21f08:			; <UNDEFINED> instruction: 0xf7e1602b
   21f0c:	tstlt	r8, r6, lsr #30
   21f10:	ldcllt	0, cr11, [r0, #12]!
   21f14:	svccs	0x0013682f
   21f18:	stfmid	f5, [r9], {250}	; 0xfa
   21f1c:			; <UNDEFINED> instruction: 0xf8df2323
   21f20:	ldrmi	ip, [r9], -r4, lsr #32
   21f24:	andcs	r4, r1, #124, 8	; 0x7c000000
   21f28:	ldrbtmi	r3, [ip], #1088	; 0x440
   21f2c:	strtmi	r9, [r0], -r1, lsl #12
   21f30:	andgt	pc, r0, sp, asr #17
   21f34:	stmia	r6, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21f38:	eorvs	r4, pc, r0, lsr #12
   21f3c:	ldcllt	0, cr11, [r0, #12]!
   21f40:	andeq	lr, r3, ip, lsl #31
   21f44:	muleq	r2, r2, r0
   21f48:	stmdavc	r3, {r8, fp, sp}
   21f4c:	blcs	1599418 <tcgetattr@plt+0x1595348>
   21f50:	strdle	fp, [r4], -r0
   21f54:	eorsle	r2, r2, r0, lsr fp
   21f58:	ldcllt	0, cr2, [r0]
   21f5c:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
   21f60:	mvnsle	r2, fp, lsr #22
   21f64:	vstrle.16	s5, [r3, #-4]	; <UNPREDICTABLE>
   21f68:	andcc	r1, r1, r7, asr #28
   21f6c:	tstcs	r0, pc, lsl #8
   21f70:	svccc	0x0001f810
   21f74:	ldrteq	pc, [r0], #-419	; 0xfffffe5d	; <UNPREDICTABLE>
   21f78:	strbteq	pc, [r1], -r3, lsr #3	; <UNPREDICTABLE>
   21f7c:	sfmcs	f3, 1, [r9, #-916]	; 0xfffffc6c
   21f80:	b	1151de8 <tcgetattr@plt+0x114dd18>
   21f84:	stmdble	lr, {r0, r8, ip}
   21f88:			; <UNDEFINED> instruction: 0xf1a32e05
   21f8c:			; <UNDEFINED> instruction: 0xf1a30541
   21f90:			; <UNDEFINED> instruction: 0xf1a30437
   21f94:	svclt	0x00980357
   21f98:	tstne	r1, r3, asr #20
   21f9c:	vstrcs.16	s26, [r5, #-6]	; <UNPREDICTABLE>
   21fa0:	tstne	r1, r4, asr #20
   21fa4:	addmi	sp, r7, #216, 16	; 0xd80000
   21fa8:	andcs	sp, r1, r2, ror #3
   21fac:	ldcllt	0, cr6, [r0], #68	; 0x44
   21fb0:	blcs	c33d78 <tcgetattr@plt+0xc2fca8>
   21fb4:	tstcs	r0, sl, lsl r1
   21fb8:	andsvs	r2, r1, r1
   21fbc:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
   21fc0:	bicseq	pc, pc, #3
   21fc4:	sbcle	r2, sp, r8, asr fp
   21fc8:	andsle	r2, r1, r1, lsl #18
   21fcc:	strmi	r1, [ip], #-3652	; 0xfffff1bc
   21fd0:			; <UNDEFINED> instruction: 0xf8102100
   21fd4:	blcc	c31be0 <tcgetattr@plt+0xc2db10>
   21fd8:	biceq	lr, r1, r3, asr #20
   21fdc:	blcs	20eb50 <tcgetattr@plt+0x20aa80>
   21fe0:	addmi	sp, r4, #12189696	; 0xba0000
   21fe4:	strdcs	sp, [r1], -r5
   21fe8:			; <UNDEFINED> instruction: 0xe7e06011
   21fec:	ldrbmi	r2, [r0, -r0]!
   21ff0:	ldrb	r2, [sl, r0, lsl #2]
   21ff4:	blmi	37482c <tcgetattr@plt+0x37075c>
   21ff8:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   21ffc:	stmib	sp, {r1, r7, ip, sp, pc}^
   22000:	ldmpl	r4, {ip}^
   22004:	cmnlt	r3, r3, lsr #16
   22008:	stfged	f3, [r1, #-356]	; 0xfffffe9c
   2200c:	and	r4, r0, lr, ror #12
   22010:	ldmibvs	fp, {r0, r1, r5, fp, sp, lr}
   22014:			; <UNDEFINED> instruction: 0x46284631
   22018:			; <UNDEFINED> instruction: 0x4798681b
   2201c:	blcs	48c24 <tcgetattr@plt+0x44b54>
   22020:	strdlt	sp, [r2], -r6
   22024:	svclt	0x0000bd70
   22028:	andeq	r6, r3, sl, asr #20
   2202c:	andeq	r0, r0, r8, asr r3
   22030:	ldmdbmi	ip, {r0, r1, r3, r4, r8, r9, fp, lr}
   22034:	bmi	733228 <tcgetattr@plt+0x72f158>
   22038:	ldmdapl	r9, {r4, r5, r6, r7, sl, ip, sp, pc}^
   2203c:	stmdavs	sp, {r1, r3, r4, r7, fp, ip, lr}
   22040:	teqlt	sp, #1114112	; 0x110000
   22044:	vmax.f32	q11, q1, q13
   22048:	stmdapl	lr!, {r2, r3, r4, r6, lr}
   2204c:	bl	69194 <tcgetattr@plt+0x650c4>
   22050:	bl	62258 <tcgetattr@plt+0x5e188>
   22054:	addsmi	r0, r0, #536870920	; 0x20000008
   22058:	ldcmi	0, cr13, [r4], {18}
   2205c:	ldrbmi	pc, [ip, -r2, asr #4]	; <UNPREDICTABLE>
   22060:	ldmdavs	ip, {r0, r1, r3, r4, r8, fp, ip, lr}
   22064:	streq	lr, [r4], #2817	; 0xb01
   22068:	svclt	0x00084284
   2206c:	stmdavs	r3, {r3, r9, sl, lr}
   22070:	cmplt	sp, fp, lsl r1
   22074:	adcsmi	r5, r3, #3588096	; 0x36c000
   22078:	andcc	sp, r4, r6
   2207c:			; <UNDEFINED> instruction: 0xd1f34290
   22080:	rscscc	pc, pc, pc, asr #32
   22084:			; <UNDEFINED> instruction: 0x4770bcf0
   22088:	smlalsle	r4, r9, r0, r2
   2208c:	vldmialt	r0!, {s3-s66}
   22090:	ldrbmi	r1, [r0, -r0, lsl #1]!
   22094:	strtmi	r4, [lr], -r5, lsl #20
   22098:	ldmpl	sl, {r3, r9, sl, lr}
   2209c:	bfi	r6, r2, #16, #9
   220a0:	andeq	r6, r3, r0, lsl sl
   220a4:	andeq	r0, r0, ip, ror #6
   220a8:	andeq	r0, r0, r4, lsl #9
   220ac:	andeq	r0, r0, r8, asr #5
   220b0:	bmi	874d38 <tcgetattr@plt+0x870c68>
   220b4:	ldrbtlt	r4, [r0], #1147	; 0x47b
   220b8:	ldmdavs	r5, {r1, r3, r4, r7, fp, ip, lr}
   220bc:	eorsle	r2, r3, r0, lsl #26
   220c0:	vmax.f32	q11, q1, q12
   220c4:	stmiapl	lr!, {r2, r3, r4, r6, r9, lr}
   220c8:	addmi	pc, r0, r0, lsl #2
   220cc:	addeq	r3, r0, r1, lsl #16
   220d0:	bmi	6a94dc <tcgetattr@plt+0x6a540c>
   220d4:			; <UNDEFINED> instruction: 0xf8d2589a
   220d8:	strbtmi	ip, [r0], #-0
   220dc:	addmi	r4, r1, #1627389952	; 0x61000000
   220e0:	bmi	616144 <tcgetattr@plt+0x612074>
   220e4:	streq	pc, [r4], #-428	; 0xfffffe54
   220e8:	ldrbmi	pc, [ip, -r2, asr #4]	; <UNPREDICTABLE>
   220ec:	ldmdavs	sl, {r0, r1, r3, r4, r7, fp, ip, lr}
   220f0:	addmi	pc, r0, #-2147483648	; 0x80000000
   220f4:	bl	330900 <tcgetattr@plt+0x32c830>
   220f8:	addmi	r0, r4, #536870920	; 0x20000008
   220fc:	ldrmi	fp, [r0], -r8, lsl #30
   22100:	tstlt	fp, r3, lsl #16
   22104:	ldmibpl	fp, {r0, r2, r3, r6, r8, ip, sp, pc}^
   22108:			; <UNDEFINED> instruction: 0xd00642b3
   2210c:	addmi	r3, r1, #4, 16	; 0x40000
   22110:			; <UNDEFINED> instruction: 0xf04fd1f3
   22114:	ldcllt	0, cr3, [r0], #1020	; 0x3fc
   22118:	addmi	r4, r1, #112, 14	; 0x1c00000
   2211c:	bl	fe856508 <tcgetattr@plt+0xfe852438>
   22120:	ldcllt	0, cr0, [r0], #48	; 0x30
   22124:	ldrbmi	r1, [r0, -r0, lsl #1]!
   22128:			; <UNDEFINED> instruction: 0xf06f462e
   2212c:			; <UNDEFINED> instruction: 0xf06f0103
   22130:	strb	r0, [lr, r7]
   22134:	muleq	r3, r0, r9
   22138:	andeq	r0, r0, ip, ror #6
   2213c:	andeq	r0, r0, r4, lsl #9
   22140:	andeq	r0, r0, r8, asr #5
   22144:			; <UNDEFINED> instruction: 0x4604b5f0
   22148:	andcs	r4, r0, r1, lsl lr
   2214c:	ldrdgt	pc, [r4], #-143	; 0xffffff71
   22150:	ldrbtmi	r4, [ip], #1150	; 0x47e
   22154:	mvfeqs	f7, f6
   22158:	stfeqd	f7, [r1], {12}
   2215c:	addmi	lr, fp, #5
   22160:	andcc	sp, r1, r0, lsl r0
   22164:	svcvc	0x0000f5b0
   22168:			; <UNDEFINED> instruction: 0xf816d00b
   2216c:	sbceq	r3, r5, r0, lsr r0
   22170:	stmdavc	r2!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   22174:	addsmi	r7, sl, #6356992	; 0x610000
   22178:			; <UNDEFINED> instruction: 0xf81ed1f1
   2217c:	addmi	r7, pc, #5
   22180:	ldfltp	f5, [r0, #948]!	; 0x3b4
   22184:	andcc	pc, r5, ip, lsl r8	; <UNPREDICTABLE>
   22188:			; <UNDEFINED> instruction: 0xd1ea4293
   2218c:	svclt	0x0000bdf0
   22190:	andeq	r7, r3, r4, ror #17
   22194:	andeq	r7, r3, r2, ror #17
   22198:			; <UNDEFINED> instruction: 0x460bb538
   2219c:	stmdbvs	r5, {r4, r5, r7, r8, ip, sp, pc}^
   221a0:	orrslt	r4, sp, r4, lsl #12
   221a4:			; <UNDEFINED> instruction: 0xf7ff6968
   221a8:	stmdbvs	fp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   221ac:	strmi	r6, [r5], -r4, ror #19
   221b0:	andcs	fp, r0, r3, ror #2
   221b4:	ldmvs	fp, {r1, r3, r4, r6, r7, r8, fp, sp, lr}
   221b8:	blcs	33200 <tcgetattr@plt+0x2f130>
   221bc:	strdlt	sp, [r0, -sl]!
   221c0:	blx	1339ce <tcgetattr@plt+0x12f8fe>
   221c4:			; <UNDEFINED> instruction: 0xf01df005
   221c8:	ldclt	14, cr15, [r8, #-876]!	; 0xfffffc94
   221cc:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
   221d0:	svcmi	0x00f0e92d
   221d4:			; <UNDEFINED> instruction: 0xf8d2b083
   221d8:	ldrmi	fp, [r7], -r0
   221dc:	ldrsbthi	pc, [r4], pc	; <UNPREDICTABLE>
   221e0:	tstls	r0, r2, lsl #12
   221e4:			; <UNDEFINED> instruction: 0xf1bb44f8
   221e8:	eorsle	r0, sl, r0, lsl #30
   221ec:			; <UNDEFINED> instruction: 0x463e461c
   221f0:	tstcs	r0, r8, lsr r6
   221f4:	svcpl	0x0004f850
   221f8:	smlabbcc	r1, ip, r6, r4
   221fc:	stmibeq	r1, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   22200:	mvnsle	r2, r0, lsl #26
   22204:	streq	pc, [r2, #-268]	; 0xfffffef4
   22208:	adceq	r9, sp, r1, lsl #4
   2220c:			; <UNDEFINED> instruction: 0xf7e14628
   22210:	bls	9d6f0 <tcgetattr@plt+0x99620>
   22214:			; <UNDEFINED> instruction: 0xb3a84682
   22218:	andls	r4, r1, #72, 12	; 0x4800000
   2221c:	stc	7, cr15, [lr, #-900]!	; 0xfffffc7c
   22220:	cmnlt	r8, #135266304	; 0x8100000
   22224:	andne	lr, r0, #3620864	; 0x374000
   22228:	movweq	pc, #33189	; 0x81a5	; <UNPREDICTABLE>
   2222c:	ldrtmi	r4, [r8], #1688	; 0x698
   22230:			; <UNDEFINED> instruction: 0x46576011
   22234:	andge	lr, r1, r2, asr #19
   22238:			; <UNDEFINED> instruction: 0xf854b174
   2223c:	ldrbmi	r1, [r8], -r4, lsl #22
   22240:	blne	16036c <tcgetattr@plt+0x15c29c>
   22244:	ldc2	7, cr15, [r0], #960	; 0x3c0
   22248:			; <UNDEFINED> instruction: 0xf84745b0
   2224c:	andsle	r0, r2, r4, lsl #22
   22250:	svclt	0x0004f856
   22254:	mvnsle	r2, r0, lsl #24
   22258:			; <UNDEFINED> instruction: 0xf7e14658
   2225c:	strmi	lr, [r1], -r4, lsl #27
   22260:	blls	5c21c <tcgetattr@plt+0x5814c>
   22264:	andvs	r4, r3, ip, lsl #18
   22268:	andcc	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   2226c:	blcc	9c974 <tcgetattr@plt+0x988a4>
   22270:	pop	{r0, r1, ip, sp, pc}
   22274:	ldrbmi	r8, [r5], #-4080	; 0xfffff010
   22278:			; <UNDEFINED> instruction: 0xf8452300
   2227c:	andlt	r3, r3, r4, lsl #24
   22280:	svchi	0x00f0e8bd
   22284:	andcs	r4, r0, r5, lsl #20
   22288:			; <UNDEFINED> instruction: 0xf8584905
   2228c:	ldrbtmi	r2, [r9], #-2
   22290:			; <UNDEFINED> instruction: 0xff26f7e4
   22294:	andeq	r6, r3, r0, ror #16
   22298:	andeq	r0, r0, ip, asr #8
   2229c:	andeq	r0, r0, r4, lsr #7
   222a0:			; <UNDEFINED> instruction: 0x000205b6
   222a4:	mvnsmi	lr, #737280	; 0xb4000
   222a8:	cdpmi	2, 12, cr2, cr13, cr12, {0}
   222ac:	blmi	ff38e4d8 <tcgetattr@plt+0xff38a408>
   222b0:	ldmpl	r5!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   222b4:	blx	bc2ea <tcgetattr@plt+0xb821a>
   222b8:	ldmdavs	r4, {r9, ip, lr}^
   222bc:	streq	pc, [r3, -r4]
   222c0:	movwcs	fp, #299	; 0x12b
   222c4:	svccs	0x0004f851
   222c8:	bcs	2eed4 <tcgetattr@plt+0x2ae04>
   222cc:			; <UNDEFINED> instruction: 0xf014d1fa
   222d0:	andle	r0, r6, r0, lsr #4
   222d4:	vqsub.u8	d4, d16, d15
   222d8:			; <UNDEFINED> instruction: 0x4618811b
   222dc:	pop	{r0, r3, ip, sp, pc}
   222e0:			; <UNDEFINED> instruction: 0xf01483f0
   222e4:			; <UNDEFINED> instruction: 0xf0040e04
   222e8:			; <UNDEFINED> instruction: 0xf0040c10
   222ec:			; <UNDEFINED> instruction: 0xd1290108
   222f0:			; <UNDEFINED> instruction: 0xf0002900
   222f4:			; <UNDEFINED> instruction: 0xf1bc8126
   222f8:			; <UNDEFINED> instruction: 0xf0400f00
   222fc:	addsmi	r8, pc, #221	; 0xdd
   22300:	ldcne	0, cr13, [sl], #940	; 0x3ac
   22304:	smlalle	r4, r8, sl, r2
   22308:			; <UNDEFINED> instruction: 0xf04f49b7
   2230c:	blmi	fede5b44 <tcgetattr@plt+0xfede1a74>
   22310:	vseleq.f64	d15, d0, d14
   22314:	ldrbtmi	r5, [fp], #-2161	; 0xfffff78f
   22318:			; <UNDEFINED> instruction: 0x46604cb5
   2231c:	ldrbtmi	r9, [ip], #-262	; 0xfffffefa
   22320:	eorne	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   22324:	eorvs	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   22328:			; <UNDEFINED> instruction: 0xf8559a06
   2232c:	ldmdavs	r2, {r1, r2, r3, ip, sp}
   22330:	smlabtvs	r0, sp, r9, lr
   22334:	strls	r4, [r2], #-2479	; 0xfffff651
   22338:			; <UNDEFINED> instruction: 0xf7e44479
   2233c:			; <UNDEFINED> instruction: 0xf04ffe31
   22340:			; <UNDEFINED> instruction: 0xe7ca33ff
   22344:	ldreq	pc, [r8], #-4
   22348:	subsle	r2, ip, r8, lsl ip
   2234c:			; <UNDEFINED> instruction: 0xf1bcbb71
   22350:			; <UNDEFINED> instruction: 0xf0000f00
   22354:	addsmi	r8, pc, #141	; 0x8d
   22358:	ldclne	0, cr13, [sl], #-764	; 0xfffffd04
   2235c:	umlalsle	r4, ip, sl, r2
   22360:	addsmi	r1, ip, #252, 24	; 0xfc00
   22364:			; <UNDEFINED> instruction: 0xf8dfd0b9
   22368:			; <UNDEFINED> instruction: 0xf04fe280
   2236c:	blx	3253a6 <tcgetattr@plt+0x3212d6>
   22370:	blmi	fe8a1378 <tcgetattr@plt+0xfe89d2a8>
   22374:	andeq	pc, lr, r6, asr r8	; <UNPREDICTABLE>
   22378:	andls	r4, r6, fp, ror r4
   2237c:			; <UNDEFINED> instruction: 0xf8534608
   22380:	bls	1ba410 <tcgetattr@plt+0x1b6340>
   22384:			; <UNDEFINED> instruction: 0xf853499d
   22388:			; <UNDEFINED> instruction: 0xf8538024
   2238c:	ldrbtmi	r4, [r9], #-39	; 0xffffffd9
   22390:	andcc	pc, ip, r5, asr r8	; <UNPREDICTABLE>
   22394:	tstls	r3, r2, lsl r8
   22398:	stmib	sp, {r0, r3, r4, r7, r8, fp, lr}^
   2239c:	ldrbtmi	r6, [r9], #-2049	; 0xfffff7ff
   223a0:			; <UNDEFINED> instruction: 0xf7e49400
   223a4:			; <UNDEFINED> instruction: 0xf04ffdfd
   223a8:			; <UNDEFINED> instruction: 0xe79633ff
   223ac:	umullsle	r4, r4, pc, r2	; <UNPREDICTABLE>
   223b0:	addsmi	r1, r9, #30976	; 0x7900
   223b4:	ldcne	0, cr13, [ip], #580	; 0x244
   223b8:	umullle	r4, lr, ip, r2
   223bc:	eorgt	pc, r8, #14614528	; 0xdf0000
   223c0:	cdpeq	0, 0, cr15, cr12, cr15, {2}
   223c4:	vseleq.f64	d15, d0, d14
   223c8:			; <UNDEFINED> instruction: 0xf8564b8e
   223cc:	ldrbtmi	r0, [fp], #-12
   223d0:	eorsgt	pc, r4, #14614528	; 0xdf0000
   223d4:	ldrmi	r9, [r0], -r6
   223d8:	eorvs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   223dc:			; <UNDEFINED> instruction: 0xf85344fc
   223e0:	bls	1b246c <tcgetattr@plt+0x1ae39c>
   223e4:	eorne	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   223e8:	andcc	pc, lr, r5, asr r8	; <UNPREDICTABLE>
   223ec:	tstls	r0, r2, lsl r8
   223f0:	stmib	sp, {r1, r2, r7, r8, fp, lr}^
   223f4:	ldrbtmi	r4, [r9], #-1537	; 0xfffff9ff
   223f8:	andgt	pc, ip, sp, asr #17
   223fc:	ldc2l	7, cr15, [r0, #912]	; 0x390
   22400:	mvnscc	pc, #79	; 0x4f
   22404:	addsmi	lr, pc, #27525120	; 0x1a40000
   22408:	svcge	0x0067f43f
   2240c:	addsmi	r1, r9, #30976	; 0x7900
   22410:	svcge	0x0063f43f
   22414:	stfeqd	f7, [r2], {7}
   22418:			; <UNDEFINED> instruction: 0xf43f459c
   2241c:			; <UNDEFINED> instruction: 0xf107af5e
   22420:	ldrmi	r0, [lr, #3587]	; 0xe03
   22424:	svcge	0x0059f43f
   22428:			; <UNDEFINED> instruction: 0xf04f4c6f
   2242c:	blx	224466 <tcgetattr@plt+0x220396>
   22430:	blmi	1e20438 <tcgetattr@plt+0x1e1c368>
   22434:	ldrbtmi	r5, [fp], #-2352	; 0xfffff6d0
   22438:	andls	r4, r6, r6, ror lr
   2243c:			; <UNDEFINED> instruction: 0xf8534610
   22440:	ldrbtmi	r4, [lr], #-33	; 0xffffffdf
   22444:	eorne	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   22448:			; <UNDEFINED> instruction: 0xf8539a06
   2244c:			; <UNDEFINED> instruction: 0xf853e02e
   22450:	ldmdavs	r2, {r2, r3, r5, ip, pc}
   22454:	andcc	pc, r8, r5, asr r8	; <UNPREDICTABLE>
   22458:	strne	lr, [r0], #-2509	; 0xfffff633
   2245c:	stmib	sp, {r1, r2, r3, r5, r6, r8, fp, lr}^
   22460:	ldrbtmi	r9, [r9], #-3586	; 0xfffff1fe
   22464:			; <UNDEFINED> instruction: 0xf7e49604
   22468:			; <UNDEFINED> instruction: 0xf04ffd9b
   2246c:			; <UNDEFINED> instruction: 0xe73433ff
   22470:			; <UNDEFINED> instruction: 0xf43f429f
   22474:	ldclne	15, cr10, [sl], #-200	; 0xffffff38
   22478:			; <UNDEFINED> instruction: 0xf43f429a
   2247c:	movwcs	sl, #53038	; 0xcf2e
   22480:	blx	f55ee <tcgetattr@plt+0xf151e>
   22484:	stmdbmi	r5!, {ip, sp, lr, pc}^
   22488:	ldrbtmi	r5, [r9], #-2355	; 0xfffff6cd
   2248c:	eormi	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   22490:	stmdapl	fp!, {r1, r3, r4, fp, sp, lr}
   22494:	eoreq	pc, r7, r1, asr r8	; <UNPREDICTABLE>
   22498:			; <UNDEFINED> instruction: 0xf0402f00
   2249c:	stmdbmi	r0!, {r1, r3, r4, r7, pc}^
   224a0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   224a4:	ldmdbmi	pc, {r0, r8, lr}^	; <UNPREDICTABLE>
   224a8:	andcs	r9, r0, r0
   224ac:			; <UNDEFINED> instruction: 0xf7e44479
   224b0:			; <UNDEFINED> instruction: 0xf04ffd77
   224b4:			; <UNDEFINED> instruction: 0xe71033ff
   224b8:			; <UNDEFINED> instruction: 0xf43f429f
   224bc:	ldcne	15, cr10, [sl], #56	; 0x38
   224c0:			; <UNDEFINED> instruction: 0xf43f429a
   224c4:	ldclne	15, cr10, [ip], #40	; 0x28
   224c8:			; <UNDEFINED> instruction: 0xf43f429c
   224cc:	stmdbmi	r6, {r1, r2, r8, r9, sl, fp, sp, pc}^
   224d0:	stceq	0, cr15, [ip], {79}	; 0x4f
   224d4:	blx	33522e <tcgetattr@plt+0x33115e>
   224d8:	ldmdapl	r1!, {sl, fp, ip, sp, lr, pc}^
   224dc:	mrcmi	4, 2, r4, cr3, cr11, {3}
   224e0:	tstls	r6, r0, ror r6
   224e4:			; <UNDEFINED> instruction: 0xf853447e
   224e8:			; <UNDEFINED> instruction: 0xf8531022
   224ec:	bls	1c2584 <tcgetattr@plt+0x1be4b4>
   224f0:	eormi	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   224f4:	andcc	pc, ip, r5, asr r8	; <UNPREDICTABLE>
   224f8:	stmib	sp, {r1, r4, fp, sp, lr}^
   224fc:	stmdbmi	ip, {r0, fp, ip}^
   22500:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
   22504:			; <UNDEFINED> instruction: 0xf7e49603
   22508:			; <UNDEFINED> instruction: 0xf04ffd4b
   2250c:			; <UNDEFINED> instruction: 0xe6e433ff
   22510:	bmi	d6b148 <tcgetattr@plt+0xd67078>
   22514:			; <UNDEFINED> instruction: 0xf000fb03
   22518:	ldmpl	r2!, {r1, r2, r6, r8, r9, fp, lr}
   2251c:	ldrbtmi	r2, [fp], #-3841	; 0xfffff0ff
   22520:			; <UNDEFINED> instruction: 0xf8536812
   22524:	stmdapl	fp!, {r0, r1, r2, r5, lr}
   22528:	stmdbmi	r3, {r4, r6, ip, lr, pc}^
   2252c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   22530:	andcs	r4, r0, r0, lsl #2
   22534:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
   22538:	ldc2	7, cr15, [r2, #-912]!	; 0xfffffc70
   2253c:	mvnscc	pc, #79	; 0x4f
   22540:			; <UNDEFINED> instruction: 0xf1bce6cb
   22544:	eorle	r0, r1, r0, lsl #30
   22548:			; <UNDEFINED> instruction: 0xf43f429f
   2254c:			; <UNDEFINED> instruction: 0xf107aec6
   22550:	ldrmi	r0, [ip, #3075]	; 0xc03
   22554:	mcrge	4, 6, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   22558:	bmi	8eb590 <tcgetattr@plt+0x8e74c0>
   2255c:			; <UNDEFINED> instruction: 0xf400fb04
   22560:	ldmpl	r2!, {r0, r1, r2, r4, r5, r8, r9, fp, lr}
   22564:	ldrbtmi	r4, [fp], #-1544	; 0xfffff9f8
   22568:			; <UNDEFINED> instruction: 0xf8534936
   2256c:	ldrbtmi	ip, [r9], #-44	; 0xffffffd4
   22570:	eorvs	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   22574:	stmdbpl	fp!, {r1, r4, fp, sp, lr}
   22578:	ldmdbmi	r3!, {r1, r8, ip, pc}
   2257c:			; <UNDEFINED> instruction: 0x6c00e9cd
   22580:			; <UNDEFINED> instruction: 0xf7e44479
   22584:			; <UNDEFINED> instruction: 0xf04ffd0d
   22588:			; <UNDEFINED> instruction: 0xe6a633ff
   2258c:			; <UNDEFINED> instruction: 0xf43f429f
   22590:	bmi	58e028 <tcgetattr@plt+0x589f58>
   22594:	blx	eb1ce <tcgetattr@plt+0xe70fe>
   22598:	blmi	b5e5a0 <tcgetattr@plt+0xb5a4d0>
   2259c:	svccs	0x000158b1
   225a0:			; <UNDEFINED> instruction: 0xf853447b
   225a4:	stmdavs	fp, {r0, r1, r2, r5, sp}
   225a8:	stmdapl	fp!, {r1, r2, r8, r9, ip, pc}
   225ac:	andsle	r9, r3, r7, lsl #6
   225b0:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
   225b4:	andcs	r4, r0, r7, lsr #18
   225b8:	andls	r9, r0, #67108864	; 0x4000000
   225bc:	blls	1f37a8 <tcgetattr@plt+0x1ef6d8>
   225c0:			; <UNDEFINED> instruction: 0xf7e49a06
   225c4:			; <UNDEFINED> instruction: 0xf04ffced
   225c8:			; <UNDEFINED> instruction: 0xe68633ff
   225cc:	ldrbtmi	r4, [r9], #-2338	; 0xfffff6de
   225d0:	stmdbmi	r2!, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   225d4:			; <UNDEFINED> instruction: 0xe7644479
   225d8:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
   225dc:	svclt	0x0000e7ea
   225e0:	muleq	r3, r4, r7
   225e4:	andeq	r0, r0, r0, lsr #8
   225e8:	andeq	r0, r0, r8, lsr #6
   225ec:	andeq	r6, r3, sl, ror r5
   225f0:	andeq	pc, r1, r6
   225f4:	andeq	r1, r2, ip, lsl sp
   225f8:	andeq	r6, r3, r8, lsl r5
   225fc:	strdeq	r1, [r2], -r2
   22600:	andeq	r1, r2, sl, lsl #25
   22604:	andeq	r6, r3, r2, asr #9
   22608:	andeq	r1, r2, r4, lsr #27
   2260c:	andeq	r1, r2, r2, lsr ip
   22610:	andeq	r6, r3, sl, asr r4
   22614:	andeq	r1, r2, lr, lsr sp
   22618:	muleq	r2, r6, fp
   2261c:	andeq	r6, r3, r6, lsl #8
   22620:	andeq	r1, r2, r0, ror #25
   22624:	andeq	r1, r2, r8, lsr #23
   22628:			; <UNDEFINED> instruction: 0x000363b4
   2262c:	muleq	r2, ip, ip
   22630:	andeq	r1, r2, r6, lsr #22
   22634:	andeq	r6, r3, r2, ror r3
   22638:	strdeq	lr, [r1], -r8
   2263c:	muleq	r2, sl, sl
   22640:	andeq	r6, r3, sl, lsr #6
   22644:	andeq	r1, r2, r2, lsl ip
   22648:	ldrdeq	r1, [r2], -r4
   2264c:	strdeq	r6, [r3], -r0
   22650:	andeq	lr, r1, r2, ror sp
   22654:	andeq	r1, r2, r0, asr #21
   22658:			; <UNDEFINED> instruction: 0x00021bb2
   2265c:	andeq	lr, r1, r0, asr sp
   22660:	andeq	r1, r2, r6, lsr #23
   22664:	blmi	58fe4c <tcgetattr@plt+0x58bd7c>
   22668:	ldrbtmi	r4, [fp], #-2581	; 0xfffff5eb
   2266c:	ldmdavs	pc, {r0, r1, r3, r4, r7, fp, ip, lr}	; <UNPREDICTABLE>
   22670:			; <UNDEFINED> instruction: 0x4605b317
   22674:	vmin.s8	d20, d2, d28
   22678:	and	r1, r1, r0, asr r6
   2267c:	teqlt	ip, r4, lsr #16
   22680:	strtmi	r5, [r9], -r0, lsr #19
   22684:	stmdb	r6!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22688:	mvnsle	r2, r0, lsl #16
   2268c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   22690:	ldrtmi	r4, [ip], -r8, lsr #12
   22694:	bl	19e0620 <tcgetattr@plt+0x19dc550>
   22698:	ldrbne	pc, [r0, -r2, asr #4]	; <UNPREDICTABLE>
   2269c:	and	r4, r2, r6, lsl #12
   226a0:	stccs	8, cr6, [r0], {36}	; 0x24
   226a4:	stmibpl	r0!, {r1, r4, r5, r6, r7, ip, lr, pc}^
   226a8:			; <UNDEFINED> instruction: 0x46294632
   226ac:	ldcl	7, cr15, [sl], {225}	; 0xe1
   226b0:	mvnsle	r2, r0, lsl #16
   226b4:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   226b8:			; <UNDEFINED> instruction: 0xe7e7463c
   226bc:	ldrdeq	r6, [r3], -sl
   226c0:	andeq	r0, r0, ip, lsr r4
   226c4:	blmi	2cfbac <tcgetattr@plt+0x2cbadc>
   226c8:	cmplt	r9, fp, ror r4
   226cc:	ldmpl	fp, {r0, r3, r9, fp, lr}
   226d0:	teqlt	sp, sp, lsl r8
   226d4:			; <UNDEFINED> instruction: 0xf7e14604
   226d8:	strtmi	lr, [r1], -r6, asr #22
   226dc:	strtmi	r4, [r8], -r2, lsl #12
   226e0:	ldc2	7, cr15, [sl, #932]!	; 0x3a4
   226e4:	andcs	r4, r0, #4, 22	; 0x1000
   226e8:	andsvs	r4, sl, fp, ror r4
   226ec:	svclt	0x0000bd38
   226f0:	andeq	r6, r3, ip, ror r3
   226f4:	andeq	r0, r0, ip, ror #6
   226f8:	andeq	lr, r3, r0, lsr r8
   226fc:	addlt	fp, r6, r0, ror r5
   22700:	bmi	13f3f14 <tcgetattr@plt+0x13efe44>
   22704:	stmdami	pc, {r0, ip, pc}^	; <UNPREDICTABLE>
   22708:	ldrbtmi	r4, [r8], #-3151	; 0xfffff3b1
   2270c:	stmpl	r2, {r2, r3, r4, r5, r6, sl, lr}
   22710:	ldmdavs	r2, {r3, r4, r6, fp, ip}
   22714:			; <UNDEFINED> instruction: 0xf04f9205
   22718:	lfmpl	f0, 2, [sl], {-0}
   2271c:	bcs	200ee6c <tcgetattr@plt+0x200ad9c>
   22720:	bcs	812388 <tcgetattr@plt+0x80e2b8>
   22724:	stcle	0, cr7, [fp, #-264]	; 0xfffffef8
   22728:	vstrle.16	s5, [sl, #-0]	; <UNPREDICTABLE>
   2272c:	stmdavc	r4, {r0, fp, ip, pc}
   22730:	subsle	r2, r3, r5, asr ip
   22734:	rsble	r2, r8, r0, lsr ip
   22738:	svclt	0x00042901
   2273c:	subvc	r2, r3, sl, lsl #6
   22740:	blmi	ff5050 <tcgetattr@plt+0xff0f80>
   22744:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   22748:	blls	17c7b8 <tcgetattr@plt+0x1786e8>
   2274c:	cmnle	r5, sl, asr r0
   22750:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   22754:			; <UNDEFINED> instruction: 0xddf32900
   22758:	bcs	40868 <tcgetattr@plt+0x3c798>
   2275c:	stmdbcs	r1, {r0, r2, r3, r5, r8, ip, lr, pc}
   22760:	bge	156b20 <tcgetattr@plt+0x152a50>
   22764:			; <UNDEFINED> instruction: 0xf7ff4618
   22768:	vmlsls.f64	d15, d17, d31
   2276c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   22770:			; <UNDEFINED> instruction: 0x4630d132
   22774:	stc2l	7, cr15, [r6], #1020	; 0x3fc
   22778:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
   2277c:	biceq	lr, r0, #3072	; 0xc00
   22780:	ldmdavs	sl, {r0, r1, ip, pc}^
   22784:	andls	r2, r4, #0, 20
   22788:	blmi	cd9cd8 <tcgetattr@plt+0xcd5c08>
   2278c:	tstls	r3, r1, lsl #2
   22790:	stmiapl	r4!, {r1, r4, r5, ip, sp, lr}^
   22794:	ldmdbvs	fp, {r0, r1, r5, fp, sp, lr}^
   22798:	suble	r2, r3, r8, lsl #22
   2279c:	stmdacs	r0, {r0, r1, fp, ip, pc}
   227a0:	cdpge	0, 0, cr13, cr3, cr14, {6}
   227a4:	stmdavs	r3!, {r0, r8, sl, fp, sp, pc}
   227a8:			; <UNDEFINED> instruction: 0x46284631
   227ac:	ldmdavs	fp, {r0, r1, r3, r4, r7, r8, fp, sp, lr}
   227b0:	blls	f4618 <tcgetattr@plt+0xf0548>
   227b4:	mvnsle	r2, r0, lsl #22
   227b8:	andvc	lr, r2, r2, asr #15
   227bc:	blls	6ebc8 <tcgetattr@plt+0x6aaf8>
   227c0:	adcsle	lr, sp, pc, asr #15
   227c4:	stmdavc	r3, {r0, fp, ip, pc}
   227c8:			; <UNDEFINED> instruction: 0xd1b92b30
   227cc:	bcs	1f1094 <tcgetattr@plt+0x1ecfc4>
   227d0:	tstcs	ip, #2981888	; 0x2d8000
   227d4:	ldr	r5, [r3, r3, asr #8]!
   227d8:	ldrb	r9, [r6, r4, lsl #20]
   227dc:	blcs	b008f0 <tcgetattr@plt+0xafc820>
   227e0:	stmdbcs	r1, {r1, r3, r5, r7, r8, ip, lr, pc}
   227e4:			; <UNDEFINED> instruction: 0xf1a2d0ac
   227e8:	blcs	2634b0 <tcgetattr@plt+0x25f3e0>
   227ec:			; <UNDEFINED> instruction: 0xf022d904
   227f0:	blcc	1063478 <tcgetattr@plt+0x105f3a8>
   227f4:	stmiale	ip!, {r0, r2, r8, r9, fp, sp}^
   227f8:	svclt	0x000c2c55
   227fc:	movwcs	r2, #13061	; 0x3305
   22800:	svclt	0x0004428b
   22804:	strbpl	r2, [r3], #-778	; 0xfffffcf6
   22808:	stmdavc	r3, {r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   2280c:	bicseq	pc, pc, #3
   22810:	rscle	r2, r6, r8, asr fp
   22814:	bcs	1f10dc <tcgetattr@plt+0x1ed00c>
   22818:	stmdbcs	r3, {r0, r1, r3, r4, r6, r7, fp, ip, lr, pc}
   2281c:	movwcs	fp, #44804	; 0xaf04
   22820:	str	r7, [sp, r3, asr #1]
   22824:	stmdals	r1, {r2, r8, fp, ip, pc}
   22828:	blx	ff8de898 <tcgetattr@plt+0xff8da7c8>
   2282c:	ldr	r9, [r6, r3]!
   22830:	strtmi	r4, [r8], -r9, lsl #18
   22834:			; <UNDEFINED> instruction: 0xf7e44479
   22838:			; <UNDEFINED> instruction: 0xe781fbb3
   2283c:	ldmdb	lr!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22840:	andeq	r0, r0, r0, asr #6
   22844:	andeq	r6, r3, sl, lsr r3
   22848:	andeq	r6, r3, r8, lsr r3
   2284c:	andeq	r6, r3, r0, lsl #6
   22850:			; <UNDEFINED> instruction: 0x000372ba
   22854:	andeq	r0, r0, r8, asr r3
   22858:	andeq	r1, r2, r8, ror #16
   2285c:	mvnsmi	lr, #737280	; 0xb4000
   22860:	bmi	18f40b8 <tcgetattr@plt+0x18effe8>
   22864:	blmi	190ea80 <tcgetattr@plt+0x190a9b0>
   22868:	svcmi	0x0063447a
   2286c:	ldrbtmi	r5, [pc], #-2259	; 22874 <tcgetattr@plt+0x1e7a4>
   22870:	movwls	r6, #14363	; 0x381b
   22874:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22878:	rsbsle	r2, r2, r0, lsl #16
   2287c:	strmi	r6, [r5], -r6, lsr #23
   22880:	ldrtmi	r4, [r0], -r1, lsl #12
   22884:	stmda	r6!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22888:	cmnle	sl, r0, lsl #16
   2288c:	mulhi	r0, r6, r8
   22890:	svceq	0x0000f1b8
   22894:	addshi	pc, r6, r0
   22898:	ldrbtmi	r4, [sp], #-3416	; 0xfffff2a8
   2289c:	adcmi	r3, lr, #4, 10	; 0x1000000
   228a0:	andcs	sp, r0, r9, ror r0
   228a4:	stmdbmi	pc, {r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   228a8:	ldm	sl!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   228ac:	stmibvs	r4, {r2, r6, r7, r9, sl, ip, sp, lr, pc}^
   228b0:	ldmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   228b4:	strbne	r4, [r3, r2, lsl #12]
   228b8:	smlabbeq	r2, r9, fp, pc	; <UNPREDICTABLE>
   228bc:	strmi	r2, [r6], -r0
   228c0:	mvneq	lr, #199680	; 0x30c00
   228c4:	andscs	pc, r3, #8, 22	; 0x2000
   228c8:			; <UNDEFINED> instruction: 0xf88d3241
   228cc:			; <UNDEFINED> instruction: 0xf7e12008
   228d0:	stmdbge	r2, {r3, r5, r7, fp, sp, lr, pc}
   228d4:	andvs	pc, sl, sp, lsl #17
   228d8:	strbne	r1, [r3, r2, lsl #3]
   228dc:	stmdbeq	r2, {r0, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   228e0:	bl	ff0fd768 <tcgetattr@plt+0xff0f9698>
   228e4:	blx	223892 <tcgetattr@plt+0x21f7c2>
   228e8:	movtcc	r2, #4883	; 0x1313
   228ec:	andcc	pc, r9, sp, lsl #17
   228f0:	bl	f6087c <tcgetattr@plt+0xf5c7ac>
   228f4:	ldrsbtls	pc, [r8], -r4	; <UNPREDICTABLE>
   228f8:	andls	r4, r1, r0, lsl #13
   228fc:			; <UNDEFINED> instruction: 0xf7e14648
   22900:			; <UNDEFINED> instruction: 0x4631ea32
   22904:	strbmi	r4, [r8], -r2, lsl #12
   22908:	b	fe6e0894 <tcgetattr@plt+0xfe6dc7c4>
   2290c:			; <UNDEFINED> instruction: 0xf7e16ba0
   22910:			; <UNDEFINED> instruction: 0x4640e852
   22914:	svceq	0x0000f1b8
   22918:			; <UNDEFINED> instruction: 0xf7f0d062
   2291c:	movvs	pc, #573440	; 0x8c000
   22920:			; <UNDEFINED> instruction: 0xf7e14640
   22924:	ldrtmi	lr, [r1], -r0, lsr #20
   22928:	strbmi	r4, [r0], -r2, lsl #12
   2292c:	b	fe2608b8 <tcgetattr@plt+0xfe25c7e8>
   22930:	tstlt	r3, r3, lsr #26
   22934:			; <UNDEFINED> instruction: 0xf0144620
   22938:	blvs	fe9a1904 <tcgetattr@plt+0xfe99d834>
   2293c:	strtmi	r2, [r8], -r0, lsl #12
   22940:	b	4608cc <tcgetattr@plt+0x45c7fc>
   22944:	strmi	r6, [r3], -r6, lsr #11
   22948:	strbvs	r4, [r3, #-1576]!	; 0xfffff9d8
   2294c:			; <UNDEFINED> instruction: 0xf90af7f0
   22950:	strvs	r4, [r0, #-1541]!	; 0xfffff9fb
   22954:	stmdbmi	sl!, {r4, r6, r8, r9, ip, sp, pc}
   22958:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   2295c:	blx	8608f6 <tcgetattr@plt+0x85c826>
   22960:	stmdbmi	r8!, {r0, r3, r4, sp, lr, pc}
   22964:	ldrbtmi	r2, [r9], #-0
   22968:	blx	6e0902 <tcgetattr@plt+0x6dc832>
   2296c:	blvs	fe97560c <tcgetattr@plt+0xfe97153c>
   22970:	movwcc	r4, #17531	; 0x447b
   22974:	mulle	sl, sp, r2
   22978:			; <UNDEFINED> instruction: 0xf7e14628
   2297c:	strdcs	lr, [r0, -r4]
   22980:	strtmi	r4, [r8], -r2, lsl #12
   22984:	b	1760910 <tcgetattr@plt+0x175c840>
   22988:			; <UNDEFINED> instruction: 0xf7e16ba0
   2298c:	blmi	81c9e4 <tcgetattr@plt+0x818914>
   22990:	movwcc	r4, #17531	; 0x447b
   22994:	bmi	7bb828 <tcgetattr@plt+0x7b7758>
   22998:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   2299c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   229a0:	subsmi	r9, sl, r3, lsl #22
   229a4:	andlt	sp, r5, r2, lsr #2
   229a8:	mvnshi	lr, #12386304	; 0xbd0000
   229ac:	ldmdbmi	sl, {r0, r3, r4, r8, r9, fp, lr}
   229b0:	ldrbtmi	r5, [r9], #-2298	; 0xfffff706
   229b4:	blx	ffd6094c <tcgetattr@plt+0xffd5c87c>
   229b8:	ldmpl	fp!, {r3, r4, r8, r9, fp, lr}^
   229bc:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}^
   229c0:	ubfx	r6, sp, #10, #9
   229c4:	ldrbtmi	r4, [r9], #-2326	; 0xfffff6ea
   229c8:	blx	ffae0960 <tcgetattr@plt+0xffadc890>
   229cc:			; <UNDEFINED> instruction: 0xf7e14628
   229d0:	strbmi	lr, [r1], -sl, asr #19
   229d4:	strtmi	r4, [r8], -r2, lsl #12
   229d8:	b	ce0964 <tcgetattr@plt+0xcdc894>
   229dc:	ldrb	r6, [fp, -r6, lsr #23]
   229e0:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
   229e4:	blx	ff76097c <tcgetattr@plt+0xff75c8ac>
   229e8:	ldrb	r6, [r4, r5, lsr #7]
   229ec:	stmda	r6!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   229f0:	ldrdeq	r6, [r3], -ip
   229f4:	andeq	r0, r0, r0, asr #6
   229f8:	ldrdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   229fc:	andeq	lr, r3, lr, ror r6
   22a00:			; <UNDEFINED> instruction: 0x000217be
   22a04:	andeq	r1, r2, r6, asr #14
   22a08:	andeq	lr, r3, r8, lsr #11
   22a0c:	andeq	lr, r3, r8, lsl #11
   22a10:	andeq	r6, r3, sl, lsr #1
   22a14:	andeq	r0, r0, r4, lsr #7
   22a18:	muleq	r1, r2, lr
   22a1c:	andeq	r0, r0, r8, ror #6
   22a20:	andeq	r1, r2, r6, lsl r7
   22a24:	andeq	r1, r2, r6, lsl r7
   22a28:	svcmi	0x00f0e92d
   22a2c:	svcmi	0x0027b081
   22a30:	blmi	a00a48 <tcgetattr@plt+0x9fc978>
   22a34:	bl	133c38 <tcgetattr@plt+0x12fb68>
   22a38:			; <UNDEFINED> instruction: 0xf8570444
   22a3c:	adceq	r8, r4, r3
   22a40:	beq	25d658 <tcgetattr@plt+0x259588>
   22a44:			; <UNDEFINED> instruction: 0x4605bb91
   22a48:	andeq	pc, r8, r4, asr r8	; <UNPREDICTABLE>
   22a4c:			; <UNDEFINED> instruction: 0xf7e0b108
   22a50:	blmi	85e920 <tcgetattr@plt+0x85a850>
   22a54:			; <UNDEFINED> instruction: 0xf8442200
   22a58:			; <UNDEFINED> instruction: 0xf8ca2008
   22a5c:	ldmpl	fp!, {r2, sp}^
   22a60:	ldrdlt	pc, [r0], -r3
   22a64:	ldrdls	pc, [r4], -fp
   22a68:	ldrsbvs	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   22a6c:			; <UNDEFINED> instruction: 0x4630b176
   22a70:	stmdb	r4, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22a74:	andeq	pc, r8, r4, asr #16
   22a78:			; <UNDEFINED> instruction: 0xf8d9b1f8
   22a7c:			; <UNDEFINED> instruction: 0x46321050
   22a80:	svc	0x008af7e0
   22a84:	ldrdls	pc, [r4], -fp
   22a88:	ldrsbvs	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   22a8c:	ldrsbcc	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
   22a90:	ldmdbmi	r1, {r1, r4, r5, r9, sl, lr}
   22a94:			; <UNDEFINED> instruction: 0xf8ca2000
   22a98:			; <UNDEFINED> instruction: 0xf8ca6004
   22a9c:	ldrbtmi	r3, [r9], #-8
   22aa0:	andlt	r7, r1, fp, lsr #16
   22aa4:	svcmi	0x00f0e8bd
   22aa8:	blt	1ee0a40 <tcgetattr@plt+0x1edc970>
   22aac:	tstcs	r0, sl, lsl #12
   22ab0:	pop	{r0, ip, sp, pc}
   22ab4:			; <UNDEFINED> instruction: 0xf7e14ff0
   22ab8:	blmi	2511c4 <tcgetattr@plt+0x24d0f4>
   22abc:	ldmpl	sl!, {r3, r8, fp, lr}^
   22ac0:	andlt	r4, r1, r9, ror r4
   22ac4:	svcmi	0x00f0e8bd
   22ac8:	blt	1ae0a60 <tcgetattr@plt+0x1adc990>
   22acc:	andeq	r6, r3, r0, lsl r0
   22ad0:	strdeq	r0, [r0], -ip
   22ad4:	andeq	r0, r0, r8, ror #6
   22ad8:	muleq	r2, lr, r6
   22adc:	andeq	r0, r0, r4, lsr #7
   22ae0:	andeq	pc, r1, r4, lsl #27
   22ae4:	blmi	fe7b5560 <tcgetattr@plt+0xfe7b1490>
   22ae8:	push	{r1, r3, r4, r5, r6, sl, lr}
   22aec:	strdlt	r4, [fp], #240	; 0xf0
   22af0:			; <UNDEFINED> instruction: 0xf10d58d3
   22af4:			; <UNDEFINED> instruction: 0x46040a1c
   22af8:	movtls	r6, #38939	; 0x981b
   22afc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22b00:	andne	pc, r0, sl, asr #17
   22b04:	blx	fee5eb4c <tcgetattr@plt+0xfee5aa7c>
   22b08:	ldrdlt	pc, [r0], -sl
   22b0c:	ldrbtmi	r4, [fp], #-2965	; 0xfffff46b
   22b10:			; <UNDEFINED> instruction: 0xf8149302
   22b14:	blcs	26eb48 <tcgetattr@plt+0x26aa78>
   22b18:	svcge	0x0008bf02
   22b1c:	eorsvs	r4, ip, r3, lsr #12
   22b20:	blcc	56b98 <tcgetattr@plt+0x52ac8>
   22b24:	movwcs	fp, #7960	; 0x1f18
   22b28:	svceq	0x0000f1bb
   22b2c:	movwcs	fp, #7944	; 0x1f08
   22b30:	eorsle	r2, r0, r0, lsl #22
   22b34:	blmi	fe2b556c <tcgetattr@plt+0xfe2b149c>
   22b38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   22b3c:	blls	127cbac <tcgetattr@plt+0x1278adc>
   22b40:			; <UNDEFINED> instruction: 0xf040405a
   22b44:	sublt	r8, fp, r9, lsl #2
   22b48:	svchi	0x00f0e8bd
   22b4c:	ldrmi	r1, [r3, #2834]	; 0xb12
   22b50:	eorsvs	sp, fp, r9, lsl #26
   22b54:	stccs	8, cr15, [r1], {19}
   22b58:	rscle	r2, fp, r0, lsr #20
   22b5c:	movwcc	r4, #5658	; 0x161a
   22b60:	stmdbcs	r0, {r0, r4, fp, ip, sp, lr}
   22b64:	blmi	fe097334 <tcgetattr@plt+0xfe093264>
   22b68:	ldmpl	r3, {r1, r9, fp, ip, pc}^
   22b6c:	cmnlt	r3, #1769472	; 0x1b0000
   22b70:	ldmdapl	r1, {r0, r1, r2, r3, r4, r5, r6, r8, fp, lr}^
   22b74:	bllt	127cba0 <tcgetattr@plt+0x1278ad0>
   22b78:	ldrdcs	pc, [r0, r3]
   22b7c:	andls	r2, r4, #4096	; 0x1000
   22b80:	ldmibvs	sp, {r1, r2, r5, ip, lr, pc}
   22b84:			; <UNDEFINED> instruction: 0xf0002d00
   22b88:	stmiavs	fp!, {r0, r2, r4, r5, r7, pc}
   22b8c:	svclt	0x00183b00
   22b90:	movwls	r2, #17153	; 0x4301
   22b94:			; <UNDEFINED> instruction: 0x4620e01c
   22b98:	stmia	r4!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22b9c:			; <UNDEFINED> instruction: 0xf8ca1c42
   22ba0:			; <UNDEFINED> instruction: 0xf5b22000
   22ba4:	stmdble	r4, {r7, r8, r9, sl, fp, ip, sp, lr}
   22ba8:			; <UNDEFINED> instruction: 0x46204611
   22bac:	blx	ffbe0b66 <tcgetattr@plt+0xffbdca96>
   22bb0:	strtmi	lr, [r1], -r0, asr #15
   22bb4:			; <UNDEFINED> instruction: 0xf44fac09
   22bb8:	strtmi	r7, [r0], -r0, lsl #7
   22bbc:	cdp	7, 15, cr15, cr2, cr0, {7}
   22bc0:	vst1.8	{d20-d22}, [pc :128], r0
   22bc4:			; <UNDEFINED> instruction: 0xf7ec7180
   22bc8:	ldr	pc, [r3, r1, ror #23]!
   22bcc:	movwls	r2, #17153	; 0x4301
   22bd0:	ldrtcs	r4, [sp], r8, ror #22
   22bd4:	strcs	r9, [r0, #-2562]	; 0xfffff5fe
   22bd8:			; <UNDEFINED> instruction: 0x469858d3
   22bdc:	and	r9, r1, r5, lsl #6
   22be0:	lfmle	f4, 4, [r7], {181}	; 0xb5
   22be4:	stmdbeq	r6, {r0, r2, r8, r9, fp, sp, lr, pc}
   22be8:	ldrbmi	r2, [sl], -ip, lsl #6
   22bec:	b	13f4474 <tcgetattr@plt+0x13f03a4>
   22bf0:	blx	e519e <tcgetattr@plt+0xe10ce>
   22bf4:			; <UNDEFINED> instruction: 0xf858f309
   22bf8:			; <UNDEFINED> instruction: 0xf7e11003
   22bfc:	stmdacs	r0, {r2, r4, r5, r9, fp, sp, lr, pc}
   22c00:			; <UNDEFINED> instruction: 0xf109bfc8
   22c04:	cfstr64le	mvdx0, [fp], #4
   22c08:	mvnscc	pc, #1073741826	; 0x40000002
   22c0c:			; <UNDEFINED> instruction: 0x461ed013
   22c10:	sfmle	f4, 2, [r7, #724]!	; 0x2d4
   22c14:	adcmi	r9, lr, #4, 22	; 0x1000
   22c18:	movwcs	fp, #4012	; 0xfac
   22c1c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   22c20:	addle	r2, r7, r0, lsl #22
   22c24:			; <UNDEFINED> instruction: 0x46234954
   22c28:	ldrdcs	pc, [r0], -sl
   22c2c:	ldrbtmi	r2, [r9], #-0
   22c30:			; <UNDEFINED> instruction: 0xf9b6f7e4
   22c34:			; <UNDEFINED> instruction: 0x4698e77e
   22c38:	svccc	0x00fff1b8
   22c3c:	movwls	sl, #15113	; 0x3b09
   22c40:			; <UNDEFINED> instruction: 0xf000603b
   22c44:	blls	182e68 <tcgetattr@plt+0x17ed98>
   22c48:	blx	ab482 <tcgetattr@plt+0xa73b2>
   22c4c:	and	r3, r6, r8, lsl #18
   22c50:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   22c54:	stmdbeq	ip, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
   22c58:	svccc	0x00fff1b8
   22c5c:			; <UNDEFINED> instruction: 0xf8d9d04c
   22c60:	ldrbmi	r1, [sl], -r0
   22c64:			; <UNDEFINED> instruction: 0xf7e14620
   22c68:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   22c6c:			; <UNDEFINED> instruction: 0xf108d0f0
   22c70:	adcsmi	r0, r5, #4194304	; 0x400000
   22c74:	blls	199d40 <tcgetattr@plt+0x195c70>
   22c78:	stmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   22c7c:	ssatmi	r4, #9, sl, asr #12
   22c80:	blx	2880a2 <tcgetattr@plt+0x283fd2>
   22c84:	blmi	f710a0 <tcgetattr@plt+0xf6cfd0>
   22c88:			; <UNDEFINED> instruction: 0x469b447b
   22c8c:	ldmdavs	r8!, {r1, r3, r4, sp, lr, pc}
   22c90:	bne	ff1098a4 <tcgetattr@plt+0xff1057d4>
   22c94:	ldmdale	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}
   22c98:	orrvc	pc, r0, r3, asr #11
   22c9c:			; <UNDEFINED> instruction: 0xf04f2201
   22ca0:	strls	r3, [r1, #-1023]	; 0xfffffc01
   22ca4:	andlt	pc, r0, sp, asr #17
   22ca8:	stmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
   22cac:	b	2e0c38 <tcgetattr@plt+0x2dcb68>
   22cb0:	tsteq	r1, r8, lsl #2	; <UNPREDICTABLE>
   22cb4:	adcsmi	r6, r1, #3866624	; 0x3b0000
   22cb8:	eorsvs	r4, r8, r8, lsl r4
   22cbc:			; <UNDEFINED> instruction: 0xf8dadc48
   22cc0:	strmi	r2, [r8], r0
   22cc4:	ldrdpl	pc, [r0], -r9
   22cc8:	strtmi	r4, [r9], -r0, lsr #12
   22ccc:	stmib	sl, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22cd0:	sbcsle	r2, ip, r0, lsl #16
   22cd4:			; <UNDEFINED> instruction: 0xf1089d06
   22cd8:	strmi	r3, [r8, #2303]!	; 0x8ff
   22cdc:	blls	15a120 <tcgetattr@plt+0x156050>
   22ce0:			; <UNDEFINED> instruction: 0xf43f2b00
   22ce4:	stmdbmi	r6!, {r0, r1, r2, r5, r8, r9, sl, fp, sp, pc}
   22ce8:	bls	eacf0 <tcgetattr@plt+0xe6c20>
   22cec:			; <UNDEFINED> instruction: 0xf7e44479
   22cf0:			; <UNDEFINED> instruction: 0xe78ff957
   22cf4:	strb	r9, [fp, -r4, lsl #10]!
   22cf8:	strmi	r2, [r5], -r0, lsl #28
   22cfc:			; <UNDEFINED> instruction: 0xf04fdabb
   22d00:	blls	e5d38 <tcgetattr@plt+0xe1c68>
   22d04:	stc2	11, cr15, [r5], {12}	; <UNPREDICTABLE>
   22d08:			; <UNDEFINED> instruction: 0xf8df9905
   22d0c:			; <UNDEFINED> instruction: 0x4618e078
   22d10:	vst4.8	{d22-d25}, [pc :256], fp
   22d14:	ldrbtmi	r7, [lr], #896	; 0x380
   22d18:			; <UNDEFINED> instruction: 0xf8512201
   22d1c:			; <UNDEFINED> instruction: 0xf8cdc00c
   22d20:			; <UNDEFINED> instruction: 0xf8dae000
   22d24:	strbtmi	r1, [r1], #-0
   22d28:	ldrmi	r9, [r9], -r1, lsl #2
   22d2c:	stmib	sl, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22d30:			; <UNDEFINED> instruction: 0xf8ca1e43
   22d34:	blcs	fffa2d3c <tcgetattr@plt+0xfff9ec6c>
   22d38:	svcge	0x006cf63f
   22d3c:	ldrtmi	r9, [r8], -r2, lsl #20
   22d40:			; <UNDEFINED> instruction: 0x46514b11
   22d44:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   22d48:	ldmdavs	fp, {r0, r1, r3, r4, r7, r8, fp, sp, lr}
   22d4c:			; <UNDEFINED> instruction: 0xe7614798
   22d50:	strb	r9, [r2, r6, lsl #26]
   22d54:	str	r4, [ip, sp, asr #12]
   22d58:	cdp	7, 11, cr15, cr0, cr0, {7}
   22d5c:	andeq	r5, r3, ip, asr pc
   22d60:	andeq	r0, r0, r0, asr #6
   22d64:	andeq	r5, r3, r6, lsr pc
   22d68:	andeq	r5, r3, ip, lsl #30
   22d6c:	andeq	r0, r0, r8, ror #6
   22d70:	andeq	r0, r0, r8, lsl #10
   22d74:	andeq	r0, r0, r0, lsr #8
   22d78:	andeq	r1, r2, r6, asr r5
   22d7c:	andeq	r2, r2, r4, lsl sl
   22d80:	andeq	r1, r2, r8, ror r4
   22d84:	andeq	r1, r2, r6, ror #8
   22d88:	andeq	r0, r0, r8, asr r3
   22d8c:			; <UNDEFINED> instruction: 0x4614b530
   22d90:			; <UNDEFINED> instruction: 0x1e027913
   22d94:	svclt	0x0018b083
   22d98:	stmdbcs	r0, {r0, r9, sp}
   22d9c:	sadd16mi	fp, r5, r4
   22da0:	strmi	r2, [sl], -r0, lsl #10
   22da4:	stmdblt	fp!, {r0, r9, sl, lr}^
   22da8:	cmple	r2, r0, lsl #26
   22dac:	andcs	r4, r0, #48128	; 0xbc00
   22db0:	tstcs	r7, pc, lsr #16
   22db4:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   22db8:	ldrbtmi	r4, [r8], #-512	; 0xfffffe00
   22dbc:	ldc2	7, cr15, [r2, #-1012]!	; 0xfffffc0c
   22dc0:	ldclt	0, cr11, [r0, #-12]!
   22dc4:	ldmiblt	fp!, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr}
   22dc8:			; <UNDEFINED> instruction: 0xf1044b2a
   22dcc:	ldrbtmi	r0, [fp], #-28	; 0xffffffe4
   22dd0:			; <UNDEFINED> instruction: 0x83a3881b
   22dd4:	svcvc	0x0023b9cd
   22dd8:			; <UNDEFINED> instruction: 0xf894b37b
   22ddc:	ldmiblt	r3!, {r1, r2, r3, r4, r7, ip, sp}
   22de0:	andcs	r9, r1, #67108864	; 0x4000000
   22de4:	orrcs	r4, r1, r4, lsr #22
   22de8:	ldrbtmi	r4, [fp], #-2084	; 0xfffff7dc
   22dec:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
   22df0:	ldc2	7, cr15, [r8, #-1012]	; 0xfffffc0c
   22df4:	ldclt	0, cr11, [r0, #-12]!
   22df8:			; <UNDEFINED> instruction: 0xf1044b21
   22dfc:	ldrbtmi	r0, [fp], #-158	; 0xffffff62
   22e00:			; <UNDEFINED> instruction: 0xf8a4881b
   22e04:	stccs	0, cr3, [r0, #-632]	; 0xfffffd88
   22e08:	orrcs	sp, r1, #231	; 0xe7
   22e0c:	strtmi	lr, [r1], -r3, lsr #32
   22e10:	addseq	pc, lr, #4, 2
   22e14:	bleq	160f60 <tcgetattr@plt+0x15ce90>
   22e18:	tsteq	ip, #4, 2	; <UNPREDICTABLE>
   22e1c:			; <UNDEFINED> instruction: 0xf9aaf014
   22e20:			; <UNDEFINED> instruction: 0xb1204602
   22e24:	andcs	r4, r0, r7, lsl r9
   22e28:			; <UNDEFINED> instruction: 0xf7e44479
   22e2c:			; <UNDEFINED> instruction: 0x4620f8b9
   22e30:	pop	{r0, r1, ip, sp, pc}
   22e34:			; <UNDEFINED> instruction: 0xf7e04030
   22e38:	movwls	fp, #7611	; 0x1dbb
   22e3c:	blmi	4ab648 <tcgetattr@plt+0x4a7578>
   22e40:	ldmdami	r2, {r0, r7, r8, sp}
   22e44:	strls	r4, [r0], #-1147	; 0xfffffb85
   22e48:			; <UNDEFINED> instruction: 0xf7fd4478
   22e4c:	andlt	pc, r3, fp, ror #25
   22e50:	stcne	13, cr11, [r0, #-192]!	; 0xffffff40
   22e54:	addsmi	r2, sl, #1543503872	; 0x5c000000
   22e58:	ldrmi	fp, [sl], -r8, lsr #31
   22e5c:			; <UNDEFINED> instruction: 0xf7e13201
   22e60:	stmdbvc	r3!, {r1, fp, sp, lr, pc}
   22e64:			; <UNDEFINED> instruction: 0xd1b62b00
   22e68:	svclt	0x0000e7a0
   22e6c:			; <UNDEFINED> instruction: 0xffffffd5
   22e70:	andeq	r1, r2, r6, ror #7
   22e74:	andeq	r1, r2, r2, ror #7
   22e78:			; <UNDEFINED> instruction: 0xffffff9f
   22e7c:	ldrdeq	r1, [r2], -lr
   22e80:			; <UNDEFINED> instruction: 0x000213b2
   22e84:	andeq	pc, r1, ip, lsl sl	; <UNPREDICTABLE>
   22e88:			; <UNDEFINED> instruction: 0xffffff45
   22e8c:	andeq	r1, r2, ip, ror #6
   22e90:	bmi	3fcea4 <tcgetattr@plt+0x3f8dd4>
   22e94:	ldrbtmi	r3, [sl], #-769	; 0xfffffcff
   22e98:	blmi	3d6f04 <tcgetattr@plt+0x3d2e34>
   22e9c:	mvnscc	pc, pc, asr #32
   22ea0:			; <UNDEFINED> instruction: 0x4605b570
   22ea4:	andvs	r6, r1, r4, asr #16
   22ea8:	adcsmi	r5, r4, #14024704	; 0xd60000
   22eac:	stmdavs	r0!, {r1, r2, r3, ip, lr, pc}
   22eb0:			; <UNDEFINED> instruction: 0xf7e0b130
   22eb4:			; <UNDEFINED> instruction: 0xf854ed80
   22eb8:	stmdacs	r0, {r2, r8, r9, sl, fp}
   22ebc:	stmdavs	ip!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   22ec0:			; <UNDEFINED> instruction: 0xf7e04620
   22ec4:	movwcs	lr, #3448	; 0xd78
   22ec8:	adcvs	r6, fp, lr, rrx
   22ecc:			; <UNDEFINED> instruction: 0x4770bd70
   22ed0:	andeq	r5, r3, lr, lsr #23
   22ed4:	andeq	r0, r0, ip, asr #8
   22ed8:	ldmdbmi	r0, {r0, r1, r2, r3, r9, fp, lr}
   22edc:	blmi	4340cc <tcgetattr@plt+0x42fffc>
   22ee0:	ldmdapl	r1, {r4, r8, sl, ip, sp, pc}^
   22ee4:	stmdavs	fp, {r1, r4, r6, r7, fp, ip, lr}
   22ee8:			; <UNDEFINED> instruction: 0xb1236814
   22eec:	ldmdavs	fp, {r2, r3, r8, ip, sp, pc}
   22ef0:	andcs	fp, r1, r3, lsl r1
   22ef4:	teqlt	ip, r0, lsl sp
   22ef8:	andcs	r4, r0, sl, lsl #18
   22efc:	ldrbtmi	r6, [r9], #-3938	; 0xfffff09e
   22f00:			; <UNDEFINED> instruction: 0xf84ef7e4
   22f04:	ldclt	0, cr2, [r0, #-0]
   22f08:	strtmi	r4, [r0], -r7, lsl #18
   22f0c:			; <UNDEFINED> instruction: 0xf7e44479
   22f10:	strtmi	pc, [r0], -r7, asr #16
   22f14:	svclt	0x0000bd10
   22f18:	andeq	r5, r3, r8, ror #22
   22f1c:	andeq	r0, r0, ip, lsr r4
   22f20:	andeq	r0, r0, ip, ror #6
   22f24:	strdeq	r1, [r2], -lr
   22f28:	ldrdeq	r1, [r2], -ip
   22f2c:	stmdavs	sp, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   22f30:	ldrsb	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   22f34:	cfstrscs	mvf4, [r0, #-1016]	; 0xfffffc08
   22f38:	stmdavc	fp!, {r1, r2, r4, r6, ip, lr, pc}
   22f3c:	subsle	r2, r3, r0, lsl #22
   22f40:			; <UNDEFINED> instruction: 0xf04f684f
   22f44:	ldrtmi	r0, [r9], -sl, lsl #24
   22f48:	sub	fp, sp, r7, asr #2
   22f4c:			; <UNDEFINED> instruction: 0xdc262903
   22f50:	strmi	pc, [r7, -ip, lsl #22]
   22f54:			; <UNDEFINED> instruction: 0xf815bb71
   22f58:	orrlt	r3, r3, #1, 30
   22f5c:	ldrteq	pc, [r0], #-419	; 0xfffffe5d	; <UNPREDICTABLE>
   22f60:	cdpcs	2, 0, cr11, cr9, cr6, {7}
   22f64:	blcs	bd9734 <tcgetattr@plt+0xbd5664>
   22f68:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   22f6c:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   22f70:	movwcs	fp, #7948	; 0x1f0c
   22f74:	rscle	r2, lr, r0, lsl #6
   22f78:	stmdbmi	r6!, {r2, r3, r9, sp}
   22f7c:	vqdmulh.s<illegal width 8>	d15, d0, d2
   22f80:			; <UNDEFINED> instruction: 0xf85e4c25
   22f84:	ldrmi	r5, [r8], -r1
   22f88:			; <UNDEFINED> instruction: 0xf85e4924
   22f8c:	ldrbtmi	r4, [r9], #-4
   22f90:	stmdavs	r2!, {r0, r1, r3, r5, r7, fp, ip, lr}
   22f94:			; <UNDEFINED> instruction: 0xf804f7e4
   22f98:	rscscc	pc, pc, pc, asr #32
   22f9c:			; <UNDEFINED> instruction: 0xf1a1bdf8
   22fa0:	blcs	d23fb8 <tcgetattr@plt+0xd1fee8>
   22fa4:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   22fa8:	ldrbne	lr, [r4], #-2639	; 0xfffff5b1
   22fac:	strcs	fp, [r0], #-3992	; 0xfffff068
   22fb0:	strcc	fp, [r1, -r4, lsl #2]
   22fb4:	svccc	0x0001f815
   22fb8:	blcs	2f3c4 <tcgetattr@plt+0x2b2f4>
   22fbc:	cmnlt	r1, lr, asr #3
   22fc0:			; <UNDEFINED> instruction: 0xf1012903
   22fc4:	stcle	3, cr0, [r5], {1}
   22fc8:	movwcc	r2, #4362	; 0x110a
   22fcc:	blx	6dbea <tcgetattr@plt+0x69b1a>
   22fd0:	mvnsle	pc, r7, lsl #14
   22fd4:	andsvs	r2, r7, r0
   22fd8:			; <UNDEFINED> instruction: 0xf44fbdf8
   22fdc:	andcs	r7, r0, sl, ror r3
   22fe0:			; <UNDEFINED> instruction: 0xf707fb03
   22fe4:			; <UNDEFINED> instruction: 0xe7f76017
   22fe8:	stmdbmi	sl, {r2, r3, r8, r9, sp}
   22fec:	vqrdmulh.s<illegal width 8>	d15, d0, d3
   22ff0:			; <UNDEFINED> instruction: 0xf85e4a09
   22ff4:	andcs	r4, r0, r1
   22ff8:			; <UNDEFINED> instruction: 0xf85e4909
   22ffc:	ldrbtmi	r2, [r9], #-2
   23000:	ldmdavs	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
   23004:			; <UNDEFINED> instruction: 0xffccf7e3
   23008:	rscscc	pc, pc, pc, asr #32
   2300c:	svclt	0x0000bdf8
   23010:	andeq	r5, r3, r0, lsl fp
   23014:	andeq	r0, r0, r0, lsr #8
   23018:	andeq	r0, r0, r8, lsr #6
   2301c:			; <UNDEFINED> instruction: 0x000212b2
   23020:	andeq	r1, r2, r2, lsl r2
   23024:	ldrblt	r6, [r0, #-2123]!	; 0xfffff7b5
   23028:	ldcmi	6, cr4, [r4], {6}
   2302c:	stmiblt	r3!, {r2, r3, r4, r5, r6, sl, lr}
   23030:	ldrmi	r6, [r5], -r8, lsl #16
   23034:	bcs	1c01044 <tcgetattr@plt+0x1bfcf74>
   23038:	stmdavc	r2, {r3, r8, ip, lr, pc}^
   2303c:	tstle	r5, lr, ror #20
   23040:	movwcs	r7, #6274	; 0x1882
   23044:	andcs	fp, r0, r2, lsl r9
   23048:	ldcllt	0, cr6, [r0, #-172]!	; 0xffffff54
   2304c:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
   23050:	mcrr	7, 14, pc, r0, cr0	; <UNPREDICTABLE>
   23054:	stmdacs	r0, {r0, r1, r9, sl, lr}
   23058:	strdcs	sp, [ip], -r5
   2305c:	blx	3588a <tcgetattr@plt+0x317ba>
   23060:	blmi	2a0880 <tcgetattr@plt+0x29c7b0>
   23064:	andcs	r5, r0, r5, lsr #17
   23068:	stmiapl	r2!, {r3, r8, fp, lr}^
   2306c:	stmibpl	fp!, {r0, r3, r4, r5, r6, sl, lr}
   23070:			; <UNDEFINED> instruction: 0xf7e36812
   23074:			; <UNDEFINED> instruction: 0xf04fff95
   23078:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
   2307c:	andeq	r5, r3, r8, lsl sl
   23080:	andeq	sp, r1, sl, lsr lr
   23084:	andeq	r0, r0, r0, lsr #8
   23088:	andeq	r0, r0, r8, lsr #6
   2308c:	andeq	r1, r2, ip, lsl #4
   23090:	strdlt	fp, [r3], r0
   23094:	svcmi	0x0025780c
   23098:	cfstrscs	mvf4, [r0], {127}	; 0x7f
   2309c:	mcrrne	0, 3, sp, sp, cr3
   230a0:	strtmi	r2, [r1], -r0, lsl #12
   230a4:	ldccs	12, cr3, [r9], {97}	; 0x61
   230a8:	stmdbcc	r0!, {r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   230ac:	ldrteq	pc, [r0], #-417	; 0xfffffe5f	; <UNPREDICTABLE>
   230b0:	ldmdbcs	r9, {r0, r6, r8, fp, ip, sp}
   230b4:	strmi	pc, [r3], -r6, lsl #22
   230b8:	stmdavs	r4, {r0, r2, r4, fp, ip, lr, pc}
   230bc:	ldmdbmi	ip, {r2, r3, r8, r9, sp}
   230c0:	bmi	72b0c8 <tcgetattr@plt+0x726ff8>
   230c4:	vqrdmulh.s<illegal width 8>	d15, d4, d3
   230c8:	ldmdapl	ip!, {r3, r8, sl, fp, ip, pc}^
   230cc:	ldmdbmi	sl, {r1, r3, r4, r5, r7, fp, ip, lr}
   230d0:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
   230d4:	stmiapl	r3!, {r1, r4, fp, sp, lr}^
   230d8:			; <UNDEFINED> instruction: 0xff62f7e3
   230dc:	mvnscc	pc, pc, asr #32
   230e0:	andlt	r4, r3, r8, lsl #12
   230e4:	addsmi	fp, ip, #240, 26	; 0x3c00
   230e8:			; <UNDEFINED> instruction: 0x2100bfb4
   230ec:	b	146b4f8 <tcgetattr@plt+0x1467428>
   230f0:	ldrdle	r7, [r2, #20]!
   230f4:	blne	a1150 <tcgetattr@plt+0x9d080>
   230f8:	stmdbcs	r0, {r2, r3, r9, sl, lr}
   230fc:			; <UNDEFINED> instruction: 0x4608d1d2
   23100:	andlt	r6, r3, r6, lsl r0
   23104:	stmdavs	r5, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   23108:	stmdbmi	r9, {r2, r3, r8, r9, sp}
   2310c:	bmi	274994 <tcgetattr@plt+0x2708c4>
   23110:	vqrdmulh.s<illegal width 8>	d15, d5, d3
   23114:	ldmpl	sl!, {r2, r3, r4, r5, r6, fp, ip, lr}
   23118:	ldmdavs	r2, {r3, r8, fp, lr}
   2311c:	stmiapl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
   23120:			; <UNDEFINED> instruction: 0xff3ef7e3
   23124:	mvnscc	pc, pc, asr #32
   23128:	svclt	0x0000e7da
   2312c:	andeq	r5, r3, ip, lsr #19
   23130:	andeq	r0, r0, r0, lsr #8
   23134:	andeq	r0, r0, r8, lsr #6
   23138:	andeq	r1, r2, lr, ror #3
   2313c:	andeq	r1, r2, ip, lsl #3
   23140:			; <UNDEFINED> instruction: 0x4601b510
   23144:	bicslt	fp, r8, r2, lsl #1
   23148:	andscs	r4, lr, #4864	; 0x1300
   2314c:			; <UNDEFINED> instruction: 0xf104447c
   23150:	strtcc	r0, [r8], #-776	; 0xfffffcf8
   23154:			; <UNDEFINED> instruction: 0xf7e04618
   23158:	blmi	45eb78 <tcgetattr@plt+0x45aaa8>
   2315c:	tstcs	r1, r1, asr r2
   23160:	andls	r4, r0, fp, ror r4
   23164:			; <UNDEFINED> instruction: 0xf7e04620
   23168:	blmi	39ea98 <tcgetattr@plt+0x39a9c8>
   2316c:	strtmi	r2, [r0], -r0, lsl #4
   23170:	tstcs	lr, fp, ror r4
   23174:	andcs	lr, r0, #3358720	; 0x334000
   23178:	blx	1561176 <tcgetattr@plt+0x155d0a6>
   2317c:	ldclt	0, cr11, [r0, #-8]
   23180:	andls	r4, r1, r2, lsl #12
   23184:	tstcs	lr, r0
   23188:	stmdami	r7, {r1, r2, r8, r9, fp, lr}
   2318c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   23190:	blx	126118e <tcgetattr@plt+0x125d0be>
   23194:	ldclt	0, cr11, [r0, #-8]
   23198:	andeq	sp, r3, ip, asr #27
   2319c:	andeq	r1, r2, ip, ror r1
   231a0:	andeq	r0, r0, r5, ror #4
   231a4:	andeq	r0, r0, sp, lsl r0
   231a8:	andeq	r1, r2, r6, ror #2
   231ac:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   231b0:	bmi	14f63c <tcgetattr@plt+0x14b56c>
   231b4:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   231b8:	strb	fp, [r1, r3, lsl #2]
   231bc:	svclt	0x00004770
   231c0:	muleq	r3, r6, r8
   231c4:	andeq	r0, r0, r8, ror #6
   231c8:			; <UNDEFINED> instruction: 0xb32b7803
   231cc:	ldrlt	r4, [r0, #-2835]!	; 0xfffff4ed
   231d0:			; <UNDEFINED> instruction: 0x4604447b
   231d4:	movwcc	r6, #19344	; 0x4b90
   231d8:	addsmi	fp, r8, #131	; 0x83
   231dc:	andle	r4, r1, r5, lsl r6
   231e0:	bl	ffa61168 <tcgetattr@plt+0xffa5d098>
   231e4:			; <UNDEFINED> instruction: 0xf7ef4620
   231e8:			; <UNDEFINED> instruction: 0x4603fcbd
   231ec:			; <UNDEFINED> instruction: 0x63ab4620
   231f0:	ldc	7, cr15, [r8, #896]!	; 0x380
   231f4:	strmi	r2, [r2], -r0, lsl #2
   231f8:			; <UNDEFINED> instruction: 0xf7e04620
   231fc:	blmi	25ea8c <tcgetattr@plt+0x25a9bc>
   23200:	andcs	r4, r0, #8, 16	; 0x80000
   23204:	andls	r4, r1, #2063597568	; 0x7b000000
   23208:	andcs	r4, r1, #120, 8	; 0x78000000
   2320c:	strls	r2, [r0, #-356]	; 0xfffffe9c
   23210:	blx	26120e <tcgetattr@plt+0x25d13e>
   23214:	ldclt	0, cr11, [r0, #-12]!
   23218:	svclt	0x00004770
   2321c:	andeq	sp, r3, r8, asr #26
   23220:			; <UNDEFINED> instruction: 0xfffff655
   23224:	andeq	r1, r2, ip, lsl #2
   23228:	mvnsmi	lr, sp, lsr #18
   2322c:	cfmadda32mi	mvax0, mvax4, mvfx4, mvfx5
   23230:	blmi	934c58 <tcgetattr@plt+0x930b88>
   23234:	ldmpl	r7!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   23238:	ldmdblt	ip, {r2, r3, r4, r5, fp, sp, lr}
   2323c:	stmdavs	r3!, {r0, r2, r3, sp, lr, pc}
   23240:			; <UNDEFINED> instruction: 0x461cb153
   23244:	strtmi	r6, [r9], -r0, ror #16
   23248:	bl	11611d0 <tcgetattr@plt+0x115d100>
   2324c:	mvnsle	r2, r0, lsl #16
   23250:	strtmi	r3, [r0], -r8, lsl #8
   23254:	ldrhhi	lr, [r0, #141]!	; 0x8d
   23258:			; <UNDEFINED> instruction: 0xf1b84627
   2325c:	eorle	r0, r5, r0, lsl #30
   23260:			; <UNDEFINED> instruction: 0xf7e04628
   23264:	ldmdacs	r0, {r7, r8, sl, fp, sp, lr, pc}^
   23268:	vtst.8	d29, d1, d11
   2326c:			; <UNDEFINED> instruction: 0xf7e05028
   23270:	strmi	lr, [r4], -r6, lsl #26
   23274:	strtmi	fp, [r8], -r0, ror #3
   23278:	strpl	pc, [r9, #1284]!	; 0x504
   2327c:	ldc2l	7, cr15, [r2], #-956	; 0xfffffc44
   23280:			; <UNDEFINED> instruction: 0x46234911
   23284:	rsbvs	r2, r0, r0, lsl #4
   23288:	rscscc	pc, pc, pc, asr #32
   2328c:	stmib	r3, {r0, r4, r5, r6, fp, ip, lr}^
   23290:	stmib	r3, {r1, r8}^
   23294:	tstcc	r0, #4, 4	; 0x40000000
   23298:	mvnsle	r4, fp, lsr #5
   2329c:	eorsvs	r6, ip, r2, lsr #32
   232a0:	stmdbmi	sl, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   232a4:	ldrbtmi	r2, [r9], #-0
   232a8:	cdp2	7, 7, cr15, cr10, cr3, {7}
   232ac:	ldrb	r2, [r0, r0, lsl #8]
   232b0:	stmdbmi	r8, {r0, r1, r2, r8, r9, fp, lr}
   232b4:	ldrbtmi	r5, [r9], #-2290	; 0xfffff70e
   232b8:	cdp2	7, 7, cr15, cr2, cr3, {7}
   232bc:	svclt	0x0000e7c9
   232c0:	andeq	r5, r3, r0, lsl r8
   232c4:	andeq	r0, r0, r0, lsr #6
   232c8:	andeq	r0, r0, ip, asr #8
   232cc:	andeq	r1, r2, r6, lsl #1
   232d0:	andeq	r0, r0, r4, lsr #7
   232d4:	andeq	pc, r1, lr, lsl #11
   232d8:	mvnsmi	lr, #737280	; 0xb4000
   232dc:	svcmi	0x001d6806
   232e0:			; <UNDEFINED> instruction: 0xb32e447f
   232e4:	strmi	r4, [r4], -r0, lsl #13
   232e8:	movwcs	r4, #1538	; 0x602
   232ec:	svcne	0x0004f852
   232f0:	movwcc	r4, #5661	; 0x161d
   232f4:	mvnsle	r2, r0, lsl #18
   232f8:	adceq	r3, sp, r2, lsl #10
   232fc:			; <UNDEFINED> instruction: 0xf7e04628
   23300:			; <UNDEFINED> instruction: 0x4681ecbe
   23304:			; <UNDEFINED> instruction: 0xf1a5b1f0
   23308:	strbmi	r0, [pc], -r8
   2330c:	and	r4, r1, r0, lsl #9
   23310:	svcvs	0x0004f854
   23314:			; <UNDEFINED> instruction: 0xf7ef4630
   23318:	strmi	pc, [r0, #3109]!	; 0xc25
   2331c:	bleq	161440 <tcgetattr@plt+0x15d370>
   23320:	svcne	0x0028d1f6
   23324:	strbmi	r2, [r8], #-768	; 0xfffffd00
   23328:	strbmi	r6, [r8], -r3
   2332c:	mvnshi	lr, #12386304	; 0xbd0000
   23330:			; <UNDEFINED> instruction: 0xf7e02004
   23334:			; <UNDEFINED> instruction: 0xb128eca4
   23338:	movwcs	r4, #1665	; 0x681
   2333c:	strbmi	r6, [r8], -r3
   23340:	mvnshi	lr, #12386304	; 0xbd0000
   23344:	andcs	r4, r0, r4, lsl #22
   23348:	ldmpl	sl!, {r2, r8, fp, lr}^
   2334c:			; <UNDEFINED> instruction: 0xf7e34479
   23350:	svclt	0x0000fec7
   23354:	andeq	r5, r3, r4, ror #14
   23358:	andeq	r0, r0, r4, lsr #7
   2335c:	strdeq	pc, [r1], -r8
   23360:	cfldr32mi	mvfx11, [r8, #-448]	; 0xfffffe40
   23364:	ldmiblt	r9!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   23368:	stmiapl	lr!, {r0, r1, r2, r4, r9, fp, lr}
   2336c:	movwlt	r6, #43058	; 0xa832
   23370:	stccs	8, cr7, [lr], #-16
   23374:	blmi	5973f8 <tcgetattr@plt+0x593328>
   23378:	strbeq	lr, [r4], #-2820	; 0xfffff4fc
   2337c:	stmiapl	fp!, {r2, r5, r7}^
   23380:	stmiapl	r1!, {r1, r5, r6, r7, fp, ip}^
   23384:	ldmdavs	r0!, {r0, r3, r6, r8, ip, sp, pc}
   23388:	pop	{r8, r9, sp}
   2338c:			; <UNDEFINED> instruction: 0xf5004070
   23390:	ldmdavs	r2, {r1, r2, r4, r5, r7, lr}^
   23394:			; <UNDEFINED> instruction: 0xf7ef306c
   23398:	strmi	fp, [r8], -r3, asr #23
   2339c:	pop	{r2, r3, r8, fp, lr}
   233a0:	ldrbtmi	r4, [r9], #-112	; 0xffffff90
   233a4:	ldcllt	7, cr15, [ip, #908]!	; 0x38c
   233a8:	tstcs	r0, sl, lsl #12
   233ac:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   233b0:	stcllt	7, cr15, [r4, #-896]	; 0xfffffc80
   233b4:			; <UNDEFINED> instruction: 0x4608bd70
   233b8:	ldrbtmi	r4, [r9], #-2310	; 0xfffff6fa
   233bc:	ldc2l	7, cr15, [r0, #908]!	; 0x38c
   233c0:	svclt	0x0000e7d9
   233c4:	andeq	r5, r3, r0, ror #13
   233c8:	andeq	r0, r0, ip, ror #6
   233cc:	strdeq	r0, [r0], -ip
   233d0:	ldrdeq	r0, [r2], -sl
   233d4:	muleq	r2, r2, pc	; <UNPREDICTABLE>
   233d8:	blmi	290800 <tcgetattr@plt+0x28c730>
   233dc:	cmnlt	r1, fp, ror r4
   233e0:	ldmpl	fp, {r3, r9, fp, lr}
   233e4:	cmplt	r3, fp, lsl r8
   233e8:	strmi	r4, [r1], -r7, lsl #22
   233ec:			; <UNDEFINED> instruction: 0xf103447b
   233f0:			; <UNDEFINED> instruction: 0xf7ef0008
   233f4:	pop	{r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   233f8:			; <UNDEFINED> instruction: 0xf7e34008
   233fc:	stclt	15, cr11, [r8, #-908]	; 0xfffffc74
   23400:	andeq	r5, r3, r8, ror #12
   23404:	andeq	r0, r0, r8, ror #6
   23408:	andeq	sp, r3, ip, lsr #22
   2340c:			; <UNDEFINED> instruction: 0x4606b570
   23410:	andcs	r4, r1, sp, lsl #12
   23414:	orrsvc	pc, r0, pc, asr #8
   23418:	b	f613a0 <tcgetattr@plt+0xf5d2d0>
   2341c:	strmi	fp, [r4], -r8, lsr #3
   23420:	tstlt	sp, r6
   23424:	ldmdblt	r3!, {r0, r1, r3, r5, fp, ip, sp, lr}
   23428:	strtmi	r2, [r2], -r0, lsl #2
   2342c:			; <UNDEFINED> instruction: 0xf7ff4608
   23430:	andcs	pc, r0, sp, lsr #25
   23434:			; <UNDEFINED> instruction: 0x4628bd70
   23438:	ldc	7, cr15, [r4], {224}	; 0xe0
   2343c:	strmi	r4, [r1], -r2, lsr #12
   23440:			; <UNDEFINED> instruction: 0xf7ff4628
   23444:	andcs	pc, r0, r3, lsr #25
   23448:			; <UNDEFINED> instruction: 0xf04fbd70
   2344c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
   23450:	svcmi	0x00f0e92d
   23454:	addlt	r4, r3, pc, lsl r6
   23458:	movweq	lr, #10833	; 0x2a51
   2345c:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
   23460:	addshi	pc, r1, r0
   23464:	strmi	r2, [r6], -r2, lsl #18
   23468:	ldrmi	r4, [r0], r9, lsl #13
   2346c:	sbcshi	pc, r3, r0
   23470:			; <UNDEFINED> instruction: 0xf0002900
   23474:	b	8c36b0 <tcgetattr@plt+0x8bf5e0>
   23478:			; <UNDEFINED> instruction: 0xf1ba78e2
   2347c:	svclt	0x00180f00
   23480:	vmls.f<illegal width 8>	d4, d16, d2[0]
   23484:			; <UNDEFINED> instruction: 0x46d0809b
   23488:	stmdbvs	ip, {r0, r4, r5, r6, r8, fp, sp, lr}
   2348c:	eorsle	r2, r5, r0, lsl #24
   23490:	strcs	r4, [r0, #-1571]	; 0xfffff9dd
   23494:	ldmvs	fp, {r1, r3, r4, r6, r7, r8, fp, sp, lr}
   23498:	blcs	344f4 <tcgetattr@plt+0x30424>
   2349c:	cmplt	r5, #-2147483586	; 0x8000003e
   234a0:	svccs	0x000046d3
   234a4:	sbcshi	pc, r7, r0, asr #32
   234a8:	svcvc	0x007af5b5
   234ac:	vstrcs	s26, [sl, #-56]	; 0xffffffc8
   234b0:	svclt	0x00b44622
   234b4:	rsbsvc	pc, sl, pc, asr #8
   234b8:	ldmibvs	r1, {r2, r5, r6, sp}^
   234bc:			; <UNDEFINED> instruction: 0xf101fb00
   234c0:	ldmvs	r2, {r0, r4, r6, r7, r8, sp, lr}
   234c4:	mvnsle	r2, r0, lsl #20
   234c8:			; <UNDEFINED> instruction: 0xf505fb00
   234cc:	ldrbmi	r6, [r1], -r2, ror #19
   234d0:			; <UNDEFINED> instruction: 0xf002fb0b
   234d4:			; <UNDEFINED> instruction: 0xf01cb12a
   234d8:	stmdacs	r0, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   234dc:	andcs	fp, r1, r8, lsl #30
   234e0:	stmiavs	r4!, {r5, r6, r7, r8, sp, lr}
   234e4:	mvnsle	r2, r0, lsl #24
   234e8:			; <UNDEFINED> instruction: 0xf008fb05
   234ec:			; <UNDEFINED> instruction: 0xf01c4651
   234f0:	strtmi	pc, [sl], r7, asr #26
   234f4:			; <UNDEFINED> instruction: 0xf1b94680
   234f8:	andle	r0, r2, r0, lsl #30
   234fc:	bl	fea3dcd0 <tcgetattr@plt+0xfea39c00>
   23500:			; <UNDEFINED> instruction: 0xf1b80803
   23504:	eorsle	r0, lr, r0, lsl #30
   23508:	svclt	0x00a468b4
   2350c:			; <UNDEFINED> instruction: 0xf04f2500
   23510:	blle	1b6591c <tcgetattr@plt+0x1b6184c>
   23514:	rsbsle	r2, r6, r0, lsl #24
   23518:			; <UNDEFINED> instruction: 0xf1ba2001
   2351c:	tstle	r6, r0, lsl #30
   23520:	andcs	r6, r2, r3, lsr #18
   23524:			; <UNDEFINED> instruction: 0x4620b11b
   23528:			; <UNDEFINED> instruction: 0xf9d2f01b
   2352c:	stmibvs	r3!, {r6}^
   23530:	sfmle	f4, 4, [r8, #-524]	; 0xfffffdf4
   23534:	strbmi	r1, [r0, #-2584]	; 0xfffff5e8
   23538:	strbmi	fp, [r0], -r8, lsr #31
   2353c:	bl	fea34558 <tcgetattr@plt+0xfea30488>
   23540:	bne	625548 <tcgetattr@plt+0x621478>
   23544:			; <UNDEFINED> instruction: 0xf1b961e0
   23548:	cmnle	r2, r1, lsl #30
   2354c:			; <UNDEFINED> instruction: 0xf1b868a4
   23550:	ldclle	15, cr0, [pc], {0}
   23554:	svceq	0x0000f1b8
   23558:	svccs	0x0000bf18
   2355c:	ldmdbvs	r3!, {r2, r3, ip, lr, pc}^
   23560:	cmplt	r8, r8, asr r9
   23564:	teqlt	fp, r3, asr #18
   23568:			; <UNDEFINED> instruction: 0x4642463b
   2356c:			; <UNDEFINED> instruction: 0xf8cd2100
   23570:			; <UNDEFINED> instruction: 0xf7ffa000
   23574:	strmi	pc, [r5], #-3949	; 0xfffff093
   23578:			; <UNDEFINED> instruction: 0x462869f3
   2357c:	mvnsvs	r4, fp, lsr #8
   23580:	pop	{r0, r1, ip, sp, pc}
   23584:	strcs	r8, [r0, #-4080]	; 0xfffff010
   23588:	andlt	r4, r3, r8, lsr #12
   2358c:	svchi	0x00f0e8bd
   23590:	svceq	0x0000f1ba
   23594:	stmdbvs	r3, {r1, r2, r5, r8, ip, lr, pc}^
   23598:			; <UNDEFINED> instruction: 0x2c00691c
   2359c:	stmibvs	r3!, {r0, r4, r5, r7, ip, lr, pc}
   235a0:	svclt	0x000c2b01
   235a4:	strcc	lr, [r4, #-2516]!	; 0xfffff62c
   235a8:	strcc	lr, [r2, #-2516]!	; 0xfffff62c
   235ac:	strcc	r1, [r2, #-2797]	; 0xfffff513
   235b0:	stmiavs	r4!, {r0, r2, r5, r6, r7, r8, sp, lr}
   235b4:	mvnsle	r2, r0, lsl #24
   235b8:	ldr	r4, [ip, r2, lsr #13]
   235bc:	svceq	0x0000f1ba
   235c0:	svcge	0x0062f47f
   235c4:	blcs	7dc98 <tcgetattr@plt+0x79bc8>
   235c8:	ldmib	r6, {r2, r3, r8, r9, sl, fp, ip, sp, pc}^
   235cc:	ldmib	r6, {r2, r5, r8, r9, sp}^
   235d0:	bne	fe6ec260 <tcgetattr@plt+0xfe6e8190>
   235d4:	ldrmi	r3, [r8, #770]	; 0x302
   235d8:	ldmdbvs	r3!, {r0, r2, r4, r6, r7, ip, lr, pc}^
   235dc:			; <UNDEFINED> instruction: 0x2c00691c
   235e0:			; <UNDEFINED> instruction: 0xe78bd1dd
   235e4:	stmdbvs	ip, {r0, r6, r8, fp, sp, lr}
   235e8:			; <UNDEFINED> instruction: 0xf47f2c00
   235ec:			; <UNDEFINED> instruction: 0xe788af51
   235f0:	eorsle	r2, r6, r0, lsl #24
   235f4:			; <UNDEFINED> instruction: 0x464569f3
   235f8:	mvnsvs	r4, r3, asr #8
   235fc:	bl	fe8fdd90 <tcgetattr@plt+0xfe8f9cc0>
   23600:	mvnvs	r0, r8, lsl #6
   23604:			; <UNDEFINED> instruction: 0xf1b9e7c0
   23608:	strdle	r3, [r3], pc	; <UNPREDICTABLE>
   2360c:			; <UNDEFINED> instruction: 0xf04f4634
   23610:	stmiavs	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}^
   23614:	ldmdblt	r2, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   23618:	bicvs	r4, r2, r5, lsl r6
   2361c:	stmdbvs	r1, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   23620:			; <UNDEFINED> instruction: 0xb123690b
   23624:	bicsvs	r2, sl, r0, lsl #4
   23628:	blcs	3d89c <tcgetattr@plt+0x397cc>
   2362c:	stmdbvs	r8, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   23630:	mvnsvs	r2, r1, lsl #6
   23634:	svclt	0x00182f00
   23638:	andle	r2, sl, r0, lsl #16
   2363c:	cmplt	r3, r3, asr #18
   23640:			; <UNDEFINED> instruction: 0x4642463b
   23644:			; <UNDEFINED> instruction: 0xf8cd2102
   23648:	strbmi	sl, [r5], -r0
   2364c:			; <UNDEFINED> instruction: 0xff00f7ff
   23650:			; <UNDEFINED> instruction: 0x4645e79a
   23654:	stmdbvs	r8, {r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   23658:			; <UNDEFINED> instruction: 0xf7fe4651
   2365c:	pkhbtmi	pc, r3, sp, lsl #27	; <UNPREDICTABLE>
   23660:	ldmvs	r4!, {r1, r5, r8, r9, sl, sp, lr, pc}^
   23664:	svclt	0x0000e7c6
   23668:	svcmi	0x00f0e92d
   2366c:	stmdavc	r6, {r0, r2, r7, ip, sp, pc}
   23670:	ldrbtmi	r4, [fp], #-2928	; 0xfffff490
   23674:			; <UNDEFINED> instruction: 0xf0002e00
   23678:	bmi	1c03888 <tcgetattr@plt+0x1bff7b8>
   2367c:	movwls	r5, #10395	; 0x289b
   23680:			; <UNDEFINED> instruction: 0xf8d3681b
   23684:			; <UNDEFINED> instruction: 0xf8d880d4
   23688:	svccs	0x00007018
   2368c:	adchi	pc, r8, r0
   23690:	andeq	pc, r4, #17
   23694:	strbeq	lr, [r1], #-2639	; 0xfffff5b1
   23698:	streq	pc, [r2], #-4
   2369c:	smlalbteq	pc, r0, r1, r3	; <UNPREDICTABLE>
   236a0:			; <UNDEFINED> instruction: 0xf04fbf0c
   236a4:			; <UNDEFINED> instruction: 0xf04f0a01
   236a8:	movwmi	r0, #51712	; 0xca00
   236ac:	ldrtmi	fp, [ip], -r8, lsl #30
   236b0:	rsbsle	r2, r8, sp, lsr lr
   236b4:	strmi	r4, [r5], -r1, ror #18
   236b8:			; <UNDEFINED> instruction: 0xf7e04479
   236bc:	strmi	lr, [r2], -ip, lsl #18
   236c0:	rsble	r2, r2, r0, lsl #16
   236c4:			; <UNDEFINED> instruction: 0x46b12e30
   236c8:	ldmdbmi	sp, {r2, r3, r4, r6, ip, lr, pc}^
   236cc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   236d0:	stmdb	r0, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   236d4:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   236d8:	addhi	pc, sl, r0
   236dc:	svceq	0x005ff1b9
   236e0:			; <UNDEFINED> instruction: 0xf895d105
   236e4:			; <UNDEFINED> instruction: 0xf1bbb001
   236e8:			; <UNDEFINED> instruction: 0xf0000f00
   236ec:	strtmi	r8, [r8], -r1, lsl #1
   236f0:	bl	e61678 <tcgetattr@plt+0xe5d5a8>
   236f4:			; <UNDEFINED> instruction: 0xf0002800
   236f8:	strtmi	r8, [r8], #-137	; 0xffffff77
   236fc:	stccc	8, cr15, [r1], {16}
   23700:	svclt	0x00142b25
   23704:	bleq	5f848 <tcgetattr@plt+0x5b778>
   23708:	blvc	1ee084c <tcgetattr@plt+0x1edc77c>
   2370c:			; <UNDEFINED> instruction: 0xf0002e2b
   23710:	cdpcs	0, 2, cr8, cr13, cr9, {4}
   23714:			; <UNDEFINED> instruction: 0x4628d07c
   23718:	tstcs	r0, sl, lsl #4
   2371c:	ldm	r2!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23720:	svclt	0x00ce1e02
   23724:	strcs	r2, [r2, #-1281]	; 0xfffffaff
   23728:	blls	abf30 <tcgetattr@plt+0xa7e60>
   2372c:			; <UNDEFINED> instruction: 0xf8d3681b
   23730:			; <UNDEFINED> instruction: 0xf8d880d4
   23734:			; <UNDEFINED> instruction: 0xf1bb7018
   23738:	eorle	r0, r8, r0, lsl #30
   2373c:	vqdmulh.s<illegal width 8>	d15, d11, d2
   23740:	andspl	pc, pc, r8, asr #4
   23744:	rscne	pc, fp, r5, asr #5
   23748:	blx	fe034042 <tcgetattr@plt+0xfe02ff72>
   2374c:	b	13ef75c <tcgetattr@plt+0x13eb68c>
   23750:	bl	ff0c02e0 <tcgetattr@plt+0xff0bc210>
   23754:	tstle	ip, r0, ror #4
   23758:			; <UNDEFINED> instruction: 0x0014f8d8
   2375c:	andsmi	r6, ip, #2146304	; 0x20c000
   23760:	blls	d7c44 <tcgetattr@plt+0xd3b74>
   23764:	andcc	r6, r8, r8, lsl r8
   23768:	blx	ffd5f7de <tcgetattr@plt+0xffd5b70e>
   2376c:	blx	fec5f7e2 <tcgetattr@plt+0xfec5b712>
   23770:	blx	fe3df7ea <tcgetattr@plt+0xfe3db71a>
   23774:	pop	{r0, r2, ip, sp, pc}
   23778:			; <UNDEFINED> instruction: 0xf7ef4ff0
   2377c:	andlt	fp, r5, r1, lsl pc
   23780:	svchi	0x00f0e8bd
   23784:	bcs	41934 <tcgetattr@plt+0x3d864>
   23788:			; <UNDEFINED> instruction: 0x4693d19f
   2378c:	eorsmi	r2, ip, #8388608	; 0x800000
   23790:	ldrbmi	sp, [r3], -r2, ror #1
   23794:	strbmi	r4, [r0], -r9, lsr #12
   23798:	andlt	pc, r0, sp, asr #17
   2379c:			; <UNDEFINED> instruction: 0xf7ff9203
   237a0:	bls	123104 <tcgetattr@plt+0x11f034>
   237a4:			; <UNDEFINED> instruction: 0xf103e7d8
   237a8:	tstlt	sl, r8, lsl #10
   237ac:			; <UNDEFINED> instruction: 0x5014f8d8
   237b0:	stmibvs	r3, {r3, r5, r8, fp, sp, lr}
   237b4:			; <UNDEFINED> instruction: 0xd1234223
   237b8:	movweq	pc, #12419	; 0x3083	; <UNPREDICTABLE>
   237bc:	andle	r4, r6, r3, lsr #4
   237c0:	ldrbmi	r6, [r1], -ip, ror #18
   237c4:	stmdbvs	r0!, {r2, r3, r4, r5, r7, r8, ip, sp, pc}
   237c8:			; <UNDEFINED> instruction: 0xf01b4625
   237cc:			; <UNDEFINED> instruction: 0x4628fb9d
   237d0:	ldrbmi	lr, [r3], -sl, asr #15
   237d4:			; <UNDEFINED> instruction: 0xf8cd4629
   237d8:			; <UNDEFINED> instruction: 0xf7ffb000
   237dc:			; <UNDEFINED> instruction: 0xe7c0fe39
   237e0:			; <UNDEFINED> instruction: 0x46384918
   237e4:	andlt	r4, r5, r9, ror r4
   237e8:	svcmi	0x00f0e8bd
   237ec:	bllt	ff661780 <tcgetattr@plt+0xff65d6b0>
   237f0:	andcs	r2, r1, #8388608	; 0x800000
   237f4:	strtmi	lr, [r8], -fp, asr #15
   237f8:	blx	fe1df86e <tcgetattr@plt+0xfe1db79e>
   237fc:	ldr	r4, [r3, r8, lsr #12]!
   23800:			; <UNDEFINED> instruction: 0xf01b4651
   23804:	stmdbvs	fp!, {r0, r7, r8, r9, fp, ip, sp, lr, pc}
   23808:	bfi	r6, fp, #19, #3
   2380c:	ldrb	r4, [sp, -r3, lsl #13]!
   23810:	sfmne	f2, 2, [r8], #-40	; 0xffffffd8
   23814:			; <UNDEFINED> instruction: 0xf7e02100
   23818:	submi	lr, r2, #7733248	; 0x760000
   2381c:	adcle	r2, lr, r0, lsl #20
   23820:	str	r2, [r2, r0, lsl #10]
   23824:	sfmne	f2, 2, [r8], #-40	; 0xffffffd8
   23828:			; <UNDEFINED> instruction: 0xf7e02100
   2382c:	strmi	lr, [r2], -ip, ror #16
   23830:	svclt	0x0000e7f4
   23834:	ldrdeq	r5, [r3], -r2
   23838:	andeq	r0, r0, r8, ror #6
   2383c:	strdeq	r0, [r2], -r8
   23840:	andeq	r0, r2, r6, ror #25
   23844:	andeq	r0, r2, r8, lsr #23
   23848:			; <UNDEFINED> instruction: 0x4616b5f8
   2384c:	strmi	r5, [ip], -r3, asr #24
   23850:	ldmdavs	r1!, {r0, r3, r4, r9, fp, lr}
   23854:	movwlt	r4, #46202	; 0xb47a
   23858:	strmi	r2, [r5], -r8, ror #22
   2385c:			; <UNDEFINED> instruction: 0xf081bf08
   23860:	andle	r0, pc, r1, lsl #14
   23864:	svclt	0x00082b76
   23868:	streq	pc, [r2, -r1, lsl #1]
   2386c:	blcs	18d789c <tcgetattr@plt+0x18d37cc>
   23870:			; <UNDEFINED> instruction: 0xf041bf08
   23874:	andle	r0, r5, r3, lsl #14
   23878:	andsle	r2, r2, r0, ror fp
   2387c:	tstle	ip, ip, ror #22
   23880:	streq	pc, [r4, -r1, lsl #1]
   23884:	tstcs	r0, sp, lsl #22
   23888:	bl	f4a7c <tcgetattr@plt+0xf09ac>
   2388c:	ldmibvs	r8, {r0, r1, r2, r7, r8, r9}
   23890:			; <UNDEFINED> instruction: 0xff88f7fc
   23894:	eorsvs	r2, r7, ip, lsl r3
   23898:	cfldr64lt	mvdx5, [r8, #172]!	; 0xac
   2389c:	ldrhtmi	lr, [r8], #141	; 0x8d
   238a0:	blmi	21d430 <tcgetattr@plt+0x219360>
   238a4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   238a8:	ldrsbcc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   238ac:	svccs	0x0001699f
   238b0:	smladcs	r2, r8, pc, fp	; <UNPREDICTABLE>
   238b4:	strb	r4, [r5, pc, asr #32]!
   238b8:	strdeq	r5, [r3], -r0
   238bc:	andeq	r5, r3, r8
   238c0:	andeq	r0, r0, r8, ror #6
   238c4:	bmi	a7dbf8 <tcgetattr@plt+0xa79b28>
   238c8:	ldrbtmi	fp, [sl], #-1072	; 0xfffffbd0
   238cc:	bvs	fe70fd60 <tcgetattr@plt+0xfe70bc90>
   238d0:			; <UNDEFINED> instruction: 0x2326b113
   238d4:	blcc	a18dc <tcgetattr@plt+0x9d80c>
   238d8:	msrpl	CPSR_sc, #4194304	; 0x400000
   238dc:	blcs	fd950 <tcgetattr@plt+0xf9880>
   238e0:			; <UNDEFINED> instruction: 0xf642d02d
   238e4:	stmiapl	fp, {r4, r5, r8, r9, ip}^
   238e8:	svclt	0x00042b02
   238ec:			; <UNDEFINED> instruction: 0xf8002321
   238f0:			; <UNDEFINED> instruction: 0xf6453b01
   238f4:	stmiapl	fp, {r6, r7, r8, r9, lr}^
   238f8:	movwcc	r3, #15105	; 0x3b01
   238fc:			; <UNDEFINED> instruction: 0x2324bf9c
   23900:	blcc	a1908 <tcgetattr@plt+0x9d838>
   23904:	teqne	r8, #69206016	; 0x4200000	; <UNPREDICTABLE>
   23908:			; <UNDEFINED> instruction: 0xb1b358cb
   2390c:			; <UNDEFINED> instruction: 0x46034a18
   23910:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   23914:	bleq	121a28 <tcgetattr@plt+0x11d958>
   23918:	teqcs	ip, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
   2391c:	ble	1ee124 <tcgetattr@plt+0x1ea054>
   23920:	bcs	fda50 <tcgetattr@plt+0xf9980>
   23924:	sadd16mi	fp, r8, pc	; <UNPREDICTABLE>
   23928:			; <UNDEFINED> instruction: 0xf800235a
   2392c:	strmi	r3, [r3], -r1, lsl #22
   23930:	ldrmi	r2, [r8], -r0, lsl #4
   23934:	ldclt	0, cr7, [r0], #-104	; 0xffffff98
   23938:			; <UNDEFINED> instruction: 0x46034770
   2393c:	blmi	39d8f4 <tcgetattr@plt+0x399824>
   23940:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   23944:	sbcle	r2, ip, r0, lsl #22
   23948:			; <UNDEFINED> instruction: 0xf501685d
   2394c:	addcs	r5, r0, #1476395008	; 0x58000000
   23950:	stclvs	8, cr6, [fp, #112]!	; 0x70
   23954:	streq	pc, [r7, #-3]
   23958:	ldrdmi	r1, [sl, -fp]!
   2395c:	andsmi	r5, r3, #58112	; 0xe300
   23960:	movtcs	fp, #3868	; 0xf1c
   23964:	blcc	a196c <tcgetattr@plt+0x9d89c>
   23968:	svclt	0x0000e7bb
   2396c:	andeq	r5, r3, sl, ror r1
   23970:	andeq	r0, r2, r8, lsr #21
   23974:	andeq	r0, r0, r8, ror #6
   23978:	ldrbtmi	r4, [sl], #-2579	; 0xfffff5ed
   2397c:	ldmdbmi	r3, {r0, r4, r6, r7, r8, fp, ip, sp, pc}
   23980:	stmdavc	r3, {r3, r8, sl, ip, sp, pc}
   23984:	tsteq	fp, r1, asr r8
   23988:	blcs	fe039cbc <tcgetattr@plt+0xfe035bec>
   2398c:	blmi	4579ec <tcgetattr@plt+0x45391c>
   23990:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   23994:	vand	d27, d1, d27
   23998:	andcs	r2, r1, #92, 2
   2399c:	stmdbmi	sp, {r3, r4, r6, fp, ip, lr}
   239a0:			; <UNDEFINED> instruction: 0xf7e04479
   239a4:	stmdbmi	ip, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
   239a8:	ldmfd	sp!, {sp}
   239ac:	ldrbtmi	r4, [r9], #-8
   239b0:	blt	ffde1944 <tcgetattr@plt+0xffddd874>
   239b4:	tstcs	r0, sl, lsl #12
   239b8:	blt	1061940 <tcgetattr@plt+0x105d870>
   239bc:			; <UNDEFINED> instruction: 0x4008e8bd
   239c0:			; <UNDEFINED> instruction: 0xf7e32003
   239c4:	svclt	0x0000b90f
   239c8:	andeq	r5, r3, sl, asr #1
   239cc:	andeq	r0, r0, r4, ror #6
   239d0:	andeq	r0, r0, r8, ror #6
   239d4:	andeq	r0, r2, r8, lsl #8
   239d8:	andeq	r0, r2, lr, lsl #20
   239dc:	strtcs	pc, [r8], #-2271	; 0xfffff721
   239e0:	rscscc	pc, pc, pc, asr #32
   239e4:	strtcc	pc, [r4], #-2271	; 0xfffff721
   239e8:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   239ec:	svcmi	0x00f0e92d
   239f0:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
   239f4:	ldrge	pc, [r8], #-2271	; 0xfffff721
   239f8:	ldrcs	pc, [r8], #-2271	; 0xfffff721
   239fc:	movwls	r6, #47131	; 0xb81b
   23a00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23a04:			; <UNDEFINED> instruction: 0xf8df44fa
   23a08:			; <UNDEFINED> instruction: 0xf85a3410
   23a0c:			; <UNDEFINED> instruction: 0xf85a5002
   23a10:			; <UNDEFINED> instruction: 0xf5054003
   23a14:	strtmi	r5, [fp], -r9, lsr #5
   23a18:	stmib	r3, {r0, r3, r4, r7, sp, lr}^
   23a1c:	tstcc	r0, #0, 8
   23a20:			; <UNDEFINED> instruction: 0xd1f94293
   23a24:			; <UNDEFINED> instruction: 0xf04f49fd
   23a28:	bmi	fff71a2c <tcgetattr@plt+0xfff6d95c>
   23a2c:	blmi	fff6ba34 <tcgetattr@plt+0xfff67964>
   23a30:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
   23a34:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   23a38:	strmi	r9, [r8], r2, lsl #2
   23a3c:	andvs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   23a40:	cdpvs	5, 13, cr15, cr0, cr3, {0}
   23a44:	addsvs	r4, r8, r2, lsr r6
   23a48:	strvc	lr, [r0], #-2499	; 0xfffff63d
   23a4c:	ldrbmi	r3, [r3, #-784]!	; 0xfffffcf0
   23a50:	strvc	lr, [r0], #-2497	; 0xfffff63f
   23a54:			; <UNDEFINED> instruction: 0xf1016088
   23a58:	stmib	r2, {r4, r8}^
   23a5c:			; <UNDEFINED> instruction: 0xf1027400
   23a60:			; <UNDEFINED> instruction: 0xf8420210
   23a64:	mvnle	r0, r8, lsl #24
   23a68:	svcge	0x00044bef
   23a6c:			; <UNDEFINED> instruction: 0xf85a9005
   23a70:	strls	r3, [r3], #-3
   23a74:	stmdbeq	r4, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
   23a78:	blvc	fe8e0e8c <tcgetattr@plt+0xfe8dcdbc>
   23a7c:			; <UNDEFINED> instruction: 0x462f463b
   23a80:			; <UNDEFINED> instruction: 0xf859461d
   23a84:	teqlt	r4, r4, lsl #30
   23a88:	strtmi	r2, [sl], -r0, lsl #6
   23a8c:	strbmi	r2, [r0], -r0, lsr #3
   23a90:			; <UNDEFINED> instruction: 0xf7fe9404
   23a94:	ldrbmi	pc, [r9, #2973]	; 0xb9d	; <UNPREDICTABLE>
   23a98:	ldmdaeq	r0, {r3, r8, ip, sp, lr, pc}
   23a9c:	blmi	ff918268 <tcgetattr@plt+0xff914198>
   23aa0:	bleq	45fedc <tcgetattr@plt+0x45be0c>
   23aa4:	ldrtmi	r9, [sp], -r2, lsl #20
   23aa8:			; <UNDEFINED> instruction: 0xf85a9c03
   23aac:			; <UNDEFINED> instruction: 0xf5023003
   23ab0:			; <UNDEFINED> instruction: 0xf1a367a4
   23ab4:			; <UNDEFINED> instruction: 0xf1030804
   23ab8:			; <UNDEFINED> instruction: 0x465b0954
   23abc:	ldrmi	r4, [sp], -fp, lsr #13
   23ac0:			; <UNDEFINED> instruction: 0xf8589402
   23ac4:	teqlt	r4, r4, lsl #30
   23ac8:	strtmi	r2, [sl], -r0, lsl #6
   23acc:	ldrtmi	r2, [r8], -r0, lsr #3
   23ad0:			; <UNDEFINED> instruction: 0xf7fe9404
   23ad4:	strbmi	pc, [r8, #2941]	; 0xb7d	; <UNPREDICTABLE>
   23ad8:	ldreq	pc, [r0, -r7, lsl #2]
   23adc:	blmi	ff5582a8 <tcgetattr@plt+0xff5541d8>
   23ae0:			; <UNDEFINED> instruction: 0xf10d465d
   23ae4:			; <UNDEFINED> instruction: 0xf04f0b10
   23ae8:			; <UNDEFINED> instruction: 0xf85a0900
   23aec:	svcne	0x001f3003
   23af0:	ldmeq	ip!, {r0, r1, r8, ip, sp, lr, pc}^
   23af4:	ssatmi	r4, #12, fp, asr #12
   23af8:			; <UNDEFINED> instruction: 0xf857461d
   23afc:	teqlt	ip, r4, lsl #30
   23b00:	strtmi	r2, [sl], -r0, lsl #6
   23b04:	ldrtmi	r2, [r0], -r0, lsr #3
   23b08:	stmdbmi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   23b0c:	blx	1861b0e <tcgetattr@plt+0x185da3e>
   23b10:			; <UNDEFINED> instruction: 0xf10645b8
   23b14:	mvnsle	r0, r0, lsl r6
   23b18:			; <UNDEFINED> instruction: 0xf10d4fc6
   23b1c:	movwcs	r0, #2328	; 0x918
   23b20:			; <UNDEFINED> instruction: 0xf04f9c02
   23b24:	ldrbtmi	r0, [pc], #-3680	; 23b2c <tcgetattr@plt+0x1fa5c>
   23b28:	adcs	pc, r0, fp, asr #17
   23b2c:	eorsvc	pc, r4, fp, lsl #10
   23b30:	ldrt	pc, [r0], fp, asr #17	; <UNPREDICTABLE>
   23b34:			; <UNDEFINED> instruction: 0xf04f2654
   23b38:			; <UNDEFINED> instruction: 0xf8cb0c77
   23b3c:			; <UNDEFINED> instruction: 0xf8cb6680
   23b40:	strtcs	ip, [r2], r0, ror #9
   23b44:	stceq	0, cr15, [r8], {79}	; 0x4f
   23b48:	asrvs	pc, fp, #17	; <UNPREDICTABLE>
   23b4c:	strvs	pc, [r0, fp, asr #17]!
   23b50:	cdpeq	0, 8, cr15, cr0, cr15, {2}
   23b54:			; <UNDEFINED> instruction: 0xf8cb268f
   23b58:			; <UNDEFINED> instruction: 0xf8cbc0c0
   23b5c:	orrscs	r6, r1, r0, lsr r0
   23b60:	ldrtvs	pc, [r0], -fp, asr #17	; <UNPREDICTABLE>
   23b64:	ldrbtcs	r4, [r5], -sl, asr #12
   23b68:	strbgt	pc, [r0], fp, asr #17	; <UNPREDICTABLE>
   23b6c:	rscvs	pc, r0, fp, asr #17
   23b70:	ldceq	0, cr15, [r1], #316	; 0x13c
   23b74:	strbtvs	pc, [r0], fp, asr #17	; <UNPREDICTABLE>
   23b78:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   23b7c:	andvs	pc, r0, fp, asr #17
   23b80:			; <UNDEFINED> instruction: 0xf8cb465d
   23b84:	strcs	r6, [r2], r0, lsl #4
   23b88:	strbgt	pc, [r0, -fp, asr #17]!	; <UNPREDICTABLE>
   23b8c:	stcleq	0, cr15, [r7], #-316	; 0xfffffec4
   23b90:	smlabtvs	r0, fp, r8, pc	; <UNPREDICTABLE>
   23b94:	strvs	pc, [r0, -fp, asr #17]
   23b98:	ldrbvs	pc, [r0, fp, asr #17]!	; <UNPREDICTABLE>
   23b9c:	addvs	pc, r0, fp, asr #17
   23ba0:			; <UNDEFINED> instruction: 0xf8cb26b5
   23ba4:			; <UNDEFINED> instruction: 0xf8cb6170
   23ba8:			; <UNDEFINED> instruction: 0x26446770
   23bac:	msrvs	SPSR_, fp, asr #17
   23bb0:			; <UNDEFINED> instruction: 0xf8cb26ba
   23bb4:			; <UNDEFINED> instruction: 0xf8cb6110
   23bb8:	ssatcs	r6, #26, r0, lsl #14
   23bbc:	teqvs	r0, fp, asr #17	; <UNPREDICTABLE>
   23bc0:	ldrvs	pc, [r0, -fp, asr #17]!
   23bc4:			; <UNDEFINED> instruction: 0xf8cb26a7
   23bc8:			; <UNDEFINED> instruction: 0xf8cb6140
   23bcc:	ldrbcs	r6, [lr], -r0, asr #14
   23bd0:	addsvs	pc, r0, fp, asr #17
   23bd4:	ldrvs	pc, [r0], fp, asr #17
   23bd8:			; <UNDEFINED> instruction: 0xf8cb2661
   23bdc:			; <UNDEFINED> instruction: 0xf8cb60d0
   23be0:	ssatcs	r6, #9, r0, asr #13
   23be4:	strbgt	pc, [r0], #2251	; 0x8cb	; <UNPREDICTABLE>
   23be8:	ldceq	0, cr15, [r3], #316	; 0x13c
   23bec:	ldrvs	pc, [r0], #-2251	; 0xfffff735
   23bf0:			; <UNDEFINED> instruction: 0xf8cb461e
   23bf4:			; <UNDEFINED> instruction: 0xf04fc570
   23bf8:	strls	r0, [r6, -r5, lsl #25]
   23bfc:			; <UNDEFINED> instruction: 0xf8cb2763
   23c00:			; <UNDEFINED> instruction: 0xf04fc1c0
   23c04:			; <UNDEFINED> instruction: 0xf8cb0cb6
   23c08:	strbcs	r7, [r7, -r0, asr #5]
   23c0c:	smlawtgt	r0, fp, r8, pc	; <UNPREDICTABLE>
   23c10:	rscvc	pc, r0, #13303808	; 0xcb0000
   23c14:			; <UNDEFINED> instruction: 0xf8cb2743
   23c18:			; <UNDEFINED> instruction: 0xf04fc720
   23c1c:			; <UNDEFINED> instruction: 0xf8cb0c20
   23c20:			; <UNDEFINED> instruction: 0xf8cb7040
   23c24:	strbcs	r7, [pc, -r0, asr #12]
   23c28:	ldrtgt	pc, [r0], #-2251	; 0xfffff735	; <UNPREDICTABLE>
   23c2c:	stcleq	0, cr15, [r5], #-316	; 0xfffffec4
   23c30:	rsbvc	pc, r0, fp, asr #17
   23c34:	strbtvc	pc, [r0], -fp, asr #17	; <UNPREDICTABLE>
   23c38:			; <UNDEFINED> instruction: 0xf8cb278d
   23c3c:			; <UNDEFINED> instruction: 0xf04fc480
   23c40:			; <UNDEFINED> instruction: 0xf8cb0c59
   23c44:	strbcs	r7, [pc, -r0, lsr #11]!
   23c48:	strb	pc, [r0], #-2251	; 0xfffff735	; <UNPREDICTABLE>
   23c4c:	ldrbvc	pc, [r0], #2251	; 0x8cb	; <UNPREDICTABLE>
   23c50:			; <UNDEFINED> instruction: 0xf8cb2746
   23c54:			; <UNDEFINED> instruction: 0xf8cbc3f0
   23c58:			; <UNDEFINED> instruction: 0xf50b72a0
   23c5c:	movwls	r7, #30528	; 0x7740
   23c60:	blx	fede1c60 <tcgetattr@plt+0xfedddb90>
   23c64:			; <UNDEFINED> instruction: 0xf8df4b74
   23c68:			; <UNDEFINED> instruction: 0xf85ab1d4
   23c6c:	ldrbtmi	r3, [fp], #3
   23c70:	andge	pc, r8, sp, asr #17
   23c74:	strls	r4, [r3, #-1698]	; 0xfffff95e
   23c78:	ldrmi	r4, [r8], r4, asr #12
   23c7c:			; <UNDEFINED> instruction: 0x465be011
   23c80:	tstcs	r1, sl, lsl #4
   23c84:	strls	r2, [r0], -r0, lsl #10
   23c88:	strls	r4, [r6], #-1568	; 0xfffff9e0
   23c8c:	strls	r3, [r7, #-1537]	; 0xfffff9ff
   23c90:	ldm	r4!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23c94:			; <UNDEFINED> instruction: 0x462b4638
   23c98:	orrscs	r4, r1, sl, asr #12
   23c9c:	blx	fe661c9c <tcgetattr@plt+0xfe65dbcc>
   23ca0:			; <UNDEFINED> instruction: 0xf8d83710
   23ca4:	blcs	26fcac <tcgetattr@plt+0x26bbdc>
   23ca8:	andcs	fp, r0, #204, 30	; 0x330
   23cac:	blcs	2c4b8 <tcgetattr@plt+0x283e8>
   23cb0:	andcs	fp, r0, #8, 30
   23cb4:	svclt	0x00082a00
   23cb8:	addsmi	r2, lr, #671088640	; 0x28000000
   23cbc:			; <UNDEFINED> instruction: 0x4654d3df
   23cc0:	strge	lr, [r2, #-2525]	; 0xfffff623
   23cc4:			; <UNDEFINED> instruction: 0x26004f5e
   23cc8:			; <UNDEFINED> instruction: 0xf5054633
   23ccc:	ldrbtmi	r7, [pc], #-8	; 23cd4 <tcgetattr@plt+0x1fc04>
   23cd0:	ldrcs	r9, [r1, r6, lsl #14]
   23cd4:	rsbsvc	pc, r0, #12910592	; 0xc50000
   23cd8:			; <UNDEFINED> instruction: 0x464a4f5a
   23cdc:			; <UNDEFINED> instruction: 0x960721b4
   23ce0:			; <UNDEFINED> instruction: 0xf7fe447f
   23ce4:			; <UNDEFINED> instruction: 0x4633fa75
   23ce8:	strvc	lr, [r6], -sp, asr #19
   23cec:	adcsvs	pc, sl, r5, lsl #10
   23cf0:	cmncs	sp, sl, asr #12
   23cf4:	strvs	r2, [pc, -sp, lsr #15]!
   23cf8:			; <UNDEFINED> instruction: 0xf8c52722
   23cfc:	strcs	r7, [r6, -r0, lsr #7]!
   23d00:	asrsvc	pc, r5, #17	; <UNPREDICTABLE>
   23d04:	ldmeq	lr, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   23d08:	ldrvc	pc, [r0, #2245]!	; 0x8c5
   23d0c:			; <UNDEFINED> instruction: 0xf7fe4f4e
   23d10:			; <UNDEFINED> instruction: 0x4633fa5f
   23d14:	rscvc	pc, r8, r5, lsl #10
   23d18:	cmncs	sp, sl, asr #12
   23d1c:	blx	1661d1c <tcgetattr@plt+0x165dc4c>
   23d20:	cmpcs	r0, pc, ror r4
   23d24:			; <UNDEFINED> instruction: 0xf04f4633
   23d28:			; <UNDEFINED> instruction: 0xf5050cb7
   23d2c:			; <UNDEFINED> instruction: 0x464a5091
   23d30:			; <UNDEFINED> instruction: 0xf8c59706
   23d34:			; <UNDEFINED> instruction: 0x275a1090
   23d38:	mvngt	pc, #12910592	; 0xc50000
   23d3c:	ldrvc	pc, [r0, r5, asr #17]!
   23d40:	ldrbvc	pc, [r0, r5, asr #17]	; <UNPREDICTABLE>
   23d44:			; <UNDEFINED> instruction: 0xf8c52786
   23d48:			; <UNDEFINED> instruction: 0xf8c58530
   23d4c:	strcs	r7, [fp, r0, asr #7]
   23d50:	bicsvc	pc, r0, #12910592	; 0xc50000
   23d54:			; <UNDEFINED> instruction: 0xf8c52780
   23d58:	strbcs	r7, [r4, -r0, asr #8]!
   23d5c:	orrvc	pc, r0, r5, asr #17
   23d60:	strvc	pc, [r0, r5, asr #17]
   23d64:	eorvs	r2, pc, #5505024	; 0x540000
   23d68:	strtvc	pc, [r0], -r5, asr #17
   23d6c:			; <UNDEFINED> instruction: 0xf8c5277f
   23d70:	ldrcs	r7, [r7, r0, lsr #8]
   23d74:	ldrbvc	pc, [r0, #2245]!	; 0x8c5	; <UNPREDICTABLE>
   23d78:			; <UNDEFINED> instruction: 0xf8c52779
   23d7c:	usada8cs	sl, r0, r5, r7
   23d80:	strvc	pc, [r0, #2245]	; 0x8c5
   23d84:			; <UNDEFINED> instruction: 0xf8c5274e
   23d88:	svcmi	0x00307460
   23d8c:			; <UNDEFINED> instruction: 0xf7fe9607
   23d90:			; <UNDEFINED> instruction: 0x4633fa1f
   23d94:	rscsvs	pc, r8, r5, lsl #10
   23d98:	strbmi	r4, [sl], -r1, asr #12
   23d9c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   23da0:			; <UNDEFINED> instruction: 0xf7fe7606
   23da4:	blmi	ae2600 <tcgetattr@plt+0xade530>
   23da8:	andvs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   23dac:	stmdacs	r0, {r4, r5, fp, sp, lr}
   23db0:	bl	19a9d4 <tcgetattr@plt+0x196904>
   23db4:			; <UNDEFINED> instruction: 0xf7ff1000
   23db8:	ldmdavs	r3!, {r0, r1, r3, r5, r6, fp, ip, sp, lr, pc}
   23dbc:	tsteq	fp, sl, ror r2
   23dc0:	blmi	938170 <tcgetattr@plt+0x9340a0>
   23dc4:	andvs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   23dc8:	stmdacs	r0, {r4, r5, fp, sp, lr}
   23dcc:	bl	19a9f0 <tcgetattr@plt+0x196920>
   23dd0:			; <UNDEFINED> instruction: 0xf7ff1000
   23dd4:	ldmdavs	r3!, {r0, r2, r3, r4, r6, fp, ip, sp, lr, pc}
   23dd8:	tsteq	fp, lr, ror #4
   23ddc:	blmi	7b818c <tcgetattr@plt+0x7b40bc>
   23de0:	tstcs	r3, r0, lsl #4
   23de4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   23de8:	bmi	73c058 <tcgetattr@plt+0x737f88>
   23dec:	strne	lr, [r0], #-2499	; 0xfffff63d
   23df0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   23df4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23df8:	subsmi	r9, sl, fp, lsl #22
   23dfc:	andlt	sp, sp, r2, lsl #2
   23e00:	svchi	0x00f0e8bd
   23e04:	mrc	7, 2, APSR_nzcv, cr10, cr15, {6}
   23e08:	andeq	r5, r3, sl, asr r0
   23e0c:	andeq	r0, r0, r0, asr #6
   23e10:	andeq	r5, r3, r0, asr #32
   23e14:	andeq	r0, r0, r4, ror #6
   23e18:	andeq	r0, r0, ip, asr #8
   23e1c:	andeq	r0, r0, r4, asr #7
   23e20:	andeq	r0, r0, r8, lsl #11
   23e24:	andeq	r0, r0, r4, asr #9
   23e28:	andeq	r0, r0, r8, ror r3
   23e2c:	andeq	r0, r0, r8, lsr #11
   23e30:	andeq	r0, r0, r8, lsr #10
   23e34:	ldrdeq	sp, [r1], -r2
   23e38:	andeq	r0, r0, r8, asr #5
   23e3c:	andeq	sp, r1, sl, lsr #18
   23e40:	strdeq	r0, [r2], -lr
   23e44:	andeq	r3, r2, r8, lsl #16
   23e48:			; <UNDEFINED> instruction: 0x000206b0
   23e4c:	andeq	r0, r2, ip, lsr r6
   23e50:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   23e54:	andeq	r0, r0, ip, asr r5
   23e58:	andeq	r0, r0, r0, lsl r4
   23e5c:	andeq	r4, r3, r2, asr ip
   23e60:	svcmi	0x00f0e92d
   23e64:	svcmi	0x0059b085
   23e68:	mrrcmi	6, 0, r4, r9, cr6
   23e6c:	ldrbtmi	r4, [pc], #-1690	; 23e74 <tcgetattr@plt+0x1fda4>
   23e70:	ldrmi	r9, [r5], -r1, lsl #14
   23e74:	ldmdbpl	r8!, {r0, r1, r3, r7, r9, sl, lr}
   23e78:	stmdavs	r3, {r2, r4, fp, sp, lr}
   23e7c:	movwls	r9, #8195	; 0x2003
   23e80:	svceq	0x0000f1ba
   23e84:	mcrcs	0, 0, sp, cr0, cr1, {3}
   23e88:	stccs	15, cr11, [r1], {24}
   23e8c:	blmi	149afb0 <tcgetattr@plt+0x1496ee0>
   23e90:	ldmpl	r7, {r0, r9, fp, ip, pc}^
   23e94:	ldmmi	r6!, {r1, r2, r8, sl, ip, sp, lr, pc}
   23e98:	ldmdbcc	r8!, {r0, r2, r6, r9, sl, ip, sp, lr, pc}^
   23e9c:	ldmdaeq	r4!, {r3, r8, ip, sp, lr, pc}^
   23ea0:			; <UNDEFINED> instruction: 0xf8d8e00f
   23ea4:	strtmi	r3, [r9], -r0
   23ea8:	tstlt	fp, r8, asr r6
   23eac:	andcc	pc, r9, r6, asr r8	; <UNPREDICTABLE>
   23eb0:			; <UNDEFINED> instruction: 0xd0774293
   23eb4:	ldmdavs	fp, {r0, r1, r4, r7, r8, fp, sp, lr}
   23eb8:	stmdavs	fp!, {r3, r4, r7, r8, r9, sl, lr}
   23ebc:	ldrmi	r4, [ip], -r3, lsr #5
   23ec0:	ldmdavs	sl!, {r1, r2, r4, r6, ip, lr, pc}
   23ec4:			; <UNDEFINED> instruction: 0x46291e33
   23ec8:	svclt	0x00184658
   23ecc:			; <UNDEFINED> instruction: 0xf1ba2301
   23ed0:	svclt	0x00180f00
   23ed4:	bcs	2cadc <tcgetattr@plt+0x28a0c>
   23ed8:	stccs	0, cr13, [r0], {50}	; 0x32
   23edc:	blcs	57fa4 <tcgetattr@plt+0x53ed4>
   23ee0:	ldmibvs	r3, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
   23ee4:			; <UNDEFINED> instruction: 0x4798681b
   23ee8:	svceq	0x0000f1ba
   23eec:			; <UNDEFINED> instruction: 0xf8dad0e5
   23ef0:	blcs	2ff28 <tcgetattr@plt+0x2be58>
   23ef4:			; <UNDEFINED> instruction: 0xf8dbd1e1
   23ef8:	stmdavs	r9!, {sp}
   23efc:			; <UNDEFINED> instruction: 0xf8cb440a
   23f00:	eorvs	r2, fp, r0
   23f04:	ldrmi	r9, [sl], -r3, lsl #22
   23f08:	andsvs	r9, r3, r2, lsl #22
   23f0c:	ldrdcc	pc, [r8], -sl
   23f10:	ldrbmi	fp, [r0], -r3, asr #22
   23f14:	pop	{r0, r2, ip, sp, pc}
   23f18:			; <UNDEFINED> instruction: 0xf7ee4ff0
   23f1c:			; <UNDEFINED> instruction: 0xf645bdef
   23f20:	ldmpl	r1!, {r3, r4, r6, r8, r9, ip, sp}^
   23f24:	adcsle	r2, r2, r0, lsl #18
   23f28:	ldrtmi	pc, [r6], r6, lsl #10	; <UNPREDICTABLE>
   23f2c:			; <UNDEFINED> instruction: 0x4630367c
   23f30:			; <UNDEFINED> instruction: 0xf80cf018
   23f34:	andlt	r4, r5, r0, lsr r6
   23f38:	svcmi	0x00f0e8bd
   23f3c:	mrclt	0, 4, APSR_nzcv, cr6, cr7, {0}
   23f40:	ldrdcc	pc, [r0], -fp
   23f44:	ldrmi	r2, [ip], #-512	; 0xfffffe00
   23f48:			; <UNDEFINED> instruction: 0xf8cb9b03
   23f4c:	eorvs	r4, sl, r0
   23f50:	blls	b57c0 <tcgetattr@plt+0xb16f0>
   23f54:			; <UNDEFINED> instruction: 0xf1ba6013
   23f58:	andle	r0, r3, r0, lsl #30
   23f5c:	ldrdcc	pc, [r8], -sl
   23f60:	sbcsle	r2, r6, r0, lsl #22
   23f64:	pop	{r0, r2, ip, sp, pc}
   23f68:	blmi	6c7f30 <tcgetattr@plt+0x6c3e60>
   23f6c:			; <UNDEFINED> instruction: 0xe79158ff
   23f70:	svceq	0x0000f1ba
   23f74:	blls	117f94 <tcgetattr@plt+0x113ec4>
   23f78:	blls	b57e8 <tcgetattr@plt+0xb1718>
   23f7c:	andlt	r6, r5, r3, lsl r0
   23f80:	svchi	0x00f0e8bd
   23f84:	ldrtmi	r9, [r0], -r1, lsl #20
   23f88:	ldmpl	r3, {r0, r1, r4, r8, r9, fp, lr}^
   23f8c:			; <UNDEFINED> instruction: 0xf7e76819
   23f90:			; <UNDEFINED> instruction: 0xf8dbfc67
   23f94:	stmdavs	sl!, {ip, sp}
   23f98:			; <UNDEFINED> instruction: 0xf8cb4413
   23f9c:			; <UNDEFINED> instruction: 0xf8c53000
   23fa0:	strb	sl, [r8, r0]!
   23fa4:	ldrtmi	r9, [r0], -r1, lsl #20
   23fa8:	ldmpl	r3, {r0, r1, r3, r8, r9, fp, lr}^
   23fac:			; <UNDEFINED> instruction: 0xf7e76819
   23fb0:			; <UNDEFINED> instruction: 0xf8dbfc57
   23fb4:	stmdavs	r9!, {ip, sp}
   23fb8:	strmi	r2, [fp], #-512	; 0xfffffe00
   23fbc:	andcc	pc, r0, fp, asr #17
   23fc0:	eorvs	r9, sl, r3, lsl #22
   23fc4:	blls	b5834 <tcgetattr@plt+0xb1764>
   23fc8:	bfi	r6, r3, #0, #12
   23fcc:	ldrdeq	r4, [r3], -r6
   23fd0:	andeq	r0, r0, r8, ror #6
   23fd4:	andeq	r0, r0, r8, asr r3
   23fd8:	andeq	r0, r0, r4, asr #8
   23fdc:	mvnsmi	lr, #737280	; 0xb4000
   23fe0:	blmi	4b5804 <tcgetattr@plt+0x4b1734>
   23fe4:	bmi	4adae0 <tcgetattr@plt+0x4a9a10>
   23fe8:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
   23fec:	stmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   23ff0:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   23ff4:	adcmi	lr, lr, #1
   23ff8:	stmibne	ip!, {r1, r4, r8, r9, fp, ip, lr, pc}
   23ffc:	rsbne	r4, r4, r8, lsr r6
   24000:	vqrdmulh.s<illegal width 8>	d15, d4, d9
   24004:	andne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   24008:	stcl	7, cr15, [r4], #-892	; 0xfffffc84
   2400c:	svclt	0x00c82800
   24010:	ldclle	12, cr1, [r0], #404	; 0x194
   24014:	ldrbtcc	pc, [pc], r4, lsl #2	; <UNPREDICTABLE>
   24018:	strtmi	sp, [r0], -sp, ror #3
   2401c:	mvnshi	lr, #12386304	; 0xbd0000
   24020:	ldrbtcc	pc, [pc], #79	; 24028 <tcgetattr@plt+0x1ff58>	; <UNPREDICTABLE>
   24024:	pop	{r5, r9, sl, lr}
   24028:	svclt	0x000083f8
   2402c:	andeq	r4, r3, sl, asr sl
   24030:	andeq	r0, r0, r0, lsr #8
   24034:	svcmi	0x00f0e92d
   24038:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
   2403c:	strmi	r8, [r6], -r2, lsl #22
   24040:	strmi	pc, [r4, #-2271]!	; 0xfffff721
   24044:	beq	60188 <tcgetattr@plt+0x5c0b8>
   24048:			; <UNDEFINED> instruction: 0xf5ad447c
   2404c:	addlt	r5, r7, r1, lsl #27
   24050:			; <UNDEFINED> instruction: 0xf8df9106
   24054:	andls	r1, r9, #24, 10	; 0x6000000
   24058:			; <UNDEFINED> instruction: 0xf50d9303
   2405c:	andls	r5, r5, r1, lsl #7
   24060:	stmdapl	r1!, {r2, r4, r8, r9, ip, sp}^
   24064:	strcs	pc, [r8, #-2271]	; 0xfffff721
   24068:	andsvs	r6, r9, r9, lsl #16
   2406c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   24070:	ldrbtmi	r4, [sl], #-1539	; 0xfffff9fd
   24074:			; <UNDEFINED> instruction: 0xf8df9204
   24078:	ldrbtmi	r2, [sl], #-1276	; 0xfffffb04
   2407c:	bcs	45f8a4 <tcgetattr@plt+0x45b7d4>
   24080:	ldrbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   24084:	mcr	4, 0, r4, cr8, cr10, {3}
   24088:			; <UNDEFINED> instruction: 0xf8df2a90
   2408c:	ldrbtmi	r2, [sl], #-1264	; 0xfffffb10
   24090:			; <UNDEFINED> instruction: 0xf8df9207
   24094:	ldrbtmi	r2, [sl], #-1260	; 0xfffffb14
   24098:	stmdbls	r3, {r3, r9, ip, pc}
   2409c:			; <UNDEFINED> instruction: 0xf8412200
   240a0:	ldmdavc	sl, {r2, r8, r9, fp, sp}
   240a4:	stmdblt	sl!, {r0, r1, r8, ip, pc}
   240a8:			; <UNDEFINED> instruction: 0xf813e229
   240ac:	bcs	2fcb8 <tcgetattr@plt+0x2bbe8>
   240b0:	eorhi	pc, r5, #0
   240b4:	svclt	0x00182a09
   240b8:	rscsle	r2, r6, r0, lsr #20
   240bc:	svceq	0x0000f1ba
   240c0:	bcs	8984f0 <tcgetattr@plt+0x894420>
   240c4:	mvnshi	pc, r0
   240c8:	svclt	0x00182a23
   240cc:			; <UNDEFINED> instruction: 0xf0002a0a
   240d0:			; <UNDEFINED> instruction: 0xf04f8216
   240d4:	and	r0, sp, r1, lsl #20
   240d8:	svclt	0x00182a0a
   240dc:	svclt	0x000c2a23
   240e0:	andcs	r2, r0, #268435456	; 0x10000000
   240e4:	andhi	pc, fp, #0
   240e8:	beq	a0518 <tcgetattr@plt+0x9c448>
   240ec:	svceq	0x003ff1ba
   240f0:	eorhi	pc, sp, #0, 6
   240f4:	andvs	pc, r0, fp, asr #17
   240f8:	cmplt	r8, #24, 16	; 0x180000
   240fc:	adcsmi	r2, r8, #0, 14
   24100:	stmdbeq	r1, {r0, r1, r8, ip, sp, lr, pc}
   24104:	eorsle	r4, pc, r2, lsl #12
   24108:	msreq	CPSR_sxc, r7	; <illegal shifter operand>
   2410c:	tstcs	r1, r8, lsl pc
   24110:	svclt	0x0014285c
   24114:			; <UNDEFINED> instruction: 0xf0012400
   24118:	cfstrscs	mvf0, [r0], {1}
   2411c:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
   24120:	strcs	fp, [r0], #-3860	; 0xfffff0ec
   24124:	streq	pc, [r1], #-1
   24128:	teqle	r3, r0, lsl #24
   2412c:	svclt	0x0014285e
   24130:			; <UNDEFINED> instruction: 0xf0012100
   24134:	stmiblt	r9, {r0, r8}^
   24138:	cmple	r9, r0, lsl #30
   2413c:	svclt	0x00182822
   24140:	teqle	lr, r7, lsr #16
   24144:			; <UNDEFINED> instruction: 0x46177858
   24148:	stmdacs	r0, {r0, r1, r3, r6, r9, sl, lr}
   2414c:	svccs	0x0000d1d7
   24150:	mvnhi	pc, r0, asr #32
   24154:	eorsvc	r2, r2, r0, lsl #4
   24158:	ldrdcs	pc, [r0], -fp
   2415c:	bne	fecca570 <tcgetattr@plt+0xfecc64a0>
   24160:			; <UNDEFINED> instruction: 0xf8413601
   24164:			; <UNDEFINED> instruction: 0xf10b2c04
   24168:	ldr	r0, [r6, r4, lsl #22]
   2416c:	teqlt	sl, #5898240	; 0x5a0000
   24170:	svclt	0x00142a3f
   24174:	andseq	pc, pc, #2
   24178:			; <UNDEFINED> instruction: 0xf806227f
   2417c:			; <UNDEFINED> instruction: 0xf8132b01
   24180:	stmdacs	r0, {r1, r8, r9, sl, fp}
   24184:			; <UNDEFINED> instruction: 0xe7e2d1bb
   24188:	smlsdcs	r0, r8, r8, r7
   2418c:	stmdacs	r0, {r0, r1, r3, r6, r9, sl, lr}
   24190:			; <UNDEFINED> instruction: 0xe7dcd1b5
   24194:	ldmdbcs	sl!, {r0, r3, r4, r6, fp, ip, sp, lr}
   24198:	ldmdbcs	fp!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   2419c:			; <UNDEFINED> instruction: 0xf04fbf0c
   241a0:			; <UNDEFINED> instruction: 0xf04f0c01
   241a4:			; <UNDEFINED> instruction: 0xf0000c00
   241a8:			; <UNDEFINED> instruction: 0xf0218129
   241ac:	bcc	1064a34 <tcgetattr@plt+0x1060964>
   241b0:	stmdble	r6, {r0, r3, r4, r9, fp, sp}^
   241b4:	eorseq	pc, r0, #1073741864	; 0x40000028
   241b8:	svclt	0x0018295f
   241bc:	stmdble	r0, {r0, r3, r9, fp, sp}^
   241c0:			; <UNDEFINED> instruction: 0xf1a0b937
   241c4:	stmdacs	r0!, {r0, r3, r9}
   241c8:	bcs	93e30 <tcgetattr@plt+0x8fd60>
   241cc:	orrhi	pc, r0, r0, asr #4
   241d0:	bleq	a21f0 <tcgetattr@plt+0x9e120>
   241d4:			; <UNDEFINED> instruction: 0x464b7858
   241d8:	orrsle	r2, r0, r0, lsl #16
   241dc:	ldmdavc	r9, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   241e0:	streq	pc, [r2, #-417]!	; 0xfffffe5f
   241e4:	ldrbeq	pc, [ip], #-417	; 0xfffffe5f	; <UNPREDICTABLE>
   241e8:			; <UNDEFINED> instruction: 0xf1a12d02
   241ec:	rsclt	r0, r4, #624	; 0x270
   241f0:	mcr2	10, 4, pc, cr14, cr14, {5}	; <UNPREDICTABLE>
   241f4:	strcs	fp, [r0, #-3980]	; 0xfffff074
   241f8:	cfldr32cs	mvfx2, [r8], {1}
   241fc:	vnmlane.f32	s29, s28, s30
   24200:	adchi	pc, r2, r0, lsl #4
   24204:	stceq	0, cr15, [r5], {79}	; 0x4f
   24208:	sfmne	f7, 3, [r4], {192}	; 0xc0
   2420c:	streq	lr, [lr, #-2629]	; 0xfffff5bb
   24210:	vst1.8	{d15-d16}, [r4 :128], ip
   24214:	streq	pc, [r1], #-4
   24218:	addle	r4, sp, ip, lsr #6
   2421c:			; <UNDEFINED> instruction: 0xf0002972
   24220:	ldmdbcs	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, pc}^
   24224:	rscshi	pc, r9, r0
   24228:	svclt	0x0004296e
   2422c:	eorsvc	r2, r2, sl, lsl #4
   24230:	eorsvc	sp, r1, r0
   24234:	svceq	0x0002f813
   24238:	stmdacs	r0, {r0, r9, sl, ip, sp}
   2423c:	svcge	0x005ff47f
   24240:	ldmvc	sp, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
   24244:	stccs	12, cr1, [r0, #-608]	; 0xfffffda0
   24248:	cmphi	r6, r0	; <UNPREDICTABLE>
   2424c:			; <UNDEFINED> instruction: 0x461a297b
   24250:	strbtmi	r4, [r3], -r4, lsl #12
   24254:	mulle	ip, r4, r6
   24258:	stfnep	f3, [r2], #-684	; 0xfffffd54
   2425c:			; <UNDEFINED> instruction: 0x46902d3a
   24260:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
   24264:	stccs	8, cr7, [r0, #-404]	; 0xfffffe6c
   24268:	sbchi	pc, sp, r0
   2426c:	ldmdbcs	fp!, {r2, r4, r9, sl, lr}^
   24270:	ldfcsp	f5, [sp, #-968]!	; 0xfffffc38
   24274:	rscshi	pc, r4, r0
   24278:	stccs	8, cr7, [r0, #-404]	; 0xfffffe6c
   2427c:	sbchi	pc, r3, r0
   24280:	ldrmi	r1, [r4], -r2, ror #24
   24284:			; <UNDEFINED> instruction: 0xf025e7f3
   24288:	bcc	1064b10 <tcgetattr@plt+0x1060a40>
   2428c:	stmdble	r5, {r0, r3, r4, r9, fp, sp}
   24290:	eorseq	pc, r0, #1073741865	; 0x40000029
   24294:	svclt	0x00182d5f
   24298:	stmdale	r4, {r0, r3, r9, fp, sp}
   2429c:	strcc	r7, [r1], #-2149	; 0xfffff79b
   242a0:	stccs	6, cr4, [r0, #-136]	; 0xffffff78
   242a4:	strbtmi	sp, [r3], -r2, ror #3
   242a8:	andcs	r4, r0, #160, 12	; 0xa000000
   242ac:	ldmdavc	fp, {r1, r5, ip, sp, lr}^
   242b0:			; <UNDEFINED> instruction: 0xf0002b3a
   242b4:	blcs	1f0459c <tcgetattr@plt+0x1f004cc>
   242b8:	strmi	fp, [r1], r8, lsl #30
   242bc:	bne	45fb24 <tcgetattr@plt+0x45ba54>
   242c0:			; <UNDEFINED> instruction: 0xf7df4648
   242c4:	stmdacs	r0, {r3, r8, r9, fp, sp, lr, pc}
   242c8:	blmi	febd88cc <tcgetattr@plt+0xfebd47fc>
   242cc:	ldmpl	r3, {r2, r9, fp, ip, pc}^
   242d0:			; <UNDEFINED> instruction: 0xf103681b
   242d4:	blcs	26abc <tcgetattr@plt+0x229ec>
   242d8:	sbchi	pc, r8, r0
   242dc:	strbmi	r7, [r8], -r5, lsr #32
   242e0:	stcl	7, cr15, [r0, #-892]	; 0xfffffc84
   242e4:	stmdacs	r0, {r2, r9, sl, lr}
   242e8:	bl	fea58490 <tcgetattr@plt+0xfea543c0>
   242ec:	addmi	r0, r3, #402653184	; 0x18000000
   242f0:			; <UNDEFINED> instruction: 0x4640da5e
   242f4:	ldc	7, cr15, [r6, #-892]!	; 0xfffffc84
   242f8:	ldrdcc	lr, [r5, -sp]
   242fc:	cfstrdne	mvd4, [r2], {11}
   24300:	tsteq	r2, r8, lsl #22
   24304:	blcs	2ac78 <tcgetattr@plt+0x26ba8>
   24308:	bls	15b434 <tcgetattr@plt+0x157364>
   2430c:	blmi	fe7ac314 <tcgetattr@plt+0xfe7a8244>
   24310:	ldmpl	r3, {r1, r2, r3, r4, r7, r8, fp, lr}^
   24314:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   24318:	cdp2	7, 4, cr15, cr2, cr2, {7}
   2431c:	beq	60460 <tcgetattr@plt+0x5c390>
   24320:			; <UNDEFINED> instruction: 0xf50d499b
   24324:	bmi	fe479130 <tcgetattr@plt+0xfe475060>
   24328:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
   2432c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   24330:	subsmi	r6, r1, sl, lsl r8
   24334:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   24338:			; <UNDEFINED> instruction: 0xf50d4650
   2433c:	andlt	r5, r7, r1, lsl #27
   24340:	blhi	df63c <tcgetattr@plt+0xdb56c>
   24344:	svchi	0x00f0e8bd
   24348:	ldrteq	pc, [r0], #-417	; 0xfffffe5f	; <UNPREDICTABLE>
   2434c:	streq	lr, [lr, #-2645]	; 0xfffff5ab
   24350:			; <UNDEFINED> instruction: 0xf000b2e4
   24354:	stccs	0, cr8, [r7], {218}	; 0xda
   24358:	svcge	0x0063f63f
   2435c:	ldmvc	r8, {r2, r4, r5, ip, sp, lr}
   24360:	eorseq	pc, r0, #160, 2	; 0x28
   24364:	bcs	210eb4 <tcgetattr@plt+0x20cde4>
   24368:	b	10da3b8 <tcgetattr@plt+0x10d62e8>
   2436c:	subslt	r0, r2, #196, 4	; 0x4000000c
   24370:	ldmvc	r8, {r1, r4, r5, ip, sp, lr}^
   24374:	teqeq	r0, r0, lsr #3	; <UNPREDICTABLE>
   24378:	stmdbcs	r7, {r0, r3, r6, r7, r9, ip, sp, pc}
   2437c:	b	10941f8 <tcgetattr@plt+0x1090128>
   24380:	eorsvc	r0, r2, r2, asr #5
   24384:			; <UNDEFINED> instruction: 0xf1037918
   24388:	svclt	0x00980902
   2438c:	stmdbeq	r3, {r0, r1, r8, ip, sp, lr, pc}
   24390:			; <UNDEFINED> instruction: 0xf1093601
   24394:	stmdacs	r0, {r0, r8, r9}
   24398:	mrcge	4, 5, APSR_nzcv, cr1, cr15, {3}
   2439c:	strbmi	lr, [r3], #-1751	; 0xfffff929
   243a0:	ldrmi	r4, [r8], -r1, asr #12
   243a4:	b	ffe62328 <tcgetattr@plt+0xffe5e258>
   243a8:	adcmi	r1, r2, #133120	; 0x20800
   243ac:	strmi	sp, [r0], sp, lsr #23
   243b0:			; <UNDEFINED> instruction: 0x46494630
   243b4:	strtmi	r4, [r6], #-1570	; 0xfffff9de
   243b8:	b	ffbe233c <tcgetattr@plt+0xffbde26c>
   243bc:	muleq	r0, r8, r8
   243c0:	stmdacs	r0, {r0, r1, r6, r9, sl, lr}
   243c4:	mrcge	4, 4, APSR_nzcv, cr11, cr15, {3}
   243c8:	cfmsub32	mvax6, mvfx14, mvfx8, mvfx1
   243cc:			; <UNDEFINED> instruction: 0x46481a90
   243d0:	b	fe062354 <tcgetattr@plt+0xfe05e284>
   243d4:	teqle	r2, r0, lsl #16
   243d8:	bls	137188 <tcgetattr@plt+0x1330b8>
   243dc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   243e0:	rsbsle	r2, r7, r0, lsl #22
   243e4:	ldrdcc	pc, [ip, -r3]!
   243e8:	blmi	1ac8ff0 <tcgetattr@plt+0x1ac4f20>
   243ec:	stmdage	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   243f0:	tstcs	r1, fp, lsl #4
   243f4:			; <UNDEFINED> instruction: 0xf7df4681
   243f8:	strb	lr, [pc, -r2, lsl #26]!
   243fc:	ldcne	8, cr7, [r8], {157}	; 0x9d
   24400:			; <UNDEFINED> instruction: 0xf47f2d00
   24404:	bls	150098 <tcgetattr@plt+0x14bfc8>
   24408:	blmi	17ec410 <tcgetattr@plt+0x17e8340>
   2440c:	ldmpl	r3, {r1, r5, r6, r8, fp, lr}^
   24410:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   24414:	stc2l	7, cr15, [r4, #904]	; 0x388
   24418:	andcs	lr, r9, #128, 14	; 0x2000000
   2441c:	smladx	r9, r2, r0, r7
   24420:	eorsvc	r2, r2, sp, lsl #4
   24424:			; <UNDEFINED> instruction: 0xf7f9e706
   24428:	strmi	pc, [r1], r5, lsl #23
   2442c:			; <UNDEFINED> instruction: 0xf1b97025
   24430:			; <UNDEFINED> instruction: 0xf47f0f00
   24434:			; <UNDEFINED> instruction: 0xf898af54
   24438:	strbmi	r0, [r3], -r0
   2443c:	stmdbls	r7, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
   24440:			; <UNDEFINED> instruction: 0xf7df4648
   24444:	stmiblt	r8!, {r3, r6, r9, fp, sp, lr, pc}
   24448:	bls	137188 <tcgetattr@plt+0x1330b8>
   2444c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   24450:	suble	r2, lr, r0, lsl #22
   24454:	teqcc	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   24458:	blmi	1449060 <tcgetattr@plt+0x1444f90>
   2445c:			; <UNDEFINED> instruction: 0xe7c6447b
   24460:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
   24464:	str	r4, [r0, -r3, ror #12]!
   24468:	ldr	r4, [lr, -r3, ror #12]
   2446c:	teqls	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   24470:			; <UNDEFINED> instruction: 0xe73344f9
   24474:	strbmi	r9, [r8], -r8, lsl #18
   24478:	b	b623fc <tcgetattr@plt+0xb5e32c>
   2447c:	stmdbmi	r9, {r3, r5, r6, r8, r9, ip, sp, pc}^
   24480:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   24484:	b	9e2408 <tcgetattr@plt+0x9de338>
   24488:	suble	r2, r2, r0, lsl #16
   2448c:	strbmi	r4, [r8], -r6, asr #18
   24490:			; <UNDEFINED> instruction: 0xf7df4479
   24494:	stmdacs	r0, {r5, r9, fp, sp, lr, pc}
   24498:	blmi	11589f0 <tcgetattr@plt+0x1154920>
   2449c:	bls	12c95c <tcgetattr@plt+0x12888c>
   244a0:			; <UNDEFINED> instruction: 0xf8d358d3
   244a4:	strbmi	r9, [r8], -r0
   244a8:	stcl	7, cr15, [sl], #-892	; 0xfffffc84
   244ac:			; <UNDEFINED> instruction: 0xf43f2800
   244b0:			; <UNDEFINED> instruction: 0xf100af15
   244b4:	ldr	r0, [r1, -r1, lsl #18]
   244b8:	tstcs	r4, sp, lsr sl
   244bc:			; <UNDEFINED> instruction: 0xf04f3301
   244c0:	ldrbtmi	r0, [sl], #-2561	; 0xfffff5ff
   244c4:	andcs	pc, r0, fp, asr #17
   244c8:			; <UNDEFINED> instruction: 0xf8429a03
   244cc:	strb	r1, [sl], -r4, lsl #24
   244d0:	ldrt	r4, [pc], -fp, asr #12
   244d4:	mvnscc	pc, #79	; 0x4f
   244d8:			; <UNDEFINED> instruction: 0xf7dfe786
   244dc:	blmi	d9f5ac <tcgetattr@plt+0xd9b4dc>
   244e0:	tstcs	r1, fp, lsl #4
   244e4:	andls	r4, r0, fp, ror r4
   244e8:	strmi	sl, [r1], sl, lsl #16
   244ec:	stc	7, cr15, [r6], {223}	; 0xdf
   244f0:			; <UNDEFINED> instruction: 0xf04fe6f4
   244f4:			; <UNDEFINED> instruction: 0xe7af33ff
   244f8:	strmi	r4, [r0], r4, lsl #12
   244fc:	andcs	lr, r0, #223346688	; 0xd500000
   24500:	blls	280570 <tcgetattr@plt+0x27c4a0>
   24504:	eorcs	pc, sl, r3, asr #16
   24508:	stccs	7, cr14, [r7], {10}
   2450c:	svcge	0x0026f67f
   24510:			; <UNDEFINED> instruction: 0xf10de612
   24514:			; <UNDEFINED> instruction: 0xf6400934
   24518:			; <UNDEFINED> instruction: 0x464871ff
   2451c:	stc	7, cr15, [sl], {223}	; 0xdf
   24520:			; <UNDEFINED> instruction: 0xf47f2800
   24524:			; <UNDEFINED> instruction: 0xf8dfaedb
   24528:	ldrbtmi	r9, [r9], #144	; 0x90
   2452c:	stcls	6, cr14, [r4], {214}	; 0xd6
   24530:	bmi	575e24 <tcgetattr@plt+0x571d54>
   24534:	stmdbmi	r1!, {r1, r7, r9, sl, lr}
   24538:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2453c:			; <UNDEFINED> instruction: 0xf7e26812
   24540:	strbt	pc, [sp], pc, lsr #26	; <UNPREDICTABLE>
   24544:			; <UNDEFINED> instruction: 0xf7df4648
   24548:	strmi	lr, [r1], r6, lsl #23
   2454c:	ldrmi	lr, [r0], -lr, ror #14
   24550:	blmi	375fa0 <tcgetattr@plt+0x371ed0>
   24554:	ldmdbmi	sl, {r2, r9, fp, ip, pc}
   24558:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   2455c:			; <UNDEFINED> instruction: 0xf7e2681a
   24560:			; <UNDEFINED> instruction: 0xe6ddfd1f
   24564:	b	feae24e8 <tcgetattr@plt+0xfeade418>
   24568:	strdeq	r4, [r3], -ip
   2456c:	andeq	r0, r0, r0, asr #6
   24570:	ldrdeq	r4, [r3], -r2
   24574:	andeq	ip, r1, sl, lsr r4
   24578:	andeq	ip, r1, r8, ror #8
   2457c:	andeq	ip, r1, r6, asr r4
   24580:	andeq	r0, r2, lr, ror r3
   24584:	andeq	r0, r0, r8, ror #6
   24588:	andeq	r0, r0, r8, lsr #6
   2458c:	andeq	r0, r2, r8, lsl #2
   24590:	andeq	r4, r3, sl, lsl r7
   24594:	andeq	sp, r1, ip, lsr #3
   24598:	andeq	pc, r1, ip, ror #31
   2459c:	andeq	sp, r1, ip, lsr r1
   245a0:	ldrdeq	sp, [r1], -r8
   245a4:	muleq	r1, r6, pc	; <UNPREDICTABLE>
   245a8:	andeq	ip, r1, r4, lsr r0
   245ac:	andeq	r0, r0, r8, lsl #7
   245b0:	andeq	pc, r1, sl, lsl pc	; <UNPREDICTABLE>
   245b4:	strheq	sp, [r1], -r4
   245b8:	muleq	r1, lr, r0
   245bc:	andeq	pc, r1, lr, lsl #30
   245c0:	andeq	pc, r1, sl, lsl #29
   245c4:	strdlt	fp, [r3], r0
   245c8:	ldrbtmi	r4, [ip], #-3114	; 0xfffff3d6
   245cc:	stmib	r0, {r3, r4, r8, ip, sp, pc}^
   245d0:	andlt	r1, r3, r2, lsl r2
   245d4:	blmi	a53d9c <tcgetattr@plt+0xa4fccc>
   245d8:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
   245dc:	suble	r2, r1, r0, lsl #22
   245e0:	stmiapl	r7!, {r1, r2, r5, r8, r9, fp, lr}^
   245e4:	blcs	3e6d8 <tcgetattr@plt+0x3a608>
   245e8:	blmi	99aeb4 <tcgetattr@plt+0x996de4>
   245ec:	ldmdavs	r3!, {r1, r2, r5, r6, r7, fp, ip, lr}
   245f0:	svclt	0x00b82b00
   245f4:	ble	7be6a8 <tcgetattr@plt+0x7ba5d8>
   245f8:	eorsvs	r6, r2, r9, lsr r0
   245fc:	rscle	r2, r8, r0, lsl #22
   24600:	ble	32ea08 <tcgetattr@plt+0x32a938>
   24604:	blle	ff92ee0c <tcgetattr@plt+0xff92ad3c>
   24608:	stmiapl	r4!, {r1, r2, r3, r4, r8, r9, fp, lr}^
   2460c:	andne	lr, r2, r4, lsl #22
   24610:	ldc2	7, cr15, [lr], #-1016	; 0xfffffc08
   24614:	rsbcs	r6, lr, #3342336	; 0x330000
   24618:	rscpl	r0, r2, fp, lsl r1
   2461c:	blmi	69e588 <tcgetattr@plt+0x69a4b8>
   24620:	bl	17a9bc <tcgetattr@plt+0x1768ec>
   24624:			; <UNDEFINED> instruction: 0xf7fe1001
   24628:	ldmdavs	fp!, {r0, r1, r4, r5, sl, fp, ip, sp, lr, pc}
   2462c:	ldmdavs	r2!, {r1, r3, r4, r5, r6, r8, sp}
   24630:	rscpl	r0, r9, fp, lsl r1
   24634:	ldmdami	r3, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   24638:	andne	lr, r0, #3358720	; 0x334000
   2463c:	bl	3a6c4 <tcgetattr@plt+0x365f4>
   24640:			; <UNDEFINED> instruction: 0xf7fe1003
   24644:	stmdavs	fp!, {r0, r2, r5, sl, fp, ip, sp, lr, pc}
   24648:	andne	lr, r0, #3620864	; 0x374000
   2464c:	stmdami	sp, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   24650:	andne	lr, r0, #3358720	; 0x334000
   24654:	bl	3a6dc <tcgetattr@plt+0x3660c>
   24658:			; <UNDEFINED> instruction: 0xf7fe1003
   2465c:	ldmib	sp, {r0, r3, r4, sl, fp, ip, sp, lr, pc}^
   24660:	strb	r1, [r2, r0, lsl #4]
   24664:	blmi	1b6680 <tcgetattr@plt+0x1b25b0>
   24668:	andvs	r5, r1, r0, lsr #16
   2466c:	andsvs	r5, sl, r3, ror #17
   24670:	svclt	0x0000e7af
   24674:	andeq	r4, r3, sl, ror r4
   24678:	muleq	r0, r0, r3
   2467c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   24680:	andeq	r0, r0, ip, asr r5
   24684:	andeq	r0, r0, r4, ror #6
   24688:	stmdavs	r1, {r1, r3, r9, sl, lr}^
   2468c:	tstlt	r3, fp, lsl #16
   24690:			; <UNDEFINED> instruction: 0xf7fe6800
   24694:	ldmdavs	r1, {r0, r1, r2, r6, r7, sl, fp, ip, sp, pc}
   24698:			; <UNDEFINED> instruction: 0xf0814618
   2469c:	andsvs	r0, r1, r1, lsl #2
   246a0:	svclt	0x00004770
   246a4:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}^
   246a8:	stmdavs	fp!, {r1, r4, r9, fp, lr}
   246ac:	cmnlt	r3, sl, ror r4
   246b0:	stmdavs	r9!, {r2, r3, r9, sl, lr}^
   246b4:	stmdavs	r0!, {r0, r3, r4, r6, r8, fp, ip, sp, pc}
   246b8:			; <UNDEFINED> instruction: 0xf7dfb110
   246bc:	stmdavs	fp!, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   246c0:			; <UNDEFINED> instruction: 0xf7ee4618
   246c4:	strmi	pc, [r3], -pc, asr #20
   246c8:	eorvs	r2, r3, r0
   246cc:	stmdavs	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   246d0:	stmdbmi	r9, {r2, r3, r8, r9, sp}
   246d4:	stcmi	0, cr2, [r9], {-0}
   246d8:	vqrdmulh.s<illegal width 8>	d15, d5, d3
   246dc:	ldmdapl	r2, {r2, r4, r8, fp, ip, lr}^
   246e0:	ldmdavs	r2, {r0, r1, r2, r8, fp, lr}
   246e4:	stmiapl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
   246e8:	mrrc2	7, 14, pc, sl, cr2	; <UNPREDICTABLE>
   246ec:	rscscc	pc, pc, pc, asr #32
   246f0:	svclt	0x0000bd38
   246f4:	muleq	r3, r8, r3
   246f8:	andeq	r0, r0, r8, lsr #6
   246fc:	andeq	r0, r0, r0, lsr #8
   24700:	andeq	pc, r1, ip, ror sp	; <UNPREDICTABLE>
   24704:	ldrblt	r6, [r8, #2114]!	; 0x842
   24708:	svcmi	0x001c6814
   2470c:	tstlt	ip, #2130706432	; 0x7f000000
   24710:	movwlt	r7, #47139	; 0xb823
   24714:			; <UNDEFINED> instruction: 0x260a6852
   24718:	ands	fp, sp, sl, lsl r1
   2471c:	svccc	0x0001f814
   24720:	blcc	c50e14 <tcgetattr@plt+0xc4cd44>
   24724:	sfmcs	f3, 1, [r9, #-884]	; 0xfffffc8c
   24728:	andcc	pc, r2, #6144	; 0x1800
   2472c:	stmdavs	r4, {r1, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
   24730:	ldmdbmi	r3, {r2, r3, r8, r9, sp}
   24734:	bmi	4ec73c <tcgetattr@plt+0x4e866c>
   24738:	vqrdmulh.s<illegal width 8>	d15, d4, d3
   2473c:	ldmpl	sl!, {r2, r3, r4, r5, r6, fp, ip, lr}
   24740:	ldmdavs	r2, {r0, r4, r8, fp, lr}
   24744:	stmiapl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
   24748:	stc2	7, cr15, [sl], #-904	; 0xfffffc78
   2474c:	rscscc	pc, pc, pc, asr #32
   24750:			; <UNDEFINED> instruction: 0x4618bdf8
   24754:	ldcllt	0, cr6, [r8, #40]!	; 0x28
   24758:	movwcs	r6, #51204	; 0xc804
   2475c:	andcs	r4, r0, r8, lsl #18
   24760:	blx	f6f8a <tcgetattr@plt+0xf2eba>
   24764:	ldmdapl	ip!, {r2, r8, r9, ip, sp, lr, pc}^
   24768:	stmdbmi	r8, {r1, r3, r4, r5, r7, fp, ip, lr}
   2476c:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
   24770:			; <UNDEFINED> instruction: 0xf7e258e3
   24774:			; <UNDEFINED> instruction: 0xf04ffc15
   24778:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   2477c:	andeq	r4, r3, r8, lsr r3
   24780:	andeq	r0, r0, r0, lsr #8
   24784:	andeq	r0, r0, r8, lsr #6
   24788:	andeq	pc, r1, ip, lsr sp	; <UNPREDICTABLE>
   2478c:	andeq	pc, r1, r2, lsr #21
   24790:	stmdavc	r3, {r4, r5, r6, r8, sl, ip, sp, pc}
   24794:	ldrbtmi	r4, [lr], #-3600	; 0xfffff1f0
   24798:			; <UNDEFINED> instruction: 0x4604b193
   2479c:	strcs	r2, [sl, #-512]	; 0xfffffe00
   247a0:			; <UNDEFINED> instruction: 0xf814e002
   247a4:	cmnlt	r3, r1, lsl #30
   247a8:	sbcslt	r3, r9, #48, 22	; 0xc000
   247ac:	blx	16ebda <tcgetattr@plt+0x16ab0a>
   247b0:	ldmible	r6!, {r1, r9, ip, sp}^
   247b4:			; <UNDEFINED> instruction: 0xff56f7fd
   247b8:	svcvs	0x0042b150
   247bc:	ldcllt	6, cr4, [r0, #-64]!	; 0xffffffc0
   247c0:	blmi	1b6030 <tcgetattr@plt+0x1b1f60>
   247c4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   247c8:	lfmle	f4, 2, [r3, #588]!	; 0x24c
   247cc:	ldcllt	6, cr4, [r0, #-64]!	; 0xffffffc0
   247d0:	rscscc	pc, pc, #79	; 0x4f
   247d4:	svclt	0x0000e7f2
   247d8:	andeq	r4, r3, lr, lsr #5
   247dc:	andeq	r0, r0, r8, asr #5
   247e0:	mvnsmi	lr, sp, lsr #18
   247e4:	teqcs	sl, sp, lsl #12
   247e8:			; <UNDEFINED> instruction: 0x46984616
   247ec:			; <UNDEFINED> instruction: 0xf7df4604
   247f0:			; <UNDEFINED> instruction: 0x4607e97e
   247f4:	stfnep	f3, [r1], {200}	; 0xc8
   247f8:	strbmi	r4, [r6], #-1584	; 0xfffff9d0
   247fc:	rscscc	pc, pc, #8, 2
   24800:	bl	c62784 <tcgetattr@plt+0xc5e6b4>
   24804:			; <UNDEFINED> instruction: 0xf8062300
   24808:	eorsvc	r3, fp, r1, lsl #24
   2480c:			; <UNDEFINED> instruction: 0xf1057823
   24810:	stmdblt	fp!, {r4, r5, r8}
   24814:	addsmi	lr, r9, #11
   24818:			; <UNDEFINED> instruction: 0xf814db04
   2481c:	teqlt	r3, r1, lsl #30
   24820:	ldmle	r8!, {r0, r1, r2, r3, r5, r8, r9, fp, sp}^
   24824:	ldmfd	sp!, {sp}
   24828:	ldrshtvc	r8, [r0], -r0
   2482c:	andcs	lr, r1, lr, ror #15
   24830:	ldrhhi	lr, [r0, #141]!	; 0x8d
   24834:			; <UNDEFINED> instruction: 0x4604b5f8
   24838:	blmi	4b8084 <tcgetattr@plt+0x4b3fb4>
   2483c:	ldmpl	r5!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   24840:	biclt	r6, fp, fp, lsr #16
   24844:	ldrsbeq	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   24848:	bvs	10f60d4 <tcgetattr@plt+0x10f2004>
   2484c:	ldmibvs	pc, {r0, r1, r3, r4, r6, r9, fp, sp, lr}^	; <UNPREDICTABLE>
   24850:			; <UNDEFINED> instruction: 0xf934f01a
   24854:			; <UNDEFINED> instruction: 0x4638b11f
   24858:			; <UNDEFINED> instruction: 0xf7e72175
   2485c:			; <UNDEFINED> instruction: 0xb11cfb91
   24860:	cmncs	r5, r0, lsr #12
   24864:	blx	fe36280a <tcgetattr@plt+0xfe35e73a>
   24868:	blmi	1fe918 <tcgetattr@plt+0x1fa848>
   2486c:	ldrsbcs	pc, [r4], #130	; 0x82	; <UNPREDICTABLE>
   24870:	bvs	14bac44 <tcgetattr@plt+0x14b6b74>
   24874:	ldcllt	0, cr6, [r8, #104]!	; 0x68
   24878:	ldmpl	r3!, {r2, r8, r9, fp, lr}^
   2487c:	ldcllt	0, cr6, [r8, #96]!	; 0x60
   24880:	andeq	r4, r3, r8, lsl #4
   24884:	andeq	r0, r0, r8, ror #6
   24888:	andeq	r0, r0, r8, asr r3
   2488c:	andeq	r0, r0, ip, ror #6
   24890:	cfstr32mi	mvfx11, [r6, #-992]!	; 0xfffffc20
   24894:	ldrbtmi	r4, [sp], #-2854	; 0xfffff4da
   24898:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
   2489c:	suble	r2, r4, r0, lsl #22
   248a0:	ldrdcs	pc, [r8, #131]	; 0x83
   248a4:	bcs	360bc <tcgetattr@plt+0x31fec>
   248a8:			; <UNDEFINED> instruction: 0xf8d3d134
   248ac:	bvs	1630c04 <tcgetattr@plt+0x162cb34>
   248b0:	stc2	7, cr15, [r4, #-952]!	; 0xfffffc48
   248b4:	ldmdavs	r3!, {r5, r6, r7, r8, fp, ip, sp, pc}
   248b8:			; <UNDEFINED> instruction: 0xf8d34a1e
   248bc:	stmiapl	sl!, {r2, r3, r5, r6, r7}
   248c0:	cmplt	r0, r0, lsl r0
   248c4:	eorpl	pc, r5, #0, 10
   248c8:	ldmdblt	r1!, {r0, r4, fp, sp, lr}^
   248cc:	eorsne	pc, r0, #69206016	; 0x4200000
   248d0:	addpl	r2, r1, r0, lsl #2
   248d4:			; <UNDEFINED> instruction: 0xf7e72166
   248d8:	blmi	62362c <tcgetattr@plt+0x61f55c>
   248dc:	svcvs	0x00d8447b
   248e0:	pop	{r5, sl, lr}
   248e4:			; <UNDEFINED> instruction: 0xf01040f8
   248e8:	tstcs	r1, r5, asr #30
   248ec:			; <UNDEFINED> instruction: 0xe7ed6011
   248f0:			; <UNDEFINED> instruction: 0xf8d36833
   248f4:	ldmib	r0, {r2, r4, r6, r7}^
   248f8:			; <UNDEFINED> instruction: 0xf8d07c22
   248fc:			; <UNDEFINED> instruction: 0xf8d01090
   24900:	bvs	102cb58 <tcgetattr@plt+0x1028a88>
   24904:	bl	feb2b254 <tcgetattr@plt+0xfeb27184>
   24908:	andcc	r0, r1, #-1073741823	; 0xc0000001
   2490c:			; <UNDEFINED> instruction: 0xf7ee3101
   24910:	ldrb	pc, [r0, fp, lsl #26]	; <UNPREDICTABLE>
   24914:	andcs	r4, r0, r9, lsl #20
   24918:	ldrbtmi	r4, [sl], #-2313	; 0xfffff6f7
   2491c:			; <UNDEFINED> instruction: 0xf7e24479
   24920:			; <UNDEFINED> instruction: 0xf00efb3f
   24924:	ldmdavs	r3!, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   24928:	ldcllt	7, cr14, [r8, #764]!	; 0x2fc
   2492c:	andeq	r4, r3, lr, lsr #3
   24930:	andeq	r0, r0, r8, ror #6
   24934:	andeq	r0, r0, ip, ror #6
   24938:	andeq	ip, r3, ip, lsr r6
   2493c:	andeq	pc, r1, r6, ror #16
   24940:	andeq	sp, r1, r8, lsr #30
   24944:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
   24948:	bmi	711554 <tcgetattr@plt+0x70d484>
   2494c:	ldmpl	ip, {r4, r8, sl, ip, sp, pc}
   24950:			; <UNDEFINED> instruction: 0xb1a36823
   24954:	tstle	r2, r1, lsl #18
   24958:	blcs	b8296c <tcgetattr@plt+0xb7e89c>
   2495c:			; <UNDEFINED> instruction: 0xf01bd020
   24960:	msrlt	SPSR_f, r7, lsl r8
   24964:			; <UNDEFINED> instruction: 0xf8d16821
   24968:	addmi	r2, r2, #216	; 0xd8
   2496c:	tstcc	r8, pc
   24970:			; <UNDEFINED> instruction: 0xf84af01b
   24974:			; <UNDEFINED> instruction: 0x4010e8bd
   24978:			; <UNDEFINED> instruction: 0xf7ff2000
   2497c:	ldclt	15, cr11, [r0, #-548]	; 0xfffffddc
   24980:	pop	{r1, r2, r3, r8, fp, lr}
   24984:	ldrbtmi	r4, [r9], #-16
   24988:	bllt	2e2918 <tcgetattr@plt+0x2de848>
   2498c:	stmdbmi	ip, {r4, r5, r6, r8, r9, sl, lr}
   24990:	ldmdavs	r3, {sp}^
   24994:			; <UNDEFINED> instruction: 0x4010e8bd
   24998:	ldmvs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2499c:	bllt	6292c <tcgetattr@plt+0x5e85c>
   249a0:	strmi	r2, [r8], -r0, lsl #2
   249a4:			; <UNDEFINED> instruction: 0xf830f01b
   249a8:			; <UNDEFINED> instruction: 0x4010e8bd
   249ac:			; <UNDEFINED> instruction: 0xf7ff2000
   249b0:	svclt	0x0000bf6f
   249b4:	strdeq	r4, [r3], -lr
   249b8:	andeq	r0, r0, r8, ror #6
   249bc:	andeq	pc, r1, lr, lsr #22
   249c0:	andeq	pc, r1, ip, lsr #22
   249c4:	svcmi	0x00f0e92d
   249c8:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
   249cc:			; <UNDEFINED> instruction: 0xf0128b02
   249d0:			; <UNDEFINED> instruction: 0xf8df0308
   249d4:			; <UNDEFINED> instruction: 0x4681827c
   249d8:	strdlt	r4, [pc], r8
   249dc:	andls	r9, ip, #-2147483646	; 0x80000002
   249e0:	eorsle	r9, r3, sp, lsl #6
   249e4:	svceq	0x0000f1ba
   249e8:	movwcs	fp, #4030	; 0xfbe
   249ec:	andvc	r4, r3, r7, lsl #12
   249f0:	blls	35b690 <tcgetattr@plt+0x3575c0>
   249f4:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
   249f8:	eorle	r9, pc, r9, lsl #6
   249fc:			; <UNDEFINED> instruction: 0xf10a4b95
   24a00:			; <UNDEFINED> instruction: 0xf8580601
   24a04:	ldmdavs	sl, {r0, r1, ip, sp}
   24a08:	bl	c9630 <tcgetattr@plt+0xc5560>
   24a0c:	eor	r0, fp, r6, lsl #13
   24a10:	subsle	r2, r9, r0, lsl #20
   24a14:	ldrdcs	pc, [ip], #130	; 0x82	; <UNPREDICTABLE>
   24a18:	subsle	r2, r5, r0, lsl #20
   24a1c:	cmpmi	ip, r2, asr #4	; <UNPREDICTABLE>
   24a20:	stmdapl	sl!, {r4, r6, fp, ip, lr}^
   24a24:	umaalle	r4, pc, r0, r2	; <UNPREDICTABLE>
   24a28:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   24a2c:	ldmdavs	sl, {r3, r8, r9, fp, ip, pc}
   24a30:	orreq	lr, r1, r2, lsl #22
   24a34:	stmdale	ip!, {r0, r4, r5, r7, r9, lr}
   24a38:	andcs	r4, r0, #212860928	; 0xcb00000
   24a3c:	andcs	pc, r0, fp, lsl #17
   24a40:	andlt	r4, pc, r8, lsr r6	; <UNPREDICTABLE>
   24a44:	blhi	dfd40 <tcgetattr@plt+0xdbc70>
   24a48:	svchi	0x00f0e8bd
   24a4c:			; <UNDEFINED> instruction: 0xf0139b0c
   24a50:	movwls	r0, #37636	; 0x9304
   24a54:			; <UNDEFINED> instruction: 0xf1bad002
   24a58:	ble	ff3e8660 <tcgetattr@plt+0xff3e4590>
   24a5c:			; <UNDEFINED> instruction: 0xf8584b7d
   24a60:	ldmdavs	lr, {r0, r1, ip, sp}
   24a64:	ldrtmi	r9, [r2], -r8, lsl #6
   24a68:			; <UNDEFINED> instruction: 0xf8584b7b
   24a6c:	movwls	r3, #28675	; 0x7003
   24a70:	bl	beae4 <tcgetattr@plt+0xbaa14>
   24a74:	addsmi	r0, lr, #201326594	; 0xc000002
   24a78:	rschi	pc, r7, r0, lsl #1
   24a7c:			; <UNDEFINED> instruction: 0x464f4b77
   24a80:	andls	pc, ip, sp, asr #17
   24a84:	mcr	4, 0, r4, cr8, cr11, {3}
   24a88:	blls	3332d0 <tcgetattr@plt+0x32f200>
   24a8c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   24a90:	bne	fecc96c4 <tcgetattr@plt+0xfecc55f4>
   24a94:			; <UNDEFINED> instruction: 0xf8569b03
   24a98:	addsne	r5, r2, r4, lsl #22
   24a9c:	svclt	0x000842bb
   24aa0:	svclt	0x00084552
   24aa4:	stccs	6, cr4, [r0, #-316]	; 0xfffffec4
   24aa8:	bmi	1b98da8 <tcgetattr@plt+0x1b94cd8>
   24aac:	andcc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   24ab0:	movwls	r6, #18458	; 0x481a
   24ab4:	blcs	4b6e8 <tcgetattr@plt+0x47618>
   24ab8:			; <UNDEFINED> instruction: 0xb12ad0aa
   24abc:	ldrdcs	pc, [ip], #130	; 0x82	; <UNPREDICTABLE>
   24ac0:	adcsle	r4, r1, sl, lsr #5
   24ac4:			; <UNDEFINED> instruction: 0xd1a92a00
   24ac8:	cmpne	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
   24acc:	andlt	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   24ad0:			; <UNDEFINED> instruction: 0xf7df4658
   24ad4:			; <UNDEFINED> instruction: 0x9c03e948
   24ad8:	andeq	lr, r4, #173056	; 0x2a400
   24adc:			; <UNDEFINED> instruction: 0x46032814
   24ae0:	tstcs	r4, #168, 30	; 0x2a0
   24ae4:	movwls	r4, #25626	; 0x641a
   24ae8:			; <UNDEFINED> instruction: 0xf1a39b0a
   24aec:	addsmi	r0, r1, #-1073741819	; 0xc0000005
   24af0:	blls	29c180 <tcgetattr@plt+0x2980b0>
   24af4:	svclt	0x0028454c
   24af8:			; <UNDEFINED> instruction: 0xf0002b00
   24afc:	strbmi	r8, [ip], -lr, lsl #1
   24b00:			; <UNDEFINED> instruction: 0xf8042220
   24b04:			; <UNDEFINED> instruction: 0xf8892b02
   24b08:	svcvs	0x006a2001
   24b0c:			; <UNDEFINED> instruction: 0x46114552
   24b10:	stmdals	r9, {r1, r2, r3, r4, r5, r6, ip, lr, pc}
   24b14:	bicsvc	lr, sl, #323584	; 0x4f000
   24b18:	svclt	0x00082800
   24b1c:	strmi	r2, [sl, #769]	; 0x301
   24b20:			; <UNDEFINED> instruction: 0xf043bfb8
   24b24:	orrlt	r0, r3, r1, lsl #6
   24b28:	msrpl	CPSR_sc, #20971520	; 0x1400000
   24b2c:	blcs	feba0 <tcgetattr@plt+0xfaad0>
   24b30:			; <UNDEFINED> instruction: 0xf642d04c
   24b34:	stmiapl	fp!, {r4, r5, r8, r9, ip}^
   24b38:	blcs	73744 <tcgetattr@plt+0x6f674>
   24b3c:			; <UNDEFINED> instruction: 0xf642d953
   24b40:	stmiapl	fp!, {r3, r6, r8, r9, ip}^
   24b44:	blcs	73754 <tcgetattr@plt+0x6f684>
   24b48:			; <UNDEFINED> instruction: 0xf04fd95a
   24b4c:	movwls	r3, #21503	; 0x53ff
   24b50:	bcc	4603b8 <tcgetattr@plt+0x45c2e8>
   24b54:	andls	r2, r0, #1073741824	; 0x40000000
   24b58:			; <UNDEFINED> instruction: 0xf04f4620
   24b5c:			; <UNDEFINED> instruction: 0xf7df32ff
   24b60:	strtmi	lr, [r0], -lr, asr #18
   24b64:	ldm	lr!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24b68:	bls	34b780 <tcgetattr@plt+0x3476b0>
   24b6c:			; <UNDEFINED> instruction: 0xf002681b
   24b70:	strtmi	r0, [r0], #-514	; 0xfffffdfe
   24b74:			; <UNDEFINED> instruction: 0xf8d3b33b
   24b78:	adcmi	r1, r9, #236	; 0xec
   24b7c:	ldmdblt	sl!, {r0, r1, r2, r4, r6, ip, lr, pc}^
   24b80:	ldrsbtcc	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   24b84:	svclt	0x000442ab
   24b88:			; <UNDEFINED> instruction: 0xf800232d
   24b8c:	blls	2b3798 <tcgetattr@plt+0x2af6c8>
   24b90:	svclt	0x00dc2b0b
   24b94:	andvc	r2, r3, r0, lsl #6
   24b98:	strtmi	sp, [r9], -r2, lsl #26
   24b9c:	mrc2	7, 4, pc, cr2, cr14, {7}
   24ba0:			; <UNDEFINED> instruction: 0x23209a06
   24ba4:			; <UNDEFINED> instruction: 0xf8004659
   24ba8:	bl	337b4 <tcgetattr@plt+0x2f6e4>
   24bac:			; <UNDEFINED> instruction: 0xf7df0902
   24bb0:	blls	19f120 <tcgetattr@plt+0x19b050>
   24bb4:			; <UNDEFINED> instruction: 0xf43f3301
   24bb8:			; <UNDEFINED> instruction: 0xf04faf37
   24bbc:			; <UNDEFINED> instruction: 0x464831ff
   24bc0:	ldc2l	7, cr15, [lr, #904]	; 0x388
   24bc4:	bcs	5e88c <tcgetattr@plt+0x5a7bc>
   24bc8:	strb	sp, [r9, r1, ror #1]!
   24bcc:			; <UNDEFINED> instruction: 0xf8584b25
   24bd0:	ldmdavs	fp, {r0, r1, ip, sp}^
   24bd4:	movwcc	r9, #4869	; 0x1305
   24bd8:	stmdbls	r5, {r0, r1, r3, r5, r7, ip, lr, pc}
   24bdc:			; <UNDEFINED> instruction: 0xf7e24620
   24be0:	svcvs	0x006afdcf
   24be4:	blmi	81eabc <tcgetattr@plt+0x81a9ec>
   24be8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   24bec:	movwls	r6, #22555	; 0x581b
   24bf0:	mvnsle	r3, r1, lsl #6
   24bf4:	movtne	pc, #34370	; 0x8642	; <UNPREDICTABLE>
   24bf8:	blcc	bafac <tcgetattr@plt+0xb6edc>
   24bfc:	stmiale	r4!, {r0, r8, r9, fp, sp}
   24c00:			; <UNDEFINED> instruction: 0xf8584b18
   24c04:	ldmvs	fp, {r0, r1, ip, sp}
   24c08:	movwcc	r9, #4869	; 0x1305
   24c0c:	ldr	sp, [pc, r5, ror #3]
   24c10:	ldmiblt	fp!, {r0, r2, r3, r8, r9, fp, ip, pc}
   24c14:			; <UNDEFINED> instruction: 0x46274651
   24c18:	svcvs	0x006ae77b
   24c1c:	svclt	0x00184592
   24c20:	orrle	r4, r1, ip, asr #12
   24c24:	stmdblt	r3!, {r0, r2, r3, r8, r9, fp, ip, pc}^
   24c28:	strbmi	r4, [ip], -pc, asr #12
   24c2c:			; <UNDEFINED> instruction: 0x232ae77c
   24c30:	blcc	a2c38 <tcgetattr@plt+0x9eb68>
   24c34:			; <UNDEFINED> instruction: 0xd1b32a00
   24c38:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
   24c3c:	orrsle	r2, pc, r0, lsl #22
   24c40:	strbmi	lr, [ip], -r5, lsr #15
   24c44:	strtmi	r4, [r3], r7, lsr #12
   24c48:			; <UNDEFINED> instruction: 0x464fe6f7
   24c4c:	ldrbt	r4, [r4], fp, asr #13
   24c50:	andeq	r4, r3, ip, rrx
   24c54:	andeq	r0, r0, r4, lsl #9
   24c58:	andeq	r0, r0, r8, asr #5
   24c5c:	andeq	ip, r1, r4, lsl fp
   24c60:	andeq	r0, r0, r8, ror #6
   24c64:	andeq	r0, r0, r4, lsr #10
   24c68:	svclt	0x00182a00
   24c6c:	vstrle.16	s4, [r2, #-22]	; 0xffffffea	; <UNPREDICTABLE>
   24c70:			; <UNDEFINED> instruction: 0xf7fe4611
   24c74:	andcs	fp, r0, #624	; 0x270
   24c78:	ldrbmi	r7, [r0, -r2]!
   24c7c:	push	{r0, r1, r2, r3, r5, r8, r9, fp, lr}
   24c80:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   24c84:	strmi	r4, [fp], lr, lsr #28
   24c88:	addlt	r4, r3, lr, lsr #26
   24c8c:			; <UNDEFINED> instruction: 0xf8534681
   24c90:	ldmdbpl	sp, {r1, r2, pc}^
   24c94:	ldrdne	pc, [r0], -r8
   24c98:	eorvs	r6, r9, pc, lsr #16
   24c9c:	suble	r2, fp, r0, lsl #18
   24ca0:			; <UNDEFINED> instruction: 0x46064614
   24ca4:	stmdavs	sl, {r0, r1, r2, r3, r4, r8, ip, sp, pc}^
   24ca8:	addsmi	r6, sl, #8060928	; 0x7b0000
   24cac:			; <UNDEFINED> instruction: 0xf8d1d01b
   24cb0:	ldmdblt	r3, {r4, r6, r7, ip, sp}
   24cb4:	ldmdavs	fp, {r0, r1, r2, r4, sp, lr, pc}
   24cb8:	bvs	16d136c <tcgetattr@plt+0x16cd29c>
   24cbc:	ldmibvs	r2, {r1, r4, r6, r9, fp, sp, lr}^
   24cc0:	mvnsle	r4, r2, lsr #5
   24cc4:	ldrdcc	pc, [r0], -r8
   24cc8:	addsmi	fp, r9, #-1073741774	; 0xc0000032
   24ccc:	stmdavs	r8, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   24cd0:	ands	sp, r4, r4, lsl #2
   24cd4:	orrslt	r6, r3, fp, lsl r8
   24cd8:	mulsle	r0, r9, r2
   24cdc:	addsmi	r6, r0, #5898240	; 0x5a0000
   24ce0:	addsmi	sp, r9, #248, 2	; 0x3e
   24ce4:	stmdavs	fp!, {r0, r1, r3, ip, lr, pc}
   24ce8:	eorvs	r6, r9, r9, lsl r8
   24cec:	bicsle	r2, r9, r0, lsl #18
   24cf0:	ldrtmi	r2, [r0], -r0, lsl #6
   24cf4:	eorvs	r7, pc, r3, lsr r0	; <UNPREDICTABLE>
   24cf8:	pop	{r0, r1, ip, sp, pc}
   24cfc:	ldrmi	r8, [r1, #4080]!	; 0xff0
   24d00:			; <UNDEFINED> instruction: 0xf1bbbf18
   24d04:	svclt	0x00c20f01
   24d08:	blcc	2113c <tcgetattr@plt+0x1d06c>
   24d0c:			; <UNDEFINED> instruction: 0xf806232c
   24d10:	stmdavs	fp!, {r0, r8, r9, fp, ip, sp}
   24d14:	tstcc	r4, r9, asr r8
   24d18:	strmi	r9, [r8], -r1, lsl #2
   24d1c:	stmda	r2!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24d20:	strmi	r4, [r2], r3, lsl #11
   24d24:	mcrrne	13, 14, sp, r2, cr4
   24d28:	ldrtmi	r9, [r0], -r1, lsl #18
   24d2c:	bleq	2dfbe0 <tcgetattr@plt+0x2dbb10>
   24d30:	mrc	7, 2, APSR_nzcv, cr14, cr14, {6}
   24d34:			; <UNDEFINED> instruction: 0xe7d64456
   24d38:	ldrb	r4, [r9, r6, lsl #12]
   24d3c:	andeq	r3, r3, r2, asr #27
   24d40:	andeq	r0, r0, ip, ror r5
   24d44:	andeq	r0, r0, r8, ror #6
   24d48:	bmi	b371fc <tcgetattr@plt+0xb3312c>
   24d4c:	blmi	b35f38 <tcgetattr@plt+0xb31e68>
   24d50:			; <UNDEFINED> instruction: 0xf5adb570
   24d54:	stmpl	sl, {r0, r7, r8, sl, fp, sp, lr}
   24d58:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   24d5c:	strcs	pc, [r4], #-2253	; 0xfffff733
   24d60:	andeq	pc, r0, #79	; 0x4f
   24d64:	ldmpl	ip, {r0, r1, r2, r5, r9, fp, lr}
   24d68:	rscscc	pc, pc, #160, 2	; 0x28
   24d6c:			; <UNDEFINED> instruction: 0xf282fab2
   24d70:	ldmdbeq	r2, {r0, r1, r5, fp, sp, lr}^
   24d74:	svclt	0x00082b00
   24d78:	bllt	fe6ad580 <tcgetattr@plt+0xfe6a94b0>
   24d7c:	strmi	sl, [r3], -r1, lsl #26
   24d80:	vst1.8	{d18-d21}, [pc], r0
   24d84:	strtmi	r6, [r8], -r0, lsl #3
   24d88:	mrc2	7, 0, pc, cr12, cr15, {7}
   24d8c:	strmi	r6, [r4], -r6, lsr #16
   24d90:	strtmi	fp, [r8], -r6, ror #2
   24d94:	svc	0x00e6f7de
   24d98:	ldrdne	pc, [ip, -r6]!
   24d9c:	bl	6bb30 <tcgetattr@plt+0x67a60>
   24da0:	bl	fed028ec <tcgetattr@plt+0xfecfe81c>
   24da4:	b	13e8b44 <tcgetattr@plt+0x13e4a74>
   24da8:	lfmle	f0, 4, [r1], {102}	; 0x66
   24dac:	ldmdbmi	r6, {r1, r3, r5, r9, sl, lr}
   24db0:	ldrbtmi	r2, [r9], #-0
   24db4:			; <UNDEFINED> instruction: 0xf8f4f7e2
   24db8:	blmi	437610 <tcgetattr@plt+0x433540>
   24dbc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24dc0:			; <UNDEFINED> instruction: 0xf8dd681a
   24dc4:	subsmi	r3, sl, r4, lsl #8
   24dc8:			; <UNDEFINED> instruction: 0xf50dd114
   24dcc:	ldcllt	13, cr6, [r0, #-516]!	; 0xfffffdfc
   24dd0:	bne	fe8b5e78 <tcgetattr@plt+0xfe8b1da8>
   24dd4:	addsmi	r1, r9, #536576	; 0x83000
   24dd8:	bne	10dc584 <tcgetattr@plt+0x10d84b4>
   24ddc:	svclt	0x003842aa
   24de0:	strb	r4, [r4, sl, lsr #12]!
   24de4:	ldrdcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   24de8:	rscscc	pc, pc, pc, asr #32
   24dec:	sbcle	r2, r5, r0, lsl #22
   24df0:			; <UNDEFINED> instruction: 0xe7c36f58
   24df4:	mcr	7, 3, pc, cr2, cr14, {6}	; <UNPREDICTABLE>
   24df8:	strdeq	r3, [r3], -r8
   24dfc:	andeq	r0, r0, r0, asr #6
   24e00:	andeq	r3, r3, ip, ror #25
   24e04:	andeq	r0, r0, r8, ror #6
   24e08:	muleq	r1, r2, sl
   24e0c:	andeq	r3, r3, r8, lsl #25
   24e10:	cfrshl64ne	mvdx2, mvdx0, fp
   24e14:	ldrbtmi	r4, [ip], #-3108	; 0xfffff3dc
   24e18:	blmi	95bab8 <tcgetattr@plt+0x9579e8>
   24e1c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   24e20:	sfmle	f4, 4, [r1, #-588]!	; 0xfffffdb4
   24e24:	stmiapl	r3!, {r1, r5, r8, r9, fp, lr}^
   24e28:			; <UNDEFINED> instruction: 0xf853681b
   24e2c:	stccs	0, cr5, [r0, #-136]	; 0xffffff78
   24e30:	blmi	858f10 <tcgetattr@plt+0x854e40>
   24e34:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   24e38:			; <UNDEFINED> instruction: 0xf8d3b1e3
   24e3c:	addmi	r1, sp, #236	; 0xec
   24e40:	ldmdavs	r8, {r2, r5, ip, lr, pc}^
   24e44:	tstcs	r2, sl, lsr #12
   24e48:			; <UNDEFINED> instruction: 0xf93af013
   24e4c:			; <UNDEFINED> instruction: 0x4628b9b0
   24e50:	ldc2l	7, cr15, [r0], #1020	; 0x3fc
   24e54:			; <UNDEFINED> instruction: 0xf6424b18
   24e58:	stmiapl	r3!, {r0, r2, r3, r6, r9, ip}^
   24e5c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   24e60:	ldcpl	8, cr6, [r8], {27}
   24e64:	ldclt	7, cr15, [r4, #-1020]	; 0xfffffc04
   24e68:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   24e6c:	rscscc	pc, pc, pc, asr #32
   24e70:	svclt	0x006af7ff
   24e74:	stmiapl	r3!, {r4, r8, r9, fp, lr}^
   24e78:	ldcllt	0, cr6, [r0, #-116]!	; 0xffffff8c
   24e7c:	andcs	r4, r0, pc, lsl #18
   24e80:	ldrbtmi	r6, [r9], #-3946	; 0xfffff096
   24e84:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   24e88:	stmlt	sl, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24e8c:	vmla.i8	d20, d2, d12
   24e90:	stmiapl	fp!, {r4, r6, r8, r9, ip}^
   24e94:	ldmfd	sp!, {sp}
   24e98:	ldrbtmi	r4, [r9], #-112	; 0xffffff90
   24e9c:	stmlt	r0, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24ea0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   24ea4:	svclt	0x0050f7ff
   24ea8:	andeq	r3, r3, lr, lsr #24
   24eac:	andeq	r0, r0, r8, asr #5
   24eb0:	andeq	r0, r0, r4, lsl #9
   24eb4:	andeq	r0, r0, r8, ror #6
   24eb8:	andeq	r0, r0, ip, ror #6
   24ebc:	andeq	pc, r1, r6, ror r6	; <UNPREDICTABLE>
   24ec0:	andeq	pc, r1, r6, asr #12
   24ec4:	blmi	3d22ec <tcgetattr@plt+0x3ce21c>
   24ec8:	orrlt	r4, r1, fp, ror r4
   24ecc:	ldmpl	fp, {r0, r2, r3, r9, fp, lr}
   24ed0:	cmnlt	r3, fp, lsl r8
   24ed4:	tstle	r2, r1, lsl #18
   24ed8:	blcs	b82eec <tcgetattr@plt+0xb7ee1c>
   24edc:			; <UNDEFINED> instruction: 0xf7ffd008
   24ee0:	stmdacs	r0, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}
   24ee4:	pop	{r0, r1, r8, r9, fp, ip, lr, pc}
   24ee8:			; <UNDEFINED> instruction: 0xf7ff4008
   24eec:	stclt	15, cr11, [r8, #-580]	; 0xfffffdbc
   24ef0:			; <UNDEFINED> instruction: 0xf7ff2000
   24ef4:	pop	{r0, r1, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   24ef8:	andcs	r4, r0, r8
   24efc:	stcllt	7, cr15, [r8], {255}	; 0xff
   24f00:	andeq	r3, r3, ip, ror fp
   24f04:	andeq	r0, r0, r8, ror #6
   24f08:	blmi	fe377940 <tcgetattr@plt+0xfe373870>
   24f0c:	push	{r1, r3, r4, r5, r6, sl, lr}
   24f10:			; <UNDEFINED> instruction: 0xb09f4ff0
   24f14:			; <UNDEFINED> instruction: 0xf10d58d3
   24f18:			; <UNDEFINED> instruction: 0xf8df0904
   24f1c:	strmi	r8, [ip], -r8, lsr #4
   24f20:	tstls	sp, #1769472	; 0x1b0000
   24f24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24f28:	ldrbtmi	r4, [r8], #2951	; 0xb87
   24f2c:	subscs	r4, ip, #7340032	; 0x700000
   24f30:			; <UNDEFINED> instruction: 0xf8584648
   24f34:			; <UNDEFINED> instruction: 0xf7de1003
   24f38:	stccs	13, cr14, [r0], {92}	; 0x5c
   24f3c:	adcshi	pc, r3, r0
   24f40:	andge	pc, r8, #14614528	; 0xdf0000
   24f44:	bleq	61088 <tcgetattr@plt+0x5cfb8>
   24f48:	strcs	r6, [r1], -r2, lsr #16
   24f4c:	bcs	3633c <tcgetattr@plt+0x3226c>
   24f50:	adchi	pc, r9, r0
   24f54:	blcs	b82fa8 <tcgetattr@plt+0xb7eed8>
   24f58:	ldmdavc	r3, {r0, r3, r4, r5, r6, r8, ip, lr, pc}^
   24f5c:	blcs	b6c3f8 <tcgetattr@plt+0xb68328>
   24f60:			; <UNDEFINED> instruction: 0xf1a3d072
   24f64:	stmdbcs	r8!, {r2, r3, r6, r8}
   24f68:	ldm	pc, {r1, r3, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   24f6c:	cmppl	r5, r1	; <UNPREDICTABLE>
   24f70:	ldmdbpl	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
   24f74:	stmdbpl	r5, {r0, r3, r4, r6, r8, fp, ip, lr}^
   24f78:	ldmdbpl	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
   24f7c:	ldmdbpl	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
   24f80:	cmpmi	r9, r9, asr r9
   24f84:	ldmdbpl	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
   24f88:	ldmdbpl	r1!, {r0, r5, r6, r8, fp, ip, lr}
   24f8c:	stmdbpl	r2!, {r0, r3, r4, r6, r8, fp, ip, lr}
   24f90:	ldmdbpl	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
   24f94:	andseq	r5, r5, r9, asr r9
   24f98:	stmdavs	r3!, {r0, r4, r7, fp, ip, sp, lr}^
   24f9c:			; <UNDEFINED> instruction: 0xf0402900
   24fa0:	blcs	45250 <tcgetattr@plt+0x41180>
   24fa4:			; <UNDEFINED> instruction: 0xf104d07f
   24fa8:	stmiavs	r2!, {r3, r8, sl}
   24fac:	strtmi	r9, [ip], -r2, lsl #6
   24fb0:	ldmvc	r3, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   24fb4:	blcs	187f144 <tcgetattr@plt+0x187b074>
   24fb8:	adchi	pc, fp, r0
   24fbc:	addhi	pc, r5, r0, lsl #4
   24fc0:			; <UNDEFINED> instruction: 0xf0002b30
   24fc4:	blcs	c85294 <tcgetattr@plt+0xc811c4>
   24fc8:			; <UNDEFINED> instruction: 0x462cd17b
   24fcc:	ldr	r9, [lr, r9, lsl #12]!
   24fd0:	stmdbcs	r0, {r0, r4, r7, fp, ip, sp, lr}
   24fd4:	addshi	pc, r4, r0, asr #32
   24fd8:	stmdacs	r0, {r5, r6, fp, sp, lr}
   24fdc:	andcs	sp, sl, #99	; 0x63
   24fe0:	streq	pc, [r8, #-260]	; 0xfffffefc
   24fe4:	stc	7, cr15, [lr], {222}	; 0xde
   24fe8:	strtmi	r6, [ip], -r2, lsr #17
   24fec:	str	r9, [lr, sl]!
   24ff0:	strtmi	r6, [ip], -r2, ror #16
   24ff4:	str	r9, [sl, r6, lsl #12]!
   24ff8:	stmdavs	r3!, {r0, r4, r7, fp, ip, sp, lr}^
   24ffc:	cmnle	r5, r0, lsl #18
   25000:	subsle	r2, r0, r0, lsl #22
   25004:	streq	pc, [r8, #-260]	; 0xfffffefc
   25008:	movwls	r6, #22690	; 0x58a2
   2500c:	ldr	r4, [lr, ip, lsr #12]
   25010:	strtmi	r6, [ip], -r2, ror #16
   25014:	ldr	r9, [sl, fp, lsl #12]
   25018:	strtmi	r6, [ip], -r2, ror #16
   2501c:	ldr	r9, [r6, pc, lsl #12]
   25020:			; <UNDEFINED> instruction: 0x4651463a
   25024:			; <UNDEFINED> instruction: 0xf7e12000
   25028:	stmdavs	r2!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   2502c:	str	r4, [lr, ip, lsr #12]
   25030:	stmdavs	r2!, {r0, r1, r4, r7, fp, ip, sp, lr}^
   25034:	rsbsle	r2, r4, r1, ror #22
   25038:	blcs	c5b188 <tcgetattr@plt+0xc570b8>
   2503c:	blcs	c991f8 <tcgetattr@plt+0xc95128>
   25040:	strtmi	sp, [ip], -sl, asr #2
   25044:	str	r9, [r2, r8, lsl #12]
   25048:	strtmi	r6, [ip], -r2, ror #16
   2504c:	ldcge	3, cr11, [r8, #-360]	; 0xfffffe98
   25050:	tstcs	r4, #16, 12	; 0x1000000
   25054:	strtmi	r2, [sl], -sl, lsl #2
   25058:	blx	ff0e305e <tcgetattr@plt+0xff0def8e>
   2505c:			; <UNDEFINED> instruction: 0xf89db1d8
   25060:	tstlt	r3, r0, rrx
   25064:	stmdavs	r0!, {r1, r8, sl, ip, pc}
   25068:	tstcs	r0, sl, lsl #4
   2506c:	mcrr	7, 13, pc, sl, cr14	; <UNPREDICTABLE>
   25070:	blle	1ec884 <tcgetattr@plt+0x1e87b4>
   25074:			; <UNDEFINED> instruction: 0xf8584a36
   25078:	ldmdavs	r2, {r1, sp}
   2507c:	cmple	r8, r0, lsl #20
   25080:	vstrle	d2, [r6, #-396]	; 0xfffffe74
   25084:			; <UNDEFINED> instruction: 0x463a4933
   25088:	ldrbtmi	r2, [r9], #-0
   2508c:			; <UNDEFINED> instruction: 0xff88f7e1
   25090:	strcc	r2, [r4], #-768	; 0xfffffd00
   25094:	stmdavs	r0!, {r0, r8, r9, ip, pc}
   25098:	blls	d1540 <tcgetattr@plt+0xcd470>
   2509c:	ldmdblt	r3, {r0, r1, sl, ip, pc}
   250a0:	cdp2	7, 5, cr15, cr2, cr13, {7}
   250a4:	strbmi	r9, [r8], -r2
   250a8:			; <UNDEFINED> instruction: 0xf9aaf7f5
   250ac:	blmi	93795c <tcgetattr@plt+0x93388c>
   250b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   250b4:	blls	77f124 <tcgetattr@plt+0x77b054>
   250b8:	teqle	sp, sl, asr r0
   250bc:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
   250c0:	blcs	49088 <tcgetattr@plt+0x44fb8>
   250c4:	strtmi	sp, [ip], -r1, lsl #1
   250c8:	blcs	1bdedd4 <tcgetattr@plt+0x1bdad04>
   250cc:	blcs	1e99188 <tcgetattr@plt+0x1e950b8>
   250d0:	svcge	0x007bf43f
   250d4:	ldr	r4, [sl, -ip, lsr #12]!
   250d8:	adcsle	r2, r2, r0, lsl #22
   250dc:	ldr	r4, [r6, -ip, lsr #12]!
   250e0:	andsle	r2, sl, lr, ror #22
   250e4:	adcle	r2, ip, r9, ror fp
   250e8:	ldr	r4, [r0, -ip, lsr #12]!
   250ec:			; <UNDEFINED> instruction: 0x462c1c91
   250f0:	tstls	r5, sl, lsl r6
   250f4:	ldcne	7, cr14, [r1], {43}	; 0x2b
   250f8:	ldrmi	r4, [sl], -ip, lsr #12
   250fc:	str	r9, [r6, -r2, lsl #2]!
   25100:			; <UNDEFINED> instruction: 0x21001c90
   25104:			; <UNDEFINED> instruction: 0xf7de220a
   25108:	stmdavs	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
   2510c:	andls	r4, sl, ip, lsr #12
   25110:	movwcs	lr, #14109	; 0x371d
   25114:	movwls	r4, #38444	; 0x962c
   25118:			; <UNDEFINED> instruction: 0x462ce719
   2511c:	eorlt	pc, r0, sp, asr #17
   25120:	movwcs	lr, #18197	; 0x4715
   25124:	movwls	r4, #34348	; 0x862c
   25128:			; <UNDEFINED> instruction: 0x462ce711
   2512c:	eorlt	pc, r4, sp, asr #17
   25130:	addsmi	lr, sl, #3407872	; 0x340000
   25134:	str	sp, [ip, r6, lsr #27]!
   25138:	stcl	7, cr15, [r0], {222}	; 0xde
   2513c:	andeq	r3, r3, r8, lsr fp
   25140:	andeq	r0, r0, r0, asr #6
   25144:	andeq	r3, r3, sl, lsl fp
   25148:	andeq	r0, r0, ip, ror r3
   2514c:	andeq	pc, r1, r8, asr #11
   25150:	andeq	r0, r0, r8, asr #5
   25154:	andeq	pc, r1, sl, lsr #9
   25158:	muleq	r3, r4, r9
   2515c:	ldrtlt	fp, [r0], #-841	; 0xfffffcb7
   25160:	stmdavc	r4, {r1, r8, fp, sp}^
   25164:	movwcs	fp, #4044	; 0xfcc
   25168:	ldccs	3, cr2, [sp], #-4
   2516c:			; <UNDEFINED> instruction: 0xf043bf18
   25170:			; <UNDEFINED> instruction: 0xf8100301
   25174:	stmiblt	r3, {r0, r8, r9, fp, ip, lr}^
   25178:	and	r3, r3, r1, lsl #18
   2517c:			; <UNDEFINED> instruction: 0xf1002901
   25180:	ldcle	0, cr0, [r0, #-8]
   25184:	strmi	r7, [ip], -r3, asr #16
   25188:	ldrbpl	r3, [r5], #2306	; 0x902
   2518c:	blcs	f833a0 <tcgetattr@plt+0xf7f2d0>
   25190:	strdlt	sp, [r9, -r4]!
   25194:			; <UNDEFINED> instruction: 0xf1002b3a
   25198:	tstle	r6, r3
   2519c:	bicsle	r1, pc, r1, ror #29
   251a0:	ldclt	0, cr2, [r0], #-0
   251a4:	stmdbcs	r0, {r4, r5, r6, r8, r9, sl, lr}
   251a8:			; <UNDEFINED> instruction: 0xf04fd0fa
   251ac:	ldclt	0, cr3, [r0], #-1020	; 0xfffffc04
   251b0:	mrcne	7, 2, r4, cr3, cr0, {3}
   251b4:	svcne	0x0001f803
   251b8:			; <UNDEFINED> instruction: 0xf5b13101
   251bc:	mvnsle	r7, r0, lsl #31
   251c0:	ldrbmi	r2, [r0, -r0]!
   251c4:			; <UNDEFINED> instruction: 0x4604b5f8
   251c8:	strmi	r4, [sp], -r0, ror #30
   251cc:	hvclt	37967	; 0x944f
   251d0:			; <UNDEFINED> instruction: 0xf7ff4608
   251d4:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   251d8:	blmi	179bdf0 <tcgetattr@plt+0x1797d20>
   251dc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   251e0:	eormi	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   251e4:	ldmpl	lr!, {r0, r1, r3, r4, r6, r8, r9, fp, lr}^
   251e8:	biclt	r6, fp, r3, lsr r8
   251ec:	ldmdavs	r8, {r2, r4, r6, r7, r8, ip, sp, pc}^
   251f0:	tstcs	r2, r2, lsr #12
   251f4:			; <UNDEFINED> instruction: 0xff64f012
   251f8:	ldmdavs	r1!, {r5, r7, r8, fp, ip, sp, pc}
   251fc:	ldrsbcc	pc, [r0], #129	; 0x81	; <UNPREDICTABLE>
   25200:	and	fp, r7, r3, lsl r9
   25204:			; <UNDEFINED> instruction: 0xb12b681b
   25208:	bvs	14bfb78 <tcgetattr@plt+0x14bbaa8>
   2520c:	addsmi	r6, r4, #3440640	; 0x348000
   25210:	teqlt	sp, r8	; <illegal shifter operand>
   25214:	strtmi	r6, [r2], -r8, asr #16
   25218:			; <UNDEFINED> instruction: 0xf0122102
   2521c:	ldmiblt	r8, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   25220:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   25224:	ldmpl	sp!, {r2, r3, r6, r8, r9, fp, lr}^
   25228:	ldmdblt	r4, {r2, r3, r5, fp, sp, lr}
   2522c:	stmdavs	r4!, {r2, r4, sp, lr, pc}
   25230:	stmiavs	r3!, {r2, r5, r7, r8, ip, sp, pc}^
   25234:	mvnsle	r2, r0, lsl #22
   25238:			; <UNDEFINED> instruction: 0x46226833
   2523c:	ldmdavs	r8, {r0, r8, sp}^
   25240:			; <UNDEFINED> instruction: 0xff3ef012
   25244:	mvnsle	r2, r0, lsl #16
   25248:			; <UNDEFINED> instruction: 0x46226831
   2524c:	tstcs	r2, r8, asr #16
   25250:			; <UNDEFINED> instruction: 0xff36f012
   25254:	rscle	r2, r3, r0, lsl #16
   25258:	ldcllt	0, cr2, [r8]
   2525c:	ldmdblt	r4, {r2, r3, r5, fp, sp, lr}
   25260:	stmdavs	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   25264:	stmiavs	r3!, {r2, r6, r7, r8, ip, sp, pc}^
   25268:	rscsle	r2, sl, r0, lsl #22
   2526c:			; <UNDEFINED> instruction: 0xf8d16831
   25270:	ldrsblt	r3, [fp, -r0]!
   25274:	bvs	14bfbe4 <tcgetattr@plt+0x14bbb14>
   25278:	adcmi	r6, r2, #3440640	; 0x348000
   2527c:	ldmdavs	fp, {r0, r4, r5, r6, r7, ip, lr, pc}
   25280:	mvnsle	r2, r0, lsl #22
   25284:	strtmi	r6, [r2], -r8, asr #16
   25288:			; <UNDEFINED> instruction: 0xf0122101
   2528c:	stmdacs	r0, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   25290:	stmdavs	r4!, {r1, r3, r4, r6, r7, ip, lr, pc}
   25294:	mvnle	r2, r0, lsl #24
   25298:	ldmdblt	r4, {r2, r3, r5, fp, sp, lr}
   2529c:	stmdavs	r4!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   252a0:	stmiavs	r3!, {r2, r3, r5, r6, r8, ip, sp, pc}^
   252a4:	mvnsle	r2, r0, lsl #22
   252a8:			; <UNDEFINED> instruction: 0x46226833
   252ac:	ldmdavs	r8, {r1, r8, sp}^
   252b0:			; <UNDEFINED> instruction: 0xff06f012
   252b4:	sbcle	r2, r7, r0, lsl #16
   252b8:	stccs	8, cr6, [r0], {36}	; 0x24
   252bc:	stmdavs	ip!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   252c0:	bfi	fp, r4, (invalid: 18:9)
   252c4:	biclt	r6, r4, r4, lsr #16
   252c8:	blcs	3f65c <tcgetattr@plt+0x3b58c>
   252cc:	ldmdavs	r1!, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
   252d0:	ldrsbcc	pc, [r0], #129	; 0x81	; <UNPREDICTABLE>
   252d4:	bvs	16d17c8 <tcgetattr@plt+0x16cd6f8>
   252d8:	ldmibvs	r2, {r1, r4, r6, r9, fp, sp, lr}^
   252dc:	rscsle	r4, r1, r2, lsr #5
   252e0:	blcs	3f354 <tcgetattr@plt+0x3b284>
   252e4:	stmdavs	r8, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   252e8:	tstcs	r2, r2, lsr #12
   252ec:	mcr2	0, 7, pc, cr8, cr2, {0}	; <UNPREDICTABLE>
   252f0:	adcle	r2, r9, r0, lsl #16
   252f4:	stccs	8, cr6, [r0], {36}	; 0x24
   252f8:	stmdavs	sl!, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   252fc:	ldmdblt	r2, {r2, r4, r9, sl, lr}
   25300:	stmdavs	r4!, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   25304:	stmiavs	r3!, {r2, r3, r4, r8, ip, sp, pc}^
   25308:	mvnsle	r2, r0, lsl #22
   2530c:	ldmdavs	r1!, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   25310:	and	r4, r2, r4, lsl r6
   25314:	stccs	8, cr6, [r0], {36}	; 0x24
   25318:	stmiavs	r3!, {r1, r2, r3, r4, r7, ip, lr, pc}^
   2531c:	rscsle	r2, r9, r0, lsl #22
   25320:	ldrsbcc	pc, [r0], #129	; 0x81	; <UNPREDICTABLE>
   25324:			; <UNDEFINED> instruction: 0xf43f2b00
   25328:	bvs	16d1104 <tcgetattr@plt+0x16cd034>
   2532c:	ldmibvs	r2, {r1, r4, r6, r9, fp, sp, lr}^
   25330:	rscle	r4, pc, r2, lsr #5
   25334:	blcs	3f3a8 <tcgetattr@plt+0x3b2d8>
   25338:	stmdavs	r8, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   2533c:	tstcs	r2, r2, lsr #12
   25340:	mrc2	0, 5, pc, cr14, cr2, {0}
   25344:			; <UNDEFINED> instruction: 0xf43f2800
   25348:	str	sl, [r5, fp, ror #30]
   2534c:	andeq	r3, r3, r8, ror r8
   25350:	andeq	r0, r0, r4, lsl #9
   25354:	andeq	r0, r0, r8, ror #6
   25358:	andeq	r0, r0, ip, lsr r4
   2535c:	mvnsmi	lr, sp, lsr #18
   25360:	blmi	10b906c <tcgetattr@plt+0x10b4f9c>
   25364:	ldmpl	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   25368:	blcs	3f39c <tcgetattr@plt+0x3b2cc>
   2536c:	addmi	sp, r3, #121	; 0x79
   25370:	rsbsle	r4, r4, r0, lsl #13
   25374:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}
   25378:	rsbsle	r2, r2, r0, lsl #22
   2537c:			; <UNDEFINED> instruction: 0xd1f94598
   25380:			; <UNDEFINED> instruction: 0xf508681d
   25384:	blmi	eb95b4 <tcgetattr@plt+0xeb54e4>
   25388:	andsvs	r2, r5, r0, lsl #8
   2538c:	ldmpl	fp!, {r2, sp, lr}^
   25390:	ldrsbtcs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   25394:			; <UNDEFINED> instruction: 0xf843681b
   25398:	stmdavs	ip, {r1, r5, lr}
   2539c:	subsle	r2, r7, r0, lsl #24
   253a0:	blmi	d77c78 <tcgetattr@plt+0xd73ba8>
   253a4:	ldmpl	sp!, {r1, r3, r4, r5, r7, fp, ip, lr}^
   253a8:	eorvs	r6, sl, r2, lsl r8
   253ac:			; <UNDEFINED> instruction: 0xf508b34a
   253b0:	strbcc	r4, [r8], -r2, asr #13
   253b4:	ldrsbmi	pc, [r0], #130	; 0x82	; <UNPREDICTABLE>
   253b8:	strdcs	fp, [r0, -ip]
   253bc:	stmdavs	r4!, {r0, sp, lr, pc}
   253c0:	bvs	1911a18 <tcgetattr@plt+0x190d948>
   253c4:	ldmibvs	fp, {r0, r1, r3, r4, r6, r9, fp, sp, lr}^
   253c8:	mvnsle	r4, r3, asr #10
   253cc:	ldrsbteq	pc, [r0], #130	; 0x82	; <UNPREDICTABLE>
   253d0:			; <UNDEFINED> instruction: 0xf7ff2100
   253d4:			; <UNDEFINED> instruction: 0x4601fef7
   253d8:			; <UNDEFINED> instruction: 0xf0194620
   253dc:	stmdavs	r4!, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   253e0:	tstcs	r1, sl, lsr #16
   253e4:	mvnle	r2, r0, lsl #24
   253e8:	ldmdavs	r3!, {r0, r3, r4, r5, r8, ip, sp, pc}
   253ec:	mlale	r5, sl, r2, r4
   253f0:	rscscc	pc, pc, pc, asr #32
   253f4:	blx	13633f8 <tcgetattr@plt+0x135f328>
   253f8:	ldmdavs	r2, {r1, r3, r5, fp, sp, lr}
   253fc:	bcs	3d4ac <tcgetattr@plt+0x393dc>
   25400:	blmi	7d9b68 <tcgetattr@plt+0x7d5a98>
   25404:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   25408:			; <UNDEFINED> instruction: 0xf104b13c
   2540c:	strbmi	r0, [r1], -ip
   25410:	ldc2l	0, cr15, [r6], {26}
   25414:	stccs	8, cr6, [r0], {36}	; 0x24
   25418:			; <UNDEFINED> instruction: 0x4640d1f7
   2541c:	mrc2	7, 7, pc, cr14, cr4, {7}
   25420:	andcs	r2, r0, r7, ror r1
   25424:	stc2	7, cr15, [ip, #920]!	; 0x398
   25428:	andcs	r2, r0, r7, asr r1
   2542c:	stc2	7, cr15, [r8, #920]!	; 0x398
   25430:	pop	{r8, sp}
   25434:			; <UNDEFINED> instruction: 0x460841f0
   25438:	stclt	7, cr15, [r2, #920]!	; 0x398
   2543c:	bicsne	pc, r8, #68157440	; 0x4100000
   25440:	orrcs	pc, ip, r1, asr #4
   25444:	vqadd.s8	<illegal reg q10.5>, <illegal reg q8.5>, q2
   25448:	subspl	r2, r4, r8, lsl #7
   2544c:			; <UNDEFINED> instruction: 0xe7cf50d4
   25450:			; <UNDEFINED> instruction: 0xf7f44640
   25454:	strtmi	pc, [r0], -r3, ror #29
   25458:	blx	1f633e4 <tcgetattr@plt+0x1f5f314>
   2545c:	strmi	lr, [sl], -r0, lsr #15
   25460:	movwcs	lr, #1934	; 0x78e
   25464:	mrcle	8, 7, r6, cr15, cr11, {0}
   25468:	andeq	r3, r3, r0, ror #13
   2546c:	andeq	r0, r0, ip, lsr r4
   25470:	andeq	r0, r0, r4, lsl #9
   25474:	andeq	r0, r0, ip, ror r5
   25478:	andeq	r0, r0, r8, ror #6
   2547c:	andeq	r0, r0, r0, ror #10
   25480:	strcs	fp, [r4], #-1528	; 0xfffffa08
   25484:	bmi	3f80c4 <tcgetattr@plt+0x3f3ff4>
   25488:	svcmi	0x000f447b
   2548c:	ldrbtmi	r5, [pc], #-2203	; 25494 <tcgetattr@plt+0x213c4>
   25490:			; <UNDEFINED> instruction: 0xf8d3681b
   25494:	bvs	16f17ec <tcgetattr@plt+0x16ed71c>
   25498:	ldmibvs	lr, {r0, r1, r3, r4, r6, r9, fp, sp, lr}^
   2549c:	strmi	pc, [r2, #1286]!	; 0x506
   254a0:	cfsh32cs	mvfx3, mvfx0, #46
   254a4:	ldrtmi	r4, [sl], -r0, lsr #12
   254a8:	ldrbtcc	pc, [pc], #260	; 254b0 <tcgetattr@plt+0x213e0>	; <UNPREDICTABLE>
   254ac:	qadd16mi	fp, r9, r4
   254b0:			; <UNDEFINED> instruction: 0xf00e2100
   254b4:			; <UNDEFINED> instruction: 0x1c63f9d1
   254b8:	strvs	pc, [r0, #-1445]!	; 0xfffffa5b
   254bc:	ldfltp	f5, [r8, #964]!	; 0x3c4
   254c0:			; <UNDEFINED> instruction: 0x000335bc
   254c4:	andeq	r0, r0, r8, ror #6
   254c8:	andeq	lr, r1, sl, lsl r9
   254cc:	svcmi	0x00f8e92d
   254d0:	ldrsbcc	pc, [r4], #128	; 0x80	; <UNPREDICTABLE>
   254d4:	addmi	r4, fp, #15104	; 0x3b00
   254d8:	eorsle	r4, sl, ip, ror r4
   254dc:	blmi	ef7dcc <tcgetattr@plt+0xef3cfc>
   254e0:			; <UNDEFINED> instruction: 0xf8c058a5
   254e4:	stmdavs	lr!, {r2, r4, r6, r7, ip}
   254e8:	stmiapl	r3!, {r3, r5, sp, lr}^
   254ec:	blcs	3f560 <tcgetattr@plt+0x3b490>
   254f0:	blle	1995bc <tcgetattr@plt+0x1954ec>
   254f4:	eorvc	lr, r2, #3424256	; 0x344000
   254f8:	andcc	r1, r1, #215040	; 0x34800
   254fc:	sfmle	f4, 4, [sl, #-588]!	; 0xfffffdb4
   25500:			; <UNDEFINED> instruction: 0xf0193008
   25504:			; <UNDEFINED> instruction: 0xf019fd27
   25508:			; <UNDEFINED> instruction: 0xf01afce3
   2550c:			; <UNDEFINED> instruction: 0xf7eefcc1
   25510:	stmdavs	r8!, {r0, r1, r2, r6, fp, ip, sp, lr, pc}
   25514:	ldrsbne	pc, [r4], #128	; 0x80	; <UNPREDICTABLE>
   25518:	bmi	b7fe5c <tcgetattr@plt+0xb7bd8c>
   2551c:	ldrsbtne	pc, [r0], #128	; 0x80	; <UNPREDICTABLE>
   25520:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, r9, fp, sp, lr}^
   25524:			; <UNDEFINED> instruction: 0xf8c0428b
   25528:	stmiapl	r2!, {r2, r3, r5, r6, r7, ip, sp}
   2552c:	svclt	0x00046013
   25530:			; <UNDEFINED> instruction: 0xf8c02300
   25534:	blmi	9f18fc <tcgetattr@plt+0x9ed82c>
   25538:	asrscs	pc, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
   2553c:	eorvs	r5, r7, r4, ror #17
   25540:			; <UNDEFINED> instruction: 0xf8d0b912
   25544:			; <UNDEFINED> instruction: 0xb19f71b4
   25548:	rscscc	pc, pc, pc, asr #32
   2554c:			; <UNDEFINED> instruction: 0xf9a0f7ff
   25550:	pop	{r1, r2, r3, r5, sp, lr}
   25554:	blmi	84953c <tcgetattr@plt+0x84546c>
   25558:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2555c:	sbcsle	r2, fp, r0, lsl #22
   25560:	ldmib	r1, {r1, r2, r3, r6, r7, r8, r9, fp, ip, lr, pc}^
   25564:	blne	ff4c1dfc <tcgetattr@plt+0xff4bdd2c>
   25568:	addsmi	r3, r3, #268435456	; 0x10000000
   2556c:			; <UNDEFINED> instruction: 0xe7c7ddd4
   25570:	blx	fefe15ac <tcgetattr@plt+0xfefdd4dc>
   25574:			; <UNDEFINED> instruction: 0xff84f7ff
   25578:	ldrdls	pc, [r0], -r5
   2557c:	ldrsbcc	pc, [r4], #137	; 0x89	; <UNPREDICTABLE>
   25580:	bhi	29fcd4 <tcgetattr@plt+0x29bc04>
   25584:			; <UNDEFINED> instruction: 0x2018f8d8
   25588:	ldrdlt	pc, [r0], -r8
   2558c:	andhi	pc, r0, r4, asr #17
   25590:			; <UNDEFINED> instruction: 0xf8c86992
   25594:	addsvs	r3, pc, #0
   25598:	stmdavs	r0!, {r4, r7, r8, r9, sl, lr}
   2559c:	andne	lr, r3, #208, 18	; 0x340000
   255a0:			; <UNDEFINED> instruction: 0xf9c8f013
   255a4:			; <UNDEFINED> instruction: 0xf8c4682b
   255a8:	ldrtmi	r8, [r8], -r0
   255ac:	andlt	pc, r0, r8, asr #17
   255b0:			; <UNDEFINED> instruction: 0xf8d32146
   255b4:			; <UNDEFINED> instruction: 0xf8c530d4
   255b8:			; <UNDEFINED> instruction: 0xf8c39000
   255bc:			; <UNDEFINED> instruction: 0xf7e6a028
   255c0:			; <UNDEFINED> instruction: 0xe7c5fcdf
   255c4:	andeq	r3, r3, ip, ror #10
   255c8:	andeq	r0, r0, r8, ror #6
   255cc:	andeq	r0, r0, r0, ror #6
   255d0:	andeq	r0, r0, ip, ror #6
   255d4:	andeq	r0, r0, r8, asr r3
   255d8:	andeq	r0, r0, ip, asr #7
   255dc:	ldrbmi	lr, [r0, sp, lsr #18]!
   255e0:	blcs	8435f4 <tcgetattr@plt+0x83f524>
   255e4:			; <UNDEFINED> instruction: 0xf810d103
   255e8:	blcs	8351f4 <tcgetattr@plt+0x831124>
   255ec:			; <UNDEFINED> instruction: 0xf013d0fb
   255f0:	svclt	0x001806df
   255f4:			; <UNDEFINED> instruction: 0xf0004605
   255f8:			; <UNDEFINED> instruction: 0xf8158116
   255fc:			; <UNDEFINED> instruction: 0xf0144f01
   25600:	ldrsble	r0, [sl, #255]!	; 0xff
   25604:	tstle	r3, r0, lsr #24
   25608:	svcmi	0x0001f815
   2560c:	rscsle	r2, fp, r0, lsr #24
   25610:	svclt	0x00082900
   25614:			; <UNDEFINED> instruction: 0xf0002c00
   25618:	blcs	b059e8 <tcgetattr@plt+0xb01918>
   2561c:	rscshi	pc, pc, r0
   25620:			; <UNDEFINED> instruction: 0xf0002b2d
   25624:	blcs	885930 <tcgetattr@plt+0x881860>
   25628:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
   2562c:	svclt	0x00032b3d
   25630:	andcc	r7, r1, r3, asr #16
   25634:	strcs	r2, [r0], #-1024	; 0xfffffc00
   25638:	ldmdaeq	r0!, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
   2563c:			; <UNDEFINED> instruction: 0xf588fa5f
   25640:	vadd.f32	d18, d0, d9
   25644:			; <UNDEFINED> instruction: 0xf01380bc
   25648:	svclt	0x001808df
   2564c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   25650:	blcs	19596e0 <tcgetattr@plt+0x1955610>
   25654:			; <UNDEFINED> instruction: 0xf048bf08
   25658:	andsle	r0, r8, r1, lsl #16
   2565c:	svclt	0x00082b75
   25660:	stmdaeq	r2, {r3, r6, ip, sp, lr, pc}
   25664:	blcs	18d96b8 <tcgetattr@plt+0x18d55e8>
   25668:			; <UNDEFINED> instruction: 0xf048bf08
   2566c:	andle	r0, lr, r4, lsl #16
   25670:	svclt	0x00082b72
   25674:	stmdaeq	r8, {r3, r6, ip, sp, lr, pc}
   25678:	blcs	1d196a4 <tcgetattr@plt+0x1d155d4>
   2567c:			; <UNDEFINED> instruction: 0xf048bf08
   25680:	andle	r0, r4, r0, lsl r8
   25684:			; <UNDEFINED> instruction: 0xf0402b42
   25688:			; <UNDEFINED> instruction: 0xf04880f7
   2568c:			; <UNDEFINED> instruction: 0xf8100820
   25690:			; <UNDEFINED> instruction: 0xf0133f01
   25694:	ldrsble	r0, [ip, #255]	; 0xff
   25698:	svclt	0x00081c65
   2569c:	stmdacs	r8, {r3, r6, r9, fp, sp, lr, pc}
   256a0:	stccs	0, cr13, [r1], {13}
   256a4:	b	14152cc <tcgetattr@plt+0x14111fc>
   256a8:	andle	r2, r8, r8, lsl #16
   256ac:	andle	r2, r6, r2, lsl #24
   256b0:	ldmdami	pc!, {r3, r7, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   256b4:	ldmeq	pc!, {r3, r7, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   256b8:			; <UNDEFINED> instruction: 0xf04fb10c
   256bc:	blcs	8276c4 <tcgetattr@plt+0x8235f4>
   256c0:			; <UNDEFINED> instruction: 0xf810d103
   256c4:	blcs	8352d0 <tcgetattr@plt+0x831200>
   256c8:	stmdbcs	r0, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}
   256cc:	adchi	pc, r4, r0
   256d0:			; <UNDEFINED> instruction: 0xf0402b00
   256d4:	stmdavc	fp, {r0, r4, r5, r6, r7, pc}
   256d8:	tstle	r3, r0, lsr #22
   256dc:	svccc	0x0001f811
   256e0:	rscsle	r2, fp, r0, lsr #22
   256e4:	subsle	r2, ip, r0, lsl #22
   256e8:	svclt	0x001c2b2e
   256ec:	stceq	0, cr15, [r0], {79}	; 0x4f
   256f0:	tstle	r4, r7, ror #12
   256f4:			; <UNDEFINED> instruction: 0xf04f784b
   256f8:	strbtmi	r0, [r1], #-3073	; 0xfffff3ff
   256fc:			; <UNDEFINED> instruction: 0xf8df270f
   25700:			; <UNDEFINED> instruction: 0xf10191f8
   25704:	vceq.f32	d16, d2, d2
   25708:	ldrbtmi	r0, [r9], #2815	; 0xaff
   2570c:	sbcseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
   25710:	adcshi	pc, r0, r0
   25714:	streq	pc, [r1], -r9, lsl #2
   25718:	rsbcs	r2, fp, r0, lsl #10
   2571c:			; <UNDEFINED> instruction: 0xf816e005
   25720:	strcc	r0, [r1, #-2817]	; 0xfffff4ff
   25724:			; <UNDEFINED> instruction: 0xf0002800
   25728:	addmi	r8, r3, #178	; 0xb2
   2572c:			; <UNDEFINED> instruction: 0xf005d1f7
   25730:	stccs	3, cr0, [pc, #-60]!	; 256fc <tcgetattr@plt+0x2162c>
   25734:	strne	lr, [r7, -r3, asr #20]
   25738:	svccc	0x0001f811
   2573c:	b	215664 <tcgetattr@plt+0x211594>
   25740:			; <UNDEFINED> instruction: 0xf10c070a
   25744:	svclt	0x00c80c01
   25748:	strvc	pc, [r0, -r7, asr #8]
   2574c:	bicsle	r4, sp, lr, lsl #11
   25750:	sbcseq	pc, pc, r3
   25754:	cmnvs	r0, r7, lsl #8	; <UNPREDICTABLE>
   25758:	svcvs	0x0070f5b1
   2575c:	vst4.<illegal width 64>	{d11[0],d12[0],d13[0],d14[0]}, [r7], r8
   25760:	ldrteq	r6, [r9], #1904	; 0x770
   25764:	vst4.<illegal width 64>	{d11[0],d12[0],d13[0],d14[0]}, [r7], r8
   25768:			; <UNDEFINED> instruction: 0xf1bc5710
   2576c:	svclt	0x00080f01
   25770:	ldrbeq	pc, [r0, r7, asr #32]!	; <UNPREDICTABLE>
   25774:	svceq	0x0002f1bc
   25778:	svccs	0x00ffbf18
   2577c:			; <UNDEFINED> instruction: 0xf447bf18
   25780:	stmdacs	r0, {r7, r8, r9, sl, ip, sp, lr}
   25784:	adchi	pc, r3, r0, asr #32
   25788:	blcs	82688c <tcgetattr@plt+0x8227bc>
   2578c:	ldrbeq	pc, [pc, -r7, lsl #9]!	; <UNPREDICTABLE>
   25790:	stmdaeq	r7, {r3, r6, r9, fp, sp, lr, pc}
   25794:			; <UNDEFINED> instruction: 0xf81ed103
   25798:	blcs	8353a4 <tcgetattr@plt+0x8312d4>
   2579c:	blcs	59b90 <tcgetattr@plt+0x55ac0>
   257a0:			; <UNDEFINED> instruction: 0x4640d17f
   257a4:			; <UNDEFINED> instruction: 0x87f0e8bd
   257a8:			; <UNDEFINED> instruction: 0xf04f7843
   257ac:	strdcc	r3, [r1], -pc	; <UNPREDICTABLE>
   257b0:	ldmdaeq	r0!, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
   257b4:			; <UNDEFINED> instruction: 0xf588fa5f
   257b8:			; <UNDEFINED> instruction: 0xf63f2d09
   257bc:	stmdavc	r3, {r2, r6, r8, r9, sl, fp, sp, pc}^
   257c0:	ldreq	pc, [r0, #-419]!	; 0xfffffe5d
   257c4:	cdpcs	2, 0, cr11, cr9, cr14, {7}
   257c8:			; <UNDEFINED> instruction: 0xf1a3d905
   257cc:	cfstr32cs	mvfx0, [r5, #-388]	; 0xfffffe7c
   257d0:			; <UNDEFINED> instruction: 0xf1a3d835
   257d4:	stmvc	r3, {r0, r1, r2, r4, r6, r8, sl}
   257d8:	stmdane	r8, {r0, r2, r8, r9, fp, sp, lr, pc}
   257dc:			; <UNDEFINED> instruction: 0xf0033002
   257e0:	cfstr32cs	mvfx0, [r0, #-892]	; 0xfffffc84
   257e4:	svcge	0x0058f43f
   257e8:	eorsle	r2, r4, r0, lsl #20
   257ec:	ldrmi	r4, [sl], -r3, asr #18
   257f0:			; <UNDEFINED> instruction: 0xf04f2000
   257f4:	ldrbtmi	r3, [r9], #-2303	; 0xfffff701
   257f8:	blx	ff4e3786 <tcgetattr@plt+0xff4df6b6>
   257fc:	mcrcc	7, 2, lr, cr1, cr1, {6}
   25800:	svclt	0x00182b2e
   25804:	svclt	0x008e2e19
   25808:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2580c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   25810:			; <UNDEFINED> instruction: 0xf67f4601
   25814:	str	sl, [r0, -r9, ror #30]
   25818:	strmi	r7, [r1], -r3, lsl #16
   2581c:	stmdavc	r3, {r1, r5, r6, r8, r9, sl, sp, lr, pc}^
   25820:	strtmi	r2, [r0], #-1025	; 0xfffffbff
   25824:	blcs	5f44c <tcgetattr@plt+0x5b37c>
   25828:	mrcge	4, 7, APSR_nzcv, cr10, cr15, {3}
   2582c:	stmdbcs	r0, {r3, r7, r9, sl, lr}
   25830:			; <UNDEFINED> instruction: 0x4698d0f2
   25834:	stmdavc	r3, {r0, r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}^
   25838:	andcc	r2, r1, r2, lsl #8
   2583c:			; <UNDEFINED> instruction: 0xf1a3e6fc
   25840:	cfstr32cs	mvfx0, [r5, #-260]	; 0xfffffefc
   25844:			; <UNDEFINED> instruction: 0xf013d90a
   25848:	svclt	0x00080fdf
   2584c:			; <UNDEFINED> instruction: 0xf43f3001
   25850:	bcs	514e4 <tcgetattr@plt+0x4d414>
   25854:			; <UNDEFINED> instruction: 0xf04fd146
   25858:			; <UNDEFINED> instruction: 0xe7a238ff
   2585c:	ldreq	pc, [r7, #-419]!	; 0xfffffe5d
   25860:	bl	183a74 <tcgetattr@plt+0x17f9a4>
   25864:	andcc	r1, r2, r8, lsl #16
   25868:	ldrbeq	pc, [pc, #3]	; 25873 <tcgetattr@plt+0x217a3>	; <UNPREDICTABLE>
   2586c:			; <UNDEFINED> instruction: 0xf43f2d00
   25870:			; <UNDEFINED> instruction: 0xe7b9af13
   25874:	strb	r4, [sp, -lr, lsl #13]!
   25878:	rscle	r2, ip, r0, lsl #20
   2587c:	ldrmi	r4, [sl], -r0, lsr #18
   25880:			; <UNDEFINED> instruction: 0xf04f2000
   25884:	ldrbtmi	r3, [r9], #-2303	; 0xfffff701
   25888:	blx	fe2e3816 <tcgetattr@plt+0xfe2df746>
   2588c:	bcs	5f6b8 <tcgetattr@plt+0x5b5e8>
   25890:	ldmdbmi	ip, {r0, r5, r6, r7, ip, lr, pc}
   25894:			; <UNDEFINED> instruction: 0xf04f461a
   25898:	ldrbtmi	r3, [r9], #-2303	; 0xfffff701
   2589c:	blx	fe06382a <tcgetattr@plt+0xfe05f75a>
   258a0:	bcs	5f6a4 <tcgetattr@plt+0x5b5d4>
   258a4:	ldmdbmi	r8, {r0, r1, r2, r4, r6, r7, ip, lr, pc}
   258a8:	andcs	r4, r0, sl, lsl r6
   258ac:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   258b0:			; <UNDEFINED> instruction: 0xf7e14479
   258b4:			; <UNDEFINED> instruction: 0xe774fb75
   258b8:	sbcle	r2, ip, r0, lsl #20
   258bc:			; <UNDEFINED> instruction: 0x461a4913
   258c0:			; <UNDEFINED> instruction: 0xf04f2000
   258c4:	ldrbtmi	r3, [r9], #-2303	; 0xfffff701
   258c8:	blx	1ae3856 <tcgetattr@plt+0x1adf786>
   258cc:	bcs	5f678 <tcgetattr@plt+0x5b5a8>
   258d0:	stmdbmi	pc, {r0, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
   258d4:	andcs	r4, r0, sl, lsl r6
   258d8:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   258dc:			; <UNDEFINED> instruction: 0xf7e14479
   258e0:			; <UNDEFINED> instruction: 0xe75efb5f
   258e4:	ldrmi	r4, [sl], -fp, lsl #18
   258e8:			; <UNDEFINED> instruction: 0xf04f2000
   258ec:	ldrbtmi	r3, [r9], #-2303	; 0xfffff701
   258f0:	blx	15e387e <tcgetattr@plt+0x15df7ae>
   258f4:	svclt	0x0000e755
   258f8:	andeq	r0, r2, lr, lsl #28
   258fc:	andeq	lr, r1, r2, lsr #27
   25900:	andeq	lr, r1, lr, ror #25
   25904:	andeq	lr, r1, r6, asr #26
   25908:	andeq	lr, r1, r0, lsl sp
   2590c:	strdeq	lr, [r1], -sl
   25910:	andeq	lr, r1, r4, lsr #26
   25914:	andeq	lr, r1, r6, ror #24
   25918:	ldrbtlt	r7, [r0], #-2122	; 0xfffff7b6
   2591c:	eorcs	lr, r0, #270336	; 0x42000
   25920:	subsmi	r1, r0, r4, lsl #8
   25924:			; <UNDEFINED> instruction: 0xf08405e2
   25928:	sublt	r0, r5, #-67108861	; 0xfc000003
   2592c:	strle	fp, [r6, #-704]	; 0xfffffd40
   25930:	svceq	0x0018f010
   25934:	rscsvs	pc, pc, #64, 12	; 0x4000000
   25938:	movweq	lr, #10755	; 0x2a03
   2593c:			; <UNDEFINED> instruction: 0xf003d130
   25940:			; <UNDEFINED> instruction: 0xf003020f
   25944:	bcs	3e6d0c <tcgetattr@plt+0x3e2c3c>
   25948:	subvc	fp, r8, pc, lsl #30
   2594c:			; <UNDEFINED> instruction: 0xf02510da
   25950:			; <UNDEFINED> instruction: 0xf0020540
   25954:	svclt	0x001c0240
   25958:	subvc	r4, sl, sl, lsr #6
   2595c:	strdle	r2, [r7], -r0
   25960:	sbcsne	r7, r8, sl, asr #16
   25964:	rsbseq	pc, pc, r0, lsr #32
   25968:	rsbseq	pc, pc, #2
   2596c:	subvc	r4, sl, r2, lsl #6
   25970:			; <UNDEFINED> instruction: 0xf003790a
   25974:	stmdacs	lr, {r1, r2, r3}
   25978:	addseq	pc, r9, #130	; 0x82
   2597c:			; <UNDEFINED> instruction: 0xf002bf04
   25980:			; <UNDEFINED> instruction: 0x4323030f
   25984:	rsceq	pc, r0, r3
   25988:	svclt	0x000228e0
   2598c:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   25990:	rscseq	pc, r0, #2
   25994:			; <UNDEFINED> instruction: 0xf0834313
   25998:			; <UNDEFINED> instruction: 0x710b0399
   2599c:			; <UNDEFINED> instruction: 0x4770bc70
   259a0:	vorr.i32	d16, #186	; 0x000000ba
   259a4:	subseq	r1, ip, r3, lsl #12
   259a8:	sbcslt	r1, r2, #91	; 0x5b
   259ac:	strvs	pc, [r0], #1028	; 0x404
   259b0:	vst2.8	{d4-d7}, [r3 :256], r2
   259b4:			; <UNDEFINED> instruction: 0x43227300
   259b8:	bfi	r4, r3, (invalid: 6:0)
   259bc:	svcmi	0x00f0e92d
   259c0:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
   259c4:			; <UNDEFINED> instruction: 0xf8df8b04
   259c8:			; <UNDEFINED> instruction: 0xf8df5a0c
   259cc:	ldrbtmi	r2, [sp], #-2572	; 0xfffff5f4
   259d0:	bmi	263d54 <tcgetattr@plt+0x25fc84>
   259d4:	cfstr32pl	mvfx15, [r4, #692]	; 0x2b4
   259d8:	addlt	r6, r3, r7, lsl #16
   259dc:			; <UNDEFINED> instruction: 0xf50d58aa
   259e0:	ldrbtmi	r5, [ip], #-900	; 0xfffffc7c
   259e4:	subsvs	r6, sl, r2, lsl r8
   259e8:	andeq	pc, r0, #79	; 0x4f
   259ec:	ldmibcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   259f0:	tstls	r8, r4, lsl #6
   259f4:	ldmdavs	sp, {r0, r1, r5, r7, fp, ip, lr}
   259f8:	stccs	3, cr9, [r0, #-20]	; 0xffffffec
   259fc:	rsbhi	pc, sp, #0
   25a00:	movwls	r6, #30827	; 0x786b
   25a04:			; <UNDEFINED> instruction: 0xf0001c7e
   25a08:	ldmib	fp, {r1, r4, r5, r8, pc}^
   25a0c:	andcs	sl, ip, #67108864	; 0x4000000
   25a10:	ldmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   25a14:	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   25a18:	stmdapl	r3!, {r0, r3, r8, r9, ip, pc}^
   25a1c:	andcc	pc, r7, #2048	; 0x800
   25a20:	ldmdavs	r2, {r1, r2, r8, r9, ip, pc}^
   25a24:			; <UNDEFINED> instruction: 0xf8490590
   25a28:			; <UNDEFINED> instruction: 0xf1402c18
   25a2c:	blx	fed85f08 <tcgetattr@plt+0xfed81e38>
   25a30:	ldmdbeq	r6!, {r0, r2, r7, r9, sl, ip, sp, lr, pc}^
   25a34:			; <UNDEFINED> instruction: 0x16d2ea16
   25a38:	adcshi	pc, fp, #64	; 0x40
   25a3c:	strle	r0, [r6, #-1617]	; 0xfffff9af
   25a40:	stmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   25a44:	ldmdavs	r9, {r0, r1, r5, r6, fp, ip, lr}
   25a48:			; <UNDEFINED> instruction: 0xf0002900
   25a4c:	ldrbeq	r8, [r3, #605]	; 0x25d
   25a50:			; <UNDEFINED> instruction: 0xf8dfd506
   25a54:	stmiapl	r2!, {r3, r4, r7, r8, fp, sp}
   25a58:	bcs	3faa8 <tcgetattr@plt+0x3b9d8>
   25a5c:	rsbhi	pc, r8, #0
   25a60:			; <UNDEFINED> instruction: 0x46384651
   25a64:	ldc2	7, cr15, [lr], {252}	; 0xfc
   25a68:	movwls	r1, #44547	; 0xae03
   25a6c:	rscshi	pc, pc, r0, asr #5
   25a70:			; <UNDEFINED> instruction: 0xf8d39b05
   25a74:			; <UNDEFINED> instruction: 0xf1b88000
   25a78:			; <UNDEFINED> instruction: 0xf0000f00
   25a7c:	blls	1c5f2c <tcgetattr@plt+0x1c1e5c>
   25a80:			; <UNDEFINED> instruction: 0xf8d8220c
   25a84:	tstcs	r0, r4
   25a88:	andcc	pc, r7, #2048	; 0x800
   25a8c:	blx	1661ade <tcgetattr@plt+0x165da0e>
   25a90:			; <UNDEFINED> instruction: 0xf0402800
   25a94:	blls	186440 <tcgetattr@plt+0x182370>
   25a98:	ldrdhi	pc, [r0], -r3
   25a9c:	svceq	0x0000f1b8
   25aa0:	tsthi	r7, r0	; <UNPREDICTABLE>
   25aa4:	stmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   25aa8:	ldmdavs	sl, {r0, r1, r5, r7, fp, ip, lr}
   25aac:	ldmdavc	r2, {r0, r1, r3, r8, r9, ip, pc}
   25ab0:			; <UNDEFINED> instruction: 0xf0402a00
   25ab4:	svccs	0x00bd810e
   25ab8:	cmnhi	sp, #805306368	; 0x30000000	; <UNPREDICTABLE>
   25abc:			; <UNDEFINED> instruction: 0xf017e8df
   25ac0:	tsteq	sl, #1744830464	; 0x68000000
   25ac4:	blne	ff12c8cc <tcgetattr@plt+0xff1287fc>
   25ac8:	beq	526ee4 <tcgetattr@plt+0x522e14>
   25acc:	blne	ff06673c <tcgetattr@plt+0xff06266c>
   25ad0:	beq	7ac9d4 <tcgetattr@plt+0x7a8904>
   25ad4:	bleq	feae85ec <tcgetattr@plt+0xfeae451c>
   25ad8:	ldrhne	r1, [r2, #-189]!	; 0xffffff43
   25adc:	strbteq	r1, [r8], #-3003	; 0xfffff445
   25ae0:	mvneq	r0, r8, ror #8
   25ae4:	cdpeq	8, 4, cr0, cr8, cr14, {7}
   25ae8:	ldrbteq	r1, [r6], #-950	; 0xfffffc4a
   25aec:	blne	fee26a8c <tcgetattr@plt+0xfee229bc>
   25af0:	tstne	r7, #469762048	; 0x1c000000
   25af4:	andsne	r1, r2, #3584	; 0xe00
   25af8:	ldrbeq	r0, [r0], #794	; 0x31a
   25afc:	stcne	6, cr0, [fp], {148}	; 0x94
   25b00:	biceq	r0, ip, r6, asr r6
   25b04:	tstne	r3, r7, ror #12
   25b08:	movtne	r1, #19465	; 0x4c09
   25b0c:	stceq	3, cr1, [r5], {97}	; 0x61
   25b10:	stcne	3, cr1, [r7], {146}	; 0x92
   25b14:	mvneq	r1, #335544322	; 0x14000002
   25b18:	ldrbeq	r1, [r0], #1021	; 0x3fd
   25b1c:	bicseq	r0, r6, #1212416	; 0x128000
   25b20:	stmdbeq	r4!, {r2, r4, r5, r6, r8, sl}^
   25b24:	addsne	r1, sp, #144, 4
   25b28:	adcsne	r0, r4, #1476395011	; 0x58000003
   25b2c:	lfmne	f1, 4, [r2], {193}	; 0xc1
   25b30:	mvnne	r1, #216, 4	; 0x8000000d
   25b34:	ldfnes	f1, [r0], {134}	; 0x86
   25b38:	ldrbeq	r1, [fp], #-809	; 0xfffffcd7
   25b3c:			; <UNDEFINED> instruction: 0x0eeb0956
   25b40:	mrceq	12, 7, r1, cr7, cr4, {0}
   25b44:	strbeq	r0, [r9, #-3640]	; 0xfffff1c8
   25b48:	subne	r0, r9, #2064384	; 0x1f8000
   25b4c:	stfeqe	f1, [pc], #-108	; 25ae8 <tcgetattr@plt+0x21a18>
   25b50:	ldmdbne	r9, {r0, r3, r4, r5, r6, sl, fp}
   25b54:	stcleq	12, cr1, [sp, #-16]!
   25b58:	ldceq	12, cr0, [sl], #-64	; 0xffffffc0
   25b5c:	stcne	12, cr0, [r2], {66}	; 0x42
   25b60:	blne	fffa8e5c <tcgetattr@plt+0xfffa4d8c>
   25b64:	blne	ffe2cb58 <tcgetattr@plt+0xffe28a88>
   25b68:	ldcleq	12, cr0, [r5, #-928]	; 0xfffffc60
   25b6c:	blne	ffcecb4c <tcgetattr@plt+0xffce8a7c>
   25b70:			; <UNDEFINED> instruction: 0x1122036d
   25b74:	bleq	ffaaa0c8 <tcgetattr@plt+0xffaa5ff8>
   25b78:	blne	ffbacb44 <tcgetattr@plt+0xffba8a74>
   25b7c:	stcne	7, cr0, [r4], {244}	; 0xf4
   25b80:	strbeq	r0, [r2], r4, lsr #13
   25b84:	teqne	r5, #240640	; 0x3ac00
   25b88:	andsne	r1, fp, ip, lsr r3
   25b8c:	subne	r1, pc, r8, ror #23
   25b90:	ldreq	r1, [r8, #3045]	; 0xbe5
   25b94:	blne	ff8a7220 <tcgetattr@plt+0xff8a3150>
   25b98:	ldreq	r0, [sl, #1450]!	; 0x5aa
   25b9c:	rsbsne	r1, fp, r5, asr #1
   25ba0:	blne	ff7e9e70 <tcgetattr@plt+0xff7e5da0>
   25ba4:	blne	ff6ecb20 <tcgetattr@plt+0xff6e8a50>
   25ba8:	ldceq	13, cr0, [lr, #584]	; 0x248
   25bac:			; <UNDEFINED> instruction: 0x0da81bd9
   25bb0:	vstreq	d17, [r6, #856]	; 0x358
   25bb4:	rscne	r0, r2, ip, lsl #14
   25bb8:	smlaldeq	r0, pc, r5, r7	; <UNPREDICTABLE>
   25bbc:	ldrbteq	r1, [r6], #-3027	; 0xfffff42d
   25bc0:	rscsne	r0, r4, r0, lsr #29
   25bc4:	blne	ff4696ac <tcgetattr@plt+0xff4655dc>
   25bc8:	streq	r0, [r8], -r2, asr #29
   25bcc:	ldceq	6, cr0, [r3, #-120]	; 0xffffff88
   25bd0:	stmibeq	r8!, {r2, r5, r6, r8, sl, fp}
   25bd4:	stmibeq	r6!, {r0, r1, r3, r4, r6, r7, r8, fp}^
   25bd8:	stmibeq	sp!, {r1, r2, r3, r6, r7, r8, r9, fp, ip}^
   25bdc:	strne	r0, [sl], #-3670	; 0xfffff1aa
   25be0:	rscne	r1, r6, #204, 22	; 0x33000
   25be4:	lslne	r1, r5, r4
   25be8:	ldrbeq	r1, [fp], #-996	; 0xfffffc1c
   25bec:	blne	ff2aab54 <tcgetattr@plt+0xff2a6a84>
   25bf0:	blne	1eecb14 <tcgetattr@plt+0x1ee8a44>
   25bf4:	blne	fea2caa8 <tcgetattr@plt+0xfea289d8>
   25bf8:	ldrbeq	r1, [sp, -r5, ror #8]!
   25bfc:	ldcleq	14, cr0, [r1, #100]	; 0x64
   25c00:			; <UNDEFINED> instruction: 0x07860ddd
   25c04:	stceq	7, cr0, [r9], {189}	; 0xbd
   25c08:	teqeq	sl, #-402653184	; 0xe8000000
   25c0c:	bleq	fede68fc <tcgetattr@plt+0xfede282c>
   25c10:	streq	r0, [r5, #-3015]	; 0xfffff439
   25c14:	strbeq	r0, [r9, r5, asr #15]!
   25c18:	blne	fed6cab4 <tcgetattr@plt+0xfed689e4>
   25c1c:	blne	fece8e8c <tcgetattr@plt+0xfece4dbc>
   25c20:	strbeq	r0, [fp, #3242]	; 0xcaa
   25c24:	cmneq	sp, #964689920	; 0x39800000
   25c28:	svceq	0x00b01bb1
   25c2c:	svceq	0x00dc1bae
   25c30:	svceq	0x004c0f04
   25c34:	blne	fe8e99d4 <tcgetattr@plt+0xfe8e5904>
   25c38:	beq	1a9a40 <tcgetattr@plt+0x1a5970>
   25c3c:	ldrdcc	pc, [ip], -fp
   25c40:			; <UNDEFINED> instruction: 0xf00a2b00
   25c44:			; <UNDEFINED> instruction: 0xf8df8304
   25c48:	stmiapl	r3!, {r2, r3, r5, r7, r8, r9, sl, ip, sp}^
   25c4c:	blcs	3fcc0 <tcgetattr@plt+0x3bbf0>
   25c50:	rscshi	pc, r9, #-1610612724	; 0xa000000c
   25c54:	sbfxcc	pc, pc, #17, #1
   25c58:			; <UNDEFINED> instruction: 0xf8df58e5
   25c5c:			; <UNDEFINED> instruction: 0x46332794
   25c60:			; <UNDEFINED> instruction: 0x1798f8df
   25c64:	stmiapl	r2!, {sp}
   25c68:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   25c6c:			; <UNDEFINED> instruction: 0xf8df47a8
   25c70:			; <UNDEFINED> instruction: 0xf50d1790
   25c74:			; <UNDEFINED> instruction: 0xf8df5384
   25c78:	movwcc	r2, #18272	; 0x4760
   25c7c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   25c80:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   25c84:			; <UNDEFINED> instruction: 0xf0454051
   25c88:			; <UNDEFINED> instruction: 0xf50d87a4
   25c8c:	andlt	r5, r3, r4, lsl #27
   25c90:	blhi	160f8c <tcgetattr@plt+0x15cebc>
   25c94:	svchi	0x00f0e8bd
   25c98:	smmlsne	r8, pc, r8, pc	; <UNPREDICTABLE>
   25c9c:	ldmdavs	r1!, {r1, r2, r5, r6, fp, ip, lr}
   25ca0:			; <UNDEFINED> instruction: 0xf6ff2900
   25ca4:			; <UNDEFINED> instruction: 0xf8dbaec4
   25ca8:	bcs	2dce0 <tcgetattr@plt+0x29c10>
   25cac:	teqhi	ip, r0	; <UNPREDICTABLE>
   25cb0:			; <UNDEFINED> instruction: 0x2744f8df
   25cb4:	andcs	r5, ip, #164, 16	; 0xa40000
   25cb8:			; <UNDEFINED> instruction: 0x1748f8df
   25cbc:	vqrdmulh.s<illegal width 8>	d15, d7, d2
   25cc0:	ldrbtmi	r9, [r9], #-2566	; 0xfffff5fa
   25cc4:	ldmpl	r2, {sp}^
   25cc8:			; <UNDEFINED> instruction: 0xf04f47a0
   25ccc:	ldrshtvs	r3, [r3], -pc
   25cd0:	svccs	0x00bde7cd
   25cd4:	rsbhi	pc, pc, #805306368	; 0x30000000
   25cd8:			; <UNDEFINED> instruction: 0xf017e8df
   25cdc:	andeq	r0, ip, #12, 4	; 0xc0000000
   25ce0:	ldrne	r1, [r7, #-1325]!	; 0xfffffad3
   25ce4:	stmdbeq	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9}
   25ce8:	strne	r0, [sp], #-524	; 0xfffffdf4
   25cec:	ldmdbeq	r0, {r1, r5, r9, fp, ip}
   25cf0:	beq	fe7683d0 <tcgetattr@plt+0xfe764300>
   25cf4:	rsbne	r1, r4, r5, ror #17
   25cf8:	cmpeq	sl, #13172736	; 0xc90000
   25cfc:	sbcseq	r0, r2, sl, asr r3
   25d00:	ldceq	7, cr0, [sl, #-896]!	; 0xfffffc80
   25d04:	cmneq	r8, #168, 4	; 0x8000000a
   25d08:	orrsne	r0, r3, #216, 4	; 0x8000000d
   25d0c:	andne	r1, r9, #1073741886	; 0x4000003e
   25d10:	strdne	r1, [r4, -fp]
   25d14:	biceq	r0, r2, #12, 4	; 0xc0000000
   25d18:	cmnne	ip, #562036736	; 0x21800000
   25d1c:	adcseq	r0, lr, r8, asr #10
   25d20:	svceq	0x00f50559
   25d24:	eorsne	r1, r6, #7208960	; 0x6e0000
   25d28:	beq	ffdea67c <tcgetattr@plt+0xffde65ac>
   25d2c:	ldmibne	ip!, {r2, r7, r9, ip}^
   25d30:	sbcseq	r1, r8, #1879048199	; 0x70000007
   25d34:	biceq	r1, r2, #-268435442	; 0xf000000e
   25d38:	sbceq	r0, r8, #60, 16	; 0x3c0000
   25d3c:	ldmdaeq	r6, {r1, r2, r5, r6, sl}^
   25d40:	orrne	r1, pc, r2, lsl #3
   25d44:			; <UNDEFINED> instruction: 0x11a602c8
   25d48:	stmne	r5, {r0, r1, r4, r5, r7, r8, ip}
   25d4c:	rscne	r1, r1, #-2147483598	; 0x80000032
   25d50:	stmdbne	r5!, {r3, r4, r5, r6, ip}^
   25d54:	movteq	r1, #53787	; 0xd21b
   25d58:	ldcleq	8, cr0, [sp, #288]	; 0x120
   25d5c:	cfstr64eq	mvdx1, [r9, #912]!	; 0x390
   25d60:	ldrteq	r0, [fp], #-3370	; 0xfffff2d6
   25d64:	teqne	fp, r0, ror r8
   25d68:	bleq	1869da4 <tcgetattr@plt+0x1865cd4>
   25d6c:	ldrbne	r0, [fp, fp, ror #22]!
   25d70:	lfmeq	f0, 2, [pc], {57}	; 0x39
   25d74:	bleq	b28984 <tcgetattr@plt+0xb248b4>
   25d78:	bne	1128a50 <tcgetattr@plt+0x1124980>
   25d7c:	strbtne	r0, [r6], -pc, lsr #23
   25d80:	strbne	r1, [r0, #1761]	; 0x6e1
   25d84:	mcrreq	11, 13, r0, r7, cr10
   25d88:	ldrbne	r1, [r4, #-2610]	; 0xfffff5ce
   25d8c:	andsne	r0, r4, pc, asr r2
   25d90:	beq	ff729eac <tcgetattr@plt+0xff725ddc>
   25d94:	ldrne	r1, [sp, #-2202]	; 0xfffff766
   25d98:	eorseq	r0, r9, #241172480	; 0xe600000
   25d9c:	ldreq	r0, [r4, #1430]!	; 0x596
   25da0:	eorne	r1, r7, #553648128	; 0x21000000
   25da4:	svceq	0x000d122e
   25da8:	svceq	0x004114d5
   25dac:	streq	r1, [sl], #1176	; 0x498
   25db0:	cmnne	r9, #-1828716544	; 0x93000000
   25db4:	strteq	r0, [ip], #1180	; 0x49c
   25db8:	svceq	0x006d0fb7
   25dbc:	mvnne	r0, #164, 30	; 0x290
   25dc0:	strbne	r1, [r0, -ip, lsr #14]
   25dc4:	ldceq	12, cr0, [r0], {132}	; 0x84
   25dc8:			; <UNDEFINED> instruction: 0x0c9a19d4
   25dcc:	cfldrseq	mvf1, [r8], #380	; 0x17c
   25dd0:	svceq	0x00d405fe
   25dd4:	strbeq	r0, [r1], -r7, lsl #12
   25dd8:	cmneq	r8, #-2130706432	; 0x81000000
   25ddc:	svceq	0x00e60d92
   25de0:	ldmibne	r3, {r1, r3, r5, r7, r8, sl, fp}
   25de4:	ldrbteq	r0, [sl], #3508	; 0xdb4
   25de8:	cfstr32eq	mvfx0, [r5], {16}
   25dec:	ldmeq	sl, {r1, r2, r4, r6, sl, fp}
   25df0:	ldmeq	r8, {r0, r2, r3, r6, r7, fp}^
   25df4:	ldmeq	pc, {r0, r1, r2, r3, r7, r8, sl, ip}^	; <UNPREDICTABLE>
   25df8:	rscsne	r0, ip, #72, 26	; 0x1200
   25dfc:	ldrhne	r1, [r8, #144]	; 0x90
   25e00:	addsne	r1, r2, r7, lsl #6
   25e04:	movteq	r1, #53974	; 0xd2d6
   25e08:	strbne	r1, [r4, sl, asr #5]
   25e0c:	bne	1b6ae08 <tcgetattr@plt+0x1b66d38>
   25e10:	bicne	r1, r2, #168, 6	; 0xa0000002
   25e14:			; <UNDEFINED> instruction: 0x066f1357
   25e18:	stcleq	13, cr0, [r3], {11}
   25e1c:	ldrbteq	r0, [r8], -pc, asr #25
   25e20:	bleq	1ee78e4 <tcgetattr@plt+0x1ee3814>
   25e24:	eoreq	r0, r9, #-1879048190	; 0x90000002
   25e28:	beq	fea666d4 <tcgetattr@plt+0xfea62604>
   25e2c:	mvnseq	r0, #757760	; 0xb9000
   25e30:			; <UNDEFINED> instruction: 0x06db06b7
   25e34:	ldrtne	r1, [lr], #1540	; 0x604
   25e38:	ldmdane	r9, {r2, r3, r7, r8, r9, fp}^
   25e3c:	ldrteq	r0, [sp], #2972	; 0xb9c
   25e40:	subseq	r0, pc, #216, 8	; 0xd8000000
   25e44:			; <UNDEFINED> instruction: 0x0ea2193d
   25e48:	cdpeq	4, 12, cr1, cr14, cr3, {2}
   25e4c:	mrceq	13, 1, r0, cr14, cr6, {7}
   25e50:	ldmdbne	r7, {r3, r4, r6, r9, sl, fp}
   25e54:	ldmeq	r8!, {r1, r4, r5, r6, r9, sl, fp}^
   25e58:	strcc	pc, [ip, #2271]!	; 0x8df
   25e5c:			; <UNDEFINED> instruction: 0xf04f2700
   25e60:	stmiapl	r6!, {r0, fp}^
   25e64:			; <UNDEFINED> instruction: 0xf8536833
   25e68:	bcs	2df10 <tcgetattr@plt+0x29e40>
   25e6c:			; <UNDEFINED> instruction: 0xf108d13b
   25e70:			; <UNDEFINED> instruction: 0xf1b80801
   25e74:	mvnsle	r0, r4, ror #30
   25e78:			; <UNDEFINED> instruction: 0xf8d39b05
   25e7c:	mrs	r8, (UNDEF: 65)
   25e80:	strcc	pc, [r8, #2271]	; 0x8df
   25e84:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   25e88:	ldrtmi	r5, [lr], -r7, ror #17
   25e8c:	blcs	ccabc <tcgetattr@plt+0xc89ec>
   25e90:	sbchi	pc, ip, r0, asr #6
   25e94:	ldrdcc	pc, [r0], -sl
   25e98:	bcs	b83f08 <tcgetattr@plt+0xb7fe38>
   25e9c:	sbchi	pc, r9, r0, asr #32
   25ea0:	bcs	1904010 <tcgetattr@plt+0x18fff40>
   25ea4:	sbchi	pc, r5, r0, asr #32
   25ea8:	bcs	44118 <tcgetattr@plt+0x40048>
   25eac:	sbchi	pc, r1, r0, asr #32
   25eb0:	ldrdeq	pc, [r4], -sl
   25eb4:			; <UNDEFINED> instruction: 0xf0032800
   25eb8:	tstcs	r1, r6, lsl #8
   25ebc:			; <UNDEFINED> instruction: 0xf9b4f7fd
   25ec0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   25ec4:	adcshi	pc, r8, r0
   25ec8:			; <UNDEFINED> instruction: 0xf10a9b09
   25ecc:	movwcc	r0, #35336	; 0x8a08
   25ed0:	blls	2caafc <tcgetattr@plt+0x2c6a2c>
   25ed4:	movwls	r3, #43778	; 0xab02
   25ed8:			; <UNDEFINED> instruction: 0xf8dfe7d8
   25edc:	stmiapl	r2!, {r2, r4, r5, r8, sl, sp}
   25ee0:	movwls	r6, #30739	; 0x7813
   25ee4:	ldrmi	lr, [r8, #1422]!	; 0x58e
   25ee8:	bl	11d5f4 <tcgetattr@plt+0x119524>
   25eec:	and	r0, r2, r7, lsl #7
   25ef0:	strbmi	r3, [r7, #-1793]	; 0xfffff8ff
   25ef4:			; <UNDEFINED> instruction: 0xf853d0bb
   25ef8:	bcs	30b10 <tcgetattr@plt+0x2ca40>
   25efc:			; <UNDEFINED> instruction: 0x4639d1f8
   25f00:			; <UNDEFINED> instruction: 0xf7f54640
   25f04:			; <UNDEFINED> instruction: 0xe7b2fc77
   25f08:	ldrdcs	pc, [ip], -fp
   25f0c:			; <UNDEFINED> instruction: 0xf0002a00
   25f10:			; <UNDEFINED> instruction: 0xf8df8081
   25f14:	stmiapl	r6!, {r5, r6, r7, sl, sp}
   25f18:	bcs	3ffe8 <tcgetattr@plt+0x3bf18>
   25f1c:	andhi	pc, r6, #805306380	; 0x3000000c
   25f20:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   25f24:	rsbs	r5, r9, r5, lsr #17
   25f28:	strbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   25f2c:	strb	r5, [r2], r4, lsr #17
   25f30:	ldrdcs	pc, [ip], -fp
   25f34:	cmple	sl, r0, lsl #20
   25f38:	ldrbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   25f3c:	ldrtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   25f40:	stmiapl	r6!, {r0, r2, r5, r6, fp, ip, lr}
   25f44:			; <UNDEFINED> instruction: 0xf8df220c
   25f48:	blx	ab292 <tcgetattr@plt+0xa71c2>
   25f4c:			; <UNDEFINED> instruction: 0xf8dff307
   25f50:	ldrbtmi	r0, [r9], #-1184	; 0xfffffb60
   25f54:	andcs	r5, r0, r2, lsr #16
   25f58:	ldmdavs	r2, {r1, r2, sl, fp, ip, pc}
   25f5c:	strmi	r5, [r8, r3, ror #17]!
   25f60:	mvnscc	pc, #79	; 0x4f
   25f64:			; <UNDEFINED> instruction: 0xe6826033
   25f68:	ldrdcs	pc, [ip], -fp
   25f6c:	teqle	r9, r0, lsl #20
   25f70:	strtne	pc, [r0], #2271	; 0x8df
   25f74:	ldrbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   25f78:	stmiapl	r6!, {r0, r2, r5, r6, fp, ip, lr}
   25f7c:	ldrne	pc, [ip], #2271	; 0x8df
   25f80:	blx	ae7ba <tcgetattr@plt+0xaa6ea>
   25f84:			; <UNDEFINED> instruction: 0xf8dff307
   25f88:	stmdapl	r1!, {r3, r5, r6, sl, sp}^
   25f8c:	stmiapl	r2!, {r1, r2, fp, ip, pc}
   25f90:	stmiapl	r3, {r0, r3, fp, sp, lr}^
   25f94:	stmdbcs	r0, {r1, r4, fp, sp, lr}
   25f98:			; <UNDEFINED> instruction: 0x81a9f003
   25f9c:	tstls	r0, r4, lsl #2
   25fa0:	ldrbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   25fa4:	ldrbtmi	r2, [r9], #-0
   25fa8:			; <UNDEFINED> instruction: 0xf04f47a8
   25fac:	ldrshtvs	r3, [r3], -pc
   25fb0:			; <UNDEFINED> instruction: 0xf8dbe65d
   25fb4:	movwlt	r2, #8204	; 0x200c
   25fb8:	ldrtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   25fbc:	ldmdavs	r2!, {r1, r2, r5, r7, fp, ip, lr}
   25fc0:	vmlsl.s8	q9, d3, d0
   25fc4:			; <UNDEFINED> instruction: 0xf8df81a3
   25fc8:	stmiapl	r5!, {r4, r5, sl, sp}
   25fcc:			; <UNDEFINED> instruction: 0xf8dfe01a
   25fd0:	stmiapl	r6!, {r2, r5, sl, sp}
   25fd4:	bcs	400a4 <tcgetattr@plt+0x3bfd4>
   25fd8:	orrhi	pc, lr, r3, asr #5
   25fdc:	ldrcs	pc, [r8], #-2271	; 0xfffff721
   25fe0:	str	r5, [pc, r5, lsr #17]!
   25fe4:	strcs	pc, [ip], #-2271	; 0xfffff721
   25fe8:	ldmdavs	r2!, {r1, r2, r5, r7, fp, ip, lr}
   25fec:	vmlsl.s8	q9, d3, d0
   25ff0:			; <UNDEFINED> instruction: 0xf8df8188
   25ff4:	stmiapl	r5!, {r2, sl, sp}
   25ff8:			; <UNDEFINED> instruction: 0xf8dfe7c0
   25ffc:	bmi	fff6b064 <tcgetattr@plt+0xfff66f94>
   26000:	stmiapl	r6!, {r0, r2, r5, r6, fp, ip, lr}
   26004:	ldrne	pc, [ip], #-2271	; 0xfffff721
   26008:	blx	ae842 <tcgetattr@plt+0xaa772>
   2600c:	ldmmi	r8!, {r0, r1, r2, r8, r9, ip, sp, lr, pc}^
   26010:			; <UNDEFINED> instruction: 0xe79f4479
   26014:	bmi	ffdf8818 <tcgetattr@plt+0xffdf4748>
   26018:	stmiapl	r6!, {r0, r2, r5, r6, fp, ip, lr}
   2601c:	strne	pc, [r8], #-2271	; 0xfffff721
   26020:	blx	ae85a <tcgetattr@plt+0xaa78a>
   26024:	ldmmi	r2!, {r0, r1, r2, r8, r9, ip, sp, lr, pc}^
   26028:			; <UNDEFINED> instruction: 0xe7934479
   2602c:			; <UNDEFINED> instruction: 0xf8dad104
   26030:	ldmdavc	sl, {ip, sp}
   26034:	suble	r2, ip, sp, lsr #20
   26038:	svceq	0x0000f1b8
   2603c:	strhi	pc, [pc], -r3
   26040:	andcs	r4, r0, #256000	; 0x3e800
   26044:	ldccs	8, cr15, [r8], {73}	; 0x49
   26048:			; <UNDEFINED> instruction: 0xf8da4690
   2604c:	stmiapl	r3!, {ip}^
   26050:	ldrbvc	pc, [r4, -r3, lsl #10]	; <UNPREDICTABLE>
   26054:			; <UNDEFINED> instruction: 0xf108e008
   26058:	stmdbls	r6, {r0, fp}
   2605c:	svceq	0x0052f1b8
   26060:	ldchi	8, cr15, [r8], {73}	; 0x49
   26064:	ldrhi	pc, [fp, #5]
   26068:	eorseq	pc, r8, r7, asr r8	; <UNPREDICTABLE>
   2606c:			; <UNDEFINED> instruction: 0xf7dd9106
   26070:	stmdacs	r0, {r1, r4, r5, sl, fp, sp, lr, pc}
   26074:			; <UNDEFINED> instruction: 0xf508d1ef
   26078:			; <UNDEFINED> instruction: 0xf8497380
   2607c:			; <UNDEFINED> instruction: 0xf8da3c18
   26080:	blcs	32098 <tcgetattr@plt+0x2dfc8>
   26084:	strbhi	pc, [lr, r7]!	; <UNPREDICTABLE>
   26088:	movwls	r4, #26136	; 0x6618
   2608c:			; <UNDEFINED> instruction: 0xffa6f7fd
   26090:	ldreq	pc, [r0, -r9, lsr #3]
   26094:	andcc	r4, r1, #2097152	; 0x200000
   26098:	ldceq	8, cr15, [r0], {73}	; 0x49
   2609c:	ldrbhi	pc, [r6, r7, asr #32]	; <UNPREDICTABLE>
   260a0:	ldrdcs	pc, [ip], -fp
   260a4:	bcs	4ccc4 <tcgetattr@plt+0x48bf4>
   260a8:	strbhi	pc, [ip, r7]	; <UNPREDICTABLE>
   260ac:	stmiapl	r2!, {r0, r4, r6, r7, r9, fp, lr}
   260b0:	bcs	40100 <tcgetattr@plt+0x3c030>
   260b4:	ldrbhi	pc, [pc, -r9, asr #5]	; <UNPREDICTABLE>
   260b8:	stmiapl	r6!, {r0, r1, r2, r3, r6, r7, r9, fp, lr}
   260bc:	andcs	r4, r0, ip, asr #21
   260c0:	stmiapl	r2!, {r0, r1, r3, r4, r6, r7, r8, fp, lr}
   260c4:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   260c8:	blls	177f90 <tcgetattr@plt+0x173ec0>
   260cc:	ldrdhi	pc, [r0], -r3
   260d0:	ldmdavc	sl, {r3, r4, sp, lr, pc}^
   260d4:			; <UNDEFINED> instruction: 0xd1af2a6b
   260d8:	blcs	4434c <tcgetattr@plt+0x4027c>
   260dc:	blls	29a794 <tcgetattr@plt+0x2966c4>
   260e0:	beq	162510 <tcgetattr@plt+0x15e440>
   260e4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   260e8:	movwls	r3, #37636	; 0x9304
   260ec:	blcc	8cd1c <tcgetattr@plt+0x88c4c>
   260f0:	strb	r9, [fp], sl, lsl #6
   260f4:	ldrbmi	r9, [r2], -sl, lsl #18
   260f8:			; <UNDEFINED> instruction: 0xf0112000
   260fc:	blls	1a5b68 <tcgetattr@plt+0x1a1a98>
   26100:	ldrdhi	pc, [r0], -r3
   26104:			; <UNDEFINED> instruction: 0xf43f4545
   26108:	blmi	ff2d17d8 <tcgetattr@plt+0xff2cd708>
   2610c:	stmiapl	r3!, {r0, r2, r9, fp, ip, pc}^
   26110:	adcmi	r6, fp, #1769472	; 0x1b0000
   26114:	blcs	55d7c <tcgetattr@plt+0x51cac>
   26118:			; <UNDEFINED> instruction: 0xf43f6013
   2611c:	ldmdavs	fp, {r3, r5, r7, r8, sl, fp, sp, pc}
   26120:	svclt	0x00182b00
   26124:	mvnsle	r4, fp, lsr #5
   26128:	andsvs	r9, r3, r5, lsl #20
   2612c:	blmi	fec5f7b0 <tcgetattr@plt+0xfec5b6e0>
   26130:	movwls	r5, #47331	; 0xb8e3
   26134:	ldmdavs	fp, {r0, r1, r3, r8, r9, fp, ip, pc}
   26138:			; <UNDEFINED> instruction: 0xf0032b00
   2613c:	ldmdavc	fp, {r0, r1, r2, r6, r7, r9, pc}
   26140:			; <UNDEFINED> instruction: 0xf0032b00
   26144:	blls	186c58 <tcgetattr@plt+0x182b88>
   26148:	ldrdhi	pc, [r0], -r3
   2614c:			; <UNDEFINED> instruction: 0x2600e7da
   26150:	ldrdeq	pc, [r0], -sl
   26154:			; <UNDEFINED> instruction: 0xf0032800
   26158:	stmdavc	r3, {r1, r2, r5, r8, sl, pc}
   2615c:			; <UNDEFINED> instruction: 0xf0432b2d
   26160:	stmdavc	r3, {r0, r1, r2, r4, r5, r6, r7, sl, pc}^
   26164:			; <UNDEFINED> instruction: 0xf0432b64
   26168:	stmvc	r3, {r0, r1, r4, r5, r6, r7, sl, pc}
   2616c:			; <UNDEFINED> instruction: 0xf0432b00
   26170:	blmi	fec87534 <tcgetattr@plt+0xfec83464>
   26174:	ldrdne	pc, [r4], -sl
   26178:	ldmdavs	r2!, {r1, r2, r5, r6, r7, fp, ip, lr}
   2617c:			; <UNDEFINED> instruction: 0xf0072900
   26180:			; <UNDEFINED> instruction: 0x461086f4
   26184:	ldc	7, cr15, [r6], {221}	; 0xdd
   26188:	ldrdeq	pc, [r4], -sl
   2618c:	stc2l	7, cr15, [sl], #944	; 0x3b0
   26190:			; <UNDEFINED> instruction: 0xf8d39b05
   26194:	eorsvs	r8, r0, r0
   26198:			; <UNDEFINED> instruction: 0xf8dae7b4
   2619c:	andcs	r0, r1, #0
   261a0:	ldccs	8, cr15, [r0], {73}	; 0x49
   261a4:			; <UNDEFINED> instruction: 0xf0042800
   261a8:	stmdavc	r2, {r1, r3, r4, r7, pc}
   261ac:			; <UNDEFINED> instruction: 0xf0442a2d
   261b0:	stmdavc	r2, {r2, r7, pc}^
   261b4:			; <UNDEFINED> instruction: 0xf0442a77
   261b8:	stmvc	r2, {r7, pc}
   261bc:			; <UNDEFINED> instruction: 0xf0442a00
   261c0:	bmi	fe2c63b8 <tcgetattr@plt+0xfe2c22e8>
   261c4:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   261c8:			; <UNDEFINED> instruction: 0xf0072a00
   261cc:			; <UNDEFINED> instruction: 0xf10a82e6
   261d0:	ldmdavs	r6, {r2, r9, fp}^
   261d4:			; <UNDEFINED> instruction: 0xf8d22301
   261d8:	movwls	r9, #28680	; 0x7008
   261dc:	ldrdeq	pc, [r0], -sl
   261e0:			; <UNDEFINED> instruction: 0xf0062800
   261e4:	stmdavc	r2, {r2, r3, r8, r9, pc}
   261e8:			; <UNDEFINED> instruction: 0xf0072a2d
   261ec:	svccs	0x00588131
   261f0:	tsthi	ip, r7	; <UNPREDICTABLE>
   261f4:	tstcs	r0, sl, lsl #4
   261f8:	bl	fe164174 <tcgetattr@plt+0xfe1600a4>
   261fc:	ldrdcs	pc, [r4], -sl
   26200:	bcs	37a20 <tcgetattr@plt+0x33950>
   26204:	rsbhi	pc, r2, r5
   26208:	tstcs	r0, r0, lsl r6
   2620c:			; <UNDEFINED> instruction: 0xf7dd220a
   26210:			; <UNDEFINED> instruction: 0x4681eb7a
   26214:	ldrdcs	pc, [r0], -sl
   26218:			; <UNDEFINED> instruction: 0xf0052a00
   2621c:			; <UNDEFINED> instruction: 0xf8da8057
   26220:	bcs	2e238 <tcgetattr@plt+0x2a168>
   26224:	subshi	pc, r2, r5
   26228:	ldrdcs	pc, [r8], -sl
   2622c:			; <UNDEFINED> instruction: 0xf0052a00
   26230:			; <UNDEFINED> instruction: 0xf8db804d
   26234:	bcs	2e26c <tcgetattr@plt+0x2a19c>
   26238:	rscshi	pc, r1, r7
   2623c:	stmiapl	r2!, {r0, r2, r3, r5, r6, r9, fp, lr}
   26240:	bcs	40290 <tcgetattr@plt+0x3c1c0>
   26244:	ldrbhi	pc, [r0, -r8, asr #5]	; <UNPREDICTABLE>
   26248:	stmiapl	r6!, {r0, r1, r3, r5, r6, r9, fp, lr}
   2624c:	stmdami	r8!, {r2, r3, r9, sp}^
   26250:	vqrdmulh.s<illegal width 8>	d15, d7, d2
   26254:	stmdapl	r2!, {r1, r2, r8, r9, sl, fp, ip, pc}
   26258:	ldmdbmi	r8!, {sp}^
   2625c:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
   26260:			; <UNDEFINED> instruction: 0x47b058fb
   26264:			; <UNDEFINED> instruction: 0xf8d39b05
   26268:	strb	r8, [fp, -r0]
   2626c:	ldrdeq	pc, [r0], -sl
   26270:	blx	8e22d8 <tcgetattr@plt+0x8de208>
   26274:			; <UNDEFINED> instruction: 0xf8491c46
   26278:			; <UNDEFINED> instruction: 0xf0040c18
   2627c:	blmi	1c47828 <tcgetattr@plt+0x1c43758>
   26280:	stmiapl	r3!, {r0, r2, r9, fp, ip, pc}^
   26284:	ldrdhi	pc, [r0], -r2
   26288:			; <UNDEFINED> instruction: 0xe73b64d8
   2628c:	ldrdcc	pc, [r0], -sl
   26290:			; <UNDEFINED> instruction: 0xf0032b00
   26294:			; <UNDEFINED> instruction: 0xf1a985ed
   26298:			; <UNDEFINED> instruction: 0x46580318
   2629c:	ldrmi	r9, [r9], -r8, lsl #6
   262a0:	blx	c642a0 <tcgetattr@plt+0xc601d0>
   262a4:	suble	r2, r2, r0, lsl #16
   262a8:			; <UNDEFINED> instruction: 0xe198f8df
   262ac:			; <UNDEFINED> instruction: 0xf8daaa16
   262b0:			; <UNDEFINED> instruction: 0xf10d7000
   262b4:	ldrbtmi	r0, [lr], #2127	; 0x84f
   262b8:	eorge	pc, r4, sp, asr #17
   262bc:	stfeqd	f7, [r3], {7}
   262c0:	sqteqe	f7, #0.5
   262c4:	mrcne	6, 3, r4, cr9, cr2, {4}
   262c8:	mrsls	r2, SP_und
   262cc:	ldccc	8, cr15, [r8], {73}	; 0x49
   262d0:	tstls	r6, r1, lsl #2
   262d4:	blvs	164454 <tcgetattr@plt+0x160384>
   262d8:	stmdbls	r7, {r8, r9, sp}
   262dc:			; <UNDEFINED> instruction: 0xf8ca3e01
   262e0:	strmi	r3, [sl], -r0
   262e4:	svccc	0x0001f811
   262e8:	rsbeq	pc, r1, r3, lsr #3
   262ec:	svclt	0x009c2819
   262f0:	sbcslt	r3, fp, #32, 22	; 0x8000
   262f4:	andcc	pc, r0, r8, lsl #17
   262f8:	svceq	0x0001f816
   262fc:	mulle	r2, r8, r2
   26300:	addmi	r3, r3, #32, 6	; 0x80000000
   26304:	strmi	sp, [ip, #265]	; 0x109
   26308:	andeq	pc, r2, #-2147483648	; 0x80000000
   2630c:	andeq	lr, r7, #165888	; 0x28800
   26310:	andcs	pc, r0, sl, asr #17
   26314:	bcs	15aab0 <tcgetattr@plt+0x1569e0>
   26318:	blls	25a33c <tcgetattr@plt+0x25626c>
   2631c:	blls	1b7b8c <tcgetattr@plt+0x1b3abc>
   26320:	movwcc	r6, #4115	; 0x1013
   26324:	movwls	r2, #27397	; 0x6b05
   26328:			; <UNDEFINED> instruction: 0xf8ddd1d4
   2632c:			; <UNDEFINED> instruction: 0xf859a024
   26330:	bcs	f1398 <tcgetattr@plt+0xed2c8>
   26334:	ldrthi	pc, [r6], #581	; 0x245	; <UNPREDICTABLE>
   26338:	ldrdcc	pc, [ip], -fp
   2633c:			; <UNDEFINED> instruction: 0xf0072b00
   26340:	blmi	b47c18 <tcgetattr@plt+0xb43b48>
   26344:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   26348:	vqdmlsl.s<illegal width 8>	q9, d9, d0
   2634c:	blmi	ac8064 <tcgetattr@plt+0xac3f94>
   26350:	ldmdbmi	sp!, {r1, r2, r5, r6, r7, fp, ip, lr}
   26354:	bmi	f6e35c <tcgetattr@plt+0xf6a28c>
   26358:	blmi	f77544 <tcgetattr@plt+0xf73474>
   2635c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   26360:	ldmdbmi	ip!, {r8, sp}
   26364:			; <UNDEFINED> instruction: 0xf8da447b
   26368:	ldrbtmi	r2, [r9], #-0
   2636c:	blls	178234 <tcgetattr@plt+0x174164>
   26370:	ldrdhi	pc, [r0], -r3
   26374:	blmi	e5fe94 <tcgetattr@plt+0xe5bdc4>
   26378:	stmiapl	r6!, {r3, r4, r6, r9, sl, lr}^
   2637c:			; <UNDEFINED> instruction: 0xf7fe4631
   26380:	stmdacs	r0, {r0, r4, r7, r8, fp, ip, sp, lr, pc}
   26384:	ldrhi	pc, [pc], -r3
   26388:			; <UNDEFINED> instruction: 0xf8d39b05
   2638c:	ldrt	r8, [r9], r0
   26390:	ldrdcc	pc, [r0], -sl
   26394:			; <UNDEFINED> instruction: 0xf0042b00
   26398:	blmi	c48300 <tcgetattr@plt+0xc44230>
   2639c:	stmiapl	r1!, {r3, r4, r6, r9, sl, lr}^
   263a0:			; <UNDEFINED> instruction: 0xf980f7fe
   263a4:			; <UNDEFINED> instruction: 0xf8d39b05
   263a8:	strt	r8, [fp], r0
   263ac:	ldrdcs	pc, [r0], -sl
   263b0:			; <UNDEFINED> instruction: 0xf8492100
   263b4:			; <UNDEFINED> instruction: 0xf1a91c18
   263b8:	bcs	26820 <tcgetattr@plt+0x22750>
   263bc:	cmnhi	r2, r3	; <UNPREDICTABLE>
   263c0:			; <UNDEFINED> instruction: 0xf7fe4658
   263c4:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}
   263c8:	msrhi	SPSR_fs, r3
   263cc:			; <UNDEFINED> instruction: 0xf8d39b05
   263d0:	ldr	r8, [r7], r0
   263d4:	andeq	r3, r3, r6, ror r0
   263d8:	andeq	r0, r0, r0, asr #6
   263dc:	andeq	r3, r3, r2, rrx
   263e0:	andeq	r0, r0, r8, ror #6
   263e4:	andeq	r0, r0, r0, lsr #8
   263e8:	andeq	r0, r0, ip, ror #6
   263ec:	andeq	r0, r0, r8, asr r3
   263f0:	andeq	r0, r0, r8, lsr #6
   263f4:	muleq	r0, ip, r5
   263f8:	strdeq	r0, [r0], -r4
   263fc:	andeq	pc, r1, r8, lsl #28
   26400:	andeq	r2, r3, r8, asr #27
   26404:	andeq	lr, r1, lr, lsr #22
   26408:	andeq	r0, r0, r4, lsl #9
   2640c:	andeq	r0, r0, r4, ror #6
   26410:	muleq	r0, r0, r3
   26414:	andeq	r0, r0, ip, lsl #6
   26418:	strdeq	lr, [r1], -r2
   2641c:	muleq	r0, r4, r5
   26420:	andeq	lr, r1, r2, asr #17
   26424:	andeq	lr, r1, r0, lsl #16
   26428:	andeq	lr, r1, r4, lsl #16
   2642c:	ldrdeq	r0, [r0], -r4
   26430:	andeq	pc, r1, ip, lsl #19
   26434:	andeq	r0, r0, ip, ror r5
   26438:	andeq	r0, r0, r8, ror #8
   2643c:	andeq	lr, r1, r2, ror #25
   26440:	ldrdeq	r0, [r0], -ip
   26444:	ldrdeq	r2, [r3], -sl
   26448:	andeq	lr, r1, r0, lsl #23
   2644c:	andeq	lr, r1, r8, lsl #23
   26450:	andeq	lr, r1, r0, asr #22
   26454:	andeq	lr, r1, r6, asr #22
   26458:	muleq	r0, r8, r3
   2645c:	andeq	r0, r0, ip, ror #7
   26460:	ldrdvs	pc, [r0], -sl
   26464:			; <UNDEFINED> instruction: 0xf0042e00
   26468:			; <UNDEFINED> instruction: 0x46308790
   2646c:	ldcl	7, cr15, [sl], #-884	; 0xfffffc8c
   26470:			; <UNDEFINED> instruction: 0xf8492806
   26474:	svclt	0x00d40c18
   26478:	andcs	r2, r1, #0, 4
   2647c:	svclt	0x00082800
   26480:	bcs	2ec8c <tcgetattr@plt+0x2abbc>
   26484:	ldrbthi	pc, [r2], -r4	; <UNPREDICTABLE>
   26488:	ldrdcs	pc, [ip], -fp
   2648c:			; <UNDEFINED> instruction: 0xf0062a00
   26490:			; <UNDEFINED> instruction: 0xf8df8367
   26494:	stmiapl	r2!, {r2, r3, r4, r6, r7, r8, r9, fp, sp}
   26498:	bcs	404e8 <tcgetattr@plt+0x3c418>
   2649c:	ldrhi	pc, [r7, r6, asr #5]
   264a0:	blcs	ff464824 <tcgetattr@plt+0xff460754>
   264a4:	andcs	r5, ip, #10878976	; 0xa60000
   264a8:	bleq	ff36482c <tcgetattr@plt+0xff36075c>
   264ac:	vqrdmulh.s<illegal width 8>	d15, d7, d2
   264b0:	stmdapl	r2!, {r1, r2, r8, r9, sl, fp, ip, pc}
   264b4:			; <UNDEFINED> instruction: 0xf8df2000
   264b8:	ldmdavs	r2, {r2, r6, r7, r8, r9, fp, ip}
   264bc:	ldmpl	fp!, {r0, r3, r4, r5, r6, sl, lr}^
   264c0:	blls	178388 <tcgetattr@plt+0x1742b8>
   264c4:	ldrdhi	pc, [r0], -r3
   264c8:			; <UNDEFINED> instruction: 0x4656e61c
   264cc:			; <UNDEFINED> instruction: 0xf8569a05
   264d0:			; <UNDEFINED> instruction: 0xf8d21b04
   264d4:			; <UNDEFINED> instruction: 0xf8498000
   264d8:	stmdbcs	r0, {r2, r4, sl, fp, ip}
   264dc:	mrcge	4, 0, APSR_nzcv, cr2, cr15, {1}
   264e0:	blge	fe764864 <tcgetattr@plt+0xfe760794>
   264e4:			; <UNDEFINED> instruction: 0x4643a816
   264e8:	svcge	0x00159506
   264ec:	ldrbtmi	r4, [sl], #1573	; 0x625
   264f0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   264f4:			; <UNDEFINED> instruction: 0x46044690
   264f8:	ldmdavs	r8, {r0, r1, r2, r3, r4, sp, lr, pc}^
   264fc:			; <UNDEFINED> instruction: 0xf0114622
   26500:	orrslt	pc, r0, r1, ror sp	; <UNPREDICTABLE>
   26504:	ldrdcc	pc, [ip], -fp
   26508:			; <UNDEFINED> instruction: 0xf0022b00
   2650c:			; <UNDEFINED> instruction: 0xf8df8791
   26510:	stmiapl	fp!, {r5, r6, r8, r9, fp, ip, sp}^
   26514:	blcs	40588 <tcgetattr@plt+0x3c4b8>
   26518:	andhi	pc, sp, r3, asr #5
   2651c:	blcc	15648a0 <tcgetattr@plt+0x15607d0>
   26520:	stmdavs	r2!, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   26524:	andcs	r4, r0, r1, asr r6
   26528:			; <UNDEFINED> instruction: 0xf8564798
   2652c:			; <UNDEFINED> instruction: 0xf8d81b04
   26530:	eorsvs	r3, r9, r0
   26534:			; <UNDEFINED> instruction: 0xf0022900
   26538:			; <UNDEFINED> instruction: 0xf8c487cb
   2653c:	blcs	4a544 <tcgetattr@plt+0x46474>
   26540:			; <UNDEFINED> instruction: 0xf8dfd1db
   26544:	stmiapl	fp!, {r6, r8, r9, fp, ip, sp}^
   26548:	bfi	r6, r8, #16, #8
   2654c:			; <UNDEFINED> instruction: 0xf7e02000
   26550:			; <UNDEFINED> instruction: 0xf8dafa01
   26554:	blcs	3255c <tcgetattr@plt+0x2e48c>
   26558:	strhi	pc, [pc, r2]!
   2655c:	bcs	b845cc <tcgetattr@plt+0xb804fc>
   26560:	strhi	pc, [fp, r2, asr #32]!
   26564:	bcs	1a446d4 <tcgetattr@plt+0x1a40604>
   26568:	strhi	pc, [r7, r2, asr #32]!
   2656c:	blcs	447e0 <tcgetattr@plt+0x40710>
   26570:	strhi	pc, [r3, r2, asr #32]!
   26574:	ldc2l	7, cr15, [r0], {224}	; 0xe0
   26578:			; <UNDEFINED> instruction: 0xf8d39b05
   2657c:	strb	r8, [r1]
   26580:	rscscc	pc, pc, #79	; 0x4f
   26584:	ldrmi	r9, [r1], -r7, lsl #16
   26588:			; <UNDEFINED> instruction: 0xf81cf7fe
   2658c:			; <UNDEFINED> instruction: 0xf8d39b05
   26590:			; <UNDEFINED> instruction: 0xf1b88000
   26594:	andle	r0, r7, r0, lsl #30
   26598:	bcc	ffa6491c <tcgetattr@plt+0xffa6084c>
   2659c:	stmiapl	r3!, {r0, r1, r2, r9, fp, ip, pc}^
   265a0:	addsmi	r6, r3, #1769472	; 0x1b0000
   265a4:	cfstrsge	mvf15, [lr, #508]!	; 0x1fc
   265a8:	ldmdavs	r8, {r0, r3, r8, r9, fp, ip, pc}
   265ac:			; <UNDEFINED> instruction: 0xf0032800
   265b0:	stmdacs	r2, {r0, r2, r3, r4, r8, r9, sl, pc}
   265b4:	bichi	pc, r2, r7
   265b8:	ldrdcc	pc, [ip], -fp
   265bc:			; <UNDEFINED> instruction: 0xf0042b00
   265c0:			; <UNDEFINED> instruction: 0xf8df839b
   265c4:	stmiapl	r3!, {r2, r3, r5, r7, r9, fp, ip, sp}^
   265c8:	blcs	4063c <tcgetattr@plt+0x3c56c>
   265cc:			; <UNDEFINED> instruction: 0x81bff2c7
   265d0:	bcc	fe864954 <tcgetattr@plt+0xfe860884>
   265d4:			; <UNDEFINED> instruction: 0xf8df58e3
   265d8:	andcs	r2, r0, r0, lsr #21
   265dc:	bne	fea64960 <tcgetattr@plt+0xfea60890>
   265e0:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   265e4:			; <UNDEFINED> instruction: 0x47986812
   265e8:			; <UNDEFINED> instruction: 0xf8d39b05
   265ec:	str	r8, [r9]
   265f0:	bicscc	pc, r8, #268435460	; 0x10000004
   265f4:			; <UNDEFINED> instruction: 0xf8482201
   265f8:	blls	16e60c <tcgetattr@plt+0x16a53c>
   265fc:	ldrdhi	pc, [r0], -r3
   26600:	vrshl.s8	d30, d0, d17
   26604:	andcs	r3, r1, #212, 6	; 0x50000003
   26608:	andcs	pc, r3, r8, asr #16
   2660c:			; <UNDEFINED> instruction: 0xf8d39b05
   26610:	ldrb	r8, [r7, #-0]!
   26614:			; <UNDEFINED> instruction: 0xf8df9a09
   26618:			; <UNDEFINED> instruction: 0xf8da3a74
   2661c:	ldmdavs	r1, {}	; <UNPREDICTABLE>
   26620:			; <UNDEFINED> instruction: 0xf7fe58e2
   26624:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   26628:	strthi	pc, [sp], -r3, asr #32
   2662c:			; <UNDEFINED> instruction: 0xf8d39b05
   26630:	strb	r8, [r7, #-0]!
   26634:	ldrdcc	pc, [r0], -sl
   26638:			; <UNDEFINED> instruction: 0xf0032b00
   2663c:			; <UNDEFINED> instruction: 0xf1a987d5
   26640:			; <UNDEFINED> instruction: 0x46580118
   26644:			; <UNDEFINED> instruction: 0xf85ef7fe
   26648:			; <UNDEFINED> instruction: 0xf0062800
   2664c:	blls	186774 <tcgetattr@plt+0x1826a4>
   26650:	ldrdhi	pc, [r0], -r3
   26654:			; <UNDEFINED> instruction: 0xf8dbe556
   26658:	blcs	32690 <tcgetattr@plt+0x2e5c0>
   2665c:	rschi	pc, r4, r4
   26660:	bcc	3649e4 <tcgetattr@plt+0x360914>
   26664:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   26668:	vqdmlsl.s<illegal width 8>	q9, d5, d0
   2666c:			; <UNDEFINED> instruction: 0xf8df81e4
   26670:	stmiapl	r3!, {r2, r9, fp, ip, sp}^
   26674:	bcs	6649f8 <tcgetattr@plt+0x660928>
   26678:			; <UNDEFINED> instruction: 0xf8df2000
   2667c:	stmiapl	r2!, {r3, r4, r9, fp, ip}
   26680:			; <UNDEFINED> instruction: 0x47984479
   26684:			; <UNDEFINED> instruction: 0xf8d39b05
   26688:	ldr	r8, [fp, #-0]!
   2668c:	tstcs	r0, r5, lsl #16
   26690:	ldrdcc	pc, [ip], -fp
   26694:	ldrdcs	pc, [r4], -r8
   26698:	andcc	r6, r4, #1
   2669c:	ldccs	8, cr15, [r4], {73}	; 0x49
   266a0:			; <UNDEFINED> instruction: 0xf0032b00
   266a4:			; <UNDEFINED> instruction: 0xf8df8377
   266a8:	stmiapl	r3!, {r3, r6, r7, r8, fp, ip, sp}^
   266ac:	addmi	r6, fp, #1769472	; 0x1b0000
   266b0:	rscshi	pc, r4, #1342177292	; 0x5000000c
   266b4:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   266b8:			; <UNDEFINED> instruction: 0xf8df58e6
   266bc:	ldrdcs	r1, [r0], -ip
   266c0:	ldrdcc	pc, [r0], -sl
   266c4:			; <UNDEFINED> instruction: 0x47b04479
   266c8:			; <UNDEFINED> instruction: 0xf8c39b05
   266cc:	ldr	r8, [r9, #-0]
   266d0:	blcs	4d2f8 <tcgetattr@plt+0x49228>
   266d4:	svcge	0x003af6ff
   266d8:			; <UNDEFINED> instruction: 0xf8df2300
   266dc:	movwls	r0, #2496	; 0x9c0
   266e0:			; <UNDEFINED> instruction: 0xf8df2285
   266e4:	ldrbtmi	r3, [r8], #-2492	; 0xfffff644
   266e8:	tstcs	r1, r1, lsl #4
   266ec:	andcs	r4, r2, #2063597568	; 0x7b000000
   266f0:			; <UNDEFINED> instruction: 0xf898f7fa
   266f4:			; <UNDEFINED> instruction: 0xf8d39b05
   266f8:	str	r8, [r3, #-0]
   266fc:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   26700:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   26704:			; <UNDEFINED> instruction: 0xf0052b00
   26708:	bvs	7067a0 <tcgetattr@plt+0x7026d0>
   2670c:	ldrdeq	pc, [r0], -sl
   26710:	ldccc	8, cr15, [r0], {73}	; 0x49
   26714:			; <UNDEFINED> instruction: 0xf0032800
   26718:			; <UNDEFINED> instruction: 0xf8da8603
   2671c:	svccs	0x00007004
   26720:	strhi	pc, [r2], -r3
   26724:	stmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   26728:			; <UNDEFINED> instruction: 0xf7dd4479
   2672c:	stmdacs	r0, {r2, r4, r6, r7, fp, sp, lr, pc}
   26730:	strhi	pc, [r2, #6]!
   26734:	ldrdcc	pc, [ip], -fp
   26738:			; <UNDEFINED> instruction: 0xf0062b00
   2673c:			; <UNDEFINED> instruction: 0xf8df81aa
   26740:	stmiapl	r3!, {r4, r5, r8, fp, ip, sp}^
   26744:	blcs	407b8 <tcgetattr@plt+0x3c6e8>
   26748:	ldrhi	pc, [sp, #711]	; 0x2c7
   2674c:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   26750:			; <UNDEFINED> instruction: 0xf8df58e3
   26754:	andcs	r2, r0, r4, lsr #18
   26758:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2675c:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   26760:			; <UNDEFINED> instruction: 0x47986812
   26764:			; <UNDEFINED> instruction: 0xf8d39b05
   26768:	strb	r8, [fp], #0
   2676c:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   26770:	ldmdavs	r0!, {r1, r2, r5, r6, r7, fp, ip, lr}
   26774:	blx	fe3e470e <tcgetattr@plt+0xfe3e063e>
   26778:	ldmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2677c:	andcs	r6, r6, #48, 16	; 0x300000
   26780:			; <UNDEFINED> instruction: 0xf7e64479
   26784:	blls	1a4c68 <tcgetattr@plt+0x1a0b98>
   26788:	ldrdhi	pc, [r0], -r3
   2678c:			; <UNDEFINED> instruction: 0xf8dfe4ba
   26790:	tstcs	r0, r4, lsr #18
   26794:	stmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   26798:	tstls	r1, r4, lsl #4
   2679c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   267a0:	vst4.8	{d25,d27,d29,d31}, [pc], r0
   267a4:			; <UNDEFINED> instruction: 0xf7fa7140
   267a8:			; <UNDEFINED> instruction: 0xf8daf83d
   267ac:	stmdacs	r0, {}	; <UNPREDICTABLE>
   267b0:	ldrbhi	pc, [r2, r2]	; <UNPREDICTABLE>
   267b4:	blcs	447c8 <tcgetattr@plt+0x406f8>
   267b8:	strbhi	pc, [lr, r2]	; <UNPREDICTABLE>
   267bc:	ldceq	8, cr15, [r4], {73}	; 0x49
   267c0:	b	ff46473c <tcgetattr@plt+0xff46066c>
   267c4:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   267c8:	andseq	pc, r4, #1073741866	; 0x4000002a
   267cc:	tsteq	r8, r9, lsr #3	; <UNPREDICTABLE>
   267d0:	ldceq	8, cr15, [r8], {73}	; 0x49
   267d4:	stmiapl	r3!, {r4, r9, sl, lr}^
   267d8:	ldmibvs	fp, {r0, r1, r3, r4, fp, sp, lr}
   267dc:			; <UNDEFINED> instruction: 0x4798681b
   267e0:			; <UNDEFINED> instruction: 0xf8d39b05
   267e4:	str	r8, [sp], #0
   267e8:	ldrdeq	pc, [r0], -sl
   267ec:			; <UNDEFINED> instruction: 0xf0042800
   267f0:			; <UNDEFINED> instruction: 0xf84983ee
   267f4:			; <UNDEFINED> instruction: 0xf7dd0c14
   267f8:	mulcc	r1, lr, r9
   267fc:	bichi	pc, sl, #4
   26800:			; <UNDEFINED> instruction: 0xf8d39b05
   26804:	ldrbt	r8, [sp], #-0
   26808:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2680c:	stmiapl	r7!, {r3, r9, fp, ip, pc}^
   26810:	ldmdavs	r8!, {r9, fp, sp}
   26814:	vmull.p8	q11, d19, d3
   26818:	blcs	4792c <tcgetattr@plt+0x4385c>
   2681c:	msrhi	CPSR_xc, r6
   26820:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   26824:	movwcs	r4, #1144	; 0x478
   26828:	stmib	sp, {r5, r6, r9, sp}^
   2682c:	mrscs	r3, R9_usr
   26830:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   26834:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
   26838:			; <UNDEFINED> instruction: 0xfff4f7f9
   2683c:			; <UNDEFINED> instruction: 0xf8d39b05
   26840:	ldrb	r8, [pc], #-0	; 26848 <tcgetattr@plt+0x22778>
   26844:	ldrsbcs	pc, [r4, #136]	; 0x88	; <UNPREDICTABLE>
   26848:			; <UNDEFINED> instruction: 0xf0022a00
   2684c:			; <UNDEFINED> instruction: 0xf8db8618
   26850:	blcs	32888 <tcgetattr@plt+0x2e7b8>
   26854:	ldrbhi	pc, [r6], -r4	; <UNPREDICTABLE>
   26858:	ldmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2685c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   26860:	vqdmlsl.s<illegal width 8>	q9, d7, d0
   26864:			; <UNDEFINED> instruction: 0xf8df8449
   26868:	stmiapl	r3!, {r2, r3, fp, ip, sp}^
   2686c:	ldmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   26870:	ldrbtmi	r2, [r9], #-0
   26874:	blls	1786dc <tcgetattr@plt+0x17460c>
   26878:	ldrdhi	pc, [r0], -r3
   2687c:			; <UNDEFINED> instruction: 0xf8dfe442
   26880:			; <UNDEFINED> instruction: 0xf8da184c
   26884:	ldrbtmi	r0, [r9], #-0
   26888:	stmda	r4!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2688c:	stmdacs	r0, {r0, r9, sl, lr}
   26890:	andshi	pc, sp, #65	; 0x41
   26894:	ldrdeq	pc, [r4], -sl
   26898:			; <UNDEFINED> instruction: 0xf0082800
   2689c:			; <UNDEFINED> instruction: 0xf7fc8460
   268a0:	stmdacs	r0, {r0, r1, r6, r7, sl, fp, ip, sp, lr, pc}
   268a4:	strbhi	pc, [r3], #-8	; <UNPREDICTABLE>
   268a8:			; <UNDEFINED> instruction: 0xf8df9b05
   268ac:			; <UNDEFINED> instruction: 0xf8d32824
   268b0:	stmiapl	r2!, {pc}
   268b4:	subscc	pc, r4, #216, 16	; 0xd80000
   268b8:			; <UNDEFINED> instruction: 0xf0444293
   268bc:	addsmi	r8, r8, #-889192448	; 0xcb000000
   268c0:	andhi	pc, ip, #65	; 0x41
   268c4:			; <UNDEFINED> instruction: 0x37dcf8df
   268c8:			; <UNDEFINED> instruction: 0xf8c82200
   268cc:	cmpcs	r5, r4, asr r2
   268d0:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   268d4:	blx	1564872 <tcgetattr@plt+0x15607a2>
   268d8:	blx	fffe48d0 <tcgetattr@plt+0xfffe0800>
   268dc:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, pc}
   268e0:	ldrbhi	pc, [r9, r2, asr #32]	; <UNPREDICTABLE>
   268e4:	ldrdhi	pc, [r0], -r3
   268e8:			; <UNDEFINED> instruction: 0xf8dae40c
   268ec:	bcs	2e8f4 <tcgetattr@plt+0x2a824>
   268f0:	movwhi	pc, #36868	; 0x9004	; <UNPREDICTABLE>
   268f4:	blvs	fe64d518 <tcgetattr@plt+0xfe649448>
   268f8:			; <UNDEFINED> instruction: 0x37d8f8df
   268fc:	ldrbtmi	r7, [fp], #-2049	; 0xfffff7ff
   26900:	stmdbcc	r0, {r2, r8, r9, ip, sp}
   26904:	tstcs	r1, r8, lsl pc
   26908:			; <UNDEFINED> instruction: 0xf8494298
   2690c:	andle	r1, r3, r8, lsl ip
   26910:	ldmda	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26914:	ldrdcs	pc, [r0], -sl
   26918:			; <UNDEFINED> instruction: 0xf7ec4610
   2691c:	blls	224db0 <tcgetattr@plt+0x220ce0>
   26920:	sbfxne	pc, pc, #17, #21
   26924:	orrsvs	r4, r8, #2030043136	; 0x79000000
   26928:	svc	0x00d4f7dc
   2692c:			; <UNDEFINED> instruction: 0xf0042800
   26930:	blls	18862c <tcgetattr@plt+0x18455c>
   26934:	ldrdhi	pc, [r0], -r3
   26938:	bllt	ff96493c <tcgetattr@plt+0xff96086c>
   2693c:	stc2	7, cr15, [lr, #-936]!	; 0xfffffc58
   26940:			; <UNDEFINED> instruction: 0xf0072800
   26944:	blls	206c68 <tcgetattr@plt+0x202b98>
   26948:	blcs	41dbc <tcgetattr@plt+0x3dcec>
   2694c:	sbchi	pc, r2, r7
   26950:			; <UNDEFINED> instruction: 0xa788f8df
   26954:			; <UNDEFINED> instruction: 0x3788f8df
   26958:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
   2695c:			; <UNDEFINED> instruction: 0xf8da9309
   26960:			; <UNDEFINED> instruction: 0xf8497000
   26964:	svccs	0x00007c14
   26968:	teqhi	r1, #5	; <UNPREDICTABLE>
   2696c:	ldrdcc	pc, [r4], -sl
   26970:			; <UNDEFINED> instruction: 0xf0052b00
   26974:	blls	28735c <tcgetattr@plt+0x28328c>
   26978:	blcs	80aec <tcgetattr@plt+0x7ca1c>
   2697c:	movthi	pc, #40965	; 0xa005	; <UNPREDICTABLE>
   26980:	ldrdcc	pc, [ip], -fp
   26984:			; <UNDEFINED> instruction: 0xf0052b00
   26988:			; <UNDEFINED> instruction: 0xf8df8106
   2698c:	stmiapl	r3!, {r2, r5, r6, r7, r9, sl, ip, sp}^
   26990:	blcs	40a04 <tcgetattr@plt+0x3c934>
   26994:	cmphi	r5, r6, asr #5	; <UNPREDICTABLE>
   26998:			; <UNDEFINED> instruction: 0x36d8f8df
   2699c:			; <UNDEFINED> instruction: 0xf8df58e3
   269a0:	ldrdcs	r2, [r0], -r8
   269a4:			; <UNDEFINED> instruction: 0x173cf8df
   269a8:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   269ac:			; <UNDEFINED> instruction: 0x47986812
   269b0:			; <UNDEFINED> instruction: 0xf8d39b05
   269b4:			; <UNDEFINED> instruction: 0xf7ff8000
   269b8:			; <UNDEFINED> instruction: 0xf8dabba5
   269bc:			; <UNDEFINED> instruction: 0xf7e90000
   269c0:	blls	1a5524 <tcgetattr@plt+0x1a1454>
   269c4:	ldrdhi	pc, [r0], -r3
   269c8:	bllt	fe7649cc <tcgetattr@plt+0xfe7608fc>
   269cc:			; <UNDEFINED> instruction: 0xf8492300
   269d0:			; <UNDEFINED> instruction: 0xf8da3c14
   269d4:			; <UNDEFINED> instruction: 0xf1a91000
   269d8:	stmdbcs	r0, {r2, r4, r9, sl}
   269dc:	mvnshi	pc, #4
   269e0:	ldrdcs	pc, [r4], -sl
   269e4:	andeq	pc, r4, r8, lsl #2
   269e8:			; <UNDEFINED> instruction: 0xf0072a00
   269ec:			; <UNDEFINED> instruction: 0xf8da8540
   269f0:	blcs	32a18 <tcgetattr@plt+0x2e948>
   269f4:	ldrbhi	pc, [r9, r5]	; <UNPREDICTABLE>
   269f8:	blx	fef62a42 <tcgetattr@plt+0xfef5e972>
   269fc:			; <UNDEFINED> instruction: 0xf8596030
   26a00:	bcs	31a58 <tcgetattr@plt+0x2d988>
   26a04:	bicshi	pc, ip, #4
   26a08:	ldrdcc	pc, [ip], -fp
   26a0c:			; <UNDEFINED> instruction: 0xf0042b00
   26a10:			; <UNDEFINED> instruction: 0xf8df8711
   26a14:	stmiapl	r3!, {r2, r3, r4, r6, r9, sl, ip, sp}^
   26a18:	blcs	40a8c <tcgetattr@plt+0x3c9bc>
   26a1c:	msrhi	(UNDEF: 99), r6
   26a20:			; <UNDEFINED> instruction: 0x3650f8df
   26a24:			; <UNDEFINED> instruction: 0xf8df58e3
   26a28:	andcs	r1, r0, r0, asr #13
   26a2c:			; <UNDEFINED> instruction: 0x47984479
   26a30:			; <UNDEFINED> instruction: 0xf8d39b05
   26a34:			; <UNDEFINED> instruction: 0xf7ff8000
   26a38:	andcs	fp, r1, r5, ror #22
   26a3c:			; <UNDEFINED> instruction: 0xf8d2f7e0
   26a40:			; <UNDEFINED> instruction: 0xf8d39b05
   26a44:			; <UNDEFINED> instruction: 0xf7ff8000
   26a48:			; <UNDEFINED> instruction: 0xf8dfbb5d
   26a4c:	stmiapl	r6!, {r2, r7, r9, sl, ip, sp}^
   26a50:	strpl	pc, [r9, r6, lsl #10]!
   26a54:			; <UNDEFINED> instruction: 0x36104630
   26a58:	blx	6e4a50 <tcgetattr@plt+0x6e0980>
   26a5c:	ldrhle	r4, [r9, #39]!	; 0x27
   26a60:	ldrdcc	pc, [ip], -fp
   26a64:			; <UNDEFINED> instruction: 0xf0032b00
   26a68:			; <UNDEFINED> instruction: 0xf8df81b8
   26a6c:	stmiapl	r3!, {r2, r9, sl, ip, sp}^
   26a70:	blcs	40ae4 <tcgetattr@plt+0x3ca14>
   26a74:	ldrbhi	pc, [r1, #709]!	; 0x2c5	; <UNPREDICTABLE>
   26a78:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   26a7c:			; <UNDEFINED> instruction: 0xf8df58e3
   26a80:	andcs	r1, r0, ip, ror #12
   26a84:			; <UNDEFINED> instruction: 0x47984479
   26a88:			; <UNDEFINED> instruction: 0xf8d39b05
   26a8c:			; <UNDEFINED> instruction: 0xf7ff8000
   26a90:			; <UNDEFINED> instruction: 0xf8dabb39
   26a94:			; <UNDEFINED> instruction: 0xf7dd0000
   26a98:			; <UNDEFINED> instruction: 0xf7e0eada
   26a9c:	blls	1a5cf0 <tcgetattr@plt+0x1a1c20>
   26aa0:	ldrdhi	pc, [r0], -r3
   26aa4:	bllt	be4aa8 <tcgetattr@plt+0xbe09d8>
   26aa8:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   26aac:			; <UNDEFINED> instruction: 0xf8d358e3
   26ab0:			; <UNDEFINED> instruction: 0xf1b99000
   26ab4:			; <UNDEFINED> instruction: 0xf0040f00
   26ab8:	mcrge	6, 1, r8, cr1, cr11, {6}
   26abc:	ldrtmi	r4, [r1], -r8, asr #12
   26ac0:			; <UNDEFINED> instruction: 0xf9f0f7e4
   26ac4:			; <UNDEFINED> instruction: 0xf04f2101
   26ac8:	bl	1b36cc <tcgetattr@plt+0x1af5fc>
   26acc:	ldrmi	r0, [r0, #2048]!	; 0x800
   26ad0:			; <UNDEFINED> instruction: 0xf108bf82
   26ad4:			; <UNDEFINED> instruction: 0x23200801
   26ad8:			; <UNDEFINED> instruction: 0xf8d95433
   26adc:			; <UNDEFINED> instruction: 0x46407014
   26ae0:			; <UNDEFINED> instruction: 0x360cf8df
   26ae4:	ldrbtmi	r9, [fp], #-1795	; 0xfffff8fd
   26ae8:			; <UNDEFINED> instruction: 0x7010f8d9
   26aec:			; <UNDEFINED> instruction: 0xf8d99702
   26af0:	strmi	r7, [pc], #-28	; 26af8 <tcgetattr@plt+0x22a28>
   26af4:			; <UNDEFINED> instruction: 0xf8d99701
   26af8:	strmi	r7, [pc], #-24	; 26b00 <tcgetattr@plt+0x22a30>
   26afc:			; <UNDEFINED> instruction: 0xf7dd9700
   26b00:			; <UNDEFINED> instruction: 0x4640e97e
   26b04:	stmdb	lr!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26b08:	cmpcc	ip, #72351744	; 0x4500000	; <UNPREDICTABLE>
   26b0c:	andvc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   26b10:			; <UNDEFINED> instruction: 0xf8df2101
   26b14:			; <UNDEFINED> instruction: 0xf04f35e0
   26b18:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   26b1c:	strmi	r9, [r0], #1792	; 0x700
   26b20:			; <UNDEFINED> instruction: 0xf7dd4640
   26b24:	strbmi	lr, [r0], -ip, ror #18
   26b28:	ldmdb	ip, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26b2c:	teqne	r4, #69206016	; 0x4200000	; <UNPREDICTABLE>
   26b30:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   26b34:	svceq	0x0001f013
   26b38:			; <UNDEFINED> instruction: 0x212bbf14
   26b3c:	bl	22eff8 <tcgetattr@plt+0x22af28>
   26b40:	ldrbeq	r0, [r8, -r0, lsl #14]
   26b44:	strbhi	pc, [lr], #-259	; 0xfffffefd	; <UNPREDICTABLE>
   26b48:			; <UNDEFINED> instruction: 0xf105079a
   26b4c:			; <UNDEFINED> instruction: 0xf8df8547
   26b50:	ldrbtmi	r3, [fp], #-1448	; 0xfffffa58
   26b54:			; <UNDEFINED> instruction: 0xf04f9301
   26b58:			; <UNDEFINED> instruction: 0xf8df32ff
   26b5c:	ldrtmi	r3, [r8], -r0, lsr #11
   26b60:	mrscs	r9, (UNDEF: 17)
   26b64:			; <UNDEFINED> instruction: 0xf7dd447b
   26b68:	vmla.i8	q15, q1, q5
   26b6c:			; <UNDEFINED> instruction: 0xf85953ec
   26b70:	blcs	32b84 <tcgetattr@plt+0x2eab4>
   26b74:	strhi	pc, [r4, #-5]!
   26b78:	mvnspl	pc, #536870916	; 0x20000004
   26b7c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   26b80:			; <UNDEFINED> instruction: 0xf0452b00
   26b84:	vqrshl.s8	d24, d1, d2
   26b88:			; <UNDEFINED> instruction: 0xf85953f0
   26b8c:	blcs	32ba0 <tcgetattr@plt+0x2ead0>
   26b90:	ldrbthi	pc, [lr], #69	; 0x45	; <UNPREDICTABLE>
   26b94:	mvnspl	pc, #536870916	; 0x20000004
   26b98:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   26b9c:			; <UNDEFINED> instruction: 0xf0452b00
   26ba0:			; <UNDEFINED> instruction: 0xf64284eb
   26ba4:			; <UNDEFINED> instruction: 0xf8591338
   26ba8:	cmplt	r3, r3
   26bac:			; <UNDEFINED> instruction: 0xf7dd4638
   26bb0:			; <UNDEFINED> instruction: 0xf8dfe8da
   26bb4:	ldrbtmi	r3, [fp], #-1356	; 0xfffffab4
   26bb8:	ldmdavs	r8, {r0, r1, r2, sl, lr}
   26bbc:	eorsvs	r7, r8, fp, lsl r9
   26bc0:			; <UNDEFINED> instruction: 0xf509713b
   26bc4:	ldmdavs	fp, {r0, r2, r5, r8, r9, ip, lr}
   26bc8:	blls	1931bc <tcgetattr@plt+0x18f0ec>
   26bcc:	ldmdavs	r9, {r7, r9, sp}
   26bd0:	tstpl	r6, #37748736	; 0x2400000	; <UNPREDICTABLE>
   26bd4:	stmdavs	fp, {r3, r4, fp, sp, lr}^
   26bd8:			; <UNDEFINED> instruction: 0xf0036ddb
   26bdc:	sbcsne	r0, fp, r7, lsl #2
   26be0:	stfple	f4, [r3], {10}
   26be4:			; <UNDEFINED> instruction: 0xf0464213
   26be8:			; <UNDEFINED> instruction: 0xf6458162
   26bec:			; <UNDEFINED> instruction: 0xf8593350
   26bf0:	blcs	32c04 <tcgetattr@plt+0x2eb34>
   26bf4:	ldrthi	pc, [r2], #69	; 0x45	; <UNPREDICTABLE>
   26bf8:	tstvs	ip, #536870916	; 0x20000004	; <UNPREDICTABLE>
   26bfc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   26c00:			; <UNDEFINED> instruction: 0xf0452b00
   26c04:	vaba.s8	d24, d18, d11
   26c08:			; <UNDEFINED> instruction: 0xf8596318
   26c0c:	blcs	32c20 <tcgetattr@plt+0x2eb50>
   26c10:	tsthi	fp, #5	; <UNPREDICTABLE>
   26c14:	movtne	pc, #54850	; 0xd642	; <UNPREDICTABLE>
   26c18:	andcc	pc, r3, r9, lsl r8	; <UNPREDICTABLE>
   26c1c:			; <UNDEFINED> instruction: 0xf0452b00
   26c20:	ldrtmi	r8, [r8], -r5, ror #9
   26c24:	ldm	lr, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26c28:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
   26c2c:	blcs	37c50 <tcgetattr@plt+0x33b80>
   26c30:	ldrbhi	pc, [ip, #2]	; <UNPREDICTABLE>
   26c34:	ldmdavs	r2, {r0, r2, r9, fp, ip, pc}
   26c38:			; <UNDEFINED> instruction: 0xf8d2b122
   26c3c:	addsmi	r2, r3, #96, 2
   26c40:	msrhi	CPSR_fsc, r6
   26c44:			; <UNDEFINED> instruction: 0xf8072320
   26c48:			; <UNDEFINED> instruction: 0xf8d93b01
   26c4c:			; <UNDEFINED> instruction: 0xf0160020
   26c50:			; <UNDEFINED> instruction: 0x4601fafb
   26c54:			; <UNDEFINED> instruction: 0xf7dc4638
   26c58:			; <UNDEFINED> instruction: 0x4607ef14
   26c5c:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
   26c60:			; <UNDEFINED> instruction: 0xf0422b08
   26c64:			; <UNDEFINED> instruction: 0xf8d985c3
   26c68:	blcs	72c80 <tcgetattr@plt+0x6ebb0>
   26c6c:	strbhi	pc, [r8, #6]	; <UNPREDICTABLE>
   26c70:			; <UNDEFINED> instruction: 0xf0062b02
   26c74:	vqrshl.s8	d24, d24, d18
   26c78:			; <UNDEFINED> instruction: 0xf8df1250
   26c7c:			; <UNDEFINED> instruction: 0xf8591488
   26c80:	andcs	r7, r0, r2
   26c84:	ldrsbtcc	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   26c88:			; <UNDEFINED> instruction: 0x46324479
   26c8c:			; <UNDEFINED> instruction: 0xf7e09700
   26c90:	blls	1a52b4 <tcgetattr@plt+0x1a11e4>
   26c94:	ldrdhi	pc, [r0], -r3
   26c98:	blt	d64c9c <tcgetattr@plt+0xd60bcc>
   26c9c:	ldrdvs	pc, [r0], -sl
   26ca0:			; <UNDEFINED> instruction: 0xf0082e00
   26ca4:	andcs	r8, r0, r0, lsl #11
   26ca8:	stmib	sp, {r0, r3, r9, fp, ip, pc}^
   26cac:	andls	r0, r6, r7
   26cb0:	and	r9, r9, sl
   26cb4:	ldmdblt	r1!, {r0, r4, r5, r7, fp, ip, sp, lr}^
   26cb8:	addmi	pc, r0, pc, asr #8
   26cbc:	svcvs	0x0004f85a
   26cc0:	cdpcs	2, 0, cr3, cr0, cr4, {0}
   26cc4:	rsbhi	pc, pc, r3
   26cc8:	blcs	b84d9c <tcgetattr@plt+0xb80ccc>
   26ccc:	rsbhi	pc, r7, r3, asr #32
   26cd0:	blcs	1d44ea4 <tcgetattr@plt+0x1d40dd4>
   26cd4:	ldmdavc	r1!, {r1, r2, r3, r5, r6, r7, ip, lr, pc}
   26cd8:			; <UNDEFINED> instruction: 0xf002292d
   26cdc:			; <UNDEFINED> instruction: 0xf8df8356
   26ce0:	ldrmi	r1, [r7], -r8, lsr #8
   26ce4:	ldrtmi	r9, [r0], -ip
   26ce8:			; <UNDEFINED> instruction: 0xf7dc4479
   26cec:	stmdacs	r0, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   26cf0:	svcge	0x00a4f47e
   26cf4:	beq	163124 <tcgetattr@plt+0x15f054>
   26cf8:	movwcc	r4, #17979	; 0x463b
   26cfc:	ldmib	sp, {r0, r3, r8, r9, ip, pc}^
   26d00:	andsmi	r2, r3, #469762048	; 0x1c000000
   26d04:	strhi	pc, [r7, -r2, asr #32]
   26d08:	ldrdne	pc, [r0], -sl
   26d0c:			; <UNDEFINED> instruction: 0xf0032900
   26d10:	blls	2c6e54 <tcgetattr@plt+0x2c2d84>
   26d14:			; <UNDEFINED> instruction: 0xf0452b00
   26d18:	blls	1c6e54 <tcgetattr@plt+0x1c2d84>
   26d1c:			; <UNDEFINED> instruction: 0xf0062b00
   26d20:			; <UNDEFINED> instruction: 0xf8db8160
   26d24:	blcs	32d5c <tcgetattr@plt+0x2ec8c>
   26d28:	orrshi	pc, r8, r9
   26d2c:	stmiapl	r3!, {r4, r6, r7, r8, r9, fp, lr}^
   26d30:	blcs	40da4 <tcgetattr@plt+0x3ccd4>
   26d34:	orrhi	pc, r6, r9, asr #5
   26d38:	stmiapl	r3!, {r1, r2, r3, r6, r7, r8, r9, fp, lr}^
   26d3c:	andcs	r4, r0, lr, asr #21
   26d40:	stmiapl	r2!, {r1, r4, r5, r6, r7, r8, fp, lr}
   26d44:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   26d48:	blls	178bb0 <tcgetattr@plt+0x174ae0>
   26d4c:	ldrdhi	pc, [r0], -r3
   26d50:	ldmiblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26d54:	ldmib	fp, {r1, r2, r3, r5, r6, r7, r8, r9, fp, lr}^
   26d58:	stmiapl	r2!, {r8}^
   26d5c:			; <UNDEFINED> instruction: 0xf7fc3218
   26d60:	blls	1a52ec <tcgetattr@plt+0x1a121c>
   26d64:	ldrdhi	pc, [r0], -r3
   26d68:	stmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26d6c:	ldrdeq	lr, [r0, -fp]
   26d70:	andseq	pc, r8, #1073741866	; 0x4000002a
   26d74:			; <UNDEFINED> instruction: 0xf956f7fc
   26d78:			; <UNDEFINED> instruction: 0xf0032800
   26d7c:	blls	18820c <tcgetattr@plt+0x18413c>
   26d80:	ldrdhi	pc, [r0], -r3
   26d84:	ldmiblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26d88:	ldrdcc	pc, [r0], -sl
   26d8c:			; <UNDEFINED> instruction: 0xf8dab153
   26d90:	tstlt	sl, r4
   26d94:	bcs	1a84de4 <tcgetattr@plt+0x1a80d14>
   26d98:	ldrbhi	pc, [r0], -r6	; <UNPREDICTABLE>
   26d9c:	blcs	1884e10 <tcgetattr@plt+0x1880d40>
   26da0:	strbhi	pc, [sp], -r4	; <UNPREDICTABLE>
   26da4:	ldmib	fp, {r1, r3, r4, r6, r7, r8, r9, fp, lr}^
   26da8:	stmiapl	r2!, {r8}^
   26dac:			; <UNDEFINED> instruction: 0xf7fc321c
   26db0:	blls	1a529c <tcgetattr@plt+0x1a11cc>
   26db4:	ldrdhi	pc, [r0], -r3
   26db8:	stmiblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26dbc:	bcs	4d5e8 <tcgetattr@plt+0x49518>
   26dc0:			; <UNDEFINED> instruction: 0x83bdf002
   26dc4:	blcs	40e18 <tcgetattr@plt+0x3cd48>
   26dc8:			; <UNDEFINED> instruction: 0x83b9f342
   26dcc:	ldrdvc	pc, [r4], -sl
   26dd0:			; <UNDEFINED> instruction: 0xf0022f00
   26dd4:	ldmdavs	r2, {r2, r4, r5, r7, r8, r9, pc}^
   26dd8:	vpmax.u8	d18, d2, d0
   26ddc:	blcs	c7ca4 <tcgetattr@plt+0xc3bd4>
   26de0:	strbthi	pc, [ip], #8	; <UNPREDICTABLE>
   26de4:	ldrdcc	pc, [ip], -fp
   26de8:			; <UNDEFINED> instruction: 0xf0062b00
   26dec:	blmi	fe847f58 <tcgetattr@plt+0xfe843e88>
   26df0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   26df4:	vqdmlsl.s<illegal width 8>	q9, d7, d0
   26df8:	blmi	fe7c89dc <tcgetattr@plt+0xfe7c490c>
   26dfc:	stmibmi	r5, {r0, r1, r5, r6, r7, fp, ip, lr}^
   26e00:	ldrbtmi	r2, [r9], #-0
   26e04:	blls	178c6c <tcgetattr@plt+0x174b9c>
   26e08:	ldrdhi	pc, [r0], -r3
   26e0c:	ldmdblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26e10:	stmiapl	r3!, {r2, r5, r7, r8, r9, fp, lr}^
   26e14:	blcs	40e88 <tcgetattr@plt+0x3cdb8>
   26e18:	ldrbhi	pc, [pc], -r3	; <UNPREDICTABLE>
   26e1c:			; <UNDEFINED> instruction: 0xf8da6a1b
   26e20:			; <UNDEFINED> instruction: 0xf8490000
   26e24:	cmplt	r8, r0, lsl ip
   26e28:	ldrdvc	pc, [r4], -sl
   26e2c:	ldmibmi	sl!, {r0, r1, r2, r4, r5, r8, ip, sp, pc}
   26e30:			; <UNDEFINED> instruction: 0xf7dc4479
   26e34:	stmdacs	r0, {r4, r6, r8, sl, fp, sp, lr, pc}
   26e38:	ldrbhi	pc, [r3], r6	; <UNPREDICTABLE>
   26e3c:	blcs	cda6c <tcgetattr@plt+0xc999c>
   26e40:	strbhi	pc, [r4, -r3]!	; <UNPREDICTABLE>
   26e44:	ldrdcc	pc, [ip], -fp
   26e48:			; <UNDEFINED> instruction: 0xf0032b00
   26e4c:	blmi	fe248bbc <tcgetattr@plt+0xfe244aec>
   26e50:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   26e54:	vqdmlsl.s<illegal width 8>	q9, d6, d0
   26e58:	blmi	fe1c75ec <tcgetattr@plt+0xfe1c351c>
   26e5c:	bmi	fe1bd1f0 <tcgetattr@plt+0xfe1b9120>
   26e60:	stmibmi	lr!, {sp}
   26e64:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   26e68:			; <UNDEFINED> instruction: 0x47986812
   26e6c:			; <UNDEFINED> instruction: 0xf8d39b05
   26e70:			; <UNDEFINED> instruction: 0xf7ff8000
   26e74:			; <UNDEFINED> instruction: 0xf018b947
   26e78:			; <UNDEFINED> instruction: 0xf04ffb0f
   26e7c:			; <UNDEFINED> instruction: 0xf7fd30ff
   26e80:	blls	1a62a4 <tcgetattr@plt+0x1a21d4>
   26e84:	ldrdhi	pc, [r0], -r3
   26e88:	ldmdblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26e8c:	ldc2	7, cr15, [r0, #928]	; 0x3a0
   26e90:			; <UNDEFINED> instruction: 0xf8d39b05
   26e94:			; <UNDEFINED> instruction: 0xf7ff8000
   26e98:	blmi	fe0d5374 <tcgetattr@plt+0xfe0d12a4>
   26e9c:	ldmdavs	r0!, {r1, r2, r5, r6, r7, fp, ip, lr}
   26ea0:			; <UNDEFINED> instruction: 0xf7e39606
   26ea4:	ldmdavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   26ea8:	movtne	pc, #33350	; 0x8246	; <UNPREDICTABLE>
   26eac:	smlabtlt	r9, r1, r8, r5
   26eb0:			; <UNDEFINED> instruction: 0xf91af7f4
   26eb4:	andcs	r9, r2, #6144	; 0x1800
   26eb8:	ldmdavs	r8, {r0, r3, r4, r7, r8, fp, lr}
   26ebc:			; <UNDEFINED> instruction: 0xf7e54479
   26ec0:	blls	1a652c <tcgetattr@plt+0x1a245c>
   26ec4:	ldrdhi	pc, [r0], -r3
   26ec8:	ldmdblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26ecc:	blcs	8dafc <tcgetattr@plt+0x89a2c>
   26ed0:	ldrthi	pc, [sp], -r3	; <UNPREDICTABLE>
   26ed4:	mulcs	r0, r3, r9
   26ed8:			; <UNDEFINED> instruction: 0xf7e04479
   26edc:	blls	1a5068 <tcgetattr@plt+0x1a0f98>
   26ee0:	ldrdhi	pc, [r0], -r3
   26ee4:	stmdblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26ee8:	ldrbmi	r4, [r8], -pc, lsl #23
   26eec:			; <UNDEFINED> instruction: 0xf7fd58e1
   26ef0:	blls	1a5e5c <tcgetattr@plt+0x1a1d8c>
   26ef4:	ldrdhi	pc, [r0], -r3
   26ef8:	stmdblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26efc:	svccs	0x00009f07
   26f00:	adcshi	pc, sp, #2
   26f04:			; <UNDEFINED> instruction: 0xf7eb1d38
   26f08:	blmi	fe2667c4 <tcgetattr@plt+0xfe2626f4>
   26f0c:	ldceq	8, cr15, [r4], {73}	; 0x49
   26f10:	ldrdvs	pc, [r0], -sl
   26f14:	ldrtmi	r5, [r0], -r3, ror #17
   26f18:	andsvs	r9, pc, sl, lsl #6
   26f1c:	svc	0x0022f7dc
   26f20:	stmdacc	r1, {r8, ip, sp, pc}
   26f24:	ldceq	8, cr15, [r8], {73}	; 0x49
   26f28:	tsteq	r8, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   26f2c:	ldcvc	8, cr15, [r8], {89}	; 0x59
   26f30:	ldclpl	3, cr9, [r3, #32]!
   26f34:			; <UNDEFINED> instruction: 0xf0062b25
   26f38:	blcs	ac8c68 <tcgetattr@plt+0xac4b98>
   26f3c:	ldrbhi	pc, [r1], r6	; <UNPREDICTABLE>
   26f40:			; <UNDEFINED> instruction: 0xf0062b23
   26f44:			; <UNDEFINED> instruction: 0xf85986c9
   26f48:	movwcs	r2, #3096	; 0xc18
   26f4c:			; <UNDEFINED> instruction: 0xf8493201
   26f50:	ldcpl	12, cr2, [r0], #96	; 0x60
   26f54:			; <UNDEFINED> instruction: 0xf8da54b3
   26f58:	ldmdavc	r1, {sp}
   26f5c:			; <UNDEFINED> instruction: 0x4616b199
   26f60:	stceq	0, cr15, [sl], {79}	; 0x4f
   26f64:			; <UNDEFINED> instruction: 0xf816e006
   26f68:	blx	32eb76 <tcgetattr@plt+0x32aaa6>
   26f6c:	stmdbcs	r0, {r0, r1, r8, r9, ip, sp, lr}
   26f70:	movwhi	pc, #45063	; 0xb007	; <UNPREDICTABLE>
   26f74:	ldreq	pc, [r0, -r1, lsr #3]!
   26f78:	stmdbcs	r9, {r0, r3, r4, r5, r6, r7, r9, ip, sp, pc}
   26f7c:			; <UNDEFINED> instruction: 0xf04fd9f3
   26f80:			; <UNDEFINED> instruction: 0xf84933ff
   26f84:			; <UNDEFINED> instruction: 0xf8593c10
   26f88:	stmdbmi	r9!, {r3, r4, sl, fp, ip, sp}^
   26f8c:	blmi	117c2d4 <tcgetattr@plt+0x1178204>
   26f90:	stmiapl	r3!, {r1, r5, r6, fp, ip, lr}^
   26f94:	movwls	r6, #26647	; 0x6817
   26f98:	svccs	0x0000601f
   26f9c:	rscshi	pc, lr, r5
   26fa0:			; <UNDEFINED> instruction: 0x8190f8df
   26fa4:	ldrbtmi	r4, [r8], #2916	; 0xb64
   26fa8:	movwls	r4, #29819	; 0x747b
   26fac:	bmi	111f07c <tcgetattr@plt+0x111afac>
   26fb0:	andeq	pc, r4, sl, lsl #2
   26fb4:	stmiapl	r2!, {r0, r3, r8, fp, ip, pc}
   26fb8:	andsvs	r3, r3, r4, lsl #2
   26fbc:	blx	fe2e2fe8 <tcgetattr@plt+0xfe2def18>
   26fc0:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
   26fc4:	ldmvs	fp, {r0, r1, r3, r8, r9, ip, sp, pc}^
   26fc8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}^
   26fcc:			; <UNDEFINED> instruction: 0xf8db9905
   26fd0:	andvs	r3, sl, ip
   26fd4:			; <UNDEFINED> instruction: 0xf0042b00
   26fd8:	blmi	988408 <tcgetattr@plt+0x984338>
   26fdc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   26fe0:	vqdmlsl.s<illegal width 8>	q9, d6, d0
   26fe4:	blmi	9085b4 <tcgetattr@plt+0x9044e4>
   26fe8:			; <UNDEFINED> instruction: 0xf8da58e6
   26fec:	andcs	ip, r0, r8
   26ff0:	ldc	8, cr15, [r4], {89}	; 0x59
   26ff4:	bls	1f8900 <tcgetattr@plt+0x1f4830>
   26ff8:			; <UNDEFINED> instruction: 0xf8da4584
   26ffc:	svclt	0x00083004
   27000:			; <UNDEFINED> instruction: 0x46724694
   27004:	andgt	pc, r0, sp, asr #17
   27008:	blls	1b8ed0 <tcgetattr@plt+0x1b4e00>
   2700c:	svccs	0x0000601f
   27010:	sbchi	pc, r4, r5
   27014:	ldrtmi	r9, [lr], -r8, lsl #22
   27018:	ldrdeq	pc, [r0], -sl
   2701c:	vtst.8	d22, d2, d10
   27020:	ldmpl	r9!, {r4, r6, r8, r9, ip}^
   27024:	ldmda	lr, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27028:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
   2702c:	ldmvs	r3!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   27030:	ldceq	8, cr15, [r0], {73}	; 0x49
   27034:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}^
   27038:	andsvs	r9, r3, r5, lsl #20
   2703c:	blcs	42910 <tcgetattr@plt+0x3e840>
   27040:			; <UNDEFINED> instruction: 0xf106d1b5
   27044:	ldr	r0, [r2, ip, lsl #6]!
   27048:	ldrdne	pc, [r0], -sl
   2704c:	ldcne	8, cr15, [r4], {73}	; 0x49
   27050:	blcc	c45084 <tcgetattr@plt+0xc40fb4>
   27054:	bcs	293bc4 <tcgetattr@plt+0x28faf4>
   27058:			; <UNDEFINED> instruction: 0xf849bf98
   2705c:	ldmdble	r9!, {r4, sl, fp, ip, sp}^
   27060:	andcs	r4, r0, r6, lsr sl
   27064:			; <UNDEFINED> instruction: 0xf8492301
   27068:	ldrbtmi	r0, [sl], #-3088	; 0xfffff3f0
   2706c:	svclt	0x0000e06d
   27070:	muleq	r0, ip, r5
   27074:	strdeq	r0, [r0], -r4
   27078:	andeq	r0, r0, r8, lsr #6
   2707c:	andeq	pc, r1, r4, lsr sl	; <UNPREDICTABLE>
   27080:	andeq	pc, r1, lr, lsr r7	; <UNPREDICTABLE>
   27084:	muleq	r0, r0, r3
   27088:	andeq	lr, r1, lr, lsl sp
   2708c:	andeq	r0, r0, r0, asr #8
   27090:	andeq	r0, r0, ip, asr r4
   27094:	andeq	lr, r1, ip, lsr #14
   27098:	andeq	lr, r1, ip, lsr #9
   2709c:	andeq	lr, r1, r2, asr r3
   270a0:	andeq	r9, r0, r9, asr sp
   270a4:	andeq	r0, r0, ip, ror #6
   270a8:			; <UNDEFINED> instruction: 0x00019fbc
   270ac:	andeq	lr, r1, r6, lsr fp
   270b0:	andeq	lr, r1, ip, lsl r9
   270b4:			; <UNDEFINED> instruction: 0xffffc345
   270b8:	andeq	sp, r1, sl, asr r0
   270bc:	andeq	r0, r0, r8, asr r3
   270c0:	andeq	sp, r1, r0, lsl lr
   270c4:	andeq	r9, r0, pc, lsl #24
   270c8:	ldrdeq	fp, [r1], -r2
   270cc:	andeq	sl, r1, r2, lsr #23
   270d0:	andeq	r0, r0, r4, ror #6
   270d4:	andeq	sl, r3, sl, lsl r6
   270d8:	andeq	sp, r1, ip, lsl #29
   270dc:	andeq	r4, r3, r4, ror #1
   270e0:	andeq	r3, r3, lr, asr #1
   270e4:	andeq	lr, r1, r6, lsr r8
   270e8:	andeq	fp, r1, r8, lsl lr
   270ec:	andeq	lr, r1, r4, lsl #1
   270f0:	andeq	lr, r1, lr, ror #5
   270f4:	andeq	lr, r1, sl, asr #5
   270f8:	andeq	sp, r1, r6, lsr #22
   270fc:	andeq	lr, r1, r4, lsl #5
   27100:	andeq	lr, r1, lr, asr r2
   27104:	ldrdeq	lr, [r1], -r4
   27108:	andeq	sl, r1, r4, lsl r1
   2710c:	muleq	r1, r0, sp
   27110:	ldrdeq	r0, [r0], -ip
   27114:	andeq	pc, r1, r2, lsl #1
   27118:			; <UNDEFINED> instruction: 0x000198b4
   2711c:	andeq	sp, r1, r2, asr lr
   27120:	andeq	lr, r1, r8, ror #3
   27124:	andeq	lr, r1, r0, lsl #17
   27128:	andeq	r0, r0, r0, lsr #9
   2712c:	muleq	r0, r4, r5
   27130:	andeq	r0, r0, ip, lsr r4
   27134:	strdeq	sp, [r1], -r6
   27138:	ldrdeq	sp, [r1], -r8
   2713c:	andeq	lr, r1, sl, asr #29
   27140:	ldccc	8, cr15, [r0], {73}	; 0x49
   27144:	blcs	273d50 <tcgetattr@plt+0x26fc80>
   27148:			; <UNDEFINED> instruction: 0xf812d004
   2714c:	stmdavc	pc, {r0, r8, r9, fp}	; <UNPREDICTABLE>
   27150:	mvnsle	r4, r7, lsl #5
   27154:			; <UNDEFINED> instruction: 0xf8491c4b
   27158:	stmdavc	sl, {r2, r4, sl, fp, ip, sp}^
   2715c:			; <UNDEFINED> instruction: 0xf0022a00
   27160:	stmvc	fp, {r2, r4, r5, r7, r8, pc}
   27164:			; <UNDEFINED> instruction: 0xf0022b00
   27168:	stmiavc	r8, {r4, r5, r7, r8, pc}^
   2716c:			; <UNDEFINED> instruction: 0xf0422800
   27170:			; <UNDEFINED> instruction: 0xf1a381ac
   27174:			; <UNDEFINED> instruction: 0xf1a20c64
   27178:			; <UNDEFINED> instruction: 0xf1dc0864
   2717c:	bl	11e8d84 <tcgetattr@plt+0x11e4cb4>
   27180:			; <UNDEFINED> instruction: 0xf1d8070c
   27184:	bl	102718c <tcgetattr@plt+0x10230bc>
   27188:	tstlt	r7, r8
   2718c:			; <UNDEFINED> instruction: 0xf0492800
   27190:	bcs	bc7298 <tcgetattr@plt+0xbc31c8>
   27194:	svccs	0x0000d102
   27198:	strhi	pc, [lr, #71]!	; 0x47
   2719c:	tstle	r2, lr, lsr #22
   271a0:			; <UNDEFINED> instruction: 0xf0492800
   271a4:	bcs	bc724c <tcgetattr@plt+0xbc317c>
   271a8:	blcc	bdb5c4 <tcgetattr@plt+0xbd74f4>
   271ac:	movwcs	fp, #7960	; 0x1f18
   271b0:			; <UNDEFINED> instruction: 0xf0092b00
   271b4:	strcs	r8, [r0, -r3, lsr #32]
   271b8:	ldcne	8, cr15, [r4], {73}	; 0x49
   271bc:	ldccc	8, cr15, [r4], {89}	; 0x59
   271c0:			; <UNDEFINED> instruction: 0xf8493302
   271c4:			; <UNDEFINED> instruction: 0xf8593c14
   271c8:	ldmdavc	fp, {r2, r4, sl, fp, ip, sp}
   271cc:			; <UNDEFINED> instruction: 0xf859b923
   271d0:	bcs	1f2218 <tcgetattr@plt+0x1ee148>
   271d4:	ldrhi	pc, [pc, #-581]!	; 26f97 <tcgetattr@plt+0x22ec7>
   271d8:	ldrdcc	pc, [ip], -fp
   271dc:			; <UNDEFINED> instruction: 0xf0022b00
   271e0:			; <UNDEFINED> instruction: 0xf8df873c
   271e4:	stmiapl	r3!, {r2, r6, sl, fp, ip, sp}^
   271e8:	blcs	4125c <tcgetattr@plt+0x3d18c>
   271ec:	strhi	pc, [sp], #709	; 0x2c5
   271f0:	ldccc	8, cr15, [r8], #-892	; 0xfffffc84
   271f4:			; <UNDEFINED> instruction: 0xf8df58e6
   271f8:	andcs	r2, r0, r8, lsr ip
   271fc:	ldcne	8, cr15, [r4], #-892	; 0xfffffc84
   27200:	ldrdcc	pc, [r0], -sl
   27204:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   27208:			; <UNDEFINED> instruction: 0x47b06812
   2720c:			; <UNDEFINED> instruction: 0xf8d39b05
   27210:			; <UNDEFINED> instruction: 0xf7fe8000
   27214:			; <UNDEFINED> instruction: 0xf8dfbf77
   27218:	ldmib	fp, {r5, sl, fp, ip, sp}^
   2721c:	stmiapl	r2!, {r8}^
   27220:			; <UNDEFINED> instruction: 0xff00f7fb
   27224:			; <UNDEFINED> instruction: 0xf8d39b05
   27228:			; <UNDEFINED> instruction: 0xf7fe8000
   2722c:			; <UNDEFINED> instruction: 0xf8dabf6b
   27230:	stmdacs	r0, {}	; <UNPREDICTABLE>
   27234:	strthi	pc, [r8], #-2
   27238:	ldc2	7, cr15, [r4], {235}	; 0xeb
   2723c:	blcc	fff655c0 <tcgetattr@plt+0xfff614f0>
   27240:	stmiapl	r3!, {r0, r2, r9, fp, ip, pc}^
   27244:	ldrdhi	pc, [r0], -r2
   27248:			; <UNDEFINED> instruction: 0xf7fe6018
   2724c:			; <UNDEFINED> instruction: 0xf8dfbf5b
   27250:	stmiapl	r3!, {r3, r4, r6, r7, r8, r9, fp, ip, sp}^
   27254:	bcs	412c4 <tcgetattr@plt+0x3d1f4>
   27258:	rschi	pc, fp, #805306380	; 0x3000000c
   2725c:	blcs	ff8655e0 <tcgetattr@plt+0xff861510>
   27260:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   27264:			; <UNDEFINED> instruction: 0xf0042a00
   27268:			; <UNDEFINED> instruction: 0xf8db842f
   2726c:	blcs	332a4 <tcgetattr@plt+0x2f1d4>
   27270:	ldrthi	pc, [r2], #-4	; <UNPREDICTABLE>
   27274:	blcc	fed655f8 <tcgetattr@plt+0xfed61528>
   27278:			; <UNDEFINED> instruction: 0xf8df58e3
   2727c:	vqdmulh.s<illegal width 8>	<illegal reg q8.5>, q9, q4
   27280:	ldmdapl	r2, {r4, r6, ip}
   27284:	ldrbtmi	r2, [r9], #-0
   27288:	blls	1790f0 <tcgetattr@plt+0x175020>
   2728c:	ldrdhi	pc, [r0], -r3
   27290:	svclt	0x0038f7fe
   27294:	blcc	fea65618 <tcgetattr@plt+0xfea61548>
   27298:	ldrvs	pc, [r0], -r2, asr #4
   2729c:	stmiapl	r7!, {r3, r4, r6, r9, sl, lr}^
   272a0:	ldrtmi	r6, [r1], #-2105	; 0xfffff7c7
   272a4:			; <UNDEFINED> instruction: 0xf9fef7fd
   272a8:	ldmibpl	r8, {r0, r1, r3, r4, r5, fp, sp, lr}
   272ac:	mulhi	r0, r0, r8
   272b0:	svceq	0x0000f1b8
   272b4:	strbhi	pc, [pc, #3]!	; 272bf <tcgetattr@plt+0x231ef>	; <UNPREDICTABLE>
   272b8:	cmncs	r8, r8, lsl r6
   272bc:	cdp2	7, 6, cr15, cr0, cr4, {7}
   272c0:			; <UNDEFINED> instruction: 0xf8d39b05
   272c4:			; <UNDEFINED> instruction: 0xf7fe8000
   272c8:			; <UNDEFINED> instruction: 0xf8dfbf1d
   272cc:			; <UNDEFINED> instruction: 0x46583b7c
   272d0:			; <UNDEFINED> instruction: 0xf7fd58e1
   272d4:	blls	1a5a40 <tcgetattr@plt+0x1a1970>
   272d8:	ldrdhi	pc, [r0], -r3
   272dc:	svclt	0x0012f7fe
   272e0:			; <UNDEFINED> instruction: 0xf7fb4650
   272e4:	movwcs	pc, #4089	; 0xff9	; <UNPREDICTABLE>
   272e8:	strmi	r6, [r6], -r7, lsl #16
   272ec:	ldccc	8, cr15, [r0], {73}	; 0x49
   272f0:			; <UNDEFINED> instruction: 0xf0022f00
   272f4:	blge	5c7664 <tcgetattr@plt+0x5c3594>
   272f8:	mul	pc, r8, r6	; <UNPREDICTABLE>
   272fc:	ldrdcc	pc, [r0], -r8
   27300:	eoreq	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   27304:	bl	15e527c <tcgetattr@plt+0x15e11ac>
   27308:	ldrdcc	pc, [r0], -r8
   2730c:			; <UNDEFINED> instruction: 0xf8c83301
   27310:			; <UNDEFINED> instruction: 0xf8563000
   27314:	svccs	0x00007023
   27318:	sbchi	pc, r7, r2
   2731c:	blcs	45410 <tcgetattr@plt+0x41340>
   27320:	ldrtmi	sp, [r8], -ip, ror #1
   27324:	ldc	7, cr15, [lr, #-880]	; 0xfffffc90
   27328:	strmi	r2, [r1], -r0, lsl #4
   2732c:			; <UNDEFINED> instruction: 0xf7fb4638
   27330:	ubfx	pc, r9, #23, #4
   27334:			; <UNDEFINED> instruction: 0xf7f34650
   27338:	blls	1a6364 <tcgetattr@plt+0x1a2294>
   2733c:	ldrdhi	pc, [r0], -r3
   27340:	mcrlt	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   27344:	ldrsbeq	pc, [r4], #136	; 0x88	; <UNPREDICTABLE>
   27348:	ldrdcs	pc, [r8], r0
   2734c:			; <UNDEFINED> instruction: 0x3090f8d0
   27350:			; <UNDEFINED> instruction: 0x2320e9c0
   27354:	mcr2	0, 0, pc, cr8, cr8, {0}	; <UNPREDICTABLE>
   27358:	ldmdavs	sl, {r0, r2, r8, r9, fp, ip, pc}
   2735c:			; <UNDEFINED> instruction: 0xf8d22300
   27360:	ldmib	r1, {r2, r4, r6, r7, ip}^
   27364:			; <UNDEFINED> instruction: 0xf8d10224
   27368:			; <UNDEFINED> instruction: 0xf8d1608c
   2736c:	bne	4c3594 <tcgetattr@plt+0x4bf4c4>
   27370:	andcc	r6, r1, #72, 20	; 0x48000
   27374:	strdcc	r1, [r1, -r1]
   27378:			; <UNDEFINED> instruction: 0xffd6f7eb
   2737c:			; <UNDEFINED> instruction: 0xf8df9e05
   27380:	ldmdavs	r2!, {r2, r3, r6, r7, r9, fp, ip, sp}
   27384:			; <UNDEFINED> instruction: 0xf8d258e3
   27388:	bvs	142f6e0 <tcgetattr@plt+0x142b610>
   2738c:	andne	lr, r3, #208, 18	; 0x340000
   27390:			; <UNDEFINED> instruction: 0xf0116018
   27394:			; <UNDEFINED> instruction: 0xf8d6facf
   27398:			; <UNDEFINED> instruction: 0xf7fe8000
   2739c:	andcs	fp, r0, #2864	; 0xb30
   273a0:	ldrmi	r9, [r1], -r7, lsl #16
   273a4:			; <UNDEFINED> instruction: 0xf852f7e8
   273a8:			; <UNDEFINED> instruction: 0xf8d39b05
   273ac:			; <UNDEFINED> instruction: 0xf7fe8000
   273b0:			; <UNDEFINED> instruction: 0xf8dfbea9
   273b4:	ldmib	fp, {r2, r3, r7, r9, fp, ip, sp}^
   273b8:	stmiapl	r3!, {r8}^
   273bc:			; <UNDEFINED> instruction: 0xf502681a
   273c0:	andcc	r5, ip, #1342177280	; 0x50000000
   273c4:	mcr2	7, 1, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
   273c8:			; <UNDEFINED> instruction: 0xf8d39b05
   273cc:			; <UNDEFINED> instruction: 0xf7fe8000
   273d0:			; <UNDEFINED> instruction: 0xf1a9be99
   273d4:			; <UNDEFINED> instruction: 0x46580114
   273d8:			; <UNDEFINED> instruction: 0xf8492300
   273dc:			; <UNDEFINED> instruction: 0xf7fd3c14
   273e0:	strmi	pc, [r6], -r1, ror #18
   273e4:			; <UNDEFINED> instruction: 0xf0022800
   273e8:	blls	18869c <tcgetattr@plt+0x1845cc>
   273ec:	ldrdhi	pc, [r0], -r3
   273f0:	mcrlt	7, 4, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
   273f4:	ldrdcc	pc, [r0], -sl
   273f8:			; <UNDEFINED> instruction: 0xf0032b00
   273fc:			; <UNDEFINED> instruction: 0xf8df8523
   27400:			; <UNDEFINED> instruction: 0x46583a50
   27404:			; <UNDEFINED> instruction: 0xf7fd58e1
   27408:	blls	1a5944 <tcgetattr@plt+0x1a1874>
   2740c:	ldrdhi	pc, [r0], -r3
   27410:	mrclt	7, 3, APSR_nzcv, cr8, cr14, {7}
   27414:	ldrdcc	pc, [r0], -sl
   27418:			; <UNDEFINED> instruction: 0xf0022b00
   2741c:	ldmib	fp, {r1, r6, sl, pc}^
   27420:			; <UNDEFINED> instruction: 0xf1a90100
   27424:			; <UNDEFINED> instruction: 0xf7fb0218
   27428:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2742c:	strhi	pc, [lr], -r4
   27430:			; <UNDEFINED> instruction: 0xf8d39b05
   27434:			; <UNDEFINED> instruction: 0xf7fe8000
   27438:			; <UNDEFINED> instruction: 0xf8dabe65
   2743c:	cdpcs	0, 0, cr6, cr0, cr0, {0}
   27440:	adcshi	pc, r9, r2
   27444:	bne	3657c8 <tcgetattr@plt+0x3616f8>
   27448:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   2744c:	b	10e53c4 <tcgetattr@plt+0x10e12f4>
   27450:			; <UNDEFINED> instruction: 0xf0022800
   27454:			; <UNDEFINED> instruction: 0xf8df80b0
   27458:	ldrtmi	r1, [r0], -r0, lsl #20
   2745c:			; <UNDEFINED> instruction: 0xf7dc4479
   27460:	stmdacs	r0, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
   27464:	ldrbhi	pc, [sp, #68]!	; 0x44	; <UNPREDICTABLE>
   27468:	ldrsbcc	pc, [r0], #136	; 0x88	; <UNPREDICTABLE>
   2746c:			; <UNDEFINED> instruction: 0xf8d8e003
   27470:	addsmi	r2, r3, #212	; 0xd4
   27474:	ldrmi	sp, [r8], -r3
   27478:	blcs	414ec <tcgetattr@plt+0x3d41c>
   2747c:	mcrls	1, 0, sp, cr5, cr7, {7}
   27480:	ldmdavs	r0!, {r0, r9, sl, lr}
   27484:			; <UNDEFINED> instruction: 0xf822f7fe
   27488:	ldrdhi	pc, [r0], -r6
   2748c:	mrclt	7, 1, APSR_nzcv, cr10, cr14, {7}
   27490:	ldrdvs	pc, [r0], -sl
   27494:			; <UNDEFINED> instruction: 0xf0032e00
   27498:	ldmdavc	r3!, {r0, r3, r8, r9, sl, pc}
   2749c:	tstle	r3, sp, lsr #22
   274a0:	blcc	1a45674 <tcgetattr@plt+0x1a415a4>
   274a4:	ldmvc	r3!, {r3, r8, r9, sl, fp, ip, sp, pc}
   274a8:	ldrdvc	pc, [r4], -sl
   274ac:			; <UNDEFINED> instruction: 0xf0022b00
   274b0:			; <UNDEFINED> instruction: 0xf8df841b
   274b4:	ldrtmi	r1, [r0], -r8, lsr #19
   274b8:			; <UNDEFINED> instruction: 0xf7dc4479
   274bc:	stmdacs	r0, {r2, r3, r9, fp, sp, lr, pc}
   274c0:	ldrbthi	pc, [r1], r3, asr #32	; <UNPREDICTABLE>
   274c4:			; <UNDEFINED> instruction: 0xf0032f00
   274c8:	adcsmi	r8, lr, #252706816	; 0xf100000
   274cc:	movwhi	pc, #32772	; 0x8004	; <UNPREDICTABLE>
   274d0:	andcs	r4, r1, #65011712	; 0x3e00000
   274d4:	ldrtmi	r9, [r1], -r7, lsl #16
   274d8:			; <UNDEFINED> instruction: 0xffb8f7e7
   274dc:			; <UNDEFINED> instruction: 0xf8d39b05
   274e0:			; <UNDEFINED> instruction: 0xf7fe8000
   274e4:			; <UNDEFINED> instruction: 0xf8dfbe0f
   274e8:	stmiapl	r3!, {r3, r4, r6, r8, fp, ip, sp}^
   274ec:	blcs	41560 <tcgetattr@plt+0x3d490>
   274f0:	ldrbhi	pc, [r1], r3	; <UNPREDICTABLE>
   274f4:			; <UNDEFINED> instruction: 0xf8da6a1b
   274f8:			; <UNDEFINED> instruction: 0xf8497000
   274fc:	svccs	0x00003c10
   27500:	bichi	pc, r8, r6
   27504:	ldrdhi	pc, [r4], -sl
   27508:	svceq	0x0000f1b8
   2750c:			; <UNDEFINED> instruction: 0xf8dfd008
   27510:			; <UNDEFINED> instruction: 0x46381950
   27514:			; <UNDEFINED> instruction: 0xf7dc4479
   27518:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   2751c:	mvnshi	pc, r6
   27520:			; <UNDEFINED> instruction: 0xf8494653
   27524:	bls	28657c <tcgetattr@plt+0x2824ac>
   27528:	bcs	81578 <tcgetattr@plt+0x7d4a8>
   2752c:	rscshi	pc, r5, #4
   27530:	ldrdcc	pc, [ip], -fp
   27534:			; <UNDEFINED> instruction: 0xf0042b00
   27538:			; <UNDEFINED> instruction: 0xf8df82ec
   2753c:	stmiapl	r3!, {r2, r3, r5, r6, r7, fp, ip, sp}^
   27540:	blcs	415b4 <tcgetattr@plt+0x3d4e4>
   27544:	ldrbhi	pc, [r3, r5, asr #5]!	; <UNPREDICTABLE>
   27548:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2754c:			; <UNDEFINED> instruction: 0xf8df58e3
   27550:	andcs	r2, r0, r0, ror #17
   27554:	stmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   27558:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2755c:			; <UNDEFINED> instruction: 0x47986812
   27560:			; <UNDEFINED> instruction: 0xf8d39b05
   27564:			; <UNDEFINED> instruction: 0xf7fe8000
   27568:			; <UNDEFINED> instruction: 0xf8dfbdcd
   2756c:			; <UNDEFINED> instruction: 0xf8db28fc
   27570:	ldrbtmi	r1, [sl], #-4
   27574:	ldrdeq	pc, [r0], -fp
   27578:			; <UNDEFINED> instruction: 0xf7fb3288
   2757c:	blls	1a6ad0 <tcgetattr@plt+0x1a2a00>
   27580:	ldrdhi	pc, [r0], -r3
   27584:	ldclt	7, cr15, [lr, #1016]!	; 0x3f8
   27588:	rscscc	pc, pc, pc, asr #32
   2758c:			; <UNDEFINED> instruction: 0xf980f7fd
   27590:			; <UNDEFINED> instruction: 0xf8d39b05
   27594:			; <UNDEFINED> instruction: 0xf7fe8000
   27598:	blls	296c74 <tcgetattr@plt+0x292ba4>
   2759c:	blcs	41610 <tcgetattr@plt+0x3d540>
   275a0:	svcge	0x00eef43e
   275a4:			; <UNDEFINED> instruction: 0xf0052b02
   275a8:			; <UNDEFINED> instruction: 0xf8db84cd
   275ac:	blcs	335e4 <tcgetattr@plt+0x2f514>
   275b0:	adcshi	pc, pc, #5
   275b4:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   275b8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   275bc:	vqdmlsl.s<illegal width 8>	q9, d6, d0
   275c0:			; <UNDEFINED> instruction: 0xf8df85f2
   275c4:	stmiapl	r3!, {r3, r5, r6, fp, ip, sp}^
   275c8:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   275cc:			; <UNDEFINED> instruction: 0xf8df2000
   275d0:	stmiapl	r2!, {r2, r3, r4, r7, fp, ip}
   275d4:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   275d8:	blls	179440 <tcgetattr@plt+0x175370>
   275dc:	ldrdhi	pc, [r0], -r3
   275e0:	ldclt	7, cr15, [r0, #1016]	; 0x3f8
   275e4:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   275e8:	ldrdeq	lr, [r0, -fp]
   275ec:			; <UNDEFINED> instruction: 0xf7fb58e2
   275f0:	blls	1a6a5c <tcgetattr@plt+0x1a298c>
   275f4:	ldrdhi	pc, [r0], -r3
   275f8:	stclt	7, cr15, [r4, #1016]	; 0x3f8
   275fc:	stc2l	7, cr15, [ip], #-1004	; 0xfffffc14
   27600:			; <UNDEFINED> instruction: 0xf0432800
   27604:	blls	188250 <tcgetattr@plt+0x184180>
   27608:	ldrdhi	pc, [r0], -r3
   2760c:	ldcllt	7, cr15, [sl, #-1016]!	; 0xfffffc08
   27610:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   27614:	ldrdcs	pc, [r0], -sl
   27618:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   2761c:	bcs	4333c <tcgetattr@plt+0x3f26c>
   27620:	mvnshi	pc, #3
   27624:	blcs	b05678 <tcgetattr@plt+0xb015a8>
   27628:	bichi	pc, fp, #3
   2762c:			; <UNDEFINED> instruction: 0xf0062b2d
   27630:			; <UNDEFINED> instruction: 0xf1a98116
   27634:			; <UNDEFINED> instruction: 0x46580118
   27638:			; <UNDEFINED> instruction: 0xf864f7fd
   2763c:			; <UNDEFINED> instruction: 0xf0032800
   27640:	blls	1885a4 <tcgetattr@plt+0x1844d4>
   27644:	ldrdhi	pc, [r0], -r3
   27648:	ldcllt	7, cr15, [ip, #-1016]	; 0xfffffc08
   2764c:			; <UNDEFINED> instruction: 0xffa6f017
   27650:	rscscc	pc, pc, pc, asr #32
   27654:			; <UNDEFINED> instruction: 0xf91cf7fd
   27658:			; <UNDEFINED> instruction: 0xf8d39b05
   2765c:			; <UNDEFINED> instruction: 0xf7fe8000
   27660:			; <UNDEFINED> instruction: 0xf8dfbd51
   27664:	ldmib	fp, {r4, fp, ip, sp}^
   27668:	stmiapl	r2!, {r8}^
   2766c:	ldc2l	7, cr15, [sl], {251}	; 0xfb
   27670:			; <UNDEFINED> instruction: 0xf8d39b05
   27674:			; <UNDEFINED> instruction: 0xf7fe8000
   27678:			; <UNDEFINED> instruction: 0xf8dabd45
   2767c:			; <UNDEFINED> instruction: 0xf1a96000
   27680:			; <UNDEFINED> instruction: 0xf8490714
   27684:			; <UNDEFINED> instruction: 0xf8da6c14
   27688:	bcs	2f690 <tcgetattr@plt+0x2b5c0>
   2768c:	ldrthi	pc, [sl], r4	; <UNPREDICTABLE>
   27690:			; <UNDEFINED> instruction: 0xf8da9b09
   27694:	ldmdavs	fp, {r2, pc}
   27698:	ldccc	8, cr15, [r8], {73}	; 0x49
   2769c:	svceq	0x0000f1b8
   276a0:	adchi	pc, r3, #3
   276a4:			; <UNDEFINED> instruction: 0x17d0f8df
   276a8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   276ac:	ldmdb	r2, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   276b0:			; <UNDEFINED> instruction: 0xf0032800
   276b4:			; <UNDEFINED> instruction: 0xf8db8264
   276b8:	blcs	336f0 <tcgetattr@plt+0x2f620>
   276bc:			; <UNDEFINED> instruction: 0x81aff006
   276c0:			; <UNDEFINED> instruction: 0x3764f8df
   276c4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   276c8:	vqdmlsl.s<illegal width 8>	q9, d5, d0
   276cc:			; <UNDEFINED> instruction: 0xf8df82bf
   276d0:	stmiapl	r7!, {r2, r3, r4, r6, r8, r9, sl, ip, sp}^
   276d4:	smmlscs	r8, pc, r8, pc	; <UNPREDICTABLE>
   276d8:			; <UNDEFINED> instruction: 0xf8df4633
   276dc:	andcs	r1, r0, r0, lsr #15
   276e0:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   276e4:			; <UNDEFINED> instruction: 0x47b86812
   276e8:			; <UNDEFINED> instruction: 0xf8d39b05
   276ec:			; <UNDEFINED> instruction: 0xf7fe8000
   276f0:			; <UNDEFINED> instruction: 0xf8dabd09
   276f4:			; <UNDEFINED> instruction: 0xf8493000
   276f8:	blcs	36750 <tcgetattr@plt+0x32680>
   276fc:	andshi	pc, r8, r2
   27700:	bcs	b85770 <tcgetattr@plt+0xb816a0>
   27704:	andshi	pc, r4, r2, asr #32
   27708:	bcs	1dc5878 <tcgetattr@plt+0x1dc17a8>
   2770c:	andshi	pc, r0, r2, asr #32
   27710:	blcs	45984 <tcgetattr@plt+0x418b4>
   27714:	andhi	pc, ip, r2, asr #32
   27718:			; <UNDEFINED> instruction: 0xf0172002
   2771c:			; <UNDEFINED> instruction: 0xf04ffdc5
   27720:			; <UNDEFINED> instruction: 0xf7fd30ff
   27724:	blls	1a5a00 <tcgetattr@plt+0x1a1930>
   27728:	ldrdhi	pc, [r0], -r3
   2772c:	stcllt	7, cr15, [sl], #1016	; 0x3f8
   27730:	ldrdcc	pc, [r0], -sl
   27734:	blcs	18857a8 <tcgetattr@plt+0x18816d8>
   27738:	strbhi	pc, [r8, -r2, asr #32]	; <UNPREDICTABLE>
   2773c:			; <UNDEFINED> instruction: 0x3740f8df
   27740:	stmdbls	r5, {r0, r9, sp}
   27744:			; <UNDEFINED> instruction: 0xf8d158e3
   27748:	sbcsvs	r8, sl, #0
   2774c:	ldcllt	7, cr15, [sl], {254}	; 0xfe
   27750:			; <UNDEFINED> instruction: 0x3730f8df
   27754:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   27758:			; <UNDEFINED> instruction: 0xf0032800
   2775c:			; <UNDEFINED> instruction: 0xf00f879c
   27760:	blls	1a5f3c <tcgetattr@plt+0x1a1e6c>
   27764:	ldrdhi	pc, [r0], -r3
   27768:	stcllt	7, cr15, [ip], {254}	; 0xfe
   2776c:	ldrsbcc	pc, [r4], #136	; 0x88	; <UNPREDICTABLE>
   27770:			; <UNDEFINED> instruction: 0xf8492200
   27774:	ldmibvs	fp, {r4, sl, fp, sp}
   27778:			; <UNDEFINED> instruction: 0xf0022b00
   2777c:			; <UNDEFINED> instruction: 0xf8da82c4
   27780:	cdpcs	0, 0, cr6, cr0, cr0, {0}
   27784:	subshi	pc, r4, #2
   27788:			; <UNDEFINED> instruction: 0xf8df2b01
   2778c:	svclt	0x000886fc
   27790:	ldrbtmi	r2, [r8], #1793	; 0x701
   27794:	smladcs	r2, r8, pc, fp	; <UNPREDICTABLE>
   27798:			; <UNDEFINED> instruction: 0x4641e011
   2779c:			; <UNDEFINED> instruction: 0xf7dc4630
   277a0:	stmdacs	r0, {r1, r3, r4, r7, fp, sp, lr, pc}
   277a4:	subhi	pc, r9, #67	; 0x43
   277a8:	ldccc	8, cr15, [r0], {89}	; 0x59
   277ac:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   277b0:	ldccc	8, cr15, [r0], {73}	; 0x49
   277b4:	svcvs	0x0004f85a
   277b8:			; <UNDEFINED> instruction: 0xf0022e00
   277bc:	ldmdavc	r3!, {r0, r3, r4, r5, r9, pc}
   277c0:	mvnle	r2, sp, lsr #22
   277c4:	bcs	1a45994 <tcgetattr@plt+0x1a418c4>
   277c8:	strthi	pc, [r6], -r1
   277cc:	mvnle	r2, sp, lsr #22
   277d0:	bcs	1dc59a0 <tcgetattr@plt+0x1dc18d0>
   277d4:	ldrbhi	pc, [sp], -r1	; <UNPREDICTABLE>
   277d8:	bicsle	r2, lr, sp, lsr #22
   277dc:	bcs	18c59ac <tcgetattr@plt+0x18c18dc>
   277e0:	ldrbthi	pc, [pc], #-2	; 277e8 <tcgetattr@plt+0x23718>	; <UNPREDICTABLE>
   277e4:	bicsle	r2, r8, sp, lsr #22
   277e8:	blcs	1c459bc <tcgetattr@plt+0x1c418ec>
   277ec:	ldmvc	r3!, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
   277f0:	bicsle	r2, r2, r0, lsl #22
   277f4:	ldccc	8, cr15, [r0], {89}	; 0x59
   277f8:			; <UNDEFINED> instruction: 0xf849433b
   277fc:	bfi	r3, r0, #24, #2
   27800:	stmdbcs	r0, {r3, r8, fp, ip, pc}
   27804:	rsbshi	pc, r7, #536870924	; 0x2000000c
   27808:	pkhtbeq	pc, r0, pc, asr #17	; <UNPREDICTABLE>
   2780c:			; <UNDEFINED> instruction: 0xf8df2600
   27810:	andcs	r3, r2, #128, 12	; 0x8000000
   27814:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   27818:	svcne	0x0080f800
   2781c:	strls	r2, [r1], -r1, lsl #2
   27820:			; <UNDEFINED> instruction: 0xf7f89600
   27824:	blls	1a7828 <tcgetattr@plt+0x1a3758>
   27828:	ldrdhi	pc, [r0], -r3
   2782c:	stcllt	7, cr15, [sl], #-1016	; 0xfffffc08
   27830:	blx	14e5826 <tcgetattr@plt+0x14e1756>
   27834:			; <UNDEFINED> instruction: 0xf0432800
   27838:	blls	187ccc <tcgetattr@plt+0x183bfc>
   2783c:	ldrdhi	pc, [r0], -r3
   27840:	stcllt	7, cr15, [r0], #-1016	; 0xfffffc08
   27844:	ldrdcc	pc, [r0], -sl
   27848:	ldccc	8, cr15, [r4], {73}	; 0x49
   2784c:			; <UNDEFINED> instruction: 0xf0042b00
   27850:	blls	288f50 <tcgetattr@plt+0x284e80>
   27854:	blcs	818c8 <tcgetattr@plt+0x7d7f8>
   27858:	eorshi	pc, pc, r6
   2785c:	ldrdcc	pc, [ip], -fp
   27860:			; <UNDEFINED> instruction: 0xf0032b00
   27864:			; <UNDEFINED> instruction: 0xf8df84f3
   27868:	stmiapl	r3!, {r6, r7, r8, sl, ip, sp}^
   2786c:	blcs	418e0 <tcgetattr@plt+0x3d810>
   27870:	andhi	pc, fp, r6, asr #5
   27874:	ldrcc	pc, [r4, #2271]!	; 0x8df
   27878:			; <UNDEFINED> instruction: 0xf8df58e3
   2787c:			; <UNDEFINED> instruction: 0x200025b4
   27880:			; <UNDEFINED> instruction: 0x1610f8df
   27884:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   27888:			; <UNDEFINED> instruction: 0x47986812
   2788c:			; <UNDEFINED> instruction: 0xf8d39b05
   27890:			; <UNDEFINED> instruction: 0xf7fe8000
   27894:			; <UNDEFINED> instruction: 0xf8dfbc37
   27898:	ldrbmi	r3, [r8], -r8, ror #11
   2789c:	teqcc	ip, r1, ror #17
   278a0:			; <UNDEFINED> instruction: 0xff30f7fc
   278a4:			; <UNDEFINED> instruction: 0xf8d39b05
   278a8:			; <UNDEFINED> instruction: 0xf7fe8000
   278ac:			; <UNDEFINED> instruction: 0xf8dfbc2b
   278b0:	ldmib	fp, {r4, r6, r7, r8, sl, ip, sp}^
   278b4:	stmiapl	r2!, {r8}^
   278b8:			; <UNDEFINED> instruction: 0xf7fb3234
   278bc:	blls	1a6790 <tcgetattr@plt+0x1a26c0>
   278c0:	ldrdhi	pc, [r0], -r3
   278c4:	ldclt	7, cr15, [lr], {254}	; 0xfe
   278c8:	ldrdcc	pc, [r0], -sl
   278cc:			; <UNDEFINED> instruction: 0xf0032b00
   278d0:	ldmdavc	fp, {r0, r2, r5, r7, r8, pc}
   278d4:			; <UNDEFINED> instruction: 0xf0432b61
   278d8:			; <UNDEFINED> instruction: 0xf8df812c
   278dc:	vrshl.s8	<illegal reg q9.5>, q10, q1
   278e0:	tstcs	r1, r8, ror #4
   278e4:	movwls	r5, #26851	; 0x68e3
   278e8:	addspl	r6, r9, fp, lsl r8
   278ec:	tstcs	r1, r5, lsl #28
   278f0:	ldmdavs	r3!, {r1, r2, r8, r9, sl, fp, ip, pc}
   278f4:	ldmdavs	r8, {r1, r3, r4, r5, fp, sp, lr}^
   278f8:	blx	ff8e3942 <tcgetattr@plt+0xff8df872>
   278fc:	ldmdavs	r1!, {r3, r5, r8, fp, ip, sp, pc}
   27900:	msrpl	SPSR_fs, #536870916	; 0x20000004
   27904:	stmdavs	r9, {r1, r3, r4, r5, fp, sp, lr}^
   27908:			; <UNDEFINED> instruction: 0xf8db50d1
   2790c:	blcs	33944 <tcgetattr@plt+0x2f874>
   27910:	strthi	pc, [r0], #-2
   27914:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
   27918:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2791c:	vqdmlsl.s<illegal width 8>	q9, d6, d0
   27920:			; <UNDEFINED> instruction: 0xf8df81b3
   27924:	stmiapl	r3!, {r3, r8, sl, ip, sp}^
   27928:	ldmdavs	r1, {r1, r2, r9, fp, ip, pc}
   2792c:	rsbpl	pc, r8, #536870916	; 0x20000004
   27930:	bcs	7db60 <tcgetattr@plt+0x79a90>
   27934:	strhi	pc, [r3, -r4]
   27938:			; <UNDEFINED> instruction: 0xf0042a00
   2793c:			; <UNDEFINED> instruction: 0xf8df86fc
   27940:	ldrbtmi	r2, [sl], #-1368	; 0xfffffaa8
   27944:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   27948:	ldrbtmi	r2, [r9], #-0
   2794c:	blls	1797b4 <tcgetattr@plt+0x1756e4>
   27950:	ldrdhi	pc, [r0], -r3
   27954:	bllt	ff5e5954 <tcgetattr@plt+0xff5e1884>
   27958:	ldrbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   2795c:	andseq	pc, r9, #1073741866	; 0x4000002a
   27960:	ldccs	8, cr15, [r4], {73}	; 0x49
   27964:			; <UNDEFINED> instruction: 0xf8092213
   27968:	andcs	r2, r1, #6400	; 0x1900
   2796c:	ldccs	8, cr15, [r8], {73}	; 0x49
   27970:	tsteq	r8, r9, lsr #3	; <UNPREDICTABLE>
   27974:			; <UNDEFINED> instruction: 0xf1a958e3
   27978:	ldmdavs	fp, {r2, r4}
   2797c:	ldmdavs	fp, {r0, r1, r3, r4, r7, r8, fp, sp, lr}
   27980:	blls	1797e8 <tcgetattr@plt+0x175718>
   27984:	ldrdhi	pc, [r0], -r3
   27988:	bllt	fef65988 <tcgetattr@plt+0xfef618b8>
   2798c:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   27990:	andseq	pc, r9, #1073741866	; 0x4000002a
   27994:	ldccs	8, cr15, [r4], {73}	; 0x49
   27998:			; <UNDEFINED> instruction: 0xf8092211
   2799c:	andcs	r2, r1, #6400	; 0x1900
   279a0:	ldccs	8, cr15, [r8], {73}	; 0x49
   279a4:	tsteq	r8, r9, lsr #3	; <UNPREDICTABLE>
   279a8:			; <UNDEFINED> instruction: 0xf1a958e3
   279ac:	ldmdavs	fp, {r2, r4}
   279b0:	ldmdavs	fp, {r0, r1, r3, r4, r7, r8, fp, sp, lr}
   279b4:	blls	17981c <tcgetattr@plt+0x17574c>
   279b8:	ldrdhi	pc, [r0], -r3
   279bc:	bllt	fe8e59bc <tcgetattr@plt+0xfe8e18ec>
   279c0:	ldrdvs	pc, [r0], -sl
   279c4:	ldcvs	8, cr15, [r4], {73}	; 0x49
   279c8:			; <UNDEFINED> instruction: 0xf0032e00
   279cc:	blls	287a94 <tcgetattr@plt+0x2839c4>
   279d0:	bcs	c1a40 <tcgetattr@plt+0xbd970>
   279d4:	movwcs	fp, #4052	; 0xfd4
   279d8:	bcs	305e4 <tcgetattr@plt+0x2c514>
   279dc:	movwcs	fp, #7944	; 0x1f08
   279e0:			; <UNDEFINED> instruction: 0xf0022b00
   279e4:			; <UNDEFINED> instruction: 0xf8db87fe
   279e8:	blcs	33a20 <tcgetattr@plt+0x2f950>
   279ec:	strbhi	pc, [pc, r3]!	; <UNPREDICTABLE>
   279f0:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   279f4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   279f8:	vqdmlsl.s<illegal width 8>	q9, d6, d0
   279fc:			; <UNDEFINED> instruction: 0xf8df80e8
   27a00:	stmiapl	r3!, {r2, r3, r5, sl, ip, sp}^
   27a04:	strtcs	pc, [r8], #-2271	; 0xfffff721
   27a08:			; <UNDEFINED> instruction: 0xf8df2000
   27a0c:	stmiapl	r2!, {r2, r4, r7, sl, ip}
   27a10:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   27a14:	blls	17987c <tcgetattr@plt+0x1757ac>
   27a18:	ldrdhi	pc, [r0], -r3
   27a1c:	bllt	1ce5a1c <tcgetattr@plt+0x1ce194c>
   27a20:	ldrdls	pc, [r0], -sl
   27a24:	svceq	0x0000f1b9
   27a28:	teqhi	r1, r3	; <UNPREDICTABLE>
   27a2c:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   27a30:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
   27a34:	vqrdmulh.s<illegal width 8>	d18, d1, d0
   27a38:			; <UNDEFINED> instruction: 0xf8df8522
   27a3c:	strcs	r3, [r0, -ip, ror #8]
   27a40:	strbthi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   27a44:	stmiapl	r6!, {r1, r4, r7, r9, sl, lr}^
   27a48:	ldmdavs	r3!, {r3, r4, r5, r6, r7, sl, lr}
   27a4c:	eorne	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   27a50:	eorcs	fp, r5, #1073741840	; 0x40000010
   27a54:			; <UNDEFINED> instruction: 0xf7e14648
   27a58:			; <UNDEFINED> instruction: 0x4641fcb7
   27a5c:	andcs	r4, r0, r2, lsl #12
   27a60:	blx	fe7e59e4 <tcgetattr@plt+0xfe7e1914>
   27a64:	ldrdcc	pc, [r0], -sl
   27a68:	addsmi	r3, pc, #262144	; 0x40000
   27a6c:	blls	19ea28 <tcgetattr@plt+0x19a958>
   27a70:	ldrdhi	pc, [r0], -r3
   27a74:	bllt	11e5a74 <tcgetattr@plt+0x11e19a4>
   27a78:	vldrvs	d9, [lr, #-28]	; 0xffffffe4
   27a7c:			; <UNDEFINED> instruction: 0xf0032e00
   27a80:	blls	208090 <tcgetattr@plt+0x203fc0>
   27a84:	ldrdne	pc, [r0], -sl
   27a88:	ldmdals	r5, {r0, r1, r4, r6, r7, r8, fp, sp, lr, pc}
   27a8c:			; <UNDEFINED> instruction: 0xf0042900
   27a90:			; <UNDEFINED> instruction: 0xf8da8697
   27a94:	svccs	0x00007004
   27a98:	ldrhi	pc, [r2], r4
   27a9c:			; <UNDEFINED> instruction: 0xf8df4608
   27aa0:	ldrbtmi	r1, [r9], #-1040	; 0xfffffbf0
   27aa4:	svc	0x0016f7db
   27aa8:			; <UNDEFINED> instruction: 0xf0042800
   27aac:			; <UNDEFINED> instruction: 0xf8db865a
   27ab0:	blcs	33ae8 <tcgetattr@plt+0x2fa18>
   27ab4:	ldrbthi	pc, [r1], r3	; <UNPREDICTABLE>
   27ab8:	stmiapl	r3!, {r0, r1, r3, r4, r6, r7, r8, r9, fp, lr}^
   27abc:	blcs	41b30 <tcgetattr@plt+0x3da60>
   27ac0:	sbcshi	pc, sp, r6, asr #5
   27ac4:	stmiapl	r3!, {r0, r3, r4, r6, r7, r8, r9, fp, lr}^
   27ac8:	ldrdcs	r4, [r0], -r9
   27acc:	stmiapl	r2!, {r0, r3, r4, r5, r6, r7, r8, fp, lr}
   27ad0:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   27ad4:	blls	1f993c <tcgetattr@plt+0x1f586c>
   27ad8:	addmi	r6, r6, #24, 26	; 0x600
   27adc:			; <UNDEFINED> instruction: 0xf7dbd001
   27ae0:	blls	223890 <tcgetattr@plt+0x21f7c0>
   27ae4:	subshi	pc, r8, r3, asr #17
   27ae8:	ldmdbvs	r4, {r0, r1, r6, r7, r8, fp, sp, lr, pc}
   27aec:			; <UNDEFINED> instruction: 0xf8d39b05
   27af0:			; <UNDEFINED> instruction: 0xf7fe8000
   27af4:	blmi	ff4d6718 <tcgetattr@plt+0xff4d2648>
   27af8:	ldrtne	pc, [r8], -r2, asr #12	; <UNPREDICTABLE>
   27afc:	tsteq	r8, r9, lsr #3	; <UNPREDICTABLE>
   27b00:	stmiapl	r7!, {r3, r4, r6, r9, sl, lr}^
   27b04:	smladxls	r6, fp, r8, r6
   27b08:	blcc	3e17c <tcgetattr@plt+0x3a0ac>
   27b0c:	movwcs	fp, #7960	; 0x1f18
   27b10:	ldccc	8, cr15, [r8], {73}	; 0x49
   27b14:	ldc2	7, cr15, [r8, #1008]!	; 0x3f0
   27b18:			; <UNDEFINED> instruction: 0xf8596838
   27b1c:	stmibpl	r3, {r3, r4, sl, fp, sp}
   27b20:	svclt	0x00181e19
   27b24:	addmi	r2, sl, #1073741824	; 0x40000000
   27b28:	andshi	pc, sp, r4
   27b2c:			; <UNDEFINED> instruction: 0xf0022b00
   27b30:	stmibmi	r1!, {r0, r4, r5, r8, r9, sl, pc}^
   27b34:	ldmvs	sl, {sp}
   27b38:			; <UNDEFINED> instruction: 0xf7df4479
   27b3c:	svcls	0x0006fa31
   27b40:	ldmibpl	r8, {r0, r1, r3, r4, r5, fp, sp, lr}
   27b44:	ldc2	0, cr15, [r8], #-64	; 0xffffffc0
   27b48:	movwcs	r6, #2104	; 0x838
   27b4c:	orrpl	r2, r3, r6, ror #2
   27b50:	blx	5e5ae8 <tcgetattr@plt+0x5e1a18>
   27b54:			; <UNDEFINED> instruction: 0xf8d39b05
   27b58:			; <UNDEFINED> instruction: 0xf7fe8000
   27b5c:	blmi	fee566b0 <tcgetattr@plt+0xfee525e0>
   27b60:	sbcmi	pc, r0, #72351744	; 0x4500000
   27b64:	ldrdge	pc, [r0], -sl
   27b68:			; <UNDEFINED> instruction: 0xf8d358e3
   27b6c:			; <UNDEFINED> instruction: 0xf8588000
   27b70:	ldclne	0, cr6, [r7], #-8
   27b74:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   27b78:	ldcvc	8, cr15, [r8], {73}	; 0x49
   27b7c:	svceq	0x0000f1ba
   27b80:	sbcshi	pc, r4, #2
   27b84:	ldrbmi	r4, [r0], -sp, asr #19
   27b88:			; <UNDEFINED> instruction: 0xf7db4479
   27b8c:	stmdacs	r0, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
   27b90:	adcshi	pc, r3, #66	; 0x42
   27b94:			; <UNDEFINED> instruction: 0xf6454bca
   27b98:			; <UNDEFINED> instruction: 0x210342bc
   27b9c:	andne	pc, r2, r8, asr #16
   27ba0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   27ba4:	svccs	0x0000b913
   27ba8:	ldrbhi	pc, [r6], r6, asr #32	; <UNPREDICTABLE>
   27bac:			; <UNDEFINED> instruction: 0xf8d39b05
   27bb0:			; <UNDEFINED> instruction: 0xf7fe8000
   27bb4:	blmi	fe8d6658 <tcgetattr@plt+0xfe8d2588>
   27bb8:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   27bbc:			; <UNDEFINED> instruction: 0xf5029306
   27bc0:	ldmdavs	fp, {r0, r2, r5, r8, r9, ip, lr}
   27bc4:	svclt	0x00181e19
   27bc8:			; <UNDEFINED> instruction: 0xf8492101
   27bcc:			; <UNDEFINED> instruction: 0xf1b81c18
   27bd0:	andsle	r0, r3, r0, lsl #30
   27bd4:			; <UNDEFINED> instruction: 0xf8d8b183
   27bd8:			; <UNDEFINED> instruction: 0xf5023004
   27bdc:	orrcs	r5, r0, r6, lsl r2
   27be0:	ldclvs	8, cr6, [fp, #64]	; 0x40
   27be4:			; <UNDEFINED> instruction: 0xf00310da
   27be8:	blx	106880c <tcgetattr@plt+0x106473c>
   27bec:	stcpl	3, cr15, [r2], {3}
   27bf0:	svclt	0x0014421a
   27bf4:	movwcs	r2, #769	; 0x301
   27bf8:	ldccc	8, cr15, [r8], {73}	; 0x49
   27bfc:	ldrdne	pc, [r4], -fp
   27c00:	blcs	41c34 <tcgetattr@plt+0x3db64>
   27c04:	ldrbthi	pc, [pc], #1	; 27c0c <tcgetattr@plt+0x23b3c>	; <UNPREDICTABLE>
   27c08:	ldrdeq	pc, [r0], -fp
   27c0c:	andseq	pc, r8, #1073741866	; 0x4000002a
   27c10:	blx	265c04 <tcgetattr@plt+0x261b34>
   27c14:			; <UNDEFINED> instruction: 0xf0012800
   27c18:	blls	189010 <tcgetattr@plt+0x184f40>
   27c1c:	ldrdhi	pc, [r0], -r3
   27c20:	blt	1c65c20 <tcgetattr@plt+0x1c61b50>
   27c24:	ldrdcc	pc, [r0], -sl
   27c28:			; <UNDEFINED> instruction: 0xf0022b00
   27c2c:	ldmib	fp, {r0, r2, r4, r5, r6, r7, r8, pc}^
   27c30:			; <UNDEFINED> instruction: 0xf1a90100
   27c34:			; <UNDEFINED> instruction: 0xf7fb0218
   27c38:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   27c3c:	tsthi	r2, #4	; <UNPREDICTABLE>
   27c40:			; <UNDEFINED> instruction: 0xf8d39b05
   27c44:			; <UNDEFINED> instruction: 0xf7fe8000
   27c48:	blls	2165c4 <tcgetattr@plt+0x2124f4>
   27c4c:	mrrcne	12, 9, r6, r3, cr10
   27c50:	ldrhi	pc, [r5], #-1
   27c54:			; <UNDEFINED> instruction: 0xf1a94b7d
   27c58:			; <UNDEFINED> instruction: 0xf8090119
   27c5c:	andcs	r2, r1, #6400	; 0x1900
   27c60:	ldcne	8, cr15, [r4], {73}	; 0x49
   27c64:	andseq	pc, r4, r9, lsr #3
   27c68:	ldccs	8, cr15, [r8], {73}	; 0x49
   27c6c:	tsteq	r8, r9, lsr #3	; <UNPREDICTABLE>
   27c70:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   27c74:	ldmdavs	fp, {r0, r1, r3, r4, r7, r8, fp, sp, lr}
   27c78:	blls	179ae0 <tcgetattr@plt+0x175a10>
   27c7c:	ldrdhi	pc, [r0], -r3
   27c80:	blt	1065c80 <tcgetattr@plt+0x1061bb0>
   27c84:	tsteq	r8, r9, lsr #3	; <UNPREDICTABLE>
   27c88:			; <UNDEFINED> instruction: 0xf7fc4658
   27c8c:	blmi	1b67088 <tcgetattr@plt+0x1b62fb8>
   27c90:	ldcne	8, cr15, [r8], {89}	; 0x59
   27c94:	subne	pc, sp, #69206016	; 0x4200000
   27c98:	stmiapl	r3!, {r0, r2, fp, ip, pc}^
   27c9c:	ldrdhi	pc, [r0], -r0
   27ca0:	ldrpl	r6, [r9], #2075	; 0x81b
   27ca4:	blt	be5ca4 <tcgetattr@plt+0xbe1bd4>
   27ca8:	ldrdcc	pc, [r0], -sl
   27cac:			; <UNDEFINED> instruction: 0xf0032b00
   27cb0:	blmi	fe1484e0 <tcgetattr@plt+0xfe144410>
   27cb4:	stmiapl	r1!, {r3, r4, r6, r9, sl, lr}^
   27cb8:	ldc2l	7, cr15, [r4], #1008	; 0x3f0
   27cbc:			; <UNDEFINED> instruction: 0xf8d39b05
   27cc0:			; <UNDEFINED> instruction: 0xf7fe8000
   27cc4:	blls	2d6548 <tcgetattr@plt+0x2d2478>
   27cc8:			; <UNDEFINED> instruction: 0xf43e2b02
   27ccc:	blmi	1fd3434 <tcgetattr@plt+0x1fcf364>
   27cd0:	subscs	pc, r4, #216, 16	; 0xd80000
   27cd4:	addmi	r5, r2, #224, 16	; 0xe00000
   27cd8:	cfldrdge	mvd15, [r4, #248]!	; 0xf8
   27cdc:	cmpcs	r5, r8, asr fp
   27ce0:	subseq	pc, r4, #200, 16	; 0xc80000
   27ce4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   27ce8:			; <UNDEFINED> instruction: 0xf94af7e4
   27cec:			; <UNDEFINED> instruction: 0xf8d39b05
   27cf0:			; <UNDEFINED> instruction: 0xf7fe8000
   27cf4:			; <UNDEFINED> instruction: 0xf013ba07
   27cf8:	blls	1a5fd4 <tcgetattr@plt+0x1a1f04>
   27cfc:	ldrdhi	pc, [r0], -r3
   27d00:	blt	65d00 <tcgetattr@plt+0x61c30>
   27d04:	blcs	ce934 <tcgetattr@plt+0xca864>
   27d08:	ldrbhi	pc, [pc], #-65	; 27d10 <tcgetattr@plt+0x23c40>	; <UNPREDICTABLE>
   27d0c:			; <UNDEFINED> instruction: 0xf8da496f
   27d10:	ldrbtmi	r0, [r9], #-0
   27d14:	ldcl	7, cr15, [lr, #876]	; 0x36c
   27d18:	stmdacs	r0, {r0, r9, sl, lr}
   27d1c:	ldrbhi	pc, [r5], #-65	; 0xffffffbf	; <UNPREDICTABLE>
   27d20:	ldrdeq	pc, [r4], -sl
   27d24:			; <UNDEFINED> instruction: 0xf0052800
   27d28:			; <UNDEFINED> instruction: 0xf7fb8224
   27d2c:			; <UNDEFINED> instruction: 0x4601fa7d
   27d30:			; <UNDEFINED> instruction: 0xf0452800
   27d34:			; <UNDEFINED> instruction: 0xf8db8221
   27d38:	blcs	33d70 <tcgetattr@plt+0x2fca0>
   27d3c:	andshi	pc, r5, #5
   27d40:	stmiapl	r3!, {r0, r3, r4, r5, r8, r9, fp, lr}^
   27d44:	blcs	41db8 <tcgetattr@plt+0x3dce8>
   27d48:	ldrhi	pc, [r0, -r6, asr #5]!
   27d4c:	stmiapl	r3!, {r0, r1, r2, r4, r5, r8, r9, fp, lr}^
   27d50:	andcs	r4, r0, pc, asr r9
   27d54:	ldrdcs	pc, [r4], -sl
   27d58:			; <UNDEFINED> instruction: 0x47984479
   27d5c:			; <UNDEFINED> instruction: 0xf8d39b05
   27d60:			; <UNDEFINED> instruction: 0xf7fe8000
   27d64:	bmi	e964a8 <tcgetattr@plt+0xe923d8>
   27d68:	stmiapl	r2!, {r1, r3, r4, r6, r8, r9, fp, lr}
   27d6c:	ldmdavs	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
   27d70:	addsmi	r6, sl, #2392064	; 0x248000
   27d74:	cfstrdge	mvd15, [r2, #248]!	; 0xf8
   27d78:	ldrdcc	pc, [ip], -fp
   27d7c:			; <UNDEFINED> instruction: 0xf0012b00
   27d80:	blmi	a8989c <tcgetattr@plt+0xa857cc>
   27d84:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   27d88:	vqdmlsl.s<illegal width 8>	q9, d6, d0
   27d8c:	blmi	a081ec <tcgetattr@plt+0xa0411c>
   27d90:	ldmdbmi	r1, {r0, r1, r5, r6, r7, fp, ip, lr}^
   27d94:	ldrbtmi	r2, [r9], #-0
   27d98:	blls	179c00 <tcgetattr@plt+0x175b30>
   27d9c:	ldrdhi	pc, [r0], -r3
   27da0:	ldmiblt	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27da4:			; <UNDEFINED> instruction: 0xf1a94f4d
   27da8:			; <UNDEFINED> instruction: 0xf8da0618
   27dac:	movwcs	r1, #40960	; 0xa000
   27db0:			; <UNDEFINED> instruction: 0x4632447f
   27db4:	smlsdls	r0, r8, r6, r4
   27db8:			; <UNDEFINED> instruction: 0xf96af7fb
   27dbc:			; <UNDEFINED> instruction: 0xf0022800
   27dc0:	blls	1880a4 <tcgetattr@plt+0x183fd4>
   27dc4:	ldrdhi	pc, [r0], -r3
   27dc8:	ldmiblt	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27dcc:	ldrdcc	pc, [r0], -sl
   27dd0:	ldrdeq	lr, [r0, -fp]
   27dd4:	ldmdavc	fp, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   27dd8:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   27ddc:	svclt	0x00182b2e
   27de0:	vpmax.s8	d18, d4, d9
   27de4:	blmi	fc94b4 <tcgetattr@plt+0xfc53e4>
   27de8:	ldrtmi	r5, [r2], -r6, ror #17
   27dec:			; <UNDEFINED> instruction: 0xf91af7fb
   27df0:			; <UNDEFINED> instruction: 0xf0032800
   27df4:	blls	1882f8 <tcgetattr@plt+0x184228>
   27df8:	ldrdhi	pc, [r0], -r3
   27dfc:	stmiblt	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27e00:	ldrdeq	pc, [r0], -sl
   27e04:			; <UNDEFINED> instruction: 0xf0012800
   27e08:			; <UNDEFINED> instruction: 0xf8da8609
   27e0c:	stmdbcs	r0, {r2, ip}
   27e10:	strhi	pc, [r4], -r1
   27e14:			; <UNDEFINED> instruction: 0xf96af7eb
   27e18:	blx	ff565d9c <tcgetattr@plt+0xff561ccc>
   27e1c:			; <UNDEFINED> instruction: 0xf8d39b05
   27e20:			; <UNDEFINED> instruction: 0xf7fe8000
   27e24:	svclt	0x0000b96f
   27e28:	muleq	r0, ip, r5
   27e2c:	strdeq	r0, [r0], -r4
   27e30:	andeq	r0, r0, r8, lsr #6
   27e34:	andeq	lr, r1, sl, lsr sp
   27e38:	andeq	r0, r0, r4, lsl #7
   27e3c:	strdeq	r0, [r0], -r8
   27e40:	andeq	r0, r0, ip, ror #6
   27e44:			; <UNDEFINED> instruction: 0x0001b5be
   27e48:	andeq	r0, r0, ip, lsr #6
   27e4c:	andeq	r0, r0, r8, asr r3
   27e50:	andeq	r0, r0, r0, asr r4
   27e54:	muleq	r1, sl, fp
   27e58:	andeq	ip, r1, r4, ror pc
   27e5c:	andeq	r9, r1, r4, asr #18
   27e60:	ldrdeq	r9, [r1], -r0
   27e64:	andeq	sp, r1, r6, ror #13
   27e68:	andeq	r9, r3, r6, lsr #19
   27e6c:	andeq	sp, r1, r0, lsl #26
   27e70:	ldrdeq	r0, [r0], -r8
   27e74:	andeq	r0, r0, r4, ror r4
   27e78:	andeq	lr, r1, sl, asr #8
   27e7c:	andeq	sp, r1, lr, lsl #13
   27e80:	ldrdeq	r0, [r0], -ip
   27e84:	andeq	r0, r0, r0, lsr #10
   27e88:	muleq	r1, r6, r5
   27e8c:	andeq	r9, r3, r4, lsl #14
   27e90:			; <UNDEFINED> instruction: 0xffffc15f
   27e94:	andeq	sp, r1, sl, lsr #9
   27e98:	andeq	ip, r1, r2, ror #25
   27e9c:	andeq	sp, r1, r2, asr #14
   27ea0:	andeq	sp, r1, ip, lsl #2
   27ea4:	andeq	r0, r0, r8, asr #5
   27ea8:	andeq	r0, r0, r4, lsl #9
   27eac:	strdeq	sl, [r1], -ip
   27eb0:	andeq	r8, r1, r2, asr #24
   27eb4:	andeq	sp, r1, r0, lsl #15
   27eb8:	andeq	ip, r1, r0, ror lr
   27ebc:	andeq	sp, r1, r4, asr r9
   27ec0:	andeq	r0, r0, ip, ror r5
   27ec4:	andeq	r0, r0, ip, lsr #10
   27ec8:	andeq	r0, r0, r4, ror #6
   27ecc:	andeq	r9, r1, r6, lsl r7
   27ed0:	andeq	sp, r1, r0, lsr r1
   27ed4:	andeq	r0, r0, r4, lsr r3
   27ed8:	andeq	sp, r1, r6, lsl r4
   27edc:	andeq	lr, r1, r8, ror #6
   27ee0:	andeq	r0, r0, r4, ror r3
   27ee4:	ldrdvs	pc, [r0], -sl
   27ee8:	ldcne	8, cr15, [r0], {223}	; 0xdf
   27eec:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   27ef0:	ldcl	7, cr15, [r0], #876	; 0x36c
   27ef4:			; <UNDEFINED> instruction: 0xf0012800
   27ef8:			; <UNDEFINED> instruction: 0xf8df82f0
   27efc:	ldrtmi	r1, [r0], -r4, lsl #25
   27f00:			; <UNDEFINED> instruction: 0xf7db4479
   27f04:	stmdacs	r0, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
   27f08:	rschi	pc, r7, #1
   27f0c:	ldclne	8, cr15, [r4], #-892	; 0xfffffc84
   27f10:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   27f14:	ldcl	7, cr15, [lr], {219}	; 0xdb
   27f18:			; <UNDEFINED> instruction: 0xf0462800
   27f1c:			; <UNDEFINED> instruction: 0xf8da831a
   27f20:	blcs	33f38 <tcgetattr@plt+0x2fe68>
   27f24:	strhi	pc, [r6], -r6
   27f28:	mrrccc	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
   27f2c:	ldmdavs	r0!, {r1, r2, r5, r6, r7, fp, ip, lr}
   27f30:			; <UNDEFINED> instruction: 0xf7dbb108
   27f34:			; <UNDEFINED> instruction: 0xf8daed40
   27f38:			; <UNDEFINED> instruction: 0xf7ea0004
   27f3c:			; <UNDEFINED> instruction: 0x4603fe13
   27f40:	eorsvs	r2, r3, r0
   27f44:	stc2	0, cr15, [r4], {13}
   27f48:			; <UNDEFINED> instruction: 0xf8d39b05
   27f4c:			; <UNDEFINED> instruction: 0xf7fe8000
   27f50:			; <UNDEFINED> instruction: 0xf1b8b8d9
   27f54:			; <UNDEFINED> instruction: 0xf0030f00
   27f58:			; <UNDEFINED> instruction: 0xf8d88404
   27f5c:	mcrge	1, 1, r1, cr1, cr0, {1}
   27f60:	stccc	8, cr15, [r8], #-892	; 0xfffffc84
   27f64:	andvc	pc, r0, #1325400064	; 0x4f000000
   27f68:	tstls	r1, r0, lsr r6
   27f6c:			; <UNDEFINED> instruction: 0xf8d8447b
   27f70:	tstcs	r1, ip, lsr #2
   27f74:			; <UNDEFINED> instruction: 0xf7db9700
   27f78:	ldrtmi	lr, [r0], -r2, asr #30
   27f7c:	mrc	7, 7, APSR_nzcv, cr2, cr11, {6}
   27f80:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
   27f84:	ldrdcs	pc, [r0, #-131]!	; 0xffffff7d
   27f88:	bcs	2e06c <tcgetattr@plt+0x29f9c>
   27f8c:	strbthi	pc, [r3], #-67	; 0xffffffbd	; <UNPREDICTABLE>
   27f90:	vqdmulh.s<illegal width 8>	d25, d1, d5
   27f94:	ldmdavs	fp, {r2, r3, r4, r6, r9, ip, lr}
   27f98:	bcs	3e208 <tcgetattr@plt+0x3a138>
   27f9c:	strbhi	pc, [pc], #-67	; 27fa4 <tcgetattr@plt+0x23ed4>	; <UNPREDICTABLE>
   27fa0:	adcspl	pc, r9, #12582912	; 0xc00000
   27fa4:	bcs	41ff4 <tcgetattr@plt+0x3df24>
   27fa8:	cmnhi	pc, r4, asr #32	; <UNPREDICTABLE>
   27fac:	adcpl	pc, fp, #12582912	; 0xc00000
   27fb0:	bcs	42000 <tcgetattr@plt+0x3df30>
   27fb4:	msrhi	SPSR_fsxc, r4, asr #32
   27fb8:	rsbpl	pc, r4, #268435460	; 0x10000004
   27fbc:			; <UNDEFINED> instruction: 0xb11b589b
   27fc0:	blcs	46034 <tcgetattr@plt+0x41f64>
   27fc4:	ldrbhi	pc, [r8, #68]!	; 0x44	; <UNPREDICTABLE>
   27fc8:	blne	ff16634c <tcgetattr@plt+0xff16227c>
   27fcc:	andcs	r4, r0, r2, lsr r6
   27fd0:			; <UNDEFINED> instruction: 0xf7de4479
   27fd4:	blls	1a7f70 <tcgetattr@plt+0x1a3ea0>
   27fd8:	ldrdhi	pc, [r0], -r3
   27fdc:	ldmlt	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27fe0:	blcc	fec66364 <tcgetattr@plt+0xfec62294>
   27fe4:	ldrdeq	lr, [r0, -fp]
   27fe8:	subcc	r5, r0, #14811136	; 0xe20000
   27fec:			; <UNDEFINED> instruction: 0xf81af7fb
   27ff0:			; <UNDEFINED> instruction: 0xf8d39b05
   27ff4:			; <UNDEFINED> instruction: 0xf7fe8000
   27ff8:			; <UNDEFINED> instruction: 0xf8dab885
   27ffc:			; <UNDEFINED> instruction: 0xf8df2000
   28000:	bcs	36e58 <tcgetattr@plt+0x32d88>
   28004:	ldrhi	pc, [sl, r1]!
   28008:	ldrbmi	r5, [r8], -r6, ror #17
   2800c:	cmpeq	r0, r6, lsl #2	; <UNPREDICTABLE>
   28010:	blx	126600a <tcgetattr@plt+0x1261f3a>
   28014:	stmdavc	r7, {r4, r5, r8, sl, fp, sp, lr}
   28018:			; <UNDEFINED> instruction: 0xf0042f00
   2801c:	blls	18856c <tcgetattr@plt+0x18449c>
   28020:	ldrdhi	pc, [r0], -r3
   28024:	stmdalt	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28028:	blcc	1a663ac <tcgetattr@plt+0x1a622dc>
   2802c:	ldrdeq	lr, [r0, -fp]
   28030:	eorscc	r5, r8, #14811136	; 0xe20000
   28034:			; <UNDEFINED> instruction: 0xfff6f7fa
   28038:			; <UNDEFINED> instruction: 0xf8d39b05
   2803c:			; <UNDEFINED> instruction: 0xf7fe8000
   28040:			; <UNDEFINED> instruction: 0xf8dab861
   28044:			; <UNDEFINED> instruction: 0xf8df6000
   28048:			; <UNDEFINED> instruction: 0x46301b50
   2804c:			; <UNDEFINED> instruction: 0xf7db4479
   28050:	stmdacs	r0, {r1, r6, sl, fp, sp, lr, pc}
   28054:	cmphi	pc, r2, asr #32	; <UNPREDICTABLE>
   28058:	blcc	e663dc <tcgetattr@plt+0xe6230c>
   2805c:			; <UNDEFINED> instruction: 0xf8d29a05
   28060:	stmiapl	r2!, {pc}^
   28064:			; <UNDEFINED> instruction: 0xf0436a13
   28068:	andsvs	r0, r3, #134217728	; 0x8000000
   2806c:	stmdalt	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28070:	ldrdeq	lr, [r0, -fp]
   28074:	andseq	pc, r8, #1073741866	; 0x4000002a
   28078:			; <UNDEFINED> instruction: 0xffd4f7fa
   2807c:			; <UNDEFINED> instruction: 0xf0022800
   28080:	blls	188ae8 <tcgetattr@plt+0x184a18>
   28084:	ldrdhi	pc, [r0], -r3
   28088:	ldmdalt	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2808c:	ldrdcs	pc, [r0], -sl
   28090:			; <UNDEFINED> instruction: 0xf0042a00
   28094:	ldmdavc	r3, {r3, r7, r8, pc}
   28098:			; <UNDEFINED> instruction: 0xf0042b2d
   2809c:	blcs	bc8678 <tcgetattr@plt+0xbc45a8>
   280a0:	ldrbhi	pc, [lr], #-65	; 0xffffffbf	; <UNPREDICTABLE>
   280a4:	mcrcs	8, 0, r7, cr0, cr6, {2}
   280a8:	ldrbhi	pc, [sl], #-65	; 0xffffffbf	; <UNPREDICTABLE>
   280ac:	bcc	ffb66430 <tcgetattr@plt+0xffb62360>
   280b0:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   280b4:			; <UNDEFINED> instruction: 0xf0052800
   280b8:			; <UNDEFINED> instruction: 0xf7fc83b1
   280bc:			; <UNDEFINED> instruction: 0x4630fbbb
   280c0:	blx	ff9e60ba <tcgetattr@plt+0xff9e1fea>
   280c4:			; <UNDEFINED> instruction: 0xf8d39b05
   280c8:			; <UNDEFINED> instruction: 0xf7fe8000
   280cc:			; <UNDEFINED> instruction: 0xf8dfb81b
   280d0:	stmiapl	r3!, {r2, r3, r6, r7, r9, fp, ip, sp}^
   280d4:	svcvs	0x005e681b
   280d8:			; <UNDEFINED> instruction: 0xffeaf7f9
   280dc:	strmi	r4, [r1], -r6, lsl #5
   280e0:	ldrbhi	pc, [r0, -r2, lsl #6]	; <UNPREDICTABLE>
   280e4:			; <UNDEFINED> instruction: 0xf8d39b05
   280e8:			; <UNDEFINED> instruction: 0xf7fe8000
   280ec:			; <UNDEFINED> instruction: 0xf8dfb80b
   280f0:	stmiapl	r3!, {r2, r3, r5, r7, r9, fp, ip, sp}^
   280f4:	svcvs	0x005e681b
   280f8:			; <UNDEFINED> instruction: 0xff9af7f9
   280fc:	strmi	r4, [r1], -r6, lsl #5
   28100:			; <UNDEFINED> instruction: 0x4630daf0
   28104:	blx	1de60da <tcgetattr@plt+0x1de200a>
   28108:			; <UNDEFINED> instruction: 0xf8d39b05
   2810c:			; <UNDEFINED> instruction: 0xf7fd8000
   28110:			; <UNDEFINED> instruction: 0xf8dfbff9
   28114:	ldrbmi	r3, [r8], -r0, lsl #21
   28118:			; <UNDEFINED> instruction: 0x312458e1
   2811c:	blx	ffce6114 <tcgetattr@plt+0xffce2044>
   28120:			; <UNDEFINED> instruction: 0xf8d39b05
   28124:			; <UNDEFINED> instruction: 0xf7fd8000
   28128:			; <UNDEFINED> instruction: 0xf7f5bfed
   2812c:	blls	1a66d0 <tcgetattr@plt+0x1a2600>
   28130:	ldrdhi	pc, [r0], -r3
   28134:	svclt	0x00e6f7fd
   28138:			; <UNDEFINED> instruction: 0xf7de2005
   2813c:	blls	1a7690 <tcgetattr@plt+0x1a35c0>
   28140:	ldrdhi	pc, [r0], -r3
   28144:	svclt	0x00def7fd
   28148:	bcc	15664cc <tcgetattr@plt+0x15623fc>
   2814c:	andseq	pc, r8, #1073741866	; 0x4000002a
   28150:	ldrdne	pc, [r4], -fp
   28154:	stmdavs	r8, {r1, r2, r5, r6, r7, fp, ip, lr}
   28158:	mrcne	8, 0, r6, cr15, cr3, {1}
   2815c:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   28160:	ldcvc	8, cr15, [r8], {73}	; 0x49
   28164:			; <UNDEFINED> instruction: 0xf0012800
   28168:			; <UNDEFINED> instruction: 0xf8db8326
   2816c:			; <UNDEFINED> instruction: 0xf7fa0000
   28170:	stmdacs	r0, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   28174:	msrhi	CPSR_s, #1
   28178:			; <UNDEFINED> instruction: 0xf8d39b05
   2817c:			; <UNDEFINED> instruction: 0xf7fd8000
   28180:			; <UNDEFINED> instruction: 0xf8dfbfc1
   28184:			; <UNDEFINED> instruction: 0xf8df2a20
   28188:	stmiapl	r2!, {r5, r9, fp, ip, sp}
   2818c:	ldmdavs	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
   28190:	addsmi	r6, sl, #2392064	; 0x248000
   28194:	rsbhi	pc, r9, #4
   28198:	ldrdcc	pc, [ip], -fp
   2819c:			; <UNDEFINED> instruction: 0xf0022b00
   281a0:			; <UNDEFINED> instruction: 0xf8df81a9
   281a4:	stmiapl	r3!, {r3, r9, fp, ip, sp}^
   281a8:	blcs	4221c <tcgetattr@plt+0x3e14c>
   281ac:	rsbhi	pc, r2, #1610612748	; 0x6000000c
   281b0:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   281b4:			; <UNDEFINED> instruction: 0xf8df58e3
   281b8:	strdcs	r1, [r0], -ip
   281bc:			; <UNDEFINED> instruction: 0x47984479
   281c0:			; <UNDEFINED> instruction: 0xf8d39b05
   281c4:			; <UNDEFINED> instruction: 0xf7fd8000
   281c8:			; <UNDEFINED> instruction: 0xf8dfbf9d
   281cc:	ldmib	fp, {r3, r6, r7, r8, fp, ip, sp}^
   281d0:	stmiapl	r2!, {r8}^
   281d4:			; <UNDEFINED> instruction: 0xf7fa3248
   281d8:	blls	1a7e74 <tcgetattr@plt+0x1a3da4>
   281dc:	ldrdhi	pc, [r0], -r3
   281e0:	svclt	0x0090f7fd
   281e4:	ldrdne	pc, [r0], -sl
   281e8:			; <UNDEFINED> instruction: 0xf8dfb139
   281ec:	ldrbtmi	r0, [r8], #-2508	; 0xfffff634
   281f0:	bl	1c66164 <tcgetattr@plt+0x1c62094>
   281f4:			; <UNDEFINED> instruction: 0xf0012800
   281f8:			; <UNDEFINED> instruction: 0xf8db8142
   281fc:	blcs	34234 <tcgetattr@plt+0x30164>
   28200:	ldrbhi	pc, [sp, -r2]	; <UNPREDICTABLE>
   28204:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   28208:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2820c:	vqdmlsl.s<illegal width 8>	q9, d5, d0
   28210:			; <UNDEFINED> instruction: 0xf8df800b
   28214:	stmiapl	r3!, {r2, r3, r4, r7, r8, fp, ip, sp}^
   28218:	stmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2821c:	ldrbtmi	r2, [r9], #-0
   28220:	blls	17a088 <tcgetattr@plt+0x175fb8>
   28224:	ldrdhi	pc, [r0], -r3
   28228:	svclt	0x006cf7fd
   2822c:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   28230:	ldrdcs	pc, [r0], -sl
   28234:	ldmdavs	r7!, {r1, r2, r5, r6, r7, fp, ip, lr}
   28238:			; <UNDEFINED> instruction: 0xf0022a00
   2823c:	cmnlt	r7, lr, asr #13
   28240:			; <UNDEFINED> instruction: 0xb1286838
   28244:	bl	fede61b8 <tcgetattr@plt+0xfede20e8>
   28248:	svceq	0x0004f857
   2824c:	mvnsle	r2, r0, lsl #16
   28250:			; <UNDEFINED> instruction: 0xf7db6830
   28254:			; <UNDEFINED> instruction: 0xf8daebb0
   28258:	movwcs	r2, #0
   2825c:	ldmdavc	r3, {r0, r1, r4, r5, sp, lr}
   28260:			; <UNDEFINED> instruction: 0xf0432b00
   28264:	blls	189088 <tcgetattr@plt+0x184fb8>
   28268:	ldrdhi	pc, [r0], -r3
   2826c:	svclt	0x004af7fd
   28270:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   28274:	stmiapl	r1!, {r3, r4, r6, r9, sl, lr}^
   28278:			; <UNDEFINED> instruction: 0xf7fc3104
   2827c:	blls	1a6ad0 <tcgetattr@plt+0x1a2a00>
   28280:	ldrdhi	pc, [r0], -r3
   28284:	svclt	0x003ef7fd
   28288:	ldmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2828c:	stmiapl	r1!, {r3, r4, r6, r9, sl, lr}^
   28290:			; <UNDEFINED> instruction: 0xf9faf7fc
   28294:			; <UNDEFINED> instruction: 0xf8d39b05
   28298:			; <UNDEFINED> instruction: 0xf7fd8000
   2829c:	ldmib	fp, {r0, r1, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
   282a0:			; <UNDEFINED> instruction: 0xf1a90100
   282a4:			; <UNDEFINED> instruction: 0xf7fa0218
   282a8:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   282ac:	msrhi	CPSR_sx, r2
   282b0:			; <UNDEFINED> instruction: 0xf8d39b05
   282b4:			; <UNDEFINED> instruction: 0xf7fd8000
   282b8:			; <UNDEFINED> instruction: 0xf8dfbf25
   282bc:	ldmib	fp, {r3, r4, r6, r7, fp, ip, sp}^
   282c0:	stmiapl	r2!, {r8}^
   282c4:			; <UNDEFINED> instruction: 0xf7fa3244
   282c8:	blls	1a7d84 <tcgetattr@plt+0x1a3cb4>
   282cc:	ldrdhi	pc, [r0], -r3
   282d0:	svclt	0x0018f7fd
   282d4:	ldmeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   282d8:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   282dc:	mrc2	7, 0, pc, cr4, cr12, {7}
   282e0:			; <UNDEFINED> instruction: 0xf8d39b05
   282e4:			; <UNDEFINED> instruction: 0xf7fd8000
   282e8:			; <UNDEFINED> instruction: 0xf8dabf0d
   282ec:	blcs	342f4 <tcgetattr@plt+0x30224>
   282f0:	mvnhi	pc, #1
   282f4:	ldmdaeq	r4, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
   282f8:	movwcs	r4, #1624	; 0x658
   282fc:	ldccc	8, cr15, [r4], {73}	; 0x49
   28300:			; <UNDEFINED> instruction: 0xf7fc4641
   28304:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   28308:			; <UNDEFINED> instruction: 0xf859d13a
   2830c:	ldmdavc	r3!, {r2, r4, sl, fp, sp, lr}
   28310:	ldrtmi	fp, [r0], -fp, asr #3
   28314:	stc	7, cr15, [r6, #-876]!	; 0xfffffc94
   28318:	ldmcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2831c:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   28320:	mvnsvc	pc, r0, asr #12
   28324:	stmiapl	r7!, {r1, r5, r7, fp, ip, lr}^
   28328:	smladls	r6, r3, r8, r6
   2832c:	beq	2231c0 <tcgetattr@plt+0x21f0f0>
   28330:	addmi	r4, r8, #80, 8	; 0x50000000
   28334:			; <UNDEFINED> instruction: 0x212fd807
   28338:			; <UNDEFINED> instruction: 0xf7db4630
   2833c:	andls	lr, r7, sl, lsl ip
   28340:			; <UNDEFINED> instruction: 0xf0062800
   28344:			; <UNDEFINED> instruction: 0xf8db8322
   28348:	blcs	34380 <tcgetattr@plt+0x302b0>
   2834c:	strbthi	pc, [r7], #-5	; <UNPREDICTABLE>
   28350:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   28354:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   28358:	vqdmlsl.s<illegal width 8>	q9, d6, d0
   2835c:			; <UNDEFINED> instruction: 0xf8df830c
   28360:	stmiapl	r7!, {r4, r6, fp, ip, sp}^
   28364:	stmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   28368:			; <UNDEFINED> instruction: 0xf8df2000
   2836c:	ldrtmi	r1, [r3], -ip, ror #16
   28370:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   28374:			; <UNDEFINED> instruction: 0x47b86812
   28378:	ldceq	8, cr15, [r4], {89}	; 0x59
   2837c:	bl	6e62f0 <tcgetattr@plt+0x6e2220>
   28380:			; <UNDEFINED> instruction: 0xf8d39b05
   28384:			; <UNDEFINED> instruction: 0xf7fd8000
   28388:			; <UNDEFINED> instruction: 0xf8dfbebd
   2838c:	stmiapl	r3!, {r4, fp, ip, sp}^
   28390:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
   28394:	rsbhi	pc, r2, #2
   28398:	stmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2839c:	ldrbtmi	r2, [r9], #-0
   283a0:	ldc2l	7, cr15, [lr, #888]!	; 0x378
   283a4:			; <UNDEFINED> instruction: 0xf8d39b05
   283a8:			; <UNDEFINED> instruction: 0xf7fd8000
   283ac:	strcs	fp, [r0], -fp, lsr #29
   283b0:	ldrdcc	pc, [r0], -sl
   283b4:			; <UNDEFINED> instruction: 0xf0022b00
   283b8:			; <UNDEFINED> instruction: 0xf1a98048
   283bc:			; <UNDEFINED> instruction: 0x46580118
   283c0:			; <UNDEFINED> instruction: 0xf9a0f7fc
   283c4:			; <UNDEFINED> instruction: 0xf0032800
   283c8:	blls	18a078 <tcgetattr@plt+0x185fa8>
   283cc:	ldrdhi	pc, [r0], -r3
   283d0:	mrclt	7, 4, APSR_nzcv, cr8, cr13, {7}
   283d4:			; <UNDEFINED> instruction: 0xf8db2700
   283d8:	stmdavs	fp, {r2, ip}
   283dc:			; <UNDEFINED> instruction: 0xf0012b00
   283e0:			; <UNDEFINED> instruction: 0xf8df8153
   283e4:			; <UNDEFINED> instruction: 0xf8db37fc
   283e8:	stmiapl	r6!, {}^	; <UNPREDICTABLE>
   283ec:			; <UNDEFINED> instruction: 0xf7fa4632
   283f0:	stmdacs	r0, {r0, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   283f4:	cmphi	lr, r1	; <UNPREDICTABLE>
   283f8:			; <UNDEFINED> instruction: 0xf8d39b05
   283fc:			; <UNDEFINED> instruction: 0xf7fd8000
   28400:	strcs	fp, [r0, -r1, lsl #29]
   28404:	ldrdcc	pc, [r0], -sl
   28408:			; <UNDEFINED> instruction: 0xf0012b00
   2840c:			; <UNDEFINED> instruction: 0xf8df8196
   28410:			; <UNDEFINED> instruction: 0x465837d4
   28414:	ldrtmi	r5, [r1], -r6, ror #17
   28418:			; <UNDEFINED> instruction: 0xf944f7fc
   2841c:			; <UNDEFINED> instruction: 0xf0012800
   28420:	blls	188a74 <tcgetattr@plt+0x1849a4>
   28424:	ldrdhi	pc, [r0], -r3
   28428:	mcrlt	7, 3, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
   2842c:			; <UNDEFINED> instruction: 0xf8df2600
   28430:			; <UNDEFINED> instruction: 0xf8da376c
   28434:	stmiapl	r3!, {ip}^
   28438:	movwls	r6, #26650	; 0x681a
   2843c:			; <UNDEFINED> instruction: 0xf0022900
   28440:			; <UNDEFINED> instruction: 0xf502803c
   28444:			; <UNDEFINED> instruction: 0x465841b6
   28448:			; <UNDEFINED> instruction: 0xf7fc3158
   2844c:	ldmdblt	r0, {r0, r1, r3, r4, r6, r8, fp, ip, sp, lr, pc}
   28450:			; <UNDEFINED> instruction: 0xf0452e00
   28454:	blls	189dd0 <tcgetattr@plt+0x185d00>
   28458:	ldrdhi	pc, [r0], -r3
   2845c:	mrclt	7, 2, APSR_nzcv, cr2, cr13, {7}
   28460:			; <UNDEFINED> instruction: 0xf8da2600
   28464:	strcs	r0, [r0, -r0]
   28468:	ldcvc	8, cr15, [r0], {73}	; 0x49
   2846c:			; <UNDEFINED> instruction: 0xf8dab1b0
   28470:	andcs	r1, r1, #4
   28474:			; <UNDEFINED> instruction: 0xf8b2f7fd
   28478:			; <UNDEFINED> instruction: 0xf8491c43
   2847c:	svclt	0x00040c10
   28480:			; <UNDEFINED> instruction: 0xf8d39b05
   28484:			; <UNDEFINED> instruction: 0xf43d8000
   28488:			; <UNDEFINED> instruction: 0xf8dfae3d
   2848c:	stmiapl	r1!, {r2, r3, r4, r6, r8, r9, sl, ip, sp}^
   28490:	blx	10e648c <tcgetattr@plt+0x10e23bc>
   28494:			; <UNDEFINED> instruction: 0x46384639
   28498:	ldc2l	7, cr15, [r2, #-908]!	; 0xfffffc74
   2849c:			; <UNDEFINED> instruction: 0xf0412e00
   284a0:	blls	188fb8 <tcgetattr@plt+0x184ee8>
   284a4:	ldrdhi	pc, [r0], -r3
   284a8:	mcrlt	7, 1, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
   284ac:			; <UNDEFINED> instruction: 0xf8df2600
   284b0:	ldmib	fp, {r2, r3, r4, r5, r8, r9, sl, ip, sp}^
   284b4:	stmiapl	r7!, {r8}^
   284b8:			; <UNDEFINED> instruction: 0xf7fa463a
   284bc:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   284c0:	ldrtmi	fp, [r0], -ip, lsl #30
   284c4:	stmdacs	r0, {sp}
   284c8:	andshi	pc, pc, r4, asr #32
   284cc:			; <UNDEFINED> instruction: 0xf8d39b05
   284d0:			; <UNDEFINED> instruction: 0xf7fd8000
   284d4:	smladcs	r0, r7, lr, fp
   284d8:			; <UNDEFINED> instruction: 0x3714f8df
   284dc:	stmiapl	r6!, {r3, r4, r6, r9, sl, lr}^
   284e0:			; <UNDEFINED> instruction: 0xf7fc4631
   284e4:	stmdacs	r0, {r0, r1, r2, r3, r8, fp, ip, sp, lr, pc}
   284e8:	andshi	pc, r6, r2
   284ec:			; <UNDEFINED> instruction: 0xf8d39b05
   284f0:			; <UNDEFINED> instruction: 0xf7fd8000
   284f4:	strcs	fp, [r0], -r7, lsl #28
   284f8:	usatvc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
   284fc:	ldrdne	pc, [r4], -fp
   28500:			; <UNDEFINED> instruction: 0xf8db447f
   28504:			; <UNDEFINED> instruction: 0xf1070000
   28508:			; <UNDEFINED> instruction: 0xf7fa027c
   2850c:	stmdacs	r0, {r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   28510:	strthi	pc, [r7], r1
   28514:			; <UNDEFINED> instruction: 0xf8d39b05
   28518:			; <UNDEFINED> instruction: 0xf7fd8000
   2851c:			; <UNDEFINED> instruction: 0x2600bdf3
   28520:	ldrdvc	pc, [r0], -sl
   28524:			; <UNDEFINED> instruction: 0x16d0f8df
   28528:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2852c:	ldmib	r2, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28530:			; <UNDEFINED> instruction: 0xf0412800
   28534:			; <UNDEFINED> instruction: 0xf1b88767
   28538:			; <UNDEFINED> instruction: 0xf0040f00
   2853c:			; <UNDEFINED> instruction: 0xf8d887ac
   28540:	bcs	308a8 <tcgetattr@plt+0x2c7d8>
   28544:	adcshi	pc, r5, r6
   28548:	ldrdne	pc, [r4], -sl
   2854c:			; <UNDEFINED> instruction: 0xf0062900
   28550:			; <UNDEFINED> instruction: 0x46108096
   28554:	ldc2l	0, cr15, [r4], #-92	; 0xffffffa4
   28558:			; <UNDEFINED> instruction: 0xf8d39b05
   2855c:			; <UNDEFINED> instruction: 0xf7fd8000
   28560:			; <UNDEFINED> instruction: 0x2600bdd1
   28564:			; <UNDEFINED> instruction: 0x3634f8df
   28568:	ldrdne	pc, [r4], -fp
   2856c:	ldrmi	r5, [sl], -r3, ror #17
   28570:	stmdavs	fp, {r1, r2, r8, r9, ip, pc}
   28574:	blcs	425c4 <tcgetattr@plt+0x3e4f4>
   28578:	adcshi	pc, lr, r1
   2857c:	andspl	pc, r7, #8388608	; 0x800000
   28580:	ldrdeq	pc, [r0], -fp
   28584:			; <UNDEFINED> instruction: 0xf7fa322c
   28588:	stmdacs	r0, {r0, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   2858c:	adcshi	pc, sl, r1
   28590:			; <UNDEFINED> instruction: 0xf8d39b05
   28594:			; <UNDEFINED> instruction: 0xf7fd8000
   28598:			; <UNDEFINED> instruction: 0x2600bdb5
   2859c:	ldrdcc	pc, [r0], -sl
   285a0:			; <UNDEFINED> instruction: 0xf0012b00
   285a4:			; <UNDEFINED> instruction: 0xf508855f
   285a8:			; <UNDEFINED> instruction: 0x4658519b
   285ac:			; <UNDEFINED> instruction: 0xf7fc3118
   285b0:	ldmdblt	r0, {r0, r3, r5, r7, fp, ip, sp, lr, pc}
   285b4:			; <UNDEFINED> instruction: 0xf0442e00
   285b8:	blls	1897dc <tcgetattr@plt+0x18570c>
   285bc:	cmncc	r8, r1, asr #4	; <UNPREDICTABLE>
   285c0:	rsbscc	pc, ip, #268435460	; 0x10000004
   285c4:	ldrdhi	pc, [r0], -r3
   285c8:	cmncc	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
   285cc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   285d0:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   285d4:			; <UNDEFINED> instruction: 0xf8481a5b
   285d8:			; <UNDEFINED> instruction: 0xf7fd3002
   285dc:			; <UNDEFINED> instruction: 0x2700bd93
   285e0:	ldrdne	pc, [r4], -fp
   285e4:	blcs	42618 <tcgetattr@plt+0x3e548>
   285e8:	sbchi	pc, r9, r1
   285ec:			; <UNDEFINED> instruction: 0x360cf8df
   285f0:	ldrdeq	pc, [r0], -fp
   285f4:	ldrtmi	r5, [r2], -r6, ror #17
   285f8:	ldc2	7, cr15, [r4, #-1000]	; 0xfffffc18
   285fc:			; <UNDEFINED> instruction: 0xf0012800
   28600:	blls	188918 <tcgetattr@plt+0x184848>
   28604:	ldrdhi	pc, [r0], -r3
   28608:	ldcllt	7, cr15, [ip, #-1012]!	; 0xfffffc0c
   2860c:			; <UNDEFINED> instruction: 0xf8da2700
   28610:	cmplt	lr, r0
   28614:	blcs	1c066e8 <tcgetattr@plt+0x1c02618>
   28618:	strbhi	pc, [r4], #-66	; 0xffffffbe	; <UNPREDICTABLE>
   2861c:	blcs	1bc67f0 <tcgetattr@plt+0x1bc2720>
   28620:	strbhi	pc, [r0], #-66	; 0xffffffbe	; <UNPREDICTABLE>
   28624:	blcs	468f8 <tcgetattr@plt+0x42828>
   28628:	ldrthi	pc, [ip], #-66	; 0xffffffbe	; <UNPREDICTABLE>
   2862c:	ldrdne	pc, [r4], -fp
   28630:	blcs	42664 <tcgetattr@plt+0x3e594>
   28634:	andshi	pc, r9, #1
   28638:	strbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   2863c:	ldrdeq	pc, [r0], -fp
   28640:	ldrtmi	r5, [r2], -r6, ror #17
   28644:	stc2l	7, cr15, [lr], #1000	; 0x3e8
   28648:			; <UNDEFINED> instruction: 0xf0012800
   2864c:	blls	188ea8 <tcgetattr@plt+0x184dd8>
   28650:	ldrdhi	pc, [r0], -r3
   28654:	ldcllt	7, cr15, [r6, #-1012]	; 0xfffffc0c
   28658:			; <UNDEFINED> instruction: 0xf8db2700
   2865c:	stmdavs	fp, {r2, ip}
   28660:			; <UNDEFINED> instruction: 0xf0012b00
   28664:			; <UNDEFINED> instruction: 0xf8df807e
   28668:			; <UNDEFINED> instruction: 0xf8db359c
   2866c:	stmiapl	r6!, {}^	; <UNPREDICTABLE>
   28670:			; <UNDEFINED> instruction: 0xf7fa4632
   28674:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   28678:	rsbshi	pc, r9, r1
   2867c:			; <UNDEFINED> instruction: 0xf8d39b05
   28680:			; <UNDEFINED> instruction: 0xf7fd8000
   28684:	smladxcs	r0, pc, sp, fp	; <UNPREDICTABLE>
   28688:	ldrdeq	pc, [r0], -sl
   2868c:			; <UNDEFINED> instruction: 0xf0022800
   28690:			; <UNDEFINED> instruction: 0xf8da873e
   28694:	cmplt	r6, r4
   28698:	strbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2869c:			; <UNDEFINED> instruction: 0xf7db4479
   286a0:			; <UNDEFINED> instruction: 0x4601e91a
   286a4:			; <UNDEFINED> instruction: 0xf0032800
   286a8:			; <UNDEFINED> instruction: 0xf8df80fd
   286ac:	ldrbmi	r3, [r8], -r0, ror #10
   286b0:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   286b4:			; <UNDEFINED> instruction: 0xf7fb4641
   286b8:	bllt	e68694 <tcgetattr@plt+0xe645c4>
   286bc:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   286c0:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   286c4:			; <UNDEFINED> instruction: 0xf642b1f8
   286c8:	stmiapl	r3, {r3, r4, r5, r8, r9, ip}^
   286cc:	mcrge	1, 1, fp, cr1, cr11, {6}
   286d0:	addvs	pc, r0, #1325400064	; 0x4f000000
   286d4:			; <UNDEFINED> instruction: 0xf7f14631
   286d8:	strdlt	pc, [r0, r1]!
   286dc:	ldrdcc	pc, [ip], -fp
   286e0:			; <UNDEFINED> instruction: 0xf0072b00
   286e4:			; <UNDEFINED> instruction: 0xf8df837b
   286e8:	stmiapl	r3!, {r2, r6, r7, sl, ip, sp}^
   286ec:	blcs	42760 <tcgetattr@plt+0x3e690>
   286f0:	msrhi	SPSR_fsxc, #1879048204	; 0x7000000c
   286f4:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   286f8:			; <UNDEFINED> instruction: 0xf8df58e3
   286fc:			; <UNDEFINED> instruction: 0x46321514
   28700:	ldrbtmi	r2, [r9], #-0
   28704:	svccs	0x00004798
   28708:	strhi	pc, [r5, -r2, asr #32]
   2870c:			; <UNDEFINED> instruction: 0xf8d39b05
   28710:			; <UNDEFINED> instruction: 0xf7fd8000
   28714:			; <UNDEFINED> instruction: 0x2700bcf7
   28718:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   2871c:	stmiapl	r6!, {r3, r4, r6, r9, sl, lr}^
   28720:			; <UNDEFINED> instruction: 0xf7fb4631
   28724:	svccs	0x0000ffb1
   28728:	eorhi	pc, r6, r2, asr #32
   2872c:			; <UNDEFINED> instruction: 0xf8d39b05
   28730:			; <UNDEFINED> instruction: 0xf7fd8000
   28734:			; <UNDEFINED> instruction: 0xf8dabce7
   28738:	mrscs	r0, (UNDEF: 0)
   2873c:			; <UNDEFINED> instruction: 0xf95cf00f
   28740:			; <UNDEFINED> instruction: 0xf8d39b05
   28744:			; <UNDEFINED> instruction: 0xf7fd8000
   28748:			; <UNDEFINED> instruction: 0x2600bcdd
   2874c:	stmdavc	r0, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   28750:	svceq	0x0000f1b8
   28754:	ldrhi	pc, [sp, #3]!
   28758:	ldrtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   2875c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   28760:	ldm	r8!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28764:			; <UNDEFINED> instruction: 0xf0012800
   28768:			; <UNDEFINED> instruction: 0x46418758
   2876c:			; <UNDEFINED> instruction: 0xf00f4638
   28770:	ldmdblt	r0, {r0, r5, r6, r7, fp, ip, sp, lr, pc}
   28774:			; <UNDEFINED> instruction: 0xf0442e00
   28778:	blls	188f60 <tcgetattr@plt+0x184e90>
   2877c:	ldrdhi	pc, [r0], -r3
   28780:	stcllt	7, cr15, [r0], {253}	; 0xfd
   28784:			; <UNDEFINED> instruction: 0xf1b82600
   28788:	andsle	r0, r8, r0, lsl #30
   2878c:	ldrdcc	pc, [ip], -fp
   28790:			; <UNDEFINED> instruction: 0xf0022b00
   28794:			; <UNDEFINED> instruction: 0xf8df8311
   28798:	stmiapl	r3!, {r2, r4, sl, ip, sp}^
   2879c:	blcs	42810 <tcgetattr@plt+0x3e740>
   287a0:	subshi	pc, r8, r5, asr #5
   287a4:	strcc	pc, [r8], #-2271	; 0xfffff721
   287a8:			; <UNDEFINED> instruction: 0xf8df58e3
   287ac:	andcs	r2, r0, r0, ror r4
   287b0:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   287b4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   287b8:			; <UNDEFINED> instruction: 0xf00a4798
   287bc:			; <UNDEFINED> instruction: 0xf8dafc5d
   287c0:	cmplt	pc, r0
   287c4:	blcs	1c068b8 <tcgetattr@plt+0x1c027e8>
   287c8:	strbhi	pc, [r9], #65	; 0x41	; <UNPREDICTABLE>
   287cc:	blcs	1bc69c0 <tcgetattr@plt+0x1bc28f0>
   287d0:	strbhi	pc, [r5], #65	; 0x41	; <UNPREDICTABLE>
   287d4:	blcs	46ac8 <tcgetattr@plt+0x429f8>
   287d8:	strbhi	pc, [r1], #65	; 0x41	; <UNPREDICTABLE>
   287dc:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   287e0:	stmiapl	r7!, {r3, r4, r6, r9, sl, lr}^
   287e4:			; <UNDEFINED> instruction: 0xf7fb4639
   287e8:	cdpcs	15, 0, cr15, cr0, cr15, {2}
   287ec:	strbthi	pc, [sl], -r2, asr #32	; <UNPREDICTABLE>
   287f0:			; <UNDEFINED> instruction: 0xf8d39b05
   287f4:			; <UNDEFINED> instruction: 0xf7fd8000
   287f8:	strcs	fp, [r0], -r5, lsl #25
   287fc:	ldrdhi	pc, [r0], -sl
   28800:	mvnscc	pc, #79	; 0x4f
   28804:	strtne	pc, [r0], #-2271	; 0xfffff721
   28808:	ldreq	pc, [r0, -r9, lsr #3]
   2880c:	ldccc	8, cr15, [r0], {73}	; 0x49
   28810:			; <UNDEFINED> instruction: 0x46404479
   28814:	ldmda	lr, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28818:			; <UNDEFINED> instruction: 0xf0412800
   2881c:			; <UNDEFINED> instruction: 0xf84982fc
   28820:	ldmib	sl, {r4, sl, fp}^
   28824:	andcs	r0, r1, #1073741824	; 0x40000000
   28828:	ldcvs	8, cr15, [r0], {89}	; 0x59
   2882c:	mrc2	7, 6, pc, cr6, cr12, {7}
   28830:	ldrshcs	r4, [r7, #-190]!	; 0xffffff42
   28834:	strmi	r5, [r2], -r3, ror #17
   28838:			; <UNDEFINED> instruction: 0xf8432000
   2883c:			; <UNDEFINED> instruction: 0xf7e32026
   28840:			; <UNDEFINED> instruction: 0x2157fb9f
   28844:			; <UNDEFINED> instruction: 0xf7e32000
   28848:			; <UNDEFINED> instruction: 0x2100fb9b
   2884c:			; <UNDEFINED> instruction: 0xf7e34608
   28850:	blls	1a76b4 <tcgetattr@plt+0x1a35e4>
   28854:	ldrdhi	pc, [r0], -r3
   28858:	mrrclt	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
   2885c:			; <UNDEFINED> instruction: 0xf8da2600
   28860:			; <UNDEFINED> instruction: 0xb1b80000
   28864:	vqdmulh.s<illegal width 8>	q10, q9, <illegal reg q6.5>
   28868:	andcs	r4, r0, #92, 16	; 0x5c0000
   2886c:	ldmdavs	pc, {r0, r1, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   28870:	andcs	pc, r8, r7, asr #16
   28874:	blcs	46888 <tcgetattr@plt+0x427b8>
   28878:	ldrbhi	pc, [r2, #67]!	; 0x43	; <UNPREDICTABLE>
   2887c:	andcs	r2, r0, r7, ror r1
   28880:	blx	1fe6816 <tcgetattr@plt+0x1fe2746>
   28884:	andcs	r2, r0, r7, asr r1
   28888:	blx	1ee681e <tcgetattr@plt+0x1ee274e>
   2888c:	strmi	r2, [r8], -r0, lsl #2
   28890:	blx	1de6826 <tcgetattr@plt+0x1de2756>
   28894:			; <UNDEFINED> instruction: 0xf0412e00
   28898:	blls	18a244 <tcgetattr@plt+0x186174>
   2889c:	ldrdhi	pc, [r0], -r3
   288a0:	ldclt	7, cr15, [r0], #-1012	; 0xfffffc0c
   288a4:	blmi	feef24ac <tcgetattr@plt+0xfeeee3dc>
   288a8:	andseq	pc, r8, #1073741866	; 0x4000002a
   288ac:	ldrdne	pc, [r4], -fp
   288b0:	stmdavs	r8, {r1, r2, r5, r6, r7, fp, ip, lr}
   288b4:			; <UNDEFINED> instruction: 0xf1a36cf3
   288b8:	blx	fef2b8e0 <tcgetattr@plt+0xfef27810>
   288bc:	b	1427af4 <tcgetattr@plt+0x1423a24>
   288c0:			; <UNDEFINED> instruction: 0xf8491c5c
   288c4:	stmdacs	r0, {r3, r4, sl, fp, lr, pc}
   288c8:	strhi	pc, [r9], r0
   288cc:	ldrdeq	pc, [r0], -fp
   288d0:	blx	fea668c2 <tcgetattr@plt+0xfea627f2>
   288d4:			; <UNDEFINED> instruction: 0xf0002800
   288d8:	blls	18a2fc <tcgetattr@plt+0x18622c>
   288dc:	ldrdhi	pc, [r0], -r3
   288e0:	ldclt	7, cr15, [r0], {253}	; 0xfd
   288e4:	bmi	ff4b20ec <tcgetattr@plt+0xff4ae01c>
   288e8:			; <UNDEFINED> instruction: 0xf8df2300
   288ec:	ldrmi	r8, [r9], -r8, asr #6
   288f0:			; <UNDEFINED> instruction: 0xf849447a
   288f4:	ldrbtmi	r3, [r8], #3088	; 0xc10
   288f8:	bcs	464120 <tcgetattr@plt+0x460050>
   288fc:	strbmi	r4, [r3], -lr, asr #21
   28900:	ldrbtmi	r4, [sl], #-1744	; 0xfffff930
   28904:	andls	r4, r6, #161480704	; 0x9a00000
   28908:	svccs	0x0000e01e
   2890c:	strhi	pc, [r4], r3
   28910:	ldrtmi	r4, [r8], -sl, asr #19
   28914:			; <UNDEFINED> instruction: 0xf7da4479
   28918:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2891c:	ldrhi	pc, [r7, #-64]	; 0xffffffc0
   28920:			; <UNDEFINED> instruction: 0xf8499b05
   28924:	ldmdavs	fp, {r3, r4, sl, fp}
   28928:			; <UNDEFINED> instruction: 0xf8c3b10b
   2892c:			; <UNDEFINED> instruction: 0xf8590160
   28930:			; <UNDEFINED> instruction: 0xf8581c10
   28934:	blcs	349c0 <tcgetattr@plt+0x308f0>
   28938:	strhi	pc, [r6, -r2]
   2893c:			; <UNDEFINED> instruction: 0xf8493101
   28940:	stmdbcs	r1, {r4, sl, fp, ip}
   28944:	ldrbthi	pc, [sp], #-770	; 0xfffffcfe	; <UNPREDICTABLE>
   28948:	eorvc	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   2894c:	bicsle	r2, ip, r0, lsl #18
   28950:			; <UNDEFINED> instruction: 0xf0402f00
   28954:	blmi	fe489e34 <tcgetattr@plt+0xfe485d64>
   28958:	ldreq	pc, [r8, -r9, lsr #3]
   2895c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   28960:	blcs	243174 <tcgetattr@plt+0x23f0a4>
   28964:	tstcs	r8, sl, lsl pc
   28968:	movwcs	r2, #769	; 0x301
   2896c:	ldccc	8, cr15, [r8], {73}	; 0x49
   28970:	blx	ffc649cc <tcgetattr@plt+0xffc608fc>
   28974:	sbcsle	r2, sl, r0, lsl #28
   28978:	ldrdcc	pc, [ip], -fp
   2897c:			; <UNDEFINED> instruction: 0xf0002b00
   28980:	blmi	fe2c9f04 <tcgetattr@plt+0xfe2c5e34>
   28984:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   28988:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   2898c:	blmi	fe24a19c <tcgetattr@plt+0xfe2460cc>
   28990:	ldmdavs	sl!, {r0, r1, r5, r6, r7, fp, ip, lr}
   28994:			; <UNDEFINED> instruction: 0xf0402a00
   28998:	bmi	fea89ee0 <tcgetattr@plt+0xfea85e10>
   2899c:	mrc	4, 0, r4, cr8, cr10, {3}
   289a0:	andcs	r1, r0, r0, lsl sl
   289a4:	bfi	r4, r8, (invalid: 15:2)
   289a8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   289ac:	movwcs	r4, #3749	; 0xea5
   289b0:	ldccc	8, cr15, [r0], {73}	; 0x49
   289b4:			; <UNDEFINED> instruction: 0xf85a447e
   289b8:	movwlt	r7, #61475	; 0xf023
   289bc:			; <UNDEFINED> instruction: 0x46384631
   289c0:	svc	0x0088f7da
   289c4:			; <UNDEFINED> instruction: 0xf0002800
   289c8:	ldmdavc	fp!, {r1, r3, r5, r7, sl, pc}
   289cc:			; <UNDEFINED> instruction: 0xf0002b5f
   289d0:	ldrtmi	r8, [r8], -r2, lsr #9
   289d4:	tstcs	r0, sl, lsl #4
   289d8:	svc	0x0094f7da
   289dc:	ldceq	8, cr15, [r8], {73}	; 0x49
   289e0:	ldccc	8, cr15, [r0], {89}	; 0x59
   289e4:			; <UNDEFINED> instruction: 0xf0402b00
   289e8:	bmi	fe609c88 <tcgetattr@plt+0xfe605bb8>
   289ec:	strmi	r2, [fp], -r1, lsl #2
   289f0:	eorvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   289f4:			; <UNDEFINED> instruction: 0xf84958a2
   289f8:	andsvs	r1, r0, r0, lsl ip
   289fc:	bicsle	r2, sp, r0, lsl #30
   28a00:	svceq	0x0000f1b8
   28a04:	ldrbhi	pc, [r8], r1	; <UNPREDICTABLE>
   28a08:	subge	pc, r0, #14614528	; 0xdf0000
   28a0c:			; <UNDEFINED> instruction: 0xf8dfa916
   28a10:	cdpge	2, 1, cr8, cr7, cr0, {2}
   28a14:	andcs	r4, r0, #-100663296	; 0xfa000000
   28a18:			; <UNDEFINED> instruction: 0xf84944f8
   28a1c:			; <UNDEFINED> instruction: 0xf8cd2c10
   28a20:			; <UNDEFINED> instruction: 0x27149018
   28a24:	strtmi	r4, [r5], -r9, lsr #13
   28a28:	blge	53a260 <tcgetattr@plt+0x536190>
   28a2c:	bcs	4d654 <tcgetattr@plt+0x49584>
   28a30:	strbthi	pc, [ip], #64	; 0x40	; <UNPREDICTABLE>
   28a34:	stmiapl	fp!, {r2, r7, r8, r9, fp, lr}^
   28a38:	blls	242aa4 <tcgetattr@plt+0x23e9d4>
   28a3c:	vqdmulh.s<illegal width 8>	d15, d2, d7
   28a40:	mcrrne	0, 1, r6, fp, cr9
   28a44:	andeq	lr, r2, r6, lsl #22
   28a48:	ldrhi	pc, [lr, #-0]
   28a4c:	ldrbmi	r9, [r3], -r0, lsl #2
   28a50:	rscscc	pc, pc, #79	; 0x4f
   28a54:			; <UNDEFINED> instruction: 0xf7db2101
   28a58:	stmdavs	r2!, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
   28a5c:	eorvs	r3, r2, r1, lsl #4
   28a60:			; <UNDEFINED> instruction: 0xdde42a01
   28a64:	ldrdcc	pc, [ip], -fp
   28a68:	strbmi	r4, [sp], -ip, lsr #12
   28a6c:			; <UNDEFINED> instruction: 0x9018f8dd
   28a70:			; <UNDEFINED> instruction: 0xf0022b00
   28a74:	blmi	138a93c <tcgetattr@plt+0x138686c>
   28a78:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   28a7c:	vqdmlsl.s<illegal width 8>	q9, d5, d0
   28a80:	blmi	1308d34 <tcgetattr@plt+0x1304c64>
   28a84:	ldmdbmi	r3!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}^
   28a88:	movweq	pc, #33033	; 0x8109	; <UNPREDICTABLE>
   28a8c:	andcs	r4, r0, r2, lsr r6
   28a90:			; <UNDEFINED> instruction: 0x47b84479
   28a94:			; <UNDEFINED> instruction: 0xf8d39b05
   28a98:			; <UNDEFINED> instruction: 0xf7fd8000
   28a9c:			; <UNDEFINED> instruction: 0x2600bb33
   28aa0:	vpadd.i8	d20, d2, d30
   28aa4:	stmiapl	r3!, {r2, r4, r8, sp, lr}^
   28aa8:	movwls	r6, #26650	; 0x681a
   28aac:	blcs	bec00 <tcgetattr@plt+0xbab30>
   28ab0:	movwcs	fp, #3844	; 0xf04
   28ab4:			; <UNDEFINED> instruction: 0xf8db5053
   28ab8:	stmdavs	fp, {r2, ip}
   28abc:			; <UNDEFINED> instruction: 0xf0022b00
   28ac0:			; <UNDEFINED> instruction: 0xf50280de
   28ac4:			; <UNDEFINED> instruction: 0xf8db5218
   28ac8:	andscc	r0, r4, #0
   28acc:	blx	feae6abc <tcgetattr@plt+0xfeae29ec>
   28ad0:	ldrsblt	fp, [r6, #152]	; 0x98
   28ad4:	ldrdcc	pc, [ip], -fp
   28ad8:			; <UNDEFINED> instruction: 0xf0042b00
   28adc:	blmi	d0a87c <tcgetattr@plt+0xd067ac>
   28ae0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   28ae4:	vqdmlsl.s<illegal width 8>	q9, d4, d0
   28ae8:	blmi	c8a85c <tcgetattr@plt+0xc8678c>
   28aec:	bls	1bee80 <tcgetattr@plt+0x1badb0>
   28af0:	vtst.8	d22, d2, d1
   28af4:	stmpl	sl, {r2, r4, r9, sp, lr}
   28af8:			; <UNDEFINED> instruction: 0xf0442a00
   28afc:	bmi	15c9330 <tcgetattr@plt+0x15c5260>
   28b00:	ldmdbmi	r6, {r1, r3, r4, r5, r6, sl, lr}^
   28b04:	ldrbtmi	r2, [r9], #-0
   28b08:	blls	1ba970 <tcgetattr@plt+0x1b68a0>
   28b0c:	andsvs	pc, r4, #536870916	; 0x20000004
   28b10:	ldmdavs	fp, {r0, r2, r8, fp, ip, pc}
   28b14:	ldrdhi	pc, [r0], -r1
   28b18:	stmdbcs	r0, {r0, r3, r4, r7, fp, ip, lr}
   28b1c:	bge	ffce5d18 <tcgetattr@plt+0xffce1c48>
   28b20:	orrspl	pc, r9, r2, asr #4
   28b24:	stmdbcs	r0, {r0, r3, r4, r6, sl, fp, ip, lr}
   28b28:	bge	ffb65c24 <tcgetattr@plt+0xffb61b54>
   28b2c:	addspl	r2, r9, r2, lsl #2
   28b30:	blt	ffa66b2c <tcgetattr@plt+0xffa62a5c>
   28b34:	blmi	12b233c <tcgetattr@plt+0x12ae26c>
   28b38:	ldrdeq	lr, [r0, -fp]
   28b3c:	ldrtmi	r5, [sl], -r7, ror #17
   28b40:			; <UNDEFINED> instruction: 0xf9f4f7fa
   28b44:	svclt	0x000c2800
   28b48:	andcs	r4, r0, r0, lsr r6
   28b4c:			; <UNDEFINED> instruction: 0xf0422800
   28b50:	blls	18a8a0 <tcgetattr@plt+0x1867d0>
   28b54:	ldrdhi	pc, [r0], -r3
   28b58:	blt	ff566b54 <tcgetattr@plt+0xff562a84>
   28b5c:	ldmib	fp, {r9, sl, sp}^
   28b60:			; <UNDEFINED> instruction: 0xf1a90100
   28b64:			; <UNDEFINED> instruction: 0xf7fa0218
   28b68:	stmdacs	r0, {r0, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}
   28b6c:	msrhi	SPSR_sc, #1
   28b70:			; <UNDEFINED> instruction: 0xf8d39b05
   28b74:			; <UNDEFINED> instruction: 0xf7fd8000
   28b78:	svclt	0x0000bac5
   28b7c:	andeq	sp, r1, lr, ror #11
   28b80:	andeq	sp, r1, r8, ror #13
   28b84:	andeq	sp, r1, sl, lsl #4
   28b88:	andeq	r0, r0, ip, lsl #7
   28b8c:	andeq	ip, r1, r0, ror lr
   28b90:	andeq	sl, r1, r4, ror r8
   28b94:	ldrdeq	r0, [r0], -ip
   28b98:	muleq	r1, r0, r4
   28b9c:	andeq	r0, r0, ip, ror #6
   28ba0:			; <UNDEFINED> instruction: 0x000003b4
   28ba4:	andeq	r0, r0, r8, asr r3
   28ba8:	andeq	r0, r0, r4, lsr r3
   28bac:	muleq	r0, ip, r5
   28bb0:	strdeq	r0, [r0], -r4
   28bb4:	strdeq	ip, [r1], -r0
   28bb8:	muleq	r1, sl, ip
   28bbc:	andeq	ip, r1, r6, asr #16
   28bc0:	andeq	r0, r0, r0, lsr #10
   28bc4:	muleq	r0, r0, r4
   28bc8:	andeq	lr, r1, lr, lsl #8
   28bcc:	andeq	r0, r0, r8, lsl #7
   28bd0:	andeq	r0, r0, r0, asr #10
   28bd4:	andeq	r0, r0, r8, lsr #6
   28bd8:	andeq	sp, r1, sl, lsr r5
   28bdc:	andeq	sp, r1, r6, ror #7
   28be0:	andeq	r0, r0, r0, ror #5
   28be4:	andeq	r0, r0, r0, asr r5
   28be8:	andeq	r0, r0, r4, asr r4
   28bec:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   28bf0:			; <UNDEFINED> instruction: 0x000003b0
   28bf4:	andeq	r8, r3, r8, lsl sl
   28bf8:	andeq	ip, r1, r6, lsl ip
   28bfc:	andeq	r0, r0, r0, lsr #11
   28c00:	andeq	r0, r0, r0, lsl r3
   28c04:	andeq	r0, r0, r4, asr #8
   28c08:	andeq	ip, r1, r8, lsr #25
   28c0c:	andeq	r0, r0, r8, asr #8
   28c10:			; <UNDEFINED> instruction: 0x0001c2be
   28c14:	andeq	r0, r0, r4, lsl r4
   28c18:	andeq	ip, r1, r2, asr r0
   28c1c:	andeq	fp, r1, ip, asr #19
   28c20:	andeq	sl, r1, lr, lsl #1
   28c24:	andeq	r0, r0, r0, lsr r3
   28c28:	andeq	sp, r1, r8, asr r7
   28c2c:	andeq	r0, r0, r4, lsr #10
   28c30:	andeq	sp, r1, r8, lsr r5
   28c34:	muleq	r1, r2, r5
   28c38:	andeq	fp, r1, lr, ror r8
   28c3c:	andeq	r8, r1, r4, ror r5
   28c40:	andeq	r8, r1, r0, lsl r8
   28c44:	andeq	fp, r1, r0, lsl #20
   28c48:	andeq	r0, r0, r0, ror #6
   28c4c:	andeq	r8, r1, r4, lsl #23
   28c50:	muleq	r1, ip, r9
   28c54:	andeq	sp, r1, ip, lsr #14
   28c58:	andeq	r8, r1, ip, lsr #13
   28c5c:	andeq	sp, r1, r2, asr #3
   28c60:	andeq	r0, r0, r4, lsr r5
   28c64:			; <UNDEFINED> instruction: 0xf8df2600
   28c68:			; <UNDEFINED> instruction: 0xf1a93c50
   28c6c:	smladls	r8, r8, r7, r0
   28c70:	cmpne	r4, r2, asr #12	; <UNPREDICTABLE>
   28c74:	subne	pc, r8, r2, asr #12
   28c78:	ldrdcs	pc, [r0], -sl
   28c7c:			; <UNDEFINED> instruction: 0xf1a958e3
   28c80:	smladls	r7, r0, r7, r0
   28c84:	ldmdavs	fp, {r1, r2, r8, r9, ip, pc}
   28c88:	ldmdapl	fp, {r0, r3, r4, r6, fp, ip, lr}
   28c8c:	ldcne	8, cr15, [r0], {73}	; 0x49
   28c90:	svclt	0x00181e19
   28c94:			; <UNDEFINED> instruction: 0xf8492101
   28c98:	teqlt	sl, r8, lsl ip
   28c9c:			; <UNDEFINED> instruction: 0xf1a27812
   28ca0:	bcs	b69168 <tcgetattr@plt+0xb65098>
   28ca4:	stmdbcs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   28ca8:	bichi	pc, r0, r3, asr #4
   28cac:	ldrdne	pc, [r4], -fp
   28cb0:	bcs	42ce0 <tcgetattr@plt+0x3ec10>
   28cb4:	strhi	pc, [r2, -r3]!
   28cb8:			; <UNDEFINED> instruction: 0xf8db9a08
   28cbc:			; <UNDEFINED> instruction: 0xf7fa0000
   28cc0:	stmdacs	r0, {r0, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   28cc4:	ldrbthi	pc, [r1], -r0	; <UNPREDICTABLE>
   28cc8:			; <UNDEFINED> instruction: 0xf8d39b05
   28ccc:			; <UNDEFINED> instruction: 0xf7fd8000
   28cd0:			; <UNDEFINED> instruction: 0xf8dfba19
   28cd4:	stmiapl	r3!, {r3, r5, r6, r7, r8, r9, fp, ip, sp}^
   28cd8:	movwls	r6, #47128	; 0xb818
   28cdc:			; <UNDEFINED> instruction: 0xf43d2800
   28ce0:			; <UNDEFINED> instruction: 0xf8dfaa32
   28ce4:	ldrbtmi	r1, [r9], #-3036	; 0xfffff424
   28ce8:	ldcl	7, cr15, [r4, #872]!	; 0x368
   28cec:			; <UNDEFINED> instruction: 0xf47d2800
   28cf0:	svcls	0x000aaa2a
   28cf4:	ldrdvs	pc, [r0], -sl
   28cf8:	vpmax.f32	d18, d3, d1
   28cfc:			; <UNDEFINED> instruction: 0xf8df828c
   28d00:	ldrtmi	r1, [r0], -r4, asr #23
   28d04:			; <UNDEFINED> instruction: 0xf7da4479
   28d08:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   28d0c:	orrshi	pc, sl, r3, asr #32
   28d10:	ldrdvs	pc, [r4], -sl
   28d14:			; <UNDEFINED> instruction: 0xf10a2f02
   28d18:			; <UNDEFINED> instruction: 0xf8490a04
   28d1c:	andsle	r6, r8, r4, lsl ip
   28d20:	blne	fe9670a4 <tcgetattr@plt+0xfe962fd4>
   28d24:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   28d28:	ldcl	7, cr15, [r4, #872]	; 0x368
   28d2c:			; <UNDEFINED> instruction: 0xf0432800
   28d30:			; <UNDEFINED> instruction: 0xf8da826e
   28d34:			; <UNDEFINED> instruction: 0xf8490004
   28d38:	stmdacs	r0, {r2, r4, sl, fp}
   28d3c:	subhi	pc, r9, #3
   28d40:	blcc	1d670c4 <tcgetattr@plt+0x1d62ff4>
   28d44:	stmiapl	r3!, {r0, r2, r5, r9, sp}^
   28d48:			; <UNDEFINED> instruction: 0xf7e06819
   28d4c:			; <UNDEFINED> instruction: 0xf849fb3d
   28d50:			; <UNDEFINED> instruction: 0xf8590c14
   28d54:	bcs	33dac <tcgetattr@plt+0x2fcdc>
   28d58:	eorshi	pc, fp, #3
   28d5c:	ldrdcc	pc, [ip], -fp
   28d60:			; <UNDEFINED> instruction: 0xf0032b00
   28d64:			; <UNDEFINED> instruction: 0xf8df847e
   28d68:	stmiapl	r3!, {r2, r5, r6, r8, r9, fp, ip, sp}^
   28d6c:	blcs	42de0 <tcgetattr@plt+0x3ed10>
   28d70:	strbthi	pc, [r1], #708	; 0x2c4	; <UNPREDICTABLE>
   28d74:	blcc	16670f8 <tcgetattr@plt+0x1663028>
   28d78:			; <UNDEFINED> instruction: 0xf8df58e3
   28d7c:	andcs	r1, r0, r8, asr fp
   28d80:			; <UNDEFINED> instruction: 0x47984479
   28d84:			; <UNDEFINED> instruction: 0xf8d39b05
   28d88:			; <UNDEFINED> instruction: 0xf7fd8000
   28d8c:			; <UNDEFINED> instruction: 0x2600b9bb
   28d90:	blcc	1167114 <tcgetattr@plt+0x1163044>
   28d94:	ldrdeq	lr, [r0, -fp]
   28d98:	ldrtmi	r5, [sl], -r7, ror #17
   28d9c:			; <UNDEFINED> instruction: 0xf8c6f7fa
   28da0:	svclt	0x000c2800
   28da4:	andcs	r4, r0, r0, lsr r6
   28da8:			; <UNDEFINED> instruction: 0xf0422800
   28dac:	blls	18a768 <tcgetattr@plt+0x186698>
   28db0:	ldrdhi	pc, [r0], -r3
   28db4:	stmiblt	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28db8:			; <UNDEFINED> instruction: 0xf8db2700
   28dbc:	stmdavs	fp, {r2, ip}
   28dc0:			; <UNDEFINED> instruction: 0xf0002b00
   28dc4:			; <UNDEFINED> instruction: 0xf8df84a7
   28dc8:			; <UNDEFINED> instruction: 0xf8db3b14
   28dcc:	stmiapl	r6!, {}^	; <UNPREDICTABLE>
   28dd0:			; <UNDEFINED> instruction: 0xf7fa4632
   28dd4:	stmdacs	r0, {r0, r1, r2, r5, r8, fp, ip, sp, lr, pc}
   28dd8:	strthi	pc, [r2], #0
   28ddc:			; <UNDEFINED> instruction: 0xf8d39b05
   28de0:			; <UNDEFINED> instruction: 0xf7fd8000
   28de4:	strcs	fp, [r0], -pc, lsl #19
   28de8:	bvc	ffd6716c <tcgetattr@plt+0xffd6309c>
   28dec:	andseq	pc, r8, #1073741866	; 0x4000002a
   28df0:	ldrdne	pc, [r0], -sl
   28df4:	ldrbtmi	r2, [pc], #-776	; 28dfc <tcgetattr@plt+0x24d2c>
   28df8:	smlsdls	r0, r8, r6, r4
   28dfc:			; <UNDEFINED> instruction: 0xf948f7fa
   28e00:			; <UNDEFINED> instruction: 0xf0012800
   28e04:	blls	189af8 <tcgetattr@plt+0x185a28>
   28e08:	ldrdhi	pc, [r0], -r3
   28e0c:	ldmdblt	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28e10:			; <UNDEFINED> instruction: 0xf8da2700
   28e14:	tstlt	r6, #0
   28e18:	bne	ff26719c <tcgetattr@plt+0xff2630cc>
   28e1c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   28e20:	ldcl	7, cr15, [r8, #-872]	; 0xfffffc98
   28e24:			; <UNDEFINED> instruction: 0xf0422800
   28e28:			; <UNDEFINED> instruction: 0xf8df8112
   28e2c:	stmiapl	r3!, {r2, r3, r4, r5, r7, r9, fp, ip, sp}^
   28e30:	blls	2c0e98 <tcgetattr@plt+0x2bcdc8>
   28e34:	vqrdmulh.s<illegal width 8>	d2, d2, d1
   28e38:			; <UNDEFINED> instruction: 0xf8df83d9
   28e3c:	bls	177904 <tcgetattr@plt+0x173834>
   28e40:	stmiapl	r3!, {r0, r2, r9, sl, fp, ip, pc}^
   28e44:	andsvs	r6, r3, fp, lsl r8
   28e48:			; <UNDEFINED> instruction: 0xf00db133
   28e4c:	ldmdavs	r3!, {r0, r1, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   28e50:	eorsvs	r6, r3, fp, lsl r8
   28e54:	mvnsle	r2, r0, lsl #22
   28e58:			; <UNDEFINED> instruction: 0xf8c39b05
   28e5c:	svccs	0x00008000
   28e60:	orrshi	pc, r1, #66	; 0x42
   28e64:			; <UNDEFINED> instruction: 0xf8d39b05
   28e68:			; <UNDEFINED> instruction: 0xf7fd8000
   28e6c:	strcs	fp, [r0], -fp, asr #18
   28e70:	bcc	11671f4 <tcgetattr@plt+0x1163124>
   28e74:	ldrdne	pc, [r4], -fp
   28e78:	ldrmi	r5, [sl], -r3, ror #17
   28e7c:	stmdavs	fp, {r1, r2, r8, r9, ip, pc}
   28e80:	blcs	42ed0 <tcgetattr@plt+0x3ee00>
   28e84:	orrhi	pc, r9, #0
   28e88:	andspl	pc, r8, #8388608	; 0x800000
   28e8c:	ldrdeq	pc, [r0], -fp
   28e90:			; <UNDEFINED> instruction: 0xf7fa321c
   28e94:	stmdacs	r0, {r0, r1, r2, r6, r7, fp, ip, sp, lr, pc}
   28e98:	orrhi	pc, r5, #0
   28e9c:			; <UNDEFINED> instruction: 0xf8d39b05
   28ea0:			; <UNDEFINED> instruction: 0xf7fd8000
   28ea4:	strcs	fp, [r0], -pc, lsr #18
   28ea8:	addspl	pc, ip, #8, 10	; 0x2000000
   28eac:	ldrdne	pc, [r4], -fp
   28eb0:	ldrdeq	pc, [r0], -fp
   28eb4:			; <UNDEFINED> instruction: 0xf7fa3208
   28eb8:	stmdacs	r0, {r0, r2, r4, r5, r7, fp, ip, sp, lr, pc}
   28ebc:	ldrtmi	fp, [r0], -ip, lsl #30
   28ec0:	stmdacs	r0, {sp}
   28ec4:	sbcshi	pc, pc, #67	; 0x43
   28ec8:			; <UNDEFINED> instruction: 0xf8d39b05
   28ecc:			; <UNDEFINED> instruction: 0xf7fd8000
   28ed0:			; <UNDEFINED> instruction: 0x2600b919
   28ed4:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   28ed8:	ldrdne	pc, [r4], -fp
   28edc:	ldrmi	r5, [sl], -r3, ror #17
   28ee0:	stmdavs	fp, {r1, r2, r8, r9, ip, pc}
   28ee4:	blcs	42f34 <tcgetattr@plt+0x3ee64>
   28ee8:	ldrbhi	pc, [r7], #-0	; <UNPREDICTABLE>
   28eec:	andspl	pc, r8, #8388608	; 0x800000
   28ef0:	ldrdeq	pc, [r0], -fp
   28ef4:			; <UNDEFINED> instruction: 0xf7fa3218
   28ef8:	stmdacs	r0, {r0, r2, r4, r7, fp, ip, sp, lr, pc}
   28efc:	ldrbhi	pc, [r3], #-0	; <UNPREDICTABLE>
   28f00:			; <UNDEFINED> instruction: 0xf8d39b05
   28f04:			; <UNDEFINED> instruction: 0xf7fd8000
   28f08:			; <UNDEFINED> instruction: 0x2700b8fd
   28f0c:	ldrdcc	pc, [r0], -sl
   28f10:	blcs	4db30 <tcgetattr@plt+0x49a60>
   28f14:	strbthi	pc, [r8], r1	; <UNPREDICTABLE>
   28f18:	ldmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   28f1c:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   28f20:	ldcl	7, cr15, [r8], {218}	; 0xda
   28f24:			; <UNDEFINED> instruction: 0xf0412800
   28f28:			; <UNDEFINED> instruction: 0xf8da8058
   28f2c:	cmplt	r3, r4
   28f30:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   28f34:	ldmdavs	r0!, {r1, r2, r5, r6, r7, fp, ip, lr}
   28f38:	ldc	7, cr15, [ip, #-872]!	; 0xfffffc98
   28f3c:	ldrdeq	pc, [r4], -sl
   28f40:	cdp2	7, 1, cr15, cr0, cr9, {7}
   28f44:	svccs	0x00006030
   28f48:	strbhi	pc, [r5], -r2, asr #32	; <UNPREDICTABLE>
   28f4c:			; <UNDEFINED> instruction: 0xf8d39b05
   28f50:			; <UNDEFINED> instruction: 0xf7fd8000
   28f54:			; <UNDEFINED> instruction: 0x2600b8d7
   28f58:	ldrdcs	pc, [r0], -sl
   28f5c:			; <UNDEFINED> instruction: 0xf0032a00
   28f60:			; <UNDEFINED> instruction: 0xf8df82f4
   28f64:			; <UNDEFINED> instruction: 0x46101994
   28f68:	ldrbtmi	r9, [r9], #-518	; 0xfffffdfa
   28f6c:	ldc	7, cr15, [r2], #872	; 0x368
   28f70:	stmdacs	r0, {r1, r2, r9, fp, ip, pc}
   28f74:	andshi	pc, r8, #65	; 0x41
   28f78:	ldrdcc	pc, [r4], -sl
   28f7c:			; <UNDEFINED> instruction: 0xf8dfb15b
   28f80:	stmiapl	r7!, {r2, r3, r4, r5, r6, r8, fp, ip, sp}^
   28f84:	tstlt	r8, r8, lsr r8
   28f88:	ldc	7, cr15, [r4, #-872]	; 0xfffffc98
   28f8c:	ldrdeq	pc, [r4], -sl
   28f90:	stc2l	7, cr15, [r8, #932]!	; 0x3a4
   28f94:	mcrcs	0, 0, r6, cr0, cr8, {1}
   28f98:	rsbshi	pc, sp, r3, asr #32
   28f9c:			; <UNDEFINED> instruction: 0xf8d39b05
   28fa0:			; <UNDEFINED> instruction: 0xf7fd8000
   28fa4:	strcs	fp, [r0], -pc, lsr #17
   28fa8:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   28fac:	stmiapl	r7!, {r3, r4, r6, r9, sl, lr}^
   28fb0:			; <UNDEFINED> instruction: 0xf7fb4639
   28fb4:	stmdacs	r0, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   28fb8:	ldrtmi	fp, [r0], -ip, lsl #30
   28fbc:	stmdacs	r0, {sp}
   28fc0:	strhi	pc, [r4], #-67	; 0xffffffbd
   28fc4:			; <UNDEFINED> instruction: 0xf8d39b05
   28fc8:			; <UNDEFINED> instruction: 0xf1b88000
   28fcc:			; <UNDEFINED> instruction: 0xf43d0f00
   28fd0:			; <UNDEFINED> instruction: 0xf8dfa899
   28fd4:	stmiapl	r3!, {r3, r5, r6, r7, fp, ip, sp}^
   28fd8:	ldmdavc	fp, {r0, r1, r3, r4, fp, sp, lr}
   28fdc:			; <UNDEFINED> instruction: 0xf43d2b00
   28fe0:	ldmdavs	sl!, {r0, r4, r7, fp, sp, pc}
   28fe4:	cmncc	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
   28fe8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   28fec:	rsbscc	pc, r8, r1, asr #4
   28ff0:	cmncc	ip, r1, asr #4	; <UNPREDICTABLE>
   28ff4:			; <UNDEFINED> instruction: 0xf8481a9b
   28ff8:			; <UNDEFINED> instruction: 0xf8482000
   28ffc:			; <UNDEFINED> instruction: 0xf7fd3001
   29000:	strcs	fp, [r0, -r1, lsl #17]
   29004:	ldrdcc	pc, [r0], -sl
   29008:			; <UNDEFINED> instruction: 0xf0012b00
   2900c:			; <UNDEFINED> instruction: 0xf8df8519
   29010:	stmiapl	r6!, {r2, r4, r5, r6, r7, fp, ip, sp}^
   29014:	tstlt	r8, r0, lsr r8
   29018:	stcl	7, cr15, [ip], {218}	; 0xda
   2901c:	eorsvs	r2, r3, r0, lsl #6
   29020:	ldrdeq	pc, [r0], -sl
   29024:	blcs	47038 <tcgetattr@plt+0x42f68>
   29028:	strbhi	pc, [r1], #66	; 0x42	; <UNPREDICTABLE>
   2902c:			; <UNDEFINED> instruction: 0xf0422f00
   29030:	blls	18a21c <tcgetattr@plt+0x18614c>
   29034:	ldrdhi	pc, [r0], -r3
   29038:	stmdalt	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2903c:			; <UNDEFINED> instruction: 0xf8df2600
   29040:			; <UNDEFINED> instruction: 0xf8df28c8
   29044:	stmiapl	r2!, {r3, r6, r7, fp, ip, sp}
   29048:	ldmdavs	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
   2904c:	addsmi	r6, sl, #2392064	; 0x248000
   29050:	strbhi	pc, [r8], r0	; <UNPREDICTABLE>
   29054:	tsteq	r8, r9, lsr #3	; <UNPREDICTABLE>
   29058:			; <UNDEFINED> instruction: 0xf7fb4658
   2905c:			; <UNDEFINED> instruction: 0xf8dffb53
   29060:			; <UNDEFINED> instruction: 0xf8592858
   29064:	stmiapl	r2!, {r3, r4, sl, fp, ip, sp}
   29068:	andls	r6, r6, #16, 16	; 0x100000
   2906c:	andne	lr, r4, #208, 18	; 0x340000
   29070:	cdp2	7, 0, cr15, cr6, cr10, {7}
   29074:			; <UNDEFINED> instruction: 0xf0422e00
   29078:	blls	18a7bc <tcgetattr@plt+0x1866ec>
   2907c:	ldrdhi	pc, [r0], -r3
   29080:	stmdalt	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29084:			; <UNDEFINED> instruction: 0xf8d82600
   29088:			; <UNDEFINED> instruction: 0xf1a930f4
   2908c:			; <UNDEFINED> instruction: 0xf8da0210
   29090:	andls	r0, r7, #0
   29094:			; <UNDEFINED> instruction: 0xf8db43da
   29098:	svceq	0x00d21004
   2909c:	ldccs	8, cr15, [r0], {73}	; 0x49
   290a0:	stmdavc	r2, {r3, r4, r5, r8, ip, sp, pc}
   290a4:	eorseq	pc, r0, r2, lsr #3
   290a8:	svclt	0x00182a2e
   290ac:	vadd.i8	d18, d2, d9
   290b0:	stmdavs	sl, {r2, r4, r6, sl, pc}
   290b4:			; <UNDEFINED> instruction: 0xf0002a00
   290b8:	bls	20acb8 <tcgetattr@plt+0x206be8>
   290bc:	ldrdeq	pc, [r0], -fp
   290c0:			; <UNDEFINED> instruction: 0xffb0f7f9
   290c4:			; <UNDEFINED> instruction: 0xf0002800
   290c8:	blls	18acb4 <tcgetattr@plt+0x186be4>
   290cc:	ldrdhi	pc, [r0], -r3
   290d0:	ldmdalt	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   290d4:			; <UNDEFINED> instruction: 0xf8df2600
   290d8:	ldmib	fp, {r3, r4, r5, fp, ip, sp}^
   290dc:	stmiapl	r7!, {r8}^
   290e0:			; <UNDEFINED> instruction: 0xf7f9463a
   290e4:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   290e8:	ldrtmi	fp, [r0], -ip, lsl #30
   290ec:	stmdacs	r0, {sp}
   290f0:	sbcshi	pc, r0, #67	; 0x43
   290f4:			; <UNDEFINED> instruction: 0xf8d39b05
   290f8:			; <UNDEFINED> instruction: 0xf1b88000
   290fc:			; <UNDEFINED> instruction: 0xf43d0f00
   29100:			; <UNDEFINED> instruction: 0xf8dfa801
   29104:	stmiapl	r3!, {r3, r4, r5, r7, r8, r9, sl, ip, sp}^
   29108:	ldmdavc	fp, {r0, r1, r3, r4, fp, sp, lr}
   2910c:			; <UNDEFINED> instruction: 0xf43c2b00
   29110:	ldmdavs	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
   29114:	orrcc	pc, r8, #268435460	; 0x10000004
   29118:	andcs	pc, r3, r8, asr #16
   2911c:	svclt	0x00f2f7fc
   29120:			; <UNDEFINED> instruction: 0xf8df2700
   29124:			; <UNDEFINED> instruction: 0x465837f0
   29128:	ldrtmi	r5, [r1], -r6, ror #17
   2912c:	blx	feb67120 <tcgetattr@plt+0xfeb63050>
   29130:			; <UNDEFINED> instruction: 0xf0402f00
   29134:	blls	18ab30 <tcgetattr@plt+0x186a60>
   29138:	ldrdhi	pc, [r0], -r3
   2913c:	svclt	0x00e2f7fc
   29140:			; <UNDEFINED> instruction: 0xf8da2600
   29144:			; <UNDEFINED> instruction: 0xb12b3000
   29148:			; <UNDEFINED> instruction: 0x37ccf8df
   2914c:	stmiapl	r1!, {r3, r4, r6, r9, sl, lr}^
   29150:	blx	fea67144 <tcgetattr@plt+0xfea63074>
   29154:			; <UNDEFINED> instruction: 0xf0412e00
   29158:	blls	189e68 <tcgetattr@plt+0x185d98>
   2915c:	ldrdhi	pc, [r0], -r3
   29160:	svclt	0x00d0f7fc
   29164:			; <UNDEFINED> instruction: 0xf8da2600
   29168:	blcs	35170 <tcgetattr@plt+0x310a0>
   2916c:	subshi	pc, r8, r2
   29170:	blcs	18871e4 <tcgetattr@plt+0x1883114>
   29174:	subhi	pc, r6, r2, asr #32
   29178:			; <UNDEFINED> instruction: 0x373cf8df
   2917c:	eorsne	pc, r4, #69206016	; 0x4200000
   29180:	movwls	r5, #26851	; 0x68e3
   29184:	ldmpl	r9, {r0, r1, r3, r4, fp, sp, lr}
   29188:	svceq	0x0002f011
   2918c:	tstcs	r7, r4, lsl pc
   29190:	addspl	r2, r9, r4, lsl #2
   29194:	ldmdavs	sl, {r1, r2, r8, r9, fp, ip, pc}
   29198:	teqne	r4, #69206016	; 0x4200000	; <UNPREDICTABLE>
   2919c:			; <UNDEFINED> instruction: 0xf00058d0
   291a0:			; <UNDEFINED> instruction: 0xf7ee0001
   291a4:	cdpcs	15, 0, cr15, cr0, cr9, {1}
   291a8:	sbcshi	pc, r9, r1, asr #32
   291ac:			; <UNDEFINED> instruction: 0xf8d39b05
   291b0:			; <UNDEFINED> instruction: 0xf7fc8000
   291b4:	blls	199058 <tcgetattr@plt+0x194f88>
   291b8:	ldrdhi	pc, [r0], -r3
   291bc:	svclt	0x00a2f7fc
   291c0:	ldrdeq	pc, [r0], -sl
   291c4:			; <UNDEFINED> instruction: 0xf00e2100
   291c8:	stmdacs	r0, {r0, r1, r2, r4, sl, fp, ip, sp, lr, pc}
   291cc:	bge	fee663d0 <tcgetattr@plt+0xfee62300>
   291d0:	ldrdcc	pc, [ip], -fp
   291d4:			; <UNDEFINED> instruction: 0xf0042b00
   291d8:			; <UNDEFINED> instruction: 0xf8df83f5
   291dc:	stmiapl	r3!, {r4, r5, r6, r7, r9, sl, ip, sp}^
   291e0:	blcs	43254 <tcgetattr@plt+0x3f184>
   291e4:	ldrhi	pc, [lr], #709	; 0x2c5
   291e8:	usatcc	pc, #4, pc, asr #17	; <UNPREDICTABLE>
   291ec:			; <UNDEFINED> instruction: 0xf8df58e3
   291f0:	andcs	r1, r0, ip, lsr #14
   291f4:	ldrdcs	pc, [r0], -sl
   291f8:			; <UNDEFINED> instruction: 0x47984479
   291fc:			; <UNDEFINED> instruction: 0xf8d39b05
   29200:			; <UNDEFINED> instruction: 0xf7fc8000
   29204:	smlsdxcs	r1, pc, pc, fp	; <UNPREDICTABLE>
   29208:	strcs	lr, [r1], -r0, lsl #13
   2920c:	bllt	1b27210 <tcgetattr@plt+0x1b23140>
   29210:			; <UNDEFINED> instruction: 0xf7ff2601
   29214:	strcs	fp, [r1], -r6, lsr #18
   29218:	stmdblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2921c:			; <UNDEFINED> instruction: 0xf7ff2601
   29220:	strcs	fp, [r1], -r1, lsr #19
   29224:			; <UNDEFINED> instruction: 0x2601e698
   29228:			; <UNDEFINED> instruction: 0x2701e5b2
   2922c:	blt	5a7230 <tcgetattr@plt+0x5a3160>
   29230:			; <UNDEFINED> instruction: 0xf7ff2701
   29234:	strcs	fp, [r1], -r7, ror #17
   29238:			; <UNDEFINED> instruction: 0x2601e61a
   2923c:	smladxcs	r1, r4, r6, lr
   29240:	strcs	lr, [r1], -pc, ror #14
   29244:	ldmdblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29248:			; <UNDEFINED> instruction: 0xf7ff2601
   2924c:	smlsdxcs	r1, pc, sl, fp	; <UNPREDICTABLE>
   29250:	stmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29254:	str	r2, [r6, #-1537]	; 0xfffff9ff
   29258:	ldrbt	r2, [r0], r1, lsl #12
   2925c:			; <UNDEFINED> instruction: 0xf7ff2601
   29260:	strcs	fp, [r1, -sp, asr #21]
   29264:	strcs	lr, [r1, -lr, asr #13]
   29268:	ldmiblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2926c:			; <UNDEFINED> instruction: 0xf7ff2601
   29270:			; <UNDEFINED> instruction: 0x2601b995
   29274:	strcs	lr, [r1], -r7, lsl #14
   29278:			; <UNDEFINED> instruction: 0x2601e471
   2927c:			; <UNDEFINED> instruction: 0x2601e45b
   29280:	ldmdblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29284:			; <UNDEFINED> instruction: 0xf7ff2601
   29288:			; <UNDEFINED> instruction: 0x2701b893
   2928c:	ldmiblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
   29290:			; <UNDEFINED> instruction: 0xf7ff2701
   29294:			; <UNDEFINED> instruction: 0x2601b9f9
   29298:	stmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2929c:			; <UNDEFINED> instruction: 0xf7ff2701
   292a0:	smladxcs	r1, fp, sl, fp
   292a4:			; <UNDEFINED> instruction: 0x2601e5b5
   292a8:	blt	1ba72ac <tcgetattr@plt+0x1ba31dc>
   292ac:	strb	r2, [r8, -r1, lsl #12]
   292b0:			; <UNDEFINED> instruction: 0xf7ff2601
   292b4:			; <UNDEFINED> instruction: 0x2601bad4
   292b8:	bllt	ffce72bc <tcgetattr@plt+0xffce31ec>
   292bc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   292c0:	bllt	1d672c4 <tcgetattr@plt+0x1d631f4>
   292c4:	strb	r2, [lr, -r1, lsl #12]
   292c8:			; <UNDEFINED> instruction: 0xf7fc2601
   292cc:	strcs	fp, [r1], -r1, asr #30
   292d0:	strcs	lr, [r1, -r1, lsl #14]
   292d4:	smlsdxcs	r1, r1, r5, lr
   292d8:	ldmdalt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   292dc:	ldrb	r2, [r9, #1537]!	; 0x601
   292e0:	strbt	r2, [r1], -r1, lsl #12
   292e4:	ldrb	r2, [pc, #-1537]!	; 28ceb <tcgetattr@plt+0x24c1b>
   292e8:			; <UNDEFINED> instruction: 0xf7ff2701
   292ec:	stmdbls	r5, {r2, r3, r4, r6, r7, r9, fp, ip, sp, pc}
   292f0:	stmdavs	r9, {r0, r3, fp, sp, lr}^
   292f4:	mrclt	7, 2, APSR_nzcv, cr2, cr12, {7}
   292f8:			; <UNDEFINED> instruction: 0x2624f8df
   292fc:			; <UNDEFINED> instruction: 0xf7fc58a5
   29300:			; <UNDEFINED> instruction: 0xf8dfbe21
   29304:	stmiapl	r5!, {r2, r3, r4, r9, sl, sp}
   29308:	mrclt	7, 1, APSR_nzcv, cr8, cr12, {7}
   2930c:			; <UNDEFINED> instruction: 0x2610f8df
   29310:			; <UNDEFINED> instruction: 0xf7fc58a5
   29314:	ldmdavc	fp!, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, pc}^
   29318:			; <UNDEFINED> instruction: 0xf47f2b00
   2931c:			; <UNDEFINED> instruction: 0xf04fab5a
   29320:			; <UNDEFINED> instruction: 0xf84933ff
   29324:			; <UNDEFINED> instruction: 0x46183c18
   29328:	bllt	16e732c <tcgetattr@plt+0x16e325c>
   2932c:	ldrbcs	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   29330:			; <UNDEFINED> instruction: 0xf7fc58a5
   29334:			; <UNDEFINED> instruction: 0xf8dfbe73
   29338:	movwcc	r2, #5612	; 0x15ec
   2933c:	stmiapl	r2!, {r0, r8, r9, fp, sp}
   29340:	ldccc	8, cr15, [r0], {73}	; 0x49
   29344:			; <UNDEFINED> instruction: 0xf77f6010
   29348:			; <UNDEFINED> instruction: 0xf7ffab36
   2934c:	ldmdavc	fp!, {r0, r3, r4, r6, r8, r9, fp, ip, sp, pc}
   29350:			; <UNDEFINED> instruction: 0xf0002b6f
   29354:			; <UNDEFINED> instruction: 0xf8db8081
   29358:	blcs	35390 <tcgetattr@plt+0x312c0>
   2935c:	strbthi	pc, [r7], #-3	; <UNPREDICTABLE>
   29360:	strbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   29364:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   29368:	vqdmlsl.s<illegal width 8>	q9, d6, d0
   2936c:			; <UNDEFINED> instruction: 0xf8df8768
   29370:	stmiapl	r3!, {r5, r6, r8, sl, ip, sp}^
   29374:	ldrne	pc, [r0, #2271]!	; 0x8df
   29378:	andcs	r4, r0, sl, lsr r6
   2937c:			; <UNDEFINED> instruction: 0x47984479
   29380:			; <UNDEFINED> instruction: 0xf8d39b05
   29384:			; <UNDEFINED> instruction: 0xf7fc8000
   29388:	blcs	1b18e84 <tcgetattr@plt+0x1b14db4>
   2938c:	pushcs	{r0, r2, r3, r4, r6, ip, lr, pc}
   29390:	cfstrsge	mvf15, [r5], #500	; 0x1f4
   29394:			; <UNDEFINED> instruction: 0xf0002b61
   29398:	pushcs	{r1, r2, r6, r7, pc}
   2939c:	cfldrsge	mvf15, [pc], {125}	; 0x7d
   293a0:			; <UNDEFINED> instruction: 0xf0012b64
   293a4:	pushcs	{r3, r5, r7, r8, sl, pc}
   293a8:	cfldrsge	mvf15, [r9], {125}	; 0x7d
   293ac:			; <UNDEFINED> instruction: 0xf47d2b6d
   293b0:	ldmvc	r3!, {r1, r2, r4, r7, sl, fp, sp, pc}
   293b4:			; <UNDEFINED> instruction: 0xf47d2b00
   293b8:	movwcs	sl, #7314	; 0x1c92
   293bc:			; <UNDEFINED> instruction: 0xf7fd9308
   293c0:			; <UNDEFINED> instruction: 0x4651bc7d
   293c4:			; <UNDEFINED> instruction: 0xf7da4638
   293c8:	strmi	lr, [r1], -r6, lsl #21
   293cc:	ldmdavc	fp!, {r5, r7, r8, ip, sp, pc}
   293d0:	bicle	r2, r0, pc, ror #22
   293d4:	blcs	1bc75c8 <tcgetattr@plt+0x1bc34f8>
   293d8:	ldmvc	fp!, {r0, r2, r3, r4, r5, r7, r8, ip, lr, pc}
   293dc:			; <UNDEFINED> instruction: 0xd1ba2b00
   293e0:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   293e4:			; <UNDEFINED> instruction: 0xf8492201
   293e8:			; <UNDEFINED> instruction: 0xf1a92c18
   293ec:	tstcs	r8, r8, lsl r7
   293f0:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   293f4:	blt	fef673f8 <tcgetattr@plt+0xfef63328>
   293f8:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   293fc:	ldreq	pc, [r8, -r9, lsr #3]
   29400:	ldcne	8, cr15, [r8], {73}	; 0x49
   29404:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   29408:	blt	fece740c <tcgetattr@plt+0xfece333c>
   2940c:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
   29410:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   29414:	bllt	4a7418 <tcgetattr@plt+0x4a3348>
   29418:	bcs	476e8 <tcgetattr@plt+0x43618>
   2941c:	ldmibge	r6, {r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   29420:	ldccc	8, cr15, [r0], {89}	; 0x59
   29424:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   29428:	ldccc	8, cr15, [r0], {73}	; 0x49
   2942c:	stmiblt	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29430:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   29434:			; <UNDEFINED> instruction: 0xf7fd58eb
   29438:	bls	1d7610 <tcgetattr@plt+0x1d3540>
   2943c:	blt	fec27440 <tcgetattr@plt+0xfec23370>
   29440:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   29444:			; <UNDEFINED> instruction: 0xf7ff58e3
   29448:	ldmvc	r7!, {r2, r5, r7, r9, fp, ip, sp, pc}
   2944c:	orrsle	r2, lr, r0, lsl #30
   29450:	movwls	r2, #41729	; 0xa301
   29454:	ldclt	7, cr15, [r2], #-1012	; 0xfffffc0c
   29458:	blcs	1bc764c <tcgetattr@plt+0x1bc357c>
   2945c:	svcge	0x007bf47f
   29460:	blcs	47754 <tcgetattr@plt+0x43684>
   29464:	svcge	0x0077f47f
   29468:	andcs	r9, r1, #5120	; 0x1400
   2946c:			; <UNDEFINED> instruction: 0xf8492008
   29470:	ldmdavs	fp, {r3, r4, sl, fp, sp}
   29474:			; <UNDEFINED> instruction: 0xf47f2b00
   29478:			; <UNDEFINED> instruction: 0xf7ffaa58
   2947c:	blls	197de4 <tcgetattr@plt+0x193d14>
   29480:	ldrdhi	pc, [r0], -r3
   29484:	mrclt	7, 1, APSR_nzcv, cr14, cr12, {7}
   29488:	ldrdeq	pc, [r0], -r8
   2948c:			; <UNDEFINED> instruction: 0xf7ff50b0
   29490:	ldmvc	r2!, {r2, r5, r6, r7, r9, fp, ip, sp, pc}
   29494:			; <UNDEFINED> instruction: 0xf47e2a00
   29498:			; <UNDEFINED> instruction: 0xf859a99f
   2949c:			; <UNDEFINED> instruction: 0xf0433c10
   294a0:			; <UNDEFINED> instruction: 0xf8490302
   294a4:			; <UNDEFINED> instruction: 0xf7fe3c10
   294a8:	ldrtmi	fp, [r0], -r5, lsl #19
   294ac:	b	fe0e741c <tcgetattr@plt+0xfe0e334c>
   294b0:			; <UNDEFINED> instruction: 0xf8d39b05
   294b4:			; <UNDEFINED> instruction: 0xf7fc8000
   294b8:	andcs	fp, r0, r5, lsr #28
   294bc:	blx	fe4e743a <tcgetattr@plt+0xfe4e336a>
   294c0:			; <UNDEFINED> instruction: 0xf8d39b05
   294c4:			; <UNDEFINED> instruction: 0xf7fc8000
   294c8:	smladcs	r0, sp, lr, fp
   294cc:	mrclt	7, 3, APSR_nzcv, cr11, cr13, {7}
   294d0:	ldrmi	r4, [r8], ip, lsr #12
   294d4:			; <UNDEFINED> instruction: 0xf7fc9d06
   294d8:			; <UNDEFINED> instruction: 0xf8dfbe15
   294dc:	ldmdavc	r2!, {r2, r4, r6, sl, ip}
   294e0:	strcc	pc, [r8], #-2271	; 0xfffff721
   294e4:			; <UNDEFINED> instruction: 0xf1a25861
   294e8:	blx	feca9e74 <tcgetattr@plt+0xfeca5da4>
   294ec:	cdpls	2, 0, cr15, cr5, cr2, {4}
   294f0:	andvs	r0, sl, r2, asr r9
   294f4:	bls	17f888 <tcgetattr@plt+0x17b7b8>
   294f8:	andsvs	r6, r3, fp, lsl r8
   294fc:	ldmib	r3, {r0, r1, r3, r6, r8, ip, sp, pc}^
   29500:	andcs	r0, r1, #-1073741806	; 0xc0000012
   29504:	blx	fe7674b4 <tcgetattr@plt+0xfe7633e4>
   29508:	ldmdavs	fp, {r0, r1, r4, r5, fp, sp, lr}
   2950c:	blcs	415e0 <tcgetattr@plt+0x3d510>
   29510:	bls	19dcec <tcgetattr@plt+0x199c1c>
   29514:	ldrdcc	pc, [r4], -sl
   29518:	andhi	pc, r0, r2, asr #17
   2951c:			; <UNDEFINED> instruction: 0xf47e2b00
   29520:			; <UNDEFINED> instruction: 0xf7fcad03
   29524:	ldmvc	r7!, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   29528:			; <UNDEFINED> instruction: 0xf47f2f00
   2952c:	movwcs	sl, #7990	; 0x1f36
   29530:			; <UNDEFINED> instruction: 0xf7fd9306
   29534:	blmi	ffed8448 <tcgetattr@plt+0xffed4378>
   29538:			; <UNDEFINED> instruction: 0xf7fc58eb
   2953c:	blmi	fff9950c <tcgetattr@plt+0xfff9543c>
   29540:	ldmmi	sp!, {r8, sp}^
   29544:	tstls	r1, r4, lsl #4
   29548:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   2954c:	mrscs	r9, (UNDEF: 26)
   29550:			; <UNDEFINED> instruction: 0xf968f7f7
   29554:	ldrdeq	pc, [r0], -sl
   29558:			; <UNDEFINED> instruction: 0xf0002800
   2955c:	stmdavc	r3, {r0, r3, r4, r9, pc}
   29560:			; <UNDEFINED> instruction: 0xf0002b00
   29564:			; <UNDEFINED> instruction: 0xf8498215
   29568:			; <UNDEFINED> instruction: 0xf7da0c14
   2956c:	blmi	ff9e4564 <tcgetattr@plt+0xff9e0494>
   29570:	andseq	pc, r4, #1073741866	; 0x4000002a
   29574:	tsteq	r8, r9, lsr #3	; <UNPREDICTABLE>
   29578:	ldceq	8, cr15, [r8], {73}	; 0x49
   2957c:	stmiapl	r3!, {r4, r9, sl, lr}^
   29580:	ldmibvs	fp, {r0, r1, r3, r4, fp, sp, lr}
   29584:			; <UNDEFINED> instruction: 0x4798681b
   29588:			; <UNDEFINED> instruction: 0xf8d39b05
   2958c:			; <UNDEFINED> instruction: 0xf7fc8000
   29590:	blmi	ff918c7c <tcgetattr@plt+0xff914bac>
   29594:			; <UNDEFINED> instruction: 0xf7ff58e3
   29598:	vmul.i8	<illegal reg q13.5>, q9, q14
   2959c:	ldmdapl	r3, {r2, r3, r4, r8, sp, lr}^
   295a0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   295a4:	mcrcs	0, 0, r5, cr0, cr3, {2}
   295a8:	addshi	pc, pc, #65	; 0x41
   295ac:			; <UNDEFINED> instruction: 0xf8d39b05
   295b0:			; <UNDEFINED> instruction: 0xf7fc8000
   295b4:			; <UNDEFINED> instruction: 0xf8d8bda7
   295b8:	ldmdavs	r8, {r2, r4, r6, r7, ip, sp}
   295bc:			; <UNDEFINED> instruction: 0xf47d2800
   295c0:			; <UNDEFINED> instruction: 0xf8d8af5e
   295c4:			; <UNDEFINED> instruction: 0xf7fd00d0
   295c8:	blmi	ff759338 <tcgetattr@plt+0xff755268>
   295cc:	stmiapl	r1!, {sp}^
   295d0:	stc2l	7, cr15, [r4, #972]!	; 0x3cc
   295d4:			; <UNDEFINED> instruction: 0xf8d39b05
   295d8:			; <UNDEFINED> instruction: 0xf7fc8000
   295dc:	blcc	258c30 <tcgetattr@plt+0x254b60>
   295e0:	movwcs	fp, #7960	; 0x1f18
   295e4:	ldccc	8, cr15, [r8], {73}	; 0x49
   295e8:	ldccs	8, cr15, [r8], {89}	; 0x59
   295ec:	svclt	0x00142a00
   295f0:	movwcs	r2, #776	; 0x308
   295f4:	svccs	0x000064f3
   295f8:	rscshi	pc, sp, r2, asr #32
   295fc:			; <UNDEFINED> instruction: 0xf8d39b05
   29600:			; <UNDEFINED> instruction: 0xf7fc8000
   29604:			; <UNDEFINED> instruction: 0xf859bd7f
   29608:			; <UNDEFINED> instruction: 0xf0833c18
   2960c:			; <UNDEFINED> instruction: 0xf8490301
   29610:	blls	178678 <tcgetattr@plt+0x1745a8>
   29614:	ldcne	8, cr15, [r8], {89}	; 0x59
   29618:	blls	1c3688 <tcgetattr@plt+0x1bf5b8>
   2961c:	stmdbcs	r0, {r0, r1, r3, r4, fp, sp, lr}
   29620:	subhi	pc, r9, r2
   29624:			; <UNDEFINED> instruction: 0xf0032a00
   29628:	ldmdavs	r0, {r0, r1, r2, r3, r6, r7, r8, sl, pc}^
   2962c:	tstpl	r6, #12582912	; 0xc00000	; <UNPREDICTABLE>
   29630:	ldmdavs	r9, {r7, r9, sp}
   29634:			; <UNDEFINED> instruction: 0xf0036dc3
   29638:	sbcsne	r0, fp, r7
   2963c:	stfple	f4, [r8], {2}
   29640:	strbpl	r4, [sl], #770	; 0x302
   29644:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
   29648:	eorpl	pc, r5, #12582912	; 0xc00000
   2964c:	stmdblt	r9, {r0, r4, fp, sp, lr}
   29650:	andsvs	r2, r1, r1, lsl #2
   29654:	ldrdcs	pc, [ip], -fp
   29658:			; <UNDEFINED> instruction: 0xf0032a00
   2965c:	bmi	fe70b3e4 <tcgetattr@plt+0xfe707314>
   29660:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   29664:	vmlsl.s8	q9, d3, d0
   29668:	bmi	fe68b3c8 <tcgetattr@plt+0xfe6872f8>
   2966c:	vadd.i8	d21, d18, d22
   29670:	svcvs	0x005a1150
   29674:	andcs	r5, r0, fp, asr r8
   29678:	ldrbtmi	r4, [r9], #-2481	; 0xfffff64f
   2967c:	blls	17b544 <tcgetattr@plt+0x177474>
   29680:	ldrdhi	pc, [r0], -r3
   29684:	ldclt	7, cr15, [lr, #-1008]!	; 0xfffffc10
   29688:	stmiapl	r6!, {r1, r2, r3, r5, r7, r8, r9, fp, lr}^
   2968c:			; <UNDEFINED> instruction: 0xf0836833
   29690:	eorsvs	r0, r3, r1, lsl #6
   29694:			; <UNDEFINED> instruction: 0xf0422f00
   29698:	blls	189844 <tcgetattr@plt+0x185774>
   2969c:	ldrdhi	pc, [r0], -r3
   296a0:	ldclt	7, cr15, [r0, #-1008]!	; 0xfffffc10
   296a4:			; <UNDEFINED> instruction: 0xf1a74884
   296a8:	blx	fecaa0ac <tcgetattr@plt+0xfeca5fdc>
   296ac:			; <UNDEFINED> instruction: 0xf859f282
   296b0:	stmdapl	r3!, {r3, r4, sl, fp, ip}
   296b4:	ldmdavs	r8, {r1, r4, r6, r8, fp}
   296b8:			; <UNDEFINED> instruction: 0xf906f7ef
   296bc:			; <UNDEFINED> instruction: 0xf8d39b05
   296c0:			; <UNDEFINED> instruction: 0xf7fc8000
   296c4:			; <UNDEFINED> instruction: 0x463ebd1f
   296c8:	bllt	fffe76c0 <tcgetattr@plt+0xfffe35f0>
   296cc:	ldrdcc	pc, [ip], -fp
   296d0:			; <UNDEFINED> instruction: 0xf0012b00
   296d4:	blmi	1f8a648 <tcgetattr@plt+0x1f86578>
   296d8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   296dc:	vqdmlsl.s<illegal width 8>	q9, d3, d0
   296e0:	blmi	1f0ac94 <tcgetattr@plt+0x1f06bc4>
   296e4:	ldmibmi	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   296e8:	ldrbtmi	r2, [r9], #-0
   296ec:	blls	17b554 <tcgetattr@plt+0x177484>
   296f0:	ldrdhi	pc, [r0], -r3
   296f4:	stclt	7, cr15, [r6, #-1008]	; 0xfffffc10
   296f8:	mvnpl	pc, r2, asr #4
   296fc:			; <UNDEFINED> instruction: 0xf0835853
   29700:	subspl	r0, r3, r1, lsl #6
   29704:			; <UNDEFINED> instruction: 0xf0412e00
   29708:	blls	189b9c <tcgetattr@plt+0x185acc>
   2970c:	ldrdhi	pc, [r0], -r3
   29710:	ldcllt	7, cr15, [r8], #1008	; 0x3f0
   29714:	stmiapl	r6!, {r0, r4, r5, r6, r8, r9, fp, lr}^
   29718:			; <UNDEFINED> instruction: 0xf0836833
   2971c:	eorsvs	r0, r3, r1, lsl #6
   29720:			; <UNDEFINED> instruction: 0xf0412f00
   29724:	blls	18ad9c <tcgetattr@plt+0x186ccc>
   29728:	ldrdhi	pc, [r0], -r3
   2972c:	stcllt	7, cr15, [sl], #1008	; 0x3f0
   29730:			; <UNDEFINED> instruction: 0xf0152001
   29734:			; <UNDEFINED> instruction: 0xf7fdfdb9
   29738:	stmmi	r4, {r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   2973c:			; <UNDEFINED> instruction: 0xf7e94478
   29740:	blmi	fe127f8c <tcgetattr@plt+0xfe123ebc>
   29744:	eorsvs	r5, r0, r6, ror #17
   29748:			; <UNDEFINED> instruction: 0xf0412f00
   2974c:	blls	189af0 <tcgetattr@plt+0x185a20>
   29750:	ldrdhi	pc, [r0], -r3
   29754:	ldcllt	7, cr15, [r6], {252}	; 0xfc
   29758:			; <UNDEFINED> instruction: 0xf8d39b05
   2975c:			; <UNDEFINED> instruction: 0xf7fc8000
   29760:	blmi	1f58aac <tcgetattr@plt+0x1f549dc>
   29764:	ldmdavs	r3!, {r1, r2, r5, r6, r7, fp, ip, lr}
   29768:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   2976c:	svccs	0x00006033
   29770:	strbthi	pc, [ip], r1, asr #32	; <UNPREDICTABLE>
   29774:			; <UNDEFINED> instruction: 0xf8d39b05
   29778:			; <UNDEFINED> instruction: 0xf7fc8000
   2977c:	blmi	1dd8a90 <tcgetattr@plt+0x1dd49c0>
   29780:	ldmdavs	r3!, {r1, r2, r5, r6, r7, fp, ip, lr}
   29784:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   29788:	svccs	0x00006033
   2978c:	bicshi	pc, sl, #65	; 0x41
   29790:			; <UNDEFINED> instruction: 0xf8d39b05
   29794:			; <UNDEFINED> instruction: 0xf7fc8000
   29798:	vfma.f32	d27, d18, d21
   2979c:	ldmdapl	r3, {r3, r4, r8, sp, lr}^
   297a0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   297a4:	mcrcs	0, 0, r5, cr0, cr3, {2}
   297a8:	cmnhi	r3, r1, asr #32	; <UNPREDICTABLE>
   297ac:			; <UNDEFINED> instruction: 0xf8d39b05
   297b0:			; <UNDEFINED> instruction: 0xf7fc8000
   297b4:	blx	fed18a58 <tcgetattr@plt+0xfed14988>
   297b8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   297bc:	ldccc	8, cr15, [r8], {73}	; 0x49
   297c0:	blmi	fbc0bc <tcgetattr@plt+0xfb7fec>
   297c4:	ldcne	8, cr15, [r8], {89}	; 0x59
   297c8:	andls	r5, r6, #10616832	; 0xa20000
   297cc:	ldmdavs	r3, {r5, r6, r7, fp, ip, lr}
   297d0:	stmdavs	r2, {r0, r1, r3, ip, pc}
   297d4:	teqeq	ip, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   297d8:	stc2	7, cr15, [r6], {238}	; 0xee
   297dc:			; <UNDEFINED> instruction: 0xf0012800
   297e0:	blls	18b4ac <tcgetattr@plt+0x1873dc>
   297e4:	ldrdhi	pc, [r0], -r3
   297e8:	stclt	7, cr15, [ip], {252}	; 0xfc
   297ec:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
   297f0:			; <UNDEFINED> instruction: 0xf43d2b00
   297f4:	vpmin.s8	d26, d1, d24
   297f8:	ldmpl	sl, {r2, r3, r5, r6, r9, ip, lr}
   297fc:			; <UNDEFINED> instruction: 0xf0032a00
   29800:	vmin.s8	d24, d18, d10
   29804:	vcge.s8	d22, d2, d4
   29808:			; <UNDEFINED> instruction: 0xf859529c
   2980c:			; <UNDEFINED> instruction: 0xf8593003
   29810:	blcs	b1820 <tcgetattr@plt+0xad750>
   29814:	eorseq	pc, r0, #-2147483648	; 0x80000000
   29818:	ldrhi	pc, [lr, -r3]
   2981c:			; <UNDEFINED> instruction: 0xf0032b00
   29820:	vmin.s8	d24, d18, d6
   29824:	blmi	137deac <tcgetattr@plt+0x1379ddc>
   29828:	andne	pc, r1, r9, asr r8	; <UNPREDICTABLE>
   2982c:	andls	r4, r0, #56, 12	; 0x3800000
   29830:	teqcc	r0, fp, ror r4
   29834:	rscscc	pc, pc, #79	; 0x4f
   29838:	tstcs	r1, r1, lsl #2
   2983c:	b	ff7e77ac <tcgetattr@plt+0xff7e36dc>
   29840:	stmdaeq	r1, {r0, r1, r2, r8, ip, sp, lr, pc}
   29844:			; <UNDEFINED> instruction: 0xf5094647
   29848:	ldcne	0, cr5, [fp, #-88]!	; 0xffffffa8
   2984c:	cdpeq	0, 5, cr15, cr14, cr15, {2}
   29850:	strmi	r2, [r4], r2, asr #14
   29854:			; <UNDEFINED> instruction: 0xf10c3024
   29858:			; <UNDEFINED> instruction: 0xf8500c34
   2985c:	ldmdblt	sl, {r2, r8, r9, fp, sp}^
   29860:	blvc	a7874 <tcgetattr@plt+0xa37a4>
   29864:	mvnsle	r4, r4, lsl #11
   29868:	subscs	r4, sp, #32505856	; 0x1f00000
   2986c:	blcs	a7890 <tcgetattr@plt+0xa37c0>
   29870:	subsvc	r2, sl, r0, lsl #4
   29874:	ldmiblt	r7!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29878:	svclt	0x00cf2a1f
   2987c:	blcs	a7890 <tcgetattr@plt+0xa37c0>
   29880:			; <UNDEFINED> instruction: 0xf802461a
   29884:			; <UNDEFINED> instruction: 0xf850eb02
   29888:	svclt	0x00de1c04
   2988c:	smlalbbeq	pc, r0, r1, r0	; <UNPREDICTABLE>
   29890:			; <UNDEFINED> instruction: 0x46137059
   29894:	ldmdavs	fp, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   29898:			; <UNDEFINED> instruction: 0xf0022b00
   2989c:			; <UNDEFINED> instruction: 0xf8d38594
   298a0:	blcs	35c68 <tcgetattr@plt+0x31b98>
   298a4:	strhi	pc, [pc, #2]	; 298ae <tcgetattr@plt+0x257de>
   298a8:			; <UNDEFINED> instruction: 0xf7fb6f58
   298ac:	blls	1a8378 <tcgetattr@plt+0x1a42a8>
   298b0:	ldrdhi	pc, [r0], -r3
   298b4:	stclt	7, cr15, [r6], #-1008	; 0xfffffc10
   298b8:	andeq	r0, r0, ip, ror #6
   298bc:	andeq	r0, r0, r8, lsr #6
   298c0:	andeq	r8, r1, sl, ror #23
   298c4:	andeq	ip, r1, r4, ror #14
   298c8:	andeq	ip, r1, r6, asr #14
   298cc:	muleq	r0, ip, r5
   298d0:	strdeq	r0, [r0], -r4
   298d4:	andeq	r9, r1, r4, asr #21
   298d8:	andeq	r0, r0, r8, asr #7
   298dc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   298e0:	andeq	ip, r1, sl, ror fp
   298e4:	andeq	r8, r1, sl, rrx
   298e8:	andeq	r0, r0, r4, lsl #11
   298ec:	andeq	r0, r0, ip, ror r5
   298f0:	andeq	fp, r1, sl, ror fp
   298f4:	andeq	r0, r0, r4, lsr #9
   298f8:			; <UNDEFINED> instruction: 0x0001c1b2
   298fc:			; <UNDEFINED> instruction: 0x000005b4
   29900:	andeq	r0, r0, r0, lsr r5
   29904:	andeq	r0, r0, r0, ror #7
   29908:	andeq	r0, r0, r8, asr r3
   2990c:	strdeq	r0, [r0], -r4
   29910:	muleq	r0, r8, r5
   29914:	andeq	r0, r0, r4, ror #9
   29918:	andeq	r0, r0, ip, ror #9
   2991c:	andeq	ip, r1, r8, asr #19
   29920:	andeq	r0, r0, r8, lsr #7
   29924:	andeq	r0, r0, ip, asr #7
   29928:	muleq	r1, r0, sl
   2992c:	andeq	r0, r0, ip, lsl #6
   29930:	andeq	r0, r0, r8, lsl #10
   29934:			; <UNDEFINED> instruction: 0xffff91b1
   29938:	andeq	ip, r1, r6, ror #18
   2993c:	andeq	r0, r0, r4, ror #6
   29940:	andeq	fp, r1, lr, lsr #20
   29944:	andeq	r0, r0, r0, ror #5
   29948:	andeq	fp, r1, r2, lsr #26
   2994c:			; <UNDEFINED> instruction: 0x00016eb0
   29950:	andeq	r0, r0, r0, asr r5
   29954:	andeq	r0, r0, r4, asr #8
   29958:	andeq	r0, r0, r0, lsr #11
   2995c:	andeq	fp, r1, ip, lsl r6
   29960:	movwvc	lr, #2523	; 0x9db
   29964:	stmdacs	r0, {r3, r4, fp, sp, lr}
   29968:	orrhi	pc, r3, r5
   2996c:	mcrcs	8, 0, r6, cr0, cr14, {2}
   29970:	cmnhi	pc, r5, asr #32	; <UNPREDICTABLE>
   29974:			; <UNDEFINED> instruction: 0xff0cf7fa
   29978:	vmull.p8	<illegal reg q8.5>, d5, d3
   2997c:			; <UNDEFINED> instruction: 0xf849815f
   29980:			; <UNDEFINED> instruction: 0xf7fb3c18
   29984:	blls	1a82a0 <tcgetattr@plt+0x1a41d0>
   29988:	ldrdhi	pc, [r0], -r3
   2998c:	bllt	feee7984 <tcgetattr@plt+0xfeee38b4>
   29990:			; <UNDEFINED> instruction: 0xf8d39b05
   29994:			; <UNDEFINED> instruction: 0xf7fc8000
   29998:	blls	218874 <tcgetattr@plt+0x2147a4>
   2999c:	ldmdavs	fp, {r3, r9, fp, ip, pc}
   299a0:	svclt	0x00d42b00
   299a4:	movwcs	r2, #4864	; 0x1300
   299a8:	blls	1819fc <tcgetattr@plt+0x17d92c>
   299ac:	ldccs	8, cr15, [r8], {89}	; 0x59
   299b0:	blls	1c3a1c <tcgetattr@plt+0x1bf94c>
   299b4:	bcs	43a28 <tcgetattr@plt+0x3f958>
   299b8:			; <UNDEFINED> instruction: 0x83a5f001
   299bc:			; <UNDEFINED> instruction: 0xf0042900
   299c0:	stmdavs	r8, {r1, r2, r3, r4, r8, sl, pc}^
   299c4:	rsbspl	pc, ip, #536870916	; 0x20000004
   299c8:	addcs	r5, r0, #10027008	; 0x990000
   299cc:			; <UNDEFINED> instruction: 0xf0036dc3
   299d0:	sbcsne	r0, fp, r7
   299d4:	stfple	f4, [r8], {2}
   299d8:	strbpl	r4, [sl], #770	; 0x302
   299dc:			; <UNDEFINED> instruction: 0xf6429a06
   299e0:			; <UNDEFINED> instruction: 0xf8591c44
   299e4:			; <UNDEFINED> instruction: 0xf44f3c10
   299e8:	smlsdxcs	r1, sl, r1, r7
   299ec:			; <UNDEFINED> instruction: 0xf6426810
   299f0:	blx	6e31a <tcgetattr@plt+0x6a24a>
   299f4:			; <UNDEFINED> instruction: 0xf840f103
   299f8:	addpl	r3, r7, ip
   299fc:			; <UNDEFINED> instruction: 0xf01230d8
   29a00:	bls	1e849c <tcgetattr@plt+0x1e43cc>
   29a04:	sbcscc	r6, r8, r0, lsl r8
   29a08:			; <UNDEFINED> instruction: 0xf930f012
   29a0c:			; <UNDEFINED> instruction: 0xf0432e00
   29a10:	blls	18aa54 <tcgetattr@plt+0x186984>
   29a14:	ldrdhi	pc, [r0], -r3
   29a18:	bllt	1d67a10 <tcgetattr@plt+0x1d63940>
   29a1c:	blx	fe467a0a <tcgetattr@plt+0xfe46393a>
   29a20:			; <UNDEFINED> instruction: 0xf8d39b05
   29a24:			; <UNDEFINED> instruction: 0xf7fc8000
   29a28:			; <UNDEFINED> instruction: 0xf8dbbb6d
   29a2c:	blcs	35a64 <tcgetattr@plt+0x31994>
   29a30:	ldrbhi	pc, [r1], -r2	; <UNPREDICTABLE>
   29a34:	ldccc	8, cr15, [r0], {223}	; 0xdf
   29a38:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   29a3c:	vqdmlsl.s<illegal width 8>	q9, d3, d0
   29a40:			; <UNDEFINED> instruction: 0xf8df8367
   29a44:	stmiapl	r6!, {r3, sl, fp, ip, sp}^
   29a48:	stccc	8, cr15, [r4], {223}	; 0xdf
   29a4c:			; <UNDEFINED> instruction: 0xf8df2000
   29a50:	stmiapl	r2!, {r2, sl, fp, ip}^
   29a54:	ldmdbvc	r3, {r0, r3, r4, r5, r6, sl, lr}
   29a58:			; <UNDEFINED> instruction: 0xf0837852
   29a5c:			; <UNDEFINED> instruction: 0x47b00399
   29a60:			; <UNDEFINED> instruction: 0xf8d39b05
   29a64:			; <UNDEFINED> instruction: 0xf7fc8000
   29a68:			; <UNDEFINED> instruction: 0xf8dfbb4d
   29a6c:	stmiapl	r6!, {r2, r3, r5, r6, r7, r8, r9, fp, ip, sp}^
   29a70:			; <UNDEFINED> instruction: 0xf0836833
   29a74:	eorsvs	r0, r3, r1, lsl #6
   29a78:			; <UNDEFINED> instruction: 0xf0412f00
   29a7c:	blls	18ba28 <tcgetattr@plt+0x187958>
   29a80:	ldrdhi	pc, [r0], -r3
   29a84:	bllt	fe7a7c <tcgetattr@plt+0xfe39ac>
   29a88:	ldrdcc	pc, [ip], -fp
   29a8c:			; <UNDEFINED> instruction: 0xf0012b00
   29a90:			; <UNDEFINED> instruction: 0xf8df87aa
   29a94:	stmiapl	r3!, {r2, r4, r5, r7, r8, r9, fp, ip, sp}^
   29a98:	blcs	43b0c <tcgetattr@plt+0x3fa3c>
   29a9c:	adcshi	pc, sl, r4, asr #5
   29aa0:	blcc	fea67e24 <tcgetattr@plt+0xfea63d54>
   29aa4:			; <UNDEFINED> instruction: 0xf8df58e6
   29aa8:	eorcs	r1, r5, #180, 22	; 0x2d000
   29aac:	blcc	fec67e30 <tcgetattr@plt+0xfec63d60>
   29ab0:	stmiapl	r3!, {r0, r5, r6, fp, ip, lr}^
   29ab4:	ldmdavs	r8, {r0, r3, fp, sp, lr}
   29ab8:	stc2	7, cr15, [r6], {223}	; 0xdf
   29abc:	blne	fe967e40 <tcgetattr@plt+0xfe963d70>
   29ac0:			; <UNDEFINED> instruction: 0x46024479
   29ac4:	ldrmi	r2, [r0, r0]!
   29ac8:			; <UNDEFINED> instruction: 0xf8d39b05
   29acc:			; <UNDEFINED> instruction: 0xf7fc8000
   29ad0:			; <UNDEFINED> instruction: 0xf8dbbb19
   29ad4:	blcs	35b0c <tcgetattr@plt+0x31a3c>
   29ad8:	strhi	pc, [r1, r1]
   29adc:	blcc	1a67e60 <tcgetattr@plt+0x1a63d90>
   29ae0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   29ae4:	vqdmlsl.s<illegal width 8>	q9, d4, d0
   29ae8:			; <UNDEFINED> instruction: 0xf8df8090
   29aec:	stmiapl	r3!, {r5, r6, r8, r9, fp, ip, sp}^
   29af0:	blcs	1d67e74 <tcgetattr@plt+0x1d63da4>
   29af4:			; <UNDEFINED> instruction: 0xf8df2000
   29af8:	stmiapl	r2!, {r2, r4, r5, r6, r8, r9, fp, ip}
   29afc:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   29b00:	blls	17b968 <tcgetattr@plt+0x177898>
   29b04:	ldrdhi	pc, [r0], -r3
   29b08:	blt	fff67b00 <tcgetattr@plt+0xfff63a30>
   29b0c:	blcc	1867e90 <tcgetattr@plt+0x1863dc0>
   29b10:			; <UNDEFINED> instruction: 0xf7fe58e3
   29b14:			; <UNDEFINED> instruction: 0xf8dbb93e
   29b18:	blcs	35b50 <tcgetattr@plt+0x31a80>
   29b1c:	cmphi	r4, #2	; <UNPREDICTABLE>
   29b20:	blcc	967ea4 <tcgetattr@plt+0x963dd4>
   29b24:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   29b28:	vqdmlsl.s<illegal width 8>	q9, d4, d0
   29b2c:			; <UNDEFINED> instruction: 0xf8df8236
   29b30:	stmiapl	r3!, {r2, r3, r4, r8, r9, fp, ip, sp}^
   29b34:	blcs	f67eb8 <tcgetattr@plt+0xf63de8>
   29b38:			; <UNDEFINED> instruction: 0xf8df2000
   29b3c:	stmiapl	r2!, {r2, r3, r4, r5, r8, r9, fp, ip}
   29b40:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   29b44:	blls	17b9ac <tcgetattr@plt+0x1778dc>
   29b48:	ldrdhi	pc, [r0], -r3
   29b4c:	blt	ff6e7b44 <tcgetattr@plt+0xff6e3a74>
   29b50:	blne	a67ed4 <tcgetattr@plt+0xa63e04>
   29b54:			; <UNDEFINED> instruction: 0xf7d94479
   29b58:	bllt	865658 <tcgetattr@plt+0x861588>
   29b5c:	ldrdne	pc, [r4], -sl
   29b60:			; <UNDEFINED> instruction: 0xf0042900
   29b64:			; <UNDEFINED> instruction: 0xf04f8236
   29b68:			; <UNDEFINED> instruction: 0xf01330ff
   29b6c:	stmdacs	r0, {r0, r2, r8, sl, fp, ip, sp, lr, pc}
   29b70:	eorhi	pc, r7, #4
   29b74:	ldrdcc	pc, [ip], -fp
   29b78:			; <UNDEFINED> instruction: 0xf0062b00
   29b7c:			; <UNDEFINED> instruction: 0xf8df8346
   29b80:	stmiapl	r3!, {r3, r6, r7, r9, fp, ip, sp}^
   29b84:	blcs	43bf8 <tcgetattr@plt+0x3fb28>
   29b88:	teqhi	fp, #1610612748	; 0x6000000c	; <UNPREDICTABLE>
   29b8c:	bcc	fef67f10 <tcgetattr@plt+0xfef63e40>
   29b90:			; <UNDEFINED> instruction: 0xf8df58e3
   29b94:	andcs	r1, r0, ip, ror #21
   29b98:			; <UNDEFINED> instruction: 0x47984479
   29b9c:			; <UNDEFINED> instruction: 0xf8d39b05
   29ba0:			; <UNDEFINED> instruction: 0xf7fc8000
   29ba4:	andcs	fp, r0, #716800	; 0xaf000
   29ba8:	ldccs	8, cr15, [r0], {73}	; 0x49
   29bac:			; <UNDEFINED> instruction: 0x46224613
   29bb0:	uadd16mi	sl, ip, r6
   29bb4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   29bb8:	ldrmi	r4, [r5], -fp, lsr #13
   29bbc:	stmdavc	r3, {r3, sp, lr, pc}^
   29bc0:	stmdblt	fp!, {r1, r2, r3, r4, r5, r9, sl, lr}^
   29bc4:	movwcc	r6, #6195	; 0x1833
   29bc8:	blcs	81c9c <tcgetattr@plt+0x7dbcc>
   29bcc:	ldrthi	pc, [pc], #-772	; 29bd4 <tcgetattr@plt+0x25b04>	; <UNPREDICTABLE>
   29bd0:	eoreq	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   29bd4:			; <UNDEFINED> instruction: 0xf0042800
   29bd8:	stmdavc	r3, {r0, r2, r3, r4, r5, r7, r8, pc}
   29bdc:	rscle	r2, lr, lr, lsr #22
   29be0:	stc2l	0, cr15, [sl, #-80]!	; 0xffffffb0
   29be4:	strmi	r1, [r1], -r3, asr #24
   29be8:	ldceq	8, cr15, [r8], {73}	; 0x49
   29bec:	orrshi	pc, r4, r4
   29bf0:	ldccc	8, cr15, [r0], {89}	; 0x59
   29bf4:	ldreq	pc, [r0], -r9, lsr #3
   29bf8:	teqlt	r3, r7, lsl #6
   29bfc:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
   29c00:	sbcsle	r2, pc, r0, lsl #22
   29c04:	msreq	SPSR_, r3, asr #17
   29c08:			; <UNDEFINED> instruction: 0xf8dfe7dc
   29c0c:	stmdapl	fp!, {r4, r6, r9, fp}
   29c10:	movwls	r6, #26648	; 0x6818
   29c14:			; <UNDEFINED> instruction: 0xf0002800
   29c18:			; <UNDEFINED> instruction: 0xf014808f
   29c1c:	blls	1e8290 <tcgetattr@plt+0x1e41c0>
   29c20:			; <UNDEFINED> instruction: 0xf7e16818
   29c24:	blls	2283a8 <tcgetattr@plt+0x2242d8>
   29c28:			; <UNDEFINED> instruction: 0xf00b4618
   29c2c:	bfi	pc, r1, (invalid: 28:9)	; <UNPREDICTABLE>
   29c30:	ldccc	8, cr15, [r0], {89}	; 0x59
   29c34:			; <UNDEFINED> instruction: 0xf8df2100
   29c38:	andcs	r0, r4, #76, 20	; 0x4c000
   29c3c:	tstcs	r4, r0, lsl #2
   29c40:	movwls	r4, #5240	; 0x1478
   29c44:	addeq	lr, r3, r0, lsl #22
   29c48:	bcc	f67fcc <tcgetattr@plt+0xf63efc>
   29c4c:	ldrbtmi	r6, [fp], #-2432	; 0xfffff680
   29c50:	stc2l	7, cr15, [r8, #984]!	; 0x3d8
   29c54:			; <UNDEFINED> instruction: 0xf8d39b05
   29c58:			; <UNDEFINED> instruction: 0xf7fc8000
   29c5c:	blls	2985b0 <tcgetattr@plt+0x2944e0>
   29c60:	blcs	83cd4 <tcgetattr@plt+0x7fc04>
   29c64:	strbhi	pc, [sp], #-3	; <UNPREDICTABLE>
   29c68:	ldrdcc	pc, [ip], -fp
   29c6c:			; <UNDEFINED> instruction: 0xf0032b00
   29c70:			; <UNDEFINED> instruction: 0xf8df8444
   29c74:	stmiapl	r3!, {r2, r4, r6, r7, r8, fp, ip, sp}^
   29c78:	blcs	43cec <tcgetattr@plt+0x3fc1c>
   29c7c:	ldrhi	pc, [sl], r3, asr #5
   29c80:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   29c84:			; <UNDEFINED> instruction: 0xf8df58e3
   29c88:	andcs	r2, r0, ip, ror #19
   29c8c:	ldmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   29c90:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   29c94:			; <UNDEFINED> instruction: 0x47986812
   29c98:			; <UNDEFINED> instruction: 0xf8d39b05
   29c9c:			; <UNDEFINED> instruction: 0xf7fc8000
   29ca0:			; <UNDEFINED> instruction: 0xf8dbba31
   29ca4:	blcs	35cdc <tcgetattr@plt+0x31c0c>
   29ca8:	ldrhi	pc, [r2, r1]!
   29cac:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   29cb0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   29cb4:	vqdmlsl.s<illegal width 8>	q9, d3, d0
   29cb8:			; <UNDEFINED> instruction: 0xf8df8534
   29cbc:	stmiapl	r3!, {r4, r7, r8, fp, ip, sp}^
   29cc0:	stmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   29cc4:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   29cc8:			; <UNDEFINED> instruction: 0xf0412a00
   29ccc:			; <UNDEFINED> instruction: 0xf8df879d
   29cd0:	ldrbtmi	r2, [sl], #-2500	; 0xfffff63c
   29cd4:	stmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   29cd8:	ldrbtmi	r2, [r9], #-0
   29cdc:	blls	17bb44 <tcgetattr@plt+0x177a74>
   29ce0:	ldrdhi	pc, [r0], -r3
   29ce4:	blt	3e7cdc <tcgetattr@plt+0x3e3c0c>
   29ce8:			; <UNDEFINED> instruction: 0xf00142be
   29cec:			; <UNDEFINED> instruction: 0x463e86f9
   29cf0:			; <UNDEFINED> instruction: 0xf7fd2203
   29cf4:	andcs	fp, r3, pc, ror #23
   29cf8:			; <UNDEFINED> instruction: 0xff74f7dc
   29cfc:			; <UNDEFINED> instruction: 0xf8d39b05
   29d00:			; <UNDEFINED> instruction: 0xf7fc8000
   29d04:			; <UNDEFINED> instruction: 0xf8dbb9ff
   29d08:	blcs	35d40 <tcgetattr@plt+0x31c70>
   29d0c:	strbthi	pc, [sl], #-2	; <UNPREDICTABLE>
   29d10:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   29d14:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   29d18:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   29d1c:			; <UNDEFINED> instruction: 0xf8df87f8
   29d20:	stmiapl	r3!, {r2, r3, r5, r8, fp, ip, sp}^
   29d24:	ldmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   29d28:	ldrbtmi	r2, [r9], #-0
   29d2c:	blls	17bb94 <tcgetattr@plt+0x177ac4>
   29d30:	ldrdhi	pc, [r0], -r3
   29d34:	stmiblt	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29d38:			; <UNDEFINED> instruction: 0xf8c62301
   29d3c:	strb	r8, [r7, -r0]
   29d40:	ldcvc	8, cr15, [r4], {89}	; 0x59
   29d44:			; <UNDEFINED> instruction: 0xf7da4638
   29d48:	stmdacs	r8!, {r1, r2, r3, fp, sp, lr, pc}
   29d4c:	strbhi	pc, [r4], -r3, asr #4	; <UNPREDICTABLE>
   29d50:	ldrdcc	pc, [ip], -fp
   29d54:			; <UNDEFINED> instruction: 0xf0032b00
   29d58:			; <UNDEFINED> instruction: 0xf8df863a
   29d5c:	stmiapl	r3!, {r2, r3, r5, r6, r7, fp, ip, sp}^
   29d60:	blcs	43dd4 <tcgetattr@plt+0x3fd04>
   29d64:	tsthi	sp, r4, asr #5	; <UNPREDICTABLE>
   29d68:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   29d6c:			; <UNDEFINED> instruction: 0xf8df58e6
   29d70:			; <UNDEFINED> instruction: 0x23282904
   29d74:	stmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   29d78:	stmiapl	r2!, {sp}
   29d7c:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   29d80:			; <UNDEFINED> instruction: 0xf85947b0
   29d84:			; <UNDEFINED> instruction: 0xf7d90c14
   29d88:	blls	1a55e8 <tcgetattr@plt+0x1a1518>
   29d8c:	ldrdhi	pc, [r0], -r3
   29d90:	ldmiblt	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29d94:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   29d98:			; <UNDEFINED> instruction: 0xf7fc58e6
   29d9c:	andls	fp, r9, #36352	; 0x8e00
   29da0:			; <UNDEFINED> instruction: 0xf7fc900c
   29da4:	ldmib	sp, {r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
   29da8:	andsmi	r3, r3, #1879048192	; 0x70000000
   29dac:	mrcge	4, 5, APSR_nzcv, cr3, cr15, {3}
   29db0:	blcs	509d8 <tcgetattr@plt+0x4c908>
   29db4:	ldrhi	pc, [r3, r5, asr #32]!
   29db8:	blcs	509dc <tcgetattr@plt+0x4c90c>
   29dbc:	ldrbthi	pc, [r3], #5	; <UNPREDICTABLE>
   29dc0:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   29dc4:	stmiaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   29dc8:	ldrbtmi	r5, [r8], #-2273	; 0xfffff71f
   29dcc:	blx	12e7da2 <tcgetattr@plt+0x12e3cd2>
   29dd0:			; <UNDEFINED> instruction: 0xf8d39b05
   29dd4:			; <UNDEFINED> instruction: 0xf7fc8000
   29dd8:			; <UNDEFINED> instruction: 0xf8dfb995
   29ddc:	stmiapl	r3!, {r2, r4, r7, fp, ip, sp}^
   29de0:	mcrlt	7, 2, pc, cr13, cr12, {7}	; <UNPREDICTABLE>
   29de4:	ldrdcc	pc, [ip], -fp
   29de8:			; <UNDEFINED> instruction: 0xf0022b00
   29dec:			; <UNDEFINED> instruction: 0xf8df8682
   29df0:	stmiapl	r3!, {r3, r4, r6, fp, ip, sp}^
   29df4:	blcs	43e68 <tcgetattr@plt+0x3fd98>
   29df8:	cmnhi	r5, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
   29dfc:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   29e00:			; <UNDEFINED> instruction: 0xf8df58e3
   29e04:	andcs	r1, r0, r8, lsr #17
   29e08:			; <UNDEFINED> instruction: 0x47984479
   29e0c:			; <UNDEFINED> instruction: 0xf8d39b05
   29e10:			; <UNDEFINED> instruction: 0xf7fc8000
   29e14:			; <UNDEFINED> instruction: 0xf8dfb977
   29e18:			; <UNDEFINED> instruction: 0x46401898
   29e1c:			; <UNDEFINED> instruction: 0xf7d94479
   29e20:	stmdacs	r0, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
   29e24:	ldrhi	pc, [r3, -r1, asr #32]
   29e28:	eorsvs	r2, fp, r1, lsl #6
   29e2c:	ldcllt	7, cr15, [r9], #1016	; 0x3f8
   29e30:	ldrdcc	pc, [ip], -fp
   29e34:			; <UNDEFINED> instruction: 0xf0022b00
   29e38:			; <UNDEFINED> instruction: 0xf8df844a
   29e3c:	stmiapl	r3!, {r2, r3, fp, ip, sp}^
   29e40:	blcs	43eb4 <tcgetattr@plt+0x3fde4>
   29e44:	cmphi	pc, r3, asr #5	; <UNPREDICTABLE>
   29e48:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   29e4c:	ldmdavs	r2!, {r0, r1, r5, r6, r7, fp, ip, lr}
   29e50:			; <UNDEFINED> instruction: 0xf0422a00
   29e54:			; <UNDEFINED> instruction: 0xf8df8438
   29e58:	ldrbtmi	r2, [sl], #-2140	; 0xfffff7a4
   29e5c:	ldmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   29e60:	ldrbtmi	r2, [r9], #-0
   29e64:	blls	17bccc <tcgetattr@plt+0x177bfc>
   29e68:	ldrdhi	pc, [r0], -r3
   29e6c:	stmdblt	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29e70:	ldrdcc	pc, [ip], -fp
   29e74:			; <UNDEFINED> instruction: 0xf0012b00
   29e78:			; <UNDEFINED> instruction: 0xf8df856c
   29e7c:	stmiapl	r3!, {r2, r3, r6, r7, r8, r9, sl, ip, sp}^
   29e80:	blcs	43ef4 <tcgetattr@plt+0x3fe24>
   29e84:	sbcshi	pc, sl, r4, asr #5
   29e88:			; <UNDEFINED> instruction: 0x37c0f8df
   29e8c:			; <UNDEFINED> instruction: 0xf8df58e6
   29e90:	andcs	r2, r0, ip, lsr #16
   29e94:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   29e98:	stmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   29e9c:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
   29ea0:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   29ea4:	orreq	lr, r2, #3072	; 0xc00
   29ea8:			; <UNDEFINED> instruction: 0x47b06c9b
   29eac:			; <UNDEFINED> instruction: 0xf8d39b05
   29eb0:			; <UNDEFINED> instruction: 0xf7fc8000
   29eb4:	svceq	0x00dbb927
   29eb8:	ldccc	8, cr15, [r0], {73}	; 0x49
   29ebc:	ldccc	8, cr15, [r0], {89}	; 0x59
   29ec0:	svclt	0x000c2b00
   29ec4:	mvnscc	pc, #79	; 0x4f
   29ec8:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   29ecc:	ldccc	8, cr15, [r0], {73}	; 0x49
   29ed0:			; <UNDEFINED> instruction: 0xf859b1de
   29ed4:			; <UNDEFINED> instruction: 0xf8db3c10
   29ed8:	mrrcne	0, 0, r2, r9, cr12
   29edc:	mvnhi	pc, #3
   29ee0:			; <UNDEFINED> instruction: 0xf0412b00
   29ee4:	bcs	4b9ec <tcgetattr@plt+0x4791c>
   29ee8:	bicshi	pc, pc, #3
   29eec:	smmlscc	r8, pc, r8, pc	; <UNPREDICTABLE>
   29ef0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   29ef4:	vqdmlsl.s<illegal width 8>	q9, d4, d0
   29ef8:			; <UNDEFINED> instruction: 0xf8df867b
   29efc:	stmiapl	r3!, {r4, r6, r8, r9, sl, ip, sp}^
   29f00:			; <UNDEFINED> instruction: 0x17c4f8df
   29f04:	ldrbtmi	r2, [r9], #-0
   29f08:	bls	17bd70 <tcgetattr@plt+0x177ca0>
   29f0c:	ldccc	8, cr15, [r0], {89}	; 0x59
   29f10:	ldrdhi	pc, [r0], -r2
   29f14:			; <UNDEFINED> instruction: 0xf8c82b00
   29f18:			; <UNDEFINED> instruction: 0xf73c30f4
   29f1c:			; <UNDEFINED> instruction: 0xf508a8f3
   29f20:			; <UNDEFINED> instruction: 0xf0115096
   29f24:	blls	1a9a60 <tcgetattr@plt+0x1a5990>
   29f28:	ldrdhi	pc, [r0], -r3
   29f2c:	stmialt	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29f30:	ldrdcc	pc, [r4], -sl
   29f34:			; <UNDEFINED> instruction: 0xf0032b00
   29f38:	bls	2ca79c <tcgetattr@plt+0x2c66cc>
   29f3c:	vpmax.u8	d2, d3, d3
   29f40:			; <UNDEFINED> instruction: 0xf8db81e1
   29f44:	blcs	35f7c <tcgetattr@plt+0x31eac>
   29f48:	bicshi	pc, r8, r3
   29f4c:	usatcc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
   29f50:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   29f54:	vqdmlsl.s<illegal width 8>	q9, d5, d0
   29f58:			; <UNDEFINED> instruction: 0xf8df87b7
   29f5c:	stmiapl	r3!, {r4, r5, r6, r7, r9, sl, ip, sp}^
   29f60:			; <UNDEFINED> instruction: 0x2710f8df
   29f64:			; <UNDEFINED> instruction: 0xf8df2000
   29f68:	stmiapl	r2!, {r2, r5, r6, r8, r9, sl, ip}
   29f6c:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   29f70:	blls	17bdd8 <tcgetattr@plt+0x177d08>
   29f74:	ldrdhi	pc, [r0], -r3
   29f78:	stmialt	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29f7c:	addcs	pc, r4, sp, lsl #17
   29f80:	stmiapl	r3!, {r0, r5, r9, sl, fp, sp, pc}^
   29f84:			; <UNDEFINED> instruction: 0xb1226d1a
   29f88:	orrvc	pc, r0, pc, asr #8
   29f8c:			; <UNDEFINED> instruction: 0xf7e94630
   29f90:			; <UNDEFINED> instruction: 0xf8dbf84d
   29f94:	blcs	35fcc <tcgetattr@plt+0x31efc>
   29f98:	ldrbhi	pc, [sp, #2]	; <UNPREDICTABLE>
   29f9c:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
   29fa0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   29fa4:	vqdmlsl.s<illegal width 8>	q9, d3, d0
   29fa8:			; <UNDEFINED> instruction: 0xf8df820e
   29fac:	stmiapl	r3!, {r5, r7, r9, sl, ip, sp}^
   29fb0:			; <UNDEFINED> instruction: 0x171cf8df
   29fb4:	andcs	r4, r0, r2, lsr r6
   29fb8:			; <UNDEFINED> instruction: 0x47984479
   29fbc:			; <UNDEFINED> instruction: 0xf8d39b05
   29fc0:			; <UNDEFINED> instruction: 0xf7fc8000
   29fc4:			; <UNDEFINED> instruction: 0xf8dfb89f
   29fc8:	ldmdavs	r2!, {r2, r3, r8, r9, sl, ip, sp}
   29fcc:	stmiapl	r3!, {r0, r2, r8, fp, ip, pc}^
   29fd0:	ldrdhi	pc, [r0], -r1
   29fd4:			; <UNDEFINED> instruction: 0xf7fc601a
   29fd8:			; <UNDEFINED> instruction: 0xf8dfb895
   29fdc:	stmdals	r6, {r2, r3, r4, r5, r6, r7, r9, sl, ip}
   29fe0:			; <UNDEFINED> instruction: 0xf7d94479
   29fe4:	stmdacs	r0, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
   29fe8:	ldrbhi	pc, [sl], -r0, asr #32	; <UNPREDICTABLE>
   29fec:	ldrdcc	pc, [r4], -sl
   29ff0:			; <UNDEFINED> instruction: 0xf8dfb153
   29ff4:	stmiapl	r6!, {r3, r5, r6, r7, r9, sl, ip, sp}^
   29ff8:			; <UNDEFINED> instruction: 0xf7d96830
   29ffc:			; <UNDEFINED> instruction: 0xf8daecdc
   2a000:			; <UNDEFINED> instruction: 0xf7e80004
   2a004:	eorsvs	pc, r0, pc, lsr #27
   2a008:			; <UNDEFINED> instruction: 0xf0422f00
   2a00c:	blls	18bf10 <tcgetattr@plt+0x187e40>
   2a010:	ldrdhi	pc, [r0], -r3
   2a014:	ldmdalt	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a018:	ldrdcc	pc, [ip], -fp
   2a01c:			; <UNDEFINED> instruction: 0xf0022b00
   2a020:			; <UNDEFINED> instruction: 0xf8df857e
   2a024:	stmiapl	r3!, {r2, r5, r9, sl, ip, sp}^
   2a028:	blcs	4409c <tcgetattr@plt+0x3ffcc>
   2a02c:	bicshi	pc, fp, r3, asr #5
   2a030:			; <UNDEFINED> instruction: 0x3618f8df
   2a034:			; <UNDEFINED> instruction: 0xf8d858e3
   2a038:	bcs	326d0 <tcgetattr@plt+0x2e600>
   2a03c:	strbhi	pc, [sl, #-66]!	; 0xffffffbe	; <UNPREDICTABLE>
   2a040:			; <UNDEFINED> instruction: 0x269cf8df
   2a044:			; <UNDEFINED> instruction: 0xf8df447a
   2a048:	mulcs	r0, ip, r6
   2a04c:			; <UNDEFINED> instruction: 0x47984479
   2a050:			; <UNDEFINED> instruction: 0xf8d39b05
   2a054:			; <UNDEFINED> instruction: 0xf7fc8000
   2a058:			; <UNDEFINED> instruction: 0xf8dfb855
   2a05c:	stmiapl	r6!, {r2, r4, r9, sl, ip, sp}^
   2a060:	stmialt	r9, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a064:	ldrdcc	pc, [ip], -fp
   2a068:			; <UNDEFINED> instruction: 0xf0022b00
   2a06c:			; <UNDEFINED> instruction: 0xf8df824a
   2a070:	stmiapl	r3!, {r3, r4, r6, r7, r8, sl, ip, sp}^
   2a074:	blcs	440e8 <tcgetattr@plt+0x40018>
   2a078:	cmnhi	ip, r3, asr #5	; <UNPREDICTABLE>
   2a07c:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   2a080:			; <UNDEFINED> instruction: 0xf8df58e6
   2a084:	vmax.s8	<illegal reg q8.5>, <illegal reg q0.5>, q10
   2a088:	vcge.s8	<illegal reg q9.5>, <illegal reg q0.5>, q10
   2a08c:			; <UNDEFINED> instruction: 0xf8583278
   2a090:			; <UNDEFINED> instruction: 0xf8583003
   2a094:	ldrbtmi	r2, [r9], #-2
   2a098:	ldrmi	r2, [r0, r0]!
   2a09c:	blt	fe3a809c <tcgetattr@plt+0xfe3a3fcc>
   2a0a0:			; <UNDEFINED> instruction: 0xf8496f42
   2a0a4:	blcs	3510c <tcgetattr@plt+0x3103c>
   2a0a8:	msrhi	CPSR_c, #4
   2a0ac:			; <UNDEFINED> instruction: 0xf83ef7f0
   2a0b0:	ldrdcc	pc, [ip], -fp
   2a0b4:			; <UNDEFINED> instruction: 0xf0042b00
   2a0b8:			; <UNDEFINED> instruction: 0xf8df8315
   2a0bc:	stmiapl	r3!, {r2, r3, r7, r8, sl, ip, sp}^
   2a0c0:	blcs	44134 <tcgetattr@plt+0x40064>
   2a0c4:	ldrhi	pc, [r9, -r2, asr #5]
   2a0c8:	strcc	pc, [r0, #2271]	; 0x8df
   2a0cc:			; <UNDEFINED> instruction: 0xf8df58e3
   2a0d0:	andcs	r1, r0, ip, lsl r6
   2a0d4:			; <UNDEFINED> instruction: 0x47984479
   2a0d8:			; <UNDEFINED> instruction: 0xf8d39b05
   2a0dc:			; <UNDEFINED> instruction: 0xf7fc8000
   2a0e0:	ldmvc	r2!, {r0, r4, fp, ip, sp, pc}
   2a0e4:			; <UNDEFINED> instruction: 0xf47d2a00
   2a0e8:			; <UNDEFINED> instruction: 0xf859ab7d
   2a0ec:			; <UNDEFINED> instruction: 0xf0433c10
   2a0f0:			; <UNDEFINED> instruction: 0xf8490303
   2a0f4:			; <UNDEFINED> instruction: 0xf7fd3c10
   2a0f8:			; <UNDEFINED> instruction: 0xf8dfbb5d
   2a0fc:			; <UNDEFINED> instruction: 0x465015f4
   2a100:			; <UNDEFINED> instruction: 0xf7d94479
   2a104:	stmiblt	r8, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   2a108:	strbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2a10c:	adcsmi	pc, ip, #72351744	; 0x4500000
   2a110:			; <UNDEFINED> instruction: 0xf8482101
   2a114:	stmiapl	r3!, {r1, ip}^
   2a118:	ldmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}
   2a11c:			; <UNDEFINED> instruction: 0xf0442f00
   2a120:	blls	18b1b4 <tcgetattr@plt+0x1870e4>
   2a124:	ldrdhi	pc, [r0], -r3
   2a128:	svclt	0x00ecf7fb
   2a12c:	ldrdne	pc, [r4], -fp
   2a130:	blcs	44164 <tcgetattr@plt+0x40094>
   2a134:	movwhi	pc, #28674	; 0x7002	; <UNPREDICTABLE>
   2a138:	ldrdeq	pc, [r0], -fp
   2a13c:	andseq	pc, r8, #1073741866	; 0x4000002a
   2a140:			; <UNDEFINED> instruction: 0xff70f7f8
   2a144:			; <UNDEFINED> instruction: 0xf0022800
   2a148:	blls	18ad5c <tcgetattr@plt+0x186c8c>
   2a14c:	ldrdhi	pc, [r0], -r3
   2a150:	svclt	0x00d8f7fb
   2a154:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
   2a158:			; <UNDEFINED> instruction: 0xf7fd58e3
   2a15c:			; <UNDEFINED> instruction: 0xf8dfbbe5
   2a160:			; <UNDEFINED> instruction: 0x46381598
   2a164:			; <UNDEFINED> instruction: 0xf7d94479
   2a168:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   2a16c:	blge	de726c <tcgetattr@plt+0xde319c>
   2a170:	strne	pc, [r8, #2271]	; 0x8df
   2a174:	ldrtmi	r2, [r8], -r6, lsl #4
   2a178:	ldcvc	8, cr15, [r4], {73}	; 0x49
   2a17c:			; <UNDEFINED> instruction: 0xf7d94479
   2a180:	blls	1a5f50 <tcgetattr@plt+0x1a1e80>
   2a184:	ldrdhi	pc, [r0], -r3
   2a188:	smladcc	r6, r0, r9, fp
   2a18c:	ldcvc	8, cr15, [r4], {73}	; 0x49
   2a190:	ldcvc	8, cr15, [r4], {89}	; 0x59
   2a194:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2a198:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2a19c:	bl	fe6e8108 <tcgetattr@plt+0xfe6e4038>
   2a1a0:	ldrdvs	pc, [r0], -sl
   2a1a4:			; <UNDEFINED> instruction: 0xf0032800
   2a1a8:			; <UNDEFINED> instruction: 0xf8df81b3
   2a1ac:			; <UNDEFINED> instruction: 0x46381558
   2a1b0:			; <UNDEFINED> instruction: 0xf7d94479
   2a1b4:	stmdacs	r0, {r4, r7, r8, r9, fp, sp, lr, pc}
   2a1b8:	strhi	pc, [pc, -r5]!
   2a1bc:	strbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   2a1c0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2a1c4:	bl	fe1e8130 <tcgetattr@plt+0xfe1e4060>
   2a1c8:			; <UNDEFINED> instruction: 0xf0012800
   2a1cc:			; <UNDEFINED> instruction: 0xf8df8782
   2a1d0:			; <UNDEFINED> instruction: 0x4638153c
   2a1d4:			; <UNDEFINED> instruction: 0xf7d94479
   2a1d8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   2a1dc:	ldrbhi	pc, [r8, -r1]!	; <UNPREDICTABLE>
   2a1e0:	strne	pc, [ip, #-2271]!	; 0xfffff721
   2a1e4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   2a1e8:	bl	1d68154 <tcgetattr@plt+0x1d64084>
   2a1ec:			; <UNDEFINED> instruction: 0xf0442800
   2a1f0:			; <UNDEFINED> instruction: 0xf8da85b7
   2a1f4:	blcs	3620c <tcgetattr@plt+0x3213c>
   2a1f8:	rscshi	pc, r3, #4
   2a1fc:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   2a200:			; <UNDEFINED> instruction: 0xf8df58e7
   2a204:	stmiapl	r6!, {r4, r8, sl, ip, sp}^
   2a208:	tstlt	r8, r0, lsr r8
   2a20c:	bl	ff4e8178 <tcgetattr@plt+0xff4e40a8>
   2a210:	ldrdeq	pc, [r4], -sl
   2a214:	stc2	7, cr15, [r6], #928	; 0x3a0
   2a218:	eorsvs	r6, r0, fp, lsr r8
   2a21c:	eorsvs	r9, r3, r5, lsl #28
   2a220:			; <UNDEFINED> instruction: 0xf008b133
   2a224:	ldmdavs	r3!, {r0, r2, r5, r6, sl, fp, ip, sp, lr, pc}
   2a228:	eorsvs	r6, r3, fp, lsl r8
   2a22c:	mvnsle	r2, r0, lsl #22
   2a230:			; <UNDEFINED> instruction: 0xf8c39b05
   2a234:			; <UNDEFINED> instruction: 0xf7fb8000
   2a238:			; <UNDEFINED> instruction: 0xf859bf65
   2a23c:	tstlt	r3, r8, lsl ip
   2a240:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   2a244:			; <UNDEFINED> instruction: 0xf8df447b
   2a248:	stmiapl	r7!, {r2, r4, r6, r7, sl, sp}
   2a24c:			; <UNDEFINED> instruction: 0xf7ec603b
   2a250:			; <UNDEFINED> instruction: 0x2e00f9fb
   2a254:	movthi	pc, #32833	; 0x8041	; <UNPREDICTABLE>
   2a258:			; <UNDEFINED> instruction: 0xf8d39b05
   2a25c:			; <UNDEFINED> instruction: 0xf7fb8000
   2a260:	svcvs	0x00fbbf51
   2a264:	blmi	fff98758 <tcgetattr@plt+0xfff94688>
   2a268:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2a26c:			; <UNDEFINED> instruction: 0xf04fb11b
   2a270:			; <UNDEFINED> instruction: 0xf7fa30ff
   2a274:	vmlacs.f64	d15, d0, d13
   2a278:	msrhi	CPSR_sxc, r2, asr #32
   2a27c:			; <UNDEFINED> instruction: 0xf8d39b05
   2a280:			; <UNDEFINED> instruction: 0xf7fb8000
   2a284:			; <UNDEFINED> instruction: 0xf8dbbf3f
   2a288:	blcs	362c0 <tcgetattr@plt+0x321f0>
   2a28c:	movthi	pc, #57346	; 0xe002	; <UNPREDICTABLE>
   2a290:	stmiapl	r3!, {r0, r2, r3, r5, r6, r7, r8, r9, fp, lr}^
   2a294:	blcs	44308 <tcgetattr@plt+0x40238>
   2a298:	rscshi	pc, r9, r3, asr #5
   2a29c:	stmiapl	r3!, {r0, r1, r3, r5, r6, r7, r8, r9, fp, lr}^
   2a2a0:	strdcs	r4, [r0], -r4	; <UNPREDICTABLE>
   2a2a4:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2a2a8:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2a2ac:			; <UNDEFINED> instruction: 0x47986812
   2a2b0:			; <UNDEFINED> instruction: 0xf8d39b05
   2a2b4:			; <UNDEFINED> instruction: 0xf7fb8000
   2a2b8:			; <UNDEFINED> instruction: 0xf8dfbf25
   2a2bc:	ldrbtmi	r1, [r9], #-1128	; 0xfffffb98
   2a2c0:	bl	26822c <tcgetattr@plt+0x26415c>
   2a2c4:			; <UNDEFINED> instruction: 0xf10ab958
   2a2c8:	movwcs	r0, #10756	; 0x2a04
   2a2cc:			; <UNDEFINED> instruction: 0xf1b89307
   2a2d0:			; <UNDEFINED> instruction: 0xf0020f00
   2a2d4:	ldmib	r8, {r3, r6, r8, r9, pc}^
   2a2d8:			; <UNDEFINED> instruction: 0xf7fb694b
   2a2dc:			; <UNDEFINED> instruction: 0xf8dfbf7f
   2a2e0:	stmiapl	r2!, {r3, r6, sl, sp}
   2a2e4:	tstlt	sl, r2, lsl r8
   2a2e8:	svceq	0x0000f1b8
   2a2ec:	svcge	0x0071f43b
   2a2f0:	movwls	r2, #29440	; 0x7300
   2a2f4:			; <UNDEFINED> instruction: 0xf8dfe7eb
   2a2f8:			; <UNDEFINED> instruction: 0x46301434
   2a2fc:			; <UNDEFINED> instruction: 0xf7d94479
   2a300:			; <UNDEFINED> instruction: 0xf8dfeaea
   2a304:	stmdacs	r0, {r2, r3, r5, sl, ip, sp}
   2a308:	strbhi	pc, [sl, r2, asr #32]	; <UNPREDICTABLE>
   2a30c:			; <UNDEFINED> instruction: 0xf8d29a05
   2a310:	stmiapl	r2!, {pc}^
   2a314:			; <UNDEFINED> instruction: 0xf0236a13
   2a318:	andsvs	r0, r3, #134217728	; 0x8000000
   2a31c:	mrclt	7, 7, APSR_nzcv, cr2, cr11, {7}
   2a320:	ldrcc	pc, [r0], #-2271	; 0xfffff721
   2a324:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   2a328:	tsteq	r8, r9, lsr #3	; <UNPREDICTABLE>
   2a32c:	cdp2	7, 6, cr15, cr14, cr5, {7}
   2a330:	ldceq	8, cr15, [r4], {73}	; 0x49
   2a334:			; <UNDEFINED> instruction: 0xf0022800
   2a338:	stmdals	r7, {r0, r2, r4, r7, r8, sl, pc}
   2a33c:	tstlt	fp, r3, lsl #26
   2a340:	cdp2	0, 14, cr15, cr12, cr12, {0}
   2a344:	andcc	lr, r6, #1458176	; 0x164000
   2a348:	strbvs	r9, [fp, #-2311]	; 0xfffff6f9
   2a34c:	ldccc	8, cr15, [r0], {89}	; 0x59
   2a350:	bls	183780 <tcgetattr@plt+0x17f6b0>
   2a354:			; <UNDEFINED> instruction: 0xf8d2658b
   2a358:			; <UNDEFINED> instruction: 0xf7fb8000
   2a35c:			; <UNDEFINED> instruction: 0xf8dbbed3
   2a360:	blcs	36398 <tcgetattr@plt+0x322c8>
   2a364:	rsbshi	pc, r7, r2
   2a368:	stmiapl	r3!, {r0, r1, r2, r4, r5, r7, r8, r9, fp, lr}^
   2a36c:	blcs	443e0 <tcgetattr@plt+0x40310>
   2a370:	ldrbhi	pc, [r5, #706]	; 0x2c2	; <UNPREDICTABLE>
   2a374:	stmiapl	r6!, {r0, r2, r4, r5, r7, r8, r9, fp, lr}^
   2a378:	ldmdavs	sl, {r1, r2, r8, r9, fp, ip, pc}
   2a37c:	teqne	r4, #69206016	; 0x4200000	; <UNPREDICTABLE>
   2a380:			; <UNDEFINED> instruction: 0xf01358d3
   2a384:	svclt	0x00140f01
   2a388:	eorcs	r2, sp, #-1342177278	; 0xb0000002
   2a38c:			; <UNDEFINED> instruction: 0xf102075f
   2a390:	blmi	ffa8a50c <tcgetattr@plt+0xffa8643c>
   2a394:	stmibmi	r9!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2a398:	ldrbtmi	r2, [r9], #-0
   2a39c:	blls	17c264 <tcgetattr@plt+0x178194>
   2a3a0:	ldrdhi	pc, [r0], -r3
   2a3a4:	mcrlt	7, 5, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
   2a3a8:	ldrmi	r4, [r0], -r5, ror #19
   2a3ac:			; <UNDEFINED> instruction: 0xf7d94479
   2a3b0:	stmdacs	r0, {r1, r4, r7, r9, fp, sp, lr, pc}
   2a3b4:	movwhi	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   2a3b8:	ldrdcc	pc, [r4], -sl
   2a3bc:	blmi	ff896910 <tcgetattr@plt+0xff892840>
   2a3c0:	ldmdavs	r8!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
   2a3c4:			; <UNDEFINED> instruction: 0xf7d9b108
   2a3c8:			; <UNDEFINED> instruction: 0xf8daeaf6
   2a3cc:			; <UNDEFINED> instruction: 0xf7e80004
   2a3d0:	eorsvs	pc, r8, r9, asr #23
   2a3d4:			; <UNDEFINED> instruction: 0xf0432e00
   2a3d8:	blls	18b2e0 <tcgetattr@plt+0x187210>
   2a3dc:	ldrdhi	pc, [r0], -r3
   2a3e0:	mrclt	7, 4, APSR_nzcv, cr0, cr11, {7}
   2a3e4:	ldrbtmi	r4, [fp], #-3032	; 0xfffff428
   2a3e8:	bllt	fed683e0 <tcgetattr@plt+0xfed64310>
   2a3ec:	rscscc	pc, pc, #79	; 0x4f
   2a3f0:			; <UNDEFINED> instruction: 0xf7fa4611
   2a3f4:			; <UNDEFINED> instruction: 0xf7f3f8e7
   2a3f8:	blls	1a9e7c <tcgetattr@plt+0x1a5dac>
   2a3fc:	ldrdhi	pc, [r0], -r3
   2a400:	mcrlt	7, 4, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
   2a404:			; <UNDEFINED> instruction: 0x463849d1
   2a408:			; <UNDEFINED> instruction: 0xf7d94479
   2a40c:	strmi	lr, [r1], -r4, ror #20
   2a410:			; <UNDEFINED> instruction: 0xf0422800
   2a414:			; <UNDEFINED> instruction: 0xf1b88343
   2a418:			; <UNDEFINED> instruction: 0xf0030f00
   2a41c:			; <UNDEFINED> instruction: 0xf8d887a7
   2a420:	svccs	0x000070d8
   2a424:	ldrbthi	pc, [r7], #5	; <UNPREDICTABLE>
   2a428:	ldrdeq	pc, [r4], -sl
   2a42c:			; <UNDEFINED> instruction: 0xf0052800
   2a430:	andcs	r8, sl, #-637534208	; 0xda000000
   2a434:	b	19e83a0 <tcgetattr@plt+0x19e42d0>
   2a438:	ldrtmi	r4, [r8], -r1, lsl #12
   2a43c:	stc2	0, cr15, [ip, #-84]	; 0xffffffac
   2a440:			; <UNDEFINED> instruction: 0xf8d39b05
   2a444:			; <UNDEFINED> instruction: 0xf7fb8000
   2a448:			; <UNDEFINED> instruction: 0xf8dbbe5d
   2a44c:	blcs	36484 <tcgetattr@plt+0x323b4>
   2a450:	rsbshi	pc, r1, #2
   2a454:	stmiapl	r3!, {r2, r3, r4, r5, r6, r8, r9, fp, lr}^
   2a458:	blcs	444cc <tcgetattr@plt+0x403fc>
   2a45c:			; <UNDEFINED> instruction: 0x81bef2c3
   2a460:	stmiapl	r3!, {r1, r3, r4, r5, r6, r8, r9, fp, lr}^
   2a464:			; <UNDEFINED> instruction: 0x20004aba
   2a468:	ldrbtmi	r4, [sl], #-2490	; 0xfffff646
   2a46c:	ldmvs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2a470:	blls	17c2d8 <tcgetattr@plt+0x178208>
   2a474:	ldrdhi	pc, [r0], -r3
   2a478:	mcrlt	7, 2, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
   2a47c:	ldccc	8, cr15, [r8], {89}	; 0x59
   2a480:	svcvc	0x0000f5b3
   2a484:	rscshi	pc, r4, #194	; 0xc2
   2a488:	ldrdcs	pc, [ip], -fp
   2a48c:			; <UNDEFINED> instruction: 0xf0032a00
   2a490:	bmi	1b8bd84 <tcgetattr@plt+0x1b87cb4>
   2a494:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   2a498:	vmlsl.s8	q9, d5, d0
   2a49c:	bmi	1b0ba64 <tcgetattr@plt+0x1b07994>
   2a4a0:	bmi	1d40740 <tcgetattr@plt+0x1d3c670>
   2a4a4:	stmibmi	ip!, {sp}
   2a4a8:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2a4ac:			; <UNDEFINED> instruction: 0x47b06812
   2a4b0:			; <UNDEFINED> instruction: 0xf8d39b05
   2a4b4:			; <UNDEFINED> instruction: 0xf7fb8000
   2a4b8:			; <UNDEFINED> instruction: 0xf8dbbe25
   2a4bc:	blcs	364f4 <tcgetattr@plt+0x32424>
   2a4c0:	rschi	pc, r4, r2
   2a4c4:	stmiapl	r3!, {r5, r6, r8, r9, fp, lr}^
   2a4c8:	blcs	4453c <tcgetattr@plt+0x4046c>
   2a4cc:	strbhi	pc, [r8], -r2, asr #5	; <UNPREDICTABLE>
   2a4d0:	stmiapl	r6!, {r1, r2, r3, r4, r6, r8, r9, fp, lr}^
   2a4d4:	cmpcc	r8, #72351744	; 0x4500000	; <UNPREDICTABLE>
   2a4d8:	blcs	4082c <tcgetattr@plt+0x3c75c>
   2a4dc:	sbcshi	pc, r2, r2, asr #32
   2a4e0:	ldrbtmi	r4, [r9], #-2462	; 0xfffff662
   2a4e4:	andcs	r6, r0, r2, asr pc
   2a4e8:	blls	17c3b0 <tcgetattr@plt+0x1782e0>
   2a4ec:	ldrdhi	pc, [r0], -r3
   2a4f0:	mcrlt	7, 0, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
   2a4f4:	stmiapl	r3!, {r1, r2, r3, r4, r6, r8, r9, fp, lr}^
   2a4f8:	mrclt	7, 2, APSR_nzcv, cr13, cr13, {7}
   2a4fc:			; <UNDEFINED> instruction: 0xf8594a98
   2a500:	stmdbls	r5, {r3, r4, sl, fp, ip, sp}
   2a504:	blcs	40794 <tcgetattr@plt+0x3c6c4>
   2a508:	ldrdhi	pc, [r0], -r1
   2a50c:			; <UNDEFINED> instruction: 0xf44fbf18
   2a510:	andsvs	r7, r3, sl, ror r3
   2a514:	ldcllt	7, cr15, [r6, #1004]!	; 0x3ec
   2a518:	blcs	445ec <tcgetattr@plt+0x4051c>
   2a51c:	movwcs	fp, #8156	; 0x1fdc
   2a520:	blmi	fe4425f4 <tcgetattr@plt+0xfe43e524>
   2a524:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2a528:	ldmdavs	r1!, {r0, r1, r4, r5, r8, ip, sp, pc}
   2a52c:	subne	pc, r4, #69206016	; 0x4200000
   2a530:	ldmdavs	fp, {r0, r3, r4, r7, ip, lr}
   2a534:	mvnsle	r2, r0, lsl #22
   2a538:			; <UNDEFINED> instruction: 0xf0022f00
   2a53c:			; <UNDEFINED> instruction: 0xf8db815b
   2a540:	blcs	36578 <tcgetattr@plt+0x324a8>
   2a544:	msrhi	CPSR_s, r3
   2a548:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, lr}^
   2a54c:	blcs	445c0 <tcgetattr@plt+0x404f0>
   2a550:	teqhi	r0, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
   2a554:	stmiapl	r3!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}^
   2a558:	andcs	r4, r0, r3, lsl #19
   2a55c:	ldrbtmi	r6, [r9], #-2098	; 0xfffff7ce
   2a560:	blls	17c3c8 <tcgetattr@plt+0x1782f8>
   2a564:	ldrdhi	pc, [r0], -r3
   2a568:	stcllt	7, cr15, [ip, #1004]	; 0x3ec
   2a56c:	vpadd.i8	d20, d2, d27
   2a570:			; <UNDEFINED> instruction: 0xf8db415c
   2a574:	stmiapl	r3!, {r2, r3, sp}^
   2a578:	ldmdapl	fp, {r0, r1, r3, r4, fp, sp, lr}^
   2a57c:			; <UNDEFINED> instruction: 0xf0022b00
   2a580:	bcs	4b6b4 <tcgetattr@plt+0x475e4>
   2a584:	ldrbhi	pc, [r3, -r1]	; <UNPREDICTABLE>
   2a588:	stmiapl	r2!, {r0, r1, r2, r3, r5, r9, fp, lr}
   2a58c:	bcs	445dc <tcgetattr@plt+0x4050c>
   2a590:	strbhi	pc, [sl], #706	; 0x2c2	; <UNPREDICTABLE>
   2a594:	stmiapl	r6!, {r0, r2, r3, r5, r9, fp, lr}
   2a598:	cmpne	r0, r2, asr #4	; <UNPREDICTABLE>
   2a59c:	ldmdapl	fp, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr}^
   2a5a0:	ldmdbmi	r2!, {sp}^
   2a5a4:			; <UNDEFINED> instruction: 0x47b04479
   2a5a8:			; <UNDEFINED> instruction: 0xf8d39b05
   2a5ac:			; <UNDEFINED> instruction: 0xf7fb8000
   2a5b0:	bmi	1819c5c <tcgetattr@plt+0x1815b8c>
   2a5b4:	ldccc	8, cr15, [r8], {89}	; 0x59
   2a5b8:	stmiapl	r2!, {r0, r2, r8, fp, ip, pc}
   2a5bc:			; <UNDEFINED> instruction: 0xf8d13b00
   2a5c0:	svclt	0x00188000
   2a5c4:	addsvs	r2, r3, #67108864	; 0x4000000
   2a5c8:	ldclt	7, cr15, [ip, #1004]	; 0x3ec
   2a5cc:	ldrdeq	lr, [r0, -fp]
   2a5d0:	andseq	pc, r8, #1073741866	; 0x4000002a
   2a5d4:	stc2	7, cr15, [r6, #-992]!	; 0xfffffc20
   2a5d8:			; <UNDEFINED> instruction: 0xf0022800
   2a5dc:	blls	18a860 <tcgetattr@plt+0x186790>
   2a5e0:	ldrdhi	pc, [r0], -r3
   2a5e4:	stclt	7, cr15, [lr, #1004]	; 0x3ec
   2a5e8:	ldrdcc	pc, [ip], -fp
   2a5ec:			; <UNDEFINED> instruction: 0xf0022b00
   2a5f0:	blmi	58b064 <tcgetattr@plt+0x586f94>
   2a5f4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2a5f8:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2a5fc:	blmi	50c1e4 <tcgetattr@plt+0x508114>
   2a600:	bmi	1700994 <tcgetattr@plt+0x16fc8c4>
   2a604:	ldmdbmi	fp, {sp}^
   2a608:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2a60c:			; <UNDEFINED> instruction: 0x47986812
   2a610:			; <UNDEFINED> instruction: 0xf8d39b05
   2a614:			; <UNDEFINED> instruction: 0xf7fb8000
   2a618:			; <UNDEFINED> instruction: 0x4638bd75
   2a61c:	stc2l	0, cr15, [r6, #-48]!	; 0xffffffd0
   2a620:	cdpcs	8, 0, cr6, cr0, cr6, {0}
   2a624:	strhi	pc, [r5], #2
   2a628:	stmdacs	r0, {r4, r5, r6, r7, r9, sl, fp, sp, lr}
   2a62c:	strhi	pc, [r1], #2
   2a630:	ldrbtvs	r6, [r3], r3, asr #16
   2a634:	ldmib	lr!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a638:	stmdacs	r0, {r4, r5, r6, r7, r9, sl, fp, sp, lr}
   2a63c:	blls	19ee24 <tcgetattr@plt+0x19ad54>
   2a640:	ldrdhi	pc, [r0], -r3
   2a644:	ldcllt	7, cr15, [lr, #-1004]	; 0xfffffc14
   2a648:	muleq	r0, ip, r5
   2a64c:	strdeq	r0, [r0], -r4
   2a650:	andeq	r0, r0, r4, asr r4
   2a654:	andeq	ip, r1, r0, asr r5
   2a658:	andeq	r0, r0, r0, lsl r3
   2a65c:	andeq	r0, r0, ip, ror #6
   2a660:	strdeq	r0, [r0], -r8
   2a664:	andeq	r8, r1, r4, lsl #27
   2a668:	andeq	r0, r0, r8, lsl #7
   2a66c:	muleq	r1, r4, sp
   2a670:	andeq	r0, r0, ip, lsl #6
   2a674:	andeq	r0, r0, r8, lsr #6
   2a678:	andeq	fp, r1, r0, asr pc
   2a67c:	ldrdeq	ip, [r1], -r4
   2a680:			; <UNDEFINED> instruction: 0x0001c1b4
   2a684:	andeq	lr, r2, r0, asr ip
   2a688:			; <UNDEFINED> instruction: 0xffff9bf7
   2a68c:	andeq	fp, r1, sl, lsl #27
   2a690:	muleq	r0, r4, r4
   2a694:	andeq	sl, r1, r6, asr #19
   2a698:	andeq	fp, r1, r6, asr #16
   2a69c:	andeq	sl, r1, r2, ror #12
   2a6a0:	andeq	fp, r1, r8, asr #13
   2a6a4:	andeq	r0, r0, r4, asr #7
   2a6a8:	strdeq	fp, [r1], -sl
   2a6ac:	andeq	fp, r1, r4, lsr sl
   2a6b0:	andeq	ip, r1, r4, asr r1
   2a6b4:	andeq	r7, r1, r2, asr r3
   2a6b8:	andeq	ip, r1, r2, lsl #4
   2a6bc:	andeq	r0, r0, r0, lsl #9
   2a6c0:	strdeq	lr, [r2], -r2
   2a6c4:	andeq	fp, r1, r8, rrx
   2a6c8:	andeq	fp, r1, r6, ror #26
   2a6cc:			; <UNDEFINED> instruction: 0x0001c1b4
   2a6d0:	andeq	fp, r1, r8, lsl #30
   2a6d4:	muleq	r0, ip, r3
   2a6d8:	ldrdeq	sl, [r1], -r4
   2a6dc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2a6e0:	andeq	r6, r1, r4, asr #28
   2a6e4:	andeq	fp, r1, r4, lsr #9
   2a6e8:	andeq	sl, r1, r2, lsr #17
   2a6ec:	andeq	sl, r1, ip, lsr r9
   2a6f0:	andeq	fp, r1, r4, ror #7
   2a6f4:	andeq	r0, r0, ip, ror r5
   2a6f8:	andeq	r6, r1, r4, lsr #26
   2a6fc:	andeq	fp, r1, r0, ror #6
   2a700:	andeq	fp, r1, lr, lsr #7
   2a704:	andeq	fp, r1, r4, lsr #7
   2a708:	muleq	r1, lr, r3
   2a70c:	andeq	ip, r1, r4, ror #19
   2a710:	andeq	sl, r1, r6, lsr pc
   2a714:	andeq	r0, r0, r0, ror r4
   2a718:	andeq	r9, r1, ip, lsr pc
   2a71c:	andeq	r0, r0, r0, lsr #7
   2a720:	andeq	fp, r1, lr, asr r6
   2a724:	andeq	sl, r1, r2, ror #24
   2a728:	andeq	r0, r0, r8, asr r3
   2a72c:	andeq	fp, r1, r8, ror #3
   2a730:	ldrdeq	r0, [r0], -ip
   2a734:	andeq	r0, r0, r0, asr r5
   2a738:	andeq	r9, r1, ip, ror #27
   2a73c:	andeq	sl, r1, r6, ror #25
   2a740:	muleq	r1, r4, sp
   2a744:	ldrdeq	r0, [r0], -ip
   2a748:	muleq	r1, sl, sp
   2a74c:	andeq	fp, r1, r4, lsr lr
   2a750:			; <UNDEFINED> instruction: 0x0002f5be
   2a754:	andeq	fp, r1, r0, asr #14
   2a758:	andeq	fp, r1, lr, asr #9
   2a75c:	andeq	sl, r1, r6, asr r2
   2a760:	andeq	r0, r0, r4, lsr #11
   2a764:	andeq	r0, r0, ip, lsr r4
   2a768:	ldrdeq	fp, [r1], -sl
   2a76c:	andeq	fp, r1, r4, lsr ip
   2a770:	andeq	r0, r0, r8, asr #5
   2a774:	andeq	fp, r1, r2, lsl #21
   2a778:	ldrdcc	pc, [ip], -fp
   2a77c:			; <UNDEFINED> instruction: 0xf0012b00
   2a780:			; <UNDEFINED> instruction: 0xf8df8743
   2a784:	stmiapl	r3!, {r2, r3, r6, sl, fp, ip, sp}^
   2a788:	blcs	447fc <tcgetattr@plt+0x4072c>
   2a78c:	sbcshi	pc, r5, #536870924	; 0x2000000c
   2a790:	mcrrcc	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
   2a794:	ldmdavs	r2!, {r0, r1, r5, r6, r7, fp, ip, lr}
   2a798:			; <UNDEFINED> instruction: 0xf0412a00
   2a79c:			; <UNDEFINED> instruction: 0xf8df8739
   2a7a0:	ldrbtmi	r2, [sl], #-3128	; 0xfffff3c8
   2a7a4:	ldcne	8, cr15, [r4], #-892	; 0xfffffc84
   2a7a8:	ldrbtmi	r2, [r9], #-0
   2a7ac:	blls	17c614 <tcgetattr@plt+0x178544>
   2a7b0:	ldrdhi	pc, [r0], -r3
   2a7b4:	stclt	7, cr15, [r6], #1004	; 0x3ec
   2a7b8:			; <UNDEFINED> instruction: 0xf8d39b05
   2a7bc:			; <UNDEFINED> instruction: 0xf7fb8000
   2a7c0:			; <UNDEFINED> instruction: 0xf8dfbca1
   2a7c4:			; <UNDEFINED> instruction: 0xf8592c1c
   2a7c8:	stmdbls	r5, {r3, r4, sl, fp, ip, sp}
   2a7cc:	blcc	40a5c <tcgetattr@plt+0x3c98c>
   2a7d0:	ldrdhi	pc, [r0], -r1
   2a7d4:	movwcs	fp, #7960	; 0x1f18
   2a7d8:			; <UNDEFINED> instruction: 0xf7fb6313
   2a7dc:			; <UNDEFINED> instruction: 0xf8dbbc93
   2a7e0:	blcs	36818 <tcgetattr@plt+0x32748>
   2a7e4:	adchi	pc, ip, r2
   2a7e8:	blcc	ff968b6c <tcgetattr@plt+0xff964a9c>
   2a7ec:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2a7f0:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2a7f4:			; <UNDEFINED> instruction: 0xf8df87c8
   2a7f8:	stmiapl	r3!, {r2, r3, r4, r6, r7, r8, r9, fp, ip, sp}^
   2a7fc:	blcs	ff968b80 <tcgetattr@plt+0xff964ab0>
   2a800:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   2a804:			; <UNDEFINED> instruction: 0xf0032a00
   2a808:	ldmdavc	r1, {r1, r3, r5, r6, r8, pc}
   2a80c:			; <UNDEFINED> instruction: 0xf8dfb911
   2a810:	ldrbtmi	r2, [sl], #-3032	; 0xfffff428
   2a814:	blne	ff568b98 <tcgetattr@plt+0xff564ac8>
   2a818:	ldrbtmi	r2, [r9], #-0
   2a81c:	blls	17c684 <tcgetattr@plt+0x1785b4>
   2a820:	ldrdhi	pc, [r0], -r3
   2a824:	stcllt	7, cr15, [lr], #-1004	; 0xfffffc14
   2a828:	blcc	ff168bac <tcgetattr@plt+0xff164adc>
   2a82c:			; <UNDEFINED> instruction: 0xf7fb58e3
   2a830:			; <UNDEFINED> instruction: 0xf8dabf21
   2a834:	cdpcs	0, 0, cr6, cr0, cr0, {0}
   2a838:	addshi	pc, r6, #2
   2a83c:			; <UNDEFINED> instruction: 0xf7d94630
   2a840:			; <UNDEFINED> instruction: 0xf8dfea92
   2a844:			; <UNDEFINED> instruction: 0x46313bb0
   2a848:	strmi	r5, [r2], -r3, ror #17
   2a84c:			; <UNDEFINED> instruction: 0xf7e16818
   2a850:	blls	1a9c64 <tcgetattr@plt+0x1a5b94>
   2a854:	ldrdhi	pc, [r0], -r3
   2a858:	mrrclt	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
   2a85c:	blcc	fe668be0 <tcgetattr@plt+0xfe664b10>
   2a860:	ldcne	8, cr15, [r0], {73}	; 0x49
   2a864:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   2a868:	bcs	4f488 <tcgetattr@plt+0x4b3b8>
   2a86c:			; <UNDEFINED> instruction: 0xf8dfdd4d
   2a870:	ldmdage	r6, {r2, r3, r7, r8, r9, fp, ip, sp}
   2a874:	ldmdane	r0, {r1, r6, r9, ip, sp, lr, pc}^
   2a878:	ldrmi	r4, [r3], pc, lsl #12
   2a87c:	stmib	sp, {r1, r2, r5, r6, r7, fp, ip, lr}^
   2a880:	stmib	sp, {r0, r1, r3, sl, ip, lr}^
   2a884:	strmi	r6, [r1], r9, lsl #18
   2a888:	ldmdavs	sp, {r0, r3, r8, r9, fp, ip, pc}
   2a88c:	movwls	r0, #32955	; 0x80bb
   2a890:	eorcc	pc, r7, r5, asr r8	; <UNPREDICTABLE>
   2a894:	cmnlt	r3, #469762048	; 0x1c000000
   2a898:			; <UNDEFINED> instruction: 0x1c7c9b0a
   2a89c:			; <UNDEFINED> instruction: 0xf1a3455c
   2a8a0:			; <UNDEFINED> instruction: 0xf8430a18
   2a8a4:	ble	94990c <tcgetattr@plt+0x94583c>
   2a8a8:			; <UNDEFINED> instruction: 0xf855463e
   2a8ac:	cmnlt	r3, r4, lsr #32
   2a8b0:	eorcs	pc, r6, r5, asr r8	; <UNPREDICTABLE>
   2a8b4:	andeq	pc, r8, r3, asr r8	; <UNPREDICTABLE>
   2a8b8:	andne	pc, r8, r2, asr r8	; <UNPREDICTABLE>
   2a8bc:	stmda	sl, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a8c0:	svclt	0x00bc2800
   2a8c4:	andmi	pc, r0, sl, asr #17
   2a8c8:	strcc	r4, [r1], #-1574	; 0xfffff9da
   2a8cc:	mvnle	r4, ip, asr r5
   2a8d0:			; <UNDEFINED> instruction: 0xd00e42b7
   2a8d4:	ldrtmi	r9, [r1], -r7, lsl #22
   2a8d8:	eorcs	pc, r6, r5, asr r8	; <UNPREDICTABLE>
   2a8dc:			; <UNDEFINED> instruction: 0xf8454638
   2a8e0:	blls	236980 <tcgetattr@plt+0x2328b0>
   2a8e4:			; <UNDEFINED> instruction: 0xf85550ea
   2a8e8:	strbvs	r4, [r6, -r6, lsr #32]!
   2a8ec:			; <UNDEFINED> instruction: 0xf00d6757
   2a8f0:	blls	1e988c <tcgetattr@plt+0x1e57bc>
   2a8f4:	ldrdvc	pc, [r0], -r9
   2a8f8:	ldrdlt	pc, [r0], -r3
   2a8fc:			; <UNDEFINED> instruction: 0xf8c93701
   2a900:	ldrbmi	r7, [pc, #-0]	; 2a908 <tcgetattr@plt+0x26838>
   2a904:	ldmib	sp, {r6, r7, r8, r9, fp, ip, lr, pc}^
   2a908:	tstcs	r0, fp, lsl #8
   2a90c:			; <UNDEFINED> instruction: 0xf7e14608
   2a910:	blls	1a95f4 <tcgetattr@plt+0x1a5524>
   2a914:	ldrdhi	pc, [r0], -r3
   2a918:	bllt	ffd6890c <tcgetattr@plt+0xffd6483c>
   2a91c:	ldrdcc	pc, [ip], -fp
   2a920:			; <UNDEFINED> instruction: 0xf0032b00
   2a924:			; <UNDEFINED> instruction: 0xf8df80e6
   2a928:	stmiapl	r3!, {r3, r5, r7, r9, fp, ip, sp}^
   2a92c:	blcs	449a0 <tcgetattr@plt+0x408d0>
   2a930:	sbcshi	pc, sl, r3, asr #5
   2a934:	bcc	fe768cb8 <tcgetattr@plt+0xfe764be8>
   2a938:			; <UNDEFINED> instruction: 0xf8df58e3
   2a93c:	andcs	r1, r0, r4, asr #21
   2a940:	ldrbtmi	r6, [r9], #-2098	; 0xfffff7ce
   2a944:	blls	17c7ac <tcgetattr@plt+0x1786dc>
   2a948:	ldrdhi	pc, [r0], -r3
   2a94c:	bllt	ff6e8940 <tcgetattr@plt+0xff6e4870>
   2a950:	ldrdcc	pc, [ip], -fp
   2a954:			; <UNDEFINED> instruction: 0xf0032b00
   2a958:			; <UNDEFINED> instruction: 0xf8df8189
   2a95c:	stmiapl	r3!, {r2, r4, r5, r6, r9, fp, ip, sp}^
   2a960:	blcs	449d4 <tcgetattr@plt+0x40904>
   2a964:	cmnhi	sp, r3, asr #5	; <UNPREDICTABLE>
   2a968:	bcc	1a68cec <tcgetattr@plt+0x1a64c1c>
   2a96c:	bls	1c0d00 <tcgetattr@plt+0x1bcc30>
   2a970:			; <UNDEFINED> instruction: 0xf8df2000
   2a974:	ldmdavs	r6, {r4, r7, r9, fp, ip}
   2a978:	rscpl	pc, ip, #536870916	; 0x20000004
   2a97c:	ldmpl	r2!, {r0, r3, r4, r5, r6, sl, lr}
   2a980:	svclt	0x00144282
   2a984:	eorcs	r2, sp, #-1342177278	; 0xb0000002
   2a988:	blls	17c7f0 <tcgetattr@plt+0x178720>
   2a98c:	ldrdhi	pc, [r0], -r3
   2a990:	bllt	fee68984 <tcgetattr@plt+0xfee648b4>
   2a994:	stmeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   2a998:	addvs	pc, r0, #1325400064	; 0x4f000000
   2a99c:			; <UNDEFINED> instruction: 0xf7ee4641
   2a9a0:	strmi	pc, [r7], -sp, lsl #31
   2a9a4:			; <UNDEFINED> instruction: 0xf0432800
   2a9a8:	blls	1cadcc <tcgetattr@plt+0x1c6cfc>
   2a9ac:	ldmibpl	fp, {r0, r1, r3, r4, fp, sp, lr}
   2a9b0:			; <UNDEFINED> instruction: 0xf7d96858
   2a9b4:	blls	1e4adc <tcgetattr@plt+0x1e0a0c>
   2a9b8:	stmdacs	r0, {r0, r1, r3, r4, fp, sp, lr}
   2a9bc:	rscshi	pc, r2, r3, asr #32
   2a9c0:			; <UNDEFINED> instruction: 0xf8df599b
   2a9c4:	ldmvs	sl, {r2, r6, r9, fp, ip}
   2a9c8:			; <UNDEFINED> instruction: 0xf7dc4479
   2a9cc:	blls	1e9578 <tcgetattr@plt+0x1e54a8>
   2a9d0:	ldmdavs	r8, {r1, r2, r5, r6, r8, sp}
   2a9d4:	blx	ff568960 <tcgetattr@plt+0xff564890>
   2a9d8:			; <UNDEFINED> instruction: 0xf8d39b05
   2a9dc:			; <UNDEFINED> instruction: 0xf7fb8000
   2a9e0:			; <UNDEFINED> instruction: 0xf8dabb91
   2a9e4:	stmdacs	r0, {r2}
   2a9e8:	teqhi	r5, r3	; <UNPREDICTABLE>
   2a9ec:	bne	768d70 <tcgetattr@plt+0x764ca0>
   2a9f0:			; <UNDEFINED> instruction: 0xf7d84479
   2a9f4:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   2a9f8:	tsthi	r6, r3, asr #32	; <UNPREDICTABLE>
   2a9fc:	bcc	468d80 <tcgetattr@plt+0x464cb0>
   2aa00:	stmiapl	r3!, {r0, r9, sp}^
   2aa04:			; <UNDEFINED> instruction: 0xf8df601a
   2aa08:	ldmdavc	r2!, {r2, r3, r9, fp, ip, sp}
   2aa0c:	stmiapl	r3!, {r0, r2, r8, fp, ip, pc}^
   2aa10:	ldrdhi	pc, [r0], -r1
   2aa14:	blls	282a84 <tcgetattr@plt+0x27e9b4>
   2aa18:	blcs	c4a8c <tcgetattr@plt+0xc09bc>
   2aa1c:	ldmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2aa20:	ldmdavc	r2!, {r2, r3, r8, r9, sl, fp, ip, sp, pc}^
   2aa24:	stmiapl	r3!, {r9, sp}^
   2aa28:			; <UNDEFINED> instruction: 0xf7fb601a
   2aa2c:			; <UNDEFINED> instruction: 0xf8dfbb6b
   2aa30:	bls	1791c8 <tcgetattr@plt+0x1750f8>
   2aa34:			; <UNDEFINED> instruction: 0xf8d258e3
   2aa38:	andsvs	r8, lr, r0
   2aa3c:	bllt	18e8a30 <tcgetattr@plt+0x18e4960>
   2aa40:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2aa44:	ldmdavs	r2!, {r1, r2, r5, r6, r7, fp, ip, lr}
   2aa48:	ldrdcc	pc, [ip], -fp
   2aa4c:			; <UNDEFINED> instruction: 0xf0002a00
   2aa50:	blcs	4c804 <tcgetattr@plt+0x48734>
   2aa54:	strbthi	pc, [r6], #1	; <UNPREDICTABLE>
   2aa58:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2aa5c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2aa60:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2aa64:			; <UNDEFINED> instruction: 0xf8df810b
   2aa68:	stmiapl	r3!, {r2, r3, r5, r6, r8, fp, ip, sp}^
   2aa6c:	ldmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2aa70:	ldrbtmi	r2, [r9], #-0
   2aa74:	blls	17c8dc <tcgetattr@plt+0x17880c>
   2aa78:	ldrdhi	pc, [r0], -r3
   2aa7c:	bllt	10e8a70 <tcgetattr@plt+0x10e49a0>
   2aa80:	blx	5e8a66 <tcgetattr@plt+0x5e4996>
   2aa84:			; <UNDEFINED> instruction: 0xf9c4f7fa
   2aa88:			; <UNDEFINED> instruction: 0xf8d39b05
   2aa8c:			; <UNDEFINED> instruction: 0xf7fb8000
   2aa90:			; <UNDEFINED> instruction: 0xf8dbbb39
   2aa94:	blcs	36acc <tcgetattr@plt+0x329fc>
   2aa98:	tsthi	r9, r3	; <UNPREDICTABLE>
   2aa9c:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2aaa0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2aaa4:	vqdmlsl.s<illegal width 8>	q9, d3, d0
   2aaa8:			; <UNDEFINED> instruction: 0xf8df810d
   2aaac:	stmiapl	r3!, {r3, r5, r8, fp, ip, sp}^
   2aab0:	ldmdavs	r1, {r1, r2, r9, fp, ip, pc}
   2aab4:	andsvs	pc, r8, #536870916	; 0x20000004
   2aab8:	bcs	40ce8 <tcgetattr@plt+0x3cc18>
   2aabc:	adchi	pc, r0, r3, asr #32
   2aac0:	stmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2aac4:			; <UNDEFINED> instruction: 0xf8df447a
   2aac8:	andcs	r1, r0, r0, ror #18
   2aacc:			; <UNDEFINED> instruction: 0x47984479
   2aad0:			; <UNDEFINED> instruction: 0xf8d39b05
   2aad4:			; <UNDEFINED> instruction: 0xf7fb8000
   2aad8:			; <UNDEFINED> instruction: 0xf1b8bb15
   2aadc:			; <UNDEFINED> instruction: 0xf0020f00
   2aae0:			; <UNDEFINED> instruction: 0xf8d8876e
   2aae4:			; <UNDEFINED> instruction: 0xf7fc3160
   2aae8:			; <UNDEFINED> instruction: 0xf8dbb99a
   2aaec:	blcs	36b24 <tcgetattr@plt+0x32a54>
   2aaf0:	rschi	pc, r3, r3
   2aaf4:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2aaf8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2aafc:	vqdmlsl.s<illegal width 8>	q9, d3, d0
   2ab00:			; <UNDEFINED> instruction: 0xf8df80d7
   2ab04:	stmiapl	r3!, {r4, r6, r7, fp, ip, sp}^
   2ab08:	ldmdavs	r1, {r1, r2, r9, fp, ip, pc}
   2ab0c:	andsvs	pc, ip, #536870916	; 0x20000004
   2ab10:	bcs	40d40 <tcgetattr@plt+0x3cc70>
   2ab14:	sbchi	pc, r7, r3, asr #32
   2ab18:	ldmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2ab1c:			; <UNDEFINED> instruction: 0xf8df447a
   2ab20:	andcs	r1, r0, r0, lsl r9
   2ab24:			; <UNDEFINED> instruction: 0x47984479
   2ab28:			; <UNDEFINED> instruction: 0xf8d39b05
   2ab2c:			; <UNDEFINED> instruction: 0xf7fb8000
   2ab30:	ldmib	fp, {r0, r3, r5, r6, r7, r9, fp, ip, sp, pc}^
   2ab34:			; <UNDEFINED> instruction: 0xf1a90100
   2ab38:			; <UNDEFINED> instruction: 0xf7f80218
   2ab3c:	stmdacs	r0, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   2ab40:	ldrhi	pc, [r4, r2]!
   2ab44:			; <UNDEFINED> instruction: 0xf8d39b05
   2ab48:			; <UNDEFINED> instruction: 0xf7fb8000
   2ab4c:	andcs	fp, sl, #897024	; 0xdb000
   2ab50:	ldrdeq	pc, [r0], -sl
   2ab54:			; <UNDEFINED> instruction: 0xf7d82100
   2ab58:			; <UNDEFINED> instruction: 0xf8dfeed6
   2ab5c:			; <UNDEFINED> instruction: 0xf8df2884
   2ab60:	stmiapl	r2!, {r2, r4, r7, fp, ip, sp}
   2ab64:	stmiapl	r3!, {r4, r7, r8, sl, sp, lr}^
   2ab68:	blcs	44bdc <tcgetattr@plt+0x40b0c>
   2ab6c:	ldrbhi	pc, [ip, -r2]	; <UNPREDICTABLE>
   2ab70:	teqeq	r8, r3, asr #17	; <UNPREDICTABLE>
   2ab74:			; <UNDEFINED> instruction: 0xf8d39b05
   2ab78:			; <UNDEFINED> instruction: 0xf7fb8000
   2ab7c:			; <UNDEFINED> instruction: 0xf8dfbac3
   2ab80:	rsbcs	r3, sl, #180, 16	; 0xb40000
   2ab84:	andhi	pc, r0, r7, asr #17
   2ab88:			; <UNDEFINED> instruction: 0xf8494616
   2ab8c:	stmiapl	r3!, {r4, sl, fp, sp}^
   2ab90:	mul	r5, sl, r6
   2ab94:			; <UNDEFINED> instruction: 0xf8493601
   2ab98:	mrccs	12, 5, r6, cr12, cr0, {0}
   2ab9c:	strhi	pc, [lr, r2]!
   2aba0:	eorseq	pc, r6, sl, asr r8	; <UNPREDICTABLE>
   2aba4:			; <UNDEFINED> instruction: 0xf7d84641
   2aba8:	stmdacs	r0, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}
   2abac:			; <UNDEFINED> instruction: 0xf1a6d1f2
   2abb0:			; <UNDEFINED> instruction: 0xf005006a
   2abb4:	blls	1a9f48 <tcgetattr@plt+0x1a5e78>
   2abb8:	ldrdhi	pc, [r0], -r3
   2abbc:			; <UNDEFINED> instruction: 0xf43b2800
   2abc0:			; <UNDEFINED> instruction: 0xf1b8aaa1
   2abc4:			; <UNDEFINED> instruction: 0xf0050f00
   2abc8:			; <UNDEFINED> instruction: 0xf85980b7
   2abcc:	vfma.f32	d3, d3, d0
   2abd0:	bl	23bbb0 <tcgetattr@plt+0x237ae0>
   2abd4:	ldmdavs	r8, {r0, r1, r7, r8, r9}^
   2abd8:	ldceq	8, cr15, [r4], {73}	; 0x49
   2abdc:			; <UNDEFINED> instruction: 0xf43b2800
   2abe0:			; <UNDEFINED> instruction: 0xf7d9aa91
   2abe4:			; <UNDEFINED> instruction: 0xf849e8c0
   2abe8:			; <UNDEFINED> instruction: 0xf8590c18
   2abec:	blcs	39c54 <tcgetattr@plt+0x35b84>
   2abf0:	andhi	pc, lr, #5
   2abf4:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2abf8:	stmiapl	r2!, {r2, r4, r9, sl, fp, sp, pc}^
   2abfc:			; <UNDEFINED> instruction: 0xf8d84690
   2ac00:	ldrtmi	r3, [r1], -r0
   2ac04:	ldmibvs	fp, {r3, r4, r5, r9, sl, lr}
   2ac08:			; <UNDEFINED> instruction: 0x4798681b
   2ac0c:	blcs	44ce0 <tcgetattr@plt+0x40c10>
   2ac10:	blls	19f3ec <tcgetattr@plt+0x19b31c>
   2ac14:	ldrdhi	pc, [r0], -r3
   2ac18:	blt	1d68c0c <tcgetattr@plt+0x1d64b3c>
   2ac1c:			; <UNDEFINED> instruction: 0x37d4f8df
   2ac20:	movwls	r5, #26851	; 0x68e3
   2ac24:	mrclt	7, 3, APSR_nzcv, cr1, cr12, {7}
   2ac28:	blx	e8c0c <tcgetattr@plt+0xe4b3c>
   2ac2c:			; <UNDEFINED> instruction: 0xf8f0f7fa
   2ac30:			; <UNDEFINED> instruction: 0xf8d39b05
   2ac34:			; <UNDEFINED> instruction: 0xf7fb8000
   2ac38:			; <UNDEFINED> instruction: 0xf8daba65
   2ac3c:	blcs	36c54 <tcgetattr@plt+0x32b84>
   2ac40:	mvnshi	pc, #1
   2ac44:	ldrdcc	pc, [ip], -fp
   2ac48:			; <UNDEFINED> instruction: 0xf0022b00
   2ac4c:			; <UNDEFINED> instruction: 0xf8df80fc
   2ac50:	stmiapl	r3!, {r7, r8, r9, sl, ip, sp}^
   2ac54:	blcs	44cc8 <tcgetattr@plt+0x40bf8>
   2ac58:	strbhi	pc, [ip, #-708]!	; 0xfffffd3c	; <UNPREDICTABLE>
   2ac5c:			; <UNDEFINED> instruction: 0x3774f8df
   2ac60:			; <UNDEFINED> instruction: 0xf8df58e3
   2ac64:	ldrdcs	r2, [r0], -r8
   2ac68:			; <UNDEFINED> instruction: 0x17d4f8df
   2ac6c:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2ac70:			; <UNDEFINED> instruction: 0x47986812
   2ac74:			; <UNDEFINED> instruction: 0xf8d39b05
   2ac78:			; <UNDEFINED> instruction: 0xf7fb8000
   2ac7c:	vpmax.s8	<illegal reg q13.5>, q1, <illegal reg q1.5>
   2ac80:	ldmdapl	r3, {r2, r4, r8, sp, lr}^
   2ac84:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   2ac88:			; <UNDEFINED> instruction: 0xf7fd5053
   2ac8c:			; <UNDEFINED> instruction: 0xf04fbf22
   2ac90:			; <UNDEFINED> instruction: 0xf7fa30ff
   2ac94:	blls	1a8e00 <tcgetattr@plt+0x1a4d30>
   2ac98:	ldrdhi	pc, [r0], -r3
   2ac9c:	blt	ce8c90 <tcgetattr@plt+0xce4bc0>
   2aca0:	sbfxhi	pc, pc, #17, #1
   2aca4:			; <UNDEFINED> instruction: 0xf04f2300
   2aca8:			; <UNDEFINED> instruction: 0xf8490a01
   2acac:	ldrbtmi	r3, [r8], #3088	; 0xc10
   2acb0:	ldmdaeq	r8!, {r3, r8, ip, sp, lr, pc}
   2acb4:			; <UNDEFINED> instruction: 0xf849e007
   2acb8:			; <UNDEFINED> instruction: 0xf10aac10
   2acbc:			; <UNDEFINED> instruction: 0xf1ba0a01
   2acc0:			; <UNDEFINED> instruction: 0xf0020f05
   2acc4:	stmdbls	r6, {r0, r1, r3, r5, r6, r9, pc}
   2acc8:	bleq	168e30 <tcgetattr@plt+0x164d60>
   2accc:	mcr	7, 0, pc, cr2, cr8, {6}	; <UNPREDICTABLE>
   2acd0:	mvnsle	r2, r0, lsl #16
   2acd4:	ldccc	8, cr15, [r0], {89}	; 0x59
   2acd8:			; <UNDEFINED> instruction: 0xf0022b04
   2acdc:			; <UNDEFINED> instruction: 0xf8df8357
   2ace0:	ldrbtmi	r2, [sl], #-1896	; 0xfffff898
   2ace4:	addcc	pc, r4, r2, asr #17
   2ace8:			; <UNDEFINED> instruction: 0xf0422f00
   2acec:	blls	18c5c8 <tcgetattr@plt+0x1884f8>
   2acf0:	ldrdhi	pc, [r0], -r3
   2acf4:	blt	1e8ce8 <tcgetattr@plt+0x1e4c18>
   2acf8:	usatcc	pc, #20, pc, asr #17	; <UNPREDICTABLE>
   2acfc:			; <UNDEFINED> instruction: 0xf7fb58e3
   2ad00:			; <UNDEFINED> instruction: 0xf8dfbc6a
   2ad04:	stmiapl	r3!, {r2, r3, r5, r6, r7, r9, sl, ip, sp}^
   2ad08:	stmialt	r9!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ad0c:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
   2ad10:			; <UNDEFINED> instruction: 0xf0012b01
   2ad14:			; <UNDEFINED> instruction: 0xf8db875b
   2ad18:	blcs	36d50 <tcgetattr@plt+0x32c80>
   2ad1c:	ldrbhi	pc, [r1, -r1]	; <UNPREDICTABLE>
   2ad20:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
   2ad24:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2ad28:	vqdmlsl.s<illegal width 8>	q9, d4, d0
   2ad2c:			; <UNDEFINED> instruction: 0xf8df87e7
   2ad30:	stmiapl	r3!, {r2, r5, r7, r9, sl, ip, sp}^
   2ad34:			; <UNDEFINED> instruction: 0x2704f8df
   2ad38:			; <UNDEFINED> instruction: 0xf8df2000
   2ad3c:	stmiapl	r2!, {r4, r8, r9, sl, ip}
   2ad40:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2ad44:	blls	17cbac <tcgetattr@plt+0x178adc>
   2ad48:	ldrdhi	pc, [r0], -r3
   2ad4c:	ldmiblt	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ad50:	ldrdcc	pc, [ip], -fp
   2ad54:			; <UNDEFINED> instruction: 0xf0032b00
   2ad58:			; <UNDEFINED> instruction: 0xf8df81a9
   2ad5c:	stmiapl	r3!, {r2, r4, r5, r6, r9, sl, ip, sp}^
   2ad60:	blcs	44dd4 <tcgetattr@plt+0x40d04>
   2ad64:	orrshi	pc, lr, r3, asr #5
   2ad68:			; <UNDEFINED> instruction: 0x3668f8df
   2ad6c:			; <UNDEFINED> instruction: 0xf8df58e3
   2ad70:	andcs	r1, r0, r0, ror #13
   2ad74:	ldrdcs	pc, [r0], -sl
   2ad78:			; <UNDEFINED> instruction: 0x47984479
   2ad7c:			; <UNDEFINED> instruction: 0xf8d39b05
   2ad80:			; <UNDEFINED> instruction: 0xf7fb8000
   2ad84:			; <UNDEFINED> instruction: 0xf8dbb9bf
   2ad88:	blcs	36dc0 <tcgetattr@plt+0x32cf0>
   2ad8c:	strhi	pc, [pc, -r1]
   2ad90:			; <UNDEFINED> instruction: 0x363cf8df
   2ad94:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2ad98:	vqdmlsl.s<illegal width 8>	q9, d1, d0
   2ad9c:			; <UNDEFINED> instruction: 0xf8df8703
   2ada0:	stmiapl	r3!, {r2, r4, r5, r9, sl, ip, sp}^
   2ada4:	ssatne	pc, #13, pc, asr #17	; <UNPREDICTABLE>
   2ada8:	ldrbtmi	r2, [r9], #-0
   2adac:	blls	17cc14 <tcgetattr@plt+0x178b44>
   2adb0:	ldrdhi	pc, [r0], -r3
   2adb4:	stmiblt	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2adb8:			; <UNDEFINED> instruction: 0x3634f8df
   2adbc:			; <UNDEFINED> instruction: 0xf7fd58e3
   2adc0:			; <UNDEFINED> instruction: 0xf8dbbcf4
   2adc4:			; <UNDEFINED> instruction: 0xf1a92004
   2adc8:			; <UNDEFINED> instruction: 0x46580118
   2adcc:	movwcc	r6, #6163	; 0x1813
   2add0:			; <UNDEFINED> instruction: 0xf7f96013
   2add4:			; <UNDEFINED> instruction: 0xf8dbfc97
   2add8:	ldmdavs	r3, {r2, sp}
   2addc:	andsvs	r3, r3, r1, lsl #22
   2ade0:			; <UNDEFINED> instruction: 0xf0422800
   2ade4:			; <UNDEFINED> instruction: 0xf859858a
   2ade8:	ldrtmi	r3, [r3], #-3096	; 0xfffff3e8
   2adec:	ldccc	8, cr15, [r8], {73}	; 0x49
   2adf0:	ldcne	8, cr15, [r8], {89}	; 0x59
   2adf4:			; <UNDEFINED> instruction: 0xf7f04630
   2adf8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   2adfc:	strhi	pc, [pc, -r1]
   2ae00:			; <UNDEFINED> instruction: 0xf8d39b05
   2ae04:			; <UNDEFINED> instruction: 0xf7fb8000
   2ae08:			; <UNDEFINED> instruction: 0xf8dfb97d
   2ae0c:			; <UNDEFINED> instruction: 0xf8db35c4
   2ae10:	stmiapl	r3!, {r2, r3, sp}^
   2ae14:	bcs	44e88 <tcgetattr@plt+0x40db8>
   2ae18:	ldrhi	pc, [ip, r1]
   2ae1c:	vqdmlsl.s<illegal width 8>	q9, d1, d0
   2ae20:			; <UNDEFINED> instruction: 0xf8df8791
   2ae24:			; <UNDEFINED> instruction: 0xf8df35b0
   2ae28:	stmiapl	r7!, {r4, r5, r9, sl, ip}^
   2ae2c:	vqshl.s8	q10, <illegal reg q12.5>, q1
   2ae30:			; <UNDEFINED> instruction: 0x46321350
   2ae34:	andcs	r5, r0, r3, asr #17
   2ae38:	blls	17cd20 <tcgetattr@plt+0x178c50>
   2ae3c:	ldrdhi	pc, [r0], -r3
   2ae40:	stmdblt	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ae44:			; <UNDEFINED> instruction: 0x3614f8df
   2ae48:			; <UNDEFINED> instruction: 0xf44fae21
   2ae4c:	ldrtmi	r7, [r0], -r0, lsl #3
   2ae50:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   2ae54:			; <UNDEFINED> instruction: 0xf8eaf7e8
   2ae58:	ldrdcc	pc, [ip], -fp
   2ae5c:			; <UNDEFINED> instruction: 0xf0032b00
   2ae60:			; <UNDEFINED> instruction: 0xf8df8195
   2ae64:	stmiapl	r3!, {r2, r3, r5, r6, r8, sl, ip, sp}^
   2ae68:	blcs	44edc <tcgetattr@plt+0x40e0c>
   2ae6c:	msrhi	(UNDEF: 109), r3
   2ae70:	strbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2ae74:			; <UNDEFINED> instruction: 0xf8df58e3
   2ae78:	ldrtmi	r1, [r2], -r8, ror #11
   2ae7c:	ldrbtmi	r2, [r9], #-0
   2ae80:	blls	17cce8 <tcgetattr@plt+0x178c18>
   2ae84:	ldrdhi	pc, [r0], -r3
   2ae88:	ldmdblt	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ae8c:	strbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2ae90:			; <UNDEFINED> instruction: 0xf7fe58e3
   2ae94:			; <UNDEFINED> instruction: 0xf7d8bc28
   2ae98:	ldmdavs	fp!, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}
   2ae9c:	andhi	pc, r6, r3, asr #16
   2aea0:	blt	2e8e98 <tcgetattr@plt+0x2e4dc8>
   2aea4:	ldrne	pc, [ip, #2271]!	; 0x8df
   2aea8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   2aeac:	ldc	7, cr15, [r2, #-864]	; 0xfffffca0
   2aeb0:			; <UNDEFINED> instruction: 0xf43d2800
   2aeb4:			; <UNDEFINED> instruction: 0xf8dfabbb
   2aeb8:			; <UNDEFINED> instruction: 0x463015b0
   2aebc:			; <UNDEFINED> instruction: 0xf7d84479
   2aec0:	stmdacs	r0, {r1, r3, r8, sl, fp, sp, lr, pc}
   2aec4:	bichi	pc, r3, r3, asr #32
   2aec8:	ldrdcc	pc, [r4], -sl
   2aecc:			; <UNDEFINED> instruction: 0xf8dfb15b
   2aed0:	stmiapl	r6!, {r2, r3, r4, r7, r8, sl, ip, sp}^
   2aed4:	tstlt	r8, r0, lsr r8
   2aed8:	stcl	7, cr15, [ip, #-864]!	; 0xfffffca0
   2aedc:	ldrdeq	pc, [r4], -sl
   2aee0:	cdp2	7, 4, cr15, cr0, cr7, {7}
   2aee4:	svccs	0x00006030
   2aee8:	orrshi	pc, r7, r4, asr #32
   2aeec:			; <UNDEFINED> instruction: 0xf8d39b05
   2aef0:			; <UNDEFINED> instruction: 0xf7fb8000
   2aef4:	ldmvc	r7!, {r0, r1, r2, r8, fp, ip, sp, pc}
   2aef8:			; <UNDEFINED> instruction: 0xf47e2f00
   2aefc:	movwcs	sl, #6740	; 0x1a54
   2af00:			; <UNDEFINED> instruction: 0xf7fb9307
   2af04:			; <UNDEFINED> instruction: 0xf8dfbedb
   2af08:	stmiapl	r3!, {r2, r3, r5, r6, r7, sl, ip, sp}^
   2af0c:	blcs	44f80 <tcgetattr@plt+0x40eb0>
   2af10:	sbchi	pc, ip, #3
   2af14:	svceq	0x0000f1b8
   2af18:	sbchi	pc, r2, #3
   2af1c:	ldrdcc	pc, [r4], -r8
   2af20:	mrscs	r9, LR_irq
   2af24:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   2af28:			; <UNDEFINED> instruction: 0xf8df2201
   2af2c:	ldrbtmi	r0, [fp], #-1352	; 0xfffffab8
   2af30:	ldrbtmi	r9, [r8], #-257	; 0xfffffeff
   2af34:			; <UNDEFINED> instruction: 0xf7f52164
   2af38:	blls	1aa114 <tcgetattr@plt+0x1a6044>
   2af3c:	ldrdhi	pc, [r0], -r3
   2af40:	stmialt	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2af44:	ldrdcc	pc, [ip], -fp
   2af48:			; <UNDEFINED> instruction: 0xf0022b00
   2af4c:			; <UNDEFINED> instruction: 0xf8df8403
   2af50:	stmiapl	r3!, {r7, sl, ip, sp}^
   2af54:	blcs	44fc8 <tcgetattr@plt+0x40ef8>
   2af58:	mvnshi	pc, #536870924	; 0x2000000c
   2af5c:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2af60:	ldmdavs	r2!, {r0, r1, r5, r6, r7, fp, ip, lr}
   2af64:			; <UNDEFINED> instruction: 0xf0422a00
   2af68:			; <UNDEFINED> instruction: 0xf8df83eb
   2af6c:	ldrbtmi	r2, [sl], #-1292	; 0xfffffaf4
   2af70:	strne	pc, [r8, #-2271]	; 0xfffff721
   2af74:	ldrbtmi	r2, [r9], #-0
   2af78:	blls	17cde0 <tcgetattr@plt+0x178d10>
   2af7c:	ldrdhi	pc, [r0], -r3
   2af80:	stmialt	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2af84:			; <UNDEFINED> instruction: 0xf7f04630
   2af88:	blls	1aa064 <tcgetattr@plt+0x1a5f94>
   2af8c:	ldrdhi	pc, [r0], -r3
   2af90:	ldmlt	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2af94:	ldrdcc	pc, [ip], -fp
   2af98:			; <UNDEFINED> instruction: 0xf0022b00
   2af9c:			; <UNDEFINED> instruction: 0xf8df80dc
   2afa0:	stmiapl	r3!, {r4, r5, sl, ip, sp}^
   2afa4:	blcs	45018 <tcgetattr@plt+0x40f48>
   2afa8:	sbcshi	pc, r0, r2, asr #5
   2afac:	strtcc	pc, [r4], #-2271	; 0xfffff721
   2afb0:			; <UNDEFINED> instruction: 0xf7d858e6
   2afb4:			; <UNDEFINED> instruction: 0xf8dfef18
   2afb8:			; <UNDEFINED> instruction: 0xf85914c8
   2afbc:	ldrbtmi	r2, [r9], #-3092	; 0xfffff3ec
   2afc0:	ldrmi	r6, [r0, r0, lsl #16]!
   2afc4:			; <UNDEFINED> instruction: 0xf8d39b05
   2afc8:			; <UNDEFINED> instruction: 0xf7fb8000
   2afcc:			; <UNDEFINED> instruction: 0xf8dfb89b
   2afd0:	stmiapl	r3!, {r2, r4, r5, r7, sl, ip, sp}^
   2afd4:			; <UNDEFINED> instruction: 0xf7fb6818
   2afd8:	svccs	0x0000bc0c
   2afdc:	addshi	pc, sp, r2
   2afe0:	mcrge	8, 1, r6, cr1, cr11, {1}
   2afe4:			; <UNDEFINED> instruction: 0xf0042b00
   2afe8:			; <UNDEFINED> instruction: 0xf8df8438
   2afec:			; <UNDEFINED> instruction: 0xf640949c
   2aff0:			; <UNDEFINED> instruction: 0x46b07aff
   2aff4:	bl	fea3c3e0 <tcgetattr@plt+0xfea38310>
   2aff8:	strbmi	r0, [r0], -r6, lsl #2
   2affc:	movwls	lr, #2509	; 0x9cd
   2b000:	smlatbeq	r1, sl, fp, lr
   2b004:	mvnscc	pc, #79	; 0x4f
   2b008:			; <UNDEFINED> instruction: 0xf7d92201
   2b00c:			; <UNDEFINED> instruction: 0xf857e85c
   2b010:	strmi	r3, [r0], #3844	; 0xf04
   2b014:	mvnle	r2, r0, lsl #22
   2b018:	ldrdcc	pc, [ip], -fp
   2b01c:			; <UNDEFINED> instruction: 0xf8082200
   2b020:	blcs	3602c <tcgetattr@plt+0x31f5c>
   2b024:	sbcshi	pc, ip, r3
   2b028:	stmiapl	r3!, {r0, r3, r5, r6, r7, r8, r9, fp, lr}^
   2b02c:	addsmi	r6, r3, #1769472	; 0x1b0000
   2b030:	addshi	pc, r8, #196, 4	; 0x4000000c
   2b034:	stmiapl	r3!, {r0, r1, r2, r5, r6, r7, r8, r9, fp, lr}^
   2b038:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2b03c:	andcs	r4, r0, r2, lsr r6
   2b040:			; <UNDEFINED> instruction: 0x47984479
   2b044:			; <UNDEFINED> instruction: 0xf8d39b05
   2b048:			; <UNDEFINED> instruction: 0xf7fb8000
   2b04c:	ldmdavc	r3!, {r0, r1, r3, r4, r6, fp, ip, sp, pc}
   2b050:			; <UNDEFINED> instruction: 0xf43d2b00
   2b054:	andcs	sl, sl, #3808	; 0xee0
   2b058:	tstcs	r0, r0, lsr r6
   2b05c:	mrrc	7, 13, pc, r2, cr8	; <UNPREDICTABLE>
   2b060:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   2b064:	strtcs	pc, [r8], #-2271	; 0xfffff721
   2b068:			; <UNDEFINED> instruction: 0xf000fb03
   2b06c:	andsvs	r5, r8, r3, lsr #17
   2b070:	mrclt	7, 6, APSR_nzcv, cr15, cr13, {7}
   2b074:	blcs	45148 <tcgetattr@plt+0x41078>
   2b078:			; <UNDEFINED> instruction: 0xf04fbf0c
   2b07c:	vst2.<illegal width 64>	{d19-d22}, [pc :256]
   2b080:	eorsvs	r7, r3, sl, ror r3
   2b084:			; <UNDEFINED> instruction: 0xf8d39b05
   2b088:			; <UNDEFINED> instruction: 0xf1b88000
   2b08c:			; <UNDEFINED> instruction: 0xf43b0f00
   2b090:	blmi	ffad517c <tcgetattr@plt+0xffad10ac>
   2b094:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b098:	blcs	4910c <tcgetattr@plt+0x4503c>
   2b09c:	ldmdage	r2!, {r0, r1, r3, r4, r5, sl, ip, sp, lr, pc}
   2b0a0:	blcs	45174 <tcgetattr@plt+0x410a4>
   2b0a4:	rscscc	pc, r4, r8, asr #17
   2b0a8:	stmdage	ip!, {r0, r1, r3, r4, r5, r8, r9, sl, ip, sp, lr, pc}
   2b0ac:	addspl	pc, r6, r8, lsl #10
   2b0b0:	mcr2	0, 0, pc, cr6, cr0, {0}	; <UNPREDICTABLE>
   2b0b4:			; <UNDEFINED> instruction: 0xf8d39b05
   2b0b8:			; <UNDEFINED> instruction: 0xf7fb8000
   2b0bc:	blmi	ff359150 <tcgetattr@plt+0xff355080>
   2b0c0:			; <UNDEFINED> instruction: 0xf7fd58e3
   2b0c4:	blmi	ffd19370 <tcgetattr@plt+0xffd152a0>
   2b0c8:			; <UNDEFINED> instruction: 0xf44fae21
   2b0cc:	ldrtmi	r7, [r0], -r0, lsl #3
   2b0d0:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b0d4:			; <UNDEFINED> instruction: 0xffaaf7e7
   2b0d8:	ldrdcc	pc, [ip], -fp
   2b0dc:			; <UNDEFINED> instruction: 0xf0022b00
   2b0e0:	blmi	fef0b3f8 <tcgetattr@plt+0xfef07328>
   2b0e4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b0e8:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2b0ec:	blmi	fee8b3dc <tcgetattr@plt+0xfee8730c>
   2b0f0:	stmibmi	r9!, {r0, r1, r5, r6, r7, fp, ip, lr}^
   2b0f4:	andcs	r4, r0, r2, lsr r6
   2b0f8:			; <UNDEFINED> instruction: 0x47984479
   2b0fc:			; <UNDEFINED> instruction: 0xf8d39b05
   2b100:			; <UNDEFINED> instruction: 0xf7fa8000
   2b104:	stmdbcs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   2b108:	cmphi	r4, r3	; <UNPREDICTABLE>
   2b10c:	vadd.i8	q11, q1, q4
   2b110:	ldmpl	pc, {r2, r3, r4, r5, r6, r9, ip, lr}	; <UNPREDICTABLE>
   2b114:	bmi	ff87371c <tcgetattr@plt+0xff86f64c>
   2b118:			; <UNDEFINED> instruction: 0xf0036dc3
   2b11c:	sbcsne	r0, fp, r7
   2b120:			; <UNDEFINED> instruction: 0xf000fa41
   2b124:	b	882510 <tcgetattr@plt+0x87e440>
   2b128:	ldrbtpl	r0, [r9], #256	; 0x100
   2b12c:	ldmdavs	fp, {r0, r1, r5, r7, fp, ip, lr}
   2b130:	blcc	91950 <tcgetattr@plt+0x8d880>
   2b134:	ldccc	8, cr15, [r0], {73}	; 0x49
   2b138:	ldmdavs	r0, {r8, r9, fp, sp}
   2b13c:	orrhi	pc, lr, r3, asr #5
   2b140:	rsbspl	pc, ip, #536870916	; 0x20000004
   2b144:	stmpl	r1, {r0, r1, r2, r8, r9, sl, fp, ip, pc}
   2b148:	blcc	a3160 <tcgetattr@plt+0x9f090>
   2b14c:	mrrcne	0, 3, r6, sl, cr11
   2b150:	orrhi	pc, r4, r3
   2b154:	stcpl	0, cr1, [sl], {218}	; 0xda
   2b158:	rscsle	r2, r6, r0, lsl #20
   2b15c:			; <UNDEFINED> instruction: 0xf0412e00
   2b160:	blls	18cb80 <tcgetattr@plt+0x188ab0>
   2b164:	ldrdhi	pc, [r0], -r3
   2b168:	svclt	0x00ccf7fa
   2b16c:	vsub.i8	d18, d1, d4
   2b170:	ldmdbvc	r2!, {r0, r5, r6, r9, pc}
   2b174:	teqeq	r0, r2, lsr #3	; <UNPREDICTABLE>
   2b178:	vmla.i8	d18, d1, d3
   2b17c:	bcs	bcbacc <tcgetattr@plt+0xbc79fc>
   2b180:	subhi	pc, pc, #1
   2b184:	ldrdcs	pc, [ip], -fp
   2b188:			; <UNDEFINED> instruction: 0xf0012a00
   2b18c:	bmi	fe44c880 <tcgetattr@plt+0xfe4487b0>
   2b190:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   2b194:	vmlsl.s8	q9, d4, d0
   2b198:	bmi	fe3cbfd8 <tcgetattr@plt+0xfe3c7f08>
   2b19c:	andcs	r5, ip, #10878976	; 0xa60000
   2b1a0:	blx	bd442 <tcgetattr@plt+0xb9372>
   2b1a4:	svcls	0x0006f307
   2b1a8:	andcs	r5, r0, r2, lsr #16
   2b1ac:	ldmdavs	r2, {r2, r3, r4, r5, r7, r8, fp, lr}
   2b1b0:	ldmpl	fp!, {r0, r3, r4, r5, r6, sl, lr}^
   2b1b4:	blls	17d07c <tcgetattr@plt+0x178fac>
   2b1b8:	ldrdhi	pc, [r0], -r3
   2b1bc:	svclt	0x00a2f7fa
   2b1c0:			; <UNDEFINED> instruction: 0xf8d39b05
   2b1c4:			; <UNDEFINED> instruction: 0xf7fa8000
   2b1c8:			; <UNDEFINED> instruction: 0xf8dbbf9d
   2b1cc:	blcs	37204 <tcgetattr@plt+0x33134>
   2b1d0:	strbhi	pc, [r3], -r1	; <UNPREDICTABLE>
   2b1d4:	stmiapl	r3!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
   2b1d8:	blcs	4524c <tcgetattr@plt+0x4117c>
   2b1dc:	ldrthi	pc, [r8], -r1, asr #5	; <UNPREDICTABLE>
   2b1e0:	stmiapl	r6!, {r2, r3, r4, r5, r6, r8, r9, fp, lr}^
   2b1e4:	andcs	r4, r0, pc, lsr #23
   2b1e8:	ldmibmi	r0!, {r0, r1, r2, r3, r5, r7, r9, fp, lr}
   2b1ec:	stmiapl	r2!, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b1f0:			; <UNDEFINED> instruction: 0x47b04479
   2b1f4:	tstcs	r0, r5, lsl #22
   2b1f8:	andcc	r6, r4, r8, lsl r8
   2b1fc:			; <UNDEFINED> instruction: 0xf906f7f8
   2b200:	bllt	fffa91f4 <tcgetattr@plt+0xfffa5124>
   2b204:	ldrdeq	lr, [r0, -fp]
   2b208:	andseq	pc, r8, #1073741866	; 0x4000002a
   2b20c:			; <UNDEFINED> instruction: 0xff0af7f7
   2b210:			; <UNDEFINED> instruction: 0xf0032800
   2b214:	blls	18b6dc <tcgetattr@plt+0x18760c>
   2b218:	ldrdhi	pc, [r0], -r3
   2b21c:	svclt	0x0072f7fa
   2b220:			; <UNDEFINED> instruction: 0xf6424b74
   2b224:	stmiapl	r3!, {r2, r4, r5, r9, ip}^
   2b228:	movwls	r6, #26649	; 0x6819
   2b22c:	ldrbeq	r5, [pc, -fp, lsl #17]
   2b230:	strbhi	pc, [lr, r1, asr #2]!	; <UNPREDICTABLE>
   2b234:	movweq	pc, #8195	; 0x2003	; <UNPREDICTABLE>
   2b238:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   2b23c:			; <UNDEFINED> instruction: 0xf7fd508b
   2b240:	blls	19b0ec <tcgetattr@plt+0x19701c>
   2b244:	ldrdhi	pc, [r0], -r3
   2b248:	svclt	0x005cf7fa
   2b24c:	stmiapl	r3!, {r3, r5, r6, r8, r9, fp, lr}^
   2b250:	bllt	529248 <tcgetattr@plt+0x525178>
   2b254:			; <UNDEFINED> instruction: 0xf43a4283
   2b258:			; <UNDEFINED> instruction: 0xf7fcaf55
   2b25c:			; <UNDEFINED> instruction: 0xf8dbbd3f
   2b260:	blcs	37298 <tcgetattr@plt+0x331c8>
   2b264:	teqhi	r4, #2	; <UNPREDICTABLE>
   2b268:	stmiapl	r3!, {r0, r3, r4, r6, r8, r9, fp, lr}^
   2b26c:	blcs	452e0 <tcgetattr@plt+0x41210>
   2b270:	msrhi	CPSR_fc, #536870924	; 0x2000000c
   2b274:	stmiapl	r3!, {r0, r1, r2, r4, r6, r8, r9, fp, lr}^
   2b278:	bcs	45348 <tcgetattr@plt+0x41278>
   2b27c:	tsthi	lr, #66	; 0x42	; <UNPREDICTABLE>
   2b280:	ldrbtmi	r4, [sl], #-2699	; 0xfffff575
   2b284:	andcs	r4, r0, fp, lsl #19
   2b288:			; <UNDEFINED> instruction: 0x47984479
   2b28c:			; <UNDEFINED> instruction: 0xf8d39b05
   2b290:			; <UNDEFINED> instruction: 0xf7fa8000
   2b294:			; <UNDEFINED> instruction: 0xf1b8bf37
   2b298:			; <UNDEFINED> instruction: 0xf0020f00
   2b29c:			; <UNDEFINED> instruction: 0xf8d88345
   2b2a0:			; <UNDEFINED> instruction: 0xf7fc3160
   2b2a4:	svccs	0x0000b928
   2b2a8:	ldrhi	pc, [sl], #-64	; 0xffffffc0
   2b2ac:			; <UNDEFINED> instruction: 0xf7fc2201
   2b2b0:			; <UNDEFINED> instruction: 0xf1b9b911
   2b2b4:	andle	r0, r7, sl, lsr #30
   2b2b8:	svceq	0x0018f1b9
   2b2bc:	msrhi	SPSR_fsx, r4
   2b2c0:	svceq	0x0021f1b9
   2b2c4:	msrhi	(UNDEF: 122), r4
   2b2c8:	ldmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2b2cc:	vcge.f32	d18, d2, d0
   2b2d0:			; <UNDEFINED> instruction: 0xf1b98092
   2b2d4:	vpmax.f32	d16, d2, d0
   2b2d8:	blls	20cec4 <tcgetattr@plt+0x208df4>
   2b2dc:			; <UNDEFINED> instruction: 0xf0042b01
   2b2e0:	blls	18cb44 <tcgetattr@plt+0x188a74>
   2b2e4:	ldrdhi	pc, [r0], -r3
   2b2e8:	ldrdcc	pc, [ip, -r8]!
   2b2ec:			; <UNDEFINED> instruction: 0xf00442b3
   2b2f0:	blls	20cbb4 <tcgetattr@plt+0x208ae4>
   2b2f4:	ldrtmi	r4, [r0], -r9, asr #12
   2b2f8:			; <UNDEFINED> instruction: 0xf0042b02
   2b2fc:			; <UNDEFINED> instruction: 0xf0068621
   2b300:	blls	1aa574 <tcgetattr@plt+0x1a64a4>
   2b304:			; <UNDEFINED> instruction: 0xf0432800
   2b308:	ldmdavs	fp, {r0, r3, r4, r6, r7, sl, pc}
   2b30c:	ldrdcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   2b310:			; <UNDEFINED> instruction: 0xf642b113
   2b314:	lfmpl	f1, 4, [r8], {77}	; 0x4d
   2b318:	blx	feee9304 <tcgetattr@plt+0xfeee5234>
   2b31c:	ldmdavs	sl, {r0, r2, r8, r9, fp, ip, pc}
   2b320:			; <UNDEFINED> instruction: 0xf8d22300
   2b324:	ldmib	r1, {r2, r4, r6, r7, ip}^
   2b328:			; <UNDEFINED> instruction: 0xf8d10224
   2b32c:			; <UNDEFINED> instruction: 0xf8d1608c
   2b330:	bne	4c7558 <tcgetattr@plt+0x4c3488>
   2b334:	andcc	r6, r1, #72, 20	; 0x48000
   2b338:	strdcc	r1, [r1, -r1]
   2b33c:			; <UNDEFINED> instruction: 0xfff4f7e7
   2b340:			; <UNDEFINED> instruction: 0xf8d39b05
   2b344:			; <UNDEFINED> instruction: 0xf7fa8000
   2b348:	blmi	171aec4 <tcgetattr@plt+0x1716df4>
   2b34c:			; <UNDEFINED> instruction: 0xf44fae21
   2b350:	ldrtmi	r7, [r0], -r0, lsl #3
   2b354:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b358:	cdp2	7, 6, cr15, cr8, cr7, {7}
   2b35c:	ldrdcc	pc, [ip], -fp
   2b360:			; <UNDEFINED> instruction: 0xf0022b00
   2b364:	blmi	6cb45c <tcgetattr@plt+0x6c738c>
   2b368:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b36c:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2b370:	blmi	64b440 <tcgetattr@plt+0x647370>
   2b374:	ldmdbmi	r1, {r0, r1, r5, r6, r7, fp, ip, lr}^
   2b378:	andcs	r4, r0, r2, lsr r6
   2b37c:			; <UNDEFINED> instruction: 0x47984479
   2b380:			; <UNDEFINED> instruction: 0xf8d39b05
   2b384:			; <UNDEFINED> instruction: 0xf7fa8000
   2b388:	blmi	59ae84 <tcgetattr@plt+0x596db4>
   2b38c:	addvs	pc, r4, sp, lsl #17
   2b390:	stmiapl	r3!, {r0, r5, r9, sl, fp, sp, pc}^
   2b394:			; <UNDEFINED> instruction: 0xb1226d5a
   2b398:	orrvc	pc, r0, pc, asr #8
   2b39c:			; <UNDEFINED> instruction: 0xf7e74630
   2b3a0:			; <UNDEFINED> instruction: 0xf8dbfe45
   2b3a4:	blcs	373dc <tcgetattr@plt+0x3330c>
   2b3a8:	mvnhi	pc, r2
   2b3ac:	stmiapl	r3!, {r3, r8, r9, fp, lr}^
   2b3b0:	blcs	45424 <tcgetattr@plt+0x41354>
   2b3b4:	bicshi	pc, sp, r2, asr #5
   2b3b8:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
   2b3bc:	ldrtmi	r4, [r2], -r0, asr #18
   2b3c0:	ldrbtmi	r2, [r9], #-0
   2b3c4:	blls	17d22c <tcgetattr@plt+0x17915c>
   2b3c8:	ldrdhi	pc, [r0], -r3
   2b3cc:	mrclt	7, 4, APSR_nzcv, cr10, cr10, {7}
   2b3d0:	muleq	r0, ip, r5
   2b3d4:	strdeq	r0, [r0], -r4
   2b3d8:	andeq	r6, r1, sl, lsl #20
   2b3dc:	andeq	sl, r1, sl, lsl #22
   2b3e0:	ldrdeq	r0, [r0], -ip
   2b3e4:	andeq	r0, r0, ip, ror #9
   2b3e8:	andeq	r9, r1, sl, ror lr
   2b3ec:	andeq	sl, r1, r6, lsl fp
   2b3f0:	andeq	r0, r0, ip, lsl #6
   2b3f4:	andeq	r0, r0, ip, ror #6
   2b3f8:	andeq	r0, r0, r8, asr #5
   2b3fc:	andeq	r0, r0, r4, lsl #9
   2b400:	andeq	sl, r1, sl, ror #22
   2b404:	strdeq	sl, [r1], -ip
   2b408:	andeq	sl, r1, r4, lsl r0
   2b40c:	andeq	sl, r1, r8, asr r1
   2b410:	andeq	r0, r0, r4, lsl #8
   2b414:	andeq	r0, r0, r0, asr #7
   2b418:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2b41c:	andeq	r0, r0, r0, ror #7
   2b420:	ldrdeq	fp, [r1], -r2
   2b424:	andeq	r6, r1, r8, ror #13
   2b428:	andeq	fp, r1, ip, lsl #4
   2b42c:	muleq	r1, r0, r6
   2b430:	andeq	fp, r1, r4, asr #3
   2b434:	ldrdeq	r0, [r0], -r4
   2b438:	andeq	r0, r0, r8, asr r3
   2b43c:	andeq	r0, r0, r8, lsr #6
   2b440:	andeq	fp, r1, lr, asr #7
   2b444:	andeq	sp, r2, r2, ror #23
   2b448:	andeq	r6, r3, r6, lsr r2
   2b44c:	andeq	r9, r1, r4, lsr #31
   2b450:	andeq	fp, r1, r4, asr #32
   2b454:	andeq	sl, r1, r6, ror r4
   2b458:	andeq	sl, r1, r4, asr r8
   2b45c:	andeq	r0, r0, r0, asr r4
   2b460:	ldrdeq	sl, [r1], -lr
   2b464:	ldrdeq	r5, [r1], -lr
   2b468:	andeq	sl, r1, r0, ror #4
   2b46c:	andeq	r0, r0, r4, asr #10
   2b470:			; <UNDEFINED> instruction: 0xffff8297
   2b474:			; <UNDEFINED> instruction: 0x0001aab6
   2b478:	andeq	r6, r1, lr, lsr r2
   2b47c:	andeq	sl, r1, lr, lsr #19
   2b480:	andeq	r7, r1, r6, lsl #17
   2b484:	andeq	r0, r0, r8, lsl r4
   2b488:	andeq	sl, r1, r0, lsr #24
   2b48c:	andeq	fp, r1, r4, lsl r1
   2b490:	andeq	r0, r0, r4, lsl #11
   2b494:	andeq	r0, r0, ip, lsr #10
   2b498:	andeq	sl, r1, ip, asr #7
   2b49c:			; <UNDEFINED> instruction: 0x000003b8
   2b4a0:	andeq	sl, r1, r4, ror #26
   2b4a4:	andeq	r0, r0, r0, asr #10
   2b4a8:	andeq	r0, r0, r8, ror r4
   2b4ac:	andeq	sl, r1, r0, ror #27
   2b4b0:	andeq	r5, r1, sl, lsr #30
   2b4b4:			; <UNDEFINED> instruction: 0x0001a6b8
   2b4b8:	andeq	r0, r0, ip, ror #7
   2b4bc:	andeq	sl, r1, ip, lsl r1
   2b4c0:	andeq	sl, r1, r6, lsl fp
   2b4c4:	ldrdcc	pc, [ip], -fp
   2b4c8:			; <UNDEFINED> instruction: 0xf0002b00
   2b4cc:			; <UNDEFINED> instruction: 0xf8df8796
   2b4d0:	stmiapl	r3!, {r3, r4, fp, ip, sp}^
   2b4d4:	blcs	45548 <tcgetattr@plt+0x41478>
   2b4d8:			; <UNDEFINED> instruction: 0x83aef2c1
   2b4dc:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2b4e0:	ldmdavs	sl!, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b4e4:			; <UNDEFINED> instruction: 0xf0402a00
   2b4e8:			; <UNDEFINED> instruction: 0xf8df8783
   2b4ec:	ldrbtmi	r2, [sl], #-2052	; 0xfffff7fc
   2b4f0:	stmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2b4f4:	ldrbtmi	r2, [r9], #-0
   2b4f8:	blls	17d360 <tcgetattr@plt+0x179290>
   2b4fc:	ldrdhi	pc, [r0], -r3
   2b500:	mcrlt	7, 0, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
   2b504:	ubfxcc	pc, pc, #17, #17
   2b508:			; <UNDEFINED> instruction: 0xf7fb58e3
   2b50c:			; <UNDEFINED> instruction: 0xf8dfb9af
   2b510:			; <UNDEFINED> instruction: 0xf85437ec
   2b514:			; <UNDEFINED> instruction: 0xf8db8003
   2b518:	blcs	37550 <tcgetattr@plt+0x33480>
   2b51c:	adcshi	pc, r4, #1
   2b520:			; <UNDEFINED> instruction: 0x37c4f8df
   2b524:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b528:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2b52c:			; <UNDEFINED> instruction: 0xf8df8612
   2b530:	stmiapl	r3!, {r2, r3, r4, r5, r7, r8, r9, sl, ip, sp}^
   2b534:			; <UNDEFINED> instruction: 0x17c8f8df
   2b538:			; <UNDEFINED> instruction: 0xf8d82000
   2b53c:	ldrbtmi	r2, [r9], #-0
   2b540:	blls	17d3a8 <tcgetattr@plt+0x1792d8>
   2b544:	ldrdhi	pc, [r0], -r3
   2b548:	ldcllt	7, cr15, [ip, #1000]	; 0x3e8
   2b54c:			; <UNDEFINED> instruction: 0xf8db6832
   2b550:	bcs	37588 <tcgetattr@plt+0x334b8>
   2b554:	strhi	pc, [r4, #-65]	; 0xffffffbf
   2b558:			; <UNDEFINED> instruction: 0xf0012b00
   2b55c:			; <UNDEFINED> instruction: 0xf8df84fc
   2b560:	stmiapl	r3!, {r3, r7, r8, r9, sl, ip, sp}^
   2b564:	blcs	455d8 <tcgetattr@plt+0x41508>
   2b568:	ldrhi	pc, [r9, #707]!	; 0x2c3
   2b56c:			; <UNDEFINED> instruction: 0x377cf8df
   2b570:			; <UNDEFINED> instruction: 0xf8df58e3
   2b574:	mulcs	r0, r0, r7
   2b578:			; <UNDEFINED> instruction: 0x47984479
   2b57c:			; <UNDEFINED> instruction: 0xf8d39b05
   2b580:			; <UNDEFINED> instruction: 0xf7fa8000
   2b584:			; <UNDEFINED> instruction: 0xf8dfbdbf
   2b588:			; <UNDEFINED> instruction: 0xf8db3780
   2b58c:	stmiapl	r3!, {r2, r3, sp}^
   2b590:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
   2b594:	mvnshi	pc, r0
   2b598:			; <UNDEFINED> instruction: 0xf0022a00
   2b59c:			; <UNDEFINED> instruction: 0xf8df837a
   2b5a0:	stmiapl	r3!, {r3, r6, r8, r9, sl, ip, sp}^
   2b5a4:	blcs	45618 <tcgetattr@plt+0x41548>
   2b5a8:	teqhi	ip, r3, asr #5	; <UNPREDICTABLE>
   2b5ac:			; <UNDEFINED> instruction: 0x373cf8df
   2b5b0:			; <UNDEFINED> instruction: 0xf8df58e6
   2b5b4:			; <UNDEFINED> instruction: 0xf6442758
   2b5b8:	vqshl.s64	<illegal reg q10.5>, <illegal reg q1.5>, #1
   2b5bc:	b	13ed34c <tcgetattr@plt+0x13e927c>
   2b5c0:	movwcs	r7, #52449	; 0xcce1
   2b5c4:	blx	fe08184e <tcgetattr@plt+0xfe07d77e>
   2b5c8:	stmdavs	r0, {r0, r1, r2, r9, ip}
   2b5cc:			; <UNDEFINED> instruction: 0xf8df9f06
   2b5d0:	blx	f12da <tcgetattr@plt+0xed20a>
   2b5d4:	ldrbtmi	pc, [r9], #-768	; 0xfffffd00	; <UNPREDICTABLE>
   2b5d8:	adcne	lr, r2, #204, 22	; 0x33000
   2b5dc:	ldmpl	fp!, {sp}^
   2b5e0:	blls	17d4a8 <tcgetattr@plt+0x1793d8>
   2b5e4:	ldrdhi	pc, [r0], -r3
   2b5e8:	stclt	7, cr15, [ip, #1000]	; 0x3e8
   2b5ec:	ldrdcc	pc, [r4], -sl
   2b5f0:	ldreq	pc, [r0], -r9, lsr #3
   2b5f4:	movwls	r4, #30232	; 0x7618
   2b5f8:	ldc2l	7, cr15, [r0], #992	; 0x3e0
   2b5fc:	andcc	r4, r1, #2097152	; 0x200000
   2b600:	ldceq	8, cr15, [r0], {73}	; 0x49
   2b604:	orrhi	pc, sp, #65	; 0x41
   2b608:	ldrdcs	pc, [ip], -fp
   2b60c:	bcs	52230 <tcgetattr@plt+0x4e160>
   2b610:	orrhi	pc, r2, #1
   2b614:			; <UNDEFINED> instruction: 0x26d0f8df
   2b618:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   2b61c:	vmlsl.s8	q9, d4, d0
   2b620:			; <UNDEFINED> instruction: 0xf8df814e
   2b624:	stmiapl	r6!, {r3, r6, r7, r9, sl, sp}
   2b628:	usatcs	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   2b62c:			; <UNDEFINED> instruction: 0xf8df2000
   2b630:	stmiapl	r2!, {r3, r5, r6, r7, r9, sl, ip}
   2b634:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2b638:	blls	17d500 <tcgetattr@plt+0x179430>
   2b63c:	ldrdhi	pc, [r0], -r3
   2b640:	stcllt	7, cr15, [r0, #-1000]!	; 0xfffffc18
   2b644:	ldccs	8, cr15, [r8], {89}	; 0x59
   2b648:	ldrdcc	pc, [ip], -fp
   2b64c:			; <UNDEFINED> instruction: 0xf0412a00
   2b650:	blcs	4cf20 <tcgetattr@plt+0x48e50>
   2b654:	ldrhi	pc, [r1, #-1]
   2b658:	pkhtbcc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
   2b65c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b660:	vqdmlsl.s<illegal width 8>	q9, d4, d0
   2b664:			; <UNDEFINED> instruction: 0xf8df806f
   2b668:	stmiapl	r7!, {r2, r7, r9, sl, ip, sp}^
   2b66c:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
   2b670:	bls	2f3678 <tcgetattr@plt+0x2ef5a8>
   2b674:	ssatne	pc, #9, pc, asr #17	; <UNPREDICTABLE>
   2b678:	ldmdavs	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b67c:			; <UNDEFINED> instruction: 0x47b84479
   2b680:	ldccc	8, cr15, [r8], {89}	; 0x59
   2b684:	blls	1d7ab8 <tcgetattr@plt+0x1d39e8>
   2b688:	eorsvs	r6, r3, fp, lsl r8
   2b68c:			; <UNDEFINED> instruction: 0xf8d39b05
   2b690:			; <UNDEFINED> instruction: 0xf7fa8000
   2b694:			; <UNDEFINED> instruction: 0xf006bd37
   2b698:			; <UNDEFINED> instruction: 0xf04ffff7
   2b69c:			; <UNDEFINED> instruction: 0xf00530ff
   2b6a0:	blls	1ab244 <tcgetattr@plt+0x1a7174>
   2b6a4:			; <UNDEFINED> instruction: 0xf8d32204
   2b6a8:			; <UNDEFINED> instruction: 0xf6418000
   2b6ac:			; <UNDEFINED> instruction: 0xf84813d8
   2b6b0:			; <UNDEFINED> instruction: 0xf7fa2003
   2b6b4:	bcs	5ab58 <tcgetattr@plt+0x56a88>
   2b6b8:	ldrhi	pc, [ip, #2]
   2b6bc:			; <UNDEFINED> instruction: 0xf5036850
   2b6c0:	orrcs	r5, r0, r6, lsl r3
   2b6c4:			; <UNDEFINED> instruction: 0x265cf8df
   2b6c8:	stclvs	8, cr6, [r3, #120]	; 0x78
   2b6cc:	andeq	pc, r7, r3
   2b6d0:	blx	106fa44 <tcgetattr@plt+0x106b974>
   2b6d4:	ldclpl	0, cr15, [r1]
   2b6d8:	tsteq	r0, r1, lsr #20
   2b6dc:	stmiapl	r3!, {r0, r4, r5, r6, r7, sl, ip, lr}
   2b6e0:	bls	1c5754 <tcgetattr@plt+0x1c1684>
   2b6e4:			; <UNDEFINED> instruction: 0xf8493b01
   2b6e8:	blcs	3a730 <tcgetattr@plt+0x36660>
   2b6ec:	vmov.i16	d22, #33	; 0x0021
   2b6f0:			; <UNDEFINED> instruction: 0xf501857b
   2b6f4:	ldmdavs	r0, {r1, r2, r4, r9, ip, lr}
   2b6f8:	blcc	a3714 <tcgetattr@plt+0x9f644>
   2b6fc:	ldccc	8, cr15, [r0], {73}	; 0x49
   2b700:			; <UNDEFINED> instruction: 0xf0021c5e
   2b704:	sbcsne	r8, sl, r1, ror r5
   2b708:	bcs	42918 <tcgetattr@plt+0x3e848>
   2b70c:			; <UNDEFINED> instruction: 0xf8dbd0f5
   2b710:	blcs	37748 <tcgetattr@plt+0x33678>
   2b714:	ldrhi	pc, [r7, #2]
   2b718:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   2b71c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b720:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2b724:			; <UNDEFINED> instruction: 0xf8df858c
   2b728:	stmiapl	r6!, {r2, r6, r7, r8, sl, ip, sp}^
   2b72c:	cmpne	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
   2b730:	stmiapl	fp, {r1, r3, r6, r8, r9, sl, fp, sp, lr}^
   2b734:			; <UNDEFINED> instruction: 0xf8df2000
   2b738:	ldrbtmi	r1, [r9], #-1520	; 0xfffffa10
   2b73c:	blls	17d604 <tcgetattr@plt+0x179534>
   2b740:	ldrdhi	pc, [r0], -r3
   2b744:	ldcllt	7, cr15, [lr], {250}	; 0xfa
   2b748:			; <UNDEFINED> instruction: 0xf8d39b05
   2b74c:			; <UNDEFINED> instruction: 0xf7fa8000
   2b750:			; <UNDEFINED> instruction: 0xf1b8bcd9
   2b754:			; <UNDEFINED> instruction: 0xf0020f00
   2b758:			; <UNDEFINED> instruction: 0xf8d88222
   2b75c:			; <UNDEFINED> instruction: 0xf7fa3160
   2b760:	blls	19b6bc <tcgetattr@plt+0x1975ec>
   2b764:	ldrdhi	pc, [r0], -r3
   2b768:	stcllt	7, cr15, [ip], {250}	; 0xfa
   2b76c:	ldrdcc	pc, [ip], -fp
   2b770:			; <UNDEFINED> instruction: 0xf0012b00
   2b774:			; <UNDEFINED> instruction: 0xf8df87f9
   2b778:	stmiapl	r3!, {r4, r5, r6, r8, sl, ip, sp}^
   2b77c:	blcs	457f0 <tcgetattr@plt+0x41720>
   2b780:	strbhi	pc, [sp, r1, asr #5]!	; <UNPREDICTABLE>
   2b784:	strbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2b788:	ldmdavs	r2!, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b78c:			; <UNDEFINED> instruction: 0xf0412a00
   2b790:			; <UNDEFINED> instruction: 0xf8df82b4
   2b794:	ldrbtmi	r2, [sl], #-1432	; 0xfffffa68
   2b798:	ldrne	pc, [r4, #2271]	; 0x8df
   2b79c:	ldrbtmi	r2, [r9], #-0
   2b7a0:	blls	17d608 <tcgetattr@plt+0x179538>
   2b7a4:	ldrdhi	pc, [r0], -r3
   2b7a8:	stclt	7, cr15, [ip], #1000	; 0x3e8
   2b7ac:	ldccc	8, cr15, [r8], {89}	; 0x59
   2b7b0:			; <UNDEFINED> instruction: 0xf8dbb19b
   2b7b4:	blcs	377ec <tcgetattr@plt+0x3371c>
   2b7b8:	strhi	pc, [r5], #-1
   2b7bc:	strcc	pc, [r8, #-2271]!	; 0xfffff721
   2b7c0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b7c4:	vqdmlsl.s<illegal width 8>	q9, d3, d0
   2b7c8:			; <UNDEFINED> instruction: 0xf8df8476
   2b7cc:	stmiapl	r3!, {r5, r8, sl, ip, sp}^
   2b7d0:	strbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2b7d4:	ldrbtmi	r2, [r9], #-0
   2b7d8:	mcrls	7, 0, r4, cr7, cr8, {4}
   2b7dc:			; <UNDEFINED> instruction: 0xf7d86bb0
   2b7e0:			; <UNDEFINED> instruction: 0xf8dfe8ea
   2b7e4:	bls	178d3c <tcgetattr@plt+0x174c6c>
   2b7e8:	movwcc	r4, #17531	; 0x447b
   2b7ec:			; <UNDEFINED> instruction: 0xf8d263b3
   2b7f0:			; <UNDEFINED> instruction: 0xf7fa8000
   2b7f4:			; <UNDEFINED> instruction: 0xf8dbbc87
   2b7f8:	blcs	37830 <tcgetattr@plt+0x33760>
   2b7fc:	bichi	pc, sl, r2
   2b800:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   2b804:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b808:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2b80c:			; <UNDEFINED> instruction: 0xf8df81a1
   2b810:	stmiapl	r3!, {r2, r3, r4, r6, r7, sl, ip, sp}^
   2b814:			; <UNDEFINED> instruction: 0xf0412a00
   2b818:			; <UNDEFINED> instruction: 0xf8df826b
   2b81c:	ldrbtmi	r2, [sl], #-1312	; 0xfffffae0
   2b820:	ldrne	pc, [ip, #-2271]	; 0xfffff721
   2b824:	ldrbtmi	r2, [r9], #-0
   2b828:	blls	17d690 <tcgetattr@plt+0x1795c0>
   2b82c:	ldrdhi	pc, [r0], -r3
   2b830:	stcllt	7, cr15, [r8], #-1000	; 0xfffffc18
   2b834:	strbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   2b838:			; <UNDEFINED> instruction: 0xf7fb58e3
   2b83c:			; <UNDEFINED> instruction: 0xf8dfb8f4
   2b840:	ldrbtmi	r2, [sl], #-1284	; 0xfffffafc
   2b844:	ldmhi	r1, {r4, fp, sp, lr}
   2b848:	mlasvs	r8, r2, r9, r7
   2b84c:			; <UNDEFINED> instruction: 0xf80780b9
   2b850:			; <UNDEFINED> instruction: 0xf7fc2f06
   2b854:	eorcs	fp, r0, #168960	; 0x29400
   2b858:			; <UNDEFINED> instruction: 0xf8d35432
   2b85c:			; <UNDEFINED> instruction: 0xf0110160
   2b860:			; <UNDEFINED> instruction: 0x4601fcf3
   2b864:			; <UNDEFINED> instruction: 0xf7d81c78
   2b868:	strmi	lr, [r7], -ip, lsl #18
   2b86c:	bllt	fe469864 <tcgetattr@plt+0xfe465794>
   2b870:	teqne	r0, r8	; <illegal shifter operand>	; <UNPREDICTABLE>
   2b874:	ldmib	r8, {r3, r6, r9, sl, lr}^
   2b878:	tstls	r1, r1, asr r3
   2b87c:			; <UNDEFINED> instruction: 0xf8d83301
   2b880:	andcc	r6, r1, #44, 2
   2b884:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   2b888:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
   2b88c:	blx	fe269802 <tcgetattr@plt+0xfe265732>
   2b890:			; <UNDEFINED> instruction: 0xf8d39b05
   2b894:			; <UNDEFINED> instruction: 0xf7fa8000
   2b898:			; <UNDEFINED> instruction: 0xf8dfbc35
   2b89c:	stmiapl	r3!, {r2, r3, r4, r6, sl, ip, sp}^
   2b8a0:	ldmdblt	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b8a4:	ldrtmi	r2, [r0], -sl, lsl #4
   2b8a8:	stmda	ip!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b8ac:	ldrcc	pc, [ip], #2271	; 0x8df
   2b8b0:	strmi	r5, [r2], -r3, ror #17
   2b8b4:	svccs	0x00006018
   2b8b8:	svcge	0x0028f43c
   2b8bc:	ldrdcc	pc, [ip], -fp
   2b8c0:			; <UNDEFINED> instruction: 0xf0042b00
   2b8c4:			; <UNDEFINED> instruction: 0xf8df8350
   2b8c8:	stmiapl	r3!, {r5, sl, ip, sp}^
   2b8cc:	blcs	45940 <tcgetattr@plt+0x41870>
   2b8d0:	movthi	pc, #21188	; 0x52c4	; <UNPREDICTABLE>
   2b8d4:	ldrcc	pc, [r4], #-2271	; 0xfffff721
   2b8d8:			; <UNDEFINED> instruction: 0xf8df58e3
   2b8dc:	andcs	r1, r0, r4, ror r4
   2b8e0:			; <UNDEFINED> instruction: 0x47984479
   2b8e4:	svclt	0x0012f7fc
   2b8e8:	ldrdcc	pc, [ip], -fp
   2b8ec:			; <UNDEFINED> instruction: 0xf0022b00
   2b8f0:	blmi	fff8c88c <tcgetattr@plt+0xfff887bc>
   2b8f4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b8f8:	vqdmlsl.s<illegal width 8>	q9, d4, d0
   2b8fc:	blmi	fff0c644 <tcgetattr@plt+0xfff08574>
   2b900:	ldmdavs	sl!, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b904:			; <UNDEFINED> instruction: 0xf0022a00
   2b908:			; <UNDEFINED> instruction: 0xf8df81c9
   2b90c:	ldrbtmi	r2, [sl], #-1096	; 0xfffffbb8
   2b910:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2b914:	ldrbtmi	r2, [r9], #-0
   2b918:	blls	17d780 <tcgetattr@plt+0x1796b0>
   2b91c:	ldrdhi	pc, [r0], -r3
   2b920:	bllt	ffc69910 <tcgetattr@plt+0xffc65840>
   2b924:	ldrdcc	pc, [ip], -fp
   2b928:			; <UNDEFINED> instruction: 0xf0022b00
   2b92c:	blmi	ffbcc840 <tcgetattr@plt+0xffbc8770>
   2b930:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b934:	vqdmlsl.s<illegal width 8>	q9, d4, d0
   2b938:	blmi	ffb4c5f8 <tcgetattr@plt+0xffb48528>
   2b93c:			; <UNDEFINED> instruction: 0xf8df58e3
   2b940:	andcs	r1, r0, ip, lsl r4
   2b944:			; <UNDEFINED> instruction: 0x47984479
   2b948:			; <UNDEFINED> instruction: 0xf8d39b05
   2b94c:			; <UNDEFINED> instruction: 0xf7fa8000
   2b950:	blmi	ffa9a8bc <tcgetattr@plt+0xffa967ec>
   2b954:			; <UNDEFINED> instruction: 0xf7fe58e6
   2b958:	bls	21a3c8 <tcgetattr@plt+0x2162f8>
   2b95c:	ldrdeq	pc, [r0], -fp
   2b960:	blx	ff969944 <tcgetattr@plt+0xff965874>
   2b964:			; <UNDEFINED> instruction: 0xf43e2800
   2b968:	blls	19643c <tcgetattr@plt+0x19236c>
   2b96c:	ldrdhi	pc, [r0], -r3
   2b970:	bllt	ff269960 <tcgetattr@plt+0xff265890>
   2b974:			; <UNDEFINED> instruction: 0xf7f74650
   2b978:	blls	1aac3c <tcgetattr@plt+0x1a6b6c>
   2b97c:	ldrdhi	pc, [r0], -r3
   2b980:			; <UNDEFINED> instruction: 0xf7fa6030
   2b984:	bcs	5a888 <tcgetattr@plt+0x567b8>
   2b988:	orrshi	pc, ip, #2
   2b98c:	stmiapl	r3!, {r1, r2, r4, r6, r7, r8, r9, fp, lr}^
   2b990:	blcs	45a04 <tcgetattr@plt+0x41934>
   2b994:	adcshi	pc, r8, #196, 4	; 0x4000000c
   2b998:	stmiapl	r3!, {r2, r4, r6, r7, r8, r9, fp, lr}^
   2b99c:	strdcs	r4, [r0], -r0
   2b9a0:			; <UNDEFINED> instruction: 0x47984479
   2b9a4:			; <UNDEFINED> instruction: 0xf8d39b05
   2b9a8:			; <UNDEFINED> instruction: 0xf7fa8000
   2b9ac:			; <UNDEFINED> instruction: 0xf7e7bbab
   2b9b0:	ldrsbtvs	pc, [r0], -r9	; <UNPREDICTABLE>
   2b9b4:	ldrdcc	pc, [r0], -sl
   2b9b8:			; <UNDEFINED> instruction: 0xf43f2b00
   2b9bc:	svccs	0x0000a844
   2b9c0:	stmdage	r1, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   2b9c4:			; <UNDEFINED> instruction: 0xf8d39b05
   2b9c8:			; <UNDEFINED> instruction: 0xf7fa8000
   2b9cc:	blmi	ff2da840 <tcgetattr@plt+0xff2d6770>
   2b9d0:			; <UNDEFINED> instruction: 0xf7fc58e3
   2b9d4:	blmi	ff259a38 <tcgetattr@plt+0xff255968>
   2b9d8:			; <UNDEFINED> instruction: 0xf7fd58e7
   2b9dc:	blmi	ff1d9b34 <tcgetattr@plt+0xff1d5a64>
   2b9e0:			; <UNDEFINED> instruction: 0xf7fe58e3
   2b9e4:	blmi	ff159c00 <tcgetattr@plt+0xff155b30>
   2b9e8:			; <UNDEFINED> instruction: 0xf7fe58e6
   2b9ec:	blmi	ff0d9b64 <tcgetattr@plt+0xff0d5a94>
   2b9f0:			; <UNDEFINED> instruction: 0xf7fb58e6
   2b9f4:			; <UNDEFINED> instruction: 0xf8dbbafa
   2b9f8:	blcs	37a30 <tcgetattr@plt+0x33960>
   2b9fc:	ldrhi	pc, [r3, #1]
   2ba00:	stmiapl	r3!, {r0, r3, r4, r5, r7, r8, r9, fp, lr}^
   2ba04:	blcs	45a78 <tcgetattr@plt+0x419a8>
   2ba08:	rschi	pc, r6, r3, asr #5
   2ba0c:	stmiapl	r6!, {r0, r1, r2, r4, r5, r7, r8, r9, fp, lr}^
   2ba10:	bvc	67074 <tcgetattr@plt+0x62fa4>
   2ba14:	ldmibmi	r3, {sp}^
   2ba18:	blvs	feca709c <tcgetattr@plt+0xfeca2fcc>
   2ba1c:	mrc	4, 5, r4, cr8, cr9, {3}
   2ba20:			; <UNDEFINED> instruction: 0xee877bc7
   2ba24:	mrrc	11, 0, r7, r3, cr6
   2ba28:			; <UNDEFINED> instruction: 0x47b02b17
   2ba2c:			; <UNDEFINED> instruction: 0xf8d39b05
   2ba30:			; <UNDEFINED> instruction: 0xf7fa8000
   2ba34:	blmi	ff35a7d8 <tcgetattr@plt+0xff356708>
   2ba38:			; <UNDEFINED> instruction: 0xf7fa58e3
   2ba3c:	blmi	ff31b2b0 <tcgetattr@plt+0xff3171e0>
   2ba40:	stmdbls	r5, {r2, r9, sp}
   2ba44:			; <UNDEFINED> instruction: 0xf8d158e3
   2ba48:	bicsvs	r8, sl, r0
   2ba4c:	bllt	16e9a3c <tcgetattr@plt+0x16e596c>
   2ba50:	ldrdcc	pc, [ip], -fp
   2ba54:			; <UNDEFINED> instruction: 0xf0022b00
   2ba58:	blmi	fe90bc28 <tcgetattr@plt+0xfe907b58>
   2ba5c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2ba60:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2ba64:	blmi	fe88d9e0 <tcgetattr@plt+0xfe889910>
   2ba68:	ldmdavs	r2!, {r0, r1, r5, r6, r7, fp, ip, lr}
   2ba6c:			; <UNDEFINED> instruction: 0xf0422a00
   2ba70:	bmi	ff00bbfc <tcgetattr@plt+0xff007b2c>
   2ba74:	ldmibmi	pc!, {r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   2ba78:	ldrbtmi	r2, [r9], #-0
   2ba7c:	blls	17d8e4 <tcgetattr@plt+0x179814>
   2ba80:	ldrdhi	pc, [r0], -r3
   2ba84:	bllt	fe9a74 <tcgetattr@plt+0xfe59a4>
   2ba88:	ldrdcc	pc, [ip], -fp
   2ba8c:			; <UNDEFINED> instruction: 0xf0012b00
   2ba90:	blmi	fe58cee8 <tcgetattr@plt+0xfe588e18>
   2ba94:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2ba98:	vqdmlsl.s<illegal width 8>	q9, d3, d0
   2ba9c:	blmi	fe50bed0 <tcgetattr@plt+0xfe507e00>
   2baa0:	ldc	8, cr5, [r7, #920]	; 0x398
   2baa4:	andcs	r7, r0, r0, lsl #20
   2baa8:	vldr.16	s8, [pc, #358]	; 2bc16 <tcgetattr@plt+0x27b46>
   2baac:	ldrbtmi	r6, [r9], #-2957	; 0xfffff473
   2bab0:	blvc	ff227598 <tcgetattr@plt+0xff2234c8>
   2bab4:	blvc	1e74d8 <tcgetattr@plt+0x1e3408>
   2bab8:	blcs	626c0c <tcgetattr@plt+0x622b3c>
   2babc:	blls	17d984 <tcgetattr@plt+0x1798b4>
   2bac0:	ldrdhi	pc, [r0], -r3
   2bac4:	bllt	7e9ab4 <tcgetattr@plt+0x7e59e4>
   2bac8:	rscscc	pc, pc, #79	; 0x4f
   2bacc:	blls	183b3c <tcgetattr@plt+0x17fa6c>
   2bad0:	ldrdhi	pc, [r0], -r3
   2bad4:	bllt	5e9ac4 <tcgetattr@plt+0x5e59f4>
   2bad8:	stmiapl	r3!, {r0, r1, r2, r7, r8, r9, fp, lr}^
   2badc:	bllt	ff3a9ad0 <tcgetattr@plt+0xff3a5a00>
   2bae0:	ldrdcc	pc, [ip], -fp
   2bae4:			; <UNDEFINED> instruction: 0xf0012b00
   2bae8:	blmi	200d980 <tcgetattr@plt+0x20098b0>
   2baec:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2baf0:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2baf4:	blmi	1f8daa8 <tcgetattr@plt+0x1f899d8>
   2baf8:	bmi	fe1c1e8c <tcgetattr@plt+0xfe1bddbc>
   2bafc:	ldmibmi	pc, {sp}	; <UNPREDICTABLE>
   2bb00:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2bb04:			; <UNDEFINED> instruction: 0x47986812
   2bb08:			; <UNDEFINED> instruction: 0xf8d39b05
   2bb0c:			; <UNDEFINED> instruction: 0xf7fa8000
   2bb10:	blmi	1e9a6fc <tcgetattr@plt+0x1e9662c>
   2bb14:			; <UNDEFINED> instruction: 0xf7fb58e3
   2bb18:	ldmdavc	r9!, {r1, r3, r4, r8, sl, fp, ip, sp, pc}
   2bb1c:	ldreq	pc, [r9], -r9, lsr #3
   2bb20:			; <UNDEFINED> instruction: 0xf809685a
   2bb24:	bcs	32b90 <tcgetattr@plt+0x2eac0>
   2bb28:	rschi	pc, r0, #4
   2bb2c:	blcs	45da0 <tcgetattr@plt+0x41cd0>
   2bb30:	adcshi	pc, r4, #4
   2bb34:	ldrdcc	pc, [ip], -fp
   2bb38:			; <UNDEFINED> instruction: 0xf0022b00
   2bb3c:	blmi	1acc38c <tcgetattr@plt+0x1ac82bc>
   2bb40:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2bb44:	vqdmlsl.s<illegal width 8>	q9, d4, d0
   2bb48:	blmi	1a4c6b8 <tcgetattr@plt+0x1a485e8>
   2bb4c:	bmi	1c81ee0 <tcgetattr@plt+0x1c7de10>
   2bb50:	stmibmi	fp, {sp}
   2bb54:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2bb58:			; <UNDEFINED> instruction: 0x47986812
   2bb5c:			; <UNDEFINED> instruction: 0xf8d39b05
   2bb60:			; <UNDEFINED> instruction: 0xf7fa8000
   2bb64:	blls	19a6a8 <tcgetattr@plt+0x1965d8>
   2bb68:	blcs	45bdc <tcgetattr@plt+0x41b0c>
   2bb6c:	svcge	0x00f2f43b
   2bb70:	stmiapl	r3!, {r3, r5, r6, r8, r9, fp, lr}^
   2bb74:	ldmdavc	fp, {r0, r1, r3, r4, fp, sp, lr}
   2bb78:			; <UNDEFINED> instruction: 0xf47b2b00
   2bb7c:	bcs	57b30 <tcgetattr@plt+0x53a60>
   2bb80:	strbhi	pc, [r0], -r3, asr #32	; <UNPREDICTABLE>
   2bb84:	ldrbtmi	r4, [sl], #-2687	; 0xfffff581
   2bb88:	andcs	r4, r0, pc, ror r9
   2bb8c:			; <UNDEFINED> instruction: 0xf7db4479
   2bb90:			; <UNDEFINED> instruction: 0xf7fbfa07
   2bb94:	blmi	165bb18 <tcgetattr@plt+0x1657a48>
   2bb98:			; <UNDEFINED> instruction: 0xf7fa58e3
   2bb9c:			; <UNDEFINED> instruction: 0xf8dbbf00
   2bba0:	blcs	37bd8 <tcgetattr@plt+0x33b08>
   2bba4:	ldrbhi	pc, [r7, #-1]!	; <UNPREDICTABLE>
   2bba8:	stmiapl	r3!, {r0, r1, r2, r3, r6, r8, r9, fp, lr}^
   2bbac:	blcs	45c20 <tcgetattr@plt+0x41b50>
   2bbb0:	andshi	pc, r6, r3, asr #5
   2bbb4:	stmiapl	r6!, {r0, r2, r3, r6, r8, r9, fp, lr}^
   2bbb8:			; <UNDEFINED> instruction: 0x460b4a56
   2bbbc:	andcs	r4, r0, r3, ror r9
   2bbc0:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2bbc4:			; <UNDEFINED> instruction: 0x47b06812
   2bbc8:			; <UNDEFINED> instruction: 0xf8d39b05
   2bbcc:			; <UNDEFINED> instruction: 0xf7fa8000
   2bbd0:			; <UNDEFINED> instruction: 0xf7d7ba99
   2bbd4:			; <UNDEFINED> instruction: 0xf8dbef74
   2bbd8:	blcs	37c10 <tcgetattr@plt+0x33b40>
   2bbdc:	strhi	pc, [r6, #1]!
   2bbe0:	stmiapl	r3!, {r0, r6, r8, r9, fp, lr}^
   2bbe4:	blcs	45c58 <tcgetattr@plt+0x41b88>
   2bbe8:	ldrbhi	pc, [ip, r2, asr #5]	; <UNPREDICTABLE>
   2bbec:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, lr}^
   2bbf0:	andcs	r4, r0, r7, ror #20
   2bbf4:	stmiapl	r2!, {r0, r1, r2, r5, r6, r8, fp, lr}
   2bbf8:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2bbfc:	blls	17da64 <tcgetattr@plt+0x179994>
   2bc00:	ldrdhi	pc, [r0], -r3
   2bc04:	blt	1fe9bf4 <tcgetattr@plt+0x1fe5b24>
   2bc08:	ldrbtmi	r4, [sl], #-2659	; 0xfffff59d
   2bc0c:	stmdalt	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2bc10:	stmiapl	r3!, {r0, r3, r4, r5, r8, r9, fp, lr}^
   2bc14:	ldmdalt	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2bc18:	ldrdcc	pc, [ip], -fp
   2bc1c:			; <UNDEFINED> instruction: 0xf0012b00
   2bc20:	blmi	c8c394 <tcgetattr@plt+0xc882c4>
   2bc24:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2bc28:	vqdmlsl.s<illegal width 8>	q9, d3, d0
   2bc2c:	blmi	c0bf6c <tcgetattr@plt+0xc07e9c>
   2bc30:	bls	1c1fc4 <tcgetattr@plt+0x1bdef4>
   2bc34:	ldmdbmi	r9, {sp}^
   2bc38:			; <UNDEFINED> instruction: 0xf6456816
   2bc3c:	ldrbtmi	r3, [r9], #-604	; 0xfffffda4
   2bc40:			; <UNDEFINED> instruction: 0x479858b2
   2bc44:			; <UNDEFINED> instruction: 0xf8d39b05
   2bc48:			; <UNDEFINED> instruction: 0xf7fa8000
   2bc4c:	ldmdbmi	r4, {r0, r1, r3, r4, r6, r9, fp, ip, sp, pc}^
   2bc50:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   2bc54:	mrc	7, 1, APSR_nzcv, cr14, cr7, {6}
   2bc58:			; <UNDEFINED> instruction: 0xf0412800
   2bc5c:	movwcs	r8, #9535	; 0x253f
   2bc60:			; <UNDEFINED> instruction: 0xf7fc603b
   2bc64:	bcs	5b3e4 <tcgetattr@plt+0x57314>
   2bc68:	strbhi	pc, [pc], r1	; <UNPREDICTABLE>
   2bc6c:	stmiapl	r2!, {r1, r2, r3, r4, r9, fp, lr}
   2bc70:	bcs	45cc0 <tcgetattr@plt+0x41bf0>
   2bc74:	ldrbhi	pc, [sl, -r2, asr #5]	; <UNPREDICTABLE>
   2bc78:	stmiapl	r6!, {r2, r3, r4, r9, fp, lr}
   2bc7c:	bcc	fe4674a0 <tcgetattr@plt+0xfe4633d0>
   2bc80:	vldr.16	s8, [pc, #144]	; 2bd18 <tcgetattr@plt+0x27c48>
   2bc84:	andcs	r6, r0, r7, lsl fp
   2bc88:	mrc	4, 5, r4, cr8, cr9, {3}
   2bc8c:			; <UNDEFINED> instruction: 0xee877be7
   2bc90:	mrrc	11, 0, r7, r3, cr6
   2bc94:			; <UNDEFINED> instruction: 0x47b02b17
   2bc98:	ldmdblt	r7!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2bc9c:	stmiapl	r6!, {r1, r4, r5, r8, r9, fp, lr}^
   2bca0:	stclt	7, cr15, [fp, #-1000]	; 0xfffffc18
   2bca4:			; <UNDEFINED> instruction: 0xf8db4b40
   2bca8:	stmiapl	r3!, {r2, r3, ip}^
   2bcac:	stmdbcs	r0, {r1, r3, r4, sp, lr}
   2bcb0:			; <UNDEFINED> instruction: 0x81a5f002
   2bcb4:	stmiapl	r3!, {r2, r3, r8, r9, fp, lr}^
   2bcb8:	blcs	45d2c <tcgetattr@plt+0x41c5c>
   2bcbc:	cmphi	r7, r4, asr #5	; <UNPREDICTABLE>
   2bcc0:	stmiapl	r6!, {r1, r3, r8, r9, fp, lr}^
   2bcc4:	andcs	r4, r0, r9, lsr fp
   2bcc8:	ldrbtmi	r4, [fp], #-2361	; 0xfffff6c7
   2bccc:	orreq	lr, r2, #3072	; 0xc00
   2bcd0:	cfldrsvs	mvf4, [fp], {121}	; 0x79
   2bcd4:	blls	17db9c <tcgetattr@plt+0x179acc>
   2bcd8:	ldrdhi	pc, [r0], -r3
   2bcdc:	blt	4e9ccc <tcgetattr@plt+0x4e5bfc>
   2bce0:	andeq	r0, r0, r0
   2bce4:	addmi	r4, pc, r0
   2bce8:	muleq	r0, ip, r5
   2bcec:	strdeq	r0, [r0], -r4
   2bcf0:	andeq	r9, r1, r2, asr #3
   2bcf4:	ldrdeq	sl, [r1], -r6
   2bcf8:	andeq	r0, r0, ip, lsl #6
   2bcfc:	andeq	r0, r0, r8, asr #8
   2bd00:	andeq	r9, r1, lr, lsr #28
   2bd04:	andeq	sl, r1, r8, lsr #2
   2bd08:	andeq	r0, r0, r4, lsl #11
   2bd0c:	andeq	r0, r0, r0, lsl r4
   2bd10:	andeq	sl, r1, r2, asr #23
   2bd14:	andeq	r0, r0, r8, lsr #6
   2bd18:	andeq	sl, r1, r4, asr #22
   2bd1c:	andeq	r0, r0, r8, ror r4
   2bd20:	andeq	r9, r1, r4, asr #31
   2bd24:			; <UNDEFINED> instruction: 0x000003b8
   2bd28:	andeq	r9, r1, r6, lsr #19
   2bd2c:	andeq	r9, r1, r2, asr r0
   2bd30:	andeq	sl, r1, lr, asr #24
   2bd34:	ldrdeq	sl, [r1], -r6
   2bd38:	andeq	r5, r3, r0, lsr r7
   2bd3c:	andeq	r5, r1, lr, lsl #19
   2bd40:			; <UNDEFINED> instruction: 0x0001a5ba
   2bd44:	andeq	r9, r1, r6, lsr #12
   2bd48:	andeq	r9, r1, lr, lsr #10
   2bd4c:	andeq	r0, r0, r8, lsr r3
   2bd50:	andeq	r9, r1, ip, ror #20
   2bd54:	andeq	r8, r1, sl, lsr #29
   2bd58:	andeq	sl, r1, r2, lsr #6
   2bd5c:	andeq	sl, r1, ip, lsl r5
   2bd60:	andeq	sl, r1, r0, lsl r8
   2bd64:	ldrdeq	r9, [r1], -ip
   2bd68:	andeq	r0, r0, r8, lsr #7
   2bd6c:	ldrdeq	r0, [r0], -ip
   2bd70:	andeq	r5, r1, r4, lsl r4
   2bd74:	andeq	r9, r1, r2, lsl #18
   2bd78:	andeq	r9, r1, sl, lsr #24
   2bd7c:	andeq	r8, r1, lr, ror #28
   2bd80:	andeq	r9, r1, r2, lsr #2
   2bd84:	andeq	r8, r1, sl, lsr #21
   2bd88:	andeq	r8, r1, r8, lsl #28
   2bd8c:	andeq	r9, r1, lr, lsr lr
   2bd90:	andeq	r0, r0, r4, lsr #9
   2bd94:	andeq	r8, r1, r8, lsr #29
   2bd98:	andeq	r8, r1, sl, lsl #21
   2bd9c:	andeq	r9, r1, sl, lsr ip
   2bda0:	andeq	sl, r1, r6, lsr #6
   2bda4:	andeq	sl, r1, r0, lsl r0
   2bda8:	andeq	r0, r0, r0, lsl #9
   2bdac:	andeq	ip, r2, r6, asr #23
   2bdb0:	andeq	r9, r1, ip, lsl r2
   2bdb4:	bcc	fe06a138 <tcgetattr@plt+0xfe066068>
   2bdb8:			; <UNDEFINED> instruction: 0xf849266a
   2bdbc:	stmiapl	r3!, {r4, sl, fp, sp, lr}^
   2bdc0:	and	r4, r6, pc, lsl r6
   2bdc4:	stmdbls	fp, {r0, r9, sl, ip, sp}
   2bdc8:			; <UNDEFINED> instruction: 0xf8492ebc
   2bdcc:			; <UNDEFINED> instruction: 0xf0016c10
   2bdd0:			; <UNDEFINED> instruction: 0xf857812a
   2bdd4:	tstls	fp, r6, lsr r0
   2bdd8:	ldcl	7, cr15, [ip, #-860]!	; 0xfffffca4
   2bddc:	mvnsle	r2, r0, lsl #16
   2bde0:			; <UNDEFINED> instruction: 0x03a6f1a6
   2bde4:	stmdale	r3, {r0, r2, r4, r8, r9, fp, sp}
   2bde8:	ldrbeq	r9, [r8, r6, lsl #22]
   2bdec:	cmphi	r3, r3, lsl #2	; <UNPREDICTABLE>
   2bdf0:	blls	1fb7a0 <tcgetattr@plt+0x1f76d0>
   2bdf4:			; <UNDEFINED> instruction: 0xf8490131
   2bdf8:	blcs	46e40 <tcgetattr@plt+0x42d70>
   2bdfc:	teqhi	r4, r3	; <UNPREDICTABLE>
   2be00:	bcs	e6a184 <tcgetattr@plt+0xe660b4>
   2be04:	movwls	r2, #25344	; 0x6300
   2be08:	stmiapl	r2!, {r0, r1, r2, r3, r4, r9, sl, lr}
   2be0c:	ldrdcc	pc, [r4], -sl
   2be10:	blcs	32050 <tcgetattr@plt+0x2df80>
   2be14:	strbhi	pc, [r9, #-2]	; <UNPREDICTABLE>
   2be18:	movwls	r4, #34328	; 0x8618
   2be1c:			; <UNDEFINED> instruction: 0xf8def7f8
   2be20:	movwcc	r4, #5635	; 0x1603
   2be24:			; <UNDEFINED> instruction: 0xf0429007
   2be28:			; <UNDEFINED> instruction: 0xf8db8534
   2be2c:	blls	233e64 <tcgetattr@plt+0x22fd94>
   2be30:			; <UNDEFINED> instruction: 0xf0022a00
   2be34:			; <UNDEFINED> instruction: 0xf8df8529
   2be38:	stmiapl	r2!, {r3, r9, fp, sp}
   2be3c:	bcs	45e8c <tcgetattr@plt+0x41dbc>
   2be40:	ldrhi	pc, [sp, #-706]	; 0xfffffd3e
   2be44:	ldmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2be48:			; <UNDEFINED> instruction: 0xf8df58a6
   2be4c:	strdcs	r2, [r0], -ip
   2be50:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2be54:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2be58:			; <UNDEFINED> instruction: 0x47b06812
   2be5c:			; <UNDEFINED> instruction: 0xf8d39b05
   2be60:			; <UNDEFINED> instruction: 0xf7fa8000
   2be64:			; <UNDEFINED> instruction: 0xf8dfb94f
   2be68:	stmiapl	r3!, {r3, r5, r6, r7, r8, fp, ip, sp}^
   2be6c:	ldmdavs	fp, {r1, r2, r8, r9, ip, pc}
   2be70:			; <UNDEFINED> instruction: 0xf0012b00
   2be74:	bvs	70d5b8 <tcgetattr@plt+0x7094e8>
   2be78:	ldmdavc	fp!, {r3, r8, r9, ip, pc}
   2be7c:	ldccc	8, cr15, [r9], {9}
   2be80:			; <UNDEFINED> instruction: 0xf0002b00
   2be84:	strls	r8, [r9, #-181]	; 0xffffff4b
   2be88:	stmdaeq	pc, {r0, r2, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2be8c:	strcs	r9, [r0], -r8, lsl #26
   2be90:	ands	r4, sl, r8, lsl r6
   2be94:	ldmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2be98:	blx	f4ad2 <tcgetattr@plt+0xf0a02>
   2be9c:			; <UNDEFINED> instruction: 0xf1b5f000
   2bea0:	stmdapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}^
   2bea4:	tsteq	r0, r3, lsl #22
   2bea8:	andne	lr, r1, #3424256	; 0x344000
   2beac:	addsmi	sp, r5, #30
   2beb0:	ldmdapl	r8, {r2, r3, r4, ip, lr, pc}
   2beb4:	movwls	r2, #768	; 0x300
   2beb8:			; <UNDEFINED> instruction: 0xf012462b
   2bebc:	strmi	pc, [r6], #-2925	; 0xfffff493
   2bec0:	svceq	0x0001f817
   2bec4:	andeq	pc, r0, r8, lsl #17
   2bec8:	stmdacs	lr!, {r3, r4, r7, r8, ip, sp, pc}
   2becc:	blls	22065c <tcgetattr@plt+0x21c58c>
   2bed0:	ldmib	r3, {r3, r5, r6, sl, fp, ip}^
   2bed4:	andle	r1, r9, r5, lsl r2
   2bed8:	mulle	r7, r5, r2
   2bedc:	andls	r2, r0, r0
   2bee0:			; <UNDEFINED> instruction: 0x462b6d18
   2bee4:	blx	1667f36 <tcgetattr@plt+0x1663e66>
   2bee8:	strb	r4, [r9, r6, lsl #8]!
   2beec:	ldrmi	r4, [r5], -lr, lsl #8
   2bef0:	strls	lr, [r8, #-2022]	; 0xfffff81a
   2bef4:	cdpcs	13, 0, cr9, cr0, cr9, {0}
   2bef8:			; <UNDEFINED> instruction: 0xf859d07a
   2befc:	movwls	r3, #39956	; 0x9c14
   2bf00:	stmdblt	r3!, {r0, r1, r3, r4, r6, fp, ip, sp, lr}
   2bf04:	ldrdcc	pc, [r4], -sl
   2bf08:			; <UNDEFINED> instruction: 0xf0022b00
   2bf0c:			; <UNDEFINED> instruction: 0x46308679
   2bf10:	mrc	7, 5, APSR_nzcv, cr4, cr7, {6}
   2bf14:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2bf18:	strbhi	pc, [ip, #2]!	; <UNPREDICTABLE>
   2bf1c:	ldmdavc	r9, {r0, r3, r8, r9, fp, ip, pc}
   2bf20:			; <UNDEFINED> instruction: 0xf809460e
   2bf24:	cmnlt	r1, #6400	; 0x1900
   2bf28:	strcs	r9, [r0], -r7, lsl #22
   2bf2c:			; <UNDEFINED> instruction: 0xf103950a
   2bf30:	and	r0, fp, r0, asr r9
   2bf34:	strtmi	r9, [fp], -r0, lsl #6
   2bf38:	blx	be7f8a <tcgetattr@plt+0xbe3eba>
   2bf3c:	blls	27cf5c <tcgetattr@plt+0x278e8c>
   2bf40:	svcne	0x0001f813
   2bf44:			; <UNDEFINED> instruction: 0xf8889309
   2bf48:	bicslt	r1, r9, r0
   2bf4c:	svclt	0x0008292e
   2bf50:	andle	r4, r6, fp, asr #13
   2bf54:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2bf58:	cmpeq	r1, r1, lsl #22
   2bf5c:	bl	1022f0 <tcgetattr@plt+0xfe220>
   2bf60:			; <UNDEFINED> instruction: 0xf8db0b81
   2bf64:	ldmibne	fp!, {r3, sp}
   2bf68:	ldmib	fp, {r3, r8, sl, fp, ip, pc}^
   2bf6c:	adcmi	r0, sl, #0, 2
   2bf70:	strmi	sp, [sl], -r0, ror #3
   2bf74:	ldrmi	r4, [r8], -r1, lsl #12
   2bf78:	stc	7, cr15, [lr, #-860]	; 0xfffffca4
   2bf7c:	ldrdcc	pc, [r4], -fp
   2bf80:	bfi	r4, lr, #8, #21
   2bf84:			; <UNDEFINED> instruction: 0xf8da9d0a
   2bf88:	blcs	37fa0 <tcgetattr@plt+0x33ed0>
   2bf8c:	strhi	pc, [r3, #2]!
   2bf90:	blcs	bca004 <tcgetattr@plt+0xbc5f34>
   2bf94:	strhi	pc, [fp, #2]
   2bf98:	ldmcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2bf9c:	movteq	lr, #15107	; 0x3b03
   2bfa0:	beq	fe1268e4 <tcgetattr@plt+0xfe122814>
   2bfa4:	andhi	pc, r2, r4, asr r8	; <UNPREDICTABLE>
   2bfa8:	stmibeq	r3, {r3, r8, r9, fp, sp, lr, pc}
   2bfac:	andeq	pc, r8, sl, asr r8	; <UNPREDICTABLE>
   2bfb0:			; <UNDEFINED> instruction: 0xf7d7b108
   2bfb4:	blls	1a73bc <tcgetattr@plt+0x1a32ec>
   2bfb8:	andvc	pc, r8, sl, asr #16
   2bfbc:	andvs	pc, r4, r9, asr #17
   2bfc0:	ldrdhi	pc, [r0], -r3
   2bfc4:			; <UNDEFINED> instruction: 0xf8c99b08
   2bfc8:			; <UNDEFINED> instruction: 0xf7fa3008
   2bfcc:			; <UNDEFINED> instruction: 0xf8dfb89b
   2bfd0:	andcs	r3, r2, #136, 16	; 0x880000
   2bfd4:	stmeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2bfd8:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   2bfdc:	ldrbtmi	r9, [r8], #-1793	; 0xfffff8ff
   2bfe0:			; <UNDEFINED> instruction: 0xf7f49700
   2bfe4:	blls	1ab068 <tcgetattr@plt+0x1a6f98>
   2bfe8:	ldrdhi	pc, [r0], -r3
   2bfec:	stmlt	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2bff0:	ldrdcc	pc, [ip], -fp
   2bff4:			; <UNDEFINED> instruction: 0xf0412b00
   2bff8:			; <UNDEFINED> instruction: 0xf8df8034
   2bffc:	stmiapl	r3!, {r2, r5, r6, fp, ip, sp}^
   2c000:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2c004:	ldrbtmi	r2, [r9], #-0
   2c008:	blls	17de70 <tcgetattr@plt+0x179da0>
   2c00c:	ldrdhi	pc, [r0], -r3
   2c010:	ldmdalt	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c014:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2c018:	movwls	r5, #26851	; 0x68e3
   2c01c:	blcs	46090 <tcgetattr@plt+0x41fc0>
   2c020:	svcge	0x0029f47f
   2c024:	mvnscc	pc, #79	; 0x4f
   2c028:	str	r9, [r6, -r8, lsl #6]!
   2c02c:			; <UNDEFINED> instruction: 0x46584639
   2c030:	blx	1a6a01a <tcgetattr@plt+0x1a65f4a>
   2c034:			; <UNDEFINED> instruction: 0xf43d2800
   2c038:	blls	197300 <tcgetattr@plt+0x193230>
   2c03c:	ldrdhi	pc, [r0], -r3
   2c040:	stmdalt	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c044:	ldcvs	8, cr15, [r4], {73}	; 0x49
   2c048:	mcrlt	7, 3, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
   2c04c:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2c050:	ldccs	8, cr15, [r8], {89}	; 0x59
   2c054:	stmiapl	r3!, {r0, r2, r8, fp, ip, pc}^
   2c058:	ldrdhi	pc, [r0], -r1
   2c05c:			; <UNDEFINED> instruction: 0xf7fa601a
   2c060:			; <UNDEFINED> instruction: 0xf8dfb851
   2c064:	ldrtmi	r1, [r0], -r8, lsl #16
   2c068:			; <UNDEFINED> instruction: 0xf7d74479
   2c06c:	stmdacs	r0, {r2, r4, r5, sl, fp, sp, lr, pc}
   2c070:	bge	fea2916c <tcgetattr@plt+0xfea2509c>
   2c074:	ubfxne	pc, pc, #17, #25
   2c078:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   2c07c:	stc	7, cr15, [sl], #-860	; 0xfffffca4
   2c080:			; <UNDEFINED> instruction: 0xf0442800
   2c084:			; <UNDEFINED> instruction: 0xf8d88043
   2c088:			; <UNDEFINED> instruction: 0x461830d0
   2c08c:	blcs	46100 <tcgetattr@plt+0x42030>
   2c090:			; <UNDEFINED> instruction: 0xf7fbd1fb
   2c094:			; <UNDEFINED> instruction: 0xf8dbb9f4
   2c098:	blcs	380d0 <tcgetattr@plt+0x34000>
   2c09c:	eorhi	pc, r3, #1
   2c0a0:			; <UNDEFINED> instruction: 0x379cf8df
   2c0a4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2c0a8:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2c0ac:			; <UNDEFINED> instruction: 0xf8df8675
   2c0b0:	stmiapl	r3!, {r2, r4, r7, r8, r9, sl, ip, sp}^
   2c0b4:	sbfxcs	pc, pc, #17, #29
   2c0b8:			; <UNDEFINED> instruction: 0xf8df2000
   2c0bc:	stmiapl	r2!, {r2, r3, r4, r5, r7, r8, r9, sl, ip}
   2c0c0:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2c0c4:	blls	17df2c <tcgetattr@plt+0x179e5c>
   2c0c8:	ldrdhi	pc, [r0], -r3
   2c0cc:	ldmdalt	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c0d0:			; <UNDEFINED> instruction: 0xf8df2002
   2c0d4:	adcsmi	r2, r7, #168, 14	; 0x2a00000
   2c0d8:			; <UNDEFINED> instruction: 0x2608bf14
   2c0dc:			; <UNDEFINED> instruction: 0xf8df2600
   2c0e0:	teqmi	r0, #160, 14	; 0x2800000
   2c0e4:	andsvs	r5, r0, r2, lsr #17
   2c0e8:	stmiapl	r7!, {r1, r2, r9, ip, pc}^
   2c0ec:	ldmdavs	fp!, {r0, r2, r9, fp, ip, pc}
   2c0f0:	blcs	44144 <tcgetattr@plt+0x40074>
   2c0f4:	ldrmi	sp, [r3], fp, asr #32
   2c0f8:			; <UNDEFINED> instruction: 0xffbef006
   2c0fc:			; <UNDEFINED> instruction: 0xf8db9a06
   2c100:	ldmdavs	r6, {ip, sp}
   2c104:	andpl	pc, r8, #268435460	; 0x10000004
   2c108:			; <UNDEFINED> instruction: 0xf026589b
   2c10c:	teqlt	r3, r8, lsl #12
   2c110:	ldrdcs	pc, [r0], -sl
   2c114:	ldccc	8, cr15, [r4], {89}	; 0x59
   2c118:	svclt	0x0008429a
   2c11c:	andcs	r2, r0, r3, lsl #12
   2c120:	blx	17e8142 <tcgetattr@plt+0x17e4072>
   2c124:	ldrdeq	pc, [r0], -fp
   2c128:	smlatbeq	r1, r6, r1, pc	; <UNPREDICTABLE>
   2c12c:			; <UNDEFINED> instruction: 0xf181fab1
   2c130:	ldrdcc	pc, [r0, r0]
   2c134:			; <UNDEFINED> instruction: 0xf8c00949
   2c138:			; <UNDEFINED> instruction: 0xf1a36180
   2c13c:	blx	fecac948 <tcgetattr@plt+0xfeca8878>
   2c140:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   2c144:	mulle	r6, r1, r2
   2c148:	ldrdeq	lr, [fp, #-144]	; 0xffffff70
   2c14c:	movwls	r2, #29185	; 0x7201
   2c150:	ldc2l	7, cr15, [r6], #-924	; 0xfffffc64
   2c154:			; <UNDEFINED> instruction: 0xf1a69b07
   2c158:			; <UNDEFINED> instruction: 0xf1a30604
   2c15c:	blx	fedacd74 <tcgetattr@plt+0xfeda8ca4>
   2c160:	blx	fed29b80 <tcgetattr@plt+0xfed25ab0>
   2c164:	ldmdbeq	r6!, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2c168:	addsmi	r0, lr, #1490944	; 0x16c000
   2c16c:			; <UNDEFINED> instruction: 0xf8dbd006
   2c170:	andcs	r3, r1, #0
   2c174:	ldrdeq	lr, [fp, #-147]	; 0xffffff6d
   2c178:	stc2l	7, cr15, [r2], #-924	; 0xfffffc64
   2c17c:	ldc2	0, cr15, [r8], #24
   2c180:	ldrdcc	pc, [r0], -fp
   2c184:			; <UNDEFINED> instruction: 0xf8cb681b
   2c188:	blcs	38190 <tcgetattr@plt+0x340c0>
   2c18c:			; <UNDEFINED> instruction: 0xf8dad1b4
   2c190:	blcs	381a8 <tcgetattr@plt+0x340d8>
   2c194:	ldmdage	r5!, {r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   2c198:	stmdalt	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c19c:	movwcs	r9, #2309	; 0x905
   2c1a0:	ldccs	8, cr15, [r0], {89}	; 0x59
   2c1a4:	addsmi	r6, sl, #11
   2c1a8:	andvs	r9, fp, r6, lsl #18
   2c1ac:	strhi	pc, [fp, -r1, asr #5]!
   2c1b0:	ldceq	8, cr15, [r4], {89}	; 0x59
   2c1b4:	bl	fffea118 <tcgetattr@plt+0xfffe6048>
   2c1b8:	movwcs	r9, #2570	; 0xa0a
   2c1bc:	blls	184210 <tcgetattr@plt+0x180140>
   2c1c0:	ldrdhi	pc, [r0], -r3
   2c1c4:	svclt	0x009ef7f9
   2c1c8:			; <UNDEFINED> instruction: 0x3694f8df
   2c1cc:			; <UNDEFINED> instruction: 0xf7fd58e3
   2c1d0:			; <UNDEFINED> instruction: 0xf8dbbcb1
   2c1d4:	blcs	3820c <tcgetattr@plt+0x3413c>
   2c1d8:	orrhi	pc, r9, r1
   2c1dc:			; <UNDEFINED> instruction: 0x3660f8df
   2c1e0:	ldmdavs	r3!, {r1, r2, r5, r6, r7, fp, ip, lr}
   2c1e4:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2c1e8:			; <UNDEFINED> instruction: 0xf8df8507
   2c1ec:	stmiapl	r3!, {r3, r4, r6, r9, sl, ip, sp}^
   2c1f0:	andcs	r9, r0, fp, lsl #20
   2c1f4:	pkhtbne	pc, ip, pc, asr #17	; <UNPREDICTABLE>
   2c1f8:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
   2c1fc:	bls	17e064 <tcgetattr@plt+0x179f94>
   2c200:	mvnscc	pc, #79	; 0x4f
   2c204:			; <UNDEFINED> instruction: 0xf8d26033
   2c208:			; <UNDEFINED> instruction: 0xf7f98000
   2c20c:			; <UNDEFINED> instruction: 0xf859bf7b
   2c210:			; <UNDEFINED> instruction: 0xf7fc2c14
   2c214:			; <UNDEFINED> instruction: 0xf849bda3
   2c218:			; <UNDEFINED> instruction: 0xf7fc6c14
   2c21c:			; <UNDEFINED> instruction: 0xf859bd9a
   2c220:	blcs	3b288 <tcgetattr@plt+0x371b8>
   2c224:	strbhi	pc, [r3, r1, asr #5]	; <UNPREDICTABLE>
   2c228:			; <UNDEFINED> instruction: 0x165cf8df
   2c22c:	ldrdcs	pc, [r0], -sl
   2c230:	addvs	r4, fp, r9, ror r4
   2c234:			; <UNDEFINED> instruction: 0xf43e2a00
   2c238:	vmlacs.f16	s20, s0, s16	; <UNPREDICTABLE>
   2c23c:	stmdbge	r5, {r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   2c240:			; <UNDEFINED> instruction: 0xf8d39b05
   2c244:			; <UNDEFINED> instruction: 0xf7f98000
   2c248:	shsaxmi	fp, r8, sp
   2c24c:	stc	7, cr15, [sl, #860]	; 0x35c
   2c250:			; <UNDEFINED> instruction: 0x3638f8df
   2c254:	strmi	r4, [r7], #-1147	; 0xfffffb85
   2c258:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
   2c25c:	teqvc	fp, r8, lsr r0
   2c260:	ldcllt	7, cr15, [r8], {250}	; 0xfa
   2c264:			; <UNDEFINED> instruction: 0xf8599e05
   2c268:			; <UNDEFINED> instruction: 0xf8d63c18
   2c26c:	blcs	4c274 <tcgetattr@plt+0x481a4>
   2c270:			; <UNDEFINED> instruction: 0xf44fbf18
   2c274:			; <UNDEFINED> instruction: 0xf8d8737a
   2c278:			; <UNDEFINED> instruction: 0xf8c820ec
   2c27c:	bcs	38914 <tcgetattr@plt+0x34844>
   2c280:	svcge	0x0040f439
   2c284:	cmpcc	r0, #72351744	; 0x4500000	; <UNPREDICTABLE>
   2c288:			; <UNDEFINED> instruction: 0xf00758d0
   2c28c:			; <UNDEFINED> instruction: 0xf8d6fa35
   2c290:			; <UNDEFINED> instruction: 0xf7f98000
   2c294:			; <UNDEFINED> instruction: 0xf8dfbf37
   2c298:	ldrbtmi	r3, [fp], #-1528	; 0xfffffa08
   2c29c:	ldmdavc	fp, {r0, r1, r8, r9, fp, lr, pc}
   2c2a0:	rsbsvs	r6, r9, r8, lsr r0
   2c2a4:			; <UNDEFINED> instruction: 0xf7fb723b
   2c2a8:			; <UNDEFINED> instruction: 0xf8dfbe8f
   2c2ac:	ldrbtmi	r2, [sl], #-1512	; 0xfffffa18
   2c2b0:	ldmhi	r1, {r4, fp, sp, lr}
   2c2b4:	mlasvs	r8, r2, r9, r7
   2c2b8:			; <UNDEFINED> instruction: 0xf80780b9
   2c2bc:			; <UNDEFINED> instruction: 0xf7fb2f06
   2c2c0:			; <UNDEFINED> instruction: 0xf7d7be75
   2c2c4:	blls	1a70ac <tcgetattr@plt+0x1a2fdc>
   2c2c8:			; <UNDEFINED> instruction: 0xf8d36537
   2c2cc:			; <UNDEFINED> instruction: 0xf7f98000
   2c2d0:	shadd16mi	fp, r8, r9
   2c2d4:			; <UNDEFINED> instruction: 0xff0af00a
   2c2d8:	blcs	462ec <tcgetattr@plt+0x4221c>
   2c2dc:	ldrbthi	pc, [r4], #3	; <UNPREDICTABLE>
   2c2e0:	blcs	47e54 <tcgetattr@plt+0x43d84>
   2c2e4:	strbhi	pc, [r8, -r2]	; <UNPREDICTABLE>
   2c2e8:	strcs	pc, [ip, #2271]!	; 0x8df
   2c2ec:	svcne	0x003eaf22
   2c2f0:	ldrbtmi	r4, [sl], #-1729	; 0xfffff93f
   2c2f4:	ldrtmi	r9, [r0], r6, lsl #8
   2c2f8:	mcr	6, 0, r4, cr8, cr12, {0}
   2c2fc:	and	r2, r1, r0, lsl sl
   2c300:	orrslt	r6, ip, r4, ror #16
   2c304:	tstcs	r1, r0, lsr #16
   2c308:	bcc	467b70 <tcgetattr@plt+0x463aa0>
   2c30c:	rscscc	pc, pc, #79	; 0x4f
   2c310:	andls	r3, r0, r4
   2c314:	strmi	r4, [r9], #1600	; 0x640
   2c318:	ldcl	7, cr15, [r0, #-860]!	; 0xfffffca4
   2c31c:			; <UNDEFINED> instruction: 0xf7d74640
   2c320:			; <UNDEFINED> instruction: 0xf107ed22
   2c324:	strmi	r0, [r0], #964	; 0x3c4
   2c328:	stmible	r9!, {r3, r4, r7, r8, sl, lr}^
   2c32c:	ldrdcc	pc, [ip], -fp
   2c330:	sfmls	f2, 4, [r6], {-0}
   2c334:	stccs	8, cr15, [r1], {8}
   2c338:			; <UNDEFINED> instruction: 0xf0002b00
   2c33c:			; <UNDEFINED> instruction: 0xf8df87db
   2c340:	stmiapl	r3!, {r8, sl, ip, sp}^
   2c344:	addsmi	r6, r3, #1769472	; 0x1b0000
   2c348:	rsbhi	pc, r0, #805306380	; 0x3000000c
   2c34c:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   2c350:			; <UNDEFINED> instruction: 0xf1b958e7
   2c354:			; <UNDEFINED> instruction: 0xf8da0f01
   2c358:			; <UNDEFINED> instruction: 0xf0032000
   2c35c:			; <UNDEFINED> instruction: 0xf1b985c1
   2c360:			; <UNDEFINED> instruction: 0xf0430f00
   2c364:			; <UNDEFINED> instruction: 0xf8df85b9
   2c368:			; <UNDEFINED> instruction: 0xf8df3534
   2c36c:	ldrbtmi	r6, [fp], #-1332	; 0xfffffacc
   2c370:			; <UNDEFINED> instruction: 0xf8df447e
   2c374:	andcs	r1, r0, r0, lsr r5
   2c378:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
   2c37c:	blls	17e264 <tcgetattr@plt+0x17a194>
   2c380:	ldrdhi	pc, [r0], -r3
   2c384:	mrclt	7, 5, APSR_nzcv, cr14, cr9, {7}
   2c388:	stmdacs	r0, {r4, r6, fp, ip, sp, lr}
   2c38c:	bge	ffa69588 <tcgetattr@plt+0xffa654b8>
   2c390:			; <UNDEFINED> instruction: 0xf7f89006
   2c394:	stmdals	r6, {r0, r1, r2, r3, r6, r9, fp, ip, sp, lr, pc}
   2c398:	blx	1eea380 <tcgetattr@plt+0x1ee62b0>
   2c39c:			; <UNDEFINED> instruction: 0xf8d39b05
   2c3a0:			; <UNDEFINED> instruction: 0xf7f98000
   2c3a4:			; <UNDEFINED> instruction: 0xf8dfbeaf
   2c3a8:	tstcs	r4, r0, lsl #10
   2c3ac:	ldrbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   2c3b0:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2c3b4:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
   2c3b8:	blx	d6a390 <tcgetattr@plt+0xd662c0>
   2c3bc:			; <UNDEFINED> instruction: 0xf8d39b05
   2c3c0:			; <UNDEFINED> instruction: 0xf7f98000
   2c3c4:			; <UNDEFINED> instruction: 0xf7f5be9f
   2c3c8:			; <UNDEFINED> instruction: 0xf7fdfe33
   2c3cc:	movwls	fp, #6766	; 0x1a6e
   2c3d0:	movwls	r2, #514	; 0x202
   2c3d4:			; <UNDEFINED> instruction: 0xf8df2101
   2c3d8:			; <UNDEFINED> instruction: 0xf8df34d8
   2c3dc:	ldrbtmi	r0, [fp], #-1240	; 0xfffffb28
   2c3e0:			; <UNDEFINED> instruction: 0xf7f44478
   2c3e4:	blls	1aac68 <tcgetattr@plt+0x1a6b98>
   2c3e8:	ldrdhi	pc, [r0], -r3
   2c3ec:	mcrlt	7, 4, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
   2c3f0:	strbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   2c3f4:			; <UNDEFINED> instruction: 0xf7ff447a
   2c3f8:			; <UNDEFINED> instruction: 0xf8dfb87b
   2c3fc:	stmiapl	r3!, {r2, r5, r6, sl, ip, sp}^
   2c400:	stmdalt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2c404:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   2c408:			; <UNDEFINED> instruction: 0xf8df2164
   2c40c:	ldrbtmi	r0, [fp], #-1204	; 0xfffffb4c
   2c410:	andcs	lr, r0, #3358720	; 0x334000
   2c414:			; <UNDEFINED> instruction: 0xf7f44478
   2c418:	blls	1aac34 <tcgetattr@plt+0x1a6b64>
   2c41c:	ldrdhi	pc, [r0], -r3
   2c420:	mrclt	7, 3, APSR_nzcv, cr0, cr9, {7}
   2c424:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2c428:			; <UNDEFINED> instruction: 0xf7fe58e3
   2c42c:			; <UNDEFINED> instruction: 0xf8dfbb1f
   2c430:	stmiapl	r6!, {r4, r5, sl, sp}
   2c434:	ldmlt	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c438:	ldcne	8, cr15, [r0], {89}	; 0x59
   2c43c:			; <UNDEFINED> instruction: 0xf7f74630
   2c440:	blls	1aa894 <tcgetattr@plt+0x1a67c4>
   2c444:	ldrdhi	pc, [r0], -r3
   2c448:	mrclt	7, 2, APSR_nzcv, cr12, cr9, {7}
   2c44c:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2c450:			; <UNDEFINED> instruction: 0xf7fd447b
   2c454:			; <UNDEFINED> instruction: 0xf8dfbfa0
   2c458:	stmiapl	r6!, {r3, sl, ip, sp}^
   2c45c:	svclt	0x008cf7fd
   2c460:			; <UNDEFINED> instruction: 0xf900f7f6
   2c464:			; <UNDEFINED> instruction: 0xf8474287
   2c468:	andle	r0, r6, r8
   2c46c:			; <UNDEFINED> instruction: 0xf43c2800
   2c470:	stmdavs	r3, {r0, r2, r9, fp, sp, pc}^
   2c474:			; <UNDEFINED> instruction: 0xf43c2b03
   2c478:	vpmax.s8	d26, d2, d1
   2c47c:	andcs	r4, r0, #92, 6	; 0x70000001
   2c480:			; <UNDEFINED> instruction: 0xf7fc50fa
   2c484:			; <UNDEFINED> instruction: 0xf8dbb9fb
   2c488:	blcs	384c0 <tcgetattr@plt+0x343f0>
   2c48c:	ldrbthi	pc, [sl], -r1	; <UNPREDICTABLE>
   2c490:	stmiapl	r3!, {r0, r1, r3, r5, r6, r7, r8, r9, fp, lr}^
   2c494:	blcs	46508 <tcgetattr@plt+0x42438>
   2c498:	strhi	pc, [r6, #-707]!	; 0xfffffd3d
   2c49c:	stmiapl	r3!, {r0, r3, r5, r6, r7, r8, r9, fp, lr}^
   2c4a0:	ldmdavs	r1, {r0, r2, r9, fp, ip, pc}
   2c4a4:	addcc	pc, r8, #268435460	; 0x10000004
   2c4a8:	bcs	426d8 <tcgetattr@plt+0x3e608>
   2c4ac:	strthi	pc, [r8], -r1, asr #32
   2c4b0:	ldrcs	pc, [r4], #-2271	; 0xfffff721
   2c4b4:			; <UNDEFINED> instruction: 0xf8df447a
   2c4b8:	andcs	r1, r0, r4, lsl r4
   2c4bc:			; <UNDEFINED> instruction: 0x47984479
   2c4c0:			; <UNDEFINED> instruction: 0xf8d39b05
   2c4c4:			; <UNDEFINED> instruction: 0xf7f98000
   2c4c8:			; <UNDEFINED> instruction: 0xf8dbbe1d
   2c4cc:	blcs	38504 <tcgetattr@plt+0x34434>
   2c4d0:	ldrbhi	pc, [r8, -r0]	; <UNPREDICTABLE>
   2c4d4:	stmiapl	r3!, {r1, r3, r4, r6, r7, r8, r9, fp, lr}^
   2c4d8:	blcs	4654c <tcgetattr@plt+0x4247c>
   2c4dc:	ldrbthi	pc, [r8], #707	; 0x2c3	; <UNPREDICTABLE>
   2c4e0:	stmiapl	r3!, {r3, r4, r6, r7, r8, r9, fp, lr}^
   2c4e4:	ldrbtmi	r4, [sl], #-2810	; 0xfffff506
   2c4e8:	bcs	48438 <tcgetattr@plt+0x44368>
   2c4ec:	strbhi	pc, [r6, -r0, asr #32]	; <UNPREDICTABLE>
   2c4f0:	ldrbtmi	r4, [r9], #-2552	; 0xfffff608
   2c4f4:	ldrmi	r2, [r8, r0]
   2c4f8:			; <UNDEFINED> instruction: 0xf8d39b05
   2c4fc:			; <UNDEFINED> instruction: 0xf7f98000
   2c500:	blmi	ff61bd0c <tcgetattr@plt+0xff617c3c>
   2c504:			; <UNDEFINED> instruction: 0xf7fd58e6
   2c508:			; <UNDEFINED> instruction: 0xf8dbbdbc
   2c50c:	blcs	38544 <tcgetattr@plt+0x34474>
   2c510:	teqhi	r7, r2	; <UNPREDICTABLE>
   2c514:	stmiapl	r3!, {r1, r3, r6, r7, r8, r9, fp, lr}^
   2c518:	blcs	4658c <tcgetattr@plt+0x424bc>
   2c51c:	ldrbhi	pc, [r3, #706]!	; 0x2c2	; <UNPREDICTABLE>
   2c520:	stmiapl	r6!, {r3, r6, r7, r8, r9, fp, lr}^
   2c524:	bvc	67b88 <tcgetattr@plt+0x63ab8>
   2c528:	stmibmi	fp!, {sp}^
   2c52c:	blvs	ff067bb0 <tcgetattr@plt+0xff063ae0>
   2c530:	mrc	4, 5, r4, cr8, cr9, {3}
   2c534:			; <UNDEFINED> instruction: 0xee877bc7
   2c538:	mrrc	11, 0, r7, r3, cr6
   2c53c:			; <UNDEFINED> instruction: 0x47b02b17
   2c540:			; <UNDEFINED> instruction: 0xf8d39b05
   2c544:			; <UNDEFINED> instruction: 0xf7f98000
   2c548:			; <UNDEFINED> instruction: 0x4611bddd
   2c54c:			; <UNDEFINED> instruction: 0xf00e4610
   2c550:	blls	1ac354 <tcgetattr@plt+0x1a8284>
   2c554:	ldrdhi	pc, [r0], -r3
   2c558:	ldcllt	7, cr15, [r4, #996]	; 0x3e4
   2c55c:			; <UNDEFINED> instruction: 0xf7d74638
   2c560:	blmi	ff7e7570 <tcgetattr@plt+0xff7e34a0>
   2c564:	ldmhi	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   2c568:	ldmdavs	r8, {r0, r1, r2, sl, lr}
   2c56c:	umlalshi	r7, sl, fp, r9
   2c570:			; <UNDEFINED> instruction: 0x71bb6038
   2c574:	bllt	106a564 <tcgetattr@plt+0x1066494>
   2c578:			; <UNDEFINED> instruction: 0xf7d74638
   2c57c:	blmi	ff667554 <tcgetattr@plt+0xff663484>
   2c580:	strmi	r4, [r7], #-1147	; 0xfffffb85
   2c584:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
   2c588:	teqvc	fp, r8, lsr r0
   2c58c:	bllt	2aa57c <tcgetattr@plt+0x2a64ac>
   2c590:			; <UNDEFINED> instruction: 0xf7d74638
   2c594:	blmi	ff52753c <tcgetattr@plt+0xff52346c>
   2c598:	strmi	r4, [r7], #-1147	; 0xfffffb85
   2c59c:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
   2c5a0:	teqvc	fp, r8, lsr r0
   2c5a4:	blt	ffdea594 <tcgetattr@plt+0xffde64c4>
   2c5a8:			; <UNDEFINED> instruction: 0xf7d74638
   2c5ac:	blmi	ff3e7524 <tcgetattr@plt+0xff3e3454>
   2c5b0:	strmi	r4, [r7], #-1147	; 0xfffffb85
   2c5b4:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
   2c5b8:	teqvc	fp, r8, lsr r0
   2c5bc:	blt	ff92a5ac <tcgetattr@plt+0xff9264dc>
   2c5c0:			; <UNDEFINED> instruction: 0xf7d74638
   2c5c4:	blmi	ff2a750c <tcgetattr@plt+0xff2a343c>
   2c5c8:	ldmhi	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   2c5cc:	ldmdavs	r8, {r0, r1, r2, sl, lr}
   2c5d0:	umlalshi	r7, sl, fp, r9
   2c5d4:			; <UNDEFINED> instruction: 0x71bb6038
   2c5d8:	blt	ff3ea5c8 <tcgetattr@plt+0xff3e64f8>
   2c5dc:	ldrbtmi	r4, [fp], #-3012	; 0xfffff43c
   2c5e0:	blt	fee6a5d0 <tcgetattr@plt+0xfee66500>
   2c5e4:	stmiapl	r3!, {r1, r2, r3, r4, r7, r8, r9, fp, lr}^
   2c5e8:	bllt	fe76a5e4 <tcgetattr@plt+0xfe766514>
   2c5ec:			; <UNDEFINED> instruction: 0xf7d74638
   2c5f0:	blmi	ff0674e0 <tcgetattr@plt+0xff063410>
   2c5f4:	ldmhi	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   2c5f8:	ldmdavs	r8, {r0, r1, r2, sl, lr}
   2c5fc:	umlalshi	r7, sl, fp, r9
   2c600:			; <UNDEFINED> instruction: 0x71bb6038
   2c604:	bllt	3aa5f4 <tcgetattr@plt+0x3a6524>
   2c608:	stmiapl	r3!, {r0, r2, r4, r7, r8, r9, fp, lr}^
   2c60c:	stmialt	r3, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c610:	ldrbtmi	r4, [sl], #-2745	; 0xfffff547
   2c614:	stmialt	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c618:			; <UNDEFINED> instruction: 0xf8d39b05
   2c61c:			; <UNDEFINED> instruction: 0xf7f98000
   2c620:	ldmdbvc	r2!, {r0, r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   2c624:	svclt	0x00182a00
   2c628:	andle	r2, r3, lr, lsr #20
   2c62c:	bcs	faef4 <tcgetattr@plt+0xf6e24>
   2c630:	stcge	6, cr15, [r8, #248]!	; 0xf8
   2c634:			; <UNDEFINED> instruction: 0xf0032f1d
   2c638:	blmi	fec4d3d8 <tcgetattr@plt+0xfec49308>
   2c63c:	ldclvs	8, cr5, [r0, #-920]!	; 0xfffffc68
   2c640:			; <UNDEFINED> instruction: 0xf7d7b108
   2c644:			; <UNDEFINED> instruction: 0xf8dae9b8
   2c648:			; <UNDEFINED> instruction: 0xf7e60000
   2c64c:	blls	1ab080 <tcgetattr@plt+0x1a6fb0>
   2c650:	ldrdhi	pc, [r0], -r3
   2c654:			; <UNDEFINED> instruction: 0xf7f96570
   2c658:	blmi	fea9bbb4 <tcgetattr@plt+0xfea97ae4>
   2c65c:			; <UNDEFINED> instruction: 0xf7fa58e3
   2c660:	blmi	201aea0 <tcgetattr@plt+0x2016dd0>
   2c664:			; <UNDEFINED> instruction: 0xf7fc58e3
   2c668:			; <UNDEFINED> instruction: 0xf7e4bb88
   2c66c:	blmi	1e6c410 <tcgetattr@plt+0x1e68340>
   2c670:	stmiapl	r3!, {r4, r6, r8, sp}^
   2c674:			; <UNDEFINED> instruction: 0xf7df6818
   2c678:	blls	1ab88c <tcgetattr@plt+0x1a77bc>
   2c67c:	ldrdhi	pc, [r0], -r3
   2c680:	stcllt	7, cr15, [r0, #-996]	; 0xfffffc1c
   2c684:	ldrbtmi	r4, [r9], #-2463	; 0xfffff661
   2c688:	svclt	0x002cf7fd
   2c68c:	stmiapl	r6!, {r2, r4, r5, r6, r8, r9, fp, lr}^
   2c690:	svclt	0x0020f7fd
   2c694:	ldrdcc	pc, [ip], -fp
   2c698:			; <UNDEFINED> instruction: 0xf0002b00
   2c69c:	blmi	1a4dc90 <tcgetattr@plt+0x1a49bc0>
   2c6a0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2c6a4:	vqdmlsl.s<illegal width 8>	q9, d3, d0
   2c6a8:	blmi	19cc898 <tcgetattr@plt+0x19c87c8>
   2c6ac:	ldmdavs	sl!, {r0, r1, r5, r6, r7, fp, ip, lr}
   2c6b0:			; <UNDEFINED> instruction: 0xf0402a00
   2c6b4:	bmi	fe54dc64 <tcgetattr@plt+0xfe549b94>
   2c6b8:	ldmibmi	r4, {r1, r3, r4, r5, r6, sl, lr}
   2c6bc:	ldrbtmi	r2, [r9], #-0
   2c6c0:			; <UNDEFINED> instruction: 0xf7fc4798
   2c6c4:	bmi	fe4dbb28 <tcgetattr@plt+0xfe4d7a58>
   2c6c8:			; <UNDEFINED> instruction: 0xf7fd447a
   2c6cc:	blmi	195b5f0 <tcgetattr@plt+0x1957520>
   2c6d0:			; <UNDEFINED> instruction: 0xf7fd58e3
   2c6d4:	blmi	18db5cc <tcgetattr@plt+0x18d74fc>
   2c6d8:			; <UNDEFINED> instruction: 0xf7fd58e6
   2c6dc:			; <UNDEFINED> instruction: 0xf859b9b5
   2c6e0:	stmdbcs	r0, {r3, r4, sl, fp, ip}
   2c6e4:	ldrbthi	pc, [r6], #832	; 0x340	; <UNPREDICTABLE>
   2c6e8:	svcvs	0x0000f5b1
   2c6ec:	strbhi	pc, [sl], #832	; 0x340	; <UNPREDICTABLE>
   2c6f0:	ldrdcc	pc, [ip], -fp
   2c6f4:			; <UNDEFINED> instruction: 0xf0032b00
   2c6f8:	blmi	148d60c <tcgetattr@plt+0x148953c>
   2c6fc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2c700:	vqdmlsl.s<illegal width 8>	q9, d3, d0
   2c704:	blmi	140d5ec <tcgetattr@plt+0x140951c>
   2c708:	stmibmi	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
   2c70c:	ldrbtmi	r2, [r9], #-0
   2c710:	blls	17e578 <tcgetattr@plt+0x17a4a8>
   2c714:	ldrdhi	pc, [r0], -r3
   2c718:	ldcllt	7, cr15, [r4], #996	; 0x3e4
   2c71c:			; <UNDEFINED> instruction: 0xf8594a77
   2c720:	stmdbls	r5, {r3, r4, sl, fp, ip, sp}
   2c724:	blcs	429b4 <tcgetattr@plt+0x3e8e4>
   2c728:	ldrdhi	pc, [r0], -r1
   2c72c:	movwcs	fp, #12056	; 0x2f18
   2c730:			; <UNDEFINED> instruction: 0xf7f962d3
   2c734:	bmi	1e5bad8 <tcgetattr@plt+0x1e57a08>
   2c738:			; <UNDEFINED> instruction: 0xf7fb447a
   2c73c:	bmi	1e1ab50 <tcgetattr@plt+0x1e16a80>
   2c740:			; <UNDEFINED> instruction: 0xf7fb447a
   2c744:	ldclne	8, cr11, [r1], #-1020	; 0xfffffc04
   2c748:	cmpmi	lr, lr, asr #4
   2c74c:	ldcvs	8, cr15, [r8], {73}	; 0x49
   2c750:	ldceq	8, cr15, [r8], {89}	; 0x59
   2c754:	blx	fe3ea71a <tcgetattr@plt+0xfe3e664a>
   2c758:			; <UNDEFINED> instruction: 0xf8d39b05
   2c75c:			; <UNDEFINED> instruction: 0xf7f98000
   2c760:	ldrdls	fp, [r6], -r1
   2c764:			; <UNDEFINED> instruction: 0xf0114638
   2c768:	bls	1ec60c <tcgetattr@plt+0x1e853c>
   2c76c:	mrrcne	6, 0, r4, r8, cr3
   2c770:	ldrhi	pc, [r9], #-3
   2c774:	mulsle	fp, r8, r5
   2c778:	andls	r4, r0, #76546048	; 0x4900000
   2c77c:			; <UNDEFINED> instruction: 0x46424630
   2c780:			; <UNDEFINED> instruction: 0xf0119306
   2c784:	andcc	pc, r1, r9, lsl #30
   2c788:	b	1e6a6ec <tcgetattr@plt+0x1e6661c>
   2c78c:	strmi	r9, [r7], -r6, lsl #22
   2c790:			; <UNDEFINED> instruction: 0xf0032800
   2c794:			; <UNDEFINED> instruction: 0x4642841f
   2c798:	strbmi	r9, [r9], -r0
   2c79c:	movwls	r4, #26160	; 0x6630
   2c7a0:	mrc2	0, 7, pc, cr10, cr1, {0}
   2c7a4:	ldrmi	r9, [sl], -r7, lsl #22
   2c7a8:	andsvc	lr, r4, r3, asr #19
   2c7ac:	ldrvs	r9, [r3, #2822]	; 0xb06
   2c7b0:	ldrdne	pc, [r8], -sl
   2c7b4:			; <UNDEFINED> instruction: 0xf8dab121
   2c7b8:	blcs	387f0 <tcgetattr@plt+0x34720>
   2c7bc:	ldmdbge	r7!, {r0, r1, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   2c7c0:	andcs	r9, r2, #458752	; 0x70000
   2c7c4:	cdp2	7, 4, cr15, cr2, cr2, {7}
   2c7c8:	stmiblt	r5, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c7cc:	ldrdcc	pc, [ip], -fp
   2c7d0:			; <UNDEFINED> instruction: 0xf0002b00
   2c7d4:	blmi	6cdbb0 <tcgetattr@plt+0x6c9ae0>
   2c7d8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2c7dc:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2c7e0:	blmi	64e740 <tcgetattr@plt+0x64a670>
   2c7e4:	stmdbmi	lr, {r0, r1, r5, r6, r7, fp, ip, lr}^
   2c7e8:	ldmdavs	sl!, {sp}
   2c7ec:			; <UNDEFINED> instruction: 0x47984479
   2c7f0:	bllt	ffa6a7e8 <tcgetattr@plt+0xffa66718>
   2c7f4:			; <UNDEFINED> instruction: 0xf8d39b05
   2c7f8:			; <UNDEFINED> instruction: 0xf7f98000
   2c7fc:	svccs	0x0058bc83
   2c800:	cfldrdge	mvd15, [r7, #-248]	; 0xffffff08
   2c804:	blmi	123f128 <tcgetattr@plt+0x123b058>
   2c808:	stmiapl	r2!, {r0, r5, r7, fp, ip, lr}^
   2c80c:	ldmdavs	r2, {r0, r1, r3, fp, sp, lr}
   2c810:			; <UNDEFINED> instruction: 0xf00242b3
   2c814:	addsmi	r8, r6, #192, 12	; 0xc000000
   2c818:	sbchi	pc, lr, #2
   2c81c:	bl	72a88 <tcgetattr@plt+0x6e9b8>
   2c820:	bl	fedc8f6c <tcgetattr@plt+0xfedc4e9c>
   2c824:	svclt	0x00cc0f61
   2c828:			; <UNDEFINED> instruction: 0x4616461e
   2c82c:	stcllt	7, cr15, [lr, #-1016]	; 0xfffffc08
   2c830:	andeq	r0, r0, r0
   2c834:	addmi	r4, pc, r0
   2c838:	ldrdeq	r0, [r0], -r4
   2c83c:	andeq	r0, r0, r4, asr #7
   2c840:	muleq	r0, ip, r5
   2c844:	strdeq	r0, [r0], -r4
   2c848:	andeq	r0, r0, r8, lsr #6
   2c84c:	andeq	r9, r1, r2, lsl sp
   2c850:	andeq	r0, r0, ip, ror #6
   2c854:	strdeq	r0, [r0], -ip
   2c858:			; <UNDEFINED> instruction: 0xffff7383
   2c85c:	andeq	r9, r1, sl, ror #3
   2c860:	andeq	r0, r0, ip, lsl #6
   2c864:	andeq	r9, r1, sl, lsl r2
   2c868:	muleq	r0, r4, r4
   2c86c:	andeq	r9, r1, r4, lsl #31
   2c870:	andeq	r9, r1, r6, ror pc
   2c874:			; <UNDEFINED> instruction: 0x000005b4
   2c878:	andeq	r9, r1, r4, rrx
   2c87c:	andeq	r0, r0, r0, ror r3
   2c880:	andeq	r0, r0, ip, ror r5
   2c884:	andeq	r9, r1, r6, ror r2
   2c888:	strdeq	sp, [r2], -r8
   2c88c:	andeq	r8, r1, r0, ror #23
   2c890:	ldrdeq	r8, [r1], -r6
   2c894:	andeq	r9, r1, r6, asr sl
   2c898:	andeq	r9, r1, r2, lsr #18
   2c89c:			; <UNDEFINED> instruction: 0x00014fb6
   2c8a0:	andeq	r8, r1, r0, asr #8
   2c8a4:	muleq	r1, lr, r8
   2c8a8:			; <UNDEFINED> instruction: 0xffff8b11
   2c8ac:	ldrdeq	r8, [r1], -r6
   2c8b0:	andeq	r4, r0, fp, ror #12
   2c8b4:	andeq	r8, r1, ip, lsr r9
   2c8b8:	andeq	r8, r1, ip, lsr #5
   2c8bc:			; <UNDEFINED> instruction: 0xffff5be3
   2c8c0:	andeq	r8, r1, r4, asr r9
   2c8c4:	andeq	r8, r1, ip, lsr #4
   2c8c8:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   2c8cc:	andeq	r8, r1, r0, asr r4
   2c8d0:	andeq	r4, r3, r2, lsr sl
   2c8d4:	andeq	r8, r1, r6, ror #3
   2c8d8:	andeq	r9, r1, r8, ror #3
   2c8dc:	andeq	r8, r1, r0, asr #17
   2c8e0:	andeq	r8, r1, ip, lsl #17
   2c8e4:	andeq	r8, r1, ip, ror #16
   2c8e8:	andeq	r8, r1, ip, asr #16
   2c8ec:	andeq	r8, r1, ip, lsr #16
   2c8f0:	muleq	r1, r6, r0
   2c8f4:	andeq	r8, r1, r8, asr #16
   2c8f8:	andeq	r7, r1, lr, ror #22
   2c8fc:	ldrdeq	r0, [r0], -ip
   2c900:	andeq	r0, r0, r8, lsr #7
   2c904:	andeq	r8, r1, r6, lsl #1
   2c908:	ldrdeq	r4, [r1], -r0
   2c90c:	andeq	r8, r1, r2, lsr r2
   2c910:			; <UNDEFINED> instruction: 0x00017ab8
   2c914:			; <UNDEFINED> instruction: 0x000199ba
   2c918:	andeq	r4, r1, r0, asr r7
   2c91c:	andeq	r7, r1, r4, asr #30
   2c920:	andeq	r8, r1, r4, lsr r1
   2c924:	andeq	r0, r0, ip, lsr r5
   2c928:	andeq	r0, r0, r0, lsl #10
   2c92c:	ldccc	8, cr15, [r4], #-892	; 0xfffffc84
   2c930:			; <UNDEFINED> instruction: 0xf7fd58e3
   2c934:			; <UNDEFINED> instruction: 0xf8dfbcb5
   2c938:	stmiapl	r3!, {r2, r3, r5, sl, fp, ip, sp}^
   2c93c:	ldclt	7, cr15, [r2, #1012]	; 0x3f4
   2c940:	stccc	8, cr15, [r0], #-892	; 0xfffffc84
   2c944:			; <UNDEFINED> instruction: 0xf7fd58e3
   2c948:			; <UNDEFINED> instruction: 0xf8dfbf59
   2c94c:	stmiapl	r6!, {r2, r3, r4, sl, fp, ip, sp}^
   2c950:			; <UNDEFINED> instruction: 0xf7f64632
   2c954:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   2c958:	blge	fe569a58 <tcgetattr@plt+0xfe565988>
   2c95c:			; <UNDEFINED> instruction: 0xf8d39b05
   2c960:			; <UNDEFINED> instruction: 0xf7f98000
   2c964:			; <UNDEFINED> instruction: 0xf8dbbbcf
   2c968:	bcs	349a0 <tcgetattr@plt+0x308d0>
   2c96c:	ldrhi	pc, [r3, #1]
   2c970:	blcs	ffe6acf4 <tcgetattr@plt+0xffe66c24>
   2c974:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   2c978:	vmlsl.s8	q9, d2, d0
   2c97c:			; <UNDEFINED> instruction: 0xf8df8607
   2c980:	stmiapl	r6!, {r4, r5, r6, r7, r8, r9, fp, sp}
   2c984:			; <UNDEFINED> instruction: 0xf8df220c
   2c988:	blx	af942 <tcgetattr@plt+0xab872>
   2c98c:	svcls	0x0006f307
   2c990:	andcs	r5, r0, r2, lsr #16
   2c994:	blne	ff86ad18 <tcgetattr@plt+0xff866c48>
   2c998:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
   2c99c:			; <UNDEFINED> instruction: 0x47b058fb
   2c9a0:			; <UNDEFINED> instruction: 0xf8d39b05
   2c9a4:			; <UNDEFINED> instruction: 0xf7f98000
   2c9a8:			; <UNDEFINED> instruction: 0xf8dfbbad
   2c9ac:	ldrbtmi	r3, [fp], #-3024	; 0xfffff430
   2c9b0:	blx	ff8689e2 <tcgetattr@plt+0xff864912>
   2c9b4:			; <UNDEFINED> instruction: 0xf7fa6030
   2c9b8:	blls	2daa48 <tcgetattr@plt+0x2d6978>
   2c9bc:			; <UNDEFINED> instruction: 0xf8492700
   2c9c0:	blcs	4ba08 <tcgetattr@plt+0x47938>
   2c9c4:	sbcshi	pc, r5, r2
   2c9c8:	blne	fed6ad4c <tcgetattr@plt+0xfed66c7c>
   2c9cc:	beq	16907c <tcgetattr@plt+0x164fac>
   2c9d0:			; <UNDEFINED> instruction: 0x260146b8
   2c9d4:	and	r4, sp, r9, ror r4
   2c9d8:			; <UNDEFINED> instruction: 0xf7d69106
   2c9dc:	bllt	6687d4 <tcgetattr@plt+0x664704>
   2c9e0:			; <UNDEFINED> instruction: 0xf0489906
   2c9e4:	bls	2ae9f4 <tcgetattr@plt+0x2aa924>
   2c9e8:			; <UNDEFINED> instruction: 0xf8491c73
   2c9ec:	adcsmi	r6, r2, #16, 24	; 0x1000
   2c9f0:	ldrmi	sp, [lr], -lr, lsr #32
   2c9f4:	svceq	0x0004f85a
   2c9f8:	rscsle	r2, r4, r0, lsl #16
   2c9fc:	blcs	b8aa10 <tcgetattr@plt+0xb86940>
   2ca00:	stmdavc	r2, {r1, r3, r5, r6, r7, r8, ip, lr, pc}^
   2ca04:	andle	r2, r9, sp, ror #20
   2ca08:	mvnle	r2, sp, lsr #22
   2ca0c:	blcs	18cab20 <tcgetattr@plt+0x18c6a50>
   2ca10:	stmvc	r3, {r1, r5, r6, r7, r8, ip, lr, pc}
   2ca14:	bicsle	r2, pc, r0, lsl #22
   2ca18:	strb	r2, [r4, r1, lsl #14]!
   2ca1c:	bcs	4ac2c <tcgetattr@plt+0x46b5c>
   2ca20:			; <UNDEFINED> instruction: 0xf048d1f2
   2ca24:	ldrb	r0, [lr, r1, lsl #16]
   2ca28:	ldrdcc	pc, [ip], -fp
   2ca2c:			; <UNDEFINED> instruction: 0xf0032b00
   2ca30:			; <UNDEFINED> instruction: 0xf8df82ae
   2ca34:	stmiapl	r3!, {r3, r4, r5, r8, r9, fp, ip, sp}^
   2ca38:	blcs	46aac <tcgetattr@plt+0x429dc>
   2ca3c:	adchi	pc, r3, #805306380	; 0x3000000c
   2ca40:	blcc	b6adc4 <tcgetattr@plt+0xb66cf4>
   2ca44:			; <UNDEFINED> instruction: 0xf8df58e3
   2ca48:	andcs	r1, r0, ip, lsr fp
   2ca4c:			; <UNDEFINED> instruction: 0x47984479
   2ca50:	ldccc	8, cr15, [r0], {89}	; 0x59
   2ca54:	addsmi	r9, r3, #40960	; 0xa000
   2ca58:	ldrhi	pc, [r5, #-2]!
   2ca5c:			; <UNDEFINED> instruction: 0xf8d39b05
   2ca60:			; <UNDEFINED> instruction: 0xf7f98000
   2ca64:			; <UNDEFINED> instruction: 0xf8dfbb4f
   2ca68:	ldrbtmi	r0, [r8], #-2848	; 0xfffff4e0
   2ca6c:	mrclt	7, 6, APSR_nzcv, cr11, cr9, {7}
   2ca70:	blcs	66adf4 <tcgetattr@plt+0x666d24>
   2ca74:	subsvs	r4, r3, sl, ror r4
   2ca78:			; <UNDEFINED> instruction: 0xf0412e00
   2ca7c:	blls	18d83c <tcgetattr@plt+0x18976c>
   2ca80:	ldrdhi	pc, [r0], -r3
   2ca84:	bllt	feaa70 <tcgetattr@plt+0xfe69a0>
   2ca88:	bcc	ff66ae0c <tcgetattr@plt+0xff666d3c>
   2ca8c:			; <UNDEFINED> instruction: 0xf7fe58e3
   2ca90:			; <UNDEFINED> instruction: 0xf8dfbd51
   2ca94:	stmiapl	r3!, {r4, r6, r7, r9, fp, ip, sp}^
   2ca98:	mrclt	7, 2, APSR_nzcv, cr11, cr9, {7}
   2ca9c:	bne	ffc6ae20 <tcgetattr@plt+0xffc66d50>
   2caa0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2caa4:	svc	0x0016f7d6
   2caa8:			; <UNDEFINED> instruction: 0xf0412800
   2caac:			; <UNDEFINED> instruction: 0xf1b88521
   2cab0:			; <UNDEFINED> instruction: 0xf0020f00
   2cab4:			; <UNDEFINED> instruction: 0xf8d88476
   2cab8:	svccs	0x000070d8
   2cabc:	ldrthi	pc, [sp], #2	; <UNPREDICTABLE>
   2cac0:	ldrdhi	pc, [r4], -sl
   2cac4:	svceq	0x0000f1b8
   2cac8:			; <UNDEFINED> instruction: 0xf8dfd00b
   2cacc:	strbmi	r1, [r0], -r8, asr #21
   2cad0:			; <UNDEFINED> instruction: 0xf7d64479
   2cad4:	stmdacs	r0, {r8, r9, sl, fp, sp, lr, pc}
   2cad8:	ldrbhi	pc, [r8], #-66	; 0xffffffbe	; <UNPREDICTABLE>
   2cadc:			; <UNDEFINED> instruction: 0xf8c72301
   2cae0:	mcrcs	0, 0, r3, cr0, cr12, {6}
   2cae4:	ldrthi	pc, [pc], #66	; 2caec <tcgetattr@plt+0x28a1c>	; <UNPREDICTABLE>
   2cae8:			; <UNDEFINED> instruction: 0xf8d39b05
   2caec:			; <UNDEFINED> instruction: 0xf7f98000
   2caf0:			; <UNDEFINED> instruction: 0xf8dfbb09
   2caf4:	stmiapl	r3!, {r4, r5, r6, r9, fp, ip, sp}^
   2caf8:	stmiblt	r3, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2cafc:			; <UNDEFINED> instruction: 0xf383fab3
   2cb00:			; <UNDEFINED> instruction: 0xf849095b
   2cb04:			; <UNDEFINED> instruction: 0xf7fc3c18
   2cb08:			; <UNDEFINED> instruction: 0xf8dfbf50
   2cb0c:	stmiapl	r6!, {r2, r3, r7, r9, fp, ip, sp}^
   2cb10:	bllt	1caab00 <tcgetattr@plt+0x1ca6a30>
   2cb14:	bcs	fe16ae98 <tcgetattr@plt+0xfe166dc8>
   2cb18:			; <UNDEFINED> instruction: 0xf7fd447a
   2cb1c:			; <UNDEFINED> instruction: 0xf8dfba94
   2cb20:	stmiapl	r3!, {r2, r6, r9, fp, ip, sp}^
   2cb24:	blt	fe22ab20 <tcgetattr@plt+0xfe226a50>
   2cb28:	bcc	e6aeac <tcgetattr@plt+0xe66ddc>
   2cb2c:			; <UNDEFINED> instruction: 0xf7fd58e3
   2cb30:			; <UNDEFINED> instruction: 0xf8dfbd68
   2cb34:	stmiapl	r3!, {r4, r5, r9, fp, ip, sp}^
   2cb38:	stcllt	7, cr15, [r6, #-1000]	; 0xfffffc18
   2cb3c:			; <UNDEFINED> instruction: 0xf7d74638
   2cb40:			; <UNDEFINED> instruction: 0xf8dfe912
   2cb44:	ldrbtmi	r3, [fp], #-2652	; 0xfffff5a4
   2cb48:	ldmdavs	r8, {r0, r1, r2, sl, lr}
   2cb4c:	eorsvs	r7, r8, fp, lsl r9
   2cb50:			; <UNDEFINED> instruction: 0xf7fa713b
   2cb54:			; <UNDEFINED> instruction: 0xf8dfb858
   2cb58:	stmiapl	r3!, {r2, r3, r9, fp, ip, sp}^
   2cb5c:	blt	a6ab58 <tcgetattr@plt+0xa66a88>
   2cb60:	bcs	6aee4 <tcgetattr@plt+0x66e14>
   2cb64:			; <UNDEFINED> instruction: 0xf7f958a6
   2cb68:			; <UNDEFINED> instruction: 0xf8dbbc9e
   2cb6c:	blcs	38ba4 <tcgetattr@plt+0x34ad4>
   2cb70:	rscshi	pc, r6, r3
   2cb74:	ldmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2cb78:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2cb7c:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2cb80:			; <UNDEFINED> instruction: 0xf8df8696
   2cb84:	stmiapl	r6!, {r2, r3, r5, r6, r7, r8, fp, ip, sp}^
   2cb88:	bne	66af0c <tcgetattr@plt+0x666e3c>
   2cb8c:			; <UNDEFINED> instruction: 0xf8da2000
   2cb90:			; <UNDEFINED> instruction: 0xf8da3004
   2cb94:	ldrbtmi	r2, [r9], #-0
   2cb98:	blls	17ea60 <tcgetattr@plt+0x17a990>
   2cb9c:	ldrdhi	pc, [r0], -r3
   2cba0:	blt	fec6ab8c <tcgetattr@plt+0xfec66abc>
   2cba4:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2cba8:			; <UNDEFINED> instruction: 0xf7fe58e3
   2cbac:			; <UNDEFINED> instruction: 0xf8dfb8fb
   2cbb0:	stmiapl	r3!, {r2, r4, r5, r7, r8, fp, ip, sp}^
   2cbb4:	ldmlt	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cbb8:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2cbbc:			; <UNDEFINED> instruction: 0xf7ff447b
   2cbc0:			; <UNDEFINED> instruction: 0xf8dfbb6d
   2cbc4:	stmiapl	r3!, {r5, r7, r8, fp, ip, sp}^
   2cbc8:	ldmlt	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2cbcc:	ldrdcc	pc, [r0], -sl
   2cbd0:	mcrcs	8, 1, r7, cr14, cr14, {0}
   2cbd4:	ldcvs	8, cr15, [r9], {9}
   2cbd8:	rsbhi	pc, r6, r3
   2cbdc:	stmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2cbe0:	strbeq	lr, [r6], -r6, lsl #22
   2cbe4:	stmeq	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   2cbe8:	bl	202f8c <tcgetattr@plt+0x1feebc>
   2cbec:			; <UNDEFINED> instruction: 0xf8580686
   2cbf0:	tstlt	r8, r7
   2cbf4:	mrc	7, 6, APSR_nzcv, cr14, cr6, {6}
   2cbf8:			; <UNDEFINED> instruction: 0xf8da9b09
   2cbfc:	ldmdavs	r9, {r2}^
   2cc00:			; <UNDEFINED> instruction: 0xffd2f7e5
   2cc04:	stmdbls	r5, {r0, r3, r8, r9, fp, ip, pc}
   2cc08:			; <UNDEFINED> instruction: 0xf859685a
   2cc0c:			; <UNDEFINED> instruction: 0xf8473c10
   2cc10:			; <UNDEFINED> instruction: 0xf8d10008
   2cc14:	stmib	r6, {pc}^
   2cc18:			; <UNDEFINED> instruction: 0xf7f92301
   2cc1c:			; <UNDEFINED> instruction: 0xf8dfba73
   2cc20:			; <UNDEFINED> instruction: 0xf04f394c
   2cc24:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
   2cc28:			; <UNDEFINED> instruction: 0xf7f9601a
   2cc2c:			; <UNDEFINED> instruction: 0xf8dfb820
   2cc30:	stmiapl	r3!, {r2, r4, r5, r8, fp, ip, sp}^
   2cc34:	bllt	fe7eac2c <tcgetattr@plt+0xfe7e6b5c>
   2cc38:	ldmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2cc3c:			; <UNDEFINED> instruction: 0xf7fe58e3
   2cc40:			; <UNDEFINED> instruction: 0xf8dfbc50
   2cc44:	stmiapl	r3!, {r2, r4, r6, r8, fp, ip, sp}^
   2cc48:	mcrlt	7, 5, pc, cr9, cr9, {7}	; <UNPREDICTABLE>
   2cc4c:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2cc50:			; <UNDEFINED> instruction: 0xf7fa58e7
   2cc54:			; <UNDEFINED> instruction: 0xf8dabd3f
   2cc58:			; <UNDEFINED> instruction: 0xf8490004
   2cc5c:	orrslt	r3, r0, r8, lsl ip
   2cc60:			; <UNDEFINED> instruction: 0xf8da2201
   2cc64:			; <UNDEFINED> instruction: 0xf7f81008
   2cc68:	mcrrne	12, 11, pc, r2, cr9	; <UNPREDICTABLE>
   2cc6c:	ldceq	8, cr15, [r8], {73}	; 0x49
   2cc70:	blls	1a109c <tcgetattr@plt+0x19cfcc>
   2cc74:	ldrdhi	pc, [r0], -r3
   2cc78:	blt	116ac64 <tcgetattr@plt+0x1166b94>
   2cc7c:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2cc80:			; <UNDEFINED> instruction: 0xf7fd58e3
   2cc84:			; <UNDEFINED> instruction: 0xf8dfbef3
   2cc88:	andcs	r3, r0, #40, 18	; 0xa0000
   2cc8c:			; <UNDEFINED> instruction: 0xf8544611
   2cc90:			; <UNDEFINED> instruction: 0xf859c003
   2cc94:			; <UNDEFINED> instruction: 0xf8493c10
   2cc98:	bl	1f7d00 <tcgetattr@plt+0x1f3c30>
   2cc9c:	strcs	r0, [r1, -r3, lsl #7]
   2cca0:	eoreq	pc, r3, ip, asr #16
   2cca4:	stmdavs	r3, {r5, r6, r9, sl, lr}
   2cca8:	stmdavs	r3, {r0, r1, r3, r5, r8, fp, ip, sp, pc}^
   2ccac:	stmvs	r3, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
   2ccb0:	stmiavs	r3, {r0, r1, r3, r8, fp, ip, sp, pc}^
   2ccb4:	blx	219128 <tcgetattr@plt+0x215058>
   2ccb8:	strcs	pc, [r1], -r1, lsl #6
   2ccbc:	tstcc	r1, sl, lsl r3
   2ccc0:	stmdbcs	r8, {r4, ip, sp}
   2ccc4:			; <UNDEFINED> instruction: 0xf849d1ef
   2ccc8:	tstlt	lr, r0, lsl ip
   2cccc:	ldccs	8, cr15, [r8], {73}	; 0x49
   2ccd0:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2ccd4:	ldccs	8, cr15, [r8], {89}	; 0x59
   2ccd8:	stmiapl	r3!, {r0, r2, r8, fp, ip, pc}^
   2ccdc:	ldrdhi	pc, [r0], -r1
   2cce0:			; <UNDEFINED> instruction: 0xf7f9601a
   2cce4:			; <UNDEFINED> instruction: 0xf8dfba0f
   2cce8:	stmiapl	r3!, {r4, r5, r7, fp, ip, sp}^
   2ccec:	mrclt	7, 4, APSR_nzcv, cr11, cr9, {7}
   2ccf0:	stmiacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2ccf4:			; <UNDEFINED> instruction: 0xf7fe447a
   2ccf8:			; <UNDEFINED> instruction: 0xf8dfbd93
   2ccfc:	ldrbtmi	r2, [sl], #-2240	; 0xfffff740
   2cd00:	stcllt	7, cr15, [sl, #-1016]	; 0xfffffc08
   2cd04:	ldmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2cd08:			; <UNDEFINED> instruction: 0xf7fe58a6
   2cd0c:			; <UNDEFINED> instruction: 0xf8dfba48
   2cd10:	stmiapl	r3!, {r3, r7, fp, ip, sp}^
   2cd14:	stmdalt	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2cd18:	stmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2cd1c:			; <UNDEFINED> instruction: 0xf7fe58a6
   2cd20:			; <UNDEFINED> instruction: 0xf10abc83
   2cd24:	ldrbmi	r0, [r1], -r8, lsl #20
   2cd28:	blx	fef6ad04 <tcgetattr@plt+0xfef66c34>
   2cd2c:	ble	1636d34 <tcgetattr@plt+0x1632c64>
   2cd30:			; <UNDEFINED> instruction: 0xf8d39b05
   2cd34:			; <UNDEFINED> instruction: 0xf7f98000
   2cd38:			; <UNDEFINED> instruction: 0xf8dfb9e5
   2cd3c:	stmiapl	r3!, {r2, r3, r4, r6, fp, ip, sp}^
   2cd40:	stclt	7, cr15, [r9, #-1012]!	; 0xfffffc0c
   2cd44:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2cd48:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2cd4c:	ldrbtmi	r5, [r9], #-2279	; 0xfffff719
   2cd50:	stmdalt	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cd54:			; <UNDEFINED> instruction: 0xf8df2b00
   2cd58:	blle	14bad90 <tcgetattr@plt+0x14b6cc0>
   2cd5c:	stmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2cd60:	ldrbtmi	r5, [r9], #-2279	; 0xfffff719
   2cd64:	stmdalt	r3!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cd68:	ldmdagt	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2cd6c:			; <UNDEFINED> instruction: 0xf8dc44fc
   2cd70:	blcs	78d78 <tcgetattr@plt+0x74ca8>
   2cd74:	strhi	pc, [r7, #2]!
   2cd78:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2cd7c:			; <UNDEFINED> instruction: 0xf8df4632
   2cd80:	vtst.8	q8, q0, q0
   2cd84:			; <UNDEFINED> instruction: 0x960121ff
   2cd88:			; <UNDEFINED> instruction: 0x9600447b
   2cd8c:	smlsdxcs	r1, r8, r4, r4
   2cd90:	andvc	pc, r0, ip, asr #17
   2cd94:	stc2l	7, cr15, [r6, #-972]	; 0xfffffc34
   2cd98:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2cd9c:	subsne	pc, r0, #536870916	; 0x20000004
   2cda0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2cda4:	mcrcs	8, 0, r5, cr0, cr14, {4}
   2cda8:	strhi	pc, [sp, #2]
   2cdac:	ldmdaeq	r4, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
   2cdb0:	ldmdbeq	r0, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
   2cdb4:			; <UNDEFINED> instruction: 0xf8164632
   2cdb8:	movtlt	r3, #15105	; 0x3b01
   2cdbc:	svceq	0x0060f013
   2cdc0:	blcs	20211a8 <tcgetattr@plt+0x201d0d8>
   2cdc4:			; <UNDEFINED> instruction: 0xf8dfd0f6
   2cdc8:			; <UNDEFINED> instruction: 0x46493810
   2cdcc:	andcs	pc, r0, r8, asr #17
   2cdd0:			; <UNDEFINED> instruction: 0xf8c94640
   2cdd4:	stmiapl	r3!, {ip, sp, lr}^
   2cdd8:	ldmibvs	fp, {r0, r1, r3, r4, fp, sp, lr}
   2cddc:			; <UNDEFINED> instruction: 0x4798681b
   2cde0:			; <UNDEFINED> instruction: 0xf8dfe7e8
   2cde4:			; <UNDEFINED> instruction: 0xf85437f8
   2cde8:	strbmi	r9, [r8], -r3
   2cdec:			; <UNDEFINED> instruction: 0xf850f7f6
   2cdf0:	ldmdavs	r1!, {r0, r3, r8, r9, fp, ip, pc}
   2cdf4:	movwcc	r4, #34376	; 0x8648
   2cdf8:			; <UNDEFINED> instruction: 0xf7f54652
   2cdfc:			; <UNDEFINED> instruction: 0xf7fcf9e9
   2ce00:			; <UNDEFINED> instruction: 0xf8dfb81c
   2ce04:	stmiapl	r7!, {r2, r3, r4, r6, r7, r8, r9, sl, ip}^
   2ce08:			; <UNDEFINED> instruction: 0xf7fe4479
   2ce0c:	blls	19ae54 <tcgetattr@plt+0x196d84>
   2ce10:	ldrdhi	pc, [r0], -r3
   2ce14:	ldmdblt	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ce18:			; <UNDEFINED> instruction: 0xf0002a00
   2ce1c:			; <UNDEFINED> instruction: 0xf8df808f
   2ce20:	stmiapl	r3!, {r2, r3, r6, r8, r9, sl, ip, sp}^
   2ce24:	blcs	46e98 <tcgetattr@plt+0x42dc8>
   2ce28:	ldrbhi	pc, [r6, #-706]	; 0xfffffd3e	; <UNPREDICTABLE>
   2ce2c:			; <UNDEFINED> instruction: 0x3740f8df
   2ce30:			; <UNDEFINED> instruction: 0xf8df58e3
   2ce34:			; <UNDEFINED> instruction: 0x200017b0
   2ce38:			; <UNDEFINED> instruction: 0x47984479
   2ce3c:			; <UNDEFINED> instruction: 0xf8d39b05
   2ce40:			; <UNDEFINED> instruction: 0xf7f98000
   2ce44:			; <UNDEFINED> instruction: 0xf8dfb95f
   2ce48:	stmiapl	r3!, {r2, r3, r4, r8, r9, sl, ip, sp}^
   2ce4c:	svclt	0x0009f7fd
   2ce50:			; <UNDEFINED> instruction: 0x3744f8df
   2ce54:			; <UNDEFINED> instruction: 0xf7fe58e6
   2ce58:			; <UNDEFINED> instruction: 0xf8dfb9c5
   2ce5c:	stmiapl	r6!, {r3, r8, r9, sl, ip, sp}^
   2ce60:	stmiblt	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ce64:			; <UNDEFINED> instruction: 0xf8d39b05
   2ce68:			; <UNDEFINED> instruction: 0xf7f98000
   2ce6c:			; <UNDEFINED> instruction: 0xf8dbb94b
   2ce70:	blcs	38ea8 <tcgetattr@plt+0x34dd8>
   2ce74:			; <UNDEFINED> instruction: 0xf8dfd046
   2ce78:	stmiapl	r3!, {r2, r4, r5, r6, r7, r9, sl, ip, sp}^
   2ce7c:	blcs	46ef0 <tcgetattr@plt+0x42e20>
   2ce80:	strhi	pc, [r6, #-706]!	; 0xfffffd3e
   2ce84:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   2ce88:			; <UNDEFINED> instruction: 0xf8df58e3
   2ce8c:	andcs	r1, r0, ip, asr r7
   2ce90:			; <UNDEFINED> instruction: 0x47984479
   2ce94:			; <UNDEFINED> instruction: 0xf8d39b05
   2ce98:			; <UNDEFINED> instruction: 0xf7f98000
   2ce9c:			; <UNDEFINED> instruction: 0x4618b933
   2cea0:			; <UNDEFINED> instruction: 0xf9e0f010
   2cea4:			; <UNDEFINED> instruction: 0xf7392800
   2cea8:			; <UNDEFINED> instruction: 0xf7f9aed9
   2ceac:	ldrtmi	fp, [r8], -fp, asr #29
   2ceb0:	svc	0x0058f7d6
   2ceb4:			; <UNDEFINED> instruction: 0x3734f8df
   2ceb8:	strmi	r4, [r7], #-1147	; 0xfffffb85
   2cebc:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
   2cec0:	teqvc	fp, r8, lsr r0
   2cec4:	mrclt	7, 4, APSR_nzcv, cr1, cr9, {7}
   2cec8:	ldrdcc	pc, [ip], -fp
   2cecc:			; <UNDEFINED> instruction: 0xf8dfb1f3
   2ced0:	stmiapl	r3!, {r2, r3, r4, r7, r9, sl, ip, sp}^
   2ced4:	blcs	46f48 <tcgetattr@plt+0x42e78>
   2ced8:	ldrthi	pc, [r0], #-706	; 0xfffffd3e	; <UNPREDICTABLE>
   2cedc:			; <UNDEFINED> instruction: 0x3690f8df
   2cee0:	bls	183274 <tcgetattr@plt+0x17f1a4>
   2cee4:			; <UNDEFINED> instruction: 0xf8df2000
   2cee8:	ldmdavs	r6, {r3, r8, r9, sl, ip}
   2ceec:	rsbscc	pc, r8, #268435460	; 0x10000004
   2cef0:	ldmpl	r2!, {r0, r3, r4, r5, r6, sl, lr}
   2cef4:			; <UNDEFINED> instruction: 0xf7fb4798
   2cef8:			; <UNDEFINED> instruction: 0xf8dfbb60
   2cefc:	stmiapl	r3!, {r2, r3, r4, r7, r9, sl, ip, sp}^
   2cf00:	stmialt	r5!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cf04:			; <UNDEFINED> instruction: 0x365cf8df
   2cf08:	ldr	r5, [lr, r3, ror #17]!
   2cf0c:			; <UNDEFINED> instruction: 0x3654f8df
   2cf10:	strb	r5, [r6, r3, ror #17]!
   2cf14:			; <UNDEFINED> instruction: 0x26dcf8df
   2cf18:			; <UNDEFINED> instruction: 0xf7fb447a
   2cf1c:			; <UNDEFINED> instruction: 0xf8dfbdf2
   2cf20:	stmiapl	r6!, {r3, r4, r5, r6, r9, sl, ip, sp}^
   2cf24:	blt	a6af20 <tcgetattr@plt+0xa66e50>
   2cf28:			; <UNDEFINED> instruction: 0x266cf8df
   2cf2c:			; <UNDEFINED> instruction: 0xf7fd58a6
   2cf30:	blls	19bc04 <tcgetattr@plt+0x197b34>
   2cf34:	ldrdhi	pc, [r0], -r3
   2cf38:	stmialt	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cf3c:			; <UNDEFINED> instruction: 0x3624f8df
   2cf40:	ldrb	r5, [r6, -r3, ror #17]!
   2cf44:	ldrdcc	pc, [r0], -sl
   2cf48:	ldmdavc	sl, {r0, r1, r2, fp, ip, pc}^
   2cf4c:			; <UNDEFINED> instruction: 0xf7f77819
   2cf50:			; <UNDEFINED> instruction: 0xf7f9fb39
   2cf54:			; <UNDEFINED> instruction: 0xf8dfbb1b
   2cf58:	stmiapl	r3!, {r2, r3, r9, sl, ip, sp}^
   2cf5c:	bllt	2aaf5c <tcgetattr@plt+0x2a6e8c>
   2cf60:	eorsle	r2, r5, r0, lsl #22
   2cf64:			; <UNDEFINED> instruction: 0x3604f8df
   2cf68:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2cf6c:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2cf70:			; <UNDEFINED> instruction: 0xf8df80a7
   2cf74:	stmiapl	r3!, {r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
   2cf78:			; <UNDEFINED> instruction: 0x167cf8df
   2cf7c:	ldrbtmi	r2, [r9], #-0
   2cf80:	blls	17ede8 <tcgetattr@plt+0x17ad18>
   2cf84:	ldrdhi	pc, [r0], -r3
   2cf88:	ldmlt	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2cf8c:	ldrdcc	pc, [ip], -fp
   2cf90:			; <UNDEFINED> instruction: 0xf0022b00
   2cf94:			; <UNDEFINED> instruction: 0xf8df809f
   2cf98:	stmiapl	r3!, {r2, r4, r6, r7, r8, sl, ip, sp}^
   2cf9c:	blcs	47010 <tcgetattr@plt+0x42f40>
   2cfa0:	addshi	pc, r3, r2, asr #5
   2cfa4:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   2cfa8:			; <UNDEFINED> instruction: 0xf8df58e3
   2cfac:	andcs	r2, r0, r0, asr r6
   2cfb0:			; <UNDEFINED> instruction: 0x164cf8df
   2cfb4:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2cfb8:			; <UNDEFINED> instruction: 0x47986812
   2cfbc:			; <UNDEFINED> instruction: 0xf8d39b05
   2cfc0:			; <UNDEFINED> instruction: 0xf7f98000
   2cfc4:			; <UNDEFINED> instruction: 0xf8dfb89f
   2cfc8:	stmiapl	r3!, {r2, r3, r4, r7, r8, sl, ip, sp}^
   2cfcc:	stclt	7, cr15, [r0], {254}	; 0xfe
   2cfd0:	ldrcc	pc, [r0, #2271]	; 0x8df
   2cfd4:	strb	r5, [pc, r3, ror #17]
   2cfd8:	strcc	pc, [r8, #2271]	; 0x8df
   2cfdc:			; <UNDEFINED> instruction: 0xf7fe58e3
   2cfe0:	blls	29c888 <tcgetattr@plt+0x2987b8>
   2cfe4:	blcs	47058 <tcgetattr@plt+0x42f88>
   2cfe8:	ldrbthi	pc, [fp], r1, asr #32	; <UNPREDICTABLE>
   2cfec:	ldrdcc	pc, [ip], -fp
   2cff0:			; <UNDEFINED> instruction: 0xf0012b00
   2cff4:			; <UNDEFINED> instruction: 0xf8df86f2
   2cff8:	stmiapl	r3!, {r2, r4, r5, r6, r8, sl, ip, sp}^
   2cffc:	blcs	47070 <tcgetattr@plt+0x42fa0>
   2d000:	strbthi	pc, [r7], r1, asr #5	; <UNPREDICTABLE>
   2d004:	strbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2d008:			; <UNDEFINED> instruction: 0xf8df58e3
   2d00c:	andcs	r2, r0, r8, ror #10
   2d010:	ldrbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2d014:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2d018:			; <UNDEFINED> instruction: 0x47986812
   2d01c:			; <UNDEFINED> instruction: 0xf8d39b05
   2d020:			; <UNDEFINED> instruction: 0xf7f98000
   2d024:			; <UNDEFINED> instruction: 0xf8dbb86f
   2d028:	blcs	39060 <tcgetattr@plt+0x34f90>
   2d02c:	eorshi	pc, r6, r2
   2d030:	ldrcc	pc, [r8, #-2271]!	; 0xfffff721
   2d034:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2d038:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2d03c:			; <UNDEFINED> instruction: 0xf8df802a
   2d040:	stmiapl	r6!, {r4, r5, r8, sl, ip, sp}^
   2d044:	strcs	pc, [ip, #-2271]!	; 0xfffff721
   2d048:			; <UNDEFINED> instruction: 0xf8df460b
   2d04c:			; <UNDEFINED> instruction: 0x200015bc
   2d050:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2d054:			; <UNDEFINED> instruction: 0x47b06812
   2d058:			; <UNDEFINED> instruction: 0xf8d39b05
   2d05c:			; <UNDEFINED> instruction: 0xf7f98000
   2d060:			; <UNDEFINED> instruction: 0xf8dfb851
   2d064:	stmiapl	r3!, {r3, r8, sl, ip, sp}^
   2d068:	blcs	470dc <tcgetattr@plt+0x4300c>
   2d06c:	orrhi	pc, r5, #536870924	; 0x2000000c
   2d070:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   2d074:			; <UNDEFINED> instruction: 0xf7fe58e3
   2d078:			; <UNDEFINED> instruction: 0xf8dfbfc3
   2d07c:	stmiapl	r7!, {r3, r5, r6, r7, sl, ip, sp}^
   2d080:	blt	ffd6b080 <tcgetattr@plt+0xffd66fb0>
   2d084:	strcc	pc, [r4, #2271]	; 0x8df
   2d088:	movwls	r5, #26851	; 0x68e3
   2d08c:	addsmi	r6, r9, #1769472	; 0x1b0000
   2d090:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2d094:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2d098:	ldrbthi	pc, [lr], r2, asr #6	; <UNPREDICTABLE>
   2d09c:			; <UNDEFINED> instruction: 0xf0022b00
   2d0a0:			; <UNDEFINED> instruction: 0xf8db86fc
   2d0a4:	blcs	390dc <tcgetattr@plt+0x3500c>
   2d0a8:	ldrbthi	pc, [r2], r2	; <UNPREDICTABLE>
   2d0ac:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   2d0b0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2d0b4:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2d0b8:			; <UNDEFINED> instruction: 0xf8df86e7
   2d0bc:	stmiapl	r3!, {r2, r4, r5, r7, sl, ip, sp}^
   2d0c0:	ldrbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   2d0c4:	ldrbtmi	r2, [r9], #-0
   2d0c8:	blls	17ef30 <tcgetattr@plt+0x17ae60>
   2d0cc:	ldrdhi	pc, [r0], -r3
   2d0d0:	ldmdalt	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d0d4:	ldrdcc	pc, [ip], -fp
   2d0d8:			; <UNDEFINED> instruction: 0xf0022b00
   2d0dc:			; <UNDEFINED> instruction: 0xf8df800f
   2d0e0:	stmiapl	r3!, {r2, r3, r7, sl, ip, sp}^
   2d0e4:	blcs	47158 <tcgetattr@plt+0x43088>
   2d0e8:	andhi	pc, r3, r2, asr #5
   2d0ec:	strcc	pc, [r0], #2271	; 0x8df
   2d0f0:			; <UNDEFINED> instruction: 0xf8df58e3
   2d0f4:	andcs	r1, r0, r4, lsr #10
   2d0f8:			; <UNDEFINED> instruction: 0x47984479
   2d0fc:			; <UNDEFINED> instruction: 0xf8d39b05
   2d100:			; <UNDEFINED> instruction: 0xf7f88000
   2d104:			; <UNDEFINED> instruction: 0xf8dfbfff
   2d108:	stmiapl	r3!, {r4, r7, sl, ip, sp}^
   2d10c:	mrclt	7, 4, APSR_nzcv, cr15, cr12, {7}
   2d110:	strcc	pc, [r4], #2271	; 0x8df
   2d114:			; <UNDEFINED> instruction: 0xf7fc58e6
   2d118:			; <UNDEFINED> instruction: 0xf8dbbc97
   2d11c:	blcs	39154 <tcgetattr@plt+0x35084>
   2d120:	orrshi	pc, r7, #2
   2d124:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2d128:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2d12c:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2d130:			; <UNDEFINED> instruction: 0xf8df838c
   2d134:	stmiapl	r3!, {r2, r3, r4, r5, sl, ip, sp}^
   2d138:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   2d13c:	ldrbtmi	r2, [r9], #-0
   2d140:	blls	17efa8 <tcgetattr@plt+0x17aed8>
   2d144:	ldrdhi	pc, [r0], -r3
   2d148:	svclt	0x00dcf7f8
   2d14c:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2d150:			; <UNDEFINED> instruction: 0xf7fd58e6
   2d154:			; <UNDEFINED> instruction: 0xf8dfbf2e
   2d158:	stmiapl	r6!, {r2, r3, sl, ip, sp}^
   2d15c:	svclt	0x0029f7fd
   2d160:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2d164:			; <UNDEFINED> instruction: 0xf7fd58e6
   2d168:	blmi	fffdb844 <tcgetattr@plt+0xfffd7774>
   2d16c:			; <UNDEFINED> instruction: 0xf7fa58e3
   2d170:			; <UNDEFINED> instruction: 0xf8dfbdef
   2d174:	stmiapl	r1!, {r2, r3, r5, r7, sl, ip, sp}^
   2d178:	ldrdeq	pc, [r4], -sl
   2d17c:			; <UNDEFINED> instruction: 0xf80ef7f0
   2d180:			; <UNDEFINED> instruction: 0xf8d39b05
   2d184:			; <UNDEFINED> instruction: 0xf7f88000
   2d188:			; <UNDEFINED> instruction: 0xf8dfbfbd
   2d18c:	ldrbtmi	r2, [sl], #-1176	; 0xfffffb68
   2d190:	blt	fe52b194 <tcgetattr@plt+0xfe5270c4>
   2d194:	stmiapl	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, fp, lr}^
   2d198:	blt	fe2ab19c <tcgetattr@plt+0xfe2a70cc>
   2d19c:	strne	pc, [r8], #2271	; 0x8df
   2d1a0:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
   2d1a4:	bl	fe5eb104 <tcgetattr@plt+0xfe5e7034>
   2d1a8:			; <UNDEFINED> instruction: 0xf0402800
   2d1ac:	movwcs	r8, #4335	; 0x10ef
   2d1b0:	ldccc	8, cr15, [r0], {73}	; 0x49
   2d1b4:	ldclt	7, cr15, [r3, #1012]	; 0x3f4
   2d1b8:	stmiapl	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, lr}^
   2d1bc:	blt	fe52b1b4 <tcgetattr@plt+0xfe5270e4>
   2d1c0:	stmiapl	r3!, {r3, r5, r6, r7, r8, r9, fp, lr}^
   2d1c4:	bllt	42b1c8 <tcgetattr@plt+0x4270f8>
   2d1c8:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2d1cc:	ldccs	8, cr15, [r0], {73}	; 0x49
   2d1d0:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   2d1d4:			; <UNDEFINED> instruction: 0xf77c2900
   2d1d8:	svcls	0x0006aa35
   2d1dc:	addcs	sl, r0, r6, lsl lr
   2d1e0:	b	14072cc <tcgetattr@plt+0x14031fc>
   2d1e4:			; <UNDEFINED> instruction: 0xf0020ce2
   2d1e8:			; <UNDEFINED> instruction: 0xf5010207
   2d1ec:	blx	104164c <tcgetattr@plt+0x103d57c>
   2d1f0:	stmdavs	r9, {r1, r9, ip, sp, lr, pc}
   2d1f4:	and	pc, ip, r1, lsl r8	; <UNPREDICTABLE>
   2d1f8:	andeq	lr, lr, #270336	; 0x42000
   2d1fc:	andcs	pc, ip, r1, lsl #16
   2d200:	ldmdavs	r9, {r1, r4, r5, fp, sp, lr}
   2d204:	eorsvs	r3, r2, r1, lsl #4
   2d208:	blle	ffa7dc38 <tcgetattr@plt+0xffa79b68>
   2d20c:	blt	6eb204 <tcgetattr@plt+0x6e7134>
   2d210:			; <UNDEFINED> instruction: 0xf14007d8
   2d214:			; <UNDEFINED> instruction: 0xf02380d1
   2d218:	addpl	r0, fp, r1, lsl #6
   2d21c:	svclt	0x00baf7fb
   2d220:	stmiapl	r3!, {r0, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   2d224:	mrclt	7, 0, APSR_nzcv, cr11, cr9, {7}
   2d228:	stmiapl	r3!, {r0, r1, r3, r4, r6, r7, r8, r9, fp, lr}^
   2d22c:	svclt	0x00f4f7fa
   2d230:	ldrdcc	pc, [ip], -fp
   2d234:	blmi	ff3999e8 <tcgetattr@plt+0xff395918>
   2d238:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2d23c:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2d240:	blmi	ff30dcf0 <tcgetattr@plt+0xff309c20>
   2d244:	bls	1c35d8 <tcgetattr@plt+0x1bf508>
   2d248:	ldmibmi	r9!, {sp}^
   2d24c:			; <UNDEFINED> instruction: 0xf6426816
   2d250:	ldrbtmi	r1, [r9], #-580	; 0xfffffdbc
   2d254:			; <UNDEFINED> instruction: 0x479858b2
   2d258:			; <UNDEFINED> instruction: 0xf8d39b05
   2d25c:			; <UNDEFINED> instruction: 0xf7f88000
   2d260:	blmi	ff39cfac <tcgetattr@plt+0xff398edc>
   2d264:			; <UNDEFINED> instruction: 0xf7fd58e3
   2d268:	blmi	fefdcf80 <tcgetattr@plt+0xfefd8eb0>
   2d26c:			; <UNDEFINED> instruction: 0xf7fd58e3
   2d270:	blmi	fef5cf78 <tcgetattr@plt+0xfef58ea8>
   2d274:	strb	r5, [r6, r3, ror #17]!
   2d278:			; <UNDEFINED> instruction: 0xf0114638
   2d27c:			; <UNDEFINED> instruction: 0xf849fa1d
   2d280:	andcc	r0, r1, r0, lsl ip
   2d284:	rsbhi	pc, r2, #2
   2d288:	ldrdeq	pc, [r8], -sl
   2d28c:			; <UNDEFINED> instruction: 0xf43d2800
   2d290:			; <UNDEFINED> instruction: 0xf8daa847
   2d294:	blcs	392cc <tcgetattr@plt+0x351fc>
   2d298:	bge	136a484 <tcgetattr@plt+0x13663b4>
   2d29c:	stmdalt	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d2a0:	ldmib	fp, {r1, r5, r6, r7, fp, ip, lr}^
   2d2a4:	eorcc	r0, r0, #0, 2
   2d2a8:	mrc2	7, 5, pc, cr12, cr5, {7}
   2d2ac:			; <UNDEFINED> instruction: 0xf8d39b05
   2d2b0:			; <UNDEFINED> instruction: 0xf7f88000
   2d2b4:	ldmdavs	r2!, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, pc}
   2d2b8:			; <UNDEFINED> instruction: 0xf0022a00
   2d2bc:	blcs	4dd90 <tcgetattr@plt+0x49cc0>
   2d2c0:	adchi	pc, ip, #2
   2d2c4:	stmiapl	r3!, {r0, r3, r5, r7, r8, r9, fp, lr}^
   2d2c8:	blcs	4733c <tcgetattr@plt+0x4326c>
   2d2cc:	adchi	pc, r2, #536870924	; 0x2000000c
   2d2d0:	stmiapl	r7!, {r0, r1, r2, r5, r7, r8, r9, fp, lr}^
   2d2d4:	cmpne	r0, r2, asr #4	; <UNPREDICTABLE>
   2d2d8:	ldmdapl	r1, {r1, r2, r4, r6, r7, r8, r9, fp, lr}^
   2d2dc:	stmiapl	r3!, {sp}^
   2d2e0:	svcvs	0x00529101
   2d2e4:	andls	r4, r0, #212, 18	; 0x350000
   2d2e8:	bls	2fe4d4 <tcgetattr@plt+0x2fa404>
   2d2ec:			; <UNDEFINED> instruction: 0x47b86812
   2d2f0:	stmiblt	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d2f4:	stmiapl	r7!, {r0, r1, r3, r4, r7, r8, r9, fp, lr}^
   2d2f8:	stmdalt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d2fc:	stmiapl	r3!, {r0, r3, r4, r7, r8, r9, fp, lr}^
   2d300:	mcrlt	7, 1, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
   2d304:	ldmdaeq	r4, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
   2d308:			; <UNDEFINED> instruction: 0x46584619
   2d30c:	strbmi	r2, [r2], -sl, lsl #6
   2d310:			; <UNDEFINED> instruction: 0xf7f59700
   2d314:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   2d318:	mcrge	4, 1, pc, cr11, cr12, {3}	; <UNPREDICTABLE>
   2d31c:			; <UNDEFINED> instruction: 0xf1a99700
   2d320:			; <UNDEFINED> instruction: 0xf8da0210
   2d324:	ldrbmi	r1, [r8], -r8
   2d328:			; <UNDEFINED> instruction: 0xf7f5230a
   2d32c:	stmdacs	r0, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   2d330:	mrcge	4, 0, APSR_nzcv, cr15, cr12, {3}
   2d334:	ldcne	8, cr15, [r4], {89}	; 0x59
   2d338:	andeq	pc, ip, sl, lsl #2
   2d33c:	ldccs	8, cr15, [r0], {89}	; 0x59
   2d340:	tstls	r7, r6, lsr r8
   2d344:			; <UNDEFINED> instruction: 0xf7f59206
   2d348:	ldmib	sp, {r0, r1, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   2d34c:	strmi	r2, [r3], -r6, lsl #2
   2d350:			; <UNDEFINED> instruction: 0xf7da4630
   2d354:	msrcs	SPSR_, pc, ror #18
   2d358:			; <UNDEFINED> instruction: 0xf7de2000
   2d35c:	blls	1acba8 <tcgetattr@plt+0x1a8ad8>
   2d360:	ldrdhi	pc, [r0], -r3
   2d364:	mcrlt	7, 6, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
   2d368:			; <UNDEFINED> instruction: 0x461a6830
   2d36c:			; <UNDEFINED> instruction: 0xf7da4619
   2d370:	ldrb	pc, [r0, r1, ror #18]!	; <UNPREDICTABLE>
   2d374:	stmiapl	r6!, {r3, r7, r8, r9, fp, lr}^
   2d378:	mcrlt	7, 4, pc, cr3, cr12, {7}	; <UNPREDICTABLE>
   2d37c:	ldrbtmi	r4, [r9], #-2479	; 0xfffff651
   2d380:	ldmlt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d384:	stmiapl	r3!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, lr}^
   2d388:	stmialt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d38c:	ldrdcc	pc, [ip], -fp
   2d390:			; <UNDEFINED> instruction: 0xf0022b00
   2d394:	blmi	1d8e948 <tcgetattr@plt+0x1d8a878>
   2d398:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2d39c:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2d3a0:	blmi	1d0e928 <tcgetattr@plt+0x1d0a858>
   2d3a4:	stmibmi	r6!, {r0, r1, r5, r6, r7, fp, ip, lr}
   2d3a8:	ldrbtmi	r2, [r9], #-0
   2d3ac:	blls	17f214 <tcgetattr@plt+0x17b144>
   2d3b0:	ldrdhi	pc, [r0], -r3
   2d3b4:	mcrlt	7, 5, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
   2d3b8:	svclt	0x00142b00
   2d3bc:	movwcs	r2, #17159	; 0x4307
   2d3c0:			; <UNDEFINED> instruction: 0xf7fb508b
   2d3c4:	blmi	1d5cf68 <tcgetattr@plt+0x1d58e98>
   2d3c8:			; <UNDEFINED> instruction: 0xf7fc58e3
   2d3cc:	bmi	1cdcb98 <tcgetattr@plt+0x1cd8ac8>
   2d3d0:			; <UNDEFINED> instruction: 0xf7f958a6
   2d3d4:	blmi	1c5b57c <tcgetattr@plt+0x1c574ac>
   2d3d8:			; <UNDEFINED> instruction: 0xf7fd58e3
   2d3dc:	blmi	189d314 <tcgetattr@plt+0x1899244>
   2d3e0:			; <UNDEFINED> instruction: 0xf7fd58e3
   2d3e4:	blmi	1b5d30c <tcgetattr@plt+0x1b5923c>
   2d3e8:			; <UNDEFINED> instruction: 0xf7fc58e3
   2d3ec:	blmi	1adcc84 <tcgetattr@plt+0x1ad8bb4>
   2d3f0:			; <UNDEFINED> instruction: 0xf7fd58e3
   2d3f4:			; <UNDEFINED> instruction: 0xf8dbb906
   2d3f8:			; <UNDEFINED> instruction: 0xb1a3300c
   2d3fc:	stmiapl	r3!, {r0, r1, r3, r4, r6, r8, r9, fp, lr}^
   2d400:	blcs	47474 <tcgetattr@plt+0x433a4>
   2d404:	ldrbhi	pc, [r4], #705	; 0x2c1	; <UNPREDICTABLE>
   2d408:	stmiapl	r3!, {r0, r3, r4, r6, r8, r9, fp, lr}^
   2d40c:	andcs	r4, r0, sp, lsl #19
   2d410:			; <UNDEFINED> instruction: 0x47984479
   2d414:			; <UNDEFINED> instruction: 0xf8d39b05
   2d418:			; <UNDEFINED> instruction: 0xf7f88000
   2d41c:	bmi	149cdf0 <tcgetattr@plt+0x1498d20>
   2d420:			; <UNDEFINED> instruction: 0xf7f858a6
   2d424:	blmi	141d078 <tcgetattr@plt+0x1418fa8>
   2d428:	strb	r5, [pc, r3, ror #17]!
   2d42c:	tstcs	r0, sl, lsl #4
   2d430:	b	1a6b390 <tcgetattr@plt+0x1a672c0>
   2d434:	ldrdcs	pc, [r4], -sl
   2d438:	bcs	3ee44 <tcgetattr@plt+0x3ad74>
   2d43c:	svcge	0x0046f43d
   2d440:	tstcs	r0, r0, lsl r6
   2d444:			; <UNDEFINED> instruction: 0xf7d6220a
   2d448:			; <UNDEFINED> instruction: 0x4606ea5e
   2d44c:	mcrlt	7, 7, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
   2d450:	ldrdcs	pc, [ip], -fp
   2d454:			; <UNDEFINED> instruction: 0xf0002a00
   2d458:	bmi	114f300 <tcgetattr@plt+0x114b230>
   2d45c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   2d460:	vmlsl.s8	q9, d2, d0
   2d464:	bmi	10cd6a4 <tcgetattr@plt+0x10c95d4>
   2d468:	bmi	10c3708 <tcgetattr@plt+0x10bf638>
   2d46c:	blx	f60a6 <tcgetattr@plt+0xf1fd6>
   2d470:	ldmdbmi	r5!, {r0, r1, r2, r8, r9, sl, ip, sp, lr, pc}^
   2d474:	andls	r5, r0, r3, lsr #17
   2d478:	andcs	r4, r0, r9, ror r4
   2d47c:	blls	1c74ec <tcgetattr@plt+0x1c341c>
   2d480:	sbfxmi	r5, fp, #19, #17
   2d484:			; <UNDEFINED> instruction: 0xf8d39b05
   2d488:			; <UNDEFINED> instruction: 0xf7f88000
   2d48c:	blmi	10dcd80 <tcgetattr@plt+0x10d8cb0>
   2d490:			; <UNDEFINED> instruction: 0xf7fc58e3
   2d494:			; <UNDEFINED> instruction: 0xf8dabf05
   2d498:	mvnslt	r1, r4
   2d49c:	blmi	1b3fe50 <tcgetattr@plt+0x1b3bd80>
   2d4a0:	stmiapl	r2!, {r1, r2, r5, r7, fp, ip, lr}^
   2d4a4:	addsmi	r6, r0, #48, 16	; 0x300000
   2d4a8:	cmplt	r0, fp
   2d4ac:	stc2l	0, cr15, [r8], {18}
   2d4b0:			; <UNDEFINED> instruction: 0xf8d39b05
   2d4b4:			; <UNDEFINED> instruction: 0xf7f88000
   2d4b8:	blmi	adcd54 <tcgetattr@plt+0xad8c84>
   2d4bc:			; <UNDEFINED> instruction: 0xf7fe58e6
   2d4c0:			; <UNDEFINED> instruction: 0x4608baf0
   2d4c4:			; <UNDEFINED> instruction: 0xf0122100
   2d4c8:	blls	1abc3c <tcgetattr@plt+0x1a7b6c>
   2d4cc:	ldrdhi	pc, [r0], -r3
   2d4d0:			; <UNDEFINED> instruction: 0xf7f86030
   2d4d4:	stmdacs	r0, {r0, r1, r2, r4, r9, sl, fp, ip, sp, pc}
   2d4d8:	subshi	pc, r1, #66	; 0x42
   2d4dc:			; <UNDEFINED> instruction: 0xf8d39b05
   2d4e0:			; <UNDEFINED> instruction: 0xf7f88000
   2d4e4:	blmi	81cd28 <tcgetattr@plt+0x818c58>
   2d4e8:			; <UNDEFINED> instruction: 0xf7fe58e3
   2d4ec:	blmi	79cc80 <tcgetattr@plt+0x798bb0>
   2d4f0:	stmiapl	r3!, {r1, r2, r3, r4, r9, fp, lr}^
   2d4f4:			; <UNDEFINED> instruction: 0xf7fe58a6
   2d4f8:	blmi	6dceec <tcgetattr@plt+0x6d8e1c>
   2d4fc:			; <UNDEFINED> instruction: 0xf7fc58e3
   2d500:			; <UNDEFINED> instruction: 0xf8dabbc2
   2d504:	ldmdavc	fp, {ip, sp}
   2d508:	ldccc	8, cr15, [r8], {73}	; 0x49
   2d50c:	ldclt	7, cr15, [r7, #992]!	; 0x3e0
   2d510:			; <UNDEFINED> instruction: 0xf7fe2004
   2d514:	bmi	85cc94 <tcgetattr@plt+0x858bc4>
   2d518:			; <UNDEFINED> instruction: 0xf7fc58a6
   2d51c:	bmi	49b7c4 <tcgetattr@plt+0x4976f4>
   2d520:			; <UNDEFINED> instruction: 0xf7fc58a6
   2d524:	blmi	41b7bc <tcgetattr@plt+0x4176ec>
   2d528:			; <UNDEFINED> instruction: 0xf7fe58e6
   2d52c:	blmi	6dbef8 <tcgetattr@plt+0x6d7e28>
   2d530:			; <UNDEFINED> instruction: 0xf7fa58e3
   2d534:	vadd.i8	d27, d1, d12
   2d538:	ldmpl	fp, {r2, r5, r6, r9, ip, lr}
   2d53c:			; <UNDEFINED> instruction: 0xf4392b00
   2d540:	ldmdavc	fp, {r1, r4, r7, r8, r9, fp, sp, pc}
   2d544:			; <UNDEFINED> instruction: 0xf4392b00
   2d548:			; <UNDEFINED> instruction: 0xf7fcab8e
   2d54c:	blmi	109babc <tcgetattr@plt+0x10979ec>
   2d550:	andls	r2, r0, #1073741824	; 0x40000000
   2d554:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
   2d558:	rscscc	pc, pc, #79	; 0x4f
   2d55c:	mcrr	7, 13, pc, lr, cr6	; <UNPREDICTABLE>
   2d560:	ldmdblt	r1!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d564:	andeq	r0, r0, ip, lsl #6
   2d568:	andeq	r0, r0, r4, ror r3
   2d56c:	muleq	r0, ip, r5
   2d570:	strdeq	r0, [r0], -r4
   2d574:	andeq	r0, r0, r8, lsr #6
   2d578:	andeq	r7, r1, r6, ror lr
   2d57c:	andeq	r7, r1, r2, lsl #16
   2d580:	muleq	r1, r0, r7
   2d584:	andeq	r8, r1, ip, lsl r7
   2d588:	andeq	r7, r1, sl, ror #23
   2d58c:			; <UNDEFINED> instruction: 0x0002cfb4
   2d590:			; <UNDEFINED> instruction: 0x000197be
   2d594:	andeq	r7, r1, r4, asr fp
   2d598:	andeq	r0, r0, r8, lsr #7
   2d59c:	andeq	r7, r1, ip, lsl #22
   2d5a0:	andeq	r8, r1, r6, ror #5
   2d5a4:	andeq	r9, r1, sl, asr #32
   2d5a8:	andeq	r8, r1, r0, asr #5
   2d5ac:	strdeq	r0, [r0], -ip
   2d5b0:	andeq	r0, r0, r0, lsl #7
   2d5b4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2d5b8:	andeq	r7, r1, ip, lsl #9
   2d5bc:	andeq	r7, r1, r2, ror #21
   2d5c0:	andeq	r7, r1, r6, lsr #19
   2d5c4:	andeq	r8, r1, lr, lsl r9
   2d5c8:	andeq	r4, r3, ip, lsr #3
   2d5cc:			; <UNDEFINED> instruction: 0xffff5939
   2d5d0:	ldrdeq	r8, [r1], -r4
   2d5d4:	andeq	r0, r0, ip, ror #6
   2d5d8:	andeq	r0, r0, r8, asr r3
   2d5dc:	andeq	r0, r0, r0, lsl r4
   2d5e0:	andeq	r7, r1, ip, ror #17
   2d5e4:			; <UNDEFINED> instruction: 0x000193bc
   2d5e8:	andeq	r8, r1, r4, ror r9
   2d5ec:	andeq	r7, r1, r4, ror #30
   2d5f0:	andeq	r7, r1, r0, ror sl
   2d5f4:	andeq	r7, r1, r8, ror #4
   2d5f8:	andeq	r8, r1, lr, lsr r7
   2d5fc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2d600:	andeq	r7, r1, r6, lsl #22
   2d604:	andeq	r8, r1, r2, ror #21
   2d608:	strdeq	r8, [r1], -r6
   2d60c:	andeq	r0, r0, r8, asr #5
   2d610:	andeq	r0, r0, ip, lsr r4
   2d614:	andeq	r9, r1, r2, lsr #32
   2d618:			; <UNDEFINED> instruction: 0x00018fb0
   2d61c:	andeq	r9, r1, r6, lsr #32
   2d620:	andeq	r0, r0, r4, ror #6
   2d624:	muleq	r1, r6, r4
   2d628:	andeq	r7, r1, r2, lsl #9
   2d62c:			; <UNDEFINED> instruction: 0x000003b8
   2d630:	andeq	r8, r1, sl, ror r5
   2d634:	andeq	r0, r0, r8, ror r4
   2d638:	andeq	r8, r1, r4, ror r3
   2d63c:	andeq	r7, r1, sl, lsr r3
   2d640:	andeq	r7, r1, r6, lsr #14
   2d644:	andeq	r7, r1, ip, asr #22
   2d648:	andeq	r7, r1, ip, lsr #21
   2d64c:	andeq	r0, r0, r8, ror #10
   2d650:	strdeq	r0, [r0], -r4
   2d654:	strdeq	r7, [r1], -lr
   2d658:	ldccc	8, cr15, [r4], #-892	; 0xfffffc84
   2d65c:	andls	r4, r0, #56, 12	; 0x3800000
   2d660:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   2d664:	rscscc	pc, pc, #79	; 0x4f
   2d668:	bl	ff26b5c8 <tcgetattr@plt+0xff2674f8>
   2d66c:	orrspl	pc, r9, #536870916	; 0x20000004
   2d670:	andcs	pc, r3, r9, lsl r8	; <UNPREDICTABLE>
   2d674:	svclt	0x008f2a1f
   2d678:	subscs	r7, lr, #250	; 0xfa
   2d67c:			; <UNDEFINED> instruction: 0xf81970fa
   2d680:	svclt	0x009e3003
   2d684:	movteq	pc, #131	; 0x83	; <UNPREDICTABLE>
   2d688:	smladxcc	r1, fp, r1, r7
   2d68c:	smlsdcc	r1, fp, r3, r2
   2d690:			; <UNDEFINED> instruction: 0xf7fc70fb
   2d694:			; <UNDEFINED> instruction: 0xf8dfb8d8
   2d698:	stmiapl	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp}^
   2d69c:	blt	fe36b69c <tcgetattr@plt+0xfe3675cc>
   2d6a0:	blcc	ffc6ba24 <tcgetattr@plt+0xffc67954>
   2d6a4:			; <UNDEFINED> instruction: 0xf7f958e3
   2d6a8:			; <UNDEFINED> instruction: 0xf8dfbbaa
   2d6ac:	stmiapl	r3!, {r3, r5, r6, r7, r8, r9, fp, ip, sp}^
   2d6b0:	stclt	7, cr15, [r6], #-1008	; 0xfffffc10
   2d6b4:			; <UNDEFINED> instruction: 0xf0012a00
   2d6b8:			; <UNDEFINED> instruction: 0xf8df8271
   2d6bc:	stmiapl	r3!, {r2, r3, r4, r6, r7, r8, r9, fp, ip, sp}^
   2d6c0:	blcs	47734 <tcgetattr@plt+0x43664>
   2d6c4:	rsbhi	pc, r6, #268435468	; 0x1000000c
   2d6c8:	blcc	ff46ba4c <tcgetattr@plt+0xff46797c>
   2d6cc:			; <UNDEFINED> instruction: 0xf8df58e3
   2d6d0:	ldrdcs	r1, [r0], -r0
   2d6d4:			; <UNDEFINED> instruction: 0x47984479
   2d6d8:	ldclt	7, cr15, [r7], {252}	; 0xfc
   2d6dc:	blne	ff16ba60 <tcgetattr@plt+0xff167990>
   2d6e0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   2d6e4:	ldm	r6!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d6e8:			; <UNDEFINED> instruction: 0xf0002800
   2d6ec:			; <UNDEFINED> instruction: 0xf8db8462
   2d6f0:	blcs	39728 <tcgetattr@plt+0x35658>
   2d6f4:	ldrhi	pc, [fp, #-2]!
   2d6f8:	blcc	fe76ba7c <tcgetattr@plt+0xfe7679ac>
   2d6fc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2d700:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2d704:			; <UNDEFINED> instruction: 0xf8df856c
   2d708:	stmiapl	r3!, {r2, r4, r7, r8, r9, fp, ip, sp}^
   2d70c:	blne	fe66ba90 <tcgetattr@plt+0xfe6679c0>
   2d710:	andcs	r4, r0, r2, asr #12
   2d714:			; <UNDEFINED> instruction: 0x47984479
   2d718:			; <UNDEFINED> instruction: 0xf8d39b05
   2d71c:			; <UNDEFINED> instruction: 0xf7f88000
   2d720:			; <UNDEFINED> instruction: 0xf8dfbcf1
   2d724:	stmiapl	r3!, {r3, r7, r8, r9, fp, ip, sp}^
   2d728:	blt	ff2eb720 <tcgetattr@plt+0xff2e7650>
   2d72c:	blcc	196bab0 <tcgetattr@plt+0x19679e0>
   2d730:			; <UNDEFINED> instruction: 0xf7fe58e3
   2d734:			; <UNDEFINED> instruction: 0xf8dfba5d
   2d738:	stmiapl	r3!, {r2, r4, r5, r6, r8, r9, fp, ip, sp}^
   2d73c:	bllt	7ab730 <tcgetattr@plt+0x7a7660>
   2d740:	blcs	1b6bac4 <tcgetattr@plt+0x1b679f4>
   2d744:			; <UNDEFINED> instruction: 0xf7fd447a
   2d748:			; <UNDEFINED> instruction: 0xf8dfbc13
   2d74c:	stmiapl	r3!, {r5, r6, r8, r9, fp, ip, sp}^
   2d750:	stclt	7, cr15, [r7], {253}	; 0xfd
   2d754:	blcc	f6bad8 <tcgetattr@plt+0xf67a08>
   2d758:			; <UNDEFINED> instruction: 0xf7fd58e3
   2d75c:			; <UNDEFINED> instruction: 0xf8dfbc02
   2d760:	stmiapl	r3!, {r2, r3, r6, r8, r9, fp, ip, sp}^
   2d764:	ldmdalt	r1, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d768:	blcc	a6baec <tcgetattr@plt+0xa67a1c>
   2d76c:			; <UNDEFINED> instruction: 0xf7fe58e3
   2d770:			; <UNDEFINED> instruction: 0xf8dfb80c
   2d774:	stmiapl	r3!, {r3, r4, r5, r8, r9, fp, ip, sp}^
   2d778:	mcrlt	7, 1, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
   2d77c:	blcc	56bb00 <tcgetattr@plt+0x567a30>
   2d780:			; <UNDEFINED> instruction: 0xf7fd58e3
   2d784:			; <UNDEFINED> instruction: 0xf8dfbe1b
   2d788:	stmiapl	r3!, {r2, r5, r8, r9, fp, ip, sp}^
   2d78c:	ldmdalt	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d790:	blcc	6bb14 <tcgetattr@plt+0x67a44>
   2d794:			; <UNDEFINED> instruction: 0xf7fc58e3
   2d798:			; <UNDEFINED> instruction: 0xf8dbbedf
   2d79c:	bcs	357d4 <tcgetattr@plt+0x31704>
   2d7a0:			; <UNDEFINED> instruction: 0xf8dfd038
   2d7a4:	stmiapl	r2!, {r2, r4, r5, r6, r7, r9, fp, sp}
   2d7a8:	bcs	477f8 <tcgetattr@plt+0x43728>
   2d7ac:	andhi	pc, r6, #268435468	; 0x1000000c
   2d7b0:	bcs	ffa6bb34 <tcgetattr@plt+0xffa67a64>
   2d7b4:	andcs	r5, ip, #10878976	; 0xa60000
   2d7b8:	beq	ffe6bb3c <tcgetattr@plt+0xffe67a6c>
   2d7bc:	vqrdmulh.s<illegal width 8>	d15, d7, d2
   2d7c0:	stmdapl	r2!, {r1, r2, r8, r9, sl, fp, ip, pc}
   2d7c4:			; <UNDEFINED> instruction: 0xf8df2000
   2d7c8:	ldmdavs	r2, {r4, r5, r6, r7, r9, fp, ip}
   2d7cc:	ldmpl	fp!, {r0, r3, r4, r5, r6, sl, lr}^
   2d7d0:	blls	17f698 <tcgetattr@plt+0x17b5c8>
   2d7d4:	ldrdhi	pc, [r0], -r3
   2d7d8:	ldclt	7, cr15, [r4], {248}	; 0xf8
   2d7dc:	bcc	ff36bb60 <tcgetattr@plt+0xff367a90>
   2d7e0:			; <UNDEFINED> instruction: 0xf7fc58e3
   2d7e4:			; <UNDEFINED> instruction: 0x4639be3f
   2d7e8:			; <UNDEFINED> instruction: 0xf8012320
   2d7ec:	blne	fe2bc3f8 <tcgetattr@plt+0xfe2b8328>
   2d7f0:	rscsvc	pc, pc, #813694976	; 0x30800000
   2d7f4:	andcc	r4, r1, #72, 12	; 0x4800000
   2d7f8:			; <UNDEFINED> instruction: 0xf93cf00f
   2d7fc:	blt	f2b7e8 <tcgetattr@plt+0xf27718>
   2d800:			; <UNDEFINED> instruction: 0x23204639
   2d804:	blcc	ab810 <tcgetattr@plt+0xa7740>
   2d808:	teqeq	ip, r9	; <illegal shifter operand>	; <UNPREDICTABLE>
   2d80c:	ldc2l	7, cr15, [lr, #-936]	; 0xfffffc58
   2d810:	blt	cab7fc <tcgetattr@plt+0xca772c>
   2d814:	bcs	1f6bb98 <tcgetattr@plt+0x1f67ac8>
   2d818:	strb	r5, [ip, r6, lsr #17]
   2d81c:	ldrdcc	pc, [ip], -fp
   2d820:			; <UNDEFINED> instruction: 0xf0012b00
   2d824:			; <UNDEFINED> instruction: 0xf8df81d3
   2d828:	stmiapl	r6!, {r4, r5, r6, r9, fp, ip, sp}^
   2d82c:	blcs	47900 <tcgetattr@plt+0x43830>
   2d830:	bichi	pc, r8, r1, asr #5
   2d834:	bcc	196bbb8 <tcgetattr@plt+0x1967ae8>
   2d838:			; <UNDEFINED> instruction: 0xf8df58e3
   2d83c:	andcs	r1, r0, r0, lsl #21
   2d840:			; <UNDEFINED> instruction: 0x47984479
   2d844:			; <UNDEFINED> instruction: 0xf04f9a05
   2d848:	ldrshtvs	r3, [r3], -pc
   2d84c:	ldrdhi	pc, [r0], -r2
   2d850:	mrrclt	7, 15, pc, r8, cr8	; <UNPREDICTABLE>
   2d854:	bcc	156bbd8 <tcgetattr@plt+0x1567b08>
   2d858:			; <UNDEFINED> instruction: 0xf7fa58e3
   2d85c:			; <UNDEFINED> instruction: 0xf8dbbfa6
   2d860:			; <UNDEFINED> instruction: 0xf1a92004
   2d864:			; <UNDEFINED> instruction: 0x46580118
   2d868:	movwcc	r6, #6163	; 0x1813
   2d86c:			; <UNDEFINED> instruction: 0xf7f66013
   2d870:			; <UNDEFINED> instruction: 0xf8dbff49
   2d874:	ldmdavs	r3, {r2, sp}
   2d878:	andsvs	r3, r3, r1, lsl #22
   2d87c:	subsle	r2, r6, r0, lsl #16
   2d880:			; <UNDEFINED> instruction: 0xf8d39b05
   2d884:			; <UNDEFINED> instruction: 0xf7f88000
   2d888:			; <UNDEFINED> instruction: 0xf8dfbc3d
   2d88c:	stmiapl	r3!, {r5, r9, fp, ip, sp}^
   2d890:	svclt	0x00f3f7f9
   2d894:	ldcvc	8, cr15, [r4], {73}	; 0x49
   2d898:	bcc	96bc1c <tcgetattr@plt+0x967b4c>
   2d89c:			; <UNDEFINED> instruction: 0xf8df2100
   2d8a0:	andcs	r0, r2, #36, 20	; 0x24000
   2d8a4:	tstls	r1, fp, ror r4
   2d8a8:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
   2d8ac:			; <UNDEFINED> instruction: 0xf7f22101
   2d8b0:	blls	1ad79c <tcgetattr@plt+0x1a96cc>
   2d8b4:	ldrdhi	pc, [r0], -r3
   2d8b8:	stclt	7, cr15, [r4], #-992	; 0xfffffc20
   2d8bc:	bcs	26bc40 <tcgetattr@plt+0x267b70>
   2d8c0:			; <UNDEFINED> instruction: 0xf7fd447a
   2d8c4:			; <UNDEFINED> instruction: 0xf8dfbcdf
   2d8c8:	stmiapl	r3!, {r2, r5, r6, r7, r8, fp, ip, sp}^
   2d8cc:	ldcllt	7, cr15, [r4], {253}	; 0xfd
   2d8d0:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2d8d4:			; <UNDEFINED> instruction: 0xf7fd58e3
   2d8d8:			; <UNDEFINED> instruction: 0xf8dabccf
   2d8dc:	andcs	r3, r0, #0
   2d8e0:	andseq	pc, r9, r9, lsr #3
   2d8e4:	ldmdavc	fp, {r0, r4, r9, sl, lr}
   2d8e8:	ldccc	8, cr15, [r9], {9}
   2d8ec:			; <UNDEFINED> instruction: 0xf8aef003
   2d8f0:			; <UNDEFINED> instruction: 0xf8d39b05
   2d8f4:			; <UNDEFINED> instruction: 0xf7f88000
   2d8f8:	blls	19c914 <tcgetattr@plt+0x198844>
   2d8fc:	ldrdhi	pc, [r0], -r3
   2d900:	stclt	7, cr15, [r0], {248}	; 0xf8
   2d904:			; <UNDEFINED> instruction: 0xf0104640
   2d908:			; <UNDEFINED> instruction: 0xf849fed7
   2d90c:	andcc	r0, r1, r0, lsl ip
   2d910:	strbhi	pc, [r2], #-1	; <UNPREDICTABLE>
   2d914:	ldrdvc	pc, [r8], -sl
   2d918:	movweq	pc, #33034	; 0x810a	; <UNPREDICTABLE>
   2d91c:	ldcvc	8, cr15, [r4], {73}	; 0x49
   2d920:			; <UNDEFINED> instruction: 0xf4792f00
   2d924:	ldr	sl, [r7, r0, lsl #28]!
   2d928:			; <UNDEFINED> instruction: 0xf7f94643
   2d92c:			; <UNDEFINED> instruction: 0xf859bde4
   2d930:	bne	ffcfc998 <tcgetattr@plt+0xffcf88c8>
   2d934:	ldccc	8, cr15, [r8], {73}	; 0x49
   2d938:	blt	16eb934 <tcgetattr@plt+0x16e7864>
   2d93c:	ldrdcc	pc, [r0], -sl
   2d940:	ldmdavc	sl, {sp}^
   2d944:			; <UNDEFINED> instruction: 0xf7f67819
   2d948:			; <UNDEFINED> instruction: 0xf7fcfe3d
   2d94c:			; <UNDEFINED> instruction: 0xf8dfbd54
   2d950:	stmiapl	r3!, {r2, r3, r4, r6, r8, fp, ip, sp}^
   2d954:	mrclt	7, 1, APSR_nzcv, cr15, cr8, {7}
   2d958:	ldrdcc	pc, [ip], -fp
   2d95c:			; <UNDEFINED> instruction: 0xf0002b00
   2d960:			; <UNDEFINED> instruction: 0xf8df86f0
   2d964:	stmiapl	r3!, {r2, r4, r5, r8, fp, ip, sp}^
   2d968:	blcs	479dc <tcgetattr@plt+0x4390c>
   2d96c:	bicshi	pc, r5, #268435468	; 0x1000000c
   2d970:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2d974:			; <UNDEFINED> instruction: 0xf8df58e6
   2d978:	andcs	r2, r0, r4, asr r9
   2d97c:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2d980:			; <UNDEFINED> instruction: 0xf8df447a
   2d984:	ldrbtmi	r1, [fp], #-2384	; 0xfffff6b0
   2d988:	ldrdcs	pc, [r4], r2
   2d98c:	bl	feb78 <tcgetattr@plt+0xfaaa8>
   2d990:	blvs	fe6ae7a0 <tcgetattr@plt+0xfe6aa6d0>
   2d994:	blls	17f85c <tcgetattr@plt+0x17b78c>
   2d998:	ldrdhi	pc, [r0], -r3
   2d99c:	bllt	feceb984 <tcgetattr@plt+0xfece78b4>
   2d9a0:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2d9a4:			; <UNDEFINED> instruction: 0xf7fb58e3
   2d9a8:			; <UNDEFINED> instruction: 0xf8dfb8a2
   2d9ac:	stmiapl	r3!, {r3, r5, r6, r7, fp, ip, sp}^
   2d9b0:	ldmlt	sp, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d9b4:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2d9b8:			; <UNDEFINED> instruction: 0xf7fc58e3
   2d9bc:	strbmi	fp, [r3], -r4, ror #18
   2d9c0:	blt	bab9ac <tcgetattr@plt+0xba78dc>
   2d9c4:	stmiacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2d9c8:			; <UNDEFINED> instruction: 0xf7fb58e3
   2d9cc:			; <UNDEFINED> instruction: 0xf8dfbc10
   2d9d0:	stmiapl	r6!, {r2, r6, r7, fp, ip, sp}^
   2d9d4:	stmiblt	fp, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d9d8:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2d9dc:	ldrtmi	r2, [r9], -r8, lsr #4
   2d9e0:	ldrmi	r5, [r8], -r3, ror #17
   2d9e4:	b	feb944 <tcgetattr@plt+0xfe7874>
   2d9e8:	ldrtmi	r4, [r8], -r3, lsl #12
   2d9ec:	eorvs	pc, r8, r3, lsl #17
   2d9f0:	svc	0x00e0f7d5
   2d9f4:	ldmdavs	r0!, {r0, r2, r9, sl, fp, ip, pc}
   2d9f8:			; <UNDEFINED> instruction: 0xf080fab0
   2d9fc:			; <UNDEFINED> instruction: 0xf7f00940
   2da00:			; <UNDEFINED> instruction: 0xf8d6fba9
   2da04:			; <UNDEFINED> instruction: 0xf7f88000
   2da08:			; <UNDEFINED> instruction: 0xf8dfbb7d
   2da0c:	stmiapl	r6!, {r3, r7, fp, sp}
   2da10:	ldmdblt	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2da14:			; <UNDEFINED> instruction: 0xf8d39b05
   2da18:			; <UNDEFINED> instruction: 0xf7f88000
   2da1c:			; <UNDEFINED> instruction: 0xf8dfbb73
   2da20:	stmiapl	r7!, {r2, r4, r5, r6, fp, ip, sp}^
   2da24:	mrclt	7, 2, APSR_nzcv, cr6, cr9, {7}
   2da28:			; <UNDEFINED> instruction: 0xf8d39b05
   2da2c:			; <UNDEFINED> instruction: 0xf7f88000
   2da30:			; <UNDEFINED> instruction: 0xf8dfbb69
   2da34:	stmiapl	r3!, {r5, r6, fp, ip, sp}^
   2da38:	ldmdalt	pc, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2da3c:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2da40:			; <UNDEFINED> instruction: 0xf8df2001
   2da44:	stmdapl	r1!, {r2, r3, r4, r7, fp, sp}^
   2da48:	stmiapl	r2!, {r3, sp, lr}
   2da4c:	bls	187a98 <tcgetattr@plt+0x1839c8>
   2da50:	stmdbcs	r0, {r0, r4, sp, lr}
   2da54:	stmibge	r2!, {r0, r3, r4, r5, sl, ip, sp, lr, pc}
   2da58:	stmdacc	r8!, {r0, r6, r9, ip, sp, lr, pc}^
   2da5c:	ldrcc	pc, [sp, -r1, asr #4]!
   2da60:	strcc	pc, [r1], -r1, asr #4
   2da64:			; <UNDEFINED> instruction: 0xf8514691
   2da68:	orrlt	r3, fp, r8
   2da6c:	andgt	pc, r6, r1, lsl r8	; <UNPREDICTABLE>
   2da70:	eorscc	pc, r8, #268435460	; 0x10000004
   2da74:	vadd.i8	d21, d17, d11
   2da78:	stmdapl	r8, {r2, r3, r4, r6, sp}
   2da7c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   2da80:	andgt	pc, r7, r1, lsl #16
   2da84:			; <UNDEFINED> instruction: 0xf501508b
   2da88:			; <UNDEFINED> instruction: 0x310c5199
   2da8c:	blx	beba3c <tcgetattr@plt+0xbe796c>
   2da90:	ldrdcc	pc, [r0], -r9
   2da94:			; <UNDEFINED> instruction: 0xf8c96819
   2da98:	stmdbcs	r0, {ip}
   2da9c:			; <UNDEFINED> instruction: 0xf8dad1e3
   2daa0:	blcs	39aa8 <tcgetattr@plt+0x359d8>
   2daa4:	ldmdbge	sl!, {r0, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   2daa8:	ldmdblt	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2daac:	ldmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2dab0:	msrpl	(UNDEF: 104), r2
   2dab4:	ldccc	8, cr15, [r8], {89}	; 0x59
   2dab8:	blcs	43d48 <tcgetattr@plt+0x3fc78>
   2dabc:	movwcs	fp, #12056	; 0x2f18
   2dac0:	ldmdavs	r2, {r1, r2, r9, ip, pc}
   2dac4:			; <UNDEFINED> instruction: 0xf7f95053
   2dac8:			; <UNDEFINED> instruction: 0xf8dfbf11
   2dacc:	stmiapl	r6!, {r5, r6, r7, r8, r9, sl, ip, sp}^
   2dad0:	blt	fe32babc <tcgetattr@plt+0xfe3279ec>
   2dad4:			; <UNDEFINED> instruction: 0xf8d39b05
   2dad8:			; <UNDEFINED> instruction: 0xf7f88000
   2dadc:			; <UNDEFINED> instruction: 0xf8dfbb13
   2dae0:	ldrbtmi	r2, [sl], #-2056	; 0xfffff7f8
   2dae4:	mrclt	7, 4, APSR_nzcv, cr6, cr12, {7}
   2dae8:			; <UNDEFINED> instruction: 0x37c0f8df
   2daec:			; <UNDEFINED> instruction: 0xf7fc58e3
   2daf0:			; <UNDEFINED> instruction: 0xf8dfbf24
   2daf4:	stmiapl	r3!, {r5, r7, r8, r9, sl, ip, sp}^
   2daf8:	svclt	0x001ff7fc
   2dafc:	ldrdcc	pc, [ip], -fp
   2db00:			; <UNDEFINED> instruction: 0xf8dfb313
   2db04:	stmiapl	r3!, {r2, r4, r7, r8, r9, sl, ip, sp}^
   2db08:	blcs	47b7c <tcgetattr@plt+0x43aac>
   2db0c:	ldrhi	pc, [r7], r0, asr #5
   2db10:			; <UNDEFINED> instruction: 0x3788f8df
   2db14:			; <UNDEFINED> instruction: 0xf8df58e6
   2db18:			; <UNDEFINED> instruction: 0x4643279c
   2db1c:			; <UNDEFINED> instruction: 0x17ccf8df
   2db20:	stmiapl	r2!, {sp}
   2db24:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2db28:	blls	17f9f0 <tcgetattr@plt+0x17b920>
   2db2c:	ldrdhi	pc, [r0], -r3
   2db30:	blt	ffa6bb18 <tcgetattr@plt+0xffa67a48>
   2db34:	sbfxcs	pc, pc, #17, #25
   2db38:			; <UNDEFINED> instruction: 0xf7fd447a
   2db3c:			; <UNDEFINED> instruction: 0xf8dfbf9c
   2db40:	stmiapl	r3!, {r2, r4, r6, r8, r9, sl, ip, sp}^
   2db44:	svclt	0x0091f7fd
   2db48:			; <UNDEFINED> instruction: 0x3748f8df
   2db4c:	strb	r5, [r2, r6, ror #17]!
   2db50:	smmlscc	r8, pc, r8, pc	; <UNPREDICTABLE>
   2db54:			; <UNDEFINED> instruction: 0xf7fd58e3
   2db58:			; <UNDEFINED> instruction: 0xf8dbbe5d
   2db5c:	blcs	39b94 <tcgetattr@plt+0x35ac4>
   2db60:	ldrbhi	pc, [r9, -r0]	; <UNPREDICTABLE>
   2db64:			; <UNDEFINED> instruction: 0x3730f8df
   2db68:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2db6c:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   2db70:			; <UNDEFINED> instruction: 0xf8df874d
   2db74:	stmiapl	r3!, {r3, r5, r8, r9, sl, ip, sp}^
   2db78:			; <UNDEFINED> instruction: 0x2778f8df
   2db7c:			; <UNDEFINED> instruction: 0xf8df2000
   2db80:	stmiapl	r2!, {r3, r4, r5, r6, r8, r9, sl, ip}
   2db84:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2db88:	blls	17f9f0 <tcgetattr@plt+0x17b920>
   2db8c:	ldrdhi	pc, [r0], -r3
   2db90:	blt	fee6bb78 <tcgetattr@plt+0xfee67aa8>
   2db94:	usatcc	pc, #28, pc, asr #17	; <UNPREDICTABLE>
   2db98:			; <UNDEFINED> instruction: 0xf7fd58e3
   2db9c:			; <UNDEFINED> instruction: 0x4643be3b
   2dba0:	ldclt	7, cr15, [r4, #992]!	; 0x3e0
   2dba4:			; <UNDEFINED> instruction: 0x4638599b
   2dba8:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
   2dbac:	ldrbtmi	r6, [r9], #-2202	; 0xfffff766
   2dbb0:			; <UNDEFINED> instruction: 0xf9f6f7d9
   2dbb4:	svclt	0x000bf7fc
   2dbb8:	ldmdb	r4, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2dbbc:			; <UNDEFINED> instruction: 0x1740f8df
   2dbc0:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
   2dbc4:			; <UNDEFINED> instruction: 0xf7d96800
   2dbc8:			; <UNDEFINED> instruction: 0xf7f9f9eb
   2dbcc:			; <UNDEFINED> instruction: 0xf8dfbfc3
   2dbd0:	stmiapl	r3!, {r2, r3, r4, r6, r7, r9, sl, ip, sp}^
   2dbd4:	svclt	0x0016f7f9
   2dbd8:			; <UNDEFINED> instruction: 0x36d0f8df
   2dbdc:			; <UNDEFINED> instruction: 0xf7fa58e7
   2dbe0:	shsaxmi	fp, r8, r2
   2dbe4:	stc2l	0, cr15, [r8, #-64]!	; 0xffffffc0
   2dbe8:	ldceq	8, cr15, [r0], {73}	; 0x49
   2dbec:			; <UNDEFINED> instruction: 0xf0003001
   2dbf0:	blls	2cf4a4 <tcgetattr@plt+0x2cb3d4>
   2dbf4:	beq	26a024 <tcgetattr@plt+0x265f54>
   2dbf8:	movwls	r3, #43778	; 0xab02
   2dbfc:	ldmdblt	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2dc00:			; <UNDEFINED> instruction: 0x2700f8df
   2dc04:			; <UNDEFINED> instruction: 0xf7fc447a
   2dc08:			; <UNDEFINED> instruction: 0xf8dfbf5e
   2dc0c:	stmiapl	r3!, {r5, r7, r9, sl, ip, sp}^
   2dc10:	svclt	0x006ef7fb
   2dc14:			; <UNDEFINED> instruction: 0x3694f8df
   2dc18:			; <UNDEFINED> instruction: 0xf7fb58e6
   2dc1c:			; <UNDEFINED> instruction: 0xf8dfbf44
   2dc20:	stmiapl	r7!, {r2, r4, r5, r6, r9, sl, ip, sp}^
   2dc24:	bllt	fe7ebc14 <tcgetattr@plt+0xfe7e7b44>
   2dc28:	ldrdcc	pc, [ip], -fp
   2dc2c:			; <UNDEFINED> instruction: 0xf8dfb31b
   2dc30:	stmiapl	r3!, {r3, r5, r6, r9, sl, ip, sp}^
   2dc34:	blcs	47ca8 <tcgetattr@plt+0x43bd8>
   2dc38:	strthi	pc, [r2], r0, asr #5
   2dc3c:			; <UNDEFINED> instruction: 0x365cf8df
   2dc40:			; <UNDEFINED> instruction: 0xf8df58e3
   2dc44:	andcs	r1, r0, r4, asr #13
   2dc48:			; <UNDEFINED> instruction: 0x47984479
   2dc4c:			; <UNDEFINED> instruction: 0xf8d39b05
   2dc50:			; <UNDEFINED> instruction: 0xf7f88000
   2dc54:			; <UNDEFINED> instruction: 0xf8dfba57
   2dc58:	stmiapl	r3!, {r2, r4, r5, r7, r9, sl, ip, sp}^
   2dc5c:			; <UNDEFINED> instruction: 0xf7fc6018
   2dc60:			; <UNDEFINED> instruction: 0xf8dfbed2
   2dc64:	stmiapl	r3!, {r3, r6, r9, sl, ip, sp}^
   2dc68:	mcrlt	7, 4, pc, cr1, cr12, {7}	; <UNPREDICTABLE>
   2dc6c:			; <UNDEFINED> instruction: 0x3624f8df
   2dc70:			; <UNDEFINED> instruction: 0xf7fc58e3
   2dc74:			; <UNDEFINED> instruction: 0xf8dfbe7c
   2dc78:	stmiapl	r3!, {r2, r3, r4, r9, sl, ip, sp}^
   2dc7c:			; <UNDEFINED> instruction: 0xf8dfe7e1
   2dc80:	stmiapl	r3!, {r2, r3, r5, r9, sl, ip, sp}^
   2dc84:	svclt	0x0020f7f9
   2dc88:			; <UNDEFINED> instruction: 0x3620f8df
   2dc8c:			; <UNDEFINED> instruction: 0xf7f958e3
   2dc90:			; <UNDEFINED> instruction: 0xf8dfbe4b
   2dc94:	stmiapl	r6!, {r9, sl, ip, sp}^
   2dc98:	stclt	7, cr15, [fp], {253}	; 0xfd
   2dc9c:			; <UNDEFINED> instruction: 0x2670f8df
   2dca0:			; <UNDEFINED> instruction: 0xf7fd447a
   2dca4:			; <UNDEFINED> instruction: 0xf8dfbe35
   2dca8:	ldrbtmi	r2, [sl], #-1644	; 0xfffff994
   2dcac:	svclt	0x0037f7fc
   2dcb0:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2dcb4:			; <UNDEFINED> instruction: 0xf7fc58e3
   2dcb8:			; <UNDEFINED> instruction: 0xf8dfbf27
   2dcbc:	stmiapl	r3!, {r3, r4, r6, r7, r8, sl, ip, sp}^
   2dcc0:	svclt	0x0022f7fc
   2dcc4:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2dcc8:			; <UNDEFINED> instruction: 0xf7fc58e3
   2dccc:			; <UNDEFINED> instruction: 0xf8dfbef1
   2dcd0:	stmiapl	r3!, {r2, r6, r7, r8, sl, ip, sp}^
   2dcd4:	mcrlt	7, 7, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
   2dcd8:	svccc	0x00019b08
   2dcdc:			; <UNDEFINED> instruction: 0xf7f9601f
   2dce0:	orrslt	fp, r7, r2, lsr r9
   2dce4:			; <UNDEFINED> instruction: 0x3630f8df
   2dce8:	stmiapl	r3!, {r5, r7, r9, sl, lr}^
   2dcec:			; <UNDEFINED> instruction: 0x461c681b
   2dcf0:			; <UNDEFINED> instruction: 0xf0022c00
   2dcf4:	stfned	f0, [r1, #-596]!	; 0xfffffdac
   2dcf8:			; <UNDEFINED> instruction: 0x4630463a
   2dcfc:	ldmib	r2!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2dd00:	stmdavs	r4!, {r3, r8, ip, sp, pc}
   2dd04:	strls	lr, [r7], #-2036	; 0xfffff80c
   2dd08:			; <UNDEFINED> instruction: 0xf8df4644
   2dd0c:	stmiapl	r3!, {r2, r4, r6, r7, r8, sl, ip, sp}^
   2dd10:	blls	187d94 <tcgetattr@plt+0x183cc4>
   2dd14:	svccs	0x0000601f
   2dd18:	bge	12eae18 <tcgetattr@plt+0x12e6d48>
   2dd1c:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2dd20:	ldrbtmi	r9, [fp], #-1288	; 0xfffffaf8
   2dd24:	bcc	fe46954c <tcgetattr@plt+0xfe46547c>
   2dd28:	movwcc	r9, #19209	; 0x4b09
   2dd2c:	bcc	469554 <tcgetattr@plt+0x465484>
   2dd30:	strbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2dd34:	movwls	r4, #25723	; 0x647b
   2dd38:	blls	1a5d50 <tcgetattr@plt+0x1a1c80>
   2dd3c:	svccs	0x0000601f
   2dd40:	sbcshi	pc, ip, r0
   2dd44:	ldmdavs	pc!, {r1, r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
   2dd48:	ldrsbcc	pc, [r4], #130	; 0x82	; <UNPREDICTABLE>
   2dd4c:	rscsle	r2, r4, r0, lsl #22
   2dd50:	ldrbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   2dd54:			; <UNDEFINED> instruction: 0xf8df6a58
   2dd58:			; <UNDEFINED> instruction: 0xf854358c
   2dd5c:			; <UNDEFINED> instruction: 0xf8d28001
   2dd60:	ldmdavs	r2, {r2, r3, r5, r6, r7, ip}^
   2dd64:	andeq	pc, r0, r8, asr #17
   2dd68:	blls	204104 <tcgetattr@plt+0x200034>
   2dd6c:	mlavs	r9, sl, r2, r4
   2dd70:	mnf<illegal precision>z	f5, f3
   2dd74:			; <UNDEFINED> instruction: 0xf10a1a10
   2dd78:			; <UNDEFINED> instruction: 0xf0020004
   2dd7c:	blls	1acc30 <tcgetattr@plt+0x1a8b60>
   2dd80:	mvnslt	r6, fp, lsl r8
   2dd84:	ldrdcc	pc, [ip], -fp
   2dd88:			; <UNDEFINED> instruction: 0xf0002b00
   2dd8c:			; <UNDEFINED> instruction: 0xf8df80ba
   2dd90:	stmiapl	r3!, {r3, r8, sl, ip, sp}^
   2dd94:	blcs	47e08 <tcgetattr@plt+0x43d38>
   2dd98:	msrhi	(UNDEF: 108), r2
   2dd9c:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   2dda0:			; <UNDEFINED> instruction: 0xf8da58e6
   2dda4:	andcs	ip, r0, r8
   2dda8:	ldc	8, cr15, [r4], {89}	; 0x59
   2ddac:	strmi	r9, [r4, #2566]	; 0xa06
   2ddb0:	ldrdcc	pc, [r4], -sl
   2ddb4:	bne	fe46961c <tcgetattr@plt+0xfe46554c>
   2ddb8:	ldrmi	fp, [r4], r8, lsl #30
   2ddbc:			; <UNDEFINED> instruction: 0xf8cd4672
   2ddc0:	ldrmi	ip, [r0, r0]!
   2ddc4:			; <UNDEFINED> instruction: 0xf8c82300
   2ddc8:	eorvs	r3, fp, r0
   2ddcc:			; <UNDEFINED> instruction: 0xf8dfe7b5
   2ddd0:	stmiapl	r3!, {r4, r8, sl, ip, sp}^
   2ddd4:	ldrdhi	pc, [r0], -r3
   2ddd8:			; <UNDEFINED> instruction: 0xf8c39b05
   2dddc:			; <UNDEFINED> instruction: 0xf1b88000
   2dde0:			; <UNDEFINED> instruction: 0xf43e0f00
   2dde4:			; <UNDEFINED> instruction: 0xf8dfa9e5
   2dde8:	strbmi	r3, [r6], -r0, asr #10
   2ddec:	ldrbtmi	r9, [fp], #-1292	; 0xfffffaf4
   2ddf0:	andsls	pc, r8, sp, asr #17
   2ddf4:	bcc	fe46961c <tcgetattr@plt+0xfe46554c>
   2ddf8:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
   2ddfc:	movwls	r4, #46203	; 0xb47b
   2de00:	strcc	pc, [ip, #-2271]!	; 0xfffff721
   2de04:	mcr	4, 0, r4, cr9, cr11, {3}
   2de08:	eor	r3, r2, r0, lsl sl
   2de0c:	strcc	pc, [r8], #2271	; 0x8df
   2de10:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2de14:	blle	1df8a1c <tcgetattr@plt+0x1df494c>
   2de18:	strcc	pc, [r0], #2271	; 0x8df
   2de1c:	bls	1c41b8 <tcgetattr@plt+0x1c00e8>
   2de20:			; <UNDEFINED> instruction: 0xf8da2000
   2de24:			; <UNDEFINED> instruction: 0xf8da7008
   2de28:			; <UNDEFINED> instruction: 0xf8523004
   2de2c:	addmi	ip, r7, #20, 24	; 0x1400
   2de30:	vnmls.f32	s18, s16, s22
   2de34:	svclt	0x00081a90
   2de38:			; <UNDEFINED> instruction: 0x46624617
   2de3c:	strmi	r9, [r8, r0, lsl #14]!
   2de40:	movwcs	r9, #2567	; 0xa07
   2de44:	bls	385e98 <tcgetattr@plt+0x381dc8>
   2de48:	blls	185e9c <tcgetattr@plt+0x181dcc>
   2de4c:	mcrcs	0, 0, r6, cr0, cr14, {0}
   2de50:			; <UNDEFINED> instruction: 0x4635d05d
   2de54:			; <UNDEFINED> instruction: 0xf8d56836
   2de58:	blcs	3a1b0 <tcgetattr@plt+0x360e0>
   2de5c:			; <UNDEFINED> instruction: 0xf8dfd0f5
   2de60:			; <UNDEFINED> instruction: 0xf5057484
   2de64:			; <UNDEFINED> instruction: 0xf8d57917
   2de68:			; <UNDEFINED> instruction: 0xf8df00ec
   2de6c:			; <UNDEFINED> instruction: 0x464924b8
   2de70:	vldr.16	s10, [sl, #462]	; 0x1ce
   2de74:	bvs	171067c <tcgetattr@plt+0x170c5ac>
   2de78:	svcls	0x00089707
   2de7c:	ldrdhi	pc, [r0], -r7
   2de80:	eorsvs	r9, r8, r7, lsl #30
   2de84:	cdp	8, 1, cr5, cr8, cr2, {5}
   2de88:			; <UNDEFINED> instruction: 0x46170a10
   2de8c:	strbmi	r9, [r2], -sp, lsl #4
   2de90:			; <UNDEFINED> instruction: 0xf7d6603b
   2de94:	movwlt	lr, #2280	; 0x8e8
   2de98:	beq	469704 <tcgetattr@plt+0x465634>
   2de9c:	strbmi	r2, [r9], -r5, lsl #4
   2dea0:	stmia	r0!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2dea4:			; <UNDEFINED> instruction: 0xee18b938
   2dea8:	vpmin.s8	d0, d5, d0
   2deac:	strbmi	r2, [r2], -r1, ror #2
   2deb0:	ldm	r8, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2deb4:			; <UNDEFINED> instruction: 0xf8dfb188
   2deb8:			; <UNDEFINED> instruction: 0x4649047c
   2debc:	ldrbtmi	r2, [r8], #-520	; 0xfffffdf8
   2dec0:	ldm	r0, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2dec4:	bicle	r2, r0, r0, lsl #16
   2dec8:	beq	469730 <tcgetattr@plt+0x465660>
   2decc:	tstvc	r9, r5, lsl #10	; <UNPREDICTABLE>
   2ded0:			; <UNDEFINED> instruction: 0xf7d64642
   2ded4:	stmdacs	r0, {r3, r6, r7, fp, sp, lr, pc}
   2ded8:	blls	2a25bc <tcgetattr@plt+0x29e4ec>
   2dedc:	andeq	pc, r4, sl, lsl #2
   2dee0:			; <UNDEFINED> instruction: 0xf0021d19
   2dee4:	blls	1acac8 <tcgetattr@plt+0x1a89f8>
   2dee8:	blcs	47f5c <tcgetattr@plt+0x43e8c>
   2deec:			; <UNDEFINED> instruction: 0xf8dbd0a8
   2def0:	blcs	39f28 <tcgetattr@plt+0x35e58>
   2def4:	blmi	ffa22524 <tcgetattr@plt+0xffa1e454>
   2def8:	ldr	r5, [r0, r5, ror #17]
   2defc:			; <UNDEFINED> instruction: 0xf7fe9d08
   2df00:	blmi	ff95c464 <tcgetattr@plt+0xff958394>
   2df04:	strb	r5, [ip, -r6, ror #17]
   2df08:	stmiapl	r5!, {r3, r5, r6, r7, r8, r9, fp, lr}^
   2df0c:	stcls	7, cr14, [ip, #-540]	; 0xfffffde4
   2df10:			; <UNDEFINED> instruction: 0x9018f8dd
   2df14:	stmdblt	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2df18:	ldrbmi	r4, [sp], -fp, lsr #12
   2df1c:	ldrmi	r4, [ip], -r3, lsr #13
   2df20:	ldrdcc	pc, [ip], -fp
   2df24:			; <UNDEFINED> instruction: 0xf0022b00
   2df28:	blmi	ff70e4b8 <tcgetattr@plt+0xff70a3e8>
   2df2c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2df30:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2df34:	blmi	ff68e49c <tcgetattr@plt+0xff68a3cc>
   2df38:			; <UNDEFINED> instruction: 0xf85958e3
   2df3c:	andcs	r2, r0, r0, lsl ip
   2df40:			; <UNDEFINED> instruction: 0xf85a49fd
   2df44:	ldrbtmi	r2, [r9], #-34	; 0xffffffde
   2df48:	blls	17fdb0 <tcgetattr@plt+0x17bce0>
   2df4c:	ldrdhi	pc, [r0], -r3
   2df50:	ldmlt	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2df54:	strtmi	r9, [ip], -r5, lsl #22
   2df58:			; <UNDEFINED> instruction: 0xf8d3465d
   2df5c:			; <UNDEFINED> instruction: 0xf7f88000
   2df60:	blmi	ff35c2ac <tcgetattr@plt+0xff3581dc>
   2df64:			; <UNDEFINED> instruction: 0xf7fd58e3
   2df68:			; <UNDEFINED> instruction: 0xf8dbbdf2
   2df6c:	blcs	39fa4 <tcgetattr@plt+0x35ed4>
   2df70:	blmi	ff2a20fc <tcgetattr@plt+0xff29e02c>
   2df74:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2df78:	vqdmlsl.s<illegal width 8>	q9, d2, d0
   2df7c:	blmi	ff20e1a0 <tcgetattr@plt+0xff20a0d0>
   2df80:	bcs	44314 <tcgetattr@plt+0x40244>
   2df84:	addhi	pc, r6, r2
   2df88:	andcs	r4, r0, ip, ror #19
   2df8c:			; <UNDEFINED> instruction: 0x47984479
   2df90:			; <UNDEFINED> instruction: 0xf8d39b05
   2df94:			; <UNDEFINED> instruction: 0xf7f88000
   2df98:	blmi	ff15c274 <tcgetattr@plt+0xff1581a4>
   2df9c:			; <UNDEFINED> instruction: 0xf7fb58e3
   2dfa0:	blmi	ff0dd6cc <tcgetattr@plt+0xff0d95fc>
   2dfa4:			; <UNDEFINED> instruction: 0xf7fb58e6
   2dfa8:	blmi	feeddb38 <tcgetattr@plt+0xfeed9a68>
   2dfac:			; <UNDEFINED> instruction: 0xf7f858e6
   2dfb0:			; <UNDEFINED> instruction: 0xf10ab9d0
   2dfb4:			; <UNDEFINED> instruction: 0xf7fa0a04
   2dfb8:	blmi	fef5c910 <tcgetattr@plt+0xfef58840>
   2dfbc:			; <UNDEFINED> instruction: 0xf7f958e3
   2dfc0:	cdpcs	14, 0, cr11, cr0, cr8, {7}
   2dfc4:	msrhi	CPSR_f, r2, asr #32
   2dfc8:			; <UNDEFINED> instruction: 0xf8d39b05
   2dfcc:			; <UNDEFINED> instruction: 0xf7f88000
   2dfd0:			; <UNDEFINED> instruction: 0xf8dbb899
   2dfd4:	blcs	3a00c <tcgetattr@plt+0x35f3c>
   2dfd8:	eorshi	pc, ip, r2
   2dfdc:	stmiapl	r3!, {r1, r2, r3, r5, r7, r8, r9, fp, lr}^
   2dfe0:	blcs	48054 <tcgetattr@plt+0x43f84>
   2dfe4:	eorshi	pc, r2, r2, asr #5
   2dfe8:	stmiapl	r3!, {r2, r3, r5, r7, r8, r9, fp, lr}^
   2dfec:	ldrdcs	r4, [r0], -r4	; <UNPREDICTABLE>
   2dff0:			; <UNDEFINED> instruction: 0x47984479
   2dff4:			; <UNDEFINED> instruction: 0xf8d39b05
   2dff8:			; <UNDEFINED> instruction: 0xf7f88000
   2dffc:	blmi	fe99c210 <tcgetattr@plt+0xfe998140>
   2e000:			; <UNDEFINED> instruction: 0xf7fd58e6
   2e004:			; <UNDEFINED> instruction: 0xf8dbbe5f
   2e008:	blcs	3a040 <tcgetattr@plt+0x35f70>
   2e00c:	eorshi	pc, sl, r2
   2e010:	stmiapl	r3!, {r0, r5, r7, r8, r9, fp, lr}^
   2e014:	blcs	48088 <tcgetattr@plt+0x43fb8>
   2e018:	eorshi	pc, r0, r2, asr #5
   2e01c:	stmiapl	r6!, {r0, r1, r2, r3, r4, r7, r8, r9, fp, lr}^
   2e020:	andcs	r4, r0, r4, lsr #21
   2e024:			; <UNDEFINED> instruction: 0xf8da49c7
   2e028:	stmiapl	r2!, {ip, sp}
   2e02c:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2e030:			; <UNDEFINED> instruction: 0xf7fe47b0
   2e034:	blmi	fe61c330 <tcgetattr@plt+0xfe618260>
   2e038:	str	r5, [r2, r3, ror #17]!
   2e03c:	stmiapl	r6!, {r0, r1, r3, r4, r7, r8, r9, fp, lr}^
   2e040:	svclt	0x0025f7fb
   2e044:	stmiapl	r6!, {r0, r1, r4, r7, r9, fp, lr}
   2e048:	ldmdalt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e04c:	beq	26a47c <tcgetattr@plt+0x2663ac>
   2e050:			; <UNDEFINED> instruction: 0xf7f44651
   2e054:	stmdacs	r0, {r0, r1, r2, r5, r8, fp, ip, sp, lr, pc}
   2e058:	blls	1a489c <tcgetattr@plt+0x1a07cc>
   2e05c:	ldrdhi	pc, [r0], -r3
   2e060:	ldmdalt	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e064:	ldceq	8, cr15, [r8], {89}	; 0x59
   2e068:	andne	lr, r0, r6, lsl #22
   2e06c:			; <UNDEFINED> instruction: 0xff10f7f4
   2e070:			; <UNDEFINED> instruction: 0xf8d39b05
   2e074:			; <UNDEFINED> instruction: 0xf7f88000
   2e078:			; <UNDEFINED> instruction: 0xf859b845
   2e07c:	bl	1b10e4 <tcgetattr@plt+0x1ad014>
   2e080:			; <UNDEFINED> instruction: 0xf7f41000
   2e084:			; <UNDEFINED> instruction: 0xf859ff05
   2e088:	blls	2710f0 <tcgetattr@plt+0x26d020>
   2e08c:	ldmdavs	r9!, {r1, r4, r6, r9, sl, lr}
   2e090:	bl	1bacb8 <tcgetattr@plt+0x1b6be8>
   2e094:			; <UNDEFINED> instruction: 0xf7f41000
   2e098:	blls	1ac30c <tcgetattr@plt+0x1a823c>
   2e09c:	ldrdhi	pc, [r0], -r3
   2e0a0:	ldmdalt	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e0a4:	stmiapl	r3!, {r0, r7, r8, r9, fp, lr}^
   2e0a8:	mcrlt	7, 3, pc, cr1, cr12, {7}	; <UNPREDICTABLE>
   2e0ac:	stmiapl	r3!, {r0, r3, r4, r5, r6, r8, r9, fp, lr}^
   2e0b0:	mrclt	7, 2, APSR_nzcv, cr13, cr12, {7}
   2e0b4:	stmiapl	r3!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, lr}^
   2e0b8:	mcrrlt	7, 15, pc, r1, cr13	; <UNPREDICTABLE>
   2e0bc:	stmiapl	r3!, {r0, r2, r4, r5, r6, r8, r9, fp, lr}^
   2e0c0:	ldclt	7, cr15, [pc], {253}	; 0xfd
   2e0c4:	stmiapl	r3!, {r0, r1, r4, r5, r6, r8, r9, fp, lr}^
   2e0c8:	stcllt	7, cr15, [r8], #-1012	; 0xfffffc0c
   2e0cc:	ldrdcc	pc, [ip], -fp
   2e0d0:			; <UNDEFINED> instruction: 0xf0012b00
   2e0d4:	blmi	1c4fd30 <tcgetattr@plt+0x1c4bc60>
   2e0d8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2e0dc:	vqdmlsl.s<illegal width 8>	q9, d1, d0
   2e0e0:	blmi	1bcfd14 <tcgetattr@plt+0x1bcbc44>
   2e0e4:	ldmibmi	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   2e0e8:	ldrbtmi	r2, [r9], #-0
   2e0ec:	blls	17ff54 <tcgetattr@plt+0x17be84>
   2e0f0:	ldrdhi	pc, [r0], -r3
   2e0f4:	stmdalt	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e0f8:	stmiapl	r3!, {r2, r3, r5, r6, r8, r9, fp, lr}^
   2e0fc:	bllt	fedec0e4 <tcgetattr@plt+0xfede8014>
   2e100:	ldrbtmi	r4, [sl], #-2706	; 0xfffff56e
   2e104:	ldmiblt	r7, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e108:	stmiapl	r6!, {r1, r5, r6, r9, fp, lr}
   2e10c:	stmiblt	r9, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e110:	ldrdcc	pc, [ip], -fp
   2e114:	suble	r2, r0, r0, lsl #22
   2e118:	stmiapl	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
   2e11c:	blcs	48190 <tcgetattr@plt+0x440c0>
   2e120:	strbthi	pc, [r6], r1, asr #5	; <UNPREDICTABLE>
   2e124:	stmiapl	r6!, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
   2e128:	ldmdavs	sl, {r1, r2, r8, r9, fp, ip, pc}
   2e12c:	cmpcc	r8, #72351744	; 0x4500000	; <UNPREDICTABLE>
   2e130:	blcs	44484 <tcgetattr@plt+0x403b4>
   2e134:	stmibmi	r6, {r1, r2, r3, r5, r8, ip, lr, pc}
   2e138:	svcvs	0x00524479
   2e13c:	ldrmi	r2, [r0, r0]!
   2e140:			; <UNDEFINED> instruction: 0xf8d39b05
   2e144:			; <UNDEFINED> instruction: 0xf7f78000
   2e148:	blmi	165e0c4 <tcgetattr@plt+0x1659ff4>
   2e14c:			; <UNDEFINED> instruction: 0xf7fc58e3
   2e150:	blmi	15ddba0 <tcgetattr@plt+0x15d9ad0>
   2e154:			; <UNDEFINED> instruction: 0xf7fd58e3
   2e158:			; <UNDEFINED> instruction: 0xf8dbb9ed
   2e15c:	mvnslt	r2, ip
   2e160:	stmiapl	r2!, {r0, r2, r3, r6, r9, fp, lr}
   2e164:	bcs	481b4 <tcgetattr@plt+0x440e4>
   2e168:	mvnshi	pc, r1, asr #5
   2e16c:	stmiapl	r6!, {r0, r1, r3, r6, r9, fp, lr}
   2e170:			; <UNDEFINED> instruction: 0x461a4978
   2e174:	ldrbtmi	r2, [r9], #-0
   2e178:	blls	180040 <tcgetattr@plt+0x17bf70>
   2e17c:	ldrdhi	pc, [r0], -r3
   2e180:	svclt	0x00c0f7f7
   2e184:	stmiapl	r3!, {r0, r1, r6, r8, r9, fp, lr}^
   2e188:	stmiblt	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e18c:	stmiapl	r3!, {r0, r6, r8, r9, fp, lr}^
   2e190:	mrclt	7, 3, APSR_nzcv, cr1, cr12, {7}
   2e194:	ldrbtmi	r4, [r9], #-2416	; 0xfffff690
   2e198:	blmi	fe80dc <tcgetattr@plt+0xfe400c>
   2e19c:	strb	r5, [r3, r6, ror #17]
   2e1a0:	stmiapl	r6!, {r2, r3, r4, r5, r9, fp, lr}
   2e1a4:	blmi	10a813c <tcgetattr@plt+0x10a406c>
   2e1a8:			; <UNDEFINED> instruction: 0xf7f958e3
   2e1ac:			; <UNDEFINED> instruction: 0xf8dbba0d
   2e1b0:	bcs	361e8 <tcgetattr@plt+0x32118>
   2e1b4:	mvnhi	pc, r1
   2e1b8:	stmiapl	r2!, {r0, r1, r2, r4, r5, r9, fp, lr}
   2e1bc:	bcs	4820c <tcgetattr@plt+0x4413c>
   2e1c0:	bicshi	pc, r5, r1, asr #5
   2e1c4:	stmiapl	r6!, {r0, r2, r4, r5, r9, fp, lr}
   2e1c8:	andcs	r4, r0, sl, lsr sl
   2e1cc:	stmiapl	r2!, {r0, r1, r5, r6, r8, fp, lr}
   2e1d0:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2e1d4:	blls	18009c <tcgetattr@plt+0x17bfcc>
   2e1d8:	ldrdhi	pc, [r0], -r3
   2e1dc:	svclt	0x0092f7f7
   2e1e0:	stmiapl	r3!, {r2, r3, r5, r8, r9, fp, lr}^
   2e1e4:	svclt	0x0028f7fc
   2e1e8:	msrpl	CPSR_sc, #4194304	; 0x400000
   2e1ec:	andsvs	r2, sl, r0, lsl #4
   2e1f0:	blt	fe3ac1ec <tcgetattr@plt+0xfe3a811c>
   2e1f4:			; <UNDEFINED> instruction: 0xf8494b5a
   2e1f8:	stmiapl	r3!, {r4, sl, fp, ip}^
   2e1fc:	bcs	4826c <tcgetattr@plt+0x4419c>
   2e200:	bge	1bebffc <tcgetattr@plt+0x1be7f2c>
   2e204:			; <UNDEFINED> instruction: 0xc018f8dd
   2e208:	pkhbtcs	sl, r0, r6, lsl #30
   2e20c:	ldrdeq	pc, [r0], -ip
   2e210:	vfmseq.f32	s29, s2, s30
   2e214:	andeq	pc, r7, #1
   2e218:	andspl	pc, r6, r0, lsl #10
   2e21c:	vpmax.s8	<illegal reg q7.5>, q1, q3
   2e220:			; <UNDEFINED> instruction: 0xf8106800
   2e224:	b	872264 <tcgetattr@plt+0x86e194>
   2e228:			; <UNDEFINED> instruction: 0xf8000202
   2e22c:	ldmdavs	r9!, {r1, r2, r3, sp}
   2e230:	tstcc	r1, sl, lsl r8
   2e234:	addsmi	r6, r1, #57	; 0x39
   2e238:			; <UNDEFINED> instruction: 0xf7fddbe8
   2e23c:	blmi	71cb88 <tcgetattr@plt+0x718ab8>
   2e240:			; <UNDEFINED> instruction: 0xf7fd58e6
   2e244:	blmi	51cc18 <tcgetattr@plt+0x518b48>
   2e248:			; <UNDEFINED> instruction: 0xf7fd58e6
   2e24c:	stmdbmi	r5, {r0, r1, r2, r3, r5, r6, r9, fp, ip, sp, pc}^
   2e250:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   2e254:	bl	fec1b0 <tcgetattr@plt+0xfe80e0>
   2e258:	stmdacs	r0, {r0, r9, sl, lr}
   2e25c:	cmphi	r7, r1, asr #32	; <UNPREDICTABLE>
   2e260:	ldrdeq	pc, [r4], -sl
   2e264:			; <UNDEFINED> instruction: 0xf0012800
   2e268:	andcs	r8, sl, #56, 2
   2e26c:	bl	12ec1c8 <tcgetattr@plt+0x12e80f8>
   2e270:	stmiapl	r2!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}^
   2e274:	svccs	0x00006010
   2e278:	teqhi	r2, r1, asr #32	; <UNPREDICTABLE>
   2e27c:			; <UNDEFINED> instruction: 0xf8d39b05
   2e280:			; <UNDEFINED> instruction: 0xf7f78000
   2e284:	blmi	29df88 <tcgetattr@plt+0x299eb8>
   2e288:			; <UNDEFINED> instruction: 0xf7f858e3
   2e28c:	svclt	0x0000ba62
   2e290:	andeq	r7, r1, r2, ror #15
   2e294:	andeq	r0, r0, ip, lsl #6
   2e298:	muleq	r0, ip, r5
   2e29c:	strdeq	r0, [r0], -r4
   2e2a0:	andeq	r8, r1, r8, ror r5
   2e2a4:	andeq	r4, r1, r2, lsr #20
   2e2a8:	andeq	r8, r1, ip, ror #16
   2e2ac:	andeq	r0, r0, r8, lsr #7
   2e2b0:	andeq	r6, r1, ip, lsr sl
   2e2b4:	andeq	r0, r0, r8, lsr #6
   2e2b8:	andeq	r7, r1, r0, rrx
   2e2bc:	andeq	r7, r1, r0, rrx
   2e2c0:			; <UNDEFINED> instruction: 0xffff5181
   2e2c4:	andeq	r7, r1, r2, lsl #7
   2e2c8:	andeq	r6, r1, r0, asr #17
   2e2cc:	muleq	r3, r8, r5
   2e2d0:	andeq	sl, r2, sl, lsl #30
   2e2d4:	andeq	r7, r1, r8, ror #2
   2e2d8:			; <UNDEFINED> instruction: 0x000004b0
   2e2dc:	andeq	r0, r0, ip, asr #6
   2e2e0:	andeq	r0, r0, ip, ror r5
   2e2e4:	andeq	r0, r0, ip, ror #6
   2e2e8:	andeq	r6, r1, sl, lsr #23
   2e2ec:	andeq	r7, r1, ip, ror #4
   2e2f0:	andeq	r6, r1, ip, ror #21
   2e2f4:	ldrdeq	r0, [r0], -ip
   2e2f8:	andeq	r7, r1, r4, asr #11
   2e2fc:	andeq	r6, r1, r6, asr #28
   2e300:	strdeq	r6, [r1], -lr
   2e304:	andeq	r6, r1, ip, ror r5
   2e308:	andeq	r6, r1, r8, lsl #30
   2e30c:	andeq	r0, r0, r4, lsl #8
   2e310:	andeq	r6, r1, r0, lsr #22
   2e314:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   2e318:	muleq	r0, r0, r3
   2e31c:	andeq	r6, r1, sl, ror lr
   2e320:	andeq	r6, r1, ip, asr #8
   2e324:	andeq	r0, r0, r8, asr r3
   2e328:	andeq	r6, r1, lr, lsr #27
   2e32c:	andeq	r6, r1, r4, lsl #7
   2e330:	strdeq	r3, [r1], -r4
   2e334:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   2e338:	andeq	r7, r1, r6, asr lr
   2e33c:	andeq	r7, r1, r0, lsl #27
   2e340:	andeq	r7, r1, ip, lsr sp
   2e344:	muleq	r1, r4, fp
   2e348:	andeq	r6, r1, r2, lsl #29
   2e34c:	andeq	r6, r1, r2, lsr #10
   2e350:	andeq	r6, r1, r4, asr r6
   2e354:	andeq	r7, r1, r2, lsr #16
   2e358:	andeq	r6, r1, r6, asr #11
   2e35c:			; <UNDEFINED> instruction: 0x000179bc
   2e360:			; <UNDEFINED> instruction: 0x000003b8
   2e364:	andeq	r7, r1, lr, asr r1
   2e368:	strdeq	r0, [r0], -ip
   2e36c:	ldrdeq	pc, [r4], -sl
   2e370:			; <UNDEFINED> instruction: 0xf43f2800
   2e374:			; <UNDEFINED> instruction: 0xf8dfa8b3
   2e378:	stmiapl	r3!, {r3, r5, r6, r8, r9, fp, ip, sp}^
   2e37c:	mcrcs	8, 0, r6, cr0, cr14, {0}
   2e380:	stmiage	ip!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   2e384:	blcc	176c708 <tcgetattr@plt+0x1768638>
   2e388:	addsmi	r5, lr, #14876672	; 0xe30000
   2e38c:	stmiage	r6!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   2e390:	andcs	r4, sl, #68157440	; 0x4100000
   2e394:	b	fedec2f0 <tcgetattr@plt+0xfede8220>
   2e398:	ldrtmi	r4, [r0], -r1, lsl #12
   2e39c:	ldc2l	0, cr15, [ip, #-68]	; 0xffffffbc
   2e3a0:			; <UNDEFINED> instruction: 0xf8d39b05
   2e3a4:			; <UNDEFINED> instruction: 0xf7f78000
   2e3a8:			; <UNDEFINED> instruction: 0xf8dfbead
   2e3ac:	stmiapl	r6!, {r2, r3, r4, r5, r8, r9, fp, sp}
   2e3b0:	ldmdalt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e3b4:	blcc	d6c738 <tcgetattr@plt+0xd68668>
   2e3b8:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   2e3bc:			; <UNDEFINED> instruction: 0xf77c2900
   2e3c0:			; <UNDEFINED> instruction: 0xf8ddaeb6
   2e3c4:	vqadd.s8	d28, d2, d8
   2e3c8:	stmdbls	r8, {r2, r3, r4, r5, r6, ip, lr}
   2e3cc:	cdpeq	0, 8, cr15, cr0, cr15, {2}
   2e3d0:	ldrdvc	pc, [r0], -ip
   2e3d4:	stmiaeq	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   2e3d8:	andeq	pc, r7, #2
   2e3dc:	vpmax.s8	<illegal reg q7.5>, q1, q7
   2e3e0:			; <UNDEFINED> instruction: 0xf817583f
   2e3e4:	b	ad640c <tcgetattr@plt+0xad233c>
   2e3e8:			; <UNDEFINED> instruction: 0xf8070202
   2e3ec:	stmdavs	sl, {r3, sp}
   2e3f0:	andcc	r6, r1, #2031616	; 0x1f0000
   2e3f4:	adcsmi	r6, sl, #10
   2e3f8:			; <UNDEFINED> instruction: 0xf7fcdbea
   2e3fc:			; <UNDEFINED> instruction: 0xf8dfbe98
   2e400:	stmdals	r8, {r2, r3, r5, r6, r7, r9, fp, ip, sp}
   2e404:	stmiapl	r3!, {r0, sp, lr}^
   2e408:	bcs	48478 <tcgetattr@plt+0x443a8>
   2e40c:	bge	ff9ec200 <tcgetattr@plt+0xff9e8130>
   2e410:			; <UNDEFINED> instruction: 0xc018f8dd
   2e414:	vmax.s8	d20, d2, d10
   2e418:			; <UNDEFINED> instruction: 0x4601577c
   2e41c:	vfmseq.f32	s29, s4, s30
   2e420:			; <UNDEFINED> instruction: 0xf0022080
   2e424:	blx	102ec48 <tcgetattr@plt+0x102ab78>
   2e428:			; <UNDEFINED> instruction: 0xf8dcf202
   2e42c:			; <UNDEFINED> instruction: 0xf8500000
   2e430:			; <UNDEFINED> instruction: 0xf8188007
   2e434:	b	10d6474 <tcgetattr@plt+0x10d23a4>
   2e438:			; <UNDEFINED> instruction: 0xf808020a
   2e43c:	stmdavs	sl, {r1, r2, r3, sp}
   2e440:	andcc	r6, r1, #24, 16	; 0x180000
   2e444:	addmi	r6, r2, #10
   2e448:			; <UNDEFINED> instruction: 0xf7fbdbe8
   2e44c:	blls	19cf70 <tcgetattr@plt+0x198ea0>
   2e450:	ldrbmi	r4, [sp], -ip, lsr #12
   2e454:	ldrdhi	pc, [r0], -r3
   2e458:	mrclt	7, 2, APSR_nzcv, cr4, cr7, {7}
   2e45c:	movtne	pc, #34370	; 0x8642	; <UNPREDICTABLE>
   2e460:	sbcpl	r2, r2, r0, lsl #4
   2e464:			; <UNDEFINED> instruction: 0xf00d30d8
   2e468:			; <UNDEFINED> instruction: 0xf7fcfc2b
   2e46c:			; <UNDEFINED> instruction: 0xf7f4be77
   2e470:			; <UNDEFINED> instruction: 0xf7f8ffcd
   2e474:			; <UNDEFINED> instruction: 0xf8dfbac4
   2e478:			; <UNDEFINED> instruction: 0xf6423a78
   2e47c:			; <UNDEFINED> instruction: 0xf8591234
   2e480:	stmiapl	r3!, {r3, r4, sl, fp}^
   2e484:	movwls	r6, #26649	; 0x6819
   2e488:			; <UNDEFINED> instruction: 0xf003588b
   2e48c:	movwmi	r0, #13058	; 0x3302
   2e490:			; <UNDEFINED> instruction: 0xf7fa508b
   2e494:			; <UNDEFINED> instruction: 0xf8dfbe7f
   2e498:	stmiapl	r6!, {r4, r6, r9, fp, sp}
   2e49c:	blt	1cec49c <tcgetattr@plt+0x1ce83cc>
   2e4a0:	bcc	146c824 <tcgetattr@plt+0x1468754>
   2e4a4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2e4a8:	ldclt	7, cr15, [sl, #-1008]!	; 0xfffffc10
   2e4ac:	ldrdcc	pc, [ip], -fp
   2e4b0:			; <UNDEFINED> instruction: 0xf0002b00
   2e4b4:			; <UNDEFINED> instruction: 0xf8df8182
   2e4b8:	stmiapl	r3!, {r6, r9, fp, ip, sp}^
   2e4bc:	blcs	48530 <tcgetattr@plt+0x44460>
   2e4c0:	cmnhi	r7, r0, asr #5	; <UNPREDICTABLE>
   2e4c4:	bcc	d6c848 <tcgetattr@plt+0xd68778>
   2e4c8:			; <UNDEFINED> instruction: 0xf8df58e3
   2e4cc:	andcs	r2, r0, r4, lsr sl
   2e4d0:	bne	c6c854 <tcgetattr@plt+0xc68784>
   2e4d4:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2e4d8:			; <UNDEFINED> instruction: 0x47986812
   2e4dc:			; <UNDEFINED> instruction: 0xf8d39b05
   2e4e0:			; <UNDEFINED> instruction: 0xf7f78000
   2e4e4:			; <UNDEFINED> instruction: 0xf8dfbe0f
   2e4e8:	stmiapl	r3!, {r5, r9, fp, ip, sp}^
   2e4ec:	stclt	7, cr15, [r9], {251}	; 0xfb
   2e4f0:	bne	66c874 <tcgetattr@plt+0x6687a4>
   2e4f4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2e4f8:	stmib	ip!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e4fc:	stmdacs	r0, {r0, r1, r9, sl, lr}
   2e500:	msrhi	CPSR_s, r0, asr #32
   2e504:	ldrdeq	pc, [r4], -sl
   2e508:	ldccc	8, cr15, [r8], {73}	; 0x49
   2e50c:	strmi	fp, [r2], -r8, lsl #3
   2e510:			; <UNDEFINED> instruction: 0x46167813
   2e514:			; <UNDEFINED> instruction: 0xf1a33201
   2e518:	stmdbcs	r9, {r4, r5, r8}
   2e51c:	addmi	sp, r6, #248, 18	; 0x3e0000
   2e520:	blcs	6253c <tcgetattr@plt+0x5e46c>
   2e524:	ldrhi	pc, [r3], r0
   2e528:			; <UNDEFINED> instruction: 0xf0002b3a
   2e52c:	stmdavc	r3, {r4, r7, r9, sl, pc}
   2e530:			; <UNDEFINED> instruction: 0xf8dfb913
   2e534:	ldrbtmi	r0, [r8], #-2524	; 0xfffff624
   2e538:	ldcne	8, cr15, [r8], {89}	; 0x59
   2e53c:	blx	ff8ea588 <tcgetattr@plt+0xff8e64b8>
   2e540:	rscscc	pc, pc, pc, asr #32
   2e544:			; <UNDEFINED> instruction: 0xf9a4f7f6
   2e548:			; <UNDEFINED> instruction: 0xf8d39b05
   2e54c:			; <UNDEFINED> instruction: 0xf7f78000
   2e550:			; <UNDEFINED> instruction: 0xf8dbbdd9
   2e554:	blcs	3a58c <tcgetattr@plt+0x364bc>
   2e558:			; <UNDEFINED> instruction: 0xf8dfd06e
   2e55c:	stmiapl	r3!, {r2, r3, r4, r7, r8, fp, ip, sp}^
   2e560:	blcs	485d4 <tcgetattr@plt+0x44504>
   2e564:	ldrbhi	pc, [r4], -r0, asr #5	; <UNPREDICTABLE>
   2e568:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2e56c:			; <UNDEFINED> instruction: 0xf8df58e3
   2e570:	mulcs	r0, r0, r9
   2e574:	ldmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2e578:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2e57c:			; <UNDEFINED> instruction: 0x47986812
   2e580:			; <UNDEFINED> instruction: 0xf8d39b05
   2e584:			; <UNDEFINED> instruction: 0xf7f78000
   2e588:			; <UNDEFINED> instruction: 0xf8dfbdbd
   2e58c:			; <UNDEFINED> instruction: 0xf849198c
   2e590:	stmdapl	r1!, {r4, sl, fp, ip, sp}^
   2e594:	addsmi	r6, r9, #589824	; 0x90000
   2e598:			; <UNDEFINED> instruction: 0xf8dfdd52
   2e59c:			; <UNDEFINED> instruction: 0xf8df1980
   2e5a0:	stmdapl	r1!, {r4, r6, r8, fp, sp, lr}^
   2e5a4:	stmdavs	r9, {r1, r2, r5, r7, r8, fp, ip, lr}
   2e5a8:			; <UNDEFINED> instruction: 0xf8519606
   2e5ac:	eorsvs	r3, r3, r3, lsr #32
   2e5b0:	suble	r2, r5, r0, lsl #22
   2e5b4:	ldccc	8, cr15, [r8], {89}	; 0x59
   2e5b8:	ldmdavs	r2!, {r4, r6, r7, sl, ip, lr}
   2e5bc:			; <UNDEFINED> instruction: 0xb11368d3
   2e5c0:	stmdbls	r5, {r0, r1, r3, r4, r6, fp, sp, lr}
   2e5c4:	cdpvs	0, 1, cr6, cr3, cr11, {0}
   2e5c8:			; <UNDEFINED> instruction: 0xf0002b00
   2e5cc:			; <UNDEFINED> instruction: 0xf8df80eb
   2e5d0:			; <UNDEFINED> instruction: 0xf10a2950
   2e5d4:	stmdbls	r9, {r2}
   2e5d8:	smlatbcc	r4, r2, r8, r5
   2e5dc:			; <UNDEFINED> instruction: 0xf0016013
   2e5e0:	blls	1ee3cc <tcgetattr@plt+0x1ea2fc>
   2e5e4:	movwlt	r6, #14363	; 0x381b
   2e5e8:	ldrsblt	r6, [r3, #139]!	; 0x8b
   2e5ec:	stmdbls	r5, {r1, r3, r4, r6, fp, sp, lr}
   2e5f0:	ldrdcc	pc, [ip], -fp
   2e5f4:	blcs	46624 <tcgetattr@plt+0x42554>
   2e5f8:	rschi	pc, r7, r0
   2e5fc:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2e600:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2e604:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   2e608:			; <UNDEFINED> instruction: 0xf8df80dc
   2e60c:	stmiapl	r6!, {r4, r5, r6, r7, fp, ip, sp}^
   2e610:	ldrdcc	lr, [r1, -sl]
   2e614:	ldccs	8, cr15, [r4], {89}	; 0x59
   2e618:			; <UNDEFINED> instruction: 0xf0002900
   2e61c:	smlabtls	r0, r6, r0, r8
   2e620:			; <UNDEFINED> instruction: 0xf8df2000
   2e624:	ldrbtmi	r1, [r9], #-2304	; 0xfffff700
   2e628:	bls	1804f0 <tcgetattr@plt+0x17c420>
   2e62c:	andsvs	r2, r3, r0, lsl #6
   2e630:	andsvs	r9, r3, r6, lsl #20
   2e634:	ldclt	7, cr15, [ip, #1012]!	; 0x3f4
   2e638:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2e63c:	ldr	r5, [r6, r3, ror #17]
   2e640:	ldrdcc	pc, [ip], -fp
   2e644:			; <UNDEFINED> instruction: 0xf0002b00
   2e648:			; <UNDEFINED> instruction: 0xf8df80c8
   2e64c:	stmiapl	r3!, {r2, r3, r5, r7, fp, ip, sp}^
   2e650:	blcs	486c4 <tcgetattr@plt+0x445f4>
   2e654:	adcshi	pc, sp, r0, asr #5
   2e658:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2e65c:			; <UNDEFINED> instruction: 0xf8df58e3
   2e660:	andcs	r2, r0, r0, lsr #17
   2e664:	stmiane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2e668:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2e66c:			; <UNDEFINED> instruction: 0x47986812
   2e670:	ldclt	7, cr15, [lr, #1012]	; 0x3f4
   2e674:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2e678:			; <UNDEFINED> instruction: 0xf7f958e3
   2e67c:			; <UNDEFINED> instruction: 0xf8dbbd9c
   2e680:	blcs	3a6b8 <tcgetattr@plt+0x365e8>
   2e684:	addhi	pc, sl, r0
   2e688:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2e68c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2e690:	blle	1ff9298 <tcgetattr@plt+0x1ff51c8>
   2e694:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2e698:			; <UNDEFINED> instruction: 0xf8df58e6
   2e69c:	mulcs	r0, r0, r8
   2e6a0:	ldrbtmi	r6, [r9], #-2131	; 0xfffff7ad
   2e6a4:			; <UNDEFINED> instruction: 0x47b06892
   2e6a8:			; <UNDEFINED> instruction: 0xf8d39b05
   2e6ac:			; <UNDEFINED> instruction: 0xf7f78000
   2e6b0:			; <UNDEFINED> instruction: 0xf8dbbd29
   2e6b4:	blcs	3a6ec <tcgetattr@plt+0x3661c>
   2e6b8:	strbhi	pc, [r3, #0]!	; <UNPREDICTABLE>
   2e6bc:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2e6c0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2e6c4:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   2e6c8:			; <UNDEFINED> instruction: 0xf8df85d7
   2e6cc:	stmiapl	r3!, {r4, r5, fp, ip, sp}^
   2e6d0:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2e6d4:	ldrbtmi	r2, [r9], #-0
   2e6d8:	blls	180540 <tcgetattr@plt+0x17c470>
   2e6dc:	ldrdhi	pc, [r0], -r3
   2e6e0:	ldclt	7, cr15, [r0, #-988]	; 0xfffffc24
   2e6e4:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2e6e8:			; <UNDEFINED> instruction: 0xf7fb58e3
   2e6ec:	vfma.f32	<illegal reg q13.5>, q9, q8
   2e6f0:	stmiapl	r0, {r4, r6, r8, r9, ip}^
   2e6f4:	blx	dec68c <tcgetattr@plt+0xde85bc>
   2e6f8:	ldmdavs	r8!, {r1, r2, r9, sl, lr}
   2e6fc:	mcr2	7, 1, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
   2e700:	ldrdcc	pc, [ip], -fp
   2e704:	suble	r2, r1, r0, lsl #22
   2e708:	ubfxcc	pc, pc, #17, #13
   2e70c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2e710:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   2e714:			; <UNDEFINED> instruction: 0xf8df84fd
   2e718:	stmiapl	r7!, {r2, r5, r6, r7, r8, r9, sl, ip, sp}^
   2e71c:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2e720:			; <UNDEFINED> instruction: 0xf8594633
   2e724:	andcs	r2, r0, r8, lsl ip
   2e728:			; <UNDEFINED> instruction: 0x47b84479
   2e72c:			; <UNDEFINED> instruction: 0xf0002e00
   2e730:			; <UNDEFINED> instruction: 0x463084f9
   2e734:	ldmdb	lr!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e738:			; <UNDEFINED> instruction: 0xf8d39b05
   2e73c:			; <UNDEFINED> instruction: 0xf7f78000
   2e740:			; <UNDEFINED> instruction: 0xf8dfbce1
   2e744:	stmiapl	r6!, {r2, r5, r7, r8, r9, sl, ip, sp}^
   2e748:	ldmdblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e74c:	ubfxne	pc, pc, #17, #9
   2e750:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2e754:	ldm	lr!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e758:			; <UNDEFINED> instruction: 0xf0402800
   2e75c:			; <UNDEFINED> instruction: 0xf8da85ad
   2e760:	stmdacs	r0, {r2}
   2e764:	ldrhi	pc, [r2]
   2e768:	svceq	0x0000f1b8
   2e76c:	mrcge	4, 5, APSR_nzcv, cr6, cr14, {1}
   2e770:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
   2e774:			; <UNDEFINED> instruction: 0xf8caf011
   2e778:			; <UNDEFINED> instruction: 0xf8d39b05
   2e77c:			; <UNDEFINED> instruction: 0xf7f78000
   2e780:			; <UNDEFINED> instruction: 0xf8dfbcc1
   2e784:	stmiapl	r6!, {r2, r5, r6, r8, r9, sl, ip, sp}^
   2e788:	mcrlt	7, 6, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
   2e78c:	smmlscc	r8, pc, r8, pc	; <UNPREDICTABLE>
   2e790:	strb	r5, [r3, r7, ror #17]
   2e794:			; <UNDEFINED> instruction: 0x3770f8df
   2e798:	ldrb	r5, [lr, -r6, ror #17]!
   2e79c:			; <UNDEFINED> instruction: 0x3748f8df
   2e7a0:	ldrb	r5, [sl, -r6, ror #17]!
   2e7a4:	movweq	pc, #49410	; 0xc102	; <UNPREDICTABLE>
   2e7a8:			; <UNDEFINED> instruction: 0xf8dfe711
   2e7ac:	ldrbtmi	r1, [r9], #-1936	; 0xfffff870
   2e7b0:			; <UNDEFINED> instruction: 0xf8dfe735
   2e7b4:	stmiapl	r3!, {r2, r4, r6, r8, r9, sl, ip, sp}^
   2e7b8:			; <UNDEFINED> instruction: 0xf8dfe687
   2e7bc:	stmiapl	r3!, {r2, r3, r5, r8, r9, sl, ip, sp}^
   2e7c0:			; <UNDEFINED> instruction: 0xf8dfe683
   2e7c4:	stmiapl	r6!, {r2, r6, r8, r9, sl, ip, sp}^
   2e7c8:			; <UNDEFINED> instruction: 0xf8dfe722
   2e7cc:	stmiapl	r6!, {r2, r3, r4, r8, r9, sl, ip, sp}^
   2e7d0:			; <UNDEFINED> instruction: 0xf8dfe71e
   2e7d4:	stmiapl	r3!, {r2, r4, r5, r8, r9, sl, ip, sp}^
   2e7d8:			; <UNDEFINED> instruction: 0xf8dfe741
   2e7dc:	stmiapl	r3!, {r2, r3, r8, r9, sl, ip, sp}^
   2e7e0:			; <UNDEFINED> instruction: 0xf8dfe73d
   2e7e4:	mcrge	7, 1, r3, cr1, cr12, {2}
   2e7e8:	orrvc	pc, r0, pc, asr #8
   2e7ec:	stmiapl	r3!, {r4, r5, r9, sl, lr}^
   2e7f0:			; <UNDEFINED> instruction: 0xf7e4681a
   2e7f4:			; <UNDEFINED> instruction: 0xf8dbfc1b
   2e7f8:	mvnlt	r3, ip
   2e7fc:	usatcc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
   2e800:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2e804:	blle	4b940c <tcgetattr@plt+0x4b533c>
   2e808:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
   2e80c:			; <UNDEFINED> instruction: 0xf8df58e3
   2e810:			; <UNDEFINED> instruction: 0x46321734
   2e814:	ldrbtmi	r2, [r9], #-0
   2e818:	blls	180680 <tcgetattr@plt+0x17c5b0>
   2e81c:	ldrdhi	pc, [r0], -r3
   2e820:	ldcllt	7, cr15, [r0], #-988	; 0xfffffc24
   2e824:	usatcc	pc, #0, pc, asr #17	; <UNPREDICTABLE>
   2e828:			; <UNDEFINED> instruction: 0xf7fc58e6
   2e82c:			; <UNDEFINED> instruction: 0xf8dfbec2
   2e830:	stmiapl	r3!, {r3, r4, r6, r7, r9, sl, ip, sp}^
   2e834:			; <UNDEFINED> instruction: 0xf8dfe7eb
   2e838:	stmiapl	r3!, {r4, r5, r7, r9, sl, ip, sp}^
   2e83c:			; <UNDEFINED> instruction: 0xf8dfe7e7
   2e840:	stmiapl	r6!, {r3, r6, r7, r9, sl, ip, sp}^
   2e844:	stmdblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e848:	ldrdcc	pc, [ip], -fp
   2e84c:	subsle	r2, r5, r0, lsl #22
   2e850:	ssatcc	pc, #5, pc, asr #17	; <UNPREDICTABLE>
   2e854:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2e858:	blle	12f9460 <tcgetattr@plt+0x12f5390>
   2e85c:			; <UNDEFINED> instruction: 0x369cf8df
   2e860:			; <UNDEFINED> instruction: 0xf8df58e3
   2e864:	mulcs	r0, ip, r6
   2e868:			; <UNDEFINED> instruction: 0x16dcf8df
   2e86c:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2e870:			; <UNDEFINED> instruction: 0x47986812
   2e874:			; <UNDEFINED> instruction: 0xf8d39b05
   2e878:			; <UNDEFINED> instruction: 0xf7f78000
   2e87c:			; <UNDEFINED> instruction: 0xf8dfbc43
   2e880:	stmiapl	r6!, {r3, r7, r9, sl, sp}
   2e884:	blt	ff8ac880 <tcgetattr@plt+0xff8a87b0>
   2e888:			; <UNDEFINED> instruction: 0x265cf8df
   2e88c:			; <UNDEFINED> instruction: 0xf7fd58a6
   2e890:			; <UNDEFINED> instruction: 0xf10abadc
   2e894:	ldrbmi	r0, [r9], -r8, lsl #22
   2e898:	stc2	7, cr15, [r4, #-972]	; 0xfffffc34
   2e89c:	ble	c788a4 <tcgetattr@plt+0xc747d4>
   2e8a0:			; <UNDEFINED> instruction: 0xf8d39b05
   2e8a4:			; <UNDEFINED> instruction: 0xf7f78000
   2e8a8:	ldrtmi	fp, [r0], -sp, lsr #24
   2e8ac:	blx	ffc6c884 <tcgetattr@plt+0xffc687b4>
   2e8b0:			; <UNDEFINED> instruction: 0x3698f8df
   2e8b4:	stmiapl	r3!, {r0, r2, r9, sl, fp, ip, pc}^
   2e8b8:	eorsvs	r6, r3, fp, lsl r8
   2e8bc:			; <UNDEFINED> instruction: 0xf8dae00b
   2e8c0:			; <UNDEFINED> instruction: 0xf8591004
   2e8c4:	stmdbcc	r0, {r4, sl, fp}
   2e8c8:	tstcs	r1, r8, lsl pc
   2e8cc:			; <UNDEFINED> instruction: 0xf966f7ef
   2e8d0:	ldmdavs	fp, {r0, r1, r4, r5, fp, sp, lr}
   2e8d4:	ldmdavs	r3!, {r0, r1, r4, r5, sp, lr}
   2e8d8:	mvnsle	r2, r0, lsl #22
   2e8dc:	stmdblt	r3!, {r1, r3, r8, r9, fp, ip, pc}
   2e8e0:	ldrdcc	pc, [r4], -sl
   2e8e4:	tstmi	r3, #24576	; 0x6000
   2e8e8:	blls	1a29a4 <tcgetattr@plt+0x19e8d4>
   2e8ec:	andhi	pc, r0, r3, asr #17
   2e8f0:	stclt	7, cr15, [r8], {247}	; 0xf7
   2e8f4:			; <UNDEFINED> instruction: 0x3610f8df
   2e8f8:	ldr	r5, [r2, r3, ror #17]!
   2e8fc:	strbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2e900:	str	r5, [lr, r3, ror #17]!
   2e904:			; <UNDEFINED> instruction: 0xf7f44630
   2e908:	blls	2ad41c <tcgetattr@plt+0x2a934c>
   2e90c:	ldrbmi	r9, [sl], -r7, lsl #18
   2e910:	ldrtmi	r3, [r0], -r8, lsl #6
   2e914:	mrrc2	7, 15, pc, ip, cr3	; <UNPREDICTABLE>
   2e918:	blcs	55548 <tcgetattr@plt+0x51478>
   2e91c:			; <UNDEFINED> instruction: 0xf8dad1c8
   2e920:	blcs	3a938 <tcgetattr@plt+0x36868>
   2e924:	ldmdavs	r8!, {r2, r6, r7, ip, lr, pc}
   2e928:			; <UNDEFINED> instruction: 0xf7d5b108
   2e92c:	cdpls	8, 0, cr14, cr9, cr4, {2}
   2e930:	ldrdeq	pc, [r0], -sl
   2e934:			; <UNDEFINED> instruction: 0xf7e46831
   2e938:	ldmdavs	r3!, {r0, r1, r2, r4, r5, r8, fp, ip, sp, lr, pc}
   2e93c:	tstmi	r3, #12, 20	; 0xc000
   2e940:	eorsvs	r6, r8, fp, ror r0
   2e944:	ldmdavs	r8!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2e948:	sbcle	r2, lr, r0, lsl #16
   2e94c:	ldmda	r2!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e950:	stmib	r7, {r1, r3, r8, r9, fp, ip, pc}^
   2e954:	strb	r3, [r8, r0, lsl #6]
   2e958:			; <UNDEFINED> instruction: 0xf7ed2001
   2e95c:	blls	1ad390 <tcgetattr@plt+0x1a92c0>
   2e960:	ldrdhi	pc, [r0], -r3
   2e964:	bllt	ff3ec948 <tcgetattr@plt+0xff3e8878>
   2e968:	blx	fe16c924 <tcgetattr@plt+0xfe168854>
   2e96c:			; <UNDEFINED> instruction: 0xf8d39b05
   2e970:			; <UNDEFINED> instruction: 0xf7f78000
   2e974:			; <UNDEFINED> instruction: 0xf8dfbbc7
   2e978:	stmiapl	r7!, {r4, r7, r8, sl, ip, sp}^
   2e97c:	ldcllt	7, cr15, [r2], #996	; 0x3e4
   2e980:	strcc	pc, [r4, #2271]	; 0x8df
   2e984:			; <UNDEFINED> instruction: 0xf7ff58e3
   2e988:			; <UNDEFINED> instruction: 0xae21b95c
   2e98c:	vst2.8	{d25,d27}, [pc], r6
   2e990:	ldrbmi	r5, [r2], -r0, lsl #7
   2e994:			; <UNDEFINED> instruction: 0xf7d54630
   2e998:			; <UNDEFINED> instruction: 0xf7d5e880
   2e99c:	ldrdcs	lr, [r1, -r2]
   2e9a0:	rscscc	pc, pc, #79	; 0x4f
   2e9a4:	movwls	r4, #1539	; 0x603
   2e9a8:	ldrdvc	pc, [r0], -r8
   2e9ac:	andeq	lr, sl, r6, lsl #22
   2e9b0:	ldrcc	pc, [ip, #2271]	; 0x8df
   2e9b4:	ldrbtmi	r9, [fp], #-1793	; 0xfffff8ff
   2e9b8:	b	86c914 <tcgetattr@plt+0x868844>
   2e9bc:	ldrdeq	pc, [r0], -r8
   2e9c0:	svc	0x00f8f7d4
   2e9c4:	ldrtmi	r9, [r0], -r7, lsl #18
   2e9c8:	b	fe0ec924 <tcgetattr@plt+0xfe0e8854>
   2e9cc:			; <UNDEFINED> instruction: 0xf7d5b128
   2e9d0:	stmdavs	r3, {r1, r3, r9, fp, sp, lr, pc}
   2e9d4:	blcs	c03e0 <tcgetattr@plt+0xbc310>
   2e9d8:			; <UNDEFINED> instruction: 0xf8dbd027
   2e9dc:	blcs	3aa14 <tcgetattr@plt+0x36944>
   2e9e0:			; <UNDEFINED> instruction: 0xf8dfd048
   2e9e4:	stmiapl	r3!, {r2, r4, r8, sl, ip, sp}^
   2e9e8:	blcs	48a5c <tcgetattr@plt+0x4498c>
   2e9ec:			; <UNDEFINED> instruction: 0xf8dfdb3e
   2e9f0:	stmiapl	r7!, {r2, r3, r8, sl, ip, sp}^
   2e9f4:	strcs	pc, [r8, #-2271]	; 0xfffff721
   2e9f8:			; <UNDEFINED> instruction: 0xf8df4633
   2e9fc:	andcs	r1, r0, r8, asr r5
   2ea00:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2ea04:			; <UNDEFINED> instruction: 0x47b86812
   2ea08:	ldclt	7, cr15, [sl], #996	; 0x3e4
   2ea0c:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   2ea10:			; <UNDEFINED> instruction: 0xf7ff58e3
   2ea14:			; <UNDEFINED> instruction: 0xf8dfb8b1
   2ea18:	stmiapl	r3!, {r4, r6, r7, sl, ip, sp}^
   2ea1c:	stmialt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ea20:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   2ea24:			; <UNDEFINED> instruction: 0xf7fd58e3
   2ea28:	stmdals	r6, {r5, fp, ip, sp, pc}
   2ea2c:			; <UNDEFINED> instruction: 0xf7d54631
   2ea30:	strmi	lr, [r0], r8, ror #18
   2ea34:			; <UNDEFINED> instruction: 0xf8dbb360
   2ea38:			; <UNDEFINED> instruction: 0xb323300c
   2ea3c:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   2ea40:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2ea44:	blle	67964c <tcgetattr@plt+0x67557c>
   2ea48:	ldrtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   2ea4c:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   2ea50:	strtcs	pc, [ip], #2271	; 0x8df
   2ea54:	strne	pc, [r0, #-2271]	; 0xfffff721
   2ea58:	stmiapl	r2!, {r1, r2, r8, r9, fp, ip, pc}
   2ea5c:			; <UNDEFINED> instruction: 0x96004479
   2ea60:	ldrdeq	pc, [r0], -r9
   2ea64:	bfimi	r6, r2, (invalid: 16:0)
   2ea68:	stclt	7, cr15, [sl], {249}	; 0xf9
   2ea6c:	ldrcc	pc, [r8], #2271	; 0x8df
   2ea70:	ldr	r5, [pc, r7, ror #17]!
   2ea74:	ldrbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2ea78:	ldr	r5, [fp, r7, ror #17]!
   2ea7c:	strcc	pc, [r8], #2271	; 0x8df
   2ea80:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   2ea84:			; <UNDEFINED> instruction: 0xf8dfe7e4
   2ea88:			; <UNDEFINED> instruction: 0xf8543460
   2ea8c:	ldrb	r8, [pc, r3]
   2ea90:	stmdals	r6, {r0, r4, r5, r9, sl, lr}
   2ea94:	ldm	sl!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ea98:	ldc2	7, cr15, [r4], {216}	; 0xd8
   2ea9c:	cmpcs	r3, r0, asr #12
   2eaa0:	blx	1beca1c <tcgetattr@plt+0x1be894c>
   2eaa4:			; <UNDEFINED> instruction: 0xf8d39b05
   2eaa8:			; <UNDEFINED> instruction: 0xf7f78000
   2eaac:	stmdals	r7, {r0, r1, r3, r5, r8, r9, fp, ip, sp, pc}
   2eab0:	tstlt	fp, r3, lsl #26
   2eab4:	blx	ceaade <tcgetattr@plt+0xce6a0e>
   2eab8:	bls	2556dc <tcgetattr@plt+0x25160c>
   2eabc:	ldrvc	lr, [r4], -r3, asr #19
   2eac0:	blls	188130 <tcgetattr@plt+0x184060>
   2eac4:	ldrdhi	pc, [r0], -r3
   2eac8:	bllt	76caac <tcgetattr@plt+0x7689dc>
   2eacc:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2ead0:			; <UNDEFINED> instruction: 0xf7fd58e3
   2ead4:	blls	1dcb24 <tcgetattr@plt+0x1d8a54>
   2ead8:			; <UNDEFINED> instruction: 0x46394632
   2eadc:	movwcs	r6, #6168	; 0x1818
   2eae0:	adcsmi	pc, r6, r0, lsl #10
   2eae4:			; <UNDEFINED> instruction: 0xf7e4306c
   2eae8:	blls	1acb5c <tcgetattr@plt+0x1a8a8c>
   2eaec:	ldrdhi	pc, [r0], -r3
   2eaf0:	bllt	26cad4 <tcgetattr@plt+0x268a04>
   2eaf4:	ldrdcc	pc, [ip], -fp
   2eaf8:	suble	r2, r8, r0, lsl #22
   2eafc:	stmiapl	r3!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
   2eb00:	blcs	48b74 <tcgetattr@plt+0x44aa4>
   2eb04:	blmi	fffa580c <tcgetattr@plt+0xfffa173c>
   2eb08:			; <UNDEFINED> instruction: 0xf8df58e3
   2eb0c:	andcs	r2, r0, r0, asr r4
   2eb10:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2eb14:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2eb18:	blls	180980 <tcgetattr@plt+0x17c8b0>
   2eb1c:	ldrdhi	pc, [r0], -r3
   2eb20:	blt	ffc6cb04 <tcgetattr@plt+0xffc68a34>
   2eb24:	stmiapl	r3!, {r3, r4, r5, r6, r7, r8, r9, fp, lr}^
   2eb28:	bllt	18acb18 <tcgetattr@plt+0x18a8a48>
   2eb2c:	stmiapl	r6!, {r1, r2, r4, r5, r6, r7, r9, fp, lr}
   2eb30:	stmialt	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2eb34:	strtcc	pc, [ip], #-2271	; 0xfffff721
   2eb38:			; <UNDEFINED> instruction: 0xf44fae21
   2eb3c:	ldrtmi	r7, [r0], -r0, lsl #3
   2eb40:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   2eb44:	blx	1cecadc <tcgetattr@plt+0x1ce8a0c>
   2eb48:	ldrdcc	pc, [ip], -fp
   2eb4c:	blmi	ffadb280 <tcgetattr@plt+0xffad71b0>
   2eb50:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2eb54:	blle	47975c <tcgetattr@plt+0x47568c>
   2eb58:	stmiapl	r3!, {r3, r5, r6, r7, r8, r9, fp, lr}^
   2eb5c:	strne	pc, [r8], #-2271	; 0xfffff721
   2eb60:	andcs	r4, r0, r2, lsr r6
   2eb64:			; <UNDEFINED> instruction: 0x47984479
   2eb68:			; <UNDEFINED> instruction: 0xf8d39b05
   2eb6c:			; <UNDEFINED> instruction: 0xf7f78000
   2eb70:			; <UNDEFINED> instruction: 0xf8ddbac9
   2eb74:	strbmi	r8, [r7], -r8, lsr #32
   2eb78:	svclt	0x006af7fd
   2eb7c:	stmiapl	r3!, {r1, r5, r6, r7, r8, r9, fp, lr}^
   2eb80:	blmi	ff6a8b38 <tcgetattr@plt+0xff6a4a68>
   2eb84:	strb	r5, [r9, r3, ror #17]!
   2eb88:	stmiapl	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   2eb8c:	blmi	ff5e8a88 <tcgetattr@plt+0xff5e49b8>
   2eb90:	ldr	r5, [sl, r3, ror #17]!
   2eb94:	stmiapl	r3!, {r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   2eb98:	ldclt	7, cr15, [r9, #1016]	; 0x3f8
   2eb9c:	stmiapl	r3!, {r1, r4, r6, r7, r8, r9, fp, lr}^
   2eba0:	ldclt	7, cr15, [r5, #1016]	; 0x3f8
   2eba4:	stmiapl	r3!, {r3, r4, r6, r7, r8, r9, fp, lr}^
   2eba8:	stmdalt	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ebac:	stmiapl	r3!, {r1, r2, r4, r6, r7, r8, r9, fp, lr}^
   2ebb0:	stmialt	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ebb4:	stmiapl	r3!, {r2, r4, r6, r7, r8, r9, fp, lr}^
   2ebb8:	stcllt	7, cr15, [lr], {251}	; 0xfb
   2ebbc:	stmiapl	r6!, {r1, r4, r6, r7, r9, fp, lr}
   2ebc0:	ldcllt	7, cr15, [r9, #1016]!	; 0x3f8
   2ebc4:	stmiapl	r3!, {r4, r6, r7, r8, r9, fp, lr}^
   2ebc8:	mrclt	7, 1, APSR_nzcv, cr7, cr14, {7}
   2ebcc:	bmi	ff2c1aec <tcgetattr@plt+0xff2bda1c>
   2ebd0:	stmiapl	r6!, {r0, r1, r5, r6, r7, fp, ip, lr}
   2ebd4:	mrclt	7, 1, APSR_nzcv, cr1, cr14, {7}
   2ebd8:	stmiapl	r6!, {r0, r1, r3, r6, r7, r8, r9, fp, lr}^
   2ebdc:	svclt	0x0018f7fc
   2ebe0:	stmiapl	r6!, {r0, r3, r6, r7, r8, r9, fp, lr}^
   2ebe4:	svclt	0x00e8f7fc
   2ebe8:	stmiapl	r3!, {r0, r1, r2, r6, r7, r8, r9, fp, lr}^
   2ebec:	stmdblt	r7, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ebf0:	stmiapl	r3!, {r0, r2, r6, r7, r8, r9, fp, lr}^
   2ebf4:	stmiblt	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ebf8:	stmiapl	r3!, {r0, r1, r6, r7, r8, r9, fp, lr}^
   2ebfc:	blt	ffe6cbf8 <tcgetattr@plt+0xffe68b28>
   2ec00:	ldmdavc	r9, {r0, r3, r8, r9, fp, ip, pc}
   2ec04:	suble	r2, r2, lr, lsr #18
   2ec08:	blmi	ff637440 <tcgetattr@plt+0xff633370>
   2ec0c:			; <UNDEFINED> instruction: 0xf101fb02
   2ec10:	stmiapl	r3!, {r3, fp, ip, pc}^
   2ec14:	ldmvs	r2, {r1, r3, r4, r6, fp, ip}
   2ec18:			; <UNDEFINED> instruction: 0xf47d4290
   2ec1c:	bls	1d9204 <tcgetattr@plt+0x1d5134>
   2ec20:	ldmdavs	r0, {r0, r3, r4, r6, fp, ip, lr}
   2ec24:	adcsmi	pc, r6, r0, lsl #10
   2ec28:	movwcs	r3, #108	; 0x6c
   2ec2c:			; <UNDEFINED> instruction: 0xf7e34632
   2ec30:	blls	1aea14 <tcgetattr@plt+0x1aa944>
   2ec34:	ldrdhi	pc, [r0], -r3
   2ec38:	blt	196cc1c <tcgetattr@plt+0x1968b4c>
   2ec3c:	bmi	fec37874 <tcgetattr@plt+0xfec337a4>
   2ec40:	vqrdmulh.s<illegal width 8>	d15, d7, d3
   2ec44:	stmiapl	r2!, {r4, r5, r9, sl, lr}
   2ec48:	stmibmi	r9, {r1, r2, r9, sl, fp, ip, pc}^
   2ec4c:	ldmpl	r3!, {r1, r4, fp, sp, lr}^
   2ec50:			; <UNDEFINED> instruction: 0xf7d84479
   2ec54:	blmi	fea6d2f0 <tcgetattr@plt+0xfea69220>
   2ec58:	stmiapl	r3!, {r0, r2, r9, fp, ip, pc}^
   2ec5c:	ldrdhi	pc, [r0], -r2
   2ec60:	bcs	48cd0 <tcgetattr@plt+0x44c00>
   2ec64:	bge	13ec848 <tcgetattr@plt+0x13e8778>
   2ec68:	rscscc	pc, pc, #79	; 0x4f
   2ec6c:			; <UNDEFINED> instruction: 0xf7f7601a
   2ec70:	movwcs	fp, #51785	; 0xca49
   2ec74:	blx	101706 <tcgetattr@plt+0xfd636>
   2ec78:	cdpls	3, 0, cr15, cr6, cr7, {0}
   2ec7c:	andcs	r5, r0, r2, lsr #17
   2ec80:	ldmdavs	r2, {r2, r3, r4, r5, r7, r8, fp, lr}
   2ec84:	ldmpl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
   2ec88:			; <UNDEFINED> instruction: 0xf98af7d8
   2ec8c:	blls	228c20 <tcgetattr@plt+0x224b50>
   2ec90:	vldrvs	s18, [fp, #32]
   2ec94:			; <UNDEFINED> instruction: 0xf000429a
   2ec98:	ldrtmi	r8, [r0], -r3, lsl #1
   2ec9c:			; <UNDEFINED> instruction: 0xf7d4910a
   2eca0:	stmdbls	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2eca4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2eca8:	svcge	0x0024f43f
   2ecac:	andne	pc, r0, r8, lsl #17
   2ecb0:	ldmdblt	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ecb4:	stmiapl	r6!, {r2, r4, r7, r8, r9, fp, lr}^
   2ecb8:	mrclt	7, 7, APSR_nzcv, cr3, cr12, {7}
   2ecbc:			; <UNDEFINED> instruction: 0xf8db681a
   2ecc0:			; <UNDEFINED> instruction: 0xf8d2300c
   2ecc4:	strbmi	r1, [r9, #-304]	; 0xfffffed0
   2ecc8:			; <UNDEFINED> instruction: 0xf8d2d031
   2eccc:	adcsmi	r2, r2, #44, 2
   2ecd0:			; <UNDEFINED> instruction: 0xb1bbd01b
   2ecd4:	stmiapl	r3!, {r3, r7, r8, r9, fp, lr}^
   2ecd8:	blcs	48d4c <tcgetattr@plt+0x44c7c>
   2ecdc:	blmi	fe225920 <tcgetattr@plt+0xfe221850>
   2ece0:	stmibmi	r5!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
   2ece4:	ldrtmi	r4, [r2], -fp, asr #12
   2ece8:	ldrbtmi	r2, [r9], #-0
   2ecec:	blls	180bd4 <tcgetattr@plt+0x17cb04>
   2ecf0:	ldrdhi	pc, [r0], -r3
   2ecf4:	blt	1eccd8 <tcgetattr@plt+0x1e8c08>
   2ecf8:			; <UNDEFINED> instruction: 0xf7f82702
   2ecfc:	blmi	fe0dd680 <tcgetattr@plt+0xfe0d95b0>
   2ed00:	strb	r5, [lr, r7, ror #17]!
   2ed04:	stmiapl	r7!, {r3, r4, r5, r6, r8, r9, fp, lr}^
   2ed08:	teqlt	r3, #61603840	; 0x3ac0000
   2ed0c:	stmiapl	r3!, {r1, r3, r4, r5, r6, r8, r9, fp, lr}^
   2ed10:	blcs	48d84 <tcgetattr@plt+0x44cb4>
   2ed14:	blmi	1ea5994 <tcgetattr@plt+0x1ea18c4>
   2ed18:	ldmibmi	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   2ed1c:	andcs	r4, r0, sl, asr #12
   2ed20:			; <UNDEFINED> instruction: 0x47984479
   2ed24:			; <UNDEFINED> instruction: 0xf8d39b05
   2ed28:			; <UNDEFINED> instruction: 0xf7f78000
   2ed2c:	blcs	5d4e0 <tcgetattr@plt+0x59410>
   2ed30:	blmi	1ca2e58 <tcgetattr@plt+0x1c9ed88>
   2ed34:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2ed38:	blle	1039940 <tcgetattr@plt+0x1035870>
   2ed3c:	stmiapl	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, fp, lr}^
   2ed40:	ldrtmi	r4, [r2], -pc, lsl #19
   2ed44:	ldrbtmi	r2, [r9], #-0
   2ed48:	blls	180bb0 <tcgetattr@plt+0x17cae0>
   2ed4c:	ldrdhi	pc, [r0], -r3
   2ed50:	ldmiblt	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ed54:	stmiapl	r3!, {r2, r3, r5, r6, r8, r9, fp, lr}^
   2ed58:	blmi	1928cdc <tcgetattr@plt+0x1924c0c>
   2ed5c:	ldrb	r5, [ip, r3, ror #17]
   2ed60:	ldrdcc	pc, [ip], -fp
   2ed64:	blmi	195b418 <tcgetattr@plt+0x1957348>
   2ed68:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2ed6c:	blle	379974 <tcgetattr@plt+0x3758a4>
   2ed70:	stmiapl	r3!, {r1, r5, r6, r8, r9, fp, lr}^
   2ed74:	andcs	r4, r0, r2, ror #20
   2ed78:	stmiapl	r2!, {r1, r7, r8, fp, lr}
   2ed7c:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2ed80:	blls	180be8 <tcgetattr@plt+0x17cb18>
   2ed84:	ldrdhi	pc, [r0], -r3
   2ed88:	ldmiblt	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ed8c:	stmiapl	r3!, {r1, r2, r3, r4, r6, r8, r9, fp, lr}^
   2ed90:	blmi	15a8d58 <tcgetattr@plt+0x15a4c88>
   2ed94:	strb	r5, [sp, r3, ror #17]!
   2ed98:	stmiapl	r3!, {r0, r1, r3, r4, r6, r8, r9, fp, lr}^
   2ed9c:	stmiblt	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2eda0:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
   2eda4:			; <UNDEFINED> instruction: 0xf5009b07
   2eda8:	strhtcc	r4, [ip], #-6
   2edac:			; <UNDEFINED> instruction: 0xe73c6d19
   2edb0:	stmiapl	r3!, {r0, r2, r4, r6, r8, r9, fp, lr}^
   2edb4:	bllt	aecdb4 <tcgetattr@plt+0xae8ce4>
   2edb8:			; <UNDEFINED> instruction: 0xf7fc461e
   2edbc:	blmi	14dd7e0 <tcgetattr@plt+0x14d9710>
   2edc0:	ldr	r5, [sp, r3, ror #17]!
   2edc4:	stmiapl	r3!, {r3, r6, r8, r9, fp, lr}^
   2edc8:	blmi	1428cb8 <tcgetattr@plt+0x1424be8>
   2edcc:			; <UNDEFINED> instruction: 0xf7fc58e3
   2edd0:	blmi	139ea98 <tcgetattr@plt+0x139a9c8>
   2edd4:			; <UNDEFINED> instruction: 0xf7fe58e3
   2edd8:	blmi	111d240 <tcgetattr@plt+0x1119170>
   2eddc:			; <UNDEFINED> instruction: 0xf7fe58e3
   2ede0:	bmi	1a9d238 <tcgetattr@plt+0x1a99168>
   2ede4:	blmi	1a94e04 <tcgetattr@plt+0x1a90d34>
   2ede8:	ldceq	8, cr15, [r0], {73}	; 0x49
   2edec:	andls	r5, pc, #10616832	; 0xa20000
   2edf0:	ldmdavs	r6, {r0, r1, r5, r6, r7, fp, ip, lr}
   2edf4:	mcrcs	8, 0, r6, cr0, cr15, {0}
   2edf8:	smladls	sp, r0, r3, r9
   2edfc:	movwcs	sp, #7494	; 0x1d46
   2ee00:			; <UNDEFINED> instruction: 0xf8da930e
   2ee04:	strls	r3, [fp], #-4
   2ee08:	ands	r4, r0, ip, lsl r6
   2ee0c:	ldmdavs	sl, {r0, r3, r8, r9, fp, ip, pc}
   2ee10:	vld2.16	{d6-d7}, [r3 :256], fp
   2ee14:	strbmi	r4, [r2, #-3200]!	; 0xfffff380
   2ee18:	bls	3e2ee4 <tcgetattr@plt+0x3dee14>
   2ee1c:	addsmi	r3, r6, #56, 14	; 0xe00000
   2ee20:	andeq	pc, r1, r2, lsl #2
   2ee24:	ldccs	8, cr15, [r0], {73}	; 0x49
   2ee28:	rschi	pc, r0, r0
   2ee2c:	ldmdavs	r8!, {r1, r2, r3, ip, pc}
   2ee30:	mvnle	r2, r0, lsl #16
   2ee34:	rscsle	r2, r0, r0, lsl #24
   2ee38:	stcls	6, cr4, [fp], {35}	; 0x23
   2ee3c:	stmdblt	r2!, {r0, r1, r2, r9, fp, ip, pc}
   2ee40:	andcc	r6, r1, #3047424	; 0x2e8000
   2ee44:	andcs	fp, r1, #24, 30	; 0x60
   2ee48:	bls	253668 <tcgetattr@plt+0x24f598>
   2ee4c:			; <UNDEFINED> instruction: 0xf0402a00
   2ee50:	bvs	fee4f1c0 <tcgetattr@plt+0xfee4b0f0>
   2ee54:	tsteq	r0, r9, lsr #3	; <UNPREDICTABLE>
   2ee58:	ldccs	8, cr15, [r0], {89}	; 0x59
   2ee5c:	stmdals	r6, {r0, ip, sp}
   2ee60:	rsbeq	pc, r8, #-2147483648	; 0x80000000
   2ee64:	andcs	fp, r1, r8, lsl pc
   2ee68:	stmdals	r7, {r1, r2, ip, pc}
   2ee6c:			; <UNDEFINED> instruction: 0xf0402800
   2ee70:			; <UNDEFINED> instruction: 0xf10780c0
   2ee74:			; <UNDEFINED> instruction: 0xf8490608
   2ee78:			; <UNDEFINED> instruction: 0xf7fc2c10
   2ee7c:	tstls	r1, sl, asr #31
   2ee80:	stcl	7, cr15, [ip, #848]!	; 0x350
   2ee84:	stmdacs	r0, {r0, r4, r8, fp, ip, pc}
   2ee88:	ldrb	sp, [r5, r7, asr #3]
   2ee8c:	svcls	0x000d9a06
   2ee90:			; <UNDEFINED> instruction: 0xf8da4296
   2ee94:	bicsle	r3, r1, r4
   2ee98:			; <UNDEFINED> instruction: 0xf0002b00
   2ee9c:	blls	40f1cc <tcgetattr@plt+0x40b0fc>
   2eea0:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
   2eea4:	stmdals	sp, {r3, r4, r5, r9, sl, sp}
   2eea8:	blx	1c6f16 <tcgetattr@plt+0x1c2e46>
   2eeac:			; <UNDEFINED> instruction: 0xf7e4f101
   2eeb0:			; <UNDEFINED> instruction: 0xf859fc21
   2eeb4:	blls	44defc <tcgetattr@plt+0x449e2c>
   2eeb8:	rscvc	pc, r0, #1325400064	; 0x4f000000
   2eebc:	blx	1b72c6 <tcgetattr@plt+0x1b31f6>
   2eec0:	andsvs	r0, r8, r7, lsl #12
   2eec4:			; <UNDEFINED> instruction: 0xf7d44630
   2eec8:	blls	42adc0 <tcgetattr@plt+0x426cf0>
   2eecc:	ldccs	8, cr15, [r0], {89}	; 0x59
   2eed0:			; <UNDEFINED> instruction: 0xf04f2100
   2eed4:			; <UNDEFINED> instruction: 0xf8d330ff
   2eed8:	ldrtmi	lr, [r3], -r0
   2eedc:	mls	lr, r4, r6, r4
   2eee0:	andeq	r0, r0, r8, ror #10
   2eee4:	strdeq	r0, [r0], -r4
   2eee8:	andeq	r0, r0, ip, lsl #6
   2eeec:			; <UNDEFINED> instruction: 0x000003b8
   2eef0:	andeq	r0, r0, ip, ror #6
   2eef4:	muleq	r0, r0, r3
   2eef8:	muleq	r0, ip, r5
   2eefc:	strdeq	r0, [r0], -r4
   2ef00:	andeq	r0, r0, r8, lsr #6
   2ef04:	strdeq	r7, [r1], -r2
   2ef08:	andeq	r0, r0, r8, lsr #7
   2ef0c:	andeq	r7, r1, sl, lsr #27
   2ef10:	andeq	r7, r1, r6, ror #27
   2ef14:	muleq	r1, r2, r0
   2ef18:	andeq	r0, r0, r8, asr #5
   2ef1c:	andeq	r0, r0, r4, lsl #9
   2ef20:	andeq	r0, r0, r8, asr r3
   2ef24:	andeq	r6, r1, r6, ror r5
   2ef28:	andeq	r6, r1, r6, ror r5
   2ef2c:	andeq	r7, r1, lr, ror fp
   2ef30:	andeq	r7, r1, sl, lsr fp
   2ef34:	strdeq	r6, [r1], -r8
   2ef38:	andeq	r7, r1, r2, lsl fp
   2ef3c:	ldrdeq	r5, [r1], -r2
   2ef40:	andeq	r0, r0, r0, ror r4
   2ef44:	andeq	r6, r1, r2, asr sp
   2ef48:	andeq	r6, r1, sl, lsr #8
   2ef4c:	andeq	r0, r0, ip, ror r5
   2ef50:	andeq	r2, r1, r6, lsl r3
   2ef54:	andeq	r6, r1, r6, asr #29
   2ef58:	andeq	r6, r1, ip, lsl #29
   2ef5c:	andeq	r0, r0, r4, lsr #7
   2ef60:	andeq	r3, r1, lr, lsr #26
   2ef64:	andeq	r0, r0, ip, lsl #7
   2ef68:	muleq	r1, r0, sl
   2ef6c:	strdeq	r0, [r0], -ip
   2ef70:	andeq	r5, r1, r8, ror #24
   2ef74:	ldrdeq	r5, [r1], -ip
   2ef78:	andeq	r6, r1, r6, lsr #6
   2ef7c:	andeq	r6, r1, r4, lsr #5
   2ef80:	andeq	r6, r1, r6, lsr r2
   2ef84:	andeq	r6, r1, r8, lsl #16
   2ef88:	andeq	r0, r0, r8, ror #9
   2ef8c:	muleq	r0, r4, r3
   2ef90:	blvc	186d314 <tcgetattr@plt+0x1869244>
   2ef94:	stfeqd	f7, [r1], {12}
   2ef98:	ldcne	8, cr15, [r8], #-268	; 0xfffffef4
   2ef9c:	ldceq	8, cr15, [r0], #-268	; 0xfffffef4
   2efa0:	ldceq	8, cr15, [r0], {67}	; 0x43
   2efa4:	stceq	8, cr15, [r0], #-268	; 0xfffffef4
   2efa8:			; <UNDEFINED> instruction: 0xf84359e7
   2efac:			; <UNDEFINED> instruction: 0xf8431c28
   2efb0:			; <UNDEFINED> instruction: 0xf8431c08
   2efb4:			; <UNDEFINED> instruction: 0xf8437c2c
   2efb8:	stmdb	r3, {r2, r3, sl, fp, ip, sp, lr}^
   2efbc:	strbmi	r7, [r6, #263]!	; 0x107
   2efc0:	teqeq	r8, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
   2efc4:	bl	febe635c <tcgetattr@plt+0xfebe228c>
   2efc8:	ldrcs	r0, [r8, -r2, lsl #2]!
   2efcc:			; <UNDEFINED> instruction: 0xf8da4596
   2efd0:	blx	1fafea <tcgetattr@plt+0x1f6f1a>
   2efd4:	svclt	0x00bcf701
   2efd8:	strcs	r2, [r0, -r0, lsl #2]
   2efdc:	bcc	24000c <tcgetattr@plt+0x23bf3c>
   2efe0:	ldccs	8, cr15, [r0], {73}	; 0x49
   2efe4:	strbvc	pc, [r0, r7, lsr #11]!	; <UNPREDICTABLE>
   2efe8:			; <UNDEFINED> instruction: 0xe7274437
   2efec:	stcls	6, cr4, [fp], {35}	; 0x23
   2eff0:	ldmvs	r8!, {r1, r4, r6, r8, r9, sl, sp, lr, pc}
   2eff4:	andsle	r3, sl, r1
   2eff8:	bls	207028 <tcgetattr@plt+0x202f58>
   2effc:			; <UNDEFINED> instruction: 0xf1079206
   2f000:			; <UNDEFINED> instruction: 0xf7fc0618
   2f004:			; <UNDEFINED> instruction: 0xf859bf06
   2f008:	ldmvs	r9!, {r4, sl, fp, sp}
   2f00c:	stmdals	r8, {r3, r5, r6, r9, ip, sp}
   2f010:	ldccs	8, cr15, [r0], {73}	; 0x49
   2f014:			; <UNDEFINED> instruction: 0xf1b19a06
   2f018:	svclt	0x00183fff
   2f01c:	andls	r4, r6, #2097152	; 0x200000
   2f020:	bcs	55844 <tcgetattr@plt+0x51774>
   2f024:			; <UNDEFINED> instruction: 0xf107d1eb
   2f028:			; <UNDEFINED> instruction: 0xf7fc0628
   2f02c:	strdvs	fp, [sl], -r2
   2f030:			; <UNDEFINED> instruction: 0xf8dbe7e5
   2f034:	blcs	3b06c <tcgetattr@plt+0x36f9c>
   2f038:			; <UNDEFINED> instruction: 0xf8dfd039
   2f03c:	stmiapl	r3!, {r2, r3, r4, r5, r7, r9, fp, ip, sp}^
   2f040:	blcs	490b4 <tcgetattr@plt+0x44fe4>
   2f044:			; <UNDEFINED> instruction: 0xf8dfdb2f
   2f048:	stmiapl	r3!, {r2, r4, r5, r7, r9, fp, ip, sp}^
   2f04c:	bcs	fec6d3d0 <tcgetattr@plt+0xfec69300>
   2f050:			; <UNDEFINED> instruction: 0xf8df2000
   2f054:	stmiapl	r2!, {r4, r5, r7, r9, fp, ip}
   2f058:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2f05c:	blls	180ec4 <tcgetattr@plt+0x17cdf4>
   2f060:	ldrdhi	pc, [r0], -r3
   2f064:	stmdalt	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f068:	teqlt	fp, r8, lsl #22
   2f06c:	bcs	fe66d3f0 <tcgetattr@plt+0xfe669320>
   2f070:			; <UNDEFINED> instruction: 0xf7fc9b07
   2f074:	cdpcc	14, 5, cr11, cr4, cr8, {6}
   2f078:	mrclt	7, 5, APSR_nzcv, cr11, cr12, {7}
   2f07c:			; <UNDEFINED> instruction: 0xf8df9b08
   2f080:	movwls	r2, #27276	; 0x6a8c
   2f084:	stmiapl	r2!, {r0, r1, r2, r3, r4, r9, sl, lr}
   2f088:	ldrdcc	pc, [r4], -sl
   2f08c:			; <UNDEFINED> instruction: 0xf7fc188e
   2f090:			; <UNDEFINED> instruction: 0xf8dfbec0
   2f094:	stmiapl	r6!, {r2, r3, r4, r5, r6, r9, fp, ip, sp}^
   2f098:	svclt	0x00d4f7fd
   2f09c:	bcc	1d6d420 <tcgetattr@plt+0x1d69350>
   2f0a0:			; <UNDEFINED> instruction: 0xf7fd58e6
   2f0a4:			; <UNDEFINED> instruction: 0xf8dfbfcf
   2f0a8:	stmiapl	r3!, {r3, r5, r6, r9, fp, ip, sp}^
   2f0ac:			; <UNDEFINED> instruction: 0xf8dfe7ce
   2f0b0:	stmiapl	r3!, {r2, r5, r6, r9, fp, ip, sp}^
   2f0b4:			; <UNDEFINED> instruction: 0xf8dfe7ca
   2f0b8:	stmiapl	r3!, {r3, r4, r6, r9, fp, ip, sp}^
   2f0bc:	bllt	fe26d0b4 <tcgetattr@plt+0xfe268fe4>
   2f0c0:	bcc	136d444 <tcgetattr@plt+0x1369374>
   2f0c4:			; <UNDEFINED> instruction: 0xf7fd58e3
   2f0c8:			; <UNDEFINED> instruction: 0xf8dfbf57
   2f0cc:	stmiapl	r3!, {r2, r6, r9, fp, ip, sp}^
   2f0d0:	svclt	0x006bf7fd
   2f0d4:	bcc	f6d458 <tcgetattr@plt+0xf69388>
   2f0d8:			; <UNDEFINED> instruction: 0xf7fd58e3
   2f0dc:			; <UNDEFINED> instruction: 0xf8dfbf66
   2f0e0:	stmiapl	r3!, {r4, r5, r9, fp, ip, sp}^
   2f0e4:	blt	11ad0dc <tcgetattr@plt+0x11a900c>
   2f0e8:	bcs	96d46c <tcgetattr@plt+0x96939c>
   2f0ec:			; <UNDEFINED> instruction: 0xf7f758a6
   2f0f0:			; <UNDEFINED> instruction: 0xf8dfb8ad
   2f0f4:	stmiapl	r3!, {r2, r3, r4, r9, fp, ip, sp}^
   2f0f8:	svclt	0x00fbf7fd
   2f0fc:	bcc	56d480 <tcgetattr@plt+0x5693b0>
   2f100:			; <UNDEFINED> instruction: 0xf7fd58e3
   2f104:			; <UNDEFINED> instruction: 0xf8dfbff6
   2f108:	stmiapl	r6!, {r3, r9, fp, ip, sp}^
   2f10c:	blt	2ed108 <tcgetattr@plt+0x2e9038>
   2f110:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2f114:			; <UNDEFINED> instruction: 0xf7ff58e7
   2f118:			; <UNDEFINED> instruction: 0xf8dfbb01
   2f11c:	stmiapl	r6!, {r2, r4, r5, r6, r7, r8, fp, ip, sp}^
   2f120:	stclt	7, cr15, [r9], #-1016	; 0xfffffc08
   2f124:			; <UNDEFINED> instruction: 0xf8d39b05
   2f128:			; <UNDEFINED> instruction: 0xf7f68000
   2f12c:			; <UNDEFINED> instruction: 0xf8dbbfeb
   2f130:	mvnlt	r3, ip
   2f134:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2f138:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f13c:	blle	4f9d44 <tcgetattr@plt+0x4f5c74>
   2f140:	ldmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2f144:			; <UNDEFINED> instruction: 0xf8df58e3
   2f148:	ldrdcs	r1, [r0], -r0
   2f14c:	ldrdcs	pc, [r4], -sl
   2f150:			; <UNDEFINED> instruction: 0x47984479
   2f154:			; <UNDEFINED> instruction: 0xf8d39b05
   2f158:			; <UNDEFINED> instruction: 0xf7f68000
   2f15c:	blls	19f0b0 <tcgetattr@plt+0x19afe0>
   2f160:	ldrdhi	pc, [r0], -r3
   2f164:	ldclt	7, cr15, [r3, #992]!	; 0x3e0
   2f168:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2f16c:	strb	r5, [sl, r3, ror #17]!
   2f170:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2f174:	strb	r5, [r6, r3, ror #17]!
   2f178:	ldrdcc	pc, [ip], -fp
   2f17c:			; <UNDEFINED> instruction: 0xf8dfbb33
   2f180:			; <UNDEFINED> instruction: 0xf8df1994
   2f184:			; <UNDEFINED> instruction: 0xf8df3998
   2f188:			; <UNDEFINED> instruction: 0xf8da6998
   2f18c:	ldrbtmi	r2, [fp], #-0
   2f190:	ldrbtmi	r5, [lr], #-2151	; 0xfffff799
   2f194:	stmialt	sp!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f198:	ldrdcc	pc, [ip], -fp
   2f19c:			; <UNDEFINED> instruction: 0xf8dfb33b
   2f1a0:	stmiapl	r3!, {r3, r4, r6, r8, fp, ip, sp}^
   2f1a4:	blcs	49218 <tcgetattr@plt+0x45148>
   2f1a8:			; <UNDEFINED> instruction: 0xf8dfdb1d
   2f1ac:	stmiapl	r3!, {r4, r6, r8, fp, ip, sp}^
   2f1b0:	stmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2f1b4:			; <UNDEFINED> instruction: 0xf8df2000
   2f1b8:	stmiapl	r2!, {r2, r3, r5, r6, r8, fp, ip}
   2f1bc:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2f1c0:	blls	181028 <tcgetattr@plt+0x17cf58>
   2f1c4:	ldrdhi	pc, [r0], -r3
   2f1c8:	svclt	0x009cf7f6
   2f1cc:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2f1d0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f1d4:	blle	3b9ddc <tcgetattr@plt+0x3b5d0c>
   2f1d8:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2f1dc:	ldrdcs	pc, [r0], -sl
   2f1e0:			; <UNDEFINED> instruction: 0xf7fd58e7
   2f1e4:			; <UNDEFINED> instruction: 0xf8dfb8c0
   2f1e8:	stmiapl	r3!, {r3, r5, r8, fp, ip, sp}^
   2f1ec:			; <UNDEFINED> instruction: 0xf8dfe7e0
   2f1f0:	stmiapl	r3!, {r2, r5, r8, fp, ip, sp}^
   2f1f4:			; <UNDEFINED> instruction: 0xf8dfe7dc
   2f1f8:			; <UNDEFINED> instruction: 0xf8df1918
   2f1fc:			; <UNDEFINED> instruction: 0xf8df392c
   2f200:			; <UNDEFINED> instruction: 0xf8da692c
   2f204:	ldrbtmi	r2, [fp], #-0
   2f208:	ldrbtmi	r5, [lr], #-2151	; 0xfffff799
   2f20c:	ldmlt	r1!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f210:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2f214:			; <UNDEFINED> instruction: 0xf7ff58e3
   2f218:			; <UNDEFINED> instruction: 0xf8dbb9aa
   2f21c:	teqlt	fp, #12
   2f220:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2f224:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f228:	blle	779e30 <tcgetattr@plt+0x775d60>
   2f22c:	stmiacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2f230:			; <UNDEFINED> instruction: 0xf8df58e3
   2f234:	strdcs	r2, [r0], -ip
   2f238:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2f23c:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2f240:			; <UNDEFINED> instruction: 0x47986812
   2f244:			; <UNDEFINED> instruction: 0xf8d39b05
   2f248:			; <UNDEFINED> instruction: 0xf7f68000
   2f24c:	andcs	fp, sl, #364	; 0x16c
   2f250:			; <UNDEFINED> instruction: 0xf7d42100
   2f254:			; <UNDEFINED> instruction: 0xf849eb58
   2f258:	ldmdavc	r3!, {r3, r4, sl, fp}
   2f25c:			; <UNDEFINED> instruction: 0xf43f2b00
   2f260:			; <UNDEFINED> instruction: 0x1c70a968
   2f264:	stmdblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f268:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2f26c:	strb	r5, [r0, r3, ror #17]!
   2f270:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2f274:	ldrb	r5, [ip, r3, ror #17]
   2f278:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2f27c:			; <UNDEFINED> instruction: 0xf7ff58e3
   2f280:			; <UNDEFINED> instruction: 0xf8dfba27
   2f284:	stmiapl	r3!, {r4, r7, fp, ip, sp}^
   2f288:	blt	8ed28c <tcgetattr@plt+0x8e91bc>
   2f28c:	ldrdcc	pc, [ip], -fp
   2f290:			; <UNDEFINED> instruction: 0xf8dfb393
   2f294:	stmiapl	r3!, {r2, r5, r6, fp, ip, sp}^
   2f298:	blcs	4930c <tcgetattr@plt+0x4523c>
   2f29c:			; <UNDEFINED> instruction: 0xf8dfdb28
   2f2a0:	stmiapl	r3!, {r2, r3, r4, r6, fp, ip, sp}^
   2f2a4:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2f2a8:	ldrbtmi	r2, [r9], #-0
   2f2ac:	blls	181114 <tcgetattr@plt+0x17d044>
   2f2b0:	ldrdhi	pc, [r0], -r3
   2f2b4:	svclt	0x0026f7f6
   2f2b8:	stmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2f2bc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2f2c0:	bl	26d218 <tcgetattr@plt+0x269148>
   2f2c4:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2f2c8:			; <UNDEFINED> instruction: 0xf8dad13a
   2f2cc:			; <UNDEFINED> instruction: 0xf1b86004
   2f2d0:	eorle	r0, r6, r0, lsl #30
   2f2d4:	ldrtmi	fp, [r0], -r6, lsr #3
   2f2d8:	stcl	7, cr15, [r4, #-848]	; 0xfffffcb0
   2f2dc:	strmi	r4, [r1], -sl, asr #12
   2f2e0:			; <UNDEFINED> instruction: 0xf7f54630
   2f2e4:	blls	1adfa8 <tcgetattr@plt+0x1a9ed8>
   2f2e8:	ldrdhi	pc, [r0], -r3
   2f2ec:	svclt	0x000af7f6
   2f2f0:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2f2f4:	ldrb	r5, [r5, r3, ror #17]
   2f2f8:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2f2fc:	ldrb	r5, [r1, r3, ror #17]
   2f300:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2f304:			; <UNDEFINED> instruction: 0xf8df4632
   2f308:	tstcs	r4, ip, lsr r8
   2f30c:			; <UNDEFINED> instruction: 0x9601447b
   2f310:			; <UNDEFINED> instruction: 0x96004478
   2f314:	blx	fe1ed2e0 <tcgetattr@plt+0xfe1e9210>
   2f318:			; <UNDEFINED> instruction: 0xf8d39b05
   2f31c:			; <UNDEFINED> instruction: 0xf7f68000
   2f320:	mcrcs	14, 0, fp, cr0, cr1, {7}
   2f324:	ldmge	sl, {r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   2f328:			; <UNDEFINED> instruction: 0xf0104630
   2f32c:			; <UNDEFINED> instruction: 0xf8dffb31
   2f330:	bls	17d398 <tcgetattr@plt+0x1792c8>
   2f334:			; <UNDEFINED> instruction: 0xf8d258e3
   2f338:	andsvs	r8, r8, r0
   2f33c:	mcrlt	7, 7, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
   2f340:	stmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2f344:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2f348:	b	ff16d2a0 <tcgetattr@plt+0xff1691d0>
   2f34c:			; <UNDEFINED> instruction: 0xf0402800
   2f350:			; <UNDEFINED> instruction: 0xf1b8816a
   2f354:			; <UNDEFINED> instruction: 0xf0000f00
   2f358:			; <UNDEFINED> instruction: 0xf8d88151
   2f35c:	blcs	3b6c4 <tcgetattr@plt+0x375f4>
   2f360:	teqhi	sp, r0	; <UNPREDICTABLE>
   2f364:	stmdacs	r0, {r3, r4, fp, sp, lr}
   2f368:	tsthi	ip, r0	; <UNPREDICTABLE>
   2f36c:			; <UNDEFINED> instruction: 0xf43e4283
   2f370:			; <UNDEFINED> instruction: 0xf108a8b5
   2f374:			; <UNDEFINED> instruction: 0xf0100108
   2f378:			; <UNDEFINED> instruction: 0xf04ffb47
   2f37c:			; <UNDEFINED> instruction: 0xf7f530ff
   2f380:	blls	1adda4 <tcgetattr@plt+0x1a9cd4>
   2f384:	ldrdhi	pc, [r0], -r3
   2f388:	mrclt	7, 5, APSR_nzcv, cr12, cr6, {7}
   2f38c:			; <UNDEFINED> instruction: 0x17c0f8df
   2f390:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   2f394:	b	fe7ed2ec <tcgetattr@plt+0xfe7e921c>
   2f398:			; <UNDEFINED> instruction: 0xf8c7bb20
   2f39c:			; <UNDEFINED> instruction: 0xf7fd00dc
   2f3a0:	blls	19e228 <tcgetattr@plt+0x19a158>
   2f3a4:	ldrdvc	pc, [r4], -sl
   2f3a8:	ldrdhi	pc, [r0], -r3
   2f3ac:			; <UNDEFINED> instruction: 0xf4362f00
   2f3b0:			; <UNDEFINED> instruction: 0xf8dfaea9
   2f3b4:			; <UNDEFINED> instruction: 0xf8df2794
   2f3b8:	stmiapl	r2!, {r2, r3, r4, r7, r8, r9, sl, ip, sp}
   2f3bc:	ldmdavs	r6, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f3c0:			; <UNDEFINED> instruction: 0xf436429e
   2f3c4:	mcrcs	14, 0, sl, cr0, cr15, {4}
   2f3c8:	mrcge	4, 4, APSR_nzcv, cr12, cr6, {1}
   2f3cc:			; <UNDEFINED> instruction: 0x1788f8df
   2f3d0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2f3d4:	b	1fed32c <tcgetattr@plt+0x1fe925c>
   2f3d8:	movwcs	fp, #6608	; 0x19d0
   2f3dc:	sbcscc	pc, ip, r6, asr #17
   2f3e0:	mrclt	7, 4, APSR_nzcv, cr0, cr6, {7}
   2f3e4:	ldrdcc	pc, [ip], -fp
   2f3e8:			; <UNDEFINED> instruction: 0xf8dfb31b
   2f3ec:	stmiapl	r3!, {r2, r3, r8, r9, sl, ip, sp}^
   2f3f0:	blcs	49464 <tcgetattr@plt+0x45394>
   2f3f4:			; <UNDEFINED> instruction: 0xf8dfdb19
   2f3f8:	stmiapl	r3!, {r2, r8, r9, sl, ip, sp}^
   2f3fc:	smmlsne	ip, pc, r8, pc	; <UNPREDICTABLE>
   2f400:	ldrbtmi	r2, [r9], #-0
   2f404:	blls	18126c <tcgetattr@plt+0x17d19c>
   2f408:	ldrdhi	pc, [r0], -r3
   2f40c:	mrclt	7, 3, APSR_nzcv, cr10, cr6, {7}
   2f410:			; <UNDEFINED> instruction: 0x174cf8df
   2f414:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2f418:	b	176d370 <tcgetattr@plt+0x17692a0>
   2f41c:			; <UNDEFINED> instruction: 0xf4762800
   2f420:			; <UNDEFINED> instruction: 0xf8c6ae71
   2f424:			; <UNDEFINED> instruction: 0xf7f600dc
   2f428:			; <UNDEFINED> instruction: 0xf8dfbe6d
   2f42c:	stmiapl	r3!, {r2, r5, r6, r7, r9, sl, ip, sp}^
   2f430:			; <UNDEFINED> instruction: 0xf8dfe7e4
   2f434:	stmiapl	r3!, {r5, r6, r7, r9, sl, ip, sp}^
   2f438:			; <UNDEFINED> instruction: 0xf8dbe7e0
   2f43c:	orrslt	r3, r3, #12
   2f440:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   2f444:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f448:	blle	a3a050 <tcgetattr@plt+0xa35f80>
   2f44c:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
   2f450:			; <UNDEFINED> instruction: 0xf8df58e3
   2f454:	andcs	r1, r0, r0, lsl r7
   2f458:			; <UNDEFINED> instruction: 0x47984479
   2f45c:			; <UNDEFINED> instruction: 0xf8d39b05
   2f460:			; <UNDEFINED> instruction: 0xf7f68000
   2f464:			; <UNDEFINED> instruction: 0xf8dbbe4f
   2f468:	movtlt	r3, #12300	; 0x300c
   2f46c:	pkhtbcc	pc, r8, pc, asr #17	; <UNPREDICTABLE>
   2f470:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f474:	blle	7ba07c <tcgetattr@plt+0x7b5fac>
   2f478:	pkhtbcc	pc, r0, pc, asr #17	; <UNPREDICTABLE>
   2f47c:			; <UNDEFINED> instruction: 0xf8d758e3
   2f480:	stmiblt	r2!, {r2, r3, r4, r6, r7, sp}
   2f484:	usatcs	pc, #0, pc, asr #17	; <UNPREDICTABLE>
   2f488:			; <UNDEFINED> instruction: 0xf8df447a
   2f48c:	andcs	r1, r0, r0, ror #13
   2f490:			; <UNDEFINED> instruction: 0x47984479
   2f494:			; <UNDEFINED> instruction: 0xf8d39b05
   2f498:			; <UNDEFINED> instruction: 0xf7f68000
   2f49c:			; <UNDEFINED> instruction: 0xf8dfbe33
   2f4a0:	stmiapl	r3!, {r4, r5, r6, r9, sl, ip, sp}^
   2f4a4:			; <UNDEFINED> instruction: 0xf8dfe7d5
   2f4a8:	stmiapl	r3!, {r2, r3, r5, r6, r9, sl, ip, sp}^
   2f4ac:			; <UNDEFINED> instruction: 0xf8dfe7d1
   2f4b0:	ldrbtmi	r2, [sl], #-1728	; 0xfffff940
   2f4b4:			; <UNDEFINED> instruction: 0xf8dfe7e9
   2f4b8:	stmiapl	r3!, {r3, r4, r6, r9, sl, ip, sp}^
   2f4bc:			; <UNDEFINED> instruction: 0xf8dfe7df
   2f4c0:	stmiapl	r3!, {r2, r4, r6, r9, sl, ip, sp}^
   2f4c4:			; <UNDEFINED> instruction: 0x4641e7db
   2f4c8:	andcs	r4, r0, #56, 12	; 0x3800000
   2f4cc:			; <UNDEFINED> instruction: 0xffc0f00b
   2f4d0:			; <UNDEFINED> instruction: 0xf8d39b05
   2f4d4:			; <UNDEFINED> instruction: 0xf7f68000
   2f4d8:			; <UNDEFINED> instruction: 0xf8dfbe15
   2f4dc:	stmiapl	r2!, {r3, r4, r7, r9, sl, ip, sp}^
   2f4e0:	ldrdcc	pc, [ip], -fp
   2f4e4:			; <UNDEFINED> instruction: 0xf8dfb36b
   2f4e8:	stmiapl	r3!, {r4, r9, sl, ip, sp}^
   2f4ec:	blcs	49560 <tcgetattr@plt+0x45490>
   2f4f0:			; <UNDEFINED> instruction: 0xf8dfdb23
   2f4f4:	stmiapl	r3!, {r3, r9, sl, ip, sp}^
   2f4f8:			; <UNDEFINED> instruction: 0x167cf8df
   2f4fc:	ldmdavs	r2, {sp}
   2f500:			; <UNDEFINED> instruction: 0x47984479
   2f504:			; <UNDEFINED> instruction: 0xf8d39b05
   2f508:			; <UNDEFINED> instruction: 0xf7f68000
   2f50c:			; <UNDEFINED> instruction: 0xf8dbbdfb
   2f510:	mvnslt	r3, ip
   2f514:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2f518:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f51c:	blle	53a124 <tcgetattr@plt+0x536054>
   2f520:	ldrbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   2f524:			; <UNDEFINED> instruction: 0xf8df58e3
   2f528:	andcs	r1, r0, r4, asr r6
   2f52c:			; <UNDEFINED> instruction: 0x47984479
   2f530:			; <UNDEFINED> instruction: 0xf8d39b05
   2f534:			; <UNDEFINED> instruction: 0xf7f68000
   2f538:			; <UNDEFINED> instruction: 0xf8dfbde5
   2f53c:	stmiapl	r3!, {r2, r4, r6, r7, r8, sl, ip, sp}^
   2f540:			; <UNDEFINED> instruction: 0xf8dfe7da
   2f544:	stmiapl	r3!, {r4, r6, r7, r8, sl, ip, sp}^
   2f548:			; <UNDEFINED> instruction: 0xf8dfe7d6
   2f54c:	stmiapl	r3!, {r2, r6, r7, r8, sl, ip, sp}^
   2f550:			; <UNDEFINED> instruction: 0xf8dfe7e9
   2f554:	stmiapl	r3!, {r6, r7, r8, sl, ip, sp}^
   2f558:			; <UNDEFINED> instruction: 0xf8dfe7e5
   2f55c:	stmiapl	r6!, {r2, r4, r5, r7, r8, sl, sp}
   2f560:	mcrlt	7, 0, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   2f564:	strcc	pc, [r8, #2271]!	; 0x8df
   2f568:			; <UNDEFINED> instruction: 0xf7fb58e3
   2f56c:			; <UNDEFINED> instruction: 0xf8dfbd65
   2f570:	stmiapl	r6!, {r5, r7, r8, sl, sp}
   2f574:	mcrlt	7, 1, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
   2f578:	ldrcs	pc, [r8, #2271]	; 0x8df
   2f57c:			; <UNDEFINED> instruction: 0xf7fe58a6
   2f580:			; <UNDEFINED> instruction: 0xf8dfbe23
   2f584:	stmiapl	r6!, {r2, r3, r7, r8, sl, sp}
   2f588:	svclt	0x006ff7fd
   2f58c:	strcs	pc, [r0, #2271]	; 0x8df
   2f590:			; <UNDEFINED> instruction: 0xf7fd58a6
   2f594:			; <UNDEFINED> instruction: 0x4616b9f7
   2f598:	mrclt	7, 4, APSR_nzcv, cr8, cr11, {7}
   2f59c:	stmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2f5a0:	mrclt	7, 4, APSR_nzcv, cr4, cr11, {7}
   2f5a4:	ldrbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   2f5a8:	ldmdavs	r0, {r1, r5, r7, fp, ip, lr}
   2f5ac:			; <UNDEFINED> instruction: 0xf47f2800
   2f5b0:			; <UNDEFINED> instruction: 0xf8dbaedd
   2f5b4:	mvnlt	r3, ip
   2f5b8:	ldrcc	pc, [ip, #-2271]!	; 0xfffff721
   2f5bc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f5c0:	blle	4fa1c8 <tcgetattr@plt+0x4f60f8>
   2f5c4:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
   2f5c8:			; <UNDEFINED> instruction: 0xf8df58e3
   2f5cc:			; <UNDEFINED> instruction: 0x200015b8
   2f5d0:			; <UNDEFINED> instruction: 0x47984479
   2f5d4:			; <UNDEFINED> instruction: 0xf8d39b05
   2f5d8:			; <UNDEFINED> instruction: 0xf7f68000
   2f5dc:			; <UNDEFINED> instruction: 0xf8dfbd93
   2f5e0:	stmiapl	r3!, {r5, r7, r8, sl, ip, sp}^
   2f5e4:	stmdacs	r0, {r3, r4, fp, sp, lr}
   2f5e8:	strb	sp, [r2], r3, ror #1
   2f5ec:	strcc	pc, [r0, #-2271]!	; 0xfffff721
   2f5f0:	strb	r5, [sl, r3, ror #17]!
   2f5f4:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
   2f5f8:	strb	r5, [r6, r3, ror #17]!
   2f5fc:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   2f600:	stmiapl	r6!, {r0, r2, r9, fp, ip, pc}^
   2f604:	ldrdhi	pc, [r0], -r2
   2f608:	blcs	496dc <tcgetattr@plt+0x4560c>
   2f60c:	cfldrdge	mvd15, [sl, #-216]!	; 0xffffff28
   2f610:	strbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   2f614:	addsmi	r5, r3, #10616832	; 0xa20000
   2f618:	cfldrdge	mvd15, [r4, #-216]!	; 0xffffff28
   2f61c:	orrlt	r6, fp, #1769472	; 0x1b0000
   2f620:			; <UNDEFINED> instruction: 0xf7f66033
   2f624:			; <UNDEFINED> instruction: 0xf8dfbd6f
   2f628:	ldrtmi	r1, [r8], -r0, ror #10
   2f62c:			; <UNDEFINED> instruction: 0xf7d44479
   2f630:	stmdacs	r0, {r1, r4, r6, r8, fp, sp, lr, pc}
   2f634:			; <UNDEFINED> instruction: 0xf8dfd15b
   2f638:	stmiapl	r3!, {r3, r6, r8, sl, ip, sp}^
   2f63c:			; <UNDEFINED> instruction: 0xf1b86818
   2f640:	suble	r0, sp, r0, lsl #30
   2f644:	ldrsbcs	pc, [r8], #136	; 0x88	; <UNPREDICTABLE>
   2f648:	strmi	fp, [r3], -sl, lsl #6
   2f64c:	addsmi	lr, r3, #1
   2f650:	ldrmi	sp, [r8], -r3
   2f654:	blcs	496c8 <tcgetattr@plt+0x455f8>
   2f658:			; <UNDEFINED> instruction: 0xf1b8d1f9
   2f65c:	eorsle	r0, r2, r0, lsl #30
   2f660:	ldrsbcc	pc, [r8], #136	; 0x88	; <UNPREDICTABLE>
   2f664:			; <UNDEFINED> instruction: 0xf43d4283
   2f668:			; <UNDEFINED> instruction: 0xf108af39
   2f66c:			; <UNDEFINED> instruction: 0xf0100108
   2f670:			; <UNDEFINED> instruction: 0xf04ff9cb
   2f674:			; <UNDEFINED> instruction: 0xf7f530ff
   2f678:	blls	1adaac <tcgetattr@plt+0x1a99dc>
   2f67c:	ldrdhi	pc, [r0], -r3
   2f680:	stcllt	7, cr15, [r0, #-984]	; 0xfffffc28
   2f684:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   2f688:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f68c:	stmdacs	r0, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
   2f690:			; <UNDEFINED> instruction: 0xf8dbd1eb
   2f694:	mvnslt	r3, ip
   2f698:	ldrbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2f69c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f6a0:	blle	33a2a8 <tcgetattr@plt+0x3361d8>
   2f6a4:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2f6a8:			; <UNDEFINED> instruction: 0xf8df58e3
   2f6ac:	andcs	r1, r0, r0, ror #9
   2f6b0:			; <UNDEFINED> instruction: 0x47984479
   2f6b4:			; <UNDEFINED> instruction: 0xf8d39b05
   2f6b8:			; <UNDEFINED> instruction: 0xf7f68000
   2f6bc:			; <UNDEFINED> instruction: 0xf8dfbd23
   2f6c0:	stmiapl	r3!, {r4, r6, sl, ip, sp}^
   2f6c4:			; <UNDEFINED> instruction: 0xf8dfe7f1
   2f6c8:	stmiapl	r6!, {r7, sl, ip, sp}^
   2f6cc:	eorsvs	r9, r0, r5, lsl #22
   2f6d0:	ldrdhi	pc, [r0], -r3
   2f6d4:	ldclt	7, cr15, [r6, #-984]	; 0xfffffc28
   2f6d8:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2f6dc:	strb	r5, [r4, r3, ror #17]!
   2f6e0:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2f6e4:	ldmdavs	r2!, {r1, r2, r5, r6, r7, fp, ip, lr}
   2f6e8:			; <UNDEFINED> instruction: 0xd1ae2a00
   2f6ec:			; <UNDEFINED> instruction: 0xf8dfe7ee
   2f6f0:	ldrtmi	r1, [r8], -r0, lsr #9
   2f6f4:			; <UNDEFINED> instruction: 0xf7d44479
   2f6f8:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
   2f6fc:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
   2f700:	ldrdvs	pc, [r4], -sl
   2f704:			; <UNDEFINED> instruction: 0xf0002e00
   2f708:			; <UNDEFINED> instruction: 0xf8df80f6
   2f70c:	ldrtmi	r1, [r0], -r8, lsl #9
   2f710:			; <UNDEFINED> instruction: 0xf7d44479
   2f714:	stmdacs	r0, {r5, r6, r7, fp, sp, lr, pc}
   2f718:	rschi	pc, r2, r0, asr #32
   2f71c:	strtcs	pc, [r8], #-2271	; 0xfffff721
   2f720:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2f724:	stmiapl	r2!, {r0, r2, r8, fp, ip, pc}
   2f728:			; <UNDEFINED> instruction: 0xf8d158e3
   2f72c:	andsvs	r8, r3, r0
   2f730:	stcllt	7, cr15, [r8], #984	; 0x3d8
   2f734:	stmiapl	r3!, {r1, r2, r4, r5, r6, r7, r8, r9, fp, lr}^
   2f738:	blt	fe52d72c <tcgetattr@plt+0xfe52965c>
   2f73c:	stmiapl	r3!, {r2, r4, r5, r6, r7, r8, r9, fp, lr}^
   2f740:	bllt	ff42d73c <tcgetattr@plt+0xff42966c>
   2f744:	stmiapl	r7!, {r1, r4, r5, r6, r7, r8, r9, fp, lr}^
   2f748:	svclt	0x0090f7fb
   2f74c:	ldrdcc	pc, [ip], -fp
   2f750:	blmi	ffa9bea4 <tcgetattr@plt+0xffa97dd4>
   2f754:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f758:	blle	4ba360 <tcgetattr@plt+0x4b6290>
   2f75c:	stmiapl	r3!, {r0, r1, r2, r5, r6, r7, r8, r9, fp, lr}^
   2f760:	andcs	r4, r0, r7, ror #21
   2f764:	ldrtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2f768:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2f76c:			; <UNDEFINED> instruction: 0x47986812
   2f770:			; <UNDEFINED> instruction: 0xf8d39b05
   2f774:			; <UNDEFINED> instruction: 0xf7f68000
   2f778:	blmi	ff99ea94 <tcgetattr@plt+0xff99a9c4>
   2f77c:			; <UNDEFINED> instruction: 0xf7fc58e3
   2f780:	blmi	ff91e884 <tcgetattr@plt+0xff91a7b4>
   2f784:	strb	r5, [fp, r3, ror #17]!
   2f788:	stmiapl	r3!, {r1, r5, r6, r7, r8, r9, fp, lr}^
   2f78c:	blmi	ff869734 <tcgetattr@plt+0xff865664>
   2f790:			; <UNDEFINED> instruction: 0xf7fd58e3
   2f794:	blmi	ff7dd83c <tcgetattr@plt+0xff7d976c>
   2f798:			; <UNDEFINED> instruction: 0xf7fd58e3
   2f79c:	blmi	ff75ecf4 <tcgetattr@plt+0xff75ac24>
   2f7a0:			; <UNDEFINED> instruction: 0xf7fc58e3
   2f7a4:	blmi	ff69f5bc <tcgetattr@plt+0xff69b4ec>
   2f7a8:	stmiapl	r1!, {r2, r3, r4, r5, r6, r7, fp, lr}^
   2f7ac:			; <UNDEFINED> instruction: 0xf7ed4478
   2f7b0:	blls	1af11c <tcgetattr@plt+0x1ab04c>
   2f7b4:	ldrdhi	pc, [r0], -r3
   2f7b8:	stclt	7, cr15, [r4], #984	; 0x3d8
   2f7bc:	ldrdhi	pc, [r0], -sl
   2f7c0:	tsteq	r0, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   2f7c4:	cdpmi	3, 15, cr9, cr6, cr7, {0}
   2f7c8:			; <UNDEFINED> instruction: 0xf7f24640
   2f7cc:	ldrbtmi	pc, [lr], #-3259	; 0xfffff345	; <UNPREDICTABLE>
   2f7d0:	ldceq	8, cr15, [r0], {73}	; 0x49
   2f7d4:			; <UNDEFINED> instruction: 0xf8984603
   2f7d8:	bl	1b77e0 <tcgetattr@plt+0x1b3710>
   2f7dc:	ldrtmi	r0, [r8], -r3, asr #3
   2f7e0:	eorscs	pc, r3, r6, lsl #16
   2f7e4:			; <UNDEFINED> instruction: 0xf8981d0a
   2f7e8:	blls	28b7f4 <tcgetattr@plt+0x287724>
   2f7ec:	ldmdavs	r9, {r0, r1, r2, r3, r6, ip, sp, lr}^
   2f7f0:	blx	feaed7c2 <tcgetattr@plt+0xfeae96f2>
   2f7f4:	stmdacs	r0, {r0, r9, sl, lr}
   2f7f8:	blls	1a38c8 <tcgetattr@plt+0x19f7f8>
   2f7fc:	ldrdhi	pc, [r0], -r3
   2f800:	stclt	7, cr15, [r0], {246}	; 0xf6
   2f804:	ldrbtmi	r4, [sl], #-2791	; 0xfffff519
   2f808:	ldmiblt	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f80c:	stmiapl	r7!, {r6, r7, r8, r9, fp, lr}^
   2f810:	ldclt	7, cr15, [pc, #1008]	; 2fc08 <tcgetattr@plt+0x2bb38>
   2f814:	stmiapl	r7!, {r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
   2f818:	ldcllt	7, cr15, [ip, #-1012]	; 0xfffffc0c
   2f81c:	stmiapl	r7!, {r0, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
   2f820:	ldcllt	7, cr15, [r8, #-1012]	; 0xfffffc0c
   2f824:	eorle	r2, lr, r0, lsl #22
   2f828:	stmiapl	r3!, {r0, r1, r4, r5, r7, r8, r9, fp, lr}^
   2f82c:	blcs	498a0 <tcgetattr@plt+0x457d0>
   2f830:	blmi	fece64d0 <tcgetattr@plt+0xfece2400>
   2f834:	bls	305bd8 <tcgetattr@plt+0x301b08>
   2f838:	blmi	ff6f7840 <tcgetattr@plt+0xff6f3770>
   2f83c:	ldmdavs	r2, {r0, r1, r3, r4, r6, r7, r8, fp, lr}
   2f840:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2f844:			; <UNDEFINED> instruction: 0xf7fb47b8
   2f848:	blmi	fec9f4bc <tcgetattr@plt+0xfec9b3ec>
   2f84c:			; <UNDEFINED> instruction: 0xf7fd58e3
   2f850:	blmi	fec5ea24 <tcgetattr@plt+0xfec5a954>
   2f854:			; <UNDEFINED> instruction: 0xf7fd58e3
   2f858:	ldrtmi	fp, [r0], pc, ror #24
   2f85c:	bllt	ff76d850 <tcgetattr@plt+0xff769780>
   2f860:	ldrdeq	pc, [r4], -sl
   2f864:			; <UNDEFINED> instruction: 0xf859220a
   2f868:			; <UNDEFINED> instruction: 0xf7d47c10
   2f86c:	bl	1e99a4 <tcgetattr@plt+0x1e58d4>
   2f870:	rsbsvs	r0, r8, r7, asr #15
   2f874:	blls	19bdbc <tcgetattr@plt+0x197cec>
   2f878:	ldrdhi	pc, [r0], -r3
   2f87c:	mcrrlt	7, 15, pc, r2, cr6	; <UNPREDICTABLE>
   2f880:	stmiapl	r7!, {r0, r1, r5, r7, r8, r9, fp, lr}^
   2f884:	blmi	fe9297e8 <tcgetattr@plt+0xfe925718>
   2f888:	ldrb	r5, [r4, r7, ror #17]
   2f88c:	ldrdcs	pc, [r4], -sl
   2f890:	ldmdavc	r1, {r0, r1, r2, r8, r9, fp, ip, pc}^
   2f894:	stmdbcs	r0, {r0, r1, r3, r4, fp, sp, lr}
   2f898:	rsbhi	pc, r7, #64	; 0x40
   2f89c:	strbeq	lr, [r3], r6, lsl #22
   2f8a0:	blls	18d8f0 <tcgetattr@plt+0x189820>
   2f8a4:			; <UNDEFINED> instruction: 0xf8d36072
   2f8a8:			; <UNDEFINED> instruction: 0xf7f68000
   2f8ac:	blmi	fe65e960 <tcgetattr@plt+0xfe65a890>
   2f8b0:			; <UNDEFINED> instruction: 0xf7fd58e6
   2f8b4:	bmi	fe5dde60 <tcgetattr@plt+0xfe5d9d90>
   2f8b8:			; <UNDEFINED> instruction: 0xf7fb58a6
   2f8bc:	bmi	fe55ea84 <tcgetattr@plt+0xfe55a9b4>
   2f8c0:			; <UNDEFINED> instruction: 0xf7fb58a6
   2f8c4:	blls	19f390 <tcgetattr@plt+0x19b2c0>
   2f8c8:	ldrdhi	pc, [r0], -r3
   2f8cc:	ldclt	7, cr15, [sl], {246}	; 0xf6
   2f8d0:	stmiapl	r3!, {r0, r1, r2, r3, r7, r8, r9, fp, lr}^
   2f8d4:	blt	ff6ad8d0 <tcgetattr@plt+0xff6a9800>
   2f8d8:	stmiapl	r3!, {r0, r2, r3, r7, r8, r9, fp, lr}^
   2f8dc:	blt	feaad8d8 <tcgetattr@plt+0xfeaa9808>
   2f8e0:	bcs	4d9b0 <tcgetattr@plt+0x498e0>
   2f8e4:	blmi	fe663e34 <tcgetattr@plt+0xfe65fd64>
   2f8e8:	stmiapl	r3!, {r0, r2, r8, fp, ip, pc}^
   2f8ec:	ldrdhi	pc, [r0], -r1
   2f8f0:			; <UNDEFINED> instruction: 0xf7f6601a
   2f8f4:	bmi	fe55e918 <tcgetattr@plt+0xfe55a848>
   2f8f8:	ldrdcc	pc, [ip], -fp
   2f8fc:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   2f900:			; <UNDEFINED> instruction: 0xf0002a00
   2f904:	ldmibmi	r3, {r0, r2, r3, r5, r7, r8, pc}
   2f908:	addmi	r5, sl, #6356992	; 0x610000
   2f90c:	orrshi	pc, r4, r0
   2f910:			; <UNDEFINED> instruction: 0xf0002b00
   2f914:	blmi	1e4ff50 <tcgetattr@plt+0x1e4be80>
   2f918:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f91c:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   2f920:	blmi	1dcff34 <tcgetattr@plt+0x1dcbe64>
   2f924:	stmibmi	r2!, {r1, r2, r5, r6, r7, fp, ip, lr}
   2f928:	ldmdavs	r3, {sp}^
   2f92c:	ldmvs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2f930:	blls	1817f8 <tcgetattr@plt+0x17d728>
   2f934:	ldrdhi	pc, [r0], -r3
   2f938:	bllt	ff96d918 <tcgetattr@plt+0xff969848>
   2f93c:			; <UNDEFINED> instruction: 0x4638499d
   2f940:			; <UNDEFINED> instruction: 0xf7d34479
   2f944:	stmdacs	r0, {r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2f948:	addhi	pc, pc, r0
   2f94c:			; <UNDEFINED> instruction: 0x4638499a
   2f950:			; <UNDEFINED> instruction: 0xf7d34479
   2f954:	stmdacs	r0, {r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2f958:			; <UNDEFINED> instruction: 0xf1b8d15e
   2f95c:	subsle	r0, r7, r0, lsl #30
   2f960:	ldrsbeq	pc, [r8], #136	; 0x88	; <UNPREDICTABLE>
   2f964:	ldrdcc	pc, [r4], -sl
   2f968:			; <UNDEFINED> instruction: 0xf43d2b00
   2f96c:	bmi	fe15b044 <tcgetattr@plt+0xfe156f74>
   2f970:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   2f974:			; <UNDEFINED> instruction: 0x4618b1b2
   2f978:			; <UNDEFINED> instruction: 0xf80af010
   2f97c:			; <UNDEFINED> instruction: 0xf010b190
   2f980:	blls	1ae0ac <tcgetattr@plt+0x1a9fdc>
   2f984:	ldrdhi	pc, [r0], -r3
   2f988:	bllt	fef6d968 <tcgetattr@plt+0xfef69898>
   2f98c:			; <UNDEFINED> instruction: 0xf00f4630
   2f990:			; <UNDEFINED> instruction: 0xb1b8ffff
   2f994:	bls	18274c <tcgetattr@plt+0x17e67c>
   2f998:			; <UNDEFINED> instruction: 0xf8d258e3
   2f99c:	andsvs	r8, r8, r0
   2f9a0:	bllt	fec6d980 <tcgetattr@plt+0xfec698b0>
   2f9a4:	ldrdcc	pc, [ip], -fp
   2f9a8:	blmi	16de5dc <tcgetattr@plt+0x16da50c>
   2f9ac:	stmibmi	r3, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f9b0:			; <UNDEFINED> instruction: 0xf8da2000
   2f9b4:	ldrbtmi	r2, [r9], #-4
   2f9b8:	blls	181820 <tcgetattr@plt+0x17d750>
   2f9bc:	ldrdhi	pc, [r0], -r3
   2f9c0:	bllt	fe86d9a0 <tcgetattr@plt+0xfe8698d0>
   2f9c4:	ldrdcc	pc, [ip], -fp
   2f9c8:	blmi	131c15c <tcgetattr@plt+0x131808c>
   2f9cc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f9d0:	blle	53a5d8 <tcgetattr@plt+0x536508>
   2f9d4:	stmiapl	r3!, {r0, r3, r6, r8, r9, fp, lr}^
   2f9d8:	andcs	r4, r0, r9, ror r9
   2f9dc:	ldrdcs	pc, [r4], -sl
   2f9e0:			; <UNDEFINED> instruction: 0x47984479
   2f9e4:			; <UNDEFINED> instruction: 0xf8d39b05
   2f9e8:			; <UNDEFINED> instruction: 0xf7f68000
   2f9ec:	blmi	10de820 <tcgetattr@plt+0x10da750>
   2f9f0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f9f4:	blle	23a5fc <tcgetattr@plt+0x23652c>
   2f9f8:	stmiapl	r3!, {r6, r8, r9, fp, lr}^
   2f9fc:	blmi	1169960 <tcgetattr@plt+0x1165890>
   2fa00:	strb	r5, [r9, r3, ror #17]!
   2fa04:	stmiapl	r3!, {r0, r1, r6, r8, r9, fp, lr}^
   2fa08:	blmi	10a99a8 <tcgetattr@plt+0x10a58d8>
   2fa0c:	strb	r5, [lr, r3, ror #17]
   2fa10:	stmiapl	r3!, {r0, r1, r3, r4, r6, r8, r9, fp, lr}^
   2fa14:			; <UNDEFINED> instruction: 0xe7a56818
   2fa18:	ldrtmi	r4, [r8], -sl, ror #18
   2fa1c:			; <UNDEFINED> instruction: 0xf7d34479
   2fa20:	stmdacs	r0, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   2fa24:	sbcshi	pc, sl, r0, asr #32
   2fa28:	svceq	0x0000f1b8
   2fa2c:			; <UNDEFINED> instruction: 0xf8dad04c
   2fa30:			; <UNDEFINED> instruction: 0xf1081004
   2fa34:	stmdbcs	r0, {r3}
   2fa38:			; <UNDEFINED> instruction: 0xf010d03a
   2fa3c:			; <UNDEFINED> instruction: 0xf8dbf9eb
   2fa40:	bllt	23ba78 <tcgetattr@plt+0x2379a8>
   2fa44:	blmi	b5c1f8 <tcgetattr@plt+0xb58128>
   2fa48:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2fa4c:	blle	57a654 <tcgetattr@plt+0x576584>
   2fa50:	stmiapl	r6!, {r1, r3, r5, r8, r9, fp, lr}^
   2fa54:	stmib	r6, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2fa58:	ldrbtmi	r4, [r9], #-2395	; 0xfffff6a5
   2fa5c:	ldrmi	r6, [r0, r0, lsl #16]!
   2fa60:			; <UNDEFINED> instruction: 0xf8d39b05
   2fa64:			; <UNDEFINED> instruction: 0xf7f68000
   2fa68:			; <UNDEFINED> instruction: 0xf04fbb4d
   2fa6c:			; <UNDEFINED> instruction: 0xf01030ff
   2fa70:	blls	1adc54 <tcgetattr@plt+0x1a9b84>
   2fa74:	ldrdhi	pc, [r0], -r3
   2fa78:	bllt	116da58 <tcgetattr@plt+0x1169988>
   2fa7c:	stmiapl	r6!, {r2, r5, r8, r9, fp, lr}^
   2fa80:	blmi	969a28 <tcgetattr@plt+0x965958>
   2fa84:	strb	r5, [r5, r6, ror #17]!
   2fa88:	blmi	71c1fc <tcgetattr@plt+0x71812c>
   2fa8c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2fa90:	blle	4fa698 <tcgetattr@plt+0x4f65c8>
   2fa94:	stmiapl	r3!, {r0, r3, r4, r8, r9, fp, lr}^
   2fa98:	ldrdcs	pc, [r4], -sl
   2fa9c:	stmdbmi	fp, {r1, r3, r4, r6, r8, ip, sp, pc}^
   2faa0:	ldrbtmi	r2, [r9], #-0
   2faa4:	blls	18190c <tcgetattr@plt+0x17d83c>
   2faa8:	ldrdhi	pc, [r0], -r3
   2faac:	bllt	aeda8c <tcgetattr@plt+0xae99bc>
   2fab0:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
   2fab4:	bmi	12299c0 <tcgetattr@plt+0x12258f0>
   2fab8:			; <UNDEFINED> instruction: 0xe7f0447a
   2fabc:	stmiapl	r3!, {r2, r4, r8, r9, fp, lr}^
   2fac0:	blmi	569a70 <tcgetattr@plt+0x5659a0>
   2fac4:	strb	r5, [r7, r3, ror #17]!
   2fac8:	ldrdcc	pc, [ip], -fp
   2facc:			; <UNDEFINED> instruction: 0xf0002b00
   2fad0:	blmi	28fd54 <tcgetattr@plt+0x28bc84>
   2fad4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2fad8:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   2fadc:	blmi	20fd38 <tcgetattr@plt+0x20bc68>
   2fae0:	ldmdbmi	sp!, {r0, r1, r5, r6, r7, fp, ip, lr}
   2fae4:	ldrbtmi	r2, [r9], #-0
   2fae8:	blls	181950 <tcgetattr@plt+0x17d880>
   2faec:	ldrdhi	pc, [r0], -r3
   2faf0:	bllt	26dad0 <tcgetattr@plt+0x269a00>
   2faf4:	andeq	r0, r0, ip, asr #8
   2faf8:	muleq	r0, ip, r5
   2fafc:	strdeq	r0, [r0], -r4
   2fb00:	andeq	r0, r0, r8, lsr #6
   2fb04:	andeq	r6, r1, ip, asr #21
   2fb08:	andeq	r0, r0, r8, lsl #11
   2fb0c:	andeq	r0, r0, r4, asr #9
   2fb10:	andeq	r0, r0, r8, lsr #7
   2fb14:	andeq	r0, r0, ip, lsl #6
   2fb18:	andeq	r5, r1, r8, lsr sp
   2fb1c:	muleq	r1, r6, r1
   2fb20:	andeq	r5, r1, lr, lsl r6
   2fb24:	andeq	r5, r1, r0, asr sl
   2fb28:	andeq	r2, r1, lr, lsl r1
   2fb2c:	andeq	r5, r1, r6, lsr #11
   2fb30:	andeq	r0, r0, r4, asr #10
   2fb34:	andeq	r6, r1, r6, asr r1
   2fb38:	strdeq	r6, [r1], -sl
   2fb3c:	andeq	r7, r1, r2
   2fb40:			; <UNDEFINED> instruction: 0xffff5635
   2fb44:			; <UNDEFINED> instruction: 0x00016fb8
   2fb48:	andeq	r0, r0, r8, ror #10
   2fb4c:	muleq	r1, lr, ip
   2fb50:	strdeq	r1, [r1], -r6
   2fb54:	strdeq	r0, [r0], -r4
   2fb58:	andeq	r5, r1, r2, asr r2
   2fb5c:	andeq	r6, r1, sl, ror #28
   2fb60:	andeq	r1, r1, r2, ror sl
   2fb64:			; <UNDEFINED> instruction: 0x00016db8
   2fb68:	andeq	r1, r1, r0, lsl #20
   2fb6c:	andeq	r6, r1, r0, lsl #28
   2fb70:	andeq	r5, r1, r2, ror r1
   2fb74:	strdeq	r0, [r0], -ip
   2fb78:			; <UNDEFINED> instruction: 0x00015eb8
   2fb7c:	andeq	r5, r1, ip, lsr #29
   2fb80:	andeq	r0, r0, r0, ror #10
   2fb84:	andeq	r6, r1, ip, lsl #26
   2fb88:	andeq	r4, r1, r4, lsr #27
   2fb8c:	andeq	r6, r1, ip, lsr #24
   2fb90:	andeq	r4, r1, ip, asr #13
   2fb94:	andeq	r6, r1, r4, lsr ip
   2fb98:	andeq	r5, r1, sl, lsl #22
   2fb9c:	andeq	r6, r1, r0, lsr #6
   2fba0:	andeq	sl, r2, r6, ror #4
   2fba4:	andeq	r4, r1, r2, lsr #28
   2fba8:	andeq	r0, r0, r8, ror r4
   2fbac:	andeq	r5, r1, r6, asr #28
   2fbb0:	strdeq	r6, [r1], -r8
   2fbb4:	andeq	r6, r1, r0, lsr #20
   2fbb8:	andeq	r6, r1, r8, lsl sl
   2fbbc:	muleq	r1, r6, r9
   2fbc0:	andeq	r6, r1, ip, ror #18
   2fbc4:	andeq	r6, r1, r4, asr r9
   2fbc8:	andeq	r6, r1, r6, asr #18
   2fbcc:	andeq	r6, r1, r6, lsl r9
   2fbd0:	andeq	r4, r1, r2, lsr #26
   2fbd4:	andeq	r4, r1, ip, lsl sp
   2fbd8:	muleq	r1, r2, r8
   2fbdc:	ldrdcc	pc, [ip], -fp
   2fbe0:			; <UNDEFINED> instruction: 0xf8dfb1f3
   2fbe4:	stmiapl	r3!, {r2, r3, r7, r9, sl, ip, sp}^
   2fbe8:	blcs	49c5c <tcgetattr@plt+0x45b8c>
   2fbec:			; <UNDEFINED> instruction: 0xf8dfdb14
   2fbf0:	stmiapl	r3!, {r2, r7, r9, sl, ip, sp}^
   2fbf4:	pkhtbne	pc, r0, pc, asr #17	; <UNPREDICTABLE>
   2fbf8:	ldrbtmi	r2, [r9], #-0
   2fbfc:	blls	181a64 <tcgetattr@plt+0x17d994>
   2fc00:	ldrdhi	pc, [r0], -r3
   2fc04:	blt	1fedbe4 <tcgetattr@plt+0x1fe9b14>
   2fc08:			; <UNDEFINED> instruction: 0x3670f8df
   2fc0c:	strb	r5, [r8, -r3, ror #17]!
   2fc10:			; <UNDEFINED> instruction: 0x366cf8df
   2fc14:	strb	r5, [r4, -r3, ror #17]!
   2fc18:			; <UNDEFINED> instruction: 0x3660f8df
   2fc1c:	strb	r5, [r9, r3, ror #17]!
   2fc20:			; <UNDEFINED> instruction: 0x365cf8df
   2fc24:	strb	r5, [r5, r3, ror #17]!
   2fc28:			; <UNDEFINED> instruction: 0x3650f8df
   2fc2c:	ldrbt	r5, [sl], -r6, ror #17
   2fc30:			; <UNDEFINED> instruction: 0x364cf8df
   2fc34:	ldrbt	r5, [r6], -r6, ror #17
   2fc38:			; <UNDEFINED> instruction: 0xf8dfb353
   2fc3c:	stmiapl	r3!, {r2, r4, r5, r9, sl, ip, sp}^
   2fc40:	blcs	49cb4 <tcgetattr@plt+0x45be4>
   2fc44:			; <UNDEFINED> instruction: 0xf8dfdb20
   2fc48:	stmiapl	r3!, {r2, r3, r5, r9, sl, ip, sp}^
   2fc4c:			; <UNDEFINED> instruction: 0x1634f8df
   2fc50:	ldrbtmi	r2, [r9], #-0
   2fc54:	blls	181abc <tcgetattr@plt+0x17d9ec>
   2fc58:	ldrdhi	pc, [r0], -r3
   2fc5c:	blt	14edc3c <tcgetattr@plt+0x14e9b6c>
   2fc60:			; <UNDEFINED> instruction: 0xf8dfb1f3
   2fc64:	stmiapl	r3!, {r2, r3, r9, sl, ip, sp}^
   2fc68:	blcs	49cdc <tcgetattr@plt+0x45c0c>
   2fc6c:			; <UNDEFINED> instruction: 0xf8dfdb14
   2fc70:	stmiapl	r3!, {r2, r9, sl, ip, sp}^
   2fc74:			; <UNDEFINED> instruction: 0x1610f8df
   2fc78:	ldrbtmi	r2, [r9], #-0
   2fc7c:	blls	181ae4 <tcgetattr@plt+0x17da14>
   2fc80:	ldrdhi	pc, [r0], -r3
   2fc84:	blt	fedc64 <tcgetattr@plt+0xfe9b94>
   2fc88:	ldrbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2fc8c:	ldrb	r5, [sp, r3, ror #17]
   2fc90:	strbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2fc94:	ldrb	r5, [r9, r3, ror #17]
   2fc98:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2fc9c:	strb	r5, [r9, r3, ror #17]!
   2fca0:	ldrbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   2fca4:	strb	r5, [r5, r3, ror #17]!
   2fca8:	stcvs	8, cr9, [r3, #-28]	; 0xffffffe4
   2fcac:			; <UNDEFINED> instruction: 0xf007b10b
   2fcb0:			; <UNDEFINED> instruction: 0xf8dafa35
   2fcb4:	tstlt	r0, r4
   2fcb8:	blcs	4dccc <tcgetattr@plt+0x49bfc>
   2fcbc:	blls	1a41c4 <tcgetattr@plt+0x1a00f4>
   2fcc0:	ldrdhi	pc, [r0], -r3
   2fcc4:	blt	7edca4 <tcgetattr@plt+0x7e9bd4>
   2fcc8:			; <UNDEFINED> instruction: 0xf8dbb19e
   2fccc:	blcs	3bd04 <tcgetattr@plt+0x37c34>
   2fcd0:			; <UNDEFINED> instruction: 0xf8dfd076
   2fcd4:	stmiapl	r3!, {r2, r3, r4, r7, r8, sl, ip, sp}^
   2fcd8:	blcs	49d4c <tcgetattr@plt+0x45c7c>
   2fcdc:			; <UNDEFINED> instruction: 0xf8dfdb6c
   2fce0:	stmiapl	r3!, {r2, r4, r7, r8, sl, ip, sp}^
   2fce4:	strne	pc, [r4, #2271]!	; 0x8df
   2fce8:			; <UNDEFINED> instruction: 0xf8da2000
   2fcec:	ldrbtmi	r2, [r9], #-0
   2fcf0:	blls	181b58 <tcgetattr@plt+0x17da88>
   2fcf4:	ldrdhi	pc, [r0], -r3
   2fcf8:	blt	16dcd8 <tcgetattr@plt+0x169c08>
   2fcfc:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2fd00:			; <UNDEFINED> instruction: 0xf7fb58e3
   2fd04:			; <UNDEFINED> instruction: 0xf8dfb817
   2fd08:	ldrtmi	r3, [r1], -r8, lsl #11
   2fd0c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   2fd10:			; <UNDEFINED> instruction: 0xf91ef7db
   2fd14:			; <UNDEFINED> instruction: 0xf8d39b05
   2fd18:			; <UNDEFINED> instruction: 0xf7f68000
   2fd1c:			; <UNDEFINED> instruction: 0xf8dfb9f3
   2fd20:			; <UNDEFINED> instruction: 0xf8df3574
   2fd24:	stmiapl	r1!, {r2, r4, r5, r6, r8, sl}^
   2fd28:			; <UNDEFINED> instruction: 0xf7ed4478
   2fd2c:	blls	1aeba0 <tcgetattr@plt+0x1aaad0>
   2fd30:	ldrdhi	pc, [r0], -r3
   2fd34:	stmiblt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2fd38:	ldchi	8, cr15, [r4], {73}	; 0x49
   2fd3c:	stmiblt	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2fd40:	ldmdavs	r1!, {r0, r3, r9, sl, fp, ip, pc}^
   2fd44:			; <UNDEFINED> instruction: 0xff30f7e2
   2fd48:	bls	209f1c <tcgetattr@plt+0x205e4c>
   2fd4c:	ldrbvs	r9, [r3, #-2309]	; 0xfffff6fb
   2fd50:	ldccc	8, cr15, [r0], {89}	; 0x59
   2fd54:	ldrdhi	pc, [r0], -r1
   2fd58:	ldrvs	r6, [r0, #-1427]	; 0xfffffa6d
   2fd5c:	ldmiblt	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2fd60:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
   2fd64:			; <UNDEFINED> instruction: 0xf7fc58e6
   2fd68:	bl	1df9ac <tcgetattr@plt+0x1db8dc>
   2fd6c:			; <UNDEFINED> instruction: 0xf8df06c3
   2fd70:			; <UNDEFINED> instruction: 0xf102752c
   2fd74:	ldrshtvs	r3, [r0], #-143	; 0xffffff71
   2fd78:	mcrls	4, 0, r4, cr7, cr15, {3}
   2fd7c:	svceq	0x0001f818
   2fd80:	ldmdavs	r3!, {r4, r8, r9, ip, sp, pc}
   2fd84:	biceq	lr, r3, #7168	; 0x1c00
   2fd88:			; <UNDEFINED> instruction: 0xf00d1d19
   2fd8c:	mcrrne	8, 10, pc, r1, cr9	; <UNPREDICTABLE>
   2fd90:	blls	224168 <tcgetattr@plt+0x220098>
   2fd94:	svclt	0x00041c82
   2fd98:	andcs	r9, r0, #81920	; 0x14000
   2fd9c:	svclt	0x0014681b
   2fda0:			; <UNDEFINED> instruction: 0xf8d19a05
   2fda4:	bl	20fdac <tcgetattr@plt+0x20bcdc>
   2fda8:	svclt	0x001603c3
   2fdac:	ldrdhi	pc, [r0], -r2
   2fdb0:	subsvs	r6, r8, sl, asr r0
   2fdb4:	stmiblt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fdb8:	strbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   2fdbc:	ldr	r5, [r1, r3, ror #17]
   2fdc0:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   2fdc4:	str	r5, [sp, r3, ror #17]
   2fdc8:			; <UNDEFINED> instruction: 0xf8d39b05
   2fdcc:			; <UNDEFINED> instruction: 0xf7f68000
   2fdd0:			; <UNDEFINED> instruction: 0xf8dfb999
   2fdd4:	stmiapl	r3!, {r3, r5, r7, sl, ip, sp}^
   2fdd8:	stclt	7, cr15, [pc], {248}	; 0xf8
   2fddc:	strtcc	pc, [r0], #2271	; 0x8df
   2fde0:			; <UNDEFINED> instruction: 0xf7f858e3
   2fde4:			; <UNDEFINED> instruction: 0xf8dbbc8a
   2fde8:	cmnlt	r3, #12
   2fdec:	strcc	pc, [r0], #2271	; 0x8df
   2fdf0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2fdf4:	blle	93a9fc <tcgetattr@plt+0x93692c>
   2fdf8:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2fdfc:			; <UNDEFINED> instruction: 0xf8df58e6
   2fe00:	andcs	r1, r0, r0, lsr #9
   2fe04:	ldmvs	sl!, {r0, r1, r3, r4, r5, r6, fp, sp, lr}
   2fe08:			; <UNDEFINED> instruction: 0x47b04479
   2fe0c:			; <UNDEFINED> instruction: 0xf8d39b05
   2fe10:			; <UNDEFINED> instruction: 0xf7f68000
   2fe14:			; <UNDEFINED> instruction: 0xf8dbb977
   2fe18:	mvnslt	r3, ip
   2fe1c:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2fe20:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2fe24:	blle	53aa2c <tcgetattr@plt+0x53695c>
   2fe28:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2fe2c:			; <UNDEFINED> instruction: 0xf8df58e3
   2fe30:	andcs	r1, r0, r4, ror r4
   2fe34:			; <UNDEFINED> instruction: 0x47984479
   2fe38:			; <UNDEFINED> instruction: 0xf8d39b05
   2fe3c:			; <UNDEFINED> instruction: 0xf7f68000
   2fe40:			; <UNDEFINED> instruction: 0xf8dfb961
   2fe44:	stmiapl	r6!, {r3, r4, r5, sl, ip, sp}^
   2fe48:			; <UNDEFINED> instruction: 0xf8dfe7d9
   2fe4c:	stmiapl	r6!, {r2, r4, r5, sl, ip, sp}^
   2fe50:			; <UNDEFINED> instruction: 0xf8dfe7d5
   2fe54:	stmiapl	r3!, {r3, r5, sl, ip, sp}^
   2fe58:			; <UNDEFINED> instruction: 0xf8dfe7e9
   2fe5c:	stmiapl	r3!, {r2, r5, sl, ip, sp}^
   2fe60:			; <UNDEFINED> instruction: 0xf8dfe7e5
   2fe64:	stmiapl	r3!, {r3, r4, sl, ip, sp}^
   2fe68:	blt	fe7ade64 <tcgetattr@plt+0xfe7a9d94>
   2fe6c:	ldrcc	pc, [r0], #-2271	; 0xfffff721
   2fe70:			; <UNDEFINED> instruction: 0xf7fd58e3
   2fe74:			; <UNDEFINED> instruction: 0xf8dfba98
   2fe78:	stmiapl	r3!, {r2, sl, ip, sp}^
   2fe7c:	mcrrlt	7, 15, pc, r5, cr12	; <UNPREDICTABLE>
   2fe80:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
   2fe84:	mcrrlt	7, 15, pc, r1, cr12	; <UNPREDICTABLE>
   2fe88:	stmiapl	r3!, {r2, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
   2fe8c:	ldmdblt	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fe90:	stmiapl	r3!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
   2fe94:	ldmdblt	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fe98:			; <UNDEFINED> instruction: 0xf8dfb96b
   2fe9c:	addeq	r3, r9, ip, lsl #8
   2fea0:	ldmdavs	r0!, {r1, r2, r5, r6, r7, fp, ip, lr}
   2fea4:	mcr	7, 1, pc, cr8, cr3, {6}	; <UNPREDICTABLE>
   2fea8:	ldccs	8, cr15, [r8], {89}	; 0x59
   2feac:	addseq	r2, r2, r0, lsl #2
   2feb0:			; <UNDEFINED> instruction: 0xf7d36030
   2feb4:	bls	1abdd4 <tcgetattr@plt+0x1a7d04>
   2feb8:	ldccc	8, cr15, [r8], {89}	; 0x59
   2febc:	ldrdhi	pc, [r0], -r2
   2fec0:	andsvs	r9, r3, r6, lsl #20
   2fec4:	ldmdblt	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fec8:	stmiapl	r3!, {r2, r3, r5, r6, r7, r8, r9, fp, lr}^
   2fecc:	stmdalt	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2fed0:	stmiapl	r3!, {r1, r3, r5, r6, r7, r8, r9, fp, lr}^
   2fed4:	bllt	1edecc <tcgetattr@plt+0x1e9dfc>
   2fed8:	ldrbtmi	r4, [fp], #-3060	; 0xfffff40c
   2fedc:	blt	12aded4 <tcgetattr@plt+0x12a9e04>
   2fee0:	ldrbtmi	r4, [fp], #-3059	; 0xfffff40d
   2fee4:	blt	11adedc <tcgetattr@plt+0x11a9e0c>
   2fee8:	stmiapl	r3!, {r2, r5, r6, r7, r8, r9, fp, lr}^
   2feec:	blt	ff66dee4 <tcgetattr@plt+0xff669e14>
   2fef0:	stmiapl	r6!, {r1, r5, r6, r7, r8, r9, fp, lr}^
   2fef4:	ldmdblt	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fef8:	stmiapl	r3!, {r5, r6, r7, r8, r9, fp, lr}^
   2fefc:	ldmlt	r3!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ff00:	stmiapl	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   2ff04:	stmialt	pc!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2ff08:	stmiapl	r3!, {r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   2ff0c:	stcllt	7, cr15, [r6, #-1004]	; 0xfffffc14
   2ff10:	stmiapl	r3!, {r3, r5, r6, r7, r8, r9, fp, lr}^
   2ff14:	stmdavs	r3, {r3, r4, fp, sp, lr}^
   2ff18:			; <UNDEFINED> instruction: 0xd10242b3
   2ff1c:	strbmi	r6, [fp, #-2179]	; 0xfffff77d
   2ff20:	movwcs	sp, #9
   2ff24:	ldrtmi	r4, [r1], -sl, asr #12
   2ff28:			; <UNDEFINED> instruction: 0xf9fef7e3
   2ff2c:			; <UNDEFINED> instruction: 0xf8d39b05
   2ff30:			; <UNDEFINED> instruction: 0xf7f68000
   2ff34:	blls	19e2d8 <tcgetattr@plt+0x19a208>
   2ff38:	ldrdhi	pc, [r0], -r3
   2ff3c:	stmialt	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ff40:			; <UNDEFINED> instruction: 0xf7e32201
   2ff44:	blls	1af540 <tcgetattr@plt+0x1ab470>
   2ff48:	ldrdhi	pc, [r0], -r3
   2ff4c:	ldmlt	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ff50:	teqcc	r0, r8	; <illegal shifter operand>	; <UNPREDICTABLE>
   2ff54:			; <UNDEFINED> instruction: 0xf47b454b
   2ff58:			; <UNDEFINED> instruction: 0xf7f6a9cc
   2ff5c:	blmi	ff21e2b0 <tcgetattr@plt+0xff21a1e0>
   2ff60:			; <UNDEFINED> instruction: 0xf7fb58e3
   2ff64:	blmi	ff1df254 <tcgetattr@plt+0xff1db184>
   2ff68:			; <UNDEFINED> instruction: 0xf7fb58e3
   2ff6c:	blmi	ff11f24c <tcgetattr@plt+0xff11b17c>
   2ff70:			; <UNDEFINED> instruction: 0xf7fb58e6
   2ff74:	bmi	ff09fa18 <tcgetattr@plt+0xff09b948>
   2ff78:			; <UNDEFINED> instruction: 0xf7f658a6
   2ff7c:	bmi	ff01e200 <tcgetattr@plt+0xff01a130>
   2ff80:			; <UNDEFINED> instruction: 0xf7fa58a6
   2ff84:	blmi	fef9e9c4 <tcgetattr@plt+0xfef9a8f4>
   2ff88:			; <UNDEFINED> instruction: 0xf7fc58e3
   2ff8c:	blmi	fef5f504 <tcgetattr@plt+0xfef5b434>
   2ff90:			; <UNDEFINED> instruction: 0xf7fc58e3
   2ff94:	blmi	fee9f4fc <tcgetattr@plt+0xfee9b42c>
   2ff98:			; <UNDEFINED> instruction: 0xf7fb58e3
   2ff9c:	blmi	fee1f2e4 <tcgetattr@plt+0xfee1b214>
   2ffa0:			; <UNDEFINED> instruction: 0xf7fb58e3
   2ffa4:			; <UNDEFINED> instruction: 0xf8dbbcae
   2ffa8:	blcs	3bfe0 <tcgetattr@plt+0x37f10>
   2ffac:	blmi	fec64068 <tcgetattr@plt+0xfec5ff98>
   2ffb0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2ffb4:	blle	97abbc <tcgetattr@plt+0x976aec>
   2ffb8:	stmiapl	r3!, {r1, r2, r3, r5, r7, r8, r9, fp, lr}^
   2ffbc:			; <UNDEFINED> instruction: 0x20004abe
   2ffc0:	stmiapl	r2!, {r1, r2, r3, r4, r5, r7, r8, fp, lr}
   2ffc4:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2ffc8:	blls	181e30 <tcgetattr@plt+0x17dd60>
   2ffcc:	ldrdhi	pc, [r0], -r3
   2ffd0:	ldmlt	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ffd4:	ldrdcc	pc, [ip], -fp
   2ffd8:			; <UNDEFINED> instruction: 0xf0002b00
   2ffdc:	blmi	fe9504e0 <tcgetattr@plt+0xfe94c410>
   2ffe0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2ffe4:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   2ffe8:	blmi	fe8d04c8 <tcgetattr@plt+0xfe8cc3f8>
   2ffec:	bmi	fed46380 <tcgetattr@plt+0xfed422b0>
   2fff0:	ldmibmi	r4!, {sp}
   2fff4:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   2fff8:	blls	181e60 <tcgetattr@plt+0x17dd90>
   2fffc:	ldrdhi	pc, [r0], -r3
   30000:	stmlt	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30004:	stmiapl	r3!, {r0, r2, r3, r4, r7, r8, r9, fp, lr}^
   30008:	blmi	fe7a9f70 <tcgetattr@plt+0xfe7a5ea0>
   3000c:	ldrb	r5, [r5, r3, ror #17]
   30010:			; <UNDEFINED> instruction: 0xf8d39b05
   30014:			; <UNDEFINED> instruction: 0xf7f68000
   30018:	andcs	fp, r1, r5, ror r8
   3001c:	ldmdalt	r9, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30020:	strbmi	r9, [r4], -r7, lsl #8
   30024:	ldrbpl	r9, [r3, #2823]!	; 0xb07
   30028:	ldrdcc	pc, [ip], -fp
   3002c:	blmi	fe55e780 <tcgetattr@plt+0xfe55a6b0>
   30030:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   30034:	andcs	r4, r0, r4, lsr #19
   30038:	ldrdcs	pc, [r0], -sl
   3003c:			; <UNDEFINED> instruction: 0x47984479
   30040:	ldmlt	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30044:	stmiapl	r3!, {r0, r2, r3, r7, r8, r9, fp, lr}^
   30048:	mrclt	7, 3, APSR_nzcv, cr8, cr6, {7}
   3004c:	stmiapl	r3!, {r0, r1, r3, r7, r8, r9, fp, lr}^
   30050:	svclt	0x00ccf7fd
   30054:	stmiapl	r3!, {r1, r3, r7, r8, r9, fp, lr}^
   30058:	svclt	0x00c8f7fd
   3005c:	stmiapl	r3!, {r3, r7, r8, r9, fp, lr}^
   30060:	mcrlt	7, 3, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
   30064:	stmiapl	r3!, {r1, r7, r8, r9, fp, lr}^
   30068:	blcs	4a0dc <tcgetattr@plt+0x4600c>
   3006c:	blmi	fe0a6da0 <tcgetattr@plt+0xfe0a2cd0>
   30070:	ldrb	r5, [pc, r3, ror #17]
   30074:	stmiapl	r6!, {r0, r7, r8, r9, fp, lr}^
   30078:	mrclt	7, 4, APSR_nzcv, cr3, cr13, {7}
   3007c:	stmiapl	r6!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
   30080:	svclt	0x00cef7fd
   30084:	stmiapl	r6!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
   30088:	svclt	0x00caf7fd
   3008c:	stmiapl	r3!, {r0, r1, r3, r4, r5, r6, r8, r9, fp, lr}^
   30090:	svclt	0x0077f7fd
   30094:	ldrbtmi	r4, [sl], #-2701	; 0xfffff573
   30098:	svclt	0x0076f7fd
   3009c:	tsteq	r8, r9, lsr #3	; <UNPREDICTABLE>
   300a0:			; <UNDEFINED> instruction: 0xf7df4610
   300a4:			; <UNDEFINED> instruction: 0xf849ffb3
   300a8:	bicslt	r0, r0, r4, lsl ip
   300ac:	bmi	fe24e180 <tcgetattr@plt+0xfe24a0b0>
   300b0:	movteq	lr, #15107	; 0x3b03
   300b4:	b	1406358 <tcgetattr@plt+0x1402288>
   300b8:	bl	1f22cc <tcgetattr@plt+0x1ee1fc>
   300bc:			; <UNDEFINED> instruction: 0xf8580683
   300c0:	tstlt	r8, r7
   300c4:	ldcl	7, cr15, [r6], #-844	; 0xfffffcb4
   300c8:	tstcs	r6, r9, asr r9
   300cc:	ldccc	8, cr15, [r0], {89}	; 0x59
   300d0:	andne	pc, r7, r8, asr #16
   300d4:	stmib	r6, {r0, r2, r8, fp, ip, pc}^
   300d8:			; <UNDEFINED> instruction: 0xf8d12301
   300dc:			; <UNDEFINED> instruction: 0xf7f68000
   300e0:	blls	19e12c <tcgetattr@plt+0x19a05c>
   300e4:	ldrdhi	pc, [r0], -r3
   300e8:	stmdalt	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   300ec:			; <UNDEFINED> instruction: 0x46114630
   300f0:	ldc2	7, cr15, [sl], {242}	; 0xf2
   300f4:			; <UNDEFINED> instruction: 0xf8d39b05
   300f8:			; <UNDEFINED> instruction: 0xf7f68000
   300fc:	blmi	181e110 <tcgetattr@plt+0x181a040>
   30100:			; <UNDEFINED> instruction: 0xf7fb58e3
   30104:	blmi	179f59c <tcgetattr@plt+0x179b4cc>
   30108:	ldr	r5, [r3, r3, ror #17]
   3010c:			; <UNDEFINED> instruction: 0x46304971
   30110:			; <UNDEFINED> instruction: 0xf7d34479
   30114:	stmdacs	r0, {r5, r6, r7, r8, r9, fp, sp, lr, pc}
   30118:	stmdbmi	pc!, {r1, r4, r6, ip, lr, pc}^	; <UNPREDICTABLE>
   3011c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   30120:	bl	ff66e074 <tcgetattr@plt+0xff669fa4>
   30124:	suble	r2, r0, r0, lsl #16
   30128:	ldrtmi	r4, [r0], -ip, ror #18
   3012c:			; <UNDEFINED> instruction: 0xf7d34479
   30130:	stmdacs	r0, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   30134:	stmdbmi	sl!, {r1, r2, r3, r5, ip, lr, pc}^
   30138:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   3013c:	bl	ff2ee090 <tcgetattr@plt+0xff2e9fc0>
   30140:			; <UNDEFINED> instruction: 0xf8dbb1f8
   30144:	biclt	r3, fp, ip
   30148:	stmiapl	r3!, {r0, r3, r6, r8, r9, fp, lr}^
   3014c:	blcs	4a1c0 <tcgetattr@plt+0x460f0>
   30150:	blmi	1266d9c <tcgetattr@plt+0x1262ccc>
   30154:	bmi	16464e8 <tcgetattr@plt+0x1642418>
   30158:	stmdbmi	r2!, {sp}^
   3015c:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
   30160:			; <UNDEFINED> instruction: 0x47986812
   30164:			; <UNDEFINED> instruction: 0xf8d39b05
   30168:			; <UNDEFINED> instruction: 0xf7f58000
   3016c:	blmi	11600a0 <tcgetattr@plt+0x115bfd0>
   30170:			; <UNDEFINED> instruction: 0xf7fd58e3
   30174:	blmi	109eca8 <tcgetattr@plt+0x109abd8>
   30178:	strb	r5, [ip, r3, ror #17]!
   3017c:	stmiapl	r3!, {r6, r8, r9, fp, lr}^
   30180:			; <UNDEFINED> instruction: 0xf8d8e7e9
   30184:	ldmib	r3, {r2, r4, r6, r7, ip, sp}^
   30188:	andcc	r0, r1, r3, lsr #2
   3018c:	blx	feeec1ce <tcgetattr@plt+0xfeee80fe>
   30190:	ldmdblt	r5!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30194:	ldrsbcc	pc, [r4], #136	; 0x88	; <UNPREDICTABLE>
   30198:	ldrdeq	pc, [r8], r3
   3019c:			; <UNDEFINED> instruction: 0x1090f8d3
   301a0:			; <UNDEFINED> instruction: 0xf00e3801
   301a4:			; <UNDEFINED> instruction: 0xf7f7fbaf
   301a8:			; <UNDEFINED> instruction: 0xf8d8b96a
   301ac:			; <UNDEFINED> instruction: 0xf8d330d4
   301b0:			; <UNDEFINED> instruction: 0xf8d31094
   301b4:	smlabbcc	r2, r8, r0, r0
   301b8:	blx	fe96c1fa <tcgetattr@plt+0xfe96812a>
   301bc:	ldmdblt	pc, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   301c0:	ldrsbcc	pc, [r4], #136	; 0x88	; <UNPREDICTABLE>
   301c4:			; <UNDEFINED> instruction: 0x1090f8d3
   301c8:	ldrdeq	pc, [r8], r3
   301cc:			; <UNDEFINED> instruction: 0xf00e3901
   301d0:			; <UNDEFINED> instruction: 0xf7f7fb99
   301d4:	blmi	a9e72c <tcgetattr@plt+0xa9a65c>
   301d8:			; <UNDEFINED> instruction: 0xf7f658e6
   301dc:	blmi	a1e4cc <tcgetattr@plt+0xa1a3fc>
   301e0:			; <UNDEFINED> instruction: 0xf7fd58e3
   301e4:	blmi	99ec38 <tcgetattr@plt+0x99ab68>
   301e8:			; <UNDEFINED> instruction: 0xf7fd58e3
   301ec:	blmi	95fc8c <tcgetattr@plt+0x95bbbc>
   301f0:			; <UNDEFINED> instruction: 0xf7fd58e3
   301f4:	strcs	fp, [r1, -r2, lsr #29]
   301f8:	svclt	0x00e0f7f6
   301fc:			; <UNDEFINED> instruction: 0xf7f6461f
   30200:	blmi	7e017c <tcgetattr@plt+0x7dc0ac>
   30204:			; <UNDEFINED> instruction: 0xf7f958e3
   30208:	blmi	79f520 <tcgetattr@plt+0x79b450>
   3020c:			; <UNDEFINED> instruction: 0xf7f958e3
   30210:	strcs	fp, [r3, -r0, asr #25]
   30214:	svclt	0x00d2f7f6
   30218:	ldrdcc	pc, [ip], -fp
   3021c:	blmi	55ceb0 <tcgetattr@plt+0x558de0>
   30220:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   30224:	blle	73ae2c <tcgetattr@plt+0x736d5c>
   30228:	stmiapl	r3!, {r1, r4, r8, r9, fp, lr}^
   3022c:	andcs	r4, r0, lr, lsr #18
   30230:			; <UNDEFINED> instruction: 0x47984479
   30234:			; <UNDEFINED> instruction: 0xf8d39b05
   30238:			; <UNDEFINED> instruction: 0xf7f58000
   3023c:	blmi	41ffd0 <tcgetattr@plt+0x41bf00>
   30240:			; <UNDEFINED> instruction: 0xf7f958e3
   30244:	blmi	39e4a8 <tcgetattr@plt+0x39a3d8>
   30248:			; <UNDEFINED> instruction: 0xf7f558e5
   3024c:	blmi	35f66c <tcgetattr@plt+0x35b59c>
   30250:			; <UNDEFINED> instruction: 0xf7f558e5
   30254:	blmi	29f664 <tcgetattr@plt+0x29b594>
   30258:	strb	r5, [r8], r3, ror #17
   3025c:	stmiapl	r3!, {r3, r8, r9, fp, lr}^
   30260:	blmi	1e9d7c <tcgetattr@plt+0x1e5cac>
   30264:	strb	r5, [r1, r3, ror #17]!
   30268:	stmiapl	r3!, {r0, r2, r8, r9, fp, lr}^
   3026c:	svclt	0x0000e7de
   30270:	muleq	r0, ip, r5
   30274:	strdeq	r0, [r0], -r4
   30278:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   3027c:	andeq	r0, r0, r8, lsr #7
   30280:	andeq	r0, r0, ip, lsl #6
   30284:			; <UNDEFINED> instruction: 0x000166b6
   30288:	andeq	r6, r1, r6, ror r6
   3028c:	andeq	r5, r1, lr, lsl #30
   30290:	andeq	r0, r0, ip, ror #6
   30294:	andeq	r0, r0, r8, lsl #11
   30298:	muleq	r1, r0, sp
   3029c:			; <UNDEFINED> instruction: 0x00029cbc
   302a0:	andeq	r6, r1, ip, lsr r4
   302a4:	ldrdeq	r6, [r1], -ip
   302a8:	andeq	r0, r0, r4, lsl #9
   302ac:	andeq	r1, r1, sl, asr #8
   302b0:	muleq	r1, lr, r2
   302b4:	andeq	r0, r0, r8, asr r3
   302b8:	andeq	r0, r0, r8, lsr #6
   302bc:	andeq	r5, r1, ip, ror #4
   302c0:	andeq	r0, r0, r4, lsr #7
   302c4:	andeq	r2, r1, lr, asr #16
   302c8:	andeq	r4, r1, ip, lsr fp
   302cc:	andeq	r4, r1, r6, lsr r7
   302d0:	strdeq	r0, [r0], -ip
   302d4:	strdeq	r6, [r1], -ip
   302d8:	ldrdeq	r5, [r1], -sl
   302dc:	strdeq	r6, [r1], -r0
   302e0:	andeq	r6, r1, lr, ror #11
   302e4:	andeq	r5, r1, r2, lsr #29
   302e8:	andeq	r5, r1, r8, asr #22
   302ec:	blmi	1382c24 <tcgetattr@plt+0x137eb54>
   302f0:	svcmi	0x00f0e92d
   302f4:	addlt	r4, r5, sl, ror r4
   302f8:	andls	r4, r1, fp, asr #30
   302fc:	ldmpl	r3, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   30300:	movwls	r6, #14363	; 0x381b
   30304:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   30308:	rsble	r2, r0, r0, lsl #18
   3030c:			; <UNDEFINED> instruction: 0xf10d4b47
   30310:	strmi	r0, [lr], -r8, lsl #20
   30314:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   30318:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   3031c:	ldclvs	0, cr14, [fp], {11}
   30320:	eorsle	r4, r4, fp, lsl #5
   30324:	andne	lr, r1, fp, lsl #22
   30328:	blx	126e306 <tcgetattr@plt+0x126a236>
   3032c:			; <UNDEFINED> instruction: 0xf1051e66
   30330:	strls	r0, [r1, #-1281]	; 0xfffffaff
   30334:			; <UNDEFINED> instruction: 0xf8d8d04b
   30338:	blcs	3c340 <tcgetattr@plt+0x38270>
   3033c:			; <UNDEFINED> instruction: 0xf8d3d047
   30340:	ldmdbmi	fp!, {r2, r4, r6, r7}
   30344:	bvs	1142c38 <tcgetattr@plt+0x113eb68>
   30348:			; <UNDEFINED> instruction: 0xf8d35879
   3034c:			; <UNDEFINED> instruction: 0xf8d300ec
   30350:	andvs	fp, ip, r4, asr r2
   30354:	stcls	8, cr5, [r1, #-744]	; 0xfffffd18
   30358:	andls	r9, r0, #2097152	; 0x200000
   3035c:			; <UNDEFINED> instruction: 0xf1bb6010
   30360:	andsle	r0, r8, r0, lsl #30
   30364:	ldcle	14, cr2, [r2, #-0]
   30368:	subsls	pc, r4, #12779520	; 0xc30000
   3036c:			; <UNDEFINED> instruction: 0xf7db2145
   30370:			; <UNDEFINED> instruction: 0xf8d8fe07
   30374:	ldrtmi	r3, [r4], -r0
   30378:	stmdavc	r9!, {r0, r1, r3, r4, r6, fp, sp, lr}
   3037c:	addmi	r6, sl, #39424	; 0x9a00
   30380:	blmi	ba4abc <tcgetattr@plt+0xba09ec>
   30384:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   30388:	blle	ff3fa790 <tcgetattr@plt+0xff3f66c0>
   3038c:	blmi	b2a2bc <tcgetattr@plt+0xb261ec>
   30390:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   30394:	mcrcs	7, 0, lr, cr0, cr8, {7}
   30398:	ldmdavs	fp, {r0, r3, r4, r8, sl, fp, ip, lr, pc}^
   3039c:	ldcvs	6, cr4, [sl], {52}	; 0x34
   303a0:	cmplt	r4, #0
   303a4:	blcc	ae400 <tcgetattr@plt+0xaa330>
   303a8:	stccc	6, cr4, [r1], {33}	; 0x21
   303ac:			; <UNDEFINED> instruction: 0xd1f84293
   303b0:	tstls	r2, r1, ror sl
   303b4:	stmiblt	ip!, {r0, r6, r8, r9, fp, ip, sp, pc}
   303b8:	cmpcs	r5, r1, lsr #22
   303bc:	ldrdcs	pc, [r0], -r8
   303c0:	ldmpl	fp!, {fp, ip, pc}^
   303c4:			; <UNDEFINED> instruction: 0xf8c26800
   303c8:			; <UNDEFINED> instruction: 0xf7db3254
   303cc:	bmi	7afb38 <tcgetattr@plt+0x7aba68>
   303d0:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   303d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   303d8:	subsmi	r9, sl, r3, lsl #22
   303dc:	andlt	sp, r5, lr, lsl r1
   303e0:	svchi	0x00f0e8bd
   303e4:	ldrdcc	pc, [r0], -r8
   303e8:	subslt	pc, r4, #13828096	; 0xd30000
   303ec:	svceq	0x0000f1bb
   303f0:	bmi	524838 <tcgetattr@plt+0x520768>
   303f4:	andlt	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   303f8:	bge	ea2f8 <tcgetattr@plt+0xe6228>
   303fc:	strtmi	sl, [r3], -r1, lsl #18
   30400:			; <UNDEFINED> instruction: 0xf7f39602
   30404:	strb	pc, [r2, sp, lsr #26]!	; <UNPREDICTABLE>
   30408:	movwcs	sl, #2305	; 0x901
   3040c:			; <UNDEFINED> instruction: 0xf7f34652
   30410:	ldrb	pc, [r0, r7, lsr #26]	; <UNPREDICTABLE>
   30414:	strtmi	r9, [r6], -r0, lsl #20
   30418:			; <UNDEFINED> instruction: 0xe7a56810
   3041c:	bl	13ee370 <tcgetattr@plt+0x13ea2a0>
   30420:	andeq	r8, r2, r0, asr r7
   30424:	andeq	r0, r0, r0, asr #6
   30428:	andeq	r8, r2, r8, asr #14
   3042c:	andeq	r0, r0, r8, ror #6
   30430:	andeq	r0, r0, r8, asr r3
   30434:	andeq	r0, r0, ip, ror #6
   30438:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3043c:	andeq	r0, r0, ip, asr r5
   30440:	andeq	r0, r0, r4, ror #6
   30444:	andeq	r8, r2, r2, ror r6
   30448:	addlt	fp, r7, r0, lsr r5
   3044c:	blmi	7434c0 <tcgetattr@plt+0x73f3f0>
   30450:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   30454:	ldmdavs	fp, {r0, r1, r3, r4, sl, fp, lr}
   30458:			; <UNDEFINED> instruction: 0xf04f9305
   3045c:	strmi	r0, [fp], -r0, lsl #6
   30460:	stmdblt	r1!, {r2, r3, r4, r5, r6, sl, lr}
   30464:			; <UNDEFINED> instruction: 0xf0017801
   30468:	ldmdbcs	r9, {r0, r1, r2, r3, r4, r6, r7, r8}^
   3046c:	ldmdbmi	r6, {r1, r2, r3, ip, lr, pc}
   30470:	ldrbtmi	r4, [r9], #-2579	; 0xfffff5ed
   30474:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   30478:	subsmi	r9, r1, r5, lsl #20
   3047c:			; <UNDEFINED> instruction: 0x461ad11c
   30480:	andlt	r2, r7, r0, lsl #2
   30484:	ldrhtmi	lr, [r0], -sp
   30488:	ldcllt	7, cr15, [r8], {211}	; 0xd3
   3048c:	stmdage	r1, {r0, r2, r4, fp, sp, lr}
   30490:			; <UNDEFINED> instruction: 0xf04f4a0e
   30494:	strls	r3, [r1, #-511]	; 0xfffffe01
   30498:	stmib	sp, {r1, r5, r7, fp, ip, lr}^
   3049c:	andls	r3, r2, #201326592	; 0xc000000
   304a0:	blx	fe36e47c <tcgetattr@plt+0xfe36a3ac>
   304a4:	blmi	1c2cd4 <tcgetattr@plt+0x1bec04>
   304a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   304ac:	blls	18a51c <tcgetattr@plt+0x18644c>
   304b0:	qaddle	r4, sl, r1
   304b4:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   304b8:	bl	6e40c <tcgetattr@plt+0x6a33c>
   304bc:	strdeq	r8, [r2], -r4
   304c0:	andeq	r0, r0, r0, asr #6
   304c4:	andeq	r8, r2, r4, ror #11
   304c8:	ldrdeq	r8, [r2], -r2
   304cc:	andeq	r0, r0, ip, asr #8
   304d0:	muleq	r2, ip, r5
   304d4:	strdlt	fp, [r9], r0
   304d8:	movwcs	r4, #2594	; 0xa22
   304dc:	strmi	r6, [r4], -r6, lsl #16
   304e0:	ldrbtmi	r9, [sl], #-774	; 0xfffffcfa
   304e4:	strmi	r4, [sp], -r0, lsr #22
   304e8:	ldmpl	r3, {r5, r8, r9, sl, fp, lr}^
   304ec:	ldmdavc	r2!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   304f0:	movwls	r6, #30747	; 0x781b
   304f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   304f8:	svclt	0x00012a40
   304fc:	movwls	r2, #25345	; 0x6301
   30500:	ldmne	r6!, {r1, r4, r5, r6, fp, ip, sp, lr}^
   30504:	svclt	0x00042a2d
   30508:	blls	1bdd14 <tcgetattr@plt+0x1b9c44>
   3050c:	svclt	0x00044630
   30510:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   30514:			; <UNDEFINED> instruction: 0xf7f39306
   30518:	strmi	pc, [r2], -r1, ror #26
   3051c:	andls	r3, r1, r1, lsl #4
   30520:	andsle	r9, r2, r3
   30524:			; <UNDEFINED> instruction: 0xf04fa803
   30528:	strcc	r3, [r4], #-511	; 0xfffffe01
   3052c:	stmib	sp, {r2, r8, sl, ip, sp}^
   30530:			; <UNDEFINED> instruction: 0xf7f54504
   30534:	bmi	3eee48 <tcgetattr@plt+0x3ead78>
   30538:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   3053c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   30540:	subsmi	r9, sl, r7, lsl #22
   30544:	andlt	sp, r9, fp, lsl #2
   30548:	bmi	2dfd10 <tcgetattr@plt+0x2dbc40>
   3054c:	stmdbmi	sl, {r0, r1, r4, r5, r9, sl, lr}
   30550:	ldmpl	sl!, {sp}
   30554:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   30558:	stc2	7, cr15, [r2, #-856]!	; 0xfffffca8
   3055c:			; <UNDEFINED> instruction: 0xf7d3e7eb
   30560:	svclt	0x0000eaae
   30564:	andeq	r8, r2, r2, ror #10
   30568:	andeq	r0, r0, r0, asr #6
   3056c:	andeq	r8, r2, r8, asr r5
   30570:	andeq	r8, r2, sl, lsl #10
   30574:	andeq	r0, r0, r8, lsr #6
   30578:	andeq	r5, r1, r8, asr #29
   3057c:	mvnsmi	lr, #737280	; 0xb4000
   30580:	blmi	1aba6cc <tcgetattr@plt+0x1ab65fc>
   30584:	stmdbmi	sl!, {r0, r1, r2, r9, sl, lr}^
   30588:	ldmdapl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3058c:	mcrrle	8, 1, r6, lr, cr4
   30590:	subsvs	pc, r4, #212, 16	; 0xd40000
   30594:			; <UNDEFINED> instruction: 0xf500b15e
   30598:	b	140e7a0 <tcgetattr@plt+0x140a6d0>
   3059c:	bl	1b4dc4 <tcgetattr@plt+0x1b0cf4>
   305a0:	ldmpl	r2!, {r1, r8, fp}
   305a4:	svclt	0x00083201
   305a8:			; <UNDEFINED> instruction: 0xf0402601
   305ac:			; <UNDEFINED> instruction: 0xf1a080a2
   305b0:	bcs	f0ea8 <tcgetattr@plt+0xecdd8>
   305b4:			; <UNDEFINED> instruction: 0xf8d4d840
   305b8:	bcs	38b90 <tcgetattr@plt+0x34ac0>
   305bc:			; <UNDEFINED> instruction: 0xf100d044
   305c0:			; <UNDEFINED> instruction: 0x46670c16
   305c4:	ldrsbpl	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   305c8:	ldmdbmi	fp, {r1, r3, r4, r6, r9, fp, lr}^
   305cc:	ldrd	pc, [r4], -r5	; <UNPREDICTABLE>
   305d0:			; <UNDEFINED> instruction: 0xf8d4589a
   305d4:			; <UNDEFINED> instruction: 0xf8c250ec
   305d8:	ldmdapl	sl, {sp, lr, pc}^
   305dc:			; <UNDEFINED> instruction: 0xf1be6015
   305e0:	andle	r0, r3, r0, lsl #30
   305e4:	ldrdcs	pc, [ip], -lr	; <UNPREDICTABLE>
   305e8:	suble	r2, r2, r1, lsl #20
   305ec:	sbcscc	pc, r8, #268435460	; 0x10000004
   305f0:	cmplt	sl, #10616832	; 0xa20000
   305f4:	svceq	0x0067f1bc
   305f8:	ldmdbmi	r0, {r1, r2, r4, r5, r6, r8, sl, fp, ip, lr, pc}^
   305fc:	blx	b8ee6 <tcgetattr@plt+0xb4e16>
   30600:	ldmdapl	fp, {r0, r1, r2, r9, ip, sp, lr, pc}^
   30604:	ldrpl	pc, [r6, r2, lsr #11]!
   30608:	ldrtmi	r6, [sl], #-2074	; 0xfffff7e6
   3060c:	ldmdavs	r3, {r3, r4, r9, ip, sp}
   30610:	cmple	r0, r0, lsl #28
   30614:	vcgt.s8	d19, d1, d1
   30618:	ldrdpl	r3, [r6], #-24	; 0xffffffe8	; <UNPREDICTABLE>
   3061c:	addhi	pc, r3, r0
   30620:	tstcs	r0, r0, lsl r6
   30624:			; <UNDEFINED> instruction: 0xf9caf7f5
   30628:	ldmfd	sp!, {sp}
   3062c:			; <UNDEFINED> instruction: 0xf1a083f8
   30630:			; <UNDEFINED> instruction: 0x2600023c
   30634:	ldmible	lr!, {r0, r1, r9, fp, sp}
   30638:	subeq	pc, r0, #160, 2	; 0x28
   3063c:	stmdale	r3, {r0, r4, r9, fp, sp}
   30640:	ldrsbcs	pc, [r0, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
   30644:			; <UNDEFINED> instruction: 0xd1ba2a00
   30648:	ldr	r4, [fp, r4, lsl #13]!
   3064c:	svceq	0x0067f1bc
   30650:	ldmdbmi	fp!, {r0, r1, r3, r4, r5, sl, fp, ip, lr, pc}
   30654:			; <UNDEFINED> instruction: 0x1c0cea4f
   30658:	ldmdapl	r9, {r1, r3, r4, r5, r8}^
   3065c:	andvc	pc, ip, r1, asr r8	; <UNPREDICTABLE>
   30660:	svclt	0x00183701
   30664:	suble	r1, r0, r2, asr r8
   30668:	vmla.i8	d27, d17, d22
   3066c:	ldrdpl	r3, [r6], #56	; 0x38	; <UNPREDICTABLE>
   30670:			; <UNDEFINED> instruction: 0xf1bce7d6
   30674:	stclle	15, cr0, [ip, #-412]	; 0xfffffe64
   30678:	teqcs	r8, r0, lsr sl
   3067c:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
   30680:	tstcs	r7, r1, lsl #22	; <UNPREDICTABLE>
   30684:	adcspl	pc, r4, #675282944	; 0x28400000
   30688:	ldmdavs	r1, {r3, r4, r9, fp, ip, sp}
   3068c:	adcle	r3, sp, r1, lsl #2
   30690:	rscle	r2, sl, r0, lsl #28
   30694:	blcs	90a6e8 <tcgetattr@plt+0x906618>
   30698:			; <UNDEFINED> instruction: 0xf500d040
   3069c:	bl	148954 <tcgetattr@plt+0x144884>
   306a0:	stmdavs	r0, {r7}^
   306a4:			; <UNDEFINED> instruction: 0xf7d3b118
   306a8:	stmdacs	r1, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
   306ac:			; <UNDEFINED> instruction: 0xf8d4d03b
   306b0:	stmdacs	r0, {r2, r4, r6, r9}
   306b4:			; <UNDEFINED> instruction: 0x4628d0b9
   306b8:	strcs	r2, [r0, #-325]	; 0xfffffebb
   306bc:	subspl	pc, r4, #196, 16	; 0xc40000
   306c0:	mrrc2	7, 13, pc, lr, cr11	; <UNPREDICTABLE>
   306c4:	pop	{r3, r5, r9, sl, lr}
   306c8:	ldmdbmi	ip, {r3, r4, r5, r6, r7, r8, r9, pc}
   306cc:	blx	b8fb6 <tcgetattr@plt+0xb4ee6>
   306d0:	ldmdapl	fp, {r0, r1, r2, r9, ip, sp, lr, pc}^
   306d4:	ldrpl	pc, [r6, r2, lsr #11]!
   306d8:	ldrtmi	r6, [sl], #-2074	; 0xfffff7e6
   306dc:	movwcc	r6, #6291	; 0x1893
   306e0:	andcc	fp, r8, #24, 30	; 0x60
   306e4:	ldr	sp, [r1, r0, asr #3]
   306e8:	ldmdbmi	r6, {r1, r3, r4, r5, r8}
   306ec:	ldrmi	r5, [sl], #-2139	; 0xfffff7a5
   306f0:	bmi	4aa52c <tcgetattr@plt+0x4a645c>
   306f4:			; <UNDEFINED> instruction: 0xf8c42500
   306f8:	cmpcs	r5, r4, asr r2
   306fc:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   30700:	ldc2	7, cr15, [lr], #-876	; 0xfffffc94
   30704:	strbmi	r4, [r1], -r8, asr #12
   30708:			; <UNDEFINED> instruction: 0xf958f7f5
   3070c:	pop	{r3, r5, r9, sl, lr}
   30710:	bmi	3916f8 <tcgetattr@plt+0x38d628>
   30714:	bl	86980 <tcgetattr@plt+0x828b0>
   30718:	ldr	r1, [r6, r7, lsl #4]!
   3071c:	bicscc	pc, r8, #268435460	; 0x10000004
   30720:	rscpl	r2, r1, r0, lsl #2
   30724:			; <UNDEFINED> instruction: 0xf04fe77c
   30728:			; <UNDEFINED> instruction: 0xe77e30ff
   3072c:			; <UNDEFINED> instruction: 0x000284bc
   30730:	andeq	r0, r0, r8, ror #6
   30734:	andeq	r0, r0, r8, asr r3
   30738:	andeq	r0, r0, ip, ror #6
   3073c:	muleq	r0, r4, r3
   30740:	andeq	r0, r0, r4, asr #9
   30744:	andeq	r0, r0, r4, asr #7
   30748:	andeq	r0, r0, r8, lsl #11
   3074c:	bmi	fef83644 <tcgetattr@plt+0xfef7f574>
   30750:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   30754:	strdlt	r4, [r7], r0
   30758:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   3075c:	stccs	3, cr9, [r0], {-0}
   30760:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   30764:	adchi	pc, r6, r0
   30768:	ldrcc	pc, [ip, #577]	; 0x241
   3076c:	stmdbpl	r2!, {r0, r1, r7, r9, sl, lr}^
   30770:	bcs	421a0 <tcgetattr@plt+0x3e0d0>
   30774:	adchi	pc, sl, r0, asr #32
   30778:	svceq	0x0000f1ba
   3077c:	ldrbcc	pc, [pc, #266]!	; 3088e <tcgetattr@plt+0x2c7be>	; <UNPREDICTABLE>
   30780:	andlt	pc, r8, sp, asr #17
   30784:	adcshi	pc, r5, r0, asr #6
   30788:	ldrbcc	pc, [r4], r1, asr #4	; <UNPREDICTABLE>
   3078c:			; <UNDEFINED> instruction: 0xf8cd4617
   30790:	and	sl, r4, ip
   30794:	andsvs	r2, r3, r0, lsl #6
   30798:			; <UNDEFINED> instruction: 0xf0c03d01
   3079c:	stmibpl	r3!, {r0, r1, r2, r5, r7, pc}
   307a0:	bleq	acbd4 <tcgetattr@plt+0xa8b04>
   307a4:	stmdaeq	r1, {r0, r2, r8, ip, sp, lr, pc}
   307a8:	blcs	36e38 <tcgetattr@plt+0x32d68>
   307ac:	vand	<illegal reg q14.5>, <illegal reg q8.5>, q9
   307b0:	stmiapl	r3!, {r2, r3, r7, r8, r9, ip, sp}^
   307b4:	rscle	r2, sp, r0, lsl #22
   307b8:	orrscc	pc, r8, #268435460	; 0x10000004
   307bc:	stceq	8, cr15, [r1], {27}
   307c0:	strtmi	r5, [r3], #-2274	; 0xfffff71e
   307c4:	ldmdavc	r1, {r0, ip, pc}
   307c8:			; <UNDEFINED> instruction: 0xf0004281
   307cc:	stmib	sp, {r0, r1, r2, r3, r4, r5, r7, pc}^
   307d0:	ldrtmi	r5, [sp], -r4, lsl #16
   307d4:	vmax.f32	d25, d1, d0
   307d8:	vmul.i8	d19, d17, d12
   307dc:			; <UNDEFINED> instruction: 0x46213a94
   307e0:	mvnmi	r4, #165675008	; 0x9e00000
   307e4:	ldrmi	r5, [r0], #-3088	; 0xfffff3f0
   307e8:	blcs	4e8fc <tcgetattr@plt+0x4a82c>
   307ec:			; <UNDEFINED> instruction: 0xf851d165
   307f0:	blne	1530820 <tcgetattr@plt+0x152c750>
   307f4:	sbcscc	pc, r8, #268435460	; 0x10000004
   307f8:	andcc	r5, r3, fp, lsl #1
   307fc:	andcc	pc, r9, r1, asr #16
   30800:	andeq	pc, r0, lr, asr #17
   30804:			; <UNDEFINED> instruction: 0xf0002d00
   30808:			; <UNDEFINED> instruction: 0xf50180a6
   3080c:			; <UNDEFINED> instruction: 0xf8d0509d
   30810:			; <UNDEFINED> instruction: 0xf1b88000
   30814:	subsle	r0, r6, r0, lsl #30
   30818:			; <UNDEFINED> instruction: 0xf8b86003
   3081c:	blt	1030824 <tcgetattr@plt+0x102c754>
   30820:	addmi	pc, r0, r0, lsr #8
   30824:	cfstrseq	mvf0, [r0], {-0}
   30828:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   3082c:	cmple	r6, r0, lsl #16
   30830:	stmdbcs	r0, {r0, r3, r4, r5, fp, sp, lr}
   30834:			; <UNDEFINED> instruction: 0xf898d03e
   30838:	bne	feb78848 <tcgetattr@plt+0xfeb74778>
   3083c:			; <UNDEFINED> instruction: 0x46204414
   30840:			; <UNDEFINED> instruction: 0xf7ff4629
   30844:	ldmdavs	r8!, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   30848:	eorsle	r2, r3, r0, lsl #16
   3084c:	addspl	pc, sp, r0, lsl #10
   30850:			; <UNDEFINED> instruction: 0xf00b3004
   30854:	ldmdavs	r9!, {r0, r2, r4, r5, r9, fp, ip, sp, lr, pc}
   30858:	orrscc	pc, r8, #268435460	; 0x10000004
   3085c:	vmlaeq.f64	d14, d3, d1
   30860:	andeq	lr, r9, r1, lsl #22
   30864:	blls	86b94 <tcgetattr@plt+0x82ac4>
   30868:	andpl	pc, r9, r1, asr r8	; <UNPREDICTABLE>
   3086c:	addsmi	r7, ip, #20, 16	; 0x140000
   30870:			; <UNDEFINED> instruction: 0x462fd1b7
   30874:			; <UNDEFINED> instruction: 0x8014f8dd
   30878:	andls	r9, r1, r4, lsl #26
   3087c:			; <UNDEFINED> instruction: 0x1c7b9a01
   30880:	svccs	0x00006013
   30884:	blls	64a40 <tcgetattr@plt+0x60970>
   30888:	vtst.8	d22, d1, d12
   3088c:	vqsub.s8	d19, d17, d8
   30890:	stmdapl	r7!, {r2, r3, r4, r7, ip, sp}
   30894:	stmiapl	r1!, {r0, r1, r5, r7, fp, ip}
   30898:	andls	r1, r1, r0, lsr #16
   3089c:	stmdaeq	r1, {r0, r8, ip, sp, lr, pc}
   308a0:	andhi	pc, r2, r4, asr #16
   308a4:			; <UNDEFINED> instruction: 0xf81843fa
   308a8:	addsmi	r2, r7, #2
   308ac:	stmib	sp, {r1, r2, r5, r6, ip, lr, pc}^
   308b0:	ldrb	fp, [r1, -r2, lsl #10]!
   308b4:	pop	{r0, r1, r2, ip, sp, pc}
   308b8:	bl	d4880 <tcgetattr@plt+0xd07b0>
   308bc:	andcc	r0, r4, #805306372	; 0x30000004
   308c0:	andcs	pc, r0, lr, asr #17
   308c4:	andcs	lr, r1, #52166656	; 0x31c0000
   308c8:	ldr	r5, [r8, sl, lsl #3]!
   308cc:	addspl	pc, sp, r4, lsl #10
   308d0:			; <UNDEFINED> instruction: 0xf00b3004
   308d4:	blls	6f0b0 <tcgetattr@plt+0x6afe0>
   308d8:	stmdbpl	r2!, {r2, r3, r4, fp, sp, lr}^
   308dc:			; <UNDEFINED> instruction: 0xf898e74c
   308e0:			; <UNDEFINED> instruction: 0xf1081002
   308e4:			; <UNDEFINED> instruction: 0xf7ff0003
   308e8:	str	pc, [r1, r1, lsl #26]!
   308ec:	ldrdge	pc, [ip], -sp
   308f0:			; <UNDEFINED> instruction: 0xb322463a
   308f4:	orrscc	pc, r8, #268435460	; 0x10000004
   308f8:	streq	pc, [r2, #-111]	; 0xffffff91
   308fc:	bne	feb86c90 <tcgetattr@plt+0xfeb82bc0>
   30900:			; <UNDEFINED> instruction: 0x06485d59
   30904:	bicsmi	sp, r2, #452984832	; 0x1b000000
   30908:	strcs	r2, [r4], -r2, lsl #14
   3090c:	strmi	lr, [r3], #-3
   30910:			; <UNDEFINED> instruction: 0x06495d59
   30914:	cfldrspl	mvf13, [r9], {19}
   30918:	stmdavc	r9, {r0, r3, r4, sl, lr}^
   3091c:	andvs	pc, r1, r7, lsl fp	; <UNPREDICTABLE>
   30920:	mvnsle	r2, r0, lsl #18
   30924:	vqdmulh.s<illegal width 8>	q10, <illegal reg q0.5>, q4
   30928:	stmdbne	r0!, {r2, r5, r7, r8, sl, ip, sp}^
   3092c:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   30930:	blx	36c966 <tcgetattr@plt+0x368896>
   30934:	ldmdavs	r8, {r8, r9, fp, ip, pc}
   30938:			; <UNDEFINED> instruction: 0xf00b4428
   3093c:	stmdals	r2, {r0, r1, r2, r4, r7, r8, fp, ip, sp, lr, pc}
   30940:	andlt	r4, r7, r1, asr r6
   30944:	svcmi	0x00f0e8bd
   30948:	ldcllt	7, cr15, [r0], {255}	; 0xff
   3094c:	orrspl	pc, ip, #4, 10	; 0x1000000
   30950:	movwls	r3, #4892	; 0x131c
   30954:	blls	6a7a4 <tcgetattr@plt+0x666d4>
   30958:	ldmdavs	ip, {r2, r8, sl, fp, ip, pc}
   3095c:	andvc	pc, r9, r4, asr r8	; <UNPREDICTABLE>
   30960:	blls	12a5d0 <tcgetattr@plt+0x126500>
   30964:			; <UNDEFINED> instruction: 0x0108ebb3
   30968:	blls	64ef4 <tcgetattr@plt+0x60e24>
   3096c:	stccs	8, cr6, [r0], {28}
   30970:			; <UNDEFINED> instruction: 0xf504d0a0
   30974:	andcs	r5, r0, #1946157058	; 0x74000002
   30978:	usada8	r6, sl, r0, r6
   3097c:	andcs	pc, r7, r8, lsl r8	; <UNPREDICTABLE>
   30980:	orrscc	pc, r4, r1, asr #4
   30984:			; <UNDEFINED> instruction: 0xf06f5861
   30988:	addsmi	r0, r7, #32768	; 0x8000
   3098c:	stmdbeq	r7, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   30990:	andeq	lr, r9, r8, lsl #22
   30994:	tstls	r2, r4
   30998:	andeq	lr, r7, r8, lsr #23
   3099c:	andsle	r9, pc, r3
   309a0:	addcc	pc, ip, #268435460	; 0x10000004
   309a4:	beq	acdc8 <tcgetattr@plt+0xa8cf8>
   309a8:	strbmi	r5, [r2], #2210	; 0x8a2
   309ac:	ldrmi	r4, [r2, #1034]	; 0x40a
   309b0:			; <UNDEFINED> instruction: 0xf89ad216
   309b4:	addsmi	r2, r7, #2
   309b8:			; <UNDEFINED> instruction: 0xf10ada12
   309bc:	ldrtmi	r0, [sl], -r3, lsl #2
   309c0:			; <UNDEFINED> instruction: 0xf7d39305
   309c4:	blls	1aaafc <tcgetattr@plt+0x1a6a2c>
   309c8:	stmdals	r4, {r4, r6, r8, fp, ip, sp, pc}
   309cc:	orrspl	pc, sp, r4, lsl #10
   309d0:	strls	r1, [r3, #-3322]	; 0xfffff306
   309d4:			; <UNDEFINED> instruction: 0xf8cd4452
   309d8:	andvs	fp, r8, r8
   309dc:			; <UNDEFINED> instruction: 0xe6db601a
   309e0:	bl	fea569f0 <tcgetattr@plt+0xfea52920>
   309e4:			; <UNDEFINED> instruction: 0xf8180207
   309e8:			; <UNDEFINED> instruction: 0xf5041009
   309ec:			; <UNDEFINED> instruction: 0xf100549d
   309f0:			; <UNDEFINED> instruction: 0xf8120c03
   309f4:	bls	73a04 <tcgetattr@plt+0x6f934>
   309f8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   309fc:	andcs	lr, r1, r0, asr #20
   30a00:	addmi	pc, r0, r0, lsr #8
   30a04:	and	pc, r0, r2, asr #17
   30a08:	andgt	pc, r0, r3, asr #17
   30a0c:	and	pc, r0, r4, asr #17
   30a10:	ldc2	7, cr15, [r4, #1020]!	; 0x3fc
   30a14:	blls	5effc <tcgetattr@plt+0x5af2c>
   30a18:	stccs	8, cr6, [r0], {28}
   30a1c:	svcge	0x004af43f
   30a20:	orrscc	pc, ip, #268435460	; 0x10000004
   30a24:	stmiapl	r7!, {r0, r1, r8, sl, ip, pc}^
   30a28:	andlt	pc, r8, sp, asr #17
   30a2c:	stmdals	r2, {r2, r4, r5, r7, r9, sl, sp, lr, pc}
   30a30:	mrrc2	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
   30a34:	stmdals	r3, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   30a38:			; <UNDEFINED> instruction: 0xf7ff4639
   30a3c:	ubfx	pc, r7, #24, #11
   30a40:	strdeq	r8, [r2], -r4
   30a44:	andeq	r0, r0, r8, ror #6
   30a48:	strdeq	r9, [r2], -ip
   30a4c:	cfstrsmi	mvf11, [lr], {16}
   30a50:	bmi	3cea64 <tcgetattr@plt+0x3ca994>
   30a54:	bl	101c4c <tcgetattr@plt+0xfdb7c>
   30a58:	stmiapl	r2!, {r0, r1, r6, r8, r9}
   30a5c:	ldmne	ip, {r0, r1, r3, r4, r7}
   30a60:	ldmpl	r8, {r0, r5, r6, r8, fp, ip, sp, pc}
   30a64:	stmdavs	r1!, {r5, r8, ip, sp, pc}^
   30a68:	blmi	16ebe4 <tcgetattr@plt+0x16ab14>
   30a6c:	mcrlt	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   30a70:			; <UNDEFINED> instruction: 0xf85d4907
   30a74:	ldrbtmi	r4, [r9], #-2820	; 0xfffff4fc
   30a78:	blt	fe4ee9d8 <tcgetattr@plt+0xfe4ea908>
   30a7c:			; <UNDEFINED> instruction: 0xf85d460a
   30a80:	tstcs	r0, r4, lsl #22
   30a84:	ldmiblt	sl, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30a88:	strdeq	r7, [r2], -r0
   30a8c:	strdeq	r0, [r0], -ip
   30a90:	andeq	r3, r1, r6, lsl #18
   30a94:	andcs	r6, r0, #196608	; 0x30000
   30a98:	stmdavs	ip, {r4, sl, ip, sp, pc}
   30a9c:			; <UNDEFINED> instruction: 0xf85d4423
   30aa0:	andvs	r4, r3, r4, lsl #22
   30aa4:	ldrbmi	r6, [r0, -sl]!
   30aa8:	rsbsvc	pc, sl, pc, asr #8
   30aac:	svclt	0x00004770
   30ab0:	bmi	2036d0 <tcgetattr@plt+0x1ff600>
   30ab4:	ldrlt	r4, [r0], #-1147	; 0xfffffb85
   30ab8:	ldmpl	fp, {r2, r9, sl, lr}
   30abc:	ldmdavs	fp, {sp}
   30ac0:	smlabtmi	r1, r3, r9, lr
   30ac4:	blmi	16ec40 <tcgetattr@plt+0x16ab70>
   30ac8:	svclt	0x00004770
   30acc:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   30ad0:	andeq	r0, r0, r8, asr r3
   30ad4:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
   30ad8:	movwcc	r6, #6163	; 0x1813
   30adc:			; <UNDEFINED> instruction: 0x47706013
   30ae0:	andeq	r0, r3, lr, asr #9
   30ae4:	svcmi	0x00f0e92d
   30ae8:	svcmi	0x0050b085
   30aec:	ldrbtmi	r4, [pc], #-3152	; 30af4 <tcgetattr@plt+0x2ca24>
   30af0:			; <UNDEFINED> instruction: 0xf8d4593c
   30af4:	strls	ip, [r3], #-0
   30af8:	ldrsbpl	pc, [r0], #140	; 0x8c	; <UNPREDICTABLE>
   30afc:	rsb	fp, r0, sp, lsl r9
   30b00:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   30b04:			; <UNDEFINED> instruction: 0xf8d5d05d
   30b08:	addmi	r4, r4, #144	; 0x90
   30b0c:			; <UNDEFINED> instruction: 0xf8d5dcf8
   30b10:	addmi	r4, r4, #148	; 0x94
   30b14:			; <UNDEFINED> instruction: 0xf8d5dbf4
   30b18:	addsmi	r4, r4, #136	; 0x88
   30b1c:			; <UNDEFINED> instruction: 0xf8d5dcf0
   30b20:	addmi	r4, ip, #140	; 0x8c
   30b24:	bvs	b67adc <tcgetattr@plt+0xb63a0c>
   30b28:			; <UNDEFINED> instruction: 0xe7e9b91c
   30b2c:	stccs	8, cr6, [r0], {36}	; 0x24
   30b30:	stmibvs	r6!, {r1, r2, r5, r6, r7, ip, lr, pc}
   30b34:	lfmle	f4, 2, [r9], #536	; 0x218
   30b38:	addmi	r6, r6, #3768320	; 0x398000
   30b3c:			; <UNDEFINED> instruction: 0xf8d4dbf6
   30b40:	ldrmi	lr, [r6, #16]
   30b44:			; <UNDEFINED> instruction: 0xf8d4dcf2
   30b48:	strmi	r8, [r8, #20]
   30b4c:	bvs	1be7b0c <tcgetattr@plt+0x1be3a3c>
   30b50:	teqle	ip, r0, lsl #22
   30b54:	eorsle	r2, r5, r0, lsl #28
   30b58:	cfldr32le	mvfx4, [r3], #-568	; 0xfffffdc8
   30b5c:	blle	c821a4 <tcgetattr@plt+0xc7e0d4>
   30b60:	bne	ff04aef4 <tcgetattr@plt+0xff046e24>
   30b64:	ldmvs	r3!, {r1, r2, r3, r5, sl, ip, lr, pc}
   30b68:	ble	b015d0 <tcgetattr@plt+0xafd500>
   30b6c:	blne	28ae04 <tcgetattr@plt+0x286d34>
   30b70:	ldmdavs	r3!, {r3, r5, sl, ip, lr, pc}^
   30b74:	addsmi	r1, sl, #18432	; 0x4800
   30b78:			; <UNDEFINED> instruction: 0xf8dcda24
   30b7c:	stfmis	f3, [sp], #-384	; 0xfffffe80
   30b80:	svclt	0x00022b08
   30b84:			; <UNDEFINED> instruction: 0xf88c2300
   30b88:	bvs	1bbd0c8 <tcgetattr@plt+0x1bb8ff8>
   30b8c:			; <UNDEFINED> instruction: 0x73a6f50c
   30b90:	strcs	r5, [r0], #-2365	; 0xfffff6c3
   30b94:			; <UNDEFINED> instruction: 0xc018f8d6
   30b98:	stmdavs	ip!, {sl, ip, pc}
   30b9c:			; <UNDEFINED> instruction: 0x7010f8dc
   30ba0:	ldrmi	r6, [r8, lr, lsr #32]!
   30ba4:	eorvs	r9, ip, r3, lsl #22
   30ba8:			; <UNDEFINED> instruction: 0xf8d3681b
   30bac:	cmplt	sl, ip, ror #2
   30bb0:	sbcpl	pc, r2, #12582912	; 0xc00000
   30bb4:	cmpeq	r4, r1, asr #12	; <UNPREDICTABLE>
   30bb8:	ldmdavs	r2, {r0, r1, r3, r4, r6, fp, ip, lr}
   30bbc:	ldrmi	r4, [r8], #-1043	; 0xfffffbed
   30bc0:	bllt	1f28bd0 <tcgetattr@plt+0x1f24b00>
   30bc4:	rsbsvc	pc, sl, pc, asr #8
   30bc8:	pop	{r0, r2, ip, sp, pc}
   30bcc:			; <UNDEFINED> instruction: 0xf8df8ff0
   30bd0:			; <UNDEFINED> instruction: 0xf50c9064
   30bd4:			; <UNDEFINED> instruction: 0xf8d673a6
   30bd8:			; <UNDEFINED> instruction: 0xf04fe018
   30bdc:			; <UNDEFINED> instruction: 0xf8d60800
   30be0:			; <UNDEFINED> instruction: 0xf04fa000
   30be4:			; <UNDEFINED> instruction: 0xf8570c01
   30be8:	ldmib	r4, {r0, r3, ip, sp, lr}^
   30bec:			; <UNDEFINED> instruction: 0xf8d79402
   30bf0:	bl	fe8dcbf8 <tcgetattr@plt+0xfe8d8b28>
   30bf4:	eorsvs	r0, lr, r9, lsl #4
   30bf8:	smlatbeq	r9, r1, fp, lr
   30bfc:			; <UNDEFINED> instruction: 0xf8d51b00
   30c00:	eorsvs	r9, r5, r8, lsr #32
   30c04:	eorhi	pc, r8, r5, asr #17
   30c08:	andgt	pc, r0, sp, asr #17
   30c0c:			; <UNDEFINED> instruction: 0x4010f8de
   30c10:	ldmdavs	fp!, {r5, r7, r8, r9, sl, lr}
   30c14:			; <UNDEFINED> instruction: 0xf8c34640
   30c18:			; <UNDEFINED> instruction: 0xf8c7a000
   30c1c:			; <UNDEFINED> instruction: 0xf8c5b000
   30c20:	ldrb	r9, [r1, r8, lsr #32]
   30c24:	bvs	16f982c <tcgetattr@plt+0x16f575c>
   30c28:	svclt	0x0000deff
   30c2c:	andeq	r7, r2, r6, asr pc
   30c30:	andeq	r0, r0, r8, ror #6
   30c34:	andeq	r0, r0, r8, asr r3
   30c38:			; <UNDEFINED> instruction: 0x460eb5f0
   30c3c:	strmi	r4, [r1], -r9, lsl #24
   30c40:	addlt	r4, r3, r9, lsl #26
   30c44:			; <UNDEFINED> instruction: 0x4617447c
   30c48:			; <UNDEFINED> instruction: 0x461e4632
   30c4c:	stmdbpl	r4!, {r5, r9, sl, lr}^
   30c50:			; <UNDEFINED> instruction: 0x9600463b
   30c54:	strls	r2, [r1, #-1280]	; 0xfffffb00
   30c58:			; <UNDEFINED> instruction: 0xf0086820
   30c5c:	andlt	pc, r3, r7, lsl fp	; <UNPREDICTABLE>
   30c60:	svclt	0x0000bdf0
   30c64:	andeq	r7, r2, r0, lsl #28
   30c68:	andeq	r0, r0, r8, asr r3
   30c6c:	bmi	3838a4 <tcgetattr@plt+0x37f7d4>
   30c70:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   30c74:	ldrcs	pc, [r0], #577	; 0x241
   30c78:	stmdbne	r8, {r0, r2, r3, r4, r7, fp, ip, lr}
   30c7c:	eorvs	r2, r9, r2, lsl #12
   30c80:			; <UNDEFINED> instruction: 0xf81ef00b
   30c84:	vadd.i8	d22, d1, d27
   30c88:	bmi	1f92e0 <tcgetattr@plt+0x1f5210>
   30c8c:	ldrpl	pc, [r5, #1283]	; 0x503
   30c90:	ldrbtmi	r1, [sl], #-2328	; 0xfffff6e8
   30c94:	pop	{r1, r2, r3, r5, sp, lr}
   30c98:	subspl	r4, sl, r0, ror r0
   30c9c:	svclt	0x00e6f00a
   30ca0:	ldrdeq	r7, [r2], -r4
   30ca4:	andeq	r0, r0, r8, ror #6
   30ca8:	muleq	r0, pc, r0	; <UNPREDICTABLE>
   30cac:	vqrshl.s8	<illegal reg q13.5>, q12, <illegal reg q8.5>
   30cb0:	blmi	7bcf28 <tcgetattr@plt+0x7b8e58>
   30cb4:	ldrbtmi	r4, [fp], #-2590	; 0xfffff5e2
   30cb8:	ldmpl	lr, {r0, r2, r3, fp, ip, lr}
   30cbc:	cmnlt	sp, #49	; 0x31
   30cc0:	cfldr32pl	mvfx15, [sp], {1}
   30cc4:	addscc	pc, r8, #268435460	; 0x10000004
   30cc8:	orrscc	pc, r4, #268435460	; 0x10000004
   30ccc:			; <UNDEFINED> instruction: 0xf8dc588c
   30cd0:	stmiapl	fp, {ip, sp, lr}^
   30cd4:	movwcc	r1, #15204	; 0x3b64
   30cd8:	movwcs	r5, #139	; 0x8b
   30cdc:			; <UNDEFINED> instruction: 0xb1af500b
   30ce0:	andcc	pc, r0, ip, asr #17
   30ce4:	blt	1052dcc <tcgetattr@plt+0x104ecfc>
   30ce8:	addmi	pc, r0, r0, lsr #8
   30cec:	cfstrseq	mvf0, [r0], {-0}
   30cf0:	mcrr2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
   30cf4:	ldmdavs	r3!, {r3, r5, r7, r8, fp, ip, sp, pc}
   30cf8:	ldmvc	fp!, {r0, r1, r4, r7, r8, ip, sp, pc}
   30cfc:	ldrmi	r1, [ip], #-2797	; 0xfffff513
   30d00:	strtmi	r4, [r0], -r9, lsr #12
   30d04:	ldrhtmi	lr, [r8], #141	; 0x8d
   30d08:	stclt	7, cr15, [r0, #-1020]!	; 0xfffffc04
   30d0c:	bicscc	pc, r4, #268435460	; 0x10000004
   30d10:	strtmi	r2, [r0], -r1, lsl #4
   30d14:	strtmi	r5, [r9], -sl, asr #1
   30d18:	ldrhtmi	lr, [r8], #141	; 0x8d
   30d1c:	ldclt	7, cr15, [r6, #-1020]	; 0xfffffc04
   30d20:	ldmvc	r9!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   30d24:			; <UNDEFINED> instruction: 0xf7ff1cf8
   30d28:	strb	pc, [r4, r1, ror #21]!	; <UNPREDICTABLE>
   30d2c:	andeq	r7, r2, lr, lsl #27
   30d30:	andeq	r0, r0, r8, ror #6
   30d34:			; <UNDEFINED> instruction: 0xf501b5f8
   30d38:	mcrmi	2, 3, r5, cr14, cr12, {4}
   30d3c:	stmdami	lr!, {r0, r1, r3, r9, sl, lr}^
   30d40:	cmncc	r0, r1, asr #4	; <UNPREDICTABLE>
   30d44:	ldrbtmi	r6, [lr], #-2069	; 0xfffff7eb
   30d48:	ldmdapl	r7!, {r0, r3, r4, r6, fp, ip, lr}
   30d4c:			; <UNDEFINED> instruction: 0xf8d31a6d
   30d50:	ldfcse	f4, [pc, #944]!	; 31108 <tcgetattr@plt+0x2d038>
   30d54:	svclt	0x00d4603b
   30d58:	vst1.8	{d20-d22}, [pc :128], sl
   30d5c:	tstlt	r4, r0, lsl #5
   30d60:	svclt	0x00a842a2
   30d64:	vmax.s8	d20, d1, d18
   30d68:	ldmdapl	r8, {r2, r3, r4, r6, sp}
   30d6c:	ldm	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30d70:	vmull.p8	<illegal reg q8.5>, d0, d4
   30d74:	blne	ad0f88 <tcgetattr@plt+0xacceb8>
   30d78:			; <UNDEFINED> instruction: 0xf040683b
   30d7c:			; <UNDEFINED> instruction: 0xf503808f
   30d80:	vfma.f32	d21, d17, d12
   30d84:			; <UNDEFINED> instruction: 0xf8d33084
   30d88:	bl	f9540 <tcgetattr@plt+0xf5470>
   30d8c:			; <UNDEFINED> instruction: 0xf8dc0e00
   30d90:	ldmdapl	r9, {ip, lr}
   30d94:			; <UNDEFINED> instruction: 0xf8cc1b2d
   30d98:	strtmi	r5, [r1], #-0
   30d9c:			; <UNDEFINED> instruction: 0xb3225019
   30da0:			; <UNDEFINED> instruction: 0xf8c31b12
   30da4:	bllt	b955c <tcgetattr@plt+0xb548c>
   30da8:	ldrdeq	pc, [r8, #131]	; 0x83
   30dac:	tstle	r9, r1, lsl #16
   30db0:	rsbscc	pc, r4, r1, asr #4
   30db4:	mvnne	pc, r3, asr #17
   30db8:	andspl	r5, sl, r9, lsl r8
   30dbc:	mvnne	pc, r3, asr #17
   30dc0:	andcs	pc, r0, lr, asr #17
   30dc4:	rscvc	pc, r0, r3, lsl #10
   30dc8:			; <UNDEFINED> instruction: 0xf7d22100
   30dcc:	blmi	132ca6c <tcgetattr@plt+0x132899c>
   30dd0:	ldmpl	r3!, {r3, r4, r5, fp, sp, lr}^
   30dd4:	rscsvc	pc, r8, r0, lsl #10
   30dd8:			; <UNDEFINED> instruction: 0xf00b6819
   30ddc:	ldmdavs	r8!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr, pc}
   30de0:	rscsvc	pc, r8, r0, lsl #10
   30de4:			; <UNDEFINED> instruction: 0xff42f00a
   30de8:			; <UNDEFINED> instruction: 0xf641683b
   30dec:	ldmne	r9, {r2, r3, r4, r6, r7, r9, ip}
   30df0:			; <UNDEFINED> instruction: 0xb1205898
   30df4:	svclt	0x00521b00
   30df8:	andcs	r6, r0, #8
   30dfc:			; <UNDEFINED> instruction: 0xf503600a
   30e00:	ldmdavs	r2, {r0, r1, r2, r4, r7, r9, ip, lr}
   30e04:	vrhadd.s8	d27, d17, d26
   30e08:			; <UNDEFINED> instruction: 0xf5033278
   30e0c:	ldmpl	sl, {r2, r3, r4, r7, r8, ip, lr}
   30e10:	ldrbtcc	pc, [r0], #-577	; 0xfffffdbf	; <UNPREDICTABLE>
   30e14:			; <UNDEFINED> instruction: 0xf5036809
   30e18:	ldmdbpl	ip, {r1, r2, r4, r7, ip, lr}
   30e1c:	sbcsvc	lr, r2, #2048	; 0x800
   30e20:	bl	fec77a4c <tcgetattr@plt+0xfec7397c>
   30e24:	stclle	15, cr0, [r1, #-392]	; 0xfffffe78
   30e28:	ldrsbtne	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   30e2c:			; <UNDEFINED> instruction: 0xf88ef00b
   30e30:			; <UNDEFINED> instruction: 0xf641683b
   30e34:	ldmne	r9, {r3, r4, r6, r7, r9, ip}
   30e38:	bcs	870a8 <tcgetattr@plt+0x82fd8>
   30e3c:	ldcllt	0, cr13, [r8]
   30e40:	addspl	pc, ip, #12582912	; 0xc00000
   30e44:	rsbscc	pc, r0, r1, asr #4
   30e48:	ldmdavs	r2, {r3, r4, fp, ip, lr}
   30e4c:			; <UNDEFINED> instruction: 0xd1f64290
   30e50:	ldrdeq	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   30e54:	andvs	r2, fp, r0, lsl #6
   30e58:			; <UNDEFINED> instruction: 0xf642b110
   30e5c:	stclpl	3, cr1, [r0], {77}	; 0x4d
   30e60:	ldc2	7, cr15, [r6, #-972]	; 0xfffffc34
   30e64:	vtst.8	d22, d1, d27
   30e68:			; <UNDEFINED> instruction: 0xf6413070
   30e6c:			; <UNDEFINED> instruction: 0xf50311dc
   30e70:	ldmdapl	r8, {r2, r3, r4, r7, r9, ip, lr}
   30e74:	bne	4caec4 <tcgetattr@plt+0x4c6df4>
   30e78:	ldcllt	0, cr5, [r8, #360]!	; 0x168
   30e7c:	svc	0x00b2f7d2
   30e80:	stmdavs	r0, {r2, r9, sl, lr}
   30e84:	andsle	r2, fp, fp, lsl #16
   30e88:	svclt	0x00182804
   30e8c:	sbcsle	r2, r6, fp, lsl #16
   30e90:	pop	{r0, r1, r3, r4, r8, fp, lr}
   30e94:	ldrbtmi	r4, [r9], #-248	; 0xffffff08
   30e98:	stmlt	r2, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30e9c:	cmncc	r0, r1, asr #4	; <UNPREDICTABLE>
   30ea0:	stmdbne	r1, {r3, r4, r6, fp, ip, lr}
   30ea4:	ldcl	7, cr15, [r8, #-840]!	; 0xfffffcb8
   30ea8:			; <UNDEFINED> instruction: 0xe768683b
   30eac:			; <UNDEFINED> instruction: 0xff08f00a
   30eb0:			; <UNDEFINED> instruction: 0xf641683b
   30eb4:	ldmne	r9, {r3, r4, r6, r7, r9, ip}
   30eb8:	bcs	87128 <tcgetattr@plt+0x83058>
   30ebc:			; <UNDEFINED> instruction: 0xe7bfd1bf
   30ec0:	vtst.8	d22, d1, d24
   30ec4:			; <UNDEFINED> instruction: 0x26002590
   30ec8:			; <UNDEFINED> instruction: 0xf00a4428
   30ecc:	ldmdavs	fp!, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   30ed0:	vpmax.s8	d20, d1, d12
   30ed4:			; <UNDEFINED> instruction: 0xf5032194
   30ed8:	ldrbtmi	r5, [sl], #-149	; 0xffffff6b
   30edc:	ldmdbne	r8, {r1, r2, sp, lr}^
   30ee0:	qdsubcs	r5, sl, r4
   30ee4:			; <UNDEFINED> instruction: 0xf832f00b
   30ee8:	strtmi	r6, [r8], #-2104	; 0xfffff7c8
   30eec:	cdp2	0, 11, cr15, cr14, cr10, {0}
   30ef0:	strb	r6, [r9, r0, lsr #16]
   30ef4:	strdeq	r7, [r2], -lr
   30ef8:	andeq	r0, r0, r8, ror #6
   30efc:	andeq	r0, r0, r4, lsr r5
   30f00:	andeq	r5, r1, r6, asr #13
   30f04:			; <UNDEFINED> instruction: 0xfffffd8f
   30f08:	svcmi	0x00f0e92d
   30f0c:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
   30f10:	ldrmi	fp, [r0], fp, lsl #1
   30f14:			; <UNDEFINED> instruction: 0xf50d4a3d
   30f18:	mrsls	r5, LR_svc
   30f1c:	ldmdbmi	ip!, {r2, r5, r8, r9, ip, sp}
   30f20:			; <UNDEFINED> instruction: 0xf8d04606
   30f24:	ldrbtmi	r7, [r9], #-212	; 0xffffff2c
   30f28:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   30f2c:	ldrbtmi	r5, [sl], #2186	; 0x88a
   30f30:	ldrdne	pc, [r0, #-128]!	; 0xffffff80
   30f34:	andsvs	r6, sl, r2, lsl r8
   30f38:	andeq	pc, r0, #79	; 0x4f
   30f3c:	bvs	1f1d380 <tcgetattr@plt+0x1f192b0>
   30f40:	adcsmi	r6, r9, #1556480	; 0x17c000
   30f44:			; <UNDEFINED> instruction: 0xf1b8d046
   30f48:	ldclle	15, cr0, [r8, #-0]
   30f4c:	blge	1b9f54 <tcgetattr@plt+0x1b5e84>
   30f50:	blvc	fecee370 <tcgetattr@plt+0xfecea2a0>
   30f54:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   30f58:	movwls	r4, #5669	; 0x1625
   30f5c:	ands	r9, r9, r3, lsl #12
   30f60:	ldrtmi	r4, [sl], -fp, asr #12
   30f64:			; <UNDEFINED> instruction: 0xf8c92600
   30f68:			; <UNDEFINED> instruction: 0xf00d6000
   30f6c:	bls	af580 <tcgetattr@plt+0xab4b0>
   30f70:			; <UNDEFINED> instruction: 0xf04f464b
   30f74:	strmi	r3, [r4], #-511	; 0xfffffe01
   30f78:			; <UNDEFINED> instruction: 0x463a1910
   30f7c:			; <UNDEFINED> instruction: 0xf97af00d
   30f80:			; <UNDEFINED> instruction: 0xf5b44404
   30f84:	ldcle	15, cr5, [lr], {-0}
   30f88:	strmi	r3, [r8, #1281]!	; 0x501
   30f8c:	blls	128400 <tcgetattr@plt+0x124330>
   30f90:	ldrdne	pc, [r0, #-131]!	; 0xffffff7d
   30f94:	ldrbmi	r9, [sl], -r2, lsl #22
   30f98:			; <UNDEFINED> instruction: 0xf00c5d58
   30f9c:			; <UNDEFINED> instruction: 0x1c83f96d
   30fa0:	rscsle	r4, r2, r1, lsl #12
   30fa4:	blle	ffbfafac <tcgetattr@plt+0xffbf6edc>
   30fa8:	bls	83c1c <tcgetattr@plt+0x7fb4c>
   30fac:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   30fb0:	ldmdavs	fp, {r4, r8, fp, ip}
   30fb4:	bicsle	r2, r3, r0, lsl #22
   30fb8:			; <UNDEFINED> instruction: 0xf00d463a
   30fbc:	strmi	pc, [r4], #-2395	; 0xfffff6a5
   30fc0:	svcpl	0x0000f5b4
   30fc4:	cdpls	13, 0, cr13, cr3, cr0, {7}
   30fc8:	ldrsbcc	pc, [ip], #134	; 0x86	; <UNPREDICTABLE>
   30fcc:	stmdals	r1, {r0, r5, r9, sl, lr}
   30fd0:	mul	r4, r8, r7
   30fd4:	ldrsbcc	pc, [ip], #134	; 0x86	; <UNPREDICTABLE>
   30fd8:	stmdals	r2, {r0, r6, r9, sl, lr}
   30fdc:	stmdbmi	pc, {r3, r4, r7, r8, r9, sl, lr}	; <UNPREDICTABLE>
   30fe0:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
   30fe4:			; <UNDEFINED> instruction: 0x33244a09
   30fe8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   30fec:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   30ff0:	qaddle	r4, r1, r8
   30ff4:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
   30ff8:	pop	{r0, r1, r3, ip, sp, pc}
   30ffc:	blge	1d4fc4 <tcgetattr@plt+0x1d0ef4>
   31000:	movwls	r2, #5120	; 0x1400
   31004:			; <UNDEFINED> instruction: 0xf7d2e7e0
   31008:	svclt	0x0000ed5a
   3100c:	andeq	r0, r0, r0, asr #6
   31010:	andeq	r7, r2, lr, lsl fp
   31014:	andeq	r7, r2, r6, lsl fp
   31018:	andeq	r0, r0, r0, lsr #11
   3101c:	andeq	r7, r2, ip, asr sl
   31020:	blmi	bc38dc <tcgetattr@plt+0xbbf80c>
   31024:	push	{r1, r3, r4, r5, r6, sl, lr}
   31028:			; <UNDEFINED> instruction: 0x460547f0
   3102c:	addlt	r7, r2, r0, lsl #16
   31030:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   31034:			; <UNDEFINED> instruction: 0xf04f9301
   31038:	stmdacs	r0, {r8, r9}
   3103c:	blx	feca5158 <tcgetattr@plt+0xfeca1088>
   31040:	strmi	pc, [lr], -r1, lsl #15
   31044:	addmi	r0, sp, #2080768	; 0x1fc000
   31048:	ldrtmi	fp, [fp], -ip, lsr #30
   3104c:	movweq	pc, #4167	; 0x1047	; <UNPREDICTABLE>
   31050:	eorsle	r2, ip, r0, lsl #22
   31054:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   31058:	strbmi	r4, [r1], sl, ror #13
   3105c:	andls	pc, r0, sp, asr #17
   31060:	adcmi	lr, lr, #6
   31064:	shadd8mi	fp, fp, r4
   31068:	movweq	pc, #4167	; 0x1047	; <UNPREDICTABLE>
   3106c:	stmdavc	r8!, {r0, r1, r4, r6, r8, ip, sp, pc}
   31070:			; <UNDEFINED> instruction: 0xf00b4651
   31074:	stcne	15, cr15, [r3], {53}	; 0x35
   31078:	rscsle	r4, r2, r4, lsl #12
   3107c:			; <UNDEFINED> instruction: 0xf1052800
   31080:	blle	ffbb248c <tcgetattr@plt+0xffbae3bc>
   31084:			; <UNDEFINED> instruction: 0xf00c4620
   31088:	lsllt	pc, sp, #16	; <UNPREDICTABLE>
   3108c:	teqlt	r0, r8, lsr #16
   31090:	svclt	0x009442ae
   31094:			; <UNDEFINED> instruction: 0xf047463b
   31098:	blcs	31ca4 <tcgetattr@plt+0x2dbd4>
   3109c:	bmi	46581c <tcgetattr@plt+0x46174c>
   310a0:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   310a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   310a8:	subsmi	r9, sl, r1, lsl #22
   310ac:			; <UNDEFINED> instruction: 0x4640d111
   310b0:	pop	{r1, ip, sp, pc}
   310b4:			; <UNDEFINED> instruction: 0x462087f0
   310b8:			; <UNDEFINED> instruction: 0xffb6f00b
   310bc:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
   310c0:			; <UNDEFINED> instruction: 0xf108b108
   310c4:	ldrmi	r0, [r8], r2, lsl #6
   310c8:	strmi	lr, [r0], r0, ror #15
   310cc:	ldrmi	lr, [r8], r7, ror #15
   310d0:			; <UNDEFINED> instruction: 0xf7d2e7e5
   310d4:	svclt	0x0000ecf4
   310d8:	andeq	r7, r2, r0, lsr #20
   310dc:	andeq	r0, r0, r0, asr #6
   310e0:	andeq	r7, r2, r2, lsr #19
   310e4:			; <UNDEFINED> instruction: 0xf5014816
   310e8:	blmi	5c5b60 <tcgetattr@plt+0x5c1a90>
   310ec:	ldrbtmi	fp, [r8], #-1264	; 0xfffffb10
   310f0:	ldrbtcc	pc, [r0], #-577	; 0xfffffdbf	; <UNPREDICTABLE>
   310f4:	ldrbcc	pc, [r8, -r1, asr #4]!	; <UNPREDICTABLE>
   310f8:			; <UNDEFINED> instruction: 0xf641590e
   310fc:	stmiapl	r5, {r2, r3, r4, r6, r7, sl, ip}^
   31100:	stmibpl	fp, {r1, r4, fp, sp, lr}^
   31104:	blne	fe4c753c <tcgetattr@plt+0xfe4c346c>
   31108:	strtmi	r6, [r3], #-41	; 0xffffffd7
   3110c:	lfmle	f4, 4, [r4, #-616]	; 0xfffffd98
   31110:			; <UNDEFINED> instruction: 0xf6414b0d
   31114:	strcs	r1, [r1], #-728	; 0xfffffd28
   31118:	stmiapl	r3, {r2, r3, r7, ip, lr}^
   3111c:	cmnlt	r3, fp, lsl r8
   31120:	orrspl	pc, fp, r1, lsl #10
   31124:	tstcc	ip, r0
   31128:	ldrdcs	pc, [r4], r3	; <UNPREDICTABLE>
   3112c:	svclt	0x0008428a
   31130:	eoreq	lr, r8, r3, asr #19
   31134:	blcs	4b1a8 <tcgetattr@plt+0x470d8>
   31138:	ldfltp	f5, [r0], #984	; 0x3d8
   3113c:	svclt	0x00004770
   31140:	andeq	r7, r2, r6, asr r9
   31144:	andeq	r0, r0, r8, ror #6
   31148:	andeq	r0, r0, ip, lsr r4
   3114c:	stmdacs	r0, {r4, r5, r8, sl, ip, sp, pc}
   31150:	blcs	60ff8 <tcgetattr@plt+0x5cf28>
   31154:	addlt	r4, r3, r9, lsl #24
   31158:	andle	r4, r1, ip, ror r4
   3115c:	ldclt	0, cr11, [r0, #-12]!
   31160:	ldrmi	r4, [r3], -r7, lsl #26
   31164:	strmi	r4, [r1], -sl, lsl #12
   31168:	stmdbpl	r4!, {sp}^
   3116c:	andeq	lr, r0, sp, asr #19
   31170:			; <UNDEFINED> instruction: 0xf0086820
   31174:	andlt	pc, r3, fp, lsl #17
   31178:	svclt	0x0000bd30
   3117c:	andeq	r7, r2, ip, ror #17
   31180:	andeq	r0, r0, r8, asr r3
   31184:	mvnsmi	lr, #737280	; 0xb4000
   31188:	blmi	6029e0 <tcgetattr@plt+0x5fe910>
   3118c:	ldrbtmi	r4, [fp], #-3863	; 0xfffff0e9
   31190:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r6, r7, r8, fp, ip, lr}
   31194:	ldrdhi	pc, [r0, #-131]!	; 0xffffff7d
   31198:	svceq	0x0008f1b8
   3119c:			; <UNDEFINED> instruction: 0xf7d8d004
   311a0:			; <UNDEFINED> instruction: 0x4620f91d
   311a4:	mvnshi	lr, #12386304	; 0xbd0000
   311a8:	strmi	r4, [r6], -sp, lsl #12
   311ac:	strtmi	r1, [r8], #-2177	; 0xfffff77f
   311b0:			; <UNDEFINED> instruction: 0xff36f7ff
   311b4:	tstcs	r0, fp, lsr r8
   311b8:	msrne	SPSR_, r3, asr #17
   311bc:	bl	ff042a68 <tcgetattr@plt+0xff03e998>
   311c0:	strmi	r0, [r1], r4, asr #4
   311c4:			; <UNDEFINED> instruction: 0x46301b52
   311c8:			; <UNDEFINED> instruction: 0xf908f7d8
   311cc:	bl	fe94b2c0 <tcgetattr@plt+0xfe9471f0>
   311d0:	bl	1721fc <tcgetattr@plt+0x16e12c>
   311d4:			; <UNDEFINED> instruction: 0xf8d30009
   311d8:			; <UNDEFINED> instruction: 0xf8c31144
   311dc:	blne	291764 <tcgetattr@plt+0x28d694>
   311e0:	smlalbtne	pc, r4, r3, r8	; <UNPREDICTABLE>
   311e4:	mvnshi	lr, #12386304	; 0xbd0000
   311e8:			; <UNDEFINED> instruction: 0x000278b6
   311ec:	andeq	r0, r0, r8, ror #6
   311f0:	tstcs	r0, r0, ror r5
   311f4:			; <UNDEFINED> instruction: 0xf2414c0a
   311f8:	blmi	2ce690 <tcgetattr@plt+0x2ca5c0>
   311fc:	ldrbtmi	r4, [ip], #-2570	; 0xfffff5f6
   31200:	eorvs	r4, r1, fp, ror r4
   31204:	ldmpl	lr, {r0, r8, sp}
   31208:	ldmdavs	r6!, {r3, r9, fp, lr}
   3120c:	bmi	247480 <tcgetattr@plt+0x2433b0>
   31210:	ldrbtmi	r5, [sl], #-2933	; 0xfffff48b
   31214:			; <UNDEFINED> instruction: 0xf7d2801d
   31218:	stmdavs	r0!, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
   3121c:	svclt	0x0000bd70
   31220:	andeq	pc, r2, r6, lsr #27
   31224:	andeq	r7, r2, r4, asr #16
   31228:	andeq	r0, r0, r8, ror #6
   3122c:	andeq	r0, r0, ip, ror #5
   31230:			; <UNDEFINED> instruction: 0xfffff8bf
   31234:	andseq	pc, r0, #160, 2	; 0x28
   31238:			; <UNDEFINED> instruction: 0x23abf64a
   3123c:			; <UNDEFINED> instruction: 0x23aaf6ca
   31240:	teqvs	r9, r8, asr #12	; <UNPREDICTABLE>
   31244:			; <UNDEFINED> instruction: 0xf6c3b430
   31248:	blx	fe8f19de <tcgetattr@plt+0xfe8ed90e>
   3124c:	strcs	r4, [r6, #-2]
   31250:	smlatbmi	r2, r1, fp, pc	; <UNPREDICTABLE>
   31254:	blx	fe8f346e <tcgetattr@plt+0xfe8ef39e>
   31258:	stmiaeq	r9, {r2, r8, r9}^
   3125c:	andscs	pc, r4, #5120	; 0x1400
   31260:	subne	r3, r9, r1, lsl #2
   31264:	andcc	r0, r1, #152, 16	; 0x980000
   31268:	andsmi	pc, r0, r5, lsl #22
   3126c:	ldclt	0, cr1, [r0], #-328	; 0xfffffeb8
   31270:	subne	r3, r0, r1
   31274:	addeq	lr, r1, r0, lsl #22
   31278:	addeq	lr, r0, r2, lsl #22
   3127c:			; <UNDEFINED> instruction: 0x47703010
   31280:	rscscc	pc, pc, pc, asr #32
   31284:	svclt	0x00004770
   31288:	cfstrsmi	mvf11, [sp], {48}	; 0x30
   3128c:	ldrbtmi	r4, [ip], #-2573	; 0xfffff5f3
   31290:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   31294:	svclt	0x00182a00
   31298:	tstle	r1, r0, lsl #16
   3129c:			; <UNDEFINED> instruction: 0x4770bc30
   312a0:	blcs	4f2b4 <tcgetattr@plt+0x4b1e4>
   312a4:	blmi	265694 <tcgetattr@plt+0x2615c4>
   312a8:	msrvc	R12_usr, r1
   312ac:	tstcs	r1, r5, asr sl
   312b0:	stmiapl	r3!, {r1, r2, r9, fp, lr}^
   312b4:	andshi	r4, sp, sl, ror r4
   312b8:			; <UNDEFINED> instruction: 0xf7d2bc30
   312bc:	svclt	0x0000bb03
   312c0:			; <UNDEFINED> instruction: 0x000277b6
   312c4:	andeq	r0, r0, r8, ror #6
   312c8:	andeq	r0, r0, ip, ror #5
   312cc:	muleq	r0, r1, r3
   312d0:	addlt	fp, r3, r0, lsr r5
   312d4:	tstls	r1, r0, lsl ip
   312d8:	ldrbtmi	r4, [ip], #-2320	; 0xfffff6f0
   312dc:	stmdapl	r1!, {r0, r9, fp, ip, pc}^
   312e0:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   312e4:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   312e8:	andlt	sp, r3, r1, lsl #2
   312ec:	stmdavc	r3, {r4, r5, r8, sl, fp, ip, sp, pc}
   312f0:	rscsle	r2, sl, r0, lsl #22
   312f4:	vqdmulh.s<illegal width 8>	d20, d1, d10
   312f8:	blpl	138e790 <tcgetattr@plt+0x138a6c0>
   312fc:	stmiapl	r3!, {r8, sp}^
   31300:			; <UNDEFINED> instruction: 0xf7d2801d
   31304:	bmi	22c1a4 <tcgetattr@plt+0x2280d4>
   31308:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   3130c:	pop	{r0, r1, ip, sp, pc}
   31310:			; <UNDEFINED> instruction: 0xf7d24030
   31314:	svclt	0x0000bad7
   31318:	andeq	r7, r2, sl, ror #14
   3131c:	andeq	r0, r0, r8, ror #6
   31320:	andeq	r0, r0, ip, ror #5
   31324:	andeq	r2, r0, fp, lsr r3
   31328:	bmi	383f60 <tcgetattr@plt+0x37fe90>
   3132c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   31330:	cmnlt	fp, fp, lsl r8
   31334:	ldrdcs	pc, [ip, #-131]!	; 0xffffff7d
   31338:	andle	r4, r9, r2, lsl #5
   3133c:	submi	pc, r8, #268435460	; 0x10000004
   31340:			; <UNDEFINED> instruction: 0xb12a589a
   31344:	msreq	SPSR_fs, r3, asr #17
   31348:			; <UNDEFINED> instruction: 0x4610b118
   3134c:	svclt	0x009cf7ff
   31350:	vaba.s8	q10, <illegal reg q0.5>, q8
   31354:	ldmpl	r8, {r2, r3, r6, r9, lr}
   31358:	svclt	0x0096f7ff
   3135c:	andeq	r7, r2, r8, lsl r7
   31360:	andeq	r0, r0, r8, ror #6
   31364:	mrcmi	5, 0, fp, cr15, cr8, {7}
   31368:	ldrbtmi	r4, [lr], #-2335	; 0xfffff6e1
   3136c:	bmi	843ff0 <tcgetattr@plt+0x83ff20>
   31370:	ldmpl	r4!, {r0, r4, r5, r6, fp, ip, lr}^
   31374:	stmdavs	r7!, {r0, r1, r3, fp, sp, lr}
   31378:	ldmpl	r5!, {r0, r1, r5, sp, lr}
   3137c:	orrlt	r6, fp, r8, lsr #16
   31380:	ldrsbcc	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   31384:	and	fp, r8, r3, lsl r9
   31388:	teqlt	r3, fp, lsl r8
   3138c:	addmi	r6, r2, #368640	; 0x5a000
   31390:	strdcs	sp, [r0], -sl
   31394:			; <UNDEFINED> instruction: 0xffc8f7ff
   31398:	stmdavs	r3!, {r3, r5, fp, sp, lr}
   3139c:	eorvs	r6, r3, fp, lsl r8
   313a0:	mvnle	r2, r0, lsl #22
   313a4:	eorvs	r2, r7, r0, lsl #2
   313a8:	blx	16ed3d2 <tcgetattr@plt+0x16e9302>
   313ac:	tstcs	r0, r8, lsr #16
   313b0:	blx	1e6d3da <tcgetattr@plt+0x1e6930a>
   313b4:	tstcs	r0, r8, lsr #16
   313b8:	blx	56d3e2 <tcgetattr@plt+0x569312>
   313bc:	tstcs	r0, r8, lsr #16
   313c0:	blx	fe4ed3ea <tcgetattr@plt+0xfe4e931a>
   313c4:	stmdavs	r8!, {r0, r1, r3, r8, r9, fp, lr}
   313c8:			; <UNDEFINED> instruction: 0xf00858f1
   313cc:	blmi	2ef790 <tcgetattr@plt+0x2eb6c0>
   313d0:	ldmpl	r3!, {r3, r5, fp, sp, lr}^
   313d4:	pop	{r0, r3, r4, r6, r7, r8, fp, sp, lr}
   313d8:			; <UNDEFINED> instruction: 0xf00140f8
   313dc:			; <UNDEFINED> instruction: 0xf0080101
   313e0:	svclt	0x0000bb23
   313e4:	ldrdeq	r7, [r2], -sl
   313e8:	andeq	r0, r0, ip, ror r5
   313ec:	andeq	r0, r0, r8, ror #6
   313f0:	andeq	r0, r0, r8, asr r3
   313f4:	andeq	r0, r0, r4, ror r5
   313f8:	ldrdeq	r0, [r0], -ip
   313fc:	bmi	184014 <tcgetattr@plt+0x17ff44>
   31400:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   31404:	tstlt	fp, fp, lsl r8
   31408:	cmneq	r0, r3, asr #17	; <UNPREDICTABLE>
   3140c:	svclt	0x00004770
   31410:	andeq	r7, r2, r4, asr #12
   31414:	andeq	r0, r0, r8, ror #6
   31418:	bmi	184030 <tcgetattr@plt+0x17ff60>
   3141c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   31420:	tstlt	fp, fp, lsl r8
   31424:	cmneq	r4, r3, asr #17	; <UNPREDICTABLE>
   31428:	svclt	0x00004770
   3142c:	andeq	r7, r2, r8, lsr #12
   31430:	andeq	r0, r0, r8, ror #6
   31434:	bmi	38406c <tcgetattr@plt+0x37ff9c>
   31438:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   3143c:	cmnlt	fp, fp, lsl r8
   31440:	ldrsbcs	pc, [r8, #-131]!	; 0xffffff7d	; <UNPREDICTABLE>
   31444:	andle	r4, r9, r2, lsl #5
   31448:	subspl	pc, r0, #268435460	; 0x10000004
   3144c:			; <UNDEFINED> instruction: 0xb12a589a
   31450:	cmneq	r8, r3, asr #17	; <UNPREDICTABLE>
   31454:			; <UNDEFINED> instruction: 0x4610b118
   31458:	svclt	0x0016f7ff
   3145c:	vaba.s8	q10, <illegal reg q0.5>, q8
   31460:	ldmpl	r8, {r2, r4, r6, r9, ip, lr}
   31464:	svclt	0x0010f7ff
   31468:	andeq	r7, r2, ip, lsl #12
   3146c:	andeq	r0, r0, r8, ror #6
   31470:	blmi	59e958 <tcgetattr@plt+0x59a888>
   31474:	ldrbtmi	r4, [fp], #-2581	; 0xfffff5eb
   31478:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
   3147c:			; <UNDEFINED> instruction: 0xf8d3b1ab
   31480:			; <UNDEFINED> instruction: 0x4604217c
   31484:	andsle	r4, r0, r2, lsl #5
   31488:	andcs	fp, r0, #2916352	; 0x2c8000
   3148c:	cmncs	ip, r3, asr #17	; <UNPREDICTABLE>
   31490:	andle	r1, fp, r2, ror #24
   31494:	tstle	r8, r1, lsl #24
   31498:			; <UNDEFINED> instruction: 0x53a9f503
   3149c:			; <UNDEFINED> instruction: 0xb1206818
   314a0:	mrc2	7, 7, pc, cr2, cr15, {7}
   314a4:			; <UNDEFINED> instruction: 0xf8c3682b
   314a8:	ldflts	f4, [r8, #-496]!	; 0xfffffe10
   314ac:	andspl	pc, ip, #268435460	; 0x10000004
   314b0:	stmdacs	r0, {r3, r4, r7, fp, ip, lr}
   314b4:	ldfltd	f5, [r8, #-976]!	; 0xfffffc30
   314b8:	eorpl	pc, r4, #268435460	; 0x10000004
   314bc:			; <UNDEFINED> instruction: 0xf7ff5898
   314c0:	stmdavs	fp!, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   314c4:	svclt	0x0000e7e1
   314c8:	andeq	r7, r2, lr, asr #11
   314cc:	andeq	r0, r0, r8, ror #6
   314d0:	str	fp, [sp], r0, lsl #2
   314d4:	rsbsvc	pc, sl, pc, asr #8
   314d8:	svclt	0x00004770
   314dc:	mvnsmi	lr, #737280	; 0xb4000
   314e0:	bmi	10441e4 <tcgetattr@plt+0x1040114>
   314e4:	ldmpl	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   314e8:	bcs	4b5d8 <tcgetattr@plt+0x47508>
   314ec:			; <UNDEFINED> instruction: 0xf892d046
   314f0:	strmi	r3, [r4], -sp, asr #2
   314f4:	suble	r4, r1, r3, lsl #5
   314f8:	streq	lr, [r0], -r3, lsl #21
   314fc:	strbeq	pc, [r0], r6	; <UNPREDICTABLE>
   31500:	cmpvs	r4, r2, asr #17	; <UNPREDICTABLE>
   31504:	streq	lr, [r0, #-2694]	; 0xfffff57a
   31508:	eorsle	r4, r7, fp, lsr #5
   3150c:	tsteq	r5, r3, lsl #20
   31510:			; <UNDEFINED> instruction: 0xf88243ab
   31514:	svclt	0x0008514d
   31518:			; <UNDEFINED> instruction: 0xf892404d
   3151c:	andle	r9, ip, r8, asr r1
   31520:	svceq	0x0004f019
   31524:			; <UNDEFINED> instruction: 0xf019d12c
   31528:	teqle	r2, r2, lsl #30
   3152c:	svceq	0x0001f019
   31530:	adcmi	sp, r6, #56, 2
   31534:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   31538:			; <UNDEFINED> instruction: 0x2601d01e
   3153c:	vshl.s8	d18, d0, d1
   31540:	eorsmi	r7, r5, #24, 16	; 0x180000
   31544:			; <UNDEFINED> instruction: 0x63b8f504
   31548:			; <UNDEFINED> instruction: 0xf852d00b
   3154c:	rsbsmi	r0, r5, r3, lsr #32
   31550:			; <UNDEFINED> instruction: 0xf7ffb138
   31554:	ldmdavs	sl!, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   31558:			; <UNDEFINED> instruction: 0xf8131913
   3155c:	b	127d584 <tcgetattr@plt+0x12794b4>
   31560:	strcc	r0, [r1], #-2307	; 0xfffff6fd
   31564:	stccs	0, cr0, [r5], {118}	; 0x76
   31568:	movwcs	fp, #4044	; 0xfcc
   3156c:	stccs	3, cr2, [r0, #-4]
   31570:	movwcs	fp, #3848	; 0xf08
   31574:	mvnle	r2, r0, lsl #22
   31578:	cmpls	r8, r2, lsl #17	; <UNPREDICTABLE>
   3157c:	mvnshi	lr, #12386304	; 0xbd0000
   31580:	movsmi	pc, #268435460	; 0x10000004
   31584:			; <UNDEFINED> instruction: 0xf7ff58d0
   31588:			; <UNDEFINED> instruction: 0xf019fe7f
   3158c:	ldmdavs	sl!, {r1, r8, r9, sl, fp}
   31590:	vhadd.s8	<illegal reg q14.5>, <illegal reg q8.5>, q6
   31594:	ldmpl	r0, {r2, r4, r5, r7, r8, r9, lr}^
   31598:	mrc2	7, 3, pc, cr6, cr15, {7}
   3159c:	svceq	0x0001f019
   315a0:	sbcle	r6, r6, sl, lsr r8
   315a4:			; <UNDEFINED> instruction: 0x43b8f241
   315a8:			; <UNDEFINED> instruction: 0xf7ff58d0
   315ac:	ldmdavs	sl!, {r0, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   315b0:			; <UNDEFINED> instruction: 0x53b9f502
   315b4:	cmplt	r3, fp, lsl r8
   315b8:			; <UNDEFINED> instruction: 0x314df892
   315bc:			; <UNDEFINED> instruction: 0xf8a22100
   315c0:			; <UNDEFINED> instruction: 0xf0031150
   315c4:			; <UNDEFINED> instruction: 0xf882033f
   315c8:			; <UNDEFINED> instruction: 0xf502314d
   315cc:	ldmdavs	fp, {r0, r1, r3, r5, r7, r8, r9, ip, lr}
   315d0:			; <UNDEFINED> instruction: 0xd1ae2b00
   315d4:	smlalbbcc	pc, lr, r2, r8	; <UNPREDICTABLE>
   315d8:	msrcc	SPSR_f, r2, asr #17
   315dc:	svclt	0x0000e7a9
   315e0:	andeq	r7, r2, r0, ror #10
   315e4:	andeq	r0, r0, r8, ror #6
   315e8:	ldcle	8, cr2, [r0, #-924]	; 0xfffffc64
   315ec:			; <UNDEFINED> instruction: 0xf64a38e8
   315f0:			; <UNDEFINED> instruction: 0xf6ca23ab
   315f4:	blx	fe8fa4a6 <tcgetattr@plt+0xfe8f63d6>
   315f8:	stmeq	r3, {ip, sp}
   315fc:	b	13f346c <tcgetattr@plt+0x13ef39c>
   31600:			; <UNDEFINED> instruction: 0xf00000c3
   31604:	strble	r0, [fp, #-8]
   31608:	andeq	pc, r7, r0, asr #32
   3160c:	stmdacs	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
   31610:	push	{r1, r2, r6, r8, sl, fp, ip, lr, pc}
   31614:	ldmdacc	r0, {r4, r5, r6, r7, r8, lr}
   31618:	strcs	pc, [fp, #1610]!	; 0x64a
   3161c:	strcs	pc, [sl, #1738]!	; 0x6ca
   31620:	teqvs	r9, #72, 12	; 0x4800000	; <UNPREDICTABLE>
   31624:	mvneq	pc, #204472320	; 0xc300000
   31628:	andmi	pc, r0, #168960	; 0x29400
   3162c:	blx	fe8f9a4e <tcgetattr@plt+0xfe8f597e>
   31630:	addlt	r4, r2, r0, lsl #6
   31634:	blx	fe973886 <tcgetattr@plt+0xfe96f7b6>
   31638:	ldmeq	pc, {r1, r8, sl, lr}^	; <UNPREDICTABLE>
   3163c:	andseq	pc, r2, r1, lsl #22
   31640:	blx	738fe <tcgetattr@plt+0x6f82e>
   31644:	bl	fed7aaa0 <tcgetattr@plt+0xfed769d0>
   31648:	svclt	0x00cc0fd3
   3164c:			; <UNDEFINED> instruction: 0x462e463e
   31650:	svclt	0x00a84286
   31654:	adcmi	r4, pc, #6291456	; 0x600000
   31658:	ldrtmi	fp, [r8], ip, asr #31
   3165c:	strmi	r4, [r0, #1704]	; 0x6a8
   31660:	selmi	fp, r0, r8
   31664:	andsle	r4, ip, r6, asr #10
   31668:	smlatbeq	r6, r8, fp, lr
   3166c:	smlabbls	r1, r0, fp, r1
   31670:	stc2	0, cr15, [r6], {14}
   31674:	strmi	r9, [r4], -r1, lsl #18
   31678:			; <UNDEFINED> instruction: 0xf00e1ba8
   3167c:	adceq	pc, r4, r1, lsl #25
   31680:	b	1157a8c <tcgetattr@plt+0x11539bc>
   31684:	blne	fee3278c <tcgetattr@plt+0xfee2e6bc>
   31688:	ldc2l	0, cr15, [sl], #-56	; 0xffffffc8
   3168c:	svceq	0x0003f1b8
   31690:	andeq	lr, r4, r0, asr #20
   31694:			; <UNDEFINED> instruction: 0xf040bfc8
   31698:	andlt	r0, r2, r8
   3169c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   316a0:			; <UNDEFINED> instruction: 0x36014770
   316a4:	b	13f3478 <tcgetattr@plt+0x13ef3a8>
   316a8:			; <UNDEFINED> instruction: 0xf0000086
   316ac:	svclt	0x00480008
   316b0:	andeq	pc, r7, r0, asr #32
   316b4:	svclt	0x0000e7f1
   316b8:	stcle	8, cr2, [r3], {231}	; 0xe7
   316bc:	stcle	8, cr2, [r0], {15}
   316c0:	ldr	r4, [r7, #1904]!	; 0x770
   316c4:			; <UNDEFINED> instruction: 0xf64a38e8
   316c8:			; <UNDEFINED> instruction: 0xf6ca23ab
   316cc:	blx	fe8fa57e <tcgetattr@plt+0xfe8f64ae>
   316d0:	stmdaeq	r0, {ip, sp}^
   316d4:			; <UNDEFINED> instruction: 0x47703050
   316d8:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   316dc:	ldrbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   316e0:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   316e4:	strdlt	r4, [r5], r0
   316e8:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   316ec:	stccs	3, cr9, [r0], {-0}
   316f0:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
   316f4:			; <UNDEFINED> instruction: 0xf8944605
   316f8:			; <UNDEFINED> instruction: 0xf8940151
   316fc:	strmi	r8, [lr], -sp, asr #2
   31700:			; <UNDEFINED> instruction: 0x2150f894
   31704:	tsteq	pc, r0, lsr #32	; <UNPREDICTABLE>
   31708:			; <UNDEFINED> instruction: 0xf5b50100
   3170c:	b	1411514 <tcgetattr@plt+0x140d444>
   31710:	blx	13f2538 <tcgetattr@plt+0x13ee468>
   31714:	sbclt	pc, r0, #136, 24	; 0x8800
   31718:	orrvc	pc, r0, #50331648	; 0x3000000
   3171c:			; <UNDEFINED> instruction: 0xf04fbf08
   31720:	b	10f3f28 <tcgetattr@plt+0x10efe58>
   31724:	vst2.8	{d0-d3}, [ip], r0
   31728:	b	108d930 <tcgetattr@plt+0x1089860>
   3172c:	b	133877c <tcgetattr@plt+0x13346ac>
   31730:	svclt	0x001d0c00
   31734:	blne	12e650 <tcgetattr@plt+0x12a580>
   31738:	andeq	pc, pc, r5
   3173c:	bvc	fe06e758 <tcgetattr@plt+0xfe06a688>
   31740:	svclt	0x000c46d3
   31744:	andls	r4, r1, r5, asr r6
   31748:	streq	pc, [pc, -r2]
   3174c:			; <UNDEFINED> instruction: 0xf8cdbf08
   31750:			; <UNDEFINED> instruction: 0xf5b6a004
   31754:	b	111155c <tcgetattr@plt+0x110d48c>
   31758:			; <UNDEFINED> instruction: 0xf0000307
   3175c:	teqeq	r0, r2, asr #2
   31760:	streq	pc, [pc, -r6, lsr #32]
   31764:	stmibvc	r0, {r1, r2, sl, ip, sp, lr, pc}
   31768:	andls	fp, r2, r0, asr #4
   3176c:	andls	fp, r3, r8, ror r2
   31770:	rscmi	pc, r8, r1, asr #4
   31774:	cdppl	5, 11, cr15, cr9, cr4, {0}
   31778:			; <UNDEFINED> instruction: 0xf8de5820
   3177c:	bllt	869784 <tcgetattr@plt+0x8656b4>
   31780:	svceq	0x0000f1be
   31784:	bne	ffa65810 <tcgetattr@plt+0xffa61740>
   31788:	andcs	fp, r1, r8, lsl pc
   3178c:	svclt	0x00182d00
   31790:	stmdacs	r0, {sp}
   31794:	msrhi	SPSR_, r0
   31798:	bicsmi	pc, ip, #268435460	; 0x10000004
   3179c:	stmdacs	r0, {r5, r6, r7, fp, ip, lr}
   317a0:			; <UNDEFINED> instruction: 0x81a2f000
   317a4:	ldc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
   317a8:			; <UNDEFINED> instruction: 0xf04f9b00
   317ac:	ldmdavs	ip, {sl, fp}
   317b0:			; <UNDEFINED> instruction: 0xf5044663
   317b4:			; <UNDEFINED> instruction: 0xf89452b9
   317b8:			; <UNDEFINED> instruction: 0xf8d20151
   317bc:			; <UNDEFINED> instruction: 0xf894e000
   317c0:			; <UNDEFINED> instruction: 0xf020814d
   317c4:			; <UNDEFINED> instruction: 0xf894010f
   317c8:	stmdals	r1, {r4, r6, r8, sp}
   317cc:	andeq	pc, pc, #34	; 0x22
   317d0:	tsteq	r1, fp, asr #20
   317d4:	sublt	r4, r9, #16, 6	; 0x40000000
   317d8:			; <UNDEFINED> instruction: 0xf0484602
   317dc:	subslt	r0, r2, #64	; 0x40
   317e0:	svceq	0x0000f1ba
   317e4:	sbcshi	pc, r9, r0
   317e8:			; <UNDEFINED> instruction: 0xf0029f02
   317ec:			; <UNDEFINED> instruction: 0xf001020f
   317f0:			; <UNDEFINED> instruction: 0xf040010f
   317f4:	tstmi	r7, #128	; 0x80
   317f8:	svcls	0x0003463a
   317fc:	cmpcs	r0, r4, lsl #17	; <UNPREDICTABLE>
   31800:			; <UNDEFINED> instruction: 0xf8844339
   31804:			; <UNDEFINED> instruction: 0xf1b91151
   31808:			; <UNDEFINED> instruction: 0xf0000f00
   3180c:	andcs	r8, r0, #195	; 0xc3
   31810:	smlalbbeq	pc, sp, r4, r8	; <UNPREDICTABLE>
   31814:	cmpcs	r4, r4, asr #17	; <UNPREDICTABLE>
   31818:	svceq	0x0000f1be
   3181c:	adcshi	pc, r7, r0
   31820:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   31824:	vst4.32	{d11,d13,d15,d17}, [r5], r5
   31828:			; <UNDEFINED> instruction: 0xf5b272fc
   3182c:	svclt	0x000d7f84
   31830:	stmvc	r0, {r0, r2, r7, sl, ip, sp, lr, pc}
   31834:			; <UNDEFINED> instruction: 0xf085b2ed
   31838:			; <UNDEFINED> instruction: 0xf0880809
   3183c:			; <UNDEFINED> instruction: 0xf1b80801
   31840:	svclt	0x00d40f0f
   31844:	strcs	r2, [r1, #-1280]	; 0xfffffb00
   31848:	bcc	2d98c <tcgetattr@plt+0x298bc>
   3184c:	vst4.32	{d11,d13,d15,d17}, [r6], r6
   31850:			; <UNDEFINED> instruction: 0xf5b272fc
   31854:	svclt	0x000d7f84
   31858:	bvc	fe06ea78 <tcgetattr@plt+0xfe06a9a8>
   3185c:			; <UNDEFINED> instruction: 0xf086b2f6
   31860:			; <UNDEFINED> instruction: 0xf08a0a09
   31864:			; <UNDEFINED> instruction: 0xf1ba0a01
   31868:	svclt	0x00d40f0f
   3186c:	strcs	r2, [r1], -r0, lsl #12
   31870:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   31874:	vst4.16	{d11,d13,d15,d17}, [r3 :64], fp
   31878:			; <UNDEFINED> instruction: 0xf5b272fc
   3187c:	svclt	0x000b7f84
   31880:	strvc	pc, [r0, r3, lsl #9]
   31884:			; <UNDEFINED> instruction: 0xf087b2db
   31888:			; <UNDEFINED> instruction: 0xf0830701
   3188c:			; <UNDEFINED> instruction: 0xf04f0709
   31890:			; <UNDEFINED> instruction: 0xf1bc39ff
   31894:	andle	r0, ip, r0, lsl #30
   31898:	mvnsvc	pc, #12, 8	; 0xc000000
   3189c:	svcvc	0x0084f5b3
   318a0:	vst4.<illegal width 64>	{d11[0],d12[0],d13[0],d14[0]}, [ip], fp
   318a4:	blx	180feac <tcgetattr@plt+0x180bddc>
   318a8:			; <UNDEFINED> instruction: 0xf089fc8c
   318ac:			; <UNDEFINED> instruction: 0xf08c0901
   318b0:	ldrmi	r0, [r8, #2313]!	; 0x909
   318b4:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
   318b8:	streq	pc, [r1, #-5]
   318bc:			; <UNDEFINED> instruction: 0xf504b1b5
   318c0:	ldmdavs	fp, {r0, r1, r2, r5, r7, r8, r9, ip, lr}
   318c4:	svcvc	0x0080f5b3
   318c8:	blcs	16658f8 <tcgetattr@plt+0x1661828>
   318cc:	addhi	pc, pc, r0
   318d0:			; <UNDEFINED> instruction: 0xf7ff4640
   318d4:	addmi	pc, r7, #2192	; 0x890
   318d8:	stmdacs	pc, {r3, r4, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   318dc:	stcle	6, cr4, [r5, #-512]	; 0xfffffe00
   318e0:	bicmi	pc, ip, #268435460	; 0x10000004
   318e4:	blcs	47c78 <tcgetattr@plt+0x43ba8>
   318e8:	addshi	pc, r7, r0, asr #32
   318ec:	svclt	0x000c45ca
   318f0:			; <UNDEFINED> instruction: 0xf0062600
   318f4:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx1
   318f8:	ldrmi	sp, [r8, #338]!	; 0x152
   318fc:	addshi	pc, r9, r0
   31900:	movweq	pc, #32839	; 0x8047	; <UNPREDICTABLE>
   31904:	andle	r4, pc, r3, asr #10
   31908:	svccc	0x00fff1b8
   3190c:	teqhi	r6, r0	; <UNPREDICTABLE>
   31910:	vqdmulh.s<illegal width 8>	d25, d1, d0
   31914:	ldmdavs	fp, {r2, r3, r6, r7, r9, lr}
   31918:	stmdacs	r0, {r3, r4, r7, fp, ip, lr}
   3191c:	sbcshi	pc, r6, r0
   31920:	tsteq	r7, r8	; <UNPREDICTABLE>
   31924:	ldc2l	7, cr15, [r4], {255}	; 0xff
   31928:			; <UNDEFINED> instruction: 0xf00045ca
   3192c:			; <UNDEFINED> instruction: 0xf04980a0
   31930:	ldrbmi	r0, [r3, #-776]	; 0xfffffcf8
   31934:	addhi	pc, r4, r0
   31938:	svccc	0x00fff1ba
   3193c:	tsthi	r7, r0	; <UNPREDICTABLE>
   31940:			; <UNDEFINED> instruction: 0xf2419c00
   31944:	stmdavs	r3!, {r4, r6, r7, r9, lr}
   31948:	stmdacs	r0, {r3, r4, r7, fp, ip, lr}
   3194c:	adchi	pc, lr, r0
   31950:	tsteq	r7, sl	; <UNPREDICTABLE>
   31954:	ldc2	7, cr15, [ip], #1020	; 0x3fc
   31958:	ldrmi	r6, [r8, #2083]!	; 0x823
   3195c:	vqadd.s8	<illegal reg q14.5>, <illegal reg q0.5>, q10
   31960:	ldmpl	fp, {r2, r3, r4, r6, r9, ip, lr}
   31964:			; <UNDEFINED> instruction: 0xf0002b00
   31968:			; <UNDEFINED> instruction: 0xf1188096
   3196c:	svclt	0x00180301
   31970:	b	4fa57c <tcgetattr@plt+0x4f64ac>
   31974:			; <UNDEFINED> instruction: 0xf04003d8
   31978:	strbmi	r8, [sl, #136]	; 0x88
   3197c:			; <UNDEFINED> instruction: 0xf11ad007
   31980:	svclt	0x00180301
   31984:	b	4fa590 <tcgetattr@plt+0x4f64c0>
   31988:			; <UNDEFINED> instruction: 0xf04003da
   3198c:	strdlt	r8, [r5], -ip
   31990:	svchi	0x00f0e8bd
   31994:	addeq	pc, r0, r0, lsl #1
   31998:			; <UNDEFINED> instruction: 0xf008e739
   3199c:			; <UNDEFINED> instruction: 0xe72300bf
   319a0:	ldmdavs	ip, {r8, r9, fp, ip, pc}
   319a4:			; <UNDEFINED> instruction: 0x53a7f504
   319a8:			; <UNDEFINED> instruction: 0xf5b3681b
   319ac:	andle	r7, sl, r0, lsl #31
   319b0:			; <UNDEFINED> instruction: 0xf0002b58
   319b4:	ldrbmi	r8, [r0], -r8, asr #1
   319b8:	mrc2	7, 0, pc, cr6, cr15, {7}
   319bc:	svclt	0x00184581
   319c0:	strmi	r2, [r2], pc, lsl #16
   319c4:	vmla.f32	d29, d17, d9
   319c8:	stmiapl	r5!, {r4, r6, r7, r8, r9, lr}^
   319cc:	addsle	r2, r4, r0, lsl #26
   319d0:	ldrbmi	r4, [r1], -r8, lsr #12
   319d4:	ldc2l	7, cr15, [ip], #-1020	; 0xfffffc04
   319d8:	svclt	0x001845b8
   319dc:	ldrdle	r4, [pc, r1]
   319e0:			; <UNDEFINED> instruction: 0xf04fe7d5
   319e4:	stmib	sp, {r8, fp}^
   319e8:	strbmi	r9, [lr], -r2, lsl #18
   319ec:	vmax.s8	q15, <illegal reg q8.5>, q0
   319f0:	stmiapl	r3!, {r2, r3, r6, r7, r8, r9, lr}^
   319f4:			; <UNDEFINED> instruction: 0xf43f2b00
   319f8:			; <UNDEFINED> instruction: 0xf1b8af6b
   319fc:	vpmax.f32	q0, q8, <illegal reg q11.5>
   31a00:			; <UNDEFINED> instruction: 0x464080da
   31a04:			; <UNDEFINED> instruction: 0xf7ff9301
   31a08:	blls	b0a64 <tcgetattr@plt+0xac994>
   31a0c:	strbmi	r4, [r7, #-1664]	; 0xfffff980
   31a10:			; <UNDEFINED> instruction: 0xf1b8bf18
   31a14:			; <UNDEFINED> instruction: 0xf77f0f0f
   31a18:	strbmi	sl, [sl, #3945]	; 0xf69
   31a1c:	strcs	fp, [r0], -ip, lsl #30
   31a20:	streq	pc, [r1], -r6
   31a24:			; <UNDEFINED> instruction: 0x46414618
   31a28:			; <UNDEFINED> instruction: 0xf7ff4647
   31a2c:	mcrcs	12, 0, pc, cr0, cr1, {2}	; <UNPREDICTABLE>
   31a30:	ldrbmi	sp, [r1, #438]	; 0x1b6
   31a34:			; <UNDEFINED> instruction: 0xf049d0ab
   31a38:	ldrbmi	r0, [r3, #-776]	; 0xfffffcf8
   31a3c:	svcge	0x007cf47f
   31a40:	ldrmi	r9, [r8, #2816]!	; 0xb00
   31a44:	orrle	r6, sl, fp, lsl r8
   31a48:	subspl	pc, ip, #268435460	; 0x10000004
   31a4c:	blcs	47cc0 <tcgetattr@plt+0x43bf0>
   31a50:	mullt	r5, r5, r1
   31a54:	svchi	0x00f0e8bd
   31a58:			; <UNDEFINED> instruction: 0x000cebb6
   31a5c:	andcs	fp, r1, r8, lsl pc
   31a60:	svclt	0x00182e00
   31a64:	stmdacs	r0, {sp}
   31a68:	mcrge	4, 5, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
   31a6c:	blls	6b4c4 <tcgetattr@plt+0x673f4>
   31a70:	vtst.8	d22, d1, d10
   31a74:	ldmpl	r3, {r2, r3, r4, r6, r8, r9, ip, lr}^
   31a78:	addle	r2, r8, r0, lsl #22
   31a7c:	movweq	pc, #4376	; 0x1118	; <UNPREDICTABLE>
   31a80:	movwcs	fp, #7960	; 0x1f18
   31a84:	bicseq	lr, r8, #77824	; 0x13000
   31a88:	ldmdami	r3, {r0, r7, ip, lr, pc}^
   31a8c:	tsteq	r7, r8	; <UNPREDICTABLE>
   31a90:			; <UNDEFINED> instruction: 0xf7ff4478
   31a94:	strbmi	pc, [sl, #3101]	; 0xc1d	; <UNPREDICTABLE>
   31a98:	svcge	0x0079f43f
   31a9c:	vqdmulh.s<illegal width 8>	d25, d1, d0
   31aa0:	ldmdavs	fp, {r2, r3, r4, r6, r9, ip, lr}
   31aa4:	blcs	47d18 <tcgetattr@plt+0x43c48>
   31aa8:			; <UNDEFINED> instruction: 0xe768d0d3
   31aac:	sbcsmi	pc, r8, #268435460	; 0x10000004
   31ab0:	stmdacs	r0, {r3, r4, r7, fp, ip, lr}
   31ab4:	svcge	0x0051f43f
   31ab8:			; <UNDEFINED> instruction: 0xf00a4a48
   31abc:	ldrbtmi	r0, [sl], #-775	; 0xfffffcf9
   31ac0:			; <UNDEFINED> instruction: 0xf7ff5cd1
   31ac4:	blls	70ae0 <tcgetattr@plt+0x6ca10>
   31ac8:	smlald	r6, r6, fp, r8	; <UNPREDICTABLE>
   31acc:	sbcsmi	pc, r4, #268435460	; 0x10000004
   31ad0:	stmdacs	r0, {r3, r4, r7, fp, ip, lr}
   31ad4:	svcge	0x0028f43f
   31ad8:			; <UNDEFINED> instruction: 0xf0084a41
   31adc:	ldrbtmi	r0, [sl], #-775	; 0xfffffcf9
   31ae0:			; <UNDEFINED> instruction: 0xf7ff5cd1
   31ae4:			; <UNDEFINED> instruction: 0xe71ffbf5
   31ae8:			; <UNDEFINED> instruction: 0x43b8f241
   31aec:	stmdacs	r0, {r5, r6, r7, fp, ip, lr}
   31af0:			; <UNDEFINED> instruction: 0xf7ffd052
   31af4:	blls	70a20 <tcgetattr@plt+0x6c950>
   31af8:	adcsmi	pc, r8, #268435460	; 0x10000004
   31afc:	ldmpl	sl, {r0, r1, r3, r4, fp, sp, lr}
   31b00:			; <UNDEFINED> instruction: 0xf503b13a
   31b04:	ldmdavs	r2, {r0, r1, r3, r5, r7, r9, ip, lr}
   31b08:			; <UNDEFINED> instruction: 0xf883b91a
   31b0c:			; <UNDEFINED> instruction: 0xf8c3214e
   31b10:	strbmi	r2, [r0], -r8, ror #2
   31b14:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   31b18:	cmphi	r8, r3, lsl #17	; <UNPREDICTABLE>
   31b1c:	smlalbbhi	pc, sp, r3, r8	; <UNPREDICTABLE>
   31b20:	ldc2l	7, cr15, [ip], {255}	; 0xff
   31b24:	strbmi	r9, [r4], r0, lsl #22
   31b28:			; <UNDEFINED> instruction: 0x4643681c
   31b2c:	adcspl	pc, r9, #4, 10	; 0x1000000
   31b30:			; <UNDEFINED> instruction: 0x0151f894
   31b34:	ldrd	pc, [r0], -r2
   31b38:			; <UNDEFINED> instruction: 0x814df894
   31b3c:	tsteq	pc, r0, lsr #32	; <UNPREDICTABLE>
   31b40:			; <UNDEFINED> instruction: 0x2150f894
   31b44:	vmax.s8	q15, <illegal reg q0.5>, <illegal reg q0.5>
   31b48:	stmiapl	r5!, {r4, r6, r7, r8, r9, lr}^
   31b4c:			; <UNDEFINED> instruction: 0xf43f2d00
   31b50:			; <UNDEFINED> instruction: 0xf1baaf32
   31b54:	stcle	15, cr0, [r2], #-924	; 0xfffffc64
   31b58:			; <UNDEFINED> instruction: 0xf7ff4650
   31b5c:	strmi	pc, [r2], fp, ror #22
   31b60:	svclt	0x001845d1
   31b64:	svceq	0x000ff1ba
   31b68:	svcge	0x0032f73f
   31b6c:	ldmdami	sp, {r0, r2, r6, r7, r9, sl, sp, lr, pc}
   31b70:			; <UNDEFINED> instruction: 0xf7ff4478
   31b74:	blls	709a0 <tcgetattr@plt+0x6c8d0>
   31b78:	usat	r6, #14, fp, lsl #16
   31b7c:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   31b80:	blx	fe0efb86 <tcgetattr@plt+0xfe0ebab6>
   31b84:	ldmdami	r9, {r4, r6, r7, r9, sl, sp, lr, pc}
   31b88:	tsteq	r7, sl	; <UNPREDICTABLE>
   31b8c:	andlt	r4, r5, r8, ror r4
   31b90:	svcmi	0x00f0e8bd
   31b94:	bllt	fe76fb98 <tcgetattr@plt+0xfe76bac8>
   31b98:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   31b9c:			; <UNDEFINED> instruction: 0xf1aae7a9
   31ba0:			; <UNDEFINED> instruction: 0xf64a06e8
   31ba4:			; <UNDEFINED> instruction: 0xf6ca23ab
   31ba8:	blx	fe8faa5a <tcgetattr@plt+0xfe8f698a>
   31bac:	ldmdaeq	r6!, {r1, r2, r9, sl, ip, sp}^
   31bb0:	beq	146dfd0 <tcgetattr@plt+0x1469f00>
   31bb4:			; <UNDEFINED> instruction: 0xf1a8e7d4
   31bb8:			; <UNDEFINED> instruction: 0xf64a05e8
   31bbc:			; <UNDEFINED> instruction: 0xf6ca22ab
   31bc0:	blx	fe8ba672 <tcgetattr@plt+0xfe8b65a2>
   31bc4:	stmdaeq	sp!, {r0, r2, r8, sl, sp}^
   31bc8:	ldmdaeq	r0, {r0, r2, r8, ip, sp, lr, pc}^
   31bcc:	svclt	0x0000e71f
   31bd0:	andeq	r7, r2, r4, ror #6
   31bd4:	andeq	r0, r0, r8, ror #6
   31bd8:	strdeq	r4, [r1], -ip
   31bdc:	andeq	r4, r1, sl, ror fp
   31be0:	andeq	r4, r1, sl, asr fp
   31be4:	andeq	r4, r1, r4, lsl sl
   31be8:	strdeq	r4, [r1], -lr
   31bec:	andeq	r4, r1, ip, lsl #20
   31bf0:	strdeq	r1, [r1], -r6
   31bf4:	bmi	404834 <tcgetattr@plt+0x400764>
   31bf8:	ldrlt	r4, [r0], #-1147	; 0xfffffb85
   31bfc:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   31c00:			; <UNDEFINED> instruction: 0xf894b19c
   31c04:			; <UNDEFINED> instruction: 0x46012151
   31c08:			; <UNDEFINED> instruction: 0x314df894
   31c0c:			; <UNDEFINED> instruction: 0x0150f894
   31c10:			; <UNDEFINED> instruction: 0xf85d0112
   31c14:	addseq	r4, fp, r4, lsl #22
   31c18:	andeq	pc, pc, r0
   31c1c:	vst1.64	{d11-d14}, [r3 :64], r2
   31c20:	tstmi	r3, #128, 6
   31c24:			; <UNDEFINED> instruction: 0xf7ff4318
   31c28:			; <UNDEFINED> instruction: 0xf85dbd57
   31c2c:	ldrbmi	r4, [r0, -r4, lsl #22]!
   31c30:	andeq	r6, r2, ip, asr #28
   31c34:	andeq	r0, r0, r8, ror #6
   31c38:	blmi	ac44e4 <tcgetattr@plt+0xac0414>
   31c3c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   31c40:	ldmpl	r6, {r2, r9, sl, lr}^
   31c44:	ldmdavs	r3!, {r0, r2, r3, r9, sl, lr}
   31c48:	ldrdne	lr, [fp], #-147	; 0xffffff6d
   31c4c:	eorle	r4, r9, r1, lsr #5
   31c50:	andsle	r4, r1, r5, lsl #5
   31c54:	orrmi	pc, ip, r1, asr #4
   31c58:	stmdacs	r0, {r3, r4, r6, fp, ip, lr}
   31c5c:			; <UNDEFINED> instruction: 0x462ad03a
   31c60:			; <UNDEFINED> instruction: 0xf7d14621
   31c64:			; <UNDEFINED> instruction: 0xf7ffeef6
   31c68:	strtmi	pc, [r0], -pc, lsl #22
   31c6c:	andcs	r4, r0, #42991616	; 0x2900000
   31c70:	cdp2	7, 14, cr15, cr6, cr1, {7}
   31c74:	ldcllt	0, cr2, [r0, #-0]
   31c78:	orrsmi	pc, r0, r1, asr #4
   31c7c:	cmplt	r8, r8, asr r8
   31c80:	ldmdapl	r1, {r0, r3, r4, r8, fp, lr}^
   31c84:	adcmi	r6, r1, #589824	; 0x90000
   31c88:	ldmdbmi	r8, {r0, r1, r4, ip, lr, pc}
   31c8c:	ldmdavs	r2, {r1, r4, r6, fp, ip, lr}
   31c90:	andle	r4, fp, r2, lsr #5
   31c94:	addmi	pc, ip, #268435460	; 0x10000004
   31c98:	stmdacs	r0, {r3, r4, r7, fp, ip, lr}
   31c9c:			; <UNDEFINED> instruction: 0xf04fd1df
   31ca0:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
   31ca4:	mvnsle	r4, r5, lsl #5
   31ca8:	ldcllt	0, cr2, [r0, #-0]
   31cac:	addsmi	pc, r4, #268435460	; 0x10000004
   31cb0:			; <UNDEFINED> instruction: 0xf7ff5898
   31cb4:	ldmdavs	r3!, {r0, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   31cb8:	andcs	r4, r0, #32, 12	; 0x2000000
   31cbc:	teqne	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   31cc0:	cdp2	7, 11, cr15, cr14, cr1, {7}
   31cc4:			; <UNDEFINED> instruction: 0xf8d36833
   31cc8:	blne	1032190 <tcgetattr@plt+0x102e0c0>
   31ccc:			; <UNDEFINED> instruction: 0xf04fbf18
   31cd0:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
   31cd4:	orrsmi	pc, r0, r1, asr #4
   31cd8:	stmdacs	r0, {r3, r4, r6, fp, ip, lr}
   31cdc:			; <UNDEFINED> instruction: 0xe7ded1d0
   31ce0:	andeq	r6, r2, r8, lsl #28
   31ce4:	andeq	r0, r0, r8, ror #6
   31ce8:	andeq	r0, r0, ip, lsr r5
   31cec:	andeq	r0, r0, r0, lsl #10
   31cf0:	ldrblt	r4, [r0, #-2843]!	; 0xfffff4e5
   31cf4:	mrcmi	4, 0, r4, cr11, cr11, {3}
   31cf8:	ldmdavs	r3!, {r1, r2, r3, r4, r7, r8, fp, ip, lr}
   31cfc:	svclt	0x00182b00
   31d00:	eorle	r4, r3, r8, lsl #5
   31d04:	strmi	r1, [sp], -r2, asr #24
   31d08:	vmax.s8	d20, d1, d4
   31d0c:	svclt	0x00084224
   31d10:	cfstrdne	mvd2, [r9], #-0
   31d14:	svclt	0x00045898
   31d18:	teqpl	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   31d1c:	ldrbcc	pc, [pc, #261]!	; 31e29 <tcgetattr@plt+0x2dd59>	; <UNPREDICTABLE>
   31d20:			; <UNDEFINED> instruction: 0xf8d3b1a8
   31d24:	adcmi	r2, r2, #60, 2
   31d28:			; <UNDEFINED> instruction: 0xf8d3d103
   31d2c:	adcmi	r3, fp, #64, 2
   31d30:	strtmi	sp, [r2], -ip
   31d34:			; <UNDEFINED> instruction: 0xf7d14629
   31d38:			; <UNDEFINED> instruction: 0xf7ffee8c
   31d3c:	ldmdavs	r3!, {r0, r2, r5, r7, r9, fp, ip, sp, lr, pc}
   31d40:	rscscc	pc, pc, #79	; 0x4f
   31d44:	strbmi	lr, [pc, #-2499]	; 31389 <tcgetattr@plt+0x2d2b9>
   31d48:	subscs	lr, r1, #3194880	; 0x30c000
   31d4c:			; <UNDEFINED> instruction: 0xf8d3bd70
   31d50:			; <UNDEFINED> instruction: 0xf8c32130
   31d54:	bcc	7224c <tcgetattr@plt+0x6e17c>
   31d58:	smlalbtcs	pc, r0, r3, r8	; <UNPREDICTABLE>
   31d5c:	svclt	0x0000bd70
   31d60:	andeq	r6, r2, r0, asr sp
   31d64:	andeq	r0, r0, r8, ror #6
   31d68:	bmi	1b04318 <tcgetattr@plt+0x1b00248>
   31d6c:	blmi	1b02f58 <tcgetattr@plt+0x1afee88>
   31d70:	svcmi	0x00f0e92d
   31d74:	stmpl	sl, {r0, r1, r2, r5, r7, ip, sp, pc}
   31d78:	vqshl.s8	q10, <illegal reg q13.5>, <illegal reg q0.5>
   31d7c:	ldmdavs	r2, {r4, r5, r6, r8, ip, sp}
   31d80:			; <UNDEFINED> instruction: 0xf04f9225
   31d84:	bmi	19b258c <tcgetattr@plt+0x19ae4bc>
   31d88:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   31d8c:	ldrdcc	pc, [r0], -r9
   31d90:	addspl	pc, ip, #12582912	; 0xc00000
   31d94:	andhi	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   31d98:	bl	fedcbdf8 <tcgetattr@plt+0xfedc7d28>
   31d9c:	rsbsle	r0, sp, r8, lsl #12
   31da0:	ldrbcs	pc, [ip], #-577	; 0xfffffdbf	; <UNPREDICTABLE>
   31da4:	ldmdbpl	r8, {r0, r1, r2, r9, sl, lr}
   31da8:	vmlal.s8	q9, d0, d0
   31dac:	svccs	0x00008082
   31db0:	adchi	pc, r6, r0
   31db4:	vadd.f32	d26, d1, d20
   31db8:	strcs	r3, [r0], #-2948	; 0xfffff47c
   31dbc:	ldrtmi	fp, [r2], -r7, lsr #19
   31dc0:			; <UNDEFINED> instruction: 0xf7d24641
   31dc4:	stmdacs	r0, {r3, r5, r6, fp, sp, lr, pc}
   31dc8:			; <UNDEFINED> instruction: 0xf8d9dd4a
   31dcc:	bne	dbddd4 <tcgetattr@plt+0xdb9d04>
   31dd0:			; <UNDEFINED> instruction: 0xf8534480
   31dd4:	strmi	r2, [r2], #-11
   31dd8:	andcs	pc, fp, r3, asr #16
   31ddc:	vhadd.s8	<illegal reg q14.5>, <illegal reg q0.5>, <illegal reg q3.5>
   31de0:	ldmpl	r8, {r2, r3, r4, r6, r9, sp}
   31de4:	rscle	r2, sl, r0, lsl #30
   31de8:			; <UNDEFINED> instruction: 0xf843ab04
   31dec:	addsmi	r4, sp, #4, 30
   31df0:			; <UNDEFINED> instruction: 0xf7d1d1fb
   31df4:			; <UNDEFINED> instruction: 0xf8d9ee94
   31df8:	vhadd.s8	d18, d1, d0
   31dfc:	blge	9bc774 <tcgetattr@plt+0x9b86a4>
   31e00:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   31e04:	strvc	lr, [r3], #-2509	; 0xfffff633
   31e08:	andcs	pc, sl, r2, asr r8	; <UNPREDICTABLE>
   31e0c:	addeq	lr, r0, r3, lsl #22
   31e10:	bl	fecfaa18 <tcgetattr@plt+0xfecf6948>
   31e14:			; <UNDEFINED> instruction: 0xf0020c02
   31e18:			; <UNDEFINED> instruction: 0xf00c021f
   31e1c:			; <UNDEFINED> instruction: 0x46190c1f
   31e20:			; <UNDEFINED> instruction: 0xf1ccbf58
   31e24:	blx	3b262c <tcgetattr@plt+0x3ae55c>
   31e28:	bge	131638 <tcgetattr@plt+0x12d568>
   31e2c:			; <UNDEFINED> instruction: 0xf8509200
   31e30:	b	13bd048 <tcgetattr@plt+0x13b8f78>
   31e34:	bge	175644 <tcgetattr@plt+0x171574>
   31e38:	stc	8, cr15, [r4], {64}	; 0x40
   31e3c:	addvs	pc, r0, pc, asr #8
   31e40:	mrc	7, 0, APSR_nzcv, cr2, cr1, {6}
   31e44:	suble	r1, r7, r3, asr #24
   31e48:	ldrdcc	pc, [r0], -r9
   31e4c:	suble	r2, fp, r0, lsl #16
   31e50:	andeq	pc, sl, r3, asr r8	; <UNPREDICTABLE>
   31e54:			; <UNDEFINED> instruction: 0x46414632
   31e58:	ldmda	ip, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31e5c:	ldcle	8, cr2, [r4]
   31e60:	svc	0x00c0f7d1
   31e64:	ldrdcc	pc, [r0], -r9
   31e68:	bcs	14be78 <tcgetattr@plt+0x147da8>
   31e6c:	vqadd.s8	d29, d17, d23
   31e70:	vqsub.s8	<illegal reg q9.5>, <illegal reg q0.5>, q8
   31e74:	ldmpl	ip, {r2, r7, ip, sp}
   31e78:	addspl	pc, ip, #12582912	; 0xc00000
   31e7c:	strmi	r5, [lr], #-2073	; 0xfffff7e7
   31e80:	andsvs	r5, r4, lr, lsl r0
   31e84:			; <UNDEFINED> instruction: 0xf641b1ef
   31e88:	ldmpl	r9, {r3, r4, r6, r7, r9, ip}
   31e8c:	svclt	0x00042901
   31e90:	addspl	r2, r9, r0, lsl #2
   31e94:	sbcsne	pc, ip, #68157440	; 0x4100000
   31e98:	addspl	r2, r9, r0, lsl #2
   31e9c:	blmi	7c4728 <tcgetattr@plt+0x7c0658>
   31ea0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   31ea4:	blls	98bf14 <tcgetattr@plt+0x987e44>
   31ea8:	teqle	r1, sl, asr r0
   31eac:	pop	{r0, r1, r2, r5, ip, sp, pc}
   31eb0:	vrecps.f32	q12, <illegal reg q8.5>, q8
   31eb4:	ldmdapl	r9, {r2, r7, ip, sp}
   31eb8:	andspl	r4, r9, r1, lsr r4
   31ebc:	andhi	pc, r0, r2, asr #17
   31ec0:	vabd.s8	q15, <illegal reg q8.5>, q14
   31ec4:	vst4.16	{d18,d20,d22,d24}, [pc :64], ip
   31ec8:	ldmdapl	r8, {r9, sp, lr}^
   31ecc:			; <UNDEFINED> instruction: 0xf7d12104
   31ed0:			; <UNDEFINED> instruction: 0xf8d9efaa
   31ed4:	ldrb	r3, [r6, r0]
   31ed8:	svc	0x0084f7d1
   31edc:	ldrdcc	pc, [r0], -r9
   31ee0:	bcs	14bef0 <tcgetattr@plt+0x147e20>
   31ee4:	svcge	0x007bf43f
   31ee8:	rsbscc	pc, r0, #268435460	; 0x10000004
   31eec:	addcc	pc, r4, r1, asr #4
   31ef0:			; <UNDEFINED> instruction: 0xf503589c
   31ef4:	ldmdapl	r9, {r2, r3, r4, r7, r9, ip, lr}
   31ef8:	andspl	r4, r9, r1, lsr r4
   31efc:	bfi	r6, r4, #0, #3
   31f00:	tstcs	r4, sl, lsr r6
   31f04:	svc	0x008ef7d1
   31f08:	ldrdcc	pc, [r0], -r9
   31f0c:	smmla	r1, r8, r9, r5
   31f10:	ldcl	7, cr15, [r4, #836]	; 0x344
   31f14:	ldrdeq	r6, [r2], -r8
   31f18:	andeq	r0, r0, r0, asr #6
   31f1c:	andeq	r6, r2, ip, asr #25
   31f20:	andeq	r0, r0, r8, ror #6
   31f24:	andeq	r6, r2, r4, lsr #23
   31f28:	vqrshl.s8	d27, d24, d1
   31f2c:	blmi	67a4a4 <tcgetattr@plt+0x6763d4>
   31f30:	ldrbtmi	r4, [fp], #-2585	; 0xfffff5e7
   31f34:	stmdavs	r3!, {r2, r3, r4, r7, fp, ip, lr}
   31f38:	stmdacs	r0, {r3, r4, r6, fp, ip, lr}
   31f3c:			; <UNDEFINED> instruction: 0xf7d2db02
   31f40:	stmdavs	r3!, {r2, r5, r7, fp, sp, lr, pc}
   31f44:	rsbscc	pc, r0, #268435460	; 0x10000004
   31f48:	cmpcs	ip, r1, asr #4	; <UNPREDICTABLE>
   31f4c:			; <UNDEFINED> instruction: 0xf5035898
   31f50:			; <UNDEFINED> instruction: 0xf04f529c
   31f54:	ldrshpl	r3, [sp], #-95	; 0xffffffa1
   31f58:	strcc	pc, [r4, #577]	; 0x241
   31f5c:	andsvs	r2, r1, r0, lsl #2
   31f60:	tstlt	r0, r9, asr r1
   31f64:	stc	7, cr15, [r6, #-836]!	; 0xfffffcbc
   31f68:	vadd.i8	d22, d1, d19
   31f6c:	vqsub.s8	<illegal reg q9.5>, <illegal reg q0.5>, q12
   31f70:	ldmpl	sl, {r2, r3, r4, r5, r6, r8, ip, sp}
   31f74:	ldrbcc	pc, [r0, #-577]!	; 0xfffffdbf	; <UNPREDICTABLE>
   31f78:	ldrbtcc	pc, [r4], #-577	; 0xfffffdbf	; <UNPREDICTABLE>
   31f7c:	sbcsne	pc, r8, r1, asr #12
   31f80:	subspl	r4, sl, r2, asr r2
   31f84:	bicsne	pc, ip, r1, asr #12
   31f88:	cmppl	sl, r0, lsl #4
   31f8c:	andspl	r5, sl, sl, lsl r1
   31f90:	ldclt	0, cr5, [r8, #-360]!	; 0xfffffe98
   31f94:	andeq	r6, r2, r2, lsl fp
   31f98:	andeq	r0, r0, r8, ror #6
   31f9c:	blmi	e84884 <tcgetattr@plt+0xe807b4>
   31fa0:	push	{r1, r3, r4, r5, r6, sl, lr}
   31fa4:	strdlt	r4, [r7], r0	; <UNPREDICTABLE>
   31fa8:			; <UNDEFINED> instruction: 0x460d58d3
   31fac:	ldmdavs	fp, {r0, r9, sl, fp, ip}
   31fb0:			; <UNDEFINED> instruction: 0xf04f9325
   31fb4:	blmi	d32bbc <tcgetattr@plt+0xd2eaec>
   31fb8:	cfstrdle	mvd4, [r7, #-492]	; 0xfffffe14
   31fbc:	ldmpl	lr, {r0, r1, r4, r5, r9, fp, lr}
   31fc0:	ldrdgt	pc, [r0], -r6
   31fc4:	svceq	0x0000f1bc
   31fc8:			; <UNDEFINED> instruction: 0xf644d054
   31fcc:	vrsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
   31fd0:	strbne	r0, [r8, r2, ror #6]
   31fd4:	ldrbvc	pc, [sl, -pc, asr #8]!	; <UNPREDICTABLE>
   31fd8:	vmlacc.f64	d15, d17, d3
   31fdc:	blge	15d074 <tcgetattr@plt+0x158fa4>
   31fe0:	bl	ff03a7e8 <tcgetattr@plt+0xff036718>
   31fe4:	andls	r1, r3, lr, lsr #1
   31fe8:	tstne	r0, r7, lsl #22	; <UNPREDICTABLE>
   31fec:			; <UNDEFINED> instruction: 0xf101fb07
   31ff0:			; <UNDEFINED> instruction: 0xf8439104
   31ff4:	addsmi	r2, ip, #4, 30
   31ff8:	vand	<illegal reg q14.5>, <illegal reg q8.5>, <illegal reg q13.5>
   31ffc:			; <UNDEFINED> instruction: 0xf04f295c
   32000:			; <UNDEFINED> instruction: 0xf85c0801
   32004:			; <UNDEFINED> instruction: 0xf7d10009
   32008:	ldmdavs	r2!, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
   3200c:			; <UNDEFINED> instruction: 0xf852ab26
   32010:	bge	10203c <tcgetattr@plt+0xfdf6c>
   32014:	bl	11681c <tcgetattr@plt+0x11274c>
   32018:	movwcs	r0, #128	; 0x80
   3201c:			; <UNDEFINED> instruction: 0xf0041b19
   32020:			; <UNDEFINED> instruction: 0xf001041f
   32024:			; <UNDEFINED> instruction: 0xf850011f
   32028:	svclt	0x00587c84
   3202c:	ldrmi	r4, [sl], -ip, asr #4
   32030:	vst1.8	{d15-d16}, [r4], r8
   32034:	teqmi	ip, #81920	; 0x14000
   32038:	stcmi	8, cr15, [r4], {64}	; 0x40
   3203c:	addvs	pc, r0, pc, asr #8
   32040:	ldc	7, cr15, [r2, #-836]	; 0xfffffcbc
   32044:	svclt	0x00182d00
   32048:	stcle	8, cr2, [sl], {-0}
   3204c:	blmi	384894 <tcgetattr@plt+0x3807c4>
   32050:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32054:	blls	98c0c4 <tcgetattr@plt+0x987ff4>
   32058:	qaddle	r4, sl, lr
   3205c:	pop	{r0, r1, r2, r5, ip, sp, pc}
   32060:	ldmdavs	r3!, {r4, r5, r6, r7, r8, r9, pc}
   32064:	tsteq	fp, sp, lsl #2	; <UNPREDICTABLE>
   32068:			; <UNDEFINED> instruction: 0xf8534642
   3206c:			; <UNDEFINED> instruction: 0xf7d10009
   32070:	strb	lr, [fp, lr, ror #24]!
   32074:			; <UNDEFINED> instruction: 0xf804f7e1
   32078:			; <UNDEFINED> instruction: 0xf7d1e7e8
   3207c:	svclt	0x0000ed20
   32080:	andeq	r6, r2, r4, lsr #21
   32084:	andeq	r0, r0, r0, asr #6
   32088:	andeq	r6, r2, ip, lsl #21
   3208c:	andeq	r0, r0, r8, ror #6
   32090:	strdeq	r6, [r2], -r4
   32094:	svcmi	0x00f0e92d
   32098:	blcc	1c6e9a4 <tcgetattr@plt+0x1c6a8d4>
   3209c:	blhi	ed558 <tcgetattr@plt+0xe9488>
   320a0:	ldrbcs	pc, [ip, -r1, asr #4]	; <UNPREDICTABLE>
   320a4:	blmi	fe444ae8 <tcgetattr@plt+0xfe440a18>
   320a8:	cfldrsmi	mvf4, [r0, #488]	; 0x1e8
   320ac:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   320b0:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
   320b4:			; <UNDEFINED> instruction: 0xf04f9305
   320b8:	blmi	fe372cc0 <tcgetattr@plt+0xfe36ebf0>
   320bc:	stmdavs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}
   320c0:	addspl	pc, ip, #12582912	; 0xc00000
   320c4:	ldrsbeq	lr, [r3, #-147]	; 0xffffff6d
   320c8:	ldmib	r3, {r1, r4, fp, sp, lr}^
   320cc:	andls	r9, r3, pc, asr #20
   320d0:			; <UNDEFINED> instruction: 0xf8530c0e
   320d4:			; <UNDEFINED> instruction: 0xf8ad000b
   320d8:	tstcs	r1, r0, lsl r0
   320dc:	stmdaeq	r0, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
   320e0:	ldrsbcs	pc, [r0, #-131]!	; 0xffffff7d	; <UNPREDICTABLE>
   320e4:			; <UNDEFINED> instruction: 0xf88d59d8
   320e8:	andls	r6, r0, #18
   320ec:	ldrsbcs	pc, [r4, #-131]!	; 0xffffff7d	; <UNPREDICTABLE>
   320f0:			; <UNDEFINED> instruction: 0x7663e9d3
   320f4:			; <UNDEFINED> instruction: 0xf8d39201
   320f8:	mcr	1, 0, r2, cr8, cr12, {3}
   320fc:			; <UNDEFINED> instruction: 0xf7d12a10
   32100:	stmdavs	r3!, {r2, r3, r5, sl, fp, sp, lr, pc}
   32104:	sfmcc	f7, 1, [r4], {65}	; 0x41
   32108:	rsbsmi	pc, r8, r1, asr #4
   3210c:	mvnscc	pc, pc, asr #32
   32110:	cdppl	5, 9, cr15, cr12, cr3, {0}
   32114:	andlt	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   32118:	andcs	pc, ip, r3, asr r8	; <UNPREDICTABLE>
   3211c:	strbmi	r5, [r2], #-2072	; 0xfffff7e8
   32120:	andlt	pc, r0, lr, asr #17
   32124:	andcs	pc, ip, r3, asr #16
   32128:	smlalbtne	lr, pc, r3, r9	; <UNPREDICTABLE>
   3212c:			; <UNDEFINED> instruction: 0xf8acf7ff
   32130:	vadd.i8	d22, d1, d18
   32134:	ldmpl	r0, {r2, r3, r4, r5, r6, r8, r9, lr}^
   32138:			; <UNDEFINED> instruction: 0xf8a6f7ff
   3213c:	vadd.i8	d22, d1, d19
   32140:	ldmpl	r8, {r3, r4, r5, r7, r9, lr}
   32144:			; <UNDEFINED> instruction: 0xf0002800
   32148:			; <UNDEFINED> instruction: 0xf7ff80a0
   3214c:			; <UNDEFINED> instruction: 0xf8d4f89d
   32150:	vhadd.s8	d24, d1, d0
   32154:			; <UNDEFINED> instruction: 0xf8584248
   32158:	cmplt	r8, r2
   3215c:	submi	pc, ip, #268435460	; 0x10000004
   32160:	andlt	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   32164:			; <UNDEFINED> instruction: 0xf7d14659
   32168:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   3216c:	addhi	pc, r7, r0, asr #32
   32170:	mvnsmi	pc, r1, asr #4
   32174:			; <UNDEFINED> instruction: 0xf8582200
   32178:			; <UNDEFINED> instruction: 0xf8c8b001
   3217c:			; <UNDEFINED> instruction: 0xf1bb216c
   32180:	andle	r0, r8, r0, lsl #30
   32184:	rscsmi	pc, r4, #268435460	; 0x10000004
   32188:			; <UNDEFINED> instruction: 0xf8584658
   3218c:			; <UNDEFINED> instruction: 0xf7d11002
   32190:	stmdacs	r0, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
   32194:	vrhadd.s8	<illegal reg q14.5>, <illegal reg q0.5>, <illegal reg q14.5>
   32198:			; <UNDEFINED> instruction: 0xf85842f8
   3219c:			; <UNDEFINED> instruction: 0xf1bbb002
   321a0:	andle	r0, r8, r0, lsl #30
   321a4:	rscsmi	pc, ip, #268435460	; 0x10000004
   321a8:			; <UNDEFINED> instruction: 0xf8584658
   321ac:			; <UNDEFINED> instruction: 0xf7d11002
   321b0:	stmdacs	r0, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
   321b4:	vand	<illegal reg q14.5>, <illegal reg q0.5>, <illegal reg q3.5>
   321b8:			; <UNDEFINED> instruction: 0xf04f5268
   321bc:			; <UNDEFINED> instruction: 0xf8580b00
   321c0:			; <UNDEFINED> instruction: 0xf7ff0002
   321c4:	bmi	1330350 <tcgetattr@plt+0x132c280>
   321c8:	vadd.i8	d22, d1, d19
   321cc:	stmiapl	sl!, {r3, r4, r8, ip, lr}
   321d0:	cmplt	r8, r3, lsl #17	; <UNPREDICTABLE>
   321d4:			; <UNDEFINED> instruction: 0xc004f8b2
   321d8:	ldmibvc	r2, {r4, fp, sp, lr}
   321dc:	cmpgt	r0, r3, lsr #17	; <UNPREDICTABLE>
   321e0:	smlalbteq	pc, ip, r3, r8	; <UNPREDICTABLE>
   321e4:	cmpcs	r2, r3, lsl #17	; <UNPREDICTABLE>
   321e8:			; <UNDEFINED> instruction: 0xf7ff5858
   321ec:	stmdavs	r3!, {r0, r2, r3, r6, fp, ip, sp, lr, pc}
   321f0:	eorpl	pc, r4, #268435460	; 0x10000004
   321f4:			; <UNDEFINED> instruction: 0xf8c35898
   321f8:			; <UNDEFINED> instruction: 0xf7ffb184
   321fc:	stmdavs	r3!, {r0, r2, r6, fp, ip, sp, lr, pc}
   32200:			; <UNDEFINED> instruction: 0x46484651
   32204:	cmnlt	ip, r3, asr #17	; <UNPREDICTABLE>
   32208:	ldc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
   3220c:			; <UNDEFINED> instruction: 0xf001a803
   32210:	stmdavs	r3!, {r0, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   32214:	bls	5e6c8 <tcgetattr@plt+0x5a5f8>
   32218:	cmncs	r0, r3, asr #17	; <UNPREDICTABLE>
   3221c:			; <UNDEFINED> instruction: 0xf8c39a01
   32220:	mrc	1, 0, r2, cr8, cr4, {3}
   32224:			; <UNDEFINED> instruction: 0xf7ff0a10
   32228:	ldrtmi	pc, [r8], -r3, lsr #18	; <UNPREDICTABLE>
   3222c:	blx	196e238 <tcgetattr@plt+0x196a168>
   32230:			; <UNDEFINED> instruction: 0xf0014630
   32234:	stmdavs	r3!, {r0, r1, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   32238:	addmi	pc, ip, #268435460	; 0x10000004
   3223c:	orrslt	r5, r0, #152, 16	; 0x980000
   32240:	subne	lr, fp, #3457024	; 0x34c000
   32244:	stc	7, cr15, [r4], {209}	; 0xd1
   32248:			; <UNDEFINED> instruction: 0xf81ef7ff
   3224c:	blmi	9c4afc <tcgetattr@plt+0x9c0a2c>
   32250:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32254:	blls	18c2c4 <tcgetattr@plt+0x1881f4>
   32258:	qdaddle	r4, sl, r1
   3225c:	ldc	0, cr11, [sp], #28
   32260:	pop	{r1, r8, r9, fp, pc}
   32264:	usub8mi	r8, r8, r0
   32268:			; <UNDEFINED> instruction: 0xf80ef7ff
   3226c:	ldrdhi	pc, [r0], -r4
   32270:	ldrbmi	lr, [r8], -r1, lsr #15
   32274:			; <UNDEFINED> instruction: 0xf808f7ff
   32278:	ldrdhi	pc, [r0], -r4
   3227c:	ldrbmi	lr, [r8], -fp, lsl #15
   32280:			; <UNDEFINED> instruction: 0xf802f7ff
   32284:	ldrdhi	pc, [r0], -r4
   32288:			; <UNDEFINED> instruction: 0xf503e772
   3228c:	ldmdavs	r2, {r0, r3, r4, r5, r7, r9, ip, lr}
   32290:	vqdmulh.s<illegal width 8>	d27, d1, d2
   32294:	ldmpl	r8, {r2, r4, r5, r7, r9, lr}
   32298:			; <UNDEFINED> instruction: 0xfff6f7fe
   3229c:	vadd.i8	d22, d1, d18
   322a0:	ldmpl	r0, {r4, r5, r7, r8, r9, lr}^
   322a4:	vaba.s8	q15, <illegal reg q0.5>, <illegal reg q0.5>
   322a8:	ldmpl	r8, {r4, r7, r9, lr}
   322ac:	sbcle	r2, sp, r0, lsl #16
   322b0:			; <UNDEFINED> instruction: 0xf8d34a12
   322b4:	stmiapl	sl!, {r2, r3, r5, r8, ip}
   322b8:	addsmi	r6, r1, #1179648	; 0x120000
   322bc:	bmi	4662e0 <tcgetattr@plt+0x462210>
   322c0:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
   322c4:			; <UNDEFINED> instruction: 0xd1c14291
   322c8:	addsmi	pc, r4, #268435460	; 0x10000004
   322cc:			; <UNDEFINED> instruction: 0xf7fe5898
   322d0:	sbfx	pc, fp, #31, #28
   322d4:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   322d8:			; <UNDEFINED> instruction: 0xf9d4f001
   322dc:	ldrb	r6, [r8, r3, lsr #16]
   322e0:	bl	ffb7022c <tcgetattr@plt+0xffb6c15c>
   322e4:	muleq	r2, ip, r9
   322e8:	andeq	r0, r0, r0, asr #6
   322ec:	muleq	r2, r4, r9
   322f0:	andeq	r0, r0, r8, ror #6
   322f4:	andeq	r0, r0, r4, ror r5
   322f8:	strdeq	r6, [r2], -r4
   322fc:	andeq	r0, r0, ip, lsr r5
   32300:	andeq	r0, r0, r0, lsl #10
   32304:			; <UNDEFINED> instruction: 0x000118ba
   32308:	svcmi	0x00f0e92d
   3230c:	cdpmi	0, 13, cr11, cr10, cr13, {4}
   32310:	ldclmi	6, cr4, [sl, #580]	; 0x244
   32314:	ldrbtmi	r4, [lr], #-1548	; 0xfffff9f4
   32318:			; <UNDEFINED> instruction: 0x96059a18
   3231c:			; <UNDEFINED> instruction: 0xf8564607
   32320:	ldrtmi	r8, [r1], -r5
   32324:			; <UNDEFINED> instruction: 0x461e4615
   32328:			; <UNDEFINED> instruction: 0xf8d89a19
   3232c:	ldmib	sp, {ip, sp}^
   32330:	andls	sl, r4, #22528	; 0x5800
   32334:	ldrdcs	pc, [ip, -r3]!
   32338:	svclt	0x00084282
   3233c:	ldrbcc	pc, [pc, r2, lsl #2]!	; <UNPREDICTABLE>
   32340:			; <UNDEFINED> instruction: 0xf5034552
   32344:	svclt	0x000852a3
   32348:	bcc	2e778 <tcgetattr@plt+0x2a6a8>
   3234c:	svccc	0x00fff1b6
   32350:	ldrbmi	fp, [r6], -r8, lsl #30
   32354:	svccc	0x00fff1b9
   32358:	ldrtmi	fp, [r9], r8, lsl #30
   3235c:	bcs	4c3ac <tcgetattr@plt+0x482dc>
   32360:	teqhi	sp, r0, asr #32	; <UNPREDICTABLE>
   32364:	rscmi	pc, r4, #268435460	; 0x10000004
   32368:	bcs	485d8 <tcgetattr@plt+0x44508>
   3236c:	teqhi	r1, r0, asr #32	; <UNPREDICTABLE>
   32370:	ldrdne	pc, [r8, r3]
   32374:	ldrdcs	pc, [ip, -r3]!
   32378:			; <UNDEFINED> instruction: 0xb1213a01
   3237c:	ldrdne	pc, [r0, #-131]	; 0xffffff7d
   32380:	vsubl.s8	q2, d16, d17
   32384:	ldrmi	r8, [r2, #257]	; 0x101
   32388:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
   3238c:	movweq	lr, #39511	; 0x9a57
   32390:			; <UNDEFINED> instruction: 0xf8d8d11b
   32394:			; <UNDEFINED> instruction: 0xf8d33000
   32398:	bcc	7a850 <tcgetattr@plt+0x76780>
   3239c:	svclt	0x0018455c
   323a0:			; <UNDEFINED> instruction: 0xf04042b2
   323a4:	stccs	0, cr8, [r0], {255}	; 0xff
   323a8:	rscshi	pc, ip, r0, asr #32
   323ac:	rsbmi	pc, ip, #268435460	; 0x10000004
   323b0:	bcs	48620 <tcgetattr@plt+0x44550>
   323b4:	cmphi	r1, r0	; <UNPREDICTABLE>
   323b8:			; <UNDEFINED> instruction: 0xf0002d00
   323bc:	vand	d24, d1, d8
   323c0:	ldmpl	pc, {r2, r5, r6, r7, r9, lr}	; <UNPREDICTABLE>
   323c4:			; <UNDEFINED> instruction: 0xf0402f00
   323c8:	strmi	r8, [r3, #274]!	; 0x112
   323cc:	strls	fp, [r2, #-4001]	; 0xfffff05f
   323d0:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
   323d4:	ldrtmi	r9, [sl], -r3, lsl #6
   323d8:	sbc	sp, r4, sp, lsl #20
   323dc:	strtmi	r9, [r1], -r2, lsl #22
   323e0:	movwls	r2, #0
   323e4:			; <UNDEFINED> instruction: 0xf0024633
   323e8:	blls	1316d4 <tcgetattr@plt+0x12d604>
   323ec:	adcmi	r3, r3, #16777216	; 0x1000000
   323f0:	adcshi	pc, r9, r0
   323f4:			; <UNDEFINED> instruction: 0xf8d8464a
   323f8:	strmi	r1, [r3, #0]!
   323fc:	ldrbmi	fp, [r6], -r8, lsl #30
   32400:	ldrdcc	pc, [ip, -r1]!
   32404:	stmiblt	r2, {r0, r8, r9, fp, ip, sp}
   32408:	rsbsmi	pc, r4, r1, asr #4
   3240c:	cmnlt	r0, r8, lsl #16
   32410:			; <UNDEFINED> instruction: 0xf000429e
   32414:	stmdals	r2, {r0, r7, pc}
   32418:			; <UNDEFINED> instruction: 0xf0002800
   3241c:	vhadd.s8	d24, d17, d25
   32420:	stmdapl	r8, {r2, r5, r6, r7, lr}
   32424:			; <UNDEFINED> instruction: 0xf0402800
   32428:	addsmi	r8, lr, #163	; 0xa3
   3242c:	blls	166628 <tcgetattr@plt+0x162558>
   32430:	sbcsle	r2, r3, r0, lsl #22
   32434:	ldrsbcc	pc, [r0], #129	; 0x81	; <UNPREDICTABLE>
   32438:	sbcle	r2, pc, r0, lsl #22
   3243c:	ldrmi	r9, [sp], -r2, lsl #30
   32440:	stmdavs	sp!, {r0, r1, sp, lr, pc}
   32444:			; <UNDEFINED> instruction: 0xf0002d00
   32448:			; <UNDEFINED> instruction: 0xf8d58091
   3244c:	adcmi	r3, r3, #144	; 0x90
   32450:			; <UNDEFINED> instruction: 0xf8d5dcf7
   32454:	adcmi	r3, r3, #148	; 0x94
   32458:			; <UNDEFINED> instruction: 0xf8d5dbf3
   3245c:	adcsmi	r3, r3, #136	; 0x88
   32460:			; <UNDEFINED> instruction: 0xf8d5dcef
   32464:	addsmi	r3, sl, #140	; 0x8c
   32468:	bvs	aa981c <tcgetattr@plt+0xaa574c>
   3246c:			; <UNDEFINED> instruction: 0xe7e8b919
   32470:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   32474:	stmibvs	fp, {r0, r2, r5, r6, r7, ip, lr, pc}
   32478:	lfmle	f4, 2, [r9], #652	; 0x28c
   3247c:	adcmi	r6, r3, #3325952	; 0x32c000
   32480:	stmdbvs	fp, {r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
   32484:	lfmle	f4, 2, [r3], #716	; 0x2cc
   32488:	addmi	r6, r2, #72, 18	; 0x120000
   3248c:			; <UNDEFINED> instruction: 0xf8d5dcf0
   32490:	strls	ip, [r6, #-36]	; 0xffffffdc
   32494:			; <UNDEFINED> instruction: 0xf1bc9702
   32498:	addsle	r0, pc, r0, lsl #30
   3249c:	blle	fe782f0c <tcgetattr@plt+0xfe77ee3c>
   324a0:	blle	fe702f68 <tcgetattr@plt+0xfe6fee98>
   324a4:	bne	ff84c7d8 <tcgetattr@plt+0xff848708>
   324a8:			; <UNDEFINED> instruction: 0xf8dcd498
   324ac:	addsmi	r3, r8, #8
   324b0:	stmvs	r9, {r2, r4, r7, r9, fp, ip, lr, pc}
   324b4:	ldrle	r1, [r1], #2675	; 0xa73
   324b8:	ldrdpl	pc, [r4], -ip
   324bc:	adcmi	r1, r9, #331776	; 0x51000
   324c0:	vstrls	s26, [r5, #-560]	; 0xfffffdd0
   324c4:			; <UNDEFINED> instruction: 0xf8df461a
   324c8:			; <UNDEFINED> instruction: 0xf8dce1b8
   324cc:	movwls	r3, #32768	; 0x8000
   324d0:	andcc	pc, lr, r5, asr r8	; <UNPREDICTABLE>
   324d4:	ldrmi	r9, [pc], -r6, lsl #26
   324d8:	bvs	feb98108 <tcgetattr@plt+0xfeb94038>
   324dc:	strls	r9, [r9, #-2818]	; 0xfffff4fe
   324e0:			; <UNDEFINED> instruction: 0x5018f8dc
   324e4:	strls	r6, [fp, #-2285]	; 0xfffff713
   324e8:			; <UNDEFINED> instruction: 0xf8c7683d
   324ec:	svcls	0x0006c000
   324f0:	cfstr32ls	mvfx9, [fp, #-28]	; 0xffffffe4
   324f4:	andvc	pc, r0, ip, asr #17
   324f8:	stceq	0, cr15, [r0], {79}	; 0x4f
   324fc:	eorgt	pc, r8, r7, asr #17
   32500:	strbmi	r4, [r0, ip, lsr #13]!
   32504:	stmdbls	r8, {r1, r3, r9, fp, ip, pc}
   32508:	ldmdavs	r3, {r0, r3, r8, sl, fp, ip, pc}
   3250c:	andsvs	r9, r9, r6, lsl #30
   32510:	adcsvs	r9, sp, #7168	; 0x1c00
   32514:			; <UNDEFINED> instruction: 0xe7686013
   32518:	ldrdeq	pc, [r4, #-129]	; 0xffffff7f
   3251c:			; <UNDEFINED> instruction: 0xd10442b0
   32520:	ldrdeq	pc, [r8, #-129]	; 0xffffff7f
   32524:			; <UNDEFINED> instruction: 0xf43f42a0
   32528:	vrecps.f32	q13, <illegal reg q0.5>, q11
   3252c:	stmiapl	fp, {r4, r5, r6, r8, r9, lr}^
   32530:			; <UNDEFINED> instruction: 0xf43f2b00
   32534:	blls	de32c <tcgetattr@plt+0xda25c>
   32538:	vrhadd.s8	d27, d1, d27
   3253c:	stmiapl	fp, {r2, r5, r6, r7, r8, r9, lr}^
   32540:			; <UNDEFINED> instruction: 0xf43f2b00
   32544:	ssub16mi	sl, r0, r4
   32548:			; <UNDEFINED> instruction: 0xf0014621
   3254c:			; <UNDEFINED> instruction: 0xf8d8fcbb
   32550:	vhadd.s8	d19, d1, d0
   32554:	strcc	r4, [r1], #-624	; 0xfffffd90
   32558:			; <UNDEFINED> instruction: 0xf7fe5898
   3255c:	blls	131fb8 <tcgetattr@plt+0x12dee8>
   32560:			; <UNDEFINED> instruction: 0xf47f42a3
   32564:	andlt	sl, sp, r7, asr #30
   32568:	svchi	0x00f0e8bd
   3256c:	ldr	r9, [r5, -r2, lsl #14]!
   32570:			; <UNDEFINED> instruction: 0x46214630
   32574:	stc2	0, cr15, [r6], #4
   32578:	ldrdcs	pc, [r0], -r8
   3257c:	cmnmi	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
   32580:			; <UNDEFINED> instruction: 0xf7fe58d0
   32584:	ldr	pc, [r0, -r1, lsl #29]!
   32588:			; <UNDEFINED> instruction: 0xf6ff4296
   3258c:	ldrbmi	sl, [r9, #-3836]	; 0xfffff104
   32590:	ldrmi	sp, [r2, #2820]	; 0xb04
   32594:	ldrbmi	fp, [r9, #-4008]	; 0xfffff058
   32598:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {3}
   3259c:			; <UNDEFINED> instruction: 0xf8c32100
   325a0:	ldrbt	r1, [r0], r8, lsl #3
   325a4:	ldr	r2, [r0, -r0, lsl #14]
   325a8:	svclt	0x0018455c
   325ac:	svceq	0x0000f1b9
   325b0:	svcge	0x000bf47f
   325b4:			; <UNDEFINED> instruction: 0xf47f4556
   325b8:			; <UNDEFINED> instruction: 0xf8d3aee9
   325bc:	bcc	7aa84 <tcgetattr@plt+0x769b4>
   325c0:	eorle	r4, r2, sl, asr r5
   325c4:	andeq	lr, r9, #356352	; 0x57000
   325c8:	mrcge	4, 7, APSR_nzcv, cr15, cr15, {3}
   325cc:	mvnle	r2, r0, lsl #24
   325d0:	strtmi	lr, [r8], -ip, ror #13
   325d4:	blx	3f05da <tcgetattr@plt+0x3ec50a>
   325d8:	ldrdcc	pc, [r0], -r8
   325dc:	blmi	aac104 <tcgetattr@plt+0xaa8034>
   325e0:	ldmpl	r0, {r0, r2, r9, fp, ip, pc}^
   325e4:	blx	fe0ee5f2 <tcgetattr@plt+0xfe0ea522>
   325e8:	ldrdcc	pc, [r0], -r8
   325ec:			; <UNDEFINED> instruction: 0x2100e6ba
   325f0:			; <UNDEFINED> instruction: 0xf0014608
   325f4:			; <UNDEFINED> instruction: 0xf8d8fc67
   325f8:	vhadd.s8	d18, d1, d0
   325fc:	ldmpl	r0, {r2, r3, r5, r6, r8, r9, lr}^
   32600:	pop	{r0, r2, r3, ip, sp, pc}
   32604:			; <UNDEFINED> instruction: 0xf7fe4ff0
   32608:			; <UNDEFINED> instruction: 0xb125be3f
   3260c:	rscmi	pc, r4, #268435460	; 0x10000004
   32610:	bcs	48880 <tcgetattr@plt+0x447b0>
   32614:	b	1626974 <tcgetattr@plt+0x16228a4>
   32618:	tstle	r7, r4, lsl #4
   3261c:	addcc	pc, r8, #268435460	; 0x10000004
   32620:	bllt	8c8890 <tcgetattr@plt+0x8c47c0>
   32624:	rsbmi	pc, r4, #268435460	; 0x10000004
   32628:	stmiblt	r0, {r3, r4, r7, fp, ip, lr}^
   3262c:	rsbmi	pc, r8, #268435460	; 0x10000004
   32630:	bcs	488a0 <tcgetattr@plt+0x447d0>
   32634:	mcrge	4, 5, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
   32638:	blle	183bb0 <tcgetattr@plt+0x17fae0>
   3263c:	rsbsmi	pc, r0, #268435460	; 0x10000004
   32640:	blcs	488b4 <tcgetattr@plt+0x447e4>
   32644:	mcrge	4, 5, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   32648:	ldrtmi	r4, [r8], -r1, lsr #12
   3264c:	ldc2	0, cr15, [sl], #-4
   32650:	ldrdcs	pc, [r0], -r8
   32654:	msrmi	SPSR_f, #268435460	; 0x10000004
   32658:			; <UNDEFINED> instruction: 0x4627e7d1
   3265c:			; <UNDEFINED> instruction: 0xf7fee6b5
   32660:			; <UNDEFINED> instruction: 0xf8d8fe13
   32664:	andcs	r3, r0, #0
   32668:	subscs	lr, r1, #3194880	; 0x30c000
   3266c:			; <UNDEFINED> instruction: 0xf7ffe77b
   32670:			; <UNDEFINED> instruction: 0xf8d8fd11
   32674:	ldrb	r3, [r5, r0]
   32678:	andeq	r6, r2, lr, lsr #14
   3267c:	andeq	r0, r0, r8, ror #6
   32680:	andeq	r0, r0, r8, asr r3
   32684:	andeq	r0, r0, r4, ror r5
   32688:	andcs	r4, r0, #11264	; 0x2c00
   3268c:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   32690:	addlt	r4, r4, sl, lsl #24
   32694:			; <UNDEFINED> instruction: 0x46104611
   32698:	ldmdavs	ip, {r0, r1, r3, r4, r8, fp, ip, lr}
   3269c:	ldrdcc	pc, [ip, -r4]!
   326a0:	andls	r9, r2, #805306368	; 0x30000000
   326a4:			; <UNDEFINED> instruction: 0xf8d43b01
   326a8:	movwls	r4, #304	; 0x130
   326ac:	strls	r3, [r1], #-3073	; 0xfffff3ff
   326b0:	mcr2	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   326b4:	ldclt	0, cr11, [r0, #-16]
   326b8:			; <UNDEFINED> instruction: 0x000263b6
   326bc:	andeq	r0, r0, r8, ror #6
   326c0:	mvnsmi	lr, sp, lsr #18
   326c4:	cmnmi	r8, r1, asr #4	; <UNPREDICTABLE>
   326c8:	ldrdhi	pc, [r8, -pc]
   326cc:	rscscc	pc, pc, #79	; 0x4f
   326d0:	strmi	r4, [r6], -r1, asr #22
   326d4:			; <UNDEFINED> instruction: 0xf85844f8
   326d8:	stmdavs	r3!, {r0, r1, lr}
   326dc:	stmib	r3, {r3, r4, r6, fp, ip, lr}^
   326e0:			; <UNDEFINED> instruction: 0xf7fe224f
   326e4:	stmdavs	r2!, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   326e8:	cmnmi	ip, #268435460	; 0x10000004	; <UNPREDICTABLE>
   326ec:			; <UNDEFINED> instruction: 0xf7fe58d0
   326f0:	stmdavs	r7!, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   326f4:	movtmi	pc, #33345	; 0x8241	; <UNPREDICTABLE>
   326f8:	teqlt	r8, r8	; <illegal shifter operand>
   326fc:	movtmi	pc, #49729	; 0xc241	; <UNPREDICTABLE>
   32700:			; <UNDEFINED> instruction: 0x462958fd
   32704:	stmia	r6!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32708:	cmple	r5, r0, lsl #16
   3270c:	mvnsmi	pc, #268435460	; 0x10000004
   32710:	ldmpl	r8!, {r8, sl, sp}^
   32714:	msrpl	SPSR_fs, r7, asr #17
   32718:	ldc2	7, cr15, [r6, #1016]!	; 0x3f8
   3271c:	vadd.i8	d22, d1, d18
   32720:	ldmpl	r0, {r3, r4, r5, r6, r7, r8, r9, lr}^
   32724:	ldc2	7, cr15, [r0, #1016]!	; 0x3f8
   32728:	vadd.i8	d22, d1, d19
   3272c:	ldmpl	r8, {r3, r4, r5, r7, r9, lr}
   32730:	ldrbpl	lr, [ip, #-2499]	; 0xfffff63d
   32734:	stc2	7, cr15, [r8, #1016]!	; 0x3f8
   32738:	vadd.i8	d22, d1, d18
   3273c:	ldmpl	r0, {r2, r3, r4, r5, r6, r8, r9, ip, lr}^
   32740:	stc2	7, cr15, [r2, #1016]!	; 0x3f8
   32744:	vadd.i8	d22, d1, d18
   32748:	ldmpl	r0, {r3, r5, r6, r8, r9, ip, lr}^
   3274c:	ldc2	7, cr15, [ip, #1016]	; 0x3f8
   32750:	stmdavs	r3!, {r1, r5, r9, fp, lr}
   32754:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   32758:	cmppl	r8, r3, lsl #17	; <UNPREDICTABLE>
   3275c:	ldmhi	r1, {r4, fp, sp, lr}
   32760:			; <UNDEFINED> instruction: 0xf8c37992
   32764:			; <UNDEFINED> instruction: 0xf8a3014c
   32768:			; <UNDEFINED> instruction: 0xf8831150
   3276c:	biclt	r2, r6, r2, asr r1
   32770:	teqne	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   32774:	strcs	r4, [r2], -r8, lsr #12
   32778:			; <UNDEFINED> instruction: 0xf7ff3901
   3277c:	stmdavs	r3!, {r0, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   32780:	stmib	r3, {r0, r1, sp}^
   32784:			; <UNDEFINED> instruction: 0xf7ff5551
   32788:			; <UNDEFINED> instruction: 0xf7fffaef
   3278c:	shsub16mi	pc, r0, sp	; <UNPREDICTABLE>
   32790:	ldrhmi	lr, [r0, #141]!	; 0x8d
   32794:	blt	cf0720 <tcgetattr@plt+0xcec650>
   32798:			; <UNDEFINED> instruction: 0xf7fe4628
   3279c:	stmdavs	r7!, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   327a0:	ldmib	r3, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   327a4:			; <UNDEFINED> instruction: 0xf7ff014d
   327a8:	stmdavs	r3!, {r0, r1, r2, r6, r9, fp, ip, sp, lr, pc}
   327ac:			; <UNDEFINED> instruction: 0xf8d34630
   327b0:	stmdbcc	r1, {r4, r5, r8, ip}
   327b4:	blx	fe7707b8 <tcgetattr@plt+0xfe76c6e8>
   327b8:	andcs	r6, r3, r3, lsr #16
   327bc:	ldrbvs	lr, [r1], -r3, asr #19
   327c0:	blx	ff4f07c4 <tcgetattr@plt+0xff4ec6f4>
   327c4:			; <UNDEFINED> instruction: 0xff60f7ff
   327c8:	pop	{r4, r5, r9, sl, lr}
   327cc:			; <UNDEFINED> instruction: 0xf7e141f0
   327d0:	svclt	0x0000ba15
   327d4:	andeq	r6, r2, r0, ror r3
   327d8:	andeq	r0, r0, r8, ror #6
   327dc:	andeq	r0, r0, r4, ror r5
   327e0:	ldrbmi	lr, [r0, sp, lsr #18]!
   327e4:	cdpmi	6, 11, cr4, cr10, cr5, {0}
   327e8:	blmi	feedea08 <tcgetattr@plt+0xfeeda938>
   327ec:	ldmpl	r7!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   327f0:			; <UNDEFINED> instruction: 0xf8d4683c
   327f4:	blcs	7ef1c <tcgetattr@plt+0x7ae4c>
   327f8:			; <UNDEFINED> instruction: 0xf641d020
   327fc:	stmiapl	r2!, {r3, r4, r6, r7, r8, r9, ip}^
   32800:	vmla.i8	<illegal reg q13.5>, <illegal reg q8.5>, q5
   32804:			; <UNDEFINED> instruction: 0xf8d45108
   32808:	stmdapl	r1!, {r7, r8, ip, sp}^
   3280c:	blcs	11ec38 <tcgetattr@plt+0x11ab68>
   32810:	blcs	a69c0 <tcgetattr@plt+0xa28f0>
   32814:	blcs	166878 <tcgetattr@plt+0x1627a8>
   32818:	adchi	pc, r9, r0
   3281c:			; <UNDEFINED> instruction: 0xf1a3b15d
   32820:	stmdavc	sl!, {r1, r8, r9}
   32824:			; <UNDEFINED> instruction: 0xf383fab3
   32828:	bcs	34d9c <tcgetattr@plt+0x30ccc>
   3282c:	movwcs	fp, #3848	; 0xf08
   32830:			; <UNDEFINED> instruction: 0xf0402b00
   32834:	andlt	r8, r6, r1, lsr #2
   32838:			; <UNDEFINED> instruction: 0x87f0e8bd
   3283c:	ldrdcc	pc, [r0, r4]
   32840:	bicsle	r2, sl, r1, lsl #22
   32844:	ldmib	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   32848:	vstrcs.16	s16, [r0, #-162]	; 0xffffff5e	; <UNPREDICTABLE>
   3284c:	rscshi	pc, ip, r0
   32850:			; <UNDEFINED> instruction: 0xf7d14628
   32854:	strmi	lr, [r2], -r8, lsl #21
   32858:	ldrdcc	pc, [ip, -r4]!
   3285c:			; <UNDEFINED> instruction: 0xf8d42000
   32860:	addsmi	r1, sl, #48, 2
   32864:	mvnscc	pc, r1, lsl #2
   32868:	ldrmi	fp, [sl], -r8, lsr #31
   3286c:			; <UNDEFINED> instruction: 0xf0014692
   32870:	blmi	fe6b151c <tcgetattr@plt+0xfe6ad44c>
   32874:	stmdavs	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}
   32878:	ldmdavs	fp!, {r0, r1, r3, r4, r5, r8, fp, ip, sp, pc}
   3287c:	ldrsbcc	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   32880:	ldmdavs	fp, {r0, r1, r3, r4, r8, ip, sp, pc}
   32884:			; <UNDEFINED> instruction: 0xf0002b00
   32888:	blmi	fe552c58 <tcgetattr@plt+0xfe54eb88>
   3288c:			; <UNDEFINED> instruction: 0x463058f6
   32890:	blx	b6e89c <tcgetattr@plt+0xb6a7cc>
   32894:	tstcs	r0, r2, asr r6
   32898:			; <UNDEFINED> instruction: 0xf7fe4628
   3289c:	stmdavs	r3!, {r0, r1, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   328a0:	blcs	4c990 <tcgetattr@plt+0x488c0>
   328a4:	adcshi	pc, r5, r0, asr #32
   328a8:	ldrsbne	pc, [r0], #130	; 0x82	; <UNPREDICTABLE>
   328ac:	ldrdcc	pc, [ip, -r2]!
   328b0:	stmdavs	r9, {r0, r3, r4, r8, ip, sp, pc}
   328b4:			; <UNDEFINED> instruction: 0xf0002900
   328b8:	addsmi	r8, r8, #202	; 0xca
   328bc:	adcshi	pc, r7, r0, asr #5
   328c0:	svccc	0x00fff1b8
   328c4:			; <UNDEFINED> instruction: 0xf1b9bf18
   328c8:			; <UNDEFINED> instruction: 0xf0403fff
   328cc:	stmdavc	fp!, {r0, r2, r3, r4, r7, pc}
   328d0:	ldmdavs	sl!, {r4, r5, r9, sl, lr}
   328d4:	svclt	0x00183b00
   328d8:			; <UNDEFINED> instruction: 0xf8c22301
   328dc:	andlt	r3, r6, r4, lsl #3
   328e0:			; <UNDEFINED> instruction: 0x47f0e8bd
   328e4:	blt	ee8f0 <tcgetattr@plt+0xea820>
   328e8:	ldrdmi	pc, [r4, r4]
   328ec:			; <UNDEFINED> instruction: 0xf0402c00
   328f0:	stccs	0, cr8, [r0, #-816]	; 0xfffffcd0
   328f4:	stmdavc	fp!, {r0, r1, r2, r3, r4, r7, ip, lr, pc}
   328f8:	addsle	r2, ip, r0, lsl #22
   328fc:	ldmpl	r0!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, lr}^
   32900:			; <UNDEFINED> instruction: 0xf9f4f001
   32904:			; <UNDEFINED> instruction: 0xf7fe4620
   32908:	ldmdavs	fp!, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
   3290c:	ldrdcs	pc, [r4, r3]
   32910:			; <UNDEFINED> instruction: 0xf0402a00
   32914:	stmdavc	sl!, {r0, r4, r6, r7, pc}
   32918:	addle	r2, ip, r0, lsl #20
   3291c:	andspl	pc, r0, #268435460	; 0x10000004
   32920:	ldmpl	r8, {r8, sp}
   32924:	ldc2l	7, cr15, [r4], {254}	; 0xfe
   32928:	vtst.8	d22, d1, d27
   3292c:	ldmpl	ip, {r2, r3, r9, ip, lr}
   32930:	stcle	12, cr2, [r7], {-0}
   32934:	eorspl	pc, r8, #268435460	; 0x10000004
   32938:	ldrdmi	pc, [ip, -r3]!
   3293c:	blcs	48bb0 <tcgetattr@plt+0x44ae0>
   32940:	stccc	15, cr11, [r1], {8}
   32944:			; <UNDEFINED> instruction: 0xf7d14628
   32948:	adcmi	lr, r0, #57344	; 0xe000
   3294c:	adcshi	pc, fp, r0, asr #6
   32950:	strtmi	r4, [r8], -r1, lsr #12
   32954:			; <UNDEFINED> instruction: 0xff24f001
   32958:	vtst.8	d22, d1, d26
   3295c:	ldmpl	r0, {r2, r4, r8, r9, ip, lr}^
   32960:	ldc2	7, cr15, [r2], {254}	; 0xfe
   32964:	andcs	r6, r1, #3866624	; 0x3b0000
   32968:	orrcs	pc, r4, r3, asr #17
   3296c:	ldmib	r4, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}^
   32970:	vstrcs.16	s16, [r0, #-162]	; 0xffffff5e	; <UNPREDICTABLE>
   32974:	addshi	pc, sp, r0
   32978:			; <UNDEFINED> instruction: 0xf7d14628
   3297c:			; <UNDEFINED> instruction: 0x4602e9f4
   32980:	ldrdcc	pc, [ip, -r4]!
   32984:	strmi	r2, [r8], -r0, lsl #2
   32988:	svclt	0x00a8429a
   3298c:			; <UNDEFINED> instruction: 0x4692461a
   32990:	blx	fe66e99c <tcgetattr@plt+0xfe66a8cc>
   32994:	ldmpl	r4!, {r4, r6, r8, r9, fp, lr}^
   32998:	ldmdblt	r3, {r0, r1, r5, fp, sp, lr}^
   3299c:			; <UNDEFINED> instruction: 0xf8d3683b
   329a0:	ldrsblt	r3, [r3, -r0]!
   329a4:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
   329a8:	blmi	1344ee4 <tcgetattr@plt+0x1340e14>
   329ac:	ldmpl	r6!, {r4, r5, r6, fp, ip, lr}^
   329b0:	blmi	12ea9c0 <tcgetattr@plt+0x12e68f0>
   329b4:			; <UNDEFINED> instruction: 0x463058f6
   329b8:			; <UNDEFINED> instruction: 0xf998f001
   329bc:	tstcs	r0, r2, asr r6
   329c0:			; <UNDEFINED> instruction: 0xf7fe4628
   329c4:	stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   329c8:	ldmdavs	fp!, {r0, r1, r4, r5, r8, r9, fp, ip, sp, pc}
   329cc:	ldrdcc	pc, [ip, -r3]!
   329d0:			; <UNDEFINED> instruction: 0xf1004298
   329d4:	ble	2739e0 <tcgetattr@plt+0x26f910>
   329d8:			; <UNDEFINED> instruction: 0xf0012020
   329dc:	ldmdavs	fp!, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   329e0:	ldrdcc	pc, [ip, -r3]!
   329e4:			; <UNDEFINED> instruction: 0xf10442a3
   329e8:	cfldrdle	mvd0, [r5], #4
   329ec:			; <UNDEFINED> instruction: 0xf6bf429c
   329f0:	tstcs	r0, r7, ror #30
   329f4:	strtmi	r3, [r2], -r1, lsl #22
   329f8:	movwls	r4, #1568	; 0x620
   329fc:	smlabtne	r2, sp, r9, lr
   32a00:			; <UNDEFINED> instruction: 0xf7ff9101
   32a04:	ldrb	pc, [fp, -r1, lsl #25]	; <UNPREDICTABLE>
   32a08:	strbmi	r4, [r0], -r9, asr #12
   32a0c:	blx	16eea18 <tcgetattr@plt+0x16ea948>
   32a10:			; <UNDEFINED> instruction: 0xf8d2e75d
   32a14:	ldrb	r3, [r0, -ip, lsr #2]
   32a18:			; <UNDEFINED> instruction: 0xf8d3683b
   32a1c:			; <UNDEFINED> instruction: 0xf8d320d0
   32a20:	tstlt	r2, ip, lsr #2
   32a24:	bcs	4ca74 <tcgetattr@plt+0x489a4>
   32a28:			; <UNDEFINED> instruction: 0x4604d0d2
   32a2c:			; <UNDEFINED> instruction: 0xf8d2e7de
   32a30:	blcc	76ef8 <tcgetattr@plt+0x72e28>
   32a34:	strmi	r2, [r2], -r0, lsl #8
   32a38:	movwls	r3, #2305	; 0x901
   32a3c:	stmib	sp, {r0, r8, ip, pc}^
   32a40:			; <UNDEFINED> instruction: 0xf7ff4402
   32a44:	ldr	pc, [fp, -r1, ror #24]!
   32a48:	ldrbtmi	r4, [sp], #-3366	; 0xfffff2da
   32a4c:	addsmi	lr, r8, #4, 14	; 0x100000
   32a50:	streq	pc, [r1], #-256	; 0xffffff00
   32a54:	eorcs	sp, r0, r9, lsl #20
   32a58:	ldc2l	0, cr15, [ip], #4
   32a5c:			; <UNDEFINED> instruction: 0xf8d2683a
   32a60:	adcmi	r3, r3, #44, 2
   32a64:	streq	pc, [r1], #-260	; 0xfffffefc
   32a68:			; <UNDEFINED> instruction: 0x4620dcf5
   32a6c:	ldmdbmi	ip, {r0, r2, r5, r8, r9, sl, sp, lr, pc}
   32a70:	ldmdapl	r0!, {r1, r3, r4, r8, r9, fp, lr}^
   32a74:			; <UNDEFINED> instruction: 0xe70b58f6
   32a78:			; <UNDEFINED> instruction: 0x462a491b
   32a7c:	ldrbtmi	r2, [r9], #-0
   32a80:	pop	{r1, r2, ip, sp, pc}
   32a84:			; <UNDEFINED> instruction: 0xf7d447f0
   32a88:	blmi	5614bc <tcgetattr@plt+0x55d3ec>
   32a8c:	ldmpl	r0!, {r0, r2, r9, ip, pc}^
   32a90:			; <UNDEFINED> instruction: 0xf92cf001
   32a94:	ldrmi	r9, [r0], -r5, lsl #20
   32a98:	mcrr2	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
   32a9c:			; <UNDEFINED> instruction: 0xf8d3683b
   32aa0:	stmdblt	sl, {r2, r7, r8, sp}^
   32aa4:			; <UNDEFINED> instruction: 0xf8c32200
   32aa8:	stfcss	f2, [r0, #-528]	; 0xfffffdf0
   32aac:	svcge	0x0033f47f
   32ab0:	stcmi	6, cr14, [lr, #-772]	; 0xfffffcfc
   32ab4:			; <UNDEFINED> instruction: 0xe763447d
   32ab8:	andspl	pc, r8, #268435460	; 0x10000004
   32abc:			; <UNDEFINED> instruction: 0xf7fe5898
   32ac0:	ldmdavs	fp!, {r0, r1, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   32ac4:	strtmi	lr, [r8], -lr, ror #15
   32ac8:	ldc2l	0, cr15, [ip]
   32acc:	svclt	0x0000e744
   32ad0:	andeq	r6, r2, r8, asr r2
   32ad4:	andeq	r0, r0, r8, ror #6
   32ad8:	andeq	r0, r0, r8, lsl #10
   32adc:	andeq	r0, r0, r4, ror r5
   32ae0:	andeq	r0, r0, r4, asr r4
   32ae4:	andeq	r1, r1, r6, lsr r7
   32ae8:	andeq	pc, r0, r6, asr #27
   32aec:	andeq	r1, r1, ip, asr #13
   32af0:	mvnsmi	lr, sp, lsr #18
   32af4:	stcmi	0, cr11, [lr, #-520]!	; 0xfffffdf8
   32af8:	ldrbtmi	r4, [sp], #-2862	; 0xfffff4d2
   32afc:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   32b00:	ldrdvs	pc, [r0], -r8
   32b04:			; <UNDEFINED> instruction: 0xf7d14630
   32b08:	tstcs	r0, lr, lsr #18
   32b0c:	ldrtmi	r4, [r0], -r4, lsl #12
   32b10:	blx	fe1f0b10 <tcgetattr@plt+0xfe1eca40>
   32b14:	stmiapl	pc!, {r3, r5, r9, fp, lr}	; <UNPREDICTABLE>
   32b18:	ldmdavs	r8!, {r1, r2, r9, sl, lr}
   32b1c:	andvc	pc, r8, r0, lsl #10
   32b20:			; <UNDEFINED> instruction: 0xf8cef009
   32b24:			; <UNDEFINED> instruction: 0xf8d2683a
   32b28:	blcs	bf250 <tcgetattr@plt+0xbb180>
   32b2c:	vqadd.s8	d29, d1, d22
   32b30:			; <UNDEFINED> instruction: 0xf8d85308
   32b34:	ldmpl	r3, {}^	; <UNPREDICTABLE>
   32b38:	ldrdne	pc, [ip], #130	; 0x82	; <UNPREDICTABLE>
   32b3c:	vmul.i8	<illegal reg q13.5>, <illegal reg q8.5>, <illegal reg q5.5>
   32b40:			; <UNDEFINED> instruction: 0xf8d25338
   32b44:	ldmpl	r3, {r2, r3, r5, r8, ip, lr}^
   32b48:	blcs	399e0 <tcgetattr@plt+0x35910>
   32b4c:	qadd16mi	fp, fp, r4
   32b50:	strtmi	r1, [r3], #-3691	; 0xfffff195
   32b54:	andvc	pc, r8, #8388608	; 0x800000
   32b58:	andcs	r9, r0, #0, 4
   32b5c:	eorcs	r9, r5, #268435456	; 0x10000000
   32b60:	mrc2	7, 1, pc, cr6, cr4, {6}
   32b64:	stmdavc	r3, {r3, r8, ip, sp, pc}
   32b68:	andcs	fp, r0, fp, ror r9
   32b6c:	pop	{r1, ip, sp, pc}
   32b70:			; <UNDEFINED> instruction: 0xf7ff41f0
   32b74:			; <UNDEFINED> instruction: 0xf8d2be35
   32b78:	blcs	ff180 <tcgetattr@plt+0xfb0b0>
   32b7c:	vand	<illegal reg q14.5>, <illegal reg q8.5>, <illegal reg q7.5>
   32b80:	ldmpl	r3, {r2, r3, r8, r9, ip, lr}^
   32b84:	vstmiale	r5!, {d18-d17}
   32b88:			; <UNDEFINED> instruction: 0xf7ffe7d9
   32b8c:	ldmdavs	r8!, {r0, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   32b90:	ldrdcc	pc, [r0, r0]
   32b94:			; <UNDEFINED> instruction: 0xf8d0b113
   32b98:	ldmdblt	r3, {r3, r4, r5, r9, ip, sp}
   32b9c:	pop	{r1, ip, sp, pc}
   32ba0:			; <UNDEFINED> instruction: 0xf50081f0
   32ba4:	andlt	r7, r2, r8
   32ba8:	ldrhmi	lr, [r0, #141]!	; 0x8d
   32bac:	ldmdalt	lr, {r0, r3, ip, sp, lr, pc}^
   32bb0:	andeq	r5, r2, sl, asr #30
   32bb4:	andeq	r0, r0, r0, ror r4
   32bb8:	andeq	r0, r0, r8, ror #6
   32bbc:	blmi	3200a4 <tcgetattr@plt+0x31bfd4>
   32bc0:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
   32bc4:	ldrdpl	pc, [r8, #129]	; 0x81
   32bc8:	stccs	8, cr5, [r2, #-620]	; 0xfffffd94
   32bcc:	andle	r6, r3, r9, lsl r0
   32bd0:	ldrhtmi	lr, [r8], -sp
   32bd4:	svclt	0x008cf7ff
   32bd8:	tstcs	r1, r4, lsl #12
   32bdc:			; <UNDEFINED> instruction: 0xf9b6f009
   32be0:	pop	{r5, r9, sl, lr}
   32be4:			; <UNDEFINED> instruction: 0xf0094038
   32be8:	svclt	0x0000b841
   32bec:	andeq	r5, r2, r2, lsl #29
   32bf0:	andeq	r0, r0, r8, ror #6
   32bf4:	svcmi	0x00f0e92d
   32bf8:			; <UNDEFINED> instruction: 0xf8dfb089
   32bfc:			; <UNDEFINED> instruction: 0x46937458
   32c00:	ldrbvs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   32c04:	ldrbtmi	r4, [pc], #-1540	; 32c0c <tcgetattr@plt+0x2eb3c>
   32c08:	strmi	r9, [sp], -r5, lsl #14
   32c0c:	andge	pc, r6, r7, asr r8	; <UNPREDICTABLE>
   32c10:			; <UNDEFINED> instruction: 0xf8da9304
   32c14:			; <UNDEFINED> instruction: 0xf8d33000
   32c18:	bcs	7b340 <tcgetattr@plt+0x77270>
   32c1c:			; <UNDEFINED> instruction: 0x81a6f000
   32c20:	stmiblt	r9, {r2, r8, fp, ip, pc}^
   32c24:	cmnmi	r0, r1, asr #4	; <UNPREDICTABLE>
   32c28:			; <UNDEFINED> instruction: 0xb1a95859
   32c2c:	ldrdne	pc, [ip, -r3]!
   32c30:			; <UNDEFINED> instruction: 0xf10145ab
   32c34:	bl	fe87f438 <tcgetattr@plt+0xfe87b368>
   32c38:	blx	fec7306c <tcgetattr@plt+0xfec6ef9c>
   32c3c:	b	142f248 <tcgetattr@plt+0x142b178>
   32c40:	svclt	0x00d81151
   32c44:	bcs	bb04c <tcgetattr@plt+0xb6f7c>
   32c48:	andcs	fp, r0, #12, 30	; 0x30
   32c4c:	andeq	pc, r1, #1
   32c50:			; <UNDEFINED> instruction: 0xf0402a00
   32c54:	andls	r8, r4, #224, 2	; 0x38
   32c58:	teqcs	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   32c5c:	adcmi	r3, r2, #4096	; 0x1000
   32c60:	cmnhi	r6, r0	; <UNPREDICTABLE>
   32c64:			; <UNDEFINED> instruction: 0xf0002c00
   32c68:	ldrbmi	r8, [sp, #-361]	; 0xfffffe97
   32c6c:	adcshi	pc, r2, r0, lsl #6
   32c70:	ldrdcc	pc, [r0], -sl
   32c74:	ldrsbvc	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   32c78:			; <UNDEFINED> instruction: 0xf0002f00
   32c7c:			; <UNDEFINED> instruction: 0xf04f818a
   32c80:	strbtmi	r0, [r6], -r0, lsl #24
   32c84:	ldmdavs	pc!, {r0, r1, sp, lr, pc}	; <UNPREDICTABLE>
   32c88:			; <UNDEFINED> instruction: 0xf0002f00
   32c8c:			; <UNDEFINED> instruction: 0xf8d780b9
   32c90:			; <UNDEFINED> instruction: 0xf8d72094
   32c94:	mrrcne	0, 8, r1, r0, cr12
   32c98:	eorle	r4, fp, r0, lsr #5
   32c9c:			; <UNDEFINED> instruction: 0xf8d71c4b
   32ca0:	adcmi	lr, fp, #144	; 0x90
   32ca4:	addshi	pc, r9, r0
   32ca8:	svclt	0x00a84574
   32cac:	blle	ffac373c <tcgetattr@plt+0xffabf66c>
   32cb0:	ldrdcc	pc, [r8], r7
   32cb4:	svclt	0x00d8428d
   32cb8:	cfstr64le	mvdx4, [r4], #364	; 0x16c
   32cbc:	stmdblt	r3, {r0, r1, r3, r4, r5, r9, fp, sp, lr}^
   32cc0:	ldmdbvs	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   32cc4:	svclt	0x00bc428a
   32cc8:			; <UNDEFINED> instruction: 0x461e46bc
   32ccc:	blcs	4cd40 <tcgetattr@plt+0x48c70>
   32cd0:	ldmibvs	sl, {r0, r3, r4, r6, r7, ip, lr, pc}
   32cd4:	lfmle	f4, 2, [r9], #648	; 0x288
   32cd8:	adcmi	r6, r2, #3571712	; 0x368000
   32cdc:	ldmdbvs	sl, {r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
   32ce0:	blle	ffd03790 <tcgetattr@plt+0xffcff6c0>
   32ce4:	ldrbmi	r6, [sl, #-2330]	; 0xfffff6e6
   32ce8:	mcrcs	12, 0, sp, cr0, cr0, {7}
   32cec:	ldrtmi	sp, [ip], r9, ror #3
   32cf0:			; <UNDEFINED> instruction: 0xe7eb461e
   32cf4:	ldrdcc	pc, [r8], r7
   32cf8:	sfmle	f4, 2, [pc], {171}	; 0xab
   32cfc:	sfmle	f4, 2, [sp], {141}	; 0x8d
   32d00:	bls	185c60 <tcgetattr@plt+0x181b90>
   32d04:			; <UNDEFINED> instruction: 0xf8d658d6
   32d08:	strbmi	r9, [r8], -r0
   32d0c:	stmda	sl!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32d10:	strmi	r2, [r0], r0, lsl #2
   32d14:			; <UNDEFINED> instruction: 0xf7fe4648
   32d18:			; <UNDEFINED> instruction: 0xf8daf983
   32d1c:			; <UNDEFINED> instruction: 0xf8d72000
   32d20:	bvs	1e7ef58 <tcgetattr@plt+0x1e7ae88>
   32d24:	stfeqd	f7, [r1], {3}
   32d28:	stmibvs	r9, {r0, r3, r6, r9, fp, sp, lr}^
   32d2c:	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   32d30:			; <UNDEFINED> instruction: 0xf8d76830
   32d34:	blne	fe70af5c <tcgetattr@plt+0xfe706e8c>
   32d38:	ldrdvs	pc, [ip, -r2]!
   32d3c:	svclt	0x00b845b4
   32d40:	blle	17b54c <tcgetattr@plt+0x17747c>
   32d44:	ldrtpl	pc, [r8], -r1, asr #4	; <UNPREDICTABLE>
   32d48:	bcc	49398 <tcgetattr@plt+0x452c8>
   32d4c:	andcs	fp, r1, #24, 30	; 0x60
   32d50:			; <UNDEFINED> instruction: 0xf1074413
   32d54:	strbmi	r0, [r3], #-1688	; 0xfffff968
   32d58:	strls	r2, [r0], -r0, lsl #4
   32d5c:	eorcs	r9, r5, #268435456	; 0x10000000
   32d60:	ldc2	7, cr15, [r6, #-848]!	; 0xfffffcb0
   32d64:	ldrsbtcs	pc, [r0], r7	; <UNPREDICTABLE>
   32d68:	bcs	4457c <tcgetattr@plt+0x404ac>
   32d6c:	rscshi	pc, r8, r0, asr #32
   32d70:	ldrdvs	pc, [ip], r7
   32d74:	movwls	r4, #13848	; 0x3618
   32d78:	svclt	0x00a8455e
   32d7c:			; <UNDEFINED> instruction: 0xf7d0465e
   32d80:	qsub8mi	lr, r1, r2
   32d84:	strtmi	r4, [r8], -r1, lsl #13
   32d88:			; <UNDEFINED> instruction: 0xf89cf001
   32d8c:	blls	185864 <tcgetattr@plt+0x181794>
   32d90:			; <UNDEFINED> instruction: 0xf0005898
   32d94:	blls	132c48 <tcgetattr@plt+0x12eb78>
   32d98:	ldrdne	pc, [r8], r7
   32d9c:	bne	1d04604 <tcgetattr@plt+0x1d00534>
   32da0:	bne	1a7f9ac <tcgetattr@plt+0x1a7b8dc>
   32da4:	svclt	0x00d4454b
   32da8:	andeq	lr, r3, #8, 22	; 0x2000
   32dac:	andeq	lr, r9, #8, 22	; 0x2000
   32db0:			; <UNDEFINED> instruction: 0xf9e8f7fe
   32db4:	ldrdpl	pc, [r8], r7
   32db8:	adcmi	r4, lr, #83886080	; 0x5000000
   32dbc:	svcge	0x0055f6ff
   32dc0:	strcc	r3, [r1, #-1537]	; 0xfffff9ff
   32dc4:			; <UNDEFINED> instruction: 0xf0012020
   32dc8:	adcsmi	pc, r5, #70656	; 0x11400
   32dcc:	ldrbmi	sp, [sp, #-505]	; 0xfffffe07
   32dd0:	svcge	0x004ef77f
   32dd4:	pop	{r0, r3, ip, sp, pc}
   32dd8:	ldrbmi	r8, [r4, #-4080]!	; 0xfffff010
   32ddc:	adcmi	fp, r0, #168, 30	; 0x2a0
   32de0:	svcge	0x0062f6ff
   32de4:	strtmi	r4, [r8], -r1, lsr #12
   32de8:			; <UNDEFINED> instruction: 0xf86cf001
   32dec:	bls	185c64 <tcgetattr@plt+0x181b94>
   32df0:	ldmpl	r0, {r0, r8, sl, ip, sp}^
   32df4:			; <UNDEFINED> instruction: 0xff7af000
   32df8:			; <UNDEFINED> instruction: 0xf0012020
   32dfc:	ldr	pc, [r4, -fp, lsr #22]!
   32e00:	andgt	pc, ip, sp, asr #17
   32e04:			; <UNDEFINED> instruction: 0xf0002e00
   32e08:	ldmdbvs	r3!, {r2, r6, r7, pc}
   32e0c:	sfmle	f4, 4, [r3, #-684]	; 0xfffffd54
   32e10:	bcs	59628 <tcgetattr@plt+0x55558>
   32e14:			; <UNDEFINED> instruction: 0x461dd056
   32e18:	ldmdbvs	r1!, {r0, r1, r8, r9, fp, ip, pc}^
   32e1c:	ldrdgt	pc, [r4], -r3	; <UNPREDICTABLE>
   32e20:			; <UNDEFINED> instruction: 0xf1bc4689
   32e24:	rsble	r0, r0, r0, lsl #30
   32e28:	ldrdcc	pc, [r0], r3
   32e2c:	ldrdcs	pc, [r4], -ip
   32e30:	ldrdhi	pc, [ip], -r6
   32e34:	adcmi	r4, fp, #318767104	; 0x13000000
   32e38:			; <UNDEFINED> instruction: 0xf8dcd06b
   32e3c:	bl	fe93ee64 <tcgetattr@plt+0xfe93ad94>
   32e40:	strbmi	r0, [r3, #-2056]	; 0xfffff7f8
   32e44:	adcshi	pc, r9, r0
   32e48:	ldmvs	r3!, {r2, r3, r6, r8, sl, fp, ip, lr, pc}
   32e4c:	ldrdeq	pc, [r4], -ip
   32e50:	addmi	r1, r1, #954368	; 0xe9000
   32e54:	ldrbmi	sp, [r9, #2630]	; 0xa46
   32e58:			; <UNDEFINED> instruction: 0x6018f8dc
   32e5c:	svclt	0x00a89f05
   32e60:	bl	fea849cc <tcgetattr@plt+0xfea808fc>
   32e64:	addsmi	r0, r0, #805306368	; 0x30000000
   32e68:	svclt	0x00d89607
   32e6c:			; <UNDEFINED> instruction: 0xf8dc181d
   32e70:	svclt	0x00d86000
   32e74:	rscscc	pc, pc, #1073741825	; 0x40000001
   32e78:	svclt	0x00d84640
   32e7c:	blmi	1e799cc <tcgetattr@plt+0x1e758fc>
   32e80:	svclt	0x00c89606
   32e84:	streq	pc, [r1, #-265]	; 0xfffffef7
   32e88:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   32e8c:	movwvc	lr, #14813	; 0x39dd
   32e90:	ldrdls	pc, [r0], -r8
   32e94:			; <UNDEFINED> instruction: 0xf8c86abe
   32e98:	strls	ip, [r3], -r0
   32e9c:	ldmvs	r6!, {r0, r1, r2, r9, sl, fp, ip, pc}
   32ea0:	andvc	pc, r0, ip, asr #17
   32ea4:	stceq	0, cr15, [r0], {79}	; 0x4f
   32ea8:	eorgt	pc, r8, r7, asr #17
   32eac:	cfmadd32ls	mvax0, mvfx9, mvfx7, mvfx7
   32eb0:			; <UNDEFINED> instruction: 0xf8d847b0
   32eb4:	cdpls	0, 0, cr3, cr6, cr0, {0}
   32eb8:	mcrls	0, 0, r6, cr3, cr14, {0}
   32ebc:	andls	pc, r0, r8, asr #17
   32ec0:			; <UNDEFINED> instruction: 0xe6d262be
   32ec4:	ldfccp	f7, [pc], #12	; 32ed8 <tcgetattr@plt+0x2ee08>
   32ec8:	strtmi	r4, [fp], -r7, ror #18
   32ecc:	stcls	8, cr4, [r5, #-412]	; 0xfffffe64
   32ed0:	stmdapl	r9!, {r1, r5, r9, sl, lr}^
   32ed4:	stmdapl	r8!, {r0, r1, r2, r3, r5, r9, sl, lr}
   32ed8:	andgt	pc, r0, sp, asr #17
   32edc:	stc2	0, cr15, [r2, #-4]
   32ee0:			; <UNDEFINED> instruction: 0xe7986933
   32ee4:			; <UNDEFINED> instruction: 0x9014f8d6
   32ee8:	blls	144814 <tcgetattr@plt+0x140744>
   32eec:	stfnep	f3, [sp], {11}
   32ef0:	svcmi	0x005de6bb
   32ef4:			; <UNDEFINED> instruction: 0xf8df462b
   32ef8:			; <UNDEFINED> instruction: 0x4622c174
   32efc:	svcls	0x0005463d
   32f00:			; <UNDEFINED> instruction: 0xf857597d
   32f04:	tstls	r0, ip
   32f08:			; <UNDEFINED> instruction: 0xf0014629
   32f0c:	ldmdbvs	r1!, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   32f10:	strtmi	lr, [r1], -sp, ror #15
   32f14:			; <UNDEFINED> instruction: 0xf0004628
   32f18:	blmi	15b2e74 <tcgetattr@plt+0x15aeda4>
   32f1c:	strcc	r9, [r1, #-2565]	; 0xfffff5fb
   32f20:			; <UNDEFINED> instruction: 0xf00058d0
   32f24:	rsbscs	pc, ip, r3, ror #29
   32f28:	blx	fe56ef34 <tcgetattr@plt+0xfe56ae64>
   32f2c:			; <UNDEFINED> instruction: 0xf8d39b03
   32f30:			; <UNDEFINED> instruction: 0xf1bcc024
   32f34:	orrle	r0, r0, r0, lsl #30
   32f38:			; <UNDEFINED> instruction: 0xe7d66971
   32f3c:	ldrdcc	pc, [r0, r3]
   32f40:			; <UNDEFINED> instruction: 0xf47f2b04
   32f44:	mullt	r9, r2, lr
   32f48:	svcmi	0x00f0e8bd
   32f4c:	ldcllt	7, cr15, [r0, #1020]	; 0x3fc
   32f50:	ldrdcs	pc, [r0, r3]
   32f54:	rscsle	r2, r6, r1, lsl #20
   32f58:			; <UNDEFINED> instruction: 0xf47f2c00
   32f5c:	strb	sl, [sp, r6, lsl #29]!
   32f60:	ldrtmi	r9, [r0], -r3
   32f64:	cdp2	0, 8, cr15, cr2, cr8, {0}
   32f68:	str	r9, [r1, -r3, lsl #22]
   32f6c:	teqne	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   32f70:	addmi	r3, r1, #16384	; 0x4000
   32f74:	stmdbls	r4, {r1, r2, r6, ip, lr, pc}
   32f78:			; <UNDEFINED> instruction: 0xf47f2900
   32f7c:			; <UNDEFINED> instruction: 0xf241ae73
   32f80:	ldmdapl	r9, {r4, r5, r6, r8, lr}^
   32f84:			; <UNDEFINED> instruction: 0xf47f2900
   32f88:	stccs	14, cr10, [r0], {81}	; 0x51
   32f8c:	mcrge	4, 3, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   32f90:	blls	16cee8 <tcgetattr@plt+0x168e18>
   32f94:	svclt	0x00d8455d
   32f98:			; <UNDEFINED> instruction: 0xf47f2b00
   32f9c:	qadd16mi	sl, r2, fp
   32fa0:			; <UNDEFINED> instruction: 0x9c054931
   32fa4:	ldmdami	r1!, {r0, r1, r3, r5, r9, sl, lr}
   32fa8:	stmdapl	r0!, {r0, r5, r6, fp, ip, lr}
   32fac:	andlt	pc, r0, sp, asr #17
   32fb0:	ldc2	0, cr15, [r8], {1}
   32fb4:	pop	{r0, r3, ip, sp, pc}
   32fb8:	qsub8mi	r8, r1, r0
   32fbc:			; <UNDEFINED> instruction: 0xf0004628
   32fc0:	bls	1b2dcc <tcgetattr@plt+0x1aecfc>
   32fc4:	ldmpl	r0, {r1, r3, r5, r8, r9, fp, lr}^
   32fc8:	cdp2	0, 9, cr15, cr0, cr0, {0}
   32fcc:			; <UNDEFINED> instruction: 0x9014f8d6
   32fd0:	svclt	0x00a245a9
   32fd4:	strbmi	r9, [sl], -r3, lsl #30
   32fd8:	ble	1d7fec <tcgetattr@plt+0x1d3f1c>
   32fdc:			; <UNDEFINED> instruction: 0xf001e645
   32fe0:	ldmdbvs	r2!, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}^
   32fe4:	adcmi	r3, sl, #4194304	; 0x400000
   32fe8:	bvs	1ea9c18 <tcgetattr@plt+0x1ea5b48>
   32fec:	ldmvs	r3!, {r0, r2, r3, r5, sp}
   32ff0:	bne	ffb0d128 <tcgetattr@plt+0xffb09058>
   32ff4:	blle	ffcc3a88 <tcgetattr@plt+0xffcbf9b8>
   32ff8:	stcls	6, cr4, [r3], {145}	; 0x91
   32ffc:	ldrb	r4, [r4, -r9, asr #12]!
   33000:	ldrt	r9, [r2], -r3, lsl #24
   33004:	ldrsbcs	pc, [r0, #131]	; 0x83	; <UNPREDICTABLE>
   33008:	svclt	0x00dc455a
   3300c:	andeq	pc, r1, #-1073741822	; 0xc0000002
   33010:	bicscs	pc, r0, r3, asr #17
   33014:			; <UNDEFINED> instruction: 0x4621e6de
   33018:			; <UNDEFINED> instruction: 0xf0004628
   3301c:			; <UNDEFINED> instruction: 0xf8daff53
   33020:			; <UNDEFINED> instruction: 0xf5033000
   33024:	ldmdavs	r2, {r0, r1, r5, r7, r9, ip, lr}
   33028:	vmul.i8	d27, d1, d10
   3302c:	ldmpl	sl, {r2, r5, r6, r7, r9, lr}
   33030:	blmi	45f500 <tcgetattr@plt+0x45b430>
   33034:	ldmpl	r0, {r0, r2, r9, fp, ip, pc}^
   33038:	cdp2	0, 5, cr15, cr8, cr0, {0}
   3303c:	ldrdcc	pc, [r0], -sl
   33040:	rsbsmi	pc, r0, #268435460	; 0x10000004
   33044:	ldmpl	r8, {r0, r8, sp}
   33048:			; <UNDEFINED> instruction: 0xf7fe9104
   3304c:			; <UNDEFINED> instruction: 0xf8daf91d
   33050:	str	r3, [r1], -r0
   33054:	andeq	r5, r2, lr, lsr lr
   33058:	andeq	r0, r0, r8, ror #6
   3305c:	andeq	r0, r0, ip, lsl #7
   33060:	andeq	r0, r0, r4, asr r4
   33064:	andeq	r0, r0, r8, asr r3
   33068:	andeq	r0, r0, r8, lsl r3
   3306c:	andeq	r0, r0, r4, ror #7
   33070:	andeq	r0, r0, ip, lsl r4
   33074:	andeq	r0, r0, r4, ror r5
   33078:	mvnsmi	lr, #737280	; 0xb4000
   3307c:	blmi	cc6548 <tcgetattr@plt+0xcc2478>
   33080:	stmiapl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   33084:	blcs	4d118 <tcgetattr@plt+0x49048>
   33088:			; <UNDEFINED> instruction: 0xf8d3d058
   3308c:	adfcsdm	f6, f0, #0.0
   33090:			; <UNDEFINED> instruction: 0xf8d3d054
   33094:	bcs	3b83c <tcgetattr@plt+0x3776c>
   33098:			; <UNDEFINED> instruction: 0xf8d3db0b
   3309c:	vrhadd.s8	q8, <illegal reg q8.5>, q10
   330a0:	vand	<illegal reg q9.5>, <illegal reg q0.5>, q10
   330a4:	bicspl	r3, sl, r4, lsl #15
   330a8:	rscscc	pc, pc, #79	; 0x4f
   330ac:			; <UNDEFINED> instruction: 0xf8c35058
   330b0:	andcs	r2, r0, #232, 2	; 0x3a
   330b4:	rscsvc	pc, r8, r3, lsl #10
   330b8:	biccs	pc, r8, r3, asr #17
   330bc:	mvncs	pc, r3, asr #17
   330c0:	biccs	pc, ip, r3, lsl #17
   330c4:	ldc2l	0, cr15, [ip, #32]!
   330c8:	vmlacs.f64	d4, d1, d16
   330cc:	ldrdhi	pc, [r0], -r4
   330d0:			; <UNDEFINED> instruction: 0xf8d758ef
   330d4:			; <UNDEFINED> instruction: 0xd1209000
   330d8:	stmiapl	fp!, {r0, r2, r3, r4, r8, r9, fp, lr}^
   330dc:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
   330e0:			; <UNDEFINED> instruction: 0x3018f8d8
   330e4:	ldmvs	fp, {r0, r1, r5, r6, r8, r9, ip, sp, pc}
   330e8:			; <UNDEFINED> instruction: 0xf8d8b353
   330ec:	andcs	r1, r0, r0, lsr r1
   330f0:			; <UNDEFINED> instruction: 0xf0003901
   330f4:	stmdavs	r0!, {r0, r1, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   330f8:	ldrmi	r2, [r9], -r0, lsl #6
   330fc:	ldrsbcs	pc, [r0, #128]	; 0x80	; <UNPREDICTABLE>
   33100:	teqeq	r0, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
   33104:	stmdacc	r1, {r0, r9, fp, ip, sp}
   33108:	ldc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
   3310c:	ldmib	r3, {r0, r1, r5, fp, sp, lr}^
   33110:			; <UNDEFINED> instruction: 0xf0000177
   33114:	stmdavs	r3!, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   33118:			; <UNDEFINED> instruction: 0xf7ffe002
   3311c:	stmdavs	r3!, {r0, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   33120:	ldrsbcc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   33124:	bvs	165f5f8 <tcgetattr@plt+0x165b528>
   33128:	tstlt	r8, r8, lsr r0
   3312c:	andne	lr, r3, #208, 18	; 0x340000
   33130:	stc2	0, cr15, [r0], {5}
   33134:	andhi	pc, r0, r4, asr #17
   33138:	andls	pc, r0, r7, asr #17
   3313c:	mvnshi	lr, #12386304	; 0xbd0000
   33140:	strb	r4, [sp, r3, asr #12]!
   33144:	andeq	r5, r2, r4, asr #19
   33148:	andeq	r0, r0, r8, ror #6
   3314c:	andeq	r0, r0, r8, asr r3
   33150:	andeq	r0, r0, r8, lsl #10
   33154:	bmi	1c5d70 <tcgetattr@plt+0x1c1ca0>
   33158:			; <UNDEFINED> instruction: 0xf8d1447b
   3315c:	ldmpl	fp, {r3, r6, r7, r8}
   33160:	stmdblt	r0, {r0, r3, r4, sp, lr}
   33164:			; <UNDEFINED> instruction: 0xf7ff4770
   33168:	svclt	0x0000bf87
   3316c:	andeq	r5, r2, ip, ror #17
   33170:	andeq	r0, r0, r8, ror #6
   33174:	blmi	905a04 <tcgetattr@plt+0x901934>
   33178:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   3317c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   33180:	ldmdavs	fp, {r0, r5, sl, fp, lr}
   33184:			; <UNDEFINED> instruction: 0xf04f9303
   33188:	blmi	833d90 <tcgetattr@plt+0x82fcc0>
   3318c:	stmiapl	r5!, {r2, r3, r4, r5, r6, sl, lr}^
   33190:			; <UNDEFINED> instruction: 0xf893682b
   33194:	ldmdblt	r2, {r2, r3, r6, r7, r8, sp}
   33198:	ldrdvs	pc, [ip, #131]!	; 0x83
   3319c:			; <UNDEFINED> instruction: 0xf7ffb15e
   331a0:	bmi	732f54 <tcgetattr@plt+0x72ee84>
   331a4:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   331a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   331ac:	subsmi	r9, sl, r3, lsl #22
   331b0:	andlt	sp, r4, r3, lsr #2
   331b4:			; <UNDEFINED> instruction: 0x4631bd70
   331b8:			; <UNDEFINED> instruction: 0xf7d0a801
   331bc:	stmdavs	sl!, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
   331c0:			; <UNDEFINED> instruction: 0xf6449b02
   331c4:	vsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
   331c8:	ldmib	r2, {r1, r5, r6, r8}^
   331cc:	bls	74794 <tcgetattr@plt+0x706c4>
   331d0:	bne	4b9f44 <tcgetattr@plt+0x4b5e74>
   331d4:	rsbsvc	pc, sl, pc, asr #8
   331d8:	smlabbpl	r3, r1, fp, pc	; <UNPREDICTABLE>
   331dc:	ldrbne	r4, [fp, sp, lsl #26]
   331e0:	bl	ff109778 <tcgetattr@plt+0xff1056a8>
   331e4:	blx	38072 <tcgetattr@plt+0x33fa2>
   331e8:	stmdavs	r0!, {r1, r8, r9, ip, sp}
   331ec:	lfmle	f4, 2, [r6, #608]	; 0x260
   331f0:	ldrtmi	r1, [r1], -r0, asr #21
   331f4:	mrc2	7, 6, pc, cr2, cr14, {7}
   331f8:			; <UNDEFINED> instruction: 0xf7d0e7d1
   331fc:	svclt	0x0000ec60
   33200:	andeq	r5, r2, ip, asr #17
   33204:	andeq	r0, r0, r0, asr #6
   33208:			; <UNDEFINED> instruction: 0x000258b8
   3320c:	andeq	r0, r0, r8, ror #6
   33210:	muleq	r2, lr, r8
   33214:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   33218:	blmi	ae0a00 <tcgetattr@plt+0xadc930>
   3321c:	ldrbtmi	r4, [fp], #-2602	; 0xfffff5d6
   33220:	stmdavs	ip!, {r0, r2, r3, r4, r7, fp, ip, lr}
   33224:	ldrdcc	pc, [r8, #132]!	; 0x84
   33228:	ble	efde30 <tcgetattr@plt+0xef9d60>
   3322c:	cmncc	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
   33230:	stmiapl	r1!, {r1, r5, r6, r7, fp, ip}^
   33234:	vcge.s8	d27, d1, d25
   33238:	stmibpl	r0!, {r4, r5, r6, r8, r9, sl, ip, sp}^
   3323c:	vcge.s8	d27, d1, d8
   33240:			; <UNDEFINED> instruction: 0xf5043c84
   33244:			; <UNDEFINED> instruction: 0xf854569c
   33248:			; <UNDEFINED> instruction: 0xf501300c
   3324c:	ldmdavs	r6!, {r7, r8, ip, lr}
   33250:	orrpl	pc, r0, #12582912	; 0xc00000
   33254:			; <UNDEFINED> instruction: 0xf8446011
   33258:	bne	dbf290 <tcgetattr@plt+0xdbb1c0>
   3325c:	mcrr	7, 13, pc, ip, cr0	; <UNPREDICTABLE>
   33260:	stmdavs	ip!, {r5, r6, r7, r8, ip, lr}
   33264:	movtlt	r5, #2528	; 0x9e0
   33268:	rsbscc	pc, r8, #268435460	; 0x10000004
   3326c:	cmncc	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
   33270:			; <UNDEFINED> instruction: 0xf50458a1
   33274:	stmiapl	r3!, {r2, r3, r4, r7, r8, sl, ip, lr}^
   33278:	rsbscc	pc, ip, #268435460	; 0x10000004
   3327c:	eorvs	r4, r8, r0, lsr r4
   33280:	adcpl	r1, r3, fp, asr sl
   33284:	vmla.f32	<illegal reg q13.5>, <illegal reg q8.5>, q12
   33288:	vcgt.s8	d19, d17, d4
   3328c:	vst1.16	{d19-d22}, [pc :256], r4
   33290:	adcpl	r5, r0, r0, lsl #1
   33294:	strcs	r5, [r0], -r0, ror #1
   33298:	ldcl	7, cr15, [r0], #832	; 0x340
   3329c:	cmncc	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
   332a0:	strb	r5, [r0, r0, ror #1]!
   332a4:			; <UNDEFINED> instruction: 0xff66f7ff
   332a8:	vadd.i8	d22, d1, d28
   332ac:	stmiapl	r3!, {r2, r7, r9, ip, sp}
   332b0:	adcpl	r3, r3, r1, lsl #22
   332b4:			; <UNDEFINED> instruction: 0xddb92b00
   332b8:	stmdbmi	r4, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   332bc:			; <UNDEFINED> instruction: 0xf7d34479
   332c0:	svclt	0x0000ff0f
   332c4:	andeq	r5, r2, r6, lsr #16
   332c8:	andeq	r0, r0, r8, ror #6
   332cc:	andeq	r3, r1, r8, ror #5
   332d0:	svcmi	0x00f0e92d
   332d4:	ldrmi	fp, [ip], -r7, lsl #1
   332d8:	stmib	sp, {r1, r2, r9, sl, lr}^
   332dc:			; <UNDEFINED> instruction: 0xf0031201
   332e0:	ldcmi	15, cr15, [r6, #20]
   332e4:	stmdavs	r1, {r0, r2, r3, r4, r5, r6, sl, lr}
   332e8:	stmdbcs	r0, {ip, pc}
   332ec:	tsthi	sp, r0	; <UNPREDICTABLE>
   332f0:	cmpcs	r4, r1, asr #12	; <UNPREDICTABLE>
   332f4:			; <UNDEFINED> instruction: 0xf7d02001
   332f8:	blmi	fe4ade38 <tcgetattr@plt+0xfe4a9d68>
   332fc:	andls	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   33300:			; <UNDEFINED> instruction: 0xf8c94602
   33304:	stmdacs	r0, {}	; <UNPREDICTABLE>
   33308:	tsthi	r6, r0	; <UNPREDICTABLE>
   3330c:			; <UNDEFINED> instruction: 0xf5004e8d
   33310:	blmi	fe38796c <tcgetattr@plt+0xfe38389c>
   33314:	strbcc	pc, [r8, -r1, asr #4]!	; <UNPREDICTABLE>
   33318:	ldrbtmi	r9, [lr], #-260	; 0xfffffefc
   3331c:	vmla.i8	d20, d17, d11
   33320:	vqadd.s8	q9, <illegal reg q0.5>, q8
   33324:	vfma.f32	q9, <illegal reg q0.5>, q6
   33328:	ldrbtmi	r2, [r9], #-2972	; 0xfffff464
   3332c:			; <UNDEFINED> instruction: 0xf8559105
   33330:	vhadd.s8	d30, d1, d3
   33334:	ldmdavs	r3!, {r2, r3, r5, r6, r9, fp, sp}
   33338:	stmdacs	r4!, {r0, r6, r9, ip, sp, lr, pc}^
   3333c:			; <UNDEFINED> instruction: 0xf8de9603
   33340:	ldrmi	r6, [r9], -r0
   33344:	rscsne	pc, r4, r2, asr #17
   33348:	andsvs	r9, r6, r4, lsl #18
   3334c:			; <UNDEFINED> instruction: 0xf8422601
   33350:	vhadd.s8	d20, d1, d12
   33354:			; <UNDEFINED> instruction: 0x51d62c98
   33358:	strbcs	pc, [r8, -r1, asr #4]!	; <UNPREDICTABLE>
   3335c:			; <UNDEFINED> instruction: 0xf5025016
   33360:			; <UNDEFINED> instruction: 0xf8425093
   33364:	vhadd.s8	d20, d1, d11
   33368:			; <UNDEFINED> instruction: 0xf8423b74
   3336c:	strcs	r4, [r2], #-10
   33370:	vhadd.s8	d22, d1, d12
   33374:	stmdbls	r5, {r2, r7, sl, ip, sp}
   33378:	bcs	ffc6fc84 <tcgetattr@plt+0xffc6bbb4>
   3337c:			; <UNDEFINED> instruction: 0xf8ce4b74
   33380:	vhadd.s8	d18, d1, d0
   33384:			; <UNDEFINED> instruction: 0xf8422e94
   33388:	ldrbtmi	r1, [fp], #-8
   3338c:	andcc	pc, lr, r2, asr #16
   33390:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   33394:	andcs	pc, ip, r2, asr #16
   33398:			; <UNDEFINED> instruction: 0xf00851d2
   3339c:			; <UNDEFINED> instruction: 0xf8d9fc67
   333a0:	vhadd.s8	d19, d1, d0
   333a4:	vqsub.s8	d18, d17, d28
   333a8:			; <UNDEFINED> instruction: 0xf50321b8
   333ac:	bl	107604 <tcgetattr@plt+0x103534>
   333b0:	andscc	r0, r0, fp, lsl #14
   333b4:	ldmdbne	r9, {r0, r1, r2, r3, r4, r6, ip, lr}
   333b8:			; <UNDEFINED> instruction: 0xf0085099
   333bc:			; <UNDEFINED> instruction: 0xf8d9fc57
   333c0:			; <UNDEFINED> instruction: 0xf6417000
   333c4:	stmdami	r3!, {r2, r5, sl, fp, sp}^
   333c8:	ldrtmi	r4, [ip], #-2403	; 0xfffff69d
   333cc:	mvnsvc	pc, r7, asr #17
   333d0:			; <UNDEFINED> instruction: 0xf8c74478
   333d4:	ldrbtmi	r7, [r9], #-552	; 0xfffffdd8
   333d8:	andvs	pc, ip, r7, asr #16
   333dc:	sfmcs	f7, 3, [r8], #260	; 0x104
   333e0:	andmi	pc, ip, r7, asr #16
   333e4:	ldrbcs	pc, [r0], #577	; 0x241	; <UNPREDICTABLE>
   333e8:	mvnseq	pc, r7, asr #17
   333ec:	sbccs	pc, r8, r1, asr #4
   333f0:			; <UNDEFINED> instruction: 0xf5074a5a
   333f4:			; <UNDEFINED> instruction: 0xf8c75ed1
   333f8:	tstcs	r0, r4, lsr #4
   333fc:	vqadd.s8	d21, d1, d31
   33400:	teqpl	r9, r4, asr #1
   33404:			; <UNDEFINED> instruction: 0xf8c7447a
   33408:	vhsub.s8	d17, d1, d0
   3340c:			; <UNDEFINED> instruction: 0xf8c724ec
   33410:	eorspl	r1, sl, r0, lsr r2
   33414:	addspl	pc, fp, #29360128	; 0x1c00000
   33418:	vqsub.s8	d19, d1, d12
   3341c:	ldrhpl	r3, [sl, -r4]!
   33420:	adccc	pc, ip, #268435460	; 0x10000004
   33424:			; <UNDEFINED> instruction: 0xf6414b4e
   33428:	eorspl	r1, r9, r8, ror #9
   3342c:	adccc	pc, r8, r1, asr #4
   33430:			; <UNDEFINED> instruction: 0xf64150bf
   33434:	ldrbtmi	r1, [fp], #-752	; 0xfffffd10
   33438:	adcspl	r5, r9, fp, lsr r0
   3343c:	rscne	pc, r4, r1, asr #12
   33440:			; <UNDEFINED> instruction: 0xf641513f
   33444:	lfmls	f2, 4, [r1], {28}
   33448:	tstcs	r8, #68157440	; 0x4100000	; <UNPREDICTABLE>
   3344c:			; <UNDEFINED> instruction: 0xf8df4e45
   33450:	ldrbtmi	ip, [lr], #-280	; 0xfffffee8
   33454:	ldrbtmi	r5, [ip], #62	; 0x3e
   33458:			; <UNDEFINED> instruction: 0xf84750bf
   3345c:	bl	223470 <tcgetattr@plt+0x21f3a0>
   33460:			; <UNDEFINED> instruction: 0xf8ce060a
   33464:	stcgt	0, cr8, [pc], {-0}
   33468:	stcgt	6, cr12, [pc], {15}
   3346c:	stcgt	6, cr12, [pc], {15}
   33470:	ldm	r4, {r0, r1, r2, r3, r9, sl, lr, pc}
   33474:			; <UNDEFINED> instruction: 0xf6410007
   33478:	stm	r6, {r2, r3, r6, sl}
   3347c:			; <UNDEFINED> instruction: 0xf8c70007
   33480:			; <UNDEFINED> instruction: 0xf7ff81e8
   33484:	bmi	eb2fb0 <tcgetattr@plt+0xeaeee0>
   33488:	vceq.f32	d25, d1, d3
   3348c:	ldrbtmi	r3, [sl], #-3704	; 0xfffff188
   33490:	ldrdcc	pc, [r0], -r9
   33494:	rsbscc	pc, r0, r1, asr #4
   33498:	sfmcc	f7, 1, [r8], {65}	; 0x41
   3349c:	ldmdavs	r1!, {r1, r4, r6, fp, sp, lr}^
   334a0:	ldrpl	pc, [ip], r3, lsl #10
   334a4:	bl	109528 <tcgetattr@plt+0x105458>
   334a8:	andls	r0, r3, #10
   334ac:	andcs	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   334b0:	andne	pc, lr, r3, asr #16
   334b4:	stmdbls	r3, {r1, r4, r6, r9, fp, ip}
   334b8:	andne	pc, ip, r3, asr #16
   334bc:	cmncc	ip, r1, asr #4	; <UNPREDICTABLE>
   334c0:	bls	447630 <tcgetattr@plt+0x443560>
   334c4:			; <UNDEFINED> instruction: 0xf8c36037
   334c8:			; <UNDEFINED> instruction: 0xf8432258
   334cc:			; <UNDEFINED> instruction: 0xf7d08004
   334d0:			; <UNDEFINED> instruction: 0xf7e5ec84
   334d4:			; <UNDEFINED> instruction: 0xf8d9f811
   334d8:	tstlt	r8, r0
   334dc:	vadd.i8	d22, d1, d2
   334e0:	rscpl	r7, r2, #36, 6	; 0x90000000
   334e4:			; <UNDEFINED> instruction: 0xf6409901
   334e8:			; <UNDEFINED> instruction: 0xf50472ff
   334ec:			; <UNDEFINED> instruction: 0x26007017
   334f0:	ldc	7, cr15, [r8], #832	; 0x340
   334f4:	cmpcs	fp, #268435460	; 0x10000004	; <UNPREDICTABLE>
   334f8:	eorcs	r9, r8, #32768	; 0x8000
   334fc:			; <UNDEFINED> instruction: 0xf10454e6
   33500:			; <UNDEFINED> instruction: 0xf7d000f8
   33504:	bls	6e7cc <tcgetattr@plt+0x6a6fc>
   33508:	smlawbvs	r0, r4, r8, pc	; <UNPREDICTABLE>
   3350c:	ldmdavs	r1, {r3, r4, r8, r9, fp, lr}
   33510:	ldrbtmi	r4, [sl], #-2584	; 0xfffff5e8
   33514:	stmiapl	fp!, {r0, r5, r6, sp, lr}^
   33518:			; <UNDEFINED> instruction: 0xf8c46892
   3351c:			; <UNDEFINED> instruction: 0xf8c430dc
   33520:	strtmi	r2, [r0], -r4, lsr #3
   33524:	pop	{r0, r1, r2, ip, sp, pc}
   33528:	bls	574f0 <tcgetattr@plt+0x53420>
   3352c:			; <UNDEFINED> instruction: 0xf0044630
   33530:	stmdacs	r0, {r0, r2, r3, r4, r6, fp, ip, sp, lr, pc}
   33534:	mrcge	4, 6, APSR_nzcv, cr12, cr15, {1}
   33538:	ldrb	r2, [r2, r0, lsl #8]!
   3353c:	andeq	r5, r2, r0, ror #14
   33540:	andeq	r0, r0, r8, ror #6
   33544:	andeq	r7, r2, sl, lsr #14
   33548:	andeq	r0, r0, ip, ror r5
   3354c:	andeq	r2, r0, fp, lsl pc
   33550:			; <UNDEFINED> instruction: 0xffffd9a7
   33554:			; <UNDEFINED> instruction: 0xfffffd81
   33558:			; <UNDEFINED> instruction: 0xfffff7e3
   3355c:			; <UNDEFINED> instruction: 0xffffdcdd
   33560:			; <UNDEFINED> instruction: 0xffffd873
   33564:	strdeq	r2, [r0], -fp
   33568:	andeq	r0, r0, pc, lsl r1
   3356c:	andeq	sp, r2, r6, lsl fp
   33570:	andeq	r0, r0, ip, ror r4
   33574:	muleq	r2, r2, sl
   33578:			; <UNDEFINED> instruction: 0xf5adb5f0
   3357c:	stcmi	13, cr5, [sp, #-512]!	; 0xfffffe00
   33580:	stcmi	0, cr11, [sp], #-524	; 0xfffffdf4
   33584:	ldrbtmi	r4, [sp], #-1547	; 0xfffff9f5
   33588:			; <UNDEFINED> instruction: 0xf50d4a2c
   3358c:	stmdami	ip!, {r7, r8, ip, lr}
   33590:	ldrbtmi	r5, [sl], #-2348	; 0xfffff6d4
   33594:			; <UNDEFINED> instruction: 0xf5033104
   33598:	stmdavs	r4!, {r0, r4, r6, r7, r8, sl, ip, lr}
   3359c:			; <UNDEFINED> instruction: 0xf04f600c
   335a0:	ldrmi	r0, [r1], -r0, lsl #8
   335a4:			; <UNDEFINED> instruction: 0xf44fac01
   335a8:	stmdapl	lr, {r7, r9, ip, lr}
   335ac:	strtmi	r6, [r1], -r8, lsr #16
   335b0:			; <UNDEFINED> instruction: 0xf7d06033
   335b4:	stmdacs	r0, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
   335b8:	stmdane	r7!, {r2, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   335bc:	strcc	pc, [r4, #577]	; 0x241
   335c0:	ands	sp, r3, sl, lsl #24
   335c4:	orrspl	pc, ip, #12582912	; 0xc00000
   335c8:	mrrcne	8, 1, r6, r1, cr10
   335cc:			; <UNDEFINED> instruction: 0xf8146019
   335d0:	adcsmi	r3, ip, #1024	; 0x400
   335d4:	andsle	r7, fp, r3, lsl r0
   335d8:	ldmdbpl	sl, {r0, r1, r4, r5, fp, sp, lr}^
   335dc:	cmppl	sl, r1, lsl #20
   335e0:	vstmiale	pc!, {s5-s4}
   335e4:	mrc2	7, 0, pc, cr8, cr15, {7}
   335e8:			; <UNDEFINED> instruction: 0xe7eb6833
   335ec:			; <UNDEFINED> instruction: 0xf5006830
   335f0:	ldrsbcc	r5, [r4], -r0
   335f4:	blx	196f61e <tcgetattr@plt+0x196b54e>
   335f8:			; <UNDEFINED> instruction: 0xf5036833
   335fc:	ldmdavs	r8, {r0, r4, r6, r7, r8, r9, ip, lr}
   33600:	stcl	7, cr15, [r2, #-832]	; 0xfffffcc0
   33604:			; <UNDEFINED> instruction: 0xf04f6833
   33608:			; <UNDEFINED> instruction: 0xf50332ff
   3360c:			; <UNDEFINED> instruction: 0x601a53d1
   33610:			; <UNDEFINED> instruction: 0xf50d490c
   33614:	bmi	24841c <tcgetattr@plt+0x24434c>
   33618:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
   3361c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   33620:	subsmi	r6, r1, sl, lsl r8
   33624:			; <UNDEFINED> instruction: 0xf50dd103
   33628:	andlt	r5, r3, r0, lsl #27
   3362c:			; <UNDEFINED> instruction: 0xf7d0bdf0
   33630:	svclt	0x0000ea46
   33634:			; <UNDEFINED> instruction: 0x000254be
   33638:	andeq	r0, r0, r0, asr #6
   3363c:			; <UNDEFINED> instruction: 0x000254b2
   33640:	andeq	r0, r0, r8, ror #6
   33644:	andeq	r5, r2, sl, lsr #8
   33648:	vqrshl.s8	d27, d24, d1
   3364c:	blmi	2ffc64 <tcgetattr@plt+0x2fbb94>
   33650:	bmi	304e6c <tcgetattr@plt+0x300d9c>
   33654:	ldmpl	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   33658:	ldmdapl	sl, {r0, r1, r5, fp, sp, lr}^
   3365c:	subspl	r3, sl, r1, lsl #20
   33660:	vstrle	s4, [r7, #-0]
   33664:	orrspl	pc, ip, #12582912	; 0xc00000
   33668:	ldmdavs	sl, {r3, r5, r9, sl, lr}
   3366c:	andsvs	r1, r9, r1, asr ip
   33670:	ldclt	0, cr7, [r8, #-84]!	; 0xffffffac
   33674:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
   33678:	ldrb	r6, [r3, r3, lsr #16]!
   3367c:	strdeq	r5, [r2], -r0
   33680:	andeq	r0, r0, r8, ror #6
   33684:			; <UNDEFINED> instruction: 0x4605b5f8
   33688:	bmi	6c62f4 <tcgetattr@plt+0x6c2224>
   3368c:			; <UNDEFINED> instruction: 0xf815447b
   33690:	ldmpl	pc, {r0, r8, r9, fp, lr}	; <UNPREDICTABLE>
   33694:			; <UNDEFINED> instruction: 0xf8d3683b
   33698:	bcs	23bc20 <tcgetattr@plt+0x237b50>
   3369c:			; <UNDEFINED> instruction: 0xb1b4d016
   336a0:	strcc	pc, [r4], r1, asr #4
   336a4:			; <UNDEFINED> instruction: 0xf503e009
   336a8:	ldmdavs	sl, {r2, r3, r4, r7, r8, r9, ip, lr}
   336ac:	andsvs	r1, r9, r1, asr ip
   336b0:			; <UNDEFINED> instruction: 0xf8157014
   336b4:	cmplt	r4, r1, lsl #22
   336b8:	ldmibpl	sl, {r0, r1, r3, r4, r5, fp, sp, lr}
   336bc:	orrspl	r3, sl, r1, lsl #20
   336c0:	vldmiale	r0!, {s5-s4}
   336c4:	stc2	7, cr15, [r8, #1020]!	; 0x3fc
   336c8:			; <UNDEFINED> instruction: 0xe7ec683b
   336cc:			; <UNDEFINED> instruction: 0xbdf8b904
   336d0:			; <UNDEFINED> instruction: 0xf0094620
   336d4:			; <UNDEFINED> instruction: 0xf815fad7
   336d8:			; <UNDEFINED> instruction: 0x2c004b01
   336dc:			; <UNDEFINED> instruction: 0x4620d0f7
   336e0:	blx	ff46f70c <tcgetattr@plt+0xff46b63c>
   336e4:	blmi	b1740 <tcgetattr@plt+0xad670>
   336e8:	mvnsle	r2, r0, lsl #24
   336ec:	svclt	0x0000e7ef
   336f0:			; <UNDEFINED> instruction: 0x000253b8
   336f4:	andeq	r0, r0, r8, ror #6
   336f8:	bmi	9c5b94 <tcgetattr@plt+0x9c1ac4>
   336fc:	blmi	9c48e8 <tcgetattr@plt+0x9c0818>
   33700:	addlt	fp, r8, r0, ror r5
   33704:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   33708:	andls	r6, r7, #1179648	; 0x120000
   3370c:	andeq	pc, r0, #79	; 0x4f
   33710:	ldmpl	sp, {r1, r5, r9, fp, lr}
   33714:			; <UNDEFINED> instruction: 0xb1a3682b
   33718:	ldrdmi	pc, [r4, r3]!
   3371c:	ldrdcs	pc, [ip, r3]
   33720:	svclt	0x00b84284
   33724:	adcmi	r4, r2, #4, 12	; 0x400000
   33728:	vhadd.s8	d29, d1, d11
   3372c:	ldmdapl	fp, {r2, r3, r4, r6, r8, ip, lr}^
   33730:	stmiblt	r2, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   33734:	stmdavs	fp!, {r2, r3, r5, r6, r7, r8, fp, ip, sp, pc}
   33738:			; <UNDEFINED> instruction: 0xf8c32206
   3373c:			; <UNDEFINED> instruction: 0xf883418c
   33740:	bmi	5fbd9c <tcgetattr@plt+0x5f7ccc>
   33744:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   33748:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3374c:	subsmi	r9, sl, r7, lsl #22
   33750:	andlt	sp, r8, ip, lsl r1
   33754:	mcrge	13, 0, fp, cr2, cr0, {3}
   33758:	andls	r4, r0, #18432	; 0x4800
   3375c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   33760:			; <UNDEFINED> instruction: 0x46302214
   33764:	bl	12f16ac <tcgetattr@plt+0x12ed5dc>
   33768:			; <UNDEFINED> instruction: 0xf7ff4630
   3376c:	stccs	15, cr15, [r0], {139}	; 0x8b
   33770:	cdpge	0, 0, cr13, cr2, cr1, {7}
   33774:	andscs	r4, r4, #12, 22	; 0x3000
   33778:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   3377c:	strls	r4, [r0], #-1584	; 0xfffff9d0
   33780:	bl	f716c8 <tcgetattr@plt+0xf6d5f8>
   33784:			; <UNDEFINED> instruction: 0xf7ff4630
   33788:			; <UNDEFINED> instruction: 0xe7d4ff7d
   3378c:	ldmib	r6, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33790:	andeq	r5, r2, r8, asr #6
   33794:	andeq	r0, r0, r0, asr #6
   33798:	andeq	r5, r2, lr, lsr r3
   3379c:	andeq	r0, r0, r8, ror #6
   337a0:	strdeq	r5, [r2], -lr
   337a4:	andeq	r2, r1, r6, asr lr
   337a8:	andeq	r2, r1, r2, asr #28
   337ac:	bmi	945c40 <tcgetattr@plt+0x941b70>
   337b0:	blmi	94499c <tcgetattr@plt+0x9408cc>
   337b4:	addlt	fp, r8, r0, ror r5
   337b8:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   337bc:	andls	r6, r7, #1179648	; 0x120000
   337c0:	andeq	pc, r0, #79	; 0x4f
   337c4:	ldmpl	sp, {r5, r9, fp, lr}
   337c8:	orrlt	r6, r3, fp, lsr #16
   337cc:			; <UNDEFINED> instruction: 0x2190f8d3
   337d0:	addmi	r4, r2, #4, 12	; 0x400000
   337d4:	vhadd.s8	d29, d1, d11
   337d8:	ldmdapl	fp, {r2, r3, r4, r6, r8, ip, lr}^
   337dc:	stmiblt	r2, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   337e0:	stmdavs	fp!, {r2, r3, r5, r6, r7, r8, fp, ip, sp, pc}
   337e4:			; <UNDEFINED> instruction: 0xf8c32206
   337e8:			; <UNDEFINED> instruction: 0xf8834190
   337ec:	bmi	5fbe48 <tcgetattr@plt+0x5f7d78>
   337f0:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   337f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   337f8:	subsmi	r9, sl, r7, lsl #22
   337fc:	andlt	sp, r8, ip, lsl r1
   33800:	mcrge	13, 0, fp, cr2, cr0, {3}
   33804:	andls	r4, r0, #18432	; 0x4800
   33808:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   3380c:			; <UNDEFINED> instruction: 0x46302214
   33810:	b	ffd71758 <tcgetattr@plt+0xffd6d688>
   33814:			; <UNDEFINED> instruction: 0xf7ff4630
   33818:	stccs	15, cr15, [r0], {53}	; 0x35
   3381c:	cdpge	0, 0, cr13, cr2, cr1, {7}
   33820:	andscs	r4, r4, #12, 22	; 0x3000
   33824:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   33828:	strls	r4, [r0], #-1584	; 0xfffff9d0
   3382c:	b	ff9f1774 <tcgetattr@plt+0xff9ed6a4>
   33830:			; <UNDEFINED> instruction: 0xf7ff4630
   33834:	ldrb	pc, [r4, r7, lsr #30]	; <UNPREDICTABLE>
   33838:	stmdb	r0, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3383c:	muleq	r2, r4, r2
   33840:	andeq	r0, r0, r0, asr #6
   33844:	andeq	r5, r2, sl, lsl #5
   33848:	andeq	r0, r0, r8, ror #6
   3384c:	andeq	r5, r2, r2, asr r2
   33850:	andeq	r2, r1, sl, lsr #27
   33854:	muleq	r1, r6, sp
   33858:	vqdmulh.s<illegal width 8>	d20, d1, d23
   3385c:	push	{r2, r3, r4, r6, sl, fp, ip, lr}
   33860:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   33864:	strmi	r4, [sp], -r5, lsr #28
   33868:	ldmdavs	r3!, {r1, r2, r3, r4, r7, r8, fp, ip, lr}
   3386c:	andne	pc, ip, r3, asr r8	; <UNPREDICTABLE>
   33870:			; <UNDEFINED> instruction: 0xf100b311
   33874:	ldrmi	r0, [r7], -sl, ror #16
   33878:			; <UNDEFINED> instruction: 0xf8534604
   3387c:	cmplt	r5, #40	; 0x28
   33880:	stmdavc	sl!, {r1, r5, r6, r7, r8, fp, ip, sp, pc}
   33884:	ldmdblt	r0, {r1, r6, r7, r8, ip, sp, pc}
   33888:	ldrdcs	pc, [r8, r3]!
   3388c:	ldmdami	ip, {r1, r3, r5, r6, r8, r9, ip, sp, pc}
   33890:			; <UNDEFINED> instruction: 0xf8432201
   33894:	ldrbtmi	r2, [r8], #-40	; 0xffffffd8
   33898:	mrc2	7, 7, pc, cr4, cr15, {7}
   3389c:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
   338a0:	eorseq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   338a4:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   338a8:			; <UNDEFINED> instruction: 0xf7ff4628
   338ac:	ldrtmi	pc, [r8], -fp, ror #29	; <UNPREDICTABLE>
   338b0:	ldrhmi	lr, [r0, #141]!	; 0x8d
   338b4:	mcrlt	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   338b8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   338bc:			; <UNDEFINED> instruction: 0xf8d3b910
   338c0:	orrslt	r2, r2, r8, lsr #3
   338c4:	bcs	51974 <tcgetattr@plt+0x4d8a4>
   338c8:	bmi	428054 <tcgetattr@plt+0x423f84>
   338cc:	bl	c4abc <tcgetattr@plt+0xc09ec>
   338d0:	ldmdavs	r5, {r2, r6, r7, r9}^
   338d4:	bcs	6d848 <tcgetattr@plt+0x69778>
   338d8:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, ip, lr, pc}
   338dc:			; <UNDEFINED> instruction: 0xf8d3d1f5
   338e0:	bcs	3bf88 <tcgetattr@plt+0x37eb8>
   338e4:	stfmid	f5, [r9, #-964]	; 0xfffffc3c
   338e8:	stmdami	r9, {r0, r2, r3, r4, r5, r6, sl, lr}
   338ec:			; <UNDEFINED> instruction: 0xf7ff4478
   338f0:	ldmdavs	r3!, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   338f4:	svclt	0x0000e7e6
   338f8:	andeq	r5, r2, r2, ror #3
   338fc:	andeq	r0, r0, r8, ror #6
   33900:	andeq	r2, r1, r6, lsr sp
   33904:	andeq	r5, r2, sl, asr #32
   33908:	andeq	r5, r2, ip, lsl r0
   3390c:	muleq	r1, r8, r8
   33910:	ldrdeq	r2, [r1], -r8
   33914:	strcs	fp, [r4], #-1392	; 0xfffffa90
   33918:	cdpmi	13, 0, cr4, cr13, cr12, {0}
   3391c:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
   33920:	strtmi	r4, [sl], -r0, lsr #12
   33924:	tstcs	r0, r1, lsl #24
   33928:			; <UNDEFINED> instruction: 0xff96f7ff
   3392c:	mvnsle	r1, r3, ror #24
   33930:	ldmpl	r3!, {r3, r8, r9, fp, lr}^
   33934:			; <UNDEFINED> instruction: 0xf8d3681b
   33938:	stmdblt	r3, {r3, r5, r7, r8, ip, sp}
   3393c:	stmdami	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   33940:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   33944:			; <UNDEFINED> instruction: 0xf7ff4478
   33948:	svclt	0x0000be9d
   3394c:	andeq	r0, r1, ip, lsl #9
   33950:	andeq	r5, r2, r6, lsr #2
   33954:	andeq	r0, r0, r8, ror #6
   33958:	andeq	r2, r1, ip, lsl #25
   3395c:	blmi	fe4e1144 <tcgetattr@plt+0xfe4dd074>
   33960:	ldrbtmi	r4, [fp], #-2706	; 0xfffff56e
   33964:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
   33968:	ldrdcs	pc, [r0, #-131]!	; 0xffffff7d
   3396c:			; <UNDEFINED> instruction: 0x114ef893
   33970:	subsle	r2, r7, r8, lsl #20
   33974:			; <UNDEFINED> instruction: 0xf011b1a1
   33978:	tstle	r1, r0, ror #30
   3397c:	ldrsbmi	pc, [ip, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
   33980:	ldrdne	pc, [r4, #-131]	; 0xffffff7d
   33984:			; <UNDEFINED> instruction: 0xf0002c00
   33988:			; <UNDEFINED> instruction: 0xf8d380f8
   3398c:	dvfneep	f6, f7, #4.0
   33990:	smlalbtvc	pc, r4, r3, r8	; <UNPREDICTABLE>
   33994:			; <UNDEFINED> instruction: 0xf000428e
   33998:			; <UNDEFINED> instruction: 0xf8c380f6
   3399c:			; <UNDEFINED> instruction: 0x4620015c
   339a0:	cmnle	sp, r0, lsl #20
   339a4:	eoreq	pc, r8, #68157440	; 0x4100000
   339a8:	ldmpl	sl, {r2, r6, r7, r9, ip, sp, pc}
   339ac:			; <UNDEFINED> instruction: 0xf893b15a
   339b0:	sbclt	r1, r4, #-2147483629	; 0x80000013
   339b4:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   339b8:			; <UNDEFINED> instruction: 0xf852b12a
   339bc:	tstlt	r0, r4, lsr #32
   339c0:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   339c4:	vqadd.s8	d30, d1, d6
   339c8:	ldmdapl	sl, {r2, r7, r8, ip, sp}^
   339cc:	subspl	r3, sl, r1, lsl #20
   339d0:	vldrle	s5, [pc, #-0]	; 339d8 <tcgetattr@plt+0x2f908>
   339d4:			; <UNDEFINED> instruction: 0x214ef893
   339d8:	svclt	0x00082a30
   339dc:			; <UNDEFINED> instruction: 0xf5031918
   339e0:	svclt	0x000a539c
   339e4:	eorvc	pc, r6, #268435460	; 0x10000004
   339e8:	stcpl	6, cr4, [r0], {32}
   339ec:	mrrcne	8, 1, r6, r1, cr10
   339f0:	andsvc	r6, r0, r9, lsl r0
   339f4:			; <UNDEFINED> instruction: 0xf8d3682b
   339f8:			; <UNDEFINED> instruction: 0xf8d32144
   339fc:	andcc	r1, r1, #44, 2
   33a00:	smlalbtcs	pc, r4, r3, r8	; <UNPREDICTABLE>
   33a04:	blle	244434 <tcgetattr@plt+0x240364>
   33a08:	eorpl	pc, r8, r1, asr #4
   33a0c:	stmdacs	r0, {r3, r4, fp, ip, lr}
   33a10:	addshi	pc, r3, r0, asr #32
   33a14:			; <UNDEFINED> instruction: 0xf8c33901
   33a18:			; <UNDEFINED> instruction: 0xf8d31144
   33a1c:	stmdacs	r0, {r2, r3, r4, r6, r8}
   33a20:	ldfltp	f5, [r8, #240]!	; 0xf0
   33a24:	ldrsbmi	pc, [ip, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
   33a28:	subsle	r2, r2, r0, lsl #24
   33a2c:	ldrdcs	pc, [r4, #-131]	; 0xffffff7d
   33a30:	ldrdne	pc, [ip, -r3]!
   33a34:	eorsle	r4, ip, sl, lsl #5
   33a38:			; <UNDEFINED> instruction: 0xf8c32200
   33a3c:	ldfcss	f2, [pc], {92}	; 0x5c
   33a40:	ldclcs	13, cr13, [pc], #-372	; 338d4 <tcgetattr@plt+0x2f804>
   33a44:	stmdavs	fp!, {r0, r6, sl, fp, ip, lr, pc}
   33a48:	eoreq	pc, r8, #68157440	; 0x4100000
   33a4c:			; <UNDEFINED> instruction: 0xb142589a
   33a50:			; <UNDEFINED> instruction: 0x114ef893
   33a54:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   33a58:			; <UNDEFINED> instruction: 0xf852b11a
   33a5c:	stmdacs	r0, {r2, r5}
   33a60:	vrhadd.s8	d29, d17, d30
   33a64:	ldmdapl	sl, {r2, r7, r8, ip, sp}^
   33a68:	subspl	r3, sl, r1, lsl #20
   33a6c:	vpmax.u8	d18, d0, d0
   33a70:			; <UNDEFINED> instruction: 0xf5038092
   33a74:	ldmdavs	sl, {r2, r3, r4, r7, r8, r9, ip, lr}
   33a78:	andsvs	r1, r9, r1, asr ip
   33a7c:			; <UNDEFINED> instruction: 0xe7b97014
   33a80:	ldc2l	0, cr15, [r4], #36	; 0x24
   33a84:			; <UNDEFINED> instruction: 0xf641682b
   33a88:	ldmpl	sl, {r3, r5, r9}
   33a8c:	bcs	605a4 <tcgetattr@plt+0x5c4d4>
   33a90:	ldr	sp, [r8, sp, lsl #3]
   33a94:	blx	ff071a9a <tcgetattr@plt+0xff06d9ca>
   33a98:	ldr	r6, [fp, fp, lsr #16]
   33a9c:			; <UNDEFINED> instruction: 0xf8c32200
   33aa0:			; <UNDEFINED> instruction: 0xf641215c
   33aa4:	sbclt	r0, r4, #40, 4	; 0x80000002
   33aa8:	bcs	49d18 <tcgetattr@plt+0x45c48>
   33aac:	svcge	0x007ff47f
   33ab0:	vabd.s8	d30, d17, d9
   33ab4:	ldmdapl	r9, {r3, r5, r8, ip, lr}^
   33ab8:	svclt	0x00142900
   33abc:			; <UNDEFINED> instruction: 0xf04f2101
   33ac0:	strmi	r3, [sl], #-511	; 0xfffffe01
   33ac4:	smlalbtcs	pc, r4, r3, r8	; <UNPREDICTABLE>
   33ac8:			; <UNDEFINED> instruction: 0x4620e7b6
   33acc:			; <UNDEFINED> instruction: 0xf8daf009
   33ad0:			; <UNDEFINED> instruction: 0xf893e790
   33ad4:	andeq	r3, r9, #-1073741805	; 0xc0000013
   33ad8:	b	10a05e0 <tcgetattr@plt+0x109c510>
   33adc:	b	1083ef0 <tcgetattr@plt+0x107fe20>
   33ae0:	strtmi	r0, [r0], -r0, lsl #8
   33ae4:	blx	fe86fb10 <tcgetattr@plt+0xfe86ba40>
   33ae8:	adcle	r2, r8, r0, lsl #16
   33aec:			; <UNDEFINED> instruction: 0xf8d3682b
   33af0:			; <UNDEFINED> instruction: 0xf8c32144
   33af4:	andcc	r4, r1, #92, 2
   33af8:	smlalbtcs	pc, r4, r3, r8	; <UNPREDICTABLE>
   33afc:	stmdavs	sl!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   33b00:	msrpl	SPSR_s, #268435460	; 0x10000004
   33b04:	ldmpl	r0, {r4, r5, r8, sp}^
   33b08:	blx	ff8f1b06 <tcgetattr@plt+0xff8eda36>
   33b0c:	vadd.i8	d22, d1, d27
   33b10:	ldmdapl	sl, {r2, r7, r8, ip, sp}^
   33b14:	subspl	r3, sl, r1, lsl #20
   33b18:	vstrle	s5, [r0, #-0]
   33b1c:	orrspl	pc, ip, #12582912	; 0xc00000
   33b20:	cmpeq	pc, r4, lsl #2	; <UNPREDICTABLE>
   33b24:	strbtpl	pc, [r8], -r1, asr #4	; <UNPREDICTABLE>
   33b28:	mrrcne	8, 1, r6, r0, cr10
   33b2c:	andsvc	r6, r1, r8, lsl r0
   33b30:	ldmibpl	r8, {r0, r1, r3, r5, fp, sp, lr}
   33b34:	blx	fea71b32 <tcgetattr@plt+0xfea6da62>
   33b38:	vaba.s8	q15, <illegal reg q0.5>, q6
   33b3c:	addmi	r5, sl, #56, 8	; 0x38000000
   33b40:	svclt	0x00d4591c
   33b44:	andcs	r2, r1, r0
   33b48:	svclt	0x00082c00
   33b4c:	stmdacs	r0, {r0, sp}
   33b50:	svcge	0x0063f43f
   33b54:	teqeq	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   33b58:			; <UNDEFINED> instruction: 0xf8d31a52
   33b5c:	stmdacc	r1, {r3, r6, r8, ip}
   33b60:	smlalbtcs	pc, r4, r3, r8	; <UNPREDICTABLE>
   33b64:			; <UNDEFINED> instruction: 0xf6bf4281
   33b68:			; <UNDEFINED> instruction: 0xf8d3af58
   33b6c:	addsmi	r2, r1, #64, 2
   33b70:	tstcc	r1, ip, lsl pc
   33b74:	smlalbtne	pc, r8, r3, r8	; <UNPREDICTABLE>
   33b78:	tstcc	r1, pc, asr #14
   33b7c:	cmpeq	ip, r3, asr #17	; <UNPREDICTABLE>
   33b80:	smlalbtne	pc, r4, r3, r8	; <UNPREDICTABLE>
   33b84:	vmla.f32	<illegal reg q13.5>, <illegal reg q8.5>, q12
   33b88:	ldmibpl	lr, {r3, r5, r9, sl, ip, lr}
   33b8c:	stmdbcc	r2, {r1, r2, r8, fp, ip, sp, pc}
   33b90:	smlalbtne	pc, r4, r3, r8	; <UNPREDICTABLE>
   33b94:			; <UNDEFINED> instruction: 0xf7ffe701
   33b98:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   33b9c:			; <UNDEFINED> instruction: 0xf7ffe769
   33ba0:	stmdavs	fp!, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   33ba4:	svclt	0x0000e7ba
   33ba8:	andeq	r5, r2, r2, ror #1
   33bac:	andeq	r0, r0, r8, ror #6
   33bb0:	bmi	3c67ec <tcgetattr@plt+0x3c271c>
   33bb4:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   33bb8:	ldmpl	fp, {r2, r9, sl, lr}
   33bbc:			; <UNDEFINED> instruction: 0xf8d3681b
   33bc0:	teqlt	r2, ip, ror #2
   33bc4:	ldrdcs	pc, [ip, -r3]!
   33bc8:	ldrdne	pc, [r4, #-131]	; 0xffffff7d
   33bcc:	addsmi	r1, r9, #1328	; 0x530
   33bd0:	strtmi	sp, [r0], -r3, lsl #22
   33bd4:			; <UNDEFINED> instruction: 0x4010e8bd
   33bd8:	andcs	lr, r0, r0, asr #13
   33bdc:	blx	fe971bda <tcgetattr@plt+0xfe96db0a>
   33be0:	pop	{r5, r9, sl, lr}
   33be4:	ssat	r4, #26, r0
   33be8:	muleq	r2, r0, lr
   33bec:	andeq	r0, r0, r8, ror #6
   33bf0:	blmi	f213d8 <tcgetattr@plt+0xf1d308>
   33bf4:	ldrbtmi	r4, [fp], #-2619	; 0xfffff5c5
   33bf8:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
   33bfc:			; <UNDEFINED> instruction: 0x714ef893
   33c00:	subsle	r4, r1, r7, lsl #5
   33c04:			; <UNDEFINED> instruction: 0xf8d34604
   33c08:	rsclt	r0, r6, #96, 2
   33c0c:	smlalbbvs	pc, lr, r3, r8	; <UNPREDICTABLE>
   33c10:	cmple	sl, r0, lsl #16
   33c14:	ldrdcs	pc, [r8, #-131]!	; 0xffffff7d
   33c18:	suble	r4, r5, r2, lsr #5
   33c1c:	eoreq	pc, r8, #68157440	; 0x4100000
   33c20:	msrmi	SPSR_f, r3, asr #17
   33c24:			; <UNDEFINED> instruction: 0xb12a589a
   33c28:	eorcs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
   33c2c:			; <UNDEFINED> instruction: 0xf8d2b112
   33c30:	ldmdblt	r8!, {sl}^
   33c34:			; <UNDEFINED> instruction: 0x51abf503
   33c38:	eorseq	pc, r0, #180, 2	; 0x2d
   33c3c:	svclt	0x00186809
   33c40:	stmdbcs	r0, {r0, r9, sp}
   33c44:	andcs	fp, r0, #24, 30	; 0x60
   33c48:	teqle	r5, r0, lsl #20
   33c4c:	vmul.i8	d27, d1, d20
   33c50:	ldmpl	r8, {r3, r5, r6, r9, ip, lr}
   33c54:	ldrhtmi	lr, [r8], #141	; 0x8d
   33c58:	bllt	5f1c54 <tcgetattr@plt+0x5edb84>
   33c5c:	stcle	12, cr2, [lr], #-124	; 0xffffff84
   33c60:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   33c64:	stc2	7, cr15, [lr, #-1020]	; 0xfffffc04
   33c68:	stcle	12, cr2, [lr, #-8]
   33c6c:	vadd.i8	d22, d1, d27
   33c70:	ldmdapl	sl, {r2, r7, r8, ip, sp}^
   33c74:	subspl	r3, sl, r1, lsl #20
   33c78:	vstmdble	ip!, {s4-s3}
   33c7c:	orrspl	pc, ip, #12582912	; 0xc00000
   33c80:	ldmdavs	sl, {r3, r5, r8, sp}
   33c84:	andsvs	r1, r8, r0, asr ip
   33c88:	stmdavs	fp!, {r0, r4, ip, sp, lr}
   33c8c:	orrcc	pc, r4, r1, asr #4
   33c90:	bcc	89e00 <tcgetattr@plt+0x85d30>
   33c94:	bcs	47e04 <tcgetattr@plt+0x43d34>
   33c98:			; <UNDEFINED> instruction: 0xf503dd19
   33c9c:			; <UNDEFINED> instruction: 0x3640539c
   33ca0:	mrrcne	8, 1, r6, r1, cr10
   33ca4:	andsvc	r6, r6, r9, lsl r0
   33ca8:			; <UNDEFINED> instruction: 0x4621bdf8
   33cac:	blx	fe8efcda <tcgetattr@plt+0xfe8ebc0a>
   33cb0:	mvnsle	r2, r0, lsl #16
   33cb4:	str	r6, [sp, fp, lsr #16]!
   33cb8:	bicle	r2, r8, r0, lsl #30
   33cbc:	vmla.f32	<illegal reg q13.5>, <illegal reg q8.5>, q12
   33cc0:	strtmi	r5, [r1], -r4, ror #4
   33cc4:	pop	{r3, r4, r7, fp, ip, lr}
   33cc8:			; <UNDEFINED> instruction: 0xf7fd40f8
   33ccc:			; <UNDEFINED> instruction: 0xf7ffbb01
   33cd0:	stmdavs	fp!, {r0, r1, r5, r7, r9, fp, ip, sp, lr, pc}
   33cd4:			; <UNDEFINED> instruction: 0xf7ffe7e1
   33cd8:	stmdavs	fp!, {r0, r1, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   33cdc:	svclt	0x0000e7ce
   33ce0:	andeq	r4, r2, lr, asr #28
   33ce4:	andeq	r0, r0, r8, ror #6
   33ce8:	andeq	r2, r1, r6, ror r9
   33cec:	push	{r0, r1, r3, r5, r6, r9, fp, lr}
   33cf0:	ldrbtmi	r4, [sl], #-4088	; 0xfffff008
   33cf4:	ldmpl	r5, {r1, r3, r5, r6, r8, r9, fp, lr}^
   33cf8:	blcs	4ddac <tcgetattr@plt+0x49cdc>
   33cfc:	adchi	pc, r2, r0
   33d00:			; <UNDEFINED> instruction: 0xf5034968
   33d04:			; <UNDEFINED> instruction: 0x460456b9
   33d08:	ldmdavs	r6!, {r6, fp, ip, sp, lr}
   33d0c:	stmdavs	r9, {r0, r4, r6, fp, ip, lr}
   33d10:	suble	r2, pc, r0, lsl #18
   33d14:			; <UNDEFINED> instruction: 0xf0002e00
   33d18:	andmi	r8, r8, #151	; 0x97
   33d1c:	blmi	18e7e54 <tcgetattr@plt+0x18e3d84>
   33d20:	stmdavs	r0!, {r9, sl, sp}
   33d24:	stmdbmi	r1!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   33d28:	sbcsvs	r4, r8, r1, ror #30
   33d2c:	ldrdhi	pc, [r4, pc]
   33d30:			; <UNDEFINED> instruction: 0xf8b4447f
   33d34:	strcc	ip, [ip, -r4]
   33d38:	ldrbtmi	r7, [r8], #2464	; 0x9a0
   33d3c:	ldrsbge	pc, [r8, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   33d40:	stmdaeq	ip, {r3, r8, ip, sp, lr, pc}
   33d44:	ldrsbls	pc, [r4, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   33d48:	andsgt	pc, r0, r3, lsr #17
   33d4c:	ldrvc	r4, [r8], #1274	; 0x4fa
   33d50:			; <UNDEFINED> instruction: 0xf85244f9
   33d54:	ands	fp, r7, r1
   33d58:	ldrdeq	pc, [ip], -fp
   33d5c:			; <UNDEFINED> instruction: 0xf0402800
   33d60:			; <UNDEFINED> instruction: 0xf8db8083
   33d64:	stmdacs	r0, {r3}
   33d68:	addhi	pc, ip, r0, asr #32
   33d6c:	ldrdeq	pc, [r4], -fp
   33d70:	cmnle	lr, r0, lsl #16
   33d74:	ldrdeq	pc, [r0], -fp
   33d78:			; <UNDEFINED> instruction: 0xf7f14639
   33d7c:	strcc	pc, [r1], -sp, asr #27
   33d80:	bleq	4701b4 <tcgetattr@plt+0x46c0e4>
   33d84:	andle	r2, ip, r8, lsl #28
   33d88:	teqmi	r3, r3, ror #16
   33d8c:	ldrble	r0, [r6, #2009]!	; 0x7d9
   33d90:	blcs	52224 <tcgetattr@plt+0x4e154>
   33d94:	ldreq	sp, [sl, -r0, ror #1]
   33d98:			; <UNDEFINED> instruction: 0xf013d070
   33d9c:	strdle	r0, [r5], #240	; 0xf0	; <UNPREDICTABLE>
   33da0:	stmdavs	fp!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   33da4:			; <UNDEFINED> instruction: 0xf5034a46
   33da8:	ldrbtmi	r5, [sl], #-441	; 0xfffffe47
   33dac:			; <UNDEFINED> instruction: 0xf102680e
   33db0:	blvc	1434de8 <tcgetattr@plt+0x1430d18>
   33db4:	suble	r2, r7, r0, lsl #28
   33db8:	rscmi	pc, ip, #268435460	; 0x10000004
   33dbc:	bcs	4a02c <tcgetattr@plt+0x45f5c>
   33dc0:			; <UNDEFINED> instruction: 0xf010d042
   33dc4:	strmi	r0, [r2], -r0, asr #31
   33dc8:			; <UNDEFINED> instruction: 0x0646d03e
   33dcc:			; <UNDEFINED> instruction: 0xf503d505
   33dd0:	stmdavs	r9, {r0, r2, r5, r7, r8, ip, lr}
   33dd4:			; <UNDEFINED> instruction: 0xf040b109
   33dd8:	streq	r0, [r1], -r4, lsl #4
   33ddc:			; <UNDEFINED> instruction: 0xf893d456
   33de0:	addsmi	r3, r3, #1073741843	; 0x40000013
   33de4:	ldrmi	sp, [r0], -r2
   33de8:	blx	1e71de6 <tcgetattr@plt+0x1e6dd16>
   33dec:	stmdbvc	r1!, {r1, r3, r5, fp, sp, lr}
   33df0:			; <UNDEFINED> instruction: 0xf8927963
   33df4:	addmi	r0, r8, #80, 2
   33df8:			; <UNDEFINED> instruction: 0xf892d103
   33dfc:	addsmi	r0, r8, #1073741844	; 0x40000014
   33e00:	stmdavc	r2!, {r0, r2, r3, r5, ip, lr, pc}^
   33e04:			; <UNDEFINED> instruction: 0xf023011f
   33e08:			; <UNDEFINED> instruction: 0xf001030f
   33e0c:	b	10f3e50 <tcgetattr@plt+0x10efd80>
   33e10:	rscslt	r1, pc, #1140850688	; 0x44000000
   33e14:	subslt	r0, r1, #150	; 0x96
   33e18:	addvc	pc, r0, #100663296	; 0x6000000
   33e1c:	orrvc	pc, r0, r1, lsl #8
   33e20:	tstmi	r9, #-402653184	; 0xe8000000
   33e24:			; <UNDEFINED> instruction: 0xf7fd4310
   33e28:	stmdavs	sl!, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}
   33e2c:			; <UNDEFINED> instruction: 0xf89278a0
   33e30:	addmi	r3, r3, #-2147483629	; 0x80000013
   33e34:			; <UNDEFINED> instruction: 0xf8d2d10f
   33e38:	blcs	2403c0 <tcgetattr@plt+0x23c2f0>
   33e3c:	stmiavc	r3!, {r2, r8, r9, sl, fp, ip, sp, pc}^
   33e40:	smlalbbcc	pc, pc, r2, r8	; <UNPREDICTABLE>
   33e44:	svchi	0x00f8e8bd
   33e48:			; <UNDEFINED> instruction: 0x314df893
   33e4c:	sbcle	r4, sp, r3, lsl #5
   33e50:	blx	1171e4e <tcgetattr@plt+0x116dd7e>
   33e54:			; <UNDEFINED> instruction: 0xf7ffe7ca
   33e58:	stmdavs	sl!, {r0, r1, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   33e5c:			; <UNDEFINED> instruction: 0xf8d2e7eb
   33e60:	stmdacs	r0, {r2, r4, r6, r8}
   33e64:	strb	sp, [ip, r2, ror #1]
   33e68:	tsteq	ip, r9, lsl #2	; <UNPREDICTABLE>
   33e6c:	ldc2l	7, cr15, [r4, #-964]	; 0xfffffc3c
   33e70:			; <UNDEFINED> instruction: 0xf10ae785
   33e74:			; <UNDEFINED> instruction: 0xf7f1010c
   33e78:	str	pc, [r0, pc, asr #26]
   33e7c:	ldrdeq	pc, [r8], -fp
   33e80:	addle	r2, sl, r0, lsl #16
   33e84:			; <UNDEFINED> instruction: 0xf7f14641
   33e88:	ldrb	pc, [r8, -r7, asr #26]!	; <UNPREDICTABLE>
   33e8c:			; <UNDEFINED> instruction: 0x41acf241
   33e90:	stmdbcs	r0, {r0, r3, r4, r6, fp, ip, lr}
   33e94:			; <UNDEFINED> instruction: 0xf042d0a3
   33e98:	str	r0, [r0, r0, lsr #4]!
   33e9c:	andeq	r4, r2, r2, asr sp
   33ea0:	andeq	r0, r0, r8, ror #6
   33ea4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   33ea8:	andeq	sp, r2, r0, lsl #5
   33eac:	andeq	r0, r0, r0, lsl #7
   33eb0:	andeq	sp, r2, r4, ror r2
   33eb4:	andeq	sp, r2, sl, ror #4
   33eb8:	andeq	sp, r2, r8, asr r2
   33ebc:	andeq	sp, r2, r4, asr r2
   33ec0:	strdeq	sp, [r2], -sl
   33ec4:	strcs	pc, [r0, #2271]	; 0x8df
   33ec8:	strcc	pc, [r0, #2271]	; 0x8df
   33ecc:	push	{r1, r3, r4, r5, r6, sl, lr}
   33ed0:	strdlt	r4, [r5], r0
   33ed4:	ldmdavs	fp!, {r0, r1, r2, r4, r6, r7, fp, ip, lr}
   33ed8:			; <UNDEFINED> instruction: 0xf0002b00
   33edc:			; <UNDEFINED> instruction: 0xf8d38096
   33ee0:	strmi	r9, [lr], -r4, asr #2
   33ee4:	ldrdne	pc, [ip, -r3]!
   33ee8:			; <UNDEFINED> instruction: 0xf8d34605
   33eec:	strbmi	r8, [r9, #-328]	; 0xfffffeb8
   33ef0:	addhi	pc, lr, r0
   33ef4:	bl	fe9c49a0 <tcgetattr@plt+0xfe9c08d0>
   33ef8:	svclt	0x00080b08
   33efc:	ldrbcc	pc, [pc, #261]!	; 34009 <tcgetattr@plt+0x2ff39>	; <UNPREDICTABLE>
   33f00:	beq	2aed9c <tcgetattr@plt+0x2aaccc>
   33f04:	tsteq	fp, sl, asr sl
   33f08:	vqadd.s8	<illegal reg q14.5>, <illegal reg q0.5>, <illegal reg q15.5>
   33f0c:	ldmdapl	r9, {r2, r3, r4, r5, r7, r8, lr}^
   33f10:			; <UNDEFINED> instruction: 0xf0002900
   33f14:			; <UNDEFINED> instruction: 0xf1b8808b
   33f18:	vmax.f32	d16, d1, d0
   33f1c:	ldmpl	r8, {r2, r4, r5, r6, r7, r9, ip, sp}
   33f20:			; <UNDEFINED> instruction: 0xf8d3db63
   33f24:	adcsmi	r2, r2, #64, 2
   33f28:			; <UNDEFINED> instruction: 0x2101bfb4
   33f2c:	strbmi	r2, [r2, #-256]	; 0xffffff00
   33f30:			; <UNDEFINED> instruction: 0x2100bfb8
   33f34:	cmple	r8, r0, lsl #18
   33f38:	teqne	ip, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   33f3c:	svclt	0x00cc42b1
   33f40:	strcs	r2, [r0], #-1025	; 0xfffffbff
   33f44:	svclt	0x00c84541
   33f48:	cfstrscs	mvf2, [r0], {-0}
   33f4c:	strbmi	sp, [r2, #-333]	; 0xfffffeb3
   33f50:	ldrmi	fp, [r0, #4024]!	; 0xfb8
   33f54:	strbmi	sp, [r1, #-2889]	; 0xfffff4b7
   33f58:	ldrmi	fp, [r0, #4040]!	; 0xfc8
   33f5c:	tstlt	r0, r5, asr #24
   33f60:	andeq	lr, r6, #348160	; 0x55000
   33f64:	vqadd.s8	<illegal reg q14.5>, <illegal reg q0.5>, q8
   33f68:			; <UNDEFINED> instruction: 0x463231f0
   33f6c:			; <UNDEFINED> instruction: 0x46295858
   33f70:	stcl	7, cr15, [lr, #-828]!	; 0xfffffcc4
   33f74:	cmnle	r7, r0, lsl #16
   33f78:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   33f7c:			; <UNDEFINED> instruction: 0xf1b99302
   33f80:	ldmdavs	fp!, {r8, r9, sl, fp}
   33f84:			; <UNDEFINED> instruction: 0xf1badb64
   33f88:	vpmax.f32	d16, d0, d0
   33f8c:			; <UNDEFINED> instruction: 0xf50380de
   33f90:	ldmdavs	r0, {r0, r5, r7, r9, ip, lr}
   33f94:			; <UNDEFINED> instruction: 0xf0002800
   33f98:			; <UNDEFINED> instruction: 0xf1ba81fe
   33f9c:			; <UNDEFINED> instruction: 0xf0400f01
   33fa0:	vand	d24, d1, d23
   33fa4:	ldmpl	sl, {r2, r3, r4, r9, lr}
   33fa8:			; <UNDEFINED> instruction: 0xf0002a00
   33fac:			; <UNDEFINED> instruction: 0xf6418131
   33fb0:	ldmpl	fp, {r3, r4, r5, r9}
   33fb4:	svcvc	0x007af5b3
   33fb8:	vsubw.s8	<illegal reg q12.5>, q0, d1
   33fbc:	strcs	r8, [r0], #-543	; 0xfffffde1
   33fc0:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   33fc4:	movwcs	r9, #769	; 0x301
   33fc8:	strbmi	r1, [r9], -sl, ror #28
   33fcc:			; <UNDEFINED> instruction: 0xf7fc4640
   33fd0:	blls	b35fc <tcgetattr@plt+0xaf52c>
   33fd4:	vrshr.s64	d4, d8, #64
   33fd8:	ldmdavs	fp!, {r0, r2, r4, r5, r8, pc}
   33fdc:	andls	r2, r1, r9, lsl #8
   33fe0:	ldmdavs	fp!, {r1, r3, r4, r5, sp, lr, pc}
   33fe4:	rscscc	pc, r4, #268435460	; 0x10000004
   33fe8:			; <UNDEFINED> instruction: 0xb1105898
   33fec:	andeq	lr, r6, #348160	; 0x55000
   33ff0:	vhadd.s8	d29, d1, d6
   33ff4:			; <UNDEFINED> instruction: 0x463231f0
   33ff8:			; <UNDEFINED> instruction: 0x46295858
   33ffc:	stc	7, cr15, [r8, #-828]!	; 0xfffffcc4
   34000:			; <UNDEFINED> instruction: 0xf942f7fd
   34004:	stmib	r3, {r0, r1, r3, r4, r5, fp, sp, lr}^
   34008:	andlt	r5, r5, r1, asr r6
   3400c:	svchi	0x00f0e8bd
   34010:	eorspl	pc, r8, r1, asr #4
   34014:	teqlt	r0, r8, lsl r8
   34018:	eorpl	pc, r8, r1, asr #4
   3401c:	tstlt	r0, r8, lsl r8
   34020:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   34024:			; <UNDEFINED> instruction: 0xf109e766
   34028:			; <UNDEFINED> instruction: 0xe76339ff
   3402c:	strtcc	pc, [r0], #-2271	; 0xfffff721
   34030:			; <UNDEFINED> instruction: 0xf7ff58d0
   34034:	ldmdavs	fp!, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   34038:	svceq	0x0000f1b8
   3403c:	rscscc	pc, r4, #268435460	; 0x10000004
   34040:			; <UNDEFINED> instruction: 0xf6bf5898
   34044:	ldrb	sl, [r0, lr, ror #30]
   34048:			; <UNDEFINED> instruction: 0xf8d2f7fd
   3404c:	ldr	r9, [r6, r2]
   34050:	vst3.8	{d18-d20}, [pc], r0
   34054:	andls	r7, r1, #-1610612729	; 0xa0000007
   34058:	eorseq	pc, ip, #68157440	; 0x4100000
   3405c:	ldmpl	fp, {r0, r8, fp, ip, pc}
   34060:	addmi	r1, sl, #1474560	; 0x168000
   34064:	stmiblt	sp, {r0, r3, r5, r9, fp, ip, lr, pc}^
   34068:	addsmi	r9, r3, #8192	; 0x2000
   3406c:			; <UNDEFINED> instruction: 0xf1bbdab9
   34070:	vpmax.f32	d16, d0, d0
   34074:	ldmdavs	sl!, {r0, r3, r5, r6, r7, pc}
   34078:	tstmi	r8, r1, asr #4	; <UNPREDICTABLE>
   3407c:	stmdacs	r0, {r4, r6, fp, ip, lr}
   34080:			; <UNDEFINED> instruction: 0xf1bbbf18
   34084:			; <UNDEFINED> instruction: 0xf0400f01
   34088:	strcs	r8, [sl], #-263	; 0xfffffef9
   3408c:	rsbsvc	pc, sl, pc, asr #8
   34090:	strls	r9, [r0, #-769]	; 0xfffffcff
   34094:	movteq	pc, #34369	; 0x8641	; <UNPREDICTABLE>
   34098:	ldrd	r5, [fp], -r3	; <UNPREDICTABLE>
   3409c:	cdpne	3, 6, cr2, cr10, cr0, {0}
   340a0:			; <UNDEFINED> instruction: 0x46404619
   340a4:	ldc2	7, cr15, [lr, #-1008]	; 0xfffffc10
   340a8:			; <UNDEFINED> instruction: 0xf641683a
   340ac:	stmdbls	r1, {r2, r3, r4, r5, r8, r9}
   340b0:	strmi	r5, [r3], #-2259	; 0xfffff72d
   340b4:	vqsub.u8	d4, d16, d9
   340b8:	ldmib	sp, {r0, r1, r2, r3, r5, r7, r8, pc}^
   340bc:	addsmi	r3, r3, #268435456	; 0x10000000
   340c0:			; <UNDEFINED> instruction: 0xf1bbda8f
   340c4:	vpmax.f32	d16, d0, d0
   340c8:	ldmdavs	sl!, {r1, r3, r5, r8, pc}
   340cc:	movwmi	pc, #33345	; 0x8241	; <UNPREDICTABLE>
   340d0:			; <UNDEFINED> instruction: 0xf1bb58d0
   340d4:	svclt	0x00180f01
   340d8:	svclt	0x00092800
   340dc:	movwcs	r2, #4864	; 0x1300
   340e0:	rsbsvc	pc, sl, pc, asr #8
   340e4:			; <UNDEFINED> instruction: 0xf0409300
   340e8:	stccs	0, cr8, [r0, #-868]	; 0xfffffc9c
   340ec:			; <UNDEFINED> instruction: 0xf641d0d2
   340f0:	ldmpl	r3, {r4, r5, r8, r9}^
   340f4:	vqrdmulh.s<illegal width 8>	d15, d3, d11
   340f8:	ble	c4b0c <tcgetattr@plt+0xc0a3c>
   340fc:	movwcs	r4, #13848	; 0x3618
   34100:	blls	98d08 <tcgetattr@plt+0x94c38>
   34104:	blls	c516c <tcgetattr@plt+0xc109c>
   34108:			; <UNDEFINED> instruction: 0xf6bf4298
   3410c:	stccc	15, cr10, [r5], {106}	; 0x6a
   34110:	stmdale	lr, {r0, r2, sl, fp, sp}
   34114:			; <UNDEFINED> instruction: 0xf004e8df
   34118:	svccc	0x00475760
   3411c:	movwcs	r7, #5
   34120:	strbmi	r9, [sp, #-768]	; 0xfffffd00
   34124:	cdpne	13, 6, cr13, cr10, cr5, {0}
   34128:	movwcs	r4, #5705	; 0x1649
   3412c:			; <UNDEFINED> instruction: 0xf7fc4640
   34130:	blls	7349c <tcgetattr@plt+0x6f3cc>
   34134:	ldmdavs	fp!, {r1, r3, r4, r6, r9, sl, fp, ip}
   34138:			; <UNDEFINED> instruction: 0xf63f2a03
   3413c:	ldm	pc, {r2, r5, r6, r8, r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
   34140:	adcseq	pc, sl, r2, lsl r0	; <UNPREDICTABLE>
   34144:	sbcseq	r0, r2, r5, ror #1
   34148:	svclt	0x000400cb
   3414c:			; <UNDEFINED> instruction: 0xf8cd4654
   34150:	addle	sl, r1, r4
   34154:	andsmi	pc, r8, #268435460	; 0x10000004
   34158:	smlatbeq	r5, r9, fp, lr
   3415c:			; <UNDEFINED> instruction: 0x91005898
   34160:			; <UNDEFINED> instruction: 0xf1bab148
   34164:			; <UNDEFINED> instruction: 0xf0403fff
   34168:	vrhadd.s8	d24, d1, d30
   3416c:	ldmpl	sl, {r4, r9, lr}
   34170:			; <UNDEFINED> instruction: 0xf0002a00
   34174:	strcs	r8, [r0], #-296	; 0xfffffed8
   34178:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   3417c:			; <UNDEFINED> instruction: 0xf6419201
   34180:	stmdbls	r0, {r2, r4, r5, r9}
   34184:	blx	ca3f6 <tcgetattr@plt+0xc6326>
   34188:	stmdbls	r1, {r0, r9, ip, sp, lr, pc}
   3418c:	svclt	0x00c44291
   34190:	andls	r2, r1, #83886080	; 0x5000000
   34194:	ldmdavs	fp!, {r5, r6, r8, r9, sl, sp, lr, pc}
   34198:			; <UNDEFINED> instruction: 0xf5034651
   3419c:	ldmdavs	r8, {r0, r5, r7, r8, r9, ip, lr}
   341a0:			; <UNDEFINED> instruction: 0xf896f7fd
   341a4:			; <UNDEFINED> instruction: 0xf1bae7c5
   341a8:			; <UNDEFINED> instruction: 0xf10a0f00
   341ac:	cfstrdle	mvd3, [r0, #1020]	; 0x3fc
   341b0:	ldmdbmi	ip, {r0, r6, r9, ip, sp, lr, pc}
   341b4:	stccc	8, cr6, [r1], {59}	; 0x3b
   341b8:	andeq	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   341bc:			; <UNDEFINED> instruction: 0xf864f7fd
   341c0:	mvnsle	r1, r2, ror #24
   341c4:	ldmdavs	sl!, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   341c8:	tstmi	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
   341cc:	smlatbeq	r5, r9, fp, lr
   341d0:			; <UNDEFINED> instruction: 0xf7fd58d0
   341d4:			; <UNDEFINED> instruction: 0xe7acf87d
   341d8:	svceq	0x0000f1ba
   341dc:	streq	pc, [r1], #-266	; 0xfffffef6
   341e0:	vpmax.s8	d29, d17, d23
   341e4:	ldmdavs	fp!, {r4, r8, fp, lr}
   341e8:			; <UNDEFINED> instruction: 0xf8533401
   341ec:			; <UNDEFINED> instruction: 0xf7fd0009
   341f0:	stccs	8, cr15, [r1], {75}	; 0x4b
   341f4:			; <UNDEFINED> instruction: 0xe79cd1f7
   341f8:	vtst.8	d22, d1, d26
   341fc:	ldmpl	r0, {r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   34200:			; <UNDEFINED> instruction: 0xf842f7fd
   34204:	movwcs	r6, #2106	; 0x83a
   34208:			; <UNDEFINED> instruction: 0xf8c24699
   3420c:	str	r3, [r8, r4, asr #2]
   34210:	tstcs	r0, r2, asr r6
   34214:	ldc	7, cr15, [ip], {207}	; 0xcf
   34218:			; <UNDEFINED> instruction: 0xf0002800
   3421c:			; <UNDEFINED> instruction: 0xf7fc80e5
   34220:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   34224:	andls	r2, r1, r8, lsl #8
   34228:	eorseq	pc, r8, #68157440	; 0x4100000
   3422c:	bls	8a4a0 <tcgetattr@plt+0x863d0>
   34230:	vqrdmulh.s<illegal width 8>	d15, d10, d3
   34234:	svclt	0x00c4429a
   34238:	movwls	r2, #5127	; 0x1407
   3423c:	ldrbmi	r9, [r3, #-2817]	; 0xfffff4ff
   34240:	mcrge	7, 6, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   34244:	smladx	r7, fp, r8, r6
   34248:			; <UNDEFINED> instruction: 0xf8cdbf08
   3424c:	sbcsle	fp, r3, r0
   34250:	movwls	r2, #5130	; 0x140a
   34254:	bl	fea4e348 <tcgetattr@plt+0xfea4a278>
   34258:			; <UNDEFINED> instruction: 0xf5030206
   3425c:	stmdavs	r8, {r5, r7, r8, ip, lr}
   34260:			; <UNDEFINED> instruction: 0xf0002800
   34264:			; <UNDEFINED> instruction: 0xf1bb80c7
   34268:			; <UNDEFINED> instruction: 0xf0403fff
   3426c:	vqadd.s8	d24, d17, d9
   34270:	ldmdapl	r9, {r2, r3, r4, r5, r6, r7, r8, ip, sp}^
   34274:			; <UNDEFINED> instruction: 0xf0002900
   34278:	vst4.32	{d24-d27}, [pc :64], r3
   3427c:	tstcs	r0, sl, ror r0
   34280:			; <UNDEFINED> instruction: 0xf6419100
   34284:	ldmdapl	fp, {r2, r3, r5, r8}^
   34288:	vqdmulh.s<illegal width 8>	d15, d2, d3
   3428c:	svclt	0x00c24290
   34290:	ldrmi	r2, [r0], -r1, lsl #6
   34294:	ldr	r9, [r4, -r0, lsl #6]!
   34298:	movwls	r2, #5130	; 0x140a
   3429c:	tstcs	r0, sl, asr r6
   342a0:	bl	ff5f21e4 <tcgetattr@plt+0xff5ee114>
   342a4:			; <UNDEFINED> instruction: 0xf0002800
   342a8:			; <UNDEFINED> instruction: 0xf7fc8099
   342ac:	movwcs	pc, #20385	; 0x4fa1	; <UNPREDICTABLE>
   342b0:	movwls	r6, #2106	; 0x83a
   342b4:			; <UNDEFINED> instruction: 0xf1bbe719
   342b8:			; <UNDEFINED> instruction: 0xf10b0f00
   342bc:			; <UNDEFINED> instruction: 0xf6bf0401
   342c0:	vceq.f32	d26, d17, d18
   342c4:			; <UNDEFINED> instruction: 0xf85338fc
   342c8:	strcc	r0, [r1], #-8
   342cc:			; <UNDEFINED> instruction: 0xffdcf7fc
   342d0:	ldmdavs	fp!, {r0, sl, fp, sp}
   342d4:			; <UNDEFINED> instruction: 0xe696d1f7
   342d8:	andmi	pc, r8, #268435460	; 0x10000004
   342dc:	ldmpl	r8, {r0, r3, r4, r6, r9, sl, lr}
   342e0:			; <UNDEFINED> instruction: 0xfff6f7fc
   342e4:	stccs	6, cr14, [r0, #-568]	; 0xfffffdc8
   342e8:	vrhadd.s8	<illegal reg q14.5>, <illegal reg q0.5>, q12
   342ec:			; <UNDEFINED> instruction: 0xf8534228
   342f0:			; <UNDEFINED> instruction: 0xf1bb8002
   342f4:			; <UNDEFINED> instruction: 0xf10b0f00
   342f8:			; <UNDEFINED> instruction: 0xf77f34ff
   342fc:	stccc	14, cr10, [r1], {132}	; 0x84
   34300:			; <UNDEFINED> instruction: 0xf7fc4640
   34304:	stclne	15, cr15, [r3], #-772	; 0xfffffcfc
   34308:			; <UNDEFINED> instruction: 0xe67bd1f9
   3430c:	movpl	pc, #12582912	; 0xc00000
   34310:	smlatbeq	r6, r8, fp, lr
   34314:			; <UNDEFINED> instruction: 0xf7fc6818
   34318:	ldmdavs	fp!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3431c:	orrsle	lr, r9, r3, ror r6
   34320:	stccs	12, cr3, [r4], {5}
   34324:	mcrge	6, 3, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
   34328:			; <UNDEFINED> instruction: 0xf853a302
   3432c:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   34330:	svclt	0x00004718
   34334:	andeq	r0, r0, pc, asr #32
   34338:	andeq	r0, r0, fp, lsr r0
   3433c:	andeq	r0, r0, r7, lsr #32
   34340:	andeq	r0, r0, r5, lsl r0
   34344:			; <UNDEFINED> instruction: 0xfffffdeb
   34348:			; <UNDEFINED> instruction: 0x4651683b
   3434c:			; <UNDEFINED> instruction: 0x53a1f503
   34350:			; <UNDEFINED> instruction: 0xf7fc6818
   34354:	ldmdavs	fp!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   34358:			; <UNDEFINED> instruction: 0xf1bae655
   3435c:			; <UNDEFINED> instruction: 0xf10a0f00
   34360:	svclt	0x00c434ff
   34364:	movwls	r2, #768	; 0x300
   34368:	svcge	0x0022f73f
   3436c:	ldmdavs	sl!, {r1, r3, r6, r9, sl, sp, lr, pc}
   34370:	tstmi	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
   34374:	smlatbeq	r5, r9, fp, lr
   34378:			; <UNDEFINED> instruction: 0xf7fc58d0
   3437c:	ldmdavs	fp!, {r0, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   34380:			; <UNDEFINED> instruction: 0xf1bae641
   34384:			; <UNDEFINED> instruction: 0xf10a0f00
   34388:	svclt	0x00bc0401
   3438c:	movwls	r2, #768	; 0x300
   34390:	svcge	0x0027f6ff
   34394:	vst1.8	{d30-d32}, [pc :256], r6
   34398:			; <UNDEFINED> instruction: 0x4604727a
   3439c:	strb	r9, [r3, -r1, lsl #4]
   343a0:	andls	r2, r0, #0, 2
   343a4:	bl	15722e8 <tcgetattr@plt+0x156e218>
   343a8:	movtlt	r9, #35328	; 0x8a00
   343ac:			; <UNDEFINED> instruction: 0xf7fc9203
   343b0:	andcs	pc, r2, #31, 30	; 0x7c
   343b4:	andls	r6, r0, #3866624	; 0x3b0000
   343b8:	strb	r9, [r2, -r3, lsl #20]!
   343bc:	andmi	pc, r4, #268435460	; 0x10000004
   343c0:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   343c4:	bls	6e220 <tcgetattr@plt+0x6a150>
   343c8:			; <UNDEFINED> instruction: 0xf7cf2100
   343cc:	mvnlt	lr, r2, asr #22
   343d0:			; <UNDEFINED> instruction: 0xff0ef7fc
   343d4:	ldmdavs	fp!, {r1, r2, sl, sp}
   343d8:	ldrb	r9, [r0], r1
   343dc:	ldmdavs	sl!, {r2, r8, r9, sp}
   343e0:	rsbsvc	pc, sl, pc, asr #8
   343e4:	str	r9, [r0], r0, lsl #6
   343e8:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   343ec:	strcs	r6, [r8], #-2107	; 0xfffff7c5
   343f0:	ldr	r9, [r9, -r1, lsl #4]
   343f4:	vst4.8	{d25-d28}, [pc], r0
   343f8:	smlsldx	r7, r2, sl, r0
   343fc:	ldr	r2, [sp, -r7, lsl #8]
   34400:	ldmdavs	fp!, {r1, r8, sp}
   34404:	rsbsvc	pc, sl, pc, asr #8
   34408:	ldr	r9, [sl, -r0, lsl #2]!
   3440c:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   34410:	strcs	r6, [r6], #-2107	; 0xfffff7c5
   34414:	ldrt	r9, [r2], r1, lsl #4
   34418:	addmi	r9, fp, #32768	; 0x8000
   3441c:	stclge	6, cr15, [r1, #764]!	; 0x2fc
   34420:	svceq	0x0000f1bb
   34424:	svcge	0x0010f77f
   34428:	svceq	0x0001f1bb
   3442c:	tstmi	r8, r1, asr #4	; <UNPREDICTABLE>
   34430:	andle	r5, r2, r0, asr r8
   34434:			; <UNDEFINED> instruction: 0xf47f2800
   34438:	movwls	sl, #7983	; 0x1f2f
   3443c:	movwcs	r2, #1034	; 0x40a
   34440:	rsbsvc	pc, sl, pc, asr #8
   34444:	ldrb	r9, [r2], -r0, lsl #6
   34448:	andeq	r4, r2, r8, ror fp
   3444c:	andeq	r0, r0, r8, ror #6
   34450:	andeq	r0, r0, r4, ror r5
   34454:	bmi	bc7110 <tcgetattr@plt+0xbc3040>
   34458:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   3445c:			; <UNDEFINED> instruction: 0x460641f0
   34460:	stmdavs	r3!, {r2, r3, r4, r7, fp, ip, lr}
   34464:	ldrdcs	pc, [ip, -r3]!
   34468:	ldrdpl	pc, [r4, #-131]	; 0xffffff7d
   3446c:	addsmi	r3, r5, #4096	; 0x1000
   34470:	vpadd.i8	d29, d1, d28
   34474:			; <UNDEFINED> instruction: 0xf8d35238
   34478:	ldmpl	pc, {r3, r6, r8, pc}	; <UNPREDICTABLE>
   3447c:			; <UNDEFINED> instruction: 0xf8d3b91f
   34480:	strbmi	r2, [r2, #-320]	; 0xfffffec0
   34484:			; <UNDEFINED> instruction: 0x4630d013
   34488:	blx	1a7248c <tcgetattr@plt+0x1a6e3bc>
   3448c:	vadd.i8	d22, d1, d19
   34490:	ldmpl	sl, {r3, r5, r9, ip, lr}
   34494:	vcgt.s8	<illegal reg q13.5>, <illegal reg q0.5>, q1
   34498:	ldmpl	sl, {r3, r4, r5, r9, ip, lr}
   3449c:			; <UNDEFINED> instruction: 0xf8d3bb22
   344a0:	strbmi	r0, [r1], -ip, lsr #2
   344a4:	ldrhmi	lr, [r0, #141]!	; 0x8d
   344a8:			; <UNDEFINED> instruction: 0xf7ff3801
   344ac:			; <UNDEFINED> instruction: 0xf8d3bd0b
   344b0:	sbclt	r1, r2, #80, 2
   344b4:			; <UNDEFINED> instruction: 0xf8832401
   344b8:			; <UNDEFINED> instruction: 0xf8c3214c
   344bc:			; <UNDEFINED> instruction: 0xf8d34188
   344c0:			; <UNDEFINED> instruction: 0xf8d3014c
   344c4:			; <UNDEFINED> instruction: 0xf8a3415c
   344c8:	stfeqs	f1, [r9], {188}	; 0xbc
   344cc:			; <UNDEFINED> instruction: 0x01b8f8c3
   344d0:			; <UNDEFINED> instruction: 0x11bef883
   344d4:	stfccd	f3, [r1, #-272]	; 0xfffffef0
   344d8:			; <UNDEFINED> instruction: 0x21bef883
   344dc:	smlalbtpl	pc, r4, r3, r8	; <UNPREDICTABLE>
   344e0:			; <UNDEFINED> instruction: 0x41b8f883
   344e4:	cmpvc	ip, r3, asr #17	; <UNPREDICTABLE>
   344e8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   344ec:	ldrdcc	pc, [ip, #-131]!	; 0xffffff7d
   344f0:	ldrtmi	fp, [r0], -r3, lsr #18
   344f4:	ldrhmi	lr, [r0, #141]!	; 0x8d
   344f8:	blt	c724fc <tcgetattr@plt+0xc6e42c>
   344fc:			; <UNDEFINED> instruction: 0xf7fc2000
   34500:	shadd16mi	pc, r0, r3	; <UNPREDICTABLE>
   34504:	ldrhmi	lr, [r0, #141]!	; 0x8d
   34508:	blt	a7250c <tcgetattr@plt+0xa6e43c>
   3450c:	andeq	r4, r2, ip, ror #11
   34510:	andeq	r0, r0, r8, ror #6
   34514:	strmi	r4, [ip], sl, lsr #20
   34518:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   3451c:	addlt	fp, r4, r0, ror r5
   34520:	stcmi	8, cr5, [r9, #-844]!	; 0xfffffcb4
   34524:	ldmdavs	fp, {r0, r3, r5, r9, fp, lr}
   34528:			; <UNDEFINED> instruction: 0xf04f9303
   3452c:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
   34530:	stmiapl	ip!, {r0, r1, r9, sl, lr}
   34534:	ldmib	r2, {r1, r5, fp, sp, lr}^
   34538:			; <UNDEFINED> instruction: 0xf8920153
   3453c:			; <UNDEFINED> instruction: 0xf8ad61be
   34540:	stceq	0, cr1, [r9], {8}
   34544:			; <UNDEFINED> instruction: 0xf88d9001
   34548:			; <UNDEFINED> instruction: 0xb126100a
   3454c:	svclt	0x00c82b00
   34550:	mvnscc	pc, #-1073741824	; 0xc0000000
   34554:	ldrmi	sp, [r8], -r1, lsr #26
   34558:			; <UNDEFINED> instruction: 0xf7ff4661
   3455c:	stmdavs	r0!, {r0, r1, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   34560:	sbcsvc	pc, ip, r0, lsl #10
   34564:	blx	ff0f256a <tcgetattr@plt+0xff0ee49a>
   34568:			; <UNDEFINED> instruction: 0xf8936823
   3456c:			; <UNDEFINED> instruction: 0xf7ff01b8
   34570:	stmdavs	r3!, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
   34574:			; <UNDEFINED> instruction: 0x01bef893
   34578:	andcs	fp, r0, #216, 18	; 0x360000
   3457c:			; <UNDEFINED> instruction: 0xf8c3a801
   34580:			; <UNDEFINED> instruction: 0xf7ff2188
   34584:	bmi	4f3458 <tcgetattr@plt+0x4ef388>
   34588:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   3458c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34590:	subsmi	r9, sl, r3, lsl #22
   34594:	andlt	sp, r4, r1, lsl r1
   34598:	stmdbmi	lr, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   3459c:	stmdavs	r8, {r0, r3, r5, r6, fp, ip, lr}
   345a0:	stmibvc	r9, {r0, r2, r3, r7, fp, pc}
   345a4:			; <UNDEFINED> instruction: 0x01b8f8c2
   345a8:			; <UNDEFINED> instruction: 0x51bcf8a2
   345ac:			; <UNDEFINED> instruction: 0x11bef882
   345b0:			; <UNDEFINED> instruction: 0xf7ffe7d1
   345b4:	stmdavs	r3!, {r0, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   345b8:			; <UNDEFINED> instruction: 0xf7cfe7df
   345bc:	svclt	0x0000ea80
   345c0:	andeq	r4, r2, sl, lsr #10
   345c4:	andeq	r0, r0, r0, asr #6
   345c8:	andeq	r4, r2, r6, lsl r5
   345cc:	andeq	r0, r0, r8, ror #6
   345d0:			; <UNDEFINED> instruction: 0x000244ba
   345d4:	andeq	r0, r0, ip, lsl r4
   345d8:			; <UNDEFINED> instruction: 0x4604b510
   345dc:	ldrmi	r4, [r1], -r8, lsl #12
   345e0:	ldc2l	7, cr15, [r0], #-1020	; 0xfffffc04
   345e4:			; <UNDEFINED> instruction: 0xf7ff4620
   345e8:	stmdavc	r0!, {r0, r7, r8, r9, fp, ip, sp, lr, pc}
   345ec:			; <UNDEFINED> instruction: 0xff32f7ff
   345f0:	blmi	292c78 <tcgetattr@plt+0x28eba8>
   345f4:	smclt	33867	; 0x844b
   345f8:	ldmpl	fp, {r3, r9, fp, lr}
   345fc:			; <UNDEFINED> instruction: 0xf8d3681b
   34600:	bcs	23cb88 <tcgetattr@plt+0x238ab8>
   34604:	andcs	fp, r0, #4, 30
   34608:	smlalbbcs	pc, lr, r3, r8	; <UNPREDICTABLE>
   3460c:			; <UNDEFINED> instruction: 0x4010e8bd
   34610:	svclt	0x0020f7ff
   34614:	svclt	0x0000bd10
   34618:	andeq	r4, r2, r0, asr r4
   3461c:	andeq	r0, r0, r8, ror #6
   34620:	strdlt	fp, [r5], r0
   34624:	blmi	168778c <tcgetattr@plt+0x16836bc>
   34628:	bmi	1685820 <tcgetattr@plt+0x1681750>
   3462c:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   34630:	movwls	r6, #14363	; 0x381b
   34634:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34638:	ldmpl	r6, {r1, r2, r4, r6, r8, r9, fp, lr}^
   3463c:	cmnlt	fp, #3342336	; 0x330000
   34640:	ldmdbmi	r5, {r2, r3, r9, sl, lr}^
   34644:			; <UNDEFINED> instruction: 0xf5034605
   34648:	stmdavs	pc!, {r0, r3, r4, r5, r7, ip, lr}^	; <UNPREDICTABLE>
   3464c:			; <UNDEFINED> instruction: 0xf8d05852
   34650:	ldcpl	0, cr12, [r8, #-0]
   34654:	cmplt	sl, #1179648	; 0x120000
   34658:	svceq	0x0000f1bc
   3465c:	andsmi	sp, r0, #48	; 0x30
   34660:	stmdavs	r9!, {r0, r3, r5, ip, lr, pc}
   34664:	stmiavs	fp!, {r0, fp, sp, pc}
   34668:	stmiavs	lr!, {r9, sp}^
   3466c:			; <UNDEFINED> instruction: 0xf88d5d09
   34670:	ldcpl	0, cr1, [r9, #-16]!
   34674:	andne	pc, r5, sp, lsl #17
   34678:	ldmib	r5, {r0, r1, r2, r3, r4, r8, sl, fp, ip, lr}^
   3467c:			; <UNDEFINED> instruction: 0xf88d1304
   34680:	ldcpl	0, cr7, [r5, #-24]!	; 0xffffffe8
   34684:	andpl	pc, r7, sp, lsl #17
   34688:			; <UNDEFINED> instruction: 0xf88d5d09
   3468c:	ldcpl	0, cr1, [fp, #-32]	; 0xffffffe0
   34690:	andcs	pc, sl, sp, lsl #17
   34694:	andcc	pc, r9, sp, lsl #17
   34698:	blx	a7269e <tcgetattr@plt+0xa6e5ce>
   3469c:	blmi	f06fa0 <tcgetattr@plt+0xf02ed0>
   346a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   346a4:	blls	10e714 <tcgetattr@plt+0x10a644>
   346a8:	qdsuble	r4, sl, sl
   346ac:	ldcllt	0, cr11, [r0, #20]!
   346b0:	svceq	0x0000f1bc
   346b4:	vhadd.s8	d29, d1, d4
   346b8:	ldmpl	sl, {r2, r3, r5, r6, r7, r9, lr}
   346bc:	teqle	ip, r0, lsl #20
   346c0:			; <UNDEFINED> instruction: 0x214df893
   346c4:	andle	r4, r2, r2, lsl #5
   346c8:			; <UNDEFINED> instruction: 0xff08f7fc
   346cc:	ldmib	r5, {r0, r1, r4, r5, fp, sp, lr}^
   346d0:			; <UNDEFINED> instruction: 0xf8931204
   346d4:	stfpls	f0, [r9, #-320]	; 0xfffffec0
   346d8:	addmi	r5, r8, #1152	; 0x480
   346dc:			; <UNDEFINED> instruction: 0xf893d103
   346e0:	addsmi	r0, r0, #1073741844	; 0x40000014
   346e4:	stmdavs	pc!, {r6, ip, lr, pc}^	; <UNPREDICTABLE>
   346e8:			; <UNDEFINED> instruction: 0xf0220113
   346ec:			; <UNDEFINED> instruction: 0xf001020f
   346f0:	b	10b4734 <tcgetattr@plt+0x10b0664>
   346f4:	blx	17f8f40 <tcgetattr@plt+0x17f4e70>
   346f8:	ldcpl	12, cr15, [r9, #-524]!	; 0xfffffdf4
   346fc:	sublt	r0, r9, #139	; 0x8b
   34700:	orrvc	pc, r0, #50331648	; 0x3000000
   34704:	orrvc	pc, r0, r1, lsl #8
   34708:	movweq	lr, #51779	; 0xca43
   3470c:	tstmi	r8, #1140850688	; 0x44000000
   34710:			; <UNDEFINED> instruction: 0xffe2f7fc
   34714:	stmiavs	r9!, {r0, r1, r4, r5, fp, sp, lr}
   34718:			; <UNDEFINED> instruction: 0x214ef893
   3471c:	addmi	r5, r2, #8, 26	; 0x200
   34720:			; <UNDEFINED> instruction: 0xf7ffd002
   34724:	ldmdavs	r3!, {r0, r2, r5, r6, r9, fp, ip, sp, lr, pc}
   34728:	ldrdcs	pc, [r0, #-131]!	; 0xffffff7d
   3472c:	svclt	0x00022a08
   34730:	ldcpl	8, cr6, [r2, #-936]	; 0xfffffc58
   34734:	smlalbbcs	pc, pc, r3, r8	; <UNPREDICTABLE>
   34738:			; <UNDEFINED> instruction: 0xf010e7b0
   3473c:	strmi	r0, [r2], -r0, asr #31
   34740:			; <UNDEFINED> instruction: 0x0647d0be
   34744:			; <UNDEFINED> instruction: 0xf503d505
   34748:	stmdavs	r9, {r0, r2, r5, r7, r8, ip, lr}
   3474c:			; <UNDEFINED> instruction: 0xf040b109
   34750:	streq	r0, [r1], -r4, lsl #4
   34754:			; <UNDEFINED> instruction: 0xf893d40d
   34758:	addsmi	r1, r1, #1073741843	; 0x40000013
   3475c:			; <UNDEFINED> instruction: 0x4610d0b7
   34760:	mrc2	7, 5, pc, cr12, cr12, {7}
   34764:			; <UNDEFINED> instruction: 0xe7b26833
   34768:	ldrsbeq	pc, [r4, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
   3476c:	sbcsle	r2, r2, r0, lsl #16
   34770:	vaba.s8	d30, d17, d25
   34774:	ldmdapl	r9, {r2, r3, r5, r7, r8, lr}^
   34778:	rscle	r2, ip, r0, lsl #18
   3477c:	eoreq	pc, r0, #66	; 0x42
   34780:			; <UNDEFINED> instruction: 0xf7cfe7e9
   34784:	svclt	0x0000e99c
   34788:	andeq	r4, r2, ip, lsl r4
   3478c:	andeq	r0, r0, r0, asr #6
   34790:	andeq	r4, r2, r6, lsl r4
   34794:	andeq	r0, r0, r8, ror #6
   34798:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3479c:	andeq	r4, r2, r4, lsr #7
   347a0:	mvnsmi	lr, #737280	; 0xb4000
   347a4:	blmi	c061ac <tcgetattr@plt+0xc020dc>
   347a8:	bmi	bfc0ec <tcgetattr@plt+0xbf801c>
   347ac:			; <UNDEFINED> instruction: 0xf818447b
   347b0:	ldmpl	lr, {r0, r8, r9, fp, ip, lr}
   347b4:			; <UNDEFINED> instruction: 0xf8d36833
   347b8:	bcs	23cd40 <tcgetattr@plt+0x238c70>
   347bc:	mvnslt	sp, sp, lsr r0
   347c0:	vstrle.16	s5, [sp, #-0]	; <UNPREDICTABLE>
   347c4:	stmibcc	r4, {r0, r6, r9, ip, sp, lr, pc}
   347c8:			; <UNDEFINED> instruction: 0xf503e00c
   347cc:	ldmdavs	sl, {r2, r3, r4, r7, r8, r9, ip, lr}
   347d0:	andsvs	r1, r9, r1, asr ip
   347d4:			; <UNDEFINED> instruction: 0xf8187015
   347d8:	orrslt	r5, sp, r1, lsl #22
   347dc:	strtmi	r1, [r7], -r3, ror #24
   347e0:	ldmdavs	r3!, {r2, r3, ip, lr, pc}
   347e4:	andcs	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   347e8:	bcc	7c1e0 <tcgetattr@plt+0x78110>
   347ec:	andcs	pc, r9, r3, asr #16
   347f0:	vstmiale	sl!, {s5-s4}
   347f4:	ldc2	7, cr15, [r0, #-1016]	; 0xfffffc08
   347f8:			; <UNDEFINED> instruction: 0xe7e66833
   347fc:	mvnshi	lr, #12386304	; 0xbd0000
   34800:			; <UNDEFINED> instruction: 0x460f463c
   34804:	ldclle	15, cr2, [r9]
   34808:	strcc	pc, [r4, #577]	; 0x241
   3480c:	and	r2, sl, r0, lsr #14
   34810:	orrspl	pc, ip, #12582912	; 0xc00000
   34814:	stccs	14, cr1, [r0], {97}	; 0x61
   34818:			; <UNDEFINED> instruction: 0x460c681a
   3481c:	andeq	pc, r1, r2, lsl #2
   34820:	andsvc	r6, r7, r8, lsl r0
   34824:	ldmdavs	r3!, {r1, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}
   34828:	bcc	8ad98 <tcgetattr@plt+0x86cc8>
   3482c:	bcs	48d9c <tcgetattr@plt+0x44ccc>
   34830:			; <UNDEFINED> instruction: 0xf7fedcee
   34834:	ldmdavs	r3!, {r0, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   34838:	stccs	7, cr14, [r0, #-936]	; 0xfffffc58
   3483c:	stmdbcs	r0, {r5, r6, r7, ip, lr, pc}
   34840:	and	sp, sp, r2, lsl #24
   34844:	sbcsle	r1, r9, sl, ror ip
   34848:			; <UNDEFINED> instruction: 0xf0084628
   3484c:			; <UNDEFINED> instruction: 0xf818fa1b
   34850:	ldrtmi	r5, [fp], -r1, lsl #22
   34854:	stccs	15, cr3, [r0, #-4]
   34858:			; <UNDEFINED> instruction: 0x463cd1f4
   3485c:	bfc	r4, #12, #6
   34860:	strb	r1, [pc, ip, lsl #29]
   34864:	muleq	r2, r8, r2
   34868:	andeq	r0, r0, r8, ror #6
   3486c:	bmi	7474e0 <tcgetattr@plt+0x743410>
   34870:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   34874:	ldmpl	ip, {r0, r2, r9, sl, lr}
   34878:			; <UNDEFINED> instruction: 0xf8d36823
   3487c:	stmdblt	r2!, {r2, r3, r5, r6, r8, sp}^
   34880:	ldrdcs	pc, [ip, -r3]!
   34884:	ldrdne	pc, [r4, #-131]	; 0xffffff7d
   34888:	addsmi	r3, r1, #4096	; 0x1000
   3488c:	vpmax.s8	d29, d1, d5
   34890:	ldmpl	r8, {r4, r6, r9, lr}
   34894:			; <UNDEFINED> instruction: 0xf7fcb130
   34898:			; <UNDEFINED> instruction: 0x4628fcf7
   3489c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   348a0:	ldmdalt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   348a4:	subsmi	pc, r4, #268435460	; 0x10000004
   348a8:			; <UNDEFINED> instruction: 0xb1185898
   348ac:			; <UNDEFINED> instruction: 0xf7fc2101
   348b0:	ldrb	pc, [r2, pc, lsl #26]!	; <UNPREDICTABLE>
   348b4:			; <UNDEFINED> instruction: 0xf7fc2001
   348b8:	stmdavs	r0!, {r0, r1, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   348bc:	ldrdcc	pc, [ip, #-128]!	; 0xffffff80
   348c0:	mvnle	r2, r0, lsl #22
   348c4:	ldrdcs	pc, [ip, -r0]!
   348c8:	ldrdne	pc, [r4, #-128]	; 0xffffff80
   348cc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   348d0:			; <UNDEFINED> instruction: 0xf8d03a01
   348d4:			; <UNDEFINED> instruction: 0xf7fe0148
   348d8:	svclt	0x0000b98d
   348dc:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   348e0:	andeq	r0, r0, r8, ror #6
   348e4:	svcmi	0x00f0e92d
   348e8:			; <UNDEFINED> instruction: 0xf8dfb087
   348ec:	strmi	r4, [r1], r0, ror #8
   348f0:	ldrbvs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   348f4:	lfmpl	f7, 1, [r8], #-260	; 0xfffffefc
   348f8:	strls	r4, [r1], #-1148	; 0xfffffb84
   348fc:	ldrmi	r4, [r0], sp, lsl #12
   34900:	strtmi	r5, [r0], -r7, lsr #19
   34904:			; <UNDEFINED> instruction: 0x461c9e10
   34908:			; <UNDEFINED> instruction: 0xf8506838
   3490c:			; <UNDEFINED> instruction: 0xf1baa00c
   34910:			; <UNDEFINED> instruction: 0xd12e0f00
   34914:	ldrdcc	pc, [r0, #-128]	; 0xffffff80
   34918:			; <UNDEFINED> instruction: 0xf0004293
   3491c:			; <UNDEFINED> instruction: 0xf8d080ff
   34920:			; <UNDEFINED> instruction: 0xf8cd315c
   34924:	cmplt	fp, #0
   34928:	strtmi	r4, [r8], -r1, lsr #12
   3492c:	mrc2	7, 3, pc, cr8, cr15, {7}
   34930:	ldcpl	8, cr6, [r8, #-172]	; 0xffffff54
   34934:			; <UNDEFINED> instruction: 0xf7ff3401
   34938:	adcmi	pc, r6, #966656	; 0xec000
   3493c:			; <UNDEFINED> instruction: 0xf1bada22
   34940:			; <UNDEFINED> instruction: 0xf0400f00
   34944:	blls	54b84 <tcgetattr@plt+0x50ab4>
   34948:			; <UNDEFINED> instruction: 0xf0002b00
   3494c:	ldmdavs	fp!, {r2, r5, r6, r7, pc}
   34950:	adcpl	pc, r3, #12582912	; 0xc00000
   34954:	bcs	4e9a4 <tcgetattr@plt+0x4a8d4>
   34958:	msrhi	SPSR_fsxc, r0, asr #32
   3495c:	subsmi	pc, r8, #268435460	; 0x10000004
   34960:	stmdacs	r0, {r3, r4, r7, fp, ip, lr}
   34964:	tsthi	r3, r0	; <UNPREDICTABLE>
   34968:	pop	{r0, r1, r2, ip, sp, pc}
   3496c:			; <UNDEFINED> instruction: 0xf7fc4ff0
   34970:	movwcs	fp, #3211	; 0xc8b
   34974:	ldrmi	r9, [sl], r0, lsl #6
   34978:	ldrsbcc	pc, [ip, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   3497c:	bicsle	r2, r3, r0, lsl #22
   34980:	blle	ff745420 <tcgetattr@plt+0xff741350>
   34984:	adcmi	fp, r6, #1073741855	; 0x4000001f
   34988:	stcle	8, cr6, [r6], {43}	; 0x2b
   3498c:			; <UNDEFINED> instruction: 0xf8d2683a
   34990:	bcc	7ce48 <tcgetattr@plt+0x78d78>
   34994:			; <UNDEFINED> instruction: 0xf00042a2
   34998:			; <UNDEFINED> instruction: 0xf8d980ad
   3499c:	ldcpl	0, cr2, [fp, #-0]
   349a0:	addsmi	r5, sl, #1152	; 0x480
   349a4:			; <UNDEFINED> instruction: 0x4641d07b
   349a8:			; <UNDEFINED> instruction: 0xf7ff4620
   349ac:	ldmdavs	fp!, {r0, r1, r3, r7, r9, fp, ip, sp, lr, pc}
   349b0:	ldrdcc	pc, [r0, #-131]!	; 0xffffff7d
   349b4:	stmiavs	fp!, {r3, r8, r9, fp, sp}
   349b8:	eorsle	r5, pc, sl, lsl sp	; <UNPREDICTABLE>
   349bc:	rsceq	pc, r0, #2
   349c0:	cmnle	r9, r0, lsl #21
   349c4:	strbmi	r3, [r1], -r1, lsl #24
   349c8:			; <UNDEFINED> instruction: 0xf7ff4620
   349cc:	adcmi	pc, r6, #503808	; 0x7b000
   349d0:	ldmdavs	sl!, {r0, r1, r3, r8, ip, lr, pc}
   349d4:			; <UNDEFINED> instruction: 0xf8d268ab
   349d8:	bcs	23cf60 <tcgetattr@plt+0x238e90>
   349dc:	ldcpl	0, cr13, [fp, #-200]	; 0xffffff38
   349e0:	ldrdle	r0, [r2], -r9
   349e4:	svceq	0x00e0f013
   349e8:			; <UNDEFINED> instruction: 0xf104d0a9
   349ec:	strtmi	r0, [r1], -r1, lsl #22
   349f0:			; <UNDEFINED> instruction: 0xf7ff4628
   349f4:	stmdavs	fp!, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   349f8:			; <UNDEFINED> instruction: 0xf7ff5d18
   349fc:	ldmdavs	fp!, {r0, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   34a00:	ldrdcc	pc, [r0, #-131]!	; 0xffffff7d
   34a04:	stmiavs	fp!, {r3, r8, r9, fp, sp}
   34a08:	ldcpl	0, cr13, [fp, #-52]	; 0xffffffcc
   34a0c:			; <UNDEFINED> instruction: 0xd01306da
   34a10:	svceq	0x00e0f013
   34a14:	stmdavs	fp!, {r4, r8, ip, lr, pc}
   34a18:	andeq	pc, fp, r3, lsl r8	; <UNPREDICTABLE>
   34a1c:	streq	pc, [r1], #-267	; 0xfffffef5
   34a20:			; <UNDEFINED> instruction: 0xf8c6f7ff
   34a24:			; <UNDEFINED> instruction: 0xf813e7ac
   34a28:	blcs	a5c <fdopen@plt-0x2e2c>
   34a2c:	stmdavs	fp!, {r2, r8, ip, lr, pc}
   34a30:	andcs	pc, fp, r3, lsl r8	; <UNPREDICTABLE>
   34a34:	strdle	r2, [pc], #175	; <UNPREDICTABLE>
   34a38:	sbfx	r4, ip, #12, #2
   34a3c:	ldrshle	r2, [pc], #-175	; <UNPREDICTABLE>
   34a40:	bicsle	r4, r2, r6, lsr #5
   34a44:	bleq	b0e5c <tcgetattr@plt+0xacd8c>
   34a48:	andcc	pc, fp, r3, lsl r8	; <UNPREDICTABLE>
   34a4c:	strdle	r2, [lr, #191]	; 0xbf
   34a50:			; <UNDEFINED> instruction: 0xf813682b
   34a54:	blcs	a88 <fdopen@plt-0x2e00>
   34a58:			; <UNDEFINED> instruction: 0xf1bad1c9
   34a5c:			; <UNDEFINED> instruction: 0xf43f0f00
   34a60:			; <UNDEFINED> instruction: 0x4641af72
   34a64:			; <UNDEFINED> instruction: 0xf7ff4620
   34a68:			; <UNDEFINED> instruction: 0x1c61fa2d
   34a6c:			; <UNDEFINED> instruction: 0xf7ff4628
   34a70:	stmdavs	fp!, {r0, r1, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   34a74:	ldmdavc	r8, {r0, r1, r5, sl, lr}^
   34a78:			; <UNDEFINED> instruction: 0xf89af7ff
   34a7c:	strtmi	r4, [r0], -r1, asr #12
   34a80:	blx	872a84 <tcgetattr@plt+0x86e9b4>
   34a84:	strtmi	r4, [r1], -r8, lsr #12
   34a88:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
   34a8c:	ldcpl	8, cr6, [r8, #-172]	; 0xffffff54
   34a90:	pop	{r0, r1, r2, ip, sp, pc}
   34a94:			; <UNDEFINED> instruction: 0xe6e94ff0
   34a98:	adcle	r4, r0, r6, lsr #5
   34a9c:			; <UNDEFINED> instruction: 0xf8d9e7a5
   34aa0:	stmdavs	fp!, {r2, sp}^
   34aa4:	ldcpl	13, cr5, [fp, #-72]	; 0xffffffb8
   34aa8:			; <UNDEFINED> instruction: 0xf47f429a
   34aac:			; <UNDEFINED> instruction: 0xf8d9af7c
   34ab0:	stmiavs	fp!, {r3, sp}
   34ab4:	ldcpl	13, cr5, [fp, #-72]	; 0xffffffb8
   34ab8:			; <UNDEFINED> instruction: 0xf47f429a
   34abc:			; <UNDEFINED> instruction: 0xf8d9af74
   34ac0:	stmiavs	fp!, {r2, r3, sp}^
   34ac4:	ldcpl	13, cr5, [fp, #-72]	; 0xffffffb8
   34ac8:			; <UNDEFINED> instruction: 0xf47f429a
   34acc:			; <UNDEFINED> instruction: 0xf8d9af6c
   34ad0:	stmdbvs	fp!, {r4, sp}
   34ad4:	ldcpl	13, cr5, [fp, #-72]	; 0xffffffb8
   34ad8:			; <UNDEFINED> instruction: 0xf47f429a
   34adc:			; <UNDEFINED> instruction: 0xf8d9af64
   34ae0:	stmdbvs	fp!, {r2, r4, sp}^
   34ae4:	ldcpl	13, cr5, [fp, #-72]	; 0xffffffb8
   34ae8:	svclt	0x0008429a
   34aec:			; <UNDEFINED> instruction: 0xf47f3401
   34af0:	smlsld	sl, r5, sl, pc	; <UNPREDICTABLE>
   34af4:	ldmdavc	r2, {r1, r3, r4, r8, fp, ip}^
   34af8:			; <UNDEFINED> instruction: 0xf43f2a00
   34afc:	smlsld	sl, ip, r4, pc	; <UNPREDICTABLE>
   34b00:	ldcpl	8, cr6, [r2, #-168]	; 0xffffff58
   34b04:			; <UNDEFINED> instruction: 0xd19b2aff
   34b08:	vaba.s8	q15, <illegal reg q0.5>, q6
   34b0c:	ldmpl	r8, {r4, r5, r6, r9, lr}
   34b10:			; <UNDEFINED> instruction: 0xf47f2800
   34b14:	andlt	sl, r7, r9, lsr #30
   34b18:	svchi	0x00f0e8bd
   34b1c:	ldrdcc	pc, [ip, -r0]!
   34b20:	adcsmi	r3, r3, #1024	; 0x400
   34b24:	mrcge	4, 7, APSR_nzcv, cr11, cr15, {3}
   34b28:	ldrdcc	pc, [r8, r0]
   34b2c:	movwls	r6, #2185	; 0x889
   34b30:	teqle	r7, r0, lsl #22
   34b34:	ldrdcs	pc, [r0], -r9
   34b38:	ldcpl	8, cr6, [r2, #172]	; 0xac
   34b3c:	addsmi	r5, sl, #9920	; 0x26c0
   34b40:			; <UNDEFINED> instruction: 0xf8d9d130
   34b44:	stmdavs	fp!, {r2, sp}^
   34b48:	ldcpl	13, cr5, [fp, #584]	; 0x248
   34b4c:			; <UNDEFINED> instruction: 0xd129429a
   34b50:	ldrdcc	pc, [r8], -r9
   34b54:	ldcpl	13, cr5, [fp, #552]	; 0x228
   34b58:			; <UNDEFINED> instruction: 0xd1234293
   34b5c:	ldrdcs	pc, [ip], -r9
   34b60:	ldcpl	8, cr6, [r2, #940]	; 0x3ac
   34b64:	addsmi	r5, sl, #9920	; 0x26c0
   34b68:			; <UNDEFINED> instruction: 0xf8d9d11c
   34b6c:	stmdbvs	fp!, {r4, sp}
   34b70:	ldcpl	13, cr5, [fp, #584]	; 0x248
   34b74:			; <UNDEFINED> instruction: 0xd115429a
   34b78:			; <UNDEFINED> instruction: 0x2014f8d9
   34b7c:	vldrpl.16	s12, [r2, #214]	; 0xd6	; <UNPREDICTABLE>
   34b80:	addsmi	r5, sl, #9920	; 0x26c0
   34b84:			; <UNDEFINED> instruction: 0xf04fd10e
   34b88:	vmlacc.f32	s0, s2, s0
   34b8c:	vmin.s8	q15, <illegal reg q8.5>, q10
   34b90:	ldmpl	r8, {r2, r3, r4, r6, r9, lr}
   34b94:	adcsle	r2, r8, r0, lsl #16
   34b98:	andlt	r2, r7, r1, lsl #2
   34b9c:	svcmi	0x00f0e8bd
   34ba0:	bllt	fe5f2b98 <tcgetattr@plt+0xfe5eeac8>
   34ba4:	cmpmi	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
   34ba8:	blcs	4aebc <tcgetattr@plt+0x46dec>
   34bac:	adcmi	sp, r6, #98	; 0x62
   34bb0:	stmibne	fp, {r1, r3, r6, sl, fp, ip, lr, pc}
   34bb4:	ldrmi	r6, [fp], sl, lsr #16
   34bb8:	ldrdcc	pc, [r0], -r9
   34bbc:	movwls	r4, #2405	; 0x965
   34bc0:			; <UNDEFINED> instruction: 0xf8539b01
   34bc4:	blls	64bd0 <tcgetattr@plt+0x60b00>
   34bc8:	mulne	r0, ip, r8
   34bcc:	addmi	r5, fp, #9920	; 0x26c0
   34bd0:	vqadd.s8	<illegal reg q14.5>, <illegal reg q0.5>, <illegal reg q12.5>
   34bd4:	stmiapl	r3, {r4, r5, r6, r8, r9, lr}^
   34bd8:			; <UNDEFINED> instruction: 0xf0002b00
   34bdc:	movwcs	r8, #4255	; 0x109f
   34be0:	ldcpl	3, cr9, [r3]
   34be4:	andls	r4, r5, #838860800	; 0x32000000
   34be8:	addmi	r6, fp, #15335424	; 0xea0000
   34bec:	ldrd	pc, [r4], -r5
   34bf0:	stmdbvs	sl!, {r1, r9, ip, pc}
   34bf4:	stmdbvs	sl!, {r0, r1, r9, ip, pc}^
   34bf8:	suble	r9, r4, r4, lsl #4
   34bfc:	bls	17d808 <tcgetattr@plt+0x179738>
   34c00:	orrcc	pc, r8, r0, asr #17
   34c04:	ldmdavc	r2, {r8, r9, sp}
   34c08:			; <UNDEFINED> instruction: 0x21b8f880
   34c0c:	andcs	pc, r6, lr, lsl r8	; <UNPREDICTABLE>
   34c10:			; <UNDEFINED> instruction: 0x21b9f880
   34c14:	mulcs	r0, fp, r8
   34c18:			; <UNDEFINED> instruction: 0x21baf880
   34c1c:	vldrpl	s18, [r2, #8]
   34c20:			; <UNDEFINED> instruction: 0x21bbf880
   34c24:	vldrpl	s18, [r2, #12]
   34c28:			; <UNDEFINED> instruction: 0x21bcf880
   34c2c:	vldrpl	s18, [r2, #16]
   34c30:			; <UNDEFINED> instruction: 0x31bef880
   34c34:			; <UNDEFINED> instruction: 0x21bdf880
   34c38:	blmi	122eadc <tcgetattr@plt+0x122aa0c>
   34c3c:	ldmpl	r0, {r0, r9, fp, ip, pc}^
   34c40:			; <UNDEFINED> instruction: 0xf854f7ff
   34c44:			; <UNDEFINED> instruction: 0xe689683b
   34c48:	ldrdcc	pc, [r0, #-128]!	; 0xffffff80
   34c4c:	rsbsle	r2, r3, r8, lsl #22
   34c50:	vstrpl.16	s2, [fp, #276]	; 0x114	; <UNPREDICTABLE>
   34c54:			; <UNDEFINED> instruction: 0x06da4693
   34c58:			; <UNDEFINED> instruction: 0xf013d004
   34c5c:	svclt	0x00080fe0
   34c60:	adcle	r6, r9, sl, lsr #16
   34c64:	cdpcc	3, 0, cr2, cr1, cr0, {0}
   34c68:	beq	b0dac <tcgetattr@plt+0xaccdc>
   34c6c:	orrcc	pc, r8, r0, asr #17
   34c70:	str	r9, [sl, r0, lsl #6]
   34c74:	movtmi	pc, #33345	; 0x8241	; <UNPREDICTABLE>
   34c78:	blcs	4af8c <tcgetattr@plt+0x46ebc>
   34c7c:	stmdavs	sl!, {r0, r1, r2, r4, r7, r8, ip, lr, pc}
   34c80:	ldrmi	r1, [fp], fp, lsl #19
   34c84:			; <UNDEFINED> instruction: 0xf89ce798
   34c88:			; <UNDEFINED> instruction: 0xf81e2001
   34c8c:	addsmi	r3, sl, #6
   34c90:			; <UNDEFINED> instruction: 0xf89cd1b4
   34c94:			; <UNDEFINED> instruction: 0xf89b2002
   34c98:	addsmi	r3, sl, #0
   34c9c:	blls	e935c <tcgetattr@plt+0xe528c>
   34ca0:	mulcs	r3, ip, r8
   34ca4:	addsmi	r5, sl, #9920	; 0x26c0
   34ca8:	blls	129350 <tcgetattr@plt+0x125280>
   34cac:	mulcs	r4, ip, r8
   34cb0:	addsmi	r5, sl, #9920	; 0x26c0
   34cb4:	bls	169344 <tcgetattr@plt+0x165274>
   34cb8:	mulcc	r5, ip, r8
   34cbc:	bne	fe70c30c <tcgetattr@plt+0xfe70823c>
   34cc0:	movwcs	fp, #7960	; 0x1f18
   34cc4:			; <UNDEFINED> instruction: 0xf8d9e79b
   34cc8:			; <UNDEFINED> instruction: 0xf89c3004
   34ccc:	ldcpl	0, cr14, [fp, #4]
   34cd0:			; <UNDEFINED> instruction: 0xf47f459e
   34cd4:			; <UNDEFINED> instruction: 0xf8d9af7e
   34cd8:			; <UNDEFINED> instruction: 0xf89c3008
   34cdc:	ldcpl	0, cr14, [fp, #8]
   34ce0:			; <UNDEFINED> instruction: 0xf47f459e
   34ce4:			; <UNDEFINED> instruction: 0xf8d9af76
   34ce8:			; <UNDEFINED> instruction: 0xf89c300c
   34cec:	ldcpl	0, cr14, [fp, #12]
   34cf0:			; <UNDEFINED> instruction: 0xf47f459e
   34cf4:			; <UNDEFINED> instruction: 0xf8d9af6e
   34cf8:			; <UNDEFINED> instruction: 0xf89c3010
   34cfc:	ldcpl	0, cr14, [fp, #16]
   34d00:			; <UNDEFINED> instruction: 0xf47f459e
   34d04:			; <UNDEFINED> instruction: 0xf8d9af66
   34d08:			; <UNDEFINED> instruction: 0xf89c3014
   34d0c:	ldcpl	0, cr14, [fp, #20]
   34d10:			; <UNDEFINED> instruction: 0xf47f459e
   34d14:	movwcs	sl, #3934	; 0xf5e
   34d18:	strb	r9, [r2, -r0, lsl #6]!
   34d1c:	cmpmi	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
   34d20:	blcs	4b034 <tcgetattr@plt+0x46f64>
   34d24:	svcge	0x005bf47f
   34d28:	cmpmi	ip, #268435460	; 0x10000004	; <UNPREDICTABLE>
   34d2c:	blcc	4b040 <tcgetattr@plt+0x46f70>
   34d30:	movwcs	fp, #7960	; 0x1f18
   34d34:	ldrb	r9, [r4, -r0, lsl #6]
   34d38:	stclpl	12, cr1, [sl], {115}	; 0x73
   34d3c:			; <UNDEFINED> instruction: 0xd1912aff
   34d40:	ldclpl	8, cr6, [r3], {42}	; 0x2a
   34d44:	strdle	r2, [sp, pc]
   34d48:	svclt	0x0000e79a
   34d4c:	andeq	r4, r2, ip, asr #2
   34d50:	andeq	r0, r0, r8, ror #6
   34d54:	andeq	r0, r0, ip, lsl r4
   34d58:	andeq	r0, r0, r4, ror r5
   34d5c:	svcmi	0x00f0e92d
   34d60:			; <UNDEFINED> instruction: 0xf8dfb083
   34d64:	strmi	r8, [r3], r4, lsl #3
   34d68:	ldrmi	r4, [r1], r0, ror #24
   34d6c:	strdls	r4, [r0, -r8]
   34d70:	blls	3467e0 <tcgetattr@plt+0x342710>
   34d74:	andmi	pc, r4, r8, asr r8	; <UNPREDICTABLE>
   34d78:			; <UNDEFINED> instruction: 0xf5006820
   34d7c:	ldmdavs	r2, {r0, r1, r5, r7, r9, ip, lr}
   34d80:			; <UNDEFINED> instruction: 0xf0402a00
   34d84:	vqadd.s8	d24, d17, d11
   34d88:	stmpl	r2, {r2, r5, r6, r7, r9, lr}
   34d8c:			; <UNDEFINED> instruction: 0xf0402a00
   34d90:			; <UNDEFINED> instruction: 0xf8d0808e
   34d94:	bcc	7d24c <tcgetattr@plt+0x7917c>
   34d98:	svceq	0x0000f1b9
   34d9c:	vand	d29, d1, d7
   34da0:	stmdapl	r1, {r2, r4, r5, r6, r8, lr}^
   34da4:	ldrmi	fp, [r2, #409]	; 0x199
   34da8:	tstlt	fp, r7, rrx
   34dac:	mvnmi	pc, r1, asr #4
   34db0:	cmnlt	r1, r1, asr #16
   34db4:	ldrbmi	r9, [r0], -r0, lsl #18
   34db8:			; <UNDEFINED> instruction: 0xf884f7ff
   34dbc:	vadd.i8	d22, d1, d18
   34dc0:	ldmpl	r0, {r2, r4, r5, r6, r8, r9, lr}^
   34dc4:	pop	{r0, r1, ip, sp, pc}
   34dc8:			; <UNDEFINED> instruction: 0xf7fc4ff0
   34dcc:	ldrmi	fp, [r2, #2653]	; 0xa5d
   34dd0:			; <UNDEFINED> instruction: 0xf1bbd05c
   34dd4:	eorsle	r0, lr, r0, lsl #30
   34dd8:	suble	r2, r1, r0, lsl #22
   34ddc:			; <UNDEFINED> instruction: 0xf0034a44
   34de0:			; <UNDEFINED> instruction: 0xf85805f0
   34de4:	ldmdbvc	r0, {r1, sp}
   34de8:			; <UNDEFINED> instruction: 0xf0007854
   34dec:	ldmdbvc	r1, {r0, r1, r2, r3}^
   34df0:	andne	lr, r3, r0, asr #20
   34df4:	streq	pc, [r0], #68	; 0x44
   34df8:			; <UNDEFINED> instruction: 0xf00105db
   34dfc:	svclt	0x0058010f
   34e00:	streq	pc, [r0], #132	; 0x84
   34e04:	ldmdavc	r6, {r0, r4, r6, r7, r8, sl, lr}
   34e08:	streq	lr, [r1, #-2629]	; 0xfffff5bb
   34e0c:	sbclt	r7, r0, #9895936	; 0x970000
   34e10:	mulgt	r3, r2, r8
   34e14:	bmi	e2bfa8 <tcgetattr@plt+0xe27ed8>
   34e18:	mvfeqs	f7, #2.0
   34e1c:			; <UNDEFINED> instruction: 0xf858464b
   34e20:	stmdavs	sl, {r1, ip}
   34e24:	stmdavs	sl, {r1, r2, r4, r6, r7, sl, ip, lr}^
   34e28:	stmvs	sl, {r2, r4, r6, r7, sl, ip, lr}
   34e2c:	stmiavs	sl, {r0, r1, r2, r4, r6, r7, sl, ip, lr}^
   34e30:	andgt	pc, r3, r2, lsl #16
   34e34:	ldrbpl	r6, [r0], #2314	; 0x90a
   34e38:	ldrbpl	r6, [r5], #2378	; 0x94a
   34e3c:	ldrbmi	r3, [r3, #-769]!	; 0xfffffcff
   34e40:	bls	69604 <tcgetattr@plt+0x65534>
   34e44:	ldrbmi	r4, [r8], -fp, asr #12
   34e48:	eorsge	pc, r0, sp, asr #17
   34e4c:	pop	{r0, r1, ip, sp, pc}
   34e50:			; <UNDEFINED> instruction: 0xf7ff4ff0
   34e54:	bmi	a64378 <tcgetattr@plt+0xa602a8>
   34e58:	andlt	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   34e5c:			; <UNDEFINED> instruction: 0xd1bd2b00
   34e60:	strbmi	r4, [fp], -r6, lsr #18
   34e64:	ldrbmi	r9, [r8], -r0, lsl #20
   34e68:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   34e6c:	eorsge	pc, r0, sp, asr #17
   34e70:	pop	{r0, r1, ip, sp, pc}
   34e74:			; <UNDEFINED> instruction: 0xf7ff4ff0
   34e78:			; <UNDEFINED> instruction: 0xf8d0bd35
   34e7c:	ldrbmi	r1, [r1, #-324]	; 0xfffffebc
   34e80:			; <UNDEFINED> instruction: 0xf8d0d104
   34e84:	stflss	f1, [r0, #-288]	; 0xfffffee0
   34e88:	addle	r4, lr, r9, lsr #5
   34e8c:	rsbsmi	pc, r0, #268435460	; 0x10000004
   34e90:	bcs	4b0a0 <tcgetattr@plt+0x46fd0>
   34e94:			; <UNDEFINED> instruction: 0xb1d3d09d
   34e98:	rscmi	pc, r4, #268435460	; 0x10000004
   34e9c:	ldmiblt	r2!, {r1, r7, fp, ip, lr}
   34ea0:	svceq	0x0000f1bb
   34ea4:	bmi	569514 <tcgetattr@plt+0x565444>
   34ea8:	andlt	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   34eac:			; <UNDEFINED> instruction: 0x4618e796
   34eb0:			; <UNDEFINED> instruction: 0xf7fc9301
   34eb4:	stmdavs	r0!, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   34eb8:	strb	r9, [sl, -r1, lsl #22]!
   34ebc:	movwls	r4, #6668	; 0x1a0c
   34ec0:	andeq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   34ec4:			; <UNDEFINED> instruction: 0xff12f7fe
   34ec8:	blls	8ef50 <tcgetattr@plt+0x8ae80>
   34ecc:	stmdbls	r0, {r0, r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   34ed0:			; <UNDEFINED> instruction: 0xf7fe4648
   34ed4:	stmdavs	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   34ed8:	cmnmi	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
   34edc:	blmi	1aeca8 <tcgetattr@plt+0x1aabd8>
   34ee0:	andne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   34ee4:	svclt	0x0000e7ad
   34ee8:	ldrdeq	r3, [r2], -r8
   34eec:	andeq	r0, r0, r8, ror #6
   34ef0:	andeq	r0, r0, r4, ror r5
   34ef4:	andeq	r0, r0, r8, lsr r4
   34ef8:	andeq	r0, r0, r4, ror #7
   34efc:	andeq	r0, r0, r8, lsl r3
   34f00:	mvnsmi	lr, sp, lsr #18
   34f04:	svcmi	0x005b460c
   34f08:	pkhbtmi	r4, r0, r9, lsl #12
   34f0c:	ldrmi	r4, [sp], -r0, lsr #12
   34f10:			; <UNDEFINED> instruction: 0xf7fe4616
   34f14:	bmi	1674e78 <tcgetattr@plt+0x1670da8>
   34f18:			; <UNDEFINED> instruction: 0x463b447f
   34f1c:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r7, fp, ip, lr}
   34f20:	ldrdcs	pc, [r0, #-131]	; 0xffffff7d
   34f24:	andsle	r4, r8, sl, lsr #5
   34f28:			; <UNDEFINED> instruction: 0xf00042b4
   34f2c:	vhadd.s8	d24, d17, d7
   34f30:	ldmpl	sl, {r4, r6, r9, lr}
   34f34:	rsble	r2, r5, r0, lsl #20
   34f38:	ldrdcc	pc, [ip, -r3]!
   34f3c:	adcsmi	r3, r3, #1024	; 0x400
   34f40:	strtmi	sp, [r1], -r2, lsr #32
   34f44:	ldrtmi	r4, [r2], -r8, lsr #12
   34f48:			; <UNDEFINED> instruction: 0xf7fd2300
   34f4c:	stclne	14, cr15, [r0], #-332	; 0xfffffeb4
   34f50:	pop	{r0, r3, r5, r9, sl, lr}
   34f54:			; <UNDEFINED> instruction: 0xf7fe41f0
   34f58:	vrecps.f32	d27, d17, d21
   34f5c:	ldmpl	r9, {r3, r4, r5, r9, ip, lr}
   34f60:	mvnle	r2, r0, lsl #18
   34f64:	ldrdcs	pc, [ip, -r3]!
   34f68:	adcmi	r3, r2, #4096	; 0x1000
   34f6c:	adcsmi	sp, r2, #85	; 0x55
   34f70:	vand	<illegal reg q14.5>, <illegal reg q8.5>, q5
   34f74:			; <UNDEFINED> instruction: 0xf8c34250
   34f78:	ldmpl	sl, {r3, r7, r8, ip}
   34f7c:	vmla.i8	d27, d1, d18
   34f80:	ldmpl	sl, {r2, r4, r6, r9, lr}
   34f84:	suble	r2, r2, r0, lsl #20
   34f88:			; <UNDEFINED> instruction: 0xf7fc2001
   34f8c:	ldmdavs	fp!, {r0, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   34f90:	ldrdcs	pc, [ip, #-131]!	; 0xffffff7d
   34f94:			; <UNDEFINED> instruction: 0xf898b9ca
   34f98:	vhadd.s8	d18, d1, d6
   34f9c:	ldmdbpl	r8, {r4, r6, sl, lr}
   34fa0:	subsle	r2, r4, r0, lsl #20
   34fa4:	subsle	r2, r6, r0, lsl #16
   34fa8:			; <UNDEFINED> instruction: 0xf96ef7fc
   34fac:	ldmdbpl	r8, {r0, r1, r3, r4, r5, fp, sp, lr}
   34fb0:	cmple	sp, r0, lsl #16
   34fb4:	mulcs	r6, r8, r8
   34fb8:	cmpmi	r4, r1, asr #4	; <UNPREDICTABLE>
   34fbc:	bcs	4b124 <tcgetattr@plt+0x47054>
   34fc0:	tstcs	r2, r4, lsl pc
   34fc4:			; <UNDEFINED> instruction: 0xf7fc2101
   34fc8:	strbmi	pc, [r0], -r3, lsl #19	; <UNPREDICTABLE>
   34fcc:	mcr2	7, 4, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   34fd0:	muleq	r0, r8, r8
   34fd4:	stc2l	7, cr15, [r2], {254}	; 0xfe
   34fd8:	muleq	r6, r8, r8
   34fdc:	ldmdavs	fp!, {r5, r6, r8, r9, ip, sp, pc}
   34fe0:	ldrdcs	pc, [r0, #-131]!	; 0xffffff7d
   34fe4:	ldrdne	pc, [r4, #-131]	; 0xffffff7d
   34fe8:	svclt	0x00042a08
   34fec:			; <UNDEFINED> instruction: 0xf8832200
   34ff0:			; <UNDEFINED> instruction: 0xf8d3214e
   34ff4:	rdfnesp	f2, f3, #4.0
   34ff8:	mlasle	r6, r9, r2, r4
   34ffc:	ldrhmi	lr, [r0, #141]!	; 0x8d
   35000:	stclt	7, cr15, [ip], #1016	; 0x3f8
   35004:	subsmi	pc, r4, #268435460	; 0x10000004
   35008:	bcs	4b278 <tcgetattr@plt+0x471a8>
   3500c:	vand	d29, d17, d4
   35010:	ldmpl	sl, {r3, r6, r9, lr}
   35014:	orrle	r2, pc, r0, lsl #20
   35018:			; <UNDEFINED> instruction: 0xf8d8e793
   3501c:	andcs	r0, r1, #0
   35020:	orrcs	pc, r8, r3, asr #17
   35024:			; <UNDEFINED> instruction: 0x01b8f8c3
   35028:			; <UNDEFINED> instruction: 0x1004f8b8
   3502c:	mulcs	r6, r8, r8
   35030:			; <UNDEFINED> instruction: 0x11bcf8a3
   35034:			; <UNDEFINED> instruction: 0x21bef883
   35038:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3503c:			; <UNDEFINED> instruction: 0xf7fe4640
   35040:			; <UNDEFINED> instruction: 0xf898fe55
   35044:	pop	{}	; <UNPREDICTABLE>
   35048:			; <UNDEFINED> instruction: 0xf7ff41f0
   3504c:	teqlt	r8, r3, lsl #20
   35050:			; <UNDEFINED> instruction: 0xf91af7fc
   35054:	vaba.s8	d30, d17, d25
   35058:	tstcs	r2, r4, asr r2
   3505c:			; <UNDEFINED> instruction: 0xe7b25898
   35060:	subsmi	pc, r4, #268435460	; 0x10000004
   35064:	ldmpl	r8, {r0, r8, sp}
   35068:	pop	{r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   3506c:			; <UNDEFINED> instruction: 0xf7ff41f0
   35070:	svclt	0x0000b9f1
   35074:	andeq	r3, r2, ip, lsr #22
   35078:	andeq	r0, r0, r8, ror #6
   3507c:	svcmi	0x00f0e92d
   35080:			; <UNDEFINED> instruction: 0xf8dfb083
   35084:			; <UNDEFINED> instruction: 0xf8dd9280
   35088:	ldrbtmi	sl, [r9], #48	; 0x30
   3508c:	subsle	r2, r5, r0, lsl #22
   35090:	blmi	fe786908 <tcgetattr@plt+0xfe782838>
   35094:	strmi	r4, [lr], -r7, lsl #12
   35098:			; <UNDEFINED> instruction: 0xf8594615
   3509c:			; <UNDEFINED> instruction: 0xf8d88003
   350a0:			; <UNDEFINED> instruction: 0xf8d33000
   350a4:	blcc	8155c <tcgetattr@plt+0x7d48c>
   350a8:			; <UNDEFINED> instruction: 0xd1504293
   350ac:	ldrtmi	r4, [r0], -r1, lsl #12
   350b0:			; <UNDEFINED> instruction: 0xff08f7fe
   350b4:	ldrdcc	pc, [r0], -r8
   350b8:	adcpl	pc, r3, #12582912	; 0xc00000
   350bc:	bcs	4f10c <tcgetattr@plt+0x4b03c>
   350c0:	vand	<illegal reg q14.5>, <illegal reg q0.5>, <illegal reg q9.5>
   350c4:	ldmpl	sl, {r2, r5, r6, r7, r9, lr}
   350c8:	cmnle	r8, r0, lsl #20
   350cc:	bl	fe9800d4 <tcgetattr@plt+0xfe97c004>
   350d0:	vstrle	d16, [r5, #-24]	; 0xffffffe8
   350d4:	subsmi	pc, ip, #268435460	; 0x10000004
   350d8:	ldmpl	r8, {r2, r3, r4, r6, r8, sl, lr}
   350dc:			; <UNDEFINED> instruction: 0xf10bbfc8
   350e0:	cmnlt	r0, #16777216	; 0x1000000
   350e4:	cmple	r4, r1, lsl #24
   350e8:	subsmi	pc, r8, #268435460	; 0x10000004
   350ec:	blcs	4b360 <tcgetattr@plt+0x47290>
   350f0:	ldrmi	sp, [r8], -pc, asr #32
   350f4:			; <UNDEFINED> instruction: 0xf8c8f7fc
   350f8:	ldrdcc	pc, [r0], -r8
   350fc:	svceq	0x0000f1ba
   35100:	vqadd.s8	d29, d1, d0
   35104:	ldmpl	r8, {r2, r5, r6, r7, r9, lr}
   35108:			; <UNDEFINED> instruction: 0x2c00b960
   3510c:	addhi	pc, r2, r0, asr #6
   35110:	strtmi	r1, [fp], -sl, lsr #22
   35114:	ldrtmi	r3, [r9], -r1, lsl #4
   35118:	andge	pc, r0, sp, asr #17
   3511c:	mrc2	7, 0, pc, cr14, cr15, {7}
   35120:	ldrdcc	pc, [r0], -r8
   35124:	ldrdcs	pc, [r8, r3]
   35128:			; <UNDEFINED> instruction: 0xf8d3b142
   3512c:	adcsmi	r2, sl, #64, 2
   35130:	stfcsd	f5, [r0], {4}
   35134:	andcs	sp, r0, #31232	; 0x7a00
   35138:	orrcs	pc, r8, r3, asr #17
   3513c:	pop	{r0, r1, ip, sp, pc}
   35140:	vrecps.f32	q12, <illegal reg q8.5>, q8
   35144:			; <UNDEFINED> instruction: 0xf8534958
   35148:	bcs	3d174 <tcgetattr@plt+0x390a4>
   3514c:	strtmi	sp, [sl], -sl, asr #2
   35150:			; <UNDEFINED> instruction: 0x46384631
   35154:	andlt	r2, r3, r0, lsl #6
   35158:	svcmi	0x00f0e8bd
   3515c:	stcllt	7, cr15, [sl, #-1012]	; 0xfffffc0c
   35160:			; <UNDEFINED> instruction: 0xf8d34262
   35164:	ldrbmi	r1, [sl, #-364]	; 0xfffffe94
   35168:	b	1c2c60c <tcgetattr@plt+0x1c2853c>
   3516c:	stmdbcs	r0, {r0, r1, r3, sl}
   35170:	vrhadd.s8	<illegal reg q14.5>, <illegal reg q0.5>, q11
   35174:	ldmpl	r8, {r2, r4, r6, r9, lr}
   35178:	rsbsle	r2, r9, r0, lsl #16
   3517c:	tstle	r4, r2, ror #24
   35180:	subsmi	pc, r0, #268435460	; 0x10000004
   35184:	blcs	4b3f8 <tcgetattr@plt+0x47328>
   35188:	rsbmi	sp, r1, #-1073741780	; 0xc000002c
   3518c:			; <UNDEFINED> instruction: 0xf8a0f7fc
   35190:			; <UNDEFINED> instruction: 0x4621e7b2
   35194:			; <UNDEFINED> instruction: 0xf89cf7fc
   35198:	ldrdcc	pc, [r0], -r8
   3519c:	ldrbmi	lr, [r0], -lr, lsr #15
   351a0:	stc2	7, cr15, [r8, #-1008]!	; 0xfffffc10
   351a4:	ldrdcc	pc, [r0], -r8
   351a8:	blmi	166eff0 <tcgetattr@plt+0x166af20>
   351ac:	andeq	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   351b0:	ldc2	7, cr15, [ip, #1016]	; 0x3f8
   351b4:	ldrdcc	pc, [r0], -r8
   351b8:	stmdbcs	r0, {r0, r1, r7, r8, r9, sl, sp, lr, pc}
   351bc:	blmi	1529528 <tcgetattr@plt+0x1525458>
   351c0:	bleq	16fb84 <tcgetattr@plt+0x16bab4>
   351c4:	andeq	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   351c8:	ldc2	7, cr15, [r0, #1016]	; 0x3f8
   351cc:			; <UNDEFINED> instruction: 0xf7fc4650
   351d0:			; <UNDEFINED> instruction: 0xf10bfd11
   351d4:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
   351d8:	blx	12731de <tcgetattr@plt+0x126f10e>
   351dc:	svccc	0x00fff1bb
   351e0:	strd	sp, [r0], -r7	; <UNPREDICTABLE>
   351e4:	blcc	315fc <tcgetattr@plt+0x2d52c>
   351e8:	rsbs	fp, r2, r4, lsl r9
   351ec:	ldrdcc	pc, [r0], -r8
   351f0:	andeq	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   351f4:	blcc	31628 <tcgetattr@plt+0x2d558>
   351f8:			; <UNDEFINED> instruction: 0xf846f7fc
   351fc:	svccc	0x00fff1bb
   35200:			; <UNDEFINED> instruction: 0xe779d1f4
   35204:	svceq	0x0000f1ba
   35208:	vhadd.s8	<illegal reg q14.5>, <illegal reg q0.5>, <illegal reg q13.5>
   3520c:	ldmpl	ip, {r2, r5, r6, r7, r9, lr}
   35210:	cmnle	ip, r0, lsl #24
   35214:			; <UNDEFINED> instruction: 0x46321b33
   35218:	ldrtmi	r3, [r9], -r1, lsl #22
   3521c:			; <UNDEFINED> instruction: 0xf8cd2000
   35220:			; <UNDEFINED> instruction: 0xf7ffa000
   35224:			; <UNDEFINED> instruction: 0xf8d8fd9b
   35228:	ldrb	r3, [fp, -r0]!
   3522c:	ldrdeq	pc, [ip, -r3]!
   35230:	stmdacc	r1, {r0, r3, r4, r5, r9, sl, lr}
   35234:			; <UNDEFINED> instruction: 0xf7ff1b00
   35238:			; <UNDEFINED> instruction: 0xf8d8f96d
   3523c:	ldrb	r3, [sl, -r0]!
   35240:			; <UNDEFINED> instruction: 0xf8594b32
   35244:			; <UNDEFINED> instruction: 0xf7fe0003
   35248:			; <UNDEFINED> instruction: 0x4650fd51
   3524c:	ldc2l	7, cr15, [r2], {252}	; 0xfc
   35250:	svccc	0x00fff1bb
   35254:			; <UNDEFINED> instruction: 0xf8d8d1bd
   35258:			; <UNDEFINED> instruction: 0xf8d33000
   3525c:	bcs	3d884 <tcgetattr@plt+0x397b4>
   35260:	svcge	0x006cf43f
   35264:	ldrdcs	pc, [r0, #-131]	; 0xffffff7d
   35268:			; <UNDEFINED> instruction: 0xf47f4297
   3526c:	strb	sl, [r2, -r7, ror #30]!
   35270:	subsmi	pc, r0, #268435460	; 0x10000004
   35274:	ldmiblt	r1, {r0, r3, r4, r7, fp, ip, lr}^
   35278:	submi	pc, r8, #268435460	; 0x10000004
   3527c:	blcs	4b4f0 <tcgetattr@plt+0x47420>
   35280:	svcge	0x0065f43f
   35284:	mvnmi	r2, #1
   35288:			; <UNDEFINED> instruction: 0xf84ef7fc
   3528c:			; <UNDEFINED> instruction: 0xf8594b1f
   35290:			; <UNDEFINED> instruction: 0xf7fe0003
   35294:	ldrbmi	pc, [r0], -fp, lsr #26	; <UNPREDICTABLE>
   35298:	stc2	7, cr15, [ip], #1008	; 0x3f0
   3529c:	sbcsle	r2, sl, r0, lsl #24
   352a0:	eorcs	r3, r0, r1, lsl #26
   352a4:	blx	ff8f32a8 <tcgetattr@plt+0xff8ef1d8>
   352a8:	mvnsle	r1, fp, ror #24
   352ac:	b	1c2f1a0 <tcgetattr@plt+0x1c2b0d0>
   352b0:			; <UNDEFINED> instruction: 0x2c000b04
   352b4:	ldrmi	sp, [r1], r6, lsr #1
   352b8:			; <UNDEFINED> instruction: 0xf8d8e001
   352bc:			; <UNDEFINED> instruction: 0xf8533000
   352c0:			; <UNDEFINED> instruction: 0xf10b0009
   352c4:			; <UNDEFINED> instruction: 0xf7fb3bff
   352c8:			; <UNDEFINED> instruction: 0xf1bbffdf
   352cc:	ldrshle	r3, [r4, #255]!	; 0xff
   352d0:			; <UNDEFINED> instruction: 0xf1bae712
   352d4:	andle	r0, sl, r0, lsl #30
   352d8:	rscmi	pc, r4, #268435460	; 0x10000004
   352dc:	stccs	8, cr5, [r0], {156}	; 0x9c
   352e0:			; <UNDEFINED> instruction: 0xf8d3d098
   352e4:	bcs	3d90c <tcgetattr@plt+0x3983c>
   352e8:	svcge	0x0028f43f
   352ec:			; <UNDEFINED> instruction: 0xf8d3e7ba
   352f0:	bcs	3d918 <tcgetattr@plt+0x39848>
   352f4:	svcge	0x0022f43f
   352f8:	ldrdcs	pc, [r0, #-131]	; 0xffffff7d
   352fc:			; <UNDEFINED> instruction: 0xf47f42ba
   35300:			; <UNDEFINED> instruction: 0xe718af1d
   35304:			; <UNDEFINED> instruction: 0x000239ba
   35308:	andeq	r0, r0, r8, ror #6
   3530c:	andeq	r0, r0, r4, ror r5
   35310:	svcmi	0x00f8e92d
   35314:	blmi	ff28923c <tcgetattr@plt+0xff28516c>
   35318:			; <UNDEFINED> instruction: 0xf857447f
   3531c:			; <UNDEFINED> instruction: 0xf8d88003
   35320:	cmplt	sp, r0
   35324:	bicsne	pc, r8, #68157440	; 0x4100000
   35328:	ldmdblt	fp!, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   3532c:	msrcc	CPSR_f, r5	; <illegal shifter operand>
   35330:			; <UNDEFINED> instruction: 0xf8d5b933
   35334:	stccs	0, cr4, [r0], {224}	; 0xe0
   35338:	rschi	pc, lr, r0
   3533c:	svchi	0x00f8e8bd
   35340:			; <UNDEFINED> instruction: 0x46044bbf
   35344:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   35348:	ldrdcc	pc, [r0], -r9
   3534c:	vcgt.s8	d27, d1, d11
   35350:	stmiapl	fp!, {r3, r8, r9, ip, lr}^
   35354:	vrhadd.s8	<illegal reg q13.5>, <illegal reg q8.5>, <illegal reg q13.5>
   35358:			; <UNDEFINED> instruction: 0xf855530c
   3535c:			; <UNDEFINED> instruction: 0xf1bbb003
   35360:	vpmax.f32	d16, d0, d0
   35364:			; <UNDEFINED> instruction: 0xf8d580e4
   35368:	movwlt	r3, #45512	; 0xb1c8
   3536c:	ldrsbne	pc, [r4, #133]	; 0x85	; <UNPREDICTABLE>
   35370:			; <UNDEFINED> instruction: 0xf7ce4620
   35374:	stmiblt	r8, {r4, r5, r7, r9, fp, sp, lr, pc}^
   35378:	ldrdcc	pc, [ip, #133]!	; 0x85
   3537c:	bicsle	r2, sp, r0, lsl #22
   35380:			; <UNDEFINED> instruction: 0xf5054bb0
   35384:	ldmpl	fp!, {r3, r4, r5, r6, r7, ip, sp, lr}^
   35388:	pop	{r0, r3, r4, fp, sp, lr}
   3538c:			; <UNDEFINED> instruction: 0xf0064ff8
   35390:	vmla.f32	<illegal reg q13.5>, <illegal reg q8.5>, <illegal reg q6.5>
   35394:			; <UNDEFINED> instruction: 0xf8d55338
   35398:	stmiapl	fp!, {r2, r3, r5, r8, ip, sp, pc}^
   3539c:	mvnle	r2, r0, lsl #22
   353a0:	ldrdcc	pc, [r8, #133]	; 0x85
   353a4:	blcc	317d8 <tcgetattr@plt+0x2d708>
   353a8:	bfi	fp, r3, #2, #30
   353ac:	mcr2	7, 7, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
   353b0:	blcs	53444 <tcgetattr@plt+0x4f374>
   353b4:	sbchi	pc, r6, r0
   353b8:	svceq	0x0000f1bb
   353bc:	sbchi	pc, r2, r0, asr #6
   353c0:	strtmi	r4, [r6], -r5, lsr #12
   353c4:	bmi	fe171cd0 <tcgetattr@plt+0xfe16dc00>
   353c8:	blcs	202d404 <tcgetattr@plt+0x2029334>
   353cc:	blcs	825034 <tcgetattr@plt+0x820f64>
   353d0:	svclt	0x0084462a
   353d4:	blcc	b33e4 <tcgetattr@plt+0xaf314>
   353d8:			; <UNDEFINED> instruction: 0xf8164615
   353dc:	blne	ac4fe8 <tcgetattr@plt+0xac0f18>
   353e0:	ldrbmi	fp, [sl, #-339]	; 0xfffffead
   353e4:	blcs	22bc0c <tcgetattr@plt+0x227b3c>
   353e8:			; <UNDEFINED> instruction: 0xf8d8d1ef
   353ec:			; <UNDEFINED> instruction: 0xf8533000
   353f0:			; <UNDEFINED> instruction: 0xf7fb000a
   353f4:	ldrb	pc, [r0, r9, asr #30]!	; <UNPREDICTABLE>
   353f8:			; <UNDEFINED> instruction: 0xf04f42a5
   353fc:	eorvc	r0, fp, r0, lsl #6
   35400:			; <UNDEFINED> instruction: 0xf8d8d09c
   35404:	blne	b8d40c <tcgetattr@plt+0xb8933c>
   35408:	cmneq	r5, #3506176	; 0x358000
   3540c:	ble	1c05e88 <tcgetattr@plt+0x1c01db8>
   35410:			; <UNDEFINED> instruction: 0xf7ce4621
   35414:			; <UNDEFINED> instruction: 0xf8d8ebfc
   35418:	ldmib	r6, {sp, lr}^
   3541c:			; <UNDEFINED> instruction: 0xf8d92351
   35420:			; <UNDEFINED> instruction: 0xf8c61000
   35424:	stmib	r6, {r4, r6, r7, r8, ip, lr}^
   35428:			; <UNDEFINED> instruction: 0xb1292377
   3542c:	ldrdcc	pc, [r0, r6]
   35430:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
   35434:	sbcshi	pc, sl, r0, asr #32
   35438:	teqne	r0, r6	; <illegal shifter operand>	; <UNPREDICTABLE>
   3543c:	andcs	r2, r0, r1, lsl #6
   35440:	biccc	pc, r8, r6, asr #17
   35444:			; <UNDEFINED> instruction: 0xf7fe3901
   35448:	blmi	2034944 <tcgetattr@plt+0x2030874>
   3544c:			; <UNDEFINED> instruction: 0xf7fe58f8
   35450:	andcs	pc, r0, sp, asr #24
   35454:			; <UNDEFINED> instruction: 0xff68f7fb
   35458:			; <UNDEFINED> instruction: 0xf7fe4620
   3545c:			; <UNDEFINED> instruction: 0xf8d8f913
   35460:			; <UNDEFINED> instruction: 0xf8d44000
   35464:	ldrbmi	r3, [fp, #-464]	; 0xfffffe30
   35468:			; <UNDEFINED> instruction: 0xf04fdb6f
   3546c:			; <UNDEFINED> instruction: 0xf8c433ff
   35470:			; <UNDEFINED> instruction: 0xf5043144
   35474:	vqsub.s8	d21, d17, d12
   35478:	stmiapl	r1!, {r4, r5, r6, r8, r9, ip, sp}^
   3547c:			; <UNDEFINED> instruction: 0xf8d46813
   35480:	bne	16fdba8 <tcgetattr@plt+0x16f9ad8>
   35484:	mvncc	pc, r4, asr #17
   35488:			; <UNDEFINED> instruction: 0xf47f2a01
   3548c:	bmi	1c211f0 <tcgetattr@plt+0x1c1d120>
   35490:			; <UNDEFINED> instruction: 0xf8d42300
   35494:			; <UNDEFINED> instruction: 0x46181130
   35498:	stmdbcc	r1, {r0, r2, r3, r4, r5, r7, fp, ip, lr}
   3549c:	biccc	pc, r8, r4, asr #17
   354a0:			; <UNDEFINED> instruction: 0xf7fe682e
   354a4:			; <UNDEFINED> instruction: 0xf8d8fd0f
   354a8:	movwcs	r0, #0
   354ac:			; <UNDEFINED> instruction: 0xf8d04619
   354b0:			; <UNDEFINED> instruction: 0xf8d021d0
   354b4:	bcc	7597c <tcgetattr@plt+0x718ac>
   354b8:			; <UNDEFINED> instruction: 0xf7fd3801
   354bc:			; <UNDEFINED> instruction: 0xf8d8fb9b
   354c0:	ldmib	r3, {ip, sp}^
   354c4:			; <UNDEFINED> instruction: 0xf7fe0177
   354c8:			; <UNDEFINED> instruction: 0xf8d8fcfd
   354cc:			; <UNDEFINED> instruction: 0xf8d33000
   354d0:	ldrsblt	r3, [r3, -r4]!
   354d4:	eorvs	r6, r8, r8, asr sl
   354d8:	ldmib	r0, {r3, r4, r8, ip, sp, pc}^
   354dc:			; <UNDEFINED> instruction: 0xf0031203
   354e0:	movwcs	pc, #6697	; 0x1a29	; <UNPREDICTABLE>
   354e4:	andmi	pc, r0, r8, asr #17
   354e8:			; <UNDEFINED> instruction: 0xf8c4602e
   354ec:	str	r3, [r5, -r8, asr #3]!
   354f0:	beq	b190c <tcgetattr@plt+0xad83c>
   354f4:			; <UNDEFINED> instruction: 0xf0002800
   354f8:	ldrbmi	r8, [r1], -r2, lsl #1
   354fc:	b	fff7343c <tcgetattr@plt+0xfff6f36c>
   35500:	ldrdvs	pc, [r0], -r8
   35504:			; <UNDEFINED> instruction: 0xf0002800
   35508:	stmib	r6, {r2, r4, r7, pc}^
   3550c:	ldrbmi	r0, [r5, #-2677]	; 0xfffff58b
   35510:			; <UNDEFINED> instruction: 0xf8d6da83
   35514:			; <UNDEFINED> instruction: 0xe77b01d4
   35518:			; <UNDEFINED> instruction: 0xf8b4f7fe
   3551c:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
   35520:			; <UNDEFINED> instruction: 0xf8b0f7fe
   35524:	pop	{r5, r9, sl, lr}
   35528:			; <UNDEFINED> instruction: 0xf7fc4ff8
   3552c:	vfma.f32	d27, d1, d13
   35530:			; <UNDEFINED> instruction: 0xf8d55338
   35534:	stmiapl	fp!, {r2, r3, r5, r8, sp}^
   35538:	svclt	0x00142b00
   3553c:			; <UNDEFINED> instruction: 0xf1a24693
   35540:	ldr	r0, [r0, -r1, lsl #22]
   35544:	eorvc	r2, r3, r0, lsl #6
   35548:	bmi	10ef130 <tcgetattr@plt+0x10eb060>
   3554c:			; <UNDEFINED> instruction: 0xf8c43301
   35550:	ldmpl	r8!, {r4, r6, r7, r8, ip, sp}
   35554:	blx	ff2f3556 <tcgetattr@plt+0xff2ef486>
   35558:	ldrdcc	pc, [r0], -r8
   3555c:	orrcc	pc, r4, r1, asr #4
   35560:	bcc	8b6d0 <tcgetattr@plt+0x87600>
   35564:	bcs	496d4 <tcgetattr@plt+0x45604>
   35568:			; <UNDEFINED> instruction: 0xf503dd4f
   3556c:			; <UNDEFINED> instruction: 0x2120539c
   35570:	mrrcne	8, 1, r6, r0, cr10
   35574:	andsvc	r6, r1, r8, lsl r0
   35578:	ldrdcc	pc, [r0], -r8
   3557c:	ldrsbcs	pc, [r0, #131]	; 0x83	; <UNPREDICTABLE>
   35580:	ble	8c6af0 <tcgetattr@plt+0x8c2a20>
   35584:	addcc	pc, r4, r1, asr #4
   35588:	ldmdapl	r9, {r0, r9, ip, sp}
   3558c:	bicscs	pc, r0, r3, asr #17
   35590:	andspl	r3, r9, r1, lsl #18
   35594:	vstrle.16	s5, [r7, #-0]	; <UNPREDICTABLE>
   35598:	orrspl	pc, ip, #12582912	; 0xc00000
   3559c:	vhadd.s8	d18, d1, d16
   355a0:	ldmdavs	sl, {r2, r7, r8, ip, sp}
   355a4:	andsvs	r1, ip, r4, asr ip
   355a8:			; <UNDEFINED> instruction: 0xf8d87010
   355ac:	ldmdapl	sl, {ip, sp}^
   355b0:	subspl	r3, sl, r1, lsl #20
   355b4:	vldmdble	r2!, {s4-s3}
   355b8:	orrspl	pc, ip, #12582912	; 0xc00000
   355bc:	ldmdavs	sl, {r3, r8, sp}
   355c0:	andsvs	r1, r8, r0, asr ip
   355c4:			; <UNDEFINED> instruction: 0xf8d87011
   355c8:	vhadd.s8	d19, d1, d0
   355cc:	ldmdapl	sl, {r2, r7, r8, ip, sp}^
   355d0:	subspl	r3, sl, r1, lsl #20
   355d4:	vldrle	s4, [sp, #-0]
   355d8:	orrspl	pc, ip, #12582912	; 0xc00000
   355dc:	ldmdavs	sl, {r3, r8, sp}
   355e0:	andsvs	r1, r8, r0, asr ip
   355e4:			; <UNDEFINED> instruction: 0xf8d87011
   355e8:	ldr	r4, [lr, -r0]!
   355ec:	movwcs	r4, #9760	; 0x2620
   355f0:	biccc	pc, r8, r6, asr #17
   355f4:			; <UNDEFINED> instruction: 0xf8f4f7fd
   355f8:	ldrdmi	pc, [r0], -r8
   355fc:			; <UNDEFINED> instruction: 0x4650e739
   35600:	bl	f73540 <tcgetattr@plt+0xf6f470>
   35604:	orrle	r2, r0, r0, lsl #16
   35608:			; <UNDEFINED> instruction: 0xf7fde707
   3560c:			; <UNDEFINED> instruction: 0xf8d8fe05
   35610:	str	r3, [sl, r0]!
   35614:	mcr2	7, 0, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
   35618:	ldrdcc	pc, [r0], -r8
   3561c:			; <UNDEFINED> instruction: 0xf7fde7dc
   35620:			; <UNDEFINED> instruction: 0xf8d8fdfb
   35624:	strb	r3, [r7, r0]
   35628:	ldc2l	7, cr15, [r6, #1012]!	; 0x3f4
   3562c:	ldrdcc	pc, [r0], -r8
   35630:			; <UNDEFINED> instruction: 0xf8d6e7b2
   35634:			; <UNDEFINED> instruction: 0xe76aa1d8
   35638:	andeq	r3, r2, ip, lsr #14
   3563c:	andeq	r0, r0, r8, ror #6
   35640:	andeq	r0, r0, r0, lsr r3
   35644:	andeq	r0, r0, r4, lsr r5
   35648:	andeq	r0, r0, r4, asr r4
   3564c:	andeq	r0, r0, r8, asr r3
   35650:	ldrdeq	sl, [r0], -r2
   35654:	andeq	r0, r0, r4, ror r5
   35658:	mvnsmi	lr, sp, lsr #18
   3565c:	ldrmi	fp, [r7], -r4, lsl #1
   35660:			; <UNDEFINED> instruction: 0xf8dd461d
   35664:	strmi	r8, [r6], -r8, lsr #32
   35668:			; <UNDEFINED> instruction: 0x460c4b1b
   3566c:	andeq	lr, r0, #88, 20	; 0x58000
   35670:	tstle	r8, fp, ror r4
   35674:	ldmdapl	fp, {r0, r3, r4, r8, fp, lr}^
   35678:			; <UNDEFINED> instruction: 0xf8d16819
   3567c:	blcc	81b34 <tcgetattr@plt+0x7da64>
   35680:			; <UNDEFINED> instruction: 0xd00f42bb
   35684:	adcmi	r4, r5, #144, 12	; 0x9000000
   35688:	strcc	sp, [r1, #-2825]	; 0xfffff4f7
   3568c:	strbmi	r4, [r3], -r0, lsr #12
   35690:	ldrtmi	r3, [sl], -r1, lsl #8
   35694:			; <UNDEFINED> instruction: 0xf7fd4631
   35698:	adcmi	pc, ip, #708608	; 0xad000
   3569c:	strdlt	sp, [r4], -r6
   356a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   356a4:	teqcc	r0, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
   356a8:	adcmi	r3, fp, #1024	; 0x400
   356ac:			; <UNDEFINED> instruction: 0xb12cd1ea
   356b0:	msrmi	SPSR_f, #268435460	; 0x10000004
   356b4:	ldrmi	r5, [r8], fp, asr #17
   356b8:	rscle	r2, r4, r0, lsl #22
   356bc:	ldrtmi	r2, [fp], -r0, lsl #4
   356c0:			; <UNDEFINED> instruction: 0x46214610
   356c4:	strvc	lr, [r0, #-2509]	; 0xfffff633
   356c8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   356cc:	andls	r9, r2, #805306368	; 0x30000000
   356d0:	mrc2	7, 0, pc, cr10, cr12, {7}
   356d4:	svclt	0x0000e7d7
   356d8:	ldrdeq	r3, [r2], -r4
   356dc:	andeq	r0, r0, r8, ror #6
   356e0:	blmi	8c7b6c <tcgetattr@plt+0x8c3a9c>
   356e4:	push	{r0, r3, r4, r5, r6, sl, lr}
   356e8:			; <UNDEFINED> instruction: 0x46824ff0
   356ec:	andlt	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   356f0:			; <UNDEFINED> instruction: 0xf8dbb085
   356f4:			; <UNDEFINED> instruction: 0xf8d22000
   356f8:			; <UNDEFINED> instruction: 0xb32c40d0
   356fc:			; <UNDEFINED> instruction: 0x46da4b1c
   35700:	strmi	r5, [r3], -lr, asr #17
   35704:			; <UNDEFINED> instruction: 0x46936832
   35708:			; <UNDEFINED> instruction: 0xf04f6a65
   3570c:			; <UNDEFINED> instruction: 0xf8d432ff
   35710:	ldrmi	r8, [r1], -r8, lsr #32
   35714:	movwls	r4, #13840	; 0x3610
   35718:			; <UNDEFINED> instruction: 0xf8d569af
   3571c:	eorsvs	r9, r5, r0
   35720:	ldrdgt	pc, [r8], -r7
   35724:	eorvs	r2, ip, r0, lsl #14
   35728:	strbmi	r6, [r0, r7, lsr #5]!
   3572c:			; <UNDEFINED> instruction: 0xf8c66862
   35730:			; <UNDEFINED> instruction: 0xf8c5b000
   35734:			; <UNDEFINED> instruction: 0xf8c49000
   35738:	stmdavs	r4!, {r3, r5, pc}
   3573c:			; <UNDEFINED> instruction: 0xf8ca9b03
   35740:	stccs	0, cr2, [r0], {-0}
   35744:	ldrmi	sp, [sl], r0, ror #3
   35748:	teqcc	r0, r2	; <illegal shifter operand>	; <UNPREDICTABLE>
   3574c:			; <UNDEFINED> instruction: 0xf8d22100
   35750:	strmi	r2, [r8], -ip, lsr #2
   35754:			; <UNDEFINED> instruction: 0xf8cd3b01
   35758:	bcc	9d760 <tcgetattr@plt+0x99690>
   3575c:			; <UNDEFINED> instruction: 0xff7cf7ff
   35760:	pop	{r0, r2, ip, sp, pc}
   35764:	svclt	0x00008ff0
   35768:	andeq	r3, r2, r0, ror #6
   3576c:	andeq	r0, r0, r8, ror #6
   35770:	andeq	r0, r0, r8, asr r3
   35774:	ldrbmi	lr, [r0, sp, lsr #18]!
   35778:	addlt	r4, r2, r6, lsl #12
   3577c:	ldcmi	0, cr2, [r0, #-0]
   35780:	ldc2l	7, cr15, [r2, #1004]	; 0x3ec
   35784:	andcs	r4, r0, pc, lsr #22
   35788:	stmiapl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   3578c:			; <UNDEFINED> instruction: 0xf8d36823
   35790:	stmdbcc	r1, {r4, r5, r8, ip}
   35794:	blx	feb7378c <tcgetattr@plt+0xfeb6f6bc>
   35798:	tstlt	r3, r3, lsr #16
   3579c:	stmib	r3, {r9, sp}^
   357a0:	andcs	r2, r0, ip, asr r2
   357a4:	mcr2	7, 3, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
   357a8:			; <UNDEFINED> instruction: 0xf7fd2000
   357ac:	andcs	pc, r0, r5, lsr #31
   357b0:			; <UNDEFINED> instruction: 0xfffcf7fd
   357b4:	stmiapl	r8!, {r2, r5, r8, r9, fp, lr}^
   357b8:	blx	fe6737b8 <tcgetattr@plt+0xfe66f6e8>
   357bc:			; <UNDEFINED> instruction: 0xf7e22001
   357c0:			; <UNDEFINED> instruction: 0xf7fcfc1b
   357c4:			; <UNDEFINED> instruction: 0xf7efff61
   357c8:	mcrcs	14, 0, pc, cr0, cr11, {2}	; <UNPREDICTABLE>
   357cc:	stmdavs	r2!, {r1, r2, r3, r8, sl, fp, ip, lr, pc}
   357d0:	ldrdcc	pc, [ip], #130	; 0x82	; <UNPREDICTABLE>
   357d4:	ldmibvs	fp, {r0, r1, r4, r6, r8, ip, sp, pc}^
   357d8:			; <UNDEFINED> instruction: 0xf8d22101
   357dc:	andcs	r2, r0, ip, lsr #2
   357e0:	bcc	99be8 <tcgetattr@plt+0x95b18>
   357e4:			; <UNDEFINED> instruction: 0xf7ff4619
   357e8:	and	pc, r2, r7, lsr pc	; <UNPREDICTABLE>
   357ec:			; <UNDEFINED> instruction: 0xf7ff2001
   357f0:			; <UNDEFINED> instruction: 0xf7fdff77
   357f4:	stmdavs	r7!, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   357f8:	tstcs	r0, r4, lsl sl
   357fc:	ldrsbcc	pc, [r4], #135	; 0x87	; <UNPREDICTABLE>
   35800:	bvs	178bac0 <tcgetattr@plt+0x17879f0>
   35804:	ldrdhi	pc, [r8], -r3	; <UNPREDICTABLE>
   35808:	ldrdge	pc, [r0], -r6
   3580c:			; <UNDEFINED> instruction: 0xf8d569aa
   35810:	eorsvs	r9, r5, r0
   35814:	mlavs	fp, r2, r9, r6
   35818:			; <UNDEFINED> instruction: 0x47906299
   3581c:	ldmib	r0, {r4, r5, fp, sp, lr}^
   35820:			; <UNDEFINED> instruction: 0xf0031203
   35824:	stmdavs	r3!, {r0, r1, r2, r7, fp, ip, sp, lr, pc}
   35828:	andge	pc, r0, r6, asr #17
   3582c:	andls	pc, r0, r5, asr #17
   35830:	ldrsbcc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   35834:			; <UNDEFINED> instruction: 0xf8c36027
   35838:	andlt	r8, r2, r8, lsr #32
   3583c:			; <UNDEFINED> instruction: 0x87f0e8bd
   35840:			; <UNDEFINED> instruction: 0x000232bc
   35844:	andeq	r0, r0, r8, ror #6
   35848:	andeq	r0, r0, r4, ror r5
   3584c:	andeq	r0, r0, r8, asr r3
   35850:	stmdbmi	fp, {r1, r3, r8, r9, fp, lr}
   35854:	bmi	306a48 <tcgetattr@plt+0x302978>
   35858:	ldmdapl	r9, {r4, r5, r6, r8, sl, ip, sp, pc}^
   3585c:	stmdavs	fp, {r2, r3, r4, r7, fp, ip, lr}
   35860:	eorvs	r6, r3, r6, lsr #16
   35864:	strmi	fp, [r5], -r3, asr #2
   35868:			; <UNDEFINED> instruction: 0xf7ff4628
   3586c:	stmdavs	r3!, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   35870:	eorvs	r6, r3, fp, lsl r8
   35874:	mvnsle	r2, r0, lsl #22
   35878:	ldcllt	0, cr6, [r0, #-152]!	; 0xffffff68
   3587c:	strdeq	r3, [r2], -r0
   35880:	andeq	r0, r0, ip, ror r5
   35884:	andeq	r0, r0, r8, ror #6
   35888:	svcmi	0x00f0e92d
   3588c:	strmi	fp, [ip], -fp, lsl #1
   35890:			; <UNDEFINED> instruction: 0xf8dd1a59
   35894:			; <UNDEFINED> instruction: 0x461dc050
   35898:	strcc	pc, [r4, #-2271]	; 0xfffff721
   3589c:	strbmi	r4, [r1, #-1543]!	; 0xfffff9f9
   358a0:	ldrsbge	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   358a4:			; <UNDEFINED> instruction: 0x4616447b
   358a8:	adcshi	pc, lr, r0, asr #5
   358ac:	stmdbeq	r0, {r2, r3, r6, r7, r8, ip, sp, lr, pc}
   358b0:	vmls.f<illegal width 8>	d20, d0, d1[2]
   358b4:			; <UNDEFINED> instruction: 0xf8df80b9
   358b8:			; <UNDEFINED> instruction: 0xf85324ec
   358bc:			; <UNDEFINED> instruction: 0xf8d88002
   358c0:			; <UNDEFINED> instruction: 0xf8d11000
   358c4:	addsmi	r2, r0, #228	; 0xe4
   358c8:	adchi	pc, r3, r0, lsl #6
   358cc:	ldrdcs	pc, [r8], #129	; 0x81	; <UNPREDICTABLE>
   358d0:	vrshr.s64	d20, d6, #64
   358d4:			; <UNDEFINED> instruction: 0xf8d1809e
   358d8:	ldrmi	r2, [r0], -r8, lsl #3
   358dc:			; <UNDEFINED> instruction: 0xf8d19208
   358e0:	andls	r2, r5, #64, 2
   358e4:			; <UNDEFINED> instruction: 0xf0402800
   358e8:			; <UNDEFINED> instruction: 0xf1bc80ae
   358ec:			; <UNDEFINED> instruction: 0xf8d10f00
   358f0:	bls	1adde8 <tcgetattr@plt+0x1a9d18>
   358f4:			; <UNDEFINED> instruction: 0x2000bfb2
   358f8:	strbtmi	r2, [r1], r1
   358fc:	svclt	0x00a84574
   35900:	mulls	r6, r5, r2
   35904:	strtmi	sp, [r9], -r9
   35908:	movwls	r4, #30240	; 0x7620
   3590c:			; <UNDEFINED> instruction: 0xf9f0f7fc
   35910:	ldrdne	pc, [r0], -r8
   35914:			; <UNDEFINED> instruction: 0xf8d19b07
   35918:	vand	d30, d1, d28
   3591c:	vqadd.s8	d20, d1, d20
   35920:	stmdapl	r8, {r2, r3, r4, r5, sl, fp, lr}
   35924:	andlt	pc, ip, r1, asr r8	; <UNPREDICTABLE>
   35928:			; <UNDEFINED> instruction: 0xf0002800
   3592c:	andcs	r8, r1, r9, lsr #1
   35930:			; <UNDEFINED> instruction: 0xf1bb9007
   35934:			; <UNDEFINED> instruction: 0xf0000f00
   35938:	ldrbmi	r8, [r4, #-185]!	; 0xffffff47
   3593c:			; <UNDEFINED> instruction: 0xf04fbf08
   35940:	andle	r0, r5, r1, lsl #22
   35944:			; <UNDEFINED> instruction: 0xf8dd9807
   35948:	stmdacs	r0, {r2, r3, r4, ip, sp, pc}
   3594c:	bichi	pc, fp, r0
   35950:	ldrdeq	pc, [r8, r1]
   35954:			; <UNDEFINED> instruction: 0xf8d1b170
   35958:	bls	175e60 <tcgetattr@plt+0x171d90>
   3595c:			; <UNDEFINED> instruction: 0xf0404290
   35960:	stmdals	r6, {r0, r1, r2, r3, r4, r6, r8, pc}
   35964:			; <UNDEFINED> instruction: 0xf8d1b130
   35968:	adcmi	r0, r0, #60, 2
   3596c:	addsmi	fp, r5, #8, 30
   35970:	cmphi	r6, r0	; <UNPREDICTABLE>
   35974:	adcpl	pc, r3, #4194304	; 0x400000
   35978:	bcs	4f9c8 <tcgetattr@plt+0x4b8f8>
   3597c:	vand	<illegal reg q14.5>, <illegal reg q0.5>, <illegal reg q12.5>
   35980:	stmiapl	fp, {r2, r5, r6, r7, r8, r9, lr}^
   35984:	cmnle	lr, r0, lsl #22
   35988:	svceq	0x0001f1b9
   3598c:			; <UNDEFINED> instruction: 0xf8d1dd09
   35990:	addsmi	r3, ip, #60, 2
   35994:	adchi	pc, r5, r0, asr #5
   35998:	ldrdcs	pc, [r0, #-129]	; 0xffffff7f
   3599c:			; <UNDEFINED> instruction: 0xf0004295
   359a0:	blls	1d60f0 <tcgetattr@plt+0x1d2020>
   359a4:			; <UNDEFINED> instruction: 0xf0002b00
   359a8:			; <UNDEFINED> instruction: 0xf8d18109
   359ac:	movwcs	r2, #316	; 0x13c
   359b0:			; <UNDEFINED> instruction: 0xf0004294
   359b4:	blls	215df0 <tcgetattr@plt+0x211d20>
   359b8:	svceq	0x000bea13
   359bc:	blls	1e9a68 <tcgetattr@plt+0x1e5998>
   359c0:			; <UNDEFINED> instruction: 0xf0402b00
   359c4:			; <UNDEFINED> instruction: 0xf8d18163
   359c8:	addsmi	r3, sp, #64, 2
   359cc:	stclne	15, cr11, [r9], #-112	; 0xffffff90
   359d0:	smlatbeq	r9, r1, fp, lr
   359d4:	rscshi	pc, r0, r0
   359d8:			; <UNDEFINED> instruction: 0xf7fe2000
   359dc:			; <UNDEFINED> instruction: 0xf8d8fa73
   359e0:			; <UNDEFINED> instruction: 0xf5022000
   359e4:	ldmdavs	r8, {r1, r5, r7, r8, r9, ip, lr}
   359e8:			; <UNDEFINED> instruction: 0xf0002800
   359ec:			; <UNDEFINED> instruction: 0xf1b98164
   359f0:			; <UNDEFINED> instruction: 0xf0400f01
   359f4:	vhadd.s8	d24, d17, d9
   359f8:	ldmpl	r3, {r2, r3, r4, r5, r8, r9, lr}^
   359fc:			; <UNDEFINED> instruction: 0xf0002b00
   35a00:	ldrmi	r8, [r8], -r3, lsl #1
   35a04:	mcrr2	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
   35a08:	blls	22dc14 <tcgetattr@plt+0x229b44>
   35a0c:	svceq	0x000bea13
   35a10:			; <UNDEFINED> instruction: 0x4621d1d9
   35a14:	strcs	r4, [r0], #-1579	; 0xfffff9d5
   35a18:			; <UNDEFINED> instruction: 0x46384632
   35a1c:	andlt	r9, fp, r4, lsl r4
   35a20:	svcmi	0x00f0e8bd
   35a24:	mrclt	7, 0, APSR_nzcv, cr8, cr15, {7}
   35a28:	ldrtmi	r2, [r3], -r0
   35a2c:	strtmi	r9, [r1], -r3
   35a30:			; <UNDEFINED> instruction: 0x4638463a
   35a34:	andge	pc, r8, sp, asr #17
   35a38:	strls	r9, [r0], -r1, lsl #10
   35a3c:	stc2l	7, cr15, [r4], #-1008	; 0xfffffc10
   35a40:	pop	{r0, r1, r3, ip, sp, pc}
   35a44:	addsmi	r8, r5, #240, 30	; 0x3c0
   35a48:	andcs	fp, r0, ip, lsr #31
   35a4c:	addsmi	r2, r4, #1
   35a50:	pkhtbmi	fp, r3, r4, asr #31
   35a54:	bleq	b1b5c <tcgetattr@plt+0xada8c>
   35a58:	svceq	0x0000f1bb
   35a5c:	cmphi	pc, r0	; <UNPREDICTABLE>
   35a60:	andls	r9, r8, #20480	; 0x5000
   35a64:	ldrbmi	lr, [r0], -r1, asr #14
   35a68:			; <UNDEFINED> instruction: 0xf8c4f7fc
   35a6c:	ldrdne	pc, [r0], -r8
   35a70:	bmi	ff3af8a0 <tcgetattr@plt+0xff3ab7d0>
   35a74:			; <UNDEFINED> instruction: 0xf7fe5898
   35a78:			; <UNDEFINED> instruction: 0xf8d8f939
   35a7c:	ldrb	r1, [lr, -r0]!
   35a80:	eorsmi	pc, r8, r1, asr #4
   35a84:	stmdacs	r0, {r3, fp, ip, lr}
   35a88:	svcge	0x0051f47f
   35a8c:	vbic.i32	q10, #262144	; 0x00040000
   35a90:			; <UNDEFINED> instruction: 0xf8d18126
   35a94:	stmdals	r6, {r6, r8, sp}
   35a98:	svclt	0x001442aa
   35a9c:			; <UNDEFINED> instruction: 0xf0002000
   35aa0:	andls	r0, r7, r1
   35aa4:	svceq	0x0000f1bb
   35aa8:	svcge	0x0047f47f
   35aac:	adcpl	pc, r2, r1, lsl #10
   35ab0:	stmdacs	r0, {fp, sp, lr}
   35ab4:	svcge	0x0041f47f
   35ab8:	vbic.i32	q10, #262144	; 0x00040000
   35abc:			; <UNDEFINED> instruction: 0xf8d18116
   35ac0:	strmi	r0, [r2], -r0, asr #2
   35ac4:			; <UNDEFINED> instruction: 0xf0809806
   35ac8:	adcmi	r0, sl, #256	; 0x100
   35acc:	andcs	fp, r0, r4, lsl pc
   35ad0:	andeq	pc, r1, ip
   35ad4:			; <UNDEFINED> instruction: 0xf47f2800
   35ad8:	ldrbmi	sl, [r4, #-3888]!	; 0xfffff0d0
   35adc:	svcge	0x0038f43f
   35ae0:	blls	1edef4 <tcgetattr@plt+0x1e9e24>
   35ae4:	rsble	r2, sl, r0, lsl #22
   35ae8:	b	51c70c <tcgetattr@plt+0x51863c>
   35aec:	addsle	r0, r0, fp, lsl #30
   35af0:	strtmi	r2, [r1], -r0
   35af4:			; <UNDEFINED> instruction: 0xf9e6f7fe
   35af8:	ldrdcs	pc, [r0], -r8
   35afc:			; <UNDEFINED> instruction: 0x53a2f502
   35b00:	stmdacs	r0, {r3, r4, fp, sp, lr}
   35b04:	sbcshi	pc, r7, r0
   35b08:			; <UNDEFINED> instruction: 0xf7fb4649
   35b0c:	blls	1f4a98 <tcgetattr@plt+0x1f09c8>
   35b10:	subsle	r2, r1, r0, lsl #22
   35b14:	ldrdcc	pc, [r0], -r8
   35b18:	ldrdcs	pc, [r0, #-131]	; 0xffffff7d
   35b1c:	mulsle	r9, r5, r2
   35b20:	bl	fe87cccc <tcgetattr@plt+0xfe878bfc>
   35b24:	andcs	r0, r0, r9, lsl #2
   35b28:			; <UNDEFINED> instruction: 0xf9ccf7fe
   35b2c:	ldrdcc	pc, [r0], -r8
   35b30:	eorsmi	pc, r8, #268435460	; 0x10000004
   35b34:	stmdacs	r0, {r3, r4, r7, fp, ip, lr}
   35b38:	adchi	pc, sl, r0
   35b3c:	svceq	0x0001f1b9
   35b40:	vand	d29, d1, d20
   35b44:	ldmpl	fp, {r2, r4, r5, r9, lr}
   35b48:	ldrmi	fp, [r8], -r3, lsl #7
   35b4c:	blx	fe773b42 <tcgetattr@plt+0xfe76fa72>
   35b50:	ldrdcc	pc, [r0], -r8
   35b54:	svceq	0x0000f1ba
   35b58:	vqadd.s8	d29, d1, d5
   35b5c:	ldmpl	sl, {r2, r5, r6, r7, r9, lr}
   35b60:	blls	1e4190 <tcgetattr@plt+0x1e00c0>
   35b64:			; <UNDEFINED> instruction: 0xf0002b00
   35b68:	bl	fe995e94 <tcgetattr@plt+0xfe991dc4>
   35b6c:	ldrtmi	r0, [r3], -r9, lsl #2
   35b70:	andge	lr, r2, #3358720	; 0x334000
   35b74:	ldrtmi	r3, [sl], -r1, lsl #2
   35b78:	strls	r4, [r1, #-1592]	; 0xfffff9c8
   35b7c:			; <UNDEFINED> instruction: 0xf7fc9600
   35b80:			; <UNDEFINED> instruction: 0xf8d8fbc3
   35b84:			; <UNDEFINED> instruction: 0xf8d33000
   35b88:	bcs	3e1b0 <tcgetattr@plt+0x3a0e0>
   35b8c:	svcge	0x0058f43f
   35b90:	ldrdcs	pc, [r0, #-131]	; 0xffffff7d
   35b94:	addmi	r9, sl, #8, 18	; 0x20000
   35b98:	svcge	0x0052f43f
   35b9c:	ldrdeq	pc, [ip, -r3]!
   35ba0:	andlt	r3, fp, r1, lsl #16
   35ba4:	svcmi	0x00f0e8bd
   35ba8:	ldclt	7, cr15, [r4], #1016	; 0x3f8
   35bac:			; <UNDEFINED> instruction: 0xf7fb4649
   35bb0:			; <UNDEFINED> instruction: 0xf8d8fb8f
   35bb4:	strb	r3, [sp, r0]
   35bb8:	ldr	r4, [r4, r1, lsr #12]!
   35bbc:	vqdmulh.s<illegal width 8>	d25, d1, d6
   35bc0:	stmpl	sl, {r4, r5, r9, lr}
   35bc4:			; <UNDEFINED> instruction: 0xf43f2a00
   35bc8:			; <UNDEFINED> instruction: 0xf8d1af20
   35bcc:			; <UNDEFINED> instruction: 0xe6ef213c
   35bd0:	ldrdcs	pc, [r0, #-129]	; 0xffffff7f
   35bd4:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   35bd8:	svclt	0x001442aa
   35bdc:			; <UNDEFINED> instruction: 0xf0032300
   35be0:	blcs	367ec <tcgetattr@plt+0x3271c>
   35be4:	mcrge	4, 7, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   35be8:			; <UNDEFINED> instruction: 0xf1099b06
   35bec:	blcs	44bf0 <tcgetattr@plt+0x40b20>
   35bf0:	adcshi	pc, r5, r0, asr #32
   35bf4:	strtmi	r9, [r1], -r6, lsl #16
   35bf8:			; <UNDEFINED> instruction: 0xf964f7fe
   35bfc:	svceq	0x0000f1b9
   35c00:			; <UNDEFINED> instruction: 0xf8d8dd0b
   35c04:	vhadd.s8	d19, d1, d0
   35c08:			; <UNDEFINED> instruction: 0xf10b4230
   35c0c:	ldmpl	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp}
   35c10:	blx	ef3c06 <tcgetattr@plt+0xeefb36>
   35c14:	svccc	0x00fff1bb
   35c18:			; <UNDEFINED> instruction: 0xf8d8d1f3
   35c1c:	ldr	r3, [r9, r0]
   35c20:	ldrdeq	pc, [ip, -r1]!
   35c24:	stmdacc	r1, {r0, r2, r8, fp, ip, pc}
   35c28:			; <UNDEFINED> instruction: 0xf7fe9309
   35c2c:			; <UNDEFINED> instruction: 0xf8d8fc73
   35c30:	blls	179c38 <tcgetattr@plt+0x175b68>
   35c34:	ldrdeq	pc, [r0, #-129]	; 0xffffff7f
   35c38:	blls	2866a0 <tcgetattr@plt+0x2825d0>
   35c3c:	mrcge	4, 4, APSR_nzcv, cr10, cr15, {3}
   35c40:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
   35c44:	mrcge	4, 4, APSR_nzcv, cr6, cr15, {3}
   35c48:	svceq	0x0000f1ba
   35c4c:	mrcge	4, 7, APSR_nzcv, cr8, cr15, {1}
   35c50:	mvnmi	pc, #268435460	; 0x10000004
   35c54:	blcs	4bf88 <tcgetattr@plt+0x47eb8>
   35c58:	mrcge	4, 7, APSR_nzcv, cr2, cr15, {3}
   35c5c:			; <UNDEFINED> instruction: 0x463a4633
   35c60:	strbmi	r4, [r8], -r9, lsr #12
   35c64:	subsge	pc, r0, sp, asr #17
   35c68:	pop	{r0, r1, r3, ip, sp, pc}
   35c6c:			; <UNDEFINED> instruction: 0xf7ff4ff0
   35c70:			; <UNDEFINED> instruction: 0xf501b875
   35c74:	stmdavs	sl, {r1, r5, r7, r8, ip, lr}
   35c78:			; <UNDEFINED> instruction: 0xf47f2a00
   35c7c:	addsmi	sl, ip, #53, 30	; 0xd4
   35c80:	blls	229e34 <tcgetattr@plt+0x225d64>
   35c84:	svceq	0x000bea13
   35c88:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
   35c8c:	strt	r4, [r3], r1, lsr #12
   35c90:	blcc	320bc <tcgetattr@plt+0x2dfec>
   35c94:	svceq	0x0000f1b9
   35c98:	svcge	0x005cf43f
   35c9c:	eorsmi	pc, r4, #268435460	; 0x10000004
   35ca0:	blcc	320d4 <tcgetattr@plt+0x2e004>
   35ca4:			; <UNDEFINED> instruction: 0xf7fb5898
   35ca8:			; <UNDEFINED> instruction: 0xf1bbfaef
   35cac:			; <UNDEFINED> instruction: 0xf8d83fff
   35cb0:	mvnsle	r3, r0
   35cb4:			; <UNDEFINED> instruction: 0xf109e74e
   35cb8:			; <UNDEFINED> instruction: 0xf1b93bff
   35cbc:			; <UNDEFINED> instruction: 0xf43f0f00
   35cc0:	and	sl, r1, r6, lsr #30
   35cc4:	ldrdcs	pc, [r0], -r8
   35cc8:	teqmi	ip, #268435460	; 0x10000004	; <UNPREDICTABLE>
   35ccc:	blcc	32100 <tcgetattr@plt+0x2e030>
   35cd0:			; <UNDEFINED> instruction: 0xf7fb58d0
   35cd4:			; <UNDEFINED> instruction: 0xf1bbfad9
   35cd8:	ldrshle	r3, [r3, #255]!	; 0xff
   35cdc:			; <UNDEFINED> instruction: 0xf1bbe717
   35ce0:	subsle	r0, r1, r0, lsl #30
   35ce4:			; <UNDEFINED> instruction: 0xf04f9007
   35ce8:	strtmi	r0, [r9], -r1, lsl #22
   35cec:	movwls	r4, #38432	; 0x9620
   35cf0:			; <UNDEFINED> instruction: 0xfffef7fb
   35cf4:	ldrdne	pc, [r0], -r8
   35cf8:	strt	r9, [r9], -r9, lsl #22
   35cfc:	strtmi	r9, [r1], #2822	; 0xb06
   35d00:	rscscc	pc, pc, #1073741826	; 0x40000002
   35d04:	andls	r4, r1, #34603008	; 0x2100000
   35d08:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   35d0c:	ldrtmi	sl, [sl], -r2, lsl #6
   35d10:			; <UNDEFINED> instruction: 0x96004633
   35d14:	blx	ffe73d0c <tcgetattr@plt+0xffe6fc3c>
   35d18:	ldrdcc	pc, [r0], -r8
   35d1c:	bl	fe8ef9f0 <tcgetattr@plt+0xfe8eb920>
   35d20:	andls	r0, r8, ip
   35d24:	svclt	0x00d44284
   35d28:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   35d2c:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   35d30:	svclt	0x00b84285
   35d34:	cdpeq	0, 0, cr15, cr1, cr14, {2}
   35d38:	svceq	0x0000f1be
   35d3c:	cfldrdge	mvd15, [r5, #252]	; 0xfc
   35d40:	orrlt	pc, r8, r1, asr #17
   35d44:	bls	1ef490 <tcgetattr@plt+0x1eb3c0>
   35d48:	orrsle	r2, r2, r0, lsl #20
   35d4c:	teqmi	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
   35d50:	blcc	4c084 <tcgetattr@plt+0x47fb4>
   35d54:	movwcs	fp, #7960	; 0x1f18
   35d58:			; <UNDEFINED> instruction: 0xf109e731
   35d5c:			; <UNDEFINED> instruction: 0x46293bff
   35d60:			; <UNDEFINED> instruction: 0xf7fe2000
   35d64:			; <UNDEFINED> instruction: 0xf1b9f8af
   35d68:			; <UNDEFINED> instruction: 0xf77f0f00
   35d6c:			; <UNDEFINED> instruction: 0xf8d8af56
   35d70:	vhadd.s8	d19, d1, d0
   35d74:			; <UNDEFINED> instruction: 0xf10b4228
   35d78:	ldmpl	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp}
   35d7c:	blx	fe173d70 <tcgetattr@plt+0xfe16fca0>
   35d80:	svccc	0x00fff1bb
   35d84:			; <UNDEFINED> instruction: 0xe748d1f3
   35d88:			; <UNDEFINED> instruction: 0x51a2f501
   35d8c:	andslt	pc, ip, sp, asr #17
   35d90:			; <UNDEFINED> instruction: 0xf1b16809
   35d94:	svclt	0x00180b00
   35d98:	bleq	b1edc <tcgetattr@plt+0xade0c>
   35d9c:	svclt	0x0000e7a5
   35da0:	andeq	r3, r2, r0, lsr #3
   35da4:	andeq	r0, r0, r8, ror #6
   35da8:	andeq	r0, r0, r4, ror r5
   35dac:	cfstrsls	mvf11, [r1], {16}
   35db0:			; <UNDEFINED> instruction: 0xf85db114
   35db4:	strb	r4, [r7, #-2820]!	; 0xfffff4fc
   35db8:	blmi	173f34 <tcgetattr@plt+0x16fe64>
   35dbc:	svclt	0x00004770
   35dc0:	svcmi	0x00f0e92d
   35dc4:	stmdbvc	r6, {r0, r2, r9, sl, lr}^
   35dc8:			; <UNDEFINED> instruction: 0xf890b085
   35dcc:	ldrmi	ip, [r4], -r4
   35dd0:	mulvc	r1, r0, r9
   35dd4:	streq	pc, [pc], -r6, lsr #32
   35dd8:	blmi	fe247640 <tcgetattr@plt+0xfe243570>
   35ddc:	strvc	pc, [r0, r7, lsl #8]
   35de0:	ldrne	lr, [ip], -r6, asr #20
   35de4:	ldrbtmi	r4, [fp], #-830	; 0xfffffcc2
   35de8:	ldrsbtlt	pc, [r8], -sp	; <UNPREDICTABLE>
   35dec:			; <UNDEFINED> instruction: 0xa70fe9dd
   35df0:	ldrdhi	pc, [r4], #-141	; 0xffffff73
   35df4:	bmi	fe0e42fc <tcgetattr@plt+0xfe0e022c>
   35df8:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   35dfc:	ldrdcs	pc, [r0], -r9
   35e00:	ldrdgt	pc, [ip, -r2]!
   35e04:	eorle	r4, r0, ip, lsl #11
   35e08:	ldrhtle	r4, [fp], #-44	; 0xffffffd4
   35e0c:	ldmpl	fp, {r2, r3, r4, r5, r6, r9, fp, lr}
   35e10:			; <UNDEFINED> instruction: 0xf8d3681b
   35e14:	blcc	822dc <tcgetattr@plt+0x7e20c>
   35e18:	svclt	0x00c842a3
   35e1c:			; <UNDEFINED> instruction: 0xf1b83401
   35e20:	andle	r0, sl, r0, lsl #30
   35e24:	ldrbmi	r4, [r2], -r1, lsl #12
   35e28:	strtmi	r4, [r3], -r8, lsr #12
   35e2c:	strls	r2, [lr], #-1024	; 0xfffffc00
   35e30:	pop	{r0, r2, ip, sp, pc}
   35e34:			; <UNDEFINED> instruction: 0xf7ff4ff0
   35e38:	strmi	fp, [r1], -r3, ror #16
   35e3c:	strtmi	r4, [r8], -r2, lsr #12
   35e40:	pop	{r0, r2, ip, sp, pc}
   35e44:			; <UNDEFINED> instruction: 0xf7fe4ff0
   35e48:	vqdmulh.s<illegal width 8>	<illegal reg q13.5>, <illegal reg q8.5>, <illegal reg q3.5>
   35e4c:	ldmdapl	r1, {r3, r5, r8, ip, lr}^
   35e50:	sbcsle	r2, r9, r0, lsl #18
   35e54:	ldrhtle	r4, [sl], #-44	; 0xffffffd4
   35e58:	ldrdcc	pc, [r0, #-130]	; 0xffffff7e
   35e5c:			; <UNDEFINED> instruction: 0xf00042a3
   35e60:			; <UNDEFINED> instruction: 0xf8d280aa
   35e64:	strbmi	r3, [r3, #-324]!	; 0xfffffebc
   35e68:	vqadd.s8	<illegal reg q14.5>, <illegal reg q0.5>, <illegal reg q6.5>
   35e6c:	mvnmi	r5, #56, 2
   35e70:	svceq	0x00db5851
   35e74:	svclt	0x00082900
   35e78:	blcs	3ea80 <tcgetattr@plt+0x3a9b0>
   35e7c:	addhi	pc, fp, r0, asr #32
   35e80:			; <UNDEFINED> instruction: 0xf00042a7
   35e84:			; <UNDEFINED> instruction: 0xf8d280a2
   35e88:	blcc	82350 <tcgetattr@plt+0x7e280>
   35e8c:	svclt	0x000842a3
   35e90:	andle	r4, r0, r1, lsr #12
   35e94:	andcs	r1, r0, r1, ror #24
   35e98:			; <UNDEFINED> instruction: 0xf814f7fe
   35e9c:			; <UNDEFINED> instruction: 0xf8d942a7
   35ea0:	andle	r3, r5, r0
   35ea4:	teqcs	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   35ea8:	adcmi	r3, r2, #4096	; 0x1000
   35eac:	strcc	fp, [r1], #-4040	; 0xfffff038
   35eb0:	ldrdcs	pc, [ip, #-131]!	; 0xffffff7d
   35eb4:	andle	r4, fp, r2, asr #10
   35eb8:			; <UNDEFINED> instruction: 0xf7fb4640
   35ebc:			; <UNDEFINED> instruction: 0xf8d9fa35
   35ec0:			; <UNDEFINED> instruction: 0xf1b83000
   35ec4:	andle	r0, r3, r0, lsl #30
   35ec8:	ldrdne	pc, [ip, #-131]!	; 0xffffff7d
   35ecc:	subsle	r2, sp, r0, lsl #18
   35ed0:	smlalbtmi	pc, r8, r3, r8	; <UNPREDICTABLE>
   35ed4:	strcs	r4, [r0], #-1576	; 0xfffff9d8
   35ed8:	smlalbtmi	pc, r4, r3, r8	; <UNPREDICTABLE>
   35edc:			; <UNDEFINED> instruction: 0xff06f7fd
   35ee0:			; <UNDEFINED> instruction: 0xf7fd7828
   35ee4:	stmibvc	r8!, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   35ee8:			; <UNDEFINED> instruction: 0xf8d9b1d0
   35eec:			; <UNDEFINED> instruction: 0xf8d33000
   35ef0:	bcs	23e478 <tcgetattr@plt+0x23a3a8>
   35ef4:			; <UNDEFINED> instruction: 0xf883bf08
   35ef8:	andlt	r4, r5, lr, asr #2
   35efc:	svcmi	0x00f0e8bd
   35f00:	stclt	7, cr15, [ip, #-1012]!	; 0xfffffc0c
   35f04:	ldrbmi	r2, [r9], -r1, lsl #4
   35f08:	strtmi	r9, [r3], -r0, lsl #4
   35f0c:			; <UNDEFINED> instruction: 0x96014652
   35f10:			; <UNDEFINED> instruction: 0xf7ff9003
   35f14:	stmdals	r3, {r0, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   35f18:	svceq	0x0000f1b8
   35f1c:	str	sp, [r1, sp, lsl #1]
   35f20:	pop	{r0, r2, ip, sp, pc}
   35f24:			; <UNDEFINED> instruction: 0xf8d28ff0
   35f28:	adcmi	r3, r3, #72, 2
   35f2c:	vqadd.s8	d29, d17, d22
   35f30:	mvnmi	r5, #56, 2
   35f34:	svceq	0x00db5852
   35f38:	svclt	0x00082a00
   35f3c:	bllt	14feb44 <tcgetattr@plt+0x14faa74>
   35f40:	ldrdcs	pc, [r0], -r9
   35f44:	ldrdcc	pc, [r8, #-130]	; 0xffffff7e
   35f48:	orrsle	r4, r9, r3, lsr #5
   35f4c:	strtmi	lr, [r1], -r6, lsr #15
   35f50:			; <UNDEFINED> instruction: 0xf7fb4658
   35f54:			; <UNDEFINED> instruction: 0xf8d9fecd
   35f58:			; <UNDEFINED> instruction: 0xf8d22000
   35f5c:	adcmi	r3, r3, #64, 2
   35f60:			; <UNDEFINED> instruction: 0xf8d2d105
   35f64:			; <UNDEFINED> instruction: 0xf8d2c12c
   35f68:	strbmi	r3, [r3, #-324]!	; 0xfffffebc
   35f6c:	andcs	sp, r1, #56	; 0x38
   35f70:	andls	r4, r0, #61865984	; 0x3b00000
   35f74:			; <UNDEFINED> instruction: 0x46524659
   35f78:	strls	r2, [r1], -r0
   35f7c:			; <UNDEFINED> instruction: 0xf7ff3c01
   35f80:			; <UNDEFINED> instruction: 0xf8d9fc83
   35f84:			; <UNDEFINED> instruction: 0xf8d22000
   35f88:	strb	ip, [sl, -ip, lsr #2]!
   35f8c:	ldrbmi	r4, [r2], -r3, lsr #12
   35f90:	tstls	lr, r8, lsr #12
   35f94:			; <UNDEFINED> instruction: 0xf10ce74c
   35f98:	movwcs	r3, #767	; 0x2ff
   35f9c:	ldrmi	r4, [r1], -r0, lsr #12
   35fa0:	mcr2	7, 1, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
   35fa4:	ldrdcs	pc, [r0], -r9
   35fa8:	ldrdne	pc, [r4, #-130]	; 0xffffff7e
   35fac:	ldrdcc	pc, [ip, -r2]!
   35fb0:	smullle	r4, r7, r9, r2
   35fb4:			; <UNDEFINED> instruction: 0xf8d2e764
   35fb8:	stmdbcc	r1, {r4, r5, r8, ip}
   35fbc:	mrc2	7, 4, pc, cr8, cr11, {7}
   35fc0:	ldrdcs	pc, [r0], -r9
   35fc4:	ldrdgt	pc, [ip, -r2]!
   35fc8:	ldrbmi	lr, [r9], -fp, asr #14
   35fcc:	ldrtmi	r2, [fp], -r1, lsl #4
   35fd0:	andcs	r9, r0, r0, lsl #4
   35fd4:			; <UNDEFINED> instruction: 0x96014652
   35fd8:	mrrc2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
   35fdc:	smmlar	sl, r9, r6, r4
   35fe0:	vmla.i8	d27, d1, d22
   35fe4:	ldmpl	r3, {r2, r5, r6, r7, r8, r9, lr}^
   35fe8:	sbcle	r2, r0, r0, lsl #22
   35fec:	ldrdcc	pc, [r8, #-130]	; 0xffffff7e
   35ff0:			; <UNDEFINED> instruction: 0xd19c429c
   35ff4:	ldrdcc	pc, [r0], -r9
   35ff8:	svclt	0x0000e75a
   35ffc:	andeq	r2, r2, lr, asr ip
   36000:	andeq	r0, r0, r8, ror #6
   36004:	blmi	448848 <tcgetattr@plt+0x444778>
   36008:	ldmdbmi	r0, {r1, r3, r4, r5, r6, sl, lr}
   3600c:	ldmpl	r3, {r4, r8, sl, ip, sp, pc}^
   36010:	ldmdavs	r9, {r2, r4, r6, fp, ip, lr}
   36014:	stmdbcs	r0, {r5, fp, sp, lr}
   36018:	sbcpl	pc, pc, r0, lsl #10
   3601c:			; <UNDEFINED> instruction: 0xf005dd07
   36020:	stmdavs	r0!, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   36024:	bicspl	pc, r0, #0, 10
   36028:			; <UNDEFINED> instruction: 0xb123681b
   3602c:	pop	{r4, r8, sl, fp, ip, sp, pc}
   36030:			; <UNDEFINED> instruction: 0xf0054010
   36034:	pop	{r0, r2, r6, r9, sl, fp, ip, sp, pc}
   36038:			; <UNDEFINED> instruction: 0xf5004010
   3603c:			; <UNDEFINED> instruction: 0xf00550cf
   36040:	svclt	0x0000be15
   36044:	andeq	r2, r2, ip, lsr sl
   36048:	andeq	r0, r0, r4, lsl #11
   3604c:	andeq	r0, r0, r8, ror #6
   36050:	strdlt	fp, [r3], r0
   36054:	bmi	8494d8 <tcgetattr@plt+0x845408>
   36058:	blmi	847254 <tcgetattr@plt+0x843184>
   3605c:	eorsvs	r5, r1, lr, lsr #17
   36060:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   36064:	vldmdble	r2!, {d2-d1}
   36068:	stmiapl	pc!, {r0, r2, r3, r4, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   3606c:	movwcc	r6, #6203	; 0x183b
   36070:	blmi	76a12c <tcgetattr@plt+0x76605c>
   36074:			; <UNDEFINED> instruction: 0xf8d4460c
   36078:			; <UNDEFINED> instruction: 0xf04f20d4
   3607c:			; <UNDEFINED> instruction: 0x463831ff
   36080:	movwls	r5, #2283	; 0x8eb
   36084:	bls	509d8 <tcgetattr@plt+0x4c908>
   36088:	ldrmi	r9, [r4], r1, lsl #6
   3608c:	bls	88cec <tcgetattr@plt+0x84c1c>
   36090:	andcs	pc, r0, ip, asr #17
   36094:	ldrdcs	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
   36098:	andsvs	r5, sl, fp, ror #17
   3609c:	stc2	7, cr15, [lr], {239}	; 0xef
   360a0:	blcs	510194 <tcgetattr@plt+0x50c0c4>
   360a4:	blmi	4aa0f8 <tcgetattr@plt+0x4a6028>
   360a8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   360ac:	cmnlt	r3, r3, lsr r0
   360b0:	and	r2, r2, r0, lsl #4
   360b4:	andcs	r6, r1, #1769472	; 0x1b0000
   360b8:	addsmi	fp, ip, #-1073741808	; 0xc0000010
   360bc:	strdlt	sp, [r2, -sl]
   360c0:	andlt	r6, r3, r4, lsr r0
   360c4:	ldrhtmi	lr, [r0], #141	; 0x8d
   360c8:	svclt	0x009cf7ff
   360cc:	andlt	r6, r3, r3, lsr r0
   360d0:	svclt	0x0000bdf0
   360d4:	andeq	r2, r2, ip, ror #19
   360d8:	andeq	r0, r0, r8, ror #6
   360dc:	andeq	r0, r0, r4, lsl #11
   360e0:	andeq	r0, r0, r0, lsl r4
   360e4:	andeq	r0, r0, r8, asr r3
   360e8:	andeq	r0, r0, ip, ror #6
   360ec:	andeq	r0, r0, ip, ror r5
   360f0:	blmi	1408a30 <tcgetattr@plt+0x1404960>
   360f4:	push	{r1, r3, r4, r5, r6, sl, lr}
   360f8:	strdlt	r4, [r5], r0
   360fc:	stclmi	8, cr5, [sp, #-844]	; 0xfffffcb4
   36100:	movwls	r6, #14363	; 0x381b
   36104:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   36108:	ldrbtmi	r4, [sp], #-2891	; 0xfffff4b5
   3610c:	stmdavs	r0!, {r2, r3, r5, r6, r7, fp, ip, lr}
   36110:	bicspl	pc, r1, #0, 10
   36114:	movwcc	r6, #6171	; 0x181b
   36118:			; <UNDEFINED> instruction: 0xf641d065
   3611c:			; <UNDEFINED> instruction: 0xf8d013d8
   36120:	stmiapl	r2, {r2, r3, r4, r5, r8, sp, lr}^
   36124:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   36128:	ldrdvc	pc, [r0, #-128]	; 0xffffff80
   3612c:	ldmibmi	r8!, {r0, r6, r9, ip, sp, lr, pc}
   36130:	svclt	0x00042a04
   36134:	sbcpl	r2, r2, r0, lsl #4
   36138:	sbcspl	pc, r0, r0, lsl #10
   3613c:			; <UNDEFINED> instruction: 0xf0053014
   36140:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   36144:	bicspl	pc, r1, #12582912	; 0xc00000
   36148:			; <UNDEFINED> instruction: 0xf7cd6818
   3614c:	stmdavs	r3!, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   36150:	tstcs	r0, r1, asr #12	; <UNPREDICTABLE>
   36154:	sbcspl	pc, r1, #12582912	; 0xc00000
   36158:	tstcs	r1, r8, asr r8
   3615c:	andhi	pc, r0, r2, asr #17
   36160:	mrc2	7, 4, pc, cr6, cr12, {6}
   36164:	ldmib	r3, {r0, r1, r5, fp, sp, lr}^
   36168:			; <UNDEFINED> instruction: 0xf8530153
   3616c:	stmib	r3, {r0, r3, sp}^
   36170:			; <UNDEFINED> instruction: 0xf8ad884f
   36174:	stceq	0, cr1, [r9], {8}
   36178:			; <UNDEFINED> instruction: 0xf88d9001
   3617c:	bcs	3a1ac <tcgetattr@plt+0x360dc>
   36180:			; <UNDEFINED> instruction: 0x4610d03c
   36184:			; <UNDEFINED> instruction: 0xf880f7fb
   36188:			; <UNDEFINED> instruction: 0xf8536823
   3618c:			; <UNDEFINED> instruction: 0xf7fb0009
   36190:	stmdavs	r2!, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   36194:	msrpl	CPSR_s, #268435460	; 0x10000004
   36198:			; <UNDEFINED> instruction: 0xf7fb58d0
   3619c:	stmdavs	r2!, {r0, r2, r4, r5, r6, fp, ip, sp, lr, pc}
   361a0:	msrpl	SPSR_f, #268435460	; 0x10000004
   361a4:			; <UNDEFINED> instruction: 0xf7fb58d0
   361a8:	bmi	97436c <tcgetattr@plt+0x97029c>
   361ac:	andcs	r6, r0, r3, lsr #16
   361b0:			; <UNDEFINED> instruction: 0xf04f4639
   361b4:	stmiapl	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
   361b8:	cmpeq	r8, r3, lsl #17	; <UNPREDICTABLE>
   361bc:	cmneq	ip, r3, asr #17	; <UNPREDICTABLE>
   361c0:	ldmdavs	r0, {r0, r2, r4, r7, fp, pc}
   361c4:			; <UNDEFINED> instruction: 0xf8a37992
   361c8:			; <UNDEFINED> instruction: 0xf8c35150
   361cc:	ldrtmi	r0, [r0], -ip, asr #2
   361d0:	cmpcs	r2, r3, lsl #17	; <UNPREDICTABLE>
   361d4:	ldrbmi	lr, [r1], #-2499	; 0xfffff63d
   361d8:	stc2	7, cr15, [sl, #1004]	; 0x3ec
   361dc:			; <UNDEFINED> instruction: 0xf7fda801
   361e0:			; <UNDEFINED> instruction: 0xf7fcfd85
   361e4:	bmi	5f4b30 <tcgetattr@plt+0x5f0a60>
   361e8:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   361ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   361f0:	subsmi	r9, sl, r3, lsl #22
   361f4:	andlt	sp, r5, r8, lsl r1
   361f8:	mvnshi	lr, #12386304	; 0xbd0000
   361fc:	adcspl	pc, r9, #12582912	; 0xc00000
   36200:	ldmdblt	sl, {r1, r4, fp, sp, lr}^
   36204:	adcsmi	pc, r4, #268435460	; 0x10000004
   36208:			; <UNDEFINED> instruction: 0xf7fb5898
   3620c:	stmdavs	r2!, {r0, r2, r3, r4, r5, fp, ip, sp, lr, pc}
   36210:	movsmi	pc, #268435460	; 0x10000004
   36214:			; <UNDEFINED> instruction: 0xf7fb58d0
   36218:			; <UNDEFINED> instruction: 0xe7baf837
   3621c:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   36220:	blx	c7421c <tcgetattr@plt+0xc7014c>
   36224:	strb	r6, [sp, r3, lsr #16]!
   36228:	mcrr	7, 12, pc, r8, cr13	; <UNPREDICTABLE>
   3622c:	andeq	r2, r2, r0, asr r9
   36230:	andeq	r0, r0, r0, asr #6
   36234:	andeq	r2, r2, sl, lsr r9
   36238:	andeq	r0, r0, r8, ror #6
   3623c:	andeq	r0, r0, r4, ror r5
   36240:	andeq	r2, r2, sl, asr r8
   36244:			; <UNDEFINED> instruction: 0x000103be
   36248:	strbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   3624c:	svcmi	0x00f0e92d
   36250:			; <UNDEFINED> instruction: 0xf8df460e
   36254:	ldrbtmi	r1, [r8], #-1472	; 0xfffffa40
   36258:	cfstr32pl	mvfx15, [r4, #692]	; 0x2b4
   3625c:	ldrpl	pc, [r8, #2271]!	; 0x8df
   36260:			; <UNDEFINED> instruction: 0xf8dfb083
   36264:	stmdapl	r1, {r3, r4, r5, r7, r8, sl, ip, sp}^
   36268:	addpl	pc, r4, #54525952	; 0x3400000
   3626c:	andcc	r4, r4, #2097152000	; 0x7d000000
   36270:	andsvs	r6, r1, r9, lsl #16
   36274:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   36278:	ldrsbcs	pc, [r4], #134	; 0x86	; <UNPREDICTABLE>
   3627c:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   36280:	andvs	pc, r0, r8, asr #17
   36284:	bvs	15228b4 <tcgetattr@plt+0x151e7e4>
   36288:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
   3628c:	bvs	fe96e2c8 <tcgetattr@plt+0xfe96a1f8>
   36290:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}^
   36294:	ldrdcs	pc, [r8, #131]	; 0x83
   36298:	andcc	pc, r0, r8, asr #17
   3629c:	mvnsle	r2, r1, lsl #20
   362a0:	mcr2	7, 7, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
   362a4:			; <UNDEFINED> instruction: 0x2c006aa4
   362a8:			; <UNDEFINED> instruction: 0xf8d6d1f3
   362ac:			; <UNDEFINED> instruction: 0xf8c830ec
   362b0:	blcs	4e2b8 <tcgetattr@plt+0x4a1e8>
   362b4:	addhi	pc, r2, r0
   362b8:	bcs	51d28 <tcgetattr@plt+0x4dc58>
   362bc:	ldmdavs	r1, {r1, r4, r6, ip, lr, pc}
   362c0:	strble	r0, [pc, #-1225]	; 35dff <tcgetattr@plt+0x31d2f>
   362c4:	msrvs	SPSR_fs, #268435460	; 0x10000004
   362c8:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
   362cc:			; <UNDEFINED> instruction: 0xf5c258d2
   362d0:			; <UNDEFINED> instruction: 0xf8495280
   362d4:			; <UNDEFINED> instruction: 0xf5b22c18
   362d8:	stclle	15, cr5, [pc, #-512]	; 360e0 <tcgetattr@plt+0x32010>
   362dc:	addpl	pc, r0, #1325400064	; 0x4f000000
   362e0:	ldccs	8, cr15, [r8], {73}	; 0x49
   362e4:	cmpcs	ip, #268435460	; 0x10000004	; <UNPREDICTABLE>
   362e8:	ldmpl	r0!, {r1, r3, r4, sl, fp, sp, pc}^
   362ec:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
   362f0:	orrpl	pc, r0, #1325400064	; 0x4f000000
   362f4:	bl	df4230 <tcgetattr@plt+0xdf0160>
   362f8:			; <UNDEFINED> instruction: 0xf8492800
   362fc:	blle	10f9364 <tcgetattr@plt+0x10f5294>
   36300:	adcshi	pc, r3, r0
   36304:	ldrdne	pc, [r0], -r8
   36308:	sbcsne	pc, r8, #68157440	; 0x4100000
   3630c:	blcs	14c540 <tcgetattr@plt+0x148470>
   36310:	andshi	pc, r9, #0
   36314:	vldrle	d18, [ip, #-4]
   36318:	strcs	pc, [r4, #-2271]	; 0xfffff721
   3631c:			; <UNDEFINED> instruction: 0xf8df2000
   36320:	stmiapl	lr!, {r2, r8, sl, ip, sp}
   36324:	stmiapl	fp!, {r4, r5, sp, lr}^
   36328:	blcs	5039c <tcgetattr@plt+0x4c2cc>
   3632c:	vhadd.s8	<illegal reg q14.5>, q3, q7
   36330:	and	r1, r2, r8, asr #32
   36334:	blcs	503a8 <tcgetattr@plt+0x4c2d8>
   36338:	ldmdapl	sl, {r3, r6, ip, lr, pc}
   3633c:			; <UNDEFINED> instruction: 0xd1f94291
   36340:	ldrcc	r3, [ip], #-780	; 0xfffffcf4
   36344:	svcge	0x000dad0c
   36348:			; <UNDEFINED> instruction: 0xf8496033
   3634c:	and	r4, r0, r4, lsl ip
   36350:	ldmibvs	fp, {r0, r1, r4, r5, fp, sp, lr}
   36354:	ldrtmi	r4, [r8], -r9, lsr #12
   36358:			; <UNDEFINED> instruction: 0x4798681b
   3635c:	blcs	50410 <tcgetattr@plt+0x4c340>
   36360:			; <UNDEFINED> instruction: 0xe018dcf6
   36364:	orrpl	pc, sl, #12582912	; 0xc00000
   36368:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
   3636c:			; <UNDEFINED> instruction: 0xf5c2681a
   36370:			; <UNDEFINED> instruction: 0xf8495280
   36374:			; <UNDEFINED> instruction: 0xf5b22c18
   36378:	stcle	15, cr5, [pc], #512	; 36580 <tcgetattr@plt+0x324b0>
   3637c:	svclt	0x00dc2a00
   36380:			; <UNDEFINED> instruction: 0xf8492201
   36384:			; <UNDEFINED> instruction: 0xe7ad2c18
   36388:	stc	7, cr15, [ip, #-820]!	; 0xfffffccc
   3638c:	blcs	3103a0 <tcgetattr@plt+0x30c2d0>
   36390:	blcs	165ff8 <tcgetattr@plt+0x161f28>
   36394:			; <UNDEFINED> instruction: 0xf8dfd169
   36398:			; <UNDEFINED> instruction: 0xf50d1490
   3639c:			; <UNDEFINED> instruction: 0xf8df5384
   363a0:	movwcc	r2, #17524	; 0x4474
   363a4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   363a8:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   363ac:			; <UNDEFINED> instruction: 0xf0404051
   363b0:			; <UNDEFINED> instruction: 0xf50d8218
   363b4:	andlt	r5, r3, r4, lsl #27
   363b8:	svchi	0x00f0e8bd
   363bc:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
   363c0:	orrpl	pc, r0, #1325400064	; 0x4f000000
   363c4:			; <UNDEFINED> instruction: 0xf849461a
   363c8:	usada8	fp, r8, ip, r3
   363cc:			; <UNDEFINED> instruction: 0xf7e42000
   363d0:			; <UNDEFINED> instruction: 0xf8dffe8b
   363d4:	stmiapl	fp!, {r3, r4, r6, sl, ip, sp}^
   363d8:	blcs	5044c <tcgetattr@plt+0x4c37c>
   363dc:			; <UNDEFINED> instruction: 0xf8d8dc55
   363e0:			; <UNDEFINED> instruction: 0xf8dcc000
   363e4:	smlattlt	fp, ip, r0, r3
   363e8:	rsbsgt	pc, r0, r3, asr #17
   363ec:	ldrdcc	pc, [ip, ip]
   363f0:	ldccs	8, cr15, [r8], {89}	; 0x59
   363f4:	eorsle	r2, lr, r0, lsl #22
   363f8:	ldrsbcc	pc, [r4], #140	; 0x8c	; <UNPREDICTABLE>
   363fc:	eorsle	r2, sl, r0, lsl #22
   36400:			; <UNDEFINED> instruction: 0x1195f89c
   36404:	tsteq	ip, #4, 2	; <UNPREDICTABLE>
   36408:	bleq	f101c <tcgetattr@plt+0xecf4c>
   3640c:	andle	r2, r6, r4, lsl #18
   36410:	tstle	sp, r5, lsl #18
   36414:	andcc	r2, r1, #1811939329	; 0x6c000001
   36418:			; <UNDEFINED> instruction: 0xf10476e3
   3641c:	andcc	r0, r1, #1811939328	; 0x6c000000
   36420:	ldccs	8, cr15, [r8], {73}	; 0x49
   36424:			; <UNDEFINED> instruction: 0xf803221b
   36428:			; <UNDEFINED> instruction: 0xf89c2c01
   3642c:	blcc	7aa88 <tcgetattr@plt+0x769b8>
   36430:	strmi	r3, [r3, #1052]!	; 0x41c
   36434:	bichi	pc, r1, r0
   36438:			; <UNDEFINED> instruction: 0x26004afd
   3643c:	strcs	r4, [r6, #-2301]	; 0xfffff703
   36440:			; <UNDEFINED> instruction: 0x4637447a
   36444:	andls	r4, sl, #120, 8	; 0x78000000
   36448:	strtmi	r9, [r2], -fp
   3644c:	ldrmi	r4, [r2], r0, ror #12
   36450:	blvs	b44c0 <tcgetattr@plt+0xb03f0>
   36454:	ldmdale	fp!, {r1, r2, r8, fp, sp}
   36458:			; <UNDEFINED> instruction: 0xf011e8df
   3645c:	andseq	r0, sl, sl, lsl r0
   36460:	eorseq	r0, sl, sl, lsl r0
   36464:	rsbseq	r0, pc, r4, rrx
   36468:			; <UNDEFINED> instruction: 0xf7d001d5
   3646c:	andcs	pc, r1, r5, asr sp	; <UNPREDICTABLE>
   36470:	bl	743ac <tcgetattr@plt+0x702dc>
   36474:			; <UNDEFINED> instruction: 0xf104e78f
   36478:	bcs	370f0 <tcgetattr@plt+0x33020>
   3647c:			; <UNDEFINED> instruction: 0xf8d8dd8b
   36480:	ldrmi	r0, [r9], -r0
   36484:	stc2l	7, cr15, [r0, #-1000]	; 0xfffffc18
   36488:			; <UNDEFINED> instruction: 0xf7ffe785
   3648c:			; <UNDEFINED> instruction: 0xe7a6fdbb
   36490:			; <UNDEFINED> instruction: 0x4194f890
   36494:	stccs	6, cr4, [r0], {10}
   36498:	addshi	pc, r8, r0
   3649c:	ldfeqd	f7, [r0], #-664	; 0xfffffd68
   364a0:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
   364a4:	stmdble	r9, {r0, r3, sl, fp, sp}
   364a8:			; <UNDEFINED> instruction: 0xf0002902
   364ac:	mrccs	1, 1, r8, cr11, cr12, {3}
   364b0:	orrhi	pc, sl, r0
   364b4:			; <UNDEFINED> instruction: 0xf8802207
   364b8:	mul	ip, r5, r1
   364bc:	addeq	lr, r2, #0, 22
   364c0:	cdpeq	0, 0, cr15, cr10, cr15, {2}
   364c4:			; <UNDEFINED> instruction: 0x4198f8d2
   364c8:	strgt	pc, [r4], #-2830	; 0xfffff4f2
   364cc:	orrsmi	pc, r8, r2, asr #17
   364d0:			; <UNDEFINED> instruction: 0xf0402907
   364d4:	addsmi	r8, pc, #131	; 0x83
   364d8:	msrhi	SP_usr, r0
   364dc:	bl	feb07c30 <tcgetattr@plt+0xfeb03b60>
   364e0:			; <UNDEFINED> instruction: 0xf880030a
   364e4:			; <UNDEFINED> instruction: 0xf8495195
   364e8:	eorle	r3, r9, r8, lsl ip
   364ec:			; <UNDEFINED> instruction: 0xf8124652
   364f0:	blcs	7050fc <tcgetattr@plt+0x70102c>
   364f4:	tsthi	lr, r0	; <UNPREDICTABLE>
   364f8:			; <UNDEFINED> instruction: 0xf0004593
   364fc:			; <UNDEFINED> instruction: 0xf89a8174
   36500:			; <UNDEFINED> instruction: 0xf10a6001
   36504:	ldrbmi	r0, [r3], -r2, lsl #2
   36508:	mlas	fp, r2, r6, r4
   3650c:	ldrmi	r4, [r3, #1674]	; 0x68a
   36510:	tsteq	r4, pc, asr #32	; <UNPREDICTABLE>
   36514:	orrsne	pc, r5, r0, lsl #17
   36518:	msrhi	SPSR_c, r0
   3651c:	blvs	b456c <tcgetattr@plt+0xb049c>
   36520:			; <UNDEFINED> instruction: 0x46924657
   36524:	andle	r2, pc, fp, asr lr	; <UNPREDICTABLE>
   36528:			; <UNDEFINED> instruction: 0xf88045d3
   3652c:	mulle	r6, r5, r1
   36530:			; <UNDEFINED> instruction: 0xf8124652
   36534:	ldmdbcs	fp, {r0, r8, r9, fp, ip}
   36538:	ldrbmi	sp, [sl, #-233]	; 0xffffff17
   3653c:			; <UNDEFINED> instruction: 0x469bd11d
   36540:	ldccs	8, cr15, [r8], {89}	; 0x59
   36544:			; <UNDEFINED> instruction: 0xe798465b
   36548:			; <UNDEFINED> instruction: 0xf04f45d3
   3654c:			; <UNDEFINED> instruction: 0xf8800205
   36550:			; <UNDEFINED> instruction: 0xf0002195
   36554:			; <UNDEFINED> instruction: 0xf81a8126
   36558:	vmlacs.f64	d22, d13, d1
   3655c:	cdpcs	0, 3, cr13, cr12, cr12, {1}
   36560:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
   36564:			; <UNDEFINED> instruction: 0xf88045d3
   36568:	smlalle	r5, r8, r5, r1
   3656c:			; <UNDEFINED> instruction: 0xf8124652
   36570:	ldmdbcs	fp, {r0, r8, r9, fp, ip}
   36574:	ldrmi	sp, [r3, #203]	; 0xcb
   36578:			; <UNDEFINED> instruction: 0xf89ad0e1
   3657c:			; <UNDEFINED> instruction: 0xf10a6001
   36580:	ldrmi	r0, [r2], r2, lsl #2
   36584:			; <UNDEFINED> instruction: 0xf0002e1b
   36588:	strmi	r8, [fp, #321]	; 0x141
   3658c:			; <UNDEFINED> instruction: 0x460ad0d7
   36590:	blmi	b45e0 <tcgetattr@plt+0xb0510>
   36594:	adcsle	r2, r9, fp, lsl ip
   36598:			; <UNDEFINED> instruction: 0x21064692
   3659c:	ldrbmi	r4, [r3, #1618]	; 0x652
   365a0:	svcge	0x0055f47f
   365a4:	ldrtmi	r2, [lr], -r6, lsl #18
   365a8:	cdpcs	0, 0, cr13, cr0, cr9, {6}
   365ac:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {1}
   365b0:			; <UNDEFINED> instruction: 0xf8491af2
   365b4:			; <UNDEFINED> instruction: 0xe7602c18
   365b8:			; <UNDEFINED> instruction: 0xf04f45d3
   365bc:			; <UNDEFINED> instruction: 0xf8a00100
   365c0:			; <UNDEFINED> instruction: 0xf0001194
   365c4:			; <UNDEFINED> instruction: 0xf81a80ee
   365c8:	strmi	r6, [sl], -r1, lsl #22
   365cc:	bl	429d8 <tcgetattr@plt+0x3e908>
   365d0:	sbclt	r0, r9, #536870920	; 0x20000008
   365d4:	orrsne	pc, r5, r0, lsl #17
   365d8:	orrsvs	pc, r8, r2, asr #17
   365dc:	svclt	0x001c2903
   365e0:			; <UNDEFINED> instruction: 0x1195f890
   365e4:	bicsle	r4, sl, r2, asr r6
   365e8:	vqsub.s8	d4, d16, d15
   365ec:			; <UNDEFINED> instruction: 0xf89080a5
   365f0:	bl	feb02c48 <tcgetattr@plt+0xfeafeb78>
   365f4:			; <UNDEFINED> instruction: 0xf8d00c0a
   365f8:			; <UNDEFINED> instruction: 0xf8d040d4
   365fc:	movwls	r1, #29088	; 0x71a0
   36600:	tsteq	r8, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   36604:	blls	21b230 <tcgetattr@plt+0x217160>
   36608:	ldcgt	8, cr15, [r8], {73}	; 0x49
   3660c:			; <UNDEFINED> instruction: 0xf8d02b00
   36610:	svclt	0x0014319c
   36614:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   36618:	cdpeq	0, 2, cr15, cr1, cr15, {2}
   3661c:	andeq	lr, lr, #164864	; 0x28400
   36620:	ldrdne	pc, [r8], r4
   36624:	movweq	lr, #60323	; 0xeba3
   36628:	addsmi	r9, r9, #8, 4	; 0x80000000
   3662c:			; <UNDEFINED> instruction: 0xf8d4dc56
   36630:	addsmi	r1, r9, #140	; 0x8c
   36634:			; <UNDEFINED> instruction: 0xf8d4db52
   36638:	addsmi	r1, r1, #144	; 0x90
   3663c:			; <UNDEFINED> instruction: 0xf8d4dc4e
   36640:	addsmi	r1, r1, #148	; 0x94
   36644:			; <UNDEFINED> instruction: 0xf8d0db4a
   36648:			; <UNDEFINED> instruction: 0xf1bcc0ec
   3664c:	subsle	r0, pc, r0, lsl #30
   36650:	cmpcc	r0, r5, asr #12	; <UNPREDICTABLE>
   36654:	andgt	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   36658:	svceq	0x0000f1bc
   3665c:			; <UNDEFINED> instruction: 0xf8d4d058
   36660:	bne	16fa868 <tcgetattr@plt+0x16f6798>
   36664:			; <UNDEFINED> instruction: 0xf8d4d45d
   36668:	bls	266700 <tcgetattr@plt+0x262630>
   3666c:	ldrdmi	pc, [r4], r4
   36670:			; <UNDEFINED> instruction: 0xf8dc1b11
   36674:	stmdbcs	r0, {r2, lr}
   36678:	addsmi	fp, ip, #168, 30	; 0x2a0
   3667c:			; <UNDEFINED> instruction: 0xf8dcdd51
   36680:	addmi	r4, ip, #8
   36684:	bl	3edbc0 <tcgetattr@plt+0x3e9af0>
   36688:	blls	1f969c <tcgetattr@plt+0x1f55cc>
   3668c:			; <UNDEFINED> instruction: 0xf1a94471
   36690:			; <UNDEFINED> instruction: 0xf8d00410
   36694:	blcs	6ecfc <tcgetattr@plt+0x6ac2c>
   36698:	adchi	pc, r7, r0
   3669c:	strne	lr, [r3], -sp, asr #19
   366a0:	stmdbls	fp, {r0, r2, r5, r8, r9, sp}
   366a4:	andcs	r4, r1, #32, 12	; 0x2000000
   366a8:	andgt	pc, r8, sp, asr #17
   366ac:	and	pc, r4, sp, asr #17
   366b0:			; <UNDEFINED> instruction: 0x21249100
   366b4:	stc	7, cr15, [r6, #-820]	; 0xfffffccc
   366b8:	stmdacs	r4!, {r0, r3, r9, sl, fp, ip, pc}
   366bc:	strtmi	r4, [r1], -r2, lsl #12
   366c0:	eorcs	fp, r4, #168, 30	; 0x2a0
   366c4:	movweq	lr, #11178	; 0x2baa
   366c8:	stmne	r4, {r4, r5, fp, sp, lr}
   366cc:	eorsvs	r4, r4, r8, lsl r6
   366d0:	stmib	lr, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   366d4:			; <UNDEFINED> instruction: 0xf8d84603
   366d8:	str	r0, [r5, -r0]!
   366dc:	ldrdmi	pc, [r4, r0]!
   366e0:	bls	222ed8 <tcgetattr@plt+0x21ee08>
   366e4:	teqle	pc, r0, lsl #20
   366e8:			; <UNDEFINED> instruction: 0x6198f8d0
   366ec:	strteq	pc, [r3], -r6, lsr #3
   366f0:			; <UNDEFINED> instruction: 0xf686fab6
   366f4:	stmdbls	r8, {r1, r2, r4, r5, r6, r8, fp}
   366f8:			; <UNDEFINED> instruction: 0xf0084618
   366fc:	stmdacs	r0, {r0, r1, r8, fp, ip, sp, lr, pc}
   36700:	strcs	fp, [r0], -r8, lsl #30
   36704:	cmple	r3, r0, lsl #28
   36708:	ldrdeq	pc, [r0], -r8
   3670c:	smlsd	fp, r3, r6, r4
   36710:	ldrdne	pc, [r4, r0]!
   36714:	bvs	18a2bc0 <tcgetattr@plt+0x189eaf0>
   36718:	ldrdgt	pc, [ip], -r1	; <UNPREDICTABLE>
   3671c:	svceq	0x0001f1bc
   36720:			; <UNDEFINED> instruction: 0x4653d09d
   36724:	bne	ffef032c <tcgetattr@plt+0xffeec25c>
   36728:			; <UNDEFINED> instruction: 0xf7fa4619
   3672c:			; <UNDEFINED> instruction: 0xf8d8fbed
   36730:	ldrb	r0, [r3], r0
   36734:	usat	r4, #10, r3, asr #12
   36738:			; <UNDEFINED> instruction: 0x46191afa
   3673c:	blx	ff97472e <tcgetattr@plt+0xff97065e>
   36740:	ldrdeq	pc, [r0], -r8
   36744:	movwcs	lr, #1875	; 0x753
   36748:			; <UNDEFINED> instruction: 0xf7ff508b
   3674c:			; <UNDEFINED> instruction: 0xf8d8fcd1
   36750:			; <UNDEFINED> instruction: 0xf8d33000
   36754:	tstlt	r0, ip, ror #1
   36758:	movtne	pc, #54850	; 0xd642	; <UNPREDICTABLE>
   3675c:			; <UNDEFINED> instruction: 0xf7ee5cc0
   36760:			; <UNDEFINED> instruction: 0xf7fff897
   36764:	ldr	pc, [r6], -pc, asr #24
   36768:	strbteq	pc, [sp], -r6, lsr #3	; <UNPREDICTABLE>
   3676c:			; <UNDEFINED> instruction: 0xf686fab6
   36770:			; <UNDEFINED> instruction: 0xe7c00976
   36774:			; <UNDEFINED> instruction: 0xf04f45d3
   36778:			; <UNDEFINED> instruction: 0xf04f0100
   3677c:			; <UNDEFINED> instruction: 0xf8c00201
   36780:			; <UNDEFINED> instruction: 0xf8a01198
   36784:	mulle	ip, r4, r1
   36788:	blvs	b47f8 <tcgetattr@plt+0xb0728>
   3678c:	str	r4, [r5], sl, lsl #12
   36790:			; <UNDEFINED> instruction: 0xf8d84601
   36794:			; <UNDEFINED> instruction: 0xf7ee0000
   36798:			; <UNDEFINED> instruction: 0xf8d8fe99
   3679c:	ldrbmi	r0, [r3], -r0
   367a0:	ldrtmi	lr, [lr], -r2, asr #13
   367a4:			; <UNDEFINED> instruction: 0xf006e701
   367a8:	bcs	137732c <tcgetattr@plt+0x137325c>
   367ac:	andcs	fp, r3, #4, 30
   367b0:	orrscs	pc, r5, r0, lsl #17
   367b4:	svcge	0x0018f43f
   367b8:	stmdbcs	r6, {r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}
   367bc:			; <UNDEFINED> instruction: 0xf859bf08
   367c0:			; <UNDEFINED> instruction: 0xf47f2c18
   367c4:	ldrb	sl, [r8], -r8, ror #27
   367c8:	strcs	r3, [r0], #-257	; 0xfffffeff
   367cc:			; <UNDEFINED> instruction: 0xf880b2c9
   367d0:			; <UNDEFINED> instruction: 0xf1011195
   367d4:	bl	3716c <tcgetattr@plt+0x3309c>
   367d8:	addsvs	r0, r4, r2, lsl #5
   367dc:			; <UNDEFINED> instruction: 0x4656e6de
   367e0:			; <UNDEFINED> instruction: 0xf7cde6e3
   367e4:	ldrbmi	lr, [r3], -ip, ror #18
   367e8:	bls	2f0294 <tcgetattr@plt+0x2ec1c4>
   367ec:	stmib	sp, {r0, r2, r5, r8, r9, sp}^
   367f0:	strtmi	ip, [r0], -r2, lsl #2
   367f4:			; <UNDEFINED> instruction: 0xf8cd2124
   367f8:	andls	lr, r0, #4
   367fc:			; <UNDEFINED> instruction: 0xf7cd2201
   36800:	andcs	lr, r6, r2, ror #24
   36804:			; <UNDEFINED> instruction: 0x4651e758
   36808:	ssat	r4, #28, r2, lsl #13
   3680c:	ldrbt	r4, [lr], -sl, lsl #12
   36810:	andeq	r2, r2, lr, ror #15
   36814:	andeq	r0, r0, r0, asr #6
   36818:	ldrdeq	r2, [r2], -r8
   3681c:	andeq	r0, r0, r8, ror #6
   36820:	andeq	r0, r0, r8, asr r3
   36824:	andeq	r0, r0, ip, lsr r4
   36828:	andeq	r2, r2, r0, lsr #13
   3682c:	andeq	r0, r0, r4, lsl #11
   36830:			; <UNDEFINED> instruction: 0x000101b4
   36834:	andeq	r0, r1, r0, lsr #3
   36838:			; <UNDEFINED> instruction: 0xf7e8b5f8
   3683c:	vmul.i8	<illegal reg q15.5>, <illegal reg q0.5>, <illegal reg q7.5>
   36840:	mrcmi	4, 3, r2, cr2, cr12, {2}
   36844:	mrrc2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
   36848:	ldrbtmi	r4, [lr], #-2929	; 0xfffff48f
   3684c:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
   36850:	blcs	4ccc4 <tcgetattr@plt+0x48bf4>
   36854:	andcs	sp, r3, r2, lsl fp
   36858:	blx	fe1f484c <tcgetattr@plt+0xfe1f077c>
   3685c:	blcs	50910 <tcgetattr@plt+0x4c840>
   36860:	sbchi	pc, r4, r0
   36864:	orrspl	pc, r7, r3, lsl #10
   36868:	tstcc	r0, r8, lsl r9
   3686c:	blx	ff47fa <tcgetattr@plt+0xff072a>
   36870:	andcs	r6, r0, #2818048	; 0x2b0000
   36874:	ldmdbpl	r8, {r2, r8, sp}
   36878:	b	ff5747b4 <tcgetattr@plt+0xff5706e4>
   3687c:	blx	1574872 <tcgetattr@plt+0x15707a2>
   36880:			; <UNDEFINED> instruction: 0xf8d3682b
   36884:	tstlt	r0, r4, lsr #2
   36888:	ldm	r4, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3688c:			; <UNDEFINED> instruction: 0xf8d3682b
   36890:	andcs	r0, r0, #224	; 0xe0
   36894:	smlawtcs	r4, r3, r8, pc	; <UNPREDICTABLE>
   36898:			; <UNDEFINED> instruction: 0xf7cdb110
   3689c:	stmdavs	fp!, {r2, r3, r7, fp, sp, lr, pc}
   368a0:	andvc	pc, r8, r3, lsl #10
   368a4:			; <UNDEFINED> instruction: 0xf8c32400
   368a8:	vhadd.s8	q10, <illegal reg q8.5>, q8
   368ac:			; <UNDEFINED> instruction: 0xf8833794
   368b0:			; <UNDEFINED> instruction: 0xf0054128
   368b4:	stmdavs	r8!, {r0, r2, r9, fp, ip, sp, lr, pc}
   368b8:	rscsvc	pc, r8, r0, lsl #10
   368bc:	blx	728d8 <tcgetattr@plt+0x6e808>
   368c0:			; <UNDEFINED> instruction: 0xf5006828
   368c4:			; <UNDEFINED> instruction: 0xf0055093
   368c8:	stmdavs	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   368cc:	addspl	pc, r4, r0, lsl #10
   368d0:			; <UNDEFINED> instruction: 0xf0053010
   368d4:	stmdavs	r8!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   368d8:	addspl	pc, r6, r0, lsl #10
   368dc:			; <UNDEFINED> instruction: 0xf9f0f005
   368e0:			; <UNDEFINED> instruction: 0xf5006828
   368e4:	mulcc	r4, sp, r0
   368e8:			; <UNDEFINED> instruction: 0xf9eaf005
   368ec:	ldmibpl	r8, {r0, r1, r3, r5, fp, sp, lr}^
   368f0:			; <UNDEFINED> instruction: 0xf7cdb190
   368f4:	stmdavs	fp!, {r5, r6, fp, sp, lr, pc}
   368f8:	addscc	pc, r0, r1, asr #4
   368fc:	orrcc	pc, ip, r1, asr #4
   36900:	addspl	pc, sp, #12582912	; 0xc00000
   36904:			; <UNDEFINED> instruction: 0x501c51dc
   36908:	addscc	pc, r8, r1, asr #4
   3690c:	vqadd.s8	<illegal reg q10.5>, <illegal reg q0.5>, q6
   36910:	mulspl	ip, ip, r1
   36914:	andsvs	r5, r4, ip, asr r0
   36918:	sbcpl	pc, pc, r3, lsl #10
   3691c:			; <UNDEFINED> instruction: 0xf9d0f005
   36920:			; <UNDEFINED> instruction: 0xf5006828
   36924:	ldrsbcc	r5, [r4], -r0
   36928:			; <UNDEFINED> instruction: 0xf9caf005
   3692c:	ldmpl	r4!, {r0, r3, r4, r5, r8, r9, fp, lr}^
   36930:	blcs	509c4 <tcgetattr@plt+0x4c8f4>
   36934:	stmdavs	sl!, {r3, r5, r6, ip, lr, pc}
   36938:	ldrmi	lr, [ip], -r3
   3693c:	blcs	509b0 <tcgetattr@plt+0x4c8e0>
   36940:	addsmi	sp, sl, #85	; 0x55
   36944:			; <UNDEFINED> instruction: 0xf8d3d1f9
   36948:			; <UNDEFINED> instruction: 0xb11001d4
   3694c:	ldmda	r2!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36950:	vadd.i8	d22, d1, d27
   36954:	ldmpl	r8, {r4, r5, r6, r9, ip, sp}
   36958:			; <UNDEFINED> instruction: 0xf7cdb110
   3695c:	stmdavs	fp!, {r2, r3, r5, fp, sp, lr, pc}
   36960:	eorvs	r6, r3, fp, lsl r8
   36964:	ldmibvs	r0, {r1, r3, r5, fp, sp, lr}
   36968:			; <UNDEFINED> instruction: 0xf008b128
   3696c:	stmdavs	sl!, {r0, r1, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   36970:	stmdacs	r0, {r4, r7, r8, fp, sp, lr}
   36974:	blmi	a6b160 <tcgetattr@plt+0xa67090>
   36978:			; <UNDEFINED> instruction: 0xf8c22000
   3697c:	ldmpl	r3!, {r4, r6, r7}^
   36980:	cmplt	ip, #28, 16	; 0x1c0000
   36984:	ldrpl	pc, [fp, r2, lsl #10]
   36988:	strbtvc	pc, [r4], r2, lsl #10	; <UNPREDICTABLE>
   3698c:			; <UNDEFINED> instruction: 0x4623371c
   36990:	adcsmi	lr, r9, #3
   36994:	ldmdavs	fp, {r0, r2, r3, ip, lr, pc}
   36998:	atnvs<illegal precision>	f3, f3
   3699c:	svcvs	0x00194291
   369a0:	ldrbvs	fp, [r8], r8, lsl #30
   369a4:			; <UNDEFINED> instruction: 0xf8d34291
   369a8:	svclt	0x000810a4
   369ac:	adcsmi	r6, r1, #24, 14	; 0x600000
   369b0:	stmib	r3, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   369b4:	ldmdavs	fp, {r3, r5}
   369b8:	mvnle	r2, r0, lsl #22
   369bc:	strbne	pc, [r8], -r6, asr #4	; <UNPREDICTABLE>
   369c0:	stmdavs	r4!, {r0, sp, lr, pc}
   369c4:	stmibpl	r3!, {r2, r4, r6, r8, ip, sp, pc}
   369c8:			; <UNDEFINED> instruction: 0xd1fa4293
   369cc:	tstcs	r0, r0, lsr #12
   369d0:	blx	fe2f496a <tcgetattr@plt+0xfe2f089a>
   369d4:	stmdavs	sl!, {r2, r5, fp, sp, lr}
   369d8:	mvnsle	r2, r0, lsl #24
   369dc:	ldrdcc	pc, [r4, r2]!
   369e0:			; <UNDEFINED> instruction: 0x4610b95b
   369e4:	svc	0x00e6f7cc
   369e8:	eorvs	r2, fp, r0, lsl #6
   369ec:			; <UNDEFINED> instruction: 0x4613bdf8
   369f0:	ldrsbeq	pc, [r4, #131]	; 0x83	; <UNPREDICTABLE>
   369f4:			; <UNDEFINED> instruction: 0xd1a92800
   369f8:	andcs	lr, r0, fp, lsr #15
   369fc:			; <UNDEFINED> instruction: 0x01a4f8c2
   36a00:	mrc2	7, 3, pc, cr10, cr12, {7}
   36a04:	strb	r6, [ip, sl, lsr #16]!
   36a08:	ldr	r6, [ip, fp, lsr #16]
   36a0c:	strdeq	r2, [r2], -sl
   36a10:	andeq	r0, r0, r8, ror #6
   36a14:	andeq	r0, r0, ip, ror r5
   36a18:	andeq	r0, r0, ip, lsr r4
   36a1c:			; <UNDEFINED> instruction: 0xf7ffb538
   36a20:	vstrmi	d31, [r7, #-412]	; 0xfffffe64
   36a24:	ldrbtmi	r4, [sp], #-2887	; 0xfffff4b9
   36a28:	stmdavs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}
   36a2c:	msrcs	CPSR_f, r3	; <illegal shifter operand>
   36a30:	pop	{r1, r5, r8, fp, ip, sp, pc}
   36a34:	andcs	r4, r3, r8, lsr r0
   36a38:	ldmiblt	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36a3c:	ldrdeq	lr, [sp, #-147]	; 0xffffff6d
   36a40:			; <UNDEFINED> instruction: 0xf8faf7fb
   36a44:			; <UNDEFINED> instruction: 0xf7fa2000
   36a48:	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   36a4c:			; <UNDEFINED> instruction: 0xf8d32000
   36a50:	stmdbcc	r1, {r4, r5, r8, ip}
   36a54:			; <UNDEFINED> instruction: 0xf94cf7fb
   36a58:	tstlt	r3, r3, lsr #16
   36a5c:	stmib	r3, {r9, sp}^
   36a60:	andcs	r2, r0, ip, asr r2
   36a64:	stc2	7, cr15, [r4, #-1000]	; 0xfffffc18
   36a68:			; <UNDEFINED> instruction: 0xf8d36823
   36a6c:	bcs	3f104 <tcgetattr@plt+0x3b034>
   36a70:	andcs	sp, r0, r5, asr r1
   36a74:	mcr2	7, 2, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
   36a78:			; <UNDEFINED> instruction: 0xf7fc2000
   36a7c:	blmi	cf64e0 <tcgetattr@plt+0xcf2410>
   36a80:			; <UNDEFINED> instruction: 0xf7fd58e8
   36a84:	andcs	pc, r1, r3, lsr r9	; <UNPREDICTABLE>
   36a88:	blx	fedf4a14 <tcgetattr@plt+0xfedf0944>
   36a8c:	vadd.i8	d22, d1, d18
   36a90:	ldmpl	r0, {r2, r4, r5, r6, r7, r8, r9, lr}^
   36a94:	blx	ffe74a86 <tcgetattr@plt+0xffe709b6>
   36a98:	vadd.i8	d22, d1, d18
   36a9c:	ldmpl	r0, {r2, r3, r4, r5, r6, r7, r8, r9, lr}^
   36aa0:	blx	ffcf4a92 <tcgetattr@plt+0xffcf09c2>
   36aa4:			; <UNDEFINED> instruction: 0xf8d36823
   36aa8:	blcs	430c0 <tcgetattr@plt+0x3eff0>
   36aac:			; <UNDEFINED> instruction: 0xf7fcd13b
   36ab0:	stmdavs	r3!, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   36ab4:	rscscc	pc, pc, #79	; 0x4f
   36ab8:			; <UNDEFINED> instruction: 0xf8d32000
   36abc:			; <UNDEFINED> instruction: 0xf8c31130
   36ac0:	ldrmi	r2, [r1], #-328	; 0xfffffeb8
   36ac4:	smlalbtcs	pc, r4, r3, r8	; <UNPREDICTABLE>
   36ac8:			; <UNDEFINED> instruction: 0xf9fcf7fd
   36acc:	vadd.i8	d22, d1, d19
   36ad0:	ldmdapl	sl, {r2, r7, r8, ip, sp}^
   36ad4:	subspl	r3, sl, r1, lsl #20
   36ad8:	vstmdble	ip!, {s4-s3}
   36adc:	orrspl	pc, ip, #12582912	; 0xc00000
   36ae0:	vhadd.s8	d18, d1, d13
   36ae4:	ldmdavs	sl, {r2, r7, r8, ip, sp}
   36ae8:	andsvs	r1, sp, r5, asr ip
   36aec:	stmdavs	r3!, {r4, ip, sp, lr}
   36af0:	bcc	8cc60 <tcgetattr@plt+0x88b90>
   36af4:	bcs	4ac64 <tcgetattr@plt+0x46b94>
   36af8:			; <UNDEFINED> instruction: 0xf503dd19
   36afc:			; <UNDEFINED> instruction: 0x210a539c
   36b00:	mrrcne	8, 1, r6, r0, cr10
   36b04:	andsvc	r6, r1, r8, lsl r0
   36b08:			; <UNDEFINED> instruction: 0xf5036823
   36b0c:	ldmdavs	r8, {r2, r5, r7, r8, r9, ip, lr}
   36b10:	blx	feef4b02 <tcgetattr@plt+0xfeef0a32>
   36b14:	ldrhtmi	lr, [r8], -sp
   36b18:			; <UNDEFINED> instruction: 0xf7fb2003
   36b1c:	andcs	fp, r0, #606208	; 0x94000
   36b20:			; <UNDEFINED> instruction: 0x21a4f8c3
   36b24:	andcs	lr, r0, r5, lsr #15
   36b28:	mrc2	7, 2, pc, cr10, cr11, {7}
   36b2c:			; <UNDEFINED> instruction: 0xf7fce7bf
   36b30:	stmdavs	r3!, {r0, r1, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   36b34:			; <UNDEFINED> instruction: 0xf7fce7e1
   36b38:	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   36b3c:	svclt	0x0000e7ce
   36b40:	andeq	r2, r2, lr, lsl r0
   36b44:	andeq	r0, r0, r8, ror #6
   36b48:	andeq	r0, r0, r4, ror r5
   36b4c:	blmi	fe9c91e8 <tcgetattr@plt+0xfe9c5118>
   36b50:	ldrbtmi	r4, [r9], #-2726	; 0xfffff55a
   36b54:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   36b58:			; <UNDEFINED> instruction: 0x468047f0
   36b5c:	addslt	r5, r0, sl, lsl #17
   36b60:			; <UNDEFINED> instruction: 0xf04f4da3
   36b64:	ldm	r3, {r8, fp}
   36b68:	ldmdavs	r2, {r0, r1}
   36b6c:			; <UNDEFINED> instruction: 0xf04f920f
   36b70:	cdpmi	2, 10, cr0, cr0, cr0, {0}
   36b74:			; <UNDEFINED> instruction: 0xf8cd447d
   36b78:	eorcs	r9, r2, #8
   36b7c:			; <UNDEFINED> instruction: 0xf10d9003
   36b80:			; <UNDEFINED> instruction: 0xf8ad0011
   36b84:			; <UNDEFINED> instruction: 0xf04f1010
   36b88:	stmibpl	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}	; <UNPREDICTABLE>
   36b8c:	mvnscc	r6, r9, lsr r8
   36b90:	stmdb	r8!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36b94:	eorsls	pc, r9, sp, lsl #17
   36b98:	blx	feaf4b9c <tcgetattr@plt+0xfeaf0acc>
   36b9c:			; <UNDEFINED> instruction: 0xf641683e
   36ba0:	blge	7f3e8 <tcgetattr@plt+0x7b318>
   36ba4:	strbmi	r4, [r9], -r0, asr #12
   36ba8:	bge	cae80 <tcgetattr@plt+0xc6db0>
   36bac:			; <UNDEFINED> instruction: 0xff32f7e2
   36bb0:	ldrbpl	pc, [r1], r6, lsl #10	; <UNPREDICTABLE>
   36bb4:	eorsvs	r4, r0, r0, lsr #5
   36bb8:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
   36bbc:	stmiapl	fp!, {r1, r2, r3, r7, r8, r9, fp, lr}^
   36bc0:	bllt	d10c34 <tcgetattr@plt+0xd0cb64>
   36bc4:	ldmib	sl!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36bc8:	strmi	r1, [r6], -r1, asr #24
   36bcc:	addshi	pc, pc, r0
   36bd0:	eorsle	r2, r9, r0, lsl #16
   36bd4:			; <UNDEFINED> instruction: 0xf641683b
   36bd8:			; <UNDEFINED> instruction: 0xf5032210
   36bdc:	ldrsbcc	r5, [r4], -r0
   36be0:			; <UNDEFINED> instruction: 0xf005509e
   36be4:	ldmdavs	sl!, {r0, r1, r6, fp, ip, sp, lr, pc}
   36be8:	bicsne	pc, r8, #68157440	; 0x4100000
   36bec:	sbcspl	r2, r1, r4, lsl #2
   36bf0:	stc2l	7, cr15, [sl, #-1004]	; 0xfffffc14
   36bf4:			; <UNDEFINED> instruction: 0xf7cd4620
   36bf8:	bmi	fe071520 <tcgetattr@plt+0xfe06d450>
   36bfc:	ldrbtmi	r4, [sl], #-2939	; 0xfffff485
   36c00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36c04:	subsmi	r9, sl, pc, lsl #22
   36c08:	rschi	pc, r3, r0, asr #32
   36c0c:	pop	{r4, ip, sp, pc}
   36c10:	stmdals	r1, {r4, r5, r6, r7, r8, r9, sl, pc}
   36c14:	orrvc	pc, r1, pc, asr #8
   36c18:	stmda	ip!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36c1c:	stclne	6, cr4, [r0], #-16
   36c20:			; <UNDEFINED> instruction: 0xf7cdd1d0
   36c24:	ldmdbmi	r6!, {r5, r6, r7, fp, sp, lr, pc}^
   36c28:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   36c2c:			; <UNDEFINED> instruction: 0xf7d06800
   36c30:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   36c34:	bicspl	pc, r1, #12582912	; 0xc00000
   36c38:			; <UNDEFINED> instruction: 0xf7cd6818
   36c3c:	ldmdavs	fp!, {r1, r2, r5, r9, fp, sp, lr, pc}
   36c40:	bicspl	pc, r1, #12582912	; 0xc00000
   36c44:	bfi	r6, ip, #0, #25
   36c48:	strmi	r4, [r1], -lr, ror #20
   36c4c:	andcs	r4, sp, lr, ror #22
   36c50:	ldclcc	0, cr15, [pc], #316	; 36d94 <tcgetattr@plt+0x32cc4>
   36c54:	andsvs	r5, r6, sl, lsr #17
   36c58:			; <UNDEFINED> instruction: 0xf8c358eb
   36c5c:			; <UNDEFINED> instruction: 0xf7dcc000
   36c60:	blmi	1af4e9c <tcgetattr@plt+0x1af0dcc>
   36c64:	andls	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   36c68:	ldrdeq	pc, [r0], -r9
   36c6c:	svc	0x00fef7cc
   36c70:			; <UNDEFINED> instruction: 0xf0402800
   36c74:	blmi	19d6f3c <tcgetattr@plt+0x19d2e6c>
   36c78:	andge	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   36c7c:	ldrdeq	pc, [r0], -sl
   36c80:	stmib	lr, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36c84:	stmdacs	r0, {r1, r2, r9, sl, lr}
   36c88:	adchi	pc, r5, r0, asr #32
   36c8c:	vqdmulh.s<illegal width 8>	q10, <illegal reg q0.5>, <illegal reg q8.5>
   36c90:			; <UNDEFINED> instruction: 0xf8da215c
   36c94:			; <UNDEFINED> instruction: 0xf8df0000
   36c98:	stmiapl	fp!, {r7, r8, lr, pc}^
   36c9c:	ldrdcs	pc, [r0], -r9
   36ca0:	ldmdavs	r8!, {r3, r4, sp, lr}
   36ca4:	andcc	pc, ip, r5, asr r8	; <UNPREDICTABLE>
   36ca8:	andsvs	r5, sl, r0, asr #16
   36cac:			; <UNDEFINED> instruction: 0xf9fcf7e1
   36cb0:			; <UNDEFINED> instruction: 0xf93af7fb
   36cb4:	eorsle	r1, pc, r2, ror #24
   36cb8:			; <UNDEFINED> instruction: 0xf7cd4630
   36cbc:	strtmi	lr, [r0], -r6, ror #19
   36cc0:	svc	0x0026f7cc
   36cc4:			; <UNDEFINED> instruction: 0xf7cd4620
   36cc8:	ldmdavs	fp!, {r5, r6, r7, r8, fp, sp, lr, pc}
   36ccc:	bicspl	pc, r1, #12582912	; 0xc00000
   36cd0:			; <UNDEFINED> instruction: 0xf7dc6818
   36cd4:	ldrtmi	pc, [r0], -r3, ror #17	; <UNPREDICTABLE>
   36cd8:	svc	0x001af7cc
   36cdc:	andcs	r4, r0, r4, lsl #12
   36ce0:	ldmib	r2, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36ce4:			; <UNDEFINED> instruction: 0xf7cd2001
   36ce8:	ldrdcs	lr, [r2], -r0
   36cec:	stmib	ip, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36cf0:	stmdals	r1, {r1, r8, sp}
   36cf4:	svc	0x00fef7cc
   36cf8:			; <UNDEFINED> instruction: 0xf7cd4606
   36cfc:	sxtab16mi	lr, r1, r4, ror #16
   36d00:	stmdbmi	r6, {r1, r2, r3, r8, r9, ip, sp, pc}^
   36d04:	bls	90d0c <tcgetattr@plt+0x8cc3c>
   36d08:			; <UNDEFINED> instruction: 0xf7d04479
   36d0c:			; <UNDEFINED> instruction: 0xf7cdf9e9
   36d10:	stmdbmi	r3, {r1, r3, r5, r6, fp, sp, lr, pc}^
   36d14:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   36d18:			; <UNDEFINED> instruction: 0xf942f7d0
   36d1c:			; <UNDEFINED> instruction: 0xf503683b
   36d20:	ldmdavs	r8, {r0, r4, r6, r7, r8, r9, ip, lr}
   36d24:	ldmib	r0!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36d28:			; <UNDEFINED> instruction: 0x4620683b
   36d2c:	bicspl	pc, r1, #12582912	; 0xc00000
   36d30:			; <UNDEFINED> instruction: 0xf7cd601e
   36d34:	strb	lr, [r0, -sl, lsr #19]!
   36d38:			; <UNDEFINED> instruction: 0xf503683b
   36d3c:	ldmdavs	r8, {r0, r4, r6, r7, r8, r9, ip, lr}
   36d40:			; <UNDEFINED> instruction: 0xf8acf7dc
   36d44:	ldrtmi	lr, [r0], -fp, asr #15
   36d48:	cdp	7, 14, cr15, cr2, cr12, {6}
   36d4c:			; <UNDEFINED> instruction: 0xf7cc4630
   36d50:	ldmdavs	fp!, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
   36d54:	bicspl	pc, r1, #12582912	; 0xc00000
   36d58:			; <UNDEFINED> instruction: 0xf7cd6818
   36d5c:			; <UNDEFINED> instruction: 0x1c63e996
   36d60:	strtmi	sp, [r0], -r2
   36d64:	ldmib	r0, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36d68:	cdpge	0, 0, cr2, cr3, cr0, {0}
   36d6c:			; <UNDEFINED> instruction: 0xf872f7eb
   36d70:			; <UNDEFINED> instruction: 0xf7e12000
   36d74:	ldmdavs	r9!, {r0, r1, r5, r7, r8, fp, ip, sp, lr, pc}
   36d78:			; <UNDEFINED> instruction: 0xf5012000
   36d7c:			; <UNDEFINED> instruction: 0x31105197
   36d80:			; <UNDEFINED> instruction: 0xf8b4f7e1
   36d84:	ldmdavs	pc!, {r0, r1, r2, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
   36d88:	tstmi	r4, r5, asr #4	; <UNPREDICTABLE>
   36d8c:	blmi	9cd144 <tcgetattr@plt+0x9c9074>
   36d90:	ldmdavs	r0, {r1, r5, fp, sp, lr}
   36d94:	streq	lr, [r3], -r2, asr #19
   36d98:	stmiapl	sl!, {sp}^
   36d9c:	movtpl	lr, #47575	; 0xb9d7
   36da0:	subshi	r8, r5, r3, lsl r0
   36da4:	svc	0x0014f7cc
   36da8:	strbmi	r6, [r1], -r2, lsr #16
   36dac:	ldrdeq	pc, [r0], -r8
   36db0:			; <UNDEFINED> instruction: 0xf7cc320c
   36db4:	ldmdbmi	sp, {r4, r7, r9, sl, fp, sp, lr, pc}
   36db8:	ldrdcs	pc, [r0], -r8
   36dbc:	ldrdeq	pc, [r0], -r9
   36dc0:			; <UNDEFINED> instruction: 0xf7d04479
   36dc4:	ldmdbmi	sl, {r0, r2, r3, r7, r8, fp, ip, sp, lr, pc}
   36dc8:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   36dcc:			; <UNDEFINED> instruction: 0xf8e8f7d0
   36dd0:			; <UNDEFINED> instruction: 0xf7cce713
   36dd4:			; <UNDEFINED> instruction: 0xf7cdee74
   36dd8:	ldmdbmi	r6, {r1, r2, fp, sp, lr, pc}
   36ddc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   36de0:			; <UNDEFINED> instruction: 0xf97ef7d0
   36de4:	strdeq	r1, [r2], -r2
   36de8:			; <UNDEFINED> instruction: 0x0000cbb0
   36dec:	andeq	r0, r0, r0, asr #6
   36df0:	ldrdeq	r1, [r2], -r0
   36df4:	andeq	r0, r0, r8, ror #6
   36df8:	andeq	r0, r0, r8, lsr #9
   36dfc:	andeq	r1, r2, r6, asr #28
   36e00:	andeq	fp, r0, sl, lsl ip
   36e04:	andeq	r0, r0, ip, ror r5
   36e08:	andeq	r0, r0, r0, lsl r5
   36e0c:	andeq	r0, r0, r8, lsl #6
   36e10:	andeq	r0, r0, r4, asr r5
   36e14:	andeq	r0, r0, r0, lsl #11
   36e18:	ldrdeq	r0, [r0], -r8
   36e1c:	andeq	fp, r0, r8, lsl #13
   36e20:			; <UNDEFINED> instruction: 0x00009fb0
   36e24:	andeq	r0, r0, r8, asr #6
   36e28:	ldrdeq	r0, [r0], -r8
   36e2c:	andeq	fp, r0, r8, lsr #12
   36e30:	andeq	pc, r0, r6, lsr r8	; <UNPREDICTABLE>
   36e34:	andeq	sl, r0, r8, ror #12
   36e38:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   36e3c:	ldfnep	f3, [r7], {164}	; 0xa4
   36e40:	ldrmi	r4, [r6], -sp, lsl #12
   36e44:	stcne	0, cr14, [r0, #-8]!
   36e48:	cmnlt	ip, r4, ror #16
   36e4c:	adcmi	r6, fp, #2293760	; 0x230000
   36e50:	cdpcs	0, 0, cr13, cr0, cr10, {0}
   36e54:			; <UNDEFINED> instruction: 0xf103d0f7
   36e58:	ldrtmi	r0, [sl], -ip, rrx
   36e5c:			; <UNDEFINED> instruction: 0xf7ff4629
   36e60:	stmdavs	r3, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   36e64:	rscle	r2, lr, r0, lsl #22
   36e68:	svclt	0x0000bdf8
   36e6c:	stmdavs	r3, {r0, r2, r3, r4, r5, r9, fp, lr}
   36e70:	svcmi	0x00f0e92d
   36e74:	addlt	r4, r5, sl, ror r4
   36e78:	andls	r4, r3, #23068672	; 0x1600000
   36e7c:	rsble	r2, lr, r0, lsl #22
   36e80:	bcs	50eb0 <tcgetattr@plt+0x4cde0>
   36e84:	ldclvs	0, cr13, [fp, #428]	; 0x1ac
   36e88:	ldclvs	6, cr4, [r0, #520]	; 0x208
   36e8c:	rsble	r4, r6, r3, lsl #5
   36e90:			; <UNDEFINED> instruction: 0xf0034c35
   36e94:	addcs	r0, r0, #-1073741823	; 0xc0000001
   36e98:	streq	pc, [r7, #-0]
   36e9c:			; <UNDEFINED> instruction: 0xf101fa42
   36ea0:	ldmdbpl	r4!, {r0, r1, r3, r4, r6, r7, ip}
   36ea4:	sublt	r4, r9, #-2147483638	; 0x8000000a
   36ea8:			; <UNDEFINED> instruction: 0xf8d410c0
   36eac:	b	1c16eb4 <tcgetattr@plt+0x1c12de4>
   36eb0:			; <UNDEFINED> instruction: 0xf1b80c01
   36eb4:	eorsle	r0, r0, r0, lsl #30
   36eb8:	strbmi	r4, [r1], -lr, lsl #13
   36ebc:	ldrpl	pc, [r5, -r1, lsl #10]
   36ec0:	ldmdapl	r5, {r0, r8, sl, ip, sp, lr, pc}
   36ec4:			; <UNDEFINED> instruction: 0xf1083730
   36ec8:			; <UNDEFINED> instruction: 0xf501082c
   36ecc:			; <UNDEFINED> instruction: 0x26015415
   36ed0:	tstls	r1, r8, lsr #8
   36ed4:			; <UNDEFINED> instruction: 0xf8579402
   36ed8:			; <UNDEFINED> instruction: 0xf8199b04
   36edc:			; <UNDEFINED> instruction: 0xf9195000
   36ee0:	andsmi	r4, r5, r3
   36ee4:	bleq	17171c <tcgetattr@plt+0x16d64c>
   36ee8:	streq	lr, [r4], #-2638	; 0xfffff5b2
   36eec:			; <UNDEFINED> instruction: 0xf809bf18
   36ef0:	tstle	r9, r3
   36ef4:	andlt	pc, r3, r9, lsl #16
   36ef8:	ldrdmi	pc, [r0], -sl
   36efc:	ldrdne	pc, [r0], -r8
   36f00:	svclt	0x000842a1
   36f04:	eorle	r2, r0, r2, lsl #28
   36f08:	andle	r2, r1, r3, lsl #28
   36f0c:	strb	r3, [r2, r1, lsl #12]!
   36f10:	stmdavs	r9, {r0, r8, fp, ip, pc}
   36f14:	bicsle	r2, r1, r0, lsl #18
   36f18:	ldcmi	6, cr4, [r4], {113}	; 0x71
   36f1c:	stmdbpl	ip!, {r0, r1, r8, sl, fp, ip, pc}
   36f20:	cdpeq	6, 14, cr15, cr8, cr4, {0}
   36f24:	stcpl	8, cr6, [pc], #-660	; 36c98 <tcgetattr@plt+0x32bc8>
   36f28:	andsmi	r5, r7, #249561088	; 0xee00000
   36f2c:	streq	lr, [r6, -r1, asr #20]
   36f30:	strbtpl	fp, [pc], #3864	; 36f38 <tcgetattr@plt+0x32e68>
   36f34:	b	36b344 <tcgetattr@plt+0x367274>
   36f38:	strbtpl	r0, [lr], #1542	; 0x606
   36f3c:	strmi	r3, [r6, #1036]!	; 0x40c
   36f40:	strdcs	sp, [r0], -r0
   36f44:	pop	{r0, r2, ip, sp, pc}
   36f48:	stmdbls	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36f4c:			; <UNDEFINED> instruction: 0xf8c8680c
   36f50:	stccs	0, cr5, [r2], {-0}
   36f54:	strmi	fp, [ip], -r2, lsl #30
   36f58:	eorvs	r2, r1, r1, lsl #2
   36f5c:			; <UNDEFINED> instruction: 0xf04fe7d6
   36f60:			; <UNDEFINED> instruction: 0xe7ef30ff
   36f64:	ldrdeq	r1, [r2], -r0
   36f68:	andeq	r0, r0, ip, lsr r4
   36f6c:	andeq	r0, r0, r0, lsr #8
   36f70:	svcmi	0x00f0e92d
   36f74:	stmdaeq	r2, {r0, r8, r9, fp, sp, lr, pc}
   36f78:			; <UNDEFINED> instruction: 0xf108460f
   36f7c:	strmi	r0, [r2], r1, lsl #2
   36f80:	sbcne	fp, r9, r3, lsl #1
   36f84:			; <UNDEFINED> instruction: 0xf8da2001
   36f88:	ldrmi	fp, [r9], r0
   36f8c:	stc	7, cr15, [r2], {204}	; 0xcc
   36f90:			; <UNDEFINED> instruction: 0xf1b8b388
   36f94:	strmi	r0, [r3], -r0, lsl #30
   36f98:	strcs	fp, [r0], #-4036	; 0xfffff03c
   36f9c:	stfles	f2, [sl], {128}	; 0x80
   36fa0:			; <UNDEFINED> instruction: 0xf81be01c
   36fa4:	eormi	r2, sl, #6
   36fa8:	ldcpl	0, cr13, [sl, #8]
   36fac:	ldrpl	r4, [sp, #789]	; 0x315
   36fb0:	strmi	r3, [r0, #1025]!	; 0x401
   36fb4:	adcmi	sp, r7, #18
   36fb8:	streq	pc, [r7, #-4]
   36fbc:	strbteq	lr, [r4], pc, asr #20
   36fc0:			; <UNDEFINED> instruction: 0xf505fa41
   36fc4:			; <UNDEFINED> instruction: 0xf004dced
   36fc8:	rscne	r0, r6, r7, lsl #10
   36fcc:			; <UNDEFINED> instruction: 0xf505fa41
   36fd0:	svceq	0x0000f1b9
   36fd4:	strcc	sp, [r1], #-489	; 0xfffffe17
   36fd8:	mvnle	r4, r0, lsr #11
   36fdc:	andcs	fp, r0, pc, lsr #18
   36fe0:	andcc	pc, r0, sl, asr #17
   36fe4:	pop	{r0, r1, ip, sp, pc}
   36fe8:	usub8mi	r8, r8, r0
   36fec:			; <UNDEFINED> instruction: 0xf7cc9301
   36ff0:	blls	b2380 <tcgetattr@plt+0xae2b0>
   36ff4:			; <UNDEFINED> instruction: 0xf04fe7f3
   36ff8:	udf	#13071	; 0x330f
   36ffc:	blcs	55030 <tcgetattr@plt+0x50f60>
   37000:	ldrbtlt	sp, [r0], #101	; 0x65
   37004:	strcs	r2, [r0, r0, lsl #8]
   37008:	stmdale	sp, {r3, r4, r5, r6, r8, r9, fp, sp}
   3700c:	stmdale	pc, {r5, r6, r8, r9, fp, sp}	; <UNPREDICTABLE>
   37010:	subsle	r2, r6, fp, lsr #22
   37014:	tstle	r7, sp, lsr #22
   37018:			; <UNDEFINED> instruction: 0xf8112401
   3701c:	blcs	46c28 <tcgetattr@plt+0x42b58>
   37020:	strdcs	sp, [r0], -r2
   37024:			; <UNDEFINED> instruction: 0x4770bcf0
   37028:	rscscc	pc, pc, pc, asr #32
   3702c:			; <UNDEFINED> instruction: 0x4770bcf0
   37030:	blcs	605dbc <tcgetattr@plt+0x601cec>
   37034:	strge	sp, [r2, #-2296]	; 0xfffff708
   37038:	eorcc	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   3703c:			; <UNDEFINED> instruction: 0x4728441d
   37040:	andeq	r0, r0, r1, rrx
   37044:			; <UNDEFINED> instruction: 0xffffffe9
   37048:			; <UNDEFINED> instruction: 0xffffffe9
   3704c:			; <UNDEFINED> instruction: 0xffffffe9
   37050:	andeq	r0, r0, r1, rrx
   37054:			; <UNDEFINED> instruction: 0xffffffe9
   37058:			; <UNDEFINED> instruction: 0xffffffe9
   3705c:			; <UNDEFINED> instruction: 0xffffffe9
   37060:			; <UNDEFINED> instruction: 0xffffffe9
   37064:			; <UNDEFINED> instruction: 0xffffffe9
   37068:			; <UNDEFINED> instruction: 0xffffffe9
   3706c:			; <UNDEFINED> instruction: 0xffffffe9
   37070:			; <UNDEFINED> instruction: 0xffffffe9
   37074:			; <UNDEFINED> instruction: 0xffffffe9
   37078:			; <UNDEFINED> instruction: 0xffffffe9
   3707c:			; <UNDEFINED> instruction: 0xffffffe9
   37080:			; <UNDEFINED> instruction: 0xffffffe9
   37084:			; <UNDEFINED> instruction: 0xffffffdb
   37088:			; <UNDEFINED> instruction: 0xffffffe9
   3708c:			; <UNDEFINED> instruction: 0xffffffe9
   37090:			; <UNDEFINED> instruction: 0xffffffe9
   37094:			; <UNDEFINED> instruction: 0xffffffe9
   37098:			; <UNDEFINED> instruction: 0xffffffdb
   3709c:	andeq	r0, r0, r1, rrx
   370a0:			; <UNDEFINED> instruction: 0xf8d26803
   370a4:			; <UNDEFINED> instruction: 0xf003c000
   370a8:	blx	11f84cc <tcgetattr@plt+0x11f43fc>
   370ac:	sbcsne	pc, fp, r5, lsl #10
   370b0:			; <UNDEFINED> instruction: 0xf91cb26d
   370b4:	teqlt	r4, r3
   370b8:	streq	lr, [r5, #-2598]	; 0xfffff5da
   370bc:	andpl	pc, r3, ip, lsl #16
   370c0:	strcs	lr, [r0], #-1963	; 0xfffff855
   370c4:	teqmi	r5, #44302336	; 0x2a40000
   370c8:	andpl	pc, r3, ip, lsl #16
   370cc:	andcs	lr, r0, r5, lsr #15
   370d0:	svclt	0x00004770
   370d4:			; <UNDEFINED> instruction: 0x460cb510
   370d8:	svc	0x0048f7cc
   370dc:	strtmi	fp, [r1], -r8, lsr #2
   370e0:	bl	ffe75018 <tcgetattr@plt+0xffe70f48>
   370e4:			; <UNDEFINED> instruction: 0xf080fab0
   370e8:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   370ec:	bmi	2c9d18 <tcgetattr@plt+0x2c5c48>
   370f0:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   370f4:	stmdavs	ip!, {r0, r2, r3, r4, r7, fp, ip, lr}
   370f8:			; <UNDEFINED> instruction: 0x4606b154
   370fc:	strtmi	lr, [r5], -r2
   37100:			; <UNDEFINED> instruction: 0xb12c6824
   37104:	ldrtmi	r1, [r1], -r0, lsr #26
   37108:	bl	ff975040 <tcgetattr@plt+0xff970f70>
   3710c:	mvnsle	r2, r0, lsl #16
   37110:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   37114:	andeq	r1, r2, r4, asr r9
   37118:	muleq	r0, r0, r3
   3711c:	blmi	51252c <tcgetattr@plt+0x50e45c>
   37120:	movwlt	r4, #42107	; 0xa47b
   37124:	ldrblt	r4, [r0, #-2322]!	; 0xfffff6ee
   37128:	ldmdapl	fp, {r0, r2, r9, sl, lr}^
   3712c:	orrslt	r6, ip, ip, lsl r8
   37130:	strbtcc	pc, [ip], -r5, asr #12	; <UNPREDICTABLE>
   37134:	stmdavs	r4!, {r0, sp, lr, pc}
   37138:	stmibne	r0!, {r2, r4, r5, r6, r8, ip, sp, pc}
   3713c:	addsmi	r6, r3, #4390912	; 0x430000
   37140:	smlatbeq	r2, r3, fp, lr
   37144:	stclvs	3, cr13, [fp, #-988]!	; 0xfffffc24
   37148:	ble	ffd47bb4 <tcgetattr@plt+0xffd43ae4>
   3714c:	ldc2l	7, cr15, [r6], {219}	; 0xdb
   37150:	stcvs	8, cr6, [sl, #-144]!	; 0xffffff70
   37154:	mvnsle	r2, r0, lsl #24
   37158:			; <UNDEFINED> instruction: 0xf7cc4610
   3715c:	movwcs	lr, #3116	; 0xc2c
   37160:	stmib	r5, {r3, r4, r9, sl, lr}^
   37164:	ldcllt	3, cr3, [r0, #-80]!	; 0xffffffb0
   37168:	ldrbmi	r2, [r0, -r1]!
   3716c:	andeq	r1, r2, r4, lsr #18
   37170:	andeq	r0, r0, ip, lsr r4
   37174:	svcmi	0x00f0e92d
   37178:			; <UNDEFINED> instruction: 0xf8df460f
   3717c:	addlt	sl, r7, r8, ror #2
   37180:	pkhtbmi	r4, r0, r9, asr #24
   37184:			; <UNDEFINED> instruction: 0xf85a44fa
   37188:	stmdavs	sp, {r2, ip}
   3718c:	rsble	r2, r4, r0, lsl #26
   37190:			; <UNDEFINED> instruction: 0x469b4691
   37194:	stmdavs	sp!, {r1, sp, lr, pc}
   37198:	subsle	r2, lr, r0, lsl #26
   3719c:	ldrtmi	r1, [r9], -r8, lsr #26
   371a0:	bl	fe6750d8 <tcgetattr@plt+0xfe671008>
   371a4:	stmdacs	r0, {r2, r9, sl, lr}
   371a8:			; <UNDEFINED> instruction: 0x4638d1f5
   371ac:	bl	fe1750e4 <tcgetattr@plt+0xfe171014>
   371b0:	rsbsle	r2, r9, r0, lsl #16
   371b4:	stmdavc	r8, {r0, r6, fp, sp, lr}
   371b8:	andeq	pc, ip, #1073741824	; 0x40000000
   371bc:	strmi	r4, [r4], fp, lsl #12
   371c0:			; <UNDEFINED> instruction: 0xf813e001
   371c4:			; <UNDEFINED> instruction: 0xf02ccf01
   371c8:			; <UNDEFINED> instruction: 0xf1ac0620
   371cc:	cdpcc	12, 4, cr0, cr1, cr14, {1}
   371d0:	svceq	0x000bf1bc
   371d4:	stmdble	r1, {r1, r2, r4, r5, r6, r7, r9, ip, sp, pc}
   371d8:	ldmdale	ip, {r0, r3, r4, r9, sl, fp, sp}^
   371dc:			; <UNDEFINED> instruction: 0xd1f04293
   371e0:	svceq	0x0000f1bb
   371e4:			; <UNDEFINED> instruction: 0xf89bd005
   371e8:	blcc	831f0 <tcgetattr@plt+0x7f120>
   371ec:	blcs	fffa3d60 <tcgetattr@plt+0xfff9fc90>
   371f0:	tstlt	r0, r8, ror #18
   371f4:	blvs	fea84200 <tcgetattr@plt+0xfea80130>
   371f8:			; <UNDEFINED> instruction: 0xf1b9780a
   371fc:	andle	r0, r5, r0, lsl #30
   37200:	mulcc	r0, r9, r8
   37204:	sbcslt	r3, fp, #1024	; 0x400
   37208:	stmdble	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}
   3720c:	ldmdami	r7!, {r1, r3, r5, r8, r9, fp, ip, sp, pc}
   37210:	tstcs	r1, r0, lsr #4
   37214:			; <UNDEFINED> instruction: 0xf7cc4478
   37218:	bllt	972d48 <tcgetattr@plt+0x96ec78>
   3721c:	tstcs	r1, r4, lsr fp
   37220:	andcs	r4, r5, r4, lsr lr
   37224:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   37228:	smlsdxls	r0, lr, r4, r4
   3722c:	ldrdcs	pc, [r0], -r8
   37230:	andcc	r9, r4, #1048576	; 0x100000
   37234:	bmi	c5ba44 <tcgetattr@plt+0xc57974>
   37238:			; <UNDEFINED> instruction: 0xf7cc447a
   3723c:			; <UNDEFINED> instruction: 0xf7ccee68
   37240:	strtmi	lr, [r0], -lr, asr #26
   37244:	andpl	pc, r0, r8, asr #17
   37248:	pop	{r0, r1, r2, ip, sp, pc}
   3724c:	strdlt	r8, [r2, -r0]!
   37250:			; <UNDEFINED> instruction: 0xf7ff4648
   37254:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   37258:	stmdami	r8!, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
   3725c:	tstcs	r1, r0, lsr #4
   37260:			; <UNDEFINED> instruction: 0xf7cc4478
   37264:	blmi	8f2cfc <tcgetattr@plt+0x8eec2c>
   37268:			; <UNDEFINED> instruction: 0xf8d82101
   3726c:	andcs	r4, r5, r0
   37270:			; <UNDEFINED> instruction: 0xf85a4a23
   37274:	strcc	r3, [r4], #-3
   37278:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3727c:	bmi	880288 <tcgetattr@plt+0x87c1b8>
   37280:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
   37284:	cdp	7, 4, cr15, cr2, cr12, {6}
   37288:	stc	7, cr15, [r8, #-816]!	; 0xfffffcd0
   3728c:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   37290:	pop	{r0, r1, r2, ip, sp, pc}
   37294:	shsub8mi	r8, r8, r0
   37298:			; <UNDEFINED> instruction: 0xf7cc9105
   3729c:	stmdbls	r5, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   372a0:	stmdavs	r1, {r6, r7, r8, ip, sp, pc}^
   372a4:	ldr	r7, [fp, r8, lsl #16]
   372a8:	svceq	0x0000f1b9
   372ac:			; <UNDEFINED> instruction: 0xf899d015
   372b0:	ldmdbmi	r6, {lr}
   372b4:	ldrbtmi	r3, [r9], #-3073	; 0xfffff3ff
   372b8:	lfmcs	f3, 3, [sp], #912	; 0x390
   372bc:	strcs	fp, [r0], #-3988	; 0xfffff06c
   372c0:	ldrb	r2, [r9, -r1, lsl #8]!
   372c4:	addsle	r2, r5, r0, lsl #16
   372c8:			; <UNDEFINED> instruction: 0xf7ff4658
   372cc:	stmdacs	r0, {r0, r1, r8, r9, sl, fp, ip, sp, lr, pc}
   372d0:			; <UNDEFINED> instruction: 0xe790d090
   372d4:	strcc	r7, [r1], #-2056	; 0xfffff7f8
   372d8:	stmdbmi	sp, {r1, r7, r8, r9, sl, sp, lr, pc}
   372dc:	strcs	r4, [r1], #-1608	; 0xfffff9b8
   372e0:			; <UNDEFINED> instruction: 0xe7694479
   372e4:	andeq	r1, r2, r0, asr #17
   372e8:	muleq	r0, r0, r3
   372ec:	andeq	pc, r0, r0, asr #15
   372f0:	andeq	r0, r0, r0, asr #10
   372f4:			; <UNDEFINED> instruction: 0x0000fbb8
   372f8:	muleq	r0, r0, fp
   372fc:	andeq	pc, r0, r4, ror r7	; <UNPREDICTABLE>
   37300:	andeq	pc, r0, ip, asr pc	; <UNPREDICTABLE>
   37304:	andeq	pc, r0, r6, asr #22
   37308:	andeq	pc, r0, r2, lsr fp	; <UNPREDICTABLE>
   3730c:	andeq	ip, r0, sl, asr #29
   37310:	andeq	ip, r0, r0, lsr #29
   37314:	svcmi	0x00f0e92d
   37318:	tstpl	r6, #0, 10	; <UNPREDICTABLE>
   3731c:	ldrdge	pc, [ip, -pc]!	; <UNPREDICTABLE>
   37320:	strmi	fp, [r5], -r5, lsl #1
   37324:	ldrbtmi	r4, [sl], #1548	; 0x60c
   37328:	movwls	r9, #12290	; 0x3002
   3732c:	movwcs	r4, #1560	; 0x618
   37330:	ldrdcs	pc, [r0], -sl
   37334:			; <UNDEFINED> instruction: 0xf7ff4619
   37338:	stmdacs	r0, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   3733c:	addhi	pc, r3, r0, asr #32
   37340:			; <UNDEFINED> instruction: 0xf5054603
   37344:			; <UNDEFINED> instruction: 0xf8da5015
   37348:	eorscc	r2, ip, r0
   3734c:			; <UNDEFINED> instruction: 0xf7ff4619
   37350:	strmi	pc, [r1], pc, lsl #28
   37354:	cmnle	r6, r0, lsl #16
   37358:	ldrpl	pc, [r5], -r5, lsl #10
   3735c:	ldrsbthi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   37360:			; <UNDEFINED> instruction: 0x36304d3c
   37364:			; <UNDEFINED> instruction: 0xf10444f8
   37368:	ldrbtmi	r0, [sp], #-1888	; 0xfffff8a0
   3736c:			; <UNDEFINED> instruction: 0xf8da2300
   37370:	ldrmi	r2, [r9], -r0
   37374:			; <UNDEFINED> instruction: 0xf7ff4630
   37378:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   3737c:			; <UNDEFINED> instruction: 0xf8dad141
   37380:	blcs	43388 <tcgetattr@plt+0x3f2b8>
   37384:	andls	fp, r1, r2, asr #31
   37388:	orrcs	r4, r0, r3, lsl #12
   3738c:	eor	sp, r9, fp, lsl ip
   37390:			; <UNDEFINED> instruction: 0xf8106838
   37394:	b	7673cc <tcgetattr@plt+0x7632fc>
   37398:	svclt	0x00140f02
   3739c:	andcs	r2, r0, #268435456	; 0x10000000
   373a0:	stceq	0, cr15, [r7], {3}
   373a4:	vfmseq.f32	s29, s6, s30
   373a8:	stc2	10, cr15, [ip], {65}	; 0x41	; <UNPREDICTABLE>
   373ac:	teqlt	sl, r1, lsl #6
   373b0:	ldrdlt	pc, [r0], -r6
   373b4:	andcs	pc, lr, fp, lsl r8	; <UNPREDICTABLE>
   373b8:	andeq	lr, r2, #76, 20	; 0x4c000
   373bc:	andcs	pc, lr, fp, lsl #16
   373c0:	addsmi	r6, sl, #2752512	; 0x2a0000
   373c4:			; <UNDEFINED> instruction: 0xf003dd0d
   373c8:	b	13f7bec <tcgetattr@plt+0x13f3b1c>
   373cc:	blx	107a760 <tcgetattr@plt+0x1076690>
   373d0:	sfmcs	f7, 1, [r0], {2}
   373d4:			; <UNDEFINED> instruction: 0xf898d1dc
   373d8:	bcc	3f3e0 <tcgetattr@plt+0x3b310>
   373dc:	andcs	fp, r1, #24, 30	; 0x60
   373e0:	stmdals	r1, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   373e4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   373e8:			; <UNDEFINED> instruction: 0xf1b93604
   373ec:			; <UNDEFINED> instruction: 0xf1070f03
   373f0:			; <UNDEFINED> instruction: 0xf1080704
   373f4:			; <UNDEFINED> instruction: 0xd1b90801
   373f8:	ldrbmi	r4, [r8], -r3, lsl #13
   373fc:	pop	{r0, r2, ip, sp, pc}
   37400:			; <UNDEFINED> instruction: 0xf1b98ff0
   37404:	andle	r0, lr, r0, lsl #30
   37408:			; <UNDEFINED> instruction: 0xf6099c02
   3740c:			; <UNDEFINED> instruction: 0xf854135b
   37410:			; <UNDEFINED> instruction: 0xf7cc0023
   37414:			; <UNDEFINED> instruction: 0xf1b9ead0
   37418:	andle	r0, r4, r1, lsl #30
   3741c:	cmnpl	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
   37420:			; <UNDEFINED> instruction: 0xf7cc58e0
   37424:	blls	131f4c <tcgetattr@plt+0x12de7c>
   37428:	blcc	3356c <tcgetattr@plt+0x2f49c>
   3742c:			; <UNDEFINED> instruction: 0xf7cc6818
   37430:	bls	f1f40 <tcgetattr@plt+0xede70>
   37434:	cmnpl	ip, #536870916	; 0x20000004	; <UNPREDICTABLE>
   37438:			; <UNDEFINED> instruction: 0xf7cc58d0
   3743c:			; <UNDEFINED> instruction: 0x4658eabc
   37440:	pop	{r0, r2, ip, sp, pc}
   37444:			; <UNDEFINED> instruction: 0xf04f8ff0
   37448:			; <UNDEFINED> instruction: 0xe7d63bff
   3744c:	muleq	r2, r6, ip
   37450:	muleq	r2, r0, r2
   37454:	andeq	r9, r2, r2, asr ip
   37458:	cmnpl	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
   3745c:			; <UNDEFINED> instruction: 0x4604b510
   37460:			; <UNDEFINED> instruction: 0xf7cc58c0
   37464:	vpmax.s8	d30, d18, d24
   37468:	stmiapl	r0!, {r2, r4, r5, r6, r8, r9, ip, lr}^
   3746c:	b	fe8f53a4 <tcgetattr@plt+0xfe8f12d4>
   37470:	cmnpl	r8, #536870916	; 0x20000004	; <UNPREDICTABLE>
   37474:			; <UNDEFINED> instruction: 0xf7cc58e0
   37478:			; <UNDEFINED> instruction: 0xf504ea9e
   3747c:	ldmdavs	r8, {r1, r2, r4, r8, r9, ip, lr}
   37480:	b	fe6753b8 <tcgetattr@plt+0xfe6712e8>
   37484:	cmnpl	ip, #536870916	; 0x20000004	; <UNPREDICTABLE>
   37488:	pop	{r5, r6, r7, fp, ip, lr}
   3748c:			; <UNDEFINED> instruction: 0xf7cc4010
   37490:	svclt	0x0000ba8f
   37494:	svcmi	0x00f0e92d
   37498:	ldmdavc	ip, {r1, r2, r4, r9, sl, lr}
   3749c:	bmi	13e36b0 <tcgetattr@plt+0x13df5e0>
   374a0:	andls	r4, r0, #2046820352	; 0x7a000000
   374a4:	suble	r2, r1, r0, lsl #24
   374a8:	teqge	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   374ac:	ldrbeq	pc, [ip, -r1, lsl #2]	; <UNPREDICTABLE>
   374b0:	strmi	r4, [r9], r3, lsl #13
   374b4:			; <UNDEFINED> instruction: 0x469844fa
   374b8:	bcs	ac8d48 <tcgetattr@plt+0xac4c78>
   374bc:			; <UNDEFINED> instruction: 0xf04f4653
   374c0:	rscsle	r0, r8, r3, lsr #8
   374c4:	suble	r2, r2, pc, lsr sl
   374c8:	eorsle	r4, r4, r2, lsr #5
   374cc:	mulmi	r0, r8, r8
   374d0:			; <UNDEFINED> instruction: 0xf0144645
   374d4:	ldrdle	r0, [r6, -pc]
   374d8:	stccs	0, cr14, [ip], #-268	; 0xfffffef4
   374dc:	stmdavc	ip!, {r3, ip, lr, pc}
   374e0:	svceq	0x00dff014
   374e4:	stccs	0, cr13, [r9], {61}	; 0x3d
   374e8:			; <UNDEFINED> instruction: 0xf105462b
   374ec:	mvnsle	r0, r1, lsl #10
   374f0:	andsvc	r2, sl, r0, lsl #4
   374f4:			; <UNDEFINED> instruction: 0xf7ec4640
   374f8:	mcrrne	13, 7, pc, r3, cr1	; <UNPREDICTABLE>
   374fc:	eorsle	r4, r5, r2, lsl #12
   37500:			; <UNDEFINED> instruction: 0xf04f4b37
   37504:	ldrtmi	r0, [r1], -ip, lsl #24
   37508:			; <UNDEFINED> instruction: 0x469e4638
   3750c:			; <UNDEFINED> instruction: 0xf8539b00
   37510:	blx	343552 <tcgetattr@plt+0x33f482>
   37514:	andcc	r3, r8, #536870912	; 0x20000000
   37518:	ldc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
   3751c:	smlatblt	ip, r8, r6, r4
   37520:	stcmi	8, cr15, [r1], {5}
   37524:	mulcs	r0, r8, r8
   37528:	bicle	r2, r6, r0, lsl #20
   3752c:	ldrmi	r2, [r0], -r0, lsl #4
   37530:	pop	{r0, r1, ip, sp, pc}
   37534:			; <UNDEFINED> instruction: 0xf1bb8ff0
   37538:	eorle	r0, ip, r0, lsl #30
   3753c:	ldrtmi	r2, [r2], -r1, lsl #6
   37540:	ldrbmi	r4, [r8], -r9, asr #12
   37544:	blx	117354e <tcgetattr@plt+0x116f47e>
   37548:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   3754c:			; <UNDEFINED> instruction: 0xf1bbe7ea
   37550:	eorsle	r0, r0, r0, lsl #30
   37554:	ldrtmi	r2, [r2], -r0, lsl #6
   37558:	ldrbmi	r4, [r8], -r9, asr #12
   3755c:	blx	e73566 <tcgetattr@plt+0xe6f496>
   37560:	stccs	7, cr14, [r0], {242}	; 0xf2
   37564:	strtmi	sp, [fp], -r6, asr #1
   37568:	strb	r3, [r1, r1, lsl #10]
   3756c:	strbmi	r9, [r0], -r1
   37570:			; <UNDEFINED> instruction: 0xf90ef7ed
   37574:	stmdacs	r0, {r0, r9, fp, ip, pc}
   37578:	blmi	6ee4e4 <tcgetattr@plt+0x6ea414>
   3757c:	stmiapl	fp, {r8, fp, ip, pc}^
   37580:			; <UNDEFINED> instruction: 0xf853681b
   37584:	blcs	4360c <tcgetattr@plt+0x3f53c>
   37588:			; <UNDEFINED> instruction: 0x4632d0d1
   3758c:	andcs	r4, r0, r9, asr #12
   37590:	blx	7f359a <tcgetattr@plt+0x7ef4ca>
   37594:	blmi	5714a4 <tcgetattr@plt+0x56d3d4>
   37598:	ldmpl	r3, {r9, fp, ip, pc}^
   3759c:	stccs	8, cr6, [r0], {28}
   375a0:			; <UNDEFINED> instruction: 0x4623d0d2
   375a4:			; <UNDEFINED> instruction: 0x46494632
   375a8:			; <UNDEFINED> instruction: 0xf0002000
   375ac:	stmdavs	r4!, {r0, r4, r8, r9, fp, ip, sp, lr, pc}
   375b0:	mvnsle	r2, r0, lsl #24
   375b4:	blmi	2f14dc <tcgetattr@plt+0x2ed40c>
   375b8:	ldmpl	r4, {r9, fp, ip, pc}^
   375bc:	streq	pc, [r8, #-260]	; 0xfffffefc
   375c0:	strvs	pc, [pc], #-1284	; 375c8 <tcgetattr@plt+0x334f8>
   375c4:	ldrtmi	r4, [r1], -sl, lsr #12
   375c8:	ldrtmi	r3, [r8], -ip, lsl #10
   375cc:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
   375d0:	mvnsle	r4, ip, lsr #5
   375d4:	svclt	0x0000e7b8
   375d8:	andeq	r1, r2, r4, lsr #11
   375dc:	andeq	pc, r0, r8, lsr r9	; <UNPREDICTABLE>
   375e0:	andeq	r0, r0, r0, lsr #8
   375e4:	andeq	r0, r0, r4, lsl #9
   375e8:	andeq	r0, r0, ip, lsr r4
   375ec:	svcmi	0x00f0e92d
   375f0:	cdpmi	6, 11, cr4, cr6, cr7, {0}
   375f4:	strmi	fp, [r8], r3, lsl #1
   375f8:	ldrbtmi	r4, [lr], #-1557	; 0xfffff9eb
   375fc:	stmdavs	ip!, {r1, r4, r5, r6, r8, ip, sp, pc}
   37600:	movwcs	fp, #4564	; 0x11d4
   37604:	svceq	0x0000f1b8
   37608:	strbmi	sp, [r0], -r4
   3760c:	blx	feaf5580 <tcgetattr@plt+0xfeaf14b0>
   37610:	movvs	r2, #67108864	; 0x4000000
   37614:	andlt	r4, r3, r8, lsl r6
   37618:	svchi	0x00f0e8bd
   3761c:	ldmpl	r5!, {r2, r3, r5, r7, r8, r9, fp, lr}^
   37620:	cmplt	ip, ip, lsr #16
   37624:	ldrtmi	r1, [r9], -r0, lsr #26
   37628:	ldmdb	r4, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3762c:	rscle	r2, r6, r0, lsl #16
   37630:	stmdavs	r4!, {r0, r2, r5, r9, sl, lr}
   37634:	mvnsle	r2, r0, lsl #24
   37638:	ldrtmi	r4, [r9], -r6, lsr #17
   3763c:			; <UNDEFINED> instruction: 0xf7cc4478
   37640:	stmdblt	r8!, {r1, r3, r6, r8, fp, sp, lr, pc}
   37644:	mvnscc	pc, #79	; 0x4f
   37648:	andlt	r4, r3, r8, lsl r6
   3764c:	svchi	0x00f0e8bd
   37650:	andcs	r2, r1, r0, ror r1
   37654:	ldmdb	lr, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37658:	eorvs	r4, r8, r3, lsl #12
   3765c:	rscsle	r2, r1, r0, lsl #16
   37660:			; <UNDEFINED> instruction: 0x46394c9d
   37664:	strcs	r3, [r0, -r4]
   37668:	eorscs	r4, r2, #124, 8	; 0x7c000000
   3766c:	ldmib	r4, {r0, r1, r2, r3, r4, r8, sl, sp, lr}^
   37670:	stmib	r3, {r0, sl, lr, pc}^
   37674:	stmib	r3, {r0, r2, r4, r8, r9, sl, ip, sp, lr}^
   37678:			; <UNDEFINED> instruction: 0xf7ccc412
   3767c:	stmdavs	ip!, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   37680:			; <UNDEFINED> instruction: 0xf1b863a7
   37684:	rsble	r0, r7, r0, lsl #30
   37688:			; <UNDEFINED> instruction: 0xf7db4640
   3768c:	movvs	pc, #438272	; 0x6b000
   37690:	blvs	fe911748 <tcgetattr@plt+0xfe90d678>
   37694:	subsle	r2, pc, r0, lsl #22
   37698:			; <UNDEFINED> instruction: 0xf04f4a90
   3769c:	strtvs	r3, [r1], #-511	; 0xfffffe01
   376a0:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   376a4:	strbtvs	r6, [r3], r1, ror #8
   376a8:	strbvs	r6, [r3, #2065]!	; 0x811
   376ac:	vqsub.u8	d20, d16, d9
   376b0:	ldmdavs	r7, {r0, r1, r3, r5, r7, pc}^
   376b4:	stceq	0, cr15, [r0], {79}	; 0x4f
   376b8:	addmi	lr, fp, #3
   376bc:			; <UNDEFINED> instruction: 0xf00065e3
   376c0:	sbcsne	r8, r8, r2, lsl #1
   376c4:	andeq	pc, r7, #3
   376c8:	vpmax.s8	<illegal reg q7.5>, q1, q6
   376cc:	ldcpl	3, cr3, [r8], #-4
   376d0:	mvnsle	r4, r0, lsl r2
   376d4:	addcs	r6, r0, #14528	; 0x38c0
   376d8:	tsteq	r7, r3	; <UNPREDICTABLE>
   376dc:	ldrdmi	r1, [sl, -fp]
   376e0:	movwmi	r5, #44281	; 0xacf9
   376e4:			; <UNDEFINED> instruction: 0xf8d554fa
   376e8:			; <UNDEFINED> instruction: 0xf8d99000
   376ec:	stmdacs	r0, {r2, r3, r4, r6}
   376f0:	ldmdbmi	fp!, {r0, r1, r2, r3, r4, r6, ip, lr, pc}^
   376f4:	andeq	pc, r4, r9, lsl #2
   376f8:			; <UNDEFINED> instruction: 0xf7cc4479
   376fc:	strmi	lr, [r4], -ip, ror #17
   37700:	mrcmi	3, 3, fp, cr8, cr0, {3}
   37704:	svcmi	0x00782400
   37708:	stmeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3770c:	ldrbtmi	r4, [pc], #-1150	; 37714 <tcgetattr@plt+0x33644>
   37710:	addeq	lr, r4, r9, lsl #22
   37714:	blcc	b5774 <tcgetattr@plt+0xb16a4>
   37718:	rsbcc	r6, r0, sl, lsr r8
   3771c:			; <UNDEFINED> instruction: 0xf7ff2100
   37720:			; <UNDEFINED> instruction: 0xf104fc27
   37724:	strcc	r0, [r1], #-3096	; 0xfffff3e8
   37728:	stmdacs	r0, {r0, r1, r9, sl, lr}
   3772c:	stmdavs	r9!, {r2, r5, r6, r8, ip, lr, pc}
   37730:	stclvs	12, cr2, [sl, #12]
   37734:	eoreq	pc, ip, r1, asr r8	; <UNPREDICTABLE>
   37738:	tsteq	r7, r2	; <UNPREDICTABLE>
   3773c:	rsceq	lr, r2, #323584	; 0x4f000
   37740:			; <UNDEFINED> instruction: 0xf101fa48
   37744:	andgt	pc, r2, r0, lsl r8	; <UNPREDICTABLE>
   37748:	tsteq	ip, r1, asr #20
   3774c:			; <UNDEFINED> instruction: 0xf43f5481
   37750:			; <UNDEFINED> instruction: 0xf8d5af61
   37754:	ldrb	r9, [fp, r0]
   37758:	ldmpl	r3!, {r2, r5, r6, r8, r9, fp, lr}^
   3775c:	ldr	r6, [fp, r3, lsr #7]
   37760:	strbmi	r4, [r9], -r3, ror #22
   37764:	vnmulmi.f32	s9, s8, s7
   37768:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   3776c:	mrc2	7, 4, pc, cr2, cr15, {7}
   37770:	blmi	18c8970 <tcgetattr@plt+0x18c48a0>
   37774:	stmdavs	r9!, {r5, r9, sl, lr}
   37778:	ldrbtmi	r4, [fp], #-1586	; 0xfffff9ce
   3777c:			; <UNDEFINED> instruction: 0xf7ff9601
   37780:	blmi	18371ac <tcgetattr@plt+0x18330dc>
   37784:	strtmi	r9, [r0], -r1, lsl #20
   37788:	ldrbtmi	r6, [fp], #-2089	; 0xfffff7d7
   3778c:	mcr2	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   37790:	bls	8a508 <tcgetattr@plt+0x86438>
   37794:	stmdavs	r9!, {r5, r9, sl, lr}
   37798:			; <UNDEFINED> instruction: 0xf7ff447b
   3779c:	blmi	16f7190 <tcgetattr@plt+0x16f30c0>
   377a0:	strtmi	r9, [r0], -r1, lsl #20
   377a4:	ldrbtmi	r6, [fp], #-2089	; 0xfffff7d7
   377a8:	mrc2	7, 3, pc, cr4, cr15, {7}
   377ac:	ldrdls	pc, [r0], -r5
   377b0:	blmi	15f1654 <tcgetattr@plt+0x15ed584>
   377b4:	bmi	15c90e0 <tcgetattr@plt+0x15c5010>
   377b8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   377bc:	mcr2	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   377c0:	ldrdls	pc, [r0], -r5
   377c4:	mrrcmi	7, 9, lr, r3, cr5
   377c8:	andcs	r2, r8, #0, 6
   377cc:	cfstrsne	mvf4, [r0, #-496]!	; 0xfffffe10
   377d0:	blx	ff3f57d6 <tcgetattr@plt+0xff3f1706>
   377d4:	bmi	1465ddc <tcgetattr@plt+0x1461d0c>
   377d8:			; <UNDEFINED> instruction: 0xf89446a0
   377dc:	ldmpl	r7!, {r3, ip, pc}
   377e0:	streq	pc, [r8], #-263	; 0xfffffef9
   377e4:	strvs	pc, [pc, -r7, lsl #10]
   377e8:	ldrdne	pc, [r0], -r8
   377ec:	andcs	r4, r8, #78643200	; 0x4b00000
   377f0:			; <UNDEFINED> instruction: 0xf7ff4620
   377f4:	ldrhlt	pc, [r0, #-189]	; 0xffffff43	; <UNPREDICTABLE>
   377f8:			; <UNDEFINED> instruction: 0xf7cc6828
   377fc:	andcs	lr, r0, #220, 16	; 0xdc0000
   37800:	mvnscc	pc, #79	; 0x4f
   37804:	str	r6, [r5, -sl, lsr #32]
   37808:	ldmdavs	r7, {r0, r2, r3, r4, r6, r7, ip, lr, pc}^
   3780c:	strcc	lr, [ip], #-1890	; 0xfffff89e
   37810:	mvnle	r4, r7, lsr #5
   37814:	stmdavs	ip!, {r1, r2, r3, r5, r8, r9, fp, lr}
   37818:			; <UNDEFINED> instruction: 0xf8d358f3
   3781c:	strbmi	r8, [r4, #-0]
   37820:			; <UNDEFINED> instruction: 0xf8dfd01a
   37824:	ldrbtmi	r9, [r9], #248	; 0xf8
   37828:			; <UNDEFINED> instruction: 0xf1084f3d
   3782c:			; <UNDEFINED> instruction: 0xf1080460
   37830:	ldrbtmi	r0, [pc], #-2668	; 37838 <tcgetattr@plt+0x33768>
   37834:			; <UNDEFINED> instruction: 0xf8174620
   37838:			; <UNDEFINED> instruction: 0xf8d93b01
   3783c:	andcs	r1, r8, #0
   37840:			; <UNDEFINED> instruction: 0xf7ff3404
   37844:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   37848:	strmi	sp, [r2, #470]!	; 0x1d6
   3784c:			; <UNDEFINED> instruction: 0xf8d8d1f2
   37850:	stmdavs	ip!, {pc}
   37854:	mvnle	r4, r4, asr #10
   37858:	ldmpl	r3!, {r1, r4, r5, r8, r9, fp, lr}^
   3785c:	cmnlt	r6, #1966080	; 0x1e0000
   37860:	vfma.f32	d20, d2, d17
   37864:	vmul.i8	<illegal reg q10.5>, q1, q8
   37868:	ldrbtmi	r5, [ip], #-2172	; 0xfffff784
   3786c:	ldrsbtlt	pc, [ip], pc	; <UNPREDICTABLE>
   37870:	beq	2b2490 <tcgetattr@plt+0x2ae3c0>
   37874:	streq	lr, [r8, -r6, lsl #22]
   37878:			; <UNDEFINED> instruction: 0xf81b44fb
   3787c:	ldrbmi	r3, [r0], -r1, lsl #22
   37880:	andcs	r6, r8, #2162688	; 0x210000
   37884:	blx	1d7588a <tcgetattr@plt+0x1d717ba>
   37888:	beq	173cb8 <tcgetattr@plt+0x16fbe8>
   3788c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   37890:	ldrbmi	sp, [r7, #-434]	; 0xfffffe4e
   37894:	stmdavs	r1!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   37898:	andspl	pc, r6, r6, lsl #10
   3789c:			; <UNDEFINED> instruction: 0xf7ff2208
   378a0:	strmi	pc, [r3], -r7, ror #22
   378a4:			; <UNDEFINED> instruction: 0xd1a72800
   378a8:	ldrtmi	r6, [r8], -r1, lsr #16
   378ac:			; <UNDEFINED> instruction: 0xf7ff2208
   378b0:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   378b4:	ldmdavs	r6!, {r5, r7, r8, ip, lr, pc}
   378b8:	bicsle	r2, r7, r0, lsl #28
   378bc:	blmi	751974 <tcgetattr@plt+0x74d8a4>
   378c0:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   378c4:	andcc	r2, r8, #0, 14
   378c8:	smlad	r3, sl, r0, r6
   378cc:	andeq	r1, r2, sl, asr #8
   378d0:	muleq	r0, r0, r3
   378d4:	andeq	sp, r0, r4, ror r1
   378d8:	andeq	r3, r2, ip, lsl #31
   378dc:	andeq	r9, r2, sl, lsl r9
   378e0:	strdeq	pc, [r0], -ip
   378e4:	andeq	r3, r2, r8, ror #29
   378e8:	andeq	r9, r2, lr, lsr #17
   378ec:	andeq	r0, r0, ip, lsr #8
   378f0:	andeq	pc, r0, r4, lsl #13
   378f4:	muleq	r0, r2, r6
   378f8:	muleq	r0, r4, r6
   378fc:	andeq	pc, r0, lr, asr #8
   37900:	andeq	pc, r0, lr, lsr r3	; <UNPREDICTABLE>
   37904:	andeq	pc, r0, r4, asr #2
   37908:	andeq	pc, r0, r6, lsl #9
   3790c:	andeq	pc, r0, r4, lsr r6	; <UNPREDICTABLE>
   37910:	andeq	pc, r0, r6, lsr r6	; <UNPREDICTABLE>
   37914:	strdeq	r9, [r2], -r0
   37918:	andeq	r0, r0, r0, lsr #8
   3791c:	muleq	r2, r6, r7
   37920:	andeq	r3, r2, r2, asr #27
   37924:	andeq	r0, r0, ip, lsr r4
   37928:	andeq	r9, r2, r2, asr r7
   3792c:	andeq	r3, r2, ip, ror sp
   37930:	strdeq	r9, [r2], -ip
   37934:	mvnsmi	lr, #737280	; 0xb4000
   37938:	blmi	b89344 <tcgetattr@plt+0xb85274>
   3793c:	bmi	b89180 <tcgetattr@plt+0xb850b0>
   37940:	ldmpl	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
   37944:	cmnlt	ip, #52, 16	; 0x340000
   37948:	ldrtmi	r4, [r0], r5, lsr #12
   3794c:	strtmi	lr, [r8], r2
   37950:	cmplt	r5, #2949120	; 0x2d0000
   37954:	strbmi	r1, [r9], -r8, lsr #26
   37958:	svc	0x00bcf7cb
   3795c:	mvnsle	r2, r0, lsl #16
   37960:	strtmi	lr, [r6], -r2
   37964:	movtlt	r6, #51236	; 0xc824
   37968:	ldrtmi	r1, [r9], -r0, lsr #26
   3796c:	svc	0x00b2f7cb
   37970:	mvnsle	r2, r0, lsl #16
   37974:	ldrdmi	pc, [r0], -r8
   37978:	ldmdavs	r5!, {r0, r9, sp}
   3797c:			; <UNDEFINED> instruction: 0xf1054621
   37980:			; <UNDEFINED> instruction: 0xf7ff006c
   37984:	stmdavs	r3, {r0, r3, r4, r6, r9, fp, ip, sp, lr, pc}
   37988:	tstlt	fp, r1
   3798c:	mvnshi	lr, #12386304	; 0xbd0000
   37990:	ldmdblt	fp, {r0, r1, r5, r6, r7, r9, sl, fp, sp, lr}
   37994:	ldmdavs	sl, {r0, r3, r5, sp, lr, pc}^
   37998:			; <UNDEFINED> instruction: 0x4613b1d2
   3799c:	addsmi	r6, r5, #1703936	; 0x1a0000
   379a0:	strdcs	sp, [r2], -r9
   379a4:	mvnshi	lr, #12386304	; 0xbd0000
   379a8:			; <UNDEFINED> instruction: 0x464846b0
   379ac:	tstcs	r0, r2, asr #12
   379b0:	mrc2	7, 0, pc, cr12, cr15, {7}
   379b4:	ldmdavs	r4!, {r3, r6, r8, fp, ip, sp, pc}
   379b8:	bicsle	r2, r5, r0, lsl #24
   379bc:			; <UNDEFINED> instruction: 0x46324638
   379c0:			; <UNDEFINED> instruction: 0xf7ff2100
   379c4:	stmdacs	r0, {r0, r1, r4, r9, sl, fp, ip, sp, lr, pc}
   379c8:			; <UNDEFINED> instruction: 0xf04fd0d4
   379cc:			; <UNDEFINED> instruction: 0xe7dd30ff
   379d0:	andcs	r1, r8, ip, lsl sp
   379d4:	ldmdb	r2, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   379d8:	stmdacs	r0, {r5, sp, lr}
   379dc:	movwcs	sp, #245	; 0xf5
   379e0:	movwpl	lr, #2496	; 0x9c0
   379e4:	pop	{r3, r4, r9, sl, lr}
   379e8:	strbtcc	r8, [ip], #-1016	; 0xfffffc08
   379ec:	svclt	0x0000e7f1
   379f0:	andeq	r1, r2, r4, lsl #2
   379f4:	muleq	r0, r0, r3
   379f8:	mvnsmi	lr, #737280	; 0xb4000
   379fc:			; <UNDEFINED> instruction: 0xf8df460f
   37a00:	ldrbtmi	r8, [r8], #380	; 0x17c
   37a04:			; <UNDEFINED> instruction: 0xf0002900
   37a08:	ldmdavs	lr!, {r1, r2, r3, r4, r7, pc}
   37a0c:			; <UNDEFINED> instruction: 0xf0002e00
   37a10:	bmi	1717cc4 <tcgetattr@plt+0x1713bf4>
   37a14:			; <UNDEFINED> instruction: 0xf8584b5b
   37a18:			; <UNDEFINED> instruction: 0xf8582002
   37a1c:	ldmdavs	r4, {r0, r1, ip, pc}
   37a20:	ldrdpl	pc, [r0], -r9
   37a24:	andmi	pc, r0, r9, asr #17
   37a28:	stmdavs	r2!, {r2, r4, r5, r6, r8, ip, sp, pc}^
   37a2c:	andcs	r4, r2, r3, lsr #12
   37a30:	adcsmi	r6, r2, #36, 16	; 0x240000
   37a34:	adcmi	sp, fp, #-2147483587	; 0x8000003d
   37a38:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
   37a3c:			; <UNDEFINED> instruction: 0xf8d2f7cf
   37a40:	andmi	pc, r0, r9, asr #17
   37a44:	mvnsle	r2, r0, lsl #24
   37a48:	blmi	1411b18 <tcgetattr@plt+0x140da48>
   37a4c:	andpl	pc, r0, r9, asr #17
   37a50:			; <UNDEFINED> instruction: 0xf858603a
   37a54:			; <UNDEFINED> instruction: 0xf8d88003
   37a58:	strbmi	r5, [r7], -r0
   37a5c:	mcrvs	1, 7, fp, cr12, cr5, {4}
   37a60:	cmplt	ip, ip, ror #10
   37a64:	strtmi	r6, [r0], -r3, lsr #16
   37a68:	adcsmi	r6, r3, #100, 16	; 0x640000
   37a6c:	stcne	15, cr11, [r5, #-96]	; 0xffffffa0
   37a70:			; <UNDEFINED> instruction: 0xf7cbd1f7
   37a74:	eorvs	lr, ip, r0, lsr #31
   37a78:	mvnsle	r2, r0, lsl #24
   37a7c:	ldmdavs	sp!, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
   37a80:	mvnle	r2, r0, lsl #26
   37a84:	orrcs	r4, r0, r1, asr #16
   37a88:	ldrbtmi	r6, [r8], #-3571	; 0xfffff20d
   37a8c:	stmdavs	r4, {r6, r9, fp, lr}^
   37a90:	andeq	pc, r7, r3
   37a94:	blx	107be08 <tcgetattr@plt+0x1077d38>
   37a98:	ldrbtmi	pc, [sl], #-0	; <UNPREDICTABLE>
   37a9c:	b	88ee28 <tcgetattr@plt+0x88ad58>
   37aa0:	strbtpl	r0, [r1], #256	; 0x100
   37aa4:	blcs	55cf8 <tcgetattr@plt+0x51c28>
   37aa8:	bmi	eebfb4 <tcgetattr@plt+0xee7ee4>
   37aac:	blmi	ec8c9c <tcgetattr@plt+0xec4bcc>
   37ab0:	andcs	r4, r0, r1, lsr r6
   37ab4:			; <UNDEFINED> instruction: 0xf7ff447b
   37ab8:	blmi	e76e74 <tcgetattr@plt+0xe72da4>
   37abc:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   37ac0:	teqle	sp, r0, lsl #22
   37ac4:	ldrbtmi	r4, [sl], #-2614	; 0xfffff5ca
   37ac8:			; <UNDEFINED> instruction: 0x46314b36
   37acc:	ldrbtmi	r2, [fp], #-0
   37ad0:	stc2l	7, cr15, [r0], #1020	; 0x3fc
   37ad4:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
   37ad8:	bllt	1d15b4c <tcgetattr@plt+0x1d11a7c>
   37adc:	ldrbtmi	r4, [sl], #-2611	; 0xfffff5cd
   37ae0:			; <UNDEFINED> instruction: 0x46314b33
   37ae4:	ldrbtmi	r2, [fp], #-0
   37ae8:	ldc2l	7, cr15, [r4], {255}	; 0xff
   37aec:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
   37af0:	ldmiblt	fp!, {r0, r1, r3, r4, r9, fp, ip, sp, lr}^
   37af4:	ldrbtmi	r4, [sl], #-2608	; 0xfffff5d0
   37af8:			; <UNDEFINED> instruction: 0x46314b30
   37afc:	ldrbtmi	r2, [fp], #-0
   37b00:	stc2l	7, cr15, [r8], {255}	; 0xff
   37b04:			; <UNDEFINED> instruction: 0xf7cb6e30
   37b08:	mrcvs	15, 3, lr, cr0, cr6, {2}
   37b0c:	svc	0x0052f7cb
   37b10:			; <UNDEFINED> instruction: 0xf7cb6eb0
   37b14:	shsaxmi	lr, r0, r0
   37b18:	blx	75b1e <tcgetattr@plt+0x71a4e>
   37b1c:			; <UNDEFINED> instruction: 0xf7cb4630
   37b20:			; <UNDEFINED> instruction: 0xf8d8ef4a
   37b24:	andcs	r4, r0, r0
   37b28:	pop	{r2, r4, r8, r9, ip, sp, pc}
   37b2c:	bmi	958b14 <tcgetattr@plt+0x954a44>
   37b30:			; <UNDEFINED> instruction: 0xe7bc447a
   37b34:	ldrbtmi	r4, [sl], #-2595	; 0xfffff5dd
   37b38:	bmi	931ab8 <tcgetattr@plt+0x92d9e8>
   37b3c:			; <UNDEFINED> instruction: 0xe7cf447a
   37b40:	ldrbtmi	r4, [sl], #-2594	; 0xfffff5de
   37b44:	blmi	471a4c <tcgetattr@plt+0x46d97c>
   37b48:			; <UNDEFINED> instruction: 0xf8584605
   37b4c:	ldmdavs	ip!, {r0, r1, ip, sp, lr}
   37b50:	stfned	f3, [r0, #-336]!	; 0xfffffeb0
   37b54:			; <UNDEFINED> instruction: 0xf7cb4629
   37b58:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   37b5c:	svcge	0x0055f43f
   37b60:	stmdavs	r4!, {r0, r1, r2, r5, r9, sl, lr}
   37b64:	mvnsle	r2, r0, lsl #24
   37b68:	rscscc	pc, pc, pc, asr #32
   37b6c:	mvnshi	lr, #12386304	; 0xbd0000
   37b70:			; <UNDEFINED> instruction: 0xf7ce4620
   37b74:	strtmi	pc, [r0], -pc, ror #29
   37b78:	mvnshi	lr, #12386304	; 0xbd0000
   37b7c:	andeq	r1, r2, r2, asr #32
   37b80:	andeq	r0, r0, ip, ror r5
   37b84:	andeq	r0, r0, r8, ror #6
   37b88:	muleq	r0, r0, r3
   37b8c:	andeq	r9, r2, r2, lsr r5
   37b90:	andeq	r3, r2, sl, asr fp
   37b94:	andeq	pc, r0, r0, ror #6
   37b98:	andeq	pc, r0, r8, ror #6
   37b9c:	andeq	r3, r2, r8, lsr fp
   37ba0:	andeq	pc, r0, lr, asr #6
   37ba4:	andeq	pc, r0, lr, asr #6
   37ba8:	andeq	r3, r2, lr, lsl fp
   37bac:	andeq	pc, r0, sl, lsr r3	; <UNPREDICTABLE>
   37bb0:	andeq	pc, r0, r6, lsr r3	; <UNPREDICTABLE>
   37bb4:	andeq	r9, r2, lr, asr #9
   37bb8:	andeq	pc, r0, r2, lsr #6
   37bbc:	andeq	r8, r0, sl, asr #21
   37bc0:	ldrdeq	pc, [r0], -r8
   37bc4:	andeq	pc, r0, lr, asr #5
   37bc8:	andeq	pc, r0, r8, asr #5
   37bcc:	andeq	pc, r0, lr, asr #5
   37bd0:	svcmi	0x00f0e92d
   37bd4:	strmi	fp, [lr], r5, lsl #1
   37bd8:	ldmdavc	r3, {r0, r8, r9, ip, pc}
   37bdc:			; <UNDEFINED> instruction: 0xf0002800
   37be0:			; <UNDEFINED> instruction: 0xf1008083
   37be4:	tstls	r2, r0, ror #2
   37be8:	subsle	r2, r7, r0, lsl #22
   37bec:	ldrmi	r9, [r4], r1, lsl #18
   37bf0:	beq	fe073d34 <tcgetattr@plt+0xfe06fc64>
   37bf4:	ldmdbpl	r5, {r0, r8, sl, ip, sp, lr, pc}
   37bf8:			; <UNDEFINED> instruction: 0x31284649
   37bfc:			; <UNDEFINED> instruction: 0xf1099103
   37c00:	stmdbls	r2, {r2, r3, r5, r8, fp}
   37c04:	stmdaeq	r4, {r0, r5, r7, r8, ip, sp, lr, pc}
   37c08:	blcs	1e40010 <tcgetattr@plt+0x1e3bf40>
   37c0c:	blcs	186dce0 <tcgetattr@plt+0x1869c10>
   37c10:	blcc	18ae100 <tcgetattr@plt+0x18aa030>
   37c14:	stmdale	lr!, {r0, r1, r2, r4, r8, r9, fp, sp}
   37c18:			; <UNDEFINED> instruction: 0xf003e8df
   37c1c:	stccs	13, cr2, [sp, #-208]!	; 0xffffff30
   37c20:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   37c24:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   37c28:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   37c2c:	fstmdbxcs	sp!, {d2-d23}	;@ Deprecated
   37c30:	andcc	r2, ip, #2880	; 0xb40
   37c34:	andcs	r2, r1, #8388608	; 0x800000
   37c38:	movweq	lr, #10753	; 0x2a01
   37c3c:	cdpne	3, 5, cr9, cr6, cr0, {0}
   37c40:	vpmax.u8	<illegal reg q7.5>, q3, <illegal reg q2.5>
   37c44:	ldrle	r0, [r0, #-2011]	; 0xfffff825
   37c48:	ldrsbcc	pc, [ip], #-142	; 0xffffff72	; <UNPREDICTABLE>
   37c4c:	eorvc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   37c50:	streq	pc, [r7], #-3
   37c54:	vst1.16	{d15-d16}, [r4], sl
   37c58:	rsblt	r1, r4, #219	; 0xdb
   37c5c:	andlt	pc, r3, r7, lsl r9	; <UNPREDICTABLE>
   37c60:	b	b248ec <tcgetattr@plt+0xb2081c>
   37c64:	ldrbtpl	r0, [ip], #1028	; 0x404
   37c68:	bcs	124910 <tcgetattr@plt+0x120840>
   37c6c:	andcc	sp, r1, #17
   37c70:	strcs	lr, [r4, #-2021]	; 0xfffff81b
   37c74:			; <UNDEFINED> instruction: 0xf04fe7df
   37c78:	strdlt	r3, [r5], -pc	; <UNPREDICTABLE>
   37c7c:	svchi	0x00f0e8bd
   37c80:	ldrb	r2, [r8, r1, lsl #10]
   37c84:	ldrb	r2, [r6, r7, lsl #10]
   37c88:	eorle	r2, fp, fp, lsr #22
   37c8c:	mvnsle	r2, sp, lsr #22
   37c90:			; <UNDEFINED> instruction: 0xf81c2101
   37c94:	blcs	478a0 <tcgetattr@plt+0x437d0>
   37c98:			; <UNDEFINED> instruction: 0xb118d1b7
   37c9c:			; <UNDEFINED> instruction: 0x3004f8be
   37ca0:	eorle	r2, sl, pc, lsr fp
   37ca4:	andlt	r2, r5, r0
   37ca8:	svchi	0x00f0e8bd
   37cac:	streq	lr, [r4], #-2635	; 0xfffff5b5
   37cb0:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, ip, lr}
   37cb4:			; <UNDEFINED> instruction: 0xf8d9d1d9
   37cb8:	ldrbmi	r3, [r3, #-0]!
   37cbc:	blls	6c418 <tcgetattr@plt+0x68348>
   37cc0:	svclt	0x00142e01
   37cc4:			; <UNDEFINED> instruction: 0xf0032300
   37cc8:	blcs	388d4 <tcgetattr@plt+0x34804>
   37ccc:	blls	12c008 <tcgetattr@plt+0x127f38>
   37cd0:			; <UNDEFINED> instruction: 0xf8c9681b
   37cd4:	blcs	b7cdc <tcgetattr@plt+0xb3c0c>
   37cd8:	blls	12c404 <tcgetattr@plt+0x128334>
   37cdc:	movwcs	r4, #5660	; 0x161c
   37ce0:	strb	r6, [r4, r3, lsr #32]
   37ce4:	ldrb	r2, [r4, r0, lsl #2]
   37ce8:			; <UNDEFINED> instruction: 0xf5019901
   37cec:	teqcc	r0, r5, lsl r1
   37cf0:	blcs	5c100 <tcgetattr@plt+0x58030>
   37cf4:	svcge	0x007af47f
   37cf8:	stcls	7, cr14, [r2], {212}	; 0xd4
   37cfc:			; <UNDEFINED> instruction: 0xf8de2080
   37d00:	stmdavs	r1!, {r2, r3, r4, r6, ip, sp}
   37d04:	andeq	pc, r7, #3
   37d08:	blx	103c07c <tcgetattr@plt+0x1037fac>
   37d0c:	sfmpl	f7, 3, [r8], {2}
   37d10:	bicslt	r9, r9, r1, lsl #18
   37d14:	andsmi	r4, r0, #278528	; 0x44000
   37d18:	stmdavs	r4!, {r5, r9, sl, lr}^
   37d1c:	svclt	0x00144479
   37d20:	strcs	r2, [r0, #-1281]	; 0xfffffaff
   37d24:	andvc	r6, sp, r0, lsl #17
   37d28:	andsmi	r5, r4, #228, 24	; 0xe400
   37d2c:	strcs	fp, [r1], #-3860	; 0xfffff0ec
   37d30:	subvc	r2, ip, r0, lsl #8
   37d34:	andsmi	r5, r3, #49920	; 0xc300
   37d38:	movwcs	fp, #7956	; 0x1f14
   37d3c:	addvc	r2, fp, r0, lsl #6
   37d40:	andeq	pc, r4, lr, lsl #2
   37d44:			; <UNDEFINED> instruction: 0xf7ff2100
   37d48:	sbfx	pc, r7, #28, #12
   37d4c:	andsmi	r4, r0, #4, 22	; 0x1000
   37d50:	svclt	0x0014447b
   37d54:	andcs	r2, r0, #268435456	; 0x10000000
   37d58:			; <UNDEFINED> instruction: 0xe7f1721a
   37d5c:	ldrdeq	r3, [r2], -r8
   37d60:	andeq	r9, r2, ip, ror #4
   37d64:			; <UNDEFINED> instruction: 0x460db5f8
   37d68:	strmi	r6, [r7], -r9, lsl #16
   37d6c:			; <UNDEFINED> instruction: 0x461e4614
   37d70:	stfned	f3, [r8, #-164]	; 0xffffff5c
   37d74:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
   37d78:	stc	7, cr15, [ip, #812]!	; 0x32c
   37d7c:	stfcsd	f3, [r1], {112}	; 0x70
   37d80:	stmdbmi	r8!, {r0, r2, r8, sl, fp, ip, lr, pc}
   37d84:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   37d88:	stc	7, cr15, [r4, #812]!	; 0x32c
   37d8c:	mcrne	1, 3, fp, cr2, cr0, {1}
   37d90:	stmdale	r3, {r0, r1, r9, fp, sp}
   37d94:			; <UNDEFINED> instruction: 0xf002e8df
   37d98:	streq	r2, [r8, #-270]!	; 0xfffffef2
   37d9c:	rscscc	pc, pc, pc, asr #32
   37da0:	ldmib	r6, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   37da4:	strtmi	r0, [sl], -r0, lsl #2
   37da8:	stc2	7, cr15, [r0], #-1020	; 0xfffffc04
   37dac:	ble	b41db4 <tcgetattr@plt+0xb3dce4>
   37db0:	ldcllt	0, cr2, [r8, #4]!
   37db4:			; <UNDEFINED> instruction: 0x462a6830
   37db8:			; <UNDEFINED> instruction: 0xf7ff2100
   37dbc:	stmdacs	r0, {r0, r1, r2, r4, sl, fp, ip, sp, lr, pc}
   37dc0:	blmi	6aeda0 <tcgetattr@plt+0x6aacd0>
   37dc4:	bmi	6896ac <tcgetattr@plt+0x6855dc>
   37dc8:	ldrbtmi	r6, [fp], #-2089	; 0xfffff7d7
   37dcc:			; <UNDEFINED> instruction: 0xf7ff447a
   37dd0:	stmdacc	r0, {r0, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   37dd4:	andcs	fp, r1, r8, lsl pc
   37dd8:	ldmib	r6, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   37ddc:	strtmi	r0, [sl], -r0, lsl #2
   37de0:	stc2	7, cr15, [r4], {255}	; 0xff
   37de4:	ldcllt	15, cr0, [r8, #768]!	; 0x300
   37de8:			; <UNDEFINED> instruction: 0x462a6830
   37dec:			; <UNDEFINED> instruction: 0xf7ff2100
   37df0:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   37df4:	stmdavs	r9!, {r2, r3, r4, r6, r7, r8, r9, fp, ip, lr, pc}
   37df8:	ldmib	r6, {r3, r4, r5, r9, sl, lr}^
   37dfc:			; <UNDEFINED> instruction: 0xf7ff2301
   37e00:	stmdacc	r0, {r0, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   37e04:	andcs	fp, r1, r8, lsl pc
   37e08:	stmdavs	r9!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   37e0c:	ldmib	r6, {r3, r4, r5, r9, sl, lr}^
   37e10:			; <UNDEFINED> instruction: 0xf7ff2302
   37e14:	stmdacc	r0, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   37e18:	andcs	fp, r1, r8, lsl pc
   37e1c:	svclt	0x0000bdf8
   37e20:	andeq	pc, r0, lr, ror r0	; <UNPREDICTABLE>
   37e24:	andeq	pc, r0, lr, rrx
   37e28:	andeq	pc, r0, r2, lsr #32
   37e2c:	andeq	pc, r0, r4, lsr #32
   37e30:	svcmi	0x00f0e92d
   37e34:	ldmdavs	r4, {r3, r7, r9, sl, lr}
   37e38:	svceq	0x0001f1b8
   37e3c:	addlt	r4, r3, r6, ror #18
   37e40:	pkhbtmi	r4, r1, r6, lsl #12
   37e44:	stmdavc	r3!, {r0, r3, r4, r5, r6, sl, lr}
   37e48:	bmi	196c04c <tcgetattr@plt+0x1967f7c>
   37e4c:	stmpl	sl, {r8, r9, sl, sp}
   37e50:	blcs	adc65c <tcgetattr@plt+0xad858c>
   37e54:	subs	sp, fp, r1, lsl #2
   37e58:			; <UNDEFINED> instruction: 0xf0137823
   37e5c:	ldrsbtle	r0, [r2], -pc
   37e60:	svclt	0x00182b2c
   37e64:	strtmi	r2, [r1], -r9, lsl #22
   37e68:	streq	pc, [r1], #-260	; 0xfffffefc
   37e6c:	andcs	fp, r1, #20, 30	; 0x50
   37e70:	blcs	f80678 <tcgetattr@plt+0xf7c5a8>
   37e74:	movwcs	fp, #3852	; 0xf0c
   37e78:	movweq	pc, #4098	; 0x1002	; <UNPREDICTABLE>
   37e7c:	mvnle	r2, r0, lsl #22
   37e80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37e84:	blls	93eb8 <tcgetattr@plt+0x8fde8>
   37e88:	ldrdge	pc, [r0], -r6
   37e8c:			; <UNDEFINED> instruction: 0xb327681d
   37e90:	rsbsle	r2, pc, r0, lsl #26
   37e94:	mul	r2, fp, r6
   37e98:	stmdavs	sp!, {r0, r1, r3, r5, r7, r9, sl, lr}
   37e9c:	stfned	f3, [r8, #-180]!	; 0xffffff4c
   37ea0:			; <UNDEFINED> instruction: 0xf7cb4651
   37ea4:	stmdacs	r0, {r3, r4, r8, sl, fp, sp, lr, pc}
   37ea8:			; <UNDEFINED> instruction: 0x4658d1f6
   37eac:			; <UNDEFINED> instruction: 0xf7fe4639
   37eb0:	svceq	0x00c0ffdd
   37eb4:	eorsvs	fp, r4, r8, lsr fp
   37eb8:	blcs	55f4c <tcgetattr@plt+0x51e7c>
   37ebc:	andcs	sp, r0, sp, asr #3
   37ec0:	pop	{r0, r1, ip, sp, pc}
   37ec4:	blcs	5be8c <tcgetattr@plt+0x57dbc>
   37ec8:	addhi	pc, r2, r0, asr #32
   37ecc:	blls	93f60 <tcgetattr@plt+0x8fe90>
   37ed0:	ldrdge	pc, [r0], -r6
   37ed4:	svccs	0x0000681d
   37ed8:			; <UNDEFINED> instruction: 0xf8ddd1da
   37edc:	ldmdblt	sp, {r2, ip, sp, pc}
   37ee0:	strtmi	lr, [fp], r8
   37ee4:			; <UNDEFINED> instruction: 0xb12d682d
   37ee8:	ldrbmi	r1, [r1], -r8, lsr #26
   37eec:	ldcl	7, cr15, [r2], #812	; 0x32c
   37ef0:	mvnsle	r2, r0, lsl #16
   37ef4:			; <UNDEFINED> instruction: 0x46334659
   37ef8:	strbmi	r4, [r8], -r2, asr #12
   37efc:			; <UNDEFINED> instruction: 0xff32f7ff
   37f00:	stmdacs	r0, {r6, r7, r8, r9, sl, fp}
   37f04:			; <UNDEFINED> instruction: 0xf04fd0d7
   37f08:	strdlt	r3, [r3], -pc	; <UNPREDICTABLE>
   37f0c:	svchi	0x00f0e8bd
   37f10:	bcs	560a0 <tcgetattr@plt+0x51fd0>
   37f14:	blls	ac5a0 <tcgetattr@plt+0xa84d0>
   37f18:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
   37f1c:	ldcmi	0, cr13, [r0], #-828	; 0xfffffcc4
   37f20:	ldrbtmi	r9, [ip], #-3329	; 0xfffff2ff
   37f24:	strtmi	r3, [r0], -r4, lsl #2
   37f28:	ldcl	7, cr15, [r4], {203}	; 0xcb
   37f2c:	ldrtmi	fp, [r9], -r0, asr #2
   37f30:	svccs	0x00004628
   37f34:			; <UNDEFINED> instruction: 0xf7fed036
   37f38:	svceq	0x00c0ff99
   37f3c:	mvnle	r2, r0, lsl #16
   37f40:	stmdavs	r9!, {r0, r2, r3, r5, fp, sp, lr}
   37f44:	mvnle	r2, r0, lsl #18
   37f48:	blcs	71e34 <tcgetattr@plt+0x6dd64>
   37f4c:	stclne	0, cr13, [r0], #-220	; 0xffffff24
   37f50:			; <UNDEFINED> instruction: 0xf04f461a
   37f54:	bcs	f7a75c <tcgetattr@plt+0xf7668c>
   37f58:	strmi	fp, [r2], r8, lsl #30
   37f5c:	blcs	b5fa4 <tcgetattr@plt+0xb1ed4>
   37f60:	mvnsle	r2, r0, lsl #20
   37f64:	svceq	0x0000f1ba
   37f68:	blmi	76c000 <tcgetattr@plt+0x767f30>
   37f6c:	stccs	8, cr15, [r1], {10}
   37f70:	ldmdavs	ip, {r0, r1, r3, r6, r7, fp, ip, lr}
   37f74:	svcls	0x00019301
   37f78:	eor	fp, r5, ip, lsl r9
   37f7c:	stmdavs	r4!, {r0, r1, r2, r5, r9, sl, lr}
   37f80:	stfned	f3, [r0, #-176]!	; 0xffffff50
   37f84:			; <UNDEFINED> instruction: 0xf7cb4651
   37f88:	stmdacs	r0, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
   37f8c:	ldmdavs	r4!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   37f90:	ldrb	r7, [lr, -r3, lsr #16]
   37f94:	ldrdlt	pc, [r4], -sp
   37f98:			; <UNDEFINED> instruction: 0x46584639
   37f9c:			; <UNDEFINED> instruction: 0xff66f7fe
   37fa0:	str	r0, [r7, r0, asr #31]
   37fa4:			; <UNDEFINED> instruction: 0x46424633
   37fa8:	strbmi	r4, [r8], -r9, lsr #12
   37fac:	mrc2	7, 6, pc, cr10, cr15, {7}
   37fb0:	strb	r0, [r3, r0, asr #31]
   37fb4:	ldrbmi	r4, [r7], -r9, lsl #20
   37fb8:	andls	r5, r1, #9043968	; 0x8a0000
   37fbc:	bmi	231ce8 <tcgetattr@plt+0x22dc18>
   37fc0:	stmpl	sl, {r0, r1, r2, r3, r4, r9, sl, lr}
   37fc4:	strb	r9, [r8, -r1, lsl #4]
   37fc8:			; <UNDEFINED> instruction: 0x461f6834
   37fcc:	strb	r7, [r0, -r3, lsr #16]
   37fd0:	strcc	r4, [r1], #-1569	; 0xfffff9df
   37fd4:	svclt	0x0000e754
   37fd8:	andeq	r0, r2, r0, lsl #24
   37fdc:	muleq	r0, r0, r3
   37fe0:	ldrdeq	lr, [r0], -r2
   37fe4:	mvnsmi	lr, sp, lsr #18
   37fe8:	bmi	b4984c <tcgetattr@plt+0xb4577c>
   37fec:	blmi	b64214 <tcgetattr@plt+0xb60144>
   37ff0:	stmdavc	ip, {r1, r3, r4, r5, r6, sl, lr}
   37ff4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   37ff8:			; <UNDEFINED> instruction: 0xf04f9307
   37ffc:	stccs	3, cr0, [r0], {-0}
   38000:			; <UNDEFINED> instruction: 0x460ed03d
   38004:	strmi	r4, [sp], -r0, lsl #13
   38008:	stccs	0, cr14, [sp], #-20	; 0xffffffec
   3800c:			; <UNDEFINED> instruction: 0xf815d005
   38010:	stccs	15, cr4, [r0], {1}
   38014:	stccs	0, cr13, [fp], #-204	; 0xffffff34
   38018:	blge	12c7fc <tcgetattr@plt+0x12872c>
   3801c:	strtmi	r2, [r9], -pc, lsl #4
   38020:			; <UNDEFINED> instruction: 0xf7cb4618
   38024:	tstcs	r0, r0, lsr #30
   38028:	ldmdavc	r2!, {r0, r3, r5, ip, sp, lr}
   3802c:	andsne	pc, fp, sp, lsl #17
   38030:			; <UNDEFINED> instruction: 0x46032a3f
   38034:	ldmdavc	r2!, {r5, r8, ip, lr, pc}^
   38038:	tstle	sp, pc, lsr sl
   3803c:	ldmiblt	sl, {r1, r4, r5, r7, fp, ip, sp, lr}^
   38040:			; <UNDEFINED> instruction: 0x36014918
   38044:	ldmdavc	r2!, {r0, r3, r4, r5, r6, sl, lr}
   38048:	smlabtcc	r1, sp, r9, lr
   3804c:	vnmlsmi.f16	s22, s12, s20	; <UNPREDICTABLE>
   38050:			; <UNDEFINED> instruction: 0x4640447e
   38054:	tstcs	r3, sl, ror #12
   38058:			; <UNDEFINED> instruction: 0xf7ff9600
   3805c:	stmiblt	r0!, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   38060:	bmi	4d4118 <tcgetattr@plt+0x4d0048>
   38064:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   38068:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3806c:	subsmi	r9, sl, r7, lsl #22
   38070:	andlt	sp, r8, r2, lsl r1
   38074:	ldrhhi	lr, [r0, #141]!	; 0x8d
   38078:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
   3807c:	blmi	3b2010 <tcgetattr@plt+0x3adf40>
   38080:	rscscc	pc, pc, pc, asr #32
   38084:	eorsvs	r4, fp, fp, ror r4
   38088:	blmi	33203c <tcgetattr@plt+0x32df6c>
   3808c:	rscscc	pc, pc, pc, asr #32
   38090:	eorsvs	r4, fp, fp, ror r4
   38094:	strb	r7, [r4, ip, lsr #32]!
   38098:	ldc	7, cr15, [r0, #-812]	; 0xfffffcd4
   3809c:	andeq	r0, r2, r4, asr sl
   380a0:	andeq	r0, r0, r0, asr #6
   380a4:	andeq	r8, r0, r4, lsl #11
   380a8:	andeq	lr, r0, r8, ror #26
   380ac:	ldrdeq	r0, [r2], -lr
   380b0:	andeq	lr, r0, r2, lsr #27
   380b4:			; <UNDEFINED> instruction: 0x0000edb4
   380b8:	muleq	r0, r0, sp
   380bc:	svclt	0x00004770
   380c0:	ldmdale	r3!, {r1, r8, fp, sp}
   380c4:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   380c8:	ldrbtmi	fp, [ip], #1528	; 0x5f8
   380cc:			; <UNDEFINED> instruction: 0x460d4616
   380d0:	ldrdvc	pc, [ip], -ip
   380d4:	subsne	pc, ip, #1048576	; 0x100000
   380d8:	svccs	0x00002380
   380dc:	shadd16mi	fp, r8, r8
   380e0:	eormi	pc, r2, r6, asr r8	; <UNPREDICTABLE>
   380e4:			; <UNDEFINED> instruction: 0xf0016dc1
   380e8:	sbcne	r0, r9, r7, lsl #4
   380ec:	vpmax.s8	<illegal reg q7.5>, q1, <illegal reg q1.5>
   380f0:	andsmi	r5, r3, r3, ror #24
   380f4:	mcrvs	1, 6, sp, cr2, cr6, {0}
   380f8:	strbteq	pc, [ip], #-256	; 0xffffff00	; <UNPREDICTABLE>
   380fc:	andcc	pc, ip, ip, asr #17
   38100:	ldmdavs	r0, {r1, r4, r6, r8, ip, sp, pc}
   38104:	ldrtmi	r4, [r2], -r9, lsr #12
   38108:			; <UNDEFINED> instruction: 0xffdaf7ff
   3810c:	stmdavs	r3!, {r3, r7, r8, ip, sp, pc}
   38110:	ldmdavs	sl, {r2, r3, r4, r8, sl, fp, ip}^
   38114:	mvnsle	r2, r0, lsl #20
   38118:	vnmlsne.f16	s8, s6, s16	; <UNPREDICTABLE>
   3811c:	svclt	0x00184479
   38120:	sbcvs	r2, pc, r1, lsl #6
   38124:			; <UNDEFINED> instruction: 0xf083fab3
   38128:			; <UNDEFINED> instruction: 0xbdf80940
   3812c:	rscscc	pc, pc, pc, asr #32
   38130:	stmdavs	r2!, {r4, r5, r6, r8, r9, sl, lr}
   38134:	svclt	0x0000e7f0
   38138:	strdeq	r8, [r2], -r2
   3813c:	andeq	r8, r2, r0, lsr #29
   38140:	ldrblt	fp, [r8, #2913]!	; 0xb61
   38144:	svcmi	0x00184615
   38148:	ldmvs	r4, {r7, r8, r9, sp}
   3814c:	ldmvs	lr!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   38150:	svclt	0x00182e00
   38154:	stclvs	6, cr4, [r1, #192]	; 0xc0
   38158:	andeq	pc, r7, #1
   3815c:	blx	10fc488 <tcgetattr@plt+0x10f83b8>
   38160:	sfmpl	f7, 3, [r3], #-8
   38164:	tstle	r5, r3, lsl r0
   38168:			; <UNDEFINED> instruction: 0xf1006ec2
   3816c:	rscsvs	r0, fp, ip, ror #8
   38170:	ldmdavs	r0, {r1, r4, r6, r8, ip, sp, pc}
   38174:	strtmi	r2, [sl], -r0, lsl #2
   38178:			; <UNDEFINED> instruction: 0xffe2f7ff
   3817c:	stmdavs	r3!, {r3, r7, r8, ip, sp, pc}
   38180:	ldmdavs	sl, {r2, r3, r4, r8, sl, fp, ip}^
   38184:	mvnsle	r2, r0, lsl #20
   38188:	vnmlsne.f16	s8, s6, s16	; <UNPREDICTABLE>
   3818c:	svclt	0x00184479
   38190:	sbcvs	r2, lr, r1, lsl #6
   38194:			; <UNDEFINED> instruction: 0xf083fab3
   38198:			; <UNDEFINED> instruction: 0xbdf80940
   3819c:	rscscc	pc, pc, pc, asr #32
   381a0:	stmdavs	r2!, {r4, r5, r6, r8, r9, sl, lr}
   381a4:	svclt	0x0000e7f0
   381a8:	andeq	r8, r2, r0, ror lr
   381ac:	andeq	r8, r2, r0, lsr lr
   381b0:	blmi	265698 <tcgetattr@plt+0x2615c8>
   381b4:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   381b8:	strmi	fp, [r5], -ip, asr #2
   381bc:	stmdavs	r4!, {r0, sp, lr, pc}
   381c0:	stmiavs	r1!, {r2, r3, r5, r8, ip, sp, pc}
   381c4:			; <UNDEFINED> instruction: 0xf7cb4628
   381c8:	stmdacs	r0, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
   381cc:			; <UNDEFINED> instruction: 0x4620d1f7
   381d0:	svclt	0x0000bd38
   381d4:	andeq	r8, r2, r8, lsl lr
   381d8:	blmi	54aa2c <tcgetattr@plt+0x54695c>
   381dc:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
   381e0:			; <UNDEFINED> instruction: 0x460cb09a
   381e4:	ldmpl	r3, {r0, r8, ip, pc}^
   381e8:	tstls	r9, #1769472	; 0x1b0000
   381ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   381f0:	cdp	7, 5, cr15, cr12, cr11, {6}
   381f4:	strmi	sl, [r1], -r2, lsl #20
   381f8:			; <UNDEFINED> instruction: 0xf7cb2003
   381fc:	stmdacs	r0, {r1, r4, r6, r8, sl, fp, sp, lr, pc}
   38200:	bvs	ff8eee20 <tcgetattr@plt+0xff8ead50>
   38204:	addsmi	r9, r3, #13312	; 0x3400
   38208:	rscvs	fp, r3, #776	; 0x308
   3820c:	strtvs	r9, [r2], #-2578	; 0xfffff5ee
   38210:	blmi	1caa34 <tcgetattr@plt+0x1c6964>
   38214:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   38218:	blls	692288 <tcgetattr@plt+0x68e1b8>
   3821c:	qaddle	r4, sl, r1
   38220:	ldclt	0, cr11, [r0, #-104]	; 0xffffff98
   38224:	mcrr	7, 12, pc, sl, cr11	; <UNPREDICTABLE>
   38228:	andeq	r0, r2, r6, ror #16
   3822c:	andeq	r0, r0, r0, asr #6
   38230:	andeq	r0, r2, r0, lsr r8
   38234:	ldrbmi	lr, [r0, sp, lsr #18]!
   38238:	ldmib	r1, {r2, r3, r9, sl, lr}^
   3823c:	stmiavs	lr, {r8, fp, sp, pc}^
   38240:	ldrdhi	pc, [ip], -r1	; <UNPREDICTABLE>
   38244:	stcvs	12, cr6, [pc], {13}
   38248:	cdp	7, 3, cr15, cr0, cr11, {6}
   3824c:	strmi	r4, [r1], -r2, lsr #12
   38250:			; <UNDEFINED> instruction: 0xf7cb2003
   38254:	b	16f36f4 <tcgetattr@plt+0x16ef624>
   38258:	svclt	0x000c0309
   3825c:	movwcs	r2, #769	; 0x301
   38260:	svclt	0x00182e00
   38264:	stmdacs	r0, {r8, r9, sp}
   38268:	ldmiblt	fp!, {r0, r1, r3, r4, r8, r9, fp, ip, lr, pc}
   3826c:	movwcs	lr, #2516	; 0x9d4
   38270:	eorle	r4, r1, r3, lsl r3
   38274:	mvnlt	r6, r3, ror #18
   38278:	ldrmi	r6, [r8, #2787]	; 0xae3
   3827c:	stcvs	12, cr13, [r3], #-100	; 0xffffff9c
   38280:			; <UNDEFINED> instruction: 0xd116429d
   38284:	addsmi	r6, pc, #41728	; 0xa300
   38288:	svclt	0x00acd008
   3828c:	andcs	r2, r0, #268435456	; 0x10000000
   38290:	svclt	0x000c429d
   38294:			; <UNDEFINED> instruction: 0xf0424615
   38298:	ldmdblt	r5, {r0, r8, sl}^
   3829c:	ldmfd	sp!, {sp}
   382a0:	strdcs	r8, [r0], -r0
   382a4:	andcs	r2, r0, #0, 2
   382a8:	smlabteq	r0, r4, r9, lr
   382ac:	blcs	5063c <tcgetattr@plt+0x4c56c>
   382b0:			; <UNDEFINED> instruction: 0xf04fd1f4
   382b4:	udf	#8975	; 0x230f
   382b8:	blcs	5264c <tcgetattr@plt+0x4e57c>
   382bc:	ubfx	sp, sl, #3, #25
   382c0:	ldrlt	r4, [r8, #-648]!	; 0xfffffd78
   382c4:	svclt	0x00084604
   382c8:	andle	r4, sp, r5, lsl #12
   382cc:	movwcs	fp, #8116	; 0x1fb4
   382d0:	stmdacs	r0, {r8, r9, sp}
   382d4:	movwcs	fp, #4020	; 0xfb4
   382d8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   382dc:	ldrbcc	pc, [pc, #79]!	; 38333 <tcgetattr@plt+0x34263>	; <UNPREDICTABLE>
   382e0:	strtmi	fp, [r0], -r3, lsr #18
   382e4:	cdp	7, 13, cr15, cr0, cr11, {6}
   382e8:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   382ec:			; <UNDEFINED> instruction: 0xf7cb460d
   382f0:			; <UNDEFINED> instruction: 0x4629ec10
   382f4:			; <UNDEFINED> instruction: 0xffe4f7ff
   382f8:	ldrb	r4, [r2, r5, lsl #12]!
   382fc:	blmi	124764 <tcgetattr@plt+0x120694>
   38300:	andsvs	r4, r8, fp, ror r4
   38304:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   38308:			; <UNDEFINED> instruction: 0xe7f84478
   3830c:	andeq	r3, r2, r0, lsl #6
   38310:	andeq	r0, r0, r9, lsl #2
   38314:	tstlt	r9, #112, 10	; 0x1c000000
   38318:	andscs	r4, ip, r6, lsl #12
   3831c:			; <UNDEFINED> instruction: 0xf7cb460d
   38320:	strmi	lr, [r4], -lr, lsr #25
   38324:	ldrsbcs	fp, [r8], #-16
   38328:	stc	7, cr15, [r8], #812	; 0x32c
   3832c:	lslvs	r4, r3, #12
   38330:	ldrtmi	fp, [r0], -r0, asr #6
   38334:	ldc2	7, cr15, [r6], {218}	; 0xda
   38338:	adcvs	r4, r0, r6, lsl #12
   3833c:	movwcs	fp, #464	; 0x1d0
   38340:	cmnvs	r3, r1, lsl #4
   38344:	stmib	r4, {r3, r5, r9, sl, lr}^
   38348:	stmibvs	r1!, {r0, r1, r8, r9, sp}
   3834c:			; <UNDEFINED> instruction: 0xf7ff6065
   38350:	blmi	438064 <tcgetattr@plt+0x433f94>
   38354:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   38358:	eorvs	r6, r2, ip, lsl r0
   3835c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   38360:			; <UNDEFINED> instruction: 0xff26f7ff
   38364:	stmdacs	r0, {r2, r9, sl, lr}
   38368:	stmiavs	r3, {r3, r4, r5, r6, r7, ip, lr, pc}^
   3836c:	sbcvs	r3, r3, r1, lsl #6
   38370:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   38374:			; <UNDEFINED> instruction: 0xf7cb69a0
   38378:			; <UNDEFINED> instruction: 0x4620eb1e
   3837c:	bl	6f62b0 <tcgetattr@plt+0x6f21e0>
   38380:			; <UNDEFINED> instruction: 0xe7eb4634
   38384:	ldrmi	r4, [ip], -r0, lsr #12
   38388:	bl	5762bc <tcgetattr@plt+0x5721ec>
   3838c:	svclt	0x0000e7e6
   38390:	andeq	r8, r2, r8, ror ip
   38394:			; <UNDEFINED> instruction: 0xb128b508
   38398:			; <UNDEFINED> instruction: 0xff0af7ff
   3839c:	svclt	0x00183800
   383a0:	stclt	0, cr2, [r8, #-4]
   383a4:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   383a8:	stmdacc	r0, {r3, r4, fp, sp, lr}
   383ac:	andcs	fp, r1, r8, lsl pc
   383b0:	svclt	0x0000bd08
   383b4:	andeq	r8, r2, r6, lsr #24
   383b8:	ldrlt	r4, [r8, #-2581]!	; 0xfffff5eb
   383bc:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
   383c0:	addmi	fp, r3, #-1073741806	; 0xc0000012
   383c4:	tstle	r2, r4, lsl #12
   383c8:	addsmi	lr, ip, #9
   383cc:	ldrmi	sp, [sl], -r7
   383d0:	blcs	52444 <tcgetattr@plt+0x4e374>
   383d4:			; <UNDEFINED> instruction: 0xf04fd1f9
   383d8:			; <UNDEFINED> instruction: 0x462835ff
   383dc:	stmiavs	r5!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   383e0:	rscvs	r3, r5, r1, lsl #26
   383e4:	stcle	13, cr2, [sp], {-0}
   383e8:	ldmib	r4, {r0, r1, r2, r3, r8, ip, lr, pc}^
   383ec:	andsvs	r3, r3, r0
   383f0:	ldcl	7, cr15, [sl, #-812]!	; 0xfffffcd4
   383f4:			; <UNDEFINED> instruction: 0xf7cb68a0
   383f8:			; <UNDEFINED> instruction: 0x4620eade
   383fc:	b	ff6f6330 <tcgetattr@plt+0xff6f2260>
   38400:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   38404:	strtmi	r2, [r8], -r0, lsl #10
   38408:			; <UNDEFINED> instruction: 0xf7cbbd38
   3840c:	svclt	0x0000ee32
   38410:	andeq	r8, r2, r0, lsl ip
   38414:			; <UNDEFINED> instruction: 0x4606b570
   38418:	strmi	r4, [ip], -r8, lsl #12
   3841c:			; <UNDEFINED> instruction: 0xf7cb4615
   38420:			; <UNDEFINED> instruction: 0x4630ee34
   38424:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
   38428:	cmpmi	r1, r0, asr #4	; <UNPREDICTABLE>
   3842c:	stcl	7, cr15, [r2], #-812	; 0xfffffcd4
   38430:	blle	2c2438 <tcgetattr@plt+0x2be368>
   38434:			; <UNDEFINED> instruction: 0xf7ff4621
   38438:	stmdacs	r0, {r0, r1, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   3843c:	stmdavs	r8!, {r0, r2, r8, r9, fp, ip, lr, pc}^
   38440:			; <UNDEFINED> instruction: 0xf7ff69a9
   38444:	andcs	pc, r0, r9, asr #29
   38448:			; <UNDEFINED> instruction: 0x4628bd70
   3844c:			; <UNDEFINED> instruction: 0xffb4f7ff
   38450:	rscscc	pc, pc, pc, asr #32
   38454:	svclt	0x0000bd70
   38458:	mvnsmi	lr, sp, lsr #18
   3845c:	strmi	r4, [r4], -lr, lsl #12
   38460:	stmdavs	r0, {r0, r7, r8, fp, sp, lr}^
   38464:			; <UNDEFINED> instruction: 0xf7ff4615
   38468:	cmplt	r8, r5, ror #29	; <UNPREDICTABLE>
   3846c:	ldmib	r4, {r0, r4, r8, r9, fp, lr}^
   38470:	ldrbtmi	r0, [fp], #-2049	; 0xfffff7ff
   38474:			; <UNDEFINED> instruction: 0xf7cb681f
   38478:			; <UNDEFINED> instruction: 0x4622ed1a
   3847c:	strbmi	r4, [r0], -r1, lsl #12
   38480:	stmiblt	r0!, {r3, r4, r5, r7, r8, r9, sl, lr}
   38484:	stmdavs	r3!, {r0, r3, r5, r9, sl, lr}^
   38488:	ldrtmi	r2, [r0], -r1, lsl #4
   3848c:	bl	fe6f63c0 <tcgetattr@plt+0xfe6f22f0>
   38490:	stmdbvs	r3!, {r1, r5, r6, r8, fp, sp, lr}
   38494:	andcc	r2, r1, #0, 2
   38498:	ldrmi	r6, [r3], #-353	; 0xfffffe9f
   3849c:			; <UNDEFINED> instruction: 0x612369a1
   384a0:	stmdavs	r0!, {r0, r2, r9, sl, lr}^
   384a4:	mrc2	7, 4, pc, cr8, cr15, {7}
   384a8:	pop	{r3, r5, r9, sl, lr}
   384ac:			; <UNDEFINED> instruction: 0xf04f81f0
   384b0:	udf	#37727	; 0x935f
   384b4:	andeq	r3, r2, lr, lsl #3
   384b8:	mvnsmi	lr, sp, lsr #18
   384bc:			; <UNDEFINED> instruction: 0xb3204606
   384c0:	stmdavs	r0, {r0, r7, r8, fp, sp, lr}^
   384c4:	mrc2	7, 5, pc, cr6, cr15, {7}
   384c8:	ldmdavs	r0!, {r3, r5, r6, r8, fp, ip, sp, pc}^
   384cc:	b	1476400 <tcgetattr@plt+0x1472330>
   384d0:	ldmibvs	r1!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}
   384d4:	cmnvs	r3, r1, lsl #6
   384d8:	ldmdavs	r0!, {r0, r2, r9, sl, lr}^
   384dc:	mrc2	7, 3, pc, cr12, cr15, {7}
   384e0:	pop	{r3, r5, r9, sl, lr}
   384e4:	blmi	818cac <tcgetattr@plt+0x814bdc>
   384e8:	streq	lr, [r1, #-2518]	; 0xfffff62a
   384ec:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   384f0:	ldcl	7, cr15, [ip], {203}	; 0xcb
   384f4:			; <UNDEFINED> instruction: 0x46014632
   384f8:	strmi	r4, [r0, r8, lsr #12]!
   384fc:	rscle	r2, r4, r0, lsl #16
   38500:	ldrbcc	pc, [pc, #79]!	; 38557 <tcgetattr@plt+0x34487>	; <UNPREDICTABLE>
   38504:	pop	{r3, r5, r9, sl, lr}
   38508:	blmi	618cd0 <tcgetattr@plt+0x614c00>
   3850c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   38510:	svcmi	0x0016b32c
   38514:	ldrbtmi	r4, [pc], #-1541	; 3851c <tcgetattr@plt+0x3444c>
   38518:	stmdavs	r0!, {r0, r2, r3, sp, lr, pc}^
   3851c:	b	a76450 <tcgetattr@plt+0xa72380>
   38520:	stmibvs	r1!, {r0, r1, r5, r6, r8, fp, sp, lr}
   38524:	cmnvs	r3, r1, lsl #6
   38528:	stmdavs	r0!, {r0, r2, r8, r9, lr}^
   3852c:	mrc2	7, 2, pc, cr4, cr15, {7}
   38530:	stccs	8, cr6, [r0], {36}	; 0x24
   38534:	stmibvs	r1!, {r2, r4, r6, r7, ip, lr, pc}
   38538:			; <UNDEFINED> instruction: 0xf7ff6860
   3853c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   38540:	ldmib	r4, {r0, r1, r3, r5, r6, r7, ip, lr, pc}^
   38544:	ldmdavs	lr!, {r0, fp}
   38548:	ldc	7, cr15, [r0], #812	; 0x32c
   3854c:	strmi	r4, [r1], -r2, lsr #12
   38550:	ldrmi	r4, [r0, r0, asr #12]!
   38554:	rscle	r2, r0, r0, lsl #16
   38558:	ldrbcc	pc, [pc, #79]!	; 385af <tcgetattr@plt+0x344df>	; <UNPREDICTABLE>
   3855c:			; <UNDEFINED> instruction: 0x4625e7d2
   38560:	svclt	0x0000e7be
   38564:	andeq	r3, r2, r4, lsl r1
   38568:	andeq	r8, r2, r0, asr #21
   3856c:	andeq	r3, r2, sl, ror #1
   38570:	mvnsmi	lr, sp, lsr #18
   38574:	strmi	fp, [r5], -r2, lsl #1
   38578:	svcls	0x00086880
   3857c:	stmiavc	r3!, {r0, r1, r5, r9, fp, sp, lr, pc}^
   38580:	strmi	r6, [lr], -fp, ror #16
   38584:	sfmvs	f4, 4, [r9], #736	; 0x2e0
   38588:			; <UNDEFINED> instruction: 0xf100bfd8
   3858c:	addsmi	r3, r3, #66846720	; 0x3fc0000
   38590:			; <UNDEFINED> instruction: 0xf103bfd8
   38594:			; <UNDEFINED> instruction: 0xf1a132ff
   38598:	blx	fed0559c <tcgetattr@plt+0xfed014cc>
   3859c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   385a0:	svclt	0x00b84588
   385a4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   385a8:			; <UNDEFINED> instruction: 0xf8c5b10b
   385ac:	stclvs	0, cr8, [fp], #288	; 0x120
   385b0:	ble	1090a4 <tcgetattr@plt+0x104fd4>
   385b4:	strbtvs	r6, [pc], #3372	; 385bc <tcgetattr@plt+0x344ec>
   385b8:	ble	94905c <tcgetattr@plt+0x944f8c>
   385bc:	cfldr32le	mvfx4, [pc], {184}	; 0xb8
   385c0:	b	1413674 <tcgetattr@plt+0x140f5a4>
   385c4:	stclvs	8, cr0, [r8], #-544	; 0xfffffde0
   385c8:	strbmi	r1, [r3], #-3353	; 0xfffff2e7
   385cc:	streq	lr, [r8], #-2816	; 0xfffff500
   385d0:	streq	lr, [r7, r1, lsl #22]
   385d4:	blpl	176728 <tcgetattr@plt+0x172658>
   385d8:	svclt	0x00d442b5
   385dc:	andcs	r2, r1, r0
   385e0:	svccc	0x00fff1b5
   385e4:			; <UNDEFINED> instruction: 0xf040bf08
   385e8:	tstlt	r8, r1
   385ec:	stcvs	8, cr15, [r4], {67}	; 0x43
   385f0:	strcc	r6, [r4], #-2081	; 0xfffff7df
   385f4:	svclt	0x00b84291
   385f8:	stccs	8, cr15, [r4], {68}	; 0x44
   385fc:	strhle	r4, [r9, #43]!	; 0x2b
   38600:	pop	{r1, ip, sp, pc}
   38604:			; <UNDEFINED> instruction: 0xf10781f0
   38608:	stfvss	f0, [r8], #-128	; 0xffffff80
   3860c:	addeq	r6, r9, r9, lsr #10
   38610:			; <UNDEFINED> instruction: 0xf7cb9201
   38614:	vstmdbvs	r9!, {s28-s141}
   38618:	strtvs	r0, [r8], #-137	; 0xffffff77
   3861c:			; <UNDEFINED> instruction: 0xf7cb6c68
   38620:	vstmdbvs	r9!, {s28-s135}
   38624:	addmi	r9, ip, #4096	; 0x1000
   38628:	ble	ff2117d0 <tcgetattr@plt+0xff20d700>
   3862c:	b	14136d8 <tcgetattr@plt+0x140f608>
   38630:	bl	3c048 <tcgetattr@plt+0x37f78>
   38634:			; <UNDEFINED> instruction: 0xf04f0c0e
   38638:	ldrbtmi	r3, [r1], #-255	; 0xffffff01
   3863c:	bleq	176774 <tcgetattr@plt+0x1726a4>
   38640:			; <UNDEFINED> instruction: 0xf8413401
   38644:	vstmdbvs	fp!, {d0-d1}
   38648:	blle	ffe090c0 <tcgetattr@plt+0xffe04ff0>
   3864c:	svclt	0x0000e7b6
   38650:	svcmi	0x00f0e92d
   38654:			; <UNDEFINED> instruction: 0xf890b089
   38658:			; <UNDEFINED> instruction: 0x4683403c
   3865c:	movwcs	lr, #14797	; 0x39cd
   38660:	strbeq	r4, [r2, r8, asr #22]!
   38664:	ldrbtmi	r9, [fp], #-262	; 0xfffffefa
   38668:			; <UNDEFINED> instruction: 0xf1009305
   3866c:			; <UNDEFINED> instruction: 0xf8db8081
   38670:			; <UNDEFINED> instruction: 0xf1baa000
   38674:	rsbsle	r0, r8, r0, lsl #30
   38678:	movwcs	lr, #14813	; 0x39dd
   3867c:	movwls	r1, #31387	; 0x7a9b
   38680:			; <UNDEFINED> instruction: 0xf8dae004
   38684:			; <UNDEFINED> instruction: 0xf1baa028
   38688:	rsble	r0, lr, r0, lsl #30
   3868c:	mlascc	ip, fp, r8, pc	; <UNPREDICTABLE>
   38690:	strle	r0, [r3, #-2011]	; 0xfffff825
   38694:			; <UNDEFINED> instruction: 0x3018f8da
   38698:	mvnsle	r2, r0, lsl #22
   3869c:	ldrdpl	pc, [r0], -sl	; <UNPREDICTABLE>
   386a0:			; <UNDEFINED> instruction: 0xe7eeb91d
   386a4:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   386a8:			; <UNDEFINED> instruction: 0xf8dbd0eb
   386ac:	ldmib	r5, {r2, sp, lr}^
   386b0:	stmdbvs	sl!, {r1, sl, ip, sp}^
   386b4:	stmdbls	r3, {r0, r9, sl, fp, ip, sp}
   386b8:	stmibvs	r8!, {r1, r2, r3, r4, sl, lr}
   386bc:	bl	8911c <tcgetattr@plt+0x8504c>
   386c0:	stmdbls	r4, {r2, fp}
   386c4:	ldrmi	fp, [r6], -r8, lsr #31
   386c8:	strmi	r4, [ip], #-1408	; 0xfffffa80
   386cc:	svclt	0x00b869e9
   386d0:	stmdbvs	r8!, {r7, r9, sl, lr}
   386d4:			; <UNDEFINED> instruction: 0xf8df428c
   386d8:	svclt	0x00a8e0b0
   386dc:	addmi	r4, r3, #12, 12	; 0xc00000
   386e0:			; <UNDEFINED> instruction: 0x4603bfb8
   386e4:	svclt	0x00d842b3
   386e8:	ldrmi	r4, [r9], r0, lsr #11
   386ec:	svcls	0x0005dcda
   386f0:			; <UNDEFINED> instruction: 0xf8da4623
   386f4:	strbmi	ip, [r1], -r4
   386f8:	andvc	pc, lr, r7, asr r8	; <UNPREDICTABLE>
   386fc:	cdpne	6, 13, cr15, cr8, cr1, {2}
   38700:	and	pc, lr, ip, asr r8	; <UNPREDICTABLE>
   38704:	andgt	pc, r0, r7, asr #17
   38708:	svceq	0x0000f1be
   3870c:	svcls	0x0012d1ca
   38710:	svcls	0x00069701
   38714:			; <UNDEFINED> instruction: 0xf7fd9700
   38718:	bls	237444 <tcgetattr@plt+0x233374>
   3871c:	movweq	lr, #35748	; 0x8ba4
   38720:	addsmi	r1, r3, #24832	; 0x6100
   38724:	smlatbeq	r7, r1, fp, lr
   38728:	svccs	0x0000d0bc
   3872c:	bls	112ae0 <tcgetattr@plt+0x10ea10>
   38730:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   38734:	bl	fea5e74c <tcgetattr@plt+0xfea5a67c>
   38738:	ldrmi	r0, [sl], #-2055	; 0xfffff7f9
   3873c:	svclt	0x00d64403
   38740:	bl	fe91f360 <tcgetattr@plt+0xfe91b290>
   38744:	bne	ff47a768 <tcgetattr@plt+0xff476698>
   38748:	movwmi	lr, #27093	; 0x69d5
   3874c:	svclt	0x00b842a1
   38750:	strbmi	r4, [r3, #-1569]	; 0xfffff9df
   38754:	strbmi	fp, [r3], -r8, lsr #31
   38758:	sfmle	f4, 4, [r3], #612	; 0x264
   3875c:	strbmi	r2, [r8], -r1, lsl #4
   38760:	ldrtmi	r9, [r2], -r0, lsl #4
   38764:			; <UNDEFINED> instruction: 0xff78f7fc
   38768:	mullt	r9, ip, r7
   3876c:	svchi	0x00f0e8bd
   38770:	ldrdcc	lr, [r3, -sp]
   38774:	tstls	r0, r2, asr #16
   38778:	tstcs	r0, r1, lsl #20
   3877c:	mrc2	7, 7, pc, cr8, cr15, {7}
   38780:	svclt	0x0000e775
   38784:	ldrdeq	r0, [r2], -lr
   38788:	andeq	r0, r0, r8, ror #6
   3878c:	svcmi	0x00f0e92d
   38790:	stmdavs	r0, {r0, r7, r9, sl, lr}^
   38794:	ldrmi	fp, [fp], fp, lsl #1
   38798:	addmi	r4, r8, #101376	; 0x18c00
   3879c:	ldrbtmi	r9, [fp], #-265	; 0xfffffef7
   387a0:	svclt	0x00dc9308
   387a4:	mvnscc	pc, #0, 2
   387a8:			; <UNDEFINED> instruction: 0xf8999309
   387ac:	ldrbmi	r3, [r8, #-60]	; 0xffffffc4
   387b0:			; <UNDEFINED> instruction: 0xf100bfd8
   387b4:	andls	r3, r5, #261120	; 0x3fc00
   387b8:			; <UNDEFINED> instruction: 0xf10007da
   387bc:			; <UNDEFINED> instruction: 0xf8d980ab
   387c0:			; <UNDEFINED> instruction: 0xf1baa000
   387c4:	tstle	r6, r0, lsl #30
   387c8:			; <UNDEFINED> instruction: 0xf8dae0a1
   387cc:			; <UNDEFINED> instruction: 0xf1baa028
   387d0:			; <UNDEFINED> instruction: 0xf0000f00
   387d4:			; <UNDEFINED> instruction: 0xf899809c
   387d8:			; <UNDEFINED> instruction: 0x07db303c
   387dc:			; <UNDEFINED> instruction: 0xf8dad503
   387e0:	blcs	44848 <tcgetattr@plt+0x40778>
   387e4:	blmi	14acfb0 <tcgetattr@plt+0x14a8ee0>
   387e8:			; <UNDEFINED> instruction: 0xf8da9908
   387ec:	stmiapl	r9, {r2, sp}^
   387f0:	bicsne	pc, r8, #68157440	; 0x4100000
   387f4:	ldrdls	r5, [r6, -r3]
   387f8:	blcs	50828 <tcgetattr@plt+0x4c758>
   387fc:			; <UNDEFINED> instruction: 0xf8dad1e5
   38800:	stccs	0, cr4, [r0], {32}
   38804:			; <UNDEFINED> instruction: 0xf8cdd0e1
   38808:			; <UNDEFINED> instruction: 0xf8dda01c
   3880c:	and	sl, r2, r4, lsr #32
   38810:	stccs	8, cr6, [r0], {36}	; 0x24
   38814:	stmiavs	r5!, {r0, r1, r4, r5, r6, ip, lr, pc}
   38818:	bl	2d2ca8 <tcgetattr@plt+0x2cebd8>
   3881c:	stmdbvs	r3!, {r0, r2}^
   38820:	ldrbmi	r4, [sp], #-656	; 0xfffffd70
   38824:	stmdbls	r5, {r1, r2, r5, r6, r7, fp, sp, lr}
   38828:			; <UNDEFINED> instruction: 0x4610bfb8
   3882c:	bl	892a8 <tcgetattr@plt+0x851d8>
   38830:	ldmdbls	r4, {r1, r2, sl, fp}
   38834:	ldrmi	fp, [sp], -r8, lsr #31
   38838:	strmi	r4, [lr], #-664	; 0xfffffd68
   3883c:			; <UNDEFINED> instruction: 0xf10cbfc8
   38840:	ldmib	r4, {r0, r9, sl, fp}^
   38844:	svclt	0x00d87106
   38848:	adcmi	r4, sl, #241172480	; 0xe600000
   3884c:			; <UNDEFINED> instruction: 0xf106bfcc
   38850:			; <UNDEFINED> instruction: 0x46b038ff
   38854:	svclt	0x00b84577
   38858:	strmi	r4, [r8, #1655]	; 0x677
   3885c:	svclt	0x00a89704
   38860:	strbmi	r4, [r7, #-1672]	; 0xfffff978
   38864:	bl	fedefbbc <tcgetattr@plt+0xfedebaec>
   38868:	cdpls	14, 0, cr0, cr7, cr8, {0}
   3886c:	ldrdne	pc, [r4], -r9
   38870:			; <UNDEFINED> instruction: 0xf04fbf18
   38874:	bl	fef3c080 <tcgetattr@plt+0xfef37fb0>
   38878:	ldmdavs	r7!, {r0, r1, r2, sl, fp}^
   3887c:	mvnscc	pc, r1, lsl #2
   38880:	svclt	0x00189e15
   38884:	stceq	0, cr15, [r1], {79}	; 0x4f
   38888:	svclt	0x00084559
   3888c:	cdpeq	0, 0, cr15, cr1, cr14, {2}
   38890:			; <UNDEFINED> instruction: 0xf1ba9916
   38894:	svclt	0x00080f00
   38898:	stceq	0, cr15, [r1], {79}	; 0x4f
   3889c:	svceq	0x0000f1be
   388a0:	sadd16mi	fp, sp, r8
   388a4:	strhi	lr, [r1], -sp, asr #19
   388a8:	svceq	0x0000f1bc
   388ac:	sadd16mi	fp, r0, r8
   388b0:	tstls	r3, r6, lsl #28
   388b4:	stmdbls	r4, {r8, sl, ip, pc}
   388b8:			; <UNDEFINED> instruction: 0xf7f96037
   388bc:			; <UNDEFINED> instruction: 0xf8d9fd25
   388c0:	blcc	848d8 <tcgetattr@plt+0x80808>
   388c4:			; <UNDEFINED> instruction: 0xd1a3459b
   388c8:	ldrbmi	r6, [fp], #-2211	; 0xfffff75d
   388cc:	lfmle	f4, 4, [pc, #628]	; 38b48 <tcgetattr@plt+0x34a78>
   388d0:			; <UNDEFINED> instruction: 0xf1084b17
   388d4:	bls	23a8e0 <tcgetattr@plt+0x236810>
   388d8:			; <UNDEFINED> instruction: 0xf7fb58d0
   388dc:	svcls	0x0004fa07
   388e0:	ldrtmi	r6, [r9], -r0, lsr #17
   388e4:	ldrbmi	r3, [r8], #-1793	; 0xfffff8ff
   388e8:			; <UNDEFINED> instruction: 0xf7fb3001
   388ec:	rsbscs	pc, ip, fp, ror #21
   388f0:	ldc2	7, cr15, [r0, #1004]!	; 0x3ec
   388f4:	mvnsle	r4, r7, asr #10
   388f8:	stccs	8, cr6, [r0], {36}	; 0x24
   388fc:			; <UNDEFINED> instruction: 0xf8ddd18b
   38900:			; <UNDEFINED> instruction: 0xf8daa01c
   38904:			; <UNDEFINED> instruction: 0xf1baa028
   38908:			; <UNDEFINED> instruction: 0xf47f0f00
   3890c:	andlt	sl, fp, r4, ror #30
   38910:	svchi	0x00f0e8bd
   38914:			; <UNDEFINED> instruction: 0x465a9b14
   38918:	strbmi	r9, [r8], -r9, lsl #18
   3891c:	blls	19d524 <tcgetattr@plt+0x199454>
   38920:	mcr2	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   38924:	svclt	0x0000e74b
   38928:	andeq	r0, r2, r6, lsr #5
   3892c:	andeq	r0, r0, r8, ror #6
   38930:	andeq	r0, r0, ip, lsl r4
   38934:			; <UNDEFINED> instruction: 0x4df0e92d
   38938:			; <UNDEFINED> instruction: 0xf8904615
   3893c:	addlt	r4, r2, ip, lsr r0
   38940:	ldrsbthi	pc, [r8], pc	; <UNPREDICTABLE>
   38944:	strbeq	r4, [r2, r6, lsl #12]!
   38948:	ldrbtmi	r4, [r8], #1674	; 0x68a
   3894c:	ldmdavs	r4!, {r0, r1, r2, r3, r6, sl, ip, lr, pc}
   38950:	suble	r2, r5, r0, lsl #24
   38954:	blne	ff676260 <tcgetattr@plt+0xff672190>
   38958:	bvs	fe970968 <tcgetattr@plt+0xfe96c898>
   3895c:	eorsle	r2, pc, r0, lsl #24
   38960:	mlascc	ip, r6, r8, pc	; <UNPREDICTABLE>
   38964:	strle	r0, [r2, #-2011]	; 0xfffff825
   38968:	blcs	52ffc <tcgetattr@plt+0x4ef2c>
   3896c:	blmi	96d148 <tcgetattr@plt+0x969078>
   38970:			; <UNDEFINED> instruction: 0xf8586861
   38974:			; <UNDEFINED> instruction: 0xf8512003
   38978:	andsvs	r3, r1, fp
   3897c:	mvnle	r2, r0, lsl #22
   38980:	ldrsbcc	pc, [r4], #129	; 0x81	; <UNPREDICTABLE>
   38984:	mvnle	r4, r3, lsr #5
   38988:			; <UNDEFINED> instruction: 0x3720e9d4
   3898c:	ldrdeq	pc, [r8], r4
   38990:			; <UNDEFINED> instruction: 0xf8d44453
   38994:	addsmi	r1, r8, #144	; 0x90
   38998:	bvs	8c9a5c <tcgetattr@plt+0x8c598c>
   3899c:			; <UNDEFINED> instruction: 0x4618bfb8
   389a0:	ldrdcc	pc, [ip], r4
   389a4:	svclt	0x00b842b9
   389a8:	addsmi	r4, r8, #59768832	; 0x3900000
   389ac:	ldrmi	fp, [r8], -r8, lsr #31
   389b0:			; <UNDEFINED> instruction: 0x3094f8d4
   389b4:	svclt	0x00a84299
   389b8:	bcs	4a224 <tcgetattr@plt+0x46154>
   389bc:	ldmdbvs	r3, {r0, r2, r3, r6, r7, ip, lr, pc}
   389c0:	lfmle	f4, 4, [r0], {131}	; 0x83
   389c4:	addmi	r6, r3, #1359872	; 0x14c000
   389c8:	ldmibvs	r3, {r0, r2, r3, r8, r9, fp, ip, lr, pc}
   389cc:	sfmle	f4, 4, [sl], {139}	; 0x8b
   389d0:	addmi	r6, fp, #3457024	; 0x34c000
   389d4:			; <UNDEFINED> instruction: 0xf7fbdb07
   389d8:	bvs	fe9773b4 <tcgetattr@plt+0xfe9732e4>
   389dc:			; <UNDEFINED> instruction: 0xd1bf2c00
   389e0:	pop	{r1, ip, sp, pc}
   389e4:	ldmdavs	r2, {r4, r5, r6, r7, r8, sl, fp, pc}
   389e8:	mvnle	r2, r0, lsl #20
   389ec:			; <UNDEFINED> instruction: 0x462be7b5
   389f0:	strls	r4, [r0, #-1546]	; 0xfffff9f6
   389f4:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
   389f8:	svclt	0x0000e7a9
   389fc:	strdeq	r0, [r2], -sl
   38a00:	andeq	r0, r0, r8, ror #6
   38a04:	svcmi	0x00f0e92d
   38a08:	movwls	fp, #16523	; 0x408b
   38a0c:	svcls	0x00164b5e
   38a10:	andls	r4, r7, fp, ror r4
   38a14:	stmdbcs	r0, {r0, r2, r8, r9, ip, pc}
   38a18:	addshi	pc, sl, r0
   38a1c:	mlascc	ip, r0, r8, pc	; <UNPREDICTABLE>
   38a20:	pkhbtmi	r4, r8, r3, lsl #13
   38a24:			; <UNDEFINED> instruction: 0xf10007da
   38a28:	blls	218cc8 <tcgetattr@plt+0x214bf8>
   38a2c:	ldrdge	pc, [r0], -r3
   38a30:	svceq	0x0000f1ba
   38a34:	addhi	pc, ip, r0
   38a38:	blmi	1544640 <tcgetattr@plt+0x1540570>
   38a3c:			; <UNDEFINED> instruction: 0x97164a54
   38a40:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   38a44:	movwcs	fp, #3848	; 0xf08
   38a48:	andls	r4, r9, #91226112	; 0x5700000
   38a4c:	movwls	r4, #34498	; 0x86c2
   38a50:	ldrsbhi	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   38a54:	bvs	ff030a64 <tcgetattr@plt+0xff02c994>
   38a58:	rsbsle	r2, r9, r0, lsl #30
   38a5c:			; <UNDEFINED> instruction: 0xf8939b07
   38a60:			; <UNDEFINED> instruction: 0x07db303c
   38a64:	ldmibvs	fp!, {r1, r8, sl, ip, lr, pc}
   38a68:	mvnsle	r2, r0, lsl #22
   38a6c:			; <UNDEFINED> instruction: 0x2c006a3c
   38a70:	blls	56ce3c <tcgetattr@plt+0x568d6c>
   38a74:	bls	14a560 <tcgetattr@plt+0x146490>
   38a78:	movwls	r1, #27291	; 0x6a9b
   38a7c:	stmibvs	r3!, {r0, r2, r5, r6, r7, fp, sp, lr}
   38a80:	adcmi	r4, fp, #1560281088	; 0x5d000000
   38a84:	stmibvs	r3!, {r0, r2, r3, r4, r6, sl, fp, ip, lr, pc}^
   38a88:	blle	16c953c <tcgetattr@plt+0x16c546c>
   38a8c:	stmdals	r4, {r0, r5, r7, fp, sp, lr}
   38a90:	andcc	lr, r4, #212, 18	; 0x350000
   38a94:	ldmdals	r4, {r0, r1, r2, r3, fp, ip}
   38a98:	bl	8951c <tcgetattr@plt+0x8544c>
   38a9c:	svclt	0x00b80600
   38aa0:	addsmi	r4, r6, #32505856	; 0x1f00000
   38aa4:	svclt	0x00a89703
   38aa8:	adcsmi	r4, lr, #23068672	; 0x1600000
   38aac:	stmdals	r5, {r0, r3, r6, r8, r9, fp, ip, lr, pc}
   38ab0:			; <UNDEFINED> instruction: 0xf8d94b38
   38ab4:	stmiapl	r3, {r2, sp}^
   38ab8:	sbcsne	pc, r8, r1, asr #12
   38abc:	andsvs	r5, sl, r0, lsl r8
   38ac0:	teqle	lr, r0, lsl #16
   38ac4:	svceq	0x0000f1b8
   38ac8:	svcls	0x0009d017
   38acc:	andeq	lr, r0, #216, 18	; 0x360000
   38ad0:	ldrdcc	pc, [r8], -r8
   38ad4:	bl	fe8bf3dc <tcgetattr@plt+0xfe8bb30c>
   38ad8:	bne	16fbae4 <tcgetattr@plt+0x16f7a14>
   38adc:	ldrdcs	pc, [ip], -r8
   38ae0:			; <UNDEFINED> instruction: 0x0c00e9c7
   38ae4:	bne	14d0dd8 <tcgetattr@plt+0x14ccd08>
   38ae8:			; <UNDEFINED> instruction: 0x0010f8d8
   38aec:			; <UNDEFINED> instruction: 0x3014f8d8
   38af0:	rscsvs	r1, sl, r0, asr #20
   38af4:	teqvs	r8, r9, asr sl
   38af8:	blls	2510e4 <tcgetattr@plt+0x24d014>
   38afc:	bls	58a3a4 <tcgetattr@plt+0x5862d4>
   38b00:	movwls	r9, #7939	; 0x1f03
   38b04:	andls	r4, r0, #87031808	; 0x5300000
   38b08:			; <UNDEFINED> instruction: 0x46394632
   38b0c:	blx	fedf6b04 <tcgetattr@plt+0xfedf2a34>
   38b10:	blne	ffd1f330 <tcgetattr@plt+0xffd1b260>
   38b14:	mulsle	r4, r3, r2
   38b18:	svceq	0x0000f1ba
   38b1c:	ldcle	8, cr6, [sl, #-648]	; 0xfffffd78
   38b20:			; <UNDEFINED> instruction: 0x1c709b14
   38b24:	andeq	lr, sl, r0, lsr #23
   38b28:	bl	fe8c9b98 <tcgetattr@plt+0xfe8c5ac8>
   38b2c:	ldmib	r4, {r1, r3, r9}^
   38b30:	adcsmi	r6, r0, #4, 14	; 0x100000
   38b34:			; <UNDEFINED> instruction: 0x4630bfb8
   38b38:	svclt	0x00a842ba
   38b3c:	addsmi	r4, r0, #60817408	; 0x3a00000
   38b40:	stmdavs	r4!, {r1, r4, r8, sl, fp, ip, lr, pc}
   38b44:	orrsle	r2, r9, r0, lsl #24
   38b48:	bvs	ff00a48c <tcgetattr@plt+0xff0063bc>
   38b4c:	orrle	r2, r5, r0, lsl #30
   38b50:	pop	{r0, r1, r3, ip, sp, pc}
   38b54:	blls	11cb1c <tcgetattr@plt+0x118a4c>
   38b58:	blls	1404dc <tcgetattr@plt+0x13c40c>
   38b5c:	bl	fe9fedc4 <tcgetattr@plt+0xfe9facf4>
   38b60:	bl	fe839390 <tcgetattr@plt+0xfe8352c0>
   38b64:	strb	r0, [r2, sl]!
   38b68:	strtmi	r2, [r9], -r1, lsl #6
   38b6c:	strtmi	r9, [fp], -r0, lsl #6
   38b70:	ldc2l	7, cr15, [r2, #-1008]!	; 0xfffffc10
   38b74:	bls	572b10 <tcgetattr@plt+0x56ea40>
   38b78:	stmdbls	r4, {r0, r1, r3, r4, r6, r9, sl, lr}
   38b7c:	andlt	pc, r0, sp, asr #17
   38b80:	ldc2l	7, cr15, [r6], #1020	; 0x3fc
   38b84:	svclt	0x0000e751
   38b88:	andeq	r0, r2, r4, lsr r0
   38b8c:	muleq	r2, r0, r5
   38b90:	andeq	r8, r2, lr, lsl #11
   38b94:	andeq	r0, r0, r8, ror #6
   38b98:	ldrb	fp, [r9, #-257]	; 0xfffffeff
   38b9c:	svclt	0x00004770
   38ba0:	svcmi	0x00f0e92d
   38ba4:			; <UNDEFINED> instruction: 0xf890b08f
   38ba8:	tstls	r9, ip, lsr r0
   38bac:	andls	r4, r7, #2375680	; 0x244000
   38bb0:	ldrbtmi	r4, [r9], #-2705	; 0xfffff56f
   38bb4:	stmpl	sl, {r0, r1, ip, pc}
   38bb8:	andls	r6, sp, #1179648	; 0x120000
   38bbc:	andeq	pc, r0, #79	; 0x4f
   38bc0:	movwls	r4, #10894	; 0x2a8e
   38bc4:	andls	r4, r6, #2046820352	; 0x7a000000
   38bc8:	andls	r9, r4, #24, 20	; 0x18000
   38bcc:			; <UNDEFINED> instruction: 0xf10007e2
   38bd0:	blls	118ff8 <tcgetattr@plt+0x114f28>
   38bd4:	ldrdge	pc, [r0], -r3
   38bd8:	svceq	0x0000f1ba
   38bdc:	adcshi	pc, ip, r0
   38be0:	andslt	pc, ip, #14614528	; 0xdf0000
   38be4:			; <UNDEFINED> instruction: 0x46d944fb
   38be8:			; <UNDEFINED> instruction: 0xf8dae005
   38bec:			; <UNDEFINED> instruction: 0xf1baa028
   38bf0:			; <UNDEFINED> instruction: 0xf0000f00
   38bf4:	blls	118ec0 <tcgetattr@plt+0x114df0>
   38bf8:	mlascc	ip, r3, r8, pc	; <UNPREDICTABLE>
   38bfc:	strle	r0, [r3, #-2011]	; 0xfffff825
   38c00:			; <UNDEFINED> instruction: 0x3018f8da
   38c04:	mvnsle	r2, r0, lsl #22
   38c08:	ldrdmi	pc, [r0], -sl	; <UNPREDICTABLE>
   38c0c:	rscle	r2, ip, r0, lsl #24
   38c10:	andsge	pc, r4, sp, asr #17
   38c14:	stmdals	r4, {r1, r2, r3, r4, r5, r6, sp, lr, pc}
   38c18:			; <UNDEFINED> instruction: 0xf0002800
   38c1c:	blne	fe618ec4 <tcgetattr@plt+0xfe614df4>
   38c20:	nrmcce	f7, f7
   38c24:	ldrbmi	r4, [r1, #-639]!	; 0xfffffd81
   38c28:			; <UNDEFINED> instruction: 0xf04fbfd4
   38c2c:			; <UNDEFINED> instruction: 0xf04f0b00
   38c30:	b	6fb83c <tcgetattr@plt+0x6f776c>
   38c34:			; <UNDEFINED> instruction: 0xf0407bd7
   38c38:	ldmdami	r2!, {r2, r3, r5, r7, pc}^
   38c3c:			; <UNDEFINED> instruction: 0x46024690
   38c40:			; <UNDEFINED> instruction: 0xf8509806
   38c44:	stmdbvs	r7!, {r1, sp, pc}^
   38c48:	svclt	0x00a8429f
   38c4c:	strbmi	r4, [r7, #-1567]	; 0xfffff9e1
   38c50:	bls	1af9d0 <tcgetattr@plt+0x1ab900>
   38c54:	stmdals	r6, {r2, r3, r5, r6, r8, r9, fp, lr}
   38c58:	stmiapl	r0, {r1, r4, r6, fp, sp, lr}^
   38c5c:	bicsne	pc, r8, #68157440	; 0x4100000
   38c60:	ldrdls	r5, [r8], -r3
   38c64:	blcs	50c74 <tcgetattr@plt+0x4cba4>
   38c68:			; <UNDEFINED> instruction: 0xf8d2d152
   38c6c:	bls	1051f4 <tcgetattr@plt+0x101124>
   38c70:	andeq	pc, r8, r3, lsr #3
   38c74:			; <UNDEFINED> instruction: 0xf080fab0
   38c78:	stmdbeq	r0, {r1, r4, r6, r8, fp, sp, lr}^
   38c7c:	stfeqd	f7, [r8], {162}	; 0xa2
   38c80:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
   38c84:	mrrcne	10, 4, lr, ip, cr15
   38c88:	svclt	0x00084584
   38c8c:	andsle	r9, lr, r4, lsl #22
   38c90:			; <UNDEFINED> instruction: 0xf0059804
   38c94:	blls	276cc8 <tcgetattr@plt+0x272bf8>
   38c98:	ldmdavs	sl, {r0, r1, r8, fp, ip, pc}
   38c9c:			; <UNDEFINED> instruction: 0xf8d26949
   38ca0:			; <UNDEFINED> instruction: 0xf1a12160
   38ca4:	blx	fedba4cc <tcgetattr@plt+0xfedb63fc>
   38ca8:	ldmdbeq	r6!, {r1, r2, r7, r9, sl, ip, sp, lr, pc}^
   38cac:			; <UNDEFINED> instruction: 0xf1a24603
   38cb0:	blx	fec38cd8 <tcgetattr@plt+0xfec34c08>
   38cb4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   38cb8:	svclt	0x00084286
   38cbc:	andle	r6, r6, r6, lsr #17
   38cc0:	movwls	r4, #34384	; 0x8650
   38cc4:			; <UNDEFINED> instruction: 0xff6ef004
   38cc8:	blls	252f68 <tcgetattr@plt+0x24ee98>
   38ccc:	rsbsmi	r4, r6, #136314880	; 0x8200000
   38cd0:	ldmib	r3, {r0, r1, r5, r7, r8, ip, sp, pc}^
   38cd4:	ldmvs	sl, {r8}
   38cd8:	ldrtmi	r4, [r1], #-1072	; 0xfffffbd0
   38cdc:	stmib	r9, {r1, r4, r5, sl, lr}^
   38ce0:			; <UNDEFINED> instruction: 0xf8c90100
   38ce4:	ldmvs	r8, {r3, sp}^
   38ce8:	ldmdbvs	sl, {r0, r3, r4, r8, fp, sp, lr}^
   38cec:	ldrtmi	r4, [r0], #-1611	; 0xfffff9b5
   38cf0:			; <UNDEFINED> instruction: 0xf8c94431
   38cf4:	ldrmi	r0, [r6], #-12
   38cf8:	strne	lr, [r4], -r9, asr #19
   38cfc:	ldrtmi	r9, [sl], -r0, lsl #6
   38d00:			; <UNDEFINED> instruction: 0x462b4650
   38d04:			; <UNDEFINED> instruction: 0xf7fc4641
   38d08:			; <UNDEFINED> instruction: 0xf1bbf8fb
   38d0c:	teqle	r7, r0, lsl #30
   38d10:	biclt	r6, ip, r4, lsr #16
   38d14:	bls	d30b0 <tcgetattr@plt+0xcefe0>
   38d18:	ldrmi	r6, [r5], #-2467	; 0xfffff65d
   38d1c:	lfmle	f4, 2, [r7], #684	; 0x2ac
   38d20:	adcmi	r6, fp, #3719168	; 0x38c000
   38d24:	blls	12fcfc <tcgetattr@plt+0x12bc2c>
   38d28:	stmdbvs	r2!, {r1, r2, r5, r7, fp, sp, lr}
   38d2c:	blls	212e98 <tcgetattr@plt+0x20edc8>
   38d30:	bl	1c0674 <tcgetattr@plt+0x1bc5a4>
   38d34:	ldmibne	fp!, {r0, r1, fp}
   38d38:			; <UNDEFINED> instruction: 0xf73f4542
   38d3c:			; <UNDEFINED> instruction: 0xf8ddaf6c
   38d40:			; <UNDEFINED> instruction: 0xf04fa024
   38d44:	ldrb	r0, [lr, -r0, lsl #22]!
   38d48:			; <UNDEFINED> instruction: 0xa014f8dd
   38d4c:	ldrdge	pc, [r8], -sl	; <UNPREDICTABLE>
   38d50:	svceq	0x0000f1ba
   38d54:	svcge	0x004ff47f
   38d58:	blmi	a0b610 <tcgetattr@plt+0xa07540>
   38d5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   38d60:	blls	392dd0 <tcgetattr@plt+0x38ed00>
   38d64:	qdaddle	r4, sl, r3
   38d68:	pop	{r0, r1, r2, r3, ip, sp, pc}
   38d6c:	stmdami	r5!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38d70:			; <UNDEFINED> instruction: 0xf04f4690
   38d74:	strmi	r0, [r2], -r1, lsl #22
   38d78:			; <UNDEFINED> instruction: 0xf8509806
   38d7c:	strb	sl, [r2, -r2]!
   38d80:	strtmi	r2, [fp], -r1, lsl #4
   38d84:	strtmi	r9, [r9], -r0, lsl #4
   38d88:	strbmi	r4, [r0], -r2, asr #12
   38d8c:	stc2l	7, cr15, [r4], #-1008	; 0xfffffc10
   38d90:			; <UNDEFINED> instruction: 0x4607e7be
   38d94:	ldrmi	r6, [r0], r0, lsl #16
   38d98:	smlsdxcs	r0, sl, r8, r6
   38d9c:	beq	b751d8 <tcgetattr@plt+0xb71108>
   38da0:	andgt	pc, lr, r0, lsl r8	; <UNPREDICTABLE>
   38da4:	stmdals	r4, {r0, r1, r3, r4, r5, r7, r9, sl, lr}
   38da8:	eorgt	pc, ip, sp, lsl #17
   38dac:	andgt	pc, lr, r2, lsl r8	; <UNPREDICTABLE>
   38db0:			; <UNDEFINED> instruction: 0xf88d6882
   38db4:			; <UNDEFINED> instruction: 0xf812c02d
   38db8:	stmiavs	r2, {r1, r2, r3, lr, pc}^
   38dbc:	eorgt	pc, lr, sp, lsl #17
   38dc0:	andgt	pc, lr, r2, lsl r8	; <UNPREDICTABLE>
   38dc4:			; <UNDEFINED> instruction: 0xf88d6902
   38dc8:			; <UNDEFINED> instruction: 0xf812c02f
   38dcc:	stmdbvs	r2, {r1, r2, r3, lr, pc}^
   38dd0:	eorsgt	pc, r0, sp, lsl #17
   38dd4:	andcs	pc, lr, r2, lsl r8	; <UNPREDICTABLE>
   38dd8:	eorsvc	pc, r2, sp, lsl #17
   38ddc:	eorscs	pc, r1, sp, lsl #17
   38de0:	stmdavs	r2, {r0, r4, r5, r8, r9, sl, sp, lr, pc}^
   38de4:	bcc	9f208 <tcgetattr@plt+0x9b138>
   38de8:			; <UNDEFINED> instruction: 0xf7ff9300
   38dec:	ldrbt	pc, [r0], r1, asr #23	; <UNPREDICTABLE>
   38df0:	cdp	7, 6, cr15, cr4, cr10, {6}
   38df4:	muleq	r1, r2, lr
   38df8:	andeq	r0, r0, r0, asr #6
   38dfc:	andeq	pc, r1, r0, lsl #29
   38e00:	andeq	r8, r2, ip, ror #7
   38e04:	andeq	r0, r0, ip, lsl r4
   38e08:	andeq	r0, r0, r8, ror #6
   38e0c:	andeq	pc, r1, r8, ror #25
   38e10:	svcmi	0x00f0e92d
   38e14:			; <UNDEFINED> instruction: 0xf890b085
   38e18:			; <UNDEFINED> instruction: 0x4680403c
   38e1c:	ldrdge	pc, [r0], #143	; 0x8f
   38e20:			; <UNDEFINED> instruction: 0x07e44693
   38e24:	ldrbtmi	r4, [sl], #1689	; 0x699
   38e28:	strble	r9, [lr], #-259	; 0xfffffefd
   38e2c:	ldrdvs	pc, [r0], -r8
   38e30:	suble	r2, r3, r0, lsl #28
   38e34:	bicsne	pc, r8, #68157440	; 0x4100000
   38e38:	bvs	fedf0e48 <tcgetattr@plt+0xfedecd78>
   38e3c:	eorsle	r2, sp, r0, lsl #28
   38e40:	mlascs	ip, r8, r8, pc	; <UNPREDICTABLE>
   38e44:	strle	r0, [r2, #-2002]	; 0xfffff82e
   38e48:	bcs	53518 <tcgetattr@plt+0x4f448>
   38e4c:	bmi	9ad628 <tcgetattr@plt+0x9a9558>
   38e50:			; <UNDEFINED> instruction: 0xf85a6871
   38e54:	stmiapl	sl, {r1}^
   38e58:	bcs	50e64 <tcgetattr@plt+0x4cd94>
   38e5c:	bvs	d6d618 <tcgetattr@plt+0xd69548>
   38e60:	rscle	r2, sl, r0, lsl #24
   38e64:	stmibvs	r2!, {r0, r2, r5, r6, r7, fp, sp, lr}
   38e68:	adcmi	r4, sl, #1291845632	; 0x4d000000
   38e6c:	stmibvs	r2!, {r0, r3, r5, sl, fp, ip, lr, pc}^
   38e70:	blle	9c9920 <tcgetattr@plt+0x9c5850>
   38e74:	stmdbvs	r2!, {r0, r1, r2, r5, r7, fp, sp, lr}
   38e78:	adcsmi	r4, sl, #1593835520	; 0x5f000000
   38e7c:	stmdbvs	r2!, {r0, r5, sl, fp, ip, lr, pc}^
   38e80:	blle	7c9970 <tcgetattr@plt+0x7c58a0>
   38e84:	ldrdcs	pc, [r0, #-129]!	; 0xffffff7f
   38e88:			; <UNDEFINED> instruction: 0x1014f8d8
   38e8c:	andeq	pc, r8, r2, lsr #3
   38e90:	streq	pc, [r8], #-417	; 0xfffffe5f
   38e94:			; <UNDEFINED> instruction: 0xf080fab0
   38e98:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   38e9c:	stmdbeq	r4!, {r6, r8, fp}^
   38ea0:	stmdals	r3, {r2, r7, r9, lr}
   38ea4:			; <UNDEFINED> instruction: 0xf004d001
   38ea8:			; <UNDEFINED> instruction: 0x462afe7d
   38eac:			; <UNDEFINED> instruction: 0xf7fb4639
   38eb0:	bvs	fedf7d04 <tcgetattr@plt+0xfedf3c34>
   38eb4:	bicsne	pc, r8, #68157440	; 0x4100000
   38eb8:	bicle	r2, r1, r0, lsl #28
   38ebc:	pop	{r0, r2, ip, sp, pc}
   38ec0:	stmdavs	r4!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38ec4:	bicle	r2, sp, r0, lsl #24
   38ec8:	stmibvc	sl, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   38ecc:	movwls	r4, #1625	; 0x659
   38ed0:	svclt	0x000c2a00
   38ed4:			; <UNDEFINED> instruction: 0xf10b465a
   38ed8:			; <UNDEFINED> instruction: 0xf7ff0201
   38edc:	str	pc, [r5, r9, asr #22]!
   38ee0:	andeq	pc, r1, lr, lsl ip	; <UNPREDICTABLE>
   38ee4:	andeq	r0, r0, r8, ror #6
   38ee8:	svcmi	0x00f0e92d
   38eec:	stmib	sp, {r0, r1, r2, r3, r7, ip, sp, pc}^
   38ef0:	ldmdbmi	r5!, {r0, r2, r8, ip, sp}^
   38ef4:	ldrbtmi	r4, [r9], #-2933	; 0xfffff48b
   38ef8:	andls	r9, r2, #3
   38efc:	ldcls	8, cr5, [r8], {203}	; 0xcb
   38f00:	ldmdavs	fp, {r6, fp, sp, lr}
   38f04:			; <UNDEFINED> instruction: 0xf04f930d
   38f08:	stmiane	r2!, {r8, r9}
   38f0c:	addmi	r4, r2, #112, 22	; 0x1c000
   38f10:	ldrdhi	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   38f14:	movwls	r4, #17531	; 0x447b
   38f18:	strtmi	fp, [r3], -r2, asr #31
   38f1c:	movwls	r1, #10947	; 0x2ac3
   38f20:			; <UNDEFINED> instruction: 0xf8939b03
   38f24:			; <UNDEFINED> instruction: 0x07da303c
   38f28:	adcshi	pc, pc, r0, lsl #2
   38f2c:	ldmdavs	pc, {r0, r1, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   38f30:	rsble	r2, r9, r0, lsl #30
   38f34:	movwls	sl, #39691	; 0x9b0b
   38f38:	bvs	ff030f48 <tcgetattr@plt+0xff02ce78>
   38f3c:	rsble	r2, r3, r0, lsl #30
   38f40:			; <UNDEFINED> instruction: 0xf8939b03
   38f44:			; <UNDEFINED> instruction: 0x07db303c
   38f48:	ldmibvs	fp!, {r1, r8, sl, ip, lr, pc}
   38f4c:	mvnsle	r2, r0, lsl #22
   38f50:			; <UNDEFINED> instruction: 0x2c006a3c
   38f54:			; <UNDEFINED> instruction: 0x46bad0f1
   38f58:	stmibvs	r3!, {r1, r5, r6, r7, fp, sp, lr}
   38f5c:	bleq	f3b84 <tcgetattr@plt+0xefab4>
   38f60:	cfstr64le	mvdx4, [sl], {91}	; 0x5b
   38f64:	ldrbmi	r6, [fp, #-2531]	; 0xfffff61d
   38f68:	bls	66fc8c <tcgetattr@plt+0x66bbbc>
   38f6c:	stmdbls	r2, {r0, r2, r5, r7, fp, sp, lr}
   38f70:	stmdbvs	r2!, {r0, r2, r4, sl, lr}
   38f74:	bl	93508 <tcgetattr@plt+0x8f438>
   38f78:	addsmi	r0, r5, #81920	; 0x14000
   38f7c:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   38f80:			; <UNDEFINED> instruction: 0x4615bfb8
   38f84:	svclt	0x00a84599
   38f88:	strmi	r4, [r9, #1689]!	; 0x699
   38f8c:	blmi	14afc68 <tcgetattr@plt+0x14abb98>
   38f90:	bicsne	pc, r8, r1, asr #12
   38f94:	ldrdcs	pc, [r4], -sl
   38f98:	stmiapl	r7, {r2, fp, ip, pc}^
   38f9c:	eorsvs	r5, sl, r3, asr r8
   38fa0:			; <UNDEFINED> instruction: 0x4659bb5b
   38fa4:			; <UNDEFINED> instruction: 0xf7fa4628
   38fa8:	stmdals	r5, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   38fac:	mrc2	7, 4, pc, cr14, cr10, {7}
   38fb0:	stmiavs	r6!, {r0, r1, r3, r4, r5, fp, sp, lr}
   38fb4:	ldrdcs	pc, [r0, #-131]!	; 0xffffff7d
   38fb8:	bcs	25fc20 <tcgetattr@plt+0x25bb50>
   38fbc:	blls	1ca03c <tcgetattr@plt+0x1c5f6c>
   38fc0:	streq	lr, [r6], -r5, lsr #23
   38fc4:	tstle	lr, lr, lsl r4
   38fc8:			; <UNDEFINED> instruction: 0xf8d39b03
   38fcc:			; <UNDEFINED> instruction: 0xf1bee014
   38fd0:	andle	r0, r8, r8, lsl #30
   38fd4:	stmvc	r3, {r0, r2, fp, ip, pc}
   38fd8:	stmiavc	r3, {r0, r1, r3, r8, r9, fp, ip, sp, pc}^
   38fdc:	svceq	0x0000f1be
   38fe0:	blcs	68c08 <tcgetattr@plt+0x64b38>
   38fe4:			; <UNDEFINED> instruction: 0xf1c5d11b
   38fe8:	strtmi	r0, [r9], #1281	; 0x501
   38fec:			; <UNDEFINED> instruction: 0xf81644b1
   38ff0:			; <UNDEFINED> instruction: 0xf7fb0b01
   38ff4:	strbmi	pc, [lr, #-2607]	; 0xfffff5d1	; <UNPREDICTABLE>
   38ff8:	stmdavs	r4!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   38ffc:			; <UNDEFINED> instruction: 0xd1ab2c00
   39000:	bvs	ff00a964 <tcgetattr@plt+0xff006894>
   39004:	orrsle	r2, fp, r0, lsl #30
   39008:	blmi	c4b8dc <tcgetattr@plt+0xc4780c>
   3900c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   39010:	blls	393080 <tcgetattr@plt+0x38efb0>
   39014:	cmple	r4, sl, asr r0
   39018:	pop	{r0, r1, r2, r3, ip, sp, pc}
   3901c:	stmdbls	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39020:	movweq	pc, #4549	; 0x11c5	; <UNPREDICTABLE>
   39024:			; <UNDEFINED> instruction: 0xf8cd4499
   39028:	ldrtmi	r8, [r1], #100	; 0x64
   3902c:	ldrdhi	pc, [ip], -sp
   39030:	stmdavs	r8, {r0, r1, r3, r9, sl, lr}
   39034:	blne	feb9b260 <tcgetattr@plt+0xfeb97190>
   39038:	mulgt	r6, r3, r8
   3903c:	stmdbls	r9, {r0, r1, r2, r8, ip, pc}
   39040:	andvs	r4, r8, fp, lsl #12
   39044:			; <UNDEFINED> instruction: 0xf8839907
   39048:	stmib	sp, {r1, r2, lr, pc}^
   3904c:	ldrmi	r4, [ip], -r7, lsl #20
   39050:			; <UNDEFINED> instruction: 0x46718099
   39054:	ldmdavs	fp!, {r2, sp, lr, pc}
   39058:			; <UNDEFINED> instruction: 0x1014f8d8
   3905c:	ldrdcs	pc, [r0, #-131]!	; 0xffffff7d
   39060:	stfeqd	f7, [r8], {161}	; 0xa1
   39064:	andeq	pc, r8, r2, lsr #3
   39068:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
   3906c:			; <UNDEFINED> instruction: 0xf080fab0
   39070:	beq	1b3c90 <tcgetattr@plt+0x1afbc0>
   39074:	bl	b70d4 <tcgetattr@plt+0xb3004>
   39078:	b	13fb580 <tcgetattr@plt+0x13f74b0>
   3907c:	strmi	r1, [r4, #3164]	; 0xc5c
   39080:			; <UNDEFINED> instruction: 0xf88d4620
   39084:	andle	lr, r1, ip, lsr #32
   39088:	stc2	0, cr15, [ip, #16]
   3908c:			; <UNDEFINED> instruction: 0x465a4651
   39090:	blx	fe8f7084 <tcgetattr@plt+0xfe8f2fb4>
   39094:	ldrhle	r4, [lr, #81]	; 0x51
   39098:	bmi	233814 <tcgetattr@plt+0x22f744>
   3909c:	ldrdhi	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   390a0:	stccs	8, cr6, [r0], {36}	; 0x24
   390a4:	svcge	0x0058f47f
   390a8:	blls	f2f58 <tcgetattr@plt+0xeee88>
   390ac:	ldmdbls	r8, {r3, r4, r9, fp, ip, pc}
   390b0:	stmdals	r3, {r1, r3, r4, r7, fp, ip}
   390b4:	strbmi	r3, [r3], -r1, lsl #20
   390b8:	andhi	pc, r0, sp, asr #17
   390bc:	blx	16770c0 <tcgetattr@plt+0x1672ff0>
   390c0:			; <UNDEFINED> instruction: 0xf7cae734
   390c4:	svclt	0x0000ecfc
   390c8:	andeq	pc, r1, lr, asr #22
   390cc:	andeq	r0, r0, r0, asr #6
   390d0:	andeq	pc, r1, r0, lsr fp	; <UNPREDICTABLE>
   390d4:	andeq	r0, r0, r8, ror #6
   390d8:	andeq	pc, r1, r8, lsr sl	; <UNPREDICTABLE>
   390dc:	svcmi	0x00f0e92d
   390e0:	blhi	f459c <tcgetattr@plt+0xf04cc>
   390e4:			; <UNDEFINED> instruction: 0xb190f8df
   390e8:	bne	474910 <tcgetattr@plt+0x470840>
   390ec:	vmls.f16	s8, s16, s7
   390f0:	blmi	1907b38 <tcgetattr@plt+0x1903a68>
   390f4:	ldrbtmi	fp, [r9], #-139	; 0xffffff75
   390f8:	strdls	r4, [r3], -fp
   390fc:			; <UNDEFINED> instruction: 0xf8dd9202
   39100:	stmiapl	fp, {r3, r4, r6, ip, pc}^
   39104:	strbmi	r6, [sl], #-2112	; 0xfffff7c0
   39108:	movwls	r6, #38939	; 0x981b
   3910c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   39110:	ldrsbhi	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   39114:	svclt	0x00c44282
   39118:	movweq	lr, #39840	; 0x9ba0
   3911c:	blls	11dd2c <tcgetattr@plt+0x119c5c>
   39120:	mlascc	ip, r3, r8, pc	; <UNPREDICTABLE>
   39124:			; <UNDEFINED> instruction: 0xf10007da
   39128:	mrc	0, 0, r8, cr8, cr8, {4}
   3912c:			; <UNDEFINED> instruction: 0xf7ca0a10
   39130:	blls	1349a0 <tcgetattr@plt+0x1308d0>
   39134:	ldmdavs	pc, {r1, r9, fp, ip, pc}	; <UNPREDICTABLE>
   39138:			; <UNDEFINED> instruction: 0x46034290
   3913c:	ldrmi	fp, [r3], -r8, lsr #31
   39140:	ldmdblt	pc, {r0, r2, r8, r9, ip, pc}	; <UNPREDICTABLE>
   39144:	bvs	ff03122c <tcgetattr@plt+0xff02d15c>
   39148:	eorsle	r2, r5, r0, lsl #30
   3914c:			; <UNDEFINED> instruction: 0xf8939b03
   39150:			; <UNDEFINED> instruction: 0x07db303c
   39154:	ldmibvs	fp!, {r1, r8, sl, ip, lr, pc}
   39158:	mvnsle	r2, r0, lsl #22
   3915c:			; <UNDEFINED> instruction: 0x2c006a3c
   39160:			; <UNDEFINED> instruction: 0x46bad0f1
   39164:	stmibvs	r3!, {r0, r2, r5, r6, r7, fp, sp, lr}
   39168:	adcmi	r4, fp, #1157627904	; 0x45000000
   3916c:	stmibvs	r3!, {r0, r2, r3, r4, sl, fp, ip, lr, pc}^
   39170:	blle	6c9c24 <tcgetattr@plt+0x6c5b54>
   39174:	stmdbvs	r3!, {r0, r5, r7, fp, sp, lr}
   39178:	strbmi	r9, [r9], #-2050	; 0xfffff7fe
   3917c:	addmi	r6, fp, #1605632	; 0x188000
   39180:	streq	lr, [r1], -r0, lsl #22
   39184:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
   39188:			; <UNDEFINED> instruction: 0x460bbfb8
   3918c:	svclt	0x00a84296
   39190:	addsmi	r4, lr, #23068672	; 0x1600000
   39194:	bmi	f2fdc0 <tcgetattr@plt+0xf2bcf0>
   39198:	ldrdne	pc, [r4], -sl
   3919c:	andvc	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   391a0:	sbcsne	pc, r8, #68157440	; 0x4100000
   391a4:	eorsvs	r5, r9, sl, lsl #17
   391a8:	stmdavs	r4!, {r1, r3, r4, r7, r8, ip, sp, pc}
   391ac:	bicsle	r2, r9, r0, lsl #24
   391b0:	bvs	ff00ab14 <tcgetattr@plt+0xff006a44>
   391b4:	bicle	r2, r9, r0, lsl #30
   391b8:	blmi	c8ba8c <tcgetattr@plt+0xc879bc>
   391bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   391c0:	blls	293230 <tcgetattr@plt+0x28f160>
   391c4:	cmple	r4, sl, asr r0
   391c8:	ldc	0, cr11, [sp], #44	; 0x2c
   391cc:	pop	{r1, r8, r9, fp, pc}
   391d0:	ssub8mi	r8, r8, r0
   391d4:	movwls	r4, #17961	; 0x4629
   391d8:	mrc2	7, 3, pc, cr4, cr10, {7}
   391dc:	beq	fe474a44 <tcgetattr@plt+0xfe470974>
   391e0:	stc2	7, cr15, [r4, #1000]	; 0x3e8
   391e4:	ldrdgt	pc, [r8], -r4
   391e8:	bl	35fe00 <tcgetattr@plt+0x35bd30>
   391ec:	cdp	2, 1, cr0, cr8, cr9, {0}
   391f0:	bl	fe8fba38 <tcgetattr@plt+0xfe8f7968>
   391f4:	bne	fecb9620 <tcgetattr@plt+0xfecb5550>
   391f8:	andcc	r9, r1, #5120	; 0x1400
   391fc:	smlatbeq	ip, r1, fp, lr
   39200:	svclt	0x00a8429a
   39204:	andls	r4, r4, #27262976	; 0x1a00000
   39208:			; <UNDEFINED> instruction: 0xf8e8f7d0
   3920c:	ldmdavs	pc!, {r0, r5, r7, fp, sp, lr}	; <UNPREDICTABLE>
   39210:	strbmi	r9, [r9], #-2564	; 0xfffff5fc
   39214:	strmi	r6, [sl], #-2339	; 0xfffff6dd
   39218:	ldrdeq	pc, [ip, #-135]	; 0xffffff79
   3921c:			; <UNDEFINED> instruction: 0xf8d74293
   39220:	svclt	0x00b81150
   39224:	andls	r4, r7, r3, lsl r6
   39228:	ldrmi	r0, [r8], -sl, lsl #24
   3922c:	eorne	pc, r0, sp, lsr #17
   39230:	mrrcne	6, 2, r4, pc, cr9	; <UNPREDICTABLE>
   39234:			; <UNDEFINED> instruction: 0xf88d9304
   39238:			; <UNDEFINED> instruction: 0xf7fa2022
   3923c:	stmdage	r7, {r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}
   39240:	ldc2l	7, cr15, [r4, #-1000]	; 0xfffffc18
   39244:	addsmi	r9, lr, #4, 22	; 0x1000
   39248:	strcc	sp, [r2], -pc, lsr #23
   3924c:	eorcs	r3, r0, r1, lsl #14
   39250:			; <UNDEFINED> instruction: 0xf900f7fb
   39254:	ldrhle	r4, [r9, #46]!	; 0x2e
   39258:	blls	f30fc <tcgetattr@plt+0xef02c>
   3925c:	stmdals	r3, {r0, r3, r6, r9, sl, lr}
   39260:	andeq	lr, r9, #3072	; 0xc00
   39264:	andhi	pc, r0, sp, asr #17
   39268:	strbmi	r3, [r3], -r1, lsl #20
   3926c:			; <UNDEFINED> instruction: 0xf980f7ff
   39270:			; <UNDEFINED> instruction: 0xf7cae75b
   39274:	svclt	0x0000ec24
   39278:	andeq	pc, r1, ip, asr #18
   3927c:	andeq	pc, r1, lr, asr #18
   39280:	andeq	r0, r0, r0, asr #6
   39284:	andeq	r0, r0, r8, ror #6
   39288:	andeq	pc, r1, r8, lsl #17
   3928c:	svcmi	0x00f0e92d
   39290:	strmi	fp, [r9], r7, lsl #1
   39294:	stmdavs	r0, {r0, r1, ip, pc}^
   39298:	blmi	15ddea8 <tcgetattr@plt+0x15d9dd8>
   3929c:	andls	r4, r4, #144, 4
   392a0:	movwls	r4, #21627	; 0x547b
   392a4:			; <UNDEFINED> instruction: 0xf100bfdc
   392a8:	movwls	r3, #17407	; 0x43ff
   392ac:	addsmi	r9, r8, #2048	; 0x800
   392b0:			; <UNDEFINED> instruction: 0xf100bfdc
   392b4:	movwls	r3, #9215	; 0x23ff
   392b8:			; <UNDEFINED> instruction: 0xf8939b03
   392bc:			; <UNDEFINED> instruction: 0x07da303c
   392c0:	addshi	pc, r0, r0, lsl #2
   392c4:			; <UNDEFINED> instruction: 0xf8d39b03
   392c8:			; <UNDEFINED> instruction: 0xf1b88000
   392cc:			; <UNDEFINED> instruction: 0xf0000f00
   392d0:			; <UNDEFINED> instruction: 0xf8df8086
   392d4:	ldrbtmi	sl, [sl], #292	; 0x124
   392d8:			; <UNDEFINED> instruction: 0xf8d8e004
   392dc:			; <UNDEFINED> instruction: 0xf1b88028
   392e0:	rsbsle	r0, ip, r0, lsl #30
   392e4:			; <UNDEFINED> instruction: 0xf8939b03
   392e8:			; <UNDEFINED> instruction: 0x07db303c
   392ec:			; <UNDEFINED> instruction: 0xf8d8d503
   392f0:	blcs	45358 <tcgetattr@plt+0x41288>
   392f4:			; <UNDEFINED> instruction: 0xf8d8d1f1
   392f8:	stccs	0, cr4, [r0], {32}
   392fc:			; <UNDEFINED> instruction: 0xf641d0ed
   39300:	ldrsbt	r1, [r1], -r8
   39304:	ldmdals	r1, {r0, r1, r8, fp, ip, pc}
   39308:			; <UNDEFINED> instruction: 0xf0046849
   3930c:	stmiavs	r3!, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   39310:	pkhtbmi	r4, r4, fp, asr #4
   39314:	rsble	r2, r0, r0, lsl #16
   39318:	ldrdne	pc, [r0], -ip
   3931c:			; <UNDEFINED> instruction: 0xf8dc4650
   39320:	ldrmi	r2, [r9], #-4
   39324:	andne	pc, r0, sl, asr #17
   39328:	ldrdne	pc, [r8], -ip
   3932c:			; <UNDEFINED> instruction: 0xf8dc441a
   39330:	ldrmi	lr, [r9], #-16
   39334:	andcs	pc, r4, sl, asr #17
   39338:	andne	pc, r8, sl, asr #17
   3933c:	ldrdcs	pc, [ip], -ip
   39340:			; <UNDEFINED> instruction: 0x1014f8dc
   39344:			; <UNDEFINED> instruction: 0xf8ca441a
   39348:	bl	3c1380 <tcgetattr@plt+0x3bd2b0>
   3934c:	strmi	r0, [fp], #-515	; 0xfffffdfd
   39350:	movwcs	lr, #18890	; 0x49ca
   39354:			; <UNDEFINED> instruction: 0x463a9b10
   39358:	movwls	r4, #1577	; 0x629
   3935c:			; <UNDEFINED> instruction: 0xf7fb4633
   39360:	stmdavs	r4!, {r0, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   39364:	adcsle	r2, r8, r0, lsl #24
   39368:	stmibvs	r3!, {r0, r2, r5, r6, r7, fp, sp, lr}
   3936c:	adcmi	r4, fp, #1291845632	; 0x4d000000
   39370:	stmibvs	r3!, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, lr, pc}^
   39374:	blle	ffd49e28 <tcgetattr@plt+0xffd45d58>
   39378:	stmdals	r4, {r0, r5, r7, fp, sp, lr}
   3937c:	movwcs	lr, #18900	; 0x49d4
   39380:	stmdals	r2, {r0, r1, r2, r3, fp, ip}
   39384:	bl	89de8 <tcgetattr@plt+0x85d18>
   39388:	svclt	0x00b80600
   3938c:	addsmi	r4, lr, #24117248	; 0x1700000
   39390:	ldrmi	fp, [lr], -r8, lsr #31
   39394:	blle	ff949e94 <tcgetattr@plt+0xff945dc4>
   39398:			; <UNDEFINED> instruction: 0xf8d84b18
   3939c:	stmdals	r5, {r2, sp}
   393a0:			; <UNDEFINED> instruction: 0xf85258c0
   393a4:	andvs	r3, r2, fp
   393a8:	bicsle	r2, sl, r0, lsl #22
   393ac:			; <UNDEFINED> instruction: 0xb1a39b11
   393b0:	ldrdcc	pc, [r0, #-130]!	; 0xffffff7e
   393b4:			; <UNDEFINED> instruction: 0xf1a39a03
   393b8:	blx	fec393e0 <tcgetattr@plt+0xfec35310>
   393bc:	ldmdbvs	r2, {r7, ip, sp, lr, pc}^
   393c0:			; <UNDEFINED> instruction: 0xf1a20940
   393c4:	blx	fef3c3ec <tcgetattr@plt+0xfef3831c>
   393c8:	b	1438600 <tcgetattr@plt+0x1434530>
   393cc:	strmi	r1, [r4, #3164]	; 0xc5c
   393d0:			; <UNDEFINED> instruction: 0xf8ddd198
   393d4:	submi	ip, fp, #68	; 0x44
   393d8:	mulcs	r0, lr, r7
   393dc:			; <UNDEFINED> instruction: 0xb007e7ba
   393e0:	svchi	0x00f0e8bd
   393e4:	tstls	r0, fp, lsl #12
   393e8:	ldmib	sp, {r1, r9, fp, ip, pc}^
   393ec:			; <UNDEFINED> instruction: 0xf7ff0103
   393f0:			; <UNDEFINED> instruction: 0xe767f8bf
   393f4:	andeq	pc, r1, r4, lsr #15
   393f8:	strdeq	r7, [r2], -sl
   393fc:	andeq	r0, r0, r8, ror #6
   39400:	cfstrsls	mvf11, [r1], {16}
   39404:	svclt	0x00d442a2
   39408:	strcs	r2, [r1], #-1024	; 0xfffffc00
   3940c:	ldrbvc	lr, [r2], #2644	; 0xa54
   39410:			; <UNDEFINED> instruction: 0xf85dd103
   39414:			; <UNDEFINED> instruction: 0xf7ff4b04
   39418:			; <UNDEFINED> instruction: 0xf85db9b9
   3941c:	ldrbmi	r4, [r0, -r4, lsl #22]!
   39420:	svcmi	0x00f0e92d
   39424:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
   39428:	strmi	r8, [r2], r2, lsl #22
   3942c:	mlasmi	ip, r0, r8, pc	; <UNPREDICTABLE>
   39430:	addlt	r0, r9, r2, ror #15
   39434:	blmi	165e050 <tcgetattr@plt+0x1659f80>
   39438:	ldrbtmi	r9, [fp], #-263	; 0xfffffef9
   3943c:			; <UNDEFINED> instruction: 0xf1009306
   39440:			; <UNDEFINED> instruction: 0xf8da80a2
   39444:			; <UNDEFINED> instruction: 0xf1b88000
   39448:			; <UNDEFINED> instruction: 0xf0000f00
   3944c:	stmdbls	r6, {r0, r1, r2, r4, r7, pc}
   39450:	blmi	150bda0 <tcgetattr@plt+0x1507cd0>
   39454:	ldrdls	pc, [ip, #-143]	; 0xffffff71
   39458:	stmiapl	fp, {r1, r3, r7, fp, ip, lr}^
   3945c:	ldmdbls	r5, {r0, r3, r4, r5, r6, r7, sl, lr}
   39460:	svclt	0x00082900
   39464:	mcr	6, 0, r4, cr8, cr10, {0}
   39468:	and	r2, r5, r0, lsl sl
   3946c:	ldrdhi	pc, [r8], -r8	; <UNPREDICTABLE>
   39470:	svceq	0x0000f1b8
   39474:	addhi	pc, r2, r0
   39478:	mlascc	ip, sl, r8, pc	; <UNPREDICTABLE>
   3947c:	strle	r0, [r3, #-2011]	; 0xfffff825
   39480:			; <UNDEFINED> instruction: 0x3018f8d8
   39484:	mvnsle	r2, r0, lsl #22
   39488:			; <UNDEFINED> instruction: 0xf6414b47
   3948c:			; <UNDEFINED> instruction: 0xf8d811d8
   39490:	stmdals	r6, {r2, sp}
   39494:	ldmdapl	r3, {r6, r7, fp, ip, lr}^
   39498:	andvs	r9, r2, r4
   3949c:	mvnle	r2, r0, lsl #22
   394a0:	ldrdmi	pc, [r0], -r8	; <UNPREDICTABLE>
   394a4:	rscle	r2, r1, r0, lsl #24
   394a8:	stmibvs	r3!, {r1, r2, r5, r6, r7, fp, sp, lr}
   394ac:	adcsmi	r4, r3, #1577058304	; 0x5e000000
   394b0:	stmibvs	r3!, {r0, r1, r3, r4, r6, sl, fp, ip, lr, pc}^
   394b4:	blle	1649f88 <tcgetattr@plt+0x1645eb8>
   394b8:	ldrdgt	pc, [r8], -r4
   394bc:	ldmib	r4, {r0, r2, r8, fp, ip, pc}^
   394c0:	bl	3420d8 <tcgetattr@plt+0x33e008>
   394c4:	ldmdbls	r4, {r0, r8, r9, sl}
   394c8:	bl	349f2c <tcgetattr@plt+0x345e5c>
   394cc:	svclt	0x00b80501
   394d0:	addsmi	r4, sp, #24117248	; 0x1700000
   394d4:	ldrmi	fp, [sp], -r8, lsr #31
   394d8:	blle	11c9fd4 <tcgetattr@plt+0x11c5f04>
   394dc:	ldrdcc	pc, [r4], -r8
   394e0:			; <UNDEFINED> instruction: 0x2014f8da
   394e4:			; <UNDEFINED> instruction: 0xf8d39907
   394e8:			; <UNDEFINED> instruction: 0xf1a23160
   394ec:	blx	fefbcd14 <tcgetattr@plt+0xfefb8c44>
   394f0:	strmi	pc, [r8], -lr, lsl #29
   394f4:	andcc	lr, r2, #3358720	; 0x334000
   394f8:	vnmlane.f32	s29, s28, s30
   394fc:	ldrmi	r9, [sl], -r4, lsl #22
   39500:	ldrdcc	pc, [r4], -r8
   39504:	ldmib	sp, {r0, r1, r4, sp, lr}^
   39508:			; <UNDEFINED> instruction: 0xf1a33202
   3950c:	blx	fecfa134 <tcgetattr@plt+0xfecf6064>
   39510:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   39514:	blls	cab94 <tcgetattr@plt+0xc6ac4>
   39518:			; <UNDEFINED> instruction: 0xf8dad006
   3951c:			; <UNDEFINED> instruction: 0xf0041004
   39520:			; <UNDEFINED> instruction: 0xf8d4fbc5
   39524:	strmi	ip, [r1], -r8
   39528:	beq	474d90 <tcgetattr@plt+0x470cc0>
   3952c:	stfeqd	f7, [r0], {204}	; 0xcc
   39530:			; <UNDEFINED> instruction: 0x4632463b
   39534:	ldmib	r1, {r0, r4, r5, r7, r8, ip, sp, pc}^
   39538:			; <UNDEFINED> instruction: 0xf8d16700
   3953c:	strbtmi	lr, [r6], #-16
   39540:	stmib	r9, {r0, r1, r2, r5, r6, sl, lr}^
   39544:	stmvs	lr, {r8, r9, sl, sp, lr}
   39548:	strbtmi	r6, [r6], #-2255	; 0xfffff731
   3954c:	andvs	pc, r8, r9, asr #17
   39550:	strbmi	r6, [r9], -lr, asr #18
   39554:			; <UNDEFINED> instruction: 0xf8c94467
   39558:	strbtmi	r7, [r6], #-12
   3955c:	streq	lr, [ip, -lr, lsl #22]
   39560:	strvc	lr, [r4], -r9, asr #19
   39564:			; <UNDEFINED> instruction: 0xf7fb9500
   39568:	stmdavs	r4!, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   3956c:	orrsle	r2, fp, r0, lsl #24
   39570:	ldrdhi	pc, [r8], -r8	; <UNPREDICTABLE>
   39574:	svceq	0x0000f1b8
   39578:	svcge	0x007ef47f
   3957c:	ldc	0, cr11, [sp], #36	; 0x24
   39580:	pop	{r1, r8, r9, fp, pc}
   39584:	bls	55d54c <tcgetattr@plt+0x55947c>
   39588:	stmdbls	r5, {r0, r1, r3, r4, r6, r9, sl, lr}
   3958c:	andlt	pc, r0, sp, asr #17
   39590:			; <UNDEFINED> instruction: 0xffeef7fe
   39594:	svclt	0x0000e755
   39598:	andeq	pc, r1, sl, lsl #12
   3959c:	andeq	r0, r0, r8, lsl r3
   395a0:	andeq	r0, r0, r4, ror #7
   395a4:	andeq	r7, r2, r4, ror fp
   395a8:	andeq	r0, r0, r8, ror #6
   395ac:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   395b0:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   395b4:	blmi	2a5b8c <tcgetattr@plt+0x2a1abc>
   395b8:			; <UNDEFINED> instruction: 0xf641460d
   395bc:	ldmpl	r6, {r3, r4, r6, r7, r8, r9, sl, ip}^
   395c0:	strtmi	r6, [r8], -r3, ror #16
   395c4:	ldrsbtvs	r5, [r3], -sl
   395c8:			; <UNDEFINED> instruction: 0xf7fab90a
   395cc:	bvs	fe978410 <tcgetattr@plt+0xfe974340>
   395d0:	mvnsle	r2, r0, lsl #24
   395d4:	svclt	0x0000bdf8
   395d8:	muleq	r1, r2, r4
   395dc:	andeq	r0, r0, r8, ror #6
   395e0:	svcmi	0x00f0e92d
   395e4:			; <UNDEFINED> instruction: 0xf890b08b
   395e8:			; <UNDEFINED> instruction: 0x4683403c
   395ec:	movwge	pc, #2271	; 0x8df	; <UNPREDICTABLE>
   395f0:	andne	lr, r5, #3358720	; 0x334000
   395f4:	ldrbtmi	r0, [sl], #2017	; 0x7e1
   395f8:	ldrsbhi	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   395fc:			; <UNDEFINED> instruction: 0xf1009307
   39600:	bls	1d9b88 <tcgetattr@plt+0x1d5ab8>
   39604:	ldrdvs	pc, [r0], -fp
   39608:			; <UNDEFINED> instruction: 0xf0004590
   3960c:			; <UNDEFINED> instruction: 0xf8db80a8
   39610:	blcc	85638 <tcgetattr@plt+0x81568>
   39614:	svclt	0x00144293
   39618:	svcls	0x00061c57
   3961c:			; <UNDEFINED> instruction: 0xf641b1a6
   39620:			; <UNDEFINED> instruction: 0xf89b18d8
   39624:			; <UNDEFINED> instruction: 0x07da303c
   39628:	ldmibvs	r3!, {r0, r8, sl, ip, lr, pc}
   3962c:	blmi	feca7b60 <tcgetattr@plt+0xfeca3a90>
   39630:	ldrdgt	pc, [r4], -r6
   39634:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   39638:	andcc	pc, r8, ip, asr r8	; <UNPREDICTABLE>
   3963c:	andgt	pc, r0, r2, asr #17
   39640:	bvs	fede5af4 <tcgetattr@plt+0xfede1a24>
   39644:	mvnle	r2, r0, lsl #28
   39648:	pop	{r0, r1, r3, ip, sp, pc}
   3964c:	bvs	cdd614 <tcgetattr@plt+0xcd9544>
   39650:	ldmdblt	sl, {r2, r4, r9, sl, lr}
   39654:	stmdavs	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   39658:	rscsle	r2, r2, r0, lsl #24
   3965c:	stmibvs	r1!, {r0, r2, r5, r6, r7, fp, sp, lr}
   39660:	addsmi	r1, r9, #3850240	; 0x3ac000
   39664:	stmibvs	r0!, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, lr, pc}^
   39668:	blle	ffd4a0d0 <tcgetattr@plt+0xffd46000>
   3966c:	stmdbvs	r1!, {r0, r1, r5, r7, fp, sp, lr}
   39670:	blle	ffc4a0a4 <tcgetattr@plt+0xffc45fd4>
   39674:	addmi	r6, fp, #1589248	; 0x184000
   39678:	stmdbls	r6, {r0, r2, r3, r5, r6, r7, sl, fp, ip, lr, pc}
   3967c:			; <UNDEFINED> instruction: 0xf8cd469e
   39680:	pkhbtmi	ip, r4, ip
   39684:	ldmibvs	r1, {r0, r2, r3, sl, lr}
   39688:	sfmle	f4, 4, [lr], {169}	; 0xa9
   3968c:	adcmi	r6, r9, #3424256	; 0x344000
   39690:			; <UNDEFINED> instruction: 0xf8dbdb0b
   39694:	ldmvs	r1, {r2, ip, sp}
   39698:	ldrmi	r6, [r9], #-2320	; 0xfffff6f0
   3969c:			; <UNDEFINED> instruction: 0xf1014281
   396a0:	vstrle.16	s6, [r2, #-510]	; 0xfffffe02	; <UNPREDICTABLE>
   396a4:	strmi	r6, [r9, #2385]	; 0x951
   396a8:	ldmdavs	r2, {r0, r1, r2, r4, r8, sl, fp, ip, lr, pc}
   396ac:	mvnle	r2, r0, lsl #20
   396b0:			; <UNDEFINED> instruction: 0xf8db9b15
   396b4:	bvs	fed4d6bc <tcgetattr@plt+0xfed495ec>
   396b8:	andvs	pc, r0, fp, asr #17
   396bc:	bllt	11218c <tcgetattr@plt+0x10e0bc>
   396c0:			; <UNDEFINED> instruction: 0x463b9a15
   396c4:	ldrbmi	r9, [r8], -r5, lsl #18
   396c8:	blx	fe8f76ce <tcgetattr@plt+0xfe8f35fe>
   396cc:	andpl	pc, r0, fp, asr #17
   396d0:			; <UNDEFINED> instruction: 0x462662b4
   396d4:			; <UNDEFINED> instruction: 0xd1a42e00
   396d8:			; <UNDEFINED> instruction: 0x461ae7b6
   396dc:			; <UNDEFINED> instruction: 0x46964673
   396e0:			; <UNDEFINED> instruction: 0x46609a15
   396e4:			; <UNDEFINED> instruction: 0xc01cf8dd
   396e8:	bl	125d78 <tcgetattr@plt+0x121ca8>
   396ec:	bcc	79f2c <tcgetattr@plt+0x75e5c>
   396f0:	ble	40a138 <tcgetattr@plt+0x406068>
   396f4:	ldrdpl	pc, [r0], -fp
   396f8:	bvs	fed42300 <tcgetattr@plt+0xfed3e230>
   396fc:	andvs	pc, r0, fp, asr #17
   39700:	movwcs	r6, #691	; 0x2b3
   39704:	movwls	r9, #2309	; 0x905
   39708:	ldrtmi	r2, [fp], -r0, lsl #4
   3970c:			; <UNDEFINED> instruction: 0xf7ff4658
   39710:	ldrb	pc, [fp, r7, asr #20]	; <UNPREDICTABLE>
   39714:	ldrdcs	pc, [r0, #-140]!	; 0xffffff74
   39718:			; <UNDEFINED> instruction: 0x1014f8db
   3971c:	andeq	pc, r8, r2, lsr #3
   39720:	stfeqd	f7, [r8], {161}	; 0xa1
   39724:			; <UNDEFINED> instruction: 0xf080fab0
   39728:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
   3972c:	b	13fbc34 <tcgetattr@plt+0x13f7b64>
   39730:	strmi	r1, [r4, #3164]	; 0xc5c
   39734:	andle	r9, r4, r5, lsl #16
   39738:	blx	d75750 <tcgetattr@plt+0xd71680>
   3973c:			; <UNDEFINED> instruction: 0xf8db68a3
   39740:	bls	5b1758 <tcgetattr@plt+0x5ad688>
   39744:	tsteq	lr, r3, lsl #22
   39748:	strls	r1, [r1], #-3660	; 0xfffff1b4
   3974c:			; <UNDEFINED> instruction: 0xf04f9203
   39750:	andls	r3, r2, #-268435441	; 0xf000000f
   39754:	strtmi	r9, [sl], -r0, lsl #4
   39758:	blx	cf7752 <tcgetattr@plt+0xcf3682>
   3975c:	mcrcs	7, 0, lr, cr0, cr1, {3}
   39760:	svcge	0x0072f43f
   39764:	ldmdbvc	r3, {r0, r2, r9, fp, ip, pc}^
   39768:			; <UNDEFINED> instruction: 0xf9927911
   3976c:			; <UNDEFINED> instruction: 0xf0232001
   39770:	b	10fa3b4 <tcgetattr@plt+0x10f62e4>
   39774:	vst2.8	{d1-d4}, [r2 :64], r1
   39778:	tstmi	r3, #128, 4
   3977c:			; <UNDEFINED> instruction: 0xf89b9308
   39780:			; <UNDEFINED> instruction: 0x07db303c
   39784:	ldmibvs	r3!, {r0, r8, sl, ip, lr, pc}
   39788:	blmi	16e7cdc <tcgetattr@plt+0x16e3c0c>
   3978c:			; <UNDEFINED> instruction: 0xf85a6872
   39790:	ldrmi	r3, [r9], -r3
   39794:			; <UNDEFINED> instruction: 0xf6419306
   39798:	ldrdvs	r1, [sl], -r8
   3979c:	ldrdlt	r5, [fp, -r3]!
   397a0:			; <UNDEFINED> instruction: 0x2e006ab6
   397a4:	andlt	sp, fp, fp, ror #3
   397a8:	svchi	0x00f0e8bd
   397ac:			; <UNDEFINED> instruction: 0xf1066a34
   397b0:			; <UNDEFINED> instruction: 0x2c000920
   397b4:			; <UNDEFINED> instruction: 0x4696d0f4
   397b8:	stmibvs	r0!, {r0, r1, r5, r6, r7, fp, sp, lr}
   397bc:	streq	lr, [r8, #-2819]	; 0xfffff4fd
   397c0:	sfmle	f4, 4, [sp], {168}	; 0xa8
   397c4:	adcmi	r6, sl, #3702784	; 0x388000
   397c8:	stmiavs	r2!, {r1, r3, r8, r9, fp, ip, lr, pc}
   397cc:	addmi	r6, sl, #540672	; 0x84000
   397d0:			; <UNDEFINED> instruction: 0xf8dbdb06
   397d4:	ldrmi	r1, [r1], #-4
   397d8:	stmdbcc	r1, {r1, r5, r6, r8, fp, sp, lr}
   397dc:	sfmle	f4, 4, [r2, #-580]!	; 0xfffffdbc
   397e0:	stmdavs	r4!, {r0, r5, r7, r9, sl, lr}
   397e4:	mvnle	r2, r0, lsl #24
   397e8:	strbmi	r9, [r3], -r8, lsl #30
   397ec:			; <UNDEFINED> instruction: 0x21016ab5
   397f0:	ldrdls	pc, [r0], -fp
   397f4:			; <UNDEFINED> instruction: 0xf8cb4658
   397f8:	bls	211800 <tcgetattr@plt+0x20d730>
   397fc:			; <UNDEFINED> instruction: 0x970062b4
   39800:			; <UNDEFINED> instruction: 0xff26f7fe
   39804:	blcs	60460 <tcgetattr@plt+0x5c390>
   39808:	stmdbls	r5, {r0, r1, r5, r6, ip, lr, pc}
   3980c:	strbmi	r4, [r3], -r2, lsr #12
   39810:	strls	r4, [r0], #-1624	; 0xfffff9a8
   39814:			; <UNDEFINED> instruction: 0xf9c4f7ff
   39818:	andls	pc, r0, fp, asr #17
   3981c:			; <UNDEFINED> instruction: 0x462e62b5
   39820:			; <UNDEFINED> instruction: 0xd1ac2e00
   39824:	stmdavs	r1!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   39828:			; <UNDEFINED> instruction: 0xf8c94672
   3982c:	bvs	c7d834 <tcgetattr@plt+0xc79764>
   39830:			; <UNDEFINED> instruction: 0xf8dbb1c9
   39834:	strbmi	r2, [r3], -r0
   39838:	andcs	r9, r0, r8, lsl #26
   3983c:			; <UNDEFINED> instruction: 0x21016ab7
   39840:	andvs	pc, r0, fp, asr #17
   39844:	adcsvs	r9, r0, #-1879048192	; 0x90000000
   39848:	bls	20b1b0 <tcgetattr@plt+0x2070e0>
   3984c:			; <UNDEFINED> instruction: 0xf7fe9500
   39850:	bls	2b9454 <tcgetattr@plt+0x2b5384>
   39854:	stmibvs	r0!, {r0, r1, r5, r6, r7, fp, sp, lr}
   39858:	andcs	pc, r0, fp, asr #17
   3985c:	streq	lr, [r3, #-2824]	; 0xfffff4f8
   39860:	adcsvs	r9, r7, #24576	; 0x6000
   39864:	stmdbls	r7, {r1, r4, fp, sp, lr}
   39868:	ldrdcs	pc, [r0, #-130]!	; 0xffffff7e
   3986c:			; <UNDEFINED> instruction: 0xf8db440b
   39870:	addmi	r1, r3, #20
   39874:	andmi	pc, r0, r9, asr #17
   39878:	stfeqd	f7, [r8], {161}	; 0xa1
   3987c:			; <UNDEFINED> instruction: 0x4603bfb8
   39880:	andeq	pc, r8, r2, lsr #3
   39884:			; <UNDEFINED> instruction: 0xf080fab0
   39888:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
   3988c:	b	13fbd94 <tcgetattr@plt+0x13f7cc4>
   39890:	strmi	r1, [r4, #3164]	; 0xc5c
   39894:	stmdals	r5, {r3, r8, r9, sl, fp, ip, sp, pc}
   39898:	stmdals	r5, {r2, ip, lr, pc}
   3989c:			; <UNDEFINED> instruction: 0xf0049306
   398a0:	blls	1f7eac <tcgetattr@plt+0x1f3ddc>
   398a4:	strtmi	r6, [sl], -r4, lsr #17
   398a8:	ldrdne	pc, [r4], -fp
   398ac:	strtmi	r9, [r1], #-3861	; 0xfffff0eb
   398b0:	strls	r9, [r2, #-768]	; 0xfffffd00
   398b4:	strls	r4, [r3, -r3, lsr #12]
   398b8:	strls	r1, [r1], #-3660	; 0xfffff1b4
   398bc:	blx	fe0778b4 <tcgetattr@plt+0xfe0737e4>
   398c0:	stmdavs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
   398c4:			; <UNDEFINED> instruction: 0xf8cd2100
   398c8:	bcc	998d0 <tcgetattr@plt+0x95800>
   398cc:	mrc2	7, 2, pc, cr0, cr14, {7}
   398d0:	bls	5b3334 <tcgetattr@plt+0x5af264>
   398d4:	stmdbls	r5, {r0, r1, r6, r9, sl, lr}
   398d8:			; <UNDEFINED> instruction: 0xf7ff4658
   398dc:			; <UNDEFINED> instruction: 0xf8cbfa99
   398e0:	adcsvs	r9, r5, #0
   398e4:	cfmadd32cs	mvax1, mvfx4, mvfx0, mvfx14
   398e8:	svcge	0x0049f47f
   398ec:	svclt	0x0000e75b
   398f0:	andeq	pc, r1, lr, asr #8
   398f4:	andeq	r0, r0, r8, ror #6
   398f8:	mvnsmi	lr, sp, lsr #18
   398fc:	ldcmi	6, cr4, [r6, #-48]!	; 0xffffffd0
   39900:	stmdavs	r9, {r1, r2, r9, sl, lr}
   39904:	ldmdami	r5!, {r0, r1, r2, r4, r9, sl, lr}
   39908:	addlt	r4, r6, sp, ror r4
   3990c:	ldrdgt	pc, [r8], -r4
   39910:	stmdapl	r8!, {r1, r3, fp, ip, sp, lr}
   39914:			; <UNDEFINED> instruction: 0xf8dd2500
   39918:	stmdavs	r0, {r4, r5, pc}
   3991c:			; <UNDEFINED> instruction: 0xf04f9005
   39920:			; <UNDEFINED> instruction: 0xf88d0000
   39924:	stmdavs	r2!, {r2, r3, sp}^
   39928:			; <UNDEFINED> instruction: 0xf89268e0
   3992c:	stmdbvs	r2!, {sp, lr, pc}
   39930:	and	pc, sp, sp, lsl #17
   39934:	mul	r0, ip, r8
   39938:	and	pc, lr, sp, lsl #17
   3993c:	mul	r0, r0, r8
   39940:			; <UNDEFINED> instruction: 0xf88d6960
   39944:			; <UNDEFINED> instruction: 0xf892e00f
   39948:	ldmdbvs	r2!, {sp, lr, pc}^
   3994c:	ands	pc, r0, sp, lsl #17
   39950:	stmdavc	r0, {r3, r9, fp, sp}
   39954:	andspl	pc, r2, sp, lsl #17
   39958:	andseq	pc, r1, sp, lsl #17
   3995c:			; <UNDEFINED> instruction: 0xf89cd025
   39960:	ldrbeq	r2, [r0], r0
   39964:	ldfnep	f5, [sp], {23}
   39968:	mvnscc	pc, #79	; 0x4f
   3996c:	stmdbge	r3, {r9, sp}
   39970:	andcc	lr, r0, #3358720	; 0x334000
   39974:	ldmne	sl!, {r4, r5, r9, sl, lr}^
   39978:	mrc2	7, 1, pc, cr2, cr15, {7}
   3997c:	ble	78b024 <tcgetattr@plt+0x786f54>
   39980:	blmi	5cc1e4 <tcgetattr@plt+0x5c8114>
   39984:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   39988:	blls	1939f8 <tcgetattr@plt+0x18f928>
   3998c:	qsuble	r4, sl, r0
   39990:	pop	{r1, r2, ip, sp, pc}
   39994:			; <UNDEFINED> instruction: 0xf01281f0
   39998:			; <UNDEFINED> instruction: 0xf1030fe0
   3999c:	mvnle	r0, r1, lsl #10
   399a0:	strcc	r7, [r1, #-2122]	; 0xfffff7b6
   399a4:	andscs	pc, r2, sp, lsl #17
   399a8:			; <UNDEFINED> instruction: 0xf89ce7de
   399ac:	bcs	19b8 <fdopen@plt-0x1ed0>
   399b0:	stmdavc	sl, {r0, r3, r4, r6, r7, r8, ip, lr, pc}^
   399b4:	bcs	b30 <fdopen@plt-0x2d58>
   399b8:	ubfx	sp, r6, #3, #19
   399bc:	ldrtmi	r9, [sl], -sp, lsl #22
   399c0:	ldrtmi	r4, [r0], -r1, lsr #12
   399c4:	andhi	pc, r0, sp, asr #17
   399c8:	strtmi	r9, [fp], -r1, lsl #6
   399cc:	stc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
   399d0:			; <UNDEFINED> instruction: 0xf7cae7d6
   399d4:	svclt	0x0000e874
   399d8:	andeq	pc, r1, ip, lsr r1	; <UNPREDICTABLE>
   399dc:	andeq	r0, r0, r0, asr #6
   399e0:	andeq	pc, r1, r0, asr #1
   399e4:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   399e8:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
   399ec:	blmi	3a60c4 <tcgetattr@plt+0x3a1ff4>
   399f0:			; <UNDEFINED> instruction: 0xf641460f
   399f4:	ldmpl	r5, {r3, r4, r6, r7, r9, sl, ip}^
   399f8:	bvs	fe971a04 <tcgetattr@plt+0xfe96d934>
   399fc:	stmdavs	r3!, {r2, r4, r5, r6, r8, ip, sp, pc}^
   39a00:	mlavs	fp, sl, r9, r5
   39a04:	mvnsle	r2, r0, lsl #20
   39a08:	ldrsbcc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   39a0c:	mvnsle	r4, r3, lsr #5
   39a10:			; <UNDEFINED> instruction: 0xf7f74638
   39a14:	bvs	fe978ed0 <tcgetattr@plt+0xfe974e00>
   39a18:	mvnsle	r2, r0, lsl #24
   39a1c:	svclt	0x0000bdf8
   39a20:	andeq	pc, r1, sl, asr r0	; <UNPREDICTABLE>
   39a24:	andeq	r0, r0, r8, ror #6
   39a28:	stmdavs	r4, {r4, r5, r6, r8, sl, ip, sp, pc}
   39a2c:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   39a30:	bmi	2e6068 <tcgetattr@plt+0x2e1f98>
   39a34:	ldmpl	sp, {r1, r2, r3, r9, sl, lr}
   39a38:	bvs	fe971a44 <tcgetattr@plt+0xfe96d974>
   39a3c:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}^
   39a40:	ldrsbcs	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   39a44:	adcmi	r6, r2, #43	; 0x2b
   39a48:			; <UNDEFINED> instruction: 0x4630d1f7
   39a4c:	blx	ff5779cc <tcgetattr@plt+0xff5738fc>
   39a50:			; <UNDEFINED> instruction: 0x2c006aa4
   39a54:	ldfltp	f5, [r0, #-972]!	; 0xfffffc34
   39a58:	andeq	pc, r1, r6, lsl r0	; <UNPREDICTABLE>
   39a5c:	andeq	r0, r0, r8, ror #6
   39a60:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   39a64:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
   39a68:	blmi	3a6140 <tcgetattr@plt+0x3a2070>
   39a6c:			; <UNDEFINED> instruction: 0xf641460f
   39a70:	ldmpl	r5, {r3, r4, r6, r7, r9, sl, ip}^
   39a74:	bvs	fe971a80 <tcgetattr@plt+0xfe96d9b0>
   39a78:	stmdavs	r3!, {r2, r4, r5, r6, r8, ip, sp, pc}^
   39a7c:	mlavs	fp, sl, r9, r5
   39a80:	mvnsle	r2, r0, lsl #20
   39a84:	ldrsbcc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   39a88:	mvnsle	r4, r3, lsr #5
   39a8c:			; <UNDEFINED> instruction: 0xf7f74638
   39a90:	bvs	fe978d6c <tcgetattr@plt+0xfe974c9c>
   39a94:	mvnsle	r2, r0, lsl #24
   39a98:	svclt	0x0000bdf8
   39a9c:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   39aa0:	andeq	r0, r0, r8, ror #6
   39aa4:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   39aa8:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
   39aac:	blmi	3a6184 <tcgetattr@plt+0x3a20b4>
   39ab0:			; <UNDEFINED> instruction: 0xf641460f
   39ab4:	ldmpl	r5, {r3, r4, r6, r7, r9, sl, ip}^
   39ab8:	bvs	fe971ac4 <tcgetattr@plt+0xfe96d9f4>
   39abc:	stmdavs	r3!, {r2, r4, r5, r6, r8, ip, sp, pc}^
   39ac0:	mlavs	fp, sl, r9, r5
   39ac4:	mvnsle	r2, r0, lsl #20
   39ac8:	ldrsbcc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   39acc:	mvnsle	r4, r3, lsr #5
   39ad0:			; <UNDEFINED> instruction: 0xf7f74638
   39ad4:	bvs	fe978d60 <tcgetattr@plt+0xfe974c90>
   39ad8:	mvnsle	r2, r0, lsl #24
   39adc:	svclt	0x0000bdf8
   39ae0:	muleq	r1, sl, pc	; <UNPREDICTABLE>
   39ae4:	andeq	r0, r0, r8, ror #6
   39ae8:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   39aec:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
   39af0:	blmi	3a61c8 <tcgetattr@plt+0x3a20f8>
   39af4:			; <UNDEFINED> instruction: 0xf641460f
   39af8:	ldmpl	r5, {r3, r4, r6, r7, r9, sl, ip}^
   39afc:	bvs	fe971b08 <tcgetattr@plt+0xfe96da38>
   39b00:	stmdavs	r3!, {r2, r4, r5, r6, r8, ip, sp, pc}^
   39b04:	mlavs	fp, sl, r9, r5
   39b08:	mvnsle	r2, r0, lsl #20
   39b0c:	ldrsbcc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   39b10:	mvnsle	r4, r3, lsr #5
   39b14:			; <UNDEFINED> instruction: 0xf7f94638
   39b18:	bvs	fe9792dc <tcgetattr@plt+0xfe97520c>
   39b1c:	mvnsle	r2, r0, lsl #24
   39b20:	svclt	0x0000bdf8
   39b24:	andeq	lr, r1, r6, asr pc
   39b28:	andeq	r0, r0, r8, ror #6
   39b2c:	ldrlt	r6, [r0, #-2179]	; 0xfffff77d
   39b30:	addlt	r1, r4, ip, asr lr
   39b34:	stmdavs	r3, {r3, sl, ip, lr, pc}^
   39b38:	mrsls	r2, R10_usr
   39b3c:	blcc	8b388 <tcgetattr@plt+0x872b8>
   39b40:	andmi	lr, r0, #3358720	; 0x334000
   39b44:	mcr2	7, 1, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   39b48:	ldclt	0, cr11, [r0, #-16]
   39b4c:	push	{r2, r3, r4, r8, r9, fp, lr}
   39b50:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   39b54:	addlt	r4, r4, fp, lsl ip
   39b58:	ldmdbpl	pc, {r0, r2, r9, sl, lr}	; <UNPREDICTABLE>
   39b5c:	ldrdhi	pc, [r0], -r7
   39b60:	stmdblt	r1!, {r3, r4, r5, sp, lr}^
   39b64:	blcc	93d78 <tcgetattr@plt+0x8fca8>
   39b68:	stmdavs	r4, {r0, r3, sl, ip, lr, pc}^
   39b6c:	movwls	r4, #1546	; 0x60a
   39b70:	smlabtne	r1, sp, r9, lr
   39b74:			; <UNDEFINED> instruction: 0xf7fe1e63
   39b78:	ldmdavs	fp!, {r0, r3, r9, sl, fp, ip, sp, lr, pc}
   39b7c:	strtmi	lr, [fp], -r0
   39b80:			; <UNDEFINED> instruction: 0xf04f699c
   39b84:	movwcs	r3, #4863	; 0x12ff
   39b88:			; <UNDEFINED> instruction: 0x46104611
   39b8c:	strmi	r6, [r0, r4, lsr #17]!
   39b90:	blcs	53e44 <tcgetattr@plt+0x4fd74>
   39b94:	strcs	fp, [r0], #-4040	; 0xfffff038
   39b98:	ldmdavs	lr!, {r2, r3, r8, sl, fp, ip, lr, pc}
   39b9c:	stmdavs	sl!, {r0, r8, r9, sp}^
   39ba0:	tstcs	r0, r0, lsr #12
   39ba4:	ldmibvs	r6!, {r2, r3, r4, sl, lr}
   39ba8:	ldmvs	r6!, {r0, r9, fp, ip, sp}
   39bac:	stmiavs	fp!, {r4, r5, r7, r8, r9, sl, lr}
   39bb0:	lfmle	f4, 2, [r2], #652	; 0x28c
   39bb4:	andhi	pc, r0, r7, asr #17
   39bb8:	pop	{r2, ip, sp, pc}
   39bbc:	svclt	0x000081f0
   39bc0:	strdeq	lr, [r1], -r2
   39bc4:	andeq	r0, r0, r8, asr r3
   39bc8:	ldrblt	fp, [r0, #1038]!	; 0x40e
   39bcc:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
   39bd0:	ldcmi	0, cr11, [r9], #-528	; 0xfffffdf0
   39bd4:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
   39bd8:			; <UNDEFINED> instruction: 0x33244607
   39bdc:	ldrbtmi	r4, [ip], #-2103	; 0xfffff7c9
   39be0:	tstpl	r0, sp, lsl #10	; <UNPREDICTABLE>
   39be4:	blcs	177d38 <tcgetattr@plt+0x173c68>
   39be8:	stmdapl	r0!, {r2, r3, r8, ip, sp}
   39bec:	cdpge	12, 0, cr10, cr3, cr4, {0}
   39bf0:	stmdavs	r0, {r0, r1, r4, r5, r8, sl, fp, lr}
   39bf4:			; <UNDEFINED> instruction: 0xf04f6008
   39bf8:	ldrmi	r0, [r0], -r0
   39bfc:			; <UNDEFINED> instruction: 0xf0029302
   39c00:			; <UNDEFINED> instruction: 0xf854ff93
   39c04:	andcs	r4, r1, #8, 24	; 0x800
   39c08:	orrsvc	pc, ip, r1, asr #12
   39c0c:	strls	r4, [r1], #-1149	; 0xfffffb83
   39c10:	ldrtmi	r4, [r0], -r3, lsl #12
   39c14:	vst2.8	{d25-d28}, [pc], r0
   39c18:			; <UNDEFINED> instruction: 0xf7c95300
   39c1c:	svccs	0x0000eee4
   39c20:	bmi	a6e0d8 <tcgetattr@plt+0xa6a008>
   39c24:	stmiapl	sl!, {r3, r5, r8, r9, fp, lr}
   39c28:	ldmdavs	r3, {r2, r3, r5, r6, r7, fp, ip, lr}
   39c2c:	orrslt	r6, fp, r3, lsr #32
   39c30:	ldrsbcc	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   39c34:	bmi	9a61a8 <tcgetattr@plt+0x9a20d8>
   39c38:	ldmdavs	r1, {r1, r3, r5, r7, fp, ip, lr}
   39c3c:	ldmdavs	fp, {r0, sp, lr, pc}
   39c40:	bvs	16e60f4 <tcgetattr@plt+0x16e2024>
   39c44:	mvnsle	r4, sl, lsl #5
   39c48:			; <UNDEFINED> instruction: 0xf7fb4630
   39c4c:	stmdavs	r3!, {r0, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   39c50:	eorvs	r6, r3, fp, lsl r8
   39c54:	mvnle	r2, r0, lsl #22
   39c58:			; <UNDEFINED> instruction: 0xf50d491d
   39c5c:	bmi	60e864 <tcgetattr@plt+0x60a794>
   39c60:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   39c64:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   39c68:	subsmi	r6, r1, sl, lsl r8
   39c6c:			; <UNDEFINED> instruction: 0xf50dd121
   39c70:	andlt	r5, r4, r0, lsl #26
   39c74:	ldrhtmi	lr, [r0], #141	; 0x8d
   39c78:	ldrbmi	fp, [r0, -r3]!
   39c7c:			; <UNDEFINED> instruction: 0xf7ca4630
   39c80:	teqcs	sl, r2, ror r8
   39c84:			; <UNDEFINED> instruction: 0x46031832
   39c88:			; <UNDEFINED> instruction: 0x463854f1
   39c8c:	subsvc	r2, r3, r0, lsr #6
   39c90:			; <UNDEFINED> instruction: 0xf7ca1c94
   39c94:			; <UNDEFINED> instruction: 0xf50de800
   39c98:	tstcc	r0, #0, 6
   39c9c:	bcc	18090c <tcgetattr@plt+0x17c83c>
   39ca0:	strtmi	r4, [r0], -r1, lsl #12
   39ca4:	ldm	lr, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39ca8:	mvnsvc	pc, #68157440	; 0x4100000
   39cac:	ldrbtpl	r2, [r2], #512	; 0x200
   39cb0:			; <UNDEFINED> instruction: 0xf7c9e7b7
   39cb4:	svclt	0x0000ef04
   39cb8:	andeq	lr, r1, r6, ror #28
   39cbc:	andeq	r0, r0, r0, asr #6
   39cc0:	andeq	lr, r1, r8, lsr lr
   39cc4:	andeq	r0, r0, ip, ror r5
   39cc8:	andeq	r0, r0, r8, ror #6
   39ccc:	andeq	r0, r0, r8, asr r3
   39cd0:	andeq	lr, r1, r2, ror #27
   39cd4:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   39cd8:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
   39cdc:	blmi	3a63b4 <tcgetattr@plt+0x3a22e4>
   39ce0:			; <UNDEFINED> instruction: 0xf641460f
   39ce4:	ldmpl	r5, {r3, r4, r6, r7, r9, sl, ip}^
   39ce8:	bvs	fe971cf4 <tcgetattr@plt+0xfe96dc24>
   39cec:	stmdavs	r3!, {r2, r4, r5, r6, r8, ip, sp, pc}^
   39cf0:	mlavs	fp, sl, r9, r5
   39cf4:	mvnsle	r2, r0, lsl #20
   39cf8:	ldrsbcc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   39cfc:	mvnsle	r4, r3, lsr #5
   39d00:			; <UNDEFINED> instruction: 0xf7f94638
   39d04:	bvs	fe979258 <tcgetattr@plt+0xfe975188>
   39d08:	mvnsle	r2, r0, lsl #24
   39d0c:	svclt	0x0000bdf8
   39d10:	andeq	lr, r1, sl, ror #26
   39d14:	andeq	r0, r0, r8, ror #6
   39d18:	blcs	d4a2c <tcgetattr@plt+0xd095c>
   39d1c:	mrrcne	8, 0, sp, sl, cr13
   39d20:	tstlt	fp, r2, asr #6
   39d24:	sbclt	r3, r9, #540672	; 0x84000
   39d28:			; <UNDEFINED> instruction: 0xf1a24403
   39d2c:	blx	fec39d40 <tcgetattr@plt+0xfec35c70>
   39d30:			; <UNDEFINED> instruction: 0xf883f080
   39d34:	stmdbeq	r0, {r4, r5, ip}^
   39d38:			; <UNDEFINED> instruction: 0xf04f4770
   39d3c:			; <UNDEFINED> instruction: 0x477030ff
   39d40:	smlabblt	r9, r1, r3, r6
   39d44:	movtvs	r2, #13056	; 0x3300
   39d48:	svclt	0x00004770
   39d4c:	svcmi	0x00f0e92d
   39d50:			; <UNDEFINED> instruction: 0xf8964606
   39d54:	mcrne	0, 0, r3, cr8, cr12, {1}
   39d58:	ldrdls	pc, [r4, #143]	; 0x8f
   39d5c:	vhadd.u8	d27, d19, d5
   39d60:	svclt	0x00180200
   39d64:	ldrbtmi	r2, [r9], #1
   39d68:	addmi	fp, r2, #536870917	; 0x20000005
   39d6c:	adchi	pc, r8, r0
   39d70:	movweq	pc, #864	; 0x360	; <UNPREDICTABLE>
   39d74:	eorscc	pc, ip, r6, lsl #17
   39d78:			; <UNDEFINED> instruction: 0xf0402900
   39d7c:	ldcvs	0, cr8, [r3], #784	; 0x310
   39d80:			; <UNDEFINED> instruction: 0xf0001c5a
   39d84:	bmi	1a1a0a8 <tcgetattr@plt+0x1a15fd8>
   39d88:	ldmdavs	r7!, {r0, r4, r5, r7, r8, fp, sp, lr}
   39d8c:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   39d90:	svclt	0x000c4291
   39d94:			; <UNDEFINED> instruction: 0x801cf8d6
   39d98:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   39d9c:	rsbsle	r2, sp, r0, lsl #30
   39da0:	tstpl	r6, #8, 10	; 0x2000000	; <UNPREDICTABLE>
   39da4:	movwls	r3, #13068	; 0x330c
   39da8:	bvs	ff031db8 <tcgetattr@plt+0xff02dce8>
   39dac:	rsbsle	r2, r4, r0, lsl #30
   39db0:	blcs	544a4 <tcgetattr@plt+0x503d4>
   39db4:	blmi	176e1a0 <tcgetattr@plt+0x176a0d0>
   39db8:	bvs	f93fa8 <tcgetattr@plt+0xf8fed8>
   39dbc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   39dc0:	andsvs	r9, sl, r2, lsl #6
   39dc4:	suble	r2, r3, r0, lsl #26
   39dc8:	ldcvs	12, cr6, [r4], #972	; 0x3cc
   39dcc:	lfmle	f4, 4, [sl], #-624	; 0xfffffd90
   39dd0:	stmibvs	sl!, {r3, r5, r6, r7, fp, sp, lr}
   39dd4:	addsmi	r4, r0, #32, 8	; 0x20000000
   39dd8:	stmibvs	sl!, {r1, r4, r5, r8, r9, fp, ip, lr, pc}^
   39ddc:	sfmle	f4, 4, [pc], #-576	; 39ba4 <tcgetattr@plt+0x35ad4>
   39de0:			; <UNDEFINED> instruction: 0xf8526c32
   39de4:	stmdbcs	r0, {r2, r5, ip}
   39de8:			; <UNDEFINED> instruction: 0x6c72db2a
   39dec:	eorcs	pc, r4, r2, asr r8	; <UNPREDICTABLE>
   39df0:	blle	9845f8 <tcgetattr@plt+0x980528>
   39df4:	ldrd	pc, [r8], -r5
   39df8:			; <UNDEFINED> instruction: 0xc014f8d5
   39dfc:	strmi	r4, [lr], #1138	; 0x472
   39e00:	strbmi	r6, [r2, #-2417]!	; 0xfffff68f
   39e04:	smlatbeq	r8, r1, r1, pc	; <UNPREDICTABLE>
   39e08:	strbtmi	fp, [r2], -r8, lsr #31
   39e0c:			; <UNDEFINED> instruction: 0xf181fab1
   39e10:	svceq	0x0000f1b8
   39e14:	cmpne	r1, pc, asr #20
   39e18:	tstcs	r0, r8, lsl #30
   39e1c:	stmdbvs	r9!, {r1, r3, r7, r9, sl, lr}
   39e20:	svclt	0x00d44594
   39e24:	stceq	0, cr15, [r0], {79}	; 0x4f
   39e28:	stceq	0, cr15, [r1], {10}
   39e2c:	svclt	0x00b84571
   39e30:	tstls	r1, r1, ror r6
   39e34:	svceq	0x0000f1bc
   39e38:	stmdbls	r1, {r1, r3, r6, r8, ip, lr, pc}
   39e3c:	ble	10ca86c <tcgetattr@plt+0x10c679c>
   39e40:	adcmi	r3, r3, #16777216	; 0x1000000
   39e44:	stmdavs	sp!, {r2, r6, r7, r9, fp, ip, lr, pc}
   39e48:			; <UNDEFINED> instruction: 0xd1be2d00
   39e4c:	ldmdavs	sl, {r1, r8, r9, fp, ip, pc}
   39e50:	ldrsbcc	pc, [r4], #130	; 0x82	; <UNPREDICTABLE>
   39e54:			; <UNDEFINED> instruction: 0xd1a842bb
   39e58:	ldrdeq	pc, [r0], r7
   39e5c:			; <UNDEFINED> instruction: 0xf8d768f2
   39e60:	strmi	r1, [r2], #-132	; 0xffffff7c
   39e64:			; <UNDEFINED> instruction: 0xf8d76933
   39e68:	strmi	r0, [fp], #-136	; 0xffffff78
   39e6c:			; <UNDEFINED> instruction: 0x1090f8d7
   39e70:	svclt	0x00b84282
   39e74:			; <UNDEFINED> instruction: 0xf8d74602
   39e78:	addmi	r0, fp, #140	; 0x8c
   39e7c:			; <UNDEFINED> instruction: 0x460bbfb8
   39e80:			; <UNDEFINED> instruction: 0x1094f8d7
   39e84:	svclt	0x00a84290
   39e88:	addsmi	r4, r9, #16, 12	; 0x1000000
   39e8c:	ldrmi	fp, [r9], -r8, lsr #31
   39e90:			; <UNDEFINED> instruction: 0xf818f7fa
   39e94:	svccs	0x00006abf
   39e98:	ldfvsd	f5, [r3], #552	; 0x228
   39e9c:	addsmi	r6, r3, #61952	; 0xf200
   39ea0:	ldclvs	12, cr13, [r1], #-56	; 0xffffffc8
   39ea4:	ldcvs	0, cr0, [r2], #-624	; 0xfffffd90
   39ea8:	rscscc	pc, pc, pc, asr #32
   39eac:	strtmi	r4, [r2], #-1057	; 0xfffffbdf
   39eb0:	bleq	177fbc <tcgetattr@plt+0x173eec>
   39eb4:			; <UNDEFINED> instruction: 0xf8423301
   39eb8:	vldmiavs	r4!, {d16-d17}
   39ebc:	ble	ffe0a934 <tcgetattr@plt+0xffe06864>
   39ec0:	pop	{r0, r2, ip, sp, pc}
   39ec4:	movwcs	r8, #4080	; 0xff0
   39ec8:	mrc2	7, 4, pc, cr4, cr8, {7}
   39ecc:			; <UNDEFINED> instruction: 0xe7b76cf3
   39ed0:			; <UNDEFINED> instruction: 0xf04f9903
   39ed4:	blx	33cf3e <tcgetattr@plt+0x338e6e>
   39ed8:			; <UNDEFINED> instruction: 0xf102fc04
   39edc:			; <UNDEFINED> instruction: 0xf8d10e01
   39ee0:	bl	2e1ee8 <tcgetattr@plt+0x2dde18>
   39ee4:			; <UNDEFINED> instruction: 0xf8db0b0c
   39ee8:			; <UNDEFINED> instruction: 0xf81bb008
   39eec:			; <UNDEFINED> instruction: 0xf1bbb00e
   39ef0:	strdle	r0, [r2, pc]!
   39ef4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
   39ef8:	andgt	pc, lr, ip, lsl r8	; <UNPREDICTABLE>
   39efc:	svceq	0x00fff1bc
   39f00:	ldrbtmi	fp, [r2], -r8, lsl #30
   39f04:			; <UNDEFINED> instruction: 0xf04fe799
   39f08:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   39f0c:	andlt	r3, r5, r2, lsl r3
   39f10:	svchi	0x00f0e8bd
   39f14:	andcc	r6, r1, #61952	; 0xf200
   39f18:	svcge	0x0035f47f
   39f1c:	svclt	0x0000e7d0
   39f20:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   39f24:	andeq	r0, r0, r4, lsr r3
   39f28:	andeq	r0, r0, r8, ror #6
   39f2c:			; <UNDEFINED> instruction: 0xf890b410
   39f30:			; <UNDEFINED> instruction: 0x07e4403c
   39f34:			; <UNDEFINED> instruction: 0xf85dd503
   39f38:			; <UNDEFINED> instruction: 0xf7fe4b04
   39f3c:			; <UNDEFINED> instruction: 0xf85dbb19
   39f40:	ldrbmi	r4, [r0, -r4, lsl #22]!
   39f44:			; <UNDEFINED> instruction: 0x4604b510
   39f48:	tstlt	r8, r0, lsl #24
   39f4c:	ldc	7, cr15, [r2, #-804]!	; 0xfffffcdc
   39f50:	tstlt	r8, r0, ror #24
   39f54:			; <UNDEFINED> instruction: 0x4010e8bd
   39f58:	stclt	7, cr15, [sl, #-804]!	; 0xfffffcdc
   39f5c:	svclt	0x0000bd10
   39f60:	mvnsmi	lr, sp, lsr #18
   39f64:	blmi	100d464 <tcgetattr@plt+0x1009394>
   39f68:	stmiapl	lr!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   39f6c:	stmibvs	r0!, {r2, r4, r5, fp, sp, lr}^
   39f70:	teqlt	r8, r2, lsr #12
   39f74:	ldmibvs	fp, {r0, r1, r5, r7, r8, fp, sp, lr}^
   39f78:	ldrmi	fp, [r8, fp, lsl #2]
   39f7c:			; <UNDEFINED> instruction: 0xf7c969e0
   39f80:	ldmdavs	r2!, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
   39f84:	blmi	e54810 <tcgetattr@plt+0xe50740>
   39f88:	eorsvs	r6, r1, r7, asr sl
   39f8c:	stmiapl	r8!, {r1, r3, r7, r8, fp, sp, lr}^
   39f90:	addmi	r6, r2, #4112384	; 0x3ec000
   39f94:	suble	r6, r4, r7, lsr #16
   39f98:			; <UNDEFINED> instruction: 0xb16b469c
   39f9c:			; <UNDEFINED> instruction: 0xf04f6e18
   39fa0:	adcmi	r0, r0, #0, 24
   39fa4:	ldmdavs	r2!, {r2, r8, r9, sl, fp, ip, sp, pc}
   39fa8:			; <UNDEFINED> instruction: 0xf645661a
   39fac:	ldmpl	r9, {r3, r4, r5, r6, r9, ip, sp}
   39fb0:	smlatble	r1, r1, r2, r4
   39fb4:	addspl	r2, r9, r0, lsl #2
   39fb8:	stmiapl	fp!, {r2, r3, r5, r8, r9, fp, lr}^
   39fbc:	cmnlt	r9, r9, lsl r8
   39fc0:			; <UNDEFINED> instruction: 0xf8d16830
   39fc4:	ldrsblt	r3, [r3, -r8]!
   39fc8:	adcmi	r6, r2, #368640	; 0x5a000
   39fcc:	subsvs	fp, r8, #8, 30
   39fd0:	blcs	54044 <tcgetattr@plt+0x4ff74>
   39fd4:	stmdavs	r9, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   39fd8:	mvnsle	r2, r0, lsl #18
   39fdc:	ldmdavs	r0!, {r0, r1, r2, r4, r5, r6, r8, ip, sp, pc}
   39fe0:			; <UNDEFINED> instruction: 0x460d4639
   39fe4:	bvs	fe29290c <tcgetattr@plt+0xfe28e83c>
   39fe8:	mvnsle	r2, r0, lsl #18
   39fec:	ldrdhi	pc, [r0], -r0
   39ff0:			; <UNDEFINED> instruction: 0xf1bc6007
   39ff4:			; <UNDEFINED> instruction: 0xd12f0f00
   39ff8:	eorhi	pc, r8, r5, asr #17
   39ffc:	strtmi	r2, [r0], -r0, lsl #6
   3a000:			; <UNDEFINED> instruction: 0xf7ff6023
   3a004:	qadd8mi	pc, r0, pc	; <UNPREDICTABLE>
   3a008:	ldcl	7, cr15, [r4], {201}	; 0xc9
   3a00c:	ldmibvs	fp, {r0, r1, r4, r5, fp, sp, lr}
   3a010:			; <UNDEFINED> instruction: 0x4798699b
   3a014:	pop	{r4, r5, fp, sp, lr}
   3a018:	ldmib	r0, {r4, r5, r6, r7, r8, lr}^
   3a01c:			; <UNDEFINED> instruction: 0xf7fe1203
   3a020:	bvs	fe8e924c <tcgetattr@plt+0xfe8e517c>
   3a024:	ldrdgt	pc, [r4], #-131	; 0xffffff7d	; <UNPREDICTABLE>
   3a028:			; <UNDEFINED> instruction: 0xf10cb11a
   3a02c:			; <UNDEFINED> instruction: 0xf8c33cff
   3a030:	cdpvs	0, 1, cr12, cr8, cr4, {3}
   3a034:	svceq	0x0000f1bc
   3a038:	bne	2ee30c <tcgetattr@plt+0x2ea23c>
   3a03c:	andcs	fp, r1, #24, 30	; 0x60
   3a040:	svclt	0x00082800
   3a044:	bcs	4284c <tcgetattr@plt+0x3e77c>
   3a048:	ldrtmi	sp, [ip], r9, lsr #1
   3a04c:	adcle	r2, r8, r0, lsl #30
   3a050:	stceq	0, cr15, [r1], {79}	; 0x4f
   3a054:			; <UNDEFINED> instruction: 0xe7a46030
   3a058:	ldc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
   3a05c:	svclt	0x0000e7cc
   3a060:	ldrdeq	lr, [r1], -ip
   3a064:	andeq	r0, r0, r8, asr r3
   3a068:	andeq	r0, r0, r4, lsr r3
   3a06c:	andeq	r0, r0, r0, ror #10
   3a070:	blmi	6a7858 <tcgetattr@plt+0x6a3788>
   3a074:	ldrbtmi	r4, [fp], #-2585	; 0xfffff5e7
   3a078:	ldmdavs	r5!, {r1, r2, r3, r4, r7, fp, ip, lr}
   3a07c:	svcmi	0x0018b1f8
   3a080:	bmi	64b898 <tcgetattr@plt+0x6477c8>
   3a084:			; <UNDEFINED> instruction: 0xf8532100
   3a088:	ldmpl	pc, {r0, r1, r2, lr, pc}	; <UNPREDICTABLE>
   3a08c:	adcsmi	r6, fp, #2670592	; 0x28c000
   3a090:	strbmi	fp, [r3, #-3864]!	; 0xfffff0e8
   3a094:	stmdavs	r3!, {r0, r2, r4, ip, lr, pc}
   3a098:	svclt	0x000842ac
   3a09c:			; <UNDEFINED> instruction: 0xb12b2500
   3a0a0:	bvs	fe70b910 <tcgetattr@plt+0xfe707840>
   3a0a4:	smlabtne	r9, r2, r9, lr
   3a0a8:	mvnsle	r2, r0, lsl #22
   3a0ac:			; <UNDEFINED> instruction: 0x2c006a24
   3a0b0:	eorsvs	sp, r0, ip, ror #3
   3a0b4:			; <UNDEFINED> instruction: 0xff54f7ff
   3a0b8:	adcmi	r6, r3, #3342336	; 0x330000
   3a0bc:	eorsvs	sp, r5, r4, lsl #2
   3a0c0:	adcmi	fp, r0, #248, 26	; 0x3e00
   3a0c4:	rscsle	r6, sl, r0, lsr r0
   3a0c8:			; <UNDEFINED> instruction: 0xff4af7ff
   3a0cc:	adcmi	r6, r3, #3342336	; 0x330000
   3a0d0:	ldrshtvs	sp, [r5], -sl
   3a0d4:	svclt	0x0000bdf8
   3a0d8:	andeq	lr, r1, lr, asr #19
   3a0dc:	andeq	r0, r0, r8, asr r3
   3a0e0:	andeq	r0, r0, r4, asr #6
   3a0e4:	andeq	r0, r0, r4, lsr r3
   3a0e8:	svcmi	0x00f0e92d
   3a0ec:	cdpmi	0, 7, cr11, cr2, cr3, {4}
   3a0f0:	blmi	1ccb90c <tcgetattr@plt+0x1cc783c>
   3a0f4:	ldrbtmi	r4, [lr], #-1551	; 0xfffff9f1
   3a0f8:			; <UNDEFINED> instruction: 0xf8569200
   3a0fc:			; <UNDEFINED> instruction: 0xf8d88003
   3a100:	strbmi	r9, [fp], -r0
   3a104:	svceq	0x0000f1b9
   3a108:	stmdbmi	sp!, {r3, ip, lr, pc}^
   3a10c:	ldrsbcc	pc, [r4], #137	; 0x89	; <UNPREDICTABLE>
   3a110:	bvs	16502dc <tcgetattr@plt+0x164c20c>
   3a114:	addmi	r6, r8, #589824	; 0x90000
   3a118:	movwcs	fp, #3864	; 0xf18
   3a11c:	andcs	r2, r1, r4, asr r1
   3a120:			; <UNDEFINED> instruction: 0xf7c99301
   3a124:	blls	b500c <tcgetattr@plt+0xb0f3c>
   3a128:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   3a12c:	adcshi	pc, sp, r0
   3a130:	cmnle	r7, r0, lsl #26
   3a134:	ldmdapl	r4!, {r1, r5, r6, r8, fp, lr}^
   3a138:	bvs	10941c0 <tcgetattr@plt+0x10900f0>
   3a13c:			; <UNDEFINED> instruction: 0xa01cf8d1
   3a140:	svceq	0x0000f1ba
   3a144:			; <UNDEFINED> instruction: 0xf8dad045
   3a148:	addsmi	r2, r0, #96	; 0x60
   3a14c:	stmdbls	r0, {r1, r2, r3, r4, r5, ip, lr, pc}
   3a150:	eorsle	r2, lr, r0, lsl #18
   3a154:	cmnlt	r1, #4096	; 0x1000
   3a158:	ldmpl	r3!, {r1, r3, r4, r6, r8, r9, fp, lr}^
   3a15c:			; <UNDEFINED> instruction: 0xf8c8681b
   3a160:	blcs	46168 <tcgetattr@plt+0x42098>
   3a164:	blmi	166e66c <tcgetattr@plt+0x166a59c>
   3a168:			; <UNDEFINED> instruction: 0xf8c86982
   3a16c:	ldmpl	r3!, {ip, pc}^
   3a170:	mlsle	ip, sl, r2, r4
   3a174:			; <UNDEFINED> instruction: 0xf8cb6803
   3a178:			; <UNDEFINED> instruction: 0xb1233000
   3a17c:	eorlt	pc, r4, r3, asr #17
   3a180:	blcs	54bf4 <tcgetattr@plt+0x50b24>
   3a184:	movwcs	sp, #506	; 0x1fa
   3a188:	bvs	111219c <tcgetattr@plt+0x110e0cc>
   3a18c:	andne	lr, r1, #208, 18	; 0x340000
   3a190:	andlt	pc, r0, r4, asr #17
   3a194:	stmib	fp, {sl, sp}^
   3a198:	stmib	fp, {r3, r8, r9}^
   3a19c:	ldmibvs	fp!, {r0, r9, ip}
   3a1a0:	strvc	lr, [r6, #-2507]	; 0xfffff635
   3a1a4:	andsmi	pc, r4, fp, asr #17
   3a1a8:			; <UNDEFINED> instruction: 0x46204798
   3a1ac:	pop	{r0, r1, ip, sp, pc}
   3a1b0:	bcs	5e178 <tcgetattr@plt+0x5a0a8>
   3a1b4:	ldmdavs	r1, {r2, r4, r6, ip, lr, pc}
   3a1b8:	cmple	r1, r0, lsl #18
   3a1bc:	movwls	r4, #5648	; 0x1610
   3a1c0:			; <UNDEFINED> instruction: 0xff56f7ff
   3a1c4:			; <UNDEFINED> instruction: 0xf8d86822
   3a1c8:	blls	9e1d0 <tcgetattr@plt+0x9a100>
   3a1cc:			; <UNDEFINED> instruction: 0xf8ca4610
   3a1d0:	tstlt	fp, r0, rrx
   3a1d4:	bls	549e0 <tcgetattr@plt+0x50910>
   3a1d8:	suble	r4, r6, sl, lsl #6
   3a1dc:	ldmpl	r3!, {r0, r3, r4, r5, r8, r9, fp, lr}^
   3a1e0:			; <UNDEFINED> instruction: 0xf8c8681b
   3a1e4:	orrslt	r3, r3, r0
   3a1e8:	ldrsbcc	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   3a1ec:	and	fp, r7, r3, lsl r9
   3a1f0:			; <UNDEFINED> instruction: 0xb12b681b
   3a1f4:	addmi	r6, r1, #364544	; 0x59000
   3a1f8:			; <UNDEFINED> instruction: 0xf7f8d1fa
   3a1fc:	stmdavs	r0!, {r0, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   3a200:	ldrdcc	pc, [r0], -r8
   3a204:			; <UNDEFINED> instruction: 0xf8c8681b
   3a208:	blcs	46210 <tcgetattr@plt+0x42140>
   3a20c:	blls	6e9c4 <tcgetattr@plt+0x6a8f4>
   3a210:	andls	pc, r0, r8, asr #17
   3a214:	adcle	r2, sp, r0, lsl #22
   3a218:	stmibvs	r2, {r0, r1, r3, r5, r8, r9, fp, lr}
   3a21c:	addsmi	r5, sl, #15925248	; 0xf30000
   3a220:	ands	sp, r4, r8, lsr #3
   3a224:	andcs	r4, r1, r9, lsr #12
   3a228:			; <UNDEFINED> instruction: 0xf7c99301
   3a22c:	blls	b4f04 <tcgetattr@plt+0xb0e34>
   3a230:	stmdacs	r0, {r0, r2, r9, sl, lr}
   3a234:	svcge	0x007ef47f
   3a238:			; <UNDEFINED> instruction: 0xf7c94658
   3a23c:	stmdbmi	r3!, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   3a240:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   3a244:	cdp2	7, 10, cr15, cr12, cr12, {6}
   3a248:	rscscc	pc, pc, pc, asr #32
   3a24c:			; <UNDEFINED> instruction: 0xf8dae7ae
   3a250:	andcs	r3, r1, #100	; 0x64
   3a254:			; <UNDEFINED> instruction: 0xf8ca4413
   3a258:			; <UNDEFINED> instruction: 0xf8cb3064
   3a25c:	str	r2, [r9, r8, lsr #32]
   3a260:			; <UNDEFINED> instruction: 0xf8ca4602
   3a264:	ldrmi	fp, [r0], -r0, rrx
   3a268:	ldmdavs	r9, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   3a26c:			; <UNDEFINED> instruction: 0xf8c89300
   3a270:			; <UNDEFINED> instruction: 0xf7f81000
   3a274:	stmdavs	r0!, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
   3a278:			; <UNDEFINED> instruction: 0xf8c89b00
   3a27c:	stmdavs	r2, {ip, pc}
   3a280:	svclt	0x00182a00
   3a284:	mulle	lr, r3, r2
   3a288:	bvs	fe4cbad4 <tcgetattr@plt+0xfe4c7a04>
   3a28c:	svclt	0x00182a00
   3a290:			; <UNDEFINED> instruction: 0xd1f94293
   3a294:	bvs	fe6c673c <tcgetattr@plt+0xfe6c266c>
   3a298:	andvs	r2, sl, r0, lsl #12
   3a29c:	andcc	pc, r0, fp, asr #17
   3a2a0:	strlt	lr, [r9], -r3, asr #19
   3a2a4:			; <UNDEFINED> instruction: 0x4601e771
   3a2a8:	stmdbmi	r9, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3a2ac:			; <UNDEFINED> instruction: 0xf7cc4479
   3a2b0:			; <UNDEFINED> instruction: 0xf04ffe77
   3a2b4:			; <UNDEFINED> instruction: 0xe77930ff
   3a2b8:	andeq	lr, r1, lr, asr #18
   3a2bc:	andeq	r0, r0, r8, ror #6
   3a2c0:	andeq	r0, r0, r8, asr r3
   3a2c4:	andeq	r0, r0, ip, ror r5
   3a2c8:	andeq	r0, r0, r4, lsr r3
   3a2cc:	andeq	ip, r0, sl, asr #24
   3a2d0:	andeq	ip, r0, r4, asr #23
   3a2d4:	rsbsvc	pc, sl, pc, asr #8
   3a2d8:	svclt	0x00004770
   3a2dc:	svclt	0x00c82904
   3a2e0:	strmi	r2, [r3], -r9, lsl #16
   3a2e4:	svclt	0x00d8b430
   3a2e8:	stcmi	0, cr2, [r8], {1}
   3a2ec:	andcs	fp, r0, r8, asr #31
   3a2f0:	cfstrsle	mvf4, [r8, #-496]	; 0xfffffe10
   3a2f4:	vmlane.f32	s9, s26, s12
   3a2f8:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   3a2fc:	smlabtcc	r1, r2, r9, lr
   3a300:	ldflts	f6, [r0], #-84	; 0xffffffac
   3a304:			; <UNDEFINED> instruction: 0xf04f4770
   3a308:	udf	#41743	; 0xa30f
   3a30c:	andeq	lr, r1, r4, asr r7
   3a310:	andeq	r0, r0, r8, asr r3
   3a314:	stmdalt	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a318:	stclt	7, cr15, [lr], {246}	; 0xf6
   3a31c:	bmi	44cf60 <tcgetattr@plt+0x448e90>
   3a320:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   3a324:	stmdavs	ip!, {r0, r2, r3, r4, r7, fp, ip, lr}
   3a328:	stmdavs	r3!, {r5, r9, fp, sp, lr}
   3a32c:	eorvs	r6, r8, r6, lsl #16
   3a330:	tstlt	fp, r3
   3a334:	bvs	fe712c9c <tcgetattr@plt+0xfe70ebcc>
   3a338:	mvnsle	r2, r0, lsl #22
   3a33c:			; <UNDEFINED> instruction: 0xf7ff2100
   3a340:	stmdavs	r3!, {r0, r2, sl, fp, ip, sp, lr, pc}
   3a344:	tstlt	fp, ip, lsr #32
   3a348:	bvs	fe712cc0 <tcgetattr@plt+0xfe70ebf0>
   3a34c:	mvnsle	r2, r0, lsl #22
   3a350:	andsvs	r6, lr, r3, lsr #20
   3a354:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3a358:	mcrlt	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   3a35c:	andeq	lr, r1, r4, lsr #14
   3a360:	andeq	r0, r0, r8, asr r3
   3a364:	ldrblt	r2, [r8, #2561]!	; 0xa01
   3a368:	strmi	r4, [pc], -r5, lsl #12
   3a36c:	eorle	r4, lr, r6, lsl r6
   3a370:	ldmdblt	r4!, {r2, r3, r7, fp, sp, lr}
   3a374:	ldmib	r4, {r0, r4, sp, lr, pc}^
   3a378:	cdpcs	4, 0, cr3, cr1, cr1, {0}
   3a37c:	ldrmi	fp, [ip], -r8, lsl #30
   3a380:	stmdbvs	fp!, {r2, r3, r6, r8, ip, sp, pc}
   3a384:	stmdbvs	sl!, {r0, r5, r9, sl, lr}^
   3a388:	ldmibvs	fp, {r3, r5, r9, sl, lr}
   3a38c:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   3a390:			; <UNDEFINED> instruction: 0x4620d0f1
   3a394:	mcrcs	13, 0, fp, cr1, cr8, {7}
   3a398:	ldmdavs	fp!, {r2, r3, r4, ip, lr, pc}^
   3a39c:	blcs	4bc94 <tcgetattr@plt+0x47bc4>
   3a3a0:			; <UNDEFINED> instruction: 0x461cd0f7
   3a3a4:	blcs	54518 <tcgetattr@plt+0x50448>
   3a3a8:	strd	sp, [r4], -fp
   3a3ac:	strcc	lr, [r1], #-2516	; 0xfffff62c
   3a3b0:	svclt	0x00082e01
   3a3b4:	adcmi	r4, r7, #28, 12	; 0x1c00000
   3a3b8:	stmdbvs	fp!, {r0, r1, r3, r5, r6, r7, ip, lr, pc}
   3a3bc:	stmdbvs	sl!, {r0, r5, r9, sl, lr}^
   3a3c0:	ldmibvs	fp, {r3, r5, r9, sl, lr}
   3a3c4:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   3a3c8:			; <UNDEFINED> instruction: 0x4620d0f0
   3a3cc:	stmdavs	ip, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   3a3d0:	bicsle	r2, r6, r0, lsl #24
   3a3d4:	strb	r6, [lr, ip, ror #16]!
   3a3d8:			; <UNDEFINED> instruction: 0x460db570
   3a3dc:	strmi	r4, [r4], -ip, lsl #18
   3a3e0:	andscs	r2, ip, r0, lsl #4
   3a3e4:			; <UNDEFINED> instruction: 0xf7ff4479
   3a3e8:	stmdbmi	sl, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   3a3ec:	stmdblt	r8!, {r0, r3, r4, r5, r6, sl, lr}^
   3a3f0:	strmi	r4, [r2], -r9, lsl #22
   3a3f4:	stmiapl	fp, {r0, r9, sl, sp}^
   3a3f8:	ldmibvs	r8, {r0, r1, r3, r4, fp, sp, lr}^
   3a3fc:	mulvs	r5, r9, r8
   3a400:	tstvs	r4, r1, lsl #18
   3a404:	sbcsvs	r6, lr, #218	; 0xda
   3a408:	ldflte	f6, [r0, #-100]!	; 0xffffff9c
   3a40c:	ldcllt	0, cr2, [r0, #-0]
   3a410:	andeq	r1, r2, r0, lsr #4
   3a414:	andeq	lr, r1, r8, asr r6
   3a418:	andeq	r0, r0, r8, asr r3
   3a41c:			; <UNDEFINED> instruction: 0x460db570
   3a420:	tstcs	r0, r6, lsl #12
   3a424:	ldrmi	r2, [r4], -r1
   3a428:	b	d78354 <tcgetattr@plt+0xd74284>
   3a42c:	teqlt	r4, r5
   3a430:	addvs	r6, r4, r3, ror #16
   3a434:	subvs	r6, r3, r0, rrx
   3a438:	addsvs	fp, r8, r3, lsl #2
   3a43c:	ldmdavs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   3a440:	tstlt	r3, r3, asr #32
   3a444:			; <UNDEFINED> instruction: 0x60706098
   3a448:	svclt	0x0000bd70
   3a44c:			; <UNDEFINED> instruction: 0x4606b570
   3a450:	cmplt	ip, r4, asr #16
   3a454:			; <UNDEFINED> instruction: 0x46256933
   3a458:	strtmi	r6, [r9], -r4, ror #16
   3a45c:	ldmdbvs	fp, {r4, r5, r9, sl, lr}
   3a460:			; <UNDEFINED> instruction: 0x46284798
   3a464:	b	fe9f8390 <tcgetattr@plt+0xfe9f42c0>
   3a468:	mvnsle	r2, r0, lsl #24
   3a46c:	stmib	r6, {r8, r9, sp}^
   3a470:	rsbsvs	r3, r3, r2, lsl #6
   3a474:	svclt	0x0000bd70
   3a478:			; <UNDEFINED> instruction: 0x4604b510
   3a47c:			; <UNDEFINED> instruction: 0xffe6f7ff
   3a480:	ldmdbvs	fp, {r0, r1, r5, r8, fp, sp, lr}^
   3a484:	strtmi	fp, [r0], -fp, lsl #2
   3a488:	stmdbvs	r0!, {r3, r4, r7, r8, r9, sl, lr}^
   3a48c:			; <UNDEFINED> instruction: 0xf7c9b118
   3a490:	movwcs	lr, #2706	; 0xa92
   3a494:	ldflts	f6, [r0, #-396]	; 0xfffffe74
   3a498:	mvnsmi	lr, #737280	; 0xb4000
   3a49c:	blmi	e028a4 <tcgetattr@plt+0xdfe7d4>
   3a4a0:	bmi	e0bcc0 <tcgetattr@plt+0xe07bf0>
   3a4a4:			; <UNDEFINED> instruction: 0xf853447b
   3a4a8:			; <UNDEFINED> instruction: 0xf8d88002
   3a4ac:			; <UNDEFINED> instruction: 0xf7ff0000
   3a4b0:	ldmdbvs	r3!, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   3a4b4:	ldmdavs	fp, {r4, r5, r9, sl, lr}
   3a4b8:	ldmvs	r4!, {r3, r4, r7, r8, r9, sl, lr}^
   3a4bc:	stccs	6, cr4, [r0], {5}
   3a4c0:	ldmib	r6, {r0, r1, r4, r6, ip, lr, pc}^
   3a4c4:	bcs	46cd0 <tcgetattr@plt+0x42c00>
   3a4c8:	addsmi	sp, ip, #74	; 0x4a
   3a4cc:			; <UNDEFINED> instruction: 0xf04fd006
   3a4d0:	ldrshvs	r3, [sl], #47	; 0x2f
   3a4d4:	addsmi	r6, ip, #5963776	; 0x5b0000
   3a4d8:	teqlt	r4, #-1073741762	; 0xc000003e
   3a4dc:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3a4e0:			; <UNDEFINED> instruction: 0xf8d8e009
   3a4e4:	stcne	0, cr1, [sl]
   3a4e8:	ldrtmi	r6, [sp], -r3, ror #16
   3a4ec:	addmi	r6, sl, #8978432	; 0x890000
   3a4f0:			; <UNDEFINED> instruction: 0x461cd013
   3a4f4:	ldmdbvs	r3!, {r0, r1, r3, r6, r7, r8, ip, sp, pc}
   3a4f8:	ldrtmi	r4, [r0], -r1, lsr #12
   3a4fc:	stclne	0, cr6, [pc], #-916	; 3a170 <tcgetattr@plt+0x360a0>
   3a500:			; <UNDEFINED> instruction: 0x4798689b
   3a504:	stmdacs	r0, {r1, r3, r4, r5, r9, sl, lr}
   3a508:			; <UNDEFINED> instruction: 0xf8d8d1eb
   3a50c:	stmdavs	r3!, {ip}^
   3a510:	andls	pc, ip, r4, asr #17
   3a514:	addmi	r6, sl, #8978432	; 0x890000
   3a518:			; <UNDEFINED> instruction: 0xf04fd1eb
   3a51c:	strd	r3, [r1], -pc	; <UNPREDICTABLE>
   3a520:	ldmdavs	fp, {r2, r3, r4, r9, sl, lr}^
   3a524:	blcs	528b4 <tcgetattr@plt+0x4e7e4>
   3a528:	ldmdbvs	r3!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   3a52c:	ldmdavs	fp, {r4, r5, r9, sl, lr}^
   3a530:	ldmvs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   3a534:	ldmvs	sl, {r0, r1, r4, r6, r8, ip, sp, pc}^
   3a538:	ldrdeq	pc, [r0], -r8
   3a53c:	andle	r1, r7, r3, asr ip
   3a540:	mvnsmi	lr, #12386304	; 0xbd0000
   3a544:	smlabtvs	r2, r1, r8, r6
   3a548:	ldmiblt	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a54c:	ldrdeq	pc, [r0], -r8
   3a550:	pop	{r1, r7, fp, sp, lr}
   3a554:	bcc	8b53c <tcgetattr@plt+0x8746c>
   3a558:	smlabtvs	r2, r1, r8, r6
   3a55c:	stmiblt	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a560:	umlalsvs	r4, r3, ip, r2
   3a564:			; <UNDEFINED> instruction: 0x461cd1b3
   3a568:	ldmib	r6, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   3a56c:	rscsvs	r4, r4, r1, lsl #6
   3a570:			; <UNDEFINED> instruction: 0xd1b22b00
   3a574:	adcsvs	r4, r4, r3, lsr #12
   3a578:			; <UNDEFINED> instruction: 0xe7ae461c
   3a57c:	andeq	lr, r1, r0, lsr #11
   3a580:	andeq	r0, r0, r8, asr r3
   3a584:	mcrne	5, 0, fp, cr4, cr0, {7}
   3a588:	addlt	r4, r5, r5, lsr #26
   3a58c:	ldrbtmi	r4, [sp], #-3877	; 0xfffff0db
   3a590:			; <UNDEFINED> instruction: 0xf8d759ef
   3a594:			; <UNDEFINED> instruction: 0xf8dcc000
   3a598:	blle	d0e610 <tcgetattr@plt+0xd0a540>
   3a59c:	bicslt	r4, r3, lr, lsl r6
   3a5a0:	tstlt	r9, #15269888	; 0xe90000
   3a5a4:	adcmi	r6, r3, #13303808	; 0xcb0000
   3a5a8:	ldmdavs	r8!, {r1, r2, r3, sl, fp, ip, lr, pc}
   3a5ac:	stmvs	r0, {r1, r5, r6, sl, fp, ip}
   3a5b0:	smlabble	r5, r2, r2, r4
   3a5b4:	adcmi	lr, r3, #31
   3a5b8:	stmdavs	r9, {r1, r3, r5, ip, lr, pc}^
   3a5bc:	stmiavs	fp, {r0, r4, r8, ip, sp, pc}^
   3a5c0:	mvnsle	r1, sl, asr ip
   3a5c4:	ldcllt	0, cr11, [r0, #20]!
   3a5c8:	strtmi	r6, [r8], -fp, lsr #18
   3a5cc:	andlt	r6, r5, fp, lsl r8
   3a5d0:	ldrhtmi	lr, [r0], #141	; 0x8d
   3a5d4:	movwls	r4, #10008	; 0x2718
   3a5d8:	ldrmi	r4, [r3], -r0, ror #12
   3a5dc:	strtmi	r9, [r2], -r1, lsl #12
   3a5e0:			; <UNDEFINED> instruction: 0xf7fe9400
   3a5e4:	stmiavs	r9!, {r0, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}^
   3a5e8:	bicsle	r2, fp, r0, lsl #18
   3a5ec:	strcc	r6, [r1], #-2107	; 0xfffff7c5
   3a5f0:	addsmi	r6, ip, #10158080	; 0x9b0000
   3a5f4:	stmdbvs	fp!, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   3a5f8:	ldmdavs	fp, {r3, r5, r9, sl, lr}^
   3a5fc:	pop	{r0, r2, ip, sp, pc}
   3a600:			; <UNDEFINED> instruction: 0x471840f0
   3a604:	andlt	r4, r5, r8, lsr #12
   3a608:	ldrhtmi	lr, [r0], #141	; 0x8d
   3a60c:	svclt	0x0044f7ff
   3a610:	strtmi	r6, [r8], -fp, lsr #18
   3a614:	mullt	r5, fp, r8
   3a618:	ldrhtmi	lr, [r0], #141	; 0x8d
   3a61c:	svclt	0x00004718
   3a620:			; <UNDEFINED> instruction: 0x0001e4b6
   3a624:	andeq	r0, r0, r8, asr r3
   3a628:	svcmi	0x00f0e92d
   3a62c:			; <UNDEFINED> instruction: 0xf8dfb08b
   3a630:	strmi	r4, [r7], -r8, lsr #8
   3a634:	strtcc	pc, [r4], #-2271	; 0xfffff721
   3a638:			; <UNDEFINED> instruction: 0xf8df447c
   3a63c:	stmiapl	r3!, {r2, r5, sl, sp}^
   3a640:			; <UNDEFINED> instruction: 0xf8df447a
   3a644:	ldmdavs	fp, {r5, sl, lr}
   3a648:			; <UNDEFINED> instruction: 0xf04f9309
   3a64c:	stmdavs	fp, {r8, r9}
   3a650:	andhi	pc, r4, r2, asr r8	; <UNPREDICTABLE>
   3a654:			; <UNDEFINED> instruction: 0xf8d82b00
   3a658:	stmibvs	r5, {}^	; <UNPREDICTABLE>
   3a65c:	rscshi	pc, sp, r0, asr #6
   3a660:	strlt	pc, [r4], #-2271	; 0xfffff721
   3a664:			; <UNDEFINED> instruction: 0xf8df460e
   3a668:			; <UNDEFINED> instruction: 0xf04f2404
   3a66c:	ldrbtmi	r0, [fp], #2305	; 0x901
   3a670:	andls	r4, r3, #2046820352	; 0x7a000000
   3a674:			; <UNDEFINED> instruction: 0xf7ffe00d
   3a678:	mcrrne	11, 4, pc, r3, cr15	; <UNPREDICTABLE>
   3a67c:	teqhi	r9, r0	; <UNPREDICTABLE>
   3a680:			; <UNDEFINED> instruction: 0xf0402800
   3a684:	ldmdavs	r3!, {r1, r2, r4, r5, r6, r7, pc}
   3a688:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   3a68c:			; <UNDEFINED> instruction: 0xf8d880e6
   3a690:	blvs	fe0ba698 <tcgetattr@plt+0xfe0b65c8>
   3a694:	stmdbvs	sl!, {r1, r3, r4, r6, r8, fp, ip, sp, pc}
   3a698:	ldrdlt	r6, [r4, #-132]	; 0xffffff7c
   3a69c:			; <UNDEFINED> instruction: 0x46394632
   3a6a0:	strmi	r4, [r0, r8, lsr #12]!
   3a6a4:	mvnle	r2, r0, lsl #16
   3a6a8:	ldrdeq	pc, [r0], -r8
   3a6ac:	ldmdavs	sl!, {r0, r1, r4, r5, fp, sp, lr}
   3a6b0:			; <UNDEFINED> instruction: 0xf8123b01
   3a6b4:	eorsvs	r1, sl, r1, lsl #22
   3a6b8:	blvs	fe0d278c <tcgetattr@plt+0xfe0ce6bc>
   3a6bc:	bicsle	r2, sl, r0, lsl #20
   3a6c0:	stccs	8, cr6, [r0], {172}	; 0xac
   3a6c4:	sbchi	pc, r7, r0
   3a6c8:	bcs	fe481ff8 <tcgetattr@plt+0xfe47df28>
   3a6cc:	adchi	pc, r6, r0, lsl #4
   3a6d0:			; <UNDEFINED> instruction: 0xf012e8df
   3a6d4:	smulbbeq	lr, r6, r1
   3a6d8:	cmpeq	r5, r4, lsr #1
   3a6dc:	cmpeq	r5, fp, asr #2
   3a6e0:	strhteq	r0, [r4], pc
   3a6e4:	adceq	r0, r4, r4, lsr #1
   3a6e8:	adceq	r0, r4, r4, lsr #1
   3a6ec:	addseq	r0, fp, r4, lsr #1
   3a6f0:	addseq	r0, r2, r4, lsr #1
   3a6f4:	adceq	r0, r4, r4, lsr #1
   3a6f8:	adceq	r0, r4, r4, lsr #1
   3a6fc:	adceq	r0, r4, lr, ror #2
   3a700:	adceq	r0, r4, r4, lsr #1
   3a704:	adceq	r0, r4, r4, lsr #1
   3a708:	strhteq	r0, [r4], pc
   3a70c:	adceq	r0, r4, r4, lsr #1
   3a710:	adceq	r0, r4, r4, lsr #1
   3a714:	adceq	r0, r4, r4, lsr #1
   3a718:	adceq	r0, r4, r4, lsr #1
   3a71c:	adceq	r0, r4, r4, lsr #1
   3a720:	adceq	r0, r4, r4, lsr #1
   3a724:	adceq	r0, r4, r4, lsr #1
   3a728:	adceq	r0, r4, r4, lsr #1
   3a72c:	adceq	r0, r4, r4, lsr #1
   3a730:	adceq	r0, r4, r7, lsr r1
   3a734:	adceq	r0, r4, r4, lsr #1
   3a738:	adceq	r0, r4, r4, lsr #1
   3a73c:	adceq	r0, r4, r4, lsr #1
   3a740:	adceq	r0, r4, r4, lsr #1
   3a744:	adceq	r0, r4, r4, lsr #1
   3a748:	adceq	r0, r4, r4, lsr #1
   3a74c:	adceq	r0, r4, r4, lsr #1
   3a750:	adceq	r0, r4, r4, lsr #1
   3a754:	adceq	r0, r4, r4, lsr #1
   3a758:	adceq	r0, r4, r4, lsr #1
   3a75c:	adceq	r0, r4, r4, lsr #1
   3a760:	adceq	r0, r4, r4, lsr #1
   3a764:	adceq	r0, r4, r4, lsr #1
   3a768:	adceq	r0, r4, r4, lsr #1
   3a76c:	smulwbeq	r6, r4, r0
   3a770:	adceq	r0, r4, r4, lsr #1
   3a774:	adceq	r0, r4, r4, lsr #1
   3a778:	adceq	r0, r4, r4, lsr #1
   3a77c:	adceq	r0, r4, r4, lsr #1
   3a780:	adceq	r0, r4, r4, lsr #1
   3a784:	adceq	r0, r4, r4, lsr #1
   3a788:	adceq	r0, r4, r4, lsr #1
   3a78c:	adceq	r0, r4, r4, lsr #1
   3a790:	adceq	r0, r4, r4, lsr #1
   3a794:	adceq	r0, r4, r4, lsr #1
   3a798:	adceq	r0, r4, r4, lsr #1
   3a79c:	adceq	r0, r4, r4, lsr #1
   3a7a0:	adceq	r0, r4, r4, lsr #1
   3a7a4:	addseq	r0, fp, r4, lsr #1
   3a7a8:	umlaleq	r0, r4, r2, r0
   3a7ac:	tsteq	r6, r4, lsr #1
   3a7b0:	adceq	r0, r4, r4, lsr #1
   3a7b4:	adceq	r0, r4, r4, lsr #1
   3a7b8:	adceq	r0, r4, r4, lsr #1
   3a7bc:	adceq	r0, r4, r4, lsr #1
   3a7c0:	adceq	r0, r4, r4, lsr #1
   3a7c4:	adceq	r0, r4, r4, lsr #1
   3a7c8:	adceq	r0, r4, r4, lsr #1
   3a7cc:	adceq	r0, r4, r4, lsr #1
   3a7d0:	adceq	r0, r4, r4, lsr #1
   3a7d4:	adceq	r0, r4, r6, lsl #3
   3a7d8:	adceq	r0, r4, r4, lsr #1
   3a7dc:	adceq	r0, r4, fp, asr #2
   3a7e0:	adceq	r0, r4, r4, lsr #1
   3a7e4:	adceq	r0, r4, r4, lsr #1
   3a7e8:	adceq	r0, r4, r4, lsr #1
   3a7ec:	addseq	r0, fp, r4, lsr #1
   3a7f0:	addseq	r0, r2, r4, lsr #1
   3a7f4:	sbcseq	r0, r2, r4, lsr #1
   3a7f8:	stmiavs	r2!, {r0, r1, r5, r9, sl, lr}
   3a7fc:			; <UNDEFINED> instruction: 0xf0002a00
   3a800:	ldmvs	r8, {r1, r4, r5, r6, r7, pc}
   3a804:	adcvs	r4, r8, ip, lsl r6
   3a808:	strtmi	lr, [r3], -r9
   3a80c:	bcs	5499c <tcgetattr@plt+0x508cc>
   3a810:	rschi	pc, r9, r0
   3a814:			; <UNDEFINED> instruction: 0x461c6858
   3a818:	and	r6, r0, r8, lsr #1
   3a81c:	addmi	r4, r4, #32, 12	; 0x2000000
   3a820:	svcge	0x0031f43f
   3a824:	movwcc	r6, #6339	; 0x18c3
   3a828:	stmdbvs	fp!, {r0, r4, r6, ip, lr, pc}
   3a82c:	strtmi	r4, [r8], -r1, lsr #12
   3a830:			; <UNDEFINED> instruction: 0x4798689b
   3a834:	stmiavs	r9!, {r0, r1, r3, r5, r8, fp, sp, lr}
   3a838:	ldmvs	fp, {r3, r5, r9, sl, lr}
   3a83c:	stmiavs	fp!, {r3, r4, r7, r8, r9, sl, lr}
   3a840:			; <UNDEFINED> instruction: 0xf8d868da
   3a844:	ldmvs	r9, {ip, sp}^
   3a848:	tstvs	sl, r8, lsl r6
   3a84c:			; <UNDEFINED> instruction: 0xf872f7fe
   3a850:			; <UNDEFINED> instruction: 0xf7ffe719
   3a854:	movwcs	pc, #3427	; 0xd63	; <UNPREDICTABLE>
   3a858:	bmi	fe19292c <tcgetattr@plt+0xfe18e85c>
   3a85c:	ldrbtmi	r4, [sl], #-2943	; 0xfffff481
   3a860:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3a864:	subsmi	r9, sl, r9, lsl #22
   3a868:	rscshi	pc, r4, r0, asr #32
   3a86c:	pop	{r0, r1, r3, ip, sp, pc}
   3a870:	stmiavs	ip!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a874:	rscle	r2, lr, r0, lsl #24
   3a878:	ldrdeq	pc, [r0], -r8
   3a87c:	blcs	55690 <tcgetattr@plt+0x515c0>
   3a880:	rschi	pc, r3, r0
   3a884:	mlascc	r0, r0, r8, pc	; <UNPREDICTABLE>
   3a888:			; <UNDEFINED> instruction: 0xf0002b61
   3a88c:	blcs	185abe0 <tcgetattr@plt+0x1856b10>
   3a890:	sbchi	pc, sl, r0
   3a894:			; <UNDEFINED> instruction: 0xf0402b20
   3a898:	stmiavs	sl!, {r0, r1, r4, r6, r7, pc}^
   3a89c:	mlasgt	r2, r0, r8, pc	; <UNPREDICTABLE>
   3a8a0:	sbc	fp, sp, r2, lsr #18
   3a8a4:	bcs	549f4 <tcgetattr@plt+0x50924>
   3a8a8:	sbchi	pc, sl, r0
   3a8ac:	strbmi	r6, [r3, #-2259]!	; 0xfffff72d
   3a8b0:			; <UNDEFINED> instruction: 0xf1b3bf18
   3a8b4:	svclt	0x00143fff
   3a8b8:	tstcs	r0, r1, lsl #2
   3a8bc:	strbmi	sp, [r3, #-498]!	; 0xfffffe0e
   3a8c0:	adcshi	pc, pc, r0, asr #32
   3a8c4:			; <UNDEFINED> instruction: 0xf7ff60aa
   3a8c8:	stmiavs	r8!, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   3a8cc:			; <UNDEFINED> instruction: 0xf8d8e7a7
   3a8d0:	ldmvs	fp, {ip, sp}
   3a8d4:	andle	r3, r6, r5, lsl #22
   3a8d8:	and	r6, r2, sl, ror #16
   3a8dc:	stmvs	r0, {r0, r8, r9, fp, ip, sp}
   3a8e0:	addmi	sp, r2, #1
   3a8e4:	strdvs	sp, [r8], #26	; <UNPREDICTABLE>
   3a8e8:			; <UNDEFINED> instruction: 0xf7ff4628
   3a8ec:	ldmdavs	r3!, {r0, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   3a8f0:			; <UNDEFINED> instruction: 0xf8d8e6ca
   3a8f4:	mrscs	r0, (UNDEF: 0)
   3a8f8:	blx	8f88fc <tcgetattr@plt+0x8f482c>
   3a8fc:			; <UNDEFINED> instruction: 0xe6c36833
   3a900:	ldmibvs	r2, {r1, r3, r5, r8, fp, sp, lr}
   3a904:			; <UNDEFINED> instruction: 0xf43f2a00
   3a908:	stmdbvs	sl!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, pc}^
   3a90c:			; <UNDEFINED> instruction: 0xf43f2a00
   3a910:	andcs	sl, r1, #2992	; 0xbb0
   3a914:	strtmi	r4, [r8], -r1, lsr #12
   3a918:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
   3a91c:	ldrb	r6, [lr, -r8, lsr #1]!
   3a920:	ldmibvs	r2, {r1, r3, r5, r8, fp, sp, lr}
   3a924:			; <UNDEFINED> instruction: 0xf43f2a00
   3a928:	stmdbvs	sl!, {r0, r1, r2, r3, r5, r7, r9, sl, fp, sp, pc}^
   3a92c:			; <UNDEFINED> instruction: 0xf43f2a00
   3a930:			; <UNDEFINED> instruction: 0xf04faeab
   3a934:			; <UNDEFINED> instruction: 0x462132ff
   3a938:			; <UNDEFINED> instruction: 0xf7ff4628
   3a93c:	adcvs	pc, r8, r3, lsl sp	; <UNPREDICTABLE>
   3a940:	stmdbvs	sl!, {r0, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   3a944:	bcs	54f94 <tcgetattr@plt+0x50ec4>
   3a948:	mrcge	4, 4, APSR_nzcv, cr14, cr15, {1}
   3a94c:	stmdals	r3, {r9, sp}
   3a950:	cmpcs	r0, fp, asr r6
   3a954:	andpl	lr, r0, #3358720	; 0x334000
   3a958:			; <UNDEFINED> instruction: 0xff64f7e5
   3a95c:			; <UNDEFINED> instruction: 0xa014f8d5
   3a960:	svceq	0x0000f1ba
   3a964:	stmiavs	r8!, {r1, r6, r8, ip, lr, pc}
   3a968:	stmdavs	r2!, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   3a96c:			; <UNDEFINED> instruction: 0xf43f2a00
   3a970:	ldrmi	sl, [r0], -fp, lsl #29
   3a974:	bcs	54ac4 <tcgetattr@plt+0x509f4>
   3a978:	strdvs	sp, [r8], fp	; <UNPREDICTABLE>
   3a97c:			; <UNDEFINED> instruction: 0xf1a1e74f
   3a980:	stmvs	r0, {r2, sl, fp}
   3a984:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
   3a988:	svcne	0x00016862
   3a98c:	mrrcne	10, 4, lr, ip, cr15
   3a990:			; <UNDEFINED> instruction: 0xf10cfa41
   3a994:			; <UNDEFINED> instruction: 0xf43f2a00
   3a998:	stmdbcc	r1, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp, pc}
   3a99c:	ldrbt	sp, [r3], -r2, lsl #2
   3a9a0:	adcsle	r3, fp, r1, lsl #18
   3a9a4:	ldmdavs	r2, {r4, r9, sl, lr}^
   3a9a8:	mvnsle	r2, r0, lsl #20
   3a9ac:	ldr	r6, [r6, -r8, lsr #1]!
   3a9b0:			; <UNDEFINED> instruction: 0xf1a16880
   3a9b4:	blx	fec7ae10 <tcgetattr@plt+0xfec76d40>
   3a9b8:	stmiavs	r2!, {r0, r7, r8, ip, sp, lr, pc}
   3a9bc:	stmdbeq	r9, {r2, fp, ip, sp}^
   3a9c0:			; <UNDEFINED> instruction: 0xf101fa40
   3a9c4:			; <UNDEFINED> instruction: 0xf43f2a00
   3a9c8:	stmdbcc	r1, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, pc}
   3a9cc:	ldrb	sp, [fp], -r2, lsl #2
   3a9d0:	adcle	r3, r3, r1, lsl #18
   3a9d4:	ldmvs	r2, {r4, r9, sl, lr}
   3a9d8:	mvnsle	r2, r0, lsl #20
   3a9dc:	ldr	r6, [lr, -r8, lsr #1]
   3a9e0:	adcvs	r6, r8, r8, ror #16
   3a9e4:			; <UNDEFINED> instruction: 0x4620e71b
   3a9e8:			; <UNDEFINED> instruction: 0xe718461c
   3a9ec:	mulcc	r0, sl, r8
   3a9f0:	adcsle	r2, r8, r0, lsl #22
   3a9f4:	stmdage	r7, {r3, r8, fp, sp, pc}
   3a9f8:	strmi	lr, [r4, #-2509]	; 0xfffff633
   3a9fc:			; <UNDEFINED> instruction: 0x46454654
   3aa00:	strmi	r4, [r8], r2, lsl #13
   3aa04:	strbmi	r6, [r1], -fp, lsr #16
   3aa08:	ldrbmi	r9, [r0], -r7, lsl #8
   3aa0c:	eorls	pc, r0, sp, asr #17
   3aa10:	ldmdavs	fp, {r0, r1, r3, r4, r7, r8, fp, sp, lr}
   3aa14:			; <UNDEFINED> instruction: 0xf8144798
   3aa18:	blcs	4a624 <tcgetattr@plt+0x46554>
   3aa1c:			; <UNDEFINED> instruction: 0x46a8d1f2
   3aa20:	stcls	13, cr9, [r4], {5}
   3aa24:	ldrbt	r6, [sl], r8, lsr #17
   3aa28:			; <UNDEFINED> instruction: 0xf7ff2100
   3aa2c:	strtmi	pc, [r3], -r9, lsl #19
   3aa30:	strbt	r6, [r2], ip, lsr #17
   3aa34:			; <UNDEFINED> instruction: 0xf7ff2100
   3aa38:	strtmi	pc, [r3], -r3, lsl #19
   3aa3c:	strbt	r6, [r5], ip, lsr #17
   3aa40:			; <UNDEFINED> instruction: 0xf7ff2100
   3aa44:	stmiavs	r8!, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   3aa48:	smlattcs	r1, r9, r6, lr
   3aa4c:			; <UNDEFINED> instruction: 0xf978f7ff
   3aa50:	strbt	r6, [r4], r8, lsr #17
   3aa54:	ldmda	r2!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3aa58:	andeq	lr, r1, ip, lsl #8
   3aa5c:	andeq	r0, r0, r0, asr #6
   3aa60:	andeq	lr, r1, r4, lsl #8
   3aa64:	andeq	r0, r0, r8, asr r3
   3aa68:	andeq	r0, r0, r3, lsl #8
   3aa6c:	andeq	ip, r0, r8, lsr r8
   3aa70:	andeq	lr, r1, r6, ror #3
   3aa74:			; <UNDEFINED> instruction: 0x4615b5f8
   3aa78:			; <UNDEFINED> instruction: 0x46076953
   3aa7c:	strmi	r4, [ip], -r7, lsr #28
   3aa80:			; <UNDEFINED> instruction: 0xb123447e
   3aa84:			; <UNDEFINED> instruction: 0xf7c84618
   3aa88:	movwcs	lr, #3990	; 0xf96
   3aa8c:	stfcss	f6, [r0], {107}	; 0x6b
   3aa90:	ldrtmi	sp, [r8], -r1, lsr #26
   3aa94:			; <UNDEFINED> instruction: 0xf866f7d8
   3aa98:	strmi	r6, [r2], -ip, lsr #17
   3aa9c:	ldmdblt	ip, {r3, r5, r6, r8, sp, lr}
   3aaa0:	stmdavs	r4!, {r1, r3, r4, r5, sp, lr, pc}^
   3aaa4:	stmdbvs	sl!, {r2, r3, r4, r7, r8, ip, sp, pc}^
   3aaa8:	strtmi	r6, [r1], -fp, lsr #18
   3aaac:	ldmibvs	fp, {r3, r5, r9, sl, lr}
   3aab0:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   3aab4:	stmiavs	fp!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
   3aab8:	andle	r4, ip, r3, lsr #5
   3aabc:	adcvs	r6, ip, r3, ror #17
   3aac0:	andsle	r3, r6, r1, lsl #6
   3aac4:	pop	{r3, r5, r9, sl, lr}
   3aac8:			; <UNDEFINED> instruction: 0xf7ff40f8
   3aacc:	stmiavs	fp!, {r0, r2, r5, r6, r7, sl, fp, ip, sp, pc}
   3aad0:	addsmi	r6, ip, #108, 16	; 0x6c0000
   3aad4:	ldfltp	f5, [r8, #16]!
   3aad8:	stmiavs	fp!, {r2, r5, r6, fp, sp, lr}
   3aadc:	smlalsle	r4, sl, ip, r2
   3aae0:	strtmi	r6, [r1], -fp, lsr #18
   3aae4:	strtmi	r6, [r8], -sl, ror #18
   3aae8:			; <UNDEFINED> instruction: 0x4798699b
   3aaec:	rscsle	r2, r3, r0, lsl #16
   3aaf0:	blmi	334a7c <tcgetattr@plt+0x3309ac>
   3aaf4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   3aaf8:	blcc	194d6c <tcgetattr@plt+0x190c9c>
   3aafc:	stmdavs	sl!, {r1, r2, ip, lr, pc}^
   3ab00:	blcc	b2b10 <tcgetattr@plt+0xaea40>
   3ab04:	andle	r6, r1, r4, lsr #17
   3ab08:	mvnsle	r4, r2, lsr #5
   3ab0c:	rscvs	r4, ip, r8, lsr #12
   3ab10:	ldrhtmi	lr, [r8], #141	; 0x8d
   3ab14:	stcllt	7, cr15, [r0], {255}	; 0xff
   3ab18:	ldrb	r4, [r9, r3, lsr #12]
   3ab1c:	andeq	sp, r1, r4, asr #31
   3ab20:	andeq	r0, r0, r8, asr r3
   3ab24:	bllt	ffef8b28 <tcgetattr@plt+0xffef4a58>
   3ab28:	ldrbmi	r2, [r0, -r0]!
   3ab2c:	ldrbmi	r2, [r0, -r0]!
   3ab30:	andcs	r4, r0, #458752	; 0x70000
   3ab34:	strlt	r4, [r8, #-1553]	; 0xfffff9ef
   3ab38:			; <UNDEFINED> instruction: 0xf7d84478
   3ab3c:	stmdami	r5, {r0, r1, r2, r4, r7, fp, ip, sp, lr, pc}
   3ab40:	mrscs	r2, R9_usr
   3ab44:			; <UNDEFINED> instruction: 0xf7d84478
   3ab48:	mulcs	r2, r1, r8
   3ab4c:	svclt	0x0000bd08
   3ab50:	andeq	ip, r0, ip, ror r3
   3ab54:			; <UNDEFINED> instruction: 0x0000c3b8
   3ab58:	svcmi	0x00f0e92d
   3ab5c:	ldmdbmi	r0!, {r0, r2, r3, r9, sl, lr}^
   3ab60:	bmi	1c66e04 <tcgetattr@plt+0x1c62d34>
   3ab64:	ldrbtmi	sl, [r9], #-3855	; 0xfffff0f1
   3ab68:			; <UNDEFINED> instruction: 0x91bcf8df
   3ab6c:	stmpl	sl, {r0, r1, r2, r3, r5, r6, r8, r9, fp, lr}
   3ab70:	stmdavs	ip!, {r0, r3, r4, r5, r6, r7, sl, lr}
   3ab74:	eorls	r6, r5, #1179648	; 0x120000
   3ab78:	andeq	pc, r0, #79	; 0x4f
   3ab7c:	sbcsne	pc, r8, #68157440	; 0x4100000
   3ab80:	ldfeqp	f7, [r8], #16
   3ab84:	bvc	637f9c <tcgetattr@plt+0x633ecc>
   3ab88:	andne	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   3ab8c:	andls	r5, r9, r2, lsr #17
   3ab90:			; <UNDEFINED> instruction: 0x8004f8b1
   3ab94:			; <UNDEFINED> instruction: 0xf8916808
   3ab98:	stmdavs	r3!, {r1, r2, ip, sp, pc}^
   3ab9c:	ldrdvs	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
   3aba0:			; <UNDEFINED> instruction: 0xf103900f
   3aba4:	andcs	r0, r4, r4, lsl #28
   3aba8:	ldrdcc	lr, [fp, #-148]	; 0xffffff6c
   3abac:	subhi	pc, r0, sp, lsr #17
   3abb0:	andlt	pc, r6, r7, lsl #17
   3abb4:	eorseq	pc, sp, sp, lsl #17
   3abb8:			; <UNDEFINED> instruction: 0xf0402a00
   3abbc:			; <UNDEFINED> instruction: 0xf8d48082
   3abc0:	stmdacs	r0, {r2, r4, r5, r6, r7}
   3abc4:	ldmdami	sl, {r1, r3, r4, r5, r6, r8, r9, fp, ip, lr, pc}^
   3abc8:			; <UNDEFINED> instruction: 0xf8504478
   3abcc:			; <UNDEFINED> instruction: 0xf10d2022
   3abd0:	stmib	sp, {r2, r6, fp}^
   3abd4:	blmi	162b7dc <tcgetattr@plt+0x162770c>
   3abd8:	andge	lr, r4, #3358720	; 0x334000
   3abdc:	tstls	r2, r0, asr #12
   3abe0:	subscs	r4, r0, #2063597568	; 0x7b000000
   3abe4:			; <UNDEFINED> instruction: 0xf8cd2101
   3abe8:			; <UNDEFINED> instruction: 0xf7c9e00c
   3abec:	vmlacs.f16	s28, s0, s16	; <UNPREDICTABLE>
   3abf0:	vhadd.s8	<illegal reg q14.5>, q1, q4
   3abf4:			; <UNDEFINED> instruction: 0xf8561350
   3abf8:	ldrbmi	fp, [r8], -r3
   3abfc:	ldm	r2!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ac00:	movweq	pc, #41408	; 0xa1c0	; <UNPREDICTABLE>
   3ac04:	b	90c50c <tcgetattr@plt+0x90843c>
   3ac08:	movwls	r7, #46051	; 0xb3e3
   3ac0c:	stmia	sl!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ac10:	shsub16mi	r6, r2, r3
   3ac14:	movwls	r2, #41218	; 0xa102
   3ac18:	stmdavs	r0!, {r1, r7, r9, sl, lr}^
   3ac1c:			; <UNDEFINED> instruction: 0xf7fd44c2
   3ac20:	stmdacs	r0, {r0, r1, r2, r3, r6, r9, fp, ip, sp, lr, pc}
   3ac24:	stmdavs	r0!, {r0, r2, r5, r6, ip, lr, pc}^
   3ac28:	movwls	r2, #49965	; 0xc32d
   3ac2c:	tstcs	r2, r2, lsr r6
   3ac30:	blx	11f8c2c <tcgetattr@plt+0x11f4b5c>
   3ac34:	suble	r2, lr, r0, lsl #16
   3ac38:			; <UNDEFINED> instruction: 0x232d6860
   3ac3c:	ldrtmi	r9, [r2], -sp, lsl #6
   3ac40:			; <UNDEFINED> instruction: 0xf7fd2102
   3ac44:	bls	3b9540 <tcgetattr@plt+0x3b5470>
   3ac48:			; <UNDEFINED> instruction: 0x26204b3b
   3ac4c:	andls	r9, r6, #163840	; 0x28000
   3ac50:	bls	34be44 <tcgetattr@plt+0x347d74>
   3ac54:	strcc	lr, [r3], -sp, asr #19
   3ac58:	andls	r4, r5, #56, 22	; 0xe000
   3ac5c:	ldrbtmi	r9, [fp], #-2571	; 0xfffff5f5
   3ac60:	mrscs	r9, (UNDEF: 17)
   3ac64:	andlt	pc, r4, sp, asr #17
   3ac68:			; <UNDEFINED> instruction: 0xf04f9202
   3ac6c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   3ac70:	svclt	0x00144650
   3ac74:	stceq	0, cr15, [sp], #-316	; 0xfffffec4
   3ac78:	ldcleq	0, cr15, [r8], #-316	; 0xfffffec4
   3ac7c:	andsgt	pc, ip, sp, asr #17
   3ac80:	ldm	ip!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ac84:	stmiavs	r9!, {r0, r3, r8, r9, fp, ip, pc}^
   3ac88:	adcmi	r6, fp, #10158080	; 0x9b0000
   3ac8c:	blmi	b6ed10 <tcgetattr@plt+0xb6ac40>
   3ac90:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   3ac94:	adcmi	r6, r2, #1703936	; 0x1a0000
   3ac98:	ldrtmi	fp, [sl], -ip, lsl #30
   3ac9c:	strbmi	r2, [r0], -r0, lsl #4
   3aca0:			; <UNDEFINED> instruction: 0xffe4f7d7
   3aca4:	blmi	80d548 <tcgetattr@plt+0x809478>
   3aca8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3acac:	blls	994d1c <tcgetattr@plt+0x990c4c>
   3acb0:	teqle	r2, sl, asr r0
   3acb4:	eorlt	r2, r7, r1
   3acb8:	svchi	0x00f0e8bd
   3acbc:	ldrbtmi	r4, [sl], #-2594	; 0xfffff5de
   3acc0:	bcs	174adc <tcgetattr@plt+0x170a0c>
   3acc4:	svcge	0x007ff77f
   3acc8:	ldrbtmi	r4, [sl], #-2592	; 0xfffff5e0
   3accc:	blmi	874ad0 <tcgetattr@plt+0x870a00>
   3acd0:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   3acd4:	vabd.s8	q15, q9, <illegal reg q9.5>
   3acd8:	stmdavs	r0!, {r3, r5, r6, r8, r9, ip, lr}^
   3acdc:	strdlt	r5, [fp, #131]	; 0x83
   3ace0:	msrpl	SPSR_fs, #536870916	; 0x20000004
   3ace4:	addmi	r5, r3, #15925248	; 0xf30000
   3ace8:	cmncs	r6, #20, 30	; 0x50
   3acec:	movwls	r2, #54103	; 0xd357
   3acf0:	vabd.s8	d30, d18, d21
   3acf4:	stmdavs	r0!, {r3, r5, r6, r8, r9, ip, lr}^
   3acf8:	ldmdblt	r3, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   3acfc:	movwls	r2, #50034	; 0xc372
   3ad00:	vaba.s8	d30, d18, d4
   3ad04:	ldmpl	r3!, {r2, r3, r5, r6, r8, r9, ip, lr}^
   3ad08:	svclt	0x00144283
   3ad0c:	cmncs	r2, #1207959553	; 0x48000001
   3ad10:	str	r9, [fp, ip, lsl #6]
   3ad14:	movwls	r2, #54135	; 0xd377
   3ad18:			; <UNDEFINED> instruction: 0xf7c8e791
   3ad1c:	svclt	0x0000eed0
   3ad20:	ldrdeq	sp, [r1], -lr
   3ad24:	andeq	r0, r0, r0, asr #6
   3ad28:	ldrdeq	sp, [r1], -r4
   3ad2c:	andeq	r0, r0, ip, lsl r4
   3ad30:	andeq	sp, r1, r8, asr #26
   3ad34:	andeq	ip, r0, r4, ror #6
   3ad38:	andeq	r9, r0, r0, lsr r5
   3ad3c:	andeq	ip, r0, sl, lsl #6
   3ad40:	andeq	r0, r0, r8, ror #6
   3ad44:	muleq	r1, ip, sp
   3ad48:	andeq	r5, r0, lr, lsl #17
   3ad4c:	andeq	r5, r0, r2, lsl #17
   3ad50:	andeq	r0, r0, r4, asr r4
   3ad54:	strlt	r4, [r8, #-2566]	; 0xfffff5fa
   3ad58:	blmi	1cbf48 <tcgetattr@plt+0x1c7e78>
   3ad5c:	ldmpl	r3, {r1, r2, fp, lr}^
   3ad60:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   3ad64:	stmdbcc	r1, {r0, r3, r4, r7, fp, sp, lr}
   3ad68:			; <UNDEFINED> instruction: 0xff58f7d7
   3ad6c:	stclt	0, cr2, [r8, #-4]
   3ad70:	andeq	sp, r1, ip, ror #25
   3ad74:	andeq	r0, r0, r8, asr r3
   3ad78:	andeq	ip, r0, r0, lsr #4
   3ad7c:	blmi	3cd1b8 <tcgetattr@plt+0x3c90e8>
   3ad80:	ldrblt	r4, [r0, #-1145]!	; 0xfffffb87
   3ad84:	stmiapl	fp, {r0, r2, r9, sl, lr}^
   3ad88:	cmnlt	r4, ip, lsl r8
   3ad8c:	andcs	r4, r0, #11264	; 0x2c00
   3ad90:	strtmi	r5, [r1], -lr, asr #17
   3ad94:			; <UNDEFINED> instruction: 0xf7ff4628
   3ad98:	ldmdavs	r3!, {r0, r6, r8, r9, fp, ip, sp, lr, pc}
   3ad9c:	stmdavs	r4!, {r0, r1, r5, r7, r9, lr}
   3ada0:	svclt	0x00084602
   3ada4:	stccs	0, cr6, [r0], {168}	; 0xa8
   3ada8:			; <UNDEFINED> instruction: 0x4628d1f3
   3adac:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3adb0:	bllt	1cf8db4 <tcgetattr@plt+0x1cf4ce4>
   3adb4:	andeq	sp, r1, r4, asr #25
   3adb8:	andeq	r0, r0, ip, ror r5
   3adbc:	andeq	r0, r0, r8, ror #6
   3adc0:	ldrbmi	lr, [r0, sp, lsr #18]!
   3adc4:	ldrdgt	pc, [r8], -r0
   3adc8:	ldrbtmi	r4, [lr], #-3620	; 0xfffff1dc
   3adcc:	svceq	0x0000f1bc
   3add0:			; <UNDEFINED> instruction: 0xf8d1d040
   3add4:	ldrmi	r8, [r2], r0
   3add8:	strmi	r4, [r7], -r1, lsr #26
   3addc:			; <UNDEFINED> instruction: 0x46446812
   3ade0:	blcc	b8e38 <tcgetattr@plt+0xb4d68>
   3ade4:	ldmibcc	pc!, {r1, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3ade8:	blcs	8513c4 <tcgetattr@plt+0x84d2f4>
   3adec:	andvs	r6, ip, lr, lsr #16
   3adf0:	andls	pc, r0, sl, asr #17
   3adf4:	stmdale	fp, {r1, r2, r5, ip, lr, pc}
   3adf8:	andle	r2, r1, sl, lsl #22
   3adfc:	tstle	fp, sp, lsl #22
   3ae00:	mrc2	7, 4, pc, cr0, cr15, {7}
   3ae04:	movwcs	r2, #1
   3ae08:	andcc	pc, r0, sl, asr #17
   3ae0c:			; <UNDEFINED> instruction: 0x87f0e8bd
   3ae10:	sbcseq	pc, pc, r3
   3ae14:	andle	r2, r6, r4, asr #16
   3ae18:	andhi	pc, r0, r1, asr #17
   3ae1c:			; <UNDEFINED> instruction: 0xf8ca2000
   3ae20:	ldmfd	sp!, {sp}
   3ae24:			; <UNDEFINED> instruction: 0xf8dc87f0
   3ae28:	adcsmi	r2, r2, #0
   3ae2c:	svclt	0x0008602a
   3ae30:	rscle	r2, fp, r1
   3ae34:	svclt	0x000c2b44
   3ae38:	andcs	r2, r2, r4
   3ae3c:	cdp2	7, 13, cr15, cr2, cr11, {6}
   3ae40:	eorvs	r4, lr, r8, lsr r6
   3ae44:	blx	f8e4a <tcgetattr@plt+0xf4d7a>
   3ae48:			; <UNDEFINED> instruction: 0xf7ff4638
   3ae4c:	mulcs	r1, r7, pc	; <UNPREDICTABLE>
   3ae50:			; <UNDEFINED> instruction: 0x87f0e8bd
   3ae54:	pop	{r5, r6, r9, sl, lr}
   3ae58:	svclt	0x000087f0
   3ae5c:	andeq	sp, r1, sl, ror ip
   3ae60:	andeq	r0, r0, r8, ror #6
   3ae64:	blmi	3e828c <tcgetattr@plt+0x3e41bc>
   3ae68:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
   3ae6c:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   3ae70:	bcs	294fe0 <tcgetattr@plt+0x290f10>
   3ae74:	ldmvs	fp, {r1, r8, sl, fp, ip, lr, pc}
   3ae78:			; <UNDEFINED> instruction: 0xdc062b04
   3ae7c:	andcs	r4, r0, sl, lsl #18
   3ae80:			; <UNDEFINED> instruction: 0x4008e8bd
   3ae84:			; <UNDEFINED> instruction: 0xf7fe4479
   3ae88:	stmdbmi	r8, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, pc}
   3ae8c:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
   3ae90:			; <UNDEFINED> instruction: 0xf7ff4478
   3ae94:	tstlt	r0, r1, lsr #21	; <UNPREDICTABLE>
   3ae98:			; <UNDEFINED> instruction: 0x4008e8bd
   3ae9c:	stclt	7, cr14, [r8, #-440]	; 0xfffffe48
   3aea0:	ldrdeq	sp, [r1], -sl
   3aea4:	andeq	r0, r0, r8, asr r3
   3aea8:	andeq	ip, r0, r8, lsr #2
   3aeac:	muleq	r2, r6, r7
   3aeb0:	muleq	r2, ip, r7
   3aeb4:	ldrbmi	r2, [r0, -r0]!
   3aeb8:	ldrbmi	r2, [r0, -r0]!
   3aebc:	ldrmi	r6, [r1], -r8, lsl #16
   3aec0:	vrshl.s8	d27, d8, d2
   3aec4:	stmiapl	r0, {r4, r6, r8, r9, ip}^
   3aec8:	mrc2	7, 4, pc, cr0, cr7, {6}
   3aecc:	svclt	0x00183800
   3aed0:	stclt	0, cr2, [r8, #-4]
   3aed4:			; <UNDEFINED> instruction: 0x4604b510
   3aed8:	smlawblt	r0, r0, r9, r6
   3aedc:	stcl	7, cr15, [sl, #-800]!	; 0xfffffce0
   3aee0:	movvs	r2, r0
   3aee4:			; <UNDEFINED> instruction: 0xf7c9bd10
   3aee8:	svclt	0x0000e8c4
   3aeec:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}^
   3aef0:	eorsle	r2, r2, r0, lsl #26
   3aef4:	and	r4, r0, fp, lsr #12
   3aef8:	ldmdavs	sl, {r0, r1, r4, r5, r8, r9, ip, sp, pc}
   3aefc:	ldmdavs	fp, {r2, r3, r4, r9, sl, lr}^
   3af00:			; <UNDEFINED> instruction: 0xd1f94291
   3af04:	smlatblt	fp, r2, r8, r6
   3af08:	stmiavs	r2!, {r1, r3, r4, r7, sp, lr}
   3af0c:			; <UNDEFINED> instruction: 0x1602e9d0
   3af10:	adcmi	fp, r1, #-2147483614	; 0x80000022
   3af14:	andsle	r6, ip, r3, asr r0
   3af18:	andsle	r4, r3, r6, lsr #5
   3af1c:	strtmi	r4, [r1], -r5, lsr #5
   3af20:	stmdavs	r3!, {r2, r8, r9, sl, fp, ip, sp, pc}^
   3af24:	stmdbvs	r3, {r0, r1, r6, sp, lr}
   3af28:			; <UNDEFINED> instruction: 0x4798691b
   3af2c:			; <UNDEFINED> instruction: 0xf7c84620
   3af30:	andcs	lr, r1, r2, asr #26
   3af34:	adcmi	fp, r1, #112, 26	; 0x1c00
   3af38:	adcmi	sp, r6, #8, 2
   3af3c:	mvnle	r6, r3, lsl #1
   3af40:	ldrmi	r6, [sl], -r3, ror #16
   3af44:	strb	r6, [r9, r2, asr #1]!
   3af48:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
   3af4c:	mvnle	r4, r6, lsr #5
   3af50:	adcmi	lr, r6, #64749568	; 0x3dc0000
   3af54:	mvnle	r6, r2, lsl #1
   3af58:			; <UNDEFINED> instruction: 0x4628e7f4
   3af5c:	svclt	0x0000bd70
   3af60:	addlt	fp, r6, r0, ror r5
   3af64:	blmi	94dff8 <tcgetattr@plt+0x949f28>
   3af68:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   3af6c:	ldmdavs	fp, {r0, r1, r5, sl, fp, lr}
   3af70:			; <UNDEFINED> instruction: 0xf04f9305
   3af74:	ldrbtmi	r0, [ip], #-768	; 0xfffffd00
   3af78:	stmdavc	r3, {r0, r4, r6, r7, r8, fp, ip, sp, pc}
   3af7c:	bicseq	pc, pc, #3
   3af80:	tstle	r5, r9, asr fp
   3af84:	stmiapl	r3!, {r1, r2, r3, r4, r8, r9, fp, lr}^
   3af88:	teqlt	fp, fp, lsl r8
   3af8c:			; <UNDEFINED> instruction: 0xd1024293
   3af90:	addsmi	lr, sl, #29
   3af94:	ldmdavs	fp, {r0, r1, r3, r4, ip, lr, pc}
   3af98:	mvnsle	r2, r0, lsl #22
   3af9c:	blmi	5cd808 <tcgetattr@plt+0x5c9738>
   3afa0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3afa4:	blls	195014 <tcgetattr@plt+0x190f44>
   3afa8:	qsuble	r4, sl, r1
   3afac:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   3afb0:	blmi	48d80c <tcgetattr@plt+0x48973c>
   3afb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3afb8:	blls	195028 <tcgetattr@plt+0x190f58>
   3afbc:	tstle	r7, sl, asr r0
   3afc0:	tstcs	r0, sl, lsl #12
   3afc4:	pop	{r1, r2, ip, sp, pc}
   3afc8:			; <UNDEFINED> instruction: 0xf7c84070
   3afcc:	stmdami	pc, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   3afd0:	bmi	404958 <tcgetattr@plt+0x400888>
   3afd4:	mvnscc	pc, pc, asr #32
   3afd8:	stmdage	r1, {r0, r2, r5, fp, ip, lr}
   3afdc:	eorvs	r9, fp, r1, lsl #12
   3afe0:	stmiapl	r3!, {r8, sl, sp}
   3afe4:	strpl	lr, [r3, #-2509]	; 0xfffff633
   3afe8:			; <UNDEFINED> instruction: 0xf7ea9302
   3afec:	ldrb	pc, [r5, r7, ror #25]	; <UNPREDICTABLE>
   3aff0:	stcl	7, cr15, [r4, #-800]!	; 0xfffffce0
   3aff4:	ldrdeq	sp, [r1], -ip
   3aff8:	andeq	r0, r0, r0, asr #6
   3affc:	andeq	sp, r1, lr, asr #21
   3b000:	andeq	r0, r0, ip, lsr r4
   3b004:	andeq	sp, r1, r4, lsr #21
   3b008:	muleq	r1, r0, sl
   3b00c:	andeq	r0, r0, ip, ror #6
   3b010:	andeq	r0, r0, ip, asr #8
   3b014:	blmi	190d9a4 <tcgetattr@plt+0x19098d4>
   3b018:	push	{r1, r3, r4, r5, r6, sl, lr}
   3b01c:	strdlt	r4, [r9], r0
   3b020:	pkhtbmi	r5, r0, r3, asr #17
   3b024:	strmi	r4, [lr], -r0, ror #30
   3b028:	movwls	r6, #30747	; 0x781b
   3b02c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3b030:	ldrbtmi	r4, [pc], #-2910	; 3b038 <tcgetattr@plt+0x36f68>
   3b034:	ldrdls	pc, [r0], -r1
   3b038:			; <UNDEFINED> instruction: 0xf10d4a5d
   3b03c:	ldmpl	sp!, {r2, r4, r8, r9, fp}^
   3b040:	ldrbmi	pc, [ip], #-578	; 0xfffffdbe	; <UNPREDICTABLE>
   3b044:	stmdavs	r8!, {r0, r1, r3, r4, r6, r8, r9, fp, lr}
   3b048:			; <UNDEFINED> instruction: 0xf8b579a9
   3b04c:	andls	ip, r5, r4
   3b050:	andne	pc, r6, fp, lsl #17
   3b054:	andsgt	pc, r8, sp, lsr #17
   3b058:			; <UNDEFINED> instruction: 0x1018f8d8
   3b05c:	andge	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   3b060:	andeq	pc, r4, r9, asr r8	; <UNPREDICTABLE>
   3b064:	ldmpl	sl!, {r0, r3, fp, sp, lr}^
   3b068:	ldrdcc	pc, [r0], -sl
   3b06c:	ldmdavs	r2, {r3, r7, r9, lr}
   3b070:	rsbsle	r6, sl, fp, asr r8
   3b074:	strcs	r4, [r0], #-1700	; 0xfffff95c
   3b078:	andeq	pc, ip, r0, asr r8	; <UNPREDICTABLE>
   3b07c:	addmi	r3, r8, #33554432	; 0x2000000
   3b080:			; <UNDEFINED> instruction: 0xf04fd1fa
   3b084:	blne	6fe08c <tcgetattr@plt+0x6f9fbc>
   3b088:			; <UNDEFINED> instruction: 0x46494610
   3b08c:			; <UNDEFINED> instruction: 0xf8cd2225
   3b090:			; <UNDEFINED> instruction: 0xf8cdc004
   3b094:			; <UNDEFINED> instruction: 0xf7ccc000
   3b098:			; <UNDEFINED> instruction: 0xf8d8fb9b
   3b09c:	addsmi	r3, lr, #8
   3b0a0:	suble	r4, r3, r0, lsl #13
   3b0a4:	msrpl	CPSR_sc, #37748736	; 0x2400000
   3b0a8:	blcs	11511c <tcgetattr@plt+0x11104c>
   3b0ac:			; <UNDEFINED> instruction: 0xf642d031
   3b0b0:			; <UNDEFINED> instruction: 0xf8591330
   3b0b4:	blcc	870c8 <tcgetattr@plt+0x82ff8>
   3b0b8:	stmdble	r0!, {r0, r8, r9, fp, sp}
   3b0bc:	movtne	pc, #34370	; 0x8642	; <UNPREDICTABLE>
   3b0c0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   3b0c4:	blcs	89cd4 <tcgetattr@plt+0x85c04>
   3b0c8:	strtmi	sp, [fp], -r9, asr #18
   3b0cc:	ldrdeq	pc, [r0], -sl
   3b0d0:	ldmvs	r5!, {r0, r6, r9, sl, lr}^
   3b0d4:	stmdavs	r2, {r0, r1, r8, r9, ip, pc}^
   3b0d8:	strmi	lr, [r0, #-2509]	; 0xfffff633
   3b0dc:			; <UNDEFINED> instruction: 0xfffef7fd
   3b0e0:			; <UNDEFINED> instruction: 0x2c009b03
   3b0e4:	bmi	d6f5a8 <tcgetattr@plt+0xd6b4d8>
   3b0e8:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
   3b0ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3b0f0:	subsmi	r9, sl, r7, lsl #22
   3b0f4:	andcs	sp, r1, r2, asr r1
   3b0f8:	pop	{r0, r3, ip, sp, pc}
   3b0fc:	blmi	c1f0c4 <tcgetattr@plt+0xc1aff4>
   3b100:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   3b104:	sbcsle	r1, r9, r2, asr #24
   3b108:			; <UNDEFINED> instruction: 0xf7ea4659
   3b10c:	ldrbmi	pc, [fp], -r5, lsl #24	; <UNPREDICTABLE>
   3b110:	blmi	af5088 <tcgetattr@plt+0xaf0fb8>
   3b114:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}^
   3b118:	mvnsle	r1, r1, asr #24
   3b11c:	teqne	r0, #69206016	; 0x4200000	; <UNPREDICTABLE>
   3b120:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   3b124:	blcs	89d30 <tcgetattr@plt+0x85c60>
   3b128:	strb	sp, [r8, r8, asr #17]!
   3b12c:	strbmi	r4, [r1], -r4, lsr #22
   3b130:	ldrdeq	pc, [r0], -sl
   3b134:	ldmpl	fp!, {r0, r2, r4, r5, r6, r7, fp, sp, lr}^
   3b138:	stmib	sp, {r1, r6, fp, sp, lr}^
   3b13c:	movwls	r4, #13568	; 0x3500
   3b140:			; <UNDEFINED> instruction: 0xffccf7fd
   3b144:	ldmvs	r5!, {r0, r1, r8, r9, fp, ip, pc}^
   3b148:			; <UNDEFINED> instruction: 0xf8da2100
   3b14c:	strtmi	r0, [r2], -r0
   3b150:	ldmdbmi	ip, {r8, ip, pc}
   3b154:	ldrbtmi	r9, [r9], #-1281	; 0xfffffaff
   3b158:			; <UNDEFINED> instruction: 0xffc0f7fd
   3b15c:	blmi	635070 <tcgetattr@plt+0x630fa0>
   3b160:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   3b164:	adcsle	r1, r0, r3, asr #24
   3b168:	ldrmi	lr, [r0], -lr, asr #15
   3b16c:	eorcs	r2, r5, #0, 8
   3b170:	strls	r4, [r1], #-1609	; 0xfffff9b7
   3b174:			; <UNDEFINED> instruction: 0xf7cc9400
   3b178:			; <UNDEFINED> instruction: 0xf8d8fb2b
   3b17c:	addsmi	r3, lr, #8
   3b180:	orrle	r4, pc, r0, lsl #13
   3b184:	ldrdeq	pc, [r0], -sl
   3b188:	ldmvs	r5!, {r0, r6, r9, sl, lr}^
   3b18c:	stmdavs	r2, {r2, r3, r8, r9, fp, lr}^
   3b190:	stmib	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}^
   3b194:			; <UNDEFINED> instruction: 0xf7fd4500
   3b198:	str	pc, [r4, r1, lsr #31]!
   3b19c:	stc	7, cr15, [lr], {200}	; 0xc8
   3b1a0:	andeq	sp, r1, ip, lsr #20
   3b1a4:	andeq	r0, r0, r0, asr #6
   3b1a8:	andeq	sp, r1, r2, lsl sl
   3b1ac:	andeq	r0, r0, ip, lsl r4
   3b1b0:	andeq	r0, r0, r8, asr r3
   3b1b4:			; <UNDEFINED> instruction: 0x000005b4
   3b1b8:	andeq	sp, r1, sl, asr r9
   3b1bc:	andeq	r0, r0, r4, lsr #10
   3b1c0:	andeq	r0, r0, r4, asr r4
   3b1c4:	andeq	r9, r0, sl, lsr #32
   3b1c8:	mvnsmi	lr, #737280	; 0xb4000
   3b1cc:	stmibvs	r4, {r0, r2, r7, ip, sp, pc}
   3b1d0:	blmi	98e668 <tcgetattr@plt+0x98a598>
   3b1d4:	stmdavs	r2!, {r0, r2, r3, r4, r5, r6, sl, lr}
   3b1d8:	bcs	51598 <tcgetattr@plt+0x4d4c8>
   3b1dc:	svclt	0x00144b23
   3b1e0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3b1e4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3b1e8:	svclt	0x00086830
   3b1ec:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   3b1f0:			; <UNDEFINED> instruction: 0xf855d01c
   3b1f4:	strcs	r8, [r0, -r3]
   3b1f8:	andcs	r4, r7, #475136	; 0x74000
   3b1fc:	strvc	lr, [r0, -sp, asr #19]
   3b200:			; <UNDEFINED> instruction: 0x46434479
   3b204:			; <UNDEFINED> instruction: 0xff6af7fd
   3b208:	vadd.i8	d22, d2, d18
   3b20c:	strcs	r1, [r7], #-848	; 0xfffffcb0
   3b210:			; <UNDEFINED> instruction: 0x460858d1
   3b214:			; <UNDEFINED> instruction: 0xf7c89103
   3b218:	stmdbls	r3, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
   3b21c:	strmi	r4, [r2], -r3, asr #12
   3b220:	smladxls	r1, r0, r8, r6
   3b224:			; <UNDEFINED> instruction: 0xf7fd9400
   3b228:	ldmdavs	r0!, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   3b22c:	strcs	r4, [r0], #-3857	; 0xfffff0ef
   3b230:	strtmi	r6, [r1], -r3, asr #16
   3b234:	stmibpl	r8!, {r0, r2, r5, r9, sp}^
   3b238:	strmi	lr, [r0], #-2509	; 0xfffff633
   3b23c:			; <UNDEFINED> instruction: 0xf7cc6800
   3b240:	andls	pc, r3, r7, asr #21
   3b244:	stc	7, cr15, [lr, #800]	; 0x320
   3b248:	strbmi	r9, [r3], -r3, lsl #18
   3b24c:	ldmdavs	r0!, {r1, r9, sl, lr}
   3b250:			; <UNDEFINED> instruction: 0xf8cd9400
   3b254:			; <UNDEFINED> instruction: 0xf7fd9004
   3b258:			; <UNDEFINED> instruction: 0xf109ff41
   3b25c:	andlt	r0, r5, r2
   3b260:	mvnshi	lr, #12386304	; 0xbd0000
   3b264:	andeq	sp, r1, r0, ror r8
   3b268:	andeq	r0, r0, r8, asr r3
   3b26c:	andeq	r0, r0, ip, lsl r4
   3b270:	andeq	fp, r0, r8, ror #27
   3b274:	ldrdeq	r0, [r0], -ip
   3b278:	push	{r0, r1, r2, r4, r5, r9, fp, lr}
   3b27c:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
   3b280:			; <UNDEFINED> instruction: 0x46064b36
   3b284:			; <UNDEFINED> instruction: 0xa018f8d0
   3b288:	stmdavs	r7, {r3, r9, sl, lr}
   3b28c:	ldmpl	r1, {r0, r1, r7, ip, sp, pc}^
   3b290:	ldrdcc	pc, [r4], -sl
   3b294:	stmdavs	ip, {r0, r8, r9, fp, sp}
   3b298:	blmi	caf37c <tcgetattr@plt+0xcab2ac>
   3b29c:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   3b2a0:	ldrdcc	pc, [r0], -r8
   3b2a4:	stmdbmi	pc!, {r2, r4, r6, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
   3b2a8:	bne	ffb0cb24 <tcgetattr@plt+0xffb08a54>
   3b2ac:	blmi	1777bbc <tcgetattr@plt+0x1773aec>
   3b2b0:	andls	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   3b2b4:	ldrdcs	pc, [r0], -r9
   3b2b8:	svceq	0x00a3ebb2
   3b2bc:			; <UNDEFINED> instruction: 0xf855dd0e
   3b2c0:	tstlt	r9, r4, lsl #22
   3b2c4:	andcs	pc, fp, r1, asr r8	; <UNPREDICTABLE>
   3b2c8:			; <UNDEFINED> instruction: 0xd00a42ba
   3b2cc:	ldrdcc	pc, [r0], -r8
   3b2d0:	ldrdcs	pc, [r0], -r9
   3b2d4:	bl	fecc1e88 <tcgetattr@plt+0xfecbddb8>
   3b2d8:	ldclle	15, cr0, [r0], #652	; 0x28c
   3b2dc:	pop	{r0, r1, ip, sp, pc}
   3b2e0:			; <UNDEFINED> instruction: 0x46028ff0
   3b2e4:	tstls	r1, r0, lsr r6
   3b2e8:			; <UNDEFINED> instruction: 0xf898f7ff
   3b2ec:			; <UNDEFINED> instruction: 0xf8da9901
   3b2f0:	addmi	r3, fp, #16
   3b2f4:	svclt	0x0008684b
   3b2f8:	blcs	1135c0 <tcgetattr@plt+0x10f4f0>
   3b2fc:	stmdavs	r4!, {r2, r5, ip, lr, pc}
   3b300:	mvnle	r2, r0, lsl #24
   3b304:	pop	{r0, r1, ip, sp, pc}
   3b308:	stccs	15, cr8, [r0], {240}	; 0xf0
   3b30c:	vhadd.s8	<illegal reg q14.5>, q9, q11
   3b310:	stmdbpl	r3!, {r2, r3, r4, r6, r8, sl, lr}^
   3b314:			; <UNDEFINED> instruction: 0xd00542bb
   3b318:	stccs	8, cr6, [r0], {36}	; 0x24
   3b31c:	stmdbpl	r3!, {r1, r2, r3, r4, r6, r7, ip, lr, pc}^
   3b320:	ldrhle	r4, [r9, #43]!	; 0x2b
   3b324:	strtmi	r4, [r1], -r2, lsl #12
   3b328:			; <UNDEFINED> instruction: 0xf7ff4630
   3b32c:			; <UNDEFINED> instruction: 0xf8daf877
   3b330:	adcmi	r3, r3, #16
   3b334:	svclt	0x00086863
   3b338:	blcs	113600 <tcgetattr@plt+0x10f530>
   3b33c:	strmi	sp, [r1], -ip, ror #3
   3b340:			; <UNDEFINED> instruction: 0xf7ff4630
   3b344:			; <UNDEFINED> instruction: 0xe7e7ff99
   3b348:	ldrtmi	r4, [r0], -r1, lsl #12
   3b34c:			; <UNDEFINED> instruction: 0xff94f7ff
   3b350:	stccs	8, cr6, [r0], {36}	; 0x24
   3b354:			; <UNDEFINED> instruction: 0xe7d5d1ba
   3b358:	andeq	sp, r1, r6, asr #15
   3b35c:	andeq	r0, r0, ip, lsr r4
   3b360:	andeq	r0, r0, r4, lsl #9
   3b364:	andeq	r0, r0, r8, asr #5
   3b368:	push	{r0, r2, r4, r5, r9, fp, lr}
   3b36c:	ldrbtmi	r4, [sl], #-2032	; 0xfffff810
   3b370:	addlt	r4, r2, r4, lsr fp
   3b374:	strmi	r6, [r7], -r6, lsl #19
   3b378:	ldmdavs	r3!, {r0, r4, r6, r7, fp, ip, lr}^
   3b37c:	stmdavs	ip, {r0, r8, r9, fp, sp}
   3b380:	blmi	caf478 <tcgetattr@plt+0xcab3a8>
   3b384:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   3b388:	ldrdcc	pc, [r0], -r8
   3b38c:	stmdbmi	pc!, {r2, r6, r8, r9, ip, sp, pc}	; <UNPREDICTABLE>
   3b390:	andcs	r4, r0, sp, lsl r6
   3b394:	bmi	1777ca4 <tcgetattr@plt+0x1773bd4>
   3b398:	andls	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   3b39c:			; <UNDEFINED> instruction: 0xf8d8e001
   3b3a0:			; <UNDEFINED> instruction: 0xf8d93000
   3b3a4:	bne	ffb033ac <tcgetattr@plt+0xffaff2dc>
   3b3a8:	svceq	0x00a3ebb2
   3b3ac:			; <UNDEFINED> instruction: 0xf855dd18
   3b3b0:	stmdbcs	r0, {r2, r8, r9, fp, ip}
   3b3b4:	ldmdavs	r3!, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
   3b3b8:	andcs	pc, sl, r1, asr r8	; <UNPREDICTABLE>
   3b3bc:			; <UNDEFINED> instruction: 0xd1ee429a
   3b3c0:	ldrtmi	r4, [r8], -r2, lsl #12
   3b3c4:			; <UNDEFINED> instruction: 0xf7ff9101
   3b3c8:	stmdbls	r1, {r0, r3, r5, fp, ip, sp, lr, pc}
   3b3cc:	addmi	r6, fp, #835584	; 0xcc000
   3b3d0:	svclt	0x0008684b
   3b3d4:	blcs	1136bc <tcgetattr@plt+0x10f5ec>
   3b3d8:	stmdavs	r4!, {r3, ip, lr, pc}
   3b3dc:	bicsle	r2, lr, r0, lsl #24
   3b3e0:	andlt	r4, r2, r8, lsr r6
   3b3e4:			; <UNDEFINED> instruction: 0x47f0e8bd
   3b3e8:	ldmdalt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3b3ec:	blcs	557c0 <tcgetattr@plt+0x516f0>
   3b3f0:			; <UNDEFINED> instruction: 0x4601d0f3
   3b3f4:			; <UNDEFINED> instruction: 0xf7ff4638
   3b3f8:			; <UNDEFINED> instruction: 0xe7eeff3f
   3b3fc:	vhsub.s8	d18, d2, d0
   3b400:	ldmdblt	ip, {r2, r3, r4, r6, fp, lr}
   3b404:	stmdavs	r4!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3b408:	rscle	r2, r9, r0, lsl #24
   3b40c:	andpl	pc, r8, r4, asr r8	; <UNPREDICTABLE>
   3b410:	addsmi	r6, sp, #3342336	; 0x330000
   3b414:			; <UNDEFINED> instruction: 0x4621d1f7
   3b418:			; <UNDEFINED> instruction: 0xf7fe4638
   3b41c:	ldmdbvs	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3b420:	stmdavs	r3!, {r0, r1, r5, r7, r9, lr}^
   3b424:	adcsvs	fp, r8, r8, lsl #30
   3b428:	strmi	r2, [r2], -r3, lsl #22
   3b42c:	ldmvs	r3!, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}^
   3b430:	rscle	r2, r8, r0, lsl #22
   3b434:	ldrtmi	r4, [r8], -r1, lsl #12
   3b438:			; <UNDEFINED> instruction: 0xff1ef7ff
   3b43c:	strb	r4, [r2, r2, lsl #12]!
   3b440:	ldrdeq	sp, [r1], -r6
   3b444:	andeq	r0, r0, ip, lsr r4
   3b448:	andeq	r0, r0, r4, lsl #9
   3b44c:	andeq	r0, r0, r8, asr #5
   3b450:	ldrbmi	lr, [r0, sp, lsr #18]!
   3b454:			; <UNDEFINED> instruction: 0xf8df4614
   3b458:	blmi	129b8f0 <tcgetattr@plt+0x1297820>
   3b45c:			; <UNDEFINED> instruction: 0xf85844f8
   3b460:	stmdavs	fp!, {r0, r1, ip, lr}
   3b464:	bcs	2955d4 <tcgetattr@plt+0x291504>
   3b468:	ldmvs	sl, {r1, r3, r5, r6, r8, sl, fp, ip, lr, pc}
   3b46c:	vstmdble	r7!, {s5-s9}
   3b470:	blx	fed4cc90 <tcgetattr@plt+0xfed48bc0>
   3b474:	strmi	pc, [pc], -r4, lsl #1
   3b478:	vmlscs.f16	s0, s0, s0	; <UNPREDICTABLE>
   3b47c:			; <UNDEFINED> instruction: 0x4602bf14
   3b480:	bcs	43c88 <tcgetattr@plt+0x3fbb8>
   3b484:	bvs	172f970 <tcgetattr@plt+0x172b8a0>
   3b488:			; <UNDEFINED> instruction: 0xa01cf8d3
   3b48c:	streq	pc, [r0, #-442]	; 0xfffffe46
   3b490:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   3b494:			; <UNDEFINED> instruction: 0x0600ea15
   3b498:	ldrmi	sp, [r6], -r5
   3b49c:	cmpmi	ip, #536870916	; 0x20000004	; <UNPREDICTABLE>
   3b4a0:			; <UNDEFINED> instruction: 0xf85a2501
   3b4a4:	ldmdbmi	r7!, {r0, r1, lr}
   3b4a8:	ldrbtmi	r4, [r9], #-2103	; 0xfffff7c9
   3b4ac:			; <UNDEFINED> instruction: 0xf7fe4478
   3b4b0:	pkhbtmi	pc, r1, r3, lsl #31	; <UNPREDICTABLE>
   3b4b4:	suble	r2, sl, r0, lsl #16
   3b4b8:	andcs	r2, r1, r4, lsl r1
   3b4bc:	stmib	sl!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3b4c0:			; <UNDEFINED> instruction: 0xf0274b32
   3b4c4:	vsubl.u8	q8, d7, d2
   3b4c8:	andvs	r0, r4, r0, asr #14
   3b4cc:	subvs	r6, r2, r6, lsl #1
   3b4d0:			; <UNDEFINED> instruction: 0xf85860c7
   3b4d4:	ldmdavs	fp, {r0, r1, ip, sp}
   3b4d8:	cmplt	r3, r3, lsl #2
   3b4dc:	cmpmi	ip, r2, asr #4	; <UNPREDICTABLE>
   3b4e0:	ldmdavs	fp, {r1, sp, lr, pc}
   3b4e4:	tstlt	r3, r3, lsl #2
   3b4e8:	adcmi	r5, r2, #5898240	; 0x5a0000
   3b4ec:			; <UNDEFINED> instruction: 0xf8c9d1f9
   3b4f0:			; <UNDEFINED> instruction: 0x46480018
   3b4f4:			; <UNDEFINED> instruction: 0x47f0e8bd
   3b4f8:	blmi	9b51d8 <tcgetattr@plt+0x9b1108>
   3b4fc:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   3b500:	ldrdeq	pc, [r0], -r9
   3b504:			; <UNDEFINED> instruction: 0xf8d0b3a0
   3b508:			; <UNDEFINED> instruction: 0xf1baa0ec
   3b50c:	eorle	r0, r5, r0, lsl #30
   3b510:			; <UNDEFINED> instruction: 0xf7e92000
   3b514:	vmla.i8	d31, d18, d15
   3b518:			; <UNDEFINED> instruction: 0xf85a435c
   3b51c:			; <UNDEFINED> instruction: 0xb12b3003
   3b520:	ldrdne	pc, [r0], -r9
   3b524:			; <UNDEFINED> instruction: 0xf8c1682a
   3b528:	bicsvs	r3, r3, ip, ror #1
   3b52c:			; <UNDEFINED> instruction: 0xf7e92000
   3b530:	stmdavs	fp!, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
   3b534:	bcs	2956a4 <tcgetattr@plt+0x2915d4>
   3b538:	ldmvs	fp, {r1, r8, sl, fp, ip, lr, pc}
   3b53c:	fstmiaxle	sp!, {d2-d3}	;@ Deprecated
   3b540:	andcs	r4, r0, r4, lsl r9
   3b544:			; <UNDEFINED> instruction: 0x47f0e8bd
   3b548:			; <UNDEFINED> instruction: 0xf7fe4479
   3b54c:	vmovcs.16	d0[0], fp
   3b550:	qadd16mi	fp, lr, r4
   3b554:	ldmdblt	lr, {r9, sl, sp}
   3b558:			; <UNDEFINED> instruction: 0x87f0e8bd
   3b55c:	sbfx	r4, r5, #12, #3
   3b560:			; <UNDEFINED> instruction: 0xf7e94650
   3b564:	pop	{r0, r1, r2, r5, r6, r8, fp, ip, sp, lr, pc}
   3b568:	strdcs	r4, [r1], -r0
   3b56c:	ldmiblt	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3b570:	pop	{r0, r3, r8, fp, lr}
   3b574:	ldrbtmi	r4, [r9], #-2032	; 0xfffff810
   3b578:	bllt	9f9578 <tcgetattr@plt+0x9f54a8>
   3b57c:	andeq	sp, r1, r8, ror #11
   3b580:	andeq	r0, r0, r8, asr r3
   3b584:	muleq	r2, lr, r1
   3b588:	andeq	r0, r2, r4, lsr #3
   3b58c:	andeq	r0, r0, ip, lsr r4
   3b590:	andeq	r0, r0, r8, ror #6
   3b594:	andeq	fp, r0, r8, lsr #21
   3b598:	andeq	fp, r0, r6, lsr #21
   3b59c:	svcmi	0x00f0e92d
   3b5a0:	bmi	ff94cdfc <tcgetattr@plt+0xff948d2c>
   3b5a4:	blmi	ff94cdbc <tcgetattr@plt+0xff948cec>
   3b5a8:	cfstr64vc	mvdx15, [r7, #-692]	; 0xfffffd4c
   3b5ac:	stmvs	r0, {r1, r3, r4, r5, r6, sl, lr}
   3b5b0:	ldmpl	r3, {r1, r5, r6, r7, r9, sl, fp, lr}^
   3b5b4:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   3b5b8:			; <UNDEFINED> instruction: 0xf04f93c5
   3b5bc:	stmdacs	r0, {r8, r9}
   3b5c0:	cmphi	ip, r0	; <UNPREDICTABLE>
   3b5c4:	ldrd	pc, [r0], -r1
   3b5c8:	cmnhi	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   3b5cc:	ldrdgt	pc, [r0], -r5
   3b5d0:	stmibvs	r7!, {r1, r4, r5, r6, r9, sl, lr}
   3b5d4:	blcc	b9624 <tcgetattr@plt+0xb5554>
   3b5d8:	ldmibcc	pc!, {r2, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3b5dc:	andhi	pc, r8, r6, asr r8	; <UNPREDICTABLE>
   3b5e0:			; <UNDEFINED> instruction: 0xf8d82b4b
   3b5e4:	andvs	sl, sl, r0
   3b5e8:	andls	pc, r0, r5, asr #17
   3b5ec:	ldrdls	pc, [r0], -r0
   3b5f0:	blcs	1f172c <tcgetattr@plt+0x1ed65c>
   3b5f4:	cmphi	r4, r0, asr #4	; <UNPREDICTABLE>
   3b5f8:	bcs	1143568 <tcgetattr@plt+0x113f498>
   3b5fc:	mrshi	pc, (UNDEF: 96)	; <UNPREDICTABLE>
   3b600:			; <UNDEFINED> instruction: 0xf012e8df
   3b604:	adceq	r0, r0, sl, lsl #1
   3b608:	adcseq	r0, r4, lr, lsr r1
   3b60c:	teqeq	lr, lr, lsr r1
   3b610:	ldrheq	r0, [lr, -r4]!
   3b614:	teqeq	lr, lr, lsr r1
   3b618:	teqeq	lr, lr, lsr r1
   3b61c:	teqeq	lr, lr, lsr r1
   3b620:	teqeq	lr, lr, lsr r1
   3b624:	teqeq	lr, lr, lsr r1
   3b628:	teqeq	lr, lr, lsr r1
   3b62c:	teqeq	lr, sl, lsl #1
   3b630:	teqeq	lr, lr, lsr r1
   3b634:	adcseq	r0, r4, lr, lsr r1
   3b638:	teqeq	lr, lr, lsr r1
   3b63c:	teqeq	lr, lr, lsr r1
   3b640:	teqeq	lr, lr, lsr r1
   3b644:	teqeq	lr, lr, lsr r1
   3b648:	teqeq	lr, lr, lsr r1
   3b64c:			; <UNDEFINED> instruction: 0x0125013e
   3b650:	sbcseq	r0, ip, lr, lsr r1
   3b654:	teqeq	lr, lr, lsr r1
   3b658:	teqeq	lr, lr, lsr r1
   3b65c:	teqeq	lr, lr, lsr r1
   3b660:	teqeq	lr, lr, lsr r1
   3b664:	teqeq	lr, lr, lsr r1
   3b668:	teqeq	lr, lr, lsr r1
   3b66c:	teqeq	lr, lr, lsr r1
   3b670:	teqeq	lr, lr, lsr r1
   3b674:	teqeq	lr, lr, lsr r1
   3b678:	teqeq	lr, lr, lsr r1
   3b67c:	teqeq	lr, lr, lsr r1
   3b680:	teqeq	lr, lr, lsr r1
   3b684:	teqeq	lr, lr, lsr r1
   3b688:	teqeq	lr, lr, lsr r1
   3b68c:			; <UNDEFINED> instruction: 0xf1a300e3
   3b690:	blx	17fc01c <tcgetattr@plt+0x17f7f4c>
   3b694:			; <UNDEFINED> instruction: 0xf1b9f982
   3b698:	vrecps.f32	d0, d0, d14
   3b69c:	bcs	7dbb64 <tcgetattr@plt+0x7d7a94>
   3b6a0:	rschi	pc, lr, r0, lsl #4
   3b6a4:			; <UNDEFINED> instruction: 0xf012e8df
   3b6a8:	strhteq	r0, [ip], #2
   3b6ac:	rsceq	r0, ip, ip, ror #1
   3b6b0:	rsceq	r0, ip, ip, ror #1
   3b6b4:	rsceq	r0, ip, r6, asr #1
   3b6b8:	rsceq	r0, ip, ip, ror #1
   3b6bc:	rsceq	r0, ip, ip, ror #1
   3b6c0:	rsceq	r0, ip, pc, lsl r0
   3b6c4:	rsceq	r0, ip, ip, ror #1
   3b6c8:	rsceq	r0, ip, ip, ror #1
   3b6cc:	rsceq	r0, ip, ip, ror #1
   3b6d0:	rsceq	r0, ip, ip, ror #1
   3b6d4:	rsceq	r0, ip, ip, ror #1
   3b6d8:	rsceq	r0, ip, ip, ror #1
   3b6dc:	rsceq	r0, ip, ip, ror #1
   3b6e0:	rsceq	r0, ip, ip, ror #1
   3b6e4:	ldmdavs	fp!, {r1, r2, r3, r6}^
   3b6e8:	blcc	8cf70 <tcgetattr@plt+0x88ea0>
   3b6ec:	movwcs	fp, #7960	; 0x1f18
   3b6f0:			; <UNDEFINED> instruction: 0xf7fe607b
   3b6f4:	strtmi	pc, [r0], -fp, lsr #29
   3b6f8:	mrc2	7, 1, pc, cr6, cr15, {7}
   3b6fc:	bmi	fe483708 <tcgetattr@plt+0xfe47f638>
   3b700:	ldrbtmi	r4, [sl], #-2957	; 0xfffff473
   3b704:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3b708:	subsmi	r9, sl, r5, asr #23
   3b70c:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
   3b710:	cfstr64vc	mvdx15, [r7, #-52]	; 0xffffffcc
   3b714:	svchi	0x00f0e8bd
   3b718:	ldmvs	fp!, {r1, r3, r4, r5, fp, sp, lr}
   3b71c:			; <UNDEFINED> instruction: 0xf0002a00
   3b720:	blcs	5baa4 <tcgetattr@plt+0x579d4>
   3b724:	sbcshi	pc, pc, r0, asr #32
   3b728:	ldmpl	r3!, {r0, r1, r2, r7, r8, r9, fp, lr}^
   3b72c:	bvs	17157a0 <tcgetattr@plt+0x17116d0>
   3b730:			; <UNDEFINED> instruction: 0xb11369db
   3b734:	blcs	1158a8 <tcgetattr@plt+0x1117d8>
   3b738:			; <UNDEFINED> instruction: 0xf7ffd045
   3b73c:			; <UNDEFINED> instruction: 0xf8c8f9f3
   3b740:	rsbs	sl, r3, r0
   3b744:	blcs	55838 <tcgetattr@plt+0x51768>
   3b748:	vqadd.s8	d29, d2, d29
   3b74c:	ldmpl	ip, {r2, r3, r4, r6, r9, lr}
   3b750:			; <UNDEFINED> instruction: 0xf0002c00
   3b754:			; <UNDEFINED> instruction: 0xf7ff80be
   3b758:	strtmi	pc, [r0], -r5, ror #19
   3b75c:	andge	pc, r0, r8, asr #17
   3b760:			; <UNDEFINED> instruction: 0xf868f7e9
   3b764:	andcs	r2, r1, r0, lsl #6
   3b768:	strb	r6, [r8, fp, lsr #32]
   3b76c:	svceq	0x0000f1b9
   3b770:			; <UNDEFINED> instruction: 0xf1bad029
   3b774:	andle	r0, r7, r0, lsl #30
   3b778:	ldrdeq	pc, [r4], -sl
   3b77c:	tstcs	r2, sl, asr #12
   3b780:	ldc2	7, cr15, [lr], {252}	; 0xfc
   3b784:	cmnle	r9, r0, lsl #16
   3b788:	cmplt	r3, fp, lsr r8
   3b78c:	stmdblt	r3, {r0, r1, r3, r4, r5, r7, fp, sp, lr}^
   3b790:	ldmpl	r3!, {r0, r2, r3, r5, r6, r8, r9, fp, lr}^
   3b794:	bvs	1715808 <tcgetattr@plt+0x1711738>
   3b798:			; <UNDEFINED> instruction: 0xb11369db
   3b79c:	blcs	115910 <tcgetattr@plt+0x111840>
   3b7a0:			; <UNDEFINED> instruction: 0xf7ffd007
   3b7a4:			; <UNDEFINED> instruction: 0xf8daf9bf
   3b7a8:			; <UNDEFINED> instruction: 0xf8c830ec
   3b7ac:	strbmi	sl, [fp, #-0]
   3b7b0:			; <UNDEFINED> instruction: 0xf8d9d03c
   3b7b4:			; <UNDEFINED> instruction: 0xf7e90074
   3b7b8:	eors	pc, r7, fp, lsr #22
   3b7bc:	ldmdblt	r3, {r0, r1, r3, r4, r5, r6, fp, sp, lr}
   3b7c0:	blcs	558d4 <tcgetattr@plt+0x51804>
   3b7c4:	andcs	sp, r1, r9, asr #2
   3b7c8:	vaba.s8	d30, d18, d9
   3b7cc:	stcge	3, cr1, [r5], {80}	; 0x50
   3b7d0:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   3b7d4:	ldmdbmi	sp, {r0, r9, sp}^
   3b7d8:	movtvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   3b7dc:	strls	r4, [r2, #-1568]	; 0xfffff9e0
   3b7e0:			; <UNDEFINED> instruction: 0xf8d94479
   3b7e4:	tstls	r0, r4, ror r0
   3b7e8:	mvnscs	pc, r0, asr #4
   3b7ec:			; <UNDEFINED> instruction: 0xf7c89501
   3b7f0:	blmi	16369a0 <tcgetattr@plt+0x16328d0>
   3b7f4:	tstcs	r0, r0, lsr #12
   3b7f8:	tstls	r1, fp, ror r4
   3b7fc:	tstcs	r1, r2, lsl #4
   3b800:	andls	pc, r0, sp, asr #17
   3b804:			; <UNDEFINED> instruction: 0xf80ef7e5
   3b808:	ldrb	r2, [r8, -r1]!
   3b80c:	ldmvs	fp!, {r1, r3, r4, r5, fp, sp, lr}^
   3b810:	rsbsle	r2, sl, r0, lsl #20
   3b814:	blcs	55a0c <tcgetattr@plt+0x5193c>
   3b818:			; <UNDEFINED> instruction: 0xf7ffd15f
   3b81c:	strtmi	pc, [r1], -r3, lsl #19
   3b820:	andcs	r2, r1, r0, lsl #4
   3b824:	andge	pc, r0, r8, asr #17
   3b828:	mrc2	7, 0, pc, cr2, cr15, {7}
   3b82c:	andcs	r2, r1, r0, lsl #6
   3b830:	strb	r6, [r4, -fp, lsr #32]!
   3b834:			; <UNDEFINED> instruction: 0x462068fb
   3b838:			; <UNDEFINED> instruction: 0xf383fab3
   3b83c:	rscsvs	r0, fp, fp, asr r9
   3b840:	mcr2	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   3b844:			; <UNDEFINED> instruction: 0xf7ff4620
   3b848:	andcs	pc, r1, pc, lsl #27
   3b84c:	ldmdavs	fp!, {r0, r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
   3b850:			; <UNDEFINED> instruction: 0xd1b82b00
   3b854:	blcs	55a68 <tcgetattr@plt+0x51998>
   3b858:	ldmdavs	sl, {r0, r2, r4, r5, r7, ip, lr, pc}
   3b85c:	cmpmi	ip, #536870916	; 0x20000004	; <UNPREDICTABLE>
   3b860:	andne	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   3b864:	addsmi	r5, r9, #13828096	; 0xd30000
   3b868:	svcvs	0x0051d1ad
   3b86c:	ldrsbteq	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   3b870:	andsls	pc, r0, r7, asr #17
   3b874:			; <UNDEFINED> instruction: 0xffbef7df
   3b878:	strb	r2, [r0, -r1]
   3b87c:	ldr	r2, [lr, -r0]!
   3b880:	sbcslt	r3, sl, #48, 22	; 0xc000
   3b884:	ldmdale	sl!, {r0, r3, r9, fp, sp}
   3b888:	ldmdblt	sl, {r1, r5, r6, fp, sp, lr}
   3b88c:	ldmdavs	r2, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   3b890:	addsle	r2, r8, r0, lsl #20
   3b894:	svcvs	0x00496811
   3b898:			; <UNDEFINED> instruction: 0xd1f84299
   3b89c:	umullsle	r4, r2, r0, r2
   3b8a0:	ldrdvs	r6, [r2], r3	; <UNPREDICTABLE>
   3b8a4:	eorsle	r3, sp, r1, lsl #6
   3b8a8:	strmi	r6, [r1], -r3, lsr #18
   3b8ac:	ldmvs	fp, {r5, r9, sl, lr}
   3b8b0:	stmdbvs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   3b8b4:	strtmi	r6, [r0], -r1, lsr #17
   3b8b8:			; <UNDEFINED> instruction: 0x4798689b
   3b8bc:	stmiavs	r2!, {r1, r5, r8, r9, fp, lr}
   3b8c0:	ldmvs	r2, {r0, r1, r4, r5, r6, r7, fp, ip, lr}^
   3b8c4:	stmiavs	r1, {r3, r4, fp, sp, lr}^
   3b8c8:			; <UNDEFINED> instruction: 0xf7fd6102
   3b8cc:	andcs	pc, r1, r3, lsr r8	; <UNPREDICTABLE>
   3b8d0:	ldmvs	fp!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}^
   3b8d4:	blcs	55acc <tcgetattr@plt+0x519fc>
   3b8d8:			; <UNDEFINED> instruction: 0xf044d09f
   3b8dc:	ldr	r0, [ip, r2, lsl #8]
   3b8e0:			; <UNDEFINED> instruction: 0xf43f2b00
   3b8e4:	ldmdbvs	fp!, {r1, r3, r5, r8, r9, sl, fp, sp, pc}
   3b8e8:			; <UNDEFINED> instruction: 0xf7ff6f5c
   3b8ec:			; <UNDEFINED> instruction: 0xf8c8f91b
   3b8f0:	stccs	0, cr10, [r0], {-0}
   3b8f4:			; <UNDEFINED> instruction: 0x4620db9a
   3b8f8:	blx	fe2f98a4 <tcgetattr@plt+0xfe2f57d4>
   3b8fc:			; <UNDEFINED> instruction: 0xf8c1e796
   3b900:	andcs	lr, r0, r0
   3b904:	andgt	pc, r0, r5, asr #17
   3b908:	blcs	754f4 <tcgetattr@plt+0x71424>
   3b90c:	svcge	0x005bf47f
   3b910:	strtmi	r2, [r0], -r1, lsl #10
   3b914:			; <UNDEFINED> instruction: 0xf7fe60fd
   3b918:			; <UNDEFINED> instruction: 0x4620fd99
   3b91c:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
   3b920:	strbt	r4, [ip], r8, lsr #12
   3b924:	rscvs	r4, r2, r0, lsr #12
   3b928:	ldc2	7, cr15, [r6, #1016]!	; 0x3f8
   3b92c:	strbt	r2, [r6], r1
   3b930:	stmia	r4, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3b934:	muleq	r1, r8, r4
   3b938:	andeq	r0, r0, r0, asr #6
   3b93c:	muleq	r1, r0, r4
   3b940:	andeq	r0, r0, r8, ror #6
   3b944:	andeq	sp, r1, r2, asr #6
   3b948:	andeq	r0, r0, r8, asr r3
   3b94c:	andeq	fp, r0, ip, asr r8
   3b950:			; <UNDEFINED> instruction: 0xfffff765
   3b954:	push	{r4, r5, r6, r8, r9, fp, lr}
   3b958:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   3b95c:	strmi	r4, [r4], -pc, ror #20
   3b960:	addlt	r6, r7, r5, asr #20
   3b964:	stmibvs	r8!, {r1, r3, r4, r7, fp, ip, lr}
   3b968:	mulle	r2, r0, r2
   3b96c:	pop	{r0, r1, r2, ip, sp, pc}
   3b970:			; <UNDEFINED> instruction: 0xf8d58ff0
   3b974:	bmi	1adf9ec <tcgetattr@plt+0x1adb91c>
   3b978:	ldrdeq	pc, [r0], -r9
   3b97c:	addsmi	r4, r0, #2046820352	; 0x7a000000
   3b980:	mcrmi	1, 3, sp, cr8, cr4, {7}
   3b984:	stceq	0, cr15, [r0], {79}	; 0x4f
   3b988:	stmdavs	pc!, {r0, r1, r2, r5, r6, r9, fp, lr}	; <UNPREDICTABLE>
   3b98c:	ldmpl	sl, {r1, r2, r3, r4, r7, r8, fp, ip, lr}
   3b990:	ldrdhi	pc, [r8], -r4	; <UNPREDICTABLE>
   3b994:	andls	r6, r3, #48, 16	; 0x300000
   3b998:	eorsvs	r6, r5, r2, lsl r8
   3b99c:	eorvs	r9, ip, r2
   3b9a0:			; <UNDEFINED> instruction: 0xf8c49201
   3b9a4:			; <UNDEFINED> instruction: 0xf8d9c028
   3b9a8:	stmdbcs	r0, {r3, r4, lr, pc}
   3b9ac:	addshi	pc, fp, r0
   3b9b0:	ldrdcs	pc, [r4], -ip
   3b9b4:	stmdble	r6, {r0, r9, fp, sp}^
   3b9b8:	ldrdcs	pc, [ip], -ip
   3b9bc:	ldrdcc	pc, [r4], -r9
   3b9c0:	vrhadd.s8	d27, d18, d2
   3b9c4:	stmpl	r8, {r2, r3, r4, r6, r9, lr}
   3b9c8:	ldrmi	fp, [sl], -r0, ror #2
   3b9cc:			; <UNDEFINED> instruction: 0xf0002b00
   3b9d0:			; <UNDEFINED> instruction: 0x469c8098
   3b9d4:	ldmdavs	r2, {r0, sp, lr, pc}^
   3b9d8:	ldmdavs	r3, {r1, r4, r8, ip, sp, pc}
   3b9dc:			; <UNDEFINED> instruction: 0xd1fa4298
   3b9e0:	and	r4, r8, r3, ror #12
   3b9e4:			; <UNDEFINED> instruction: 0xf0002b00
   3b9e8:	andcs	r8, r0, #139	; 0x8b
   3b9ec:	ldmdavs	fp, {r0, r1, sp, lr, pc}^
   3b9f0:			; <UNDEFINED> instruction: 0xf0002b00
   3b9f4:	ldmdavs	r8, {r1, r2, r7, pc}
   3b9f8:	mvnsle	r4, r1, lsl #5
   3b9fc:	addsmi	r6, r3, #10158080	; 0x9b0000
   3ba00:			; <UNDEFINED> instruction: 0xf8d9d012
   3ba04:	strbmi	r3, [r8], -r8
   3ba08:	tstls	r4, r5, lsl #4
   3ba0c:	ldrdge	pc, [r0], -r3
   3ba10:	blx	1b79a14 <tcgetattr@plt+0x1b75944>
   3ba14:	andne	lr, r4, #3620864	; 0x374000
   3ba18:			; <UNDEFINED> instruction: 0xf7fe4648
   3ba1c:	stmdbls	r4, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   3ba20:	svclt	0x00084551
   3ba24:	andeq	pc, r8, r9, asr #17
   3ba28:			; <UNDEFINED> instruction: 0xf7fe4648
   3ba2c:	blls	faf08 <tcgetattr@plt+0xf6e38>
   3ba30:	blls	113b04 <tcgetattr@plt+0x10fa34>
   3ba34:			; <UNDEFINED> instruction: 0xf8c4602f
   3ba38:	ldrmi	r8, [sl], -r8, lsr #32
   3ba3c:	andsvs	r9, r3, r1, lsl #22
   3ba40:	pop	{r0, r1, r2, ip, sp, pc}
   3ba44:	vrecps.f32	q12, q9, q8
   3ba48:			; <UNDEFINED> instruction: 0xf8dc4a5c
   3ba4c:			; <UNDEFINED> instruction: 0xf851e000
   3ba50:	ldrbmi	fp, [r3, #10]!
   3ba54:			; <UNDEFINED> instruction: 0xf8dcd00d
   3ba58:	stmdacs	r0, {r2, r3}
   3ba5c:			; <UNDEFINED> instruction: 0x4658d055
   3ba60:	svceq	0x0000f1be
   3ba64:	stmdacs	r0, {r0, r2, ip, lr, pc}
   3ba68:			; <UNDEFINED> instruction: 0xf850d04f
   3ba6c:	strmi	r0, [r6, #10]
   3ba70:	bcs	b025c <tcgetattr@plt+0xac18c>
   3ba74:	bmi	bafea8 <tcgetattr@plt+0xbabdd8>
   3ba78:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   3ba7c:	addsle	r4, fp, r1, lsl #5
   3ba80:	addsle	r2, r9, r0, lsl #16
   3ba84:	addsmi	r6, r9, #196608	; 0x30000
   3ba88:			; <UNDEFINED> instruction: 0x4618d01f
   3ba8c:	bcs	75a74 <tcgetattr@plt+0x719a4>
   3ba90:	svcvs	0x004ad192
   3ba94:	addle	r2, pc, r0, lsl #20
   3ba98:			; <UNDEFINED> instruction: 0xf1024825
   3ba9c:	bcc	8c4a4 <tcgetattr@plt+0x883d4>
   3baa0:	ldmdavs	fp, {r0, r1, r3, r4, fp, ip, lr}
   3baa4:	addeq	lr, r2, #3072	; 0xc00
   3baa8:	stmle	r5, {r0, r1, r4, r7, r9, lr}
   3baac:	blmi	17783bc <tcgetattr@plt+0x17742ec>
   3bab0:			; <UNDEFINED> instruction: 0xf852468a
   3bab4:	tstlt	r8, r4, lsl #18
   3bab8:	andne	pc, fp, r0, asr r8	; <UNPREDICTABLE>
   3babc:	andle	r4, r3, r1, ror r5
   3bac0:	ldmible	r6!, {r0, r1, r4, r7, r9, lr}^
   3bac4:			; <UNDEFINED> instruction: 0xe7774651
   3bac8:			; <UNDEFINED> instruction: 0xf8d94651
   3bacc:	ldrmi	r3, [sl], -r4
   3bad0:	ldmdblt	fp, {r2, r3, r4, r7, r9, sl, lr}
   3bad4:	ldmdavs	r2, {r2, r4, sp, lr, pc}^
   3bad8:	addle	r2, r1, r0, lsl #20
   3badc:	addmi	r6, r3, #1245184	; 0x130000
   3bae0:			; <UNDEFINED> instruction: 0x4663d1f9
   3bae4:			; <UNDEFINED> instruction: 0xf8d9e787
   3bae8:	tstlt	r3, r8
   3baec:			; <UNDEFINED> instruction: 0xf8cc681b
   3baf0:			; <UNDEFINED> instruction: 0x46483010
   3baf4:	stc2	7, cr15, [sl], #1016	; 0x3f8
   3baf8:			; <UNDEFINED> instruction: 0xf7ff4648
   3bafc:			; <UNDEFINED> instruction: 0xe796fc35
   3bb00:			; <UNDEFINED> instruction: 0x4648461a
   3bb04:	stc2	7, cr15, [sl], {254}	; 0xfe
   3bb08:	strbmi	lr, [r8], -lr, lsl #15
   3bb0c:			; <UNDEFINED> instruction: 0xf9eef7ff
   3bb10:	addle	r2, ip, r0, lsl #16
   3bb14:	svclt	0x0000e788
   3bb18:	andeq	sp, r1, sl, ror #1
   3bb1c:	andeq	r0, r0, r8, ror r5
   3bb20:	andeq	pc, r1, ip, asr #25
   3bb24:	andeq	r0, r0, r8, asr r3
   3bb28:	andeq	r0, r0, r8, ror #6
   3bb2c:	andeq	r0, r0, ip, lsr r4
   3bb30:	andeq	r0, r0, r4, lsl #9
   3bb34:	svcmi	0x00f0e92d
   3bb38:	svcmi	0x0031b085
   3bb3c:	bmi	cce808 <tcgetattr@plt+0xcca738>
   3bb40:			; <UNDEFINED> instruction: 0xf857447f
   3bb44:	ldmpl	sl!, {r0, r1, ip, sp, pc}
   3bb48:	ldrdcc	pc, [r0], -fp
   3bb4c:	ldrdhi	pc, [r0], -r2
   3bb50:			; <UNDEFINED> instruction: 0xf8cb9303
   3bb54:			; <UNDEFINED> instruction: 0xf1b88000
   3bb58:	suble	r0, sl, r0, lsl #30
   3bb5c:	ldrdls	pc, [ip], pc	; <UNPREDICTABLE>
   3bb60:			; <UNDEFINED> instruction: 0xf8d844f9
   3bb64:	ldmdblt	ip, {r4, r6, r7, lr}
   3bb68:	stmdavs	r4!, {r2, r3, r4, r5, sp, lr, pc}
   3bb6c:	eorsle	r2, r9, r0, lsl #24
   3bb70:	blmi	a1650c <tcgetattr@plt+0xa1243c>
   3bb74:	rscsle	r2, r8, r0, lsl #26
   3bb78:	stmibvs	r8!, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   3bb7c:			; <UNDEFINED> instruction: 0xd1f44298
   3bb80:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, r8, fp, sp, lr}
   3bb84:	mvnsle	r4, fp, asr #10
   3bb88:			; <UNDEFINED> instruction: 0x463069b3
   3bb8c:	ldrd	pc, [r4], pc	; <UNPREDICTABLE>
   3bb90:			; <UNDEFINED> instruction: 0x07d2685a
   3bb94:			; <UNDEFINED> instruction: 0xf857d5e9
   3bb98:	andcs	sl, r0, #14
   3bb9c:			; <UNDEFINED> instruction: 0xf8d66829
   3bba0:	tstls	r1, r8
   3bba4:	ldrdne	pc, [r0], -sl
   3bba8:	andpl	pc, r0, sl, asr #17
   3bbac:	bvs	fe89ffb4 <tcgetattr@plt+0xfe89bee4>
   3bbb0:	adcvs	r6, r2, #44	; 0x2c
   3bbb4:	svceq	0x0000f1bc
   3bbb8:			; <UNDEFINED> instruction: 0xf8dcd002
   3bbbc:	tstvs	sl, r0
   3bbc0:			; <UNDEFINED> instruction: 0xf7fe9102
   3bbc4:	ldrtmi	pc, [r0], -r3, asr #24	; <UNPREDICTABLE>
   3bbc8:	blx	ff3f9bce <tcgetattr@plt+0xff3f5afe>
   3bbcc:	stmdbls	r2, {r8, r9, fp, ip, pc}
   3bbd0:	andcc	pc, r0, sl, asr #17
   3bbd4:	eorvs	r9, fp, r1, lsl #22
   3bbd8:	stmdavs	r4!, {r0, r5, r7, r9, sp, lr}
   3bbdc:	andhi	pc, r0, fp, asr #17
   3bbe0:	bicle	r2, r5, r0, lsl #24
   3bbe4:	ldrdhi	pc, [r0], -r8
   3bbe8:	andhi	pc, r0, fp, asr #17
   3bbec:	svceq	0x0000f1b8
   3bbf0:	blls	1302d4 <tcgetattr@plt+0x12c204>
   3bbf4:	andcc	pc, r0, fp, asr #17
   3bbf8:	pop	{r0, r2, ip, sp, pc}
   3bbfc:	svclt	0x00008ff0
   3bc00:	andeq	ip, r1, r4, lsl #30
   3bc04:	andeq	r0, r0, r8, ror #6
   3bc08:	andeq	r0, r0, ip, ror r5
   3bc0c:	andeq	pc, r1, r8, ror #21
   3bc10:	andeq	r0, r0, r8, ror r5
   3bc14:	andeq	r0, r0, r8, asr r3
   3bc18:	ldrtlt	r6, [r0], #-2307	; 0xfffff6fd
   3bc1c:	blmi	46a3b0 <tcgetattr@plt+0x4662e0>
   3bc20:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   3bc24:	addsvs	r4, r9, sl, lsl r6
   3bc28:	addsmi	r6, r8, #1245184	; 0x130000
   3bc2c:	blcs	6b894 <tcgetattr@plt+0x677c4>
   3bc30:	ldrmi	sp, [sl], -r5
   3bc34:	blcs	55ca8 <tcgetattr@plt+0x51bd8>
   3bc38:	addsmi	fp, r8, #24, 30	; 0x60
   3bc3c:	blmi	2b0428 <tcgetattr@plt+0x2ac358>
   3bc40:	stmdavs	r5, {sl, sp}
   3bc44:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3bc48:	addmi	r6, r8, #21
   3bc4c:	lfmlt	f6, 4, [r0], #-16
   3bc50:	stmdavs	r2, {r2, r8, r9, sl, fp, ip, sp, pc}
   3bc54:			; <UNDEFINED> instruction: 0x477060da
   3bc58:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
   3bc5c:	strb	r3, [r3, r4, lsl #4]!
   3bc60:	andeq	r5, r2, r6, asr #7
   3bc64:	andeq	r5, r2, r4, lsr #7
   3bc68:	andeq	r5, r2, lr, lsl #7
   3bc6c:	stmiblt	r3!, {r0, r1, r9, fp, sp, lr}^
   3bc70:			; <UNDEFINED> instruction: 0xb1a36903
   3bc74:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
   3bc78:	stmdavs	fp, {r2, r8, ip, sp}
   3bc7c:	ldrlt	fp, [r0], #-435	; 0xfffffe4d
   3bc80:	and	r6, r2, r4, asr #18
   3bc84:	ldmdavs	fp, {r0, r3, r4, r9, sl, lr}
   3bc88:	ldmdbvs	sl, {r0, r1, r4, r8, ip, sp, pc}^
   3bc8c:	lfmle	f4, 2, [r9, #592]!	; 0x250
   3bc90:	movwcs	r6, #4099	; 0x1003
   3bc94:			; <UNDEFINED> instruction: 0xf85d6008
   3bc98:	andvs	r4, r3, #4, 22	; 0x1000
   3bc9c:	blmi	20da64 <tcgetattr@plt+0x209994>
   3bca0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   3bca4:	addsvs	r4, sl, r9, lsl r6
   3bca8:	ldrbmi	lr, [r0, -r7, ror #15]!
   3bcac:	movwcs	r6, #4099	; 0x1003
   3bcb0:	andvs	r6, r3, #8
   3bcb4:	svclt	0x00004770
   3bcb8:	andeq	r5, r2, r2, ror r3
   3bcbc:	andeq	r5, r2, r6, asr #6
   3bcc0:	tstlt	r3, r3, lsl #20
   3bcc4:	ldrbmi	lr, [r0, -r8, lsr #15]!
   3bcc8:	blmi	fe68e730 <tcgetattr@plt+0xfe68a660>
   3bccc:	svcmi	0x00f0e92d
   3bcd0:	sbcslt	r4, r1, sl, ror r4
   3bcd4:			; <UNDEFINED> instruction: 0xf04f4c97
   3bcd8:	vstmdbge	lr!, {s0-s-1}
   3bcdc:	strls	r4, [r7], #-1148	; 0xfffffb84
   3bce0:	mcrge	8, 2, r5, cr14, cr3, {6}
   3bce4:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   3bce8:	ldmdavs	fp, {r0, r1, r2, r4, r6, r9, sl, lr}
   3bcec:			; <UNDEFINED> instruction: 0xf04f934f
   3bcf0:	blmi	fe47c8f8 <tcgetattr@plt+0xfe478828>
   3bcf4:	movwls	r4, #42107	; 0xa47b
   3bcf8:	ldmda	r4!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3bcfc:	movwls	sl, #39694	; 0x9b0e
   3bd00:	strls	sl, [r8], #-2863	; 0xfffff4d1
   3bd04:			; <UNDEFINED> instruction: 0x469a4654
   3bd08:	blls	21fd3c <tcgetattr@plt+0x21bc6c>
   3bd0c:	blcs	55f80 <tcgetattr@plt+0x51eb0>
   3bd10:	adcshi	pc, r6, r0, asr #32
   3bd14:			; <UNDEFINED> instruction: 0xf0402f00
   3bd18:	blls	29c054 <tcgetattr@plt+0x297f84>
   3bd1c:	svcmi	0x0004f843
   3bd20:	mvnsle	r4, fp, lsr #5
   3bd24:			; <UNDEFINED> instruction: 0xf843462b
   3bd28:	adcsmi	r4, r3, #4, 30
   3bd2c:	blls	270520 <tcgetattr@plt+0x26c450>
   3bd30:	ldrdlt	pc, [r4], -r3
   3bd34:	svceq	0x0000f1bb
   3bd38:	strtmi	sp, [r8], r0, asr #32
   3bd3c:	ands	r4, sl, sp, asr r6
   3bd40:	svceq	0x0002f1bb
   3bd44:	stmiavs	r8!, {r0, r2, r4, r8, ip, lr, pc}^
   3bd48:	cdp	7, 14, cr15, cr8, cr7, {6}
   3bd4c:	bge	1456100 <tcgetattr@plt+0x1452030>
   3bd50:			; <UNDEFINED> instruction: 0xf0034259
   3bd54:			; <UNDEFINED> instruction: 0xf001031f
   3bd58:	svclt	0x0058011f
   3bd5c:	tstcs	r1, fp, asr #4
   3bd60:	vpmax.u8	d15, d3, d1
   3bd64:	addeq	lr, r0, r2, lsl #22
   3bd68:	stccs	8, cr15, [r4], {80}	; 0x50
   3bd6c:			; <UNDEFINED> instruction: 0xf8404313
   3bd70:	stmdavs	sp!, {r2, r7, sl, fp, ip, sp}
   3bd74:	bvs	feae89b0 <tcgetattr@plt+0xfeae48e0>
   3bd78:	bvs	ffb28228 <tcgetattr@plt+0xffb24158>
   3bd7c:	tstlt	r3, r2, lsl r8
   3bd80:	addsmi	r6, sl, #1769472	; 0x1b0000
   3bd84:			; <UNDEFINED> instruction: 0xf8d5ddf5
   3bd88:			; <UNDEFINED> instruction: 0xf1bbb010
   3bd8c:	bicsle	r0, r7, r1, lsl #30
   3bd90:			; <UNDEFINED> instruction: 0xf7c768e8
   3bd94:	stmiavs	fp!, {r2, r6, r7, r9, sl, fp, sp, lr, pc}^
   3bd98:	subsmi	r6, r9, #2949120	; 0x2d0000
   3bd9c:	tsteq	pc, #3	; <UNPREDICTABLE>
   3bda0:	tsteq	pc, r1	; <UNPREDICTABLE>
   3bda4:	submi	fp, fp, #88, 30	; 0x160
   3bda8:	vpmax.u8	d15, d3, d11
   3bdac:	eorcs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   3bdb0:			; <UNDEFINED> instruction: 0xf849431a
   3bdb4:	stccs	0, cr2, [r0, #-128]	; 0xffffff80
   3bdb8:			; <UNDEFINED> instruction: 0x4645d1dd
   3bdbc:	tstlt	r7, fp, lsr r6
   3bdc0:	movwls	sl, #2829	; 0xb0d
   3bdc4:	movwcs	r4, #1618	; 0x652
   3bdc8:	vst1.16	{d20-d22}, [pc], r9
   3bdcc:			; <UNDEFINED> instruction: 0xf7c76080
   3bdd0:			; <UNDEFINED> instruction: 0xf1b0ee4c
   3bdd4:	vmlal.s8	q8, d0, d0
   3bdd8:	swple	r8, sp, [r8]	; <UNPREDICTABLE>
   3bddc:	tstlt	r3, fp, lsr sl
   3bde0:			; <UNDEFINED> instruction: 0xf7ff4638
   3bde4:	ldmdavs	fp!, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
   3bde8:	ldmvs	r9!, {r3, r4, r5, r9, sl, lr}
   3bdec:			; <UNDEFINED> instruction: 0xf8df4798
   3bdf0:	ldrbtmi	fp, [fp], #332	; 0x14c
   3bdf4:	ldrdcc	pc, [r4], -fp
   3bdf8:	addle	r2, r6, r0, lsl #22
   3bdfc:	strls	r4, [r5, #-2640]	; 0xfffff5b0
   3be00:	ldrbtmi	r4, [sl], #-1605	; 0xfffff9bb
   3be04:	strcs	lr, [r3, -sp, asr #19]
   3be08:	strls	r9, [r6], -sl, lsl #30
   3be0c:	ldmdbvs	r2!, {r1, r2, r3, r4, r9, sl, lr}
   3be10:	bcs	115ed8 <tcgetattr@plt+0x111e08>
   3be14:	andeq	pc, ip, fp, asr #17
   3be18:	bcs	afe8c <tcgetattr@plt+0xabdbc>
   3be1c:	strbmi	fp, [r8], ip, lsl #30
   3be20:	stccs	6, cr4, [r0, #-832]	; 0xfffffcc0
   3be24:	ldmvs	r0!, {r1, r2, r5, r6, ip, lr, pc}^
   3be28:	cdp	7, 7, cr15, cr8, cr7, {6}
   3be2c:			; <UNDEFINED> instruction: 0xf04f68f2
   3be30:			; <UNDEFINED> instruction: 0xf8580c01
   3be34:	subsmi	r1, r0, #32
   3be38:	andseq	pc, pc, r0
   3be3c:	andseq	pc, pc, #2
   3be40:	submi	fp, r2, #88, 30	; 0x160
   3be44:	vpmax.s8	d15, d2, d12
   3be48:	svclt	0x0018420a
   3be4c:	ldrbcc	pc, [pc, #261]!	; 3bf59 <tcgetattr@plt+0x37e89>	; <UNPREDICTABLE>
   3be50:	bvs	fecaffbc <tcgetattr@plt+0xfecabeec>
   3be54:	bvs	ffce8300 <tcgetattr@plt+0xffce4230>
   3be58:	tstlt	r2, r9, lsl #16
   3be5c:	addsmi	r6, r1, #1179648	; 0x120000
   3be60:	ldmdavs	r2!, {r2, r3, r6, r8, sl, fp, ip, lr, pc}^
   3be64:	ldmvs	r1!, {r4, r5, r9, sl, lr}
   3be68:	ldmvs	lr!, {r4, r7, r8, r9, sl, lr}^
   3be6c:	bicle	r2, lr, r0, lsl #28
   3be70:	ldmib	sp, {r0, r1, r2, r8, r9, fp, ip, pc}^
   3be74:	cfsh32ls	mvfx7, mvfx6, #4
   3be78:	blcs	560ec <tcgetattr@plt+0x5201c>
   3be7c:	svcge	0x004af43f
   3be80:	ldmdavs	pc, {r0, r1, r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   3be84:			; <UNDEFINED> instruction: 0xf43f2f00
   3be88:	ldmdavs	fp!, {r3, r6, r8, r9, sl, fp, sp, pc}
   3be8c:			; <UNDEFINED> instruction: 0xb18b69b9
   3be90:	ldmibvs	sl, {r2, r3, r5, r7, r9, sl, lr}
   3be94:	sfmle	f4, 4, [r9], {138}	; 0x8a
   3be98:			; <UNDEFINED> instruction: 0x4611bfbc
   3be9c:	blle	18d720 <tcgetattr@plt+0x189650>
   3bea0:	ldmibvs	r8, {r0, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
   3bea4:	svclt	0x00c44285
   3bea8:			; <UNDEFINED> instruction: 0x461f4611
   3beac:	blcs	55f20 <tcgetattr@plt+0x51e50>
   3beb0:	strbtmi	sp, [r5], -pc, ror #3
   3beb4:	ldmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   3beb8:	strbmi	r2, [r0], -r0, lsl #2
   3bebc:	cdp	7, 10, cr15, cr12, cr7, {6}
   3bec0:	ldrdeq	pc, [r0], -r8
   3bec4:	ldrdne	pc, [r4], -r8
   3bec8:	ldmibvs	fp!, {r1, r3, r4, r5, r7, r8, fp, sp, lr}^
   3becc:			; <UNDEFINED> instruction: 0xf8c81a12
   3bed0:	bne	1703ed8 <tcgetattr@plt+0x16ffe08>
   3bed4:			; <UNDEFINED> instruction: 0xf503bf41
   3bed8:			; <UNDEFINED> instruction: 0xf1022374
   3bedc:			; <UNDEFINED> instruction: 0xf50332ff
   3bee0:			; <UNDEFINED> instruction: 0xf8c87310
   3bee4:			; <UNDEFINED> instruction: 0xf8c82000
   3bee8:	bcs	47f00 <tcgetattr@plt+0x43e30>
   3beec:	stmib	r8, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
   3bef0:	ldr	r4, [r2, -r0, lsl #8]
   3bef4:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
   3bef8:	ldr	sp, [r9, r9, lsl #3]!
   3befc:	ldmvs	lr, {r0, r1, r8, r9, fp, ip, pc}^
   3bf00:	orrle	r2, r4, r0, lsl #28
   3bf04:	blmi	435ddc <tcgetattr@plt+0x431d0c>
   3bf08:	ldmvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3bf0c:			; <UNDEFINED> instruction: 0xf47f2e00
   3bf10:			; <UNDEFINED> instruction: 0xe7adaf7e
   3bf14:	ldmdavs	r8, {r0, r1, r3, r8, r9, fp, ip, pc}
   3bf18:	tstle	r2, r4, lsl #16
   3bf1c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3bf20:	stmdbmi	r9, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}
   3bf24:			; <UNDEFINED> instruction: 0xf7cb4479
   3bf28:	svclt	0x0000f8db
   3bf2c:	andeq	ip, r1, r4, ror sp
   3bf30:	andeq	r0, r0, r0, asr #6
   3bf34:	andeq	r5, r2, ip, lsl #6
   3bf38:	strdeq	r5, [r2], -r4
   3bf3c:	strdeq	r5, [r2], -r6
   3bf40:	andeq	r5, r2, r6, ror #3
   3bf44:	andeq	r5, r2, r0, ror #1
   3bf48:	muleq	r0, ip, r3
   3bf4c:			; <UNDEFINED> instruction: 0x4604b5f8
   3bf50:	andscc	r4, r8, sp, lsl #12
   3bf54:	vst4.8	{d18,d20,d22,d24}, [pc], r0
   3bf58:			; <UNDEFINED> instruction: 0xf7c7777a
   3bf5c:			; <UNDEFINED> instruction: 0xf644ee5e
   3bf60:	vrsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
   3bf64:	strbne	r0, [sl, r2, ror #6]!
   3bf68:	vmla.i8	q11, q10, <illegal reg q8.5>
   3bf6c:	blx	fe105876 <tcgetattr@plt+0xfe1017a6>
   3bf70:	stmibvs	r0!, {r0, r2, r8, r9}
   3bf74:	streq	pc, [pc], -r0, asr #5
   3bf78:			; <UNDEFINED> instruction: 0x13a3ebc2
   3bf7c:	lslvs	r4, r8, r4
   3bf80:	tstpl	r3, #7168	; 0x1c00	; <UNPREDICTABLE>
   3bf84:	tstne	r3, r7, lsl #22	; <UNPREDICTABLE>
   3bf88:	adcsmi	r6, r1, #143360	; 0x23000
   3bf8c:			; <UNDEFINED> instruction: 0xf5a1bfc1
   3bf90:	stfnee	f2, [r2], {116}	; 0x74
   3bf94:	tstvc	r0, r1, lsr #11	; <UNPREDICTABLE>
   3bf98:	mvnvs	r6, r2, lsr #3
   3bf9c:	blmi	e8410 <tcgetattr@plt+0xe4340>
   3bfa0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   3bfa4:	ldcllt	0, cr6, [r8, #616]!	; 0x268
   3bfa8:	andeq	r5, r2, r6, asr #32
   3bfac:	mrcne	5, 0, fp, cr4, cr0, {3}
   3bfb0:			; <UNDEFINED> instruction: 0xf500dd0e
   3bfb4:	stmdavs	fp!, {r1, r3, r7, r8, sl, ip, lr}
   3bfb8:			; <UNDEFINED> instruction: 0xf5b6191e
   3bfbc:	stcle	15, cr5, [r8], {128}	; 0x80
   3bfc0:	adcvc	pc, r0, r0, lsl #10
   3bfc4:			; <UNDEFINED> instruction: 0xf7c74418
   3bfc8:	stmdavs	sl!, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
   3bfcc:	eorvs	r4, sl, r2, lsr #8
   3bfd0:	stmdbmi	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   3bfd4:	ldmfd	sp!, {sp}
   3bfd8:	ldrbtmi	r4, [r9], #-112	; 0xffffff90
   3bfdc:	svclt	0x00e0f7ca
   3bfe0:	andeq	fp, r0, r6, lsl #1
   3bfe4:			; <UNDEFINED> instruction: 0x460cb570
   3bfe8:			; <UNDEFINED> instruction: 0xf5014d29
   3bfec:	blmi	a8c6fc <tcgetattr@plt+0xa8862c>
   3bff0:	cfstr32vs	mvfx15, [r1, #692]	; 0x2b4
   3bff4:			; <UNDEFINED> instruction: 0xf8d4447d
   3bff8:	cmpcc	ip, ip, lsr r1
   3bffc:	stmiapl	fp!, {r7, r9, sp}^
   3c000:			; <UNDEFINED> instruction: 0xf8cd681b
   3c004:			; <UNDEFINED> instruction: 0xf04f3404
   3c008:			; <UNDEFINED> instruction: 0xf7c80300
   3c00c:			; <UNDEFINED> instruction: 0xb120e850
   3c010:	cdp	7, 14, cr15, cr8, cr7, {6}
   3c014:	stmdacs	sl!, {fp, sp, lr}^
   3c018:	ldmdbmi	pc, {r1, r3, r4, r8, ip, lr, pc}	; <UNPREDICTABLE>
   3c01c:	strtmi	r2, [r0], -ip, lsl #4
   3c020:			; <UNDEFINED> instruction: 0xf7d04479
   3c024:			; <UNDEFINED> instruction: 0xf504fce7
   3c028:	subscc	r4, r8, r8, ror #1
   3c02c:	mcr2	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   3c030:	bicscc	pc, r0, #1879048196	; 0x70000004
   3c034:	rscpl	r2, r2, r0, lsl #4
   3c038:	blmi	5ce8a0 <tcgetattr@plt+0x5ca7d0>
   3c03c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3c040:			; <UNDEFINED> instruction: 0xf8dd681a
   3c044:	subsmi	r3, sl, r4, lsl #8
   3c048:			; <UNDEFINED> instruction: 0xf50dd120
   3c04c:	ldcllt	13, cr6, [r0, #-516]!	; 0xfffffdfc
   3c050:			; <UNDEFINED> instruction: 0xf88d2320
   3c054:			; <UNDEFINED> instruction: 0xf7c73004
   3c058:	stcge	14, cr14, [r1, #-120]	; 0xffffff88
   3c05c:	rscscc	pc, lr, #64, 4
   3c060:	strmi	r2, [r1], -r0, lsl #12
   3c064:	andeq	pc, r5, sp, lsl #2
   3c068:	cdp	7, 15, cr15, cr12, cr7, {6}
   3c06c:			; <UNDEFINED> instruction: 0xf8854628
   3c070:			; <UNDEFINED> instruction: 0xf7c763ff
   3c074:			; <UNDEFINED> instruction: 0x4629ee78
   3c078:	strtmi	r4, [r0], -r2, lsl #12
   3c07c:	ldc2	7, cr15, [sl], #832	; 0x340
   3c080:			; <UNDEFINED> instruction: 0x46314632
   3c084:			; <UNDEFINED> instruction: 0xf7ca4620
   3c088:	ldrb	pc, [r5, r9, lsl #22]	; <UNPREDICTABLE>
   3c08c:	ldc	7, cr15, [r6, #-796]	; 0xfffffce4
   3c090:	andeq	ip, r1, r0, asr sl
   3c094:	andeq	r0, r0, r0, asr #6
   3c098:	andeq	fp, r0, r4, rrx
   3c09c:	andeq	ip, r1, r8, lsl #20
   3c0a0:			; <UNDEFINED> instruction: 0x33b8f645
   3c0a4:	push	{r2, r4, r7, r9, fp, lr}
   3c0a8:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
   3c0ac:	sbcslt	r5, r3, r4, asr #17
   3c0b0:			; <UNDEFINED> instruction: 0xf10d4b92
   3c0b4:			; <UNDEFINED> instruction: 0x4e92091c
   3c0b8:	ldmpl	r3, {r0, r8, sl, sp}^
   3c0bc:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   3c0c0:			; <UNDEFINED> instruction: 0xf04f9351
   3c0c4:			; <UNDEFINED> instruction: 0xf8c90300
   3c0c8:	stccs	0, cr5, [r0], {-0}
   3c0cc:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
   3c0d0:	strmi	sl, [r7], -r9, lsl #22
   3c0d4:	tstcs	r0, r0, lsr #4
   3c0d8:			; <UNDEFINED> instruction: 0xf7c74618
   3c0dc:	bmi	fe2b7bac <tcgetattr@plt+0xfe2b3adc>
   3c0e0:			; <UNDEFINED> instruction: 0x31bcf645
   3c0e4:	ldmpl	r2!, {r0, r3, r4, r5, r6, fp, ip, lr}
   3c0e8:			; <UNDEFINED> instruction: 0x46036812
   3c0ec:	subsvs	r2, sl, r6
   3c0f0:	andpl	lr, r2, r3, asr #19
   3c0f4:			; <UNDEFINED> instruction: 0xf0002900
   3c0f8:			; <UNDEFINED> instruction: 0xf10d8093
   3c0fc:	ldrmi	r0, [sl], -r0, lsr #22
   3c100:	ldrbmi	r4, [fp], -r0, lsr #12
   3c104:	svc	0x0070f7c7
   3c108:	stmdacs	r0, {r0, r2, ip, pc}
   3c10c:	sbcshi	pc, sp, r0, asr #32
   3c110:	ldrdmi	pc, [r0], -fp
   3c114:			; <UNDEFINED> instruction: 0xf0002c00
   3c118:			; <UNDEFINED> instruction: 0xf8df80d4
   3c11c:			; <UNDEFINED> instruction: 0xf507a1ec
   3c120:			; <UNDEFINED> instruction: 0xf10848b7
   3c124:	ldrbtmi	r0, [sl], #2108	; 0x83c
   3c128:	andne	lr, r2, #212, 18	; 0x350000
   3c12c:			; <UNDEFINED> instruction: 0xf7c76860
   3c130:	mcrrne	15, 6, lr, r3, cr2
   3c134:	tstle	pc, r5, lsl #12
   3c138:			; <UNDEFINED> instruction: 0x2c0069e4
   3c13c:			; <UNDEFINED> instruction: 0xf7c7d1f4
   3c140:	ldmdbmi	r2!, {r1, r4, r6, r9, sl, fp, sp, lr, pc}^
   3c144:	ldrbtmi	r9, [r9], #-1285	; 0xfffffafb
   3c148:			; <UNDEFINED> instruction: 0xf7ca6800
   3c14c:			; <UNDEFINED> instruction: 0xf8dbff29
   3c150:			; <UNDEFINED> instruction: 0xf7c70000
   3c154:	rsbs	lr, sp, r4, asr #30
   3c158:	strbmi	r2, [fp], -r4, lsl #4
   3c15c:	mrscs	r9, R9_usr
   3c160:			; <UNDEFINED> instruction: 0xf7c7220a
   3c164:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   3c168:			; <UNDEFINED> instruction: 0xf8d8d152
   3c16c:			; <UNDEFINED> instruction: 0xf6452000
   3c170:	ldmpl	r9!, {r3, r4, r5, r7, r8, r9, ip, sp}^
   3c174:	eorsle	r2, pc, r0, lsl #20
   3c178:	blcs	cda1cc <tcgetattr@plt+0xcd60fc>
   3c17c:			; <UNDEFINED> instruction: 0xf8dfd036
   3c180:	mrcge	1, 0, ip, cr1, cr0, {4}
   3c184:	orrvc	pc, r0, #1325400064	; 0x4f000000
   3c188:	andne	lr, r1, #3358720	; 0x334000
   3c18c:			; <UNDEFINED> instruction: 0x463044fc
   3c190:	andcs	r4, r1, #26214400	; 0x1900000
   3c194:	andgt	pc, r0, sp, asr #17
   3c198:	svc	0x0094f7c7
   3c19c:			; <UNDEFINED> instruction: 0xf7c74630
   3c1a0:	ldrtmi	lr, [r1], -r2, ror #27
   3c1a4:	ldrtmi	r4, [r8], -r2, lsl #12
   3c1a8:	stc2	7, cr15, [r4], #-832	; 0xfffffcc0
   3c1ac:	ldrdcs	lr, [r4, -r4]
   3c1b0:			; <UNDEFINED> instruction: 0xf7c74628
   3c1b4:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   3c1b8:			; <UNDEFINED> instruction: 0xf7c7d035
   3c1bc:	stmdavs	r3, {r2, r4, r9, sl, fp, sp, lr, pc}
   3c1c0:	blcs	1d0d9e0 <tcgetattr@plt+0x1d09910>
   3c1c4:			; <UNDEFINED> instruction: 0x4628d05f
   3c1c8:	svc	0x005ef7c7
   3c1cc:			; <UNDEFINED> instruction: 0x2c0069e4
   3c1d0:	ldmdbmi	r0, {r1, r3, r5, r7, r8, ip, lr, pc}^
   3c1d4:	mvnscc	pc, #79	; 0x4f
   3c1d8:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   3c1dc:			; <UNDEFINED> instruction: 0xf7ca9305
   3c1e0:			; <UNDEFINED> instruction: 0xf8dbfedf
   3c1e4:			; <UNDEFINED> instruction: 0xf7c70000
   3c1e8:	ldrsht	lr, [r3], -sl
   3c1ec:	blcs	d1a340 <tcgetattr@plt+0xd16270>
   3c1f0:	ldmvc	r3, {r0, r2, r6, r7, r8, ip, lr, pc}
   3c1f4:	bicle	r2, r2, r0, lsl #22
   3c1f8:			; <UNDEFINED> instruction: 0xf44fae11
   3c1fc:	smlabbls	r1, r0, r3, r7
   3c200:	ldrmi	r2, [r9], -r1, lsl #4
   3c204:			; <UNDEFINED> instruction: 0xf8cd4630
   3c208:			; <UNDEFINED> instruction: 0xf7c7a000
   3c20c:			; <UNDEFINED> instruction: 0xe7c5ef5c
   3c210:	stcl	7, cr15, [r8, #796]!	; 0x31c
   3c214:	ldrbtmi	r4, [r9], #-2368	; 0xfffff6c0
   3c218:			; <UNDEFINED> instruction: 0xf7ca6800
   3c21c:	str	pc, [r4, r1, asr #29]!
   3c220:	ldrbtmi	r4, [r9], #-2366	; 0xfffff6c2
   3c224:	ldmdbmi	lr!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   3c228:	ldrtmi	r2, [r8], -ip, lsl #4
   3c22c:			; <UNDEFINED> instruction: 0xf7d04479
   3c230:			; <UNDEFINED> instruction: 0xf645fbe1
   3c234:	ldmpl	fp!, {r2, r3, r4, r5, r7, r8, r9, ip, sp}^
   3c238:	ldmdavc	sl, {r0, r1, r4, r5, r6, r7, r8, ip, sp, pc}
   3c23c:	andsle	r2, r5, r2, lsr sl
   3c240:	teqpl	ip, r7, asr #17	; <UNPREDICTABLE>
   3c244:	movtne	pc, #49734	; 0xc246	; <UNPREDICTABLE>
   3c248:			; <UNDEFINED> instruction: 0xf8db6962
   3c24c:	rscspl	r0, sl, r0
   3c250:	cdp	7, 12, cr15, cr4, cr7, {6}
   3c254:	blmi	a8eb28 <tcgetattr@plt+0xa8aa58>
   3c258:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3c25c:	blls	14962cc <tcgetattr@plt+0x14921fc>
   3c260:	qdaddle	r4, sl, r7
   3c264:	subslt	r9, r3, r5, lsl #16
   3c268:	svchi	0x00f0e8bd
   3c26c:	bcs	d1a3dc <tcgetattr@plt+0xd1630c>
   3c270:	ldmvc	fp, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   3c274:	mvnle	r2, r0, lsl #22
   3c278:	andcs	r4, ip, #704512	; 0xac000
   3c27c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   3c280:	mrc2	7, 4, pc, cr4, cr15, {7}
   3c284:	vaba.s8	q15, <illegal reg q11.5>, q6
   3c288:	blmi	a4cc20 <tcgetattr@plt+0xa48b50>
   3c28c:	vqadd.s8	d21, d23, d29
   3c290:	vqadd.s8	q10, <illegal reg q3.5>, q6
   3c294:	vand	<illegal reg q9.5>, <illegal reg q11.5>, q0
   3c298:	ldrbtmi	r4, [fp], #-608	; 0xfffffda0
   3c29c:	adcspl	r5, pc, fp, lsr r0	; <UNPREDICTABLE>
   3c2a0:	rscmi	pc, r8, r7, lsl #10
   3c2a4:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
   3c2a8:	rsbmi	pc, r8, #1879048196	; 0x70000004
   3c2ac:	vqadd.s8	<illegal reg q10.5>, <illegal reg q3.5>, <illegal reg q13.5>
   3c2b0:	tstcs	r2, ip, ror #6
   3c2b4:	adcspl	r3, r9, r8, asr r0
   3c2b8:	rscspl	r2, sl, r1, lsl #4
   3c2bc:	ldc2l	7, cr15, [r6], {255}	; 0xff
   3c2c0:			; <UNDEFINED> instruction: 0xf04fe7b7
   3c2c4:	movwls	r3, #21503	; 0x53ff
   3c2c8:	ldmdbmi	r9, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
   3c2cc:			; <UNDEFINED> instruction: 0x33b8f645
   3c2d0:	strdcs	r5, [r0], -sl
   3c2d4:			; <UNDEFINED> instruction: 0xf7ca4479
   3c2d8:			; <UNDEFINED> instruction: 0xf04ffe63
   3c2dc:	movwls	r3, #21503	; 0x53ff
   3c2e0:	ldmdbmi	r4, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   3c2e4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3c2e8:	cdp2	7, 5, cr15, cr10, cr10, {6}
   3c2ec:	mvnscc	pc, #79	; 0x4f
   3c2f0:	str	r9, [pc, r5, lsl #6]!
   3c2f4:	bl	ff8fa218 <tcgetattr@plt+0xff8f6148>
   3c2f8:	muleq	r1, sl, r9
   3c2fc:	andeq	r0, r0, r0, asr #6
   3c300:	andeq	ip, r1, r8, lsl #19
   3c304:	muleq	r0, r0, r5
   3c308:	andeq	fp, r0, r2
   3c30c:	andeq	sl, r0, sl, lsl #31
   3c310:	andeq	sl, r0, ip, lsl #31
   3c314:	andeq	sl, r0, lr, asr pc
   3c318:	ldrdeq	sl, [r0], -r6
   3c31c:	andeq	sl, r0, r2, ror lr
   3c320:	andeq	sl, r0, r8, asr lr
   3c324:	andeq	ip, r1, ip, ror #15
   3c328:	andeq	pc, r1, lr, ror #7
   3c32c:			; <UNDEFINED> instruction: 0xfffffd47
   3c330:	andeq	sl, r0, r8, ror #27
   3c334:			; <UNDEFINED> instruction: 0x0000adb2
   3c338:	vqdmulh.s<illegal width 8>	d20, d7, d5
   3c33c:	bmi	184a90 <tcgetattr@plt+0x1809c0>
   3c340:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   3c344:	mrrcpl	8, 1, r6, r8, cr11
   3c348:			; <UNDEFINED> instruction: 0xf080fab0
   3c34c:	ldrbmi	r0, [r0, -r0, asr #18]!
   3c350:	andeq	ip, r1, r4, lsl #14
   3c354:	andeq	r0, r0, ip, ror #6
   3c358:	blmi	190ece8 <tcgetattr@plt+0x190ac18>
   3c35c:	push	{r1, r3, r4, r5, r6, sl, lr}
   3c360:	strdlt	r4, [r7], r0
   3c364:	vtst.8	<illegal reg q10.5>, <illegal reg q11.5>, <illegal reg q1.5>
   3c368:			; <UNDEFINED> instruction: 0xf8df22d1
   3c36c:	strmi	r8, [r9], r0, lsl #3
   3c370:	movwls	r6, #22555	; 0x581b
   3c374:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3c378:	ldrbtmi	r4, [r8], #2909	; 0xb5d
   3c37c:	stmdavs	lr, {r2, fp, sp, lr}
   3c380:	andlt	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   3c384:	ldrdeq	pc, [r0], -fp
   3c388:	cdpcs	12, 0, cr5, cr0, cr7, {4}
   3c38c:	blmi	16b04a4 <tcgetattr@plt+0x16ac3d4>
   3c390:			; <UNDEFINED> instruction: 0xf8df4426
   3c394:	vrhadd.s8	q13, <illegal reg q3.5>, q10
   3c398:	ldrbtmi	r1, [fp], #-1484	; 0xfffffa34
   3c39c:	ldrbtmi	r9, [sl], #768	; 0x300
   3c3a0:	blcs	3b4444 <tcgetattr@plt+0x3b0374>
   3c3a4:	bcs	704c4 <tcgetattr@plt+0x6c3f4>
   3c3a8:	ldrdcs	fp, [r0, -r4]
   3c3ac:	blcs	2447b8 <tcgetattr@plt+0x2406e8>
   3c3b0:	tstcs	r0, r8, lsl pc
   3c3b4:	cmple	ip, r0, lsl #18
   3c3b8:			; <UNDEFINED> instruction: 0xf1a32b9f
   3c3bc:	svclt	0x00940220
   3c3c0:	mrscs	r2, (UNDEF: 17)
   3c3c4:	svclt	0x008c2a5e
   3c3c8:			; <UNDEFINED> instruction: 0xf041460a
   3c3cc:	cmnlt	r2, r1, lsl #4
   3c3d0:	ldrdeq	pc, [r0], -fp
   3c3d4:	subsle	r2, r2, r0, lsl #30
   3c3d8:	vmla.i8	<illegal reg q10.5>, q3, q1
   3c3dc:	bl	40b14 <tcgetattr@plt+0x3ca44>
   3c3e0:	andcc	r0, r1, #512	; 0x200
   3c3e4:			; <UNDEFINED> instruction: 0xf80c5142
   3c3e8:	adcsmi	r3, r4, #1
   3c3ec:			; <UNDEFINED> instruction: 0xf8dbd014
   3c3f0:	stmdbpl	r2, {}^	; <UNPREDICTABLE>
   3c3f4:	mvnsvc	pc, r0, asr #12
   3c3f8:	blcc	ba450 <tcgetattr@plt+0xb6380>
   3c3fc:			; <UNDEFINED> instruction: 0x0c05eb00
   3c400:			; <UNDEFINED> instruction: 0xf88d428a
   3c404:	stclle	0, cr3, [ip, #44]	; 0x2c
   3c408:			; <UNDEFINED> instruction: 0xf8584b3c
   3c40c:	ldmdavs	r9, {r0, r1, ip, sp}
   3c410:	blx	9fa354 <tcgetattr@plt+0x9f6284>
   3c414:	strhle	r4, [sl, #36]!	; 0x24
   3c418:	movwcs	r4, #2617	; 0xa39
   3c41c:	andcc	pc, r0, r9, asr #17
   3c420:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
   3c424:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3c428:	subsmi	r9, sl, r5, lsl #22
   3c42c:	andlt	sp, r7, r7, asr r1
   3c430:	svchi	0x00f0e8bd
   3c434:	stmne	r1, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, pc}
   3c438:	vpadd.i8	d20, d6, d18
   3c43c:	andcc	r1, r2, #204, 28	; 0xcc0
   3c440:	stmib	sp, {r4, r5, r6, sl, lr}^
   3c444:	andcs	r0, sp, r3, lsl #4
   3c448:	andeq	pc, lr, r1, lsl #16
   3c44c:	sbcne	pc, sp, r6, asr #4
   3c450:	andcs	pc, r0, ip, asr #17
   3c454:	strpl	r2, [sl], #-522	; 0xfffffdf6
   3c458:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   3c45c:	stmdage	r3, {r2, r8, fp, sp, pc}
   3c460:	ldmibvs	fp, {r0, r1, r3, r4, fp, sp, lr}
   3c464:			; <UNDEFINED> instruction: 0x4798681b
   3c468:	ldrdcc	pc, [r0], -fp
   3c46c:	cmppl	sl, r0, lsl #4
   3c470:	movwcs	lr, #34747	; 0x87bb
   3c474:	bcc	a8b78 <tcgetattr@plt+0xa4aa8>
   3c478:	andcs	pc, r0, ip, asr #17
   3c47c:			; <UNDEFINED> instruction: 0xf10de79c
   3c480:	andcs	r0, r1, #-1073741822	; 0xc0000002
   3c484:	blx	fedfa3cc <tcgetattr@plt+0xfedf62fc>
   3c488:	ldrdeq	pc, [r0], -fp
   3c48c:	mulcc	fp, sp, r8
   3c490:	andcs	lr, r2, #42467328	; 0x2880000
   3c494:			; <UNDEFINED> instruction: 0xf7d04651
   3c498:			; <UNDEFINED> instruction: 0xf8dbfaad
   3c49c:	bl	3c4a4 <tcgetattr@plt+0x383d4>
   3c4a0:	stmdbpl	r2, {r0, r2, sl, fp}^
   3c4a4:			; <UNDEFINED> instruction: 0xf10de7c7
   3c4a8:	andcs	r0, r1, #738197504	; 0x2c000000
   3c4ac:	ldrmi	r9, [r9], -r1, lsl #6
   3c4b0:	blx	fe87a3f8 <tcgetattr@plt+0xfe876328>
   3c4b4:			; <UNDEFINED> instruction: 0xf8db9900
   3c4b8:	andcs	r0, r1, #0
   3c4bc:	blx	fe6fa404 <tcgetattr@plt+0xfe6f6334>
   3c4c0:			; <UNDEFINED> instruction: 0xf8db9b01
   3c4c4:	andcs	r0, r1, #0
   3c4c8:			; <UNDEFINED> instruction: 0xf7d04619
   3c4cc:			; <UNDEFINED> instruction: 0xf8dbfa93
   3c4d0:			; <UNDEFINED> instruction: 0xf89d0000
   3c4d4:	bl	48508 <tcgetattr@plt+0x44438>
   3c4d8:	stmdbpl	r2, {r0, r2, sl, fp}^
   3c4dc:			; <UNDEFINED> instruction: 0xf7c7e7cb
   3c4e0:	svclt	0x0000eaee
   3c4e4:	andeq	ip, r1, r8, ror #13
   3c4e8:	andeq	r0, r0, r0, asr #6
   3c4ec:	andeq	ip, r1, sl, asr #13
   3c4f0:	andeq	r0, r0, ip, ror #6
   3c4f4:	andeq	r5, r0, r6, asr #21
   3c4f8:	andeq	r4, r0, r2, asr r0
   3c4fc:	andeq	r0, r0, r4, asr #8
   3c500:	andeq	ip, r1, r2, lsr #12
   3c504:	andeq	r0, r0, r8, asr r3
   3c508:	vpadd.i8	q10, <illegal reg q3.5>, q0
   3c50c:	push	{r0, r4, r6, r7, sl, fp, sp}
   3c510:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   3c514:	addlt	r4, r9, lr, asr #28
   3c518:	ldrmi	r6, [r1], sp, lsl #16
   3c51c:	vrhadd.s8	d25, d7, d6
   3c520:	ldmibpl	ip, {r4, r6, r7, r8, sp}
   3c524:	ldrbcs	pc, [r3], r7, asr #4	; <UNPREDICTABLE>
   3c528:	andls	r2, r7, r0, lsl #26
   3c52c:	strls	r6, [r5], #-2083	; 0xfffff7dd
   3c530:			; <UNDEFINED> instruction: 0xf8135d9a
   3c534:	mrrcpl	0, 0, sl, fp, cr12
   3c538:	movwls	r9, #16897	; 0x4201
   3c53c:	addhi	pc, r3, r0, asr #6
   3c540:	blx	fe2fb030 <tcgetattr@plt+0xfe2f6f60>
   3c544:			; <UNDEFINED> instruction: 0xf1052300
   3c548:			; <UNDEFINED> instruction: 0x460738ff
   3c54c:	bne	16f6e90 <tcgetattr@plt+0x16f2dc0>
   3c550:	mulls	r2, fp, r6
   3c554:	cdpcs	0, 0, cr14, cr13, cr7, {0}
   3c558:			; <UNDEFINED> instruction: 0x4645d033
   3c55c:	stccs	6, cr4, [r0, #-156]	; 0xffffff64
   3c560:	ldmcc	pc!, {r0, r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3c564:	ldrtmi	sp, [ip], -fp, ror #26
   3c568:	blvs	ba5c0 <tcgetattr@plt+0xb64f0>
   3c56c:	ldrshle	r2, [r2, #239]!	; 0xef
   3c570:	blcc	6317c <tcgetattr@plt+0x5f0ac>
   3c574:	movwcs	fp, #7960	; 0x1f18
   3c578:	svceq	0x0003ea1a
   3c57c:			; <UNDEFINED> instruction: 0xf1b9d134
   3c580:			; <UNDEFINED> instruction: 0xf1090f00
   3c584:	svclt	0x00da33ff
   3c588:			; <UNDEFINED> instruction: 0xf10b3d02
   3c58c:	strbmi	r0, [r5], -r1, lsl #22
   3c590:	blle	1547998 <tcgetattr@plt+0x15438c8>
   3c594:	mrccs	1, 7, sp, cr15, cr1, {1}
   3c598:	rsbsvc	fp, lr, r2, lsl #30
   3c59c:	ldrmi	r3, [r9], r2, lsl #14
   3c5a0:	mcrcs	0, 0, sp, cr13, cr13, {6}
   3c5a4:	cdpcs	0, 0, cr13, cr10, cr4, {2}
   3c5a8:	qadd16mi	fp, r7, ip
   3c5ac:			; <UNDEFINED> instruction: 0xd1d64699
   3c5b0:			; <UNDEFINED> instruction: 0x4699463a
   3c5b4:	movweq	pc, #53327	; 0xd04f	; <UNPREDICTABLE>
   3c5b8:	blcc	fa5c8 <tcgetattr@plt+0xf64f8>
   3c5bc:			; <UNDEFINED> instruction: 0x4617707e
   3c5c0:			; <UNDEFINED> instruction: 0xf1b8e7cd
   3c5c4:	eorle	r0, r0, r0, lsl #30
   3c5c8:	blcs	2da7bc <tcgetattr@plt+0x2d66ec>
   3c5cc:	blls	1708e8 <tcgetattr@plt+0x16c818>
   3c5d0:	blx	fed22ddc <tcgetattr@plt+0xfed1ed0c>
   3c5d4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   3c5d8:	svclt	0x00082a00
   3c5dc:	blcs	451e4 <tcgetattr@plt+0x41114>
   3c5e0:	b	6f08d4 <tcgetattr@plt+0x6ec804>
   3c5e4:	sbcle	r0, sl, r3, lsl #30
   3c5e8:	strls	r9, [r2], #-2818	; 0xfffff4fe
   3c5ec:	ldrmi	r1, [r9], -r2, ror #21
   3c5f0:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
   3c5f4:			; <UNDEFINED> instruction: 0xf9fef7d0
   3c5f8:	ldcne	7, cr14, [r8], #772	; 0x304
   3c5fc:	strtmi	r4, [r1], -sl, lsr #12
   3c600:			; <UNDEFINED> instruction: 0xf7c79303
   3c604:	blls	136d34 <tcgetattr@plt+0x132c64>
   3c608:	blls	b6524 <tcgetattr@plt+0xb2454>
   3c60c:	blcc	62e24 <tcgetattr@plt+0x5ed54>
   3c610:	movwcs	fp, #7960	; 0x1f18
   3c614:	svclt	0x00182a00
   3c618:	blcs	45220 <tcgetattr@plt+0x41150>
   3c61c:	bls	230cd4 <tcgetattr@plt+0x22cc04>
   3c620:	bne	fe94df94 <tcgetattr@plt+0xfe949ec4>
   3c624:	ldrmi	r9, [r8], -r6, lsl #20
   3c628:	andlt	r6, r9, r4, lsl r0
   3c62c:	svchi	0x00f0e8bd
   3c630:	andeq	pc, r0, #79	; 0x4f
   3c634:			; <UNDEFINED> instruction: 0xf8073702
   3c638:	ldrmi	r2, [r9], r1, lsl #24
   3c63c:	bls	236480 <tcgetattr@plt+0x2323b0>
   3c640:	bne	fef4dfb4 <tcgetattr@plt+0xfef49ee4>
   3c644:	strcs	lr, [r0], #-2030	; 0xfffff812
   3c648:	strb	r4, [fp, r3, lsr #12]!
   3c64c:	andeq	ip, r1, r2, lsr r5
   3c650:	andeq	r0, r0, ip, ror #6
   3c654:	andcs	r4, r2, #32768	; 0x8000
   3c658:	tstcc	ip, r9, ror r4
   3c65c:	svclt	0x0000e4a6
   3c660:	andeq	pc, r1, r4, lsl r0	; <UNPREDICTABLE>
   3c664:	blmi	c0ef24 <tcgetattr@plt+0xc0ae54>
   3c668:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   3c66c:	ldmpl	r3, {r0, r1, r2, r4, r7, ip, sp, pc}^
   3c670:	tstls	r5, #1769472	; 0x1b0000
   3c674:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3c678:	blcs	56a8c <tcgetattr@plt+0x529bc>
   3c67c:	stmdbvs	r2, {r0, r1, r6, ip, lr, pc}^
   3c680:	bcs	4de9c <tcgetattr@plt+0x49dcc>
   3c684:	vqadd.s8	d29, d7, d31
   3c688:	stfple	f1, [r1], {239}	; 0xef
   3c68c:	eorsle	r2, sl, r0, lsl #18
   3c690:	rscseq	pc, pc, r2, lsl #2
   3c694:	mvnseq	pc, r3, lsl #2
   3c698:			; <UNDEFINED> instruction: 0x0123ea11
   3c69c:	sasxmi	fp, r9, r8
   3c6a0:	eoreq	lr, r2, r0, lsl sl
   3c6a4:	sasxmi	fp, r0, r8
   3c6a8:	movwls	fp, #17115	; 0x42db
   3c6ac:	movwls	r2, #5114	; 0x13fa
   3c6b0:	sbcslt	r9, r2, #0, 6
   3c6b4:	andne	r4, r0, #28, 22	; 0x7000
   3c6b8:	andeq	lr, r5, #3358720	; 0x334000
   3c6bc:	ldrbtmi	r1, [fp], #-522	; 0xfffffdf6
   3c6c0:			; <UNDEFINED> instruction: 0x201f21f0
   3c6c4:	tstls	r8, r3, lsl #4
   3c6c8:	tstls	r7, r4, lsl r2
   3c6cc:	andls	r2, r2, r1, lsl #2
   3c6d0:			; <UNDEFINED> instruction: 0xf7c7a80b
   3c6d4:	ldmdbge	r0, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
   3c6d8:	strteq	pc, [fp], #-269	; 0xfffffef3
   3c6dc:	strmi	sl, [fp], -sp, lsl #16
   3c6e0:	svccs	0x0001f814
   3c6e4:			; <UNDEFINED> instruction: 0x701a2aff
   3c6e8:	movwcc	fp, #7954	; 0x1f12
   3c6ec:	movwcc	r7, #8282	; 0x205a
   3c6f0:	mvnsle	r4, r0, lsr #5
   3c6f4:	bne	16c5af8 <tcgetattr@plt+0x16c1a28>
   3c6f8:	submi	pc, r0, sp, lsl #17
   3c6fc:			; <UNDEFINED> instruction: 0xf8034628
   3c700:			; <UNDEFINED> instruction: 0xf7ff4c02
   3c704:	bmi	2bb858 <tcgetattr@plt+0x2b7788>
   3c708:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   3c70c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3c710:	subsmi	r9, sl, r5, lsl fp
   3c714:	andslt	sp, r7, r1, lsl #2
   3c718:			; <UNDEFINED> instruction: 0xf7c7bd30
   3c71c:	svclt	0x0000e9d0
   3c720:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   3c724:	andeq	r0, r0, r0, asr #6
   3c728:	muleq	r0, r6, sl
   3c72c:	andeq	ip, r1, sl, lsr r3
   3c730:	svcmi	0x00f0e92d
   3c734:	pkhbtmi	fp, fp, pc, lsl #1	; <UNPREDICTABLE>
   3c738:	movwls	r4, #43464	; 0xa9c8
   3c73c:	blmi	ff246f44 <tcgetattr@plt+0xff242e74>
   3c740:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   3c744:	tstls	sp, #1769472	; 0x1b0000
   3c748:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3c74c:	ldrbtmi	r4, [fp], #-3013	; 0xfffff43b
   3c750:	vcgt.u8	d25, d0, d11
   3c754:	mrcne	1, 2, r8, cr6, cr15, {3}
   3c758:			; <UNDEFINED> instruction: 0xf5004ac3
   3c75c:			; <UNDEFINED> instruction: 0xf50047e7
   3c760:	ldrbtmi	r4, [sl], #-997	; 0xfffffc1b
   3c764:			; <UNDEFINED> instruction: 0x37503353
   3c768:	ldrbmi	r4, [r9], r0, lsl #13
   3c76c:	andls	r4, ip, #220, 12	; 0xdc00000
   3c770:	eor	r9, pc, r9, lsl #6
   3c774:	nrmeq<illegal precision>p	f7, f5
   3c778:	subsmi	pc, r4, r7, asr #4
   3c77c:	mcr2	10, 4, pc, cr14, cr14, {5}	; <UNPREDICTABLE>
   3c780:	andgt	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   3c784:	vnmlane.f32	s29, s28, s30
   3c788:	movweq	lr, #59922	; 0xea12
   3c78c:			; <UNDEFINED> instruction: 0xf10cbf1e
   3c790:			; <UNDEFINED> instruction: 0xf8483cff
   3c794:	mvnscs	ip, r0
   3c798:	ldfcsp	f5, [r0, #48]!	; 0x30
   3c79c:	andcs	fp, r0, #20, 30	; 0x50
   3c7a0:	andeq	pc, r1, #2
   3c7a4:			; <UNDEFINED> instruction: 0xf0402a00
   3c7a8:	b	49ca6c <tcgetattr@plt+0x49899c>
   3c7ac:	svclt	0x00140f0e
   3c7b0:	ldrshcs	r2, [sl, #16]!
   3c7b4:	movweq	lr, #51976	; 0xcb08
   3c7b8:	svceq	0x007ef1bc
   3c7bc:	sbcscc	pc, r4, #1879048196	; 0x70000004
   3c7c0:	ldrpl	r6, [sp], #57	; 0x39
   3c7c4:			; <UNDEFINED> instruction: 0xf10cd849
   3c7c8:	strtmi	r0, [r4], r1, lsl #6
   3c7cc:	andcc	pc, r0, r8, asr #16
   3c7d0:			; <UNDEFINED> instruction: 0xd32a3e01
   3c7d4:			; <UNDEFINED> instruction: 0x4664683b
   3c7d8:	blpl	ba830 <tcgetattr@plt+0xb6760>
   3c7dc:	rscseq	pc, fp, #-1073741784	; 0xc0000028
   3c7e0:	ldmdble	ip!, {r0, r1, r9, fp, sp}
   3c7e4:	mvnseq	pc, r3, lsr #3
   3c7e8:	rscseq	pc, r0, #-1073741784	; 0xc0000028
   3c7ec:			; <UNDEFINED> instruction: 0xf181fab1
   3c7f0:			; <UNDEFINED> instruction: 0xf282fab2
   3c7f4:	ldmdbeq	r2, {r0, r3, r6, r8, fp}^
   3c7f8:	andeq	lr, r2, r1, asr sl
   3c7fc:	blcs	30eec <tcgetattr@plt+0x2ce1c>
   3c800:	ldclcs	0, cr13, [pc, #132]!	; 3c88c <tcgetattr@plt+0x387bc>
   3c804:	eorsvs	fp, sp, r4, lsl #30
   3c808:	rscle	r4, r1, r4, lsr #13
   3c80c:	subsle	r2, pc, sp, lsl #22
   3c810:			; <UNDEFINED> instruction: 0xf1092d0a
   3c814:	rsble	r0, r2, r1, lsl #20
   3c818:	svclt	0x00082d0d
   3c81c:	mcrcc	0, 0, r6, cr1, cr13, {1}
   3c820:	andpl	pc, r0, r9, lsl #17
   3c824:	ldrbmi	r4, [r1], r4, lsr #13
   3c828:	bl	feab1380 <tcgetattr@plt+0xfeaad2b0>
   3c82c:	bmi	fe3fc860 <tcgetattr@plt+0xfe3f8790>
   3c830:	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
   3c834:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3c838:	subsmi	r9, sl, sp, lsl fp
   3c83c:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   3c840:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
   3c844:			; <UNDEFINED> instruction: 0xf1a58ff0
   3c848:	blcs	13d838 <tcgetattr@plt+0x139768>
   3c84c:			; <UNDEFINED> instruction: 0x2dffd955
   3c850:	svclt	0x00086038
   3c854:	beq	b8c80 <tcgetattr@plt+0xb4bb0>
   3c858:	strtmi	sp, [r4], r1, ror #1
   3c85c:	blcs	fffb6744 <tcgetattr@plt+0xfffb2674>
   3c860:	addshi	pc, ip, r0
   3c864:			; <UNDEFINED> instruction: 0xd01a2bfe
   3c868:	bl	247860 <tcgetattr@plt+0x243790>
   3c86c:	vrhadd.s8	d16, d7, d5
   3c870:			; <UNDEFINED> instruction: 0xf00022d0
   3c874:			; <UNDEFINED> instruction: 0xf1a58085
   3c878:	stcpl	3, cr0, [r8], {6}
   3c87c:			; <UNDEFINED> instruction: 0xf383fab3
   3c880:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
   3c884:	movwcs	fp, #7960	; 0x1f18
   3c888:	vstrcs.16	s22, [r3, #-486]	; 0xfffffe1a	; <UNPREDICTABLE>
   3c88c:	stccs	15, cr11, [r1, #-96]	; 0xffffffa0
   3c890:	mvnscs	fp, #136, 30	; 0x220
   3c894:	movwcs	sp, #6156	; 0x180c
   3c898:	mvnscs	r5, #-1962934272	; 0x8b000000
   3c89c:	bl	2748c4 <tcgetattr@plt+0x2707f4>
   3c8a0:	vhsub.s8	d16, d7, d5
   3c8a4:	ldclpl	3, cr1, [r1], {208}	; 0xd0
   3c8a8:	tstcs	r0, r1, ror r1
   3c8ac:	mvnscs	r5, #-788529152	; 0xd1000000
   3c8b0:	andcs	sl, r3, #278528	; 0x44000
   3c8b4:			; <UNDEFINED> instruction: 0xf88d4640
   3c8b8:			; <UNDEFINED> instruction: 0xf88d3045
   3c8bc:	mvnscs	r5, #70	; 0x46
   3c8c0:	subcc	pc, r4, sp, lsl #17
   3c8c4:	blx	1cfa8ca <tcgetattr@plt+0x1cf67fa>
   3c8c8:	strtmi	r2, [r4], r0, lsl #6
   3c8cc:			; <UNDEFINED> instruction: 0xe77f603b
   3c8d0:	beq	b8cfc <tcgetattr@plt+0xb4c2c>
   3c8d4:	stccs	0, cr6, [r0, #-224]	; 0xffffff20
   3c8d8:	ssatmi	sp, #5, lr, lsl #3
   3c8dc:	blls	2b66c4 <tcgetattr@plt+0x2b25f4>
   3c8e0:	blcs	5a954 <tcgetattr@plt+0x56884>
   3c8e4:	ldrbmi	sp, [r4, #-411]	; 0xfffffe65
   3c8e8:	addshi	pc, ip, r0
   3c8ec:	andcs	r4, sp, #78643200	; 0x4b00000
   3c8f0:			; <UNDEFINED> instruction: 0xf80346d1
   3c8f4:	ldrmi	r2, [sl], r2, lsl #22
   3c8f8:	vaba.s8	d30, d23, d1
   3c8fc:	ssatmi	r4, #5, r4, asr #6
   3c900:	andeq	pc, r3, r8, asr #16
   3c904:			; <UNDEFINED> instruction: 0xe763603d
   3c908:	sbcscc	pc, r4, #1879048196	; 0x70000004
   3c90c:	mvnscc	pc, ip, lsl #2
   3c910:	andge	pc, r2, r8, lsl r8	; <UNPREDICTABLE>
   3c914:	andne	pc, r0, r8, asr #16
   3c918:	svceq	0x0018f1ba
   3c91c:	stmdbcs	r2, {r2, r4, r6, r7, r8, ip, lr, pc}
   3c920:	bicsle	r9, r1, sp, lsl #6
   3c924:	bicscc	pc, r5, r7, asr #4
   3c928:	andne	pc, r1, r8, lsl r8	; <UNPREDICTABLE>
   3c92c:	tstls	lr, r1, lsl #18
   3c930:	stmdami	pc, {r1, r3, r6, r7, r8, ip, lr, pc}^	; <UNPREDICTABLE>
   3c934:	ldmdapl	fp, {r0, r1, r3, r8, r9, fp, ip, pc}
   3c938:	movwls	r4, #63000	; 0xf618
   3c93c:	b	4fa860 <tcgetattr@plt+0x4f6790>
   3c940:	ldrdcc	lr, [sp, -sp]
   3c944:	strmi	r2, [r5], -r7, lsr #16
   3c948:	bls	432c48 <tcgetattr@plt+0x42eb78>
   3c94c:	ldcleq	0, cr15, [sl], #316	; 0x13c
   3c950:	andge	pc, r8, sp, asr #17
   3c954:	beq	1178d90 <tcgetattr@plt+0x1174cc0>
   3c958:	andgt	pc, r4, sp, asr #17
   3c95c:	andcc	lr, r3, #3358720	; 0x334000
   3c960:	rscscs	r4, pc, #80, 12	; 0x5000000
   3c964:	andls	r2, r5, #240, 6	; 0xc0000003
   3c968:	andls	r9, r0, #402653184	; 0x18000000
   3c96c:	blls	345230 <tcgetattr@plt+0x341160>
   3c970:	b	117a894 <tcgetattr@plt+0x11767c4>
   3c974:	ldrbmi	r1, [r1], -sl, lsr #27
   3c978:			; <UNDEFINED> instruction: 0xf7ff4640
   3c97c:			; <UNDEFINED> instruction: 0xe7a3fb17
   3c980:	movweq	pc, #24997	; 0x61a5	; <UNPREDICTABLE>
   3c984:	blx	fed13bac <tcgetattr@plt+0xfed0fadc>
   3c988:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   3c98c:	svclt	0x00082800
   3c990:	blcs	4559c <tcgetattr@plt+0x414cc>
   3c994:	strpl	sp, [fp], #408	; 0x198
   3c998:			; <UNDEFINED> instruction: 0xe78923fe
   3c99c:	andeq	lr, r5, #8, 22	; 0x2000
   3c9a0:	bicsne	pc, r0, #1879048196	; 0x70000004
   3c9a4:	blcs	53cf8 <tcgetattr@plt+0x4fc28>
   3c9a8:	ldfcsd	f5, [r8, #-568]	; 0xfffffdc8
   3c9ac:	tsteq	pc, r5, lsr #3	; <UNPREDICTABLE>
   3c9b0:	movtcs	fp, #40863	; 0x9f9f
   3c9b4:	movwne	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   3c9b8:			; <UNDEFINED> instruction: 0xf00340eb
   3c9bc:			; <UNDEFINED> instruction: 0xf0110301
   3c9c0:	svclt	0x00080ffd
   3c9c4:	mvnlt	r2, r1, lsl #6
   3c9c8:	bicsne	pc, r0, r7, asr #4
   3c9cc:	bicsne	pc, r6, #1879048196	; 0x70000004
   3c9d0:	ldrbpl	r2, [r0], #-1
   3c9d4:	andcs	r2, r3, #0, 2
   3c9d8:	andne	pc, r3, r8, lsl #16
   3c9dc:	ldmdbge	r1, {r6, r9, sl, lr}
   3c9e0:	mvnscc	pc, #82837504	; 0x4f00000
   3c9e4:	subpl	pc, r6, sp, lsl #17
   3c9e8:	subcc	pc, r4, sp, lsr #17
   3c9ec:	blx	ff7fa9f0 <tcgetattr@plt+0xff7f6920>
   3c9f0:			; <UNDEFINED> instruction: 0xf47f2d1f
   3c9f4:	strbmi	sl, [r0], -r9, ror #30
   3c9f8:	mrc2	7, 1, pc, cr4, cr15, {7}
   3c9fc:	strtmi	r2, [r4], r0, lsl #6
   3ca00:			; <UNDEFINED> instruction: 0xe6e5603b
   3ca04:	bicsne	pc, r6, r7, asr #4
   3ca08:			; <UNDEFINED> instruction: 0xf8082203
   3ca0c:	strbmi	r3, [r0], -r1
   3ca10:			; <UNDEFINED> instruction: 0xf64fa911
   3ca14:			; <UNDEFINED> instruction: 0xf88d43ff
   3ca18:			; <UNDEFINED> instruction: 0xf8ad5046
   3ca1c:			; <UNDEFINED> instruction: 0xf7ff3044
   3ca20:	ldrb	pc, [r1, -r5, asr #21]	; <UNPREDICTABLE>
   3ca24:	blcs	63654 <tcgetattr@plt+0x5f584>
   3ca28:	rscscc	pc, pc, #-1073741824	; 0xc0000000
   3ca2c:			; <UNDEFINED> instruction: 0xf77f920a
   3ca30:			; <UNDEFINED> instruction: 0xf10caef6
   3ca34:			; <UNDEFINED> instruction: 0xb12e0302
   3ca38:			; <UNDEFINED> instruction: 0x46214618
   3ca3c:			; <UNDEFINED> instruction: 0xf7c64632
   3ca40:	strmi	lr, [r3], -ip, lsr #31
   3ca44:	ldrmi	r4, [ip], -sl, asr #12
   3ca48:	movwcs	r4, #54993	; 0xd6d1
   3ca4c:	blcc	faa5c <tcgetattr@plt+0xf698c>
   3ca50:	usat	r4, #4, r2, lsl #13
   3ca54:	strbt	r2, [sl], r0
   3ca58:	ldmda	r0!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ca5c:	andeq	ip, r1, r4, lsl #6
   3ca60:	andeq	r0, r0, r0, asr #6
   3ca64:	strdeq	ip, [r1], -r6
   3ca68:	andeq	sl, r0, r6, lsl #20
   3ca6c:	andeq	ip, r1, r2, lsl r2
   3ca70:			; <UNDEFINED> instruction: 0x000004b0
   3ca74:			; <UNDEFINED> instruction: 0xf500b5f0
   3ca78:	svcmi	0x002942e3
   3ca7c:	subscc	r2, r0, #1811939329	; 0x6c000001
   3ca80:	ldrbtmi	r2, [pc], #-1125	; 3ca88 <tcgetattr@plt+0x389b8>
   3ca84:	strcc	r2, [r2, -r2, ror #12]
   3ca88:	blcc	baa94 <tcgetattr@plt+0xb69c4>
   3ca8c:			; <UNDEFINED> instruction: 0xe00246bc
   3ca90:			; <UNDEFINED> instruction: 0xf81c4626
   3ca94:	vmulcs.f64	d4, d0, d1
   3ca98:	movweq	pc, #4353	; 0x1101	; <UNPREDICTABLE>
   3ca9c:	andle	r4, r8, sp, lsl #12
   3caa0:	mul	r0, r2, r8
   3caa4:	svceq	0x0000f1be
   3caa8:	ldrmi	sp, [r9], -r3
   3caac:	blvs	faac8 <tcgetattr@plt+0xf69f8>
   3cab0:	andcc	r4, r1, #45088768	; 0x2b00000
   3cab4:	mvnle	r2, r0, lsl #24
   3cab8:	rscmi	pc, r5, #0, 10
   3cabc:	subscc	r2, r0, #243269632	; 0xe800000
   3cac0:	strbtcs	r7, [r5], #-13
   3cac4:	and	r2, r2, r2, ror #10
   3cac8:			; <UNDEFINED> instruction: 0xf8174625
   3cacc:	fstmdbxcs	r0!, {d4-d3}	;@ Deprecated
   3cad0:	andle	r4, r4, r9, lsl r6
   3cad4:	tstlt	r6, r6, lsl r8
   3cad8:	blpl	baae4 <tcgetattr@plt+0xb6a14>
   3cadc:	andcc	r4, r1, #11534336	; 0xb00000
   3cae0:	mvnsle	r2, r0, lsl #24
   3cae4:	bicscc	pc, r0, r7, asr #4
   3cae8:	ldcne	8, cr5, [r4], {66}	; 0x42
   3caec:	subcs	fp, r3, #4, 30
   3caf0:	stccs	8, cr15, [r1], {3}
   3caf4:	bcs	70b38 <tcgetattr@plt+0x6ca68>
   3caf8:	bcs	3ac760 <tcgetattr@plt+0x3a8690>
   3cafc:	ldrmi	sp, [ip], -fp
   3cb00:			; <UNDEFINED> instruction: 0xf804223a
   3cb04:	bmi	207714 <tcgetattr@plt+0x203644>
   3cb08:	ldrbtmi	r5, [sl], #-2113	; 0xfffff7bf
   3cb0c:			; <UNDEFINED> instruction: 0xf812440a
   3cb10:	subsvc	r2, sl, r4, asr #25
   3cb14:	cmpcs	sp, r3, lsr #12
   3cb18:	andsvc	r2, r9, r0, lsl #4
   3cb1c:	ldcllt	0, cr7, [r0, #360]!	; 0x168
   3cb20:	strdeq	sl, [r0], -r6
   3cb24:	andeq	sl, r0, lr, ror #12
   3cb28:			; <UNDEFINED> instruction: 0x4605b538
   3cb2c:	bmi	34f760 <tcgetattr@plt+0x34b690>
   3cb30:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   3cb34:	tstlt	fp, fp, lsl r8
   3cb38:	ldrbtmi	r4, [ip], #-3082	; 0xfffff3f6
   3cb3c:	stmdblt	r9!, {r0, r5, fp, sp, lr}
   3cb40:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   3cb44:	svcne	0x0008f854
   3cb48:	rscsle	r2, r9, r0, lsl #18
   3cb4c:			; <UNDEFINED> instruction: 0xf7c64628
   3cb50:	stmdacs	r0, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
   3cb54:	stmdavs	r5!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   3cb58:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   3cb5c:	andeq	fp, r1, r4, lsl pc
   3cb60:	ldrdeq	r0, [r0], -r8
   3cb64:	andeq	lr, r1, r2, asr #22
   3cb68:	pkhbtmi	r4, r4, r1, lsl #22
   3cb6c:	ldrbtmi	r4, [fp], #-2577	; 0xfffff5ef
   3cb70:	ldmpl	fp, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   3cb74:			; <UNDEFINED> instruction: 0xf854681c
   3cb78:			; <UNDEFINED> instruction: 0xf8545020
   3cb7c:	ldmib	r3, {r0, r5, ip, sp}^
   3cb80:	ldmdavs	sl, {r1, r9, sl}
   3cb84:	eorvc	pc, r6, r4, asr r8	; <UNPREDICTABLE>
   3cb88:	subsmi	pc, r8, #679477248	; 0x28800000
   3cb8c:	eor	pc, r0, r4, asr r8	; <UNPREDICTABLE>
   3cb90:	svcvs	0x0000f5b2
   3cb94:	stmiavs	pc!, {r3, r4, r5, r7, sp, lr}	; <UNPREDICTABLE>
   3cb98:	andvs	pc, ip, lr, asr #17
   3cb9c:			; <UNDEFINED> instruction: 0x7c02e9c3
   3cba0:			; <UNDEFINED> instruction: 0xf85468ab
   3cba4:	sbcsvs	r3, r9, r3, lsr #32
   3cba8:	ldrmi	r6, [r1], -r9, lsr #1
   3cbac:	ldcllt	3, cr13, [r0, #916]!	; 0x394
   3cbb0:	ldrdeq	fp, [r1], -r6
   3cbb4:	muleq	r0, ip, r4
   3cbb8:	stmdavc	r3, {r4, r5, sl, ip, sp, pc}
   3cbbc:	subeq	pc, r1, #-1073741784	; 0xc0000028
   3cbc0:	svclt	0x00982a19
   3cbc4:			; <UNDEFINED> instruction: 0xf1a33320
   3cbc8:			; <UNDEFINED> instruction: 0xf1a30261
   3cbcc:	bcs	67dc94 <tcgetattr@plt+0x679bc4>
   3cbd0:	stccs	15, cr11, [r9], {136}	; 0x88
   3cbd4:	andcc	fp, r1, r8, lsl #31
   3cbd8:	stmdavc	ip, {r2, r4, fp, ip, lr, pc}
   3cbdc:	subeq	pc, r1, #164, 2	; 0x29
   3cbe0:	svclt	0x00982a19
   3cbe4:			; <UNDEFINED> instruction: 0xf1a43420
   3cbe8:			; <UNDEFINED> instruction: 0xf1a40261
   3cbec:	bcs	67e0b4 <tcgetattr@plt+0x679fe4>
   3cbf0:	stccs	15, cr11, [r9, #-544]	; 0xfffffde0
   3cbf4:	andcs	fp, r1, #140, 30	; 0x230
   3cbf8:	stmdale	r2, {r9, sp}
   3cbfc:	smlatble	r6, r3, r2, r4
   3cc00:	tstcc	r1, r1
   3cc04:	bicsle	r2, r8, r0, lsl #22
   3cc08:	ldclt	0, cr2, [r0], #-4
   3cc0c:			; <UNDEFINED> instruction: 0x46104770
   3cc10:			; <UNDEFINED> instruction: 0x4770bc30
   3cc14:	strcs	fp, [r0], #-1072	; 0xfffffbd0
   3cc18:	subsne	r1, fp, r3, lsl r9
   3cc1c:	strbeq	lr, [r3, #2817]	; 0xb01
   3cc20:	addmi	r6, r5, #7143424	; 0x6d0000
   3cc24:	mrrcne	15, 11, fp, ip, cr8
   3cc28:			; <UNDEFINED> instruction: 0xf851db04
   3cc2c:	mrcne	0, 2, r5, cr10, cr3, {1}
   3cc30:	ble	14d6d8 <tcgetattr@plt+0x149608>
   3cc34:	sfmle	f4, 2, [pc, #592]!	; 3ce8c <tcgetattr@plt+0x38dbc>
   3cc38:	ldclt	0, cr2, [r0], #-0
   3cc3c:	andcs	r4, r1, r0, ror r7
   3cc40:			; <UNDEFINED> instruction: 0x4770bc30
   3cc44:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
   3cc48:			; <UNDEFINED> instruction: 0xb1aa881a
   3cc4c:	ldrtlt	r4, [r0], #-2316	; 0xfffff6f4
   3cc50:	strcs	r4, [r2, #-1145]	; 0xfffffb87
   3cc54:	bl	9eebc <tcgetattr@plt+0x9adec>
   3cc58:	movwcc	r0, #17602	; 0x44c2
   3cc5c:	eorscc	pc, r2, r1, asr #16
   3cc60:	tstlt	r8, r5, rrx
   3cc64:	svccs	0x0004f833
   3cc68:	mvnsle	r2, r0, lsl #20
   3cc6c:	movwcc	r8, #18586	; 0x489a
   3cc70:	mvnle	r2, r0, lsl #20
   3cc74:			; <UNDEFINED> instruction: 0x4770bc30
   3cc78:	svclt	0x00004770
   3cc7c:	andeq	lr, r1, lr, ror #22
   3cc80:	andeq	r4, r2, r8, lsr #7
   3cc84:			; <UNDEFINED> instruction: 0xf5a0b5f8
   3cc88:	ldclmi	3, cr4, [r6, #-352]	; 0xfffffea0
   3cc8c:	svcvs	0x0000f5b3
   3cc90:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
   3cc94:	blmi	15714f0 <tcgetattr@plt+0x156d420>
   3cc98:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}
   3cc9c:			; <UNDEFINED> instruction: 0xf0002b00
   3cca0:			; <UNDEFINED> instruction: 0xf100808e
   3cca4:			; <UNDEFINED> instruction: 0xf5a64680
   3cca8:			; <UNDEFINED> instruction: 0xf8534658
   3ccac:	blcs	48d4c <tcgetattr@plt+0x44c7c>
   3ccb0:	addhi	pc, r5, r0
   3ccb4:			; <UNDEFINED> instruction: 0xf7ff6818
   3ccb8:	ldmdavs	fp!, {r0, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3ccbc:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   3ccc0:	blmi	12d6e38 <tcgetattr@plt+0x12d2d68>
   3ccc4:	addcc	pc, r4, #268435460	; 0x10000004
   3ccc8:	svccc	0x0080f5b4
   3cccc:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
   3ccd0:	tsteq	r2, r3, lsl #22
   3ccd4:			; <UNDEFINED> instruction: 0xf102589a
   3ccd8:	blle	18c98dc <tcgetattr@plt+0x18c580c>
   3ccdc:	svcne	0x0000f5b4
   3cce0:	bcs	73930 <tcgetattr@plt+0x6f860>
   3cce4:	ldclle	0, cr6, [r9, #-40]!	; 0xffffffd8
   3cce8:	orrspl	pc, ip, #12582912	; 0xc00000
   3ccec:	vqadd.s8	q9, <illegal reg q8.5>, q12
   3ccf0:			; <UNDEFINED> instruction: 0xf0243184
   3ccf4:	ldmdavs	sl, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   3ccf8:	strbtvc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   3ccfc:	andsvs	r1, lr, r6, asr ip
   3cd00:	stmdavs	fp!, {r4, ip, sp, lr}
   3cd04:	bcc	92e74 <tcgetattr@plt+0x8eda4>
   3cd08:	vpmax.s8	d18, d1, d0
   3cd0c:	subspl	r3, sl, r4, lsl #3
   3cd10:			; <UNDEFINED> instruction: 0xf503dd58
   3cd14:	vrsra.u64	d21, d12, #60
   3cd18:	strtne	r0, [r2], #273	; 0x111
   3cd1c:	strbcs	pc, [r0], #1153	; 0x481	; <UNPREDICTABLE>
   3cd20:			; <UNDEFINED> instruction: 0xf0826819
   3cd24:	sfmne	f0, 2, [r8], {240}	; 0xf0
   3cd28:	andvc	r6, sl, r8, lsl r0
   3cd2c:	vadd.i8	d22, d1, d27
   3cd30:	ldmdapl	sl, {r2, r7, r8, ip, sp}^
   3cd34:	subspl	r3, sl, r1, lsl #20
   3cd38:	vstrle	s5, [r7, #-0]
   3cd3c:	orrspl	pc, ip, #12582912	; 0xc00000
   3cd40:	vsubw.u8	<illegal reg q8.5>, q2, d18
   3cd44:			; <UNDEFINED> instruction: 0xf082040b
   3cd48:	ldmdavs	r9, {r5, r6, r7, r9}
   3cd4c:	strpl	pc, [r0], #1156	; 0x484
   3cd50:	andsvs	r1, r8, r8, asr #24
   3cd54:	stmdavs	fp!, {r1, r3, ip, sp, lr}
   3cd58:	orrcc	pc, r4, r1, asr #4
   3cd5c:	bcc	92ecc <tcgetattr@plt+0x8edfc>
   3cd60:	bcs	50ed0 <tcgetattr@plt+0x4ce00>
   3cd64:			; <UNDEFINED> instruction: 0xf503dd36
   3cd68:			; <UNDEFINED> instruction: 0x11a2539c
   3cd6c:	sbceq	pc, r0, #130	; 0x82
   3cd70:	ldrteq	pc, [pc], #-4	; 3cd78 <tcgetattr@plt+0x38ca8>	; <UNPREDICTABLE>
   3cd74:			; <UNDEFINED> instruction: 0xf0446819
   3cd78:	cfstrdne	mvd0, [r8], {128}	; 0x80
   3cd7c:	andvc	r6, sl, r8, lsl r0
   3cd80:	addcc	pc, r4, #268435460	; 0x10000004
   3cd84:	vadd.i8	d22, d1, d27
   3cd88:	ldmpl	sl, {r2, r7, r8, ip, sp}
   3cd8c:	subspl	r3, sl, r1, lsl #20
   3cd90:	vldrle	s4, [r0, #-0]
   3cd94:	orrspl	pc, ip, #12582912	; 0xc00000
   3cd98:	mrrcne	8, 1, r6, r1, cr10
   3cd9c:	andsvc	r6, r4, r9, lsl r0
   3cda0:			; <UNDEFINED> instruction: 0xf5b4bdf8
   3cda4:	ble	ff0989ac <tcgetattr@plt+0xff0948dc>
   3cda8:	ldclle	12, cr2, [r4], {127}	; 0x7f
   3cdac:	vpmax.s8	d18, d1, d0
   3cdb0:	subspl	r3, sl, r4, lsl #3
   3cdb4:			; <UNDEFINED> instruction: 0xf7f6dcee
   3cdb8:	stmdavs	fp!, {r0, r1, r2, r3, r5, r9, fp, ip, sp, lr, pc}
   3cdbc:	blmi	336d6c <tcgetattr@plt+0x332c9c>
   3cdc0:	ldr	r5, [r3, sp, ror #17]!
   3cdc4:	blx	a7ada4 <tcgetattr@plt+0xa76cd4>
   3cdc8:	str	r6, [r2, fp, lsr #16]!
   3cdcc:	blx	97adac <tcgetattr@plt+0x976cdc>
   3cdd0:	ldr	r6, [r3, fp, lsr #16]!
   3cdd4:	blx	87adb4 <tcgetattr@plt+0x876ce4>
   3cdd8:	strb	r6, [r4, fp, lsr #16]
   3cddc:	blx	77adbc <tcgetattr@plt+0x776cec>
   3cde0:	str	r6, [r1, fp, lsr #16]
   3cde4:			; <UNDEFINED> instruction: 0x0001bdb2
   3cde8:	muleq	r0, ip, r4
   3cdec:	andeq	r0, r0, r8, ror #6
   3cdf0:	svccc	0x0080f5b1
   3cdf4:			; <UNDEFINED> instruction: 0xf5b1db2e
   3cdf8:	blle	d84a00 <tcgetattr@plt+0xd80930>
   3cdfc:	cmnmi	pc, r1, lsr #32	; <UNPREDICTABLE>
   3ce00:			; <UNDEFINED> instruction: 0xf0812205
   3ce04:	tstlt	r8, #224, 2	; 0x38
   3ce08:	andcs	r4, r5, #3145728	; 0x300000
   3ce0c:			; <UNDEFINED> instruction: 0xf80320f8
   3ce10:	ldrmi	r0, [r8], -r1, lsl #22
   3ce14:	strne	r4, [r8], #1539	; 0x603
   3ce18:	tsteq	r1, r1, asr #7	; <UNPREDICTABLE>
   3ce1c:	rscseq	pc, r0, r0, lsl #1
   3ce20:	biccs	pc, r0, r1, lsl #9
   3ce24:	bleq	bae38 <tcgetattr@plt+0xb6d68>
   3ce28:	vsubw.u8	<illegal reg q8.5>, <illegal reg q0.5>, d8
   3ce2c:	vst4.8	{d16,d18,d20,d22}, [r1], fp
   3ce30:			; <UNDEFINED> instruction: 0xf0805180
   3ce34:			; <UNDEFINED> instruction: 0xf80300e0
   3ce38:	ldrmi	r0, [r8], -r1, lsl #22
   3ce3c:			; <UNDEFINED> instruction: 0xf001118b
   3ce40:			; <UNDEFINED> instruction: 0xf083013f
   3ce44:			; <UNDEFINED> instruction: 0xf04103c0
   3ce48:			; <UNDEFINED> instruction: 0xf8000180
   3ce4c:	andvc	r3, r1, r1, lsl #22
   3ce50:			; <UNDEFINED> instruction: 0x47704610
   3ce54:	svcvs	0x0000f5b1
   3ce58:	ldmdbcs	pc!, {r0, r2, r3, r9, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3ce5c:	andcs	sp, r1, #8, 24	; 0x800
   3ce60:	mvnsle	r2, r0, lsl #16
   3ce64:			; <UNDEFINED> instruction: 0x47704610
   3ce68:	stmdacs	r0, {r2, r9, sp}
   3ce6c:	ubfx	sp, r2, #3, #16
   3ce70:	andcs	fp, r2, #32, 18	; 0x80000
   3ce74:	stmdblt	r0!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3ce78:	strb	r2, [r9, r3, lsl #4]!
   3ce7c:	andcs	r4, r2, #3145728	; 0x300000
   3ce80:			; <UNDEFINED> instruction: 0x4603e7db
   3ce84:	strb	r2, [pc, r3, lsl #4]
   3ce88:	subsmi	pc, r8, #675282944	; 0x28400000
   3ce8c:			; <UNDEFINED> instruction: 0xf5b2b5f8
   3ce90:	blmi	498a98 <tcgetattr@plt+0x4949c8>
   3ce94:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
   3ce98:	bmi	4716c8 <tcgetattr@plt+0x46d5f8>
   3ce9c:	ldmdavs	r3!, {r1, r2, r3, r4, r7, fp, ip, lr}
   3cea0:			; <UNDEFINED> instruction: 0xf101b133
   3cea4:			; <UNDEFINED> instruction: 0xf5a54580
   3cea8:			; <UNDEFINED> instruction: 0xf8534558
   3ceac:	stmdblt	r3!, {r0, r2, r5, ip, sp}
   3ceb0:	pop	{r5, r9, sl, lr}
   3ceb4:			; <UNDEFINED> instruction: 0xf7ff40f8
   3ceb8:	ldmdavs	r9, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   3cebc:			; <UNDEFINED> instruction: 0xffe4f7ff
   3cec0:	tstlt	r4, r7, lsl #12
   3cec4:	ldmdavs	r3!, {r2, sl, lr}
   3cec8:			; <UNDEFINED> instruction: 0xf8534620
   3cecc:	ldmdavs	r9, {r0, r2, r5, ip, sp}^
   3ced0:			; <UNDEFINED> instruction: 0xff8ef7ff
   3ced4:	cfldrdlt	mvd4, [r8, #224]!	; 0xe0
   3ced8:	andeq	fp, r1, lr, lsr #23
   3cedc:	muleq	r0, ip, r4
   3cee0:	blcs	56f14 <tcgetattr@plt+0x52e44>
   3cee4:			; <UNDEFINED> instruction: 0xf000d045
   3cee8:	bcs	fe03d9f0 <tcgetattr@plt+0xfe039920>
   3ceec:			; <UNDEFINED> instruction: 0xf000d17f
   3cef0:	b	103cff4 <tcgetattr@plt+0x1038f24>
   3cef4:	subseq	r1, fp, r3, lsl #1
   3cef8:	vqshl.s8	d29, d13, d2
   3cefc:	vqdmlal.s<illegal width 8>	<illegal reg q9.5>, d24, d0[4]
   3cf00:	andmi	r2, r3, r8, lsl #6
   3cf04:	svcmi	0x0000f1b3
   3cf08:	vhadd.s8	<illegal reg q14.5>, q1, q6
   3cf0c:	vrsra.s64	<illegal reg q8.5>, q8, #64
   3cf10:	andmi	r2, r3, r8, lsl #6
   3cf14:	svcvc	0x0000f1b3
   3cf18:	vqadd.s8	<illegal reg q14.5>, q1, <illegal reg q2.5>
   3cf1c:	vrsra.s64	q8, q12, #64
   3cf20:	andmi	r0, r3, r8, lsl #6
   3cf24:	svccs	0x0000f5b3
   3cf28:	vhadd.s8	<illegal reg q14.5>, q1, q11
   3cf2c:	andmi	r0, r3, ip, ror r3
   3cf30:	svcpl	0x0000f5b3
   3cf34:	stmdacs	r0, {r0, r2, r4, r6, ip, lr, pc}
   3cf38:	mvnvc	lr, #0, 20
   3cf3c:	blle	1c14f70 <tcgetattr@plt+0x1c10ea0>
   3cf40:	ldrbeq	r0, [fp, #3523]	; 0xdc3
   3cf44:			; <UNDEFINED> instruction: 0xf5b0b993
   3cf48:	ble	50cb0 <tcgetattr@plt+0x4cbe0>
   3cf4c:			; <UNDEFINED> instruction: 0xf5b04770
   3cf50:			; <UNDEFINED> instruction: 0xf5a04f60
   3cf54:			; <UNDEFINED> instruction: 0xf1a2427f
   3cf58:	svclt	0x00ac02fe
   3cf5c:	movwcs	r2, #4864	; 0x1300
   3cf60:	svclt	0x00982a01
   3cf64:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3cf68:	rscle	r2, pc, r0, lsl #22
   3cf6c:	rscsvc	pc, sp, pc, asr #12
   3cf70:	ldmcs	sp!, {r4, r5, r6, r8, r9, sl, lr}^
   3cf74:	ldmcs	fp!, {r1, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}^
   3cf78:	ldmcs	r7!, {r2, r3, sl, fp, ip, lr, pc}^
   3cf7c:			; <UNDEFINED> instruction: 0xf000dd18
   3cf80:	vst4.8	{d16-d19}, [pc], r3
   3cf84:			; <UNDEFINED> instruction: 0xf6cb437f
   3cf88:	movwmi	r7, #13311	; 0x33ff
   3cf8c:	rscscc	pc, pc, pc, asr #32
   3cf90:	ldrb	r6, [fp, fp]
   3cf94:	andeq	pc, r1, r0
   3cf98:	mvnsvc	pc, #82837504	; 0x4f00000
   3cf9c:	mvnsvc	pc, #212860928	; 0xcb00000
   3cfa0:	ldrb	r4, [r3, r3, lsl #6]!
   3cfa4:	movwvc	pc, #111	; 0x6f	; <UNPREDICTABLE>
   3cfa8:	rscscc	pc, pc, pc, asr #32
   3cfac:	ldrbmi	r6, [r0, -fp]!
   3cfb0:	stcle	8, cr2, [lr], {239}	; 0xef
   3cfb4:	stcle	8, cr2, [r7, #-892]!	; 0xfffffc84
   3cfb8:	movweq	pc, #61440	; 0xf000	; <UNPREDICTABLE>
   3cfbc:	teqmi	pc, #67	; 0x43	; <UNPREDICTABLE>
   3cfc0:	cmneq	r0, #1124073472	; 0x43000000	; <UNPREDICTABLE>
   3cfc4:	vld1.64	{d30}, [pc :128], r2
   3cfc8:			; <UNDEFINED> instruction: 0xf04f2300
   3cfcc:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
   3cfd0:			; <UNDEFINED> instruction: 0xf0004770
   3cfd4:	vst4.8	{d16-d19}, [pc], r7
   3cfd8:			; <UNDEFINED> instruction: 0xf6cb4340
   3cfdc:	movwmi	r7, #13311	; 0x33ff
   3cfe0:			; <UNDEFINED> instruction: 0xf06fe7d4
   3cfe4:			; <UNDEFINED> instruction: 0xf04f038f
   3cfe8:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
   3cfec:	movwcs	r4, #1904	; 0x770
   3cff0:	andeq	pc, r1, pc, rrx
   3cff4:	ldrbmi	r6, [r0, -fp]!
   3cff8:	cmpmi	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   3cffc:	rscscc	pc, pc, pc, asr #32
   3d000:	mvnsvc	pc, #217055232	; 0xcf00000
   3d004:	ldrbmi	r6, [r0, -fp]!
   3d008:	svclt	0x00c428c1
   3d00c:	tsteq	pc, #0	; <UNPREDICTABLE>
   3d010:	cmnmi	ip, #67	; 0x43	; <UNPREDICTABLE>
   3d014:	ldmcs	pc!, {r1, r3, r4, r5, r7, sl, fp, ip, lr, pc}	; <UNPREDICTABLE>
   3d018:	ldmdacs	pc!, {r2, r6, r7, sl, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3d01c:	str	sp, [sl, r6, lsr #25]
   3d020:	rscscc	pc, pc, pc, asr #32
   3d024:	svclt	0x00004770
   3d028:			; <UNDEFINED> instruction: 0xf5a0b538
   3d02c:			; <UNDEFINED> instruction: 0xf64e5288
   3d030:	vrsra.s64	q11, <illegal reg q14.5>, #64
   3d034:	ldcmi	3, cr0, [r7, #-12]
   3d038:			; <UNDEFINED> instruction: 0x4604429a
   3d03c:	ldmdble	r3, {r0, r2, r3, r4, r5, r6, sl, lr}
   3d040:			; <UNDEFINED> instruction: 0xf1a44a15
   3d044:			; <UNDEFINED> instruction: 0xf64f03a1
   3d048:	vorr.i32	<illegal reg q11.5>, #12	; 0x0000000c
   3d04c:	addmi	r0, fp, #16, 2
   3d050:	andeq	pc, r0, pc, asr #32
   3d054:	svclt	0x009458aa
   3d058:	movwcs	r2, #4864	; 0x1300
   3d05c:	bcs	570ac <tcgetattr@plt+0x52fdc>
   3d060:	movwcs	fp, #7944	; 0x1f08
   3d064:	ldfltd	f3, [r8, #-300]!	; 0xfffffed4
   3d068:	rsbscs	r4, r0, #12, 18	; 0x30000
   3d06c:			; <UNDEFINED> instruction: 0xf7ff4479
   3d070:	stmdacs	r0, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   3d074:	andcs	sp, r1, r4, ror #1
   3d078:	stmdbmi	r9, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   3d07c:	adcscs	r4, r2, #32, 12	; 0x2000000
   3d080:			; <UNDEFINED> instruction: 0xf5014479
   3d084:			; <UNDEFINED> instruction: 0xf7ff7162
   3d088:	stmdacc	r0, {r0, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   3d08c:	andcs	fp, r1, r8, lsl pc
   3d090:	svclt	0x0000bd38
   3d094:	andeq	fp, r1, r8, lsl #20
   3d098:	andeq	r0, r0, r0, ror #5
   3d09c:	andeq	sl, r0, r0, ror #16
   3d0a0:	andeq	sl, r0, ip, asr #16
   3d0a4:	movtvc	pc, #1440	; 0x5a0	; <UNPREDICTABLE>
   3d0a8:	rscvs	pc, pc, #82837504	; 0x4f00000
   3d0ac:	andeq	pc, sp, #192, 4
   3d0b0:	stmdble	r1, {r0, r1, r4, r7, r9, lr}
   3d0b4:	ldrbmi	r2, [r0, -r0]!
   3d0b8:	addcs	r4, sp, #32768	; 0x8000
   3d0bc:			; <UNDEFINED> instruction: 0xf5014479
   3d0c0:	str	r6, [r7, #274]!	; 0x112
   3d0c4:	andeq	sl, r0, r0, lsl r8
   3d0c8:	svcmi	0x00f0e92d
   3d0cc:	stmiavc	lr, {r3, r7, r9, sl, lr}^
   3d0d0:	stmvc	sl, {r0, r1, r7, ip, sp, pc}
   3d0d4:	stmdavc	fp, {r1, r7, r9, sl, lr}
   3d0d8:	cfldrdmi	mvd0, [r9], {54}	; 0x36
   3d0dc:	strcs	lr, [r2], -r6, asr #20
   3d0e0:	ldrbtmi	r4, [ip], #-798	; 0xfffffce2
   3d0e4:	svcpl	0x0088f5b6
   3d0e8:			; <UNDEFINED> instruction: 0xf04fbfb8
   3d0ec:	ble	14bfcf4 <tcgetattr@plt+0x14bbc24>
   3d0f0:	stmiapl	r3!, {r2, r4, r6, r8, r9, fp, lr}^
   3d0f4:	ldrdls	pc, [r0], -r3
   3d0f8:			; <UNDEFINED> instruction: 0xf1b99301
   3d0fc:	subsle	r0, r3, r0, lsl #30
   3d100:	blvs	7a534 <tcgetattr@plt+0x76464>
   3d104:	eorne	pc, fp, r9, asr r8	; <UNPREDICTABLE>
   3d108:	ldrdmi	lr, [r0], -r1
   3d10c:	eorle	r4, r5, #132, 4	; 0x40000008
   3d110:	addeq	lr, r4, #9216	; 0x2400
   3d114:	strcc	lr, [r1], #-2
   3d118:	andsle	r4, pc, #132, 4	; 0x40000008
   3d11c:			; <UNDEFINED> instruction: 0xf8524615
   3d120:	strtmi	r3, [r7], -r4, lsl #22
   3d124:	rsble	r2, sl, r0, lsl #22
   3d128:	adcsmi	r6, r5, #1900544	; 0x1d0000
   3d12c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
   3d130:	mvnsle	r4, r3, asr r5
   3d134:	eorcs	pc, r7, r9, asr r8	; <UNPREDICTABLE>
   3d138:	blcc	a419cc <tcgetattr@plt+0xa3d8fc>
   3d13c:	ldrbmi	r2, [r8], -r0, lsl #10
   3d140:	andsvs	r4, r6, r1, lsr #12
   3d144:	andge	pc, r4, r2, asr #17
   3d148:	andmi	pc, r0, r8, lsl #17
   3d14c:	andcc	pc, r2, r8, lsl #17
   3d150:	andpl	pc, r3, r8, lsl #17
   3d154:	pop	{r0, r1, ip, sp, pc}
   3d158:	str	r4, [r5, #-4080]	; 0xfffff010
   3d15c:	tstle	r3, r4, lsl #5
   3d160:	cmpmi	r8, #696254464	; 0x29800000	; <UNPREDICTABLE>
   3d164:	svcvs	0x0000f5b3
   3d168:	stmiavs	pc, {r0, r1, r4, r6, r8, r9, ip, lr, pc}^	; <UNPREDICTABLE>
   3d16c:	cmpmi	r8, #29360128	; 0x1c00000	; <UNPREDICTABLE>
   3d170:			; <UNDEFINED> instruction: 0x463c42b3
   3d174:	eorscs	sp, pc, #-2147483593	; 0x80000037
   3d178:			; <UNDEFINED> instruction: 0xf8882300
   3d17c:			; <UNDEFINED> instruction: 0xf8882000
   3d180:	andlt	r3, r3, r2
   3d184:	svchi	0x00f0e8bd
   3d188:	eorcc	pc, r4, r9, asr r8	; <UNPREDICTABLE>
   3d18c:	streq	lr, [r4, #2825]	; 0xb09
   3d190:	strtmi	fp, [r7], -fp, lsr #7
   3d194:	ldrtmi	lr, [r0], -lr, asr #15
   3d198:			; <UNDEFINED> instruction: 0xff46f7ff
   3d19c:	bleq	79864 <tcgetattr@plt+0x75794>
   3d1a0:			; <UNDEFINED> instruction: 0xf04fbf18
   3d1a4:	str	r0, [r3, r1, lsl #22]!
   3d1a8:			; <UNDEFINED> instruction: 0xf6402104
   3d1ac:			; <UNDEFINED> instruction: 0xf7c60002
   3d1b0:	blls	b7f80 <tcgetattr@plt+0xb3eb0>
   3d1b4:	andsvs	r4, r8, r1, lsl #13
   3d1b8:	rscle	r2, r2, r0, lsl #16
   3d1bc:			; <UNDEFINED> instruction: 0xf7c62010
   3d1c0:			; <UNDEFINED> instruction: 0xf509ed5e
   3d1c4:	strmi	r5, [r4], -r0, lsl #6
   3d1c8:	andsvs	r2, ip, r0, lsl r0
   3d1cc:	ldcl	7, cr15, [r6, #-792]	; 0xfffffce8
   3d1d0:	andeq	pc, r4, #536870916	; 0x20000004
   3d1d4:			; <UNDEFINED> instruction: 0xf8494603
   3d1d8:			; <UNDEFINED> instruction: 0xb3240002
   3d1dc:	vst2.16	{d27-d30}, [pc :128], r0
   3d1e0:	smlattcs	r0, r0, r2, r6
   3d1e4:			; <UNDEFINED> instruction: 0xf6406002
   3d1e8:	stmib	r4, {r0}^
   3d1ec:	vst1.8	{d17-d20}, [pc], r0
   3d1f0:	sbcsvs	r6, r8, r0, lsl #4
   3d1f4:	rscvs	r6, r2, r2, lsr #1
   3d1f8:	andcs	lr, r1, r3, asr #19
   3d1fc:	andscs	lr, r0, r0, lsl #15
   3d200:	ldc	7, cr15, [ip, #-792]!	; 0xfffffce8
   3d204:	stmdacs	r0, {r3, r5, sp, lr}
   3d208:			; <UNDEFINED> instruction: 0x4627d0bb
   3d20c:	strmi	lr, [r2], #-2496	; 0xfffff640
   3d210:			; <UNDEFINED> instruction: 0x4619e790
   3d214:			; <UNDEFINED> instruction: 0xf7ff4658
   3d218:	blls	bc4bc <tcgetattr@plt+0xb83ec>
   3d21c:	ldrdls	pc, [r0], -r3
   3d220:	eorne	pc, fp, r9, asr r8	; <UNPREDICTABLE>
   3d224:	smlatblt	r8, r1, r7, lr
   3d228:	bl	ff17b148 <tcgetattr@plt+0xff177078>
   3d22c:	andlt	r4, r3, r8, asr #12
   3d230:	svcmi	0x00f0e8bd
   3d234:	bllt	fef7b154 <tcgetattr@plt+0xfef77084>
   3d238:			; <UNDEFINED> instruction: 0xf7c64620
   3d23c:			; <UNDEFINED> instruction: 0xe7f5ebbc
   3d240:	andeq	fp, r1, r2, ror #18
   3d244:	muleq	r0, ip, r4
   3d248:	stcle	8, cr2, [r6], {20}
   3d24c:	bmi	145eb4 <tcgetattr@plt+0x141de4>
   3d250:			; <UNDEFINED> instruction: 0xf000fb03
   3d254:	ldmdapl	r0, {r1, r3, r4, r5, r6, sl, lr}
   3d258:	andcs	r4, r0, r0, ror r7
   3d25c:	svclt	0x00004770
   3d260:	andeq	lr, r1, ip, lsl #16
   3d264:	andscs	r4, r8, #3072	; 0xc00
   3d268:	blx	ce45e <tcgetattr@plt+0xca38e>
   3d26c:	stmvs	r0, {ip, sp}
   3d270:	svclt	0x00004770
   3d274:	strdeq	lr, [r1], -r8
   3d278:	ldrlt	r2, [r8, #-2312]!	; 0xfffff6f8
   3d27c:	stmdbcs	r2, {r0, r1, r2, r3, r4, r5, r6, ip, lr, pc}
   3d280:	eorle	r4, r8, r3, lsl #12
   3d284:	stmdbcs	r1, {r3, r6, r7, r9, sl, fp, ip}
   3d288:	stmdacs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   3d28c:	mulcs	r1, r4, pc	; <UNPREDICTABLE>
   3d290:	ldmdale	r2!, {sp}
   3d294:	cmnlt	r0, #16, 16	; 0x100000
   3d298:			; <UNDEFINED> instruction: 0xf04f2901
   3d29c:	andsvs	r0, r4, r0, lsl #8
   3d2a0:	addhi	pc, r2, r0
   3d2a4:	rscsmi	pc, lr, #1325400064	; 0x4f000000
   3d2a8:	rscseq	pc, pc, #192, 4
   3d2ac:	cmneq	pc, #3	; <UNPREDICTABLE>
   3d2b0:	andcs	lr, r0, r2, lsl #20
   3d2b4:	b	10476c8 <tcgetattr@plt+0x10435f8>
   3d2b8:	svclt	0x00080003
   3d2bc:	subcc	pc, r0, r0, asr #8
   3d2c0:	stmdbcs	r4, {r3, ip, lr, pc}
   3d2c4:			; <UNDEFINED> instruction: 0xf440bf08
   3d2c8:	andle	r3, r3, r0, lsl #1
   3d2cc:	svclt	0x00580344
   3d2d0:	andcc	pc, r0, r0, asr #8
   3d2d4:	ldmdavs	r1, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   3d2d8:			; <UNDEFINED> instruction: 0xf1a0bb61
   3d2dc:	stmiacc	r0!, {r0, r7, r8}^
   3d2e0:	svclt	0x0088280f
   3d2e4:	stmdble	r1!, {r1, r2, r3, r4, r8, fp, sp}
   3d2e8:	vstrle	d2, [r4, #-508]	; 0xfffffe04
   3d2ec:	addseq	pc, r2, r3, asr #8
   3d2f0:			; <UNDEFINED> instruction: 0x061dbd38
   3d2f4:			; <UNDEFINED> instruction: 0x4618d41a
   3d2f8:			; <UNDEFINED> instruction: 0xf1a1bd38
   3d2fc:	ldmdbcs	r4, {r2, r4, r8, sl}
   3d300:	stmdbcs	r5, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   3d304:			; <UNDEFINED> instruction: 0xf585fab5
   3d308:	ldrbne	lr, [r5, #-2639]	; 0xfffff5b1
   3d30c:	ldmdavs	r4, {r0, r1, r6, r8, ip, lr, pc}
   3d310:	cmple	sp, r0, lsl #24
   3d314:	strble	r0, [lr, #1561]!	; 0x619
   3d318:	svclt	0x00142b80
   3d31c:			; <UNDEFINED> instruction: 0xf0052500
   3d320:	adccs	r0, r4, r1, lsl #10
   3d324:	rsceq	pc, r2, r0, asr #5
   3d328:	bicsle	r2, r3, r0, lsl #26
   3d32c:	rscscc	pc, pc, pc, asr #32
   3d330:	ldclt	0, cr6, [r8, #-76]!	; 0xffffffb4
   3d334:	strcs	r3, [r0], #-2112	; 0xfffff7c0
   3d338:			; <UNDEFINED> instruction: 0x601428bc
   3d33c:	andcs	fp, r0, ip, lsl #31
   3d340:	blcs	200534c <tcgetattr@plt+0x200127c>
   3d344:	andcs	fp, r0, r8, lsl #30
   3d348:	sbcsle	r2, r4, r0, lsl #16
   3d34c:	b	14079d0 <tcgetattr@plt+0x1403900>
   3d350:	svclt	0x00d20141
   3d354:	vld2.<illegal width 64>	{d19,d21}, [pc :128], r1
   3d358:	strbtmi	r7, [r1], #-3248	; 0xfffff350
   3d35c:	svclt	0x00d82b7e
   3d360:	andseq	pc, pc, r3, lsr #3
   3d364:	blcs	fe7f4784 <tcgetattr@plt+0xfe7f06b4>
   3d368:			; <UNDEFINED> instruction: 0xf1a3bfd2
   3d36c:			; <UNDEFINED> instruction: 0xf1a30020
   3d370:	tstcc	r1, lr, ror r0
   3d374:	movwcs	lr, #6720	; 0x1a40
   3d378:	andcc	pc, r0, r3, asr #8
   3d37c:			; <UNDEFINED> instruction: 0x4611bd38
   3d380:	stc2	7, cr15, [lr, #1020]!	; 0x3fc
   3d384:	svccc	0x0080f5b0
   3d388:	andeq	sp, r2, #164, 22	; 0x29000
   3d38c:			; <UNDEFINED> instruction: 0xf002b283
   3d390:	tstmi	r8, #254	; 0xfe
   3d394:	bmi	5ec87c <tcgetattr@plt+0x5e87ac>
   3d398:	ldrbtmi	r2, [sl], #-24	; 0xffffffe8
   3d39c:	tstcs	r1, r0, lsl #22	; <UNPREDICTABLE>
   3d3a0:	b	11175c8 <tcgetattr@plt+0x11134f8>
   3d3a4:	ldclt	0, cr4, [r8, #-0]
   3d3a8:	addsle	r2, pc, lr, lsl #17
   3d3ac:	svclt	0x0002288f
   3d3b0:	orrvs	pc, r0, #1124073472	; 0x43000000
   3d3b4:			; <UNDEFINED> instruction: 0xf04f6013
   3d3b8:	strdle	r3, [fp], pc	; <UNPREDICTABLE>
   3d3bc:	rscsmi	pc, lr, #1325400064	; 0x4f000000
   3d3c0:	rscseq	pc, pc, #192, 4
   3d3c4:	cmneq	pc, #3	; <UNPREDICTABLE>
   3d3c8:	andcs	lr, r0, r2, lsl #20
   3d3cc:			; <UNDEFINED> instruction: 0xe77d4318
   3d3d0:	stmdbcs	r5, {r2, r5, r9}
   3d3d4:	ldrbtmi	pc, [lr], #1028	; 0x404	; <UNPREDICTABLE>
   3d3d8:	b	1115420 <tcgetattr@plt+0x1111350>
   3d3dc:	svclt	0x000c0304
   3d3e0:	bicne	pc, r0, pc, asr #8
   3d3e4:	bicne	pc, r8, pc, asr #8
   3d3e8:	andeq	lr, r1, r3, asr #20
   3d3ec:	svclt	0x0000bd38
   3d3f0:	andeq	lr, r1, r6, asr #13
   3d3f4:	ldmdacs	r3, {r0, fp, ip, sp}
   3d3f8:	ldm	pc, {r0, r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3d3fc:	ldcne	0, cr15, [r2], {-0}
   3d400:	beq	c07894 <tcgetattr@plt+0xc037c4>
   3d404:	beq	2ca834 <tcgetattr@plt+0x2c6764>
   3d408:	beq	2bfc38 <tcgetattr@plt+0x2bbb68>
   3d40c:	beq	2bfc3c <tcgetattr@plt+0x2bbb6c>
   3d410:	andcs	r0, r0, sl, lsl #24
   3d414:			; <UNDEFINED> instruction: 0xf1a14770
   3d418:	blx	fec3d484 <tcgetattr@plt+0xfec393b4>
   3d41c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3d420:	mcrne	7, 4, r4, cr8, cr0, {3}
   3d424:	andeq	pc, r2, r0, lsr #32
   3d428:	svclt	0x00182800
   3d42c:	svclt	0x000c2949
   3d430:	andcs	r2, r0, r1
   3d434:	stmdbcs	r9, {r4, r5, r6, r8, r9, sl, lr}^
   3d438:	stmdbcs	r2, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   3d43c:	andcs	fp, r1, ip, lsl #30
   3d440:	ldrbmi	r2, [r0, -r0]!
   3d444:	andeq	pc, r3, r1, lsr #3
   3d448:			; <UNDEFINED> instruction: 0xf080fab0
   3d44c:	ldrbmi	r0, [r0, -r0, asr #18]!
   3d450:	andeq	pc, r1, r1, lsr #3
   3d454:			; <UNDEFINED> instruction: 0xf080fab0
   3d458:	ldrbmi	r0, [r0, -r0, asr #18]!
   3d45c:	andseq	pc, r8, r1, lsr #3
   3d460:			; <UNDEFINED> instruction: 0xf080fab0
   3d464:	ldrbmi	r0, [r0, -r0, asr #18]!
   3d468:	ldrbmi	r2, [r0, -r1]!
   3d46c:	bmi	1090174 <tcgetattr@plt+0x108c0a4>
   3d470:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   3d474:	ldmpl	sp, {r1, r7, ip, sp, pc}
   3d478:			; <UNDEFINED> instruction: 0xf8d3682b
   3d47c:			; <UNDEFINED> instruction: 0xf8932160
   3d480:	bcs	c19c0 <tcgetattr@plt+0xbd8f0>
   3d484:	ldrsbmi	pc, [ip, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
   3d488:	bcs	b1564 <tcgetattr@plt+0xad494>
   3d48c:	bcs	1314d0 <tcgetattr@plt+0x12d400>
   3d490:	stmdbcs	r3, {r3, r8, r9, sl, fp, ip, sp, pc}
   3d494:	bcs	171538 <tcgetattr@plt+0x16d468>
   3d498:	stmdbcs	r1, {r3, r8, r9, sl, fp, ip, sp, pc}
   3d49c:	bcs	1b1530 <tcgetattr@plt+0x1ad460>
   3d4a0:	ldmdbcs	r8, {r3, r8, r9, sl, fp, ip, sp, pc}
   3d4a4:			; <UNDEFINED> instruction: 0xf040d141
   3d4a8:	andlt	r0, r2, r0, lsl #1
   3d4ac:	stmdbcs	r9, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   3d4b0:	stmdbcs	r2, {r6, ip, lr, pc}
   3d4b4:	stmdbcs	r4, {r0, r1, r2, r4, ip, lr, pc}
   3d4b8:	vand	d29, d1, d11
   3d4bc:	ldmdapl	sl, {r2, r7, r8, ip, sp}^
   3d4c0:	subspl	r3, sl, r1, lsl #20
   3d4c4:	vstrle	s5, [ip, #-0]
   3d4c8:	orrspl	pc, ip, #12582912	; 0xc00000
   3d4cc:			; <UNDEFINED> instruction: 0xf044218f
   3d4d0:			; <UNDEFINED> instruction: 0xf0400480
   3d4d4:	ldmdavs	sl, {r7}
   3d4d8:	andsvs	r1, lr, r6, asr ip
   3d4dc:	stmdavs	fp!, {r0, r4, ip, sp, lr}
   3d4e0:	cmpmi	ip, r3, asr #17	; <UNPREDICTABLE>
   3d4e4:			; <UNDEFINED> instruction: 0xf040e005
   3d4e8:			; <UNDEFINED> instruction: 0xf0440080
   3d4ec:			; <UNDEFINED> instruction: 0xf8c30480
   3d4f0:	andlt	r4, r2, ip, asr r1
   3d4f4:	stmdbcs	r9, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   3d4f8:	stmdbcs	r2, {r0, r2, r4, r6, r7, ip, lr, pc}
   3d4fc:			; <UNDEFINED> instruction: 0x07c2d1f9
   3d500:	cmncs	lr, r8, asr pc
   3d504:	cfstr64cs	mvdx13, [r0], #-12
   3d508:			; <UNDEFINED> instruction: 0x211fbfb4
   3d50c:			; <UNDEFINED> instruction: 0xf1a02120
   3d510:	ldmdacs	pc, {r0, r5, r9}^	; <UNPREDICTABLE>
   3d514:			; <UNDEFINED> instruction: 0xf8c3440c
   3d518:	bl	cda90 <tcgetattr@plt+0xc99c0>
   3d51c:	svclt	0x00b472d2
   3d520:	sbccs	r2, r1, r1, lsl #1
   3d524:	rsbeq	lr, r2, r0, lsl #22
   3d528:	bcs	5774bc <tcgetattr@plt+0x5733ec>
   3d52c:	ldmdbcs	r9, {r3, r8, r9, sl, fp, ip, sp, pc}
   3d530:			; <UNDEFINED> instruction: 0xe7ded0b9
   3d534:	orrcc	pc, r4, r1, asr #4
   3d538:	bcc	936a8 <tcgetattr@plt+0x8f5d8>
   3d53c:	bcs	516ac <tcgetattr@plt+0x4d5dc>
   3d540:			; <UNDEFINED> instruction: 0xf503dd09
   3d544:			; <UNDEFINED> instruction: 0x218e539c
   3d548:	addeq	pc, r0, r0, asr #32
   3d54c:	mrrcne	8, 1, r6, r4, cr10
   3d550:	andsvc	r6, r1, ip, lsl r0
   3d554:	andls	lr, r1, sp, asr #15
   3d558:	mrc2	7, 2, pc, cr14, cr5, {7}
   3d55c:	stmdals	r1, {r0, r1, r3, r5, fp, sp, lr}
   3d560:	andls	lr, r1, pc, ror #15
   3d564:	mrc2	7, 2, pc, cr8, cr5, {7}
   3d568:	stmdals	r1, {r0, r1, r3, r5, fp, sp, lr}
   3d56c:	svclt	0x0000e7ac
   3d570:	ldrdeq	fp, [r1], -r4
   3d574:	andeq	r0, r0, r8, ror #6
   3d578:	blmi	fe18ff90 <tcgetattr@plt+0xfe18bec0>
   3d57c:	svcmi	0x00f0e92d
   3d580:			; <UNDEFINED> instruction: 0xf2ad447a
   3d584:	strmi	r4, [r1], ip, lsr #26
   3d588:	smlabteq	r2, sp, r9, lr
   3d58c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3d590:	strtcc	pc, [r4], #-2253	; 0xfffff733
   3d594:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3d598:	tstls	r5, lr, ror fp
   3d59c:	stmdals	r5, {r0, r1, r3, r4, r5, r6, sl, lr}
   3d5a0:			; <UNDEFINED> instruction: 0xf0002900
   3d5a4:	ldmdbmi	ip!, {r0, r2, r6, r7, pc}^
   3d5a8:			; <UNDEFINED> instruction: 0xf7d24479
   3d5ac:			; <UNDEFINED> instruction: 0x4604fa31
   3d5b0:			; <UNDEFINED> instruction: 0xf0002800
   3d5b4:	blmi	1e9d94c <tcgetattr@plt+0x1e9987c>
   3d5b8:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
   3d5bc:			; <UNDEFINED> instruction: 0xf1199306
   3d5c0:	svclt	0x00180301
   3d5c4:	movwls	r2, #13057	; 0x3301
   3d5c8:	ldrbtmi	r4, [fp], #-2933	; 0xfffff48b
   3d5cc:	blmi	1da21dc <tcgetattr@plt+0x1d9e10c>
   3d5d0:	movwls	r4, #17531	; 0x447b
   3d5d4:			; <UNDEFINED> instruction: 0xf7c64620
   3d5d8:	blls	1f8b28 <tcgetattr@plt+0x1f4a58>
   3d5dc:	addsmi	r5, r8, #5824	; 0x16c0
   3d5e0:	strtmi	sp, [r0], -r0, rrx
   3d5e4:	stcl	7, cr15, [sl, #-792]	; 0xfffffce8
   3d5e8:	stmdacs	r0, {r0, r1, r2, ip, pc}
   3d5ec:			; <UNDEFINED> instruction: 0x4620d17f
   3d5f0:	stcl	7, cr15, [r4, #-792]	; 0xfffffce8
   3d5f4:	svccc	0x00fff1b0
   3d5f8:	rsbsle	r4, r8, r3, lsl #13
   3d5fc:	strmi	r9, [r1, #2819]	; 0xb03
   3d600:	movwcs	fp, #3852	; 0xf0c
   3d604:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   3d608:	cmnle	r0, r0, lsl #22
   3d60c:			; <UNDEFINED> instruction: 0xf7c64620
   3d610:			; <UNDEFINED> instruction: 0x4605ed36
   3d614:			; <UNDEFINED> instruction: 0xf7c64620
   3d618:	mcrrne	13, 3, lr, r1, cr2
   3d61c:	rsble	r4, r6, r7, lsl #12
   3d620:	b	120eea8 <tcgetattr@plt+0x120add8>
   3d624:			; <UNDEFINED> instruction: 0xf7c62705
   3d628:	and	lr, r2, sl, lsr #26
   3d62c:			; <UNDEFINED> instruction: 0xf7c64620
   3d630:	strtmi	lr, [r0], -r6, lsr #26
   3d634:	stc	7, cr15, [r2, #-792]!	; 0xfffffce8
   3d638:	stmdacs	r1, {r0, ip, sp}
   3d63c:	ldclne	8, cr13, [r8], #-984	; 0xfffffc28
   3d640:			; <UNDEFINED> instruction: 0xf7c60080
   3d644:	pkhbtmi	lr, r0, ip, lsl #22
   3d648:	subsle	r2, r0, r0, lsl #16
   3d64c:	stcle	15, cr2, [sp, #-0]
   3d650:	and	r4, r8, r2, lsl #13
   3d654:			; <UNDEFINED> instruction: 0xf8aa3f01
   3d658:			; <UNDEFINED> instruction: 0xf8aa6000
   3d65c:			; <UNDEFINED> instruction: 0xf10a5002
   3d660:			; <UNDEFINED> instruction: 0xf0000a04
   3d664:	strtmi	r8, [r0], -r2, lsl #1
   3d668:	stc	7, cr15, [r8, #-792]	; 0xfffffce8
   3d66c:	strtmi	r4, [r0], -r5, lsl #12
   3d670:	stc	7, cr15, [r4, #-792]	; 0xfffffce8
   3d674:	strmi	r0, [r6], -sp, lsr #4
   3d678:			; <UNDEFINED> instruction: 0xf7c64620
   3d67c:			; <UNDEFINED> instruction: 0x432eed00
   3d680:	strtmi	r4, [r0], -r5, lsl #12
   3d684:	ldcl	7, cr15, [sl], #792	; 0x318
   3d688:	strcs	lr, [r5, #-2624]	; 0xfffff5c0
   3d68c:	mvnle	r3, r1
   3d690:			; <UNDEFINED> instruction: 0xf8ca2300
   3d694:	strbmi	r3, [r0], -r0
   3d698:	mvnscc	pc, #79	; 0x4f
   3d69c:			; <UNDEFINED> instruction: 0xf7c69307
   3d6a0:	eor	lr, r7, sl, lsl #19
   3d6a4:	cfstr32cs	mvfx3, [ip, #-4]
   3d6a8:			; <UNDEFINED> instruction: 0xe793d09b
   3d6ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3d6b0:	mvnsle	r6, r3
   3d6b4:			; <UNDEFINED> instruction: 0x3000f9b8
   3d6b8:	blle	ffb482c0 <tcgetattr@plt+0xffb441f0>
   3d6bc:	b	14242cc <tcgetattr@plt+0x14201fc>
   3d6c0:			; <UNDEFINED> instruction: 0xf85305cb
   3d6c4:			; <UNDEFINED> instruction: 0xb120003b
   3d6c8:	strtmi	r9, [fp], #-2818	; 0xfffff4fe
   3d6cc:			; <UNDEFINED> instruction: 0x07da685b
   3d6d0:	bls	172810 <tcgetattr@plt+0x16e740>
   3d6d4:	ldmdbne	r3, {r5, r9, sl, lr}^
   3d6d8:			; <UNDEFINED> instruction: 0xf8422501
   3d6dc:	subsvs	r8, sp, fp, lsr r0
   3d6e0:	stcl	7, cr15, [ip], {198}	; 0xc6
   3d6e4:	andle	r1, r5, r3, asr #24
   3d6e8:			; <UNDEFINED> instruction: 0xf43f2853
   3d6ec:			; <UNDEFINED> instruction: 0xf04faf73
   3d6f0:	movwls	r3, #29695	; 0x73ff
   3d6f4:			; <UNDEFINED> instruction: 0xf7c64620
   3d6f8:	blls	1386e0 <tcgetattr@plt+0x134610>
   3d6fc:	bcs	63f18 <tcgetattr@plt+0x5fe48>
   3d700:	movwcs	fp, #3864	; 0xf18
   3d704:	blmi	a69bd8 <tcgetattr@plt+0xa65b08>
   3d708:	bl	10e8fc <tcgetattr@plt+0x10a82c>
   3d70c:			; <UNDEFINED> instruction: 0xf8d909c9
   3d710:	orrlt	r3, r3, #4
   3d714:	blmi	7cffb0 <tcgetattr@plt+0x7cbee0>
   3d718:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3d71c:			; <UNDEFINED> instruction: 0xf8dd681a
   3d720:	subsmi	r3, sl, r4, lsr #8
   3d724:	stmdals	r7, {r0, r1, r2, r3, r5, r8, ip, lr, pc}
   3d728:	sfmmi	f7, 1, [ip, #-52]!	; 0xffffffcc
   3d72c:	svchi	0x00f0e8bd
   3d730:	svceq	0x0000f1b9
   3d734:	bmi	7f17c8 <tcgetattr@plt+0x7ed6f8>
   3d738:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   3d73c:			; <UNDEFINED> instruction: 0x4620b1fc
   3d740:	bl	47b660 <tcgetattr@plt+0x477590>
   3d744:	mvnscc	pc, #64, 4
   3d748:	ldmdale	r8, {r3, r4, r7, r9, lr}
   3d74c:	cfstrsge	mvf9, [r9], {-0}
   3d750:	blx	18103b8 <tcgetattr@plt+0x180c2e8>
   3d754:	strtmi	pc, [r0], -r9, lsl #5
   3d758:	ldrbtmi	r9, [fp], #-513	; 0xfffffdff
   3d75c:	addvs	pc, r0, #1325400064	; 0x4f000000
   3d760:			; <UNDEFINED> instruction: 0xf7c62101
   3d764:	strtmi	lr, [r0], -ip, asr #22
   3d768:			; <UNDEFINED> instruction: 0xf8cae71d
   3d76c:	str	r7, [r1, r0]!
   3d770:	stmdb	r0!, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3d774:	movwcs	lr, #18349	; 0x47ad
   3d778:	andcc	pc, r4, r9, asr #17
   3d77c:			; <UNDEFINED> instruction: 0xf04fe7ca
   3d780:	movwls	r3, #29695	; 0x73ff
   3d784:			; <UNDEFINED> instruction: 0xf7c6e7c6
   3d788:	svclt	0x0000e99a
   3d78c:	andeq	fp, r1, r4, asr #9
   3d790:	andeq	r0, r0, r0, asr #6
   3d794:	andeq	fp, r1, r8, lsr #9
   3d798:			; <UNDEFINED> instruction: 0x000091bc
   3d79c:	andeq	sl, r0, r6, ror #3
   3d7a0:	andeq	r3, r2, lr, lsr #20
   3d7a4:	andeq	r3, r2, r8, lsr #20
   3d7a8:	strdeq	r3, [r2], -r0
   3d7ac:	andeq	fp, r1, ip, lsr #6
   3d7b0:	andeq	r0, r0, r8, ror #8
   3d7b4:	andeq	sl, r0, lr, lsr r0
   3d7b8:	mvnsmi	lr, sp, lsr #18
   3d7bc:	addlt	r4, r2, r4, lsl #12
   3d7c0:			; <UNDEFINED> instruction: 0xb322460d
   3d7c4:			; <UNDEFINED> instruction: 0x8110f8df
   3d7c8:	strcs	pc, [r7, -r0, asr #7]
   3d7cc:			; <UNDEFINED> instruction: 0xf64f680e
   3d7d0:	ldrbtmi	r7, [r8], #1023	; 0x3ff
   3d7d4:			; <UNDEFINED> instruction: 0xf858600b
   3d7d8:	bcs	458bc <tcgetattr@plt+0x417ec>
   3d7dc:	ldmdahi	r3, {r0, r2, r4, r5, ip, lr, pc}
   3d7e0:	eorsle	r2, r6, r0, lsl #22
   3d7e4:	rscslt	r0, r6, #36, 4	; 0x40000002
   3d7e8:	teqmi	r4, #164, 4	; 0x4000000a
   3d7ec:			; <UNDEFINED> instruction: 0xf832e002
   3d7f0:	cmnlt	r3, #4, 30
   3d7f4:	mvnsle	r4, r3, lsr #5
   3d7f8:			; <UNDEFINED> instruction: 0x46208854
   3d7fc:	ldc2	7, cr15, [r4], {255}	; 0xff
   3d800:			; <UNDEFINED> instruction: 0x2320b908
   3d804:	strtmi	r6, [r0], -fp, lsr #32
   3d808:	pop	{r1, ip, sp, pc}
   3d80c:	ldfnep	f0, [r9], {240}	; 0xf0
   3d810:	blcs	8318d4 <tcgetattr@plt+0x82d804>
   3d814:	cdpmi	12, 3, cr13, cr1, cr7, {1}
   3d818:			; <UNDEFINED> instruction: 0xf856447e
   3d81c:	mvnslt	r2, r3, lsr r0
   3d820:	ldmdblt	r8, {r4, r6, fp, pc}
   3d824:	ldmhi	r0, {r0, r1, r2, r3, r4, sp, lr, pc}^
   3d828:	mvnlt	r3, r4, lsl #4
   3d82c:	mvnsle	r4, r0, lsr #5
   3d830:	andseq	r8, fp, #20, 16	; 0x140000
   3d834:	b	112a3c4 <tcgetattr@plt+0x11262f4>
   3d838:	tstmi	r3, #20, 8	; 0x14000000
   3d83c:	movwmi	pc, #1091	; 0x443	; <UNPREDICTABLE>
   3d840:	eorvs	r4, fp, r0, lsr #12
   3d844:	pop	{r1, ip, sp, pc}
   3d848:	bl	25e010 <tcgetattr@plt+0x259f40>
   3d84c:	ldmdavs	fp, {r0, r1, r2, r6, r7, r8, r9}^
   3d850:			; <UNDEFINED> instruction: 0xf64fb36b
   3d854:			; <UNDEFINED> instruction: 0x4620741f
   3d858:	pop	{r1, ip, sp, pc}
   3d85c:	bl	1de024 <tcgetattr@plt+0x1d9f54>
   3d860:	stmdavs	r9, {r0, r1, r6, r7, r8}^
   3d864:			; <UNDEFINED> instruction: 0xf04fb361
   3d868:			; <UNDEFINED> instruction: 0x462034ff
   3d86c:	pop	{r1, ip, sp, pc}
   3d870:	ldmdbmi	fp, {r4, r5, r6, r7, r8, pc}
   3d874:			; <UNDEFINED> instruction: 0xf8514479
   3d878:	ldmdblt	r3!, {r1, r4, r5, ip, sp}
   3d87c:	bcs	64a088 <tcgetattr@plt+0x645fb8>
   3d880:	ldrtcs	sp, [pc], #-505	; 3d888 <tcgetattr@plt+0x397b8>
   3d884:	ldr	r6, [lr, ip, lsr #32]!
   3d888:	ldmdahi	r8, {r2, r8, r9, ip, sp}^
   3d88c:	rscsle	r2, r5, r0, lsl #16
   3d890:	mvnsle	r4, r0, lsr #5
   3d894:	andseq	r8, r2, #28, 16	; 0x1c0000
   3d898:	b	10ea42c <tcgetattr@plt+0x10e635c>
   3d89c:	tstmi	sl, #20, 8	; 0x14000000
   3d8a0:	andmi	pc, r0, #1107296256	; 0x42000000
   3d8a4:	eorvs	r4, sl, r0, lsr #12
   3d8a8:	pop	{r1, ip, sp, pc}
   3d8ac:			; <UNDEFINED> instruction: 0x461181f0
   3d8b0:			; <UNDEFINED> instruction: 0xf7ff4638
   3d8b4:			; <UNDEFINED> instruction: 0xf858fe61
   3d8b8:	bcs	4599c <tcgetattr@plt+0x418cc>
   3d8bc:	strb	sp, [r8, pc, lsl #3]
   3d8c0:			; <UNDEFINED> instruction: 0x46184611
   3d8c4:			; <UNDEFINED> instruction: 0xf7ff9301
   3d8c8:	blls	bd22c <tcgetattr@plt+0xb915c>
   3d8cc:	eorscs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   3d8d0:			; <UNDEFINED> instruction: 0xd1a52a00
   3d8d4:	svclt	0x0000e7c7
   3d8d8:	andeq	r3, r2, r6, lsr #16
   3d8dc:	andeq	r3, r2, r0, ror #15
   3d8e0:	andeq	r3, r2, r4, lsl #15
   3d8e4:	eorsle	r2, r0, r8, lsl #20
   3d8e8:	push	{r1, r3, r4, r8, r9, fp, lr}
   3d8ec:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   3d8f0:	andscs	r4, r8, #24117248	; 0x1700000
   3d8f4:	movwcc	pc, #31490	; 0x7b02	; <UNPREDICTABLE>
   3d8f8:	strmi	r4, [lr], -r5, lsl #12
   3d8fc:	cmnlt	r4, ip, asr r9
   3d900:	and	r3, r3, r1, lsl #24
   3d904:			; <UNDEFINED> instruction: 0xff58f7ff
   3d908:	tstle	r4, r2, asr #24
   3d90c:	svccc	0x0001f814
   3d910:	ldrtmi	r2, [r1], -r0, lsl #4
   3d914:	blcs	4f1bc <tcgetattr@plt+0x4b0ec>
   3d918:	bmi	4320f0 <tcgetattr@plt+0x42e020>
   3d91c:	ldrbtmi	r2, [sl], #-792	; 0xfffffce8
   3d920:	strcs	pc, [r7, -r3, lsl #22]
   3d924:	strhlt	r6, [r3, #-139]	; 0xffffff75
   3d928:	ldrtmi	r2, [r1], -r0, lsl #4
   3d92c:			; <UNDEFINED> instruction: 0xf7ff4628
   3d930:	mcrrne	15, 4, pc, r3, cr3	; <UNPREDICTABLE>
   3d934:	pop	{r0, ip, lr, pc}
   3d938:			; <UNDEFINED> instruction: 0x463181f0
   3d93c:			; <UNDEFINED> instruction: 0xf04f4628
   3d940:	andcs	r3, r0, #-67108861	; 0xfc000003
   3d944:	ldrhmi	lr, [r0, #141]!	; 0x8d
   3d948:			; <UNDEFINED> instruction: 0xf04fe736
   3d94c:	andcs	r3, r1, #-67108861	; 0xfc000003
   3d950:	svclt	0x0000e732
   3d954:	andeq	lr, r1, r2, ror r1
   3d958:	andeq	lr, r1, r2, asr #2
   3d95c:			; <UNDEFINED> instruction: 0x4605b570
   3d960:	cmnlt	r9, #130	; 0x82
   3d964:	ldclle	8, cr2, [r3, #-1020]	; 0xfffffc04
   3d968:	strcs	pc, [r7], -r0, asr #7
   3d96c:	cdpcs	2, 4, cr11, cr5, cr4, {6}
   3d970:	ldrtcs	fp, [r6], -r8, lsl #30
   3d974:	cdpcs	0, 4, cr13, cr8, cr6, {0}
   3d978:	ldrtcs	fp, [r7], -r8, lsl #30
   3d97c:	cdpcs	0, 4, cr13, cr3, cr2, {0}
   3d980:	ldrtcs	fp, [r5], -r8, lsl #30
   3d984:	ldrbtmi	r4, [sp], #-3404	; 0xfffff2b4
   3d988:	eorsne	pc, r6, r5, asr r8	; <UNPREDICTABLE>
   3d98c:	rsbsle	r2, r2, r0, lsl #18
   3d990:	ldmdblt	r3!, {r0, r1, r3, fp, pc}
   3d994:	adcmi	lr, r3, #61	; 0x3d
   3d998:			; <UNDEFINED> instruction: 0xf831d064
   3d99c:	blcs	4d5b4 <tcgetattr@plt+0x494e4>
   3d9a0:	ldreq	sp, [sp], #-55	; 0xffffffc9
   3d9a4:	andeq	pc, lr, #201326595	; 0xc000003
   3d9a8:	adcmi	sp, r2, #1027604480	; 0x3d400000
   3d9ac:			; <UNDEFINED> instruction: 0xf831dbf5
   3d9b0:	adcmi	r3, r3, #4, 24	; 0x400
   3d9b4:			; <UNDEFINED> instruction: 0xf831dcf1
   3d9b8:	bne	ff9489c8 <tcgetattr@plt+0xff9448f8>
   3d9bc:	eor	r4, r8, r4, lsl r4
   3d9c0:	eorle	r1, r9, r4, asr ip
   3d9c4:	stcle	8, cr2, [r1, #-508]!	; 0xfffffe04
   3d9c8:	vstrle	s5, [r6, #-124]	; 0xffffff84
   3d9cc:	ldrbtmi	r4, [ip], #-3131	; 0xfffff3c5
   3d9d0:	eorsne	pc, r2, r4, asr r8	; <UNPREDICTABLE>
   3d9d4:	eorsle	r2, ip, r0, lsl #18
   3d9d8:	ldmdblt	r3!, {r0, r1, r3, r6, fp, pc}
   3d9dc:	addsmi	lr, sp, #61	; 0x3d
   3d9e0:	stmiahi	fp, {r2, r6, ip, lr, pc}^
   3d9e4:	blcs	49dfc <tcgetattr@plt+0x45d2c>
   3d9e8:	stmdahi	ip, {r0, r1, r2, r4, r5, ip, lr, pc}
   3d9ec:	ldrble	r0, [r6, #1056]!	; 0x420
   3d9f0:	lfmle	f4, 2, [r6], #628	; 0x274
   3d9f4:	stceq	8, cr15, [r2], {49}	; 0x31
   3d9f8:	lfmle	f4, 2, [r0], #672	; 0x2a0
   3d9fc:	stccc	8, cr15, [r4], {49}	; 0x31
   3da00:	bl	fe97f24c <tcgetattr@plt+0xfe97b17c>
   3da04:	ldrmi	r0, [ip], #-1024	; 0xfffffc00
   3da08:	eors	sp, r1, r3, lsl #8
   3da0c:	ldrble	r0, [fp, #1556]	; 0x614
   3da10:	strtmi	r4, [r0], -ip, lsr #12
   3da14:	ldcllt	0, cr11, [r0, #-8]!
   3da18:	ldclle	8, cr2, [r9, #1020]!	; 0x3fc
   3da1c:	strtcs	r4, [r0], #-3624	; 0xfffff1d8
   3da20:			; <UNDEFINED> instruction: 0xf856447e
   3da24:	stmdblt	fp!, {r2, r4, r5, ip, sp}^
   3da28:	cfstrscs	mvf3, [r0], {1}
   3da2c:	ldrtcs	sp, [pc], #-505	; 3da34 <tcgetattr@plt+0x39964>
   3da30:	addsmi	lr, r5, #62652416	; 0x3bc0000
   3da34:			; <UNDEFINED> instruction: 0xf833dc05
   3da38:	adcmi	r0, r8, #512	; 0x200
   3da3c:	addsmi	sp, r5, #2752	; 0xac0
   3da40:	movwcc	sp, #16422	; 0x4026
   3da44:	bcs	5fbb4 <tcgetattr@plt+0x5bae4>
   3da48:	ldmdahi	r9, {r1, r2, r3, r5, r6, r7, ip, lr, pc}
   3da4c:	ldrble	r0, [r6, #1032]!	; 0x408
   3da50:	bl	177a14 <tcgetattr@plt+0x173944>
   3da54:	ldmdavs	fp, {r1, r6, r7, r8, r9}^
   3da58:			; <UNDEFINED> instruction: 0xf04fb323
   3da5c:			; <UNDEFINED> instruction: 0x462034ff
   3da60:	ldcllt	0, cr11, [r0, #-8]!
   3da64:	strtmi	r8, [r0], -ip, asr #16
   3da68:	ldcllt	0, cr11, [r0, #-8]!
   3da6c:	ldrble	r0, [r0], #1555	; 0x613
   3da70:	strcs	lr, [r2], #-2628	; 0xfffff5bc
   3da74:	bl	1b79b0 <tcgetattr@plt+0x1b38e0>
   3da78:	ldmdavs	fp, {r1, r2, r6, r7, r8, r9}^
   3da7c:	bicle	r2, r8, r0, lsl #22
   3da80:			; <UNDEFINED> instruction: 0xf7ff4630
   3da84:			; <UNDEFINED> instruction: 0xf855fd79
   3da88:	stmdbcs	r0, {r1, r2, r4, r5, ip}
   3da8c:	strb	sp, [r0, r0, lsl #3]
   3da90:	strcs	lr, [r4], #-2625	; 0xfffff5bf
   3da94:			; <UNDEFINED> instruction: 0xf833e7bd
   3da98:	bne	b08ab0 <tcgetattr@plt+0xb049e0>
   3da9c:	b	110eaf0 <tcgetattr@plt+0x110aa20>
   3daa0:	ldr	r2, [r6, r4, lsl #8]!
   3daa4:	andls	r4, r1, #16, 12	; 0x1000000
   3daa8:	stc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
   3daac:			; <UNDEFINED> instruction: 0xf8549a01
   3dab0:	stmdbcs	r0, {r1, r4, r5, ip}
   3dab4:	bfi	sp, r0, #3, #14
   3dab8:	andeq	r3, r2, r2, ror r6
   3dabc:	andeq	r3, r2, sl, lsr #12
   3dac0:	ldrdeq	r3, [r2], -r8
   3dac4:	eorle	r2, lr, r8, lsl #22
   3dac8:	mvnsmi	lr, sp, lsr #18
   3dacc:	ldmdaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3dad0:	vqrdmulh.s<illegal width 8>	d15, d3, d8
   3dad4:	ldrbtmi	r4, [ip], #-3094	; 0xfffff3ea
   3dad8:	stmiavs	r4!, {r2, r3, r4, sl, lr}
   3dadc:	stmvs	r4, {r2, r8, r9, ip, sp, pc}
   3dae0:	stmdavs	r5, {r1, r4, r6, r9, fp, ip}
   3dae4:	bl	18eb1c <tcgetattr@plt+0x18aa4c>
   3dae8:	ldrle	r0, [r9], #-1
   3daec:	ldrdhi	pc, [r4], #-143	; 0xffffff71
   3daf0:	stmiane	r6!, {r0, r9, ip, sp}
   3daf4:	ldrmi	r4, [r8], #1272	; 0x4f8
   3daf8:	blcc	bbb50 <tcgetattr@plt+0xb7a80>
   3dafc:			; <UNDEFINED> instruction: 0xf04f4605
   3db00:	strdcs	r3, [r1, -pc]
   3db04:			; <UNDEFINED> instruction: 0xf8d8b953
   3db08:			; <UNDEFINED> instruction: 0xf8150008
   3db0c:	b	121c718 <tcgetattr@plt+0x1218648>
   3db10:			; <UNDEFINED> instruction: 0xf7ff2000
   3db14:	addmi	pc, r7, #35, 30	; 0x8c
   3db18:	tstle	r6, r8, lsr #12
   3db1c:	strhle	r4, [fp, #36]!	; 0x24
   3db20:	ldmfd	sp!, {sp}
   3db24:	strdcs	r8, [r0], -r0
   3db28:	andcs	r4, r1, r0, ror r7
   3db2c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3db30:	andeq	sp, r1, sl, lsl #31
   3db34:	andeq	sp, r1, ip, ror #30
   3db38:	eorle	r2, sl, r8, lsl #18
   3db3c:	andscs	r4, r8, #23552	; 0x5c00
   3db40:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   3db44:	strmi	r4, [r5], -lr, lsl #12
   3db48:	movwcc	pc, #6914	; 0x1b02	; <UNPREDICTABLE>
   3db4c:	cmplt	ip, ip, asr r9
   3db50:	and	r3, r3, r1, lsl #24
   3db54:			; <UNDEFINED> instruction: 0xff02f7ff
   3db58:	tstle	r2, r2, asr #24
   3db5c:	svccs	0x0001f814
   3db60:	strtmi	r2, [r8], -r0, lsl #2
   3db64:	mvnsle	r2, r0, lsl #20
   3db68:	tstcs	r8, #212992	; 0x34000
   3db6c:	blx	10ed5a <tcgetattr@plt+0x10ac8a>
   3db70:	ldmvs	r2!, {r1, r2, r9, sl, ip}
   3db74:	tstcs	r0, r2, lsr r1
   3db78:			; <UNDEFINED> instruction: 0xf7ff4628
   3db7c:	mcrrne	14, 14, pc, r3, cr15	; <UNPREDICTABLE>
   3db80:	ldcllt	0, cr13, [r0, #-0]
   3db84:			; <UNDEFINED> instruction: 0xf04f4628
   3db88:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   3db8c:	tstcs	r0, r0, ror r0
   3db90:			; <UNDEFINED> instruction: 0xf04fe6e4
   3db94:	strdcs	r3, [r1, -pc]
   3db98:	svclt	0x0000e6e0
   3db9c:	andeq	sp, r1, lr, lsl pc
   3dba0:	strdeq	sp, [r1], -r4
   3dba4:	ldmdami	sl!, {r0, r1, r9, sl, lr}
   3dba8:			; <UNDEFINED> instruction: 0x4614b5f0
   3dbac:	ldrbtmi	r4, [r8], #-2617	; 0xfffff5c7
   3dbb0:	addlt	r4, r3, r1, lsr #5
   3dbb4:	ldmdavs	r2, {r1, r7, fp, ip, lr}
   3dbb8:			; <UNDEFINED> instruction: 0xf04f9201
   3dbbc:	suble	r0, r0, r0, lsl #4
   3dbc0:	andeq	pc, r8, #1073741868	; 0x4000002c
   3dbc4:	andcs	fp, r1, #24, 30	; 0x60
   3dbc8:	svclt	0x00182c08
   3dbcc:	teqle	r8, r8, lsl #18
   3dbd0:	ldmdavs	r8, {r0, r4, r5, r8, sl, fp, lr}
   3dbd4:			; <UNDEFINED> instruction: 0xf8c5447d
   3dbd8:			; <UNDEFINED> instruction: 0xf8950800
   3dbdc:	ldmhi	pc, {r1, fp, sp, lr}	; <UNPREDICTABLE>
   3dbe0:			; <UNDEFINED> instruction: 0x2e007998
   3dbe4:	andcs	fp, r0, #24, 30	; 0x60
   3dbe8:	stmdavc	r4, {r0, r2, r5, r7, fp, ip, sp, lr, pc}
   3dbec:	stmdaeq	r6, {r0, r2, r7, fp, ip, sp, lr, pc}
   3dbf0:	teqle	sl, r0, lsl #20
   3dbf4:	stmdbcs	r8, {r1, r2, r3, r5, r8, r9, ip, sp, pc}
   3dbf8:	stmdaeq	r0, {r0, r2, r4, r7, fp, ip, sp, lr, pc}
   3dbfc:			; <UNDEFINED> instruction: 0xf895bf08
   3dc00:	b	104bc14 <tcgetattr@plt+0x1047b44>
   3dc04:	svclt	0x00082006
   3dc08:	andmi	lr, r3, r0, asr #20
   3dc0c:	ldrbtmi	r4, [sp], #-3363	; 0xfffff2dd
   3dc10:	stmdacc	r6, {r0, r2, r4, r7, fp, ip, sp, lr, pc}
   3dc14:	strtmi	fp, [r1], -r3, lsl #22
   3dc18:			; <UNDEFINED> instruction: 0xff8ef7ff
   3dc1c:			; <UNDEFINED> instruction: 0x2c084a20
   3dc20:			; <UNDEFINED> instruction: 0x2320ea4f
   3dc24:			; <UNDEFINED> instruction: 0xf882447a
   3dc28:	svclt	0x00180800
   3dc2c:	andvs	pc, r0, r2, lsl #10
   3dc30:	stmdacc	r2, {r1, r7, fp, ip, sp, lr, pc}
   3dc34:	strne	fp, [r3], #-3842	; 0xfffff0fe
   3dc38:	andvs	pc, r0, r2, lsl #10
   3dc3c:	stmdacc	r3, {r1, r7, fp, ip, sp, lr, pc}
   3dc40:	ldrmi	lr, [r8], -r0
   3dc44:	blmi	5104a8 <tcgetattr@plt+0x50c3d8>
   3dc48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3dc4c:	blls	97cbc <tcgetattr@plt+0x93bec>
   3dc50:	tstle	fp, sl, asr r0
   3dc54:	ldcllt	0, cr11, [r0, #12]!
   3dc58:	strbtmi	r4, [r9], -r2, lsr #12
   3dc5c:			; <UNDEFINED> instruction: 0xf7ff9300
   3dc60:	blls	7d56c <tcgetattr@plt+0x7949c>
   3dc64:	stmdacc	r6, {r0, r2, r7, fp, ip, sp, lr, pc}
   3dc68:	stmdami	pc, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   3dc6c:	ldrbtmi	r2, [r8], #-536	; 0xfffffde8
   3dc70:	tsteq	r1, r2, lsl #22	; <UNPREDICTABLE>
   3dc74:	sbclt	r6, r2, #136, 16	; 0x880000
   3dc78:	stmdacs	r2, {r0, r2, r7, fp, ip, sp, lr, pc}
   3dc7c:	rscle	r2, r0, r0, lsl #20
   3dc80:			; <UNDEFINED> instruction: 0xf8950200
   3dc84:	addlt	r3, r0, #0, 16
   3dc88:			; <UNDEFINED> instruction: 0xe7bf4318
   3dc8c:	svc	0x0016f7c5
   3dc90:	muleq	r1, r6, lr
   3dc94:	andeq	r0, r0, r0, asr #6
   3dc98:	andeq	r3, r2, r4, lsr #8
   3dc9c:	andeq	r3, r2, sl, ror #7
   3dca0:	ldrdeq	r3, [r2], -r4
   3dca4:	strdeq	sl, [r1], -ip
   3dca8:	strdeq	sp, [r1], -r2
   3dcac:	svcmi	0x00f0e92d
   3dcb0:	bmi	fe60f700 <tcgetattr@plt+0xfe60b630>
   3dcb4:	blmi	fe60f538 <tcgetattr@plt+0xfe60b468>
   3dcb8:	ldrbtmi	r4, [sl], #-1466	; 0xfffffa46
   3dcbc:	strmi	fp, [r6], -r9, lsl #1
   3dcc0:	bmi	fe594014 <tcgetattr@plt+0xfe58ff44>
   3dcc4:	movwls	r6, #30747	; 0x781b
   3dcc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3dccc:	andle	r4, lr, sl, ror r4
   3dcd0:	bleq	27a3c0 <tcgetattr@plt+0x2762f0>
   3dcd4:	svclt	0x00184688
   3dcd8:	bleq	b9e1c <tcgetattr@plt+0xb5d4c>
   3dcdc:	svclt	0x000c2f08
   3dce0:			; <UNDEFINED> instruction: 0xf00b2300
   3dce4:	stmdbcs	r0, {r0, r8, r9}
   3dce8:	movwcs	fp, #7944	; 0x1f08
   3dcec:	bmi	fe32a280 <tcgetattr@plt+0xfe3261b0>
   3dcf0:	ldrbtmi	r4, [sl], #-2952	; 0xfffff478
   3dcf4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3dcf8:	subsmi	r9, sl, r7, lsl #22
   3dcfc:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
   3dd00:	andlt	r4, r9, r0, lsr r6
   3dd04:	svchi	0x00f0e8bd
   3dd08:	stmvs	r1, {r0, r2, r7, r8, r9, fp, lr}
   3dd0c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3dd10:			; <UNDEFINED> instruction: 0xf0004299
   3dd14:	stcmi	0, cr8, [r3], {213}	; 0xd5
   3dd18:			; <UNDEFINED> instruction: 0xf8d4447c
   3dd1c:	strbmi	r3, [r3, #-2056]	; 0xfffff7f8
   3dd20:			; <UNDEFINED> instruction: 0xf604bfbc
   3dd24:	strcs	r0, [r0, #-1036]	; 0xfffffbf4
   3dd28:	ldmdbmi	pc!, {r0, r4, r5, r6, r8, r9, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3dd2c:	ldmdbvs	r2!, {r3, r4, sp}
   3dd30:	svceq	0x0000f1b8
   3dd34:	ldmdbvs	r5!, {r0, r3, r4, r5, r6, sl, lr}^
   3dd38:	movweq	pc, #50689	; 0xc601	; <UNPREDICTABLE>
   3dd3c:	ldmdami	ip!, {r0, r4, r6, r7, fp, ip, sp, lr, pc}
   3dd40:	movwcc	pc, #19200	; 0x4b00	; <UNPREDICTABLE>
   3dd44:	stmdacc	r0, {r0, r6, r7, fp, ip, sp, lr, pc}^
   3dd48:	stmib	r3, {r0, r4, r5, r6, fp, sp, lr}^
   3dd4c:	subsvs	r2, r9, r4, lsl #10
   3dd50:	sbcshi	pc, r3, r0, asr #6
   3dd54:	strcs	r4, [r0, #-2933]	; 0xfffff48b
   3dd58:	ldrbtmi	r4, [fp], #-2677	; 0xfffff58b
   3dd5c:	andls	r4, r1, #2046820352	; 0x7a000000
   3dd60:	movwcc	pc, #43776	; 0xab00	; <UNPREDICTABLE>
   3dd64:	ldrbtmi	r4, [sl], #-2675	; 0xfffff58d
   3dd68:	stmib	sp, {r0, r2, r9, ip, pc}^
   3dd6c:	ldrtmi	fp, [fp], r2, lsl #6
   3dd70:	blls	f5e24 <tcgetattr@plt+0xf1d54>
   3dd74:	svclt	0x00cc2cff
   3dd78:			; <UNDEFINED> instruction: 0xf0032300
   3dd7c:	tstlt	fp, r1, lsl #6
   3dd80:	ldmvs	fp, {r0, r1, r8, r9, fp, ip, pc}
   3dd84:	strcs	lr, [r3], #-2628	; 0xfffff5bc
   3dd88:	svcpl	0x00f8f414
   3dd8c:			; <UNDEFINED> instruction: 0xf414d032
   3dd90:			; <UNDEFINED> instruction: 0xd12f4f60
   3dd94:	strbmi	r1, [r3, #-3179]	; 0xfffff395
   3dd98:	blmi	1a3231c <tcgetattr@plt+0x1a2e24c>
   3dd9c:			; <UNDEFINED> instruction: 0x4638273f
   3dda0:	ldrbtmi	r4, [fp], #-1605	; 0xfffff9bb
   3dda4:			; <UNDEFINED> instruction: 0xf8d32400
   3dda8:	stmdavs	fp, {r6, fp, ip}
   3ddac:	svceq	0x0008f1bb
   3ddb0:	strne	fp, [r0], #-3848	; 0xfffff0f8
   3ddb4:	andvc	pc, r9, r3, lsl #16
   3ddb8:			; <UNDEFINED> instruction: 0xf803688b
   3ddbc:	svclt	0x00044009
   3ddc0:			; <UNDEFINED> instruction: 0xf80368cb
   3ddc4:	strmi	r0, [r8, #9]!
   3ddc8:	ldmvs	r1!, {r0, r1, r2, r5, r6, r8, sl, fp, ip, lr, pc}
   3ddcc:	svceq	0x0008f1ba
   3ddd0:			; <UNDEFINED> instruction: 0x46a96837
   3ddd4:	ldclpl	13, cr5, [ip, #-300]!	; 0xfffffed4
   3ddd8:	strcs	lr, [r3], #-2628	; 0xfffff5bc
   3dddc:	ldmvs	r3!, {r0, r3, r6, r7, r8, ip, lr, pc}^
   3dde0:	ldfplp	f1, [fp, #-16]
   3dde4:	strmi	lr, [r3], #-2628	; 0xfffff5bc
   3dde8:			; <UNDEFINED> instruction: 0xf7ff4620
   3ddec:	stmdbls	r4, {r0, r2, r3, r4, r8, fp, ip, sp, lr, pc}
   3ddf0:	bicle	r2, pc, r0, lsl #16
   3ddf4:	ldrbmi	r4, [r9], -r0, lsr #12
   3ddf8:	mrc2	7, 4, pc, cr14, cr15, {7}
   3ddfc:	strcc	r9, [r1, #-2817]	; 0xfffff4ff
   3de00:	stmdane	r0, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
   3de04:	vmlal.u<illegal width 8>	<illegal reg q13.5>, d16, d3[1]
   3de08:	strb	r2, [lr, r7, lsl #8]
   3de0c:	stmdavs	r0!, {r0, r8, sl, sp}
   3de10:	rsble	r2, sp, r0, lsl #16
   3de14:			; <UNDEFINED> instruction: 0xf7c54641
   3de18:	eorvs	lr, r0, r0, ror lr
   3de1c:	stmdacs	r0, {r5, r7, fp, sp, lr}
   3de20:	strbmi	sp, [r1], -r1, rrx
   3de24:	cdp	7, 6, cr15, cr8, cr5, {6}
   3de28:	stmiavs	r0!, {r5, r7, sp, lr}^
   3de2c:	subsle	r2, r5, r0, lsl #16
   3de30:			; <UNDEFINED> instruction: 0xf7c54641
   3de34:	rscvs	lr, r0, r2, ror #28
   3de38:	blcs	57ecc <tcgetattr@plt+0x53dfc>
   3de3c:	stmiavs	r3!, {r0, r1, r2, r3, r4, r6, ip, lr, pc}
   3de40:	subsle	r2, ip, r0, lsl #22
   3de44:	blcs	581d8 <tcgetattr@plt+0x54108>
   3de48:	ldrcc	sp, [r8], #-89	; 0xffffffa7
   3de4c:	sbcsle	r2, sp, r0, lsl #26
   3de50:	ldrbtmi	r4, [fp], #-2874	; 0xfffff4c6
   3de54:	stmdahi	r8, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
   3de58:			; <UNDEFINED> instruction: 0xf811e767
   3de5c:	strtmi	ip, [r0], -r3
   3de60:	stmdbge	r6, {r2, r3, r4, r5, r6, r7, sl, fp, ip, lr}
   3de64:	movwls	r4, #18010	; 0x465a
   3de68:	strcs	lr, [ip], #-2628	; 0xfffff5bc
   3de6c:			; <UNDEFINED> instruction: 0xf7ff9406
   3de70:			; <UNDEFINED> instruction: 0xf1bbfd39
   3de74:	blls	141a9c <tcgetattr@plt+0x13d9cc>
   3de78:	ldmdbmi	r1!, {r0, r1, r3, r4, ip, lr, pc}
   3de7c:			; <UNDEFINED> instruction: 0xf8d14479
   3de80:	stmvs	ip, {r6, fp, ip}
   3de84:	ldrmi	r1, [r9], r7, lsl #4
   3de88:	stmdavs	fp, {r0, r1, r2, r5, r6, r8, sl, ip, lr}
   3de8c:	strcc	r5, [r2, #-1368]	; 0xfffffaa8
   3de90:	vmlal.u8	<illegal reg q12.5>, d0, d6
   3de94:	sbclt	r2, r7, #117440512	; 0x7000000
   3de98:	blmi	af7cbc <tcgetattr@plt+0xaf3bec>
   3de9c:	ldrbtmi	r4, [fp], #-1550	; 0xfffff9f2
   3dea0:	ldmdami	ip!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
   3dea4:			; <UNDEFINED> instruction: 0xf0844b28
   3dea8:	ldrbtmi	r0, [fp], #-1025	; 0xfffffbff
   3deac:	ldmdami	ip!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
   3deb0:	bls	1b7b2c <tcgetattr@plt+0x1b3a5c>
   3deb4:			; <UNDEFINED> instruction: 0xf8d21407
   3deb8:	stmiavs	ip, {r6, fp, ip}^
   3debc:	strb	r5, [r0, r7, ror #10]!
   3dec0:	addsmi	r6, r9, #12779520	; 0xc30000
   3dec4:	svcge	0x0027f47f
   3dec8:	andscs	r4, r8, #32, 22	; 0x8000
   3decc:	blx	cf0c2 <tcgetattr@plt+0xcaff2>
   3ded0:	ldmvs	fp, {r1, r3, r8, r9, ip, sp}
   3ded4:			; <UNDEFINED> instruction: 0xf47f2b00
   3ded8:	smlad	r8, lr, pc, sl	; <UNPREDICTABLE>
   3dedc:			; <UNDEFINED> instruction: 0xf7c54640
   3dee0:	rscvs	lr, r0, lr, asr #29
   3dee4:	strbmi	lr, [r0], -r8, lsr #15
   3dee8:	cdp	7, 12, cr15, cr8, cr5, {6}
   3deec:	ldr	r6, [ip, r0, lsr #1]
   3def0:			; <UNDEFINED> instruction: 0xf7c54640
   3def4:	eorvs	lr, r0, r4, asr #29
   3def8:			; <UNDEFINED> instruction: 0x461ee790
   3defc:	blmi	577e4c <tcgetattr@plt+0x573d7c>
   3df00:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   3df04:	stmdacs	r8, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
   3df08:			; <UNDEFINED> instruction: 0xf7c5e6f1
   3df0c:	svclt	0x0000edd8
   3df10:	andeq	sl, r1, sl, lsl #27
   3df14:	andeq	r0, r0, r0, asr #6
   3df18:	andeq	sl, r1, r8, ror sp
   3df1c:	andeq	sl, r1, r2, asr sp
   3df20:	andeq	r0, r0, r4, lsr r4
   3df24:	andeq	r3, r2, r0, ror #5
   3df28:	andeq	r3, r2, r4, asr #5
   3df2c:	andeq	sp, r1, r6, lsl #26
   3df30:	muleq	r2, ip, r2
   3df34:	muleq	r2, r2, r2
   3df38:	andeq	r3, r2, r6, asr r2
   3df3c:	andeq	r3, r2, r6, lsr #3
   3df40:	andeq	r3, r2, ip, ror r1
   3df44:	andeq	r3, r2, sl, asr r1
   3df48:	andeq	r3, r2, lr, asr #2
   3df4c:	muleq	r1, r4, fp
   3df50:	strdeq	r3, [r2], -r6
   3df54:	svcmi	0x00f0e92d
   3df58:	bvs	12a194 <tcgetattr@plt+0x1260c4>
   3df5c:	andeq	pc, r8, #1073741864	; 0x40000028
   3df60:	ldmmi	fp!, {r1, r7, r9, sl, lr}
   3df64:	blx	fece2388 <tcgetattr@plt+0xfecde2b8>
   3df68:	ldmibmi	sl!, {r1, r7, r9, ip, sp, lr, pc}
   3df6c:	blcc	24f154 <tcgetattr@plt+0x24b084>
   3df70:	subsne	lr, r2, #323584	; 0x4f000
   3df74:	stmdapl	r1, {r3, r4, r5, r7, sl, fp, lr}^
   3df78:	movwcs	fp, #7960	; 0x1f18
   3df7c:	ldrbtmi	r4, [ip], #-659	; 0xfffffd6d
   3df80:	tstls	fp, r9, lsl #16
   3df84:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   3df88:	rschi	pc, sl, r0, asr #32
   3df8c:	blmi	fed50a60 <tcgetattr@plt+0xfed4c990>
   3df90:	stmiapl	r6!, {r1, r5, r7, fp, ip, lr}^
   3df94:			; <UNDEFINED> instruction: 0xf8d66817
   3df98:	mvnlt	r8, r0
   3df9c:	ldrsbpl	pc, [r0], #135	; 0x87	; <UNPREDICTABLE>
   3dfa0:	ands	fp, r6, r5, lsl r9
   3dfa4:			; <UNDEFINED> instruction: 0xb1a5682d
   3dfa8:	bvs	16d895c <tcgetattr@plt+0x16d488c>
   3dfac:	ldrbmi	r6, [r2, #-2514]	; 0xfffff62e
   3dfb0:	bvs	6f2798 <tcgetattr@plt+0x6ee6c8>
   3dfb4:	bcs	56088 <tcgetattr@plt+0x51fb8>
   3dfb8:	ldrmi	sp, [r8, #244]	; 0xf4
   3dfbc:	ldrmi	fp, [r0], r8, lsl #30
   3dfc0:			; <UNDEFINED> instruction: 0xffcef7fb
   3dfc4:	bvs	6d8098 <tcgetattr@plt+0x6d3fc8>
   3dfc8:	mvnsle	r2, r0, lsl #20
   3dfcc:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   3dfd0:	ldmdavs	pc!, {r1, r3, r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
   3dfd4:	mvnle	r2, r0, lsl #30
   3dfd8:	cmpcc	ip, #72351744	; 0x4500000	; <UNPREDICTABLE>
   3dfdc:			; <UNDEFINED> instruction: 0x2014f8da
   3dfe0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   3dfe4:	andhi	pc, r0, r6, asr #17
   3dfe8:	blcs	4f03c <tcgetattr@plt+0x4af6c>
   3dfec:	adcshi	pc, r8, r0, asr #6
   3dff0:			; <UNDEFINED> instruction: 0xf50a4b9c
   3dff4:	ldrhcc	r4, [ip, #-22]	; 0xffffffea
   3dff8:			; <UNDEFINED> instruction: 0x9108489b
   3dffc:	ldmibmi	fp, {r0, r1, r4, r6, r7, r9, sl, lr}
   3e000:	andls	r4, r9, r8, ror r4
   3e004:	tstls	r4, r9, ror r4
   3e008:	mrsls	r2, (UNDEF: 21)
   3e00c:	andls	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   3e010:	ldmvs	r3!, {r1, r4, sp, lr, pc}^
   3e014:			; <UNDEFINED> instruction: 0xf8dbbb4b
   3e018:	tstcs	r8, r0, lsr #32
   3e01c:	blx	a404a <tcgetattr@plt+0x9ff7a>
   3e020:	ldmvs	fp, {r0, r1, r8, r9}
   3e024:	blls	26cc58 <tcgetattr@plt+0x268b88>
   3e028:	ldmdavs	fp, {r0, r2, r8, fp, ip, pc}
   3e02c:	tstls	r5, r1, lsl #2
   3e030:	addmi	r4, fp, #318767104	; 0x13000000
   3e034:	addshi	pc, r3, r0, asr #6
   3e038:	addsmi	r9, r1, #81920	; 0x14000
   3e03c:	svclt	0x00ab460b
   3e040:	vmla.i8	d25, d2, d5
   3e044:			; <UNDEFINED> instruction: 0xf645538c
   3e048:			; <UNDEFINED> instruction: 0xf85b3368
   3e04c:	svclt	0x00a53003
   3e050:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   3e054:	ldrcs	r1, [r8], -lr, lsl #21
   3e058:	blx	864c2 <tcgetattr@plt+0x823f2>
   3e05c:			; <UNDEFINED> instruction: 0xf8d93606
   3e060:			; <UNDEFINED> instruction: 0xf8d63000
   3e064:	ldrmi	r8, [r8, #8]
   3e068:			; <UNDEFINED> instruction: 0xf8dbd0d3
   3e06c:			; <UNDEFINED> instruction: 0xf1baa010
   3e070:	svclt	0x00c20f00
   3e074:	strcs	r4, [r0], #-1618	; 0xfffff9ae
   3e078:			; <UNDEFINED> instruction: 0xa01cf8dd
   3e07c:	ldrb	sp, [r2, r7, asr #24]
   3e080:	ldclle	13, cr2, [fp, #-1020]!	; 0xfffffc04
   3e084:	ldrdcc	pc, [r0], -r9
   3e088:			; <UNDEFINED> instruction: 0xf0004543
   3e08c:			; <UNDEFINED> instruction: 0xf41580b1
   3e090:	ldrshle	r5, [lr], #-248	; 0xffffff08
   3e094:	svcmi	0x0060f415
   3e098:	strcc	sp, [r1], #-347	; 0xfffffea5
   3e09c:			; <UNDEFINED> instruction: 0xf0004294
   3e0a0:	ldmvs	r1!, {r0, r3, r7, pc}^
   3e0a4:	ldmvs	r3!, {r3, r5, r9, sl, lr}
   3e0a8:	ldcpl	6, cr4, [sp, #-328]!	; 0xfffffeb8
   3e0ac:	stmdbge	sl, {r0, r1, r2, r3, r8, sl, fp, ip, lr}
   3e0b0:	andgt	pc, r4, r3, lsl r8	; <UNPREDICTABLE>
   3e0b4:	b	10ff1a8 <tcgetattr@plt+0x10fb0d8>
   3e0b8:			; <UNDEFINED> instruction: 0x432b230c
   3e0bc:			; <UNDEFINED> instruction: 0xf7ff930a
   3e0c0:			; <UNDEFINED> instruction: 0xf1bafc11
   3e0c4:	svclt	0x00180f08
   3e0c8:	ldrdcc	pc, [r0], -r9
   3e0cc:	svclt	0x00184605
   3e0d0:			; <UNDEFINED> instruction: 0xf00060f3
   3e0d4:	ldmvs	r3!, {r3, r4, r7, pc}
   3e0d8:	stmdbls	r1, {r1, r3, r5, r9, ip}
   3e0dc:	ldrbpl	r9, [sl], #-1025	; 0xfffffbff
   3e0e0:	ldrbpl	r6, [sp], #-2099	; 0xfffff7cd
   3e0e4:	ldmdavs	r2!, {r1, r3, r8, sl, fp, ip, pc}
   3e0e8:	svceq	0x0008f1ba
   3e0ec:			; <UNDEFINED> instruction: 0x2325ea4f
   3e0f0:	ldmvs	r2!, {r0, r2, r4, r8, sl, ip, lr}
   3e0f4:	svclt	0x00185513
   3e0f8:	suble	r3, r7, r1, lsl #8
   3e0fc:	ldrdcc	pc, [r0], -r9
   3e100:			; <UNDEFINED> instruction: 0x2010f8db
   3e104:	adcmi	r6, r2, #243	; 0xf3
   3e108:			; <UNDEFINED> instruction: 0xf8d6dd51
   3e10c:	ldmdavs	r7!, {r3, pc}
   3e110:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
   3e114:	andne	pc, r4, r8, lsl r8	; <UNPREDICTABLE>
   3e118:			; <UNDEFINED> instruction: 0x5d3d1938
   3e11c:	strls	r2, [r1], #-2824	; 0xfffff4f8
   3e120:	strcs	lr, [r1, #-2629]	; 0xfffff5bb
   3e124:			; <UNDEFINED> instruction: 0xd1ab9002
   3e128:	stcpl	8, cr6, [r9, #-964]	; 0xfffffc3c
   3e12c:	strmi	lr, [r1, #-2629]	; 0xfffff5bb
   3e130:	svclt	0x00d82dff
   3e134:	cfstrdle	mvd3, [r6, #4]!
   3e138:	ldrdne	pc, [r0], -r9
   3e13c:	suble	r4, r7, r1, asr #10
   3e140:			; <UNDEFINED> instruction: 0xd1a42b08
   3e144:	andls	r4, r3, #40, 12	; 0x2800000
   3e148:			; <UNDEFINED> instruction: 0xff6ef7fe
   3e14c:	stmdacs	r0, {r0, r1, r9, fp, ip, pc}
   3e150:	strtmi	sp, [r8], -r3, lsr #3
   3e154:			; <UNDEFINED> instruction: 0xf7ff4651
   3e158:	strmi	pc, [r5], -pc, ror #25
   3e15c:	ldrbmi	lr, [sl], r3, asr #15
   3e160:	bmi	1124d84 <tcgetattr@plt+0x1120cb4>
   3e164:	eorcc	pc, r0, sl, asr #17
   3e168:	blmi	ecf358 <tcgetattr@plt+0xecb288>
   3e16c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e170:	subsmi	r9, sl, fp, lsl #22
   3e174:	andlt	sp, sp, sl, ror #2
   3e178:	svchi	0x00f0e8bd
   3e17c:	andscs	r9, r8, r4, lsl #18
   3e180:	tstne	r3, r0, lsl #22	; <UNPREDICTABLE>
   3e184:	b	11983b0 <tcgetattr@plt+0x11942e0>
   3e188:	ldrb	r2, [r1, r1, lsl #10]
   3e18c:	svccc	0x0080f5b5
   3e190:	stcle	8, cr6, [r3, #-960]	; 0xfffffc40
   3e194:	ldrdvc	pc, [r0], -r9
   3e198:	suble	r4, r0, r7, lsl #5
   3e19c:	strmi	pc, [r7, #-965]	; 0xfffffc3b
   3e1a0:	blls	8b1ac <tcgetattr@plt+0x870dc>
   3e1a4:			; <UNDEFINED> instruction: 0xf8db54c5
   3e1a8:	adcmi	r2, r2, #16
   3e1ac:			; <UNDEFINED> instruction: 0xf8dbdcad
   3e1b0:			; <UNDEFINED> instruction: 0xe7382014
   3e1b4:	teqcs	pc, #8192	; 0x2000
   3e1b8:	svceq	0x0008f1ba
   3e1bc:	streq	pc, [r0, #-79]	; 0xffffffb1
   3e1c0:	bls	9a214 <tcgetattr@plt+0x96144>
   3e1c4:	ldrpl	r6, [sp], #2227	; 0x8b3
   3e1c8:	ldmvs	r0!, {r3, r8, r9, sl, fp, ip, sp, pc}^
   3e1cc:			; <UNDEFINED> instruction: 0xe7e8d196
   3e1d0:	ldmdane	r0, {r0, r8, sp}^
   3e1d4:	andls	r9, r3, #402653184	; 0x18000000
   3e1d8:	bl	177c0f4 <tcgetattr@plt+0x1778024>
   3e1dc:	blls	1e49f0 <tcgetattr@plt+0x1e0920>
   3e1e0:	stmdacs	r0, {r4, r5, r7, sp, lr}
   3e1e4:			; <UNDEFINED> instruction: 0xf8dbd1ac
   3e1e8:			; <UNDEFINED> instruction: 0xf8c62014
   3e1ec:	ldr	r8, [sl, -r8]
   3e1f0:	ldmdane	r0, {r0, r8, sp}^
   3e1f4:			; <UNDEFINED> instruction: 0xf7c59203
   3e1f8:	bls	138f38 <tcgetattr@plt+0x134e68>
   3e1fc:	stmdacs	r0, {r4, r5, r7, sp, lr}
   3e200:	svcge	0x0045f47f
   3e204:			; <UNDEFINED> instruction: 0xf5b5e7ef
   3e208:	ldmvs	r0!, {r7, r8, r9, sl, fp, ip, sp}^
   3e20c:			; <UNDEFINED> instruction: 0xf8d9dd03
   3e210:	addmi	r7, r7, #0
   3e214:	bls	b225c <tcgetattr@plt+0xae18c>
   3e218:	strpl	r1, [r3], #1067	; 0x42b
   3e21c:			; <UNDEFINED> instruction: 0xf8dbe75b
   3e220:	tstcs	r1, r0, lsl r0
   3e224:			; <UNDEFINED> instruction: 0xf7c54408
   3e228:	rscsvs	lr, r0, r6, lsr fp
   3e22c:			; <UNDEFINED> instruction: 0xd1b52800
   3e230:			; <UNDEFINED> instruction: 0x2014f8db
   3e234:			; <UNDEFINED> instruction: 0xe6f660f7
   3e238:			; <UNDEFINED> instruction: 0x0010f8db
   3e23c:	strmi	r2, [r8], #-257	; 0xfffffeff
   3e240:	bl	a7c15c <tcgetattr@plt+0xa7808c>
   3e244:	stmdacs	r0, {r4, r5, r6, r7, sp, lr}
   3e248:	ldrb	sp, [r1, r5, ror #3]!
   3e24c:	ldc	7, cr15, [r6], #-788	; 0xfffffcec
   3e250:	ldrdeq	sl, [r1], -r8
   3e254:	andeq	r0, r0, r0, asr #6
   3e258:	andeq	sl, r1, r6, asr #21
   3e25c:	andeq	r0, r0, ip, ror r5
   3e260:	andeq	r0, r0, r8, asr r3
   3e264:	andeq	r0, r0, r4, lsr r4
   3e268:	andeq	sp, r1, r0, ror #20
   3e26c:	andeq	sp, r1, ip, asr sl
   3e270:	ldrdeq	sl, [r1], -ip
   3e274:			; <UNDEFINED> instruction: 0x4606b5f0
   3e278:			; <UNDEFINED> instruction: 0xf1a148c4
   3e27c:			; <UNDEFINED> instruction: 0x461735ff
   3e280:	ldrbtmi	r4, [r8], #-2755	; 0xfffff53d
   3e284:			; <UNDEFINED> instruction: 0xf585fab5
   3e288:	addlt	r2, r5, r0, lsl #22
   3e28c:	b	141449c <tcgetattr@plt+0x14103cc>
   3e290:	svclt	0x00081555
   3e294:	ldrmi	r2, [ip], -r0, lsl #10
   3e298:	andls	r6, r3, #1179648	; 0x120000
   3e29c:	andeq	pc, r0, #79	; 0x4f
   3e2a0:	ldmdavs	r8, {r0, r2, r4, r5, r6, r8, ip, sp, pc}
   3e2a4:			; <UNDEFINED> instruction: 0xf0402800
   3e2a8:	bmi	feede4cc <tcgetattr@plt+0xfeeda3fc>
   3e2ac:	ldrbtmi	r4, [sl], #-3000	; 0xfffff448
   3e2b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e2b4:	subsmi	r9, sl, r3, lsl #22
   3e2b8:	msrhi	SPSR_sx, r0, asr #32
   3e2bc:	ldcllt	0, cr11, [r0, #20]!
   3e2c0:	b	1409ee8 <tcgetattr@plt+0x1405e18>
   3e2c4:	vsubw.u8	q10, <illegal reg q0.5>, d17
   3e2c8:	rsbsle	r4, lr, r7
   3e2cc:	cmple	pc, r0, lsl #16
   3e2d0:	andmi	pc, r0, r1, lsr #32
   3e2d4:	rscscs	pc, pc, r0
   3e2d8:	cmple	r0, r0, lsl #16
   3e2dc:			; <UNDEFINED> instruction: 0xf0002f02
   3e2e0:			; <UNDEFINED> instruction: 0xf1a780d6
   3e2e4:	andcs	r0, r0, r4, lsl r3
   3e2e8:			; <UNDEFINED> instruction: 0xf383fab3
   3e2ec:	stmibcs	r4!, {r0, r1, r3, r4, r6, r8, fp}
   3e2f0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   3e2f4:	andcs	fp, r1, #12, 30	; 0x30
   3e2f8:	andsmi	r2, r3, #0, 4
   3e2fc:	rschi	pc, r3, r0, asr #32
   3e300:	cmnmi	pc, #16777216	; 0x1000000	; <UNPREDICTABLE>
   3e304:	rsbsle	r2, r6, r0, lsl #24
   3e308:	addmi	r6, r2, #2228224	; 0x220000
   3e30c:	ldmdacs	pc, {r0, r1, r4, r5, r6, ip, lr, pc}	; <UNPREDICTABLE>
   3e310:	svclt	0x00cc6020
   3e314:	andcs	r2, r1, #0, 4
   3e318:	svclt	0x00082800
   3e31c:	bcs	46b24 <tcgetattr@plt+0x42a54>
   3e320:	rscshi	pc, r5, r0
   3e324:			; <UNDEFINED> instruction: 0xf0002e00
   3e328:			; <UNDEFINED> instruction: 0xf1008123
   3e32c:	stmdacs	r2, {r6, r9}
   3e330:	ldreq	pc, [fp], #-79	; 0xffffffb1
   3e334:	sbcslt	r7, r2, #52	; 0x34
   3e338:	strteq	pc, [r4], #-79	; 0xffffffb1
   3e33c:	vqadd.u8	<illegal reg q11.5>, q0, q10
   3e340:	rscsvc	r8, r2, sp, lsl #2
   3e344:	eorcs	r1, r8, r2, lsr sp
   3e348:			; <UNDEFINED> instruction: 0x461670b0
   3e34c:			; <UNDEFINED> instruction: 0xb1232005
   3e350:	ldrmi	r2, [r6], -r6
   3e354:			; <UNDEFINED> instruction: 0xf806120b
   3e358:	eorsvc	r3, r1, r1, lsl #22
   3e35c:			; <UNDEFINED> instruction: 0xf5b1e7a5
   3e360:	svclt	0x00a13f80
   3e364:	addlt	r1, r9, #-1342177280	; 0xb0000000
   3e368:	mvnsmi	pc, #50331648	; 0x3000000
   3e36c:	tstls	r1, r9, lsl r3
   3e370:			; <UNDEFINED> instruction: 0xf7fe4608
   3e374:	stmdbls	r1, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   3e378:	cmnle	r7, r0, lsl #16
   3e37c:	ldrtmi	r4, [r9], -r8, lsl #12
   3e380:	blx	ff6fc386 <tcgetattr@plt+0xff6f82b6>
   3e384:	sbclt	r0, r0, #268435456	; 0x10000000
   3e388:	cmneq	pc, r1, lsl #8	; <UNPREDICTABLE>
   3e38c:	strne	r4, [r8], #-769	; 0xfffffcff
   3e390:	strtle	r0, [r6], #1541	; 0x605
   3e394:	suble	r2, r6, r2, lsl #30
   3e398:	eorsle	r2, r4, r1, lsl #30
   3e39c:	svclt	0x00082f03
   3e3a0:	cmnle	r0, r3, lsl #16
   3e3a4:	andne	fp, fp, #-2147483635	; 0x8000000d
   3e3a8:	cmneq	pc, r1, rrx	; <UNPREDICTABLE>
   3e3ac:	cmneq	pc, #99	; 0x63	; <UNPREDICTABLE>
   3e3b0:	eorsvc	r7, r3, r1, ror r0
   3e3b4:	ldrb	r2, [r8, -r2]!
   3e3b8:	tstcs	fp, #2013265922	; 0x78000002
   3e3bc:	eorsvc	r2, r3, r8, lsr #4
   3e3c0:	movtcs	r2, #8195	; 0x2003
   3e3c4:	adcsvc	r7, r3, r2, ror r0
   3e3c8:	orrlt	lr, r0, pc, ror #14
   3e3cc:	svceq	0x0060f013
   3e3d0:	andcs	lr, r0, pc, asr #20
   3e3d4:	cmnle	lr, ip, asr #5
   3e3d8:	smlabtcs	r7, r1, r3, pc	; <UNPREDICTABLE>
   3e3dc:	mvnscc	pc, #79	; 0x4f
   3e3e0:	andcs	r4, r1, #8, 6	; 0x20000000
   3e3e4:	strls	sl, [r2], #-2306	; 0xfffff6fe
   3e3e8:			; <UNDEFINED> instruction: 0xf9e6f7ff
   3e3ec:	ldrtmi	r4, [r0], -r1, lsl #12
   3e3f0:	ldc2l	7, cr15, [lr], #1016	; 0x3f8
   3e3f4:	blcs	78160 <tcgetattr@plt+0x74090>
   3e3f8:	andcs	sp, r2, r7, asr r0
   3e3fc:			; <UNDEFINED> instruction: 0xf43f2e00
   3e400:	shsaxmi	sl, r2, r4
   3e404:	stmdacs	r9, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
   3e408:	addshi	pc, r5, r0
   3e40c:			; <UNDEFINED> instruction: 0xf0002802
   3e410:	stmdacs	r4, {r1, r3, r4, r7, pc}
   3e414:			; <UNDEFINED> instruction: 0xb126d13b
   3e418:	adcsvc	r2, r1, pc, lsl #7
   3e41c:	andne	r7, r9, #51	; 0x33
   3e420:	andcs	r7, r3, r1, ror r0
   3e424:	stmdacs	r9, {r0, r6, r8, r9, sl, sp, lr, pc}^
   3e428:	sbclt	fp, r9, #4, 30
   3e42c:	orreq	pc, r0, r1, asr #32
   3e430:	stmdacs	r2, {r0, r2, r3, r5, ip, lr, pc}
   3e434:	mvfcssp	f5, #3.0
   3e438:	strbeq	sp, [fp, #188]	; 0xbc
   3e43c:	vmlal.u<illegal width 8>	<illegal reg q13.5>, d17, d2[2]
   3e440:	svclt	0x00582407
   3e444:	strle	r2, [r3, #-382]	; 0xfffffe82
   3e448:	svclt	0x00b42a60
   3e44c:			; <UNDEFINED> instruction: 0x2120211f
   3e450:	msreq	CPSR_c, #164, 2	; 0x29
   3e454:	strmi	r2, [sl], #-3167	; 0xfffff3a1
   3e458:	bl	11a628 <tcgetattr@plt+0x116558>
   3e45c:	svclt	0x00b473d3
   3e460:	biccs	r2, r1, r1, lsl #3
   3e464:	cmneq	r3, #1024	; 0x400
   3e468:			; <UNDEFINED> instruction: 0xe71e7033
   3e46c:	ldrtmi	r4, [sl], -r8, lsl #12
   3e470:			; <UNDEFINED> instruction: 0xf64fa902
   3e474:	movwls	r7, #9215	; 0x23ff
   3e478:	blx	d7c47c <tcgetattr@plt+0xd783ac>
   3e47c:	mulcc	r8, sp, r8
   3e480:	tstcs	r0, r3, asr #20
   3e484:	svccs	0x0004e783
   3e488:	stmdacs	r1, {r3, r8, r9, sl, fp, ip, sp, pc}
   3e48c:	svccs	0x0005d08a
   3e490:	ldmdacs	r8, {r3, r8, r9, sl, fp, ip, sp, pc}
   3e494:	fltcssp	f0, sp
   3e498:	andne	sp, fp, #140	; 0x8c
   3e49c:			; <UNDEFINED> instruction: 0xf0632002
   3e4a0:	rsbsvc	r0, r1, pc, ror r3
   3e4a4:	smladx	r0, r3, r0, r7
   3e4a8:	andcs	r2, r1, r0, lsl #3
   3e4ac:			; <UNDEFINED> instruction: 0xf43f2e00
   3e4b0:	ldrshtvc	sl, [r1], -ip
   3e4b4:	strdcs	lr, [r1, -r9]
   3e4b8:			; <UNDEFINED> instruction: 0xf04f4320
   3e4bc:			; <UNDEFINED> instruction: 0xf7ff32ff
   3e4c0:	strmi	pc, [r1], -sp, asr #20
   3e4c4:	stccs	7, cr14, [r0], {147}	; 0x93
   3e4c8:	stmdavs	r3!, {r1, r2, r3, r5, r6, r7, ip, lr, pc}
   3e4cc:	rscle	r2, fp, r0, lsl #22
   3e4d0:	andcs	r2, r4, r0, lsl #6
   3e4d4:	cdpcs	0, 0, cr6, cr0, cr3, {1}
   3e4d8:	mcrge	4, 7, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   3e4dc:			; <UNDEFINED> instruction: 0x3603231b
   3e4e0:	stccc	8, cr15, [r3], {6}
   3e4e4:	movtcs	r2, #8744	; 0x2228
   3e4e8:	stccs	8, cr15, [r2], {6}
   3e4ec:	stccc	8, cr15, [r1], {6}
   3e4f0:	andcs	r2, r4, r0, lsl #3
   3e4f4:			; <UNDEFINED> instruction: 0xe6d87031
   3e4f8:	tsteq	r4, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
   3e4fc:	svclt	0x00082819
   3e500:	blx	fed0a158 <tcgetattr@plt+0xfed06088>
   3e504:	b	143b318 <tcgetattr@plt+0x1437248>
   3e508:	sbcle	r1, r4, r3, asr r3
   3e50c:	ldmdacs	pc!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   3e510:	svcge	0x0071f73f
   3e514:	svclt	0x00082800
   3e518:	orrlt	r2, r6, #66	; 0x42
   3e51c:	rsbsvc	r2, r2, r8, lsr #4
   3e520:	ldrshtvc	r1, [r0], r2
   3e524:	eorsvc	r2, r0, fp, lsl r0
   3e528:	andcs	r4, r4, r6, lsl r6
   3e52c:			; <UNDEFINED> instruction: 0xf43f2b00
   3e530:	andcs	sl, r5, r4, lsl pc
   3e534:	cdpcs	7, 0, cr14, cr0, cr13, {0}
   3e538:	svcge	0x003cf43f
   3e53c:	andcs	r2, r2, lr, lsl #7
   3e540:	eorsvc	r7, r3, r1, ror r0
   3e544:	mcrcs	6, 0, lr, cr0, cr1, {5}
   3e548:	svcge	0x0034f43f
   3e54c:			; <UNDEFINED> instruction: 0xf061120b
   3e550:			; <UNDEFINED> instruction: 0xf063017f
   3e554:	rsbsvc	r0, r1, pc, ror r3
   3e558:			; <UNDEFINED> instruction: 0xe6a67033
   3e55c:	ldrshtvc	r1, [r2], r0
   3e560:	andcs	r4, r4, r6, lsl #12
   3e564:			; <UNDEFINED> instruction: 0xf43f2b00
   3e568:	strdcs	sl, [r5], -r8
   3e56c:			; <UNDEFINED> instruction: 0xe6f04632
   3e570:	stcle	8, cr2, [r4, #-8]
   3e574:	svclt	0x00142b00
   3e578:	andcs	r2, r5, r6
   3e57c:	blcs	77fd8 <tcgetattr@plt+0x73f08>
   3e580:	andcs	fp, r5, r4, lsl pc
   3e584:	ldr	r2, [r0], r4
   3e588:	b	fe67c4a4 <tcgetattr@plt+0xfe6783d4>
   3e58c:	andeq	sl, r1, r2, asr #15
   3e590:	andeq	r0, r0, r0, asr #6
   3e594:	muleq	r1, r6, r7
   3e598:	svcmi	0x00f0e92d
   3e59c:	bmi	a0ffe4 <tcgetattr@plt+0xa0bf14>
   3e5a0:	blmi	a1000c <tcgetattr@plt+0xa0bf3c>
   3e5a4:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   3e5a8:	andls	r1, r1, pc, lsl #28
   3e5ac:	streq	pc, [r0, #-79]	; 0xffffffb1
   3e5b0:	mrcls	8, 0, r5, cr0, cr3, {6}
   3e5b4:	movwls	r6, #22555	; 0x581b
   3e5b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e5bc:	strpl	lr, [r3, #-2509]	; 0xfffff633
   3e5c0:			; <UNDEFINED> instruction: 0xf10ddd20
   3e5c4:			; <UNDEFINED> instruction: 0xf10d0a0c
   3e5c8:			; <UNDEFINED> instruction: 0x462c0b10
   3e5cc:	ldrbmi	lr, [fp], -r6
   3e5d0:			; <UNDEFINED> instruction: 0xf7ff464a
   3e5d4:	strmi	pc, [r5], #-3663	; 0xfffff1b1
   3e5d8:	lfmle	f4, 4, [pc, #-668]	; 3e344 <tcgetattr@plt+0x3a274>
   3e5dc:	strbmi	r9, [r1], -r1, lsl #22
   3e5e0:	ldcpl	6, cr4, [r8, #-328]	; 0xfffffeb8
   3e5e4:	mcr2	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
   3e5e8:	strmi	r1, [r1], -r3, lsl #25
   3e5ec:	stmdacs	r0, {r2, r4, r5, r6, r7, ip, lr, pc}
   3e5f0:	streq	pc, [r1], #-260	; 0xfffffefc
   3e5f4:	ldmdbne	r0!, {r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
   3e5f8:	mvnle	r2, r0, lsl #28
   3e5fc:			; <UNDEFINED> instruction: 0xe7e64630
   3e600:	strcc	fp, [r3, #-259]	; 0xfffffefd
   3e604:	blmi	3d0e48 <tcgetattr@plt+0x3ccd78>
   3e608:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3e60c:	blls	19867c <tcgetattr@plt+0x1945ac>
   3e610:	tstle	r1, sl, asr r0
   3e614:	andlt	r4, r7, r8, lsr #12
   3e618:	svchi	0x00f0e8bd
   3e61c:	vmlacs.f64	d9, d0, d4
   3e620:	blcs	729e0 <tcgetattr@plt+0x6e910>
   3e624:	ldmdbne	r3!, {r1, r2, r3, r5, r6, r7, ip, lr, pc}^
   3e628:			; <UNDEFINED> instruction: 0x2128221b
   3e62c:	subcs	r5, r2, #478150656	; 0x1c800000
   3e630:	subsvc	r3, r9, r3, lsl #10
   3e634:			; <UNDEFINED> instruction: 0xe7e5709a
   3e638:	b	107c554 <tcgetattr@plt+0x1078484>
   3e63c:	muleq	r1, lr, r4
   3e640:	andeq	r0, r0, r0, asr #6
   3e644:	andeq	sl, r1, ip, lsr r4
   3e648:	andscs	r4, r8, #23552	; 0x5c00
   3e64c:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   3e650:	blx	cfe6e <tcgetattr@plt+0xcbd9e>
   3e654:	ldmdbvs	ip, {r8, r9, ip, sp}^
   3e658:			; <UNDEFINED> instruction: 0xf814b19c
   3e65c:	orrlt	r0, r0, r1, lsl #22
   3e660:	ldrbtmi	r4, [lr], #-3602	; 0xfffff1ee
   3e664:			; <UNDEFINED> instruction: 0xf814e002
   3e668:	cmplt	r0, r1, lsl #22
   3e66c:	biceq	lr, r0, #6144	; 0x1800
   3e670:	stmdbcs	r0, {r0, r3, r4, r6, fp, sp, lr}
   3e674:			; <UNDEFINED> instruction: 0xf7fed1f7
   3e678:			; <UNDEFINED> instruction: 0xf814ff7f
   3e67c:	stmdacs	r0, {r0, r8, r9, fp}
   3e680:	stmdami	fp, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   3e684:	ldrbtmi	r2, [r8], #-792	; 0xfffffce8
   3e688:	streq	pc, [r5, #-2819]	; 0xfffff4fd
   3e68c:	stmdacs	r0, {r3, r5, r7, fp, sp, lr}
   3e690:	blmi	275aac <tcgetattr@plt+0x2719dc>
   3e694:	bl	10f888 <tcgetattr@plt+0x10b7b8>
   3e698:	ldmdavs	r9, {r6, r7, r8, r9}^
   3e69c:	ldfltp	f3, [r0, #-4]!
   3e6a0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3e6a4:	svclt	0x0068f7fe
   3e6a8:	andeq	sp, r1, r2, lsl r4
   3e6ac:	muleq	r2, r6, r9
   3e6b0:	ldrdeq	sp, [r1], -sl
   3e6b4:	andeq	r2, r2, r4, ror #18
   3e6b8:			; <UNDEFINED> instruction: 0x4604b570
   3e6bc:	stmdavc	r5, {r3, r7, r8, ip, sp, pc}
   3e6c0:	strtmi	fp, [r8], -sp, lsl #18
   3e6c4:	ldmdbmi	r7, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   3e6c8:			; <UNDEFINED> instruction: 0xf7fe4479
   3e6cc:	tstlt	r8, r5, ror sl	; <UNPREDICTABLE>
   3e6d0:	ldrbtmi	r4, [ip], #-3093	; 0xfffff3eb
   3e6d4:			; <UNDEFINED> instruction: 0x46204915
   3e6d8:			; <UNDEFINED> instruction: 0xf7fe4479
   3e6dc:	strmi	pc, [r5], -sp, ror #20
   3e6e0:	strcs	fp, [r0, #-272]	; 0xfffffef0
   3e6e4:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   3e6e8:			; <UNDEFINED> instruction: 0x46204911
   3e6ec:			; <UNDEFINED> instruction: 0xf7fe4479
   3e6f0:	strmi	pc, [r6], -r3, ror #20
   3e6f4:	mvnle	r2, r0, lsl #16
   3e6f8:	ldrbtmi	r4, [sp], #-3342	; 0xfffff2f2
   3e6fc:	strcc	lr, [r1], -r2
   3e700:	andle	r2, fp, r5, lsl lr
   3e704:	strtmi	r6, [r0], -r9, lsr #16
   3e708:			; <UNDEFINED> instruction: 0xf7fe3518
   3e70c:	stmdacs	r0, {r0, r2, r4, r6, r9, fp, ip, sp, lr, pc}
   3e710:			; <UNDEFINED> instruction: 0x4630d0f5
   3e714:			; <UNDEFINED> instruction: 0xf7ff4635
   3e718:	bfi	pc, r7, (invalid: 31:18)	; <UNPREDICTABLE>
   3e71c:	ldrbcc	pc, [pc, #79]!	; 3e773 <tcgetattr@plt+0x3a6a3>	; <UNPREDICTABLE>
   3e720:	svclt	0x0000e7cf
   3e724:	strdeq	r9, [r0], -r0
   3e728:	ldrdeq	r9, [r0], -lr
   3e72c:			; <UNDEFINED> instruction: 0x000027b0
   3e730:	ldrdeq	r9, [r0], -r0
   3e734:	andeq	sp, r1, r6, ror #6
   3e738:	andscs	fp, r8, #56, 10	; 0xe000000
   3e73c:			; <UNDEFINED> instruction: 0x46054b16
   3e740:	ldrbtmi	r6, [fp], #-2564	; 0xfffff5fc
   3e744:	movwcc	pc, #19202	; 0x4b02	; <UNPREDICTABLE>
   3e748:	tstlt	r9, r9, asr r8
   3e74c:	stc2	7, cr15, [r0], {204}	; 0xcc
   3e750:			; <UNDEFINED> instruction: 0xf7ff4620
   3e754:	blmi	4be540 <tcgetattr@plt+0x4ba470>
   3e758:	ldrbtmi	r2, [fp], #-536	; 0xfffffde8
   3e75c:	movwcc	pc, #19202	; 0x4b02	; <UNPREDICTABLE>
   3e760:	ldrdlt	r6, [r2, sl]!
   3e764:	vtst.8	q11, q1, q5
   3e768:	tstcs	r2, r4, lsl r3
   3e76c:	vhadd.s8	<illegal reg q10.5>, q9, <illegal reg q12.5>
   3e770:	ldmdavc	r2, {r0, r3, r4, r7, r8, r9, ip, lr}^
   3e774:	blmi	2d3b24 <tcgetattr@plt+0x2cfa54>
   3e778:	ldrbtmi	r2, [fp], #-536	; 0xfffffde8
   3e77c:	strcc	pc, [r4], #-2818	; 0xfffff4fe
   3e780:	tstlt	fp, r3, lsr #18
   3e784:	tstvs	r8, #536870916	; 0x20000004	; <UNPREDICTABLE>
   3e788:	rscpl	r2, sl, r0, lsl #4
   3e78c:	vmla.f32	d27, d2, d24
   3e790:	strbtpl	r5, [sl], #921	; 0x399
   3e794:	svclt	0x0000e7ef
   3e798:	andeq	sp, r1, lr, lsl r3
   3e79c:	andeq	sp, r1, r6, lsl #6
   3e7a0:	andeq	sp, r1, r6, ror #5
   3e7a4:	ldrlt	fp, [r0, #-368]	; 0xfffffe90
   3e7a8:	stmdbvs	r0!, {r2, r9, sl, lr}
   3e7ac:			; <UNDEFINED> instruction: 0xf7ffb138
   3e7b0:			; <UNDEFINED> instruction: 0x4601fff9
   3e7b4:	stccs	8, cr6, [r0], {164}	; 0xa4
   3e7b8:			; <UNDEFINED> instruction: 0x4608d1f7
   3e7bc:	andvs	fp, ip, r0, lsl sp
   3e7c0:	ldrb	r4, [r7, r1, lsr #12]!
   3e7c4:	ldrbmi	r4, [r0, -r8, lsl #12]!
   3e7c8:	movtlt	r6, #43266	; 0xa902
   3e7cc:			; <UNDEFINED> instruction: 0x4604b538
   3e7d0:	sbcsvs	r6, r3, r3, asr #17
   3e7d4:	addsvs	fp, sl, r3, lsl #2
   3e7d8:	cmpvs	r3, r3, ror #18
   3e7dc:	ldmdbvs	r9, {r0, r1, r3, r4, r8, ip, sp, pc}
   3e7e0:	svclt	0x000842a1
   3e7e4:	ldmib	r4, {r1, r3, r4, r8, sp, lr}^
   3e7e8:	ldmvs	r3, {r1, r2, r8}
   3e7ec:	smlabteq	r6, r2, r9, lr
   3e7f0:	stmibvs	r5!, {r0, r1, r3, r6, r8, ip, sp, pc}
   3e7f4:	stmdbvs	r0!, {r1, r3, r4, r9, sl, lr}^
   3e7f8:	stmib	r3, {r0, r5, r6, r7, r8, fp, sp, lr}^
   3e7fc:	bicsvs	r0, r9, r5, lsl #10
   3e800:	blcs	58a74 <tcgetattr@plt+0x549a4>
   3e804:	stmiavs	r3!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   3e808:	swplt	r6, r3, [r3]	; <UNPREDICTABLE>
   3e80c:			; <UNDEFINED> instruction: 0xf10460da
   3e810:			; <UNDEFINED> instruction: 0xf7fb002c
   3e814:			; <UNDEFINED> instruction: 0x4620fb97
   3e818:	ldrhtmi	lr, [r8], -sp
   3e81c:	stmialt	r8, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3e820:	svclt	0x00004770
   3e824:	ldrlt	r4, [r8, #-2587]!	; 0xfffff5e5
   3e828:	stmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}^
   3e82c:	ldmdbpl	r4, {r1, r3, r4, sl, fp, lr}
   3e830:	ldrdcs	pc, [r8, #131]	; 0x83
   3e834:	eorvs	r2, r3, r1, lsl #20
   3e838:			; <UNDEFINED> instruction: 0xf8d1d022
   3e83c:			; <UNDEFINED> instruction: 0xf8d30094
   3e840:	andcc	r2, r1, r0, lsr r1
   3e844:	ldrbmi	lr, [r1, #-2515]	; 0xfffff62d
   3e848:	blle	1cf290 <tcgetattr@plt+0x1cb1c0>
   3e84c:	svccc	0x00fff1b4
   3e850:			; <UNDEFINED> instruction: 0xf1b5bf18
   3e854:	strdle	r3, [sp, -pc]
   3e858:			; <UNDEFINED> instruction: 0xf8d3bd38
   3e85c:	movwcs	r2, #300	; 0x12c
   3e860:	bcc	900cc <tcgetattr@plt+0x8bffc>
   3e864:			; <UNDEFINED> instruction: 0xf9c6f7f4
   3e868:	svccc	0x00fff1b4
   3e86c:			; <UNDEFINED> instruction: 0xf1b5bf18
   3e870:	ldrshtle	r3, [r1], #255	; 0xff
   3e874:	strtmi	r4, [r0], -r9, lsr #12
   3e878:	ldrhtmi	lr, [r8], -sp
   3e87c:	bllt	8fc858 <tcgetattr@plt+0x8f8788>
   3e880:	ldrmi	r4, [r1], -r5, lsl #12
   3e884:	blx	18fc882 <tcgetattr@plt+0x18f87b2>
   3e888:	pop	{r3, r5, r9, sl, lr}
   3e88c:			; <UNDEFINED> instruction: 0xf7fd4038
   3e890:	svclt	0x0000b9ed
   3e894:	andeq	sl, r1, ip, lsl r2
   3e898:	andeq	r0, r0, r8, ror #6
   3e89c:			; <UNDEFINED> instruction: 0x4605b5f8
   3e8a0:	teqlt	r0, r6, lsl #12
   3e8a4:	stmdbvs	ip!, {r9, sl, sp}
   3e8a8:	strcc	fp, [r1], -ip, lsr #18
   3e8ac:	stccs	8, cr6, [r0, #-692]	; 0xfffffd4c
   3e8b0:			; <UNDEFINED> instruction: 0x4630d1f9
   3e8b4:			; <UNDEFINED> instruction: 0x2701bdf8
   3e8b8:			; <UNDEFINED> instruction: 0xb1206920
   3e8bc:			; <UNDEFINED> instruction: 0xffeef7ff
   3e8c0:	svclt	0x00b84287
   3e8c4:	stmiavs	r4!, {r0, r1, r2, r9, sl, lr}
   3e8c8:	mvnsle	r2, r0, lsl #24
   3e8cc:			; <UNDEFINED> instruction: 0xe7ed443e
   3e8d0:	tstcs	r1, r2, lsl #18
   3e8d4:	ldmdbvs	r0, {r1, r5, r7, r8, ip, sp, pc}
   3e8d8:	strlt	fp, [r8, #-376]	; 0xfffffe88
   3e8dc:			; <UNDEFINED> instruction: 0xffdef7ff
   3e8e0:	addmi	r6, r1, #9568256	; 0x920000
   3e8e4:			; <UNDEFINED> instruction: 0x4601bfb8
   3e8e8:	ldmdbvs	r0, {r1, r3, r5, r8, ip, sp, pc}
   3e8ec:	mvnsle	r2, r0, lsl #16
   3e8f0:	bcs	58b40 <tcgetattr@plt+0x54a70>
   3e8f4:			; <UNDEFINED> instruction: 0x4608d1f9
   3e8f8:	ldmvs	r2, {r3, r8, sl, fp, ip, sp, pc}
   3e8fc:	mvnle	r2, r0, lsl #20
   3e900:	ldrbmi	r4, [r0, -r8, lsl #12]!
   3e904:	bmi	1b516b8 <tcgetattr@plt+0x1b4d5e8>
   3e908:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   3e90c:			; <UNDEFINED> instruction: 0x26004ff0
   3e910:	umulllt	r5, r3, fp, r8
   3e914:			; <UNDEFINED> instruction: 0xf8d346b2
   3e918:			; <UNDEFINED> instruction: 0xf8dcc000
   3e91c:	blcs	4ac64 <tcgetattr@plt+0x46b94>
   3e920:	adchi	pc, r8, r0
   3e924:	ldrdmi	pc, [r8], r3
   3e928:	sfmle	f4, 4, [sp], {132}	; 0x84
   3e92c:	ldrdhi	pc, [ip], r3
   3e930:	blle	28ff38 <tcgetattr@plt+0x28be68>
   3e934:			; <UNDEFINED> instruction: 0x7090f8d3
   3e938:	sfmle	f4, 4, [r5], {143}	; 0x8f
   3e93c:			; <UNDEFINED> instruction: 0x2094f8d3
   3e940:	addmi	r3, sl, #268435456	; 0x10000000
   3e944:	adchi	pc, lr, r0, lsl #5
   3e948:	ldrsbcs	pc, [r4], #140	; 0x8c	; <UNPREDICTABLE>
   3e94c:	mlasle	r6, sl, r2, r4
   3e950:	ldrd	pc, [r8], r2
   3e954:	cfldr32le	mvfx4, [ip, #-536]!	; 0xfffffde8
   3e958:			; <UNDEFINED> instruction: 0x5090f8d2
   3e95c:	sfmle	f4, 4, [lr], #-564	; 0xfffffdcc
   3e960:			; <UNDEFINED> instruction: 0x5094f8d2
   3e964:	adcmi	r3, r9, #4194304	; 0x400000
   3e968:			; <UNDEFINED> instruction: 0xf8d3bfdc
   3e96c:	strcs	r7, [r0, #-144]	; 0xffffff70
   3e970:	addmi	sp, pc, #9472	; 0x2500
   3e974:			; <UNDEFINED> instruction: 0xf8d3dc23
   3e978:			; <UNDEFINED> instruction: 0x37017094
   3e97c:	lfmle	f4, 4, [lr], {185}	; 0xb9
   3e980:	svclt	0x00d44284
   3e984:	strcs	r2, [r1, -r0, lsl #14]
   3e988:	svclt	0x00c84586
   3e98c:	lfmle	f4, 4, [r6], {132}	; 0x84
   3e990:	ldrdhi	pc, [ip], r3
   3e994:	ldrdls	pc, [ip], r2
   3e998:	blle	198ffa4 <tcgetattr@plt+0x198bed4>
   3e99c:	rsbsle	r2, r0, r0, lsl #30
   3e9a0:	cfstr64le	mvdx4, [r5, #-256]!	; 0xffffff00
   3e9a4:	streq	lr, [r8, #-2976]	; 0xfffff460
   3e9a8:	svclt	0x00d442ae
   3e9ac:	strcs	r2, [r1], #-1024	; 0xfffffc00
   3e9b0:	svclt	0x00082e00
   3e9b4:	cfstrscs	mvf2, [r0], {1}
   3e9b8:	qadd16mi	fp, lr, ip
   3e9bc:	ldmdavs	fp, {r1, r3, r4, r7, r9, sl, lr}
   3e9c0:			; <UNDEFINED> instruction: 0xd1af2b00
   3e9c4:	svceq	0x0000f1ba
   3e9c8:			; <UNDEFINED> instruction: 0x4650d056
   3e9cc:	pop	{r0, r1, ip, sp, pc}
   3e9d0:			; <UNDEFINED> instruction: 0xf8d28ff0
   3e9d4:	strmi	r9, [r1, #140]	; 0x8c
   3e9d8:			; <UNDEFINED> instruction: 0xf8d2da07
   3e9dc:	adcmi	r5, r9, #144	; 0x90
   3e9e0:	ldmdavs	fp, {r1, r2, r3, r4, r5, r7, r9, fp, ip, lr, pc}
   3e9e4:	orrsle	r2, sp, r0, lsl #22
   3e9e8:	addmi	lr, r4, #236, 14	; 0x3b00000
   3e9ec:			; <UNDEFINED> instruction: 0xf8d3dce7
   3e9f0:	strmi	r8, [r0, #140]	; 0x8c
   3e9f4:			; <UNDEFINED> instruction: 0xf8d2dbe3
   3e9f8:	strmi	fp, [fp, #144]	; 0x90
   3e9fc:			; <UNDEFINED> instruction: 0xf8d3dd14
   3ea00:	addmi	r5, sp, #144	; 0x90
   3ea04:			; <UNDEFINED> instruction: 0xf8d2dcdb
   3ea08:			; <UNDEFINED> instruction: 0xf8d37094
   3ea0c:			; <UNDEFINED> instruction: 0x37015094
   3ea10:	adcsmi	r9, r9, #262144	; 0x40000
   3ea14:	streq	pc, [r1, #-261]	; 0xfffffefb
   3ea18:	addmi	sp, sp, #24, 24	; 0x1800
   3ea1c:	blne	13ae904 <tcgetattr@plt+0x13aa834>
   3ea20:	vstrcs	s26, [r0, #-820]	; 0xfffffccc
   3ea24:	strb	sp, [sl, r0, asr #3]
   3ea28:			; <UNDEFINED> instruction: 0x7094f8d2
   3ea2c:			; <UNDEFINED> instruction: 0x5094f8d3
   3ea30:	strls	r3, [r1, -r1, lsl #14]
   3ea34:			; <UNDEFINED> instruction: 0xf105428f
   3ea38:	blle	1ffe44 <tcgetattr@plt+0x1fbd74>
   3ea3c:			; <UNDEFINED> instruction: 0x7090f8d3
   3ea40:	lfmle	f4, 4, [r4, #-572]!	; 0xfffffdc4
   3ea44:	lfmle	f4, 4, [sl, #676]!	; 0x2a4
   3ea48:	ldr	r1, [r2, sp, asr #22]
   3ea4c:	lfmle	f4, 4, [r6], #676	; 0x2a4
   3ea50:			; <UNDEFINED> instruction: 0x5090f8d3
   3ea54:	ble	68f500 <tcgetattr@plt+0x68b430>
   3ea58:	bl	fe99008c <tcgetattr@plt+0xfe98bfbc>
   3ea5c:	cfstr32le	mvfx0, [r3], #4
   3ea60:	adcmi	r9, r1, #256	; 0x100
   3ea64:	str	sp, [sl, r0, lsr #25]!
   3ea68:	cfstr32le	mvfx4, [r8], #256	; 0x100
   3ea6c:	sbcsle	r2, r8, r0, lsl #30
   3ea70:	ldr	r1, [r9, r5, lsr #20]
   3ea74:	ldrsbcs	pc, [r4], #140	; 0x8c	; <UNPREDICTABLE>
   3ea78:			; <UNDEFINED> instruction: 0x46504692
   3ea7c:	pop	{r0, r1, ip, sp, pc}
   3ea80:	strbmi	r8, [r0, #-4080]	; 0xfffff010
   3ea84:	stccs	12, cr13, [r0, #-568]	; 0xfffffdc8
   3ea88:	ldr	sp, [r8, lr, lsl #3]
   3ea8c:	cfldr32le	mvfx4, [r6], {139}	; 0x8b
   3ea90:	adcmi	r9, r9, #1, 26	; 0x40
   3ea94:	addmi	sp, r4, #37632	; 0x9300
   3ea98:	streq	pc, [r0, #-79]	; 0xffffffb1
   3ea9c:			; <UNDEFINED> instruction: 0x2700bfd4
   3eaa0:	ldrb	r2, [r9, -r1, lsl #14]!
   3eaa4:			; <UNDEFINED> instruction: 0x4650469a
   3eaa8:	pop	{r0, r1, ip, sp, pc}
   3eaac:	adcmi	r8, r9, #240, 30	; 0x3c0
   3eab0:	strb	sp, [r9, lr, ror #27]
   3eab4:	andeq	sl, r1, ip, lsr r1
   3eab8:	andeq	r0, r0, r8, ror #6
   3eabc:	svcmi	0x00f0e92d
   3eac0:	cdpmi	6, 8, cr4, cr3, cr4, {0}
   3eac4:	blmi	fe12acd8 <tcgetattr@plt+0xfe126c08>
   3eac8:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
   3eacc:	bvs	1a18bd4 <tcgetattr@plt+0x1a14b04>
   3ead0:	andhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   3ead4:	andeq	pc, r0, r8, asr #17
   3ead8:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r8, r9, ip, sp, pc}
   3eadc:			; <UNDEFINED> instruction: 0xf0002b00
   3eae0:	adcmi	r8, r3, #240	; 0xf0
   3eae4:	sbcshi	pc, sl, r0
   3eae8:	bvs	fe710358 <tcgetattr@plt+0xfe70c288>
   3eaec:			; <UNDEFINED> instruction: 0xf0002b00
   3eaf0:	adcmi	r8, r3, #232	; 0xe8
   3eaf4:	eorcc	sp, r8, #248, 2	; 0x3e
   3eaf8:			; <UNDEFINED> instruction: 0xf04f6a7b
   3eafc:	bvs	fe881b04 <tcgetattr@plt+0xfe87da34>
   3eb00:			; <UNDEFINED> instruction: 0xf8d36011
   3eb04:			; <UNDEFINED> instruction: 0xf8c4901c
   3eb08:			; <UNDEFINED> instruction: 0xf1b9c024
   3eb0c:	suble	r0, r1, r0, lsl #30
   3eb10:	ldrsbcc	pc, [r4], #128	; 0x80	; <UNPREDICTABLE>
   3eb14:			; <UNDEFINED> instruction: 0xf00042a3
   3eb18:	ldmdavs	fp!, {r2, r3, r5, r7, pc}
   3eb1c:			; <UNDEFINED> instruction: 0xf0002b00
   3eb20:			; <UNDEFINED> instruction: 0xf8d4808b
   3eb24:			; <UNDEFINED> instruction: 0xf8d42088
   3eb28:	stccs	0, cr3, [r0, #-576]	; 0xfffffdc0
   3eb2c:	stmdavs	r9!, {r0, r1, r3, r4, r5, ip, lr, pc}^
   3eb30:	andle	r2, ip, r3, lsl #18
   3eb34:			; <UNDEFINED> instruction: 0xf1056e2f
   3eb38:	svccs	0x00000c0c
   3eb3c:	addshi	pc, r3, r0
   3eb40:	ldmdavs	r8!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}
   3eb44:	teqlt	r0, r9, lsr r9
   3eb48:	strbtmi	r6, [r7], -r8, ror #17
   3eb4c:	bvs	ff876b60 <tcgetattr@plt+0xff872a90>
   3eb50:	streq	pc, [ip, -r4, lsl #2]!
   3eb54:	adcvs	r6, r0, #-1526726656	; 0xa5000000
   3eb58:	eorsvs	r4, ip, r0, lsr #12
   3eb5c:			; <UNDEFINED> instruction: 0x2320e9c4
   3eb60:			; <UNDEFINED> instruction: 0xf0016267
   3eb64:	blmi	177d370 <tcgetattr@plt+0x17792a0>
   3eb68:	andge	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   3eb6c:	ldrdcc	pc, [r0], -sl
   3eb70:	rsbsle	r2, fp, r0, lsl #22
   3eb74:			; <UNDEFINED> instruction: 0xf8d8686b
   3eb78:	blcs	122b80 <tcgetattr@plt+0x11eab0>
   3eb7c:			; <UNDEFINED> instruction: 0xf8d9d065
   3eb80:	adcmi	r3, fp, #240	; 0xf0
   3eb84:			; <UNDEFINED> instruction: 0xf8d9d031
   3eb88:	addsmi	r3, ip, #212	; 0xd4
   3eb8c:	andlt	sp, r3, r4, lsr r0
   3eb90:	svchi	0x00f0e8bd
   3eb94:	blcs	58c88 <tcgetattr@plt+0x54bb8>
   3eb98:			; <UNDEFINED> instruction: 0xf8d4d053
   3eb9c:			; <UNDEFINED> instruction: 0xf8d42088
   3eba0:	stccs	0, cr3, [r0, #-576]	; 0xfffffdc0
   3eba4:	bvs	ff8b32b8 <tcgetattr@plt+0xff8af1e8>
   3eba8:	strtvs	r4, [r5], #1568	; 0x620
   3ebac:	streq	pc, [ip, #-260]!	; 0xfffffefc
   3ebb0:	addcs	pc, r0, r4, asr #17
   3ebb4:	addcc	pc, r4, r4, asr #17
   3ebb8:	strne	lr, [sl], #-2500	; 0xfffff63c
   3ebbc:			; <UNDEFINED> instruction: 0xf0016265
   3ebc0:	blmi	11bd314 <tcgetattr@plt+0x11b9244>
   3ebc4:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   3ebc8:	rsble	r2, r5, r0, lsl #20
   3ebcc:	ldrdcc	pc, [r0], -r8
   3ebd0:	ldrsbcs	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   3ebd4:	bicsle	r4, sl, r2, lsr #5
   3ebd8:	tstcs	r0, r0, asr #20
   3ebdc:	rscne	pc, ip, r3, asr #17
   3ebe0:			; <UNDEFINED> instruction: 0x601958b3
   3ebe4:	pop	{r0, r1, ip, sp, pc}
   3ebe8:	stmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ebec:	rscscc	pc, r0, r9, asr #17
   3ebf0:	ldrsbcc	pc, [r4], #137	; 0x89	; <UNPREDICTABLE>
   3ebf4:			; <UNDEFINED> instruction: 0xd1ca429c
   3ebf8:			; <UNDEFINED> instruction: 0x46294b38
   3ebfc:	rscpl	pc, ip, r9, asr #17
   3ec00:	ldmpl	r3!, {r3, r6, r9, sl, lr}^
   3ec04:			; <UNDEFINED> instruction: 0xf7dc601d
   3ec08:	blmi	dbd56c <tcgetattr@plt+0xdb949c>
   3ec0c:	stmdavs	fp, {r0, r4, r5, r6, r7, fp, ip, lr}
   3ec10:	adcsle	r4, ip, fp, lsr #5
   3ec14:	subsle	r2, r7, r0, lsl #22
   3ec18:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}
   3ec1c:	subsle	r2, r3, r0, lsl #22
   3ec20:			; <UNDEFINED> instruction: 0xd1f9429d
   3ec24:	andsvs	r6, r3, fp, lsr #16
   3ec28:	eorvs	r6, fp, fp, lsl #16
   3ec2c:	andlt	r6, r3, sp
   3ec30:	svcmi	0x00f0e8bd
   3ec34:	svclt	0x007ef7fc
   3ec38:	ldrdcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
   3ec3c:			; <UNDEFINED> instruction: 0xf43f42bb
   3ec40:	shsub16mi	sl, r8, r0
   3ec44:	blx	57cc38 <tcgetattr@plt+0x578b68>
   3ec48:			; <UNDEFINED> instruction: 0xf8dae76b
   3ec4c:	mrscs	fp, (UNDEF: 0)
   3ec50:	strtmi	r4, [sl], -r8, lsl #12
   3ec54:	andvc	pc, r0, sl, asr #17
   3ec58:	blx	ffefcc52 <tcgetattr@plt+0xffef8b82>
   3ec5c:	andlt	pc, r0, sl, asr #17
   3ec60:	andls	pc, r0, r8, asr #17
   3ec64:	stmiavs	r8!, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}^
   3ec68:	ldrb	r4, [r4, -r7, ror #12]!
   3ec6c:	andvc	pc, r0, sl, asr #17
   3ec70:	strbmi	lr, [r9], -r0, lsl #15
   3ec74:			; <UNDEFINED> instruction: 0xf9f4f7dc
   3ec78:	movtne	pc, #34370	; 0x8642	; <UNPREDICTABLE>
   3ec7c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   3ec80:	blmi	5ed254 <tcgetattr@plt+0x5e9184>
   3ec84:			; <UNDEFINED> instruction: 0xf8d82100
   3ec88:	ldmpl	r3!, {sp}^
   3ec8c:	rscne	pc, ip, r2, asr #17
   3ec90:			; <UNDEFINED> instruction: 0xf8c2681b
   3ec94:			; <UNDEFINED> instruction: 0xe74030f0
   3ec98:			; <UNDEFINED> instruction: 0xe797601d
   3ec9c:			; <UNDEFINED> instruction: 0xe72b463a
   3eca0:	movtne	pc, #17986	; 0x4642	; <UNPREDICTABLE>
   3eca4:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
   3eca8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   3ecac:	sbcseq	pc, r8, r9, lsl #2
   3ecb0:	blx	a2cbe <tcgetattr@plt+0x9ebee>
   3ecb4:			; <UNDEFINED> instruction: 0xf7fdf103
   3ecb8:	stmdals	r1, {r0, r3, r6, r8, fp, ip, sp, lr, pc}
   3ecbc:			; <UNDEFINED> instruction: 0xffd6f7fc
   3ecc0:	movwcs	lr, #2015	; 0x7df
   3ecc4:			; <UNDEFINED> instruction: 0xdeff6a9b
   3ecc8:	ldmdavs	fp, {r8, r9, sp}
   3eccc:	svclt	0x0000deff
   3ecd0:	andeq	r9, r1, sl, ror pc
   3ecd4:	andeq	r0, r0, r8, ror #6
   3ecd8:	andeq	r0, r0, r8, asr r3
   3ecdc:	andeq	r0, r0, ip, ror #6
   3ece0:	andeq	r0, r0, ip, lsr r4
   3ece4:	andcc	lr, r2, #208, 18	; 0x340000
   3ece8:			; <UNDEFINED> instruction: 0x4604b570
   3ecec:	ldrbtmi	r4, [sp], #-3378	; 0xfffff2ce
   3ecf0:	addsvs	fp, r3, sl, lsl #2
   3ecf4:	smlabblt	r3, r3, r8, r6
   3ecf8:	stmdbvs	r2!, {r1, r3, r4, r6, r7, sp, lr}^
   3ecfc:	ldmdbvs	r1, {r1, r4, r8, ip, sp, pc}
   3ed00:	andle	r4, pc, r1, lsr #5
   3ed04:	orrslt	r6, r8, r0, lsr #18
   3ed08:			; <UNDEFINED> instruction: 0xffecf7ff
   3ed0c:	stmdacs	r0, {r5, r8, fp, sp, lr}
   3ed10:			; <UNDEFINED> instruction: 0xf104d1fa
   3ed14:			; <UNDEFINED> instruction: 0xf7fb002c
   3ed18:			; <UNDEFINED> instruction: 0x4620f915
   3ed1c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3ed20:	cdplt	7, 4, cr15, cr6, cr4, {6}
   3ed24:	eorsle	r2, fp, r0, lsl #22
   3ed28:	stmdbvs	r0!, {r0, r1, r4, r8, sp, lr}
   3ed2c:	mvnle	r2, r0, lsl #16
   3ed30:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
   3ed34:	orrlt	r6, sl, sl, lsl r8
   3ed38:	ldrsbcc	pc, [r4], #130	; 0x82	; <UNPREDICTABLE>
   3ed3c:			; <UNDEFINED> instruction: 0xf8d2429c
   3ed40:	svclt	0x000830d0
   3ed44:	sbcseq	pc, r4, r2, asr #17
   3ed48:	addsmi	fp, ip, #-1073741808	; 0xc0000010
   3ed4c:	eor	sp, r9, r2, lsl #2
   3ed50:	mlale	r8, ip, r2, r4
   3ed54:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}
   3ed58:	mvnsle	r2, r0, lsl #22
   3ed5c:	teqlt	r9, #397312	; 0x61000
   3ed60:	strtmi	r6, [r0], -fp, asr #20
   3ed64:	ldmibvs	lr, {r8, sp}^
   3ed68:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   3ed6c:			; <UNDEFINED> instruction: 0x4630b11e
   3ed70:			; <UNDEFINED> instruction: 0xf7cd2175
   3ed74:	blmi	4fd190 <tcgetattr@plt+0x4f90c0>
   3ed78:	stmiapl	fp!, {r0, r5, r6, r9, fp, sp, lr}^
   3ed7c:	ldmdavs	sl, {r0, r2, r5, r9, fp, sp, lr}
   3ed80:	svclt	0x00044291
   3ed84:	andsvs	r2, sl, r0, lsl #4
   3ed88:	strtmi	fp, [r8], -sp, lsr #2
   3ed8c:			; <UNDEFINED> instruction: 0xf7c4682d
   3ed90:	stccs	14, cr14, [r0, #-72]	; 0xffffffb8
   3ed94:			; <UNDEFINED> instruction: 0xf104d1f9
   3ed98:			; <UNDEFINED> instruction: 0xf7fc0098
   3ed9c:			; <UNDEFINED> instruction: 0xe7b8ff91
   3eda0:	strb	r6, [r1, r3, ror #17]
   3eda4:	stmdavs	r3!, {r4, r6, r7, r9, ip, sp}
   3eda8:	andsvs	r6, r3, r1, ror #20
   3edac:	bicsle	r2, r7, r0, lsl #18
   3edb0:			; <UNDEFINED> instruction: 0xf7ff4620
   3edb4:	ldrb	pc, [lr, r3, lsl #29]	; <UNPREDICTABLE>
   3edb8:	andeq	r9, r1, r6, asr sp
   3edbc:	andeq	r0, r0, r8, ror #6
   3edc0:	andeq	r0, r0, r8, asr r3
   3edc4:	mvnsmi	lr, #737280	; 0xb4000
   3edc8:	andcs	r2, r1, r8, asr #3
   3edcc:	stcl	7, cr15, [r2, #-784]!	; 0xfffffcf0
   3edd0:	ldrdgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   3edd4:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, lr}
   3edd8:	blmi	eb2f90 <tcgetattr@plt+0xeaeec0>
   3eddc:			; <UNDEFINED> instruction: 0xf8c02500
   3ede0:	strmi	r5, [r4], -r8, lsl #1
   3ede4:	abseqe	f7, f0
   3ede8:			; <UNDEFINED> instruction: 0xf85c4a36
   3edec:			; <UNDEFINED> instruction: 0xf04f6003
   3edf0:	ldmdavs	r3!, {r0, fp}
   3edf4:	ldrdls	pc, [r0, r3]
   3edf8:	ldrdvc	pc, [ip, -r3]!
   3edfc:			; <UNDEFINED> instruction: 0xf8c03f01
   3ee00:			; <UNDEFINED> instruction: 0xf1a9708c
   3ee04:	blx	fec3ee1c <tcgetattr@plt+0xfec3ad4c>
   3ee08:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3ee0c:	addseq	pc, r0, r4, asr #17
   3ee10:	andne	pc, r2, ip, asr r8	; <UNPREDICTABLE>
   3ee14:	teqcs	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   3ee18:	bcc	96fac <tcgetattr@plt+0x92edc>
   3ee1c:	strbmi	r6, [r1, #2057]	; 0x809
   3ee20:	bcc	aea48 <tcgetattr@plt+0xaa978>
   3ee24:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
   3ee28:	andshi	pc, ip, r4, asr #17
   3ee2c:			; <UNDEFINED> instruction: 0xf8c41a52
   3ee30:			; <UNDEFINED> instruction: 0xf1035080
   3ee34:			; <UNDEFINED> instruction: 0xf8c40108
   3ee38:	ldrbtmi	r2, [r9], #148	; 0x94
   3ee3c:	smlabtpl	r4, r4, r9, lr
   3ee40:	addpl	pc, r4, r4, asr #17
   3ee44:	eorvs	r6, r5, #37	; 0x25
   3ee48:	strpl	lr, [r2, #-2500]	; 0xfffff63c
   3ee4c:	ldrsbthi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3ee50:	addsvc	pc, r4, r3, asr #17
   3ee54:	eoreq	lr, r6, #3194880	; 0x30c000
   3ee58:			; <UNDEFINED> instruction: 0xf8c3619c
   3ee5c:			; <UNDEFINED> instruction: 0xf8d45090
   3ee60:			; <UNDEFINED> instruction: 0x61a5108c
   3ee64:	adcpl	pc, r8, r4, asr #17
   3ee68:	adcmi	pc, r0, r4, asr #17
   3ee6c:			; <UNDEFINED> instruction: 0xf8c462e4
   3ee70:			; <UNDEFINED> instruction: 0xf8d4909c
   3ee74:	ldmib	r4, {r3, r7, ip, sp, lr}^
   3ee78:	blne	ff27f710 <tcgetattr@plt+0xff27b640>
   3ee7c:	bne	4d7e18 <tcgetattr@plt+0x4d3d48>
   3ee80:	smlatbcc	r1, r5, r3, r6
   3ee84:			; <UNDEFINED> instruction: 0x63213201
   3ee88:			; <UNDEFINED> instruction: 0xf85c6362
   3ee8c:	stmib	r4, {r3, sp}^
   3ee90:	strbvs	r5, [r5, #-1298]!	; 0xfffffaee
   3ee94:	adcvs	r6, r5, #1644167168	; 0x62000000
   3ee98:	subs	pc, r0, r4, asr #17
   3ee9c:	eor	pc, r4, r4, asr #17
   3eea0:	sbcsmi	pc, r0, r3, asr #17
   3eea4:			; <UNDEFINED> instruction: 0xfff4f000
   3eea8:			; <UNDEFINED> instruction: 0x46286833
   3eeac:	sbcsmi	pc, r4, r3, asr #17
   3eeb0:	mvnshi	lr, #12386304	; 0xbd0000
   3eeb4:	rscscc	pc, pc, pc, asr #32
   3eeb8:	svclt	0x0000e7fa
   3eebc:	andeq	r9, r1, r0, ror ip
   3eec0:	andeq	r0, r0, r8, ror #6
   3eec4:	andeq	r0, r0, r8, lsl #10
   3eec8:			; <UNDEFINED> instruction: 0xfffff9e7
   3eecc:	andeq	r0, r0, r4, asr #6
   3eed0:	blmi	32c2f8 <tcgetattr@plt+0x328228>
   3eed4:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
   3eed8:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   3eedc:	bicseq	pc, r0, r3, lsl #2
   3eee0:	teqlt	fp, fp	; <illegal shifter operand>
   3eee4:	cmplt	r0, r8, lsl r9
   3eee8:	mrrc2	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
   3eeec:	ldmvs	fp, {r0, r9, sl, lr}
   3eef0:	mvnsle	r2, r0, lsl #22
   3eef4:	andvs	r2, fp, r0, lsl #6
   3eef8:	andvs	fp, fp, r8, lsl #26
   3eefc:			; <UNDEFINED> instruction: 0xe7f64619
   3ef00:	andeq	r9, r1, lr, ror #22
   3ef04:	andeq	r0, r0, r8, ror #6
   3ef08:	push	{r3, r5, r7, r8, ip, sp, pc}
   3ef0c:	fltne<illegal precision>z	f7, r4
   3ef10:	strmi	r4, [r4], -lr, lsl #12
   3ef14:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   3ef18:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3ef1c:	vstrcs.16	s12, [r0, #-74]	; 0xffffffb6	; <UNPREDICTABLE>
   3ef20:	shadd16mi	fp, fp, r4
   3ef24:	ldmdblt	fp!, {r8, r9, sp}
   3ef28:	andshi	pc, ip, r4, asr #17
   3ef2c:	stccs	8, cr6, [r0], {164}	; 0xa4
   3ef30:	pop	{r2, r4, r5, r6, r7, r8, ip, lr, pc}
   3ef34:			; <UNDEFINED> instruction: 0x477081f0
   3ef38:			; <UNDEFINED> instruction: 0xf7ff4620
   3ef3c:	mvnvs	pc, r9, asr #25
   3ef40:	ldrtmi	r6, [r1], -r8, lsr #18
   3ef44:			; <UNDEFINED> instruction: 0xf7ffb108
   3ef48:	stmiavs	sp!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3ef4c:	mvnsle	r2, r0, lsl #26
   3ef50:	svclt	0x0000e7ec
   3ef54:	svcmi	0x00f0e92d
   3ef58:	stmdbvs	r6, {r0, r1, r2, r3, r7, ip, sp, pc}
   3ef5c:	ldrbtmi	r4, [fp], #-3021	; 0xfffff433
   3ef60:	cdpcs	3, 0, cr9, cr0, cr12, {0}
   3ef64:	msrhi	CPSR_, r0
   3ef68:	ldrdcs	pc, [r8], r0
   3ef6c:	andls	r6, r6, #2932736	; 0x2cc000
   3ef70:			; <UNDEFINED> instruction: 0x2090f8d0
   3ef74:	andls	r9, r4, #201326592	; 0xc000000
   3ef78:	ldrdcs	pc, [ip], r0
   3ef7c:			; <UNDEFINED> instruction: 0xf8d09207
   3ef80:	andls	r2, r5, #148	; 0x94
   3ef84:			; <UNDEFINED> instruction: 0xf0002b00
   3ef88:	stmdbls	ip, {r0, r1, r2, r4, r5, r8, pc}
   3ef8c:	blmi	ff111a9c <tcgetattr@plt+0xff10d9cc>
   3ef90:	stmiapl	fp, {r1, r3, r7, fp, ip, lr}^
   3ef94:	ldmdavs	sl, {r4, fp, sp, lr}
   3ef98:	movweq	lr, #10832	; 0x2a50
   3ef9c:	svclt	0x00089301
   3efa0:	ldrdhi	pc, [r4], -sp
   3efa4:	blmi	feff308c <tcgetattr@plt+0xfefeefbc>
   3efa8:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   3efac:	ldrsbne	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   3efb0:	blcs	594e4 <tcgetattr@plt+0x55414>
   3efb4:	msrhi	SPSR_fxc, r0
   3efb8:	stccs	12, cr9, [r1], {3}
   3efbc:	ldrmi	fp, [r0], -r8, lsl #30
   3efc0:	ldrmi	r2, [r6], r0, lsl #4
   3efc4:	ldmib	sp, {r4, r7, r9, sl, lr}^
   3efc8:	cdpne	2, 4, cr7, cr5, cr6, {0}
   3efcc:	blne	ff6195a4 <tcgetattr@plt+0xff6154d4>
   3efd0:	ldrmi	r9, [r4], r5, lsl #20
   3efd4:	bl	feb657ec <tcgetattr@plt+0xfeb6171c>
   3efd8:	and	r0, r3, r2, lsl #24
   3efdc:			; <UNDEFINED> instruction: 0x4619695a
   3efe0:	orrslt	r4, sl, r3, lsl r6
   3efe4:			; <UNDEFINED> instruction: 0xd1f9429c
   3efe8:	strtmi	r2, [lr], r0, lsl #16
   3efec:	ldclle	6, cr4, [r5], #544	; 0x220
   3eff0:	rscsle	r4, r3, r6, lsl #13
   3eff4:			; <UNDEFINED> instruction: 0xf1079a03
   3eff8:	ldrmi	r0, [r9], -r2, lsl #28
   3effc:	ldmdbvs	sl, {r0, r9, fp, sp}^
   3f000:			; <UNDEFINED> instruction: 0xf10cbf08
   3f004:	ldrmi	r0, [r3], -r2, lsl #28
   3f008:	mvnle	r2, r0, lsl #20
   3f00c:			; <UNDEFINED> instruction: 0xf8cd4673
   3f010:	blcs	77028 <tcgetattr@plt+0x72f58>
   3f014:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
   3f018:	strcs	r4, [r0, #-1587]	; 0xfffff9cd
   3f01c:	ldmvs	fp, {r1, r3, r4, r6, r7, r8, fp, sp, lr}
   3f020:	blcs	5007c <tcgetattr@plt+0x4bfac>
   3f024:	blls	133814 <tcgetattr@plt+0x12f744>
   3f028:			; <UNDEFINED> instruction: 0xf04f2d00
   3f02c:	ldrtmi	r0, [r4], -r0, lsl #14
   3f030:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
   3f034:	strtmi	r2, [fp], r1, lsl #22
   3f038:	svclt	0x000c46ba
   3f03c:	movwcs	lr, #18909	; 0x49dd
   3f040:	movwcs	lr, #27101	; 0x69dd
   3f044:	strvs	lr, [r8, #-2509]	; 0xfffff633
   3f048:	movwcc	r1, #10907	; 0x2a9b
   3f04c:			; <UNDEFINED> instruction: 0xf8dd9302
   3f050:	stmdbvs	r3!, {r3, ip, pc}
   3f054:			; <UNDEFINED> instruction: 0xb1232501
   3f058:			; <UNDEFINED> instruction: 0xf7ff4620
   3f05c:	subeq	pc, r0, r9, lsr ip	; <UNPREDICTABLE>
   3f060:	strmi	r1, [r0, #3653]!	; 0xe45
   3f064:	svclt	0x000869e6
   3f068:	ldrtmi	r9, [r0], -r1, lsl #22
   3f06c:	stmiane	sp!, {r3, r8, r9, sl, fp, ip, sp, pc}^
   3f070:	blx	2ab552 <tcgetattr@plt+0x2a7482>
   3f074:	ldrbmi	pc, [r9], -r6	; <UNPREDICTABLE>
   3f078:			; <UNDEFINED> instruction: 0xff82f000
   3f07c:	stmdbeq	r0, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   3f080:	stfeqd	f7, [r1], {5}
   3f084:	strmi	r6, [r4, #2212]	; 0x8a4
   3f088:	bleq	1f9f3c <tcgetattr@plt+0x1f5e6c>
   3f08c:	blne	112ef68 <tcgetattr@plt+0x112ae98>
   3f090:	andeq	lr, r0, ip, lsr #23
   3f094:	mvnscc	pc, #-1073741824	; 0xc0000000
   3f098:	svclt	0x00b84482
   3f09c:	stccs	8, cr1, [r0], {255}	; 0xff
   3f0a0:	ldrmi	sp, [sl, #471]!	; 0x1d7
   3f0a4:	strvs	lr, [r8, #-2525]	; 0xfffff623
   3f0a8:	svclt	0x00a84653
   3f0ac:	movwls	r4, #34363	; 0x863b
   3f0b0:	strtmi	r9, [fp], r3, lsl #22
   3f0b4:	svclt	0x000c2b01
   3f0b8:	movwls	lr, #18909	; 0x49dd
   3f0bc:	movwls	lr, #27101	; 0x69dd
   3f0c0:	strbmi	r9, [sp], -r3, lsl #6
   3f0c4:	fldmiaxne	sl, {d9}	;@ Deprecated
   3f0c8:	andls	r3, r9, #67108864	; 0x4000000
   3f0cc:	stmdacc	sl, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3f0d0:	ldrtmi	r9, [r4], -r3, lsl #22
   3f0d4:	adcmi	r6, fp, #11927552	; 0xb60000
   3f0d8:			; <UNDEFINED> instruction: 0xf8d4db69
   3f0dc:			; <UNDEFINED> instruction: 0xf04f8010
   3f0e0:			; <UNDEFINED> instruction: 0xf1b80901
   3f0e4:	andle	r0, r5, r0, lsl #30
   3f0e8:			; <UNDEFINED> instruction: 0xf7ff4620
   3f0ec:	strdeq	pc, [r0], #-177	; 0xffffff4f
   3f0f0:	ldmibcc	pc!, {r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3f0f4:	adcmi	r9, r3, #11264	; 0x2c00
   3f0f8:	blls	aed10 <tcgetattr@plt+0xaac40>
   3f0fc:	stmibvs	r3!, {r0, r3, r4, r7, sl, lr}^
   3f100:			; <UNDEFINED> instruction: 0xb15b469a
   3f104:	ldrbmi	r9, [r9], -r2, lsl #20
   3f108:	blx	e3d46 <tcgetattr@plt+0xdfc76>
   3f10c:			; <UNDEFINED> instruction: 0xf000f003
   3f110:	bls	fedf4 <tcgetattr@plt+0xfad24>
   3f114:	movwls	r1, #10771	; 0x2a13
   3f118:	strmi	r9, [r2], sp, lsl #22
   3f11c:	tsteq	r1, r9, lsl #2	; <UNPREDICTABLE>
   3f120:	bleq	139fd4 <tcgetattr@plt+0x135f04>
   3f124:	ble	390670 <tcgetattr@plt+0x38c5a0>
   3f128:	stmdbeq	r9, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   3f12c:			; <UNDEFINED> instruction: 0xf1092001
   3f130:	svccs	0x000039ff
   3f134:	blls	273668 <tcgetattr@plt+0x26f598>
   3f138:	streq	lr, [r9, -r7, lsr #23]
   3f13c:	smlatbeq	r0, sl, fp, lr
   3f140:	movwls	r1, #35355	; 0x8a1b
   3f144:	bl	a5d70 <tcgetattr@plt+0xa1ca0>
   3f148:	ldrmi	r0, [r9, #2309]	; 0x905
   3f14c:	blne	16af064 <tcgetattr@plt+0x16aaf94>
   3f150:	blls	2d0bbc <tcgetattr@plt+0x2ccaec>
   3f154:	stmibvs	r3!, {r0, r1, r3, r6, r8, sl, lr}
   3f158:			; <UNDEFINED> instruction: 0xf101bf04
   3f15c:	strtmi	r0, [r9], #2305	; 0x901
   3f160:			; <UNDEFINED> instruction: 0xf1a92b01
   3f164:	eorsle	r0, r9, r2, lsl #2
   3f168:			; <UNDEFINED> instruction: 0xc014f8dd
   3f16c:	stmib	r4, {r2, r9, fp, ip, pc}^
   3f170:	strbtmi	r5, [r3], -r2, lsr #2
   3f174:	addsgt	pc, r4, r4, asr #17
   3f178:			; <UNDEFINED> instruction: 0xf8c44610
   3f17c:	blne	12873c4 <tcgetattr@plt+0x12832f4>
   3f180:	tstcc	r1, fp, lsl sl
   3f184:	stmib	r4, {r0, r8, r9, ip, sp}^
   3f188:	stmib	r4, {r5, ip, lr}^
   3f18c:			; <UNDEFINED> instruction: 0xf1b8130c
   3f190:	andle	r0, r6, r0, lsl #30
   3f194:			; <UNDEFINED> instruction: 0xf7ff4620
   3f198:	stmdbvs	r0!, {r0, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   3f19c:	blcs	593b0 <tcgetattr@plt+0x552e0>
   3f1a0:	strbmi	sp, [sp], -lr, rrx
   3f1a4:	orrsle	r2, r3, r0, lsl #28
   3f1a8:	pop	{r0, r1, r2, r3, ip, sp, pc}
   3f1ac:	stmiavs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   3f1b0:	stmdbvs	r1!, {r0, r1, r3, r4, r8, ip, sp, pc}^
   3f1b4:	bcs	596e4 <tcgetattr@plt+0x55614>
   3f1b8:	strtmi	sp, [r0], -r9, asr #32
   3f1bc:			; <UNDEFINED> instruction: 0xf7ff2100
   3f1c0:			; <UNDEFINED> instruction: 0x4620fc7d
   3f1c4:	stc2	7, cr15, [lr, #1020]	; 0x3fc
   3f1c8:	orrle	r2, r1, r0, lsl #28
   3f1cc:	blls	279184 <tcgetattr@plt+0x2750b4>
   3f1d0:	blx	110abe <tcgetattr@plt+0x10c9ee>
   3f1d4:			; <UNDEFINED> instruction: 0xf000f009
   3f1d8:	sbfx	pc, r3, #29, #13
   3f1dc:	strtmi	r9, [r8], -r7, lsl #20
   3f1e0:	addspl	pc, r0, r4, asr #17
   3f1e4:	stcls	6, cr4, [r6, #-44]	; 0xffffffd4
   3f1e8:	addsne	pc, r4, r4, asr #17
   3f1ec:			; <UNDEFINED> instruction: 0xf8c44611
   3f1f0:			; <UNDEFINED> instruction: 0xf8c4208c
   3f1f4:	strb	r5, [r2, r8, lsl #1]
   3f1f8:	movwne	lr, #27101	; 0x69dd
   3f1fc:	streq	lr, [r4], #-2525	; 0xfffff623
   3f200:	stmib	r6, {r1, r3, r4, r6, r9, fp, ip}^
   3f204:	bne	903e94 <tcgetattr@plt+0x8ffdc4>
   3f208:	movwcc	r3, #4609	; 0x1201
   3f20c:	addseq	pc, r0, r6, asr #17
   3f210:			; <UNDEFINED> instruction: 0xf8c66332
   3f214:	cmnvs	r3, #148	; 0x94
   3f218:	eorne	lr, r0, r6, asr #19
   3f21c:	pop	{r0, r1, r2, r3, ip, sp, pc}
   3f220:	shsub8mi	r8, r0, r0
   3f224:	blx	efd22a <tcgetattr@plt+0xef915a>
   3f228:	blcs	a5e3c <tcgetattr@plt+0xa1d6c>
   3f22c:	ldmib	sp, {r2, r3, r8, r9, sl, fp, ip, sp, pc}^
   3f230:	ldmib	sp, {r2, r8, r9, sp}^
   3f234:	bne	fe707e54 <tcgetattr@plt+0xfe703d84>
   3f238:	movwcc	r0, #8256	; 0x2040
   3f23c:	bne	725a48 <tcgetattr@plt+0x721978>
   3f240:	mvnvc	lr, #143360	; 0x23000
   3f244:	svclt	0x00a8429a
   3f248:	andls	r4, r1, #27262976	; 0x1a00000
   3f24c:	ldmdbvs	sl, {r2, r5, r6, r7, r9, sl, sp, lr, pc}
   3f250:			; <UNDEFINED> instruction: 0xd1b22a00
   3f254:	bcs	595c4 <tcgetattr@plt+0x554f4>
   3f258:	ldmdami	r2, {r0, r1, r2, r3, r5, r7, r8, ip, lr, pc}
   3f25c:			; <UNDEFINED> instruction: 0x4602619a
   3f260:	stmpl	r2, {r2, r3, fp, ip, pc}
   3f264:	bcs	592b4 <tcgetattr@plt+0x551e4>
   3f268:			; <UNDEFINED> instruction: 0xf8d1d1a7
   3f26c:	andcc	r2, r1, #148	; 0x94
   3f270:	addscs	pc, r4, r1, asr #17
   3f274:			; <UNDEFINED> instruction: 0x2094f8d3
   3f278:			; <UNDEFINED> instruction: 0xf8c33201
   3f27c:			; <UNDEFINED> instruction: 0xe79c2094
   3f280:	blx	fe8fd284 <tcgetattr@plt+0xfe8f91b4>
   3f284:			; <UNDEFINED> instruction: 0xf7ff4620
   3f288:			; <UNDEFINED> instruction: 0x464dfa9f
   3f28c:	ldrmi	lr, [r8], sl, lsl #15
   3f290:	strb	r9, [r1], r1, lsl #6
   3f294:	andeq	r9, r1, r6, ror #21
   3f298:	andeq	r0, r0, r0, ror #6
   3f29c:	andeq	r0, r0, ip, asr #7
   3f2a0:	andeq	r0, r0, r8, ror #6
   3f2a4:	andeq	r0, r0, r8, lsl #10
   3f2a8:	svcmi	0x00f0e92d
   3f2ac:			; <UNDEFINED> instruction: 0xf8df4607
   3f2b0:	ldrdlt	r8, [r3], r4
   3f2b4:	ldrbtmi	r4, [r8], #2932	; 0xb74
   3f2b8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   3f2bc:	ldrdlt	pc, [r0], -r3
   3f2c0:	ldrsbvs	pc, [r4], #139	; 0x8b	; <UNPREDICTABLE>
   3f2c4:	addmi	r6, r4, #180, 18	; 0x2d0000
   3f2c8:	stccs	15, cr11, [r0], {24}
   3f2cc:	addhi	pc, r6, r0, asr #32
   3f2d0:			; <UNDEFINED> instruction: 0xf8d56975
   3f2d4:	ldmib	r5, {r4, r7, ip, sp}^
   3f2d8:			; <UNDEFINED> instruction: 0xf8d52a22
   3f2dc:	movwls	r9, #148	; 0x94
   3f2e0:			; <UNDEFINED> instruction: 0xf858496a
   3f2e4:	stmdavs	r9, {r0, ip}
   3f2e8:	rsble	r2, sp, r0, lsl #18
   3f2ec:	andls	r6, r1, #44, 18	; 0xb0000
   3f2f0:			; <UNDEFINED> instruction: 0xf7ff4620
   3f2f4:	svccs	0x0001fad3
   3f2f8:	svclt	0x000c9a01
   3f2fc:	bl	feae5f04 <tcgetattr@plt+0xfeae1e34>
   3f300:	andls	r0, r1, #-2147483648	; 0x80000000
   3f304:	bl	feaaef2c <tcgetattr@plt+0xfeaaae5c>
   3f308:	andcc	r0, r1, r3, lsl #2
   3f30c:	bl	fe88b718 <tcgetattr@plt+0xfe887648>
   3f310:			; <UNDEFINED> instruction: 0xf1100040
   3f314:			; <UNDEFINED> instruction: 0xf1000f01
   3f318:	strhcs	r8, [r8, #2]
   3f31c:			; <UNDEFINED> instruction: 0xf7c42001
   3f320:	stmdacs	r0, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}
   3f324:	adchi	pc, fp, r0
   3f328:			; <UNDEFINED> instruction: 0xf8c568b1
   3f32c:			; <UNDEFINED> instruction: 0x61b79094
   3f330:	strne	lr, [r2], -r0, asr #19
   3f334:	stmvs	r1, {r4, r5, r7, sp, lr}
   3f338:	tstlt	r1, r1, lsl #20
   3f33c:	bl	fead7664 <tcgetattr@plt+0xfead3594>
   3f340:	blls	3f750 <tcgetattr@plt+0x3b680>
   3f344:	stfnee	f6, [pc], {135}	; 0x87
   3f348:	movwvs	r4, #31057	; 0x7951
   3f34c:	cdpmi	15, 5, cr9, cr1, cr0, {0}
   3f350:	addcs	pc, r8, r0, asr #17
   3f354:	andeq	lr, r3, #173056	; 0x2a400
   3f358:	movwcs	r3, #513	; 0x201
   3f35c:	addsvc	pc, r0, r0, asr #17
   3f360:	stmib	r0, {r1, r2, r3, r4, r5, r6, sl, lr}^
   3f364:			; <UNDEFINED> instruction: 0xf1003320
   3f368:	andvs	r0, r3, #44, 14	; 0xb00000
   3f36c:	adccc	pc, r8, r0, asr #17
   3f370:	movwcc	lr, #59840	; 0xe9c0
   3f374:			; <UNDEFINED> instruction: 0xf8c06145
   3f378:	movtvs	sl, #8332	; 0x208c
   3f37c:	addsls	pc, r4, r0, asr #17
   3f380:	andlt	pc, r4, r0, asr #17
   3f384:	adceq	pc, r0, r0, asr #17
   3f388:			; <UNDEFINED> instruction: 0xf8c062c0
   3f38c:			; <UNDEFINED> instruction: 0xf858609c
   3f390:	stmib	r0, {r0, sp}^
   3f394:	strbvs	r3, [r3, #-786]	; 0xfffffcee
   3f398:	andvs	r6, r3, r3, lsl #5
   3f39c:	strbvs	r2, [r2], #-769	; 0xfffffcff
   3f3a0:	subvs	r6, r7, #29360128	; 0x1c00000
   3f3a4:	mvnvs	fp, ip, lsl r1
   3f3a8:	stccs	8, cr6, [r0], {164}	; 0xa4
   3f3ac:			; <UNDEFINED> instruction: 0x4628d1fb
   3f3b0:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
   3f3b4:	stc2	7, cr15, [ip, #1020]	; 0x3fc
   3f3b8:	stc2l	0, cr15, [sl, #-0]
   3f3bc:			; <UNDEFINED> instruction: 0xf8f0f7d4
   3f3c0:	andlt	r2, r3, r0
   3f3c4:	svchi	0x00f0e8bd
   3f3c8:			; <UNDEFINED> instruction: 0x1018f8db
   3f3cc:			; <UNDEFINED> instruction: 0xd18d42b1
   3f3d0:	stmdbcs	r0, {r0, r4, r5, r7, fp, sp, lr}
   3f3d4:			; <UNDEFINED> instruction: 0xf109d18a
   3f3d8:			; <UNDEFINED> instruction: 0xe78739ff
   3f3dc:	andcs	r2, r1, r8, asr #3
   3f3e0:	b	167d2f8 <tcgetattr@plt+0x1679228>
   3f3e4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   3f3e8:	ldmib	r6, {r0, r3, r6, ip, lr, pc}^
   3f3ec:	movwcs	ip, #258	; 0x102
   3f3f0:	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
   3f3f4:	strne	lr, [r3], -r5, asr #19
   3f3f8:	stmib	r5, {r1, r3, r5, r6, r8, sp, lr}^
   3f3fc:	eorvs	r0, fp, r1, lsl #24
   3f400:	ldmdbvs	r3, {r1, r3, r4, r8, ip, sp, pc}
   3f404:	svclt	0x0008429e
   3f408:	ldmib	r6, {r0, r2, r4, r8, sp, lr}^
   3f40c:	movwcs	sl, #35	; 0x23
   3f410:	ldrdcs	pc, [r8], r6
   3f414:			; <UNDEFINED> instruction: 0x9094f8d6
   3f418:			; <UNDEFINED> instruction: 0x61ac9000
   3f41c:	bcs	8f9b38 <tcgetattr@plt+0x8f5a68>
   3f420:	stmdbeq	r4!, {r0, r2, r6, r7, r8, fp, sp, lr, pc}
   3f424:			; <UNDEFINED> instruction: 0x3320e9c5
   3f428:	svceq	0x0000f1bc
   3f42c:			; <UNDEFINED> instruction: 0xf8ccd002
   3f430:	stmiavs	r9!, {r2, r3, ip, lr}^
   3f434:	addvs	fp, sp, r1, lsl #2
   3f438:	bl	fead9c04 <tcgetattr@plt+0xfead5b34>
   3f43c:	ldcmi	12, cr0, [r4], {2}
   3f440:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
   3f444:	mvnvs	r9, r0, lsl #16
   3f448:	bl	fea87850 <tcgetattr@plt+0xfea83780>
   3f44c:	rscvs	r0, sp, #0
   3f450:	andcc	r6, r1, fp, lsr #6
   3f454:	smlabtne	lr, r5, r9, lr
   3f458:			; <UNDEFINED> instruction: 0xf1056368
   3f45c:			; <UNDEFINED> instruction: 0xf858002c
   3f460:	stmib	r5, {r2, lr}^
   3f464:	stmib	r5, {r1, r4, r8, ip}^
   3f468:	strbtvs	r0, [ip], #-276	; 0xfffffeec
   3f46c:	rsbvs	r2, r8, #16777216	; 0x1000000
   3f470:	smlabtne	r2, r6, r9, lr
   3f474:	stmib	r6, {r0, r4, r5, r8, sp, lr}^
   3f478:	mvnsvs	r5, r5, lsl #2
   3f47c:			; <UNDEFINED> instruction: 0xf04fe730
   3f480:			; <UNDEFINED> instruction: 0xe79e30ff
   3f484:	andeq	r9, r1, lr, lsl #15
   3f488:	andeq	r0, r0, r8, ror #6
   3f48c:	andeq	r0, r0, r8, lsl #10
   3f490:	andeq	r0, r0, r4, asr #6
   3f494:			; <UNDEFINED> instruction: 0xfffff4c1
   3f498:	cfldr32mi	mvfx11, [ip, #-992]!	; 0xfffffc20
   3f49c:	ldrbtmi	r4, [sp], #-2876	; 0xfffff4c4
   3f4a0:	ldmdavs	r1!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
   3f4a4:	ldrsbmi	pc, [r4], #129	; 0x81	; <UNPREDICTABLE>
   3f4a8:	blcs	59b3c <tcgetattr@plt+0x55a6c>
   3f4ac:	strtmi	sp, [r3], -r1, asr #32
   3f4b0:	ldmvs	fp, {r1, r3, r4, r9, sl, lr}^
   3f4b4:	mvnsle	r2, r0, lsl #22
   3f4b8:	blcs	5970c <tcgetattr@plt+0x5563c>
   3f4bc:	stmdbvs	r7!, {r0, r3, r4, r5, ip, lr, pc}^
   3f4c0:	stmiavs	r0!, {r0, r1, r3, r4, r7, fp, sp, lr}^
   3f4c4:			; <UNDEFINED> instruction: 0x7094f8d7
   3f4c8:	eorsle	r2, r7, r0, lsl #22
   3f4cc:	sbcseq	pc, r4, r1, asr #17
   3f4d0:	eorle	r2, pc, r0, lsl #16
   3f4d4:			; <UNDEFINED> instruction: 0xf7ff4620
   3f4d8:	ldmdavs	r0!, {r0, r2, sl, fp, ip, sp, lr, pc}
   3f4dc:	ldrsbne	pc, [r4], #128	; 0x80	; <UNPREDICTABLE>
   3f4e0:	teqlt	r4, ip, lsl #18
   3f4e4:	ldrmi	r4, [sl], -r3, lsr #12
   3f4e8:	blcs	5995c <tcgetattr@plt+0x5588c>
   3f4ec:			; <UNDEFINED> instruction: 0xf8c0d1fb
   3f4f0:	stmvs	fp, {r2, r4, r6, r7, sp}
   3f4f4:	eorsle	r2, r4, r0, lsl #22
   3f4f8:	stmdbvs	r3, {r3, r6, r8, fp, sp, lr}
   3f4fc:	tstlt	fp, r1, lsl #4
   3f500:	ldmvs	fp, {r1, r3, r4, r6, r7, r8, sp, lr}
   3f504:	mvnsle	r2, r0, lsl #22
   3f508:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
   3f50c:	blmi	8995d8 <tcgetattr@plt+0x895508>
   3f510:	ldrsbcs	pc, [r4], #129	; 0x81	; <UNPREDICTABLE>
   3f514:	bvs	1459e64 <tcgetattr@plt+0x1455d94>
   3f518:			; <UNDEFINED> instruction: 0xf8c169c0
   3f51c:	stmiapl	fp!, {r2, r3, r5, r6, r7}^
   3f520:			; <UNDEFINED> instruction: 0xf7ff601a
   3f524:			; <UNDEFINED> instruction: 0xf000fcd5
   3f528:	pop	{r0, r1, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   3f52c:			; <UNDEFINED> instruction: 0xf7d440f8
   3f530:	ldcllt	8, cr11, [r8, #220]!	; 0xdc
   3f534:			; <UNDEFINED> instruction: 0xf8c168a3
   3f538:			; <UNDEFINED> instruction: 0xe7cb30d4
   3f53c:	ldmdbvs	fp, {r0, r1, r4, r6, r8, fp, sp, lr}^
   3f540:	sbcle	r2, r3, r0, lsl #22
   3f544:			; <UNDEFINED> instruction: 0xf7ffb300
   3f548:	stmdbvs	r0!, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}^
   3f54c:			; <UNDEFINED> instruction: 0xf93cf7ff
   3f550:			; <UNDEFINED> instruction: 0xf8d16831
   3f554:	stmiavs	r0!, {r2, r4, r6, r7, lr}^
   3f558:	sbcseq	pc, r4, r1, asr #17
   3f55c:			; <UNDEFINED> instruction: 0xd1b92800
   3f560:	stmiavs	fp, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   3f564:	blcs	59a8c <tcgetattr@plt+0x559bc>
   3f568:	stmdbvs	r3, {r0, r1, r2, r6, r7, r8, ip, lr, pc}^
   3f56c:	bicle	r2, r4, r0, lsl #22
   3f570:	bicle	r2, r2, r0, lsl #24
   3f574:	orrvs	r4, ip, r8, lsl #22
   3f578:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   3f57c:			; <UNDEFINED> instruction: 0xd1bc2b00
   3f580:			; <UNDEFINED> instruction: 0xf8c03701
   3f584:			; <UNDEFINED> instruction: 0xe7b87094
   3f588:	ldrb	r6, [ip, r0, lsr #17]
   3f58c:	andeq	r9, r1, r6, lsr #11
   3f590:	andeq	r0, r0, r8, ror #6
   3f594:	andeq	r0, r0, r8, asr r3
   3f598:	andeq	r0, r0, r8, lsl #10
   3f59c:	cfstr32mi	mvfx11, [r0, #-448]!	; 0xfffffe40
   3f5a0:	ldrbtmi	r4, [sp], #-2848	; 0xfffff4e0
   3f5a4:	stmdavs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}
   3f5a8:	ldrsbcs	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   3f5ac:	ldrdne	lr, [r2], -r2
   3f5b0:	eorsle	r2, r1, r0, lsl #16
   3f5b4:	ldmvs	r1, {r0, r7, sp, lr}
   3f5b8:	sbcvs	fp, r8, r1, ror #6
   3f5bc:	tstlt	r8, r0, asr r9
   3f5c0:	addsmi	r6, r6, #98304	; 0x18000
   3f5c4:	tstvs	r1, r8, lsl #30
   3f5c8:			; <UNDEFINED> instruction: 0x21006998
   3f5cc:			; <UNDEFINED> instruction: 0xb1286191
   3f5d0:	blx	fe27d5d6 <tcgetattr@plt+0xfe279506>
   3f5d4:	ldmibvs	r8, {r0, r1, r5, fp, sp, lr}
   3f5d8:	mvnsle	r2, r0, lsl #16
   3f5dc:	ldrsbcs	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   3f5e0:	andeq	pc, r8, r3, lsl #2
   3f5e4:	strcs	r4, [r0], #-2320	; 0xfffff6f0
   3f5e8:			; <UNDEFINED> instruction: 0x6150619a
   3f5ec:	strmi	lr, [r2], #-2498	; 0xfffff63e
   3f5f0:	ldmdavs	r2, {r1, r3, r5, r6, fp, ip, lr}
   3f5f4:			; <UNDEFINED> instruction: 0xf8d3b922
   3f5f8:	andcc	r2, r1, #156	; 0x9c
   3f5fc:	addscs	pc, ip, r3, asr #17
   3f600:	stc2	7, cr15, [r8], #1020	; 0x3fc
   3f604:	stc2l	7, cr15, [r4], #-1020	; 0xfffffc04
   3f608:	mcrr2	0, 0, pc, r2, cr0	; <UNPREDICTABLE>
   3f60c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3f610:	svclt	0x00c6f7d3
   3f614:	ldrb	r4, [r1, r1, lsl #12]
   3f618:	bicle	r2, lr, r0, lsl #18
   3f61c:	svclt	0x0000bd70
   3f620:	andeq	r9, r1, r2, lsr #9
   3f624:	andeq	r0, r0, r8, ror #6
   3f628:	andeq	r0, r0, r8, lsl #10
   3f62c:	ldrbmi	lr, [r0, sp, lsr #18]!
   3f630:	ldrbtmi	r4, [pc], #-3910	; 3f638 <tcgetattr@plt+0x3b568>
   3f634:	rsbsle	r2, sl, r0, lsl #16
   3f638:	strmi	r4, [ip], -r5, asr #22
   3f63c:			; <UNDEFINED> instruction: 0x9114f8df
   3f640:			; <UNDEFINED> instruction: 0x46054616
   3f644:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   3f648:			; <UNDEFINED> instruction: 0xf8d844f9
   3f64c:	ldmib	r5, {sp}^
   3f650:			; <UNDEFINED> instruction: 0xf8d21006
   3f654:	stmib	r4, {r2, r4, r6, r7, ip, sp}^
   3f658:	adcmi	r1, fp, #6
   3f65c:	svclt	0x00086a6b
   3f660:	sbcsmi	pc, r4, r2, asr #17
   3f664:	cmple	fp, r0, lsl #28
   3f668:	rsbvs	r6, r2, r9, lsr #18
   3f66c:	rsble	r2, r0, r0, lsl #18
   3f670:	teqlt	r1, #805306374	; 0x30000006
   3f674:	andcs	r2, r1, r8, asr #3
   3f678:	stmdb	ip, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3f67c:	ldrsbgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   3f680:	ldmib	r0, {r0, r9, sl, lr}^
   3f684:			; <UNDEFINED> instruction: 0xf8d10222
   3f688:	bne	4cb8e0 <tcgetattr@plt+0x4c7810>
   3f68c:			; <UNDEFINED> instruction: 0x0090f8d1
   3f690:			; <UNDEFINED> instruction: 0x61213201
   3f694:	movwvs	r1, #43547	; 0xaa1b
   3f698:	cmpvs	ip, r1, lsl #6
   3f69c:	andcs	r6, r0, r9, asr #5
   3f6a0:	ldrtmi	r6, [r2], -fp, asr #6
   3f6a4:	andeq	lr, lr, r1, asr #19
   3f6a8:	andcc	pc, ip, r7, asr r8	; <UNPREDICTABLE>
   3f6ac:	andseq	lr, r2, r1, asr #19
   3f6b0:	strbvs	r6, [fp], #-1352	; 0xfffffab8
   3f6b4:	msreq	CPSR_fs, #1073741824	; 0x40000000
   3f6b8:	strvs	r6, [fp, #-2344]	; 0xfffff6d8
   3f6bc:			; <UNDEFINED> instruction: 0xf7ff624b
   3f6c0:	stmiavs	fp!, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3f6c4:			; <UNDEFINED> instruction: 0x21c8b39b
   3f6c8:			; <UNDEFINED> instruction: 0xf7c42001
   3f6cc:			; <UNDEFINED> instruction: 0xf8d4e8e4
   3f6d0:	tstcs	r0, r4, lsl r0
   3f6d4:	ldrdcs	pc, [r8], r0
   3f6d8:	abseqe	f7, f0
   3f6dc:	ldrdcc	pc, [ip], r0
   3f6e0:			; <UNDEFINED> instruction: 0xc094f8d0
   3f6e4:			; <UNDEFINED> instruction: 0xf8d01a9b
   3f6e8:	umlalvs	r2, r0, r0, r0
   3f6ec:	bl	feb4c2f8 <tcgetattr@plt+0xfeb48228>
   3f6f0:	bmi	682700 <tcgetattr@plt+0x67e630>
   3f6f4:	sbcvs	r6, r4, sp, lsr #17
   3f6f8:	streq	pc, [r1], #-268	; 0xfffffef4
   3f6fc:	andsge	pc, r4, r0, asr #17
   3f700:	stmib	r0, {r2, r6, r8, r9, sp, lr}^
   3f704:	stmib	r0, {r0, r1, r3, r8, r9}^
   3f708:	ldmpl	fp!, {r1, r2, r3, r8, ip}
   3f70c:	tstne	r2, r0, asr #19
   3f710:	tst	r4, r0, asr #19
   3f714:			; <UNDEFINED> instruction: 0xf8c06443
   3f718:	cmplt	r5, r4, lsr #32
   3f71c:	ldr	r4, [r4, r4, lsl #12]
   3f720:	bvs	172bb94 <tcgetattr@plt+0x1727ac4>
   3f724:	ldrdlt	r6, [r3, -fp]
   3f728:	stmdbvs	r9!, {r2, r3, r8, r9, ip, sp}
   3f72c:	pop	{r5, r7, r8, r9, sl, sp, lr, pc}
   3f730:	bmi	2a16f8 <tcgetattr@plt+0x29d628>
   3f734:	eoreq	pc, ip, r4, lsl #2
   3f738:	adcvs	pc, r8, r4, asr #17
   3f73c:	stmib	r4, {r1, r2, r5, r6, r7, r9, sp, lr}^
   3f740:	ldmpl	sl!, {r0, r1, r2, r5, sl, ip, pc}
   3f744:	strbtvs	r6, [r2], #-1312	; 0xfffffae0
   3f748:	svclt	0x0000e792
   3f74c:	andeq	r9, r1, r2, lsl r4
   3f750:	andeq	r0, r0, r8, ror #6
   3f754:			; <UNDEFINED> instruction: 0xfffff1d9
   3f758:	andeq	r0, r0, r4, asr #6
   3f75c:	ldrlt	fp, [r8, #-408]!	; 0xfffffe68
   3f760:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
   3f764:	strtmi	r6, [r0], -r3, lsr #18
   3f768:	bvs	18adc9c <tcgetattr@plt+0x18a9bcc>
   3f76c:	stmibvs	r9, {r0, r8, ip, sp, pc}^
   3f770:			; <UNDEFINED> instruction: 0xf7ff6265
   3f774:	stmiavs	r4!, {r0, r1, r5, r7, r8, fp, ip, sp, lr, pc}
   3f778:	mvnsle	r2, r0, lsl #24
   3f77c:			; <UNDEFINED> instruction: 0x4618bd38
   3f780:			; <UNDEFINED> instruction: 0xffecf7ff
   3f784:			; <UNDEFINED> instruction: 0x4770e7f7
   3f788:	mvnsmi	lr, #737280	; 0xb4000
   3f78c:	teqlt	ip, #4, 16	; 0x40000
   3f790:	ldrdhi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3f794:	svcmi	0x00184681
   3f798:	cfmsub32mi	mvax0, mvfx4, mvfx8, mvfx13
   3f79c:	ldrbtmi	r4, [pc], #-1272	; 3f7a4 <tcgetattr@plt+0x3b6d4>
   3f7a0:	and	r4, r8, lr, ror r4
   3f7a4:	blcs	d9e38 <tcgetattr@plt+0xd5d68>
   3f7a8:	strbmi	fp, [r3], -ip, lsl #30
   3f7ac:			; <UNDEFINED> instruction: 0xf7c4463b
   3f7b0:	stmiavs	r4!, {r1, r3, r7, r8, r9, fp, sp, lr, pc}
   3f7b4:	stmiavs	r3!, {r2, r3, r5, r8, ip, sp, pc}
   3f7b8:	tstcs	r1, r2, lsr r6
   3f7bc:	blcs	51064 <tcgetattr@plt+0x4cf94>
   3f7c0:			; <UNDEFINED> instruction: 0xf8d9d1f0
   3f7c4:	cmplt	ip, r0
   3f7c8:	ldrbtmi	r4, [lr], #-3597	; 0xfffff1f3
   3f7cc:			; <UNDEFINED> instruction: 0xf1046923
   3f7d0:			; <UNDEFINED> instruction: 0x46290010
   3f7d4:			; <UNDEFINED> instruction: 0xf7ffb133
   3f7d8:	stmiavs	r4!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3f7dc:	mvnsle	r2, r0, lsl #24
   3f7e0:	mvnshi	lr, #12386304	; 0xbd0000
   3f7e4:	andcs	r4, r6, #45088768	; 0x2b00000
   3f7e8:	ldrtmi	r2, [r0], -r1, lsl #2
   3f7ec:	stmib	sl!, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3f7f0:	svclt	0x0000e7f3
   3f7f4:	andeq	r8, r0, r0, asr #29
   3f7f8:	andeq	r4, r0, r2, ror #19
   3f7fc:	andeq	r8, r0, r0, asr #29
   3f800:	andeq	r8, r0, r2, lsr #29
   3f804:	ldrblt	fp, [r8, #440]!	; 0x1b8
   3f808:	strmi	r4, [r4], -r6, lsl #12
   3f80c:	stmdbvs	r0!, {r8, r9, sl, sp}
   3f810:			; <UNDEFINED> instruction: 0xf7ffb128
   3f814:	stmdbvs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3f818:	stmia	ip, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3f81c:	adcmi	r6, r6, #-1073741815	; 0xc0000009
   3f820:	strtmi	r6, [r0], -r5, lsr #17
   3f824:	adcsvs	fp, r7, r8, lsl #30
   3f828:			; <UNDEFINED> instruction: 0xf7c4d001
   3f82c:	strtmi	lr, [ip], -r4, asr #17
   3f830:	mvnle	r2, r0, lsl #26
   3f834:			; <UNDEFINED> instruction: 0x4770bdf8
   3f838:	mrseq	pc, (UNDEF: 28)	; <UNPREDICTABLE>
   3f83c:	addlt	fp, r2, r0, ror r5
   3f840:	stcmi	6, cr4, [sp, #-16]
   3f844:	tstls	r1, r8, lsl #12
   3f848:			; <UNDEFINED> instruction: 0xffdcf7ff
   3f84c:	ldrbtmi	r4, [sp], #-2827	; 0xfffff4f5
   3f850:	andcs	r9, r1, #16384	; 0x4000
   3f854:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
   3f858:	andeq	pc, r8, r3, lsl #2
   3f85c:	ldrsbvs	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   3f860:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   3f864:			; <UNDEFINED> instruction: 0xf8d3682b
   3f868:			; <UNDEFINED> instruction: 0xf8c420d4
   3f86c:			; <UNDEFINED> instruction: 0xf8c320d4
   3f870:	ldrdlt	r6, [r2], -r4
   3f874:	svclt	0x0000bd70
   3f878:	strdeq	r9, [r1], -r6
   3f87c:	andeq	r0, r0, r8, ror #6
   3f880:	mvnsmi	lr, #737280	; 0xb4000
   3f884:	svclt	0x00882909
   3f888:			; <UNDEFINED> instruction: 0xf8df2100
   3f88c:	sxtab16mi	r8, r1, r0
   3f890:			; <UNDEFINED> instruction: 0x460c4b1b
   3f894:			; <UNDEFINED> instruction: 0xf85844f8
   3f898:	and	r6, r5, r3
   3f89c:	cfstrscs	mvf3, [sl], {1}
   3f8a0:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   3f8a4:	eorle	r4, r0, r1, lsr #5
   3f8a8:	eorpl	pc, r4, r6, asr r8	; <UNPREDICTABLE>
   3f8ac:	mvnsle	r2, r0, lsl #26
   3f8b0:	andcs	r2, r1, r0, ror #3
   3f8b4:	svc	0x00eef7c3
   3f8b8:	strbmi	r4, [r8], -r7, lsl #12
   3f8bc:			; <UNDEFINED> instruction: 0xf952f7d3
   3f8c0:	andcs	r4, r1, #16, 22	; 0x4000
   3f8c4:			; <UNDEFINED> instruction: 0xf84660bc
   3f8c8:			; <UNDEFINED> instruction: 0xf8c77024
   3f8cc:	stmib	r7, {r2, r3, r4, r6, r7, sp}^
   3f8d0:			; <UNDEFINED> instruction: 0xf8585000
   3f8d4:	ldmdavs	r3, {r0, r1, sp}
   3f8d8:			; <UNDEFINED> instruction: 0x461ab11b
   3f8dc:	blcs	59950 <tcgetattr@plt+0x55880>
   3f8e0:			; <UNDEFINED> instruction: 0x4638d1fb
   3f8e4:	pop	{r0, r1, r2, r4, sp, lr}
   3f8e8:	stmdbmi	r7, {r3, r4, r5, r6, r7, r8, r9, pc}
   3f8ec:	strcs	r2, [r0, -r0]
   3f8f0:			; <UNDEFINED> instruction: 0xf7c74479
   3f8f4:			; <UNDEFINED> instruction: 0x4638fb55
   3f8f8:	mvnshi	lr, #12386304	; 0xbd0000
   3f8fc:			; <UNDEFINED> instruction: 0x000191b0
   3f900:	andeq	r0, r0, r0, lsl #8
   3f904:	andeq	r0, r0, r0, ror #10
   3f908:	andeq	r8, r0, r4, lsl #27
   3f90c:			; <UNDEFINED> instruction: 0x4605b5f0
   3f910:	addlt	r4, r3, r9, lsl pc
   3f914:			; <UNDEFINED> instruction: 0x460e4b19
   3f918:	ldmpl	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   3f91c:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
   3f920:	stmdavs	r4!, {r5, sp, lr, pc}
   3f924:	stmdavs	r0!, {r2, r4, r5, r6, r7, r8, ip, sp, pc}^
   3f928:			; <UNDEFINED> instruction: 0xf7c34629
   3f92c:	stmdacs	r0, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   3f930:			; <UNDEFINED> instruction: 0xf104d1f7
   3f934:	tstls	r1, ip, lsl #2
   3f938:			; <UNDEFINED> instruction: 0xf7ff4608
   3f93c:	stmdbls	r1, {r0, r1, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   3f940:	ldrtmi	r4, [r0], -pc, lsl #22
   3f944:	ldmpl	sp!, {r0, r9, sp}^
   3f948:			; <UNDEFINED> instruction: 0xf8d3682b
   3f94c:			; <UNDEFINED> instruction: 0xf7ff60d4
   3f950:	stmdavs	fp!, {r0, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   3f954:	ldrsbcs	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   3f958:	sbcscs	pc, r4, r4, asr #17
   3f95c:	ldrtvs	lr, [r5], #-2499	; 0xfffff63d
   3f960:	ldcllt	0, cr11, [r0, #12]!
   3f964:	tstcs	r0, r8, lsr #12
   3f968:			; <UNDEFINED> instruction: 0xff8af7ff
   3f96c:	stmdacs	r0, {r2, r9, sl, lr}
   3f970:			; <UNDEFINED> instruction: 0xf104d0f6
   3f974:	strb	r0, [r3, ip, lsl #2]!
   3f978:	andeq	r9, r1, ip, lsr #2
   3f97c:	andeq	r0, r0, r0, ror #10
   3f980:	andeq	r0, r0, r8, ror #6
   3f984:			; <UNDEFINED> instruction: 0xf8d0b110
   3f988:	stmdblt	r3, {r2, r3, r4, r6, r7, ip, sp}
   3f98c:			; <UNDEFINED> instruction: 0xe7534770
   3f990:			; <UNDEFINED> instruction: 0x4607b5f8
   3f994:			; <UNDEFINED> instruction: 0xf8df7802
   3f998:			; <UNDEFINED> instruction: 0xf1a2c064
   3f99c:	ldrbtmi	r0, [ip], #816	; 0x330
   3f9a0:	bcs	2ac510 <tcgetattr@plt+0x2a8440>
   3f9a4:			; <UNDEFINED> instruction: 0x4604d813
   3f9a8:	tstcs	sl, r0, lsl #10
   3f9ac:	svccs	0x0001f814
   3f9b0:	strcc	pc, [r5, #-2817]	; 0xfffff4ff
   3f9b4:	teqeq	r0, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   3f9b8:	mcrcs	2, 0, fp, cr9, cr14, {6}
   3f9bc:	ldmdblt	r2!, {r1, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
   3f9c0:	svclt	0x00181b3c
   3f9c4:	cfstrscs	mvf2, [r9, #-4]
   3f9c8:	strcs	fp, [r0], #-4040	; 0xfffff038
   3f9cc:	blmi	36dfc4 <tcgetattr@plt+0x369ef4>
   3f9d0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   3f9d4:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
   3f9d8:	stmdavs	r4!, {r0, r1, r2, sp, lr, pc}
   3f9dc:	stmdavs	r0!, {r2, r3, r5, r8, ip, sp, pc}^
   3f9e0:			; <UNDEFINED> instruction: 0xf7c34639
   3f9e4:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   3f9e8:			; <UNDEFINED> instruction: 0x4620d1f7
   3f9ec:	blmi	1af1d4 <tcgetattr@plt+0x1ab104>
   3f9f0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   3f9f4:	eormi	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   3f9f8:	svclt	0x0000e7f7
   3f9fc:	andeq	r9, r1, r6, lsr #1
   3fa00:	andeq	r0, r0, r0, ror #10
   3fa04:	andeq	r0, r0, r0, lsl #8
   3fa08:			; <UNDEFINED> instruction: 0x4605b5f8
   3fa0c:	blmi	f132fc <tcgetattr@plt+0xf0f22c>
   3fa10:	ldmpl	r4!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   3fa14:			; <UNDEFINED> instruction: 0xf8d36823
   3fa18:	ldrsblt	r0, [r8, -r8]
   3fa1c:	ldrsbcs	pc, [ip], #128	; 0x80	; <UNPREDICTABLE>
   3fa20:	cmple	r7, r0, lsl #20
   3fa24:	vstrcs.16	s12, [r0, #-304]	; 0xfffffed0	; <UNPREDICTABLE>
   3fa28:			; <UNDEFINED> instruction: 0xb128d040
   3fa2c:			; <UNDEFINED> instruction: 0xf95af7ff
   3fa30:	ldmibvs	r8, {r0, r1, r5, fp, sp, lr}
   3fa34:	mvnsle	r2, r0, lsl #16
   3fa38:	ldrsbcs	pc, [r4], #133	; 0x85	; <UNPREDICTABLE>
   3fa3c:	stmib	r3, {r8, sp}^
   3fa40:	bcs	44318 <tcgetattr@plt+0x40248>
   3fa44:	stmdavs	r1!, {r2, r4, r6, ip, lr, pc}
   3fa48:	andeq	pc, ip, r5, lsl #2
   3fa4c:	mrscc	r2, R8_fiq
   3fa50:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
   3fa54:			; <UNDEFINED> instruction: 0xf8d26822
   3fa58:	ldmibvs	r1, {r7, r8, ip, sp, lr}
   3fa5c:	andeq	pc, r4, r7, lsr #3
   3fa60:	teqcc	r0, r2	; <illegal shifter operand>	; <UNPREDICTABLE>
   3fa64:			; <UNDEFINED> instruction: 0xf080fab0
   3fa68:	stmdbeq	r0, {r0, r8, r9, fp, ip, sp}^
   3fa6c:	addseq	pc, r8, r2, asr #17
   3fa70:	eorsle	r2, r6, r0, lsl #18
   3fa74:	stmdbcs	r0, {r0, r3, r7, fp, sp, lr}
   3fa78:	tstcs	r1, r3, lsr r0
   3fa7c:			; <UNDEFINED> instruction: 0xf1021a5b
   3fa80:	svccs	0x00010008
   3fa84:	blcc	af6ac <tcgetattr@plt+0xab5dc>
   3fa88:	addscc	pc, ip, r2, asr #17
   3fa8c:	blx	18fda90 <tcgetattr@plt+0x18f99c0>
   3fa90:	blx	7fda94 <tcgetattr@plt+0x7f99c4>
   3fa94:			; <UNDEFINED> instruction: 0xf9fcf000
   3fa98:	andcc	r6, r8, r0, lsr #16
   3fa9c:	mrc2	7, 2, pc, cr14, cr15, {7}
   3faa0:	ldc2l	7, cr15, [lr, #-844]!	; 0xfffffcb4
   3faa4:			; <UNDEFINED> instruction: 0xf8c36823
   3faa8:	ldcllt	0, cr5, [r8, #864]!	; 0x360
   3faac:			; <UNDEFINED> instruction: 0xf7ffb128
   3fab0:	stmdavs	r3!, {r0, r3, r4, r8, fp, ip, sp, lr, pc}
   3fab4:	stmdacs	r0, {r3, r4, r7, r8, fp, sp, lr}
   3fab8:			; <UNDEFINED> instruction: 0xf7ffd1f9
   3fabc:	stmdavs	r3!, {r0, r1, r7, r8, fp, ip, sp, lr, pc}
   3fac0:			; <UNDEFINED> instruction: 0xf8d32100
   3fac4:			; <UNDEFINED> instruction: 0xf7fe00d4
   3fac8:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3facc:			; <UNDEFINED> instruction: 0xf8c32200
   3fad0:	ldcllt	0, cr2, [r8, #864]!	; 0x360
   3fad4:	mrc2	7, 5, pc, cr0, cr15, {7}
   3fad8:	ldmibvs	r8, {r0, r1, r5, fp, sp, lr}
   3fadc:			; <UNDEFINED> instruction: 0xd1a42d00
   3fae0:	stmdbmi	r7, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3fae4:	stmdavs	r9, {r0, r4, r5, r6, fp, ip, lr}
   3fae8:	svclt	0x00183900
   3faec:	strb	r2, [r5, r1, lsl #2]
   3faf0:			; <UNDEFINED> instruction: 0xf968f7ff
   3faf4:	svclt	0x0000e7a7
   3faf8:	andeq	r9, r1, r4, lsr r0
   3fafc:	andeq	r0, r0, r8, ror #6
   3fb00:	andeq	r0, r0, r8, lsl #10
   3fb04:			; <UNDEFINED> instruction: 0xf7ffb570
   3fb08:	blmi	4ff5fc <tcgetattr@plt+0x4fb52c>
   3fb0c:	mvnlt	r4, fp, ror r4
   3fb10:			; <UNDEFINED> instruction: 0x46044a11
   3fb14:	stmdavs	r9!, {r0, r2, r3, r4, r7, fp, ip, lr}
   3fb18:	smlabtcc	r8, r1, r1, fp
   3fb1c:			; <UNDEFINED> instruction: 0xf7ff2000
   3fb20:	stmdavs	fp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   3fb24:			; <UNDEFINED> instruction: 0xf1042201
   3fb28:			; <UNDEFINED> instruction: 0xf103010c
   3fb2c:			; <UNDEFINED> instruction: 0xf8d30008
   3fb30:			; <UNDEFINED> instruction: 0xf7ff60d4
   3fb34:	stmdavs	fp!, {r0, r1, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   3fb38:	ldrsbcs	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   3fb3c:	sbcscs	pc, r4, r4, asr #17
   3fb40:	ldrtvs	lr, [r5], #-2499	; 0xfffff63d
   3fb44:			; <UNDEFINED> instruction: 0xf8c42301
   3fb48:	ldcllt	0, cr3, [r0, #-880]!	; 0xfffffc90
   3fb4c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   3fb50:			; <UNDEFINED> instruction: 0xe7f76018
   3fb54:	andeq	r8, r1, r8, lsr pc
   3fb58:	andeq	r0, r0, r8, ror #6
   3fb5c:	andeq	ip, r1, sl, lsl #2
   3fb60:	svcmi	0x00f0e92d
   3fb64:			; <UNDEFINED> instruction: 0xed2d4961
   3fb68:	bmi	18a2778 <tcgetattr@plt+0x189e6a8>
   3fb6c:	blmi	1890d58 <tcgetattr@plt+0x188cc88>
   3fb70:	vmlal.s32	<illegal reg q2.5>, d29, d10
   3fb74:	ldrbtmi	r4, [fp], #-3364	; 0xfffff2dc
   3fb78:			; <UNDEFINED> instruction: 0xf8cd6812
   3fb7c:			; <UNDEFINED> instruction: 0xf04f241c
   3fb80:	bmi	1780388 <tcgetattr@plt+0x177c2b8>
   3fb84:	andls	r5, r3, #10092544	; 0x9a0000
   3fb88:	bcs	59bd8 <tcgetattr@plt+0x55b08>
   3fb8c:	addshi	pc, r0, r0
   3fb90:	pkhtbmi	r4, r0, sl, asr #18
   3fb94:	stmdavs	r8, {r0, r3, r4, r6, fp, ip, lr}
   3fb98:			; <UNDEFINED> instruction: 0xf0002800
   3fb9c:			; <UNDEFINED> instruction: 0xf1b880a0
   3fba0:			; <UNDEFINED> instruction: 0xf0003fff
   3fba4:	bmi	15dfdfc <tcgetattr@plt+0x15dbd2c>
   3fba8:	ldmdbmi	r6, {r0, r1, r2, r9, sl, fp, sp, pc}^
   3fbac:	ldmpl	fp, {r2, r4, r5, r9, sl, lr}
   3fbb0:			; <UNDEFINED> instruction: 0x96024479
   3fbb4:	bne	47b3dc <tcgetattr@plt+0x47730c>
   3fbb8:			; <UNDEFINED> instruction: 0x469a461a
   3fbbc:	movwls	r3, #21032	; 0x5228
   3fbc0:	and	r9, r9, r4, lsl #4
   3fbc4:	strbmi	r2, [sl], -r0, lsr #6
   3fbc8:	ldrbmi	r7, [r9], -r3, lsr #32
   3fbcc:			; <UNDEFINED> instruction: 0xf7c41884
   3fbd0:	blls	17a100 <tcgetattr@plt+0x176030>
   3fbd4:	suble	r4, r9, r3, asr r5
   3fbd8:	bls	e67f4 <tcgetattr@plt+0xe2724>
   3fbdc:	movweq	lr, #15274	; 0x3baa
   3fbe0:	blvc	17dd50 <tcgetattr@plt+0x179c80>
   3fbe4:	adcsmi	r1, r2, #155	; 0x9b
   3fbe8:	strbmi	fp, [r3, #-3848]	; 0xfffff0f8
   3fbec:	svclt	0x00084613
   3fbf0:	movwls	r4, #9763	; 0x2623
   3fbf4:	rscle	r2, ip, r0, lsl #30
   3fbf8:	ldrdlt	pc, [r4], -r7
   3fbfc:			; <UNDEFINED> instruction: 0xf7c44658
   3fc00:	blne	fe939ed0 <tcgetattr@plt+0xfe935e00>
   3fc04:	svclt	0x00a82814
   3fc08:	strmi	r2, [r3], #-20	; 0xffffffec
   3fc0c:	svcvc	0x007af5b3
   3fc10:	stcle	6, cr4, [fp], #-516	; 0xfffffdfc
   3fc14:	stmdble	r5, {r2, r4, r5, r7, r9, lr}
   3fc18:	eorcs	r4, r0, #36700160	; 0x2300000
   3fc1c:	blcs	fdc30 <tcgetattr@plt+0xf9b60>
   3fc20:	ldrmi	r7, [ip], -r2, rrx
   3fc24:			; <UNDEFINED> instruction: 0xf04f68bd
   3fc28:	mrc	2, 0, r3, cr8, cr15, {7}
   3fc2c:	tstcs	r1, r0, lsl sl
   3fc30:	strls	r4, [r0, #-1568]	; 0xfffff9e0
   3fc34:	stmia	r2!, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3fc38:	bls	d9f2c <tcgetattr@plt+0xd5e5c>
   3fc3c:	ldrmi	r4, [r8, #1568]	; 0x620
   3fc40:	strtmi	fp, [r2], -r8, lsl #30
   3fc44:			; <UNDEFINED> instruction: 0xf7c49202
   3fc48:	blls	139e88 <tcgetattr@plt+0x135db8>
   3fc4c:	strmi	r6, [r4], #-2075	; 0xfffff7e5
   3fc50:	blcs	46dd8 <tcgetattr@plt+0x42d08>
   3fc54:			; <UNDEFINED> instruction: 0xf8d3d0b6
   3fc58:	addsmi	r3, pc, #216	; 0xd8
   3fc5c:			; <UNDEFINED> instruction: 0x4623d1b2
   3fc60:	strmi	r2, [r4], -sl, lsr #4
   3fc64:	blcs	fdc78 <tcgetattr@plt+0xf9ba8>
   3fc68:			; <UNDEFINED> instruction: 0xe7ab4618
   3fc6c:	ldrtmi	r2, [r0], -r0, lsl #6
   3fc70:			; <UNDEFINED> instruction: 0xf7c47023
   3fc74:	blls	139e5c <tcgetattr@plt+0x135d8c>
   3fc78:	ldmdavs	sl, {r1, r8, sl, fp, ip, pc}
   3fc7c:			; <UNDEFINED> instruction: 0xf8d21bab
   3fc80:	bl	84138 <tcgetattr@plt+0x80068>
   3fc84:	bl	fed1cfd0 <tcgetattr@plt+0xfed18f00>
   3fc88:	b	1403a20 <tcgetattr@plt+0x13ff950>
   3fc8c:	svclt	0x00d80264
   3fc90:	stcle	6, cr4, [r8, #-200]	; 0xffffff38
   3fc94:	bne	fead0d5c <tcgetattr@plt+0xfeaccc8c>
   3fc98:	addsmi	r1, r9, #536576	; 0x83000
   3fc9c:	bne	10f70b0 <tcgetattr@plt+0x10f2fe0>
   3fca0:	svclt	0x003842b2
   3fca4:	ldmdbmi	r8, {r1, r4, r5, r9, sl, lr}
   3fca8:	ldrbtmi	r2, [r9], #-0
   3fcac:			; <UNDEFINED> instruction: 0xf978f7c7
   3fcb0:	blmi	412510 <tcgetattr@plt+0x40e440>
   3fcb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3fcb8:			; <UNDEFINED> instruction: 0xf8dd681a
   3fcbc:	subsmi	r3, sl, ip, lsl r4
   3fcc0:	vand	d13, d13, d2
   3fcc4:	ldc	13, cr4, [sp], #144	; 0x90
   3fcc8:	pop	{r1, r8, r9, fp, pc}
   3fccc:			; <UNDEFINED> instruction: 0xf8d28ff0
   3fcd0:	bcs	48038 <tcgetattr@plt+0x43f68>
   3fcd4:	svcge	0x0067f43f
   3fcd8:	ldrdhi	pc, [r8], -r2
   3fcdc:	stmdbmi	ip, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}
   3fce0:			; <UNDEFINED> instruction: 0xf7c74479
   3fce4:	ubfx	pc, sp, #18, #4
   3fce8:	cdp	7, 14, cr15, cr8, cr3, {6}
   3fcec:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   3fcf0:	andeq	r0, r0, r0, asr #6
   3fcf4:	andeq	r8, r1, lr, asr #29
   3fcf8:	andeq	r0, r0, r8, ror #6
   3fcfc:	andeq	r0, r0, r0, ror #10
   3fd00:	andeq	r0, r0, r0, lsl #8
   3fd04:	andeq	r1, r0, r8, ror #19
   3fd08:	muleq	r0, sl, fp
   3fd0c:	muleq	r1, r0, sp
   3fd10:	andeq	r8, r0, r8, lsr #19
   3fd14:	ldrblt	r4, [r8, #2598]!	; 0xa26
   3fd18:	blmi	9d0f08 <tcgetattr@plt+0x9cce38>
   3fd1c:	ldmpl	r6, {r2, r9, sl, lr}^
   3fd20:	blcs	59df4 <tcgetattr@plt+0x55d24>
   3fd24:	addsmi	sp, r8, #65	; 0x41
   3fd28:	eors	sp, r5, r2, lsl #2
   3fd2c:	mlasle	r4, ip, r2, r4
   3fd30:	ldmdavs	fp, {r0, r2, r3, r4, r9, sl, lr}
   3fd34:	mvnsle	r2, r0, lsl #22
   3fd38:	andcs	r4, r0, pc, lsl r9
   3fd3c:	blmi	819fe0 <tcgetattr@plt+0x815f10>
   3fd40:			; <UNDEFINED> instruction: 0xf8415851
   3fd44:	ldmpl	r7, {r0, r1, r2, r5}^
   3fd48:			; <UNDEFINED> instruction: 0xb12b683b
   3fd4c:	ldrsbcs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   3fd50:	svclt	0x000842a2
   3fd54:	sbcseq	pc, r8, r3, asr #17
   3fd58:	andeq	pc, ip, r4, lsl #2
   3fd5c:	ldc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
   3fd60:	tstlt	r8, r0, ror #16
   3fd64:	cdp	7, 2, cr15, cr6, cr3, {6}
   3fd68:			; <UNDEFINED> instruction: 0xf7c34620
   3fd6c:	ldmdavs	r3!, {r2, r5, r9, sl, fp, sp, lr, pc}
   3fd70:	ldmdavs	r9!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   3fd74:			; <UNDEFINED> instruction: 0xf8d1b151
   3fd78:	ldrdlt	r0, [r8, r8]
   3fd7c:			; <UNDEFINED> instruction: 0xf7ff3108
   3fd80:	pop	{r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}
   3fd84:	strdcs	r4, [r0], -r8
   3fd88:	stclt	7, cr15, [r2, #912]	; 0x390
   3fd8c:	stmdacs	r0, {r3, r5, fp, sp, lr}
   3fd90:	strmi	fp, [r1], -r4, lsl #30
   3fd94:			; <UNDEFINED> instruction: 0xe7f24618
   3fd98:	stmdavs	r3!, {r0, r2, r4, r5, r9, sl, lr}
   3fd9c:	strb	r6, [fp, fp, lsr #32]
   3fda0:	stmdacs	r0, {r3, r5, fp, sp, lr}
   3fda4:	ldrmi	fp, [r8], -r8, lsl #30
   3fda8:	ldrtmi	lr, [r5], -r8, ror #15
   3fdac:	svclt	0x0000e7c4
   3fdb0:	andeq	r8, r1, ip, lsr #26
   3fdb4:	andeq	r0, r0, r0, ror #10
   3fdb8:	andeq	r0, r0, r0, lsl #8
   3fdbc:	andeq	r0, r0, r8, ror #6
   3fdc0:	ldrblt	fp, [r0, #-816]!	; 0xfffffcd0
   3fdc4:	strmi	r4, [r4], -sp, lsl #12
   3fdc8:	bvs	18495d0 <tcgetattr@plt+0x1845500>
   3fdcc:	bvs	112c234 <tcgetattr@plt+0x1128164>
   3fdd0:	adcmi	r6, fp, #3588096	; 0x36c000
   3fdd4:	stmdbvs	r0!, {r3, ip, lr, pc}
   3fdd8:			; <UNDEFINED> instruction: 0x4629b110
   3fddc:			; <UNDEFINED> instruction: 0xfff0f7ff
   3fde0:	stccs	8, cr6, [r0], {164}	; 0xa4
   3fde4:	ldfltp	f5, [r0, #-964]!	; 0xfffffc3c
   3fde8:	rsbvs	r6, r6, #196608	; 0x30000
   3fdec:	bvs	ff92c320 <tcgetattr@plt+0xff928250>
   3fdf0:	eoreq	pc, ip, #4, 2
   3fdf4:	adcmi	r6, r3, #-1509949440	; 0xa6000000
   3fdf8:	svclt	0x00186262
   3fdfc:	strcc	lr, [sl], #-2500	; 0xfffff63c
   3fe00:	tstlt	r5, r9, ror #15
   3fe04:	addsmi	r6, r8, #688	; 0x2b0
   3fe08:			; <UNDEFINED> instruction: 0xf7fad0f1
   3fe0c:			; <UNDEFINED> instruction: 0xe7eef931
   3fe10:	svclt	0x00004770
   3fe14:	stmdbmi	r9, {r1, r3, r9, sl, lr}
   3fe18:	ldrbtmi	fp, [r9], #-1336	; 0xfffffac8
   3fe1c:	ldrmi	r4, [r0], -r5, lsl #12
   3fe20:	ldc2l	7, cr15, [r6, #828]!	; 0x33c
   3fe24:	cmplt	r0, r4, lsl #12
   3fe28:	andseq	pc, r0, r5, lsl #2
   3fe2c:			; <UNDEFINED> instruction: 0xf7ff4621
   3fe30:	strtmi	pc, [r0], -fp, lsr #25
   3fe34:	ldmda	r8, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3fe38:	ldclt	0, cr2, [r8, #-4]!
   3fe3c:	ldrdeq	r1, [r0], -sl
   3fe40:			; <UNDEFINED> instruction: 0x460db538
   3fe44:	stmdavs	r0, {r2, r9, sl, lr}^
   3fe48:	ldc	7, cr15, [r4, #780]!	; 0x30c
   3fe4c:			; <UNDEFINED> instruction: 0xf7d24628
   3fe50:	rsbvs	pc, r0, r9, lsl #29
   3fe54:	svclt	0x0000bd38
   3fe58:	stmdbcs	r9, {r0, r1, r3, r8, r9, fp, lr}
   3fe5c:	ldmdale	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
   3fe60:	ldrlt	r4, [r0], #-2570	; 0xfffff5f6
   3fe64:	stmvs	r4, {r0, r1, r3, r4, r7, fp, ip, lr}
   3fe68:	eorcs	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   3fe6c:	eoreq	pc, r1, r3, asr #16
   3fe70:	andcs	r6, r1, r1, lsl #1
   3fe74:	eorcs	pc, r4, r3, asr #16
   3fe78:	andcs	fp, r1, sl, lsl #2
   3fe7c:			; <UNDEFINED> instruction: 0xf85d6094
   3fe80:	ldrbmi	r4, [r0, -r4, lsl #22]!
   3fe84:	ldrbmi	r2, [r0, -r0]!
   3fe88:	andeq	r8, r1, r8, ror #23
   3fe8c:	andeq	r0, r0, r0, lsl #8
   3fe90:	bmi	d52b64 <tcgetattr@plt+0xd4ea94>
   3fe94:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   3fe98:	ldmpl	pc, {r4, r5, r6, r7, r8, lr}	; <UNPREDICTABLE>
   3fe9c:			; <UNDEFINED> instruction: 0xf8d3683b
   3fea0:	stccs	0, cr5, [r0, #-832]	; 0xfffffcc0
   3fea4:			; <UNDEFINED> instruction: 0x2600d054
   3fea8:			; <UNDEFINED> instruction: 0xb12c6a2c
   3feac:	stmdavs	r4!, {r5, r9, sl, lr}
   3feb0:	stc	7, cr15, [r0, #780]	; 0x30c
   3feb4:	mvnsle	r2, r0, lsl #24
   3feb8:	stmdavs	sp!, {r1, r2, r3, r5, r9, sp, lr}
   3febc:	mvnsle	r2, r0, lsl #26
   3fec0:			; <UNDEFINED> instruction: 0xf04f683d
   3fec4:			; <UNDEFINED> instruction: 0xf8d533ff
   3fec8:	stmib	r5, {r4, r6, r7, lr}^
   3fecc:	stccs	3, cr3, [r0], {57}	; 0x39
   3fed0:	eorcs	sp, r0, fp, lsr r0
   3fed4:	cdp	7, 13, cr15, cr2, cr3, {6}
   3fed8:	eorsle	r2, lr, r0, lsl #16
   3fedc:	ldrdvs	pc, [r4], #133	; 0x85	; <UNPREDICTABLE>
   3fee0:	ldrdne	pc, [r8], r4
   3fee4:			; <UNDEFINED> instruction: 0x8090f8d4
   3fee8:			; <UNDEFINED> instruction: 0xf8d442b1
   3feec:			; <UNDEFINED> instruction: 0xf8d4208c
   3fef0:	svclt	0x00ace094
   3fef4:	movwcs	r2, #4864	; 0x1300
   3fef8:	svccc	0x00fff1b6
   3fefc:			; <UNDEFINED> instruction: 0x469cbf14
   3ff00:	stceq	0, cr15, [r1], {67}	; 0x43
   3ff04:	ldmib	r4, {r0, r1, r5, r9, fp, sp, lr}^
   3ff08:	tstvs	r1, r0, lsr #14
   3ff0c:	strcc	lr, [r0], #-2496	; 0xfffff640
   3ff10:	stmdacs	r5, {r6, r7, r8, fp, sp, lr, pc}
   3ff14:	ands	pc, ip, r0, asr #17
   3ff18:	strvs	lr, [r2, -r0, asr #19]
   3ff1c:			; <UNDEFINED> instruction: 0xf1bc6220
   3ff20:	andle	r0, r1, r0, lsl #30
   3ff24:	rscne	pc, r4, r5, asr #17
   3ff28:	ldrdne	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
   3ff2c:	mvnscc	pc, #1073741864	; 0x40000028
   3ff30:			; <UNDEFINED> instruction: 0xf383fab3
   3ff34:	addmi	r0, sl, #1490944	; 0x16c000
   3ff38:			; <UNDEFINED> instruction: 0xf043bfc8
   3ff3c:	tstlt	fp, r1, lsl #6
   3ff40:	rsccs	pc, r8, r5, asr #17
   3ff44:	stccs	8, cr6, [r0], {36}	; 0x24
   3ff48:	andcs	sp, r0, r3, asr #3
   3ff4c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3ff50:	rscscc	pc, pc, #79	; 0x4f
   3ff54:	eorscs	lr, r9, #3194880	; 0x30c000
   3ff58:			; <UNDEFINED> instruction: 0xf04fe7f7
   3ff5c:	udf	#21263	; 0x530f
   3ff60:			; <UNDEFINED> instruction: 0x00018bb0
   3ff64:	andeq	r0, r0, r8, ror #6
   3ff68:	teqlt	r3, r3, lsl #20
   3ff6c:	eorne	lr, r0, #208, 18	; 0x340000
   3ff70:	andne	lr, r2, #3194880	; 0x30c000
   3ff74:	blcs	59fe8 <tcgetattr@plt+0x55f18>
   3ff78:			; <UNDEFINED> instruction: 0x4770d1fa
   3ff7c:	andeq	r0, r0, r0
   3ff80:			; <UNDEFINED> instruction: 0xf0002900
   3ff84:	b	fe060484 <tcgetattr@plt+0xfe05c3b4>
   3ff88:	svclt	0x00480c01
   3ff8c:	cdpne	2, 4, cr4, cr10, cr9, {2}
   3ff90:	tsthi	pc, r0	; <UNPREDICTABLE>
   3ff94:	svclt	0x00480003
   3ff98:	addmi	r4, fp, #805306372	; 0x30000004
   3ff9c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   3ffa0:			; <UNDEFINED> instruction: 0xf0004211
   3ffa4:	blx	fed20438 <tcgetattr@plt+0xfed1c368>
   3ffa8:	blx	fecbc9bc <tcgetattr@plt+0xfecb88ec>
   3ffac:	bl	fe87c1b8 <tcgetattr@plt+0xfe8780e8>
   3ffb0:			; <UNDEFINED> instruction: 0xf1c20202
   3ffb4:	andge	r0, r4, pc, lsl r2
   3ffb8:	andne	lr, r2, #0, 22
   3ffbc:	andeq	pc, r0, pc, asr #32
   3ffc0:	svclt	0x00004697
   3ffc4:	andhi	pc, r0, pc, lsr #7
   3ffc8:	svcvc	0x00c1ebb3
   3ffcc:	bl	106fbd4 <tcgetattr@plt+0x106bb04>
   3ffd0:	svclt	0x00280000
   3ffd4:	bicvc	lr, r1, #166912	; 0x28c00
   3ffd8:	svcvc	0x0081ebb3
   3ffdc:	bl	106fbe4 <tcgetattr@plt+0x106bb14>
   3ffe0:	svclt	0x00280000
   3ffe4:	orrvc	lr, r1, #166912	; 0x28c00
   3ffe8:	svcvc	0x0041ebb3
   3ffec:	bl	106fbf4 <tcgetattr@plt+0x106bb24>
   3fff0:	svclt	0x00280000
   3fff4:	movtvc	lr, #7075	; 0x1ba3
   3fff8:	svcvc	0x0001ebb3
   3fffc:	bl	106fc04 <tcgetattr@plt+0x106bb34>
   40000:	svclt	0x00280000
   40004:	movwvc	lr, #7075	; 0x1ba3
   40008:	svcvs	0x00c1ebb3
   4000c:	bl	106fc14 <tcgetattr@plt+0x106bb44>
   40010:	svclt	0x00280000
   40014:	bicvs	lr, r1, #166912	; 0x28c00
   40018:	svcvs	0x0081ebb3
   4001c:	bl	106fc24 <tcgetattr@plt+0x106bb54>
   40020:	svclt	0x00280000
   40024:	orrvs	lr, r1, #166912	; 0x28c00
   40028:	svcvs	0x0041ebb3
   4002c:	bl	106fc34 <tcgetattr@plt+0x106bb64>
   40030:	svclt	0x00280000
   40034:	movtvs	lr, #7075	; 0x1ba3
   40038:	svcvs	0x0001ebb3
   4003c:	bl	106fc44 <tcgetattr@plt+0x106bb74>
   40040:	svclt	0x00280000
   40044:	movwvs	lr, #7075	; 0x1ba3
   40048:	svcpl	0x00c1ebb3
   4004c:	bl	106fc54 <tcgetattr@plt+0x106bb84>
   40050:	svclt	0x00280000
   40054:	bicpl	lr, r1, #166912	; 0x28c00
   40058:	svcpl	0x0081ebb3
   4005c:	bl	106fc64 <tcgetattr@plt+0x106bb94>
   40060:	svclt	0x00280000
   40064:	orrpl	lr, r1, #166912	; 0x28c00
   40068:	svcpl	0x0041ebb3
   4006c:	bl	106fc74 <tcgetattr@plt+0x106bba4>
   40070:	svclt	0x00280000
   40074:	movtpl	lr, #7075	; 0x1ba3
   40078:	svcpl	0x0001ebb3
   4007c:	bl	106fc84 <tcgetattr@plt+0x106bbb4>
   40080:	svclt	0x00280000
   40084:	movwpl	lr, #7075	; 0x1ba3
   40088:	svcmi	0x00c1ebb3
   4008c:	bl	106fc94 <tcgetattr@plt+0x106bbc4>
   40090:	svclt	0x00280000
   40094:	bicmi	lr, r1, #166912	; 0x28c00
   40098:	svcmi	0x0081ebb3
   4009c:	bl	106fca4 <tcgetattr@plt+0x106bbd4>
   400a0:	svclt	0x00280000
   400a4:	orrmi	lr, r1, #166912	; 0x28c00
   400a8:	svcmi	0x0041ebb3
   400ac:	bl	106fcb4 <tcgetattr@plt+0x106bbe4>
   400b0:	svclt	0x00280000
   400b4:	movtmi	lr, #7075	; 0x1ba3
   400b8:	svcmi	0x0001ebb3
   400bc:	bl	106fcc4 <tcgetattr@plt+0x106bbf4>
   400c0:	svclt	0x00280000
   400c4:	movwmi	lr, #7075	; 0x1ba3
   400c8:	svccc	0x00c1ebb3
   400cc:	bl	106fcd4 <tcgetattr@plt+0x106bc04>
   400d0:	svclt	0x00280000
   400d4:	biccc	lr, r1, #166912	; 0x28c00
   400d8:	svccc	0x0081ebb3
   400dc:	bl	106fce4 <tcgetattr@plt+0x106bc14>
   400e0:	svclt	0x00280000
   400e4:	orrcc	lr, r1, #166912	; 0x28c00
   400e8:	svccc	0x0041ebb3
   400ec:	bl	106fcf4 <tcgetattr@plt+0x106bc24>
   400f0:	svclt	0x00280000
   400f4:	movtcc	lr, #7075	; 0x1ba3
   400f8:	svccc	0x0001ebb3
   400fc:	bl	106fd04 <tcgetattr@plt+0x106bc34>
   40100:	svclt	0x00280000
   40104:	movwcc	lr, #7075	; 0x1ba3
   40108:	svccs	0x00c1ebb3
   4010c:	bl	106fd14 <tcgetattr@plt+0x106bc44>
   40110:	svclt	0x00280000
   40114:	biccs	lr, r1, #166912	; 0x28c00
   40118:	svccs	0x0081ebb3
   4011c:	bl	106fd24 <tcgetattr@plt+0x106bc54>
   40120:	svclt	0x00280000
   40124:	orrcs	lr, r1, #166912	; 0x28c00
   40128:	svccs	0x0041ebb3
   4012c:	bl	106fd34 <tcgetattr@plt+0x106bc64>
   40130:	svclt	0x00280000
   40134:	movtcs	lr, #7075	; 0x1ba3
   40138:	svccs	0x0001ebb3
   4013c:	bl	106fd44 <tcgetattr@plt+0x106bc74>
   40140:	svclt	0x00280000
   40144:	movwcs	lr, #7075	; 0x1ba3
   40148:	svcne	0x00c1ebb3
   4014c:	bl	106fd54 <tcgetattr@plt+0x106bc84>
   40150:	svclt	0x00280000
   40154:	bicne	lr, r1, #166912	; 0x28c00
   40158:	svcne	0x0081ebb3
   4015c:	bl	106fd64 <tcgetattr@plt+0x106bc94>
   40160:	svclt	0x00280000
   40164:	orrne	lr, r1, #166912	; 0x28c00
   40168:	svcne	0x0041ebb3
   4016c:	bl	106fd74 <tcgetattr@plt+0x106bca4>
   40170:	svclt	0x00280000
   40174:	movtne	lr, #7075	; 0x1ba3
   40178:	svcne	0x0001ebb3
   4017c:	bl	106fd84 <tcgetattr@plt+0x106bcb4>
   40180:	svclt	0x00280000
   40184:	movwne	lr, #7075	; 0x1ba3
   40188:	svceq	0x00c1ebb3
   4018c:	bl	106fd94 <tcgetattr@plt+0x106bcc4>
   40190:	svclt	0x00280000
   40194:	biceq	lr, r1, #166912	; 0x28c00
   40198:	svceq	0x0081ebb3
   4019c:	bl	106fda4 <tcgetattr@plt+0x106bcd4>
   401a0:	svclt	0x00280000
   401a4:	orreq	lr, r1, #166912	; 0x28c00
   401a8:	svceq	0x0041ebb3
   401ac:	bl	106fdb4 <tcgetattr@plt+0x106bce4>
   401b0:	svclt	0x00280000
   401b4:	movteq	lr, #7075	; 0x1ba3
   401b8:	svceq	0x0001ebb3
   401bc:	bl	106fdc4 <tcgetattr@plt+0x106bcf4>
   401c0:	svclt	0x00280000
   401c4:	movweq	lr, #7075	; 0x1ba3
   401c8:	svceq	0x0000f1bc
   401cc:	submi	fp, r0, #72, 30	; 0x120
   401d0:	b	fe751f98 <tcgetattr@plt+0xfe74dec8>
   401d4:	svclt	0x00480f00
   401d8:	ldrbmi	r4, [r0, -r0, asr #4]!
   401dc:	andcs	fp, r0, r8, lsr pc
   401e0:	b	142fdf8 <tcgetattr@plt+0x142bd28>
   401e4:			; <UNDEFINED> instruction: 0xf04070ec
   401e8:	ldrbmi	r0, [r0, -r1]!
   401ec:			; <UNDEFINED> instruction: 0xf281fab1
   401f0:	andseq	pc, pc, #-2147483600	; 0x80000030
   401f4:	svceq	0x0000f1bc
   401f8:			; <UNDEFINED> instruction: 0xf002fa23
   401fc:	submi	fp, r0, #72, 30	; 0x120
   40200:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   40204:			; <UNDEFINED> instruction: 0xf06fbfc8
   40208:	svclt	0x00b84000
   4020c:	andmi	pc, r0, pc, asr #32
   40210:	stmdalt	lr, {ip, sp, lr, pc}
   40214:	rscsle	r2, r4, r0, lsl #18
   40218:	andmi	lr, r3, sp, lsr #18
   4021c:	mrc2	7, 5, pc, cr3, cr15, {7}
   40220:			; <UNDEFINED> instruction: 0x4006e8bd
   40224:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   40228:	smlatbeq	r3, r1, fp, lr
   4022c:	svclt	0x00004770
   40230:			; <UNDEFINED> instruction: 0xf04fb502
   40234:			; <UNDEFINED> instruction: 0xf7c30008
   40238:	vstrlt	d14, [r2, #-232]	; 0xffffff18
   4023c:	mvnsmi	lr, #737280	; 0xb4000
   40240:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   40244:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   40248:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   4024c:	bl	37e160 <tcgetattr@plt+0x37a090>
   40250:	blne	1dd144c <tcgetattr@plt+0x1dcd37c>
   40254:	strhle	r1, [sl], -r6
   40258:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   4025c:	svccc	0x0004f855
   40260:	strbmi	r3, [sl], -r1, lsl #8
   40264:	ldrtmi	r4, [r8], -r1, asr #12
   40268:	adcmi	r4, r6, #152, 14	; 0x2600000
   4026c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   40270:	svclt	0x000083f8
   40274:	andeq	r8, r1, lr, ror #11
   40278:	andeq	r8, r1, r4, ror #11
   4027c:	svclt	0x00004770

Disassembly of section .fini:

00040280 <.fini>:
   40280:	push	{r3, lr}
   40284:	pop	{r3, pc}
