Oh no...

Cycle: 5
RARS instruction number: 2	Instruction: addi x2,x2,0
Expected:	Register Write to Reg: 0x02 Val: 0x10011000
Got     :	Register Write to Reg: 0x02 Val: 0x00000000
Incorrect write

Cycle: 12
RARS instruction number: 7	Instruction: addi x2,x2,-40
Expected:	Register Write to Reg: 0x02 Val: 0x10010FD8
Got     :	Register Write to Reg: 0x02 Val: 0xFFFFFFD8
Incorrect write

Cycle: na
RARS instruction number: 8	Instruction: sw x1,36(x2)
Expected:	Memory Write to Addr: 0x10010FFC Val: 0x00400018
Got     :	Execution stopped
Student execution ended prematurely

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


