<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHA-2 Workbench: Testbench Architecture  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js", "TeX/AMSmath.js", "TeX/AMSsymbols.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-MML-AM_CHTML/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SHA-2 Workbench
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classt_s_h_a256__core_1_1_testbench.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">Testbench Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Detail of the test bench.  
 <a href="classt_s_h_a256__core_1_1_testbench.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:ac0731c1f0a226305f2a590b4044cdccb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#ac0731c1f0a226305f2a590b4044cdccb">clock_process</a>&#160;</td><td class="memItemRight" valign="bottom"><b> (  )</b></td></tr>
<tr class="memdesc:ac0731c1f0a226305f2a590b4044cdccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Process for clock generation.  <a href="#ac0731c1f0a226305f2a590b4044cdccb"></a><br /></td></tr>
<tr class="memitem:af4a66859846d167444079b0f33e294f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#af4a66859846d167444079b0f33e294f4">transient_process</a>&#160;</td><td class="memItemRight" valign="bottom"><b> (  )</b></td></tr>
<tr class="memitem:aee7e8b077315d73d2c245522dd7ba9a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#aee7e8b077315d73d2c245522dd7ba9a8">stim_process</a>&#160;</td><td class="memItemRight" valign="bottom"><b> (  )</b></td></tr>
<tr class="memdesc:aee7e8b077315d73d2c245522dd7ba9a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test process.  <a href="#aee7e8b077315d73d2c245522dd7ba9a8"></a><br /></td></tr>
<tr class="memitem:a069c3a2a16ec59cc8c8dadbe14c9daf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#a069c3a2a16ec59cc8c8dadbe14c9daf7">oracle_process</a>&#160;</td><td class="memItemRight" valign="bottom"><b> (  )</b></td></tr>
<tr class="memdesc:a069c3a2a16ec59cc8c8dadbe14c9daf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verification process.  <a href="#a069c3a2a16ec59cc8c8dadbe14c9daf7"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a56b871d5221ff49e502a0ac86ad875ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#a56b871d5221ff49e502a0ac86ad875ea">clock_period</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">time</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">ns</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a56b871d5221ff49e502a0ac86ad875ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock period.  <a href="#a56b871d5221ff49e502a0ac86ad875ea"></a><br /></td></tr>
<tr class="memitem:ab6177ad2d359aa32c812f4127d4eb0f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#ab6177ad2d359aa32c812f4127d4eb0f1">IV</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">255</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 6a09e667 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; bb67ae85 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 3c6ef372 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; a54ff53a &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 510e527f &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 9b05688c &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 1f83d9ab &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 5be0cd19 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab6177ad2d359aa32c812f4127d4eb0f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialisation vector.  <a href="#ab6177ad2d359aa32c812f4127d4eb0f1"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a1e09d99965f91b591e49d3015c63b907"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#a1e09d99965f91b591e49d3015c63b907">clk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1e09d99965f91b591e49d3015c63b907"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock signal.  <a href="#a1e09d99965f91b591e49d3015c63b907"></a><br /></td></tr>
<tr class="memitem:a4bdf87a6b2bd6108735c2e7bfcc64377"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#a4bdf87a6b2bd6108735c2e7bfcc64377">not_rst</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4bdf87a6b2bd6108735c2e7bfcc64377"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous active-low reset signal.  <a href="#a4bdf87a6b2bd6108735c2e7bfcc64377"></a><br /></td></tr>
<tr class="memitem:af98688d33ffa7210cb04b61324db549e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#af98688d33ffa7210cb04b61324db549e">en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af98688d33ffa7210cb04b61324db549e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable signal.  <a href="#af98688d33ffa7210cb04b61324db549e"></a><br /></td></tr>
<tr class="memitem:a4b0d5704a8e5b6058a284d9cb6abeeff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#a4b0d5704a8e5b6058a284d9cb6abeeff">start</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4b0d5704a8e5b6058a284d9cb6abeeff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start signal.  <a href="#a4b0d5704a8e5b6058a284d9cb6abeeff"></a><br /></td></tr>
<tr class="memitem:af51c7d548b8799f149f6886505be8de1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#af51c7d548b8799f149f6886505be8de1">ready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af51c7d548b8799f149f6886505be8de1"><td class="mdescLeft">&#160;</td><td class="mdescRight">When asserted, a new input can be provided.  <a href="#af51c7d548b8799f149f6886505be8de1"></a><br /></td></tr>
<tr class="memitem:af1d6cddeb678789c31f86b7730d01e34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#af1d6cddeb678789c31f86b7730d01e34">completed</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af1d6cddeb678789c31f86b7730d01e34"><td class="mdescLeft">&#160;</td><td class="mdescRight">When asserted, a new hash output is available.  <a href="#af1d6cddeb678789c31f86b7730d01e34"></a><br /></td></tr>
<tr class="memitem:a379398073c8508ce9d0e80b658d41b17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#a379398073c8508ce9d0e80b658d41b17">M_blk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">511</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a379398073c8508ce9d0e80b658d41b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Padded data block to test.  <a href="#a379398073c8508ce9d0e80b658d41b17"></a><br /></td></tr>
<tr class="memitem:a2c7b5e76d9e84b7f623dd88ab63f53a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#a2c7b5e76d9e84b7f623dd88ab63f53a6">hash</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">255</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2c7b5e76d9e84b7f623dd88ab63f53a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output hash value.  <a href="#a2c7b5e76d9e84b7f623dd88ab63f53a6"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a1619316ad715601eb5d3559db829ac05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#a1619316ad715601eb5d3559db829ac05">uut</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SHA2_core</b>  <em><a class="el" href="class_s_h_a2__core.html">&lt;Entity SHA2_core&gt;</a></em></td></tr>
<tr class="memdesc:a1619316ad715601eb5d3559db829ac05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unit Under Test.  <a href="#a1619316ad715601eb5d3559db829ac05"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Detail of the test bench. </p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ac0731c1f0a226305f2a590b4044cdccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0731c1f0a226305f2a590b4044cdccb">&#9670;&nbsp;</a></span>clock_process()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">clock_process </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Process for clock generation. </p>

</div>
</div>
<a id="a069c3a2a16ec59cc8c8dadbe14c9daf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a069c3a2a16ec59cc8c8dadbe14c9daf7">&#9670;&nbsp;</a></span>oracle_process()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> oracle_process ( ) </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Verification process. </p>

</div>
</div>
<a id="aee7e8b077315d73d2c245522dd7ba9a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee7e8b077315d73d2c245522dd7ba9a8">&#9670;&nbsp;</a></span>stim_process()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> stim_process ( ) </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test process. </p>

</div>
</div>
<a id="af4a66859846d167444079b0f33e294f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a66859846d167444079b0f33e294f4">&#9670;&nbsp;</a></span>transient_process()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> transient_process ( ) </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a1e09d99965f91b591e49d3015c63b907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e09d99965f91b591e49d3015c63b907">&#9670;&nbsp;</a></span>clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#a1e09d99965f91b591e49d3015c63b907">clk</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clock signal. </p>

</div>
</div>
<a id="a56b871d5221ff49e502a0ac86ad875ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56b871d5221ff49e502a0ac86ad875ea">&#9670;&nbsp;</a></span>clock_period</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#a56b871d5221ff49e502a0ac86ad875ea">clock_period</a> <b><span class="vhdlchar">time</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">ns</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clock period. </p>

</div>
</div>
<a id="af1d6cddeb678789c31f86b7730d01e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1d6cddeb678789c31f86b7730d01e34">&#9670;&nbsp;</a></span>completed</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#af1d6cddeb678789c31f86b7730d01e34">completed</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When asserted, a new hash output is available. </p>

</div>
</div>
<a id="af98688d33ffa7210cb04b61324db549e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af98688d33ffa7210cb04b61324db549e">&#9670;&nbsp;</a></span>en</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#af98688d33ffa7210cb04b61324db549e">en</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable signal. </p>

</div>
</div>
<a id="a2c7b5e76d9e84b7f623dd88ab63f53a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c7b5e76d9e84b7f623dd88ab63f53a6">&#9670;&nbsp;</a></span>hash</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#a2c7b5e76d9e84b7f623dd88ab63f53a6">hash</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">255</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output hash value. </p>

</div>
</div>
<a id="ab6177ad2d359aa32c812f4127d4eb0f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6177ad2d359aa32c812f4127d4eb0f1">&#9670;&nbsp;</a></span>IV</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#ab6177ad2d359aa32c812f4127d4eb0f1">IV</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">255</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 6a09e667 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; bb67ae85 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 3c6ef372 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; a54ff53a &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 510e527f &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 9b05688c &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 1f83d9ab &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 5be0cd19 &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialisation vector. </p>

</div>
</div>
<a id="a379398073c8508ce9d0e80b658d41b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a379398073c8508ce9d0e80b658d41b17">&#9670;&nbsp;</a></span>M_blk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#a379398073c8508ce9d0e80b658d41b17">M_blk</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">511</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Padded data block to test. </p>

</div>
</div>
<a id="a4bdf87a6b2bd6108735c2e7bfcc64377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bdf87a6b2bd6108735c2e7bfcc64377">&#9670;&nbsp;</a></span>not_rst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#a4bdf87a6b2bd6108735c2e7bfcc64377">not_rst</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Asynchronous active-low reset signal. </p>

</div>
</div>
<a id="af51c7d548b8799f149f6886505be8de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af51c7d548b8799f149f6886505be8de1">&#9670;&nbsp;</a></span>ready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#af51c7d548b8799f149f6886505be8de1">ready</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When asserted, a new input can be provided. </p>

</div>
</div>
<a id="a4b0d5704a8e5b6058a284d9cb6abeeff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b0d5704a8e5b6058a284d9cb6abeeff">&#9670;&nbsp;</a></span>start</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#a4b0d5704a8e5b6058a284d9cb6abeeff">start</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Start signal. </p>

</div>
</div>
<a id="a1619316ad715601eb5d3559db829ac05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1619316ad715601eb5d3559db829ac05">&#9670;&nbsp;</a></span>uut</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html#a1619316ad715601eb5d3559db829ac05">uut</a> <b><span class="vhdlchar">SHA2_core</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Unit Under Test. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classt_s_h_a256__core.html">tSHA256_core</a></li><li class="navelem"><a class="el" href="classt_s_h_a256__core_1_1_testbench.html">Testbench</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
