// Seed: 3357846792
module module_0 (
    output wire id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri id_5,
    input wire id_6,
    input tri id_7,
    output tri0 id_8,
    input wor id_9,
    input uwire id_10,
    output tri id_11,
    input wire id_12,
    output tri0 id_13,
    input tri id_14,
    output tri0 id_15
    , id_18,
    input tri id_16
);
  generate
    assign id_13 = -1;
  endgenerate
  assign module_1._id_7 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd30
) (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply0 id_4,
    output wor id_5,
    output wire id_6,
    output tri1 _id_7
    , id_10,
    output tri1 id_8
);
  logic id_11[!  id_7 : (  -1  )];
  module_0 modCall_1 (
      id_5,
      id_4,
      id_3,
      id_1,
      id_3,
      id_4,
      id_1,
      id_1,
      id_6,
      id_1,
      id_1,
      id_3,
      id_4,
      id_8,
      id_4,
      id_5,
      id_4
  );
endmodule
