# system info ed_synth on 2025.10.16.14:56:55
system_info:
name,value
DEVICE,AGFB027R24C2E2VR2
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for ed_synth on 2025.10.16.14:56:55
files:
filepath,kind,attributes,module,is_top
sim/ed_synth.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ed_synth,true
altera_mm_interconnect_1920/sim/ed_synth_altera_mm_interconnect_1920_ff4yeri.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ed_synth_altera_mm_interconnect_1920_ff4yeri,false
altera_mm_interconnect_1920/sim/ed_synth_altera_mm_interconnect_1920_urzwi2q.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ed_synth_altera_mm_interconnect_1920_urzwi2q,false
altera_reset_controller_1922/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_192/sim/ed_synth_altera_merlin_master_translator_192_lykd4la.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_master_translator_192_lykd4la,false
altera_merlin_slave_translator_191/sim/ed_synth_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_1922/sim/ed_synth_altera_merlin_master_agent_1922_fy3n5ti.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_master_agent_1922_fy3n5ti,false
altera_merlin_slave_agent_1921/sim/ed_synth_altera_merlin_slave_agent_1921_b6r3djy.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_router_1921/sim/ed_synth_altera_merlin_router_1921_6o4duly.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_router_1921_6o4duly,false
altera_merlin_router_1921/sim/ed_synth_altera_merlin_router_1921_rw4aowa.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_router_1921_rw4aowa,false
altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_traffic_limiter_1921_szstqri,false
altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,ed_synth_altera_merlin_traffic_limiter_1921_szstqri,false
altera_merlin_traffic_limiter_1921/sim/ed_synth_altera_merlin_traffic_limiter_1921_szstqri.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_traffic_limiter_1921_szstqri,false
altera_merlin_demultiplexer_1921/sim/ed_synth_altera_merlin_demultiplexer_1921_neeot2q.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_demultiplexer_1921_neeot2q,false
altera_merlin_multiplexer_1922/sim/ed_synth_altera_merlin_multiplexer_1922_dev6hai.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_multiplexer_1922_dev6hai,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_multiplexer_1922_dev6hai,false
altera_merlin_demultiplexer_1921/sim/ed_synth_altera_merlin_demultiplexer_1921_nfut5ki.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_demultiplexer_1921_nfut5ki,false
altera_merlin_multiplexer_1922/sim/ed_synth_altera_merlin_multiplexer_1922_oc7ugyi.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_multiplexer_1922_oc7ugyi,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_multiplexer_1922_oc7ugyi,false
hs_clk_xer_1940/sim/ed_synth_hs_clk_xer_1940_atfpa3y.v,VERILOG,,ed_synth_hs_clk_xer_1940_atfpa3y,false
hs_clk_xer_1940/sim/alt_hiconnect_clock_crosser.v,SYSTEM_VERILOG,,ed_synth_hs_clk_xer_1940_atfpa3y,false
hs_clk_xer_1940/sim/altera_reset_synchronizer.v,SYSTEM_VERILOG,,ed_synth_hs_clk_xer_1940_atfpa3y,false
hs_clk_xer_1940/sim/alt_hiconnect_pipeline_base.v,SYSTEM_VERILOG,,ed_synth_hs_clk_xer_1940_atfpa3y,false
hs_clk_xer_1940/sim/altera_std_synchronizer.v,SYSTEM_VERILOG,,ed_synth_hs_clk_xer_1940_atfpa3y,false
hs_clk_xer_1940/sim/alt_hiconnect_handshake_clock_crosser.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,ed_synth_hs_clk_xer_1940_atfpa3y,false
altera_merlin_router_1921/sim/ed_synth_altera_merlin_router_1921_jb32znq.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_router_1921_jb32znq,false
altera_merlin_router_1921/sim/ed_synth_altera_merlin_router_1921_lddaspi.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_router_1921_lddaspi,false
altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_traffic_limiter_1921_png7fji,false
altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,ed_synth_altera_merlin_traffic_limiter_1921_png7fji,false
altera_merlin_traffic_limiter_1921/sim/ed_synth_altera_merlin_traffic_limiter_1921_png7fji.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_traffic_limiter_1921_png7fji,false
altera_merlin_burst_adapter_1932/sim/ed_synth_altera_merlin_burst_adapter_1932_nqmwb7q.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_burst_adapter_1932_nqmwb7q,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_burst_adapter_1932_nqmwb7q,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_burst_adapter_1932_nqmwb7q,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_burst_adapter_1932_nqmwb7q,false
altera_merlin_burst_adapter_1932/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_burst_adapter_1932_nqmwb7q,false
altera_merlin_burst_adapter_1932/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_burst_adapter_1932_nqmwb7q,false
altera_merlin_burst_adapter_1932/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_burst_adapter_1932_nqmwb7q,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_burst_adapter_1932_nqmwb7q,false
altera_merlin_demultiplexer_1921/sim/ed_synth_altera_merlin_demultiplexer_1921_3b7u5vy.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_demultiplexer_1921_3b7u5vy,false
altera_merlin_multiplexer_1922/sim/ed_synth_altera_merlin_multiplexer_1922_lyvfqtq.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_multiplexer_1922_lyvfqtq,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_multiplexer_1922_lyvfqtq,false
altera_merlin_demultiplexer_1921/sim/ed_synth_altera_merlin_demultiplexer_1921_i5h7mzy.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_demultiplexer_1921_i5h7mzy,false
altera_merlin_multiplexer_1922/sim/ed_synth_altera_merlin_multiplexer_1922_sxcm7mi.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_multiplexer_1922_sxcm7mi,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_multiplexer_1922_sxcm7mi,false
altera_merlin_width_adapter_1940/sim/ed_synth_altera_merlin_width_adapter_1940_tauypsy.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_width_adapter_1940_tauypsy,false
altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_width_adapter_1940_tauypsy,false
altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_width_adapter_1940_tauypsy,false
altera_merlin_width_adapter_1940/sim/ed_synth_altera_merlin_width_adapter_1940_tqsyyjy.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_width_adapter_1940_tqsyyjy,false
altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_width_adapter_1940_tqsyyjy,false
altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,ed_synth_altera_merlin_width_adapter_1940_tqsyyjy,false
hs_clk_xer_1940/sim/ed_synth_hs_clk_xer_1940_u3a772q.v,VERILOG,,ed_synth_hs_clk_xer_1940_u3a772q,false
hs_clk_xer_1940/sim/alt_hiconnect_clock_crosser.v,SYSTEM_VERILOG,,ed_synth_hs_clk_xer_1940_u3a772q,false
hs_clk_xer_1940/sim/altera_reset_synchronizer.v,SYSTEM_VERILOG,,ed_synth_hs_clk_xer_1940_u3a772q,false
hs_clk_xer_1940/sim/alt_hiconnect_pipeline_base.v,SYSTEM_VERILOG,,ed_synth_hs_clk_xer_1940_u3a772q,false
hs_clk_xer_1940/sim/altera_std_synchronizer.v,SYSTEM_VERILOG,,ed_synth_hs_clk_xer_1940_u3a772q,false
hs_clk_xer_1940/sim/alt_hiconnect_handshake_clock_crosser.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,ed_synth_hs_clk_xer_1940_u3a772q,false
altera_merlin_traffic_limiter_1921/sim/ed_synth_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_lz6y5lq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ed_synth_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_lz6y5lq,false
altera_merlin_traffic_limiter_1921/sim/ed_synth_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_yakoiti.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ed_synth_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_yakoiti,false
altera_avalon_sc_fifo_1932/sim/ed_synth_altera_avalon_sc_fifo_1932_w27kryi.v,VERILOG,,ed_synth_altera_avalon_sc_fifo_1932_w27kryi,false
altera_merlin_burst_adapter_1932/sim/ed_synth_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_uhc7owi.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ed_synth_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_uhc7owi,false
altera_avalon_st_pipeline_stage_1930/sim/ed_synth_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv,SYSTEM_VERILOG,,ed_synth_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,ed_synth_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ed_synth.capture_if_top_0,ed_synth_capture_if_top_0
ed_synth.clock_bridge_dsp,ed_synth_clock_bridge_dsp
ed_synth.clock_bridge_eth,ed_synth_clock_bridge_eth
ed_synth.clock_csr,clock_csr
ed_synth.ed_synth_clock_bridge_dspby2,ed_synth_clock_bridge_dspby2
ed_synth.ed_synth_h2f_bridge,ed_synth_h2f_bridge
ed_synth.ed_synth_h2f_lw_bridge,ed_synth_h2f_lw_bridge
ed_synth.ed_synth_reset_bridge_dsp,ed_synth_reset_bridge_dsp
ed_synth.ed_synth_reset_bridge_eth,ed_synth_reset_bridge_eth
ed_synth.ninit_done_inst,ed_synth_ninit_done_inst
ed_synth.reset_csr,reset_csr
ed_synth.ddr4_wr_rd_0,ddr4_wr_rd
ed_synth.mm_interconnect_0,ed_synth_altera_mm_interconnect_1920_ff4yeri
ed_synth.mm_interconnect_0.ed_synth_h2f_lw_bridge_m0_translator,ed_synth_altera_merlin_master_translator_192_lykd4la
ed_synth.mm_interconnect_0.ddr4_wr_rd_0_csr_bridge_s0_translator,ed_synth_altera_merlin_slave_translator_191_x56fcki
ed_synth.mm_interconnect_0.capture_if_top_0_csr_dsp_capture_translator,ed_synth_altera_merlin_slave_translator_191_x56fcki
ed_synth.mm_interconnect_0.ed_synth_h2f_lw_bridge_m0_agent,ed_synth_altera_merlin_master_agent_1922_fy3n5ti
ed_synth.mm_interconnect_0.ddr4_wr_rd_0_csr_bridge_s0_agent,ed_synth_altera_merlin_slave_agent_1921_b6r3djy
ed_synth.mm_interconnect_0.capture_if_top_0_csr_dsp_capture_agent,ed_synth_altera_merlin_slave_agent_1921_b6r3djy
ed_synth.mm_interconnect_0.ddr4_wr_rd_0_csr_bridge_s0_agent_rsp_fifo,ed_synth_altera_avalon_sc_fifo_1932_w27kryi
ed_synth.mm_interconnect_0.ddr4_wr_rd_0_csr_bridge_s0_agent_rdata_fifo,ed_synth_altera_avalon_sc_fifo_1932_w27kryi
ed_synth.mm_interconnect_0.capture_if_top_0_csr_dsp_capture_agent_rsp_fifo,ed_synth_altera_avalon_sc_fifo_1932_w27kryi
ed_synth.mm_interconnect_0.router,ed_synth_altera_merlin_router_1921_6o4duly
ed_synth.mm_interconnect_0.router_001,ed_synth_altera_merlin_router_1921_rw4aowa
ed_synth.mm_interconnect_0.router_002,ed_synth_altera_merlin_router_1921_rw4aowa
ed_synth.mm_interconnect_0.ed_synth_h2f_lw_bridge_m0_limiter,ed_synth_altera_merlin_traffic_limiter_1921_szstqri
ed_synth.mm_interconnect_0.ed_synth_h2f_lw_bridge_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,ed_synth_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_lz6y5lq
ed_synth.mm_interconnect_0.ed_synth_h2f_lw_bridge_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,ed_synth_altera_avalon_sc_fifo_1932_w27kryi
ed_synth.mm_interconnect_0.cmd_demux,ed_synth_altera_merlin_demultiplexer_1921_neeot2q
ed_synth.mm_interconnect_0.cmd_mux,ed_synth_altera_merlin_multiplexer_1922_dev6hai
ed_synth.mm_interconnect_0.cmd_mux_001,ed_synth_altera_merlin_multiplexer_1922_dev6hai
ed_synth.mm_interconnect_0.rsp_demux,ed_synth_altera_merlin_demultiplexer_1921_nfut5ki
ed_synth.mm_interconnect_0.rsp_demux_001,ed_synth_altera_merlin_demultiplexer_1921_nfut5ki
ed_synth.mm_interconnect_0.rsp_mux,ed_synth_altera_merlin_multiplexer_1922_oc7ugyi
ed_synth.mm_interconnect_0.crosser,ed_synth_hs_clk_xer_1940_atfpa3y
ed_synth.mm_interconnect_0.crosser_001,ed_synth_hs_clk_xer_1940_atfpa3y
ed_synth.mm_interconnect_1,ed_synth_altera_mm_interconnect_1920_urzwi2q
ed_synth.mm_interconnect_1.ed_synth_h2f_bridge_m0_translator,ed_synth_altera_merlin_master_translator_192_lykd4la
ed_synth.mm_interconnect_1.ddr4_wr_rd_0_emif_mm_slave_1_translator,ed_synth_altera_merlin_slave_translator_191_x56fcki
ed_synth.mm_interconnect_1.ddr4_wr_rd_0_ocm_rd_translator,ed_synth_altera_merlin_slave_translator_191_x56fcki
ed_synth.mm_interconnect_1.ed_synth_h2f_bridge_m0_agent,ed_synth_altera_merlin_master_agent_1922_fy3n5ti
ed_synth.mm_interconnect_1.ddr4_wr_rd_0_emif_mm_slave_1_agent,ed_synth_altera_merlin_slave_agent_1921_b6r3djy
ed_synth.mm_interconnect_1.ddr4_wr_rd_0_ocm_rd_agent,ed_synth_altera_merlin_slave_agent_1921_b6r3djy
ed_synth.mm_interconnect_1.ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo,ed_synth_altera_avalon_sc_fifo_1932_w27kryi
ed_synth.mm_interconnect_1.ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo,ed_synth_altera_avalon_sc_fifo_1932_w27kryi
ed_synth.mm_interconnect_1.ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo,ed_synth_altera_avalon_sc_fifo_1932_w27kryi
ed_synth.mm_interconnect_1.router,ed_synth_altera_merlin_router_1921_jb32znq
ed_synth.mm_interconnect_1.router_001,ed_synth_altera_merlin_router_1921_lddaspi
ed_synth.mm_interconnect_1.router_002,ed_synth_altera_merlin_router_1921_lddaspi
ed_synth.mm_interconnect_1.ed_synth_h2f_bridge_m0_limiter,ed_synth_altera_merlin_traffic_limiter_1921_png7fji
ed_synth.mm_interconnect_1.ed_synth_h2f_bridge_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,ed_synth_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_yakoiti
ed_synth.mm_interconnect_1.ed_synth_h2f_bridge_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,ed_synth_altera_avalon_sc_fifo_1932_w27kryi
ed_synth.mm_interconnect_1.ddr4_wr_rd_0_ocm_rd_burst_adapter,ed_synth_altera_merlin_burst_adapter_1932_nqmwb7q
ed_synth.mm_interconnect_1.ddr4_wr_rd_0_ocm_rd_burst_adapter.my_altera_avalon_st_pipeline_stage,ed_synth_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_uhc7owi
ed_synth.mm_interconnect_1.ddr4_wr_rd_0_ocm_rd_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,ed_synth_altera_avalon_st_pipeline_stage_1930_bv2ucky
ed_synth.mm_interconnect_1.cmd_demux,ed_synth_altera_merlin_demultiplexer_1921_3b7u5vy
ed_synth.mm_interconnect_1.cmd_mux,ed_synth_altera_merlin_multiplexer_1922_lyvfqtq
ed_synth.mm_interconnect_1.cmd_mux_001,ed_synth_altera_merlin_multiplexer_1922_lyvfqtq
ed_synth.mm_interconnect_1.rsp_demux,ed_synth_altera_merlin_demultiplexer_1921_i5h7mzy
ed_synth.mm_interconnect_1.rsp_demux_001,ed_synth_altera_merlin_demultiplexer_1921_i5h7mzy
ed_synth.mm_interconnect_1.rsp_mux,ed_synth_altera_merlin_multiplexer_1922_sxcm7mi
ed_synth.mm_interconnect_1.ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter,ed_synth_altera_merlin_width_adapter_1940_tauypsy
ed_synth.mm_interconnect_1.ddr4_wr_rd_0_ocm_rd_cmd_width_adapter,ed_synth_altera_merlin_width_adapter_1940_tauypsy
ed_synth.mm_interconnect_1.ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter,ed_synth_altera_merlin_width_adapter_1940_tqsyyjy
ed_synth.mm_interconnect_1.ddr4_wr_rd_0_ocm_rd_rsp_width_adapter,ed_synth_altera_merlin_width_adapter_1940_tqsyyjy
ed_synth.mm_interconnect_1.crosser,ed_synth_hs_clk_xer_1940_u3a772q
ed_synth.mm_interconnect_1.crosser_001,ed_synth_hs_clk_xer_1940_u3a772q
ed_synth.rst_controller,altera_reset_controller
ed_synth.rst_controller_001,altera_reset_controller
ed_synth.rst_controller_002,altera_reset_controller
ed_synth.rst_controller_003,altera_reset_controller
