#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 25 15:45:25 2020
# Process ID: 5432
# Current directory: C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTING PROJECTS/SINE_WAVE_REALLLLLLLLLL/SINE_WAVE_REALLLLLLLLLL.runs/synth_1
# Command line: vivado.exe -log SinGenerator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SinGenerator.tcl
# Log file: C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTING PROJECTS/SINE_WAVE_REALLLLLLLLLL/SINE_WAVE_REALLLLLLLLLL.runs/synth_1/SinGenerator.vds
# Journal file: C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTING PROJECTS/SINE_WAVE_REALLLLLLLLLL/SINE_WAVE_REALLLLLLLLLL.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SinGenerator.tcl -notrace
Command: synth_design -top SinGenerator -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14056 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 449.617 ; gain = 96.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SinGenerator' [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL LIBRARY/PythonUberHDL-master/myHDL_DigitalSignalandSystems/Synthesizers/SinGenerator_verilog.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SinGenerator' (1#1) [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL LIBRARY/PythonUberHDL-master/myHDL_DigitalSignalandSystems/Synthesizers/SinGenerator_verilog.v:4]
WARNING: [Synth 8-3330] design SinGenerator has an empty top module
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[30] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[29] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[28] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[27] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[26] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[25] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[24] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[23] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[22] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[21] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[20] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[19] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[18] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[17] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[16] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[15] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[14] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[13] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[12] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[11] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[10] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[9] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[8] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[7] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[6] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[5] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[4] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[3] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[2] driven by constant 1
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[1] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[0] driven by constant 1
WARNING: [Synth 8-3331] design SinGenerator has unconnected port clk
WARNING: [Synth 8-3331] design SinGenerator has unconnected port rst
WARNING: [Synth 8-3331] design SinGenerator has unconnected port ena
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 505.629 ; gain = 152.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 505.629 ; gain = 152.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 505.629 ; gain = 152.184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 505.629 ; gain = 152.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design SinGenerator has an empty top module
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[30] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[29] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[28] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[27] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[26] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[25] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[24] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[23] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[22] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[21] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[20] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[19] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[18] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[17] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[16] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[15] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[14] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[13] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[12] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[11] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[10] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[9] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[8] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[7] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[6] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[5] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[4] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[3] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[2] driven by constant 1
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[1] driven by constant 0
WARNING: [Synth 8-3917] design SinGenerator has port SinValue_out[0] driven by constant 1
WARNING: [Synth 8-3331] design SinGenerator has unconnected port clk
WARNING: [Synth 8-3331] design SinGenerator has unconnected port rst
WARNING: [Synth 8-3331] design SinGenerator has unconnected port ena
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 634.414 ; gain = 280.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 634.414 ; gain = 280.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 643.090 ; gain = 289.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 643.090 ; gain = 289.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 643.090 ; gain = 289.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 643.090 ; gain = 289.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 643.090 ; gain = 289.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 643.090 ; gain = 289.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 643.090 ; gain = 289.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    31|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    31|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 643.090 ; gain = 289.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 643.090 ; gain = 289.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 643.090 ; gain = 289.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 756.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 756.863 ; gain = 415.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 756.863 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTING PROJECTS/SINE_WAVE_REALLLLLLLLLL/SINE_WAVE_REALLLLLLLLLL.runs/synth_1/SinGenerator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SinGenerator_utilization_synth.rpt -pb SinGenerator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 25 15:45:49 2020...
