{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 22:23:44 2022 " "Info: Processing started: Wed Mar 30 22:23:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off problem2_18301033 -c problem2_18301033 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off problem2_18301033 -c problem2_18301033" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "next " "Warning: Node \"next\" is a latch" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buy\$latch " "Warning: Node \"buy\$latch\" is a latch" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "chg\[1\]\$latch " "Warning: Node \"chg\[1\]\$latch\" is a latch" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 3 -1 0 } } { "c:/program files (x86)/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "mny\[0\] " "Info: Assuming node \"mny\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "mny\[1\] " "Info: Assuming node \"mny\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "buy~70 " "Info: Detected gated clock \"buy~70\" as buffer" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 5 -1 0 } } { "c:/program files (x86)/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/bin/Assignment Editor.qase" 1 { { 0 "buy~70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "buy\$latch mny\[1\] mny\[0\] 2.300 ns register " "Info: tsu for register \"buy\$latch\" (data pin = \"mny\[1\]\", clock pin = \"mny\[0\]\") is 2.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.500 ns + Longest pin register " "Info: + Longest pin to register delay is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns mny\[1\] 1 CLK PIN_124 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 4; CLK Node = 'mny\[1\]'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { mny[1] } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 2.400 ns buy~69 2 COMB LC4_D12 2 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 2.400 ns; Loc. = LC4_D12; Fanout = 2; COMB Node = 'buy~69'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { mny[1] buy~69 } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.500 ns buy\$latch 3 REG LC8_D12 2 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 3.500 ns; Loc. = LC8_D12; Fanout = 2; REG Node = 'buy\$latch'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { buy~69 buy$latch } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 94.29 % ) " "Info: Total cell delay = 3.300 ns ( 94.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 5.71 % ) " "Info: Total interconnect delay = 0.200 ns ( 5.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { mny[1] buy~69 buy$latch } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { mny[1] {} mny[1]~out {} buy~69 {} buy$latch {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 1.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.900 ns + " "Info: + Micro setup delay of destination is 1.900 ns" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 11 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mny\[0\] destination 3.100 ns - Shortest register " "Info: - Shortest clock path from clock \"mny\[0\]\" to destination register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns mny\[0\] 1 CLK PIN_54 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_54; Fanout = 4; CLK Node = 'mny\[0\]'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { mny[0] } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 2.200 ns buy~70 2 COMB LC5_D12 4 " "Info: 2: + IC(0.100 ns) + CELL(0.800 ns) = 2.200 ns; Loc. = LC5_D12; Fanout = 4; COMB Node = 'buy~70'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { mny[0] buy~70 } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.100 ns buy\$latch 3 REG LC8_D12 2 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 3.100 ns; Loc. = LC8_D12; Fanout = 2; REG Node = 'buy\$latch'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { buy~70 buy$latch } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 93.55 % ) " "Info: Total cell delay = 2.900 ns ( 93.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 6.45 % ) " "Info: Total interconnect delay = 0.200 ns ( 6.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { mny[0] buy~70 buy$latch } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { mny[0] {} mny[0]~out {} buy~70 {} buy$latch {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { mny[1] buy~69 buy$latch } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { mny[1] {} mny[1]~out {} buy~69 {} buy$latch {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 1.000ns 1.000ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { mny[0] buy~70 buy$latch } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { mny[0] {} mny[0]~out {} buy~70 {} buy$latch {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk chg\[0\] present 9.400 ns register " "Info: tco from clock \"clk\" to destination pin \"chg\[0\]\" through register \"present\" is 9.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns present 2 REG LC1_D7 3 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC1_D7; Fanout = 3; REG Node = 'present'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk present } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk present } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} present {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.600 ns + Longest register pin " "Info: + Longest register to pin delay is 7.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns present 1 REG LC1_D7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D7; Fanout = 3; REG Node = 'present'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { present } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.000 ns) 1.900 ns buy~69 2 COMB LC4_D12 2 " "Info: 2: + IC(0.900 ns) + CELL(1.000 ns) = 1.900 ns; Loc. = LC4_D12; Fanout = 2; COMB Node = 'buy~69'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { present buy~69 } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.000 ns buy\$latch~3 3 COMB LC3_D12 1 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 3.000 ns; Loc. = LC3_D12; Fanout = 1; COMB Node = 'buy\$latch~3'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { buy~69 buy$latch~3 } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(3.800 ns) 7.600 ns chg\[0\] 4 PIN PIN_91 0 " "Info: 4: + IC(0.800 ns) + CELL(3.800 ns) = 7.600 ns; Loc. = PIN_91; Fanout = 0; PIN Node = 'chg\[0\]'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { buy$latch~3 chg[0] } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.800 ns ( 76.32 % ) " "Info: Total cell delay = 5.800 ns ( 76.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 23.68 % ) " "Info: Total interconnect delay = 1.800 ns ( 23.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { present buy~69 buy$latch~3 chg[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { present {} buy~69 {} buy$latch~3 {} chg[0] {} } { 0.000ns 0.900ns 0.100ns 0.800ns } { 0.000ns 1.000ns 1.000ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk present } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} present {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { present buy~69 buy$latch~3 chg[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { present {} buy~69 {} buy$latch~3 {} chg[0] {} } { 0.000ns 0.900ns 0.100ns 0.800ns } { 0.000ns 1.000ns 1.000ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "mny\[1\] chg\[0\] 8.100 ns Longest " "Info: Longest tpd from source pin \"mny\[1\]\" to destination pin \"chg\[0\]\" is 8.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns mny\[1\] 1 CLK PIN_124 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 4; CLK Node = 'mny\[1\]'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { mny[1] } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 2.400 ns buy~69 2 COMB LC4_D12 2 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 2.400 ns; Loc. = LC4_D12; Fanout = 2; COMB Node = 'buy~69'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { mny[1] buy~69 } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.500 ns buy\$latch~3 3 COMB LC3_D12 1 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 3.500 ns; Loc. = LC3_D12; Fanout = 1; COMB Node = 'buy\$latch~3'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { buy~69 buy$latch~3 } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(3.800 ns) 8.100 ns chg\[0\] 4 PIN PIN_91 0 " "Info: 4: + IC(0.800 ns) + CELL(3.800 ns) = 8.100 ns; Loc. = PIN_91; Fanout = 0; PIN Node = 'chg\[0\]'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { buy$latch~3 chg[0] } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 87.65 % ) " "Info: Total cell delay = 7.100 ns ( 87.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 12.35 % ) " "Info: Total interconnect delay = 1.000 ns ( 12.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { mny[1] buy~69 buy$latch~3 chg[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "8.100 ns" { mny[1] {} mny[1]~out {} buy~69 {} buy$latch~3 {} chg[0] {} } { 0.000ns 0.000ns 0.100ns 0.100ns 0.800ns } { 0.000ns 1.300ns 1.000ns 1.000ns 3.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "next mny\[1\] mny\[1\] 0.000 ns register " "Info: th for register \"next\" (data pin = \"mny\[1\]\", clock pin = \"mny\[1\]\") is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mny\[1\] destination 3.300 ns + Longest register " "Info: + Longest clock path from clock \"mny\[1\]\" to destination register is 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns mny\[1\] 1 CLK PIN_124 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 4; CLK Node = 'mny\[1\]'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { mny[1] } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 2.400 ns buy~70 2 COMB LC5_D12 4 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 2.400 ns; Loc. = LC5_D12; Fanout = 4; COMB Node = 'buy~70'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { mny[1] buy~70 } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.300 ns next 3 REG LC2_D12 1 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 3.300 ns; Loc. = LC2_D12; Fanout = 1; REG Node = 'next'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { buy~70 next } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 93.94 % ) " "Info: Total cell delay = 3.100 ns ( 93.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 6.06 % ) " "Info: Total interconnect delay = 0.200 ns ( 6.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { mny[1] buy~70 next } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { mny[1] {} mny[1]~out {} buy~70 {} next {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns mny\[1\] 1 CLK PIN_124 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 4; CLK Node = 'mny\[1\]'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { mny[1] } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 2.200 ns next~15 2 COMB LC7_D12 1 " "Info: 2: + IC(0.100 ns) + CELL(0.800 ns) = 2.200 ns; Loc. = LC7_D12; Fanout = 1; COMB Node = 'next~15'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { mny[1] next~15 } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.300 ns next 3 REG LC2_D12 1 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 3.300 ns; Loc. = LC2_D12; Fanout = 1; REG Node = 'next'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { next~15 next } "NODE_NAME" } } { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 93.94 % ) " "Info: Total cell delay = 3.100 ns ( 93.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 6.06 % ) " "Info: Total interconnect delay = 0.200 ns ( 6.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { mny[1] next~15 next } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { mny[1] {} mny[1]~out {} next~15 {} next {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.800ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { mny[1] buy~70 next } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { mny[1] {} mny[1]~out {} buy~70 {} next {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { mny[1] next~15 next } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { mny[1] {} mny[1]~out {} next~15 {} next {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.800ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 30 22:23:44 2022 " "Info: Processing ended: Wed Mar 30 22:23:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
