{"vcs1":{"timestamp_begin":1682794008.974652528, "rt":0.53, "ut":0.24, "st":0.12}}
{"vcselab":{"timestamp_begin":1682794009.571821553, "rt":0.45, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1682794010.076578789, "rt":0.22, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682794008.645144210}
{"VCS_COMP_START_TIME": 1682794008.645144210}
{"VCS_COMP_END_TIME": 1682794010.363666993}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 339036}}
{"stitch_vcselab": {"peak_mem": 238984}}
