#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 20 15:56:37 2020
# Process ID: 65932
# Current directory: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent103500 C:\Users\uhtrk\Desktop\vhdl\ex4\pes_dhl_ex4\VHDL_Ex3.xpr
# Log file: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/vivado.log
# Journal file: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.xpr
INFO: [Project 1-313] Project file moved from 'C:/KIT_nextcloud/projects/DHL/dhl_ex4' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/uhtrk/Desktop/vhdl/projects/DHL/ip_repo/axi_divider_1.0', nor could it be found using path 'C:/KIT_nextcloud/projects/projects/DHL/ip_repo/axi_divider_1.0'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.ip_user_files', nor could it be found using path 'C:/KIT_nextcloud/projects/DHL/dhl_ex4/VHDL_Ex3.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/uhtrk/Desktop/vhdl/projects/DHL/ip_repo/axi_divider_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 826.500 ; gain = 179.031
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3457] index 0 is out of array constraint 1 to 9 for target 'r_sign' [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:69]
WARNING: [VRFC 10-3457] index 0 is out of array constraint 1 to 9 for target 'r_remainder' [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:70]
WARNING: [VRFC 10-3457] index 0 is out of array constraint 1 to 9 for target 'r_b' [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:72]
WARNING: [VRFC 10-3457] index 0 is out of array constraint 1 to 9 for target 'r_shifted_b' [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:78]
ERROR: [VRFC 10-664] expression has 9 elements ; expected 8 [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:97]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit div16_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 842.215 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3457] index 0 is out of array constraint 1 to 9 for target 'r_sign' [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:69]
WARNING: [VRFC 10-3457] index 0 is out of array constraint 1 to 9 for target 'r_remainder' [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:70]
WARNING: [VRFC 10-3457] index 0 is out of array constraint 1 to 9 for target 'r_b' [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:72]
WARNING: [VRFC 10-3457] index 0 is out of array constraint 1 to 9 for target 'r_shifted_b' [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:78]
ERROR: [VRFC 10-664] expression has 8 elements ; expected 9 [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:114]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit div16_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3457] index 0 is out of array constraint 1 to 9 for target 'r_sign' [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:69]
WARNING: [VRFC 10-3457] index 0 is out of array constraint 1 to 9 for target 'r_remainder' [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:70]
WARNING: [VRFC 10-3457] index 0 is out of array constraint 1 to 9 for target 'r_b' [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:72]
WARNING: [VRFC 10-3457] index 0 is out of array constraint 1 to 9 for target 'r_shifted_b' [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:78]
ERROR: [VRFC 10-664] expression has 8 elements ; expected 9 [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:114]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit div16_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3457] index 0 is out of array constraint 1 to 9 for target 'r_sign' [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:69]
WARNING: [VRFC 10-3457] index 0 is out of array constraint 1 to 9 for target 'r_remainder' [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:70]
WARNING: [VRFC 10-3457] index 0 is out of array constraint 1 to 9 for target 'r_b' [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:72]
WARNING: [VRFC 10-3457] index 0 is out of array constraint 1 to 9 for target 'r_shifted_b' [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:78]
ERROR: [VRFC 10-664] expression has 8 elements ; expected 9 [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:114]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit div16_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 9 [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:114]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit div16_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/xsim.dir/div16_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 20 20:00:00 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 842.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 16 elements, right array has 8 elements
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__38
  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd

HDL Line: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 866.203 ; gain = 23.988
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 ns
ERROR: Array sizes do not match, left array has 16 elements, right array has 8 elements
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__38
  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd

HDL Line: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:71
run 800 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 ns
ERROR: Array sizes do not match, left array has 16 elements, right array has 8 elements
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__38
  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd

HDL Line: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:71
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 16 elements, right array has 8 elements
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__38
  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd

HDL Line: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 895.105 ; gain = 3.074
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 16 elements, right array has 8 elements
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__38
  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd

HDL Line: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 895.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 16 elements, right array has 8 elements
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__38
  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd

HDL Line: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 895.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 16 elements, right array has 8 elements
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__38
  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd

HDL Line: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 896.520 ; gain = 0.000
add_bp {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd} 71
remove_bps -file {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd} -line 71
add_bp {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd} 71
remove_bps -file {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd} -line 71
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 16 elements, right array has 8 elements
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__39
  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd

HDL Line: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 899.074 ; gain = 2.316
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 899.074 ; gain = 0.000
run all
Failure: no pipelining implemented!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 195
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 940.410 ; gain = 0.000
run 800 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 946.465 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
save_wave_config {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
set_property xsim.view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/axi_divider_tb_behav.wcfg C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
save_wave_config {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: inside!
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: inside!
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: inside!
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 17 elements ; expected 16 [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:76]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit div16_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: inside!
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 ns
Note: inside!
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 ns
Note: inside!
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
save_wave_config {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: inside!
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: inside!
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: inside!
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
run 800 ns
Failure: no pipelining implemented!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 195
run 800 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 966.492 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
save_wave_config {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 966.492 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
save_wave_config {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 966.492 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 966.492 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 9 [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:82]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit div16_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 966.492 ; gain = 0.000
run 400 ns
Failure: no pipelining implemented!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 195
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
ERROR: [VRFC 10-1412] syntax error near S [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:54]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:22]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 980.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 981.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 994.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 994.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: once
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 115 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 125 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 135 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 145 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 155 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 165 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 175 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 185 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 195 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 205 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 215 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 225 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 235 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 245 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 255 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 265 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 275 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 285 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 295 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 305 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 315 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 325 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 335 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 345 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 355 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 365 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 375 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 385 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 395 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 405 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 415 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 425 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 435 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 445 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 455 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 465 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 475 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 485 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 495 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 505 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 515 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 525 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 535 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 545 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 555 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 565 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 575 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 585 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 595 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 605 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 615 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 625 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 635 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 645 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 655 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 665 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 675 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 685 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 695 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 705 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 715 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 725 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 735 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 745 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 755 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 765 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 775 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 785 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Note: once
Time: 795 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: once
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: once
Time: 5 ns  Iteration: 0  Process: /div16_tb/uut/line__39  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.473 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1016.473 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1016.473 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd} 82
run 400 ns
Stopped at time : 5 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" Line 82
run all
Stopped at time : 115 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" Line 82
add_bp {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd} 83
run all
Stopped at time : 115 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" Line 83
save_wave_config {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 5 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 5 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" Line 83
run all
Stopped at time : 115 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" Line 82
run all
Stopped at time : 115 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" Line 83
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
WARNING: Simulation object /div16_tb/uut/b_new was not found in the design.
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 5 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 5 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" Line 83
run all
Stopped at time : 115 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" Line 82
run all
Stopped at time : 115 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" Line 83
run all
Stopped at time : 125 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" Line 82
remove_bps -file {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd} -line 82
remove_bps -file {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd} -line 83
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1016.473 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
WARNING: Simulation object /div16_tb/uut/b_new was not found in the design.
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
WARNING: Simulation object /div16_tb/uut/b_new was not found in the design.
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Result mismatch: cnt : 1, expected : -1, received : 12
Time: 365 ns  Iteration: 0  Process: /div16_tb/check_result  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 365 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 168
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1033.164 ; gain = 9.117
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1047.691 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
ERROR: [VRFC 10-1412] syntax error near if [C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:179]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1047.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -view {C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/uhtrk/Desktop/vhdl/ex4/pes_dhl_ex4/div16_tb_behav.wcfg
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1065.746 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
run 200 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 21 11:22:35 2020...
