0.6
2018.2
Jun 14 2018
20:07:38
/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.sim/sim_1/synth/timing/xsim/circuit_tb_time_synth.v,1542119658,verilog,,,,circuit;control;datapath;glbl,,,,,,,,
/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sim_1/new/circuit_tb.vhd,1542118559,vhdl,,,,circuit_tb,,,,,,,,
