
*** Running vivado
    with args -log tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Mar 11 19:44:31 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source tb.tcl -notrace
Command: synth_design -top tb -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 55658
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1748.434 ; gain = 263.859 ; free physical = 1972 ; free virtual = 12710
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:61]
WARNING: [Synth 8-11581] system task call 'dumpfile' not supported [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:73]
WARNING: [Synth 8-11581] system task call 'dumpvars' not supported [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:74]
WARNING: [Synth 8-11581] system task call 'finish' not supported [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:75]
INFO: [Synth 8-6157] synthesizing module 'TOP' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'PG' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'PG' (0#1) [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:15]
INFO: [Synth 8-6157] synthesizing module 'Loadable_Counter' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'Loadable_Counter' (0#1) [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'ROM' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:43]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'mem_init.mem'; please make sure the file is added to project and has read permission, ignoring [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (0#1) [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (0#1) [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:3]
WARNING: [Synth 8-85] always block has no event control specified [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'tb' (0#1) [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:61]
WARNING: [Synth 8-3848] Net mem in module/entity ROM does not have driver. [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:45]
WARNING: [Synth 8-7129] Port addr[2] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module ROM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1818.371 ; gain = 333.797 ; free physical = 1883 ; free virtual = 12622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1836.184 ; gain = 351.609 ; free physical = 1883 ; free virtual = 12622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1844.188 ; gain = 359.613 ; free physical = 1883 ; free virtual = 12622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1855.164 ; gain = 370.590 ; free physical = 1881 ; free virtual = 12620
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1918.008 ; gain = 433.434 ; free physical = 1857 ; free virtual = 12599
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1941.820 ; gain = 457.246 ; free physical = 1849 ; free virtual = 12591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1941.820 ; gain = 457.246 ; free physical = 1841 ; free virtual = 12584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2094.633 ; gain = 610.059 ; free physical = 1780 ; free virtual = 12522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2094.633 ; gain = 610.059 ; free physical = 1780 ; free virtual = 12522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2094.633 ; gain = 610.059 ; free physical = 1780 ; free virtual = 12522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2094.633 ; gain = 610.059 ; free physical = 1780 ; free virtual = 12522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2094.633 ; gain = 610.059 ; free physical = 1780 ; free virtual = 12522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2094.633 ; gain = 610.059 ; free physical = 1780 ; free virtual = 12522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2094.633 ; gain = 610.059 ; free physical = 1780 ; free virtual = 12522
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2094.633 ; gain = 610.059 ; free physical = 1780 ; free virtual = 12522
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2094.641 ; gain = 610.059 ; free physical = 1780 ; free virtual = 12522
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.602 ; gain = 0.000 ; free physical = 1772 ; free virtual = 12514
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.070 ; gain = 0.000 ; free physical = 1843 ; free virtual = 12586
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c283ca59
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2200.070 ; gain = 715.500 ; free physical = 1843 ; free virtual = 12586
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1445.441; main = 1445.441; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2200.074; main = 2200.074; forked = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/sj/Documents/study/asic/project_1/project_1.runs/synth_1/tb.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file tb_utilization_synth.rpt -pb tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 11 19:44:45 2025...
