{"timestamp": "2025-08-03T16:05:35.340664", "file_path": "dependencies/alu_testbench.v", "filename": "alu_testbench.v", "category": "dependencies", "description": "依赖文件: 用户提供的alu测试台文件", "size_bytes": 9299}
{"timestamp": "2025-08-03T16:05:56.174187", "file_path": "designs/alu_32bit.v", "filename": "alu_32bit.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1180}
{"timestamp": "2025-08-03T16:06:26.091233", "file_path": "designs/alu_32bit_v1.v", "filename": "alu_32bit_v1.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1095}
{"timestamp": "2025-08-03T16:06:40.423623", "file_path": "testbenches/alu_32bit_tb.v", "filename": "alu_32bit_tb.v", "category": "testbenches", "description": "由enhanced_real_verilog_agent创建的testbench文件", "size_bytes": 4442}
{"timestamp": "2025-08-03T16:06:40.431377", "file_path": "designs/alu_32bit_v2.v", "filename": "alu_32bit_v2.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 708}
