<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
<!-- Google Tag Manager -->
<script type="text/plain" class="optanon-category-C0002">(function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':
new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],
j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src=
'//www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);
})(window,document,'script','dataLayer','GTM-5RHQV7');</script>
<!-- End Google Tag Manager -->
  <title>Memory test case description &mdash; AVED  documentation</title>
      <link rel="stylesheet" href="../../../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../../../_static/custom.css" type="text/css" />
      <link rel="stylesheet" href="../../../../../_static/xbtest.css" type="text/css" />
      <link rel="stylesheet" href="../../../../../_static/_static/custom.css" type="text/css" />
    <link rel="shortcut icon" href="https://docs.xilinx.com/favicon.ico"/>
  <!--[if lt IE 9]>
    <script src="../../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../../../" id="documentation_options" src="../../../../../_static/documentation_options.js"></script>
        <script src="../../../../../_static/jquery.js"></script>
        <script src="../../../../../_static/underscore.js"></script>
        <script src="../../../../../_static/doctools.js"></script>
    <script src="../../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../../search.html" />
    <link rel="next" title="Power test case description" href="power-test-case-description.html" />
    <link rel="prev" title="DMA test case description" href="dma-test-case-description.html" /> 
</head>

<body class="wy-body-for-nav">

<!-- Google Tag Manager -->
<noscript><iframe src="//www.googletagmanager.com/ns.html?id=GTM-5RHQV7" height="0" width="0" style="display:none;visibility:hidden" class="optanon-category-C0002"></iframe></noscript>
<!-- End Google Tag Manager --> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../../../index.html" class="icon icon-home"> AVED
            <img src="../../../../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">AVED v80 Documentation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BOverview.html">AVED Overview</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">AVED Getting Started</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../How-to%2Binstall%2Band%2Brun%2Ba%2Bpre-built%2BAVED%2Bdesign%2Bon%2Ban%2BALVEO%2Bcard.html">How-to install and run a pre-built AVED design on an ALVEO card</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../How-to%2BRebuild%2Ban%2BAVED%2BDesign%2Bfor%2BYourself.html">How-to Rebuild an AVED Design for Yourself</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">AVED System Architecture</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2B-%2BBoard%2BManagement%2BSolution.html">AVED - Board Management Solution</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2B-%2BDevice%2BProgramming.html">AVED - Device Programming</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2B-%2BHost%2Bto%2BCard%2BCommunication.html">AVED - Host to Card Communication</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">AVED Deployment</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BDeployment%2BArchive.html">AVED Deployment Archive</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BInstalling%2Bthe%2BDeployment%2Bpackage%2Bonto%2Bthe%2BHost%2BServer.html">AVED Installing the Deployment package onto the Host Server</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BInstalling%2Bthe%2BDesign%2Bonto%2Bthe%2BCard.html">AVED Installing the Design onto the Card</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BUpdating%2BFPT%2BImage%2Bin%2BFlash.html">AVED Updating FPT Image in Flash</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BUpdating%2BDesign%2BPDI%2Bin%2BFlash.html">AVED Updating Design PDI in Flash</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BDebug%2BTechniques.html">AVED Debug Techniques</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BJTAG%2BBoot%2BRecovery.html">AVED JTAG Boot Recovery</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BManagement%2BInterface%2Buserguide%2B%28ami_tool%29.html">AVED Management Interface userguide (ami_tool)</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../index.html">Xbtest Userguide</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../usage.html">Usage</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../pre-canned-tests.html">Pre-canned tests</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../test-cases.html">Test cases</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="test-cases-overview.html">Overview</a></li>
<li class="toctree-l3"><a class="reference internal" href="verify-test-case-description.html">Verify</a></li>
<li class="toctree-l3"><a class="reference internal" href="mmio-test-case-description.html">MMIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="dma-test-case-description.html">DMA</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Memory</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#test-parameters">Test parameters</a></li>
<li class="toctree-l4"><a class="reference internal" href="#main-test-steps">Main test steps</a></li>
<li class="toctree-l4"><a class="reference internal" href="#measurements">Measurements</a><ul>
<li class="toctree-l5"><a class="reference internal" href="#bandwidth">Bandwidth</a></li>
<li class="toctree-l5"><a class="reference internal" href="#latency">Latency</a></li>
<li class="toctree-l5"><a class="reference internal" href="#bandwidth-and-latency-check-conditions">Bandwidth and latency check conditions</a></li>
</ul>
</li>
<li class="toctree-l4"><a class="reference internal" href="#memory-xbtest-hardware-ip-types">Memory xbtest hardware IP types</a></li>
<li class="toctree-l4"><a class="reference internal" href="#write-and-read-ranges-blocks">Write and read ranges/blocks</a></li>
<li class="toctree-l4"><a class="reference internal" href="#test-modes">Test modes</a></li>
<li class="toctree-l4"><a class="reference internal" href="#axi-bursts">AXI bursts</a></li>
<li class="toctree-l4"><a class="reference internal" href="#maximum-number-of-outstanding-transactions">Maximum number of outstanding transactions</a><ul>
<li class="toctree-l5"><a class="reference internal" href="#maximum-number-of-outstanding-writes">Maximum number of outstanding writes</a></li>
<li class="toctree-l5"><a class="reference internal" href="#maximum-number-of-outstanding-reads">Maximum number of outstanding reads</a></li>
</ul>
</li>
<li class="toctree-l4"><a class="reference internal" href="#axi-id-threads">AXI ID threads</a></li>
<li class="toctree-l4"><a class="reference internal" href="#quality-of-service-qos-rate-control">Quality of Service (QoS) - Rate control</a></li>
<li class="toctree-l4"><a class="reference internal" href="#memory-test-json-members">Memory Test JSON Members</a><ul>
<li class="toctree-l5"><a class="reference internal" href="#target-memories-on-the-card">Target memories on the card</a></li>
<li class="toctree-l5"><a class="reference internal" href="#target-memory-on-the-host">Target memory on the host</a></li>
<li class="toctree-l5"><a class="reference internal" href="#single-channel-override">Single-channel override</a></li>
<li class="toctree-l5"><a class="reference internal" href="#multi-channel-override">Multi-channel override</a></li>
<li class="toctree-l5"><a class="reference internal" href="#definition">Definition</a></li>
<li class="toctree-l5"><a class="reference internal" href="#test-sequence"><code class="docutils literal notranslate"><span class="pre">test_sequence</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#override-test-sequence">Override <code class="docutils literal notranslate"><span class="pre">test_sequence</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#check-bw"><code class="docutils literal notranslate"><span class="pre">check_bw</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#hi-thresh-alt-wr-bw-hi-thresh-alt-rd-bw-hi-thresh-only-wr-bw-hi-thresh-only-rd-bw-hi-thresh-simul-wr-bw-hi-thresh-simul-rd-bw"><code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_rd_bw</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#lo-thresh-alt-wr-bw-lo-thresh-alt-rd-bw-lo-thresh-only-wr-bw-lo-thresh-only-rd-bw-lo-thresh-simul-wr-bw-lo-thresh-simul-rd-bw"><code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_rd_bw</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#check-latency"><code class="docutils literal notranslate"><span class="pre">check_latency</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#hi-thresh-alt-wr-lat-hi-thresh-alt-rd-lat-hi-thresh-only-wr-lat-hi-thresh-only-rd-lat-hi-thresh-simul-wr-lat-hi-thresh-simul-rd-lat"><code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_rd_lat</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#lo-thresh-alt-wr-lat-lo-thresh-alt-rd-lat-lo-thresh-only-wr-lat-lo-thresh-only-rd-lat-lo-thresh-simul-wr-lat-lo-thresh-simul-rd-lat"><code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_rd_lat</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#disable-prewrite"><code class="docutils literal notranslate"><span class="pre">disable_prewrite</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#disable-memory"><code class="docutils literal notranslate"><span class="pre">disable_memory</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#single-axi-thread"><code class="docutils literal notranslate"><span class="pre">single_axi_thread</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#pattern"><code class="docutils literal notranslate"><span class="pre">pattern</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#control"><code class="docutils literal notranslate"><span class="pre">control</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#patterns"><code class="docutils literal notranslate"><span class="pre">patterns</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#check-data-integrity"><code class="docutils literal notranslate"><span class="pre">check_data_integrity</span></code></a></li>
</ul>
</li>
<li class="toctree-l4"><a class="reference internal" href="#output-files">Output files</a><ul>
<li class="toctree-l5"><a class="reference internal" href="#results-csv-output-files">Results CSV output files</a></li>
<li class="toctree-l5"><a class="reference internal" href="#detail-csv-output-files">Detail CSV output files</a></li>
<li class="toctree-l5"><a class="reference internal" href="#multi-channel-summary-csv-output-files">Multi-channel Summary CSV output files</a></li>
<li class="toctree-l5"><a class="reference internal" href="#power-csv-output-files">Power CSV output files</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="power-test-case-description.html">Power</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt-test-case-description.html">GT</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../tasks.html">Tasks</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../card-definition.html">Card definition</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../index.html#alveo-data-center-accelerator-card-compatibility">Alveo data center accelerator card compatibility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../index.html#what-s-new">What’s new</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Development Overview</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BBuild%2BScripts.html">AVED Build Scripts</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../Source%2BConfiguration%2BControl.html">Source Configuration Control</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Hardware Design - V80</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BV80%2B-%2BHierarchy%2BOverview.html">AVED V80 - Hierarchy Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BV80%2B-%2BCIPS%2BConfiguration.html">AVED V80 - CIPS Configuration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BV80%2B-%2BMemory%2BResources.html">AVED V80 - Memory Resources</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BV80%2B-%2BMemory%2BMap.html">AVED V80 - Memory Map</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BV80%2B-%2BNoC%2BConfiguration.html">AVED V80 - NoC Configuration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BV80%2B-%2BBase%2BLogic.html">AVED V80 - Base Logic</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BV80%2B-%2BClock%2BReset%2BModule.html">AVED V80 - Clock Reset Module</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BV80%2B-%2BSource%2BFile%2BOverview.html">AVED V80 - Source File Overview</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">IP</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../Generic%2BCommand%2BQueue%2BIP%2Bv2.0%2B-%2BProduct%2BGuide.html">Generic Command Queue IP v2.0 - Product Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../Hardware%2BDiscovery%2BIP%2Bv1.0%2B-%2BProduct%2BGuide.html">Hardware Discovery IP v1.0 - Product Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../SMBus%2BIP%2Bv1.1%2B-%2BProduct%2BGuide.html">SMBus IP v1.1 - Product Guide</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Firmware Design - AVED</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BManagement%2BController%2B%28AMC%29%2B-%2BArchitecture%2Band%2BDesign.html">AVED Management Controller (AMC) - Architecture and Design</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BASDM%2BApplication.html">AVED ASDM Application</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BInBand%2BTelemetry%2BApplication.html">AVED InBand Telemetry Application</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BOutOfBand%2BTelemetry%2BApplication.html">AVED OutOfBand Telemetry Application</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BManagement%2BInterface%2B%28AMI%29%2BProxy%2BDriver.html">AVED Management Interface (AMI) Proxy Driver</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BProgramming%2BControl%2B%28APC%29%2BProxy%2BDriver.html">AVED Programming Control (APC) Proxy Driver</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BSensor%2BControl%2B%28ASC%29%2BProxy%2BDriver.html">AVED Sensor Control (ASC) Proxy Driver</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BExternal%2BDevice%2BControl%2B%28AXC%29%2BProxy%2BDriver.html">AVED External Device Control (AXC) Proxy Driver</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../Board%2BManagement%2BController%2B%28BMC%29%2BProxy%2BDriver.html">Board Management Controller (BMC) Proxy Driver</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../Firmware%2BInterface%2B%28FW_IF%29%2BAbstraction%2BLayer.html">Firmware Interface (FW_IF) Abstraction Layer</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../Operating%2BSystem%2BAbstraction%2BLayer%2B%28OSAL%29.html">Operating System Abstraction Layer (OSAL)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../Profiles%2Band%2BCMake%2Bbuild%2Bprocess.html">Profiles and CMake build process</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Software Services (AMI)</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BManagement%2BInterface%2B%28AMI%29.html">AVED Management Interface (AMI)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BQDMA.html">AVED QDMA</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Appendices</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2B-%2BList%2Bof%2BAbbreviations.html">AVED - List of Abbreviations</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../AVED%2BRelease%2BInformation.html">AVED Release Information</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../../index.html">AVED</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../../index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="../../index.html">Xbtest Userguide</a> &raquo;</li>
          <li><a href="../../test-cases.html">Test cases</a> &raquo;</li>
      <li>Memory test case description</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="memory-test-case-description">
<span id="id2"></span><h1>Memory test case description<a class="headerlink" href="#memory-test-case-description" title="Permalink to this headline">¶</a></h1>
<p>The goal of this test case is to check communications between the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a> and memories available:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>On the card</strong>: Typically, DDRs.</p></li>
<li><p><strong>In the FPGA</strong>: For example, HBM.</p></li>
</ul>
</div></blockquote>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>In the <a class="reference internal" href="mmio-test-case-description.html#mmio-test-case-description"><span class="std std-ref">MMIO</span></a> test case, <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">xbtest application software (xbtSW)</span></a> controls data transfers between host and PCIe BAR registers in the FPGA.</p>
<p>In the <a class="reference internal" href="dma-test-case-description.html#dma-test-case-description"><span class="std std-ref">DMA</span></a> test case, <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">xbtSW</span></a> controls data transfers between host and memories available on the card and in the FPGA.</p>
<p>In the <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case, <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">xbtSW</span></a> commands the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> to transfer data between the <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> and their associated memories located on the card, in the FPGA, or on the host.</p>
</div>
<p>The <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case includes the following features:</p>
<blockquote>
<div><ul class="simple">
<li><p>All memories are tested in parallel.</p></li>
<li><p>All memories of a type (for example DDR, HBM, or HOST) are tested with the same sequence (see <a class="reference internal" href="#memory-ip-types"><span class="std std-ref">Memory xbtest hardware IP types</span></a>).</p></li>
<li><p>Data integrity is checked using PRBS31 generator/checker within the <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>.</p></li>
<li><p>Write and read bandwidths and latencies are measured.</p></li>
<li><p>Mode of data transfer is configurable. Available modes are only/alternate/simultaneous write/read.</p></li>
<li><p>Write/read rates or bandwidth requests, burst size, maximum number of outstanding transactions, block size and start address offset of the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> data transfers are configurable separately.</p></li>
<li><p>All transfers are performed using linear addressing.</p></li>
<li><p>Multiple AXI ID threads can be supported by the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> depending on the card.</p></li>
</ul>
</div></blockquote>
<section id="test-parameters">
<h2>Test parameters<a class="headerlink" href="#test-parameters" title="Permalink to this headline">¶</a></h2>
<p>The mandatory test configuration parameters are listed below.
For more information, see <a class="reference internal" href="#memory-test-json-members"><span class="std std-ref">Memory Test JSON Members</span></a>.</p>
<blockquote>
<div><ul class="simple">
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a>: Specifies the test duration in seconds.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>: Describes the data transfer mode: <code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code>, <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>, <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> or <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code>.</p></li>
</ul>
</div></blockquote>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>By default, xbtest loads a valid PRBS31 data sequence in the memory before any <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> or <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test.
This can be disabled (<a class="reference internal" href="#memory-parameter-disable-prewrite"><span class="std std-ref">disable_prewrite</span></a>) and the presence of valid PRBS data in the memory can be managed manually within your <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>,
defining at least one <code class="docutils literal notranslate"><span class="pre">only_wr</span></code> test prior to the first <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> or <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test.</p>
</div>
<p>The following optional parameters may also be specified:</p>
<blockquote>
<div><ul class="simple">
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-wr-rate"><span class="std std-ref">wr_rate</span></a>: Write data transfer rate.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-rd-rate"><span class="std std-ref">rd_rate</span></a>: Read data transfer rate.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-wr-bandwidth"><span class="std std-ref">wr_bandwidth</span></a>: Write data transfer bandwidth request.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-rd-bandwidth"><span class="std std-ref">rd_bandwidth</span></a>: Read data transfer bandwidth request.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-wr-burst-size"><span class="std std-ref">wr_burst_size</span></a>: Write burst size.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-rd-burst-size"><span class="std std-ref">rd_burst_size</span></a>: Read burst size.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-wr-outstanding"><span class="std std-ref">wr_outstanding</span></a>: Maximum number of outstanding write transactions.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-rd-outstanding"><span class="std std-ref">rd_outstanding</span></a>: Maximum number of outstanding read transactions.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-wr-block-size"><span class="std std-ref">wr_block_size</span></a>: Write block size.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-rd-block-size"><span class="std std-ref">rd_block_size</span></a>: Read block size.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-wr-start-addr"><span class="std std-ref">wr_start_addr</span></a>: Write start address offset.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-rd-start-addr"><span class="std std-ref">rd_start_addr</span></a>: Read start address offset.</p></li>
</ul>
</div></blockquote>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>For some memory types, the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> has been intentionally designed to exceed the power capacity of the card.
Your server/workstation may reboot or xbtest may be interrupted if you try to use a high write or read data transfer rates.
Nominal write and read data transfer rates are specified in <a class="reference internal" href="../introduction/overview.html#card-definition-json-file"><span class="std std-ref">Card definition JSON file</span></a>.</p>
</div>
</section>
<section id="main-test-steps">
<h2>Main test steps<a class="headerlink" href="#main-test-steps" title="Permalink to this headline">¶</a></h2>
<p>For each test configuration, the following steps are repeated:</p>
<blockquote>
<div><ol class="arabic">
<li><p>The test is run for at least the defined <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a>.
The entire range of the memory is always checked, meaning that, if needed, the test <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> is extended.</p></li>
<li><p>Every second, <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">xbtest application software (xbtSW)</span></a> requests status and measurements from the <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a>:</p>
<blockquote>
<div><ul class="simple">
<li><p>Read/write bandwidths and latencies.</p></li>
<li><p>Data integrity status.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>After the test completes, <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">xbtest application software (xbtSW)</span></a>  displays the measured average read/write bandwidth and latency.
Bandwidths and latencies are also checked against thresholds under some conditions (see <a class="reference internal" href="#bandwidth-and-latency-check-conditions"><span class="std std-ref">Bandwidth and latency check conditions</span></a>).</p></li>
</ol>
</div></blockquote>
</section>
<section id="measurements">
<h2>Measurements<a class="headerlink" href="#measurements" title="Permalink to this headline">¶</a></h2>
<p>The Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a> computes latency for each write and read burst.
The bandwidth is computed every second by <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">xbtest application software (xbtSW)</span></a>  after requesting measurements from the <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>.</p>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>Some cards include safety feature such as clock throttling when the power or temperature exceed pre-defined limits (refer to the <a class="reference external" href="https://www.xilinx.com/products/boards-and-kits/alveo.html#cards">documentation for your card</a>).
If the clock throttling has been activated while doing a memory test, the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> measurements are impacted as they depend on expected clock frequency and the <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case might fail.</p>
<blockquote>
<div><ul class="simple">
<li><p>xbtest can detects clock throttling is on only when continuous clock has been connected to the <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>.</p></li>
<li><p>If the memory test fails while the <a class="reference internal" href="power-test-case-description.html#power-test-case-description"><span class="std std-ref">Power</span></a> test case is running, a warning (<code class="docutils literal notranslate"><span class="pre">MEM_051</span></code>) is reported to alert on potential clock throttling.</p></li>
</ul>
</div></blockquote>
</div>
<section id="bandwidth">
<span id="id3"></span><h3>Bandwidth<a class="headerlink" href="#bandwidth" title="Permalink to this headline">¶</a></h3>
<p>The average write/read bandwidth is computed as write/read burst size multiplied by number of write/read burst per second.
The measured average bandwidth can be checked against thresholds when enabled.</p>
</section>
<section id="latency">
<span id="id4"></span><h3>Latency<a class="headerlink" href="#latency" title="Permalink to this headline">¶</a></h3>
<p>The following sections describes the start and end point for latency measurement.
The <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case reports average burst latency.
The measured average latency can be checked against thresholds when enabled.</p>
<table class="docutils align-default" id="id15">
<caption><span class="caption-text">Latency</span><a class="headerlink" href="#id15" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 11%" />
<col style="width: 48%" />
<col style="width: 41%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Latency</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Illustration</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Write</p></td>
<td><p>The write burst latency is measured for a given burst using the following:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Start point</strong>: <code class="docutils literal notranslate"><span class="pre">WVALID</span></code>, <code class="docutils literal notranslate"><span class="pre">WLAST</span></code> and <code class="docutils literal notranslate"><span class="pre">WREADY</span></code> are asserted.</p></li>
<li><p><strong>End point</strong>: <code class="docutils literal notranslate"><span class="pre">BVALID</span></code> and <code class="docutils literal notranslate"><span class="pre">BREADY</span></code> are asserted.</p></li>
</ul>
</div></blockquote>
</td>
<td><p>The following figure represents the write latency measurement:</p>
<figure class="align-center" id="write-burst-latency">
<img alt="../../../../../_images/write-burst-latency.png" src="../../../../../_images/write-burst-latency.png" />
<figcaption>
<p><span class="caption-text">Write burst latency</span><a class="headerlink" href="#write-burst-latency" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</td>
</tr>
<tr class="row-odd"><td><p>Read</p></td>
<td><p>The read burst latency is measured for a given burst using the following:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Start point</strong>: <code class="docutils literal notranslate"><span class="pre">ARVALID</span></code> and <code class="docutils literal notranslate"><span class="pre">ARREADY</span></code> are asserted.</p></li>
<li><p><strong>End point</strong>: First time <code class="docutils literal notranslate"><span class="pre">RVALID</span></code> and <code class="docutils literal notranslate"><span class="pre">RREADY</span></code> are asserted.</p></li>
</ul>
</div></blockquote>
</td>
<td><p>The following figure represents the read latency measurement.</p>
<figure class="align-center" id="read-burst-latency">
<img alt="../../../../../_images/read-burst-latency.png" src="../../../../../_images/read-burst-latency.png" />
<figcaption>
<p><span class="caption-text">Read burst latency</span><a class="headerlink" href="#read-burst-latency" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</td>
</tr>
</tbody>
</table>
</section>
<section id="bandwidth-and-latency-check-conditions">
<span id="id5"></span><h3>Bandwidth and latency check conditions<a class="headerlink" href="#bandwidth-and-latency-check-conditions" title="Permalink to this headline">¶</a></h3>
<p>The average read/write bandwidth and latency are checked against thresholds only when the following parameters are set to their nominal values:</p>
<blockquote>
<div><ul class="simple">
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> is greater than 20 seconds.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-wr-rate"><span class="std std-ref">wr_rate</span></a>, <a class="reference internal" href="#memory-parameter-test-sequence-rd-rate"><span class="std std-ref">rd_rate</span></a>, <a class="reference internal" href="#memory-parameter-test-sequence-wr-burst-size"><span class="std std-ref">wr_burst_size</span></a>, <a class="reference internal" href="#memory-parameter-test-sequence-rd-burst-size"><span class="std std-ref">rd_burst_size</span></a>, <a class="reference internal" href="#memory-parameter-test-sequence-wr-outstanding"><span class="std std-ref">wr_outstanding</span></a> and <a class="reference internal" href="#memory-parameter-test-sequence-rd-outstanding"><span class="std std-ref">rd_outstanding</span></a> equal nominal values specified in <a class="reference internal" href="../card-definition/card-definition.html#ug-card-definition"><span class="std std-ref">Card definition</span></a>.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-wr-block-size"><span class="std std-ref">wr_block_size</span></a>, <a class="reference internal" href="#memory-parameter-test-sequence-rd-block-size"><span class="std std-ref">rd_block_size</span></a>, <a class="reference internal" href="#memory-parameter-test-sequence-wr-start-addr"><span class="std std-ref">wr_start_addr</span></a> and <a class="reference internal" href="#memory-parameter-test-sequence-rd-start-addr"><span class="std std-ref">rd_start_addr</span></a> are set such as the full memory size is check.</p></li>
</ul>
</div></blockquote>
<p>These nominal values are used by default. If any of them is overwritten, the check of the bandwidth and latency are disabled and a warning (<code class="docutils literal notranslate"><span class="pre">MEM_050</span></code>) is reported.
This can be overruled by setting <a class="reference internal" href="#memory-parameter-check-bw"><span class="std std-ref">check_bw</span></a> or <a class="reference internal" href="#memory-parameter-check-latency"><span class="std std-ref">check_latency</span></a> if it is still required.</p>
</section>
</section>
<section id="memory-xbtest-hardware-ip-types">
<span id="memory-ip-types"></span><h2>Memory xbtest hardware IP types<a class="headerlink" href="#memory-xbtest-hardware-ip-types" title="Permalink to this headline">¶</a></h2>
<p>Different Alveo™ cards support various memory types of different sizes (for example, multiple 16 GB of DDR, 8 GB of HBM, 2 GB of PL-DDR, and/or 4 GB of PS-DDR) which are automatically detected by xbtest during the verify test case.
Each of these memories is tested with either of these different types of Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a>:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Single-channel</strong>: One or more <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> with 1 channel (1 AXI interface). Each <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> targets a different memory entirely.
All <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test cases for each single-channel Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> run in parallel.
For example, DDR, PL_DDR or HOST are single-channel memory types.</p></li>
<li><p><strong>multi-channel</strong> : Only one <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> with up to 32 channels targeting different areas of the same memory.
All <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test cases for each channel of the multi-channel Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> run in parallel.
For example, HBM, PS_DDR are multi-channel memory types.</p></li>
</ul>
</div></blockquote>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>For example, as the HBM stack can be split into pseudo channels (PCs) (see <a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/hbm/v1_0/pg276-axi-hbm.pdf">AXI High Bandwidth Controller LogiCORE IP Product Guide (PG276)</a>), a multi-channel Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> is used.
Each channel of the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> can be connected either one or more PCs.</p>
</div>
<p>For each memory types, the size of AXI W/RDATA buses can be different.
The maximum data size is typically used (512 bits) but it can be lower for example for PS_DDR memory type (128 bits).</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Different Alveo™ cards might have different memory types.
To identify the names of available memory types on the card selected with card BDF <code class="docutils literal notranslate"><span class="pre">&lt;BDF&gt;</span></code>,
use the following command (see <a class="reference internal" href="../usage/command-line-options.html#command-line-options"><span class="std std-ref">Command line options</span></a>):</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>$ xbtest -d &lt;BDF&gt; -g memory
</pre></div>
</div>
</div>
<p>More information on the configuration is also available in <code class="docutils literal notranslate"><span class="pre">xbtest.log</span></code>, with message ID <code class="docutils literal notranslate"><span class="pre">ITF_058</span></code> for each memory type and message ID <code class="docutils literal notranslate"><span class="pre">ITF_100</span></code> for each <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>.</p>
<table class="docutils align-default" id="id16">
<caption><span class="caption-text">Memory xbtest hardware IP types</span><a class="headerlink" href="#id16" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 9%" />
<col style="width: 61%" />
<col style="width: 30%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Type</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Illustration</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>32-channel HBM</p></td>
<td><p>One 32-channel Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>, with each channel targets a different HBM PC (different memory tags).</p></td>
<td><figure class="align-center" id="channel-hbm-memory-ip-type">
<img alt="../../../../../_images/32-channel-hbm-memory-ip-type.svg" src="../../../../../_images/32-channel-hbm-memory-ip-type.svg" /><figcaption>
<p><span class="caption-text">32-channel HBM Memory xbtest hardware IP type</span><a class="headerlink" href="#channel-hbm-memory-ip-type" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</td>
</tr>
<tr class="row-odd"><td><p>16-channel HBM</p></td>
<td><p>One 16-channel Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>, with each channel targeting a different series of two HBM PCs (different memory tags).</p></td>
<td><figure class="align-center" id="id6">
<img alt="../../../../../_images/16-channel-hbm-memory-ip-type.svg" src="../../../../../_images/16-channel-hbm-memory-ip-type.svg" /><figcaption>
<p><span class="caption-text">16-channel HBM Memory xbtest hardware IP type</span><a class="headerlink" href="#id6" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</td>
</tr>
<tr class="row-even"><td><p>DDR</p></td>
<td><p>Four single-channel Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>, with each <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> targeting a different DDR.</p></td>
<td><figure class="align-center" id="ddr-memory-ip-type">
<img alt="../../../../../_images/ddr-memory-ip-type.svg" src="../../../../../_images/ddr-memory-ip-type.svg" /><figcaption>
<p><span class="caption-text">DDR Memory xbtest hardware IP type</span><a class="headerlink" href="#ddr-memory-ip-type" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</td>
</tr>
<tr class="row-odd"><td><p>PS_DDR</p></td>
<td><p>One 4-channel Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>, with each channel targeting a different area of the same memory (same memory tag).</p></td>
<td><figure class="align-center" id="ps-ddr-memory-ip-type">
<img alt="../../../../../_images/ps-ddr-memory-ip-type.svg" src="../../../../../_images/ps-ddr-memory-ip-type.svg" /><figcaption>
<p><span class="caption-text">PS_DDR Memory xbtest hardware IP type</span><a class="headerlink" href="#ps-ddr-memory-ip-type" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</td>
</tr>
</tbody>
</table>
</section>
<section id="write-and-read-ranges-blocks">
<h2>Write and read ranges/blocks<a class="headerlink" href="#write-and-read-ranges-blocks" title="Permalink to this headline">¶</a></h2>
<p>Data is transferred from/to the memory via multiple AXI bursts, which address linearly the entire range of the memory.
By default, the entire range of the memory is tested. When the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a> is:</p>
<blockquote>
<div><ul>
<li><p><strong>Single-channel</strong>: The range is simply the size of the memory.</p></li>
<li><p><strong>multi-channel</strong>: The range is based on the quantity of memories connected to each channel of the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>. For example, with:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>32-channel HBM</strong>: Each channel of the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> has a range of 256 MB (size of one HBM Pseudo Channel).</p></li>
<li><p><strong>16-channel HBM</strong>: Each channel of the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> has a range of 512 MB (size of two HBM Pseudo Channel).</p></li>
</ul>
</div></blockquote>
</li>
</ul>
</div></blockquote>
<p>Throughout the documentation, the terminology of block is also used to refer to the range under test.</p>
<p>The <a class="reference internal" href="#memory-parameter-test-sequence-wr-block-size"><span class="std std-ref">wr_block_size</span></a> and <a class="reference internal" href="#memory-parameter-test-sequence-rd-block-size"><span class="std std-ref">rd_block_size</span></a> can be overwritten.</p>
<p>A block of data is fully:</p>
<blockquote>
<div><ul class="simple">
<li><p>Written to the memory, when the last burst of data is acknowledged (<code class="docutils literal notranslate"><span class="pre">BVALID</span></code>) to the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>.</p></li>
<li><p>Read from the memory, when the last data (<code class="docutils literal notranslate"><span class="pre">RLAST</span></code>) of the last burst is received by the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>.</p></li>
</ul>
</div></blockquote>
<p>For more information about AXI protocol, refer to Vivado Design Suite: <a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/axi_ref_guide/latest/ug1037-vivado-axi-reference-guide.pdf">AXI reference guide (UG1037)</a>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When a block of data is fully read/written, the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> repeats the transfer of data during the entire <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a>, but the memory range is always entirely transferred.
The <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> of the test is automatically increased accordingly, meaning that the reading/writing of a block is never interrupted.</p>
</div>
</section>
<section id="test-modes">
<h2>Test modes<a class="headerlink" href="#test-modes" title="Permalink to this headline">¶</a></h2>
<p>The Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a> can be configured to write and/or read data to/from the targeted memory in four different modes set with parameter <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>.</p>
<table class="docutils align-default" id="id17">
<caption><span class="caption-text">Test modes</span><a class="headerlink" href="#id17" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 10%" />
<col style="width: 52%" />
<col style="width: 39%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Test mode</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Illustration</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">only_wr</span></code></p></td>
<td><p>The memory range (block) is fully written over and over
during the entire <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> of the test.</p></td>
<td><p>The following figure represents the blocks transferred during an <code class="docutils literal notranslate"><span class="pre">only_wr</span></code> test.</p>
<figure class="align-center" id="only-wr-test-mode-operations">
<img alt="../../../../../_images/only-wr-test-mode-operations.svg" src="../../../../../_images/only-wr-test-mode-operations.svg" /><figcaption>
<p><span class="caption-text"><code class="docutils literal notranslate"><span class="pre">only_wr</span></code> test mode operations</span><a class="headerlink" href="#only-wr-test-mode-operations" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">only_rd</span></code></p></td>
<td><p>The memory range (block) is fully read over and over
during the entire <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> of the test.
A single preliminary write (with known PRBS31 data) of the memory is performed prior starting the reading.</p></td>
<td><p>The following figure represents the blocks transferred during an <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> test.</p>
<figure class="align-center" id="only-rd-test-mode-operations">
<img alt="../../../../../_images/only-rd-test-mode-operations.svg" src="../../../../../_images/only-rd-test-mode-operations.svg" /><figcaption>
<p><span class="caption-text"><code class="docutils literal notranslate"><span class="pre">only_rd</span></code> test mode operations</span><a class="headerlink" href="#only-rd-test-mode-operations" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code></p></td>
<td><p>The first half of the memory range is fully written and the second half of the memory range is read simultaneously.
A single preliminary write (with known PRBS31 data) of the second half of the memory is performed prior starting the reading.
The following figure represents the blocks transferred during a <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test.
In this <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>, a block represents half of the memory range.</p></td>
<td><p>The following figure represents the blocks transferred during a <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test.</p>
<figure class="align-center" id="simultaneous-wr-rd-test-mode-operations">
<img alt="../../../../../_images/simultaneous-wr-rd-test-mode-operations.svg" src="../../../../../_images/simultaneous-wr-rd-test-mode-operations.svg" /><figcaption>
<p><span class="caption-text"><code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test mode operations</span><a class="headerlink" href="#simultaneous-wr-rd-test-mode-operations" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code></p></td>
<td><p>The full range of the memory is written, then fully read, over and over
during the entire <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> of the test.</p></td>
<td><p>The following figure represents the blocks transferred during an <code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code> test.</p>
<figure class="align-center" id="alternate-wr-rd-test-mode-operations">
<img alt="../../../../../_images/alternate-wr-rd-test-mode-operations.svg" src="../../../../../_images/alternate-wr-rd-test-mode-operations.svg" /><figcaption>
<p><span class="caption-text"><code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code> test mode operations</span><a class="headerlink" href="#alternate-wr-rd-test-mode-operations" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</td>
</tr>
</tbody>
</table>
</section>
<section id="axi-bursts">
<h2>AXI bursts<a class="headerlink" href="#axi-bursts" title="Permalink to this headline">¶</a></h2>
<p>The Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a> communicates with the memory via one or more AXI interfaces (channels).
The size of the AXI burst is typically 4 kB.
For more information about AXI protocol, refer to Vivado Design Suite: <a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/axi_ref_guide/latest/ug1037-vivado-axi-reference-guide.pdf">AXI reference guide (UG1037)</a>.</p>
<table class="docutils align-default" id="id18">
<caption><span class="caption-text">AXI data size vs. AXI beat</span><a class="headerlink" href="#id18" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 37%" />
<col style="width: 28%" />
<col style="width: 35%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>AXI data size (in bits)</p></th>
<th class="head"><p>AXI beat quantity</p></th>
<th class="head"><p>AXI burst size (in kB)</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>512</p></td>
<td><p>64</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>256</p></td>
<td><p>128</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>128</p></td>
<td><p>128</p></td>
<td><p>2</p></td>
</tr>
</tbody>
</table>
<p>The <a class="reference internal" href="#memory-parameter-test-sequence-wr-burst-size"><span class="std std-ref">wr_burst_size</span></a> and <a class="reference internal" href="#memory-parameter-test-sequence-rd-burst-size"><span class="std std-ref">rd_burst_size</span></a> can be overwritten.</p>
</section>
<section id="maximum-number-of-outstanding-transactions">
<span id="memory-test-number-outstanding"></span><h2>Maximum number of outstanding transactions<a class="headerlink" href="#maximum-number-of-outstanding-transactions" title="Permalink to this headline">¶</a></h2>
<p>The Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a> can be configured to limit the number of outstanding write and/or read transaction to/from the targeted memory.</p>
<p>The maximum number of outstanding transaction impact the <a class="reference internal" href="#bandwidth"><span class="std std-ref">Bandwidth</span></a> and <a class="reference internal" href="#latency"><span class="std std-ref">Latency</span></a> measurements.</p>
<p>The <a class="reference internal" href="#memory-parameter-test-sequence-wr-outstanding"><span class="std std-ref">wr_outstanding</span></a> and <a class="reference internal" href="#memory-parameter-test-sequence-rd-outstanding"><span class="std std-ref">rd_outstanding</span></a> can be overwritten.</p>
<section id="maximum-number-of-outstanding-writes">
<h3>Maximum number of outstanding writes<a class="headerlink" href="#maximum-number-of-outstanding-writes" title="Permalink to this headline">¶</a></h3>
<p>An outstanding write transaction is defined as:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Start point</strong>: when <code class="docutils literal notranslate"><span class="pre">AWVALID</span></code> and <code class="docutils literal notranslate"><span class="pre">AWREADY</span></code> are asserted.</p></li>
<li><p><strong>End point</strong>: when <code class="docutils literal notranslate"><span class="pre">BVALID</span></code> and <code class="docutils literal notranslate"><span class="pre">BREADY</span></code> are asserted.</p></li>
</ul>
</div></blockquote>
<table class="docutils align-default" id="id19">
<caption><span class="caption-text">Maximum Number of Outstanding Writes</span><a class="headerlink" href="#id19" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 26%" />
<col style="width: 74%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Maximum number of outstanding writes</p></th>
<th class="head"><p>Illustration</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1</p></td>
<td><p>The following figure represents the AXI bursts when the number of outstanding writes is limited to 1.</p>
<figure class="align-center" id="wr-outstanding-1">
<img alt="../../../../../_images/wr-outstanding-1.svg" src="../../../../../_images/wr-outstanding-1.svg" /><figcaption>
<p><span class="caption-text">Outstanding writes limited to 1.</span><a class="headerlink" href="#wr-outstanding-1" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>The following figure represents the AXI bursts when the maximum number of outstanding writes is set to 2.</p>
<figure class="align-center" id="wr-outstanding-2">
<img alt="../../../../../_images/wr-outstanding-2.svg" src="../../../../../_images/wr-outstanding-2.svg" /><figcaption>
<p><span class="caption-text">Outstanding writes limited to 2</span><a class="headerlink" href="#wr-outstanding-2" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</td>
</tr>
<tr class="row-even"><td><p>0 (not limited)</p></td>
<td><p>The following figure represents the AXI bursts when the number of outstanding writes is not limited.</p>
<figure class="align-center" id="wr-outstanding-0">
<img alt="../../../../../_images/wr-outstanding-0.svg" src="../../../../../_images/wr-outstanding-0.svg" /><figcaption>
<p><span class="caption-text">Outstanding writes not limited</span><a class="headerlink" href="#wr-outstanding-0" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</td>
</tr>
</tbody>
</table>
</section>
<section id="maximum-number-of-outstanding-reads">
<h3>Maximum number of outstanding reads<a class="headerlink" href="#maximum-number-of-outstanding-reads" title="Permalink to this headline">¶</a></h3>
<p>An outstanding read transaction is defined as:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Start point</strong>: when <code class="docutils literal notranslate"><span class="pre">ARVALID</span></code> and <code class="docutils literal notranslate"><span class="pre">ARREADY</span></code> are asserted.</p></li>
<li><p><strong>End point</strong>: when <code class="docutils literal notranslate"><span class="pre">RVALID</span></code>, <code class="docutils literal notranslate"><span class="pre">RLAST</span></code> and <code class="docutils literal notranslate"><span class="pre">RREADY</span></code> are asserted.</p></li>
</ul>
</div></blockquote>
<table class="docutils align-default" id="id20">
<caption><span class="caption-text">Maximum number of outstanding reads</span><a class="headerlink" href="#id20" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 26%" />
<col style="width: 74%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Maximum number of outstanding reads</p></th>
<th class="head"><p>Illustration</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1</p></td>
<td><p>The following figure represents the AXI bursts when the number of outstanding reads is limited to 1.</p>
<figure class="align-center" id="rd-outstanding-1">
<img alt="../../../../../_images/rd-outstanding-1.svg" src="../../../../../_images/rd-outstanding-1.svg" /><figcaption>
<p><span class="caption-text">Outstanding reads limited to 1.</span><a class="headerlink" href="#rd-outstanding-1" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>The following figure represents the AXI bursts when the maximum number of outstanding reads is set to 2.</p>
<figure class="align-center" id="rd-outstanding-2">
<img alt="../../../../../_images/rd-outstanding-2.svg" src="../../../../../_images/rd-outstanding-2.svg" /><figcaption>
<p><span class="caption-text">Outstanding reads limited to 2.</span><a class="headerlink" href="#rd-outstanding-2" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</td>
</tr>
<tr class="row-even"><td><p>0 (not limited)</p></td>
<td><p>The following figure represents the AXI bursts when the number of outstanding reads is not limited.</p>
<figure class="align-center" id="rd-outstanding-0">
<img alt="../../../../../_images/rd-outstanding-0.svg" src="../../../../../_images/rd-outstanding-0.svg" /><figcaption>
<p><span class="caption-text">Outstanding reads not limited</span><a class="headerlink" href="#rd-outstanding-0" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="axi-id-threads">
<h2>AXI ID threads<a class="headerlink" href="#axi-id-threads" title="Permalink to this headline">¶</a></h2>
<p>The Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a> can be configured to support multiple AXI ID threads (see <a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/axi_ref_guide/latest/ug1037-vivado-axi-reference-guide.pdf">AXI reference guide (UG1037)</a>).
The maximum number of AXI ID threads supported by the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> is reported by the host application in messages <code class="docutils literal notranslate"><span class="pre">ITF_058</span></code>.</p>
<p>By default, the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> will transfer data to/from the memory using the maximum number of ID thread.
When the parameter <a class="reference internal" href="#memory-parameter-single-axi-thread"><span class="std std-ref">single_axi_thread</span></a> is set, the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> will only use a constant ID for all AXI transactions.</p>
<p>When multiple AXI ID threads are enabled, the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> will generate each consecutive AXI burst request with a different, rotating AXI ID.
For example, if the number of AXI ID threads is 4, then the AXI ID of the consecutive requests will be: 0, 1, 2, 3, 0, 1, 2, 3, 0, etc.</p>
</section>
<section id="quality-of-service-qos-rate-control">
<h2>Quality of Service (QoS) - Rate control<a class="headerlink" href="#quality-of-service-qos-rate-control" title="Permalink to this headline">¶</a></h2>
<p>Depending on the memory controller built time settings, you may notice that write and read bandwidths are not even (or balanced) during <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test.
Although it may not change the total bandwidth available, you may want to change the way write and read bandwidths are shared.
This can be achieved by using rate control, <code class="docutils literal notranslate"><span class="pre">wr/rd_rate</span></code> (see <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>).</p>
<p>By controlling individually <code class="docutils literal notranslate"><span class="pre">wr_rate</span></code> and <code class="docutils literal notranslate"><span class="pre">rd_rate</span></code>, you’ll be able to slow down (or accelerate) the quantity of write or read requests created by the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a>.
This rate control is still subject to <a class="reference internal" href="#memory-test-number-outstanding"><span class="std std-ref">Maximum number of outstanding transactions</span></a>.
So, you may need to increase or simply disable them to achieve the expected results.</p>
<p>All default settings are defined in <a class="reference internal" href="../card-definition/card-definition.html#ug-card-definition"><span class="std std-ref">Card definition</span></a>.
Changing any default settings automatically disables the check of the results against thresholds (when applicable), see <a class="reference internal" href="#bandwidth-and-latency-check-conditions"><span class="std std-ref">Bandwidth and latency check conditions</span></a>. If it’s not the desired behaviour, you’ll need to enable manually these checks in your test JSON file by using <a class="reference internal" href="#memory-parameter-check-bw"><span class="std std-ref">check_bw</span></a> or <a class="reference internal" href="#memory-parameter-check-latency"><span class="std std-ref">check_latency</span></a>.</p>
</section>
<section id="memory-test-json-members">
<span id="id7"></span><h2>Memory Test JSON Members<a class="headerlink" href="#memory-test-json-members" title="Permalink to this headline">¶</a></h2>
<section id="target-memories-on-the-card">
<h3>Target memories on the card<a class="headerlink" href="#target-memories-on-the-card" title="Permalink to this headline">¶</a></h3>
<p>Following is an example of <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test cases targeting all memories of type DDR and HBM available on the card.
Note that all memories are tested in parallel.</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;memory&quot;</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="nt">&quot;DDR&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;global_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;alternate_wr_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">      </span><span class="p">]</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="p">},</span><span class="w"></span>
<span class="w">  </span><span class="nt">&quot;HBM&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;global_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;alternate_wr_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">      </span><span class="p">]</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
</section>
<section id="target-memory-on-the-host">
<h3>Target memory on the host<a class="headerlink" href="#target-memory-on-the-host" title="Permalink to this headline">¶</a></h3>
<p>Following is an example of <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case targeting all memories of type HOST:</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;memory&quot;</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="nt">&quot;HOST&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;global_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;alternate_wr_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">      </span><span class="p">]</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>The <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case targeting memories available on the host should not be run in parallel with following test cases:</p>
<blockquote>
<div><ul class="simple">
<li><p><a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a>.</p></li>
<li><p><a class="reference internal" href="power-test-case-description.html#power-test-case-description"><span class="std std-ref">Power</span></a>.</p></li>
<li><p><a class="reference internal" href="gt-mac-test-case-description.html#gt-mac-test-case-description"><span class="std std-ref">GT MAC</span></a>.</p></li>
<li><p><a class="reference internal" href="multi-gt-prbs-test-case-description.html#multi-gt-prbs-test-case-description"><span class="std std-ref">GTF/GTYP/GTM PRBS</span></a>.</p></li>
</ul>
</div></blockquote>
</div>
</section>
<section id="single-channel-override">
<h3>Single-channel override<a class="headerlink" href="#single-channel-override" title="Permalink to this headline">¶</a></h3>
<p>For single-channel memory types, some test JSON members can be overwritten for each tag targeted by the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a> using the test JSON member <code class="docutils literal notranslate"><span class="pre">memory_tag_config</span></code>.</p>
<p>The following example shows how to run a <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case only for one (identified by memory tag <code class="docutils literal notranslate"><span class="pre">DDR[1]</span></code>) of the memories of the single-channel memory type named DDR.</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;memory&quot;</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="nt">&quot;DDR&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;global_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">      </span><span class="p">],</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;disable_memory&quot;</span><span class="p">:</span><span class="w"> </span><span class="kc">true</span><span class="w"></span>
<span class="w">    </span><span class="p">},</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;memory_tag_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;DDR[1]&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="nt">&quot;disable_memory&quot;</span><span class="p">:</span><span class="w"> </span><span class="kc">false</span><span class="w"></span>
<span class="w">      </span><span class="p">}</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
</section>
<section id="multi-channel-override">
<h3>Multi-channel override<a class="headerlink" href="#multi-channel-override" title="Permalink to this headline">¶</a></h3>
<p>For multi-channel memory types, some test JSON members can be overwritten for each channel of the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a> using the test JSON member <code class="docutils literal notranslate"><span class="pre">memory_channel_config</span></code>.</p>
<p>The following example shows how to run a <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case only for one (channel <code class="docutils literal notranslate"><span class="pre">12</span></code>) channel of the multi-channel memory type named HBM.</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;memory&quot;</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="nt">&quot;HBM&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;global_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">      </span><span class="p">],</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;disable_memory&quot;</span><span class="p">:</span><span class="w"> </span><span class="kc">true</span><span class="w"></span>
<span class="w">    </span><span class="p">},</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;memory_channel_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;12&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="nt">&quot;disable_memory&quot;</span><span class="p">:</span><span class="w"> </span><span class="kc">false</span><span class="w"></span>
<span class="w">      </span><span class="p">}</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
</section>
<section id="definition">
<h3>Definition<a class="headerlink" href="#definition" title="Permalink to this headline">¶</a></h3>
<p>In the <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case, valid test JSON members depend on the configuration of the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a> (see <a class="reference internal" href="#memory-ip-types"><span class="std std-ref">Memory xbtest hardware IP types</span></a>), which are automatically detected by <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">xbtest application software (xbtSW)</span></a> during the verify test case.
The following table shows all members available for this test case.
More details are provided for each member in the subsequent sections:</p>
<table class="docutils align-default" id="id21">
<caption><span class="caption-text">Memory test case members</span><a class="headerlink" href="#id21" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 29%" />
<col style="width: 14%" />
<col style="width: 56%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Member</p></th>
<th class="head"><p>Mandatory / Optional</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a></p></td>
<td><p>Mandatory</p></td>
<td><p>Describes the sequence of tests to perform.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#memory-parameter-check-bw"><span class="std std-ref">check_bw</span></a></p></td>
<td><p>Optional</p></td>
<td><p>Enable the check of the bandwidths. This check is by default for memories available:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>On the card</strong>: Enabled.</p></li>
<li><p><strong>On the host</strong>: Disabled.</p></li>
</ul>
</div></blockquote>
</td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-wr-bw"><span class="std std-ref">hi_thresh_alt_wr_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-rd-bw"><span class="std std-ref">hi_thresh_alt_rd_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-only-wr-bw"><span class="std std-ref">hi_thresh_only_wr_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-only-rd-bw"><span class="std std-ref">hi_thresh_only_rd_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-simul-wr-bw"><span class="std std-ref">hi_thresh_simul_wr_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-simul-rd-bw"><span class="std std-ref">hi_thresh_simul_rd_bw</span></a></p>
</td>
<td><p>Optional</p></td>
<td><p>Overwrite high threshold of write/read bandwidth (MB/s).</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-wr-bw"><span class="std std-ref">lo_thresh_alt_wr_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-rd-bw"><span class="std std-ref">lo_thresh_alt_rd_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-only-wr-bw"><span class="std std-ref">lo_thresh_only_wr_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-only-rd-bw"><span class="std std-ref">lo_thresh_only_rd_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-simul-wr-bw"><span class="std std-ref">lo_thresh_simul_wr_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-simul-rd-bw"><span class="std std-ref">lo_thresh_simul_rd_bw</span></a></p>
</td>
<td><p>Optional</p></td>
<td><p>Overwrite low threshold of the write/read bandwidth (MB/s).</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#memory-parameter-check-latency"><span class="std std-ref">check_latency</span></a></p></td>
<td><p>Optional</p></td>
<td><p>Enable the check of the latencies. This check is by default for memories available:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>On the card</strong>: Enabled.</p></li>
<li><p><strong>On the host</strong>: Disabled.</p></li>
</ul>
</div></blockquote>
</td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-wr-lat"><span class="std std-ref">hi_thresh_alt_wr_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-rd-lat"><span class="std std-ref">hi_thresh_alt_rd_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-only-wr-lat"><span class="std std-ref">hi_thresh_only_wr_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-only-rd-lat"><span class="std std-ref">hi_thresh_only_rd_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-simul-wr-lat"><span class="std std-ref">hi_thresh_simul_wr_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-simul-rd-lat"><span class="std std-ref">hi_thresh_simul_rd_lat</span></a></p>
</td>
<td><p>Optional</p></td>
<td><p>Overwrite high threshold of write/read latency (ns).</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-wr-lat"><span class="std std-ref">lo_thresh_alt_wr_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-rd-lat"><span class="std std-ref">lo_thresh_alt_rd_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-only-wr-lat"><span class="std std-ref">lo_thresh_only_wr_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-only-rd-lat"><span class="std std-ref">lo_thresh_only_rd_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-simul-wr-lat"><span class="std std-ref">lo_thresh_simul_wr_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-simul-rd-lat"><span class="std std-ref">lo_thresh_simul_rd_lat</span></a></p>
</td>
<td><p>Optional</p></td>
<td><p>Overwrite low threshold of the write/read latency (ns).</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#memory-parameter-disable-prewrite"><span class="std std-ref">disable_prewrite</span></a></p></td>
<td><p>Optional</p></td>
<td><p>Disable write of valid PRBS31 data in the memory
before any <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> or <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test.</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#memory-parameter-disable-memory"><span class="std std-ref">disable_memory</span></a></p></td>
<td><p>Optional</p></td>
<td><p>Disable memory test case.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#memory-parameter-single-axi-thread"><span class="std std-ref">single_axi_thread</span></a></p></td>
<td><p>Optional</p></td>
<td><p>Disable usage of multiple AXI ID threads.</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#memory-parameter-pattern"><span class="std std-ref">pattern</span></a></p></td>
<td><p>Optional</p></td>
<td><p>Define the data pattern transferred to/from the memory.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#memory-parameter-check-data-integrity"><span class="std std-ref">check_data_integrity</span></a></p></td>
<td><p>Optional</p></td>
<td><p>Enable the check of data integrity.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="test-sequence">
<span id="memory-parameter-test-sequence"></span><h3><code class="docutils literal notranslate"><span class="pre">test_sequence</span></code><a class="headerlink" href="#test-sequence" title="Permalink to this headline">¶</a></h3>
<p>Mandatory. Describes the sequence of tests to perform.
Tests are performed serially, and a failure in one test does not stop the sequence (the next test will be launched).
There is no limitation to the length of the test sequence.</p>
<p>This field contains a list of tests, each test being defined by an object of key–value parameters pairs: <code class="docutils literal notranslate"><span class="pre">[</span> <span class="pre">{},</span> <span class="pre">{},</span> <span class="pre">{}</span> <span class="pre">]</span></code>.</p>
<p>The following table defines the parameters supported in the Memory test sequence:</p>
<span id="memory-parameter-test-sequence-rd-start-addr"></span><span id="memory-parameter-test-sequence-wr-start-addr"></span><span id="memory-parameter-test-sequence-rd-block-size"></span><span id="memory-parameter-test-sequence-wr-block-size"></span><span id="memory-parameter-test-sequence-rd-outstanding"></span><span id="memory-parameter-test-sequence-wr-outstanding"></span><span id="memory-parameter-test-sequence-rd-burst-size"></span><span id="memory-parameter-test-sequence-wr-burst-size"></span><span id="memory-parameter-test-sequence-rd-bandwidth"></span><span id="memory-parameter-test-sequence-wr-bandwidth"></span><span id="memory-parameter-test-sequence-rd-rate"></span><span id="memory-parameter-test-sequence-wr-rate"></span><span id="memory-parameter-test-sequence-mode"></span><span id="memory-parameter-test-sequence-duration"></span><table class="docutils align-default" id="id22">
<caption><span class="caption-text">Memory test sequence parameters</span><a class="headerlink" href="#id22" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 11%" />
<col style="width: 10%" />
<col style="width: 79%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Member</p></th>
<th class="head"><p>Mandatory / Optional</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">duration</span></code></p></td>
<td><p>Mandatory</p></td>
<td><p>The duration of the test in seconds; Range [1, 2<sup>32</sup>-1].</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">mode</span></code></p></td>
<td><p>Mandatory</p></td>
<td><p>Test mode; Possible value: <code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code>, <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>, <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> and <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code>.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">wr/rd_rate</span></code> <a class="footnote-reference brackets" href="#id10" id="id8">1</a></p></td>
<td><p>Optional</p></td>
<td><p>Write/read rate in percent; Overwrites nominal rate specified in <a class="reference internal" href="../introduction/overview.html#card-definition-json-file"><span class="std std-ref">Card definition JSON file</span></a>. Range: [1, 100];</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">wr/rd_bandwidth</span></code> <a class="footnote-reference brackets" href="#id10" id="id9">1</a></p></td>
<td><p>Optional</p></td>
<td><p>Write/read bandwidth request in MBps; Based on AXI data size and AXI clock frequency, the host application will set the <code class="docutils literal notranslate"><span class="pre">wr/rd_rate</span></code> corresponding to requested bandwidth.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">wr/rd_burst_size</span></code></p></td>
<td><p>Optional</p></td>
<td><p>Write/read burst size. Overwrites nominal burst size specified in <a class="reference internal" href="../introduction/overview.html#card-definition-json-file"><span class="std std-ref">Card definition JSON file</span></a>, or defaults to its maximum when not specified. Range:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Minimum</strong>: Two times the AXI data size.</p></li>
<li><p><strong>Maximum</strong>: 4KB when the AXI data size is 512 bits, and otherwise 128 times the AXI data size.</p></li>
</ul>
</div></blockquote>
</td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">wr/rd_outstanding</span></code></p></td>
<td><p>Optional</p></td>
<td><p>Maximum number of outstanding write/read transaction; Overwrites nominal value specified in <a class="reference internal" href="../introduction/overview.html#card-definition-json-file"><span class="std std-ref">Card definition JSON file</span></a>. Range: [0, 255];
A value of 0 means the number of outstanding writes/reads is not limited.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">wr/rd_block_size</span></code></p></td>
<td><p>Optional</p></td>
<td><p>Optional write/read block size. Default value is such as the full range of memory is tested.
Range depends on <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>, memory size, <a class="reference internal" href="#memory-parameter-test-sequence-wr-start-addr"><span class="std std-ref">wr_start_addr</span></a> and <a class="reference internal" href="#memory-parameter-test-sequence-rd-start-addr"><span class="std std-ref">rd_start_addr</span></a>.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">wr/rd_start_addr</span></code></p></td>
<td><p>Optional</p></td>
<td><p>Optional write/read start address offset. Default value is such as the full range of memory is tested.
Range depends on <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>, memory size, <a class="reference internal" href="#memory-parameter-test-sequence-wr-block-size"><span class="std std-ref">wr_block_size</span></a> and <a class="reference internal" href="#memory-parameter-test-sequence-rd-block-size"><span class="std std-ref">rd_block_size</span></a>.</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<dl class="footnote brackets">
<dt class="label" id="id10"><span class="brackets">1</span><span class="fn-backref">(<a href="#id8">1</a>,<a href="#id9">2</a>)</span></dt>
<dd><p><code class="docutils literal notranslate"><span class="pre">wr/rd_rate</span></code> and <code class="docutils literal notranslate"><span class="pre">wr/rd_bandwidth</span></code> parameters cannot be combined.</p>
</dd>
</dl>
</div>
<p>For example:</p>
<blockquote>
<div><ul>
<li><p><strong>Single test</strong>:</p>
<blockquote>
<div><ul>
<li><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;alternate_wr_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_rate&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">25</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_bandwidth&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">6500</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_rate&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">20</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_rate&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">25</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_outstanding&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_outstanding&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_burst_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">2048</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">128</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">128</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">128</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
</ul>
</div></blockquote>
</li>
<li><p><strong>Multiple tests</strong>:</p>
<blockquote>
<div><ul>
<li><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">  </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;alternate_wr_rd&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">  </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">  </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
</ul>
</div></blockquote>
</li>
</ul>
</div></blockquote>
<p>The write and read memory areas, defined by <a class="reference internal" href="#memory-parameter-test-sequence-wr-start-addr"><span class="std std-ref">wr_start_addr</span></a>, <a class="reference internal" href="#memory-parameter-test-sequence-rd-start-addr"><span class="std std-ref">rd_start_addr</span></a>, <a class="reference internal" href="#memory-parameter-test-sequence-wr-block-size"><span class="std std-ref">wr_block_size</span></a> and <a class="reference internal" href="#memory-parameter-test-sequence-rd-block-size"><span class="std std-ref">rd_block_size</span></a>:</p>
<blockquote>
<div><ul>
<li><p>Must be the same when <code class="docutils literal notranslate"><span class="pre">mode</span></code> is <code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code>, such as:</p>
<blockquote>
<div><ul>
<li><p><strong>Valid</strong>:</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;alternate_wr_rd&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">256</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_start_addr&quot;</span><span class="p">:</span><span class="w">   </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">256</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><p><strong>Invalid</strong>:</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;alternate_wr_rd&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">256</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">128</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">256</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
</ul>
</div></blockquote>
</li>
<li><p>Cannot overlap when <code class="docutils literal notranslate"><span class="pre">mode</span></code> is <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code>, such as:</p>
<blockquote>
<div><ul>
<li><p><strong>Valid</strong>:</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">256</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">512</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">256</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><p><strong>Invalid</strong>:</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">256</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">128</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">256</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
</ul>
</div></blockquote>
</li>
</ul>
</div></blockquote>
<section id="override-test-sequence">
<span id="id11"></span><h4>Override <code class="docutils literal notranslate"><span class="pre">test_sequence</span></code><a class="headerlink" href="#override-test-sequence" title="Permalink to this headline">¶</a></h4>
<p>The <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a> can be overwritten for each channel of the  multi-channel Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a> or for each memory tag targeted by the single-channel Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>.</p>
<blockquote>
<div><ul class="simple">
<li><p>The number of tests in all <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a> parameters specified for a memory type must be the same.</p></li>
<li><p>The <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> of a test must be the same in all <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.</p></li>
</ul>
</div></blockquote>
<p>The following example shows how to run a <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case of the multi-channel memory type named HBM where <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is set to:</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">only_rd</span></code>, then <code class="docutils literal notranslate"><span class="pre">only_wr</span></code> for channel <code class="docutils literal notranslate"><span class="pre">1</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">only_wr</span></code>, then <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> for all other channels.</p></li>
</ul>
</div></blockquote>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;memory&quot;</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="nt">&quot;HBM&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;global_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">15</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">25</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">      </span><span class="p">]</span><span class="w"></span>
<span class="w">    </span><span class="p">},</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;memory_channel_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;1&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">          </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">15</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">          </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">25</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">        </span><span class="p">]</span><span class="w"></span>
<span class="w">      </span><span class="p">}</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
<p>The following example shows how to run a <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case of the multi-channel memory type named HBM where <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is set to:</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">only_wr</span></code> only for channel <code class="docutils literal notranslate"><span class="pre">DDR[2]</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">only_wr</span></code>, then <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> for all other DDR memory banks.</p></li>
</ul>
</div></blockquote>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;memory&quot;</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="nt">&quot;DDR&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;global_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">1</span><span class="p">,</span><span class="w">  </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">15</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">      </span><span class="p">]</span><span class="w"></span>
<span class="w">    </span><span class="p">},</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;memory_tag_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;DDR[2]&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">          </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">1</span><span class="p">,</span><span class="w">  </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">          </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">15</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">        </span><span class="p">]</span><span class="w"></span>
<span class="w">      </span><span class="p">}</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
</section>
</section>
<section id="check-bw">
<span id="memory-parameter-check-bw"></span><h3><code class="docutils literal notranslate"><span class="pre">check_bw</span></code><a class="headerlink" href="#check-bw" title="Permalink to this headline">¶</a></h3>
<p>Optional;
Type           : boolean;
Possible values: <code class="docutils literal notranslate"><span class="pre">true</span></code> or <code class="docutils literal notranslate"><span class="pre">false</span></code>;
Default        : for memories available:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>On the card</strong>: <code class="docutils literal notranslate"><span class="pre">true</span></code>.</p></li>
<li><p><strong>On the host</strong>: <code class="docutils literal notranslate"><span class="pre">false</span></code>.</p></li>
</ul>
</div></blockquote>
<p>By setting this member to <code class="docutils literal notranslate"><span class="pre">false</span></code>, no average bandwidth measurement will be compared against defined thresholds.
When set to <code class="docutils literal notranslate"><span class="pre">true</span></code>, average bandwidth measurements will be checked even if the test parameters are not nominal (see <a class="reference internal" href="#bandwidth-and-latency-check-conditions"><span class="std std-ref">Bandwidth and latency check conditions</span></a>).</p>
<p>Default bandwidth limits are defined in <a class="reference internal" href="../card-definition/card-definition.html#ug-card-definition"><span class="std std-ref">Card definition</span></a> and are displayed at the beginning of the tests.</p>
<p>The bandwidth limits can be overwritten using the following parameters:</p>
<blockquote>
<div><ul class="simple">
<li><p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-only-simul-wr-rd-bw"><span class="std std-ref">hi_thresh_alt_wr_bw, hi_thresh_alt_rd_bw, hi_thresh_only_wr_bw, hi_thresh_only_rd_bw, hi_thresh_simul_wr_bw, hi_thresh_simul_rd_bw</span></a>.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-only-simul-wr-rd-bw"><span class="std std-ref">lo_thresh_alt_wr_bw, lo_thresh_alt_rd_bw, lo_thresh_only_wr_bw, lo_thresh_only_rd_bw, lo_thresh_simul_wr_bw, lo_thresh_simul_rd_bw</span></a>.</p></li>
</ul>
</div></blockquote>
</section>
<section id="hi-thresh-alt-wr-bw-hi-thresh-alt-rd-bw-hi-thresh-only-wr-bw-hi-thresh-only-rd-bw-hi-thresh-simul-wr-bw-hi-thresh-simul-rd-bw">
<span id="memory-parameter-hi-thresh-simul-rd-bw"></span><span id="memory-parameter-hi-thresh-simul-wr-bw"></span><span id="memory-parameter-hi-thresh-only-rd-bw"></span><span id="memory-parameter-hi-thresh-only-wr-bw"></span><span id="memory-parameter-hi-thresh-alt-rd-bw"></span><span id="memory-parameter-hi-thresh-alt-wr-bw"></span><span id="memory-parameter-hi-thresh-alt-only-simul-wr-rd-bw"></span><h3><code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_rd_bw</span></code><a class="headerlink" href="#hi-thresh-alt-wr-bw-hi-thresh-alt-rd-bw-hi-thresh-only-wr-bw-hi-thresh-only-rd-bw-hi-thresh-simul-wr-bw-hi-thresh-simul-rd-bw" title="Permalink to this headline">¶</a></h3>
<p>Optional;
Type   : integer;
Range  : [1, 2<sup>32</sup>-1];
Default: specified in the <a class="reference internal" href="../card-definition/card-definition.html#ug-card-definition"><span class="std std-ref">Card definition</span></a>.</p>
<p>Overwrite high threshold of the average write/read bandwidth (MB/s) specified in <a class="reference internal" href="../card-definition/card-definition.html#ug-card-definition"><span class="std std-ref">Card definition</span></a>.</p>
<p>After all bandwidth measurements made during the test <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> are complete, if the measured average bandwidth is greater than this threshold, the test fails.</p>
<p>The following table gives the write and read bandwidth high thresholds based on <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>:</p>
<table class="docutils align-default" id="id23">
<caption><span class="caption-text">Bandwidth high thresholds</span><a class="headerlink" href="#id23" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 27%" />
<col style="width: 36%" />
<col style="width: 36%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Test mode</p></th>
<th class="head"><p>Write BW threshold</p></th>
<th class="head"><p>Read BW threshold</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-wr-bw"><span class="std std-ref">hi_thresh_alt_wr_bw</span></a></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-rd-bw"><span class="std std-ref">hi_thresh_alt_rd_bw</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">only_wr</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-only-wr-bw"><span class="std std-ref">hi_thresh_only_wr_bw</span></a></p></td>
<td><p>n/a</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">only_rd</span></code></p></td>
<td><p>n/a</p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-only-rd-bw"><span class="std std-ref">hi_thresh_only_rd_bw</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-simul-wr-bw"><span class="std std-ref">hi_thresh_simul_wr_bw</span></a></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-simul-rd-bw"><span class="std std-ref">hi_thresh_simul_rd_bw</span></a></p></td>
</tr>
</tbody>
</table>
</section>
<section id="lo-thresh-alt-wr-bw-lo-thresh-alt-rd-bw-lo-thresh-only-wr-bw-lo-thresh-only-rd-bw-lo-thresh-simul-wr-bw-lo-thresh-simul-rd-bw">
<span id="memory-parameter-lo-thresh-simul-rd-bw"></span><span id="memory-parameter-lo-thresh-simul-wr-bw"></span><span id="memory-parameter-lo-thresh-only-rd-bw"></span><span id="memory-parameter-lo-thresh-only-wr-bw"></span><span id="memory-parameter-lo-thresh-alt-rd-bw"></span><span id="memory-parameter-lo-thresh-alt-wr-bw"></span><span id="memory-parameter-lo-thresh-alt-only-simul-wr-rd-bw"></span><h3><code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_rd_bw</span></code><a class="headerlink" href="#lo-thresh-alt-wr-bw-lo-thresh-alt-rd-bw-lo-thresh-only-wr-bw-lo-thresh-only-rd-bw-lo-thresh-simul-wr-bw-lo-thresh-simul-rd-bw" title="Permalink to this headline">¶</a></h3>
<p>Optional;
Type   : integer;
Range  : [1, 2<sup>32</sup>-1];
Default: specified in the <a class="reference internal" href="../card-definition/card-definition.html#ug-card-definition"><span class="std std-ref">Card definition</span></a>.</p>
<p>Overwrite low threshold of the average write/read bandwidth (MB/s) specified in <a class="reference internal" href="../card-definition/card-definition.html#ug-card-definition"><span class="std std-ref">Card definition</span></a>.</p>
<p>After all bandwidth measurements made during the test <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> are complete, if the measured average bandwidth is lower than this threshold, the test fails.</p>
<p>Low threshold must be lower than high threshold. The following table gives the write and read bandwidth low thresholds based on <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>:</p>
<table class="docutils align-default" id="id24">
<caption><span class="caption-text">Bandwidth low thresholds</span><a class="headerlink" href="#id24" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 27%" />
<col style="width: 36%" />
<col style="width: 36%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Test mode</p></th>
<th class="head"><p>Write BW threshold</p></th>
<th class="head"><p>Read BW threshold</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-wr-bw"><span class="std std-ref">lo_thresh_alt_wr_bw</span></a></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-rd-bw"><span class="std std-ref">lo_thresh_alt_rd_bw</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">only_wr</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-only-wr-bw"><span class="std std-ref">lo_thresh_only_wr_bw</span></a></p></td>
<td><p>n/a</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">only_rd</span></code></p></td>
<td><p>n/a</p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-only-rd-bw"><span class="std std-ref">lo_thresh_only_rd_bw</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-simul-wr-bw"><span class="std std-ref">lo_thresh_simul_wr_bw</span></a></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-simul-rd-bw"><span class="std std-ref">lo_thresh_simul_rd_bw</span></a></p></td>
</tr>
</tbody>
</table>
</section>
<section id="check-latency">
<span id="memory-parameter-check-latency"></span><h3><code class="docutils literal notranslate"><span class="pre">check_latency</span></code><a class="headerlink" href="#check-latency" title="Permalink to this headline">¶</a></h3>
<p>Optional;
Type           : boolean;
Possible values: <code class="docutils literal notranslate"><span class="pre">true</span></code> or <code class="docutils literal notranslate"><span class="pre">false</span></code>;
Default        : for memories available:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>On the card</strong>: <code class="docutils literal notranslate"><span class="pre">true</span></code>.</p></li>
<li><p><strong>On the host</strong>: <code class="docutils literal notranslate"><span class="pre">false</span></code>.</p></li>
</ul>
</div></blockquote>
<p>By setting this member to <code class="docutils literal notranslate"><span class="pre">false</span></code>, no latency measurement (read or write) is checked against pass/failed criteria.
When set to <code class="docutils literal notranslate"><span class="pre">true</span></code>, average latency measurements will be checked even if the test parameters are not nominal (see <a class="reference internal" href="#bandwidth-and-latency-check-conditions"><span class="std std-ref">Bandwidth and latency check conditions</span></a>).</p>
<p>Default latency limits are defined in <a class="reference internal" href="../card-definition/card-definition.html#ug-card-definition"><span class="std std-ref">Card definition</span></a> and are displayed at the beginning of the tests.</p>
<p>The latency limits can be overwritten using the following parameters:</p>
<blockquote>
<div><ul class="simple">
<li><p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-only-simul-wr-rd-lat"><span class="std std-ref">hi_thresh_alt_wr_lat, hi_thresh_alt_rd_lat, hi_thresh_only_wr_lat, hi_thresh_only_rd_lat, hi_thresh_simul_wr_lat, hi_thresh_simul_rd_lat</span></a>.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-only-simul-wr-rd-lat"><span class="std std-ref">lo_thresh_alt_wr_lat, lo_thresh_alt_rd_lat, lo_thresh_only_wr_lat, lo_thresh_only_rd_lat, lo_thresh_simul_wr_lat, lo_thresh_simul_rd_lat</span></a>.</p></li>
</ul>
</div></blockquote>
</section>
<section id="hi-thresh-alt-wr-lat-hi-thresh-alt-rd-lat-hi-thresh-only-wr-lat-hi-thresh-only-rd-lat-hi-thresh-simul-wr-lat-hi-thresh-simul-rd-lat">
<span id="memory-parameter-hi-thresh-simul-rd-lat"></span><span id="memory-parameter-hi-thresh-simul-wr-lat"></span><span id="memory-parameter-hi-thresh-only-rd-lat"></span><span id="memory-parameter-hi-thresh-only-wr-lat"></span><span id="memory-parameter-hi-thresh-alt-rd-lat"></span><span id="memory-parameter-hi-thresh-alt-wr-lat"></span><span id="memory-parameter-hi-thresh-alt-only-simul-wr-rd-lat"></span><h3><code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_rd_lat</span></code><a class="headerlink" href="#hi-thresh-alt-wr-lat-hi-thresh-alt-rd-lat-hi-thresh-only-wr-lat-hi-thresh-only-rd-lat-hi-thresh-simul-wr-lat-hi-thresh-simul-rd-lat" title="Permalink to this headline">¶</a></h3>
<p>Optional;
Type   : integer;
Range  : [1, 2<sup>32</sup>-1];
Default: specified in the <a class="reference internal" href="../card-definition/card-definition.html#ug-card-definition"><span class="std std-ref">Card definition</span></a>.</p>
<p>Overwrite high threshold of the average write/read latency (ns) specified in <a class="reference internal" href="../card-definition/card-definition.html#ug-card-definition"><span class="std std-ref">Card definition</span></a>.</p>
<p>After all latency measurements made during the test <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> are complete, if the measured average latency is greater than this threshold, the test fails.</p>
<p>The following table gives the write and read latency high thresholds based on <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>:</p>
<table class="docutils align-default" id="id25">
<caption><span class="caption-text">Latency high thresholds</span><a class="headerlink" href="#id25" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 27%" />
<col style="width: 37%" />
<col style="width: 37%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Test mode</p></th>
<th class="head"><p>Write latency threshold</p></th>
<th class="head"><p>Read latency threshold</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-wr-lat"><span class="std std-ref">hi_thresh_alt_wr_lat</span></a></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-rd-lat"><span class="std std-ref">hi_thresh_alt_rd_lat</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">only_wr</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-only-wr-lat"><span class="std std-ref">hi_thresh_only_wr_lat</span></a></p></td>
<td><p>n/a</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">only_rd</span></code></p></td>
<td><p>n/a</p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-only-rd-lat"><span class="std std-ref">hi_thresh_only_rd_lat</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-simul-wr-lat"><span class="std std-ref">hi_thresh_simul_wr_lat</span></a></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-simul-rd-lat"><span class="std std-ref">hi_thresh_simul_rd_lat</span></a></p></td>
</tr>
</tbody>
</table>
</section>
<section id="lo-thresh-alt-wr-lat-lo-thresh-alt-rd-lat-lo-thresh-only-wr-lat-lo-thresh-only-rd-lat-lo-thresh-simul-wr-lat-lo-thresh-simul-rd-lat">
<span id="memory-parameter-lo-thresh-simul-rd-lat"></span><span id="memory-parameter-lo-thresh-simul-wr-lat"></span><span id="memory-parameter-lo-thresh-only-rd-lat"></span><span id="memory-parameter-lo-thresh-only-wr-lat"></span><span id="memory-parameter-lo-thresh-alt-rd-lat"></span><span id="memory-parameter-lo-thresh-alt-wr-lat"></span><span id="memory-parameter-lo-thresh-alt-only-simul-wr-rd-lat"></span><h3><code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_rd_lat</span></code><a class="headerlink" href="#lo-thresh-alt-wr-lat-lo-thresh-alt-rd-lat-lo-thresh-only-wr-lat-lo-thresh-only-rd-lat-lo-thresh-simul-wr-lat-lo-thresh-simul-rd-lat" title="Permalink to this headline">¶</a></h3>
<p>Optional;
Type   : integer;
Range  : [1, 2<sup>32</sup>-1];
Default: specified in the <a class="reference internal" href="../card-definition/card-definition.html#ug-card-definition"><span class="std std-ref">Card definition</span></a>.</p>
<p>Overwrite low threshold of the average write/read latency (ns) specified in <a class="reference internal" href="../card-definition/card-definition.html#ug-card-definition"><span class="std std-ref">Card definition</span></a>.</p>
<p>After all latency measurements made during the test <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> are complete, if the measured average latency is lower than this threshold, the test fails.</p>
<p>Low threshold must be lower than high threshold.</p>
<p>The following table gives the write and read latency high thresholds based on <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>:</p>
<table class="docutils align-default" id="id26">
<caption><span class="caption-text">Latency low thresholds</span><a class="headerlink" href="#id26" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 27%" />
<col style="width: 37%" />
<col style="width: 37%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Test mode</p></th>
<th class="head"><p>Write latency threshold</p></th>
<th class="head"><p>Read latency threshold</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-wr-lat"><span class="std std-ref">lo_thresh_alt_wr_lat</span></a></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-rd-lat"><span class="std std-ref">lo_thresh_alt_rd_lat</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">only_wr</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-only-wr-lat"><span class="std std-ref">lo_thresh_only_wr_lat</span></a></p></td>
<td><p>n/a</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">only_rd</span></code></p></td>
<td><p>n/a</p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-only-rd-lat"><span class="std std-ref">lo_thresh_only_rd_lat</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-simul-wr-lat"><span class="std std-ref">lo_thresh_simul_wr_lat</span></a></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-simul-rd-lat"><span class="std std-ref">lo_thresh_simul_rd_lat</span></a></p></td>
</tr>
</tbody>
</table>
</section>
<section id="disable-prewrite">
<span id="memory-parameter-disable-prewrite"></span><h3><code class="docutils literal notranslate"><span class="pre">disable_prewrite</span></code><a class="headerlink" href="#disable-prewrite" title="Permalink to this headline">¶</a></h3>
<p>Optional;
Type           : boolean;
Possible values: <code class="docutils literal notranslate"><span class="pre">true</span></code> or <code class="docutils literal notranslate"><span class="pre">false</span></code>;
Default        : <code class="docutils literal notranslate"><span class="pre">false</span></code>.</p>
<blockquote>
<div><ul class="simple">
<li><p>When set to <code class="docutils literal notranslate"><span class="pre">false</span></code>, xbtest loads a valid PRBS31 data sequence in the memory before any <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> or <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test.</p></li>
<li><p>When set to <code class="docutils literal notranslate"><span class="pre">true</span></code>, this is disabled.
The presence of valid PRBS data in the memory can be managed manually within your <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>, defining at least one <code class="docutils literal notranslate"><span class="pre">only_wr</span></code> test prior to the first <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> or <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test.</p></li>
</ul>
</div></blockquote>
</section>
<section id="disable-memory">
<span id="memory-parameter-disable-memory"></span><h3><code class="docutils literal notranslate"><span class="pre">disable_memory</span></code><a class="headerlink" href="#disable-memory" title="Permalink to this headline">¶</a></h3>
<p>Optional;
Type           : boolean;
Possible values: <code class="docutils literal notranslate"><span class="pre">true</span></code> or <code class="docutils literal notranslate"><span class="pre">false</span></code>;
Default        : <code class="docutils literal notranslate"><span class="pre">false</span></code>.</p>
<p>By default, for all Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a>, all channels are enabled and the associated memory is checked.</p>
</section>
<section id="single-axi-thread">
<span id="memory-parameter-single-axi-thread"></span><h3><code class="docutils literal notranslate"><span class="pre">single_axi_thread</span></code><a class="headerlink" href="#single-axi-thread" title="Permalink to this headline">¶</a></h3>
<p>Optional;
Type           : boolean;
Possible values: <code class="docutils literal notranslate"><span class="pre">true</span></code> or <code class="docutils literal notranslate"><span class="pre">false</span></code>;
Default        : <code class="docutils literal notranslate"><span class="pre">false</span></code>.</p>
<p>By default, for all Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a>, the maximum number of ID threads supported is used to transfer data from/to the memory.</p>
<blockquote>
<div><ul class="simple">
<li><p>When set to <code class="docutils literal notranslate"><span class="pre">true</span></code>, the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> use the same constant ID (set to 0) for all AXI transactions.</p></li>
</ul>
</div></blockquote>
<p>This parameter is supported only if the memory type supports multiple AXI ID threads.</p>
</section>
<section id="pattern">
<span id="memory-parameter-pattern"></span><h3><code class="docutils literal notranslate"><span class="pre">pattern</span></code><a class="headerlink" href="#pattern" title="Permalink to this headline">¶</a></h3>
<p>Optional;
Type: Object.</p>
<p>The data pattern transferred to/from the memory is defined using the parameters <a class="reference internal" href="#memory-parameter-pattern-control"><span class="std std-ref">control</span></a> and <a class="reference internal" href="#memory-parameter-pattern-patterns"><span class="std std-ref">patterns</span></a> defined below.</p>
<p>The following example shows how to run a 30-second write only test for memory type named DDR with pattern alternating between <code class="docutils literal notranslate"><span class="pre">0xFFFFFFFF</span></code> and <code class="docutils literal notranslate"><span class="pre">0x00000000</span></code>.</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;memory&quot;</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="nt">&quot;DDR&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;global_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w">  </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">      </span><span class="p">],</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;pattern&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="nt">&quot;control&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;alternate&quot;</span><span class="p">,</span><span class="w"></span>
<span class="w">        </span><span class="nt">&quot;patterns&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="s2">&quot;0xFFFFFFFF&quot;</span><span class="p">,</span><span class="w"> </span><span class="s2">&quot;0x00000000&quot;</span><span class="p">]</span><span class="w"></span>
<span class="w">      </span><span class="p">}</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
<section id="control">
<span id="memory-parameter-pattern-control"></span><h4><code class="docutils literal notranslate"><span class="pre">control</span></code><a class="headerlink" href="#control" title="Permalink to this headline">¶</a></h4>
<p>Optional;
Type           : string;
Possible values: <code class="docutils literal notranslate"><span class="pre">prbs</span></code>, <code class="docutils literal notranslate"><span class="pre">fixed</span></code> or <code class="docutils literal notranslate"><span class="pre">alternate</span></code>;
Default        : <code class="docutils literal notranslate"><span class="pre">prbs</span></code>.</p>
<p>This parameter allows to change the type of data pattern transferred to/from the memory:</p>
<blockquote>
<div><ul class="simple">
<li><p>When set to <code class="docutils literal notranslate"><span class="pre">prbs</span></code>, the pattern is a PRBS31. Data integrity is checked.</p></li>
<li><p>When set to <code class="docutils literal notranslate"><span class="pre">fixed</span></code>, the data is constant. Data integrity is not checked.</p></li>
<li><p>When set to <code class="docutils literal notranslate"><span class="pre">alternate</span></code>, the data alternates between two values for each AXI beat. Data integrity is not checked.</p></li>
</ul>
</div></blockquote>
</section>
<section id="patterns">
<span id="memory-parameter-pattern-patterns"></span><h4><code class="docutils literal notranslate"><span class="pre">patterns</span></code><a class="headerlink" href="#patterns" title="Permalink to this headline">¶</a></h4>
<p>Optional;
Type           : List of string;
Default        : <code class="docutils literal notranslate"><span class="pre">[&quot;0xCAFECAFE&quot;,</span> <span class="pre">&quot;0xF00DF00D&quot;]</span></code>.</p>
<p>This parameter allows to change the values of data pattern transferred to/from the memory for:</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">fixed</span></code> mode: only one value must be provided.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">alternate</span></code> mode: two values must be provided.</p></li>
</ul>
</div></blockquote>
<p>The pattern values in the list represent 32-bit hexadecimal values and must be provided with following format:</p>
<blockquote>
<div><ul class="simple">
<li><p>Start wit <code class="docutils literal notranslate"><span class="pre">0x</span></code>.</p></li>
<li><p>Followed by 1 to 8 hexadecimal digits.</p></li>
</ul>
</div></blockquote>
<p>For example, provided value <code class="docutils literal notranslate"><span class="pre">0xAB</span></code> corresponds to 32-bit value <code class="docutils literal notranslate"><span class="pre">0x000000AB</span></code>.</p>
<p>The write data of the AXI beat is set by repeating the 32-bit value. For example, when a pattern value is set to <code class="docutils literal notranslate"><span class="pre">0x12345678</span></code>, then <code class="docutils literal notranslate"><span class="pre">WDATA</span></code> is set to <code class="docutils literal notranslate"><span class="pre">0x1234567812345678...12345678</span></code>.</p>
</section>
</section>
<section id="check-data-integrity">
<span id="memory-parameter-check-data-integrity"></span><h3><code class="docutils literal notranslate"><span class="pre">check_data_integrity</span></code><a class="headerlink" href="#check-data-integrity" title="Permalink to this headline">¶</a></h3>
<p>Optional;
Type           : boolean;
Possible values: <code class="docutils literal notranslate"><span class="pre">true</span></code> or <code class="docutils literal notranslate"><span class="pre">false</span></code>;
Default        : <code class="docutils literal notranslate"><span class="pre">true</span></code>.</p>
<p>By setting this member to <code class="docutils literal notranslate"><span class="pre">false</span></code>, the host application will not check that the data read from the memory by the memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a> matches the data written to the memory.
When set to <code class="docutils literal notranslate"><span class="pre">true</span></code>, the data integrity is checked.</p>
<p>The data integrity is:</p>
<blockquote>
<div><ul class="simple">
<li><p>Not checked when pattern <a class="reference internal" href="#memory-parameter-pattern-control"><span class="std std-ref">control</span></a> is set to <code class="docutils literal notranslate"><span class="pre">fixed</span></code> or <code class="docutils literal notranslate"><span class="pre">alternate</span></code>.</p></li>
<li><p>Not applicable when the test sequence <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is set to <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>.</p></li>
</ul>
</div></blockquote>
</section>
</section>
<section id="output-files">
<h2>Output files<a class="headerlink" href="#output-files" title="Permalink to this headline">¶</a></h2>
<p>All memory measurements are stored in output CSV files which are generated in xbtest logging directory.
The values are stored in CSV type format with one column for each information type.</p>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>If the command line option <a class="reference internal" href="../usage/command-line-options.html#cmdoption-L"><code class="xref std std-option docutils literal notranslate"><span class="pre">-L</span></code></a> is used while calling <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">xbtest application software (xbtSW)</span></a>, no output file is generated.</p>
</div>
<p>In the <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case, different CSV files are used to store all <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case results:</p>
<table class="docutils align-default" id="id27">
<caption><span class="caption-text">memory test case output files</span><a class="headerlink" href="#id27" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 17%" />
<col style="width: 47%" />
<col style="width: 37%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Output file</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Naming convention</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="reference internal" href="#results-csv-output-files"><span class="std std-ref">Results CSV output files</span></a></p></td>
<td><p>Configuration and results for each test of the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.</p>
<p>These files are named with <code class="docutils literal notranslate"><span class="pre">_detail.csv</span></code> suffix.</p>
</td>
<td rowspan="2"><p>Files are named with a prefix the following convention:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Single-channel</strong>: <code class="docutils literal notranslate"><span class="pre">memory_&lt;tag&gt;</span></code>.</p></li>
<li><p><strong>Multi-channel</strong>: <code class="docutils literal notranslate"><span class="pre">memory_&lt;tag&gt;_ch_&lt;channel&gt;</span></code>.</p></li>
</ul>
</div></blockquote>
<p>Where:</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">&lt;tag&gt;</span></code> is the formatted tag of the memory targeted by the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>
(lower case letters, numbers, square brackets or underscores are used).</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">&lt;channel&gt;</span></code> is the index of the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a> channel.</p></li>
</ul>
</div></blockquote>
<p>In addition, for multi-channel memory types, another prefix is used:
<code class="docutils literal notranslate"><span class="pre">memory_&lt;type&gt;_combined</span></code>, where <code class="docutils literal notranslate"><span class="pre">&lt;type&gt;</span></code> is the name of the memory type.</p>
<p>These files contain the combined results for all channels of the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Bandwidth</strong>: Sum of the BW of each channel.</p></li>
<li><p><strong>Latency</strong>: Average of the latency of each channel.</p></li>
</ul>
</div></blockquote>
</td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#detail-csv-output-files"><span class="std std-ref">Detail CSV output files</span></a></p></td>
<td><p>All intermediate bandwidth and latency results computed every second.</p>
<p>These files are named with <code class="docutils literal notranslate"><span class="pre">_detail.csv</span></code> suffix.</p>
</td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mc-summary-csv-output-files"><span class="std std-ref">Multi-channel Summary CSV output files</span></a></p></td>
<td><p>Contains the configuration and the results for each channels of the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>
grouped to allow easier comparison of results between each channel.</p>
<p>These files are generated for <strong>multi-channel</strong> memory types only.</p>
</td>
<td><p>Files are named <code class="docutils literal notranslate"><span class="pre">memory_&lt;type&gt;_mc_summary.csv</span></code>
where <code class="docutils literal notranslate"><span class="pre">&lt;type&gt;</span></code> is the name of memory type.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#power-csv-output-files"><span class="std std-ref">Power CSV output files</span></a></p></td>
<td><p>Contains the configuration and all power measurements.</p></td>
<td><p>Files are named:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Single-channel</strong>: <code class="docutils literal notranslate"><span class="pre">memory_&lt;type&gt;_&lt;tag&gt;_power.csv</span></code>.</p></li>
<li><p><strong>Multi-channel</strong>: <code class="docutils literal notranslate"><span class="pre">memory_&lt;type&gt;_power.csv</span></code>.</p></li>
</ul>
</div></blockquote>
<p>Where:</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">&lt;type&gt;</span></code> is the name of memory type.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">&lt;tag&gt;</span></code> is the formatted tag of the memory targeted by the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>
(lower case letters, numbers, square brackets or underscores are used).</p></li>
</ul>
</div></blockquote>
</td>
</tr>
</tbody>
</table>
<p>For example, depending on the memory type supported by xbtest for targeted <a class="reference external" href="https://pages.gitenterprise.xilinx.com/XBB/AVED/amd_v80_gen5x8_exdes_2_20240408/index.html">Alveo Versal Example Design (AVED)</a>, the generated output CSV files are:</p>
<blockquote>
<div><ul>
<li><p>One single-channel memory type named DDR with 2 Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a> (one connected to <code class="docutils literal notranslate"><span class="pre">DDR[0]</span></code> and the other one to <code class="docutils literal notranslate"><span class="pre">DDR[1]</span></code>):</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">memory_ddr[0]_detail.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_ddr[0]_result.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_ddr[1]_detail.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_ddr[1]_result.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_DDR_ddr[0]_power.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_DDR_ddr[1]_power.csv</span></code>.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>One multi-channel memory type named HBM with a 16-channel Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a> (channel 0 connected to <code class="docutils literal notranslate"><span class="pre">HBM[0:1]</span></code>, channel 1 to <code class="docutils literal notranslate"><span class="pre">HBM[2:3]</span></code>, … and channel 15 to <code class="docutils literal notranslate"><span class="pre">HBM[30:31]</span></code> ):</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">memory_hbm[0_1]_ch_0_detail.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_hbm[0_1]_ch_0_result.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_hbm[2_3]_ch_1_detail.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_hbm[2_3]_ch_1_result.csv</span></code>.</p></li>
<li><p>…</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_hbm[30_31]_ch_15_detail.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_hbm[30_31]_ch_15_result.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_HBM_combined_detail.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_HBM_combined_result.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_HBM_mc_summary.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_HBM_power.csv</span></code>.</p></li>
</ul>
</div></blockquote>
</li>
</ul>
</div></blockquote>
<section id="results-csv-output-files">
<span id="id12"></span><h3>Results CSV output files<a class="headerlink" href="#results-csv-output-files" title="Permalink to this headline">¶</a></h3>
<p>For each test of the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>, a new row containing the test configuration and results computed is present in this file.
All columns present in the file are defined as:</p>
<blockquote>
<div><ul>
<li><p><strong>Test</strong>: Index of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.
Index of first test is 1.</p></li>
<li><p><strong>duration (s)</strong>: Duration of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.</p></li>
<li><p><strong>test mode</strong>: <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.</p></li>
<li><p><strong>data integrity</strong>: Overall data integrity result: set to <code class="docutils literal notranslate"><span class="pre">KO</span></code> if data integrity error was detected, otherwise set to <code class="docutils literal notranslate"><span class="pre">OK</span></code> when no error detected. Data integrity status can also be <code class="docutils literal notranslate"><span class="pre">Not</span> <span class="pre">Checked</span></code> or <code class="docutils literal notranslate"><span class="pre">n/a</span></code>.</p></li>
<li><p><strong>average total write+read BW (MBps)</strong>: Sum of <strong>average write BW (MBps)</strong> and <strong>average read BW (MBps)</strong>.</p></li>
<li><p><strong>write configuration</strong>: This group contains the following columns.
These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_rd</span></code>.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>write rate (%)</strong>: Rate used for writing the memory.</p></li>
<li><p><strong>write bandwidth (MBps)</strong>: Requested bandwidth used for writing the memory.</p></li>
<li><p><strong>write start address offset (MB)</strong>: Starting address of the memory to be written.</p></li>
<li><p><strong>write end address offset (MB)</strong>: Ending address of the memory to be written.</p></li>
<li><p><strong>write burst size (Bytes)</strong>: Size of each bursts to be written in the memory.</p></li>
<li><p><strong>write block size (MB)</strong>: Size of the block to be written in the memory.</p></li>
<li><p><strong>maximum number of outstanding writes</strong>: Limit of outstanding write transactions.</p></li>
<li><p><strong>AXI write data size (Bytes)</strong>: Size of an AXI beat in a burst.</p></li>
<li><p><strong>number of write transfers per burst</strong>: Quantity of AXI beats per burst for write direction.</p></li>
<li><p><strong>total number of write bursts per block</strong>: Quantity of bursts per block for write direction.</p></li>
<li><p><strong>total number of write transfers per block</strong>: Quantity of AXI beats to write the memory based on <strong>write block size (MB)</strong> and <strong>AXI write data size (Bytes)</strong>.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>write results</strong>: This group contains the following columns.
These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_rd</span></code>.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>average write BW (MBps)</strong>: Average write BW (MB/s).</p></li>
<li><p><strong>average number of write bursts per second</strong>: Average quantity of bursts written in the memory every second.</p></li>
<li><p><strong>average write burst latency (ns)</strong>: Average latency for writing a burst.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>read configuration</strong>: Same columns as <strong>write configuration</strong> group but for read direction.
These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>.</p></li>
<li><p><strong>read results</strong>: Same columns as <strong>write results</strong> group but for read direction.
These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>.</p></li>
</ul>
</div></blockquote>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When you <a class="reference internal" href="#override-test-sequence"><span class="std std-ref">Override test_sequence</span></a>, then for multi-channel memory types in the output CSV file with prefix <code class="docutils literal notranslate"><span class="pre">memory_&lt;type&gt;_combined</span></code> (where <code class="docutils literal notranslate"><span class="pre">&lt;type&gt;</span></code> is the name of the memory type):</p>
<blockquote>
<div><ul class="simple">
<li><p>The configuration parameters are set to <code class="docutils literal notranslate"><span class="pre">OVR</span></code>. The parameters used for each channel are available in their own output CSV file.</p></li>
<li><p>The combined BW and latency measurements depend on which channels are writing and/or reading from/to the memory.</p></li>
</ul>
</div></blockquote>
</div>
</section>
<section id="detail-csv-output-files">
<span id="id13"></span><h3>Detail CSV output files<a class="headerlink" href="#detail-csv-output-files" title="Permalink to this headline">¶</a></h3>
<p>This file contains all intermediate bandwidths computed every second, based on information retrieved from the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a>.
There is one line of result for every second of each test of the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.
All columns present in the file are defined as:</p>
<blockquote>
<div><ul>
<li><p><strong>Global time (s)</strong>: Global elapsed time since <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">xbtest application software (xbtSW)</span></a>  execution started.</p></li>
<li><p><strong>Test</strong>: Index of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>. Index of first test is 1.</p></li>
<li><p><strong>test mode</strong>: <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.</p></li>
<li><p><strong>Measurement ID</strong>: Measurement identifier. ID of first measurement is 0.</p></li>
<li><p><strong>data integrity results</strong>: This group contains the following columns. These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>. Data integrity status can also be <code class="docutils literal notranslate"><span class="pre">Not</span> <span class="pre">Checked</span></code>.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>live data integrity</strong>: Live data integrity result: set to <code class="docutils literal notranslate"><span class="pre">KO</span></code> when data integrity error is detected, otherwise set to <code class="docutils literal notranslate"><span class="pre">OK</span></code> when no error detected.</p></li>
<li><p><strong>data integrity</strong>: Overall data integrity result: set to <code class="docutils literal notranslate"><span class="pre">KO</span></code> as soon as data integrity error is detected, otherwise set to <code class="docutils literal notranslate"><span class="pre">OK</span></code> when no error detected.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>write+read BW</strong>: This group contains the following columns.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>live total write+read BW (MBps)</strong>: Sum of <strong>live write BW (MBps)</strong> and <strong>live read BW (MBps)</strong>.</p></li>
<li><p><strong>average total write+read BW (MBps)</strong>: Sum of <strong>average write BW (MBps)</strong> and <strong>average read BW (MBps)</strong>.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>write results</strong>: This group contains the following groups.
These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_rd</span></code>.</p>
<blockquote>
<div><ul>
<li><p><strong>write BW</strong>: This group contains the following columns.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>live write BW (MBps)</strong>: Current live measurement of write BW measurement.</p></li>
<li><p><strong>average write BW (MBps)</strong>: Current average value of write BW measurements.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>number of write bursts</strong>: This group contains the following columns.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>live number of write bursts per second</strong>: Current live number of write bursts per second performed by the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>.</p></li>
<li><p><strong>average number of write bursts per second</strong>: Current average number of write bursts per second performed by the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>write burst latency</strong>: This group contains the following columns.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>live average write burst latency (ns)</strong>: Current live measurement of average write burst latency.</p></li>
<li><p><strong>average write burst latency (ns)</strong>: Current average value of average write burst latency measurements.</p></li>
</ul>
</div></blockquote>
</li>
</ul>
</div></blockquote>
</li>
<li><p><strong>read results</strong>: Same columns as <strong>write results</strong> group but for read direction. These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>.</p></li>
<li><p><strong>Timestamp</strong>: Timestamp read from Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtIP</span></a>. Counter incrementing by 1 every second.</p></li>
</ul>
</div></blockquote>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The live values are for internal use only of <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">xbtest application software (xbtSW)</span></a>.</p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When you <a class="reference internal" href="#override-test-sequence"><span class="std std-ref">Override test_sequence</span></a>, then for multi-channel memory types in the output CSV file with prefix <code class="docutils literal notranslate"><span class="pre">memory_&lt;type&gt;_combined</span></code> (where <code class="docutils literal notranslate"><span class="pre">&lt;type&gt;</span></code> is the name of the memory type):</p>
<blockquote>
<div><ul class="simple">
<li><p>The configuration parameters are set to <code class="docutils literal notranslate"><span class="pre">OVR</span></code>. The parameters used for each channel are available in their own output CSV file.</p></li>
<li><p>The combined BW and latency measurements depend on which channels are writing and/or reading from/to the memory.</p></li>
</ul>
</div></blockquote>
</div>
</section>
<section id="multi-channel-summary-csv-output-files">
<span id="mc-summary-csv-output-files"></span><h3>Multi-channel Summary CSV output files<a class="headerlink" href="#multi-channel-summary-csv-output-files" title="Permalink to this headline">¶</a></h3>
<p>For each test of the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>, a new row containing the test configuration and results computed is present in this file.
All columns present in the file are defined as:</p>
<blockquote>
<div><ul>
<li><p><strong>Test</strong>: Index of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.
Index of first test is 1.</p></li>
<li><p><strong>duration (s)</strong>: Duration of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.</p></li>
<li><p><strong>test mode</strong>: <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.</p></li>
<li><p><strong>write configuration</strong>: This group contains the following columns.
These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_rd</span></code>.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>write rate (%)</strong>: Rate used for writing the memory.</p></li>
<li><p><strong>write bandwidth (MBps)</strong>: Requested bandwidth used for writing the memory.</p></li>
<li><p><strong>write start address offset (MB)</strong>: Starting address of the memory to be written.</p></li>
<li><p><strong>write burst size (Bytes)</strong>: Size of each bursts to be written in the memory.</p></li>
<li><p><strong>write block size (MB)</strong>: Size of the block to be written in the memory.</p></li>
<li><p><strong>maximum number of outstanding writes</strong>: Limit of outstanding write transactions.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>read configuration</strong>: Same columns as <strong>write configuration</strong> group but for read direction.
These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>.</p></li>
<li><p><strong>Combined results</strong>: This group contains the following columns.
These columns for write and for read results are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> and <code class="docutils literal notranslate"><span class="pre">only_wr</span></code> respectively.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Combined average write BW (MBps)</strong>: Average write BW (MB/s).</p></li>
<li><p><strong>Combined average read BW (MBps)</strong>: Average read BW (MB/s).</p></li>
<li><p><strong>Combined average write burst latency (ns)</strong>: Average latency for writing a burst.</p></li>
<li><p><strong>Combined average read burst latency (ns)</strong>: Average latency for reading a burst.</p></li>
<li><p><strong>Combined data integrity</strong>: Overall data integrity result: set to <code class="docutils literal notranslate"><span class="pre">KO</span></code> as soon as data integrity error is detected, otherwise set to <code class="docutils literal notranslate"><span class="pre">OK</span></code> when no error detected. Data integrity status can also be <code class="docutils literal notranslate"><span class="pre">Not</span> <span class="pre">Checked</span></code> or <code class="docutils literal notranslate"><span class="pre">n/a</span></code>.</p></li>
<li><p><strong>Combined average total write+read BW (MBps)</strong>: Sum of <strong>average write BW (MBps)</strong> and <strong>average read BW (MBps)</strong>.</p></li>
</ul>
</div></blockquote>
</li>
</ul>
</div></blockquote>
<p>Then, one column is present per channel <code class="docutils literal notranslate"><span class="pre">&lt;i&gt;</span></code>, for each of the following groups:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Ch</strong> <code class="docutils literal notranslate"><span class="pre">&lt;i&gt;</span></code> <strong>average write BW (MBps)</strong>: Average write BW (MB/s)</p></li>
<li><p><strong>Ch</strong> <code class="docutils literal notranslate"><span class="pre">&lt;i&gt;</span></code> <strong>average read BW (MBps)</strong>: Average read BW (MB/s).</p></li>
<li><p><strong>Ch</strong> <code class="docutils literal notranslate"><span class="pre">&lt;i&gt;</span></code> <strong>average write burst latency (ns)</strong>: Average latency for writing a burst.</p></li>
<li><p><strong>Ch</strong> <code class="docutils literal notranslate"><span class="pre">&lt;i&gt;</span></code> <strong>average read burst latency (ns)</strong>: Average latency for reading a burst.</p></li>
</ul>
</div></blockquote>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When you <a class="reference internal" href="#override-test-sequence"><span class="std std-ref">Override test_sequence</span></a>, then in this output CSV file:</p>
<blockquote>
<div><ul class="simple">
<li><p>The configuration parameters are set to <code class="docutils literal notranslate"><span class="pre">OVR</span></code>. The parameters used for each channel are available in their own output CSV file.</p></li>
<li><p>The combined BW and latency measurements depend on which channels are writing and/or reading from/to the memory.</p></li>
</ul>
</div></blockquote>
</div>
</section>
<section id="power-csv-output-files">
<span id="id14"></span><h3>Power CSV output files<a class="headerlink" href="#power-csv-output-files" title="Permalink to this headline">¶</a></h3>
<p>In this file, the test configuration and all power measurements are stored.
A new line is written in this file every time the Memory <a class="reference internal" href="../introduction/overview.html#hardware-overview"><span class="std std-ref">xbtest hardware IP (xbtIP)</span></a> status are available.
At a minimum, the following values are recorded:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Global time (s)</strong>: Global elapsed time since <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">xbtest application software (xbtSW)</span></a>  execution started.</p></li>
<li><p><strong>Test</strong>: Index of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.
Index of first test is 1.</p></li>
<li><p><strong>test mode</strong>: Mode of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.</p></li>
<li><p><strong>Measurement ID</strong>: Measurement identifier. ID of first measurement is 0.</p></li>
<li><p><strong>write rate (%)</strong>: Rate used for writing the memory.</p></li>
<li><p><strong>read rate (%)</strong>: Rate used for reading the memory.</p></li>
<li><p><strong>Measurement valid</strong>: Set to <code class="docutils literal notranslate"><span class="pre">OK</span></code> if <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">xbtest application software (xbtSW)</span></a>  was able to successfully gets power and temperature measurements via the <a class="reference external" href="https://pages.gitenterprise.xilinx.com/XBB/AVED/amd_v80_gen5x8_exdes_2_20240408/AMI%2B-%2BAPI%2BDescription.html">AVED Management Interface (AMI) APIs</a>, otherwise set to <code class="docutils literal notranslate"><span class="pre">KO</span></code>.</p></li>
<li><p><strong>Thermal measurements</strong>: Group of one or more columns recording measurements and status for each thermal sensor source monitored by xbtest.</p></li>
<li><p><strong>Electrical measurements</strong>: Group of one or more columns recording detailed measurements and status for each electrical sensor source monitored by xbtest.</p></li>
</ul>
</div></blockquote>
<p>See <a class="reference internal" href="../tasks/device-management-task-description.html#sensor-source-definition"><span class="std std-ref">Sensor source definition</span></a> for more information on the sensor sources monitored by xbtest.</p>
</section>
</section>
</section>


           </div>
          </div>
          
				  
				  <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="dma-test-case-description.html" class="btn btn-neutral float-left" title="DMA test case description" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="power-test-case-description.html" class="btn btn-neutral float-right" title="Power test case description" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Advanced Micro Devices Inc.</p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>