module excess_3_to_bcd(input[3:0] e,output [3:0] b);
not(b[0],e[0]);
xor(b[1],e[1],e[0]);
wire w1,w2,w3;
and(w1,e[0],e[1]);
xnor(b[2],w1,e[2]);
and(w2,e[0],e[1],e[3]);
and(w3,e[2],e[3]);
or(b[0],w2,w3);
endmodule


