{"vcs1":{"timestamp_begin":1700290434.490718451, "rt":10.27, "ut":9.03, "st":0.58}}
{"vcselab":{"timestamp_begin":1700290444.827283277, "rt":1.25, "ut":0.30, "st":0.16}}
{"link":{"timestamp_begin":1700290446.145872425, "rt":0.44, "ut":0.21, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700290433.985732701}
{"VCS_COMP_START_TIME": 1700290433.985732701}
{"VCS_COMP_END_TIME": 1700290455.163979892}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 369644}}
{"stitch_vcselab": {"peak_mem": 239972}}
