$date
	Mon Nov 29 22:45:31 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CPU_testbench $end
$var wire 32 ! writedata [31:0] $end
$var wire 1 " write $end
$var wire 3 # state [2:0] $end
$var wire 32 $ register_v0 [31:0] $end
$var wire 32 % readdata [31:0] $end
$var wire 1 & read $end
$var wire 4 ' byteenable [3:0] $end
$var wire 32 ( address [31:0] $end
$var wire 1 ) active $end
$var reg 1 * clk $end
$var reg 1 + reset $end
$var reg 1 , waitrequest $end
$scope module datapath $end
$var wire 1 * clk $end
$var wire 1 - pc_ctl $end
$var wire 32 . register_v0 [31:0] $end
$var wire 1 + reset $end
$var wire 1 , waitrequest $end
$var wire 32 / writedata [31:0] $end
$var wire 1 0 zero $end
$var wire 1 " write $end
$var wire 1 1 unsign $end
$var wire 3 2 state [2:0] $end
$var wire 32 3 readdata2 [31:0] $end
$var wire 32 4 readdata1 [31:0] $end
$var wire 32 5 readdata [31:0] $end
$var wire 5 6 readR2 [4:0] $end
$var wire 5 7 readR1 [4:0] $end
$var wire 1 & read $end
$var wire 32 8 pc_in [31:0] $end
$var wire 6 9 instr31_26 [5:0] $end
$var wire 5 : instr25_21 [4:0] $end
$var wire 5 ; instr20_16 [4:0] $end
$var wire 5 < instr15_11 [4:0] $end
$var wire 16 = instr15_0 [15:0] $end
$var wire 5 > instr10_6 [4:0] $end
$var wire 32 ? full_instr [31:0] $end
$var wire 1 @ fixed_shift $end
$var wire 32 A address [31:0] $end
$var wire 5 B Regmux2to1 [4:0] $end
$var wire 32 C RegWritemux2to1 [31:0] $end
$var wire 1 D RegWrite $end
$var wire 1 E RegDst $end
$var wire 1 F PCWriteCond $end
$var wire 1 G PCWrite $end
$var wire 2 H PCSource [1:0] $end
$var wire 32 I PC [31:0] $end
$var wire 1 J MemtoReg $end
$var wire 32 K LO [31:0] $end
$var wire 1 L IorD $end
$var wire 1 M IRWrite $end
$var wire 32 N HI [31:0] $end
$var wire 32 O Decodemux2to1 [31:0] $end
$var wire 4 P ALUctl [3:0] $end
$var wire 32 Q ALU_result [31:0] $end
$var wire 64 R ALU_MULTorDIV_result [63:0] $end
$var wire 2 S ALUSrcB [1:0] $end
$var wire 1 T ALUSrcA $end
$var wire 32 U ALUB [31:0] $end
$var wire 32 V ALUAmux2to1 [31:0] $end
$var reg 32 W ALUOut [31:0] $end
$var reg 1 ) active $end
$var reg 4 X byteenable [3:0] $end
$var reg 32 Y regA [31:0] $end
$var reg 32 Z regB [31:0] $end
$var reg 1 [ stall $end
$scope module ALU $end
$var wire 32 \ a [31:0] $end
$var wire 5 ] instr10_6 [4:0] $end
$var wire 1 0 zero $end
$var wire 1 1 unsign $end
$var wire 1 @ fixed_shift $end
$var wire 32 ^ b [31:0] $end
$var wire 33 _ B_unsign [32:0] $end
$var wire 33 ` A_unsign [32:0] $end
$var wire 4 a ALUOperation [3:0] $end
$var reg 64 b ALU_MULTorDIV_result [63:0] $end
$var reg 32 c ALU_result [31:0] $end
$var reg 66 d ALU_temp_MULTorDIV_result [65:0] $end
$var reg 33 e ALU_temp_result [32:0] $end
$var reg 32 f quotient [31:0] $end
$var reg 33 g quotient_unsign [32:0] $end
$var reg 32 h remainder [31:0] $end
$var reg 33 i remainder_unsign [32:0] $end
$upscope $end
$scope module ALUmux4to1 $end
$var wire 6 j opcode [5:0] $end
$var wire 32 k register_b [31:0] $end
$var wire 16 l immediate [15:0] $end
$var wire 2 m ALUSrcB [1:0] $end
$var reg 32 n ALUB [31:0] $end
$var reg 32 o shift_2 [31:0] $end
$var reg 32 p sign_extended [31:0] $end
$upscope $end
$scope module HI_LO_Control $end
$var wire 64 q ALU_MULTorDIV_result [63:0] $end
$var wire 1 * clk $end
$var wire 6 r func_code [5:0] $end
$var wire 6 s opcode [5:0] $end
$var wire 32 t regA [31:0] $end
$var wire 1 + reset $end
$var wire 3 u state [2:0] $end
$var wire 6 v final_code [5:0] $end
$var reg 32 w HI [31:0] $end
$var reg 32 x LO [31:0] $end
$upscope $end
$scope module IR $end
$var wire 1 * clk $end
$var wire 1 + reset $end
$var wire 32 y memdata [31:0] $end
$var wire 1 M IRWrite $end
$var reg 16 z instr15_0 [15:0] $end
$var reg 5 { instr20_16 [4:0] $end
$var reg 5 | instr25_21 [4:0] $end
$var reg 6 } instr31_26 [5:0] $end
$upscope $end
$scope module control $end
$var wire 6 ~ func_code [5:0] $end
$var wire 6 !" opcode [5:0] $end
$var wire 3 "" state [2:0] $end
$var reg 1 T ALUSrcA $end
$var reg 2 #" ALUSrcB [1:0] $end
$var reg 4 $" ALUctl [3:0] $end
$var reg 1 M IRWrite $end
$var reg 1 L IorD $end
$var reg 1 & MemRead $end
$var reg 1 " MemWrite $end
$var reg 1 J MemtoReg $end
$var reg 2 %" PCSource [1:0] $end
$var reg 1 G PCWrite $end
$var reg 1 F PCWriteCond $end
$var reg 1 E RegDst $end
$var reg 1 D RegWrite $end
$var reg 4 &" byteenable [3:0] $end
$var reg 1 @ fixed_shift $end
$var reg 1 1 unsign $end
$upscope $end
$scope module pc1 $end
$var wire 1 * clk $end
$var wire 1 - pcctl $end
$var wire 1 + reset $end
$var wire 32 '" pc_prev [31:0] $end
$var reg 32 (" pc_new [31:0] $end
$upscope $end
$scope module pcmux $end
$var wire 32 )" ALUOut [31:0] $end
$var wire 32 *" ALU_result [31:0] $end
$var wire 2 +" PCSource [1:0] $end
$var wire 32 ," PC_in [31:0] $end
$var wire 16 -" instr15_0 [15:0] $end
$var wire 5 ." instr20_16 [4:0] $end
$var wire 5 /" instr25_21 [4:0] $end
$var reg 32 0" Jump_address [31:0] $end
$var reg 32 1" PC_out [31:0] $end
$upscope $end
$scope module regfile $end
$var wire 1 D RegWrite $end
$var wire 1 * clk $end
$var wire 5 2" readR1 [4:0] $end
$var wire 5 3" readR2 [4:0] $end
$var wire 32 4" readdata1 [31:0] $end
$var wire 32 5" readdata2 [31:0] $end
$var wire 1 + reset $end
$var wire 5 6" writeR [4:0] $end
$var wire 32 7" writedata [31:0] $end
$scope begin $unm_blk_86 $end
$var integer 32 8" i [31:0] $end
$upscope $end
$upscope $end
$scope module stm $end
$var wire 1 * clk $end
$var wire 1 + reset $end
$var wire 1 [ stall $end
$var reg 3 9" state [2:0] $end
$upscope $end
$upscope $end
$scope module ram $end
$var wire 32 :" address [31:0] $end
$var wire 4 ;" byteenable [3:0] $end
$var wire 1 * clk $end
$var wire 1 & read $end
$var wire 1 " write $end
$var wire 32 <" writedata [31:0] $end
$var reg 32 =" readdata [31:0] $end
$scope begin $unm_blk_90 $end
$var integer 32 >" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000000000 >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx00 0"
bx /"
bx ."
bx -"
bx ,"
b0 +"
bx *"
bx )"
bx ("
bx '"
bx &"
b0 %"
b0 $"
b0 #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx00 o
bx n
b0 m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
b0 a
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx `
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx _
bx ^
bx ]
bx \
x[
bx Z
bx Y
bx X
bx W
bx V
bx U
1T
b0 S
bx R
bx Q
b0 P
bx O
bx N
0M
0L
bx K
0J
bx I
b0 H
0G
0F
0E
0D
bx C
bx B
bx A
0@
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
01
x0
bx /
bx .
0-
x,
0+
0*
x)
bx (
bx '
0&
bx %
bx $
bx #
0"
bx !
$end
#10
1*
#20
1+
0*
#30
b0 B
b0 6"
b0 v
b100 8
b100 '"
b100 1"
b100 Q
b100 c
b100 *"
b0 !"
b0 ~
b0 j
b0 4
b0 4"
b0 7
b0 2"
b0 3
b0 k
b0 5"
b0 6
b0 3"
b0 s
b0 r
b0 /"
b0 ."
b0 -"
1-
b0 C
b0 7"
b0 `
b0 V
b0 \
b100 _
b100 U
b100 ^
b100 n
b0 o
b0 p
b0 0"
b0 (
b0 A
b0 :"
b0 O
1&
1G
b1 S
b1 m
b1 #"
0T
b0 $
b0 .
b0 W
b0 )"
b0 !
b0 /
b0 <"
b0 Z
b0 Y
b0 t
b0 N
b0 w
b0 K
b0 x
b0 =
b0 l
b0 z
b0 ;
b0 {
b0 :
b0 |
b0 ?
b0 9
b0 }
b0 I
b0 ("
b0 ,"
b0 #
b0 2
b0 u
b0 ""
b0 9"
b100000 8"
1*
#40
0+
0*
#50
b1 B
b1 6"
b100011 v
b100 8
b100 '"
b100 1"
b1000000000000100000 0"
b100011 !"
b1000 ~
b100011 j
b1 6
b1 3"
b100011 s
b1000 r
b1 ."
b1000 -"
0-
b0 _
b0 U
b0 ^
b0 n
b100 Q
b100 c
b100 *"
b10001100000000010000000000001000 O
1M
0&
0G
b10 S
b10 m
b10 #"
0T
b100 `
b100 V
b100 \
b100 (
b100 A
b100 :"
b100 C
b100 7"
b0 >
b0 ]
b0 <
b1 #
b1 2
b1 u
b1 ""
b1 9"
b100 I
b100 ("
b100 ,"
b100 $
b100 .
b100 W
b100 )"
b10001100000000010000000000001000 %
b10001100000000010000000000001000 5
b10001100000000010000000000001000 y
b10001100000000010000000000001000 ="
1*
#60
0*
#70
b100000 8
b100000 '"
b100000 1"
b100000 Q
b100000 c
b100000 *"
b0 `
b0 V
b0 \
b100000 _
b100000 U
b100000 ^
b100000 n
b100000 o
b1000 p
0M
b11 S
b11 m
b11 #"
1T
b1000 =
b1000 l
b1000 z
b1 ;
b1 {
b10001100000000010000000000001000 ?
b100011 9
b100011 }
b10 #
b10 2
b10 u
b10 ""
b10 9"
1*
#80
0*
#90
b0 8
b0 '"
b0 1"
b0 Q
b0 c
b0 *"
b100000 (
b100000 A
b100000 :"
b0 _
b0 U
b0 ^
b0 n
1&
1L
b0 S
b0 m
b0 #"
b100000 C
b100000 7"
b11 #
b11 2
b11 u
b11 ""
b11 9"
b100000 $
b100000 .
b100000 W
b100000 )"
1*
#100
0*
#110
b10 >
b10 ]
b100 (
b100 A
b100 :"
b10000001 C
b10000001 7"
1J
1D
0&
0L
b10000001 %
b10000001 5
b10000001 y
b10000001 ="
b0 $
b0 .
b0 W
b0 )"
b100 #
b100 2
b100 u
b100 ""
b100 9"
1*
#120
0*
#130
b1000 8
b1000 '"
b1000 1"
b1000 Q
b1000 c
b1000 *"
1-
b100 `
b100 V
b100 \
b0 C
b0 7"
b100 _
b100 U
b100 ^
b100 n
1&
1G
b1 S
b1 m
b1 #"
0T
0J
0D
b10000001 3
b10000001 k
b10000001 5"
b0 #
b0 2
b0 u
b0 ""
b0 9"
1*
#140
0*
#150
b10 B
b10 6"
b10000 8
b10000 '"
b10000 1"
b10000000000000100100 0"
b10000 Q
b10000 c
b10000 *"
b1001 ~
b0 3
b0 k
b0 5"
b10 6
b10 3"
b1001 r
b10 ."
b1001 -"
0-
b1000 _
b1000 U
b1000 ^
b1000 n
b0 >
b0 ]
b1000 C
b1000 7"
b1000 `
b1000 V
b1000 \
b1000 (
b1000 A
b1000 :"
b10001100000000100000000000001001 O
1M
0&
0G
b10 S
b10 m
b10 #"
0T
b10001100000000100000000000001001 %
b10001100000000100000000000001001 5
b10001100000000100000000000001001 y
b10001100000000100000000000001001 ="
b1000 $
b1000 .
b1000 W
b1000 )"
b10000001 !
b10000001 /
b10000001 <"
b10000001 Z
b1000 I
b1000 ("
b1000 ,"
b1 #
b1 2
b1 u
b1 ""
b1 9"
1*
#160
0*
#170
b100100 8
b100100 '"
b100100 1"
b0 `
b0 V
b0 \
b100100 Q
b100100 c
b100100 *"
0M
b11 S
b11 m
b11 #"
1T
b100100 _
b100100 U
b100100 ^
b100100 n
b100100 o
b1001 p
b10000 C
b10000 7"
b10 #
b10 2
b10 u
b10 ""
b10 9"
b1001 =
b1001 l
b1001 z
b10001100000000100000000000001001 ?
b10 ;
b10 {
b10000 $
b10000 .
b10000 W
b10000 )"
b0 !
b0 /
b0 <"
b0 Z
1*
#180
0*
#190
b0 8
b0 '"
b0 1"
b0 Q
b0 c
b0 *"
b100100 (
b100100 A
b100100 :"
b0 _
b0 U
b0 ^
b0 n
b100100 C
b100100 7"
1&
1L
b0 S
b0 m
b0 #"
b100100 $
b100100 .
b100100 W
b100100 )"
b11 #
b11 2
b11 u
b11 ""
b11 9"
1*
#200
0*
#210
1J
1D
0&
0L
b1000 (
b1000 A
b1000 :"
b10110101 C
b10110101 7"
b10 >
b10 ]
b100 #
b100 2
b100 u
b100 ""
b100 9"
b0 $
b0 .
b0 W
b0 )"
b10110101 %
b10110101 5
b10110101 y
b10110101 ="
1*
#220
0*
#230
b1100 8
b1100 '"
b1100 1"
b1100 Q
b1100 c
b1100 *"
1-
b1000 `
b1000 V
b1000 \
b0 C
b0 7"
b100 _
b100 U
b100 ^
b100 n
1&
1G
b1 S
b1 m
b1 #"
0T
0J
0D
b10110101 3
b10110101 k
b10110101 5"
b0 #
b0 2
b0 u
b0 ""
b0 9"
1*
#240
0*
#250
b100100 v
b10101 8
b10101 '"
b10101 1"
b100010000110000010010000 0"
b0 !"
b100100 ~
b0 j
b10000001 4
b10000001 4"
b1 7
b1 2"
b0 s
b100100 r
b1 /"
b1100000100100 -"
0-
b1001 _
b1001 U
b1001 ^
b1001 n
b10101 Q
b10101 c
b10101 *"
b1000100001100000100100 O
1M
0&
0G
b10 S
b10 m
b10 #"
0T
b1100 `
b1100 V
b1100 \
b1100 (
b1100 A
b1100 :"
b1100 C
b1100 7"
b0 >
b0 ]
b11 <
b1 #
b1 2
b1 u
b1 ""
b1 9"
b1100 I
b1100 ("
b1100 ,"
b1100 $
b1100 .
b1100 W
b1100 )"
b10110101 !
b10110101 /
b10110101 <"
b10110101 Z
b1000100001100000100100 %
b1000100001100000100100 5
b1000100001100000100100 y
b1000100001100000100100 ="
1*
#260
0*
#270
b10000001 8
b10000001 '"
b10000001 1"
b10000001 Q
b10000001 c
b10000001 *"
b10000001 `
b10000001 V
b10000001 \
b10101 C
b10101 7"
b10110101 _
b10110101 U
b10110101 ^
b10110101 n
b110000010010000 o
b1100000100100 p
b1 P
b1 a
b1 $"
0M
b0 S
b0 m
b0 #"
1T
b10101 $
b10101 .
b10101 W
b10101 )"
b10000001 Y
b10000001 t
b1100000100100 =
b1100000100100 l
b1100000100100 z
b1 :
b1 |
b1000100001100000100100 ?
b0 9
b0 }
b10 #
b10 2
b10 u
b10 ""
b10 9"
1*
#280
0*
#290
b100110110 8
b100110110 '"
b100110110 1"
b11 B
b11 6"
b100110110 Q
b100110110 c
b100110110 *"
1E
1D
b0 P
b0 a
b0 $"
b10000001 C
b10000001 7"
b11 #
b11 2
b11 u
b11 ""
b11 9"
b10000001 $
b10000001 .
b10000001 W
b10000001 )"
1*
#300
0*
#310
b10 B
b10 6"
b100110110 C
b100110110 7"
0D
0E
b100110110 $
b100110110 .
b100110110 W
b100110110 )"
b100 #
b100 2
b100 u
b100 ""
b100 9"
1*
#320
0*
#330
b10000 8
b10000 '"
b10000 1"
b10000 Q
b10000 c
b10000 *"
1-
b100 _
b100 U
b100 ^
b100 n
b1100 `
b1100 V
b1100 \
1&
1G
b1 S
b1 m
b1 #"
0T
b0 #
b0 2
b0 u
b0 ""
b0 9"
1*
#340
0*
#350
b100101 v
b1100000110100 8
b1100000110100 '"
b1100000110100 1"
b100010000110000010010100 0"
b1100000110100 Q
b1100000110100 c
b1100000110100 *"
b100101 ~
b100101 r
b1100000100101 -"
0-
b1100000100100 _
b1100000100100 U
b1100000100100 ^
b1100000100100 n
b10000 C
b10000 7"
b10000 `
b10000 V
b10000 \
b10000 (
b10000 A
b10000 :"
b1000100001100000100101 O
1M
0&
0G
b10 S
b10 m
b10 #"
0T
b1000100001100000100101 %
b1000100001100000100101 5
b1000100001100000100101 y
b1000100001100000100101 ="
b10000 $
b10000 .
b10000 W
b10000 )"
b10000 I
b10000 ("
b10000 ,"
b1 #
b1 2
b1 u
b1 ""
b1 9"
1*
#360
0*
#370
b10110101 8
b10110101 '"
b10110101 1"
b10000001 `
b10000001 V
b10000001 \
b10110101 Q
b10110101 c
b10110101 *"
b1001 P
b1001 a
b1001 $"
0M
b0 S
b0 m
b0 #"
1T
b10110101 _
b10110101 U
b10110101 ^
b10110101 n
b110000010010100 o
b1100000100101 p
b1100000110100 C
b1100000110100 7"
b10 #
b10 2
b10 u
b10 ""
b10 9"
b1000100001100000100101 ?
b1100000100101 =
b1100000100101 l
b1100000100101 z
b1100000110100 $
b1100000110100 .
b1100000110100 W
b1100000110100 )"
1*
#380
0*
#390
b100110110 8
b100110110 '"
b100110110 1"
b11 B
b11 6"
b100110110 Q
b100110110 c
b100110110 *"
b10110101 C
b10110101 7"
1E
1D
b0 P
b0 a
b0 $"
b10110101 $
b10110101 .
b10110101 W
b10110101 )"
b11 #
b11 2
b11 u
b11 ""
b11 9"
1*
#400
0*
#410
b10 B
b10 6"
0D
0E
b100110110 C
b100110110 7"
b100 #
b100 2
b100 u
b100 ""
b100 9"
b100110110 $
b100110110 .
b100110110 W
b100110110 )"
1*
#420
0*
#430
b10100 8
b10100 '"
b10100 1"
b10100 Q
b10100 c
b10100 *"
1-
b100 _
b100 U
b100 ^
b100 n
b10000 `
b10000 V
b10000 \
1&
1G
b1 S
b1 m
b1 #"
0T
b0 #
b0 2
b0 u
b0 ""
b0 9"
1*
#440
0*
#450
b100110 v
b1100000111001 8
b1100000111001 '"
b1100000111001 1"
b100010000110000010011000 0"
b100110 ~
b100110 r
b1100000100110 -"
0-
b1100000100101 _
b1100000100101 U
b1100000100101 ^
b1100000100101 n
b1100000111001 Q
b1100000111001 c
b1100000111001 *"
b1000100001100000100110 O
1M
0&
0G
b10 S
b10 m
b10 #"
0T
b10100 `
b10100 V
b10100 \
b10100 (
b10100 A
b10100 :"
b10100 C
b10100 7"
b1 #
b1 2
b1 u
b1 ""
b1 9"
b10100 I
b10100 ("
b10100 ,"
b10100 $
b10100 .
b10100 W
b10100 )"
b1000100001100000100110 %
b1000100001100000100110 5
b1000100001100000100110 y
b1000100001100000100110 ="
1*
#460
0*
#470
b110100 8
b110100 '"
b110100 1"
b110100 Q
b110100 c
b110100 *"
b10000001 `
b10000001 V
b10000001 \
b1100000111001 C
b1100000111001 7"
b10110101 _
b10110101 U
b10110101 ^
b10110101 n
b110000010011000 o
b1100000100110 p
b1010 P
b1010 a
b1010 $"
0M
b0 S
b0 m
b0 #"
1T
b1100000111001 $
b1100000111001 .
b1100000111001 W
b1100000111001 )"
b1000100001100000100110 ?
b1100000100110 =
b1100000100110 l
b1100000100110 z
b10 #
b10 2
b10 u
b10 ""
b10 9"
1*
#480
0*
#490
b100110110 8
b100110110 '"
b100110110 1"
b11 B
b11 6"
b100110110 Q
b100110110 c
b100110110 *"
1E
1D
b0 P
b0 a
b0 $"
b110100 C
b110100 7"
b11 #
b11 2
b11 u
b11 ""
b11 9"
b110100 $
b110100 .
b110100 W
b110100 )"
1*
#500
0*
#510
b10 B
b10 6"
b100110110 C
b100110110 7"
0D
0E
b100110110 $
b100110110 .
b100110110 W
b100110110 )"
b100 #
b100 2
b100 u
b100 ""
b100 9"
1*
#520
0*
#530
b11000 8
b11000 '"
b11000 1"
b11000 Q
b11000 c
b11000 *"
1-
b100 _
b100 U
b100 ^
b100 n
b10100 `
b10100 V
b10100 \
1&
1G
b1 S
b1 m
b1 #"
0T
b0 #
b0 2
b0 u
b0 ""
b0 9"
1*
#540
0*
#550
b11 B
b11 6"
b1100 v
b1100000111110 8
b1100000111110 '"
b1100000111110 1"
b100011000000001010010100 0"
b1100000111110 Q
b1100000111110 c
b1100000111110 *"
b1100 !"
b100101 ~
b1100 j
b110100 3
b110100 k
b110100 5"
b11 6
b11 3"
b1100 s
b100101 r
b11 ."
b10100101 -"
0-
b1100000100110 _
b1100000100110 U
b1100000100110 ^
b1100000100110 n
b10 >
b10 ]
b0 <
b11000 C
b11000 7"
b11000 `
b11000 V
b11000 \
b11000 (
b11000 A
b11000 :"
b110000001000110000000010100101 O
1M
0&
0G
b10 S
b10 m
b10 #"
0T
b110000001000110000000010100101 %
b110000001000110000000010100101 5
b110000001000110000000010100101 y
b110000001000110000000010100101 ="
b11000 $
b11000 .
b11000 W
b11000 )"
b11000 I
b11000 ("
b11000 ,"
b1 #
b1 2
b1 u
b1 ""
b1 9"
1*
#560
0*
#570
b10000001 8
b10000001 '"
b10000001 1"
b10000001 `
b10000001 V
b10000001 \
b10000001 Q
b10000001 c
b10000001 *"
b1 P
b1 a
b1 $"
0M
b10 S
b10 m
b10 #"
1T
b10100101 _
b10100101 U
b10100101 ^
b10100101 n
b1010010100 o
b10100101 p
b1100000111110 C
b1100000111110 7"
b10 #
b10 2
b10 u
b10 ""
b10 9"
b10100101 =
b10100101 l
b10100101 z
b11 ;
b11 {
b110000001000110000000010100101 ?
b1100 9
b1100 }
b1100000111110 $
b1100000111110 .
b1100000111110 W
b1100000111110 )"
b110100 !
b110100 /
b110100 <"
b110100 Z
1*
#580
0*
#590
b10110101 8
b10110101 '"
b10110101 1"
b10110101 Q
b10110101 c
b10110101 *"
b110100 _
b110100 U
b110100 ^
b110100 n
b10000001 C
b10000001 7"
1D
b0 P
b0 a
b0 $"
b0 S
b0 m
b0 #"
b10000001 $
b10000001 .
b10000001 W
b10000001 )"
b11 #
b11 2
b11 u
b11 ""
b11 9"
1*
#600
0*
#610
b100000010 8
b100000010 '"
b100000010 1"
b100000010 Q
b100000010 c
b100000010 *"
b10000001 _
b10000001 U
b10000001 ^
b10000001 n
0D
b10110101 C
b10110101 7"
b10000001 3
b10000001 k
b10000001 5"
b100 #
b100 2
b100 u
b100 ""
b100 9"
b10110101 $
b10110101 .
b10110101 W
b10110101 )"
1*
#620
0*
#630
b11100 8
b11100 '"
b11100 1"
b11100 Q
b11100 c
b11100 *"
1-
b100 _
b100 U
b100 ^
b100 n
b11000 `
b11000 V
b11000 \
b100000010 C
b100000010 7"
1&
1G
b1 S
b1 m
b1 #"
0T
b100000010 $
b100000010 .
b100000010 W
b100000010 )"
b10000001 !
b10000001 /
b10000001 <"
b10000001 Z
b0 #
b0 2
b0 u
b0 ""
b0 9"
1*
#640
0*
#650
b1101 v
b11000001 8
b11000001 '"
b11000001 1"
b1101 !"
b1101 j
b1101 s
0-
b10100101 _
b10100101 U
b10100101 ^
b10100101 n
b11000001 Q
b11000001 c
b11000001 *"
b110100001000110000000010100101 O
1M
0&
0G
b10 S
b10 m
b10 #"
0T
b11100 `
b11100 V
b11100 \
b11100 (
b11100 A
b11100 :"
b11100 C
b11100 7"
b1 #
b1 2
b1 u
b1 ""
b1 9"
b11100 I
b11100 ("
b11100 ,"
b11100 $
b11100 .
b11100 W
b11100 )"
b110100001000110000000010100101 %
b110100001000110000000010100101 5
b110100001000110000000010100101 y
b110100001000110000000010100101 ="
1*
#660
0*
#670
b10100101 8
b10100101 '"
b10100101 1"
b10100101 Q
b10100101 c
b10100101 *"
b10000001 `
b10000001 V
b10000001 \
b11000001 C
b11000001 7"
b1001 P
b1001 a
b1001 $"
0M
b10 S
b10 m
b10 #"
1T
b11000001 $
b11000001 .
b11000001 W
b11000001 )"
b110100001000110000000010100101 ?
b1101 9
b1101 }
b10 #
b10 2
b10 u
b10 ""
b10 9"
1*
#680
0*
#690
b100000010 8
b100000010 '"
b100000010 1"
b100000010 Q
b100000010 c
b100000010 *"
b10000001 _
b10000001 U
b10000001 ^
b10000001 n
1D
b0 P
b0 a
b0 $"
b0 S
b0 m
b0 #"
b10100101 C
b10100101 7"
b11 #
b11 2
b11 u
b11 ""
b11 9"
b10100101 $
b10100101 .
b10100101 W
b10100101 )"
1*
#700
0*
#710
b100100110 8
b100100110 '"
b100100110 1"
b100100110 Q
b100100110 c
b100100110 *"
b10100101 _
b10100101 U
b10100101 ^
b10100101 n
b100000010 C
b100000010 7"
0D
b10100101 3
b10100101 k
b10100101 5"
b100000010 $
b100000010 .
b100000010 W
b100000010 )"
b100 #
b100 2
b100 u
b100 ""
b100 9"
1*
#720
0*
#730
b100000 8
b100000 '"
b100000 1"
b100000 Q
b100000 c
b100000 *"
1-
b100 _
b100 U
b100 ^
b100 n
b11100 `
b11100 V
b11100 \
1&
1G
b1 S
b1 m
b1 #"
0T
b100100110 C
b100100110 7"
b0 #
b0 2
b0 u
b0 ""
b0 9"
b100100110 $
b100100110 .
b100100110 W
b100100110 )"
b10100101 !
b10100101 /
b10100101 <"
b10100101 Z
1*
#740
0*
#750
b11000101 8
b11000101 '"
b11000101 1"
b1110 v
b11000101 Q
b11000101 c
b11000101 *"
b1110 !"
b1110 j
b1110 s
0-
b10100101 _
b10100101 U
b10100101 ^
b10100101 n
b100000 C
b100000 7"
b100000 `
b100000 V
b100000 \
b100000 (
b100000 A
b100000 :"
b111000001000110000000010100101 O
1M
0&
0G
b10 S
b10 m
b10 #"
0T
b111000001000110000000010100101 %
b111000001000110000000010100101 5
b111000001000110000000010100101 y
b111000001000110000000010100101 ="
b100000 $
b100000 .
b100000 W
b100000 )"
b100000 I
b100000 ("
b100000 ,"
b1 #
b1 2
b1 u
b1 ""
b1 9"
1*
#760
0*
#770
b100100 8
b100100 '"
b100100 1"
b100100 Q
b100100 c
b100100 *"
b10000001 `
b10000001 V
b10000001 \
b1010 P
b1010 a
b1010 $"
0M
b10 S
b10 m
b10 #"
1T
b11000101 C
b11000101 7"
b10 #
b10 2
b10 u
b10 ""
b10 9"
b111000001000110000000010100101 ?
b1110 9
b1110 }
b11000101 $
b11000101 .
b11000101 W
b11000101 )"
1*
#780
0*
#790
b100100110 8
b100100110 '"
b100100110 1"
b100100110 Q
b100100110 c
b100100110 *"
b100100 C
b100100 7"
1D
b0 P
b0 a
b0 $"
b0 S
b0 m
b0 #"
b100100 $
b100100 .
b100100 W
b100100 )"
b11 #
b11 2
b11 u
b11 ""
b11 9"
1*
#800
0*
#810
b10100101 8
b10100101 '"
b10100101 1"
b10100101 Q
b10100101 c
b10100101 *"
b100100 _
b100100 U
b100100 ^
b100100 n
0D
b100100110 C
b100100110 7"
b100100 3
b100100 k
b100100 5"
b100 #
b100 2
b100 u
b100 ""
b100 9"
b100100110 $
b100100110 .
b100100110 W
b100100110 )"
1*
#820
0*
