// Seed: 3485531126
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign {1} = id_4;
  always disable id_5;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    output logic id_2
);
  assign id_2 = id_1;
  wand id_4;
  always @(1 or id_4) begin
    id_0 <= 1;
    id_2 <= 1;
  end
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_3 != 1;
  module_0(
      id_4, id_4, id_2, id_3
  );
  assign id_2 = (id_3);
  assign id_2 = id_1;
  notif1 (id_4, id_2, id_1);
  reg id_5;
  always force id_4 = id_5;
endmodule
