file tb.v
file $HDL/hyperbus_interface.v
file $HDL/prog_halfclock_delay.v
list $PROJ_ROOT/tb/vendor_models.f