 
{
    
    "BENCHMARKS": {
        "ast": {
            "status": "inactive",
            "top": "ast",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/top_earlgrey/ast/rtl/ast.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_ast_adc_i",
                "Clock2": "clk_ast_alert_i",
                "Clock3": "clk_ast_es_i",
                "Clock4": "clk_ast_rng_i",
                "Clock5": "clk_ast_tlul_i",
                "Clock6": "clk_ast_usb_i",
                "Clock7": "clk_ast_ext_i"
            }
        },
        "clkmgr": {
            "status": "inactive",
            "top": "clkmgr",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/top_earlgrey/clkmgr/rtl/autogen/clkmgr.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_main_i",
                "Clock3": "clk_io_i",
                "Clock4": "clk_usb_i",
                "Clock5": "clk_aon_i"
            }
        },
        "pinmux": {
            "status": "inactive",
            "top": "pinmux",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/top_earlgrey/pinmux/rtl/autogen/pinmux_reg_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_aon_i"
            }
        },
        "pwrmgr": {
            "status": "inactive",
            "top": "pwrmgr",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/top_earlgrey/pwrmgr/rtl/pwrmgr.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "rstmgr": {
            "status": "inactive",
            "top": "rstmgr",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/top_earlgrey/rstmgr/rtl/rstmgr.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_aon_i",
                "Clock3": "clk_io_div4_i",
                "Clock4": "clk_main_i",
                "Clock5": "clk_io_i",
                "Clock6": "clk_io_div2_i",
                "Clock7": "clk_usb_i" 
            }
        },
        "sensor_ctrl": {
            "status": "inactive",
            "top": "sensor_ctrl",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/top_earlgrey/sensor_ctrl/rtl/sensor_ctrl.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_aon_i"  
            }
        },
        "xbar_main": {
            "status": "inactive",
            "top": "sensor_ctrl",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/top_earlgrey/xbar_main/rtl/xbar_main.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_main_i",
                "Clock2": "clk_fixed_i",
                "Clock3": "clk_spi_host0_i",
                "Clock4": "clk_spi_host1_i"
            }
        },
        "xbar_peri": {
            "status": "inactive",
            "top": "xbar_peri",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/top_earlgrey/xbar_peri/rtl/xbar_peri.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_peri_i"
            }
        }
    }
}
