
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099387                       # Number of seconds simulated
sim_ticks                                 99387496857                       # Number of ticks simulated
final_tick                               625720004613                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128272                       # Simulator instruction rate (inst/s)
host_op_rate                                   161778                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5816611                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895372                       # Number of bytes of host memory used
host_seconds                                 17086.84                       # Real time elapsed on the host
sim_insts                                  2191763616                       # Number of instructions simulated
sim_ops                                    2764270158                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       363776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       802688                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1170176                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       826880                       # Number of bytes written to this memory
system.physmem.bytes_written::total            826880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2842                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6271                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9142                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6460                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6460                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        20606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      3660179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8076348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                11773875                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        20606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16743                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              37349                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8319759                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8319759                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8319759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        20606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      3660179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8076348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               20093634                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               238339322                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21373312                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17539962                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1989513                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8802140                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8396983                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2128623                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93466                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191367530                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117334751                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21373312                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10525606                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25283487                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5536924                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5217196                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11571659                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1980766                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    225398337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.638345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.001013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       200114850     88.78%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1880239      0.83%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3418029      1.52%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2013836      0.89%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1652254      0.73%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1460029      0.65%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          811652      0.36%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2034449      0.90%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12012999      5.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    225398337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089676                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.492301                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       189786233                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6810618                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25209528                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62034                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3529916                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3511741                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143820388                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3529916                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190067765                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         658882                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      5287966                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24973441                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       880361                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143776044                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         96244                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       509183                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    202563411                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667286005                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667286005                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990395                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30572974                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34223                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17136                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2544794                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13313675                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7202671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70268                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1642434                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         142687275                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34224                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136011237                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        62399                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16966806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35124026                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    225398337                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.603426                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.290403                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    168776335     74.88%     74.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22519633      9.99%     84.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11784907      5.23%     90.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8324437      3.69%     93.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8318002      3.69%     97.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2973946      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2267943      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       265989      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       167145      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    225398337                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          49963     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        161881     44.54%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151597     41.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114754936     84.37%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1868379      1.37%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12186213      8.96%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7184622      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136011237                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.570662                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             363441                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002672                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    497846647                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159688537                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133706581                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136374678                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       279145                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2137830                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        95683                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3529916                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         460072                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53928                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    142721499                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        15767                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13313675                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7202671                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17136                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         44724                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1145125                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1041215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2186340                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134474076                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12095052                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1537157                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19279667                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19047185                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7184615                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.564213                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133706636                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133706581                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78231257                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213061061                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.560993                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367178                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264200                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19457508                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2006441                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    221868421                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.555573                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.407316                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    171549156     77.32%     77.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24540986     11.06%     88.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9414535      4.24%     92.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4964139      2.24%     94.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4207125      1.90%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2001437      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       941318      0.42%     98.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1479666      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2770059      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    221868421                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264200                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175843                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884258                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969614                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549474                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2770059                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           361820070                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          288973362                       # The number of ROB writes
system.switch_cpus0.timesIdled                2816331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               12940985                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.383393                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.383393                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.419570                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.419570                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       604678930                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186756457                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133228876                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               238339322                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19613204                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16033777                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1912647                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8004240                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7683114                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2007578                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85817                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    188961373                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             110229420                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19613204                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9690692                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22943367                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5312717                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4198918                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11576892                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1914170                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    219471743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.960803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       196528376     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1089136      0.50%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1667275      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2296438      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2360828      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1972579      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1112523      0.51%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1662098      0.76%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10782490      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    219471743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082291                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462489                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       186799564                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6378741                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22881180                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44412                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3367845                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3238287                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     135076342                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1346                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3367845                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       187321291                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1257729                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3787243                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22412826                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1324803                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     134997214                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1009                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        299562                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       529664                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          708                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    187591248                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    628277869                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    628277869                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162053261                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25537968                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37225                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21405                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3856141                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12819919                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7030773                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       124535                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1533271                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         134830888                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37210                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        127855615                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25607                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15390690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36594553                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5570                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    219471743                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582561                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.271709                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165421216     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22029005     10.04%     85.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11385495      5.19%     90.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8595539      3.92%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6685908      3.05%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2681481      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1702235      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       862356      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       108508      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    219471743                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22716      9.95%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         85553     37.49%     47.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       119963     52.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    107125961     83.79%     83.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1983338      1.55%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15820      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11754937      9.19%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6975559      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     127855615                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.536444                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             228232                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001785                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    475436811                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    150259131                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    125937342                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     128083847                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       297777                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2125518                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          343                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       175750                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           56                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3367845                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         988730                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121511                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    134868098                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12819919                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7030773                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21390                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89558                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          343                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1111636                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1092681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2204317                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    126113686                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11084490                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1741928                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18058264                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17822325                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6973774                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.529135                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             125937480                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            125937342                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         72485914                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        194204279                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.528395                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373246                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94907835                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116645620                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18230186                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1944043                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    216103898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.539766                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.389710                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    168416501     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23515451     10.88%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8936347      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4308458      1.99%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3569042      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2128976      0.99%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1810263      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       801405      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2617455      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    216103898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94907835                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116645620                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17549424                       # Number of memory references committed
system.switch_cpus1.commit.loads             10694401                       # Number of loads committed
system.switch_cpus1.commit.membars              15820                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16729312                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105140601                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2380056                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2617455                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           348362249                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          273119703                       # The number of ROB writes
system.switch_cpus1.timesIdled                2943356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18867579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94907835                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116645620                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94907835                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.511271                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.511271                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.398205                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.398205                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       568364564                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      174737054                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      125695229                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31640                       # number of misc regfile writes
system.l20.replacements                          2858                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          353651                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19242                       # Sample count of references to valid blocks.
system.l20.avg_refs                         18.379119                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1313.182991                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.996528                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1414.616837                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst            17.525369                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         13622.678274                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.080150                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000976                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.086341                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.001070                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.831462                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        30015                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  30015                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9681                       # number of Writeback hits
system.l20.Writeback_hits::total                 9681                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        30015                       # number of demand (read+write) hits
system.l20.demand_hits::total                   30015                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        30015                       # number of overall hits
system.l20.overall_hits::total                  30015                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2842                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2858                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2842                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2858                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2842                       # number of overall misses
system.l20.overall_misses::total                 2858                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2772206                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    586368708                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      589140914                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2772206                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    586368708                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       589140914                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2772206                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    586368708                       # number of overall miss cycles
system.l20.overall_miss_latency::total      589140914                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32857                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32873                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9681                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9681                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32857                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32873                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32857                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32873                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.086496                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.086941                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.086496                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.086941                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.086496                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.086941                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 173262.875000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206322.557354                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206137.478656                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 173262.875000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206322.557354                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206137.478656                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 173262.875000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206322.557354                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206137.478656                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2043                       # number of writebacks
system.l20.writebacks::total                     2043                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2842                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2858                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2842                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2858                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2842                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2858                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1813539                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    415949374                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    417762913                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1813539                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    415949374                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    417762913                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1813539                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    415949374                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    417762913                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.086496                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.086941                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.086496                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.086941                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.086496                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.086941                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113346.187500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146357.978184                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146173.167600                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 113346.187500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146357.978184                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146173.167600                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 113346.187500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146357.978184                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146173.167600                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6284                       # number of replacements
system.l21.tagsinuse                     16383.960078                       # Cycle average of tags in use
system.l21.total_refs                          643408                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22668                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.383977                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         2160.965272                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.991047                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3123.159034                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11086.844725                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.131895                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000793                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.190622                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.676687                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        43755                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  43755                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25268                       # number of Writeback hits
system.l21.Writeback_hits::total                25268                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        43755                       # number of demand (read+write) hits
system.l21.demand_hits::total                   43755                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        43755                       # number of overall hits
system.l21.overall_hits::total                  43755                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6263                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6276                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            8                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6271                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6284                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6271                       # number of overall misses
system.l21.overall_misses::total                 6284                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2726733                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1278783597                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1281510330                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1663751                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1663751                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2726733                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1280447348                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1283174081                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2726733                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1280447348                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1283174081                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50018                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50031                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25268                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25268                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            8                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                8                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50026                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50039                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50026                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50039                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.125215                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.125442                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.125355                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.125582                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.125355                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.125582                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 209748.692308                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204180.679706                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204192.213193                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 207968.875000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 207968.875000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 209748.692308                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204185.512358                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204197.021165                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 209748.692308                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204185.512358                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204197.021165                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4417                       # number of writebacks
system.l21.writebacks::total                     4417                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6263                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6276                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            8                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6271                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6284                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6271                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6284                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1942738                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    901729335                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    903672073                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1181876                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1181876                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1942738                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    902911211                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    904853949                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1942738                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    902911211                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    904853949                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.125215                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.125442                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.125355                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.125582                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.125355                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.125582                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 149441.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143977.220980                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143988.539356                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 147734.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 147734.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 149441.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143982.014192                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143993.308243                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 149441.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143982.014192                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143993.308243                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996519                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011579294                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2189565.571429                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996519                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11571640                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11571640                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11571640                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11571640                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11571640                       # number of overall hits
system.cpu0.icache.overall_hits::total       11571640                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3426318                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3426318                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3426318                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3426318                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3426318                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3426318                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11571659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11571659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11571659                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11571659                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11571659                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11571659                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 180332.526316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180332.526316                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 180332.526316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180332.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 180332.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180332.526316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2905521                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2905521                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2905521                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2905521                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2905521                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2905521                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 181595.062500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 181595.062500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 181595.062500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 181595.062500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 181595.062500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 181595.062500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32857                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162365519                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33113                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4903.376891                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.300284                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.699716                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903517                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096483                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9010666                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9010666                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072809                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072809                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17116                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17116                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16083475                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16083475                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16083475                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16083475                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84574                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84574                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84574                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84574                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84574                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84574                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7481977076                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7481977076                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7481977076                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7481977076                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7481977076                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7481977076                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9095240                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9095240                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16168049                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16168049                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16168049                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16168049                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009299                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009299                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005231                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005231                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005231                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005231                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 88466.633670                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88466.633670                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 88466.633670                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88466.633670                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 88466.633670                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88466.633670                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9681                       # number of writebacks
system.cpu0.dcache.writebacks::total             9681                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51717                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51717                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51717                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51717                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51717                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51717                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32857                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32857                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2568756335                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2568756335                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2568756335                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2568756335                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2568756335                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2568756335                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 78179.880543                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78179.880543                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 78179.880543                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78179.880543                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 78179.880543                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78179.880543                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997236                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008440274                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2045517.797160                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997236                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11576872                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11576872                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11576872                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11576872                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11576872                       # number of overall hits
system.cpu1.icache.overall_hits::total       11576872                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3876457                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3876457                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3876457                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3876457                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3876457                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3876457                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11576892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11576892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11576892                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11576892                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11576892                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11576892                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 193822.850000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 193822.850000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 193822.850000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 193822.850000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 193822.850000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 193822.850000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2834993                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2834993                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2834993                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2834993                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2834993                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2834993                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 218076.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 218076.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 218076.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 218076.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 218076.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 218076.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50026                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170550148                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50282                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3391.872797                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.311830                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.688170                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911374                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088626                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8134998                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8134998                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6819454                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6819454                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16628                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16628                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15820                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15820                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14954452                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14954452                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14954452                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14954452                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       141252                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       141252                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2950                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2950                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       144202                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        144202                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       144202                       # number of overall misses
system.cpu1.dcache.overall_misses::total       144202                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14301349710                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14301349710                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    547988545                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    547988545                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14849338255                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14849338255                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14849338255                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14849338255                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8276250                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8276250                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6822404                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6822404                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15820                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15820                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15098654                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15098654                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15098654                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15098654                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017067                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017067                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000432                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000432                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009551                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009551                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009551                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009551                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 101247.059935                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101247.059935                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 185758.828814                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 185758.828814                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102975.952171                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102975.952171                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102975.952171                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102975.952171                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       617619                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 123523.800000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25268                       # number of writebacks
system.cpu1.dcache.writebacks::total            25268                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91234                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91234                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2942                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2942                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        94176                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        94176                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        94176                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        94176                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50018                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50018                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50026                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50026                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50026                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50026                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4201846039                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4201846039                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1730151                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1730151                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4203576190                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4203576190                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4203576190                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4203576190                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006044                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006044                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003313                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003313                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003313                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003313                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 84006.678376                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84006.678376                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 216268.875000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 216268.875000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 84027.829329                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84027.829329                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 84027.829329                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84027.829329                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
