Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Oct 24 19:17:48 2023
| Host         : DESKTOP-9A79UKU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325tl-ffg676
| Speed File   : -2L  PRODUCTION 1.09 2013-11-03
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  1           
TIMING-16  Warning           Large setup violation  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.899     -155.519                     41                 7166        0.077        0.000                      0                 7166        1.100        0.000                       0                  3019  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.214        0.000                       0                     3  
  clkout0           4.718        0.000                      0                   14        0.167        0.000                      0                   14        3.890        0.000                       0                   103  
  clkout2          33.287        0.000                      0                  298        0.077        0.000                      0                  298       19.095        0.000                       0                   162  
  clkout3          35.263        0.000                      0                 5270        0.121        0.000                      0                 5270       49.500        0.000                       0                  2750  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -1.294       -7.320                      7                  254        0.232        0.000                      0                  254  
clkout3       clkout0            -4.899     -148.200                     34                   34        1.326        0.000                      0                   34  
clkout0       clkout2             5.176        0.000                      0                   12        0.298        0.000                      0                   12  
clkout3       clkout2            10.422        0.000                      0                  135        3.406        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 42.295        0.000                      0                 1297        0.217        0.000                      0                 1297  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.786         5.000       3.214      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.841ns (37.324%)  route 3.091ns (62.676%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 8.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.280    -0.816    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y44          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.098     0.282 f  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           1.367     1.649    vga/U12/number0[8]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.200     1.849 f  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     1.849    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X10Y63         MUXF7 (Prop_muxf7_I1_O)      0.158     2.007 f  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.782     2.789    vga/U12/number__0[0]
    SLICE_X13Y66         LUT4 (Prop_lut4_I0_O)        0.175     2.964 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.260     3.224    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X12Y68         LUT2 (Prop_lut2_I1_O)        0.070     3.294 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.373     3.667    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.070     3.737 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.309     4.047    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X11Y69         LUT4 (Prop_lut4_I0_O)        0.070     4.117 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     4.117    vga/U12_n_113
    SLICE_X11Y69         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.913     8.892    vga/CLK_OUT1
    SLICE_X11Y69         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.047     8.845    
                         clock uncertainty           -0.066     8.779    
    SLICE_X11Y69         FDRE (Setup_fdre_C_D)        0.056     8.835    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.841ns (38.434%)  route 2.949ns (61.566%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 8.893 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.280    -0.816    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y44          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.098     0.282 f  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           1.367     1.649    vga/U12/number0[8]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.200     1.849 f  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     1.849    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X10Y63         MUXF7 (Prop_muxf7_I1_O)      0.158     2.007 f  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.782     2.789    vga/U12/number__0[0]
    SLICE_X13Y66         LUT4 (Prop_lut4_I0_O)        0.175     2.964 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.260     3.224    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X12Y68         LUT2 (Prop_lut2_I1_O)        0.070     3.294 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.414     3.708    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.070     3.778 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.126     3.904    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X13Y68         LUT4 (Prop_lut4_I0_O)        0.070     3.974 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     3.974    vga/U12_n_112
    SLICE_X13Y68         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.914     8.893    vga/CLK_OUT1
    SLICE_X13Y68         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.047     8.846    
                         clock uncertainty           -0.066     8.780    
    SLICE_X13Y68         FDRE (Setup_fdre_C_D)        0.057     8.837    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.837    
                         arrival time                          -3.974    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.860ns (39.374%)  route 2.864ns (60.626%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 8.893 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.280    -0.816    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y48          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.098     0.282 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           1.245     1.527    vga/U12/number0[26]
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.200     1.727 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.727    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I1_O)      0.175     1.902 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.565     2.467    vga/U12/number__0[2]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.177     2.644 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.338     2.982    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X13Y64         LUT4 (Prop_lut4_I3_O)        0.070     3.052 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.243     3.295    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I2_O)        0.070     3.365 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.473     3.838    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X9Y68          LUT4 (Prop_lut4_I0_O)        0.070     3.908 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     3.908    vga/U12_n_116
    SLICE_X9Y68          FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.914     8.893    vga/CLK_OUT1
    SLICE_X9Y68          FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.047     8.846    
                         clock uncertainty           -0.066     8.780    
    SLICE_X9Y68          FDRE (Setup_fdre_C_D)        0.057     8.837    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.837    
                         arrival time                          -3.908    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.771ns (37.781%)  route 2.917ns (62.219%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 8.893 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.280    -0.816    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y44          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.098     0.282 r  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           1.367     1.649    vga/U12/number0[8]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.200     1.849 r  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     1.849    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X10Y63         MUXF7 (Prop_muxf7_I1_O)      0.158     2.007 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           1.015     3.022    vga/U12/number__0[0]
    SLICE_X13Y67         LUT5 (Prop_lut5_I0_O)        0.175     3.197 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.226     3.423    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I2_O)        0.070     3.493 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.309     3.802    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X13Y68         LUT4 (Prop_lut4_I0_O)        0.070     3.872 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     3.872    vga/U12_n_115
    SLICE_X13Y68         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.914     8.893    vga/CLK_OUT1
    SLICE_X13Y68         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.047     8.846    
                         clock uncertainty           -0.066     8.780    
    SLICE_X13Y68         FDRE (Setup_fdre_C_D)        0.056     8.836    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.771ns (37.973%)  route 2.893ns (62.027%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.106ns = ( 8.894 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.280    -0.816    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y44          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.098     0.282 r  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           1.367     1.649    vga/U12/number0[8]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.200     1.849 r  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     1.849    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X10Y63         MUXF7 (Prop_muxf7_I1_O)      0.158     2.007 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.902     2.909    vga/U12/number__0[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I0_O)        0.175     3.084 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.256     3.340    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X12Y67         LUT5 (Prop_lut5_I2_O)        0.070     3.410 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.368     3.778    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X8Y67          LUT4 (Prop_lut4_I0_O)        0.070     3.848 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     3.848    vga/U12_n_114
    SLICE_X8Y67          FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.915     8.894    vga/CLK_OUT1
    SLICE_X8Y67          FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.047     8.847    
                         clock uncertainty           -0.066     8.781    
    SLICE_X8Y67          FDRE (Setup_fdre_C_D)        0.103     8.884    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -3.848    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.771ns (38.605%)  route 2.816ns (61.395%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 8.893 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.280    -0.816    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y44          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.098     0.282 r  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           1.367     1.649    vga/U12/number0[8]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.200     1.849 r  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     1.849    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X10Y63         MUXF7 (Prop_muxf7_I1_O)      0.158     2.007 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.782     2.789    vga/U12/number__0[0]
    SLICE_X13Y66         LUT4 (Prop_lut4_I0_O)        0.175     2.964 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.351     3.315    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I0_O)        0.070     3.385 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.317     3.702    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X12Y68         LUT5 (Prop_lut5_I0_O)        0.070     3.772 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     3.772    vga/U12_n_111
    SLICE_X12Y68         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.914     8.893    vga/CLK_OUT1
    SLICE_X12Y68         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.047     8.846    
                         clock uncertainty           -0.066     8.780    
    SLICE_X12Y68         FDRE (Setup_fdre_C_D)        0.102     8.882    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.790ns (42.331%)  route 2.439ns (57.669%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 8.893 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.280    -0.816    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y48          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.098     0.282 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           1.245     1.527    vga/U12/number0[26]
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.200     1.727 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.727    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I1_O)      0.175     1.902 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.565     2.467    vga/U12/number__0[2]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.177     2.644 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.500     3.145    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I0_O)        0.070     3.215 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.128     3.343    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.070     3.413 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.413    vga/U12_n_117
    SLICE_X9Y68          FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.914     8.893    vga/CLK_OUT1
    SLICE_X9Y68          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.047     8.846    
                         clock uncertainty           -0.066     8.780    
    SLICE_X9Y68          FDRE (Setup_fdre_C_D)        0.056     8.836    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.389ns (34.236%)  route 0.747ns (65.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.078ns = ( 8.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.048ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.048    -1.048    vga/CLK_OUT1
    SLICE_X12Y68         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.389    -0.659 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.747     0.088    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.943     8.922    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.024     8.946    
                         clock uncertainty           -0.066     8.880    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.646     8.234    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          8.234    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.206ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.338ns (31.129%)  route 0.748ns (68.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.078ns = ( 8.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.048ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.048    -1.048    vga/CLK_OUT1
    SLICE_X9Y68          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.338    -0.710 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.748     0.038    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.943     8.922    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.034     8.956    
                         clock uncertainty           -0.066     8.890    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.646     8.244    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  8.206    

Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.338ns (34.310%)  route 0.647ns (65.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.078ns = ( 8.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.048ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.048    -1.048    vga/CLK_OUT1
    SLICE_X13Y68         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.338    -0.710 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.647    -0.063    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.943     8.922    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.024     8.946    
                         clock uncertainty           -0.066     8.880    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.646     8.234    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          8.234    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  8.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.132ns (34.217%)  route 0.254ns (65.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.885    -0.617    vga/CLK_OUT1
    SLICE_X11Y69         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.132    -0.485 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.254    -0.231    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.196    -0.783    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.558    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.159    -0.399    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.149ns (33.901%)  route 0.291ns (66.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.887    -0.615    vga/CLK_OUT1
    SLICE_X8Y67          FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.149    -0.466 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.291    -0.175    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.196    -0.783    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.212    -0.571    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.159    -0.412    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.132ns (28.749%)  route 0.327ns (71.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.885    -0.617    vga/CLK_OUT1
    SLICE_X13Y68         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.132    -0.485 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.327    -0.158    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.196    -0.783    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.558    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.159    -0.399    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.132ns (28.305%)  route 0.334ns (71.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.885    -0.617    vga/CLK_OUT1
    SLICE_X13Y68         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.132    -0.485 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.334    -0.151    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.196    -0.783    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.558    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.159    -0.399    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.132ns (25.800%)  route 0.380ns (74.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.886    -0.616    vga/CLK_OUT1
    SLICE_X9Y68          FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.132    -0.484 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.380    -0.104    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.196    -0.783    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.212    -0.571    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.159    -0.412    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.149ns (27.786%)  route 0.387ns (72.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.885    -0.617    vga/CLK_OUT1
    SLICE_X12Y68         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.149    -0.468 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.387    -0.081    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.196    -0.783    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.558    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.159    -0.399    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.132ns (23.248%)  route 0.436ns (76.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.886    -0.616    vga/CLK_OUT1
    SLICE_X9Y68          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.132    -0.484 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.436    -0.048    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.196    -0.783    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.212    -0.571    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.159    -0.412    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 vga/strdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.363ns (49.293%)  route 0.373ns (50.707%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.881    -0.621    vga/CLK_OUT1
    SLICE_X22Y69         FDRE                                         r  vga/strdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_fdre_C_Q)         0.149    -0.472 r  vga/strdata_reg[5]/Q
                         net (fo=1, routed)           0.126    -0.346    vga/U12/strdata[5]
    SLICE_X21Y69         LUT6 (Prop_lut6_I5_O)        0.035    -0.311 r  vga/U12/ascii_code[5]_i_10/O
                         net (fo=1, routed)           0.000    -0.311    vga/U12/ascii_code[5]_i_10_n_0
    SLICE_X21Y69         MUXF7 (Prop_muxf7_I0_O)      0.061    -0.250 r  vga/U12/ascii_code_reg[5]_i_4/O
                         net (fo=1, routed)           0.192    -0.059    vga/U12/ascii_code0[5]
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.083     0.024 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.056     0.080    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X13Y68         LUT4 (Prop_lut4_I0_O)        0.035     0.115 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.115    vga/U12_n_112
    SLICE_X13Y68         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.164    -0.815    vga/CLK_OUT1
    SLICE_X13Y68         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.225    -0.590    
    SLICE_X13Y68         FDRE (Hold_fdre_C_D)         0.102    -0.488    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 vga/strdata_reg[46]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.341ns (37.119%)  route 0.578ns (62.881%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.884    -0.618    vga/CLK_OUT1
    SLICE_X23Y66         FDSE                                         r  vga/strdata_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y66         FDSE (Prop_fdse_C_Q)         0.132    -0.486 r  vga/strdata_reg[46]/Q
                         net (fo=1, routed)           0.062    -0.424    vga/U12/strdata[41]
    SLICE_X22Y66         LUT6 (Prop_lut6_I3_O)        0.035    -0.389 r  vga/U12/ascii_code[6]_i_38/O
                         net (fo=1, routed)           0.000    -0.389    vga/U12/ascii_code[6]_i_38_n_0
    SLICE_X22Y66         MUXF7 (Prop_muxf7_I1_O)      0.056    -0.333 r  vga/U12/ascii_code_reg[6]_i_19/O
                         net (fo=1, routed)           0.365     0.033    vga/U12/ascii_code0[6]
    SLICE_X13Y67         LUT6 (Prop_lut6_I4_O)        0.083     0.116 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.150     0.266    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X12Y68         LUT5 (Prop_lut5_I0_O)        0.035     0.301 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.301    vga/U12_n_111
    SLICE_X12Y68         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.164    -0.815    vga/CLK_OUT1
    SLICE_X12Y68         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.225    -0.590    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.130    -0.460    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 vga/strdata_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.373ns (37.835%)  route 0.613ns (62.165%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.883    -0.619    vga/CLK_OUT1
    SLICE_X19Y69         FDRE                                         r  vga/strdata_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y69         FDRE (Prop_fdre_C_Q)         0.116    -0.503 r  vga/strdata_reg[43]/Q
                         net (fo=1, routed)           0.110    -0.393    vga/U12/strdata[38]
    SLICE_X19Y68         LUT6 (Prop_lut6_I3_O)        0.077    -0.316 r  vga/U12/ascii_code[3]_i_11/O
                         net (fo=1, routed)           0.000    -0.316    vga/U12/ascii_code[3]_i_11_n_0
    SLICE_X19Y68         MUXF7 (Prop_muxf7_I1_O)      0.062    -0.254 r  vga/U12/ascii_code_reg[3]_i_4/O
                         net (fo=1, routed)           0.315     0.060    vga/U12/ascii_code0[3]
    SLICE_X12Y67         LUT5 (Prop_lut5_I1_O)        0.083     0.143 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.189     0.332    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X8Y67          LUT4 (Prop_lut4_I0_O)        0.035     0.367 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.367    vga/U12_n_114
    SLICE_X8Y67          FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.166    -0.813    vga/CLK_OUT1
    SLICE_X8Y67          FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.225    -0.588    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.130    -0.458    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.825    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.685         10.000      7.315      RAMB18_X0Y28     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.786         10.000      8.214      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y68      vga/ascii_code_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y68      vga/ascii_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y68     vga/ascii_code_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y67      vga/ascii_code_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y69     vga/ascii_code_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y68     vga/ascii_code_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y68     vga/ascii_code_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y45     vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       33.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.287ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 1.156ns (17.832%)  route 5.327ns (82.168%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.038    -1.058    vga/U12/CLK_OUT3
    SLICE_X12Y74         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.389    -0.669 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.970     0.301    vga/U12/PRow[5]
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.070     0.371 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.560     0.931    vga/U12/G[3]_i_8_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I1_O)        0.084     1.015 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.916     1.931    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.207     2.138 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.502     2.640    vga/U12/R[3]_i_17_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I0_O)        0.189     2.829 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.608     3.437    vga/U12/p_33_in
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.070     3.507 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.451     3.958    vga/U12/R[3]_i_3_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.070     4.028 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.657     4.685    vga/U12/dout1
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.077     4.762 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.662     5.424    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.024    38.912    
                         clock uncertainty           -0.081    38.830    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)       -0.119    38.711    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.711    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                 33.287    

Slack (MET) :             33.377ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 1.149ns (17.703%)  route 5.342ns (82.297%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.038    -1.058    vga/U12/CLK_OUT3
    SLICE_X12Y74         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.389    -0.669 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.970     0.301    vga/U12/PRow[5]
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.070     0.371 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.560     0.931    vga/U12/G[3]_i_8_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I1_O)        0.084     1.015 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.916     1.931    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.207     2.138 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.502     2.640    vga/U12/R[3]_i_17_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I0_O)        0.189     2.829 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.608     3.437    vga/U12/p_33_in
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.070     3.507 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.451     3.958    vga/U12/R[3]_i_3_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.070     4.028 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.657     4.685    vga/U12/dout1
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.070     4.755 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.677     5.432    vga/U12/B[2]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.024    38.912    
                         clock uncertainty           -0.081    38.830    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)       -0.021    38.809    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -5.432    
  -------------------------------------------------------------------
                         slack                                 33.377    

Slack (MET) :             33.381ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 1.156ns (18.096%)  route 5.232ns (81.904%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.038    -1.058    vga/U12/CLK_OUT3
    SLICE_X12Y74         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.389    -0.669 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.970     0.301    vga/U12/PRow[5]
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.070     0.371 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.560     0.931    vga/U12/G[3]_i_8_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I1_O)        0.084     1.015 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.916     1.931    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.207     2.138 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.502     2.640    vga/U12/R[3]_i_17_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I0_O)        0.189     2.829 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.608     3.437    vga/U12/p_33_in
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.070     3.507 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.451     3.958    vga/U12/R[3]_i_3_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.070     4.028 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.657     4.685    vga/U12/dout1
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.077     4.762 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.568     5.330    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.024    38.912    
                         clock uncertainty           -0.081    38.830    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)       -0.119    38.711    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.711    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                 33.381    

Slack (MET) :             33.781ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 1.155ns (19.290%)  route 4.833ns (80.710%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.038    -1.058    vga/U12/CLK_OUT3
    SLICE_X12Y74         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.389    -0.669 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.970     0.301    vga/U12/PRow[5]
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.070     0.371 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.560     0.931    vga/U12/G[3]_i_8_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I1_O)        0.084     1.015 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.916     1.931    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.207     2.138 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.502     2.640    vga/U12/R[3]_i_17_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I0_O)        0.189     2.829 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.608     3.437    vga/U12/p_33_in
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.070     3.507 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.451     3.958    vga/U12/R[3]_i_3_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.070     4.028 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.430     4.458    vga/U12/dout1
    SLICE_X8Y72          LUT2 (Prop_lut2_I0_O)        0.076     4.534 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.396     4.929    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X8Y72          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism              0.024    38.911    
                         clock uncertainty           -0.081    38.829    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)       -0.119    38.710    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.710    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                 33.781    

Slack (MET) :             33.913ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 1.155ns (19.726%)  route 4.700ns (80.274%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.038    -1.058    vga/U12/CLK_OUT3
    SLICE_X12Y74         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.389    -0.669 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.970     0.301    vga/U12/PRow[5]
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.070     0.371 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.560     0.931    vga/U12/G[3]_i_8_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I1_O)        0.084     1.015 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.916     1.931    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.207     2.138 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.502     2.640    vga/U12/R[3]_i_17_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I0_O)        0.189     2.829 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.608     3.437    vga/U12/p_33_in
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.070     3.507 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.451     3.958    vga/U12/R[3]_i_3_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.070     4.028 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.430     4.458    vga/U12/dout1
    SLICE_X8Y72          LUT2 (Prop_lut2_I0_O)        0.076     4.534 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.263     4.797    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X8Y72          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism              0.024    38.911    
                         clock uncertainty           -0.081    38.829    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)       -0.119    38.710    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         38.710    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 33.913    

Slack (MET) :             35.300ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.561ns (12.619%)  route 3.885ns (87.381%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.038    -1.058    vga/U12/CLK_OUT3
    SLICE_X13Y74         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.338    -0.720 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          1.083     0.363    vga/U12/PRow[1]
    SLICE_X11Y72         LUT5 (Prop_lut5_I2_O)        0.070     0.433 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.189     1.622    vga/U12/v_count_reg[3]_2
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.070     1.692 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.799     2.491    vga/U12/v_count_reg[8]_15
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.083     2.574 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.813     3.387    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.024    38.912    
                         clock uncertainty           -0.081    38.830    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)       -0.143    38.687    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.687    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 35.300    

Slack (MET) :             35.415ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.548ns (12.319%)  route 3.901ns (87.681%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.038    -1.058    vga/U12/CLK_OUT3
    SLICE_X13Y74         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.338    -0.720 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          1.083     0.363    vga/U12/PRow[1]
    SLICE_X11Y72         LUT5 (Prop_lut5_I2_O)        0.070     0.433 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.189     1.622    vga/U12/v_count_reg[3]_2
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.070     1.692 f  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.799     2.491    vga/U12/v_count_reg[8]_15
    SLICE_X8Y72          LUT4 (Prop_lut4_I1_O)        0.070     2.561 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.829     3.390    vga/U12/B[3]_i_1_n_0
    SLICE_X9Y72          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X9Y72          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.024    38.911    
                         clock uncertainty           -0.081    38.829    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)       -0.024    38.805    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.805    
                         arrival time                          -3.390    
  -------------------------------------------------------------------
                         slack                                 35.415    

Slack (MET) :             35.444ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.561ns (13.007%)  route 3.752ns (86.993%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.038    -1.058    vga/U12/CLK_OUT3
    SLICE_X13Y74         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.338    -0.720 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          1.083     0.363    vga/U12/PRow[1]
    SLICE_X11Y72         LUT5 (Prop_lut5_I2_O)        0.070     0.433 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.189     1.622    vga/U12/v_count_reg[3]_2
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.070     1.692 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.799     2.491    vga/U12/v_count_reg[8]_15
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.083     2.574 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.681     3.255    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.024    38.912    
                         clock uncertainty           -0.081    38.830    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)       -0.131    38.699    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         38.699    
                         arrival time                          -3.255    
  -------------------------------------------------------------------
                         slack                                 35.444    

Slack (MET) :             35.634ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.548ns (12.952%)  route 3.683ns (87.048%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.038    -1.058    vga/U12/CLK_OUT3
    SLICE_X13Y74         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.338    -0.720 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          1.083     0.363    vga/U12/PRow[1]
    SLICE_X11Y72         LUT5 (Prop_lut5_I2_O)        0.070     0.433 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.189     1.622    vga/U12/v_count_reg[3]_2
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.070     1.692 f  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.801     2.493    vga/U12/v_count_reg[8]_15
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.070     2.563 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.610     3.173    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.024    38.912    
                         clock uncertainty           -0.081    38.830    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)       -0.024    38.806    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.806    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                 35.634    

Slack (MET) :             35.642ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.548ns (13.020%)  route 3.661ns (86.980%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.038    -1.058    vga/U12/CLK_OUT3
    SLICE_X13Y74         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.338    -0.720 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          1.083     0.363    vga/U12/PRow[1]
    SLICE_X11Y72         LUT5 (Prop_lut5_I2_O)        0.070     0.433 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.189     1.622    vga/U12/v_count_reg[3]_2
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.070     1.692 f  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.801     2.493    vga/U12/v_count_reg[8]_15
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.070     2.563 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.588     3.151    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.024    38.912    
                         clock uncertainty           -0.081    38.830    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)       -0.038    38.792    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -3.151    
  -------------------------------------------------------------------
                         slack                                 35.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.116ns (51.204%)  route 0.111ns (48.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.927    -0.575    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDSE (Prop_fdse_C_Q)         0.116    -0.459 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.111    -0.348    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.204    -0.775    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.561    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.136    -0.425    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.132ns (41.457%)  route 0.186ns (58.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.928    -0.574    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDSE (Prop_fdse_C_Q)         0.132    -0.442 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.186    -0.256    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.206    -0.773    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.559    
    SLICE_X2Y83          SRL16E (Hold_srl16e_CLK_D)
                                                      0.189    -0.370    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.116ns (41.476%)  route 0.164ns (58.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.928    -0.574    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDSE (Prop_fdse_C_Q)         0.116    -0.458 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.164    -0.294    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.206    -0.773    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.559    
    SLICE_X2Y83          SRL16E (Hold_srl16e_CLK_D)
                                                      0.143    -0.416    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.132ns (64.989%)  route 0.071ns (35.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.890    -0.612    BTN_SCAN/CLK_OUT3
    SLICE_X9Y87          FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.132    -0.480 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.071    -0.409    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X9Y87          FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.170    -0.809    BTN_SCAN/CLK_OUT3
    SLICE_X9Y87          FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                         clock pessimism              0.197    -0.612    
    SLICE_X9Y87          FDRE (Hold_fdre_C_D)         0.077    -0.535    BTN_SCAN/FSM_onehot_btn_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.116ns (41.457%)  route 0.164ns (58.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.928    -0.574    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDSE (Prop_fdse_C_Q)         0.116    -0.458 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.164    -0.294    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.206    -0.773    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.559    
    SLICE_X2Y83          SRL16E (Hold_srl16e_CLK_D)
                                                      0.136    -0.423    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.116ns (40.019%)  route 0.174ns (59.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.927    -0.575    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDSE (Prop_fdse_C_Q)         0.116    -0.459 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.174    -0.285    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.204    -0.775    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.561    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.147    -0.414    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.169ns (57.071%)  route 0.127ns (42.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.926    -0.576    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.132    -0.444 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.127    -0.317    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X6Y82          LUT5 (Prop_lut5_I1_O)        0.037    -0.280 r  DISPLAY/P2S_SEG/data_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    DISPLAY/P2S_SEG/data_count[2]_i_1__0_n_0
    SLICE_X6Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.203    -0.776    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.213    -0.563    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.134    -0.429    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.167ns (56.779%)  route 0.127ns (43.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.926    -0.576    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.132    -0.444 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.127    -0.317    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.035    -0.282 r  DISPLAY/P2S_SEG/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    DISPLAY/P2S_SEG/data_count[1]_i_1_n_0
    SLICE_X6Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.203    -0.776    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.213    -0.563    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.130    -0.433    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.184ns (59.116%)  route 0.127ns (40.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.890    -0.612    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X10Y87         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.149    -0.463 r  DISPLAY/P2S_LED/buff_reg[3]/Q
                         net (fo=1, routed)           0.127    -0.336    DISPLAY/P2S_LED/buff[3]
    SLICE_X8Y87          LUT6 (Prop_lut6_I0_O)        0.035    -0.301 r  DISPLAY/P2S_LED/buff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    DISPLAY/P2S_LED/buff[4]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.170    -0.809    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C
                         clock pessimism              0.225    -0.584    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.131    -0.453    DISPLAY/P2S_LED/buff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/rdn_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.184ns (67.513%)  route 0.089ns (32.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.880    -0.622    vga/U12/CLK_OUT3
    SLICE_X12Y73         FDRE                                         r  vga/U12/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.149    -0.473 r  vga/U12/v_count_reg[9]/Q
                         net (fo=9, routed)           0.089    -0.384    vga/U12/PRow[9]
    SLICE_X13Y73         LUT6 (Prop_lut6_I3_O)        0.035    -0.349 r  vga/U12/rdn_i_1/O
                         net (fo=1, routed)           0.000    -0.349    vga/U12/rdn_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  vga/U12/rdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.158    -0.821    vga/U12/CLK_OUT3
    SLICE_X13Y73         FDRE                                         r  vga/U12/rdn_reg/C
                         clock pessimism              0.212    -0.609    
    SLICE_X13Y73         FDRE (Hold_fdre_C_D)         0.102    -0.507    vga/U12/rdn_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         40.000      38.214     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y87      BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y87      BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y87      BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y87      BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y87      BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y85      BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y87      BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y87      BTN_SCAN/clk_count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       35.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.263ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[93][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        14.124ns  (logic 2.126ns (15.052%)  route 11.998ns (84.948%))
  Logic Levels:           15  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 101.297 - 100.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 51.830 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    48.813    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.883 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.479    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.572 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.258    51.830    core/data_ram/debug_clk
    SLICE_X22Y21         FDRE                                         r  core/data_ram/data_reg[93][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.393    52.223 r  core/data_ram/data_reg[93][2]/Q
                         net (fo=5, routed)           1.485    53.708    core/data_ram/data_reg[93]_33[2]
    SLICE_X25Y36         LUT6 (Prop_lut6_I1_O)        0.070    53.778 r  core/data_ram/i___233_i_53/O
                         net (fo=1, routed)           0.000    53.778    core/data_ram/i___233_i_53_n_0
    SLICE_X25Y36         MUXF7 (Prop_muxf7_I0_O)      0.171    53.949 r  core/data_ram/i___233_i_24/O
                         net (fo=1, routed)           0.000    53.949    core/data_ram/i___233_i_24_n_0
    SLICE_X25Y36         MUXF8 (Prop_muxf8_I1_O)      0.067    54.016 r  core/data_ram/i___233_i_9/O
                         net (fo=1, routed)           1.049    55.065    core/data_ram/i___233_i_9_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I3_O)        0.183    55.248 r  core/data_ram/i___233_i_2/O
                         net (fo=1, routed)           0.453    55.701    core/data_ram/i___233_i_2_n_0
    SLICE_X26Y48         LUT4 (Prop_lut4_I2_O)        0.070    55.771 r  core/data_ram/i___233/O
                         net (fo=1, routed)           0.336    56.107    core/data_ram/i___233_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.070    56.177 r  core/data_ram/MDR_WB[26]_i_3/O
                         net (fo=1, routed)           0.513    56.689    core/mux_csrout/RAMout_MEM[21]
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.070    56.759 r  core/mux_csrout/MDR_WB[26]_i_1/O
                         net (fo=5, routed)           0.493    57.253    core/hazard_unit/Datai[18]
    SLICE_X20Y46         LUT4 (Prop_lut4_I2_O)        0.070    57.323 r  core/hazard_unit/A_EX[26]_i_2/O
                         net (fo=1, routed)           0.352    57.674    core/hazard_unit/A_EX[26]_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.070    57.744 r  core/hazard_unit/A_EX[26]_i_1/O
                         net (fo=6, routed)           0.752    58.497    core/reg_EXE_MEM/rs1_data_ID[4]
    SLICE_X16Y43         LUT4 (Prop_lut4_I3_O)        0.070    58.567 r  core/reg_EXE_MEM/Q[31]_i_31/O
                         net (fo=1, routed)           0.000    58.567    core/cmp_ID/Q[31]_i_15_1[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    58.983 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824    59.807    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    59.877 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    60.359    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    60.429 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.315    61.744    core/reg_IF_ID/Branch_ctrl
    SLICE_X20Y57         LUT2 (Prop_lut2_I0_O)        0.077    61.821 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.964    62.785    core/reg_IF_ID/flush02_out
    SLICE_X27Y56         LUT2 (Prop_lut2_I1_O)        0.189    62.974 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.980    65.954    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X18Y61         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    98.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.761 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.378 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.919   101.297    core/reg_IF_ID/debug_clk
    SLICE_X18Y61         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[21]/C
                         clock pessimism              0.222   101.519    
                         clock uncertainty           -0.095   101.424    
    SLICE_X18Y61         FDCE (Setup_fdce_C_CE)      -0.207   101.217    core/reg_IF_ID/PCurrent_ID_reg[21]
  -------------------------------------------------------------------
                         required time                        101.217    
                         arrival time                         -65.954    
  -------------------------------------------------------------------
                         slack                                 35.263    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[93][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.979ns  (logic 2.126ns (15.209%)  route 11.853ns (84.791%))
  Logic Levels:           15  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 101.302 - 100.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 51.830 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    48.813    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.883 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.479    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.572 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.258    51.830    core/data_ram/debug_clk
    SLICE_X22Y21         FDRE                                         r  core/data_ram/data_reg[93][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.393    52.223 r  core/data_ram/data_reg[93][2]/Q
                         net (fo=5, routed)           1.485    53.708    core/data_ram/data_reg[93]_33[2]
    SLICE_X25Y36         LUT6 (Prop_lut6_I1_O)        0.070    53.778 r  core/data_ram/i___233_i_53/O
                         net (fo=1, routed)           0.000    53.778    core/data_ram/i___233_i_53_n_0
    SLICE_X25Y36         MUXF7 (Prop_muxf7_I0_O)      0.171    53.949 r  core/data_ram/i___233_i_24/O
                         net (fo=1, routed)           0.000    53.949    core/data_ram/i___233_i_24_n_0
    SLICE_X25Y36         MUXF8 (Prop_muxf8_I1_O)      0.067    54.016 r  core/data_ram/i___233_i_9/O
                         net (fo=1, routed)           1.049    55.065    core/data_ram/i___233_i_9_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I3_O)        0.183    55.248 r  core/data_ram/i___233_i_2/O
                         net (fo=1, routed)           0.453    55.701    core/data_ram/i___233_i_2_n_0
    SLICE_X26Y48         LUT4 (Prop_lut4_I2_O)        0.070    55.771 r  core/data_ram/i___233/O
                         net (fo=1, routed)           0.336    56.107    core/data_ram/i___233_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.070    56.177 r  core/data_ram/MDR_WB[26]_i_3/O
                         net (fo=1, routed)           0.513    56.689    core/mux_csrout/RAMout_MEM[21]
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.070    56.759 r  core/mux_csrout/MDR_WB[26]_i_1/O
                         net (fo=5, routed)           0.493    57.253    core/hazard_unit/Datai[18]
    SLICE_X20Y46         LUT4 (Prop_lut4_I2_O)        0.070    57.323 r  core/hazard_unit/A_EX[26]_i_2/O
                         net (fo=1, routed)           0.352    57.674    core/hazard_unit/A_EX[26]_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.070    57.744 r  core/hazard_unit/A_EX[26]_i_1/O
                         net (fo=6, routed)           0.752    58.497    core/reg_EXE_MEM/rs1_data_ID[4]
    SLICE_X16Y43         LUT4 (Prop_lut4_I3_O)        0.070    58.567 r  core/reg_EXE_MEM/Q[31]_i_31/O
                         net (fo=1, routed)           0.000    58.567    core/cmp_ID/Q[31]_i_15_1[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    58.983 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824    59.807    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    59.877 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    60.359    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    60.429 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.315    61.744    core/reg_IF_ID/Branch_ctrl
    SLICE_X20Y57         LUT2 (Prop_lut2_I0_O)        0.077    61.821 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.964    62.785    core/reg_IF_ID/flush02_out
    SLICE_X27Y56         LUT2 (Prop_lut2_I1_O)        0.189    62.974 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.835    65.809    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X13Y56         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    98.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.761 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.378 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.924   101.302    core/reg_IF_ID/debug_clk
    SLICE_X13Y56         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/C
                         clock pessimism              0.222   101.524    
                         clock uncertainty           -0.095   101.429    
    SLICE_X13Y56         FDCE (Setup_fdce_C_CE)      -0.240   101.189    core/reg_IF_ID/PCurrent_ID_reg[22]
  -------------------------------------------------------------------
                         required time                        101.189    
                         arrival time                         -65.809    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[93][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.979ns  (logic 2.126ns (15.209%)  route 11.853ns (84.791%))
  Logic Levels:           15  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 101.302 - 100.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 51.830 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    48.813    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.883 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.479    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.572 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.258    51.830    core/data_ram/debug_clk
    SLICE_X22Y21         FDRE                                         r  core/data_ram/data_reg[93][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.393    52.223 r  core/data_ram/data_reg[93][2]/Q
                         net (fo=5, routed)           1.485    53.708    core/data_ram/data_reg[93]_33[2]
    SLICE_X25Y36         LUT6 (Prop_lut6_I1_O)        0.070    53.778 r  core/data_ram/i___233_i_53/O
                         net (fo=1, routed)           0.000    53.778    core/data_ram/i___233_i_53_n_0
    SLICE_X25Y36         MUXF7 (Prop_muxf7_I0_O)      0.171    53.949 r  core/data_ram/i___233_i_24/O
                         net (fo=1, routed)           0.000    53.949    core/data_ram/i___233_i_24_n_0
    SLICE_X25Y36         MUXF8 (Prop_muxf8_I1_O)      0.067    54.016 r  core/data_ram/i___233_i_9/O
                         net (fo=1, routed)           1.049    55.065    core/data_ram/i___233_i_9_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I3_O)        0.183    55.248 r  core/data_ram/i___233_i_2/O
                         net (fo=1, routed)           0.453    55.701    core/data_ram/i___233_i_2_n_0
    SLICE_X26Y48         LUT4 (Prop_lut4_I2_O)        0.070    55.771 r  core/data_ram/i___233/O
                         net (fo=1, routed)           0.336    56.107    core/data_ram/i___233_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.070    56.177 r  core/data_ram/MDR_WB[26]_i_3/O
                         net (fo=1, routed)           0.513    56.689    core/mux_csrout/RAMout_MEM[21]
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.070    56.759 r  core/mux_csrout/MDR_WB[26]_i_1/O
                         net (fo=5, routed)           0.493    57.253    core/hazard_unit/Datai[18]
    SLICE_X20Y46         LUT4 (Prop_lut4_I2_O)        0.070    57.323 r  core/hazard_unit/A_EX[26]_i_2/O
                         net (fo=1, routed)           0.352    57.674    core/hazard_unit/A_EX[26]_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.070    57.744 r  core/hazard_unit/A_EX[26]_i_1/O
                         net (fo=6, routed)           0.752    58.497    core/reg_EXE_MEM/rs1_data_ID[4]
    SLICE_X16Y43         LUT4 (Prop_lut4_I3_O)        0.070    58.567 r  core/reg_EXE_MEM/Q[31]_i_31/O
                         net (fo=1, routed)           0.000    58.567    core/cmp_ID/Q[31]_i_15_1[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    58.983 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824    59.807    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    59.877 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    60.359    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    60.429 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.315    61.744    core/reg_IF_ID/Branch_ctrl
    SLICE_X20Y57         LUT2 (Prop_lut2_I0_O)        0.077    61.821 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.964    62.785    core/reg_IF_ID/flush02_out
    SLICE_X27Y56         LUT2 (Prop_lut2_I1_O)        0.189    62.974 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.835    65.809    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X13Y56         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    98.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.761 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.378 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.924   101.302    core/reg_IF_ID/debug_clk
    SLICE_X13Y56         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/C
                         clock pessimism              0.222   101.524    
                         clock uncertainty           -0.095   101.429    
    SLICE_X13Y56         FDCE (Setup_fdce_C_CE)      -0.240   101.189    core/reg_IF_ID/PCurrent_ID_reg[24]
  -------------------------------------------------------------------
                         required time                        101.189    
                         arrival time                         -65.809    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[93][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.979ns  (logic 2.126ns (15.209%)  route 11.853ns (84.791%))
  Logic Levels:           15  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 101.302 - 100.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 51.830 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    48.813    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.883 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.479    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.572 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.258    51.830    core/data_ram/debug_clk
    SLICE_X22Y21         FDRE                                         r  core/data_ram/data_reg[93][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.393    52.223 r  core/data_ram/data_reg[93][2]/Q
                         net (fo=5, routed)           1.485    53.708    core/data_ram/data_reg[93]_33[2]
    SLICE_X25Y36         LUT6 (Prop_lut6_I1_O)        0.070    53.778 r  core/data_ram/i___233_i_53/O
                         net (fo=1, routed)           0.000    53.778    core/data_ram/i___233_i_53_n_0
    SLICE_X25Y36         MUXF7 (Prop_muxf7_I0_O)      0.171    53.949 r  core/data_ram/i___233_i_24/O
                         net (fo=1, routed)           0.000    53.949    core/data_ram/i___233_i_24_n_0
    SLICE_X25Y36         MUXF8 (Prop_muxf8_I1_O)      0.067    54.016 r  core/data_ram/i___233_i_9/O
                         net (fo=1, routed)           1.049    55.065    core/data_ram/i___233_i_9_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I3_O)        0.183    55.248 r  core/data_ram/i___233_i_2/O
                         net (fo=1, routed)           0.453    55.701    core/data_ram/i___233_i_2_n_0
    SLICE_X26Y48         LUT4 (Prop_lut4_I2_O)        0.070    55.771 r  core/data_ram/i___233/O
                         net (fo=1, routed)           0.336    56.107    core/data_ram/i___233_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.070    56.177 r  core/data_ram/MDR_WB[26]_i_3/O
                         net (fo=1, routed)           0.513    56.689    core/mux_csrout/RAMout_MEM[21]
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.070    56.759 r  core/mux_csrout/MDR_WB[26]_i_1/O
                         net (fo=5, routed)           0.493    57.253    core/hazard_unit/Datai[18]
    SLICE_X20Y46         LUT4 (Prop_lut4_I2_O)        0.070    57.323 r  core/hazard_unit/A_EX[26]_i_2/O
                         net (fo=1, routed)           0.352    57.674    core/hazard_unit/A_EX[26]_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.070    57.744 r  core/hazard_unit/A_EX[26]_i_1/O
                         net (fo=6, routed)           0.752    58.497    core/reg_EXE_MEM/rs1_data_ID[4]
    SLICE_X16Y43         LUT4 (Prop_lut4_I3_O)        0.070    58.567 r  core/reg_EXE_MEM/Q[31]_i_31/O
                         net (fo=1, routed)           0.000    58.567    core/cmp_ID/Q[31]_i_15_1[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    58.983 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824    59.807    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    59.877 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    60.359    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    60.429 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.315    61.744    core/reg_IF_ID/Branch_ctrl
    SLICE_X20Y57         LUT2 (Prop_lut2_I0_O)        0.077    61.821 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.964    62.785    core/reg_IF_ID/flush02_out
    SLICE_X27Y56         LUT2 (Prop_lut2_I1_O)        0.189    62.974 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.835    65.809    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X13Y56         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    98.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.761 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.378 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.924   101.302    core/reg_IF_ID/debug_clk
    SLICE_X13Y56         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
                         clock pessimism              0.222   101.524    
                         clock uncertainty           -0.095   101.429    
    SLICE_X13Y56         FDCE (Setup_fdce_C_CE)      -0.240   101.189    core/reg_IF_ID/PCurrent_ID_reg[26]
  -------------------------------------------------------------------
                         required time                        101.189    
                         arrival time                         -65.809    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[93][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.979ns  (logic 2.126ns (15.209%)  route 11.853ns (84.791%))
  Logic Levels:           15  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 101.302 - 100.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 51.830 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    48.813    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.883 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.479    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.572 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.258    51.830    core/data_ram/debug_clk
    SLICE_X22Y21         FDRE                                         r  core/data_ram/data_reg[93][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.393    52.223 r  core/data_ram/data_reg[93][2]/Q
                         net (fo=5, routed)           1.485    53.708    core/data_ram/data_reg[93]_33[2]
    SLICE_X25Y36         LUT6 (Prop_lut6_I1_O)        0.070    53.778 r  core/data_ram/i___233_i_53/O
                         net (fo=1, routed)           0.000    53.778    core/data_ram/i___233_i_53_n_0
    SLICE_X25Y36         MUXF7 (Prop_muxf7_I0_O)      0.171    53.949 r  core/data_ram/i___233_i_24/O
                         net (fo=1, routed)           0.000    53.949    core/data_ram/i___233_i_24_n_0
    SLICE_X25Y36         MUXF8 (Prop_muxf8_I1_O)      0.067    54.016 r  core/data_ram/i___233_i_9/O
                         net (fo=1, routed)           1.049    55.065    core/data_ram/i___233_i_9_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I3_O)        0.183    55.248 r  core/data_ram/i___233_i_2/O
                         net (fo=1, routed)           0.453    55.701    core/data_ram/i___233_i_2_n_0
    SLICE_X26Y48         LUT4 (Prop_lut4_I2_O)        0.070    55.771 r  core/data_ram/i___233/O
                         net (fo=1, routed)           0.336    56.107    core/data_ram/i___233_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.070    56.177 r  core/data_ram/MDR_WB[26]_i_3/O
                         net (fo=1, routed)           0.513    56.689    core/mux_csrout/RAMout_MEM[21]
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.070    56.759 r  core/mux_csrout/MDR_WB[26]_i_1/O
                         net (fo=5, routed)           0.493    57.253    core/hazard_unit/Datai[18]
    SLICE_X20Y46         LUT4 (Prop_lut4_I2_O)        0.070    57.323 r  core/hazard_unit/A_EX[26]_i_2/O
                         net (fo=1, routed)           0.352    57.674    core/hazard_unit/A_EX[26]_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.070    57.744 r  core/hazard_unit/A_EX[26]_i_1/O
                         net (fo=6, routed)           0.752    58.497    core/reg_EXE_MEM/rs1_data_ID[4]
    SLICE_X16Y43         LUT4 (Prop_lut4_I3_O)        0.070    58.567 r  core/reg_EXE_MEM/Q[31]_i_31/O
                         net (fo=1, routed)           0.000    58.567    core/cmp_ID/Q[31]_i_15_1[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    58.983 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824    59.807    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    59.877 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    60.359    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    60.429 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.315    61.744    core/reg_IF_ID/Branch_ctrl
    SLICE_X20Y57         LUT2 (Prop_lut2_I0_O)        0.077    61.821 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.964    62.785    core/reg_IF_ID/flush02_out
    SLICE_X27Y56         LUT2 (Prop_lut2_I1_O)        0.189    62.974 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.835    65.809    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X13Y56         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    98.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.761 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.378 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.924   101.302    core/reg_IF_ID/debug_clk
    SLICE_X13Y56         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/C
                         clock pessimism              0.222   101.524    
                         clock uncertainty           -0.095   101.429    
    SLICE_X13Y56         FDCE (Setup_fdce_C_CE)      -0.240   101.189    core/reg_IF_ID/PCurrent_ID_reg[28]
  -------------------------------------------------------------------
                         required time                        101.189    
                         arrival time                         -65.809    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[93][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.979ns  (logic 2.126ns (15.209%)  route 11.853ns (84.791%))
  Logic Levels:           15  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 101.302 - 100.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 51.830 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    48.813    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.883 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.479    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.572 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.258    51.830    core/data_ram/debug_clk
    SLICE_X22Y21         FDRE                                         r  core/data_ram/data_reg[93][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.393    52.223 r  core/data_ram/data_reg[93][2]/Q
                         net (fo=5, routed)           1.485    53.708    core/data_ram/data_reg[93]_33[2]
    SLICE_X25Y36         LUT6 (Prop_lut6_I1_O)        0.070    53.778 r  core/data_ram/i___233_i_53/O
                         net (fo=1, routed)           0.000    53.778    core/data_ram/i___233_i_53_n_0
    SLICE_X25Y36         MUXF7 (Prop_muxf7_I0_O)      0.171    53.949 r  core/data_ram/i___233_i_24/O
                         net (fo=1, routed)           0.000    53.949    core/data_ram/i___233_i_24_n_0
    SLICE_X25Y36         MUXF8 (Prop_muxf8_I1_O)      0.067    54.016 r  core/data_ram/i___233_i_9/O
                         net (fo=1, routed)           1.049    55.065    core/data_ram/i___233_i_9_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I3_O)        0.183    55.248 r  core/data_ram/i___233_i_2/O
                         net (fo=1, routed)           0.453    55.701    core/data_ram/i___233_i_2_n_0
    SLICE_X26Y48         LUT4 (Prop_lut4_I2_O)        0.070    55.771 r  core/data_ram/i___233/O
                         net (fo=1, routed)           0.336    56.107    core/data_ram/i___233_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.070    56.177 r  core/data_ram/MDR_WB[26]_i_3/O
                         net (fo=1, routed)           0.513    56.689    core/mux_csrout/RAMout_MEM[21]
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.070    56.759 r  core/mux_csrout/MDR_WB[26]_i_1/O
                         net (fo=5, routed)           0.493    57.253    core/hazard_unit/Datai[18]
    SLICE_X20Y46         LUT4 (Prop_lut4_I2_O)        0.070    57.323 r  core/hazard_unit/A_EX[26]_i_2/O
                         net (fo=1, routed)           0.352    57.674    core/hazard_unit/A_EX[26]_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.070    57.744 r  core/hazard_unit/A_EX[26]_i_1/O
                         net (fo=6, routed)           0.752    58.497    core/reg_EXE_MEM/rs1_data_ID[4]
    SLICE_X16Y43         LUT4 (Prop_lut4_I3_O)        0.070    58.567 r  core/reg_EXE_MEM/Q[31]_i_31/O
                         net (fo=1, routed)           0.000    58.567    core/cmp_ID/Q[31]_i_15_1[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    58.983 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824    59.807    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    59.877 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    60.359    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    60.429 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.315    61.744    core/reg_IF_ID/Branch_ctrl
    SLICE_X20Y57         LUT2 (Prop_lut2_I0_O)        0.077    61.821 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.964    62.785    core/reg_IF_ID/flush02_out
    SLICE_X27Y56         LUT2 (Prop_lut2_I1_O)        0.189    62.974 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.835    65.809    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X13Y56         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    98.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.761 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.378 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.924   101.302    core/reg_IF_ID/debug_clk
    SLICE_X13Y56         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[29]/C
                         clock pessimism              0.222   101.524    
                         clock uncertainty           -0.095   101.429    
    SLICE_X13Y56         FDCE (Setup_fdce_C_CE)      -0.240   101.189    core/reg_IF_ID/PCurrent_ID_reg[29]
  -------------------------------------------------------------------
                         required time                        101.189    
                         arrival time                         -65.809    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             36.031ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[93][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.395ns  (logic 2.126ns (15.872%)  route 11.269ns (84.128%))
  Logic Levels:           15  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 101.369 - 100.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 51.830 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    48.813    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.883 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.479    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.572 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.258    51.830    core/data_ram/debug_clk
    SLICE_X22Y21         FDRE                                         r  core/data_ram/data_reg[93][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.393    52.223 r  core/data_ram/data_reg[93][2]/Q
                         net (fo=5, routed)           1.485    53.708    core/data_ram/data_reg[93]_33[2]
    SLICE_X25Y36         LUT6 (Prop_lut6_I1_O)        0.070    53.778 r  core/data_ram/i___233_i_53/O
                         net (fo=1, routed)           0.000    53.778    core/data_ram/i___233_i_53_n_0
    SLICE_X25Y36         MUXF7 (Prop_muxf7_I0_O)      0.171    53.949 r  core/data_ram/i___233_i_24/O
                         net (fo=1, routed)           0.000    53.949    core/data_ram/i___233_i_24_n_0
    SLICE_X25Y36         MUXF8 (Prop_muxf8_I1_O)      0.067    54.016 r  core/data_ram/i___233_i_9/O
                         net (fo=1, routed)           1.049    55.065    core/data_ram/i___233_i_9_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I3_O)        0.183    55.248 r  core/data_ram/i___233_i_2/O
                         net (fo=1, routed)           0.453    55.701    core/data_ram/i___233_i_2_n_0
    SLICE_X26Y48         LUT4 (Prop_lut4_I2_O)        0.070    55.771 r  core/data_ram/i___233/O
                         net (fo=1, routed)           0.336    56.107    core/data_ram/i___233_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.070    56.177 r  core/data_ram/MDR_WB[26]_i_3/O
                         net (fo=1, routed)           0.513    56.689    core/mux_csrout/RAMout_MEM[21]
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.070    56.759 r  core/mux_csrout/MDR_WB[26]_i_1/O
                         net (fo=5, routed)           0.493    57.253    core/hazard_unit/Datai[18]
    SLICE_X20Y46         LUT4 (Prop_lut4_I2_O)        0.070    57.323 r  core/hazard_unit/A_EX[26]_i_2/O
                         net (fo=1, routed)           0.352    57.674    core/hazard_unit/A_EX[26]_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.070    57.744 r  core/hazard_unit/A_EX[26]_i_1/O
                         net (fo=6, routed)           0.752    58.497    core/reg_EXE_MEM/rs1_data_ID[4]
    SLICE_X16Y43         LUT4 (Prop_lut4_I3_O)        0.070    58.567 r  core/reg_EXE_MEM/Q[31]_i_31/O
                         net (fo=1, routed)           0.000    58.567    core/cmp_ID/Q[31]_i_15_1[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    58.983 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824    59.807    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    59.877 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    60.359    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    60.429 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.315    61.744    core/reg_IF_ID/Branch_ctrl
    SLICE_X20Y57         LUT2 (Prop_lut2_I0_O)        0.077    61.821 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.964    62.785    core/reg_IF_ID/flush02_out
    SLICE_X27Y56         LUT2 (Prop_lut2_I1_O)        0.189    62.974 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.251    65.225    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X7Y52          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    98.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.761 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.378 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.991   101.369    core/reg_IF_ID/debug_clk
    SLICE_X7Y52          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/C
                         clock pessimism              0.222   101.591    
                         clock uncertainty           -0.095   101.496    
    SLICE_X7Y52          FDCE (Setup_fdce_C_CE)      -0.240   101.256    core/reg_IF_ID/PCurrent_ID_reg[25]
  -------------------------------------------------------------------
                         required time                        101.256    
                         arrival time                         -65.225    
  -------------------------------------------------------------------
                         slack                                 36.031    

Slack (MET) :             36.113ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[82][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.824ns  (logic 0.618ns (4.471%)  route 13.206ns (95.529%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 51.496 - 50.000 ) 
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    -1.187    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.117 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.521    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.428 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.268     1.840    core/reg_EXE_MEM/debug_clk
    SLICE_X24Y38         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.338     2.178 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=345, routed)         5.798     7.975    core/data_ram/ALUO_MEM[6]
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.070     8.045 f  core/data_ram/i___18_i_1/O
                         net (fo=91, routed)          3.519    11.565    core/data_ram/i___18_i_1_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I3_O)        0.070    11.635 r  core/data_ram/data[82][7]_i_3/O
                         net (fo=8, routed)           2.352    13.987    core/data_ram/data[82][7]_i_3_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.070    14.057 f  core/data_ram/data[82][1]_i_2/O
                         net (fo=1, routed)           1.537    15.593    core/data_ram/data[82][1]_i_2_n_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I4_O)        0.070    15.663 r  core/data_ram/data[82][1]_i_1/O
                         net (fo=1, routed)           0.000    15.663    core/data_ram/data[82][1]_i_1_n_0
    SLICE_X24Y34         FDRE                                         r  core/data_ram/data_reg[82][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    48.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.761 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.378 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.118    51.496    core/data_ram/debug_clk
    SLICE_X24Y34         FDRE                                         r  core/data_ram/data_reg[82][1]/C  (IS_INVERTED)
                         clock pessimism              0.313    51.809    
                         clock uncertainty           -0.095    51.714    
    SLICE_X24Y34         FDRE (Setup_fdre_C_D)        0.062    51.776    core/data_ram/data_reg[82][1]
  -------------------------------------------------------------------
                         required time                         51.776    
                         arrival time                         -15.663    
  -------------------------------------------------------------------
                         slack                                 36.113    

Slack (MET) :             36.206ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[93][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.510ns  (logic 2.126ns (15.736%)  route 11.384ns (84.264%))
  Logic Levels:           15  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 101.578 - 100.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 51.830 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    48.813    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.883 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.479    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.572 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.258    51.830    core/data_ram/debug_clk
    SLICE_X22Y21         FDRE                                         r  core/data_ram/data_reg[93][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.393    52.223 r  core/data_ram/data_reg[93][2]/Q
                         net (fo=5, routed)           1.485    53.708    core/data_ram/data_reg[93]_33[2]
    SLICE_X25Y36         LUT6 (Prop_lut6_I1_O)        0.070    53.778 r  core/data_ram/i___233_i_53/O
                         net (fo=1, routed)           0.000    53.778    core/data_ram/i___233_i_53_n_0
    SLICE_X25Y36         MUXF7 (Prop_muxf7_I0_O)      0.171    53.949 r  core/data_ram/i___233_i_24/O
                         net (fo=1, routed)           0.000    53.949    core/data_ram/i___233_i_24_n_0
    SLICE_X25Y36         MUXF8 (Prop_muxf8_I1_O)      0.067    54.016 r  core/data_ram/i___233_i_9/O
                         net (fo=1, routed)           1.049    55.065    core/data_ram/i___233_i_9_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I3_O)        0.183    55.248 r  core/data_ram/i___233_i_2/O
                         net (fo=1, routed)           0.453    55.701    core/data_ram/i___233_i_2_n_0
    SLICE_X26Y48         LUT4 (Prop_lut4_I2_O)        0.070    55.771 r  core/data_ram/i___233/O
                         net (fo=1, routed)           0.336    56.107    core/data_ram/i___233_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.070    56.177 r  core/data_ram/MDR_WB[26]_i_3/O
                         net (fo=1, routed)           0.513    56.689    core/mux_csrout/RAMout_MEM[21]
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.070    56.759 r  core/mux_csrout/MDR_WB[26]_i_1/O
                         net (fo=5, routed)           0.493    57.253    core/hazard_unit/Datai[18]
    SLICE_X20Y46         LUT4 (Prop_lut4_I2_O)        0.070    57.323 r  core/hazard_unit/A_EX[26]_i_2/O
                         net (fo=1, routed)           0.352    57.674    core/hazard_unit/A_EX[26]_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.070    57.744 r  core/hazard_unit/A_EX[26]_i_1/O
                         net (fo=6, routed)           0.752    58.497    core/reg_EXE_MEM/rs1_data_ID[4]
    SLICE_X16Y43         LUT4 (Prop_lut4_I3_O)        0.070    58.567 r  core/reg_EXE_MEM/Q[31]_i_31/O
                         net (fo=1, routed)           0.000    58.567    core/cmp_ID/Q[31]_i_15_1[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    58.983 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824    59.807    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    59.877 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    60.359    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    60.429 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.315    61.744    core/reg_IF_ID/Branch_ctrl
    SLICE_X20Y57         LUT2 (Prop_lut2_I0_O)        0.077    61.821 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.964    62.785    core/reg_IF_ID/flush02_out
    SLICE_X27Y56         LUT2 (Prop_lut2_I1_O)        0.189    62.974 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.366    65.340    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    98.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.761 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.378 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.199   101.578    core/reg_IF_ID/debug_clk
    SLICE_X3Y42          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/C
                         clock pessimism              0.303   101.881    
                         clock uncertainty           -0.095   101.786    
    SLICE_X3Y42          FDCE (Setup_fdce_C_CE)      -0.240   101.546    core/reg_IF_ID/PCurrent_ID_reg[6]
  -------------------------------------------------------------------
                         required time                        101.546    
                         arrival time                         -65.340    
  -------------------------------------------------------------------
                         slack                                 36.206    

Slack (MET) :             36.206ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[93][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.510ns  (logic 2.126ns (15.736%)  route 11.384ns (84.264%))
  Logic Levels:           15  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 101.578 - 100.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 51.830 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    48.813    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.883 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.479    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.572 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.258    51.830    core/data_ram/debug_clk
    SLICE_X22Y21         FDRE                                         r  core/data_ram/data_reg[93][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.393    52.223 r  core/data_ram/data_reg[93][2]/Q
                         net (fo=5, routed)           1.485    53.708    core/data_ram/data_reg[93]_33[2]
    SLICE_X25Y36         LUT6 (Prop_lut6_I1_O)        0.070    53.778 r  core/data_ram/i___233_i_53/O
                         net (fo=1, routed)           0.000    53.778    core/data_ram/i___233_i_53_n_0
    SLICE_X25Y36         MUXF7 (Prop_muxf7_I0_O)      0.171    53.949 r  core/data_ram/i___233_i_24/O
                         net (fo=1, routed)           0.000    53.949    core/data_ram/i___233_i_24_n_0
    SLICE_X25Y36         MUXF8 (Prop_muxf8_I1_O)      0.067    54.016 r  core/data_ram/i___233_i_9/O
                         net (fo=1, routed)           1.049    55.065    core/data_ram/i___233_i_9_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I3_O)        0.183    55.248 r  core/data_ram/i___233_i_2/O
                         net (fo=1, routed)           0.453    55.701    core/data_ram/i___233_i_2_n_0
    SLICE_X26Y48         LUT4 (Prop_lut4_I2_O)        0.070    55.771 r  core/data_ram/i___233/O
                         net (fo=1, routed)           0.336    56.107    core/data_ram/i___233_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.070    56.177 r  core/data_ram/MDR_WB[26]_i_3/O
                         net (fo=1, routed)           0.513    56.689    core/mux_csrout/RAMout_MEM[21]
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.070    56.759 r  core/mux_csrout/MDR_WB[26]_i_1/O
                         net (fo=5, routed)           0.493    57.253    core/hazard_unit/Datai[18]
    SLICE_X20Y46         LUT4 (Prop_lut4_I2_O)        0.070    57.323 r  core/hazard_unit/A_EX[26]_i_2/O
                         net (fo=1, routed)           0.352    57.674    core/hazard_unit/A_EX[26]_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.070    57.744 r  core/hazard_unit/A_EX[26]_i_1/O
                         net (fo=6, routed)           0.752    58.497    core/reg_EXE_MEM/rs1_data_ID[4]
    SLICE_X16Y43         LUT4 (Prop_lut4_I3_O)        0.070    58.567 r  core/reg_EXE_MEM/Q[31]_i_31/O
                         net (fo=1, routed)           0.000    58.567    core/cmp_ID/Q[31]_i_15_1[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    58.983 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824    59.807    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    59.877 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    60.359    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    60.429 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.315    61.744    core/reg_IF_ID/Branch_ctrl
    SLICE_X20Y57         LUT2 (Prop_lut2_I0_O)        0.077    61.821 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.964    62.785    core/reg_IF_ID/flush02_out
    SLICE_X27Y56         LUT2 (Prop_lut2_I1_O)        0.189    62.974 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.366    65.340    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    98.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.761 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.378 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.199   101.578    core/reg_IF_ID/debug_clk
    SLICE_X3Y42          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[7]/C
                         clock pessimism              0.303   101.881    
                         clock uncertainty           -0.095   101.786    
    SLICE_X3Y42          FDCE (Setup_fdce_C_CE)      -0.240   101.546    core/reg_IF_ID/PCurrent_ID_reg[7]
  -------------------------------------------------------------------
                         required time                        101.546    
                         arrival time                         -65.340    
  -------------------------------------------------------------------
                         slack                                 36.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/mem_r_MEM_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/exp_vector_WB_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.169ns (28.626%)  route 0.421ns (71.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.933     0.611    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y53          FDCE                                         r  core/reg_EXE_MEM/mem_r_MEM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDCE (Prop_fdce_C_Q)         0.132     0.743 r  core/reg_EXE_MEM/mem_r_MEM_reg/Q
                         net (fo=2, routed)           0.421     1.165    core/reg_EXE_MEM/mem_r_MEM
    SLICE_X3Y49          LUT4 (Prop_lut4_I0_O)        0.037     1.202 r  core/reg_EXE_MEM/exp_vector_WB[1]_i_1/O
                         net (fo=1, routed)           0.000     1.202    core/reg_MEM_WB/exp_vector_WB_reg[1]_0
    SLICE_X3Y49          FDCE                                         r  core/reg_MEM_WB/exp_vector_WB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.305     0.854    core/reg_MEM_WB/debug_clk
    SLICE_X3Y49          FDCE                                         r  core/reg_MEM_WB/exp_vector_WB_reg[1]/C
                         clock pessimism              0.116     0.970    
    SLICE_X3Y49          FDCE (Hold_fdce_C_D)         0.110     1.080    core/reg_MEM_WB/exp_vector_WB_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.132ns (34.536%)  route 0.250ns (65.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.712ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.970     0.648    core/reg_EXE_MEM/debug_clk
    SLICE_X25Y49         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.132     0.780 r  core/reg_EXE_MEM/ALUO_MEM_reg[25]/Q
                         net (fo=5, routed)           0.250     1.031    core/reg_MEM_WB/ALUO_WB_reg[31]_1[21]
    SLICE_X28Y52         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.162     0.712    core/reg_MEM_WB/debug_clk
    SLICE_X28Y52         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[25]/C
                         clock pessimism              0.116     0.828    
    SLICE_X28Y52         FDRE (Hold_fdre_C_D)         0.078     0.906    core/reg_MEM_WB/ALUO_WB_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.169ns (27.930%)  route 0.436ns (72.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.933     0.611    core/reg_EXE_MEM/debug_clk
    SLICE_X4Y51          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.132     0.743 r  core/reg_EXE_MEM/IR_MEM_reg[17]/Q
                         net (fo=2, routed)           0.436     1.179    core/reg_EXE_MEM/inst_MEM[11]
    SLICE_X1Y45          LUT3 (Prop_lut3_I0_O)        0.037     1.216 r  core/reg_EXE_MEM/IR_WB[17]_i_1/O
                         net (fo=1, routed)           0.000     1.216    core/reg_MEM_WB/p_0_in_0[15]
    SLICE_X1Y45          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.304     0.853    core/reg_MEM_WB/debug_clk
    SLICE_X1Y45          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[17]/C
                         clock pessimism              0.116     0.969    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.110     1.079    core/reg_MEM_WB/IR_WB_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/csr_w_imm_mux_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.132ns (52.967%)  route 0.117ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.881     0.559    core/reg_ID_EX/debug_clk
    SLICE_X30Y54         FDRE                                         r  core/reg_ID_EX/csr_w_imm_mux_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.132     0.691 r  core/reg_ID_EX/csr_w_imm_mux_EX_reg/Q
                         net (fo=1, routed)           0.117     0.808    core/reg_EXE_MEM/csr_w_imm_mux_EX
    SLICE_X29Y55         FDRE                                         r  core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.161     0.711    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y55         FDRE                                         r  core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg/C
                         clock pessimism             -0.135     0.575    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.075     0.650    core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.149ns (33.269%)  route 0.299ns (66.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    -0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.980     0.658    core/REG_PC/debug_clk
    SLICE_X10Y49         FDCE                                         r  core/REG_PC/Q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.149     0.807 r  core/REG_PC/Q_reg[30]/Q
                         net (fo=5, routed)           0.299     1.106    core/reg_IF_ID/PCurrent_ID_reg[31]_2[30]
    SLICE_X5Y50          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.212     0.762    core/reg_IF_ID/debug_clk
    SLICE_X5Y50          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/C
                         clock pessimism              0.116     0.878    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.070     0.948    core/reg_IF_ID/PCurrent_ID_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/mem_r_EX_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/mem_r_MEM_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.184ns (66.359%)  route 0.093ns (33.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.933     0.611    core/reg_ID_EX/debug_clk
    SLICE_X6Y53          FDCE                                         r  core/reg_ID_EX/mem_r_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.149     0.760 r  core/reg_ID_EX/mem_r_EX_reg/Q
                         net (fo=1, routed)           0.093     0.854    core/reg_ID_EX/mem_r_EXE
    SLICE_X7Y53          LUT3 (Prop_lut3_I0_O)        0.035     0.889 r  core/reg_ID_EX/mem_r_MEM_i_1/O
                         net (fo=1, routed)           0.000     0.889    core/reg_EXE_MEM/mem_r_MEM_reg_1
    SLICE_X7Y53          FDCE                                         r  core/reg_EXE_MEM/mem_r_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.212     0.762    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y53          FDCE                                         r  core/reg_EXE_MEM/mem_r_MEM_reg/C
                         clock pessimism             -0.137     0.624    
    SLICE_X7Y53          FDCE (Hold_fdce_C_D)         0.102     0.726    core/reg_EXE_MEM/mem_r_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 core/exp_unit/FSM_onehot_next_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr_w_reg/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 fall@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.277ns  (logic 0.200ns (72.300%)  route 0.077ns (27.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.718ns = ( 50.718 - 50.000 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 50.567 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506    50.506 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618    51.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    47.117 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    48.457    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    48.498 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    49.300    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    49.335 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    49.637    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    49.678 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.889    50.567    core/exp_unit/debug_clk
    SLICE_X11Y65         FDRE                                         r  core/exp_unit/FSM_onehot_next_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.123    50.690 r  core/exp_unit/FSM_onehot_next_state_reg[2]/Q
                         net (fo=14, routed)          0.077    50.767    core/exp_unit_n_35
    SLICE_X11Y65         LUT5 (Prop_lut5_I3_O)        0.077    50.844 r  core/csr_w_i_1/O
                         net (fo=1, routed)           0.000    50.844    core/exp_unit/csr_w_reg_1
    SLICE_X11Y65         FDRE                                         r  core/exp_unit/csr_w_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554    50.554 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656    51.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    46.571 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    47.978    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    48.021 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    49.125    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    49.169 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    49.506    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    49.549 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.168    50.718    core/exp_unit/debug_clk
    SLICE_X11Y65         FDRE                                         r  core/exp_unit/csr_w_reg/C  (IS_INVERTED)
                         clock pessimism             -0.150    50.567    
    SLICE_X11Y65         FDRE (Hold_fdre_C_D)         0.111    50.678    core/exp_unit/csr_w_reg
  -------------------------------------------------------------------
                         required time                        -50.678    
                         arrival time                          50.844    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 core/exp_unit/FSM_onehot_next_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/ret_mux_reg/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 fall@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.279ns  (logic 0.200ns (71.707%)  route 0.079ns (28.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.761ns = ( 50.761 - 50.000 ) 
    Source Clock Delay      (SCD):    0.610ns = ( 50.610 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506    50.506 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618    51.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    47.117 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    48.457    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    48.498 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    49.300    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    49.335 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    49.637    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    49.678 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.932    50.610    core/exp_unit/debug_clk
    SLICE_X7Y55          FDRE                                         r  core/exp_unit/FSM_onehot_next_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.123    50.733 r  core/exp_unit/FSM_onehot_next_state_reg[1]/Q
                         net (fo=45, routed)          0.079    50.812    core/csr_raddr0
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.077    50.889 r  core/ret_mux_i_1/O
                         net (fo=1, routed)           0.000    50.889    core/exp_unit/ret_mux_reg_0
    SLICE_X7Y55          FDRE                                         r  core/exp_unit/ret_mux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554    50.554 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656    51.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    46.571 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    47.978    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    48.021 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    49.125    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    49.169 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    49.506    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    49.549 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.211    50.761    core/exp_unit/debug_clk
    SLICE_X7Y55          FDRE                                         r  core/exp_unit/ret_mux_reg/C  (IS_INVERTED)
                         clock pessimism             -0.150    50.610    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.111    50.721    core/exp_unit/ret_mux_reg
  -------------------------------------------------------------------
                         required time                        -50.721    
                         arrival time                          50.889    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.132ns (46.569%)  route 0.151ns (53.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.979     0.657    core/REG_PC/debug_clk
    SLICE_X11Y43         FDCE                                         r  core/REG_PC/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDCE (Prop_fdce_C_Q)         0.132     0.789 r  core/REG_PC/Q_reg[11]/Q
                         net (fo=5, routed)           0.151     0.941    core/reg_IF_ID/PCurrent_ID_reg[31]_2[11]
    SLICE_X9Y44          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.265     0.814    core/reg_IF_ID/debug_clk
    SLICE_X9Y44          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/C
                         clock pessimism             -0.128     0.686    
    SLICE_X9Y44          FDCE (Hold_fdce_C_D)         0.075     0.761    core/reg_IF_ID/PCurrent_ID_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.132ns (50.655%)  route 0.129ns (49.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.020     0.698    core/reg_EXE_MEM/debug_clk
    SLICE_X3Y45          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.132     0.830 r  core/reg_EXE_MEM/PCurrent_MEM_reg[12]/Q
                         net (fo=3, routed)           0.129     0.959    core/reg_MEM_WB/PC_MEM[12]
    SLICE_X3Y45          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.304     0.853    core/reg_MEM_WB/debug_clk
    SLICE_X3Y45          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[12]/C
                         clock pessimism             -0.155     0.698    
    SLICE_X3Y45          FDCE (Hold_fdce_C_D)         0.077     0.775    core/reg_MEM_WB/PCurrent_WB_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y13      rst_all_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y8       rst_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y11      rst_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y11      rst_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y11      rst_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y11      rst_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y11      rst_count_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y13      rst_all_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y13      rst_all_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y8       rst_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y8       rst_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y11      rst_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y11      rst_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y11      rst_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y11      rst_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y11      rst_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y11      rst_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y13      rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y13      rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y8       rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y8       rst_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y11      rst_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y11      rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y11      rst_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y11      rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y11      rst_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y11      rst_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -1.294ns,  Total Violation       -7.320ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.294ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.867ns  (logic 2.325ns (21.394%)  route 8.542ns (78.606%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 8.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X16Y69         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.635    -0.027    vga/U12/ADDR[0]
    SLICE_X15Y69         LUT4 (Prop_lut4_I2_O)        0.070     0.043 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.543    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y69         LUT4 (Prop_lut4_I1_O)        0.070     0.613 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.669     1.282    vga/U12/R[3]_i_15_n_0
    SLICE_X14Y68         LUT5 (Prop_lut5_I1_O)        0.070     1.352 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.314     1.665    vga/U12/data_buf_reg_0_3_0_5_i_71_n_0
    SLICE_X15Y67         LUT3 (Prop_lut3_I1_O)        0.070     1.735 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.329     2.064    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X15Y67         LUT2 (Prop_lut2_I1_O)        0.070     2.134 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     2.134    vga/U12/data_buf_reg_0_3_0_5_i_78_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     2.579 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[2]
                         net (fo=4, routed)           0.699     3.278    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X14Y68         LUT6 (Prop_lut6_I1_O)        0.175     3.453 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.379     3.832    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I5_O)        0.070     3.902 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.495     4.397    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.070     4.467 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.432     5.900    vga/data_buf_reg_0_3_6_11/ADDRB1
    SLICE_X8Y44          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.083     5.983 f  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           1.367     7.350    vga/U12/number0[8]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.200     7.550 f  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     7.550    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X10Y63         MUXF7 (Prop_muxf7_I1_O)      0.158     7.708 f  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.782     8.489    vga/U12/number__0[0]
    SLICE_X13Y66         LUT4 (Prop_lut4_I0_O)        0.175     8.664 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.260     8.925    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X12Y68         LUT2 (Prop_lut2_I1_O)        0.070     8.995 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.373     9.368    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.070     9.438 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.309     9.747    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X11Y69         LUT4 (Prop_lut4_I0_O)        0.070     9.817 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     9.817    vga/U12_n_113
    SLICE_X11Y69         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.913     8.892    vga/CLK_OUT1
    SLICE_X11Y69         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.223     8.669    
                         clock uncertainty           -0.201     8.467    
    SLICE_X11Y69         FDRE (Setup_fdre_C_D)        0.056     8.523    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                 -1.294    

Slack (VIOLATED) :        -1.185ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.761ns  (logic 2.344ns (21.783%)  route 8.417ns (78.217%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 8.893 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X16Y69         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.635    -0.027    vga/U12/ADDR[0]
    SLICE_X15Y69         LUT4 (Prop_lut4_I2_O)        0.070     0.043 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.543    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y69         LUT4 (Prop_lut4_I1_O)        0.070     0.613 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.669     1.282    vga/U12/R[3]_i_15_n_0
    SLICE_X14Y68         LUT5 (Prop_lut5_I1_O)        0.070     1.352 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.314     1.665    vga/U12/data_buf_reg_0_3_0_5_i_71_n_0
    SLICE_X15Y67         LUT3 (Prop_lut3_I1_O)        0.070     1.735 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.329     2.064    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X15Y67         LUT2 (Prop_lut2_I1_O)        0.070     2.134 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     2.134    vga/U12/data_buf_reg_0_3_0_5_i_78_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     2.579 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[2]
                         net (fo=4, routed)           0.699     3.278    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X14Y68         LUT6 (Prop_lut6_I1_O)        0.175     3.453 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.379     3.832    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I5_O)        0.070     3.902 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.516     4.418    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I0_O)        0.070     4.488 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.514     6.002    vga/data_buf_reg_0_3_24_29/ADDRB0
    SLICE_X8Y48          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.083     6.085 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           1.245     7.330    vga/U12/number0[26]
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.200     7.530 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.530    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I1_O)      0.175     7.705 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.565     8.270    vga/U12/number__0[2]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.177     8.447 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.338     8.785    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X13Y64         LUT4 (Prop_lut4_I3_O)        0.070     8.855 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.243     9.098    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I2_O)        0.070     9.168 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.473     9.641    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X9Y68          LUT4 (Prop_lut4_I0_O)        0.070     9.711 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     9.711    vga/U12_n_116
    SLICE_X9Y68          FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.914     8.893    vga/CLK_OUT1
    SLICE_X9Y68          FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.223     8.670    
                         clock uncertainty           -0.201     8.468    
    SLICE_X9Y68          FDRE (Setup_fdre_C_D)        0.057     8.525    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                 -1.185    

Slack (VIOLATED) :        -1.149ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.725ns  (logic 2.325ns (21.679%)  route 8.400ns (78.321%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 8.893 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X16Y69         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.635    -0.027    vga/U12/ADDR[0]
    SLICE_X15Y69         LUT4 (Prop_lut4_I2_O)        0.070     0.043 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.543    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y69         LUT4 (Prop_lut4_I1_O)        0.070     0.613 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.669     1.282    vga/U12/R[3]_i_15_n_0
    SLICE_X14Y68         LUT5 (Prop_lut5_I1_O)        0.070     1.352 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.314     1.665    vga/U12/data_buf_reg_0_3_0_5_i_71_n_0
    SLICE_X15Y67         LUT3 (Prop_lut3_I1_O)        0.070     1.735 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.329     2.064    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X15Y67         LUT2 (Prop_lut2_I1_O)        0.070     2.134 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     2.134    vga/U12/data_buf_reg_0_3_0_5_i_78_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     2.579 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[2]
                         net (fo=4, routed)           0.699     3.278    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X14Y68         LUT6 (Prop_lut6_I1_O)        0.175     3.453 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.379     3.832    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I5_O)        0.070     3.902 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.495     4.397    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.070     4.467 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.432     5.900    vga/data_buf_reg_0_3_6_11/ADDRB1
    SLICE_X8Y44          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.083     5.983 f  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           1.367     7.350    vga/U12/number0[8]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.200     7.550 f  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     7.550    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X10Y63         MUXF7 (Prop_muxf7_I1_O)      0.158     7.708 f  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.782     8.489    vga/U12/number__0[0]
    SLICE_X13Y66         LUT4 (Prop_lut4_I0_O)        0.175     8.664 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.260     8.925    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X12Y68         LUT2 (Prop_lut2_I1_O)        0.070     8.995 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.414     9.409    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.070     9.479 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.126     9.605    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X13Y68         LUT4 (Prop_lut4_I0_O)        0.070     9.675 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     9.675    vga/U12_n_112
    SLICE_X13Y68         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.914     8.893    vga/CLK_OUT1
    SLICE_X13Y68         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.223     8.670    
                         clock uncertainty           -0.201     8.468    
    SLICE_X13Y68         FDRE (Setup_fdre_C_D)        0.057     8.525    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                 -1.149    

Slack (VIOLATED) :        -1.052ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.674ns  (logic 2.344ns (21.959%)  route 8.330ns (78.041%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.106ns = ( 8.894 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X16Y69         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.635    -0.027    vga/U12/ADDR[0]
    SLICE_X15Y69         LUT4 (Prop_lut4_I2_O)        0.070     0.043 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.543    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y69         LUT4 (Prop_lut4_I1_O)        0.070     0.613 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.669     1.282    vga/U12/R[3]_i_15_n_0
    SLICE_X14Y68         LUT5 (Prop_lut5_I1_O)        0.070     1.352 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.314     1.665    vga/U12/data_buf_reg_0_3_0_5_i_71_n_0
    SLICE_X15Y67         LUT3 (Prop_lut3_I1_O)        0.070     1.735 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.329     2.064    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X15Y67         LUT2 (Prop_lut2_I1_O)        0.070     2.134 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     2.134    vga/U12/data_buf_reg_0_3_0_5_i_78_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     2.579 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[2]
                         net (fo=4, routed)           0.699     3.278    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X14Y68         LUT6 (Prop_lut6_I1_O)        0.175     3.453 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.379     3.832    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I5_O)        0.070     3.902 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.516     4.418    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I0_O)        0.070     4.488 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.514     6.002    vga/data_buf_reg_0_3_24_29/ADDRB0
    SLICE_X8Y48          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.083     6.085 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           1.245     7.330    vga/U12/number0[26]
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.200     7.530 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.530    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I1_O)      0.175     7.705 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.565     8.270    vga/U12/number__0[2]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.177     8.447 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.343     8.790    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.070     8.860 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.256     9.116    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X12Y67         LUT5 (Prop_lut5_I2_O)        0.070     9.186 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.368     9.554    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X8Y67          LUT4 (Prop_lut4_I0_O)        0.070     9.624 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     9.624    vga/U12_n_114
    SLICE_X8Y67          FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.915     8.894    vga/CLK_OUT1
    SLICE_X8Y67          FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.223     8.671    
                         clock uncertainty           -0.201     8.469    
    SLICE_X8Y67          FDRE (Setup_fdre_C_D)        0.103     8.572    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                 -1.052    

Slack (VIOLATED) :        -1.048ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.622ns  (logic 2.255ns (21.229%)  route 8.367ns (78.771%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 8.893 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X16Y69         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.635    -0.027    vga/U12/ADDR[0]
    SLICE_X15Y69         LUT4 (Prop_lut4_I2_O)        0.070     0.043 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.543    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y69         LUT4 (Prop_lut4_I1_O)        0.070     0.613 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.669     1.282    vga/U12/R[3]_i_15_n_0
    SLICE_X14Y68         LUT5 (Prop_lut5_I1_O)        0.070     1.352 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.314     1.665    vga/U12/data_buf_reg_0_3_0_5_i_71_n_0
    SLICE_X15Y67         LUT3 (Prop_lut3_I1_O)        0.070     1.735 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.329     2.064    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X15Y67         LUT2 (Prop_lut2_I1_O)        0.070     2.134 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     2.134    vga/U12/data_buf_reg_0_3_0_5_i_78_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     2.579 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[2]
                         net (fo=4, routed)           0.699     3.278    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X14Y68         LUT6 (Prop_lut6_I1_O)        0.175     3.453 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.379     3.832    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I5_O)        0.070     3.902 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.495     4.397    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.070     4.467 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.432     5.900    vga/data_buf_reg_0_3_6_11/ADDRB1
    SLICE_X8Y44          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.083     5.983 r  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           1.367     7.350    vga/U12/number0[8]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.200     7.550 r  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     7.550    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X10Y63         MUXF7 (Prop_muxf7_I1_O)      0.158     7.708 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           1.015     8.723    vga/U12/number__0[0]
    SLICE_X13Y67         LUT5 (Prop_lut5_I0_O)        0.175     8.898 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.226     9.124    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I2_O)        0.070     9.194 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.309     9.502    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X13Y68         LUT4 (Prop_lut4_I0_O)        0.070     9.572 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     9.572    vga/U12_n_115
    SLICE_X13Y68         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.914     8.893    vga/CLK_OUT1
    SLICE_X13Y68         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.223     8.670    
                         clock uncertainty           -0.201     8.468    
    SLICE_X13Y68         FDRE (Setup_fdre_C_D)        0.056     8.524    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                 -1.048    

Slack (VIOLATED) :        -0.902ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.522ns  (logic 2.255ns (21.430%)  route 8.267ns (78.570%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 8.893 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X16Y69         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.635    -0.027    vga/U12/ADDR[0]
    SLICE_X15Y69         LUT4 (Prop_lut4_I2_O)        0.070     0.043 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.543    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y69         LUT4 (Prop_lut4_I1_O)        0.070     0.613 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.669     1.282    vga/U12/R[3]_i_15_n_0
    SLICE_X14Y68         LUT5 (Prop_lut5_I1_O)        0.070     1.352 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.314     1.665    vga/U12/data_buf_reg_0_3_0_5_i_71_n_0
    SLICE_X15Y67         LUT3 (Prop_lut3_I1_O)        0.070     1.735 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.329     2.064    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X15Y67         LUT2 (Prop_lut2_I1_O)        0.070     2.134 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     2.134    vga/U12/data_buf_reg_0_3_0_5_i_78_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     2.579 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[2]
                         net (fo=4, routed)           0.699     3.278    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X14Y68         LUT6 (Prop_lut6_I1_O)        0.175     3.453 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.379     3.832    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I5_O)        0.070     3.902 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.495     4.397    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.070     4.467 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.432     5.900    vga/data_buf_reg_0_3_6_11/ADDRB1
    SLICE_X8Y44          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.083     5.983 r  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           1.367     7.350    vga/U12/number0[8]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.200     7.550 r  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     7.550    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X10Y63         MUXF7 (Prop_muxf7_I1_O)      0.158     7.708 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.782     8.489    vga/U12/number__0[0]
    SLICE_X13Y66         LUT4 (Prop_lut4_I0_O)        0.175     8.664 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.351     9.015    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I0_O)        0.070     9.085 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.317     9.402    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X12Y68         LUT5 (Prop_lut5_I0_O)        0.070     9.472 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     9.472    vga/U12_n_111
    SLICE_X12Y68         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.914     8.893    vga/CLK_OUT1
    SLICE_X12Y68         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.223     8.670    
                         clock uncertainty           -0.201     8.468    
    SLICE_X12Y68         FDRE (Setup_fdre_C_D)        0.102     8.570    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                 -0.902    

Slack (VIOLATED) :        -0.691ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.266ns  (logic 2.274ns (22.152%)  route 7.992ns (77.848%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 8.893 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X16Y69         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.635    -0.027    vga/U12/ADDR[0]
    SLICE_X15Y69         LUT4 (Prop_lut4_I2_O)        0.070     0.043 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.543    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y69         LUT4 (Prop_lut4_I1_O)        0.070     0.613 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.669     1.282    vga/U12/R[3]_i_15_n_0
    SLICE_X14Y68         LUT5 (Prop_lut5_I1_O)        0.070     1.352 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.314     1.665    vga/U12/data_buf_reg_0_3_0_5_i_71_n_0
    SLICE_X15Y67         LUT3 (Prop_lut3_I1_O)        0.070     1.735 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.329     2.064    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X15Y67         LUT2 (Prop_lut2_I1_O)        0.070     2.134 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     2.134    vga/U12/data_buf_reg_0_3_0_5_i_78_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     2.579 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[2]
                         net (fo=4, routed)           0.699     3.278    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X14Y68         LUT6 (Prop_lut6_I1_O)        0.175     3.453 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.379     3.832    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I5_O)        0.070     3.902 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.516     4.418    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I0_O)        0.070     4.488 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.514     6.002    vga/data_buf_reg_0_3_24_29/ADDRB0
    SLICE_X8Y48          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.083     6.085 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           1.245     7.330    vga/U12/number0[26]
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.200     7.530 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.530    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I1_O)      0.175     7.705 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.565     8.270    vga/U12/number__0[2]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.177     8.447 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.500     8.947    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I0_O)        0.070     9.017 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.128     9.145    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.070     9.215 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     9.215    vga/U12_n_117
    SLICE_X9Y68          FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.914     8.893    vga/CLK_OUT1
    SLICE_X9Y68          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.223     8.670    
                         clock uncertainty           -0.201     8.468    
    SLICE_X9Y68          FDRE (Setup_fdre_C_D)        0.056     8.524    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 0.548ns (6.123%)  route 8.402ns (93.877%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 9.112 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.038    -1.058    vga/U12/CLK_OUT3
    SLICE_X13Y74         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.338    -0.720 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          1.083     0.363    vga/U12/PRow[1]
    SLICE_X11Y72         LUT5 (Prop_lut5_I2_O)        0.070     0.433 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.189     1.622    vga/U12/v_count_reg[3]_2
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.070     1.692 f  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          5.628     7.320    vga/U12/v_count_reg[8]_15
    SLICE_X9Y53          LUT4 (Prop_lut4_I0_O)        0.070     7.390 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.502     7.891    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X8Y48          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.132     9.112    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y48          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.223     8.889    
                         clock uncertainty           -0.201     8.687    
    SLICE_X8Y48          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     8.482    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.482    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.689ns  (logic 0.947ns (10.899%)  route 7.742ns (89.101%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X14Y70         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/U12/h_count_reg[3]/Q
                         net (fo=480, routed)         5.374     4.713    core/U1_3/debug_addr[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I1_O)        0.070     4.783 r  core/U1_3/data_buf_reg_0_3_0_5_i_153/O
                         net (fo=1, routed)           1.073     5.856    core/U1_3/data_buf_reg_0_3_0_5_i_153_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I5_O)        0.070     5.926 r  core/U1_3/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=1, routed)           0.000     5.926    core/U1_3/data_buf_reg_0_3_0_5_i_90_n_0
    SLICE_X19Y43         MUXF7 (Prop_muxf7_I0_O)      0.171     6.097 r  core/U1_3/data_buf_reg_0_3_0_5_i_37/O
                         net (fo=1, routed)           0.377     6.474    core/U1_3/data_buf_reg_0_3_0_5_i_37_n_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I5_O)        0.177     6.651 r  core/U1_3/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=1, routed)           0.484     7.134    vga/U12/Test_signal[0]
    SLICE_X21Y45         LUT4 (Prop_lut4_I3_O)        0.070     7.204 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.434     7.639    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X16Y45         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.131     9.111    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X16Y45         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.223     8.888    
                         clock uncertainty           -0.201     8.686    
    SLICE_X16Y45         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.486    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 0.548ns (6.312%)  route 8.133ns (93.688%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 9.112 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.038    -1.058    vga/U12/CLK_OUT3
    SLICE_X13Y74         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.338    -0.720 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          1.083     0.363    vga/U12/PRow[1]
    SLICE_X11Y72         LUT5 (Prop_lut5_I2_O)        0.070     0.433 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.189     1.622    vga/U12/v_count_reg[3]_2
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.070     1.692 f  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          5.351     7.043    vga/U12/v_count_reg[8]_15
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.070     7.113 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.510     7.623    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X8Y48          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.132     9.112    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y48          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.223     8.889    
                         clock uncertainty           -0.201     8.687    
    SLICE_X8Y48          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     8.549    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  0.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.219ns (23.867%)  route 0.699ns (76.133%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.623    vga/U12/CLK_OUT3
    SLICE_X12Y74         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.149    -0.474 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.256    -0.218    vga/U12/PRow[5]
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.035    -0.183 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.443     0.260    vga/U12/v_count_reg[8]_15
    SLICE_X16Y68         LUT5 (Prop_lut5_I4_O)        0.035     0.295 r  vga/U12/strdata[35]_i_1/O
                         net (fo=1, routed)           0.000     0.295    vga/U12_n_103
    SLICE_X16Y68         FDRE                                         r  vga/strdata_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.163    -0.816    vga/CLK_OUT1
    SLICE_X16Y68         FDRE                                         r  vga/strdata_reg[35]/C
                         clock pessimism              0.547    -0.270    
                         clock uncertainty            0.201    -0.068    
    SLICE_X16Y68         FDRE (Hold_fdre_C_D)         0.131     0.063    vga/strdata_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.187ns (20.074%)  route 0.745ns (79.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.883    -0.619    vga/U12/CLK_OUT3
    SLICE_X16Y69         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.149    -0.470 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.290    -0.179    vga/U12/ADDR[0]
    SLICE_X12Y69         LUT2 (Prop_lut2_I1_O)        0.038    -0.141 r  vga/U12/BRAM_PC_VGA_0_i_6/O
                         net (fo=1, routed)           0.454     0.313    vga/FONT_8X16/ADDR[1]
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.196    -0.783    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.236    
                         clock uncertainty            0.201    -0.035    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.106     0.071    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.149ns (14.489%)  route 0.879ns (85.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.883    -0.619    vga/U12/CLK_OUT3
    SLICE_X16Y69         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.149    -0.470 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.879     0.409    vga/FONT_8X16/ADDR[0]
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.196    -0.783    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.236    
                         clock uncertainty            0.201    -0.035    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.159     0.124    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.184ns (22.357%)  route 0.639ns (77.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.623    vga/U12/CLK_OUT3
    SLICE_X12Y74         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.149    -0.474 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.256    -0.218    vga/U12/PRow[5]
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.035    -0.183 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.383     0.200    vga/U12_n_119
    SLICE_X19Y68         FDRE                                         r  vga/strdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.163    -0.816    vga/CLK_OUT1
    SLICE_X19Y68         FDRE                                         r  vga/strdata_reg[11]/C
                         clock pessimism              0.547    -0.270    
                         clock uncertainty            0.201    -0.068    
    SLICE_X19Y68         FDRE (Hold_fdre_C_R)        -0.020    -0.088    vga/strdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.184ns (22.357%)  route 0.639ns (77.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.623    vga/U12/CLK_OUT3
    SLICE_X12Y74         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.149    -0.474 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.256    -0.218    vga/U12/PRow[5]
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.035    -0.183 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.383     0.200    vga/U12_n_119
    SLICE_X19Y68         FDRE                                         r  vga/strdata_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.163    -0.816    vga/CLK_OUT1
    SLICE_X19Y68         FDRE                                         r  vga/strdata_reg[51]/C
                         clock pessimism              0.547    -0.270    
                         clock uncertainty            0.201    -0.068    
    SLICE_X19Y68         FDRE (Hold_fdre_C_R)        -0.020    -0.088    vga/strdata_reg[51]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.184ns (17.365%)  route 0.876ns (82.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.880    -0.622    vga/U12/CLK_OUT3
    SLICE_X12Y73         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.149    -0.473 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          0.328    -0.145    vga/U12/PRow[0]
    SLICE_X13Y72         LUT4 (Prop_lut4_I1_O)        0.035    -0.110 r  vga/U12/BRAM_PC_VGA_0_i_1/O
                         net (fo=1, routed)           0.548     0.438    vga/FONT_8X16/ADDR[6]
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.196    -0.783    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.236    
                         clock uncertainty            0.201    -0.035    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.159     0.124    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[34]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.184ns (20.829%)  route 0.699ns (79.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.623    vga/U12/CLK_OUT3
    SLICE_X12Y74         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.149    -0.474 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.256    -0.218    vga/U12/PRow[5]
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.035    -0.183 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.444     0.260    vga/U12_n_119
    SLICE_X18Y68         FDSE                                         r  vga/strdata_reg[34]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.163    -0.816    vga/CLK_OUT1
    SLICE_X18Y68         FDSE                                         r  vga/strdata_reg[34]/C
                         clock pessimism              0.547    -0.270    
                         clock uncertainty            0.201    -0.068    
    SLICE_X18Y68         FDSE (Hold_fdse_C_S)         0.005    -0.063    vga/strdata_reg[34]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.184ns (20.829%)  route 0.699ns (79.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.623    vga/U12/CLK_OUT3
    SLICE_X12Y74         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.149    -0.474 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.256    -0.218    vga/U12/PRow[5]
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.035    -0.183 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.444     0.260    vga/U12_n_119
    SLICE_X18Y68         FDRE                                         r  vga/strdata_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.163    -0.816    vga/CLK_OUT1
    SLICE_X18Y68         FDRE                                         r  vga/strdata_reg[50]/C
                         clock pessimism              0.547    -0.270    
                         clock uncertainty            0.201    -0.068    
    SLICE_X18Y68         FDRE (Hold_fdre_C_R)         0.005    -0.063    vga/strdata_reg[50]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.219ns (22.023%)  route 0.775ns (77.977%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.623    vga/U12/CLK_OUT3
    SLICE_X12Y74         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.149    -0.474 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.256    -0.218    vga/U12/PRow[5]
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.035    -0.183 f  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.520     0.336    vga/U12/v_count_reg[8]_15
    SLICE_X21Y66         LUT2 (Prop_lut2_I0_O)        0.035     0.371 r  vga/U12/strdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.371    vga/U12_n_99
    SLICE_X21Y66         FDRE                                         r  vga/strdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.163    -0.816    vga/CLK_OUT1
    SLICE_X21Y66         FDRE                                         r  vga/strdata_reg[17]/C
                         clock pessimism              0.547    -0.270    
                         clock uncertainty            0.201    -0.068    
    SLICE_X21Y66         FDRE (Hold_fdre_C_D)         0.102     0.034    vga/strdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.165ns (15.349%)  route 0.910ns (84.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.623    vga/U12/CLK_OUT3
    SLICE_X13Y74         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.132    -0.491 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.492     0.001    vga/U12/PRow[1]
    SLICE_X10Y72         LUT2 (Prop_lut2_I1_O)        0.033     0.034 r  vga/U12/BRAM_PC_VGA_0_i_3/O
                         net (fo=1, routed)           0.418     0.452    vga/FONT_8X16/ADDR[4]
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.196    -0.783    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.236    
                         clock uncertainty            0.201    -0.035    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.111     0.076    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           34  Failing Endpoints,  Worst Slack       -4.899ns,  Total Violation     -148.200ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.899ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.251ns  (logic 2.122ns (18.860%)  route 9.129ns (81.140%))
  Logic Levels:           19  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 8.901 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    -1.187    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.117 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.521    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.428 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.339     1.911    core/reg_ID_EX/debug_clk
    SLICE_X7Y35          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.338     2.249 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.849     3.098    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y39          LUT3 (Prop_lut3_I2_O)        0.070     3.168 r  core/mux_A_EXE/ALUO_MEM[23]_i_9/O
                         net (fo=13, routed)          1.007     4.175    core/reg_ID_EX/ALUA_EXE[20]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.070     4.245 r  core/reg_ID_EX/ALUO_MEM[12]_i_20/O
                         net (fo=2, routed)           0.435     4.680    core/reg_ID_EX/ALUO_MEM[12]_i_20_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.070     4.750 r  core/reg_ID_EX/ALUO_MEM[8]_i_17/O
                         net (fo=2, routed)           0.371     5.121    core/reg_ID_EX/ALUO_MEM[8]_i_17_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.070     5.191 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.628     5.819    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.070     5.889 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.341     6.230    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.070     6.300 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.452     6.751    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.070     6.821 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.892     7.713    core/hazard_unit/ALUO_EX[4]
    SLICE_X17Y38         LUT5 (Prop_lut5_I2_O)        0.070     7.783 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.801     8.584    core/hazard_unit/rs1_data_ID[4]
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.070     8.654 r  core/hazard_unit/Q[31]_i_69/O
                         net (fo=1, routed)           0.000     8.654    core/cmp_ID/Q_reg[31]_i_37_0[2]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     8.939 r  core/cmp_ID/Q_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.939    core/cmp_ID/Q_reg[31]_i_51_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.011 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.011    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.083 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.083    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.155 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824     9.979    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    10.049 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    10.531    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    10.601 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.886    11.487    core/U1_3/Branch_ctrl
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.070    11.557 r  core/U1_3/data_buf_reg_0_3_18_23_i_62/O
                         net (fo=1, routed)           0.000    11.557    core/U1_3/data_buf_reg_0_3_18_23_i_62_n_0
    SLICE_X17Y59         MUXF7 (Prop_muxf7_I0_O)      0.190    11.747 r  core/U1_3/data_buf_reg_0_3_18_23_i_24/O
                         net (fo=1, routed)           0.000    11.747    core/U1_3/data_buf_reg_0_3_18_23_i_24_n_0
    SLICE_X17Y59         MUXF8 (Prop_muxf8_I0_O)      0.070    11.817 r  core/U1_3/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=1, routed)           0.480    12.297    vga/U12/data_buf_reg_0_3_18_23_1
    SLICE_X20Y57         LUT6 (Prop_lut6_I3_O)        0.183    12.480 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.683    13.162    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X22Y52         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.922     8.901    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y52         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism             -0.223     8.678    
                         clock uncertainty           -0.215     8.463    
    SLICE_X22Y52         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.263    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                 -4.899    

Slack (VIOLATED) :        -4.732ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 2.097ns (18.813%)  route 9.050ns (81.187%))
  Logic Levels:           19  (CARRY4=4 LUT3=1 LUT4=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 8.901 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    -1.187    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.117 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.521    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.428 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.339     1.911    core/reg_ID_EX/debug_clk
    SLICE_X7Y35          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.338     2.249 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.849     3.098    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y39          LUT3 (Prop_lut3_I2_O)        0.070     3.168 r  core/mux_A_EXE/ALUO_MEM[23]_i_9/O
                         net (fo=13, routed)          1.007     4.175    core/reg_ID_EX/ALUA_EXE[20]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.070     4.245 r  core/reg_ID_EX/ALUO_MEM[12]_i_20/O
                         net (fo=2, routed)           0.435     4.680    core/reg_ID_EX/ALUO_MEM[12]_i_20_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.070     4.750 r  core/reg_ID_EX/ALUO_MEM[8]_i_17/O
                         net (fo=2, routed)           0.371     5.121    core/reg_ID_EX/ALUO_MEM[8]_i_17_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.070     5.191 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.628     5.819    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.070     5.889 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.341     6.230    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.070     6.300 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.452     6.751    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.070     6.821 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.892     7.713    core/hazard_unit/ALUO_EX[4]
    SLICE_X17Y38         LUT5 (Prop_lut5_I2_O)        0.070     7.783 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.801     8.584    core/hazard_unit/rs1_data_ID[4]
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.070     8.654 r  core/hazard_unit/Q[31]_i_69/O
                         net (fo=1, routed)           0.000     8.654    core/cmp_ID/Q_reg[31]_i_37_0[2]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     8.939 r  core/cmp_ID/Q_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.939    core/cmp_ID/Q_reg[31]_i_51_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.011 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.011    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.083 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.083    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.155 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824     9.979    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    10.049 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    10.531    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    10.601 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.859    11.460    core/U1_3/Branch_ctrl
    SLICE_X21Y49         LUT5 (Prop_lut5_I2_O)        0.070    11.530 r  core/U1_3/data_buf_reg_0_3_18_23_i_73/O
                         net (fo=1, routed)           0.440    11.970    core/U1_3/data_buf_reg_0_3_18_23_i_73_n_0
    SLICE_X24Y53         LUT5 (Prop_lut5_I2_O)        0.070    12.040 r  core/U1_3/data_buf_reg_0_3_18_23_i_30/O
                         net (fo=1, routed)           0.000    12.040    core/U1_3/data_buf_reg_0_3_18_23_i_30_n_0
    SLICE_X24Y53         MUXF7 (Prop_muxf7_I0_O)      0.171    12.211 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=1, routed)           0.370    12.582    vga/U12/data_buf_reg_0_3_18_23
    SLICE_X25Y51         LUT6 (Prop_lut6_I3_O)        0.177    12.759 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.299    13.057    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X22Y52         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.922     8.901    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y52         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.223     8.678    
                         clock uncertainty           -0.215     8.463    
    SLICE_X22Y52         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     8.325    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                         -13.057    
  -------------------------------------------------------------------
                         slack                                 -4.732    

Slack (VIOLATED) :        -4.725ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.283ns  (logic 2.080ns (18.436%)  route 9.203ns (81.564%))
  Logic Levels:           19  (CARRY4=4 LUT3=1 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    -1.187    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.117 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.521    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.428 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.339     1.911    core/reg_ID_EX/debug_clk
    SLICE_X7Y35          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.338     2.249 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.849     3.098    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y39          LUT3 (Prop_lut3_I2_O)        0.070     3.168 r  core/mux_A_EXE/ALUO_MEM[23]_i_9/O
                         net (fo=13, routed)          1.007     4.175    core/reg_ID_EX/ALUA_EXE[20]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.070     4.245 r  core/reg_ID_EX/ALUO_MEM[12]_i_20/O
                         net (fo=2, routed)           0.435     4.680    core/reg_ID_EX/ALUO_MEM[12]_i_20_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.070     4.750 r  core/reg_ID_EX/ALUO_MEM[8]_i_17/O
                         net (fo=2, routed)           0.371     5.121    core/reg_ID_EX/ALUO_MEM[8]_i_17_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.070     5.191 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.628     5.819    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.070     5.889 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.341     6.230    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.070     6.300 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.452     6.751    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.070     6.821 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.892     7.713    core/hazard_unit/ALUO_EX[4]
    SLICE_X17Y38         LUT5 (Prop_lut5_I2_O)        0.070     7.783 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.801     8.584    core/hazard_unit/rs1_data_ID[4]
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.070     8.654 r  core/hazard_unit/Q[31]_i_69/O
                         net (fo=1, routed)           0.000     8.654    core/cmp_ID/Q_reg[31]_i_37_0[2]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     8.939 r  core/cmp_ID/Q_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.939    core/cmp_ID/Q_reg[31]_i_51_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.011 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.011    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.083 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.083    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.155 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824     9.979    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    10.049 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    10.531    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    10.601 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.785    11.386    core/U1_3/Branch_ctrl
    SLICE_X22Y50         LUT6 (Prop_lut6_I0_O)        0.070    11.456 r  core/U1_3/data_buf_reg_0_3_30_31_i_16/O
                         net (fo=1, routed)           0.000    11.456    core/U1_3/data_buf_reg_0_3_30_31_i_16_n_0
    SLICE_X22Y50         MUXF7 (Prop_muxf7_I0_O)      0.156    11.612 r  core/U1_3/data_buf_reg_0_3_30_31_i_9/O
                         net (fo=1, routed)           0.487    12.099    core/U1_3/data_buf_reg_0_3_30_31_i_9_n_0
    SLICE_X22Y51         LUT6 (Prop_lut6_I5_O)        0.175    12.274 r  core/U1_3/data_buf_reg_0_3_30_31_i_3/O
                         net (fo=1, routed)           0.329    12.603    vga/U12/Test_signal[18]
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.070    12.673 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=2, routed)           0.520    13.193    vga/data_buf_reg_0_3_30_31/D
    SLICE_X20Y49         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.132     9.111    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X20Y49         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/CLK
                         clock pessimism             -0.223     8.888    
                         clock uncertainty           -0.215     8.673    
    SLICE_X20Y49         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     8.468    vga/data_buf_reg_0_3_30_31/DP
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                         -13.193    
  -------------------------------------------------------------------
                         slack                                 -4.725    

Slack (VIOLATED) :        -4.705ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 2.097ns (18.895%)  route 9.001ns (81.105%))
  Logic Levels:           19  (CARRY4=4 LUT3=1 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 8.901 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    -1.187    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.117 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.521    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.428 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.339     1.911    core/reg_ID_EX/debug_clk
    SLICE_X7Y35          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.338     2.249 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.849     3.098    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y39          LUT3 (Prop_lut3_I2_O)        0.070     3.168 r  core/mux_A_EXE/ALUO_MEM[23]_i_9/O
                         net (fo=13, routed)          1.007     4.175    core/reg_ID_EX/ALUA_EXE[20]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.070     4.245 r  core/reg_ID_EX/ALUO_MEM[12]_i_20/O
                         net (fo=2, routed)           0.435     4.680    core/reg_ID_EX/ALUO_MEM[12]_i_20_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.070     4.750 r  core/reg_ID_EX/ALUO_MEM[8]_i_17/O
                         net (fo=2, routed)           0.371     5.121    core/reg_ID_EX/ALUO_MEM[8]_i_17_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.070     5.191 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.628     5.819    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.070     5.889 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.341     6.230    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.070     6.300 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.452     6.751    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.070     6.821 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.892     7.713    core/hazard_unit/ALUO_EX[4]
    SLICE_X17Y38         LUT5 (Prop_lut5_I2_O)        0.070     7.783 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.801     8.584    core/hazard_unit/rs1_data_ID[4]
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.070     8.654 r  core/hazard_unit/Q[31]_i_69/O
                         net (fo=1, routed)           0.000     8.654    core/cmp_ID/Q_reg[31]_i_37_0[2]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     8.939 r  core/cmp_ID/Q_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.939    core/cmp_ID/Q_reg[31]_i_51_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.011 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.011    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.083 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.083    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.155 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824     9.979    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    10.049 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    10.531    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    10.601 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.043    11.644    core/U1_3/Branch_ctrl
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.070    11.714 r  core/U1_3/data_buf_reg_0_3_18_23_i_96/O
                         net (fo=1, routed)           0.000    11.714    core/U1_3/data_buf_reg_0_3_18_23_i_96_n_0
    SLICE_X27Y53         MUXF7 (Prop_muxf7_I0_O)      0.171    11.885 r  core/U1_3/data_buf_reg_0_3_18_23_i_45/O
                         net (fo=1, routed)           0.237    12.122    core/U1_3/data_buf_reg_0_3_18_23_i_45_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.177    12.299 r  core/U1_3/data_buf_reg_0_3_18_23_i_16/O
                         net (fo=1, routed)           0.238    12.537    vga/U12/Test_signal[14]
    SLICE_X25Y52         LUT4 (Prop_lut4_I3_O)        0.070    12.607 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.402    13.009    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X22Y52         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.922     8.901    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y52         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism             -0.223     8.678    
                         clock uncertainty           -0.215     8.463    
    SLICE_X22Y52         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.304    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                 -4.705    

Slack (VIOLATED) :        -4.700ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.048ns  (logic 2.122ns (19.208%)  route 8.926ns (80.792%))
  Logic Levels:           19  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 8.901 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    -1.187    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.117 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.521    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.428 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.339     1.911    core/reg_ID_EX/debug_clk
    SLICE_X7Y35          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.338     2.249 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.849     3.098    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y39          LUT3 (Prop_lut3_I2_O)        0.070     3.168 r  core/mux_A_EXE/ALUO_MEM[23]_i_9/O
                         net (fo=13, routed)          1.007     4.175    core/reg_ID_EX/ALUA_EXE[20]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.070     4.245 r  core/reg_ID_EX/ALUO_MEM[12]_i_20/O
                         net (fo=2, routed)           0.435     4.680    core/reg_ID_EX/ALUO_MEM[12]_i_20_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.070     4.750 r  core/reg_ID_EX/ALUO_MEM[8]_i_17/O
                         net (fo=2, routed)           0.371     5.121    core/reg_ID_EX/ALUO_MEM[8]_i_17_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.070     5.191 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.628     5.819    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.070     5.889 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.341     6.230    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.070     6.300 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.452     6.751    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.070     6.821 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.892     7.713    core/hazard_unit/ALUO_EX[4]
    SLICE_X17Y38         LUT5 (Prop_lut5_I2_O)        0.070     7.783 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.801     8.584    core/hazard_unit/rs1_data_ID[4]
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.070     8.654 r  core/hazard_unit/Q[31]_i_69/O
                         net (fo=1, routed)           0.000     8.654    core/cmp_ID/Q_reg[31]_i_37_0[2]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     8.939 r  core/cmp_ID/Q_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.939    core/cmp_ID/Q_reg[31]_i_51_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.011 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.011    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.083 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.083    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.155 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824     9.979    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    10.049 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    10.531    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    10.601 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.021    11.622    core/U1_3/Branch_ctrl
    SLICE_X26Y50         LUT6 (Prop_lut6_I1_O)        0.070    11.692 r  core/U1_3/data_buf_reg_0_3_18_23_i_102/O
                         net (fo=1, routed)           0.000    11.692    core/U1_3/data_buf_reg_0_3_18_23_i_102_n_0
    SLICE_X26Y50         MUXF7 (Prop_muxf7_I0_O)      0.190    11.882 r  core/U1_3/data_buf_reg_0_3_18_23_i_48/O
                         net (fo=1, routed)           0.000    11.882    core/U1_3/data_buf_reg_0_3_18_23_i_48_n_0
    SLICE_X26Y50         MUXF8 (Prop_muxf8_I0_O)      0.070    11.952 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.341    12.293    vga/U12/data_buf_reg_0_3_18_23_3
    SLICE_X26Y52         LUT6 (Prop_lut6_I3_O)        0.183    12.476 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.482    12.958    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X22Y52         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.922     8.901    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y52         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism             -0.223     8.678    
                         clock uncertainty           -0.215     8.463    
    SLICE_X22Y52         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     8.258    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                 -4.700    

Slack (VIOLATED) :        -4.696ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.060ns  (logic 2.080ns (18.807%)  route 8.980ns (81.193%))
  Logic Levels:           19  (CARRY4=4 LUT3=1 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 8.901 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    -1.187    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.117 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.521    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.428 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.339     1.911    core/reg_ID_EX/debug_clk
    SLICE_X7Y35          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.338     2.249 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.849     3.098    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y39          LUT3 (Prop_lut3_I2_O)        0.070     3.168 r  core/mux_A_EXE/ALUO_MEM[23]_i_9/O
                         net (fo=13, routed)          1.007     4.175    core/reg_ID_EX/ALUA_EXE[20]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.070     4.245 r  core/reg_ID_EX/ALUO_MEM[12]_i_20/O
                         net (fo=2, routed)           0.435     4.680    core/reg_ID_EX/ALUO_MEM[12]_i_20_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.070     4.750 r  core/reg_ID_EX/ALUO_MEM[8]_i_17/O
                         net (fo=2, routed)           0.371     5.121    core/reg_ID_EX/ALUO_MEM[8]_i_17_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.070     5.191 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.628     5.819    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.070     5.889 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.341     6.230    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.070     6.300 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.452     6.751    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.070     6.821 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.892     7.713    core/hazard_unit/ALUO_EX[4]
    SLICE_X17Y38         LUT5 (Prop_lut5_I2_O)        0.070     7.783 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.801     8.584    core/hazard_unit/rs1_data_ID[4]
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.070     8.654 r  core/hazard_unit/Q[31]_i_69/O
                         net (fo=1, routed)           0.000     8.654    core/cmp_ID/Q_reg[31]_i_37_0[2]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     8.939 r  core/cmp_ID/Q_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.939    core/cmp_ID/Q_reg[31]_i_51_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.011 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.011    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.083 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.083    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.155 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824     9.979    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    10.049 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    10.531    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    10.601 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.850    11.451    core/U1_3/Branch_ctrl
    SLICE_X18Y57         LUT6 (Prop_lut6_I1_O)        0.070    11.521 r  core/U1_3/data_buf_reg_0_3_18_23_i_86/O
                         net (fo=1, routed)           0.000    11.521    core/U1_3/data_buf_reg_0_3_18_23_i_86_n_0
    SLICE_X18Y57         MUXF7 (Prop_muxf7_I0_O)      0.156    11.677 r  core/U1_3/data_buf_reg_0_3_18_23_i_39/O
                         net (fo=1, routed)           0.359    12.036    core/U1_3/data_buf_reg_0_3_18_23_i_39_n_0
    SLICE_X20Y56         LUT6 (Prop_lut6_I5_O)        0.175    12.211 r  core/U1_3/data_buf_reg_0_3_18_23_i_14/O
                         net (fo=1, routed)           0.221    12.432    vga/U12/Test_signal[15]
    SLICE_X21Y57         LUT4 (Prop_lut4_I3_O)        0.070    12.502 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.469    12.970    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X22Y52         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.922     8.901    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y52         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.223     8.678    
                         clock uncertainty           -0.215     8.463    
    SLICE_X22Y52         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     8.274    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                 -4.696    

Slack (VIOLATED) :        -4.658ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.202ns  (logic 2.098ns (18.729%)  route 9.104ns (81.271%))
  Logic Levels:           19  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    -1.187    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.117 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.521    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.428 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.339     1.911    core/reg_ID_EX/debug_clk
    SLICE_X7Y35          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.338     2.249 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.849     3.098    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y39          LUT3 (Prop_lut3_I2_O)        0.070     3.168 r  core/mux_A_EXE/ALUO_MEM[23]_i_9/O
                         net (fo=13, routed)          1.007     4.175    core/reg_ID_EX/ALUA_EXE[20]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.070     4.245 r  core/reg_ID_EX/ALUO_MEM[12]_i_20/O
                         net (fo=2, routed)           0.435     4.680    core/reg_ID_EX/ALUO_MEM[12]_i_20_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.070     4.750 r  core/reg_ID_EX/ALUO_MEM[8]_i_17/O
                         net (fo=2, routed)           0.371     5.121    core/reg_ID_EX/ALUO_MEM[8]_i_17_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.070     5.191 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.628     5.819    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.070     5.889 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.341     6.230    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.070     6.300 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.452     6.751    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.070     6.821 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.892     7.713    core/hazard_unit/ALUO_EX[4]
    SLICE_X17Y38         LUT5 (Prop_lut5_I2_O)        0.070     7.783 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.801     8.584    core/hazard_unit/rs1_data_ID[4]
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.070     8.654 r  core/hazard_unit/Q[31]_i_69/O
                         net (fo=1, routed)           0.000     8.654    core/cmp_ID/Q_reg[31]_i_37_0[2]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     8.939 r  core/cmp_ID/Q_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.939    core/cmp_ID/Q_reg[31]_i_51_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.011 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.011    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.083 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.083    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.155 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824     9.979    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    10.049 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    10.531    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    10.601 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.077    11.678    core/U1_3/Branch_ctrl
    SLICE_X23Y52         LUT6 (Prop_lut6_I0_O)        0.070    11.748 r  core/U1_3/data_buf_reg_0_3_30_31__0_i_15/O
                         net (fo=1, routed)           0.239    11.987    core/U1_3/data_buf_reg_0_3_30_31__0_i_15_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.070    12.057 r  core/U1_3/data_buf_reg_0_3_30_31__0_i_7/O
                         net (fo=1, routed)           0.000    12.057    core/U1_3/data_buf_reg_0_3_30_31__0_i_7_n_0
    SLICE_X22Y53         MUXF7 (Prop_muxf7_I0_O)      0.174    12.231 r  core/U1_3/data_buf_reg_0_3_30_31__0_i_3/O
                         net (fo=1, routed)           0.345    12.576    vga/U12/data_buf_reg_0_3_30_31__0
    SLICE_X22Y50         LUT6 (Prop_lut6_I3_O)        0.175    12.751 r  vga/U12/data_buf_reg_0_3_30_31__0_i_1/O
                         net (fo=2, routed)           0.362    13.112    vga/data_buf_reg_0_3_30_31__0/D
    SLICE_X20Y49         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.132     9.111    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X20Y49         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/CLK
                         clock pessimism             -0.223     8.888    
                         clock uncertainty           -0.215     8.673    
    SLICE_X20Y49         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.219     8.454    vga/data_buf_reg_0_3_30_31__0/DP
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                 -4.658    

Slack (VIOLATED) :        -4.578ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.136ns  (logic 2.080ns (18.677%)  route 9.056ns (81.323%))
  Logic Levels:           19  (CARRY4=4 LUT3=1 LUT4=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 9.112 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    -1.187    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.117 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.521    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.428 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.339     1.911    core/reg_ID_EX/debug_clk
    SLICE_X7Y35          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.338     2.249 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.849     3.098    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y39          LUT3 (Prop_lut3_I2_O)        0.070     3.168 r  core/mux_A_EXE/ALUO_MEM[23]_i_9/O
                         net (fo=13, routed)          1.007     4.175    core/reg_ID_EX/ALUA_EXE[20]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.070     4.245 r  core/reg_ID_EX/ALUO_MEM[12]_i_20/O
                         net (fo=2, routed)           0.435     4.680    core/reg_ID_EX/ALUO_MEM[12]_i_20_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.070     4.750 r  core/reg_ID_EX/ALUO_MEM[8]_i_17/O
                         net (fo=2, routed)           0.371     5.121    core/reg_ID_EX/ALUO_MEM[8]_i_17_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.070     5.191 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.628     5.819    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.070     5.889 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.341     6.230    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.070     6.300 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.452     6.751    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.070     6.821 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.892     7.713    core/hazard_unit/ALUO_EX[4]
    SLICE_X17Y38         LUT5 (Prop_lut5_I2_O)        0.070     7.783 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.801     8.584    core/hazard_unit/rs1_data_ID[4]
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.070     8.654 r  core/hazard_unit/Q[31]_i_69/O
                         net (fo=1, routed)           0.000     8.654    core/cmp_ID/Q_reg[31]_i_37_0[2]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     8.939 r  core/cmp_ID/Q_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.939    core/cmp_ID/Q_reg[31]_i_51_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.011 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.011    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.083 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.083    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.155 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824     9.979    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    10.049 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    10.531    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    10.601 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.703    11.303    core/U1_3/Branch_ctrl
    SLICE_X9Y45          LUT5 (Prop_lut5_I2_O)        0.070    11.373 r  core/U1_3/data_buf_reg_0_3_12_17_i_104/O
                         net (fo=1, routed)           0.351    11.724    core/U1_3/data_buf_reg_0_3_12_17_i_104_n_0
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.070    11.794 r  core/U1_3/data_buf_reg_0_3_12_17_i_47/O
                         net (fo=1, routed)           0.000    11.794    core/U1_3/data_buf_reg_0_3_12_17_i_47_n_0
    SLICE_X8Y45          MUXF7 (Prop_muxf7_I0_O)      0.156    11.950 r  core/U1_3/data_buf_reg_0_3_12_17_i_16/O
                         net (fo=1, routed)           0.408    12.358    vga/U12/data_buf_reg_0_3_12_17_1
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.175    12.533 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.514    13.047    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X10Y45         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.132     9.112    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y45         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism             -0.223     8.889    
                         clock uncertainty           -0.215     8.674    
    SLICE_X10Y45         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     8.469    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                 -4.578    

Slack (VIOLATED) :        -4.556ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.160ns  (logic 2.097ns (18.790%)  route 9.063ns (81.210%))
  Logic Levels:           19  (CARRY4=4 LUT3=1 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 9.112 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    -1.187    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.117 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.521    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.428 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.339     1.911    core/reg_ID_EX/debug_clk
    SLICE_X7Y35          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.338     2.249 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.849     3.098    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y39          LUT3 (Prop_lut3_I2_O)        0.070     3.168 r  core/mux_A_EXE/ALUO_MEM[23]_i_9/O
                         net (fo=13, routed)          1.007     4.175    core/reg_ID_EX/ALUA_EXE[20]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.070     4.245 r  core/reg_ID_EX/ALUO_MEM[12]_i_20/O
                         net (fo=2, routed)           0.435     4.680    core/reg_ID_EX/ALUO_MEM[12]_i_20_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.070     4.750 r  core/reg_ID_EX/ALUO_MEM[8]_i_17/O
                         net (fo=2, routed)           0.371     5.121    core/reg_ID_EX/ALUO_MEM[8]_i_17_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.070     5.191 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.628     5.819    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.070     5.889 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.341     6.230    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.070     6.300 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.452     6.751    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.070     6.821 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.892     7.713    core/hazard_unit/ALUO_EX[4]
    SLICE_X17Y38         LUT5 (Prop_lut5_I2_O)        0.070     7.783 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.801     8.584    core/hazard_unit/rs1_data_ID[4]
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.070     8.654 r  core/hazard_unit/Q[31]_i_69/O
                         net (fo=1, routed)           0.000     8.654    core/cmp_ID/Q_reg[31]_i_37_0[2]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     8.939 r  core/cmp_ID/Q_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.939    core/cmp_ID/Q_reg[31]_i_51_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.011 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.011    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.083 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.083    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.155 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824     9.979    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    10.049 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    10.531    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    10.601 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.887    11.488    core/U1_3/Branch_ctrl
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.070    11.558 r  core/U1_3/data_buf_reg_0_3_6_11_i_109/O
                         net (fo=1, routed)           0.000    11.558    core/U1_3/data_buf_reg_0_3_6_11_i_109_n_0
    SLICE_X5Y42          MUXF7 (Prop_muxf7_I0_O)      0.171    11.729 r  core/U1_3/data_buf_reg_0_3_6_11_i_59/O
                         net (fo=1, routed)           0.329    12.058    core/U1_3/data_buf_reg_0_3_6_11_i_59_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.177    12.235 r  core/U1_3/data_buf_reg_0_3_6_11_i_19/O
                         net (fo=1, routed)           0.371    12.606    vga/U12/Test_signal[8]
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.070    12.676 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.395    13.071    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X8Y44          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.132     9.112    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y44          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.223     8.889    
                         clock uncertainty           -0.215     8.674    
    SLICE_X8Y44          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.515    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                         -13.071    
  -------------------------------------------------------------------
                         slack                                 -4.556    

Slack (VIOLATED) :        -4.487ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.202ns  (logic 2.098ns (18.729%)  route 9.104ns (81.271%))
  Logic Levels:           19  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.909    -1.187    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.117 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.521    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.428 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.339     1.911    core/reg_ID_EX/debug_clk
    SLICE_X7Y35          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.338     2.249 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.849     3.098    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y39          LUT3 (Prop_lut3_I2_O)        0.070     3.168 r  core/mux_A_EXE/ALUO_MEM[23]_i_9/O
                         net (fo=13, routed)          1.007     4.175    core/reg_ID_EX/ALUA_EXE[20]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.070     4.245 r  core/reg_ID_EX/ALUO_MEM[12]_i_20/O
                         net (fo=2, routed)           0.435     4.680    core/reg_ID_EX/ALUO_MEM[12]_i_20_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.070     4.750 r  core/reg_ID_EX/ALUO_MEM[8]_i_17/O
                         net (fo=2, routed)           0.371     5.121    core/reg_ID_EX/ALUO_MEM[8]_i_17_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.070     5.191 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.628     5.819    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.070     5.889 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.341     6.230    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.070     6.300 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.452     6.751    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.070     6.821 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.892     7.713    core/hazard_unit/ALUO_EX[4]
    SLICE_X17Y38         LUT5 (Prop_lut5_I2_O)        0.070     7.783 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.801     8.584    core/hazard_unit/rs1_data_ID[4]
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.070     8.654 r  core/hazard_unit/Q[31]_i_69/O
                         net (fo=1, routed)           0.000     8.654    core/cmp_ID/Q_reg[31]_i_37_0[2]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     8.939 r  core/cmp_ID/Q_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.939    core/cmp_ID/Q_reg[31]_i_51_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.011 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.011    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.083 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.083    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.155 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.824     9.979    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.070    10.049 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.482    10.531    core/ctrl/Q_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.070    10.601 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.077    11.678    core/U1_3/Branch_ctrl
    SLICE_X23Y52         LUT6 (Prop_lut6_I0_O)        0.070    11.748 r  core/U1_3/data_buf_reg_0_3_30_31__0_i_15/O
                         net (fo=1, routed)           0.239    11.987    core/U1_3/data_buf_reg_0_3_30_31__0_i_15_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.070    12.057 r  core/U1_3/data_buf_reg_0_3_30_31__0_i_7/O
                         net (fo=1, routed)           0.000    12.057    core/U1_3/data_buf_reg_0_3_30_31__0_i_7_n_0
    SLICE_X22Y53         MUXF7 (Prop_muxf7_I0_O)      0.174    12.231 r  core/U1_3/data_buf_reg_0_3_30_31__0_i_3/O
                         net (fo=1, routed)           0.345    12.576    vga/U12/data_buf_reg_0_3_30_31__0
    SLICE_X22Y50         LUT6 (Prop_lut6_I3_O)        0.175    12.751 r  vga/U12/data_buf_reg_0_3_30_31__0_i_1/O
                         net (fo=2, routed)           0.362    13.112    vga/data_buf_reg_0_3_30_31__0/D
    SLICE_X20Y49         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.132     9.111    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X20Y49         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/SP/CLK
                         clock pessimism             -0.223     8.888    
                         clock uncertainty           -0.215     8.673    
    SLICE_X20Y49         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.048     8.625    vga/data_buf_reg_0_3_30_31__0/SP
  -------------------------------------------------------------------
                         required time                          8.625    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                 -4.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.237ns (28.143%)  route 0.605ns (71.857%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.020     0.698    core/reg_IF_ID/debug_clk
    SLICE_X3Y42          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.132     0.830 r  core/reg_IF_ID/PCurrent_ID_reg[6]/Q
                         net (fo=5, routed)           0.138     0.968    core/U1_3/data_buf_reg_0_3_30_31__0_i_4_0[6]
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.035     1.003 r  core/U1_3/data_buf_reg_0_3_6_11_i_29/O
                         net (fo=1, routed)           0.118     1.121    core/U1_3/data_buf_reg_0_3_6_11_i_29_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.035     1.156 r  core/U1_3/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.118     1.274    vga/U12/Test_signal[5]
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.035     1.309 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.232     1.541    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X8Y44          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.265    -0.714    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y44          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.547    -0.168    
                         clock uncertainty            0.215     0.047    
    SLICE_X8Y44          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.215    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.237ns (24.385%)  route 0.735ns (75.615%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.894     0.572    core/reg_ID_EX/debug_clk
    SLICE_X11Y50         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.132     0.704 r  core/reg_ID_EX/IR_EX_reg[16]/Q
                         net (fo=2, routed)           0.316     1.020    core/U1_3/inst_EXE[10]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.035     1.055 r  core/U1_3/data_buf_reg_0_3_12_17_i_56/O
                         net (fo=1, routed)           0.163     1.218    core/U1_3/data_buf_reg_0_3_12_17_i_56_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.035     1.253 r  core/U1_3/data_buf_reg_0_3_12_17_i_20/O
                         net (fo=1, routed)           0.145     1.398    vga/U12/data_buf_reg_0_3_12_17_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.035     1.433 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.111     1.544    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X10Y45         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.265    -0.714    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y45         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.547    -0.168    
                         clock uncertainty            0.215     0.047    
    SLICE_X10Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167     0.214    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.311ns (31.196%)  route 0.686ns (68.804%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.881     0.559    core/reg_IF_ID/debug_clk
    SLICE_X28Y54         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDCE (Prop_fdce_C_Q)         0.132     0.691 r  core/reg_IF_ID/PCurrent_ID_reg[31]/Q
                         net (fo=4, routed)           0.188     0.879    core/U1_3/data_buf_reg_0_3_30_31__0_i_4_0[29]
    SLICE_X25Y53         LUT5 (Prop_lut5_I1_O)        0.035     0.914 r  core/U1_3/data_buf_reg_0_3_30_31__0_i_9/O
                         net (fo=1, routed)           0.000     0.914    core/U1_3/data_buf_reg_0_3_30_31__0_i_9_n_0
    SLICE_X25Y53         MUXF7 (Prop_muxf7_I0_O)      0.061     0.975 r  core/U1_3/data_buf_reg_0_3_30_31__0_i_4/O
                         net (fo=1, routed)           0.320     1.296    vga/U12/data_buf_reg_0_3_30_31__0_0
    SLICE_X22Y50         LUT6 (Prop_lut6_I5_O)        0.083     1.379 r  vga/U12/data_buf_reg_0_3_30_31__0_i_1/O
                         net (fo=2, routed)           0.178     1.556    vga/data_buf_reg_0_3_30_31__0/D
    SLICE_X20Y49         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.262    -0.717    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X20Y49         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/SP/CLK
                         clock pessimism              0.547    -0.171    
                         clock uncertainty            0.215     0.044    
    SLICE_X20Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.166     0.210    vga/data_buf_reg_0_3_30_31__0/SP
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.376ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.311ns (31.196%)  route 0.686ns (68.804%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.881     0.559    core/reg_IF_ID/debug_clk
    SLICE_X28Y54         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDCE (Prop_fdce_C_Q)         0.132     0.691 r  core/reg_IF_ID/PCurrent_ID_reg[31]/Q
                         net (fo=4, routed)           0.188     0.879    core/U1_3/data_buf_reg_0_3_30_31__0_i_4_0[29]
    SLICE_X25Y53         LUT5 (Prop_lut5_I1_O)        0.035     0.914 r  core/U1_3/data_buf_reg_0_3_30_31__0_i_9/O
                         net (fo=1, routed)           0.000     0.914    core/U1_3/data_buf_reg_0_3_30_31__0_i_9_n_0
    SLICE_X25Y53         MUXF7 (Prop_muxf7_I0_O)      0.061     0.975 r  core/U1_3/data_buf_reg_0_3_30_31__0_i_4/O
                         net (fo=1, routed)           0.320     1.296    vga/U12/data_buf_reg_0_3_30_31__0_0
    SLICE_X22Y50         LUT6 (Prop_lut6_I5_O)        0.083     1.379 r  vga/U12/data_buf_reg_0_3_30_31__0_i_1/O
                         net (fo=2, routed)           0.178     1.556    vga/data_buf_reg_0_3_30_31__0/D
    SLICE_X20Y49         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.262    -0.717    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X20Y49         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/CLK
                         clock pessimism              0.547    -0.171    
                         clock uncertainty            0.215     0.044    
    SLICE_X20Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.136     0.180    vga/data_buf_reg_0_3_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.346ns (36.597%)  route 0.599ns (63.403%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.979     0.657    core/reg_MEM_WB/debug_clk
    SLICE_X9Y43          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.132     0.789 r  core/reg_MEM_WB/PCurrent_WB_reg[8]/Q
                         net (fo=2, routed)           0.226     1.015    core/U1_3/PC_WB[8]
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.035     1.050 r  core/U1_3/data_buf_reg_0_3_6_11_i_91/O
                         net (fo=1, routed)           0.000     1.050    core/U1_3/data_buf_reg_0_3_6_11_i_91_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I0_O)      0.061     1.111 r  core/U1_3/data_buf_reg_0_3_6_11_i_43/O
                         net (fo=1, routed)           0.114     1.225    core/U1_3/data_buf_reg_0_3_6_11_i_43_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I5_O)        0.083     1.308 r  core/U1_3/data_buf_reg_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.151     1.458    vga/U12/data_buf_reg_0_3_6_11
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.035     1.493 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.109     1.603    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X8Y44          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.265    -0.714    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y44          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.547    -0.168    
                         clock uncertainty            0.215     0.047    
    SLICE_X8Y44          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.215    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.311ns (29.897%)  route 0.729ns (70.103%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.892     0.570    core/reg_IF_ID/debug_clk
    SLICE_X13Y56         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDCE (Prop_fdce_C_Q)         0.132     0.702 r  core/reg_IF_ID/PCurrent_ID_reg[28]/Q
                         net (fo=5, routed)           0.335     1.037    core/U1_3/data_buf_reg_0_3_30_31__0_i_4_0[26]
    SLICE_X11Y52         LUT6 (Prop_lut6_I0_O)        0.035     1.072 r  core/U1_3/data_buf_reg_0_3_24_29_i_58/O
                         net (fo=1, routed)           0.000     1.072    core/U1_3/data_buf_reg_0_3_24_29_i_58_n_0
    SLICE_X11Y52         MUXF7 (Prop_muxf7_I0_O)      0.061     1.133 r  core/U1_3/data_buf_reg_0_3_24_29_i_23/O
                         net (fo=1, routed)           0.147     1.280    vga/U12/data_buf_reg_0_3_24_29_8
    SLICE_X10Y52         LUT6 (Prop_lut6_I5_O)        0.083     1.363 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.247     1.610    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X8Y48          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.266    -0.713    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y48          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.547    -0.167    
                         clock uncertainty            0.215     0.048    
    SLICE_X8Y48          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167     0.215    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.237ns (25.137%)  route 0.706ns (74.863%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.018     0.696    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y45          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDCE (Prop_fdce_C_Q)         0.132     0.828 r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/Q
                         net (fo=3, routed)           0.176     1.005    core/U1_3/PC_MEM[14]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.035     1.040 r  core/U1_3/data_buf_reg_0_3_12_17_i_41/O
                         net (fo=1, routed)           0.146     1.186    core/U1_3/data_buf_reg_0_3_12_17_i_41_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.035     1.221 r  core/U1_3/data_buf_reg_0_3_12_17_i_14/O
                         net (fo=1, routed)           0.260     1.481    vga/U12/Test_signal[12]
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.035     1.516 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.124     1.639    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X10Y45         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.265    -0.714    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y45         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism              0.547    -0.168    
                         clock uncertainty            0.215     0.047    
    SLICE_X10Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.215    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.443ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.341ns (33.327%)  route 0.682ns (66.673%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.933     0.611    core/reg_ID_EX/debug_clk
    SLICE_X4Y51          FDCE                                         r  core/reg_ID_EX/IR_EX_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.132     0.743 r  core/reg_ID_EX/IR_EX_reg[25]/Q
                         net (fo=2, routed)           0.228     0.971    core/U1_3/inst_EXE[19]
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.035     1.006 r  core/U1_3/data_buf_reg_0_3_24_29_i_69/O
                         net (fo=1, routed)           0.061     1.067    core/U1_3/data_buf_reg_0_3_24_29_i_69_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.035     1.102 r  core/U1_3/data_buf_reg_0_3_24_29_i_29/O
                         net (fo=1, routed)           0.000     1.102    core/U1_3/data_buf_reg_0_3_24_29_i_29_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I1_O)      0.056     1.158 r  core/U1_3/data_buf_reg_0_3_24_29_i_9/O
                         net (fo=1, routed)           0.232     1.390    vga/U12/data_buf_reg_0_3_24_29_2
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.083     1.473 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.161     1.634    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X8Y48          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.266    -0.713    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y48          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism              0.547    -0.167    
                         clock uncertainty            0.215     0.048    
    SLICE_X8Y48          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.192    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.347ns (35.499%)  route 0.630ns (64.501%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.978     0.656    core/reg_ID_EX/debug_clk
    SLICE_X11Y40         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.132     0.788 r  core/reg_ID_EX/ALUSrc_A_EX_reg/Q
                         net (fo=29, routed)          0.247     1.036    core/reg_ID_EX/ALUSrc_A_EXE
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.035     1.071 r  core/reg_ID_EX/data_buf_reg_0_3_6_11_i_68/O
                         net (fo=1, routed)           0.000     1.071    core/U1_3/data_buf_reg_0_3_6_11_i_8_0
    SLICE_X11Y42         MUXF7 (Prop_muxf7_I1_O)      0.062     1.133 r  core/U1_3/data_buf_reg_0_3_6_11_i_25/O
                         net (fo=1, routed)           0.152     1.284    core/U1_3/data_buf_reg_0_3_6_11_i_25_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.083     1.367 r  core/U1_3/data_buf_reg_0_3_6_11_i_8/O
                         net (fo=1, routed)           0.122     1.489    vga/U12/Test_signal[6]
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.035     1.524 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.109     1.634    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X8Y44          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.265    -0.714    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y44          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.547    -0.168    
                         clock uncertainty            0.215     0.047    
    SLICE_X8Y44          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.191    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.446ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.347ns (34.499%)  route 0.659ns (65.501%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.700    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.665 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.363    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.322 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.882     0.560    core/reg_EXE_MEM/debug_clk
    SLICE_X28Y51         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.132     0.692 r  core/reg_EXE_MEM/ALUO_MEM_reg[20]/Q
                         net (fo=5, routed)           0.212     0.904    core/reg_ID_EX/D[16]
    SLICE_X27Y53         LUT6 (Prop_lut6_I4_O)        0.035     0.939 r  core/reg_ID_EX/data_buf_reg_0_3_18_23_i_97/O
                         net (fo=1, routed)           0.000     0.939    core/U1_3/data_buf_reg_0_3_18_23_i_16_0
    SLICE_X27Y53         MUXF7 (Prop_muxf7_I1_O)      0.062     1.001 r  core/U1_3/data_buf_reg_0_3_18_23_i_45/O
                         net (fo=1, routed)           0.115     1.116    core/U1_3/data_buf_reg_0_3_18_23_i_45_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.083     1.199 r  core/U1_3/data_buf_reg_0_3_18_23_i_16/O
                         net (fo=1, routed)           0.112     1.311    vga/U12/Test_signal[14]
    SLICE_X25Y52         LUT4 (Prop_lut4_I3_O)        0.035     1.346 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.220     1.566    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X22Y52         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.170    -0.809    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y52         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.547    -0.263    
                         clock uncertainty            0.215    -0.048    
    SLICE_X22Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.120    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  1.446    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.164ns  (logic 2.517ns (60.440%)  route 1.647ns (39.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.020ns = ( 28.980 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.076    28.980    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.413 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.834    32.247    vga/U12/DO[0]
    SLICE_X8Y72          LUT4 (Prop_lut4_I1_O)        0.084    32.331 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.813    33.144    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.665    
                         clock uncertainty           -0.201    38.463    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)       -0.143    38.320    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -33.144    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.166ns  (logic 2.503ns (60.076%)  route 1.663ns (39.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.020ns = ( 28.980 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.076    28.980    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.413 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.834    32.247    vga/U12/DO[0]
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.070    32.317 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.829    33.146    vga/U12/B[3]_i_1_n_0
    SLICE_X9Y72          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X9Y72          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.223    38.664    
                         clock uncertainty           -0.201    38.462    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)       -0.024    38.438    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                         -33.146    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.032ns  (logic 2.517ns (62.426%)  route 1.515ns (37.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.020ns = ( 28.980 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.076    28.980    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.413 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.834    32.247    vga/U12/DO[0]
    SLICE_X8Y72          LUT4 (Prop_lut4_I1_O)        0.084    32.331 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.681    33.012    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.223    38.665    
                         clock uncertainty           -0.201    38.463    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)       -0.131    38.332    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                         -33.012    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.942ns  (logic 2.503ns (63.500%)  route 1.439ns (36.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.020ns = ( 28.980 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.076    28.980    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.413 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.829    32.242    vga/U12/DO[0]
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.070    32.312 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.610    32.922    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.223    38.665    
                         clock uncertainty           -0.201    38.463    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)       -0.024    38.439    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.439    
                         arrival time                         -32.922    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.920ns  (logic 2.503ns (63.856%)  route 1.417ns (36.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.020ns = ( 28.980 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.076    28.980    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.413 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.829    32.242    vga/U12/DO[0]
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.070    32.312 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.588    32.900    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.665    
                         clock uncertainty           -0.201    38.463    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)       -0.038    38.425    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.425    
                         arrival time                         -32.900    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.740ns  (logic 2.515ns (67.249%)  route 1.225ns (32.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.020ns = ( 28.980 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.076    28.980    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.413 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.829    32.242    vga/U12/DO[0]
    SLICE_X8Y72          LUT2 (Prop_lut2_I1_O)        0.082    32.324 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.396    32.720    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X8Y72          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.664    
                         clock uncertainty           -0.201    38.462    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)       -0.119    38.343    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                         -32.720    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.691ns  (logic 2.509ns (67.978%)  route 1.182ns (32.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.020ns = ( 28.980 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.076    28.980    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.413 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.520    31.933    vga/U12/DO[0]
    SLICE_X8Y71          LUT5 (Prop_lut5_I3_O)        0.076    32.009 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.662    32.671    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.665    
                         clock uncertainty           -0.201    38.463    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)       -0.119    38.344    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.344    
                         arrival time                         -32.671    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.607ns  (logic 2.515ns (69.718%)  route 1.092ns (30.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.020ns = ( 28.980 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.076    28.980    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.413 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.829    32.242    vga/U12/DO[0]
    SLICE_X8Y72          LUT2 (Prop_lut2_I1_O)        0.082    32.324 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.263    32.587    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X8Y72          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.223    38.664    
                         clock uncertainty           -0.201    38.462    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)       -0.119    38.343    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                         -32.587    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.700ns  (logic 2.503ns (67.653%)  route 1.197ns (32.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.020ns = ( 28.980 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.076    28.980    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.413 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.520    31.933    vga/U12/DO[0]
    SLICE_X8Y71          LUT5 (Prop_lut5_I3_O)        0.070    32.003 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.677    32.680    vga/U12/B[2]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.223    38.665    
                         clock uncertainty           -0.201    38.463    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)       -0.021    38.442    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.442    
                         arrival time                         -32.680    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.596ns  (logic 2.509ns (69.765%)  route 1.087ns (30.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.020ns = ( 28.980 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.076    28.980    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.413 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.520    31.933    vga/U12/DO[0]
    SLICE_X8Y71          LUT5 (Prop_lut5_I3_O)        0.076    32.009 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.568    32.576    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.223    38.665    
                         clock uncertainty           -0.201    38.463    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)       -0.119    38.344    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.344    
                         arrival time                         -32.576    
  -------------------------------------------------------------------
                         slack                                  5.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.167ns (18.192%)  route 0.751ns (81.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.883    -0.619    vga/CLK_OUT1
    SLICE_X11Y71         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.132    -0.487 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.437    -0.050    vga/U12/flag
    SLICE_X8Y72          LUT4 (Prop_lut4_I1_O)        0.035    -0.015 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.314     0.299    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.162    -0.817    vga/U12/CLK_OUT3
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.271    
                         clock uncertainty            0.201    -0.069    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.070     0.001    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.167ns (18.036%)  route 0.759ns (81.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.883    -0.619    vga/CLK_OUT1
    SLICE_X11Y71         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.132    -0.487 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.437    -0.050    vga/U12/flag
    SLICE_X8Y72          LUT4 (Prop_lut4_I1_O)        0.035    -0.015 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.322     0.307    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.162    -0.817    vga/U12/CLK_OUT3
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.547    -0.271    
                         clock uncertainty            0.201    -0.069    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.075     0.006    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.167ns (17.781%)  route 0.772ns (82.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.883    -0.619    vga/CLK_OUT1
    SLICE_X11Y71         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.132    -0.487 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.414    -0.073    vga/U12/flag
    SLICE_X8Y71          LUT5 (Prop_lut5_I1_O)        0.035    -0.038 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.358     0.320    vga/U12/B[2]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.162    -0.817    vga/U12/CLK_OUT3
    SLICE_X9Y71          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.547    -0.271    
                         clock uncertainty            0.201    -0.069    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.076     0.007    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.165ns (18.648%)  route 0.720ns (81.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.883    -0.619    vga/CLK_OUT1
    SLICE_X11Y71         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.132    -0.487 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.414    -0.073    vga/U12/flag
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.033    -0.040 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.306     0.266    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.162    -0.817    vga/U12/CLK_OUT3
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.547    -0.271    
                         clock uncertainty            0.201    -0.069    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.014    -0.055    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.165ns (17.660%)  route 0.769ns (82.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.883    -0.619    vga/CLK_OUT1
    SLICE_X11Y71         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.132    -0.487 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.414    -0.073    vga/U12/flag
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.033    -0.040 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.355     0.315    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.162    -0.817    vga/U12/CLK_OUT3
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.547    -0.271    
                         clock uncertainty            0.201    -0.069    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.014    -0.055    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.169ns (18.013%)  route 0.769ns (81.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.883    -0.619    vga/CLK_OUT1
    SLICE_X11Y71         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.132    -0.487 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.433    -0.054    vga/U12/flag
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.037    -0.017 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.336     0.319    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.162    -0.817    vga/U12/CLK_OUT3
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.547    -0.271    
                         clock uncertainty            0.201    -0.069    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.004    -0.065    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.746ns (73.270%)  route 0.272ns (26.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.918    -0.584    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746     0.162 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.272     0.434    vga/U12/DO[0]
    SLICE_X8Y72          FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.161    -0.818    vga/U12/CLK_OUT3
    SLICE_X8Y72          FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.547    -0.272    
                         clock uncertainty            0.201    -0.070    
    SLICE_X8Y72          FDRE (Hold_fdre_C_D)         0.057    -0.013    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.167ns (15.584%)  route 0.905ns (84.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.883    -0.619    vga/CLK_OUT1
    SLICE_X11Y71         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.132    -0.487 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.433    -0.054    vga/U12/flag
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.035    -0.019 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.471     0.453    vga/U12/B[3]_i_1_n_0
    SLICE_X9Y72          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.161    -0.818    vga/U12/CLK_OUT3
    SLICE_X9Y72          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.547    -0.272    
                         clock uncertainty            0.201    -0.070    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.075     0.005    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.169ns (16.923%)  route 0.830ns (83.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.883    -0.619    vga/CLK_OUT1
    SLICE_X11Y71         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.132    -0.487 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.433    -0.054    vga/U12/flag
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.037    -0.017 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.396     0.380    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.162    -0.817    vga/U12/CLK_OUT3
    SLICE_X8Y71          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.271    
                         clock uncertainty            0.201    -0.069    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)        -0.002    -0.071    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.746ns (69.165%)  route 0.333ns (30.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.918    -0.584    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746     0.162 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.333     0.495    vga/U12/DO[0]
    SLICE_X8Y72          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.161    -0.818    vga/U12/CLK_OUT3
    SLICE_X8Y72          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.272    
                         clock uncertainty            0.201    -0.070    
    SLICE_X8Y72          FDRE (Hold_fdre_C_D)         0.051    -0.019    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.514    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       10.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.422ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.257ns  (logic 0.474ns (5.741%)  route 7.783ns (94.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 118.961 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 99.245 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    99.245    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    99.634 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.078   106.712    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.085   106.797 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.704   107.502    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.982   118.961    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism             -0.223   118.738    
                         clock uncertainty           -0.215   118.523    
    SLICE_X1Y81          FDSE (Setup_fdse_C_S)       -0.600   117.923    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                        117.923    
                         arrival time                        -107.502    
  -------------------------------------------------------------------
                         slack                                 10.422    

Slack (MET) :             10.422ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.257ns  (logic 0.474ns (5.741%)  route 7.783ns (94.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 118.961 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 99.245 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    99.245    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    99.634 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.078   106.712    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.085   106.797 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.704   107.502    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.982   118.961    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
                         clock pessimism             -0.223   118.738    
                         clock uncertainty           -0.215   118.523    
    SLICE_X1Y81          FDSE (Setup_fdse_C_S)       -0.600   117.923    DISPLAY/P2S_SEG/buff_reg[31]
  -------------------------------------------------------------------
                         required time                        117.923    
                         arrival time                        -107.502    
  -------------------------------------------------------------------
                         slack                                 10.422    

Slack (MET) :             10.422ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[46]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.257ns  (logic 0.474ns (5.741%)  route 7.783ns (94.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 118.961 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 99.245 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    99.245    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    99.634 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.078   106.712    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.085   106.797 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.704   107.502    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.982   118.961    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/C
                         clock pessimism             -0.223   118.738    
                         clock uncertainty           -0.215   118.523    
    SLICE_X1Y81          FDSE (Setup_fdse_C_S)       -0.600   117.923    DISPLAY/P2S_SEG/buff_reg[46]
  -------------------------------------------------------------------
                         required time                        117.923    
                         arrival time                        -107.502    
  -------------------------------------------------------------------
                         slack                                 10.422    

Slack (MET) :             10.422ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[47]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.257ns  (logic 0.474ns (5.741%)  route 7.783ns (94.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 118.961 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 99.245 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    99.245    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    99.634 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.078   106.712    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.085   106.797 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.704   107.502    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.982   118.961    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
                         clock pessimism             -0.223   118.738    
                         clock uncertainty           -0.215   118.523    
    SLICE_X1Y81          FDSE (Setup_fdse_C_S)       -0.600   117.923    DISPLAY/P2S_SEG/buff_reg[47]
  -------------------------------------------------------------------
                         required time                        117.923    
                         arrival time                        -107.502    
  -------------------------------------------------------------------
                         slack                                 10.422    

Slack (MET) :             10.422ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[54]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.257ns  (logic 0.474ns (5.741%)  route 7.783ns (94.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 118.961 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 99.245 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    99.245    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    99.634 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.078   106.712    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.085   106.797 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.704   107.502    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.982   118.961    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/C
                         clock pessimism             -0.223   118.738    
                         clock uncertainty           -0.215   118.523    
    SLICE_X1Y81          FDSE (Setup_fdse_C_S)       -0.600   117.923    DISPLAY/P2S_SEG/buff_reg[54]
  -------------------------------------------------------------------
                         required time                        117.923    
                         arrival time                        -107.502    
  -------------------------------------------------------------------
                         slack                                 10.422    

Slack (MET) :             10.422ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[55]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.257ns  (logic 0.474ns (5.741%)  route 7.783ns (94.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 118.961 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 99.245 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    99.245    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    99.634 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.078   106.712    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.085   106.797 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.704   107.502    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.982   118.961    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
                         clock pessimism             -0.223   118.738    
                         clock uncertainty           -0.215   118.523    
    SLICE_X1Y81          FDSE (Setup_fdse_C_S)       -0.600   117.923    DISPLAY/P2S_SEG/buff_reg[55]
  -------------------------------------------------------------------
                         required time                        117.923    
                         arrival time                        -107.502    
  -------------------------------------------------------------------
                         slack                                 10.422    

Slack (MET) :             10.515ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.225ns  (logic 0.470ns (5.714%)  route 7.755ns (94.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 118.961 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 99.245 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    99.245    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    99.634 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.168   106.802    DISPLAY/P2S_SEG/rst_all
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.081   106.883 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.587   107.470    DISPLAY/P2S_SEG/buff
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.982   118.961    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.223   118.738    
                         clock uncertainty           -0.215   118.523    
    SLICE_X2Y81          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.538   117.985    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.985    
                         arrival time                        -107.470    
  -------------------------------------------------------------------
                         slack                                 10.515    

Slack (MET) :             10.515ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.225ns  (logic 0.470ns (5.714%)  route 7.755ns (94.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 118.961 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 99.245 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    99.245    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    99.634 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.168   106.802    DISPLAY/P2S_SEG/rst_all
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.081   106.883 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.587   107.470    DISPLAY/P2S_SEG/buff
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.982   118.961    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.223   118.738    
                         clock uncertainty           -0.215   118.523    
    SLICE_X2Y81          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.538   117.985    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.985    
                         arrival time                        -107.470    
  -------------------------------------------------------------------
                         slack                                 10.515    

Slack (MET) :             10.515ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.225ns  (logic 0.470ns (5.714%)  route 7.755ns (94.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 118.961 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 99.245 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    99.245    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    99.634 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.168   106.802    DISPLAY/P2S_SEG/rst_all
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.081   106.883 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.587   107.470    DISPLAY/P2S_SEG/buff
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.982   118.961    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.223   118.738    
                         clock uncertainty           -0.215   118.523    
    SLICE_X2Y81          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.538   117.985    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.985    
                         arrival time                        -107.470    
  -------------------------------------------------------------------
                         slack                                 10.515    

Slack (MET) :             10.515ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.225ns  (logic 0.470ns (5.714%)  route 7.755ns (94.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 118.961 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 99.245 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    99.245    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    99.634 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.168   106.802    DISPLAY/P2S_SEG/rst_all
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.081   106.883 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.587   107.470    DISPLAY/P2S_SEG/buff
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.982   118.961    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.223   118.738    
                         clock uncertainty           -0.215   118.523    
    SLICE_X2Y81          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.538   117.985    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.985    
                         arrival time                        -107.470    
  -------------------------------------------------------------------
                         slack                                 10.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.406ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.149ns (3.864%)  route 3.707ns (96.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 r  rst_all_reg/Q
                         net (fo=1363, routed)        3.707     3.370    DISPLAY/rst_all
    SLICE_X3Y79          FDRE                                         r  DISPLAY/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.202    -0.777    DISPLAY/CLK_OUT3
    SLICE_X3Y79          FDRE                                         r  DISPLAY/clk_count_reg[0]/C
                         clock pessimism              0.547    -0.231    
                         clock uncertainty            0.215    -0.016    
    SLICE_X3Y79          FDRE (Hold_fdre_C_R)        -0.020    -0.036    DISPLAY/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.406ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.149ns (3.864%)  route 3.707ns (96.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 r  rst_all_reg/Q
                         net (fo=1363, routed)        3.707     3.370    DISPLAY/rst_all
    SLICE_X3Y79          FDRE                                         r  DISPLAY/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.202    -0.777    DISPLAY/CLK_OUT3
    SLICE_X3Y79          FDRE                                         r  DISPLAY/clk_count_reg[1]/C
                         clock pessimism              0.547    -0.231    
                         clock uncertainty            0.215    -0.016    
    SLICE_X3Y79          FDRE (Hold_fdre_C_R)        -0.020    -0.036    DISPLAY/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.406ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.149ns (3.864%)  route 3.707ns (96.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 r  rst_all_reg/Q
                         net (fo=1363, routed)        3.707     3.370    DISPLAY/rst_all
    SLICE_X3Y79          FDRE                                         r  DISPLAY/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.202    -0.777    DISPLAY/CLK_OUT3
    SLICE_X3Y79          FDRE                                         r  DISPLAY/clk_count_reg[2]/C
                         clock pessimism              0.547    -0.231    
                         clock uncertainty            0.215    -0.016    
    SLICE_X3Y79          FDRE (Hold_fdre_C_R)        -0.020    -0.036    DISPLAY/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.406ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.149ns (3.864%)  route 3.707ns (96.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 r  rst_all_reg/Q
                         net (fo=1363, routed)        3.707     3.370    DISPLAY/rst_all
    SLICE_X3Y79          FDRE                                         r  DISPLAY/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.202    -0.777    DISPLAY/CLK_OUT3
    SLICE_X3Y79          FDRE                                         r  DISPLAY/clk_count_reg[3]/C
                         clock pessimism              0.547    -0.231    
                         clock uncertainty            0.215    -0.016    
    SLICE_X3Y79          FDRE (Hold_fdre_C_R)        -0.020    -0.036    DISPLAY/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.464ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.149ns (3.806%)  route 3.766ns (96.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 r  rst_all_reg/Q
                         net (fo=1363, routed)        3.766     3.429    DISPLAY/rst_all
    SLICE_X3Y80          FDRE                                         r  DISPLAY/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.203    -0.776    DISPLAY/CLK_OUT3
    SLICE_X3Y80          FDRE                                         r  DISPLAY/clk_count_reg[4]/C
                         clock pessimism              0.547    -0.230    
                         clock uncertainty            0.215    -0.015    
    SLICE_X3Y80          FDRE (Hold_fdre_C_R)        -0.020    -0.035    DISPLAY/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           3.429    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.464ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.149ns (3.806%)  route 3.766ns (96.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 r  rst_all_reg/Q
                         net (fo=1363, routed)        3.766     3.429    DISPLAY/rst_all
    SLICE_X3Y80          FDRE                                         r  DISPLAY/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.203    -0.776    DISPLAY/CLK_OUT3
    SLICE_X3Y80          FDRE                                         r  DISPLAY/clk_count_reg[5]/C
                         clock pessimism              0.547    -0.230    
                         clock uncertainty            0.215    -0.015    
    SLICE_X3Y80          FDRE (Hold_fdre_C_R)        -0.020    -0.035    DISPLAY/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           3.429    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.464ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.149ns (3.806%)  route 3.766ns (96.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 r  rst_all_reg/Q
                         net (fo=1363, routed)        3.766     3.429    DISPLAY/rst_all
    SLICE_X3Y80          FDRE                                         r  DISPLAY/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.203    -0.776    DISPLAY/CLK_OUT3
    SLICE_X3Y80          FDRE                                         r  DISPLAY/clk_count_reg[6]/C
                         clock pessimism              0.547    -0.230    
                         clock uncertainty            0.215    -0.015    
    SLICE_X3Y80          FDRE (Hold_fdre_C_R)        -0.020    -0.035    DISPLAY/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           3.429    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.464ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.149ns (3.806%)  route 3.766ns (96.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 r  rst_all_reg/Q
                         net (fo=1363, routed)        3.766     3.429    DISPLAY/rst_all
    SLICE_X3Y80          FDRE                                         r  DISPLAY/clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.203    -0.776    DISPLAY/CLK_OUT3
    SLICE_X3Y80          FDRE                                         r  DISPLAY/clk_count_reg[7]/C
                         clock pessimism              0.547    -0.230    
                         clock uncertainty            0.215    -0.015    
    SLICE_X3Y80          FDRE (Hold_fdre_C_R)        -0.020    -0.035    DISPLAY/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           3.429    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.530ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.149ns (3.742%)  route 3.833ns (96.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 r  rst_all_reg/Q
                         net (fo=1363, routed)        3.833     3.496    DISPLAY/rst_all
    SLICE_X3Y81          FDRE                                         r  DISPLAY/clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.204    -0.775    DISPLAY/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/clk_count_reg[10]/C
                         clock pessimism              0.547    -0.229    
                         clock uncertainty            0.215    -0.014    
    SLICE_X3Y81          FDRE (Hold_fdre_C_R)        -0.020    -0.034    DISPLAY/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  3.530    

Slack (MET) :             3.530ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.149ns (3.742%)  route 3.833ns (96.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 r  rst_all_reg/Q
                         net (fo=1363, routed)        3.833     3.496    DISPLAY/rst_all
    SLICE_X3Y81          FDRE                                         r  DISPLAY/clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.204    -0.775    DISPLAY/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/clk_count_reg[11]/C
                         clock pessimism              0.547    -0.229    
                         clock uncertainty            0.215    -0.014    
    SLICE_X3Y81          FDRE (Hold_fdre_C_R)        -0.020    -0.034    DISPLAY/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  3.530    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       42.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.295ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 0.389ns (4.200%)  route 8.873ns (95.800%))
  Logic Levels:           0  
  Clock Path Skew:        1.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 51.296 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    -0.755    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    -0.366 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.873     8.507    core/register/rst_all
    SLICE_X26Y55         FDCE                                         f  core/register/register_reg[7][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    48.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.761 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.378 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.918    51.296    core/register/debug_clk
    SLICE_X26Y55         FDCE                                         r  core/register/register_reg[7][20]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.221    
                         clock uncertainty           -0.095    51.126    
    SLICE_X26Y55         FDCE (Recov_fdce_C_CLR)     -0.324    50.802    core/register/register_reg[7][20]
  -------------------------------------------------------------------
                         required time                         50.802    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                 42.295    

Slack (MET) :             42.437ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 0.389ns (4.263%)  route 8.736ns (95.737%))
  Logic Levels:           0  
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 51.301 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    -0.755    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    -0.366 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.736     8.370    core/register/rst_all
    SLICE_X19Y56         FDCE                                         f  core/register/register_reg[31][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    48.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.761 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.378 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.923    51.301    core/register/debug_clk
    SLICE_X19Y56         FDCE                                         r  core/register/register_reg[31][15]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.226    
                         clock uncertainty           -0.095    51.131    
    SLICE_X19Y56         FDCE (Recov_fdce_C_CLR)     -0.324    50.807    core/register/register_reg[31][15]
  -------------------------------------------------------------------
                         required time                         50.807    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                 42.437    

Slack (MET) :             42.437ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 0.389ns (4.263%)  route 8.736ns (95.737%))
  Logic Levels:           0  
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 51.301 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    -0.755    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    -0.366 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.736     8.370    core/register/rst_all
    SLICE_X19Y56         FDCE                                         f  core/register/register_reg[31][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    48.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.761 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.378 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.923    51.301    core/register/debug_clk
    SLICE_X19Y56         FDCE                                         r  core/register/register_reg[31][18]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.226    
                         clock uncertainty           -0.095    51.131    
    SLICE_X19Y56         FDCE (Recov_fdce_C_CLR)     -0.324    50.807    core/register/register_reg[31][18]
  -------------------------------------------------------------------
                         required time                         50.807    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                 42.437    

Slack (MET) :             42.437ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 0.389ns (4.263%)  route 8.736ns (95.737%))
  Logic Levels:           0  
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 51.301 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    -0.755    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    -0.366 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.736     8.370    core/register/rst_all
    SLICE_X19Y56         FDCE                                         f  core/register/register_reg[31][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    48.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.761 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.378 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.923    51.301    core/register/debug_clk
    SLICE_X19Y56         FDCE                                         r  core/register/register_reg[31][19]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.226    
                         clock uncertainty           -0.095    51.131    
    SLICE_X19Y56         FDCE (Recov_fdce_C_CLR)     -0.324    50.807    core/register/register_reg[31][19]
  -------------------------------------------------------------------
                         required time                         50.807    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                 42.437    

Slack (MET) :             42.437ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 0.389ns (4.263%)  route 8.736ns (95.737%))
  Logic Levels:           0  
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 51.301 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    -0.755    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    -0.366 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.736     8.370    core/register/rst_all
    SLICE_X19Y56         FDCE                                         f  core/register/register_reg[31][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    48.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.761 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.378 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.923    51.301    core/register/debug_clk
    SLICE_X19Y56         FDCE                                         r  core/register/register_reg[31][2]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.226    
                         clock uncertainty           -0.095    51.131    
    SLICE_X19Y56         FDCE (Recov_fdce_C_CLR)     -0.324    50.807    core/register/register_reg[31][2]
  -------------------------------------------------------------------
                         required time                         50.807    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                 42.437    

Slack (MET) :             42.437ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 0.389ns (4.263%)  route 8.736ns (95.737%))
  Logic Levels:           0  
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 51.301 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    -0.755    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    -0.366 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.736     8.370    core/register/rst_all
    SLICE_X19Y56         FDCE                                         f  core/register/register_reg[31][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    48.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.761 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.378 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.923    51.301    core/register/debug_clk
    SLICE_X19Y56         FDCE                                         r  core/register/register_reg[31][8]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.226    
                         clock uncertainty           -0.095    51.131    
    SLICE_X19Y56         FDCE (Recov_fdce_C_CLR)     -0.324    50.807    core/register/register_reg[31][8]
  -------------------------------------------------------------------
                         required time                         50.807    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                 42.437    

Slack (MET) :             42.464ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 0.389ns (4.263%)  route 8.736ns (95.737%))
  Logic Levels:           0  
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 51.301 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    -0.755    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    -0.366 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.736     8.370    core/register/rst_all
    SLICE_X18Y56         FDCE                                         f  core/register/register_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    48.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.761 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.378 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.923    51.301    core/register/debug_clk
    SLICE_X18Y56         FDCE                                         r  core/register/register_reg[1][10]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.226    
                         clock uncertainty           -0.095    51.131    
    SLICE_X18Y56         FDCE (Recov_fdce_C_CLR)     -0.297    50.834    core/register/register_reg[1][10]
  -------------------------------------------------------------------
                         required time                         50.834    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                 42.464    

Slack (MET) :             42.464ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 0.389ns (4.263%)  route 8.736ns (95.737%))
  Logic Levels:           0  
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 51.301 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    -0.755    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    -0.366 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.736     8.370    core/register/rst_all
    SLICE_X18Y56         FDCE                                         f  core/register/register_reg[1][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    48.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.761 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.378 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.923    51.301    core/register/debug_clk
    SLICE_X18Y56         FDCE                                         r  core/register/register_reg[1][19]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.226    
                         clock uncertainty           -0.095    51.131    
    SLICE_X18Y56         FDCE (Recov_fdce_C_CLR)     -0.297    50.834    core/register/register_reg[1][19]
  -------------------------------------------------------------------
                         required time                         50.834    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                 42.464    

Slack (MET) :             42.504ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 0.389ns (4.294%)  route 8.669ns (95.706%))
  Logic Levels:           0  
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 51.301 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    -0.755    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    -0.366 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.669     8.303    core/register/rst_all
    SLICE_X21Y55         FDCE                                         f  core/register/register_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    48.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.761 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.378 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.923    51.301    core/register/debug_clk
    SLICE_X21Y55         FDCE                                         r  core/register/register_reg[7][10]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.226    
                         clock uncertainty           -0.095    51.131    
    SLICE_X21Y55         FDCE (Recov_fdce_C_CLR)     -0.324    50.807    core/register/register_reg[7][10]
  -------------------------------------------------------------------
                         required time                         50.807    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                 42.504    

Slack (MET) :             42.504ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 0.389ns (4.294%)  route 8.669ns (95.706%))
  Logic Levels:           0  
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 51.301 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.341    -0.755    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.389    -0.366 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.669     8.303    core/register/rst_all
    SLICE_X21Y55         FDCE                                         f  core/register/register_reg[7][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.726    48.705    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.761 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.290    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.378 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.923    51.301    core/register/debug_clk
    SLICE_X21Y55         FDCE                                         r  core/register/register_reg[7][22]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.226    
                         clock uncertainty           -0.095    51.131    
    SLICE_X21Y55         FDCE (Recov_fdce_C_CLR)     -0.324    50.807    core/register/register_reg[7][22]
  -------------------------------------------------------------------
                         required time                         50.807    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                 42.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.149ns (7.835%)  route 1.753ns (92.165%))
  Logic Levels:           0  
  Clock Path Skew:        1.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.753     1.416    core/reg_ID_EX/rst_all
    SLICE_X9Y32          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.257     0.806    core/reg_ID_EX/debug_clk
    SLICE_X9Y32          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[21]/C
                         clock pessimism              0.477     1.284    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.085     1.199    core/reg_ID_EX/PCurrent_EX_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.149ns (7.594%)  route 1.813ns (92.406%))
  Logic Levels:           0  
  Clock Path Skew:        1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.813     1.476    core/reg_ID_EX/rst_all
    SLICE_X5Y31          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.293     0.842    core/reg_ID_EX/debug_clk
    SLICE_X5Y31          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[26]/C
                         clock pessimism              0.477     1.320    
    SLICE_X5Y31          FDCE (Remov_fdce_C_CLR)     -0.085     1.235    core/reg_ID_EX/PCurrent_EX_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[28]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.149ns (7.558%)  route 1.823ns (92.442%))
  Logic Levels:           0  
  Clock Path Skew:        1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.823     1.486    core/reg_ID_EX/rst_all
    SLICE_X5Y34          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.296     0.845    core/reg_ID_EX/debug_clk
    SLICE_X5Y34          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[28]/C
                         clock pessimism              0.477     1.323    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.085     1.238    core/reg_ID_EX/PCurrent_EX_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.149ns (7.558%)  route 1.823ns (92.442%))
  Logic Levels:           0  
  Clock Path Skew:        1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.823     1.486    core/reg_ID_EX/rst_all
    SLICE_X5Y34          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.296     0.845    core/reg_ID_EX/debug_clk
    SLICE_X5Y34          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[3]/C
                         clock pessimism              0.477     1.323    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.085     1.238    core/reg_ID_EX/PCurrent_EX_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[29]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.149ns (7.367%)  route 1.874ns (92.633%))
  Logic Levels:           0  
  Clock Path Skew:        1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.874     1.537    core/reg_ID_EX/rst_all
    SLICE_X6Y33          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.295     0.844    core/reg_ID_EX/debug_clk
    SLICE_X6Y33          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[29]/C
                         clock pessimism              0.477     1.322    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.065     1.257    core/reg_ID_EX/PCurrent_EX_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.149ns (7.367%)  route 1.874ns (92.633%))
  Logic Levels:           0  
  Clock Path Skew:        1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.874     1.537    core/reg_ID_EX/rst_all
    SLICE_X6Y33          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.295     0.844    core/reg_ID_EX/debug_clk
    SLICE_X6Y33          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[2]/C
                         clock pessimism              0.477     1.322    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.065     1.257    core/reg_ID_EX/PCurrent_EX_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[8]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.149ns (7.367%)  route 1.874ns (92.633%))
  Logic Levels:           0  
  Clock Path Skew:        1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.874     1.537    core/reg_ID_EX/rst_all
    SLICE_X6Y33          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.295     0.844    core/reg_ID_EX/debug_clk
    SLICE_X6Y33          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[8]/C
                         clock pessimism              0.477     1.322    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.065     1.257    core/reg_ID_EX/PCurrent_EX_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.149ns (7.374%)  route 1.872ns (92.626%))
  Logic Levels:           0  
  Clock Path Skew:        1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.872     1.535    core/reg_ID_EX/rst_all
    SLICE_X7Y30          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.292     0.841    core/reg_ID_EX/debug_clk
    SLICE_X7Y30          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[1]/C
                         clock pessimism              0.477     1.319    
    SLICE_X7Y30          FDCE (Remov_fdce_C_CLR)     -0.085     1.234    core/reg_ID_EX/PCurrent_EX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.149ns (7.187%)  route 1.924ns (92.813%))
  Logic Levels:           0  
  Clock Path Skew:        1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.924     1.587    core/reg_ID_EX/rst_all
    SLICE_X8Y34          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.259     0.808    core/reg_ID_EX/debug_clk
    SLICE_X8Y34          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[0]/C
                         clock pessimism              0.477     1.286    
    SLICE_X8Y34          FDCE (Remov_fdce_C_CLR)     -0.065     1.221    core/reg_ID_EX/PCurrent_EX_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.149ns (7.103%)  route 1.949ns (92.897%))
  Logic Levels:           0  
  Clock Path Skew:        1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X2Y13          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.149    -0.337 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.949     1.612    core/reg_ID_EX/rst_all
    SLICE_X5Y35          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.104    -0.875    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.831 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.494    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.451 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.297     0.846    core/reg_ID_EX/debug_clk
    SLICE_X5Y35          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[11]/C
                         clock pessimism              0.477     1.324    
    SLICE_X5Y35          FDCE (Remov_fdce_C_CLR)     -0.085     1.239    core/reg_ID_EX/PCurrent_EX_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.373    





