Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 11 00:38:52 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3124 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.026    -3250.494                   3236                13062        0.032        0.000                      0                13062        0.833        0.000                       0                  3130  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
EXCLK                   {0.000 5.000}        10.000          100.000         
  clk_out6_clk_wiz_0    {0.000 2.083}        4.167           240.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out6_clk_wiz_0_1  {0.000 2.083}        4.167           240.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out6_clk_wiz_0         -4.026    -3242.361                   3214                12999        0.093        0.000                      0                12999        0.833        0.000                       0                  3126  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out6_clk_wiz_0_1       -4.026    -3239.960                   3214                12999        0.093        0.000                      0                12999        0.833        0.000                       0                  3126  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out6_clk_wiz_0_1  clk_out6_clk_wiz_0         -4.026    -3242.361                   3214                12999        0.032        0.000                      0                12999  
clk_out6_clk_wiz_0    clk_out6_clk_wiz_0_1       -4.026    -3242.361                   3214                12999        0.032        0.000                      0                12999  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out6_clk_wiz_0    clk_out6_clk_wiz_0         -0.662       -8.133                     22                   63        0.720        0.000                      0                   63  
**async_default**     clk_out6_clk_wiz_0_1  clk_out6_clk_wiz_0         -0.662       -8.133                     22                   63        0.660        0.000                      0                   63  
**async_default**     clk_out6_clk_wiz_0    clk_out6_clk_wiz_0_1       -0.662       -8.133                     22                   63        0.660        0.000                      0                   63  
**async_default**     clk_out6_clk_wiz_0_1  clk_out6_clk_wiz_0_1       -0.662       -8.116                     22                   63        0.720        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_0
  To Clock:  clk_out6_clk_wiz_0

Setup :         3214  Failing Endpoints,  Worst Slack       -4.026ns,  Total Violation    -3242.361ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.026ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.172ns  (logic 3.868ns (47.331%)  route 4.304ns (52.669%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.084 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.502     5.587    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X30Y142        LUT6 (Prop_lut6_I3_O)        0.303     5.890 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.890    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[29]
    SLICE_X30Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.608     2.261    cpu0/id_ex0/clk_out6
    SLICE_X30Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.061     1.782    
    SLICE_X30Y142        FDRE (Setup_fdre_C_D)        0.081     1.863    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          1.863    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                 -4.026    

Slack (VIOLATED) :        -3.933ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 3.771ns (46.625%)  route 4.317ns (53.375%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 2.260 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.721    -2.298    cpu0/pc_reg0/clk_out6
    SLICE_X22Y126        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.419    -1.879 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.425    -0.453    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X29Y126        LUT6 (Prop_lut6_I2_O)        0.299    -0.154 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_93/O
                         net (fo=1, routed)           0.000    -0.154    cpu0/mem_ctrl0/cache0/_inst[31]_i_93_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I0_O)      0.238     0.084 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45/O
                         net (fo=1, routed)           0.000     0.084    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104     0.188 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21/O
                         net (fo=1, routed)           0.951     1.138    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I0_O)        0.316     1.454 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     1.454    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.212     1.666 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.666    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I1_O)      0.094     1.760 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.667    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     2.983 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.195    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.319 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.660    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.784 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.265    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.772 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.456 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.790 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.790    cpu0/pc_reg0/D[30]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.607     2.260    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.404     1.856    
                         clock uncertainty           -0.061     1.795    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     1.857    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          1.857    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 -3.933    

Slack (VIOLATED) :        -3.905ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 3.752ns (46.888%)  route 4.250ns (53.112%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 2.262 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.972 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.448     5.420    cpu0/if_id0/id0/jmp_addr1[28]
    SLICE_X31Y146        LUT6 (Prop_lut6_I3_O)        0.299     5.719 r  cpu0/if_id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000     5.719    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[28]
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.609     2.262    cpu0/id_ex0/clk_out6
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism             -0.418     1.844    
                         clock uncertainty           -0.061     1.783    
    SLICE_X31Y146        FDRE (Setup_fdre_C_D)        0.031     1.814    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                          1.814    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                 -3.905    

Slack (VIOLATED) :        -3.893ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 3.754ns (46.986%)  route 4.236ns (53.014%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.970 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.434     5.404    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.303     5.707 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     5.707    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[25]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.608     2.261    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.061     1.782    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.032     1.814    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          1.814    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 -3.893    

Slack (VIOLATED) :        -3.892ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 3.772ns (47.235%)  route 4.214ns (52.765%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.989 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.412     5.401    cpu0/if_id0/id0/jmp_addr1[30]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.302     5.703 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000     5.703    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[30]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.608     2.261    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.061     1.782    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.029     1.811    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                          1.811    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                 -3.892    

Slack (VIOLATED) :        -3.862ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 3.324ns (41.751%)  route 4.638ns (58.249%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 2.265 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.629    -1.198    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.074 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.074    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.355    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.658 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.470    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.594 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.767    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.185    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.309 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.835    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.959 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.371    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.495 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.495    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.045 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.045    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.159 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.159    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.273 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.273    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.586 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.787     5.373    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X21Y142        LUT6 (Prop_lut6_I3_O)        0.306     5.679 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.679    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[15]
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.612     2.265    cpu0/id_ex0/clk_out6
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.418     1.847    
                         clock uncertainty           -0.061     1.786    
    SLICE_X21Y142        FDRE (Setup_fdre_C_D)        0.031     1.817    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          1.817    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                 -3.862    

Slack (VIOLATED) :        -3.858ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 3.340ns (41.970%)  route 4.618ns (58.030%))
  Logic Levels:           14  (CARRY4=6 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 2.265 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.629    -1.198    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.074 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.074    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.355    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.658 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.470    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.594 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.767    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.185    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.309 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.835    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.959 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.371    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.495 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.495    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.045 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.045    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.159 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.159    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.273 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.273    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.387 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.387    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.609 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/O[0]
                         net (fo=1, routed)           0.768     5.377    cpu0/if_id0/id0/jmp_addr1[16]
    SLICE_X21Y142        LUT6 (Prop_lut6_I3_O)        0.299     5.676 r  cpu0/if_id0/ex_jmp_addr[16]_i_1/O
                         net (fo=1, routed)           0.000     5.676    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[16]
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.612     2.265    cpu0/id_ex0/clk_out6
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[16]/C
                         clock pessimism             -0.418     1.847    
                         clock uncertainty           -0.061     1.786    
    SLICE_X21Y142        FDRE (Setup_fdre_C_D)        0.031     1.817    cpu0/id_ex0/ex_jmp_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          1.817    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                 -3.858    

Slack (VIOLATED) :        -3.851ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 3.850ns (48.448%)  route 4.097ns (51.552%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.063 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.295     5.358    cpu0/if_id0/id0/jmp_addr1[31]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.306     5.664 r  cpu0/if_id0/ex_jmp_addr[31]_i_2/O
                         net (fo=1, routed)           0.000     5.664    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[31]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.608     2.261    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.061     1.782    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.031     1.813    cpu0/id_ex0/ex_jmp_addr_reg[31]
  -------------------------------------------------------------------
                         required time                          1.813    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                 -3.851    

Slack (VIOLATED) :        -3.838ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 3.676ns (45.991%)  route 4.317ns (54.009%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 2.260 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.721    -2.298    cpu0/pc_reg0/clk_out6
    SLICE_X22Y126        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.419    -1.879 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.425    -0.453    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X29Y126        LUT6 (Prop_lut6_I2_O)        0.299    -0.154 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_93/O
                         net (fo=1, routed)           0.000    -0.154    cpu0/mem_ctrl0/cache0/_inst[31]_i_93_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I0_O)      0.238     0.084 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45/O
                         net (fo=1, routed)           0.000     0.084    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104     0.188 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21/O
                         net (fo=1, routed)           0.951     1.138    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I0_O)        0.316     1.454 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     1.454    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.212     1.666 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.666    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I1_O)      0.094     1.760 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.667    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     2.983 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.195    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.319 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.660    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.784 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.265    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.772 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.456 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.695 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.695    cpu0/pc_reg0/D[31]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.607     2.260    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism             -0.404     1.856    
                         clock uncertainty           -0.061     1.795    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     1.857    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                          1.857    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                 -3.838    

Slack (VIOLATED) :        -3.832ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 2.246ns (28.534%)  route 5.625ns (71.466%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 2.249 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.721    -2.298    cpu0/pc_reg0/clk_out6
    SLICE_X22Y126        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.419    -1.879 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.425    -0.453    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X29Y126        LUT6 (Prop_lut6_I2_O)        0.299    -0.154 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_93/O
                         net (fo=1, routed)           0.000    -0.154    cpu0/mem_ctrl0/cache0/_inst[31]_i_93_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I0_O)      0.238     0.084 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45/O
                         net (fo=1, routed)           0.000     0.084    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104     0.188 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21/O
                         net (fo=1, routed)           0.951     1.138    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I0_O)        0.316     1.454 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     1.454    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.212     1.666 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.666    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I1_O)      0.094     1.760 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.667    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     2.983 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          1.067     4.050    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I1_O)        0.124     4.174 r  cpu0/mem_ctrl0/cache1/id_inst[20]_i_2/O
                         net (fo=1, routed)           0.475     4.649    cpu0/mem_ctrl0/cache1/id_inst[20]_i_2_n_0
    SLICE_X26Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.773 r  cpu0/mem_ctrl0/cache1/id_inst[20]_i_1/O
                         net (fo=1, routed)           0.801     5.574    cpu0/if_id0/id_inst_reg[31]_0[20]
    SLICE_X34Y128        FDRE                                         r  cpu0/if_id0/id_inst_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.596     2.249    cpu0/if_id0/clk_out6
    SLICE_X34Y128        FDRE                                         r  cpu0/if_id0/id_inst_reg[20]/C
                         clock pessimism             -0.418     1.831    
                         clock uncertainty           -0.061     1.770    
    SLICE_X34Y128        FDRE (Setup_fdre_C_D)       -0.028     1.742    cpu0/if_id0/id_inst_reg[20]
  -------------------------------------------------------------------
                         required time                          1.742    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                 -3.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.642    -0.487    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279    -0.067    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.917    -0.251    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.219    -0.470    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.160    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.642    -0.487    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279    -0.067    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.917    -0.251    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.219    -0.470    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.160    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.642    -0.487    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279    -0.067    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.917    -0.251    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.219    -0.470    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.160    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.642    -0.487    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279    -0.067    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.917    -0.251    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.219    -0.470    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.160    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.127    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/CLK
                         clock pessimism             -0.219    -0.466    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.226    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.127    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/CLK
                         clock pessimism             -0.219    -0.466    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.226    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.127    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/CLK
                         clock pessimism             -0.219    -0.466    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.226    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.127    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/CLK
                         clock pessimism             -0.219    -0.466    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.226    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.980%)  route 0.122ns (22.020%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.562    -0.567    hci0/clk_out6
    SLICE_X29Y97         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_cpu_cycle_cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.305    hci0/data2[6]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.145 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.145    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.106 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.106    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.067 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.066    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.012 r  hci0/q_cpu_cycle_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.012    hci0/q_cpu_cycle_cnt_reg[24]_i_1_n_7
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.918    -0.250    hci0/clk_out6
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[24]/C
                         clock pessimism              0.034    -0.216    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105    -0.111    hci0/q_cpu_cycle_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.444ns (78.408%)  route 0.122ns (21.592%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.562    -0.567    hci0/clk_out6
    SLICE_X29Y97         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_cpu_cycle_cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.305    hci0/data2[6]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.145 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.145    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.106 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.106    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.067 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.066    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.001 r  hci0/q_cpu_cycle_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.001    hci0/q_cpu_cycle_cnt_reg[24]_i_1_n_5
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.918    -0.250    hci0/clk_out6
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[26]/C
                         clock pessimism              0.034    -0.216    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105    -0.111    hci0/q_cpu_cycle_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_clk_wiz_0
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X1Y16    ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y18    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X1Y17    ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y19    ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X2Y18    ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y20    ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X2Y19    ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y21    ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X2Y14    ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y12    ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT5   n/a            160.000       4.167       155.833    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT5
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X8Y93     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X8Y93     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X8Y93     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X8Y93     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_7_7/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y130   cpu0/mem_ctrl0/cache0/tag_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y130   cpu0/mem_ctrl0/cache0/tag_reg_0_255_3_3/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y130   cpu0/mem_ctrl0/cache0/tag_reg_0_255_3_3/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y130   cpu0/mem_ctrl0/cache0/tag_reg_0_255_3_3/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y100   hci0/io_in_fifo/q_data_array_reg_448_511_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y100   hci0/io_in_fifo/q_data_array_reg_448_511_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X14Y131   cpu0/mem_ctrl0/cache0/tag_reg_0_255_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X14Y131   cpu0/mem_ctrl0/cache0/tag_reg_0_255_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X14Y131   cpu0/mem_ctrl0/cache0/tag_reg_0_255_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X14Y131   cpu0/mem_ctrl0/cache0/tag_reg_0_255_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X10Y101   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X34Y107   hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X34Y107   hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X34Y107   hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X10Y101   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X10Y101   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_0_2/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_0_1
  To Clock:  clk_out6_clk_wiz_0_1

Setup :         3214  Failing Endpoints,  Worst Slack       -4.026ns,  Total Violation    -3239.960ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.026ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.172ns  (logic 3.868ns (47.331%)  route 4.304ns (52.669%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.084 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.502     5.587    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X30Y142        LUT6 (Prop_lut6_I3_O)        0.303     5.890 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.890    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[29]
    SLICE_X30Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.608     2.261    cpu0/id_ex0/clk_out6
    SLICE_X30Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.060     1.783    
    SLICE_X30Y142        FDRE (Setup_fdre_C_D)        0.081     1.864    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          1.864    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                 -4.026    

Slack (VIOLATED) :        -3.932ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 3.771ns (46.625%)  route 4.317ns (53.375%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 2.260 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.721    -2.298    cpu0/pc_reg0/clk_out6
    SLICE_X22Y126        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.419    -1.879 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.425    -0.453    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X29Y126        LUT6 (Prop_lut6_I2_O)        0.299    -0.154 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_93/O
                         net (fo=1, routed)           0.000    -0.154    cpu0/mem_ctrl0/cache0/_inst[31]_i_93_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I0_O)      0.238     0.084 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45/O
                         net (fo=1, routed)           0.000     0.084    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104     0.188 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21/O
                         net (fo=1, routed)           0.951     1.138    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I0_O)        0.316     1.454 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     1.454    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.212     1.666 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.666    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I1_O)      0.094     1.760 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.667    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     2.983 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.195    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.319 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.660    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.784 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.265    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.772 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.456 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.790 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.790    cpu0/pc_reg0/D[30]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.607     2.260    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.404     1.856    
                         clock uncertainty           -0.060     1.796    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     1.858    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          1.858    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 -3.932    

Slack (VIOLATED) :        -3.904ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 3.752ns (46.888%)  route 4.250ns (53.112%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 2.262 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.972 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.448     5.420    cpu0/if_id0/id0/jmp_addr1[28]
    SLICE_X31Y146        LUT6 (Prop_lut6_I3_O)        0.299     5.719 r  cpu0/if_id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000     5.719    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[28]
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.609     2.262    cpu0/id_ex0/clk_out6
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism             -0.418     1.844    
                         clock uncertainty           -0.060     1.784    
    SLICE_X31Y146        FDRE (Setup_fdre_C_D)        0.031     1.815    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                          1.815    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                 -3.904    

Slack (VIOLATED) :        -3.892ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 3.754ns (46.986%)  route 4.236ns (53.014%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.970 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.434     5.404    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.303     5.707 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     5.707    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[25]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.608     2.261    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.060     1.783    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.032     1.815    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          1.815    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 -3.892    

Slack (VIOLATED) :        -3.891ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 3.772ns (47.235%)  route 4.214ns (52.765%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.989 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.412     5.401    cpu0/if_id0/id0/jmp_addr1[30]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.302     5.703 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000     5.703    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[30]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.608     2.261    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.060     1.783    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.029     1.812    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                          1.812    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                 -3.891    

Slack (VIOLATED) :        -3.861ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 3.324ns (41.751%)  route 4.638ns (58.249%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 2.265 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.629    -1.198    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.074 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.074    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.355    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.658 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.470    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.594 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.767    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.185    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.309 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.835    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.959 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.371    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.495 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.495    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.045 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.045    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.159 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.159    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.273 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.273    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.586 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.787     5.373    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X21Y142        LUT6 (Prop_lut6_I3_O)        0.306     5.679 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.679    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[15]
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.612     2.265    cpu0/id_ex0/clk_out6
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.418     1.847    
                         clock uncertainty           -0.060     1.787    
    SLICE_X21Y142        FDRE (Setup_fdre_C_D)        0.031     1.818    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          1.818    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                 -3.861    

Slack (VIOLATED) :        -3.857ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 3.340ns (41.970%)  route 4.618ns (58.030%))
  Logic Levels:           14  (CARRY4=6 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 2.265 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.629    -1.198    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.074 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.074    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.355    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.658 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.470    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.594 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.767    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.185    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.309 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.835    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.959 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.371    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.495 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.495    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.045 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.045    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.159 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.159    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.273 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.273    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.387 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.387    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.609 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/O[0]
                         net (fo=1, routed)           0.768     5.377    cpu0/if_id0/id0/jmp_addr1[16]
    SLICE_X21Y142        LUT6 (Prop_lut6_I3_O)        0.299     5.676 r  cpu0/if_id0/ex_jmp_addr[16]_i_1/O
                         net (fo=1, routed)           0.000     5.676    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[16]
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.612     2.265    cpu0/id_ex0/clk_out6
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[16]/C
                         clock pessimism             -0.418     1.847    
                         clock uncertainty           -0.060     1.787    
    SLICE_X21Y142        FDRE (Setup_fdre_C_D)        0.031     1.818    cpu0/id_ex0/ex_jmp_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          1.818    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                 -3.857    

Slack (VIOLATED) :        -3.850ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 3.850ns (48.448%)  route 4.097ns (51.552%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.063 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.295     5.358    cpu0/if_id0/id0/jmp_addr1[31]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.306     5.664 r  cpu0/if_id0/ex_jmp_addr[31]_i_2/O
                         net (fo=1, routed)           0.000     5.664    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[31]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.608     2.261    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.060     1.783    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.031     1.814    cpu0/id_ex0/ex_jmp_addr_reg[31]
  -------------------------------------------------------------------
                         required time                          1.814    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                 -3.850    

Slack (VIOLATED) :        -3.837ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 3.676ns (45.991%)  route 4.317ns (54.009%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 2.260 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.721    -2.298    cpu0/pc_reg0/clk_out6
    SLICE_X22Y126        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.419    -1.879 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.425    -0.453    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X29Y126        LUT6 (Prop_lut6_I2_O)        0.299    -0.154 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_93/O
                         net (fo=1, routed)           0.000    -0.154    cpu0/mem_ctrl0/cache0/_inst[31]_i_93_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I0_O)      0.238     0.084 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45/O
                         net (fo=1, routed)           0.000     0.084    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104     0.188 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21/O
                         net (fo=1, routed)           0.951     1.138    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I0_O)        0.316     1.454 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     1.454    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.212     1.666 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.666    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I1_O)      0.094     1.760 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.667    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     2.983 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.195    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.319 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.660    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.784 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.265    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.772 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.456 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.695 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.695    cpu0/pc_reg0/D[31]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.607     2.260    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism             -0.404     1.856    
                         clock uncertainty           -0.060     1.796    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     1.858    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                          1.858    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                 -3.837    

Slack (VIOLATED) :        -3.831ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 2.246ns (28.534%)  route 5.625ns (71.466%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 2.249 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.721    -2.298    cpu0/pc_reg0/clk_out6
    SLICE_X22Y126        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.419    -1.879 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.425    -0.453    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X29Y126        LUT6 (Prop_lut6_I2_O)        0.299    -0.154 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_93/O
                         net (fo=1, routed)           0.000    -0.154    cpu0/mem_ctrl0/cache0/_inst[31]_i_93_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I0_O)      0.238     0.084 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45/O
                         net (fo=1, routed)           0.000     0.084    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104     0.188 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21/O
                         net (fo=1, routed)           0.951     1.138    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I0_O)        0.316     1.454 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     1.454    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.212     1.666 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.666    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I1_O)      0.094     1.760 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.667    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     2.983 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          1.067     4.050    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I1_O)        0.124     4.174 r  cpu0/mem_ctrl0/cache1/id_inst[20]_i_2/O
                         net (fo=1, routed)           0.475     4.649    cpu0/mem_ctrl0/cache1/id_inst[20]_i_2_n_0
    SLICE_X26Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.773 r  cpu0/mem_ctrl0/cache1/id_inst[20]_i_1/O
                         net (fo=1, routed)           0.801     5.574    cpu0/if_id0/id_inst_reg[31]_0[20]
    SLICE_X34Y128        FDRE                                         r  cpu0/if_id0/id_inst_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.596     2.249    cpu0/if_id0/clk_out6
    SLICE_X34Y128        FDRE                                         r  cpu0/if_id0/id_inst_reg[20]/C
                         clock pessimism             -0.418     1.831    
                         clock uncertainty           -0.060     1.771    
    SLICE_X34Y128        FDRE (Setup_fdre_C_D)       -0.028     1.743    cpu0/if_id0/id_inst_reg[20]
  -------------------------------------------------------------------
                         required time                          1.743    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                 -3.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.642    -0.487    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279    -0.067    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.917    -0.251    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.219    -0.470    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.160    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.642    -0.487    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279    -0.067    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.917    -0.251    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.219    -0.470    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.160    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.642    -0.487    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279    -0.067    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.917    -0.251    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.219    -0.470    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.160    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.642    -0.487    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279    -0.067    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.917    -0.251    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.219    -0.470    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.160    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.127    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/CLK
                         clock pessimism             -0.219    -0.466    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.226    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.127    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/CLK
                         clock pessimism             -0.219    -0.466    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.226    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.127    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/CLK
                         clock pessimism             -0.219    -0.466    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.226    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.127    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/CLK
                         clock pessimism             -0.219    -0.466    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.226    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.980%)  route 0.122ns (22.020%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.562    -0.567    hci0/clk_out6
    SLICE_X29Y97         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_cpu_cycle_cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.305    hci0/data2[6]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.145 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.145    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.106 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.106    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.067 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.066    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.012 r  hci0/q_cpu_cycle_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.012    hci0/q_cpu_cycle_cnt_reg[24]_i_1_n_7
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.918    -0.250    hci0/clk_out6
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[24]/C
                         clock pessimism              0.034    -0.216    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105    -0.111    hci0/q_cpu_cycle_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.444ns (78.408%)  route 0.122ns (21.592%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.562    -0.567    hci0/clk_out6
    SLICE_X29Y97         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_cpu_cycle_cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.305    hci0/data2[6]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.145 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.145    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.106 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.106    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.067 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.066    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.001 r  hci0/q_cpu_cycle_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.001    hci0/q_cpu_cycle_cnt_reg[24]_i_1_n_5
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.918    -0.250    hci0/clk_out6
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[26]/C
                         clock pessimism              0.034    -0.216    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105    -0.111    hci0/q_cpu_cycle_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_clk_wiz_0_1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X1Y16    ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y18    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X1Y17    ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y19    ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X2Y18    ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y20    ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X2Y19    ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y21    ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X2Y14    ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y12    ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT5   n/a            160.000       4.167       155.833    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT5
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X8Y93     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X8Y93     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X8Y93     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X8Y93     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_7_7/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y130   cpu0/mem_ctrl0/cache0/tag_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y130   cpu0/mem_ctrl0/cache0/tag_reg_0_255_3_3/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y130   cpu0/mem_ctrl0/cache0/tag_reg_0_255_3_3/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y130   cpu0/mem_ctrl0/cache0/tag_reg_0_255_3_3/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y100   hci0/io_in_fifo/q_data_array_reg_448_511_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y100   hci0/io_in_fifo/q_data_array_reg_448_511_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X14Y131   cpu0/mem_ctrl0/cache0/tag_reg_0_255_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X14Y131   cpu0/mem_ctrl0/cache0/tag_reg_0_255_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X14Y131   cpu0/mem_ctrl0/cache0/tag_reg_0_255_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X14Y131   cpu0/mem_ctrl0/cache0/tag_reg_0_255_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X10Y101   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X34Y107   hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X34Y107   hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X34Y107   hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X10Y101   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X10Y101   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_0_2/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_0_1
  To Clock:  clk_out6_clk_wiz_0

Setup :         3214  Failing Endpoints,  Worst Slack       -4.026ns,  Total Violation    -3242.361ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.026ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.172ns  (logic 3.868ns (47.331%)  route 4.304ns (52.669%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.084 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.502     5.587    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X30Y142        LUT6 (Prop_lut6_I3_O)        0.303     5.890 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.890    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[29]
    SLICE_X30Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.608     2.261    cpu0/id_ex0/clk_out6
    SLICE_X30Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.061     1.782    
    SLICE_X30Y142        FDRE (Setup_fdre_C_D)        0.081     1.863    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          1.863    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                 -4.026    

Slack (VIOLATED) :        -3.933ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 3.771ns (46.625%)  route 4.317ns (53.375%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 2.260 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.721    -2.298    cpu0/pc_reg0/clk_out6
    SLICE_X22Y126        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.419    -1.879 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.425    -0.453    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X29Y126        LUT6 (Prop_lut6_I2_O)        0.299    -0.154 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_93/O
                         net (fo=1, routed)           0.000    -0.154    cpu0/mem_ctrl0/cache0/_inst[31]_i_93_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I0_O)      0.238     0.084 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45/O
                         net (fo=1, routed)           0.000     0.084    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104     0.188 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21/O
                         net (fo=1, routed)           0.951     1.138    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I0_O)        0.316     1.454 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     1.454    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.212     1.666 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.666    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I1_O)      0.094     1.760 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.667    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     2.983 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.195    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.319 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.660    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.784 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.265    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.772 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.456 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.790 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.790    cpu0/pc_reg0/D[30]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.607     2.260    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.404     1.856    
                         clock uncertainty           -0.061     1.795    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     1.857    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          1.857    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 -3.933    

Slack (VIOLATED) :        -3.905ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 3.752ns (46.888%)  route 4.250ns (53.112%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 2.262 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.972 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.448     5.420    cpu0/if_id0/id0/jmp_addr1[28]
    SLICE_X31Y146        LUT6 (Prop_lut6_I3_O)        0.299     5.719 r  cpu0/if_id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000     5.719    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[28]
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.609     2.262    cpu0/id_ex0/clk_out6
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism             -0.418     1.844    
                         clock uncertainty           -0.061     1.783    
    SLICE_X31Y146        FDRE (Setup_fdre_C_D)        0.031     1.814    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                          1.814    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                 -3.905    

Slack (VIOLATED) :        -3.893ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 3.754ns (46.986%)  route 4.236ns (53.014%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.970 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.434     5.404    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.303     5.707 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     5.707    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[25]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.608     2.261    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.061     1.782    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.032     1.814    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          1.814    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 -3.893    

Slack (VIOLATED) :        -3.892ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 3.772ns (47.235%)  route 4.214ns (52.765%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.989 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.412     5.401    cpu0/if_id0/id0/jmp_addr1[30]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.302     5.703 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000     5.703    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[30]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.608     2.261    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.061     1.782    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.029     1.811    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                          1.811    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                 -3.892    

Slack (VIOLATED) :        -3.862ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 3.324ns (41.751%)  route 4.638ns (58.249%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 2.265 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.629    -1.198    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.074 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.074    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.355    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.658 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.470    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.594 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.767    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.185    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.309 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.835    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.959 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.371    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.495 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.495    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.045 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.045    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.159 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.159    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.273 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.273    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.586 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.787     5.373    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X21Y142        LUT6 (Prop_lut6_I3_O)        0.306     5.679 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.679    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[15]
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.612     2.265    cpu0/id_ex0/clk_out6
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.418     1.847    
                         clock uncertainty           -0.061     1.786    
    SLICE_X21Y142        FDRE (Setup_fdre_C_D)        0.031     1.817    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          1.817    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                 -3.862    

Slack (VIOLATED) :        -3.858ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 3.340ns (41.970%)  route 4.618ns (58.030%))
  Logic Levels:           14  (CARRY4=6 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 2.265 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.629    -1.198    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.074 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.074    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.355    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.658 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.470    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.594 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.767    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.185    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.309 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.835    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.959 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.371    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.495 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.495    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.045 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.045    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.159 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.159    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.273 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.273    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.387 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.387    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.609 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/O[0]
                         net (fo=1, routed)           0.768     5.377    cpu0/if_id0/id0/jmp_addr1[16]
    SLICE_X21Y142        LUT6 (Prop_lut6_I3_O)        0.299     5.676 r  cpu0/if_id0/ex_jmp_addr[16]_i_1/O
                         net (fo=1, routed)           0.000     5.676    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[16]
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.612     2.265    cpu0/id_ex0/clk_out6
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[16]/C
                         clock pessimism             -0.418     1.847    
                         clock uncertainty           -0.061     1.786    
    SLICE_X21Y142        FDRE (Setup_fdre_C_D)        0.031     1.817    cpu0/id_ex0/ex_jmp_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          1.817    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                 -3.858    

Slack (VIOLATED) :        -3.851ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 3.850ns (48.448%)  route 4.097ns (51.552%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.063 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.295     5.358    cpu0/if_id0/id0/jmp_addr1[31]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.306     5.664 r  cpu0/if_id0/ex_jmp_addr[31]_i_2/O
                         net (fo=1, routed)           0.000     5.664    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[31]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.608     2.261    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.061     1.782    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.031     1.813    cpu0/id_ex0/ex_jmp_addr_reg[31]
  -------------------------------------------------------------------
                         required time                          1.813    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                 -3.851    

Slack (VIOLATED) :        -3.838ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 3.676ns (45.991%)  route 4.317ns (54.009%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 2.260 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.721    -2.298    cpu0/pc_reg0/clk_out6
    SLICE_X22Y126        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.419    -1.879 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.425    -0.453    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X29Y126        LUT6 (Prop_lut6_I2_O)        0.299    -0.154 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_93/O
                         net (fo=1, routed)           0.000    -0.154    cpu0/mem_ctrl0/cache0/_inst[31]_i_93_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I0_O)      0.238     0.084 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45/O
                         net (fo=1, routed)           0.000     0.084    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104     0.188 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21/O
                         net (fo=1, routed)           0.951     1.138    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I0_O)        0.316     1.454 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     1.454    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.212     1.666 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.666    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I1_O)      0.094     1.760 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.667    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     2.983 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.195    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.319 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.660    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.784 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.265    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.772 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.456 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.695 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.695    cpu0/pc_reg0/D[31]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.607     2.260    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism             -0.404     1.856    
                         clock uncertainty           -0.061     1.795    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     1.857    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                          1.857    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                 -3.838    

Slack (VIOLATED) :        -3.832ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 2.246ns (28.534%)  route 5.625ns (71.466%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 2.249 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.721    -2.298    cpu0/pc_reg0/clk_out6
    SLICE_X22Y126        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.419    -1.879 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.425    -0.453    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X29Y126        LUT6 (Prop_lut6_I2_O)        0.299    -0.154 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_93/O
                         net (fo=1, routed)           0.000    -0.154    cpu0/mem_ctrl0/cache0/_inst[31]_i_93_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I0_O)      0.238     0.084 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45/O
                         net (fo=1, routed)           0.000     0.084    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104     0.188 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21/O
                         net (fo=1, routed)           0.951     1.138    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I0_O)        0.316     1.454 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     1.454    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.212     1.666 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.666    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I1_O)      0.094     1.760 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.667    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     2.983 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          1.067     4.050    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I1_O)        0.124     4.174 r  cpu0/mem_ctrl0/cache1/id_inst[20]_i_2/O
                         net (fo=1, routed)           0.475     4.649    cpu0/mem_ctrl0/cache1/id_inst[20]_i_2_n_0
    SLICE_X26Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.773 r  cpu0/mem_ctrl0/cache1/id_inst[20]_i_1/O
                         net (fo=1, routed)           0.801     5.574    cpu0/if_id0/id_inst_reg[31]_0[20]
    SLICE_X34Y128        FDRE                                         r  cpu0/if_id0/id_inst_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.596     2.249    cpu0/if_id0/clk_out6
    SLICE_X34Y128        FDRE                                         r  cpu0/if_id0/id_inst_reg[20]/C
                         clock pessimism             -0.418     1.831    
                         clock uncertainty           -0.061     1.770    
    SLICE_X34Y128        FDRE (Setup_fdre_C_D)       -0.028     1.742    cpu0/if_id0/id_inst_reg[20]
  -------------------------------------------------------------------
                         required time                          1.742    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                 -3.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.642    -0.487    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279    -0.067    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.917    -0.251    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.219    -0.470    
                         clock uncertainty            0.061    -0.409    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.099    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.642    -0.487    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279    -0.067    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.917    -0.251    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.219    -0.470    
                         clock uncertainty            0.061    -0.409    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.099    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.642    -0.487    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279    -0.067    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.917    -0.251    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.219    -0.470    
                         clock uncertainty            0.061    -0.409    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.099    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.642    -0.487    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279    -0.067    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.917    -0.251    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.219    -0.470    
                         clock uncertainty            0.061    -0.409    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.099    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.127    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/CLK
                         clock pessimism             -0.219    -0.466    
                         clock uncertainty            0.061    -0.405    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.165    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.127    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/CLK
                         clock pessimism             -0.219    -0.466    
                         clock uncertainty            0.061    -0.405    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.165    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.127    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/CLK
                         clock pessimism             -0.219    -0.466    
                         clock uncertainty            0.061    -0.405    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.165    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.127    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/CLK
                         clock pessimism             -0.219    -0.466    
                         clock uncertainty            0.061    -0.405    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.165    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.980%)  route 0.122ns (22.020%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.562    -0.567    hci0/clk_out6
    SLICE_X29Y97         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_cpu_cycle_cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.305    hci0/data2[6]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.145 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.145    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.106 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.106    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.067 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.066    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.012 r  hci0/q_cpu_cycle_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.012    hci0/q_cpu_cycle_cnt_reg[24]_i_1_n_7
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.918    -0.250    hci0/clk_out6
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[24]/C
                         clock pessimism              0.034    -0.216    
                         clock uncertainty            0.061    -0.155    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105    -0.050    hci0/q_cpu_cycle_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.444ns (78.408%)  route 0.122ns (21.592%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.562    -0.567    hci0/clk_out6
    SLICE_X29Y97         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_cpu_cycle_cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.305    hci0/data2[6]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.145 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.145    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.106 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.106    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.067 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.066    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.001 r  hci0/q_cpu_cycle_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.001    hci0/q_cpu_cycle_cnt_reg[24]_i_1_n_5
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.918    -0.250    hci0/clk_out6
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[26]/C
                         clock pessimism              0.034    -0.216    
                         clock uncertainty            0.061    -0.155    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105    -0.050    hci0/q_cpu_cycle_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_0
  To Clock:  clk_out6_clk_wiz_0_1

Setup :         3214  Failing Endpoints,  Worst Slack       -4.026ns,  Total Violation    -3242.361ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.026ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.172ns  (logic 3.868ns (47.331%)  route 4.304ns (52.669%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.084 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.502     5.587    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X30Y142        LUT6 (Prop_lut6_I3_O)        0.303     5.890 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.890    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[29]
    SLICE_X30Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.608     2.261    cpu0/id_ex0/clk_out6
    SLICE_X30Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.061     1.782    
    SLICE_X30Y142        FDRE (Setup_fdre_C_D)        0.081     1.863    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          1.863    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                 -4.026    

Slack (VIOLATED) :        -3.933ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 3.771ns (46.625%)  route 4.317ns (53.375%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 2.260 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.721    -2.298    cpu0/pc_reg0/clk_out6
    SLICE_X22Y126        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.419    -1.879 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.425    -0.453    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X29Y126        LUT6 (Prop_lut6_I2_O)        0.299    -0.154 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_93/O
                         net (fo=1, routed)           0.000    -0.154    cpu0/mem_ctrl0/cache0/_inst[31]_i_93_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I0_O)      0.238     0.084 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45/O
                         net (fo=1, routed)           0.000     0.084    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104     0.188 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21/O
                         net (fo=1, routed)           0.951     1.138    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I0_O)        0.316     1.454 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     1.454    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.212     1.666 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.666    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I1_O)      0.094     1.760 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.667    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     2.983 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.195    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.319 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.660    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.784 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.265    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.772 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.456 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.790 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.790    cpu0/pc_reg0/D[30]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.607     2.260    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.404     1.856    
                         clock uncertainty           -0.061     1.795    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     1.857    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          1.857    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 -3.933    

Slack (VIOLATED) :        -3.905ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 3.752ns (46.888%)  route 4.250ns (53.112%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 2.262 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.972 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.448     5.420    cpu0/if_id0/id0/jmp_addr1[28]
    SLICE_X31Y146        LUT6 (Prop_lut6_I3_O)        0.299     5.719 r  cpu0/if_id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000     5.719    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[28]
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.609     2.262    cpu0/id_ex0/clk_out6
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism             -0.418     1.844    
                         clock uncertainty           -0.061     1.783    
    SLICE_X31Y146        FDRE (Setup_fdre_C_D)        0.031     1.814    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                          1.814    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                 -3.905    

Slack (VIOLATED) :        -3.893ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 3.754ns (46.986%)  route 4.236ns (53.014%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.970 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.434     5.404    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.303     5.707 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     5.707    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[25]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.608     2.261    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.061     1.782    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.032     1.814    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          1.814    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 -3.893    

Slack (VIOLATED) :        -3.892ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 3.772ns (47.235%)  route 4.214ns (52.765%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.989 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.412     5.401    cpu0/if_id0/id0/jmp_addr1[30]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.302     5.703 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000     5.703    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[30]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.608     2.261    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.061     1.782    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.029     1.811    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                          1.811    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                 -3.892    

Slack (VIOLATED) :        -3.862ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 3.324ns (41.751%)  route 4.638ns (58.249%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 2.265 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.629    -1.198    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.074 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.074    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.355    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.658 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.470    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.594 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.767    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.185    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.309 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.835    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.959 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.371    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.495 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.495    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.045 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.045    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.159 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.159    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.273 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.273    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.586 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.787     5.373    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X21Y142        LUT6 (Prop_lut6_I3_O)        0.306     5.679 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.679    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[15]
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.612     2.265    cpu0/id_ex0/clk_out6
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.418     1.847    
                         clock uncertainty           -0.061     1.786    
    SLICE_X21Y142        FDRE (Setup_fdre_C_D)        0.031     1.817    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          1.817    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                 -3.862    

Slack (VIOLATED) :        -3.858ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 3.340ns (41.970%)  route 4.618ns (58.030%))
  Logic Levels:           14  (CARRY4=6 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 2.265 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.629    -1.198    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.074 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.074    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.355    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.658 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.470    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.594 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.767    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.185    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.309 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.835    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.959 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.371    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.495 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.495    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.045 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.045    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.159 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.159    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.273 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.273    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.387 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.387    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.609 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/O[0]
                         net (fo=1, routed)           0.768     5.377    cpu0/if_id0/id0/jmp_addr1[16]
    SLICE_X21Y142        LUT6 (Prop_lut6_I3_O)        0.299     5.676 r  cpu0/if_id0/ex_jmp_addr[16]_i_1/O
                         net (fo=1, routed)           0.000     5.676    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[16]
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.612     2.265    cpu0/id_ex0/clk_out6
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[16]/C
                         clock pessimism             -0.418     1.847    
                         clock uncertainty           -0.061     1.786    
    SLICE_X21Y142        FDRE (Setup_fdre_C_D)        0.031     1.817    cpu0/id_ex0/ex_jmp_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          1.817    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                 -3.858    

Slack (VIOLATED) :        -3.851ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 3.850ns (48.448%)  route 4.097ns (51.552%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.736    -2.283    cpu0/id_ex0/clk_out6
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.859    -0.968    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X25Y137        LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  cpu0/id_ex0/mem_rd_data[2]_i_20/O
                         net (fo=1, routed)           0.000    -0.844    cpu0/id_ex0/mem_rd_data[2]_i_20_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.312 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.312    cpu0/id_ex0/mem_rd_data_reg[2]_i_10_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/mem_rd_data_reg[4]_i_11_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.084    cpu0/id_ex0/mem_rd_data_reg[10]_i_10_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.030 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_rd_data_reg[18]_i_18_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_rd_data_reg[18]_i_11_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.366 f  cpu0/id_ex0/mem_rd_data_reg[22]_i_12/O[0]
                         net (fo=1, routed)           0.618     0.984    cpu0/id_ex0/ex0/data2[20]
    SLICE_X27Y146        LUT6 (Prop_lut6_I2_O)        0.299     1.283 f  cpu0/id_ex0/mem_rd_data[20]_i_8/O
                         net (fo=1, routed)           0.714     1.997    cpu0/id_ex0/mem_rd_data[20]_i_8_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  cpu0/id_ex0/mem_rd_data[20]_i_3/O
                         net (fo=1, routed)           0.310     2.431    cpu0/id_ex0/mem_rd_data[20]_i_3_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I2_O)        0.124     2.555 f  cpu0/id_ex0/mem_rd_data[20]_i_1/O
                         net (fo=6, routed)           0.734     3.289    cpu0/if_id0/ex_rd_data[19]
    SLICE_X31Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  cpu0/if_id0/i_2_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.567     3.980    cpu0/if_id0/i_2/O_n_8
    SLICE_X33Y141        LUT3 (Prop_lut3_I0_O)        0.124     4.104 r  cpu0/if_id0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.000     4.104    cpu0/if_id0/ex_jmp_addr[23]_i_15_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.636 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.636    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.063 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.295     5.358    cpu0/if_id0/id0/jmp_addr1[31]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.306     5.664 r  cpu0/if_id0/ex_jmp_addr[31]_i_2/O
                         net (fo=1, routed)           0.000     5.664    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[31]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.608     2.261    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.061     1.782    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.031     1.813    cpu0/id_ex0/ex_jmp_addr_reg[31]
  -------------------------------------------------------------------
                         required time                          1.813    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                 -3.851    

Slack (VIOLATED) :        -3.838ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 3.676ns (45.991%)  route 4.317ns (54.009%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 2.260 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.721    -2.298    cpu0/pc_reg0/clk_out6
    SLICE_X22Y126        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.419    -1.879 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.425    -0.453    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X29Y126        LUT6 (Prop_lut6_I2_O)        0.299    -0.154 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_93/O
                         net (fo=1, routed)           0.000    -0.154    cpu0/mem_ctrl0/cache0/_inst[31]_i_93_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I0_O)      0.238     0.084 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45/O
                         net (fo=1, routed)           0.000     0.084    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104     0.188 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21/O
                         net (fo=1, routed)           0.951     1.138    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I0_O)        0.316     1.454 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     1.454    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.212     1.666 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.666    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I1_O)      0.094     1.760 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.667    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     2.983 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.195    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.319 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.660    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.784 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.265    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.772 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.456 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.695 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.695    cpu0/pc_reg0/D[31]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.607     2.260    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism             -0.404     1.856    
                         clock uncertainty           -0.061     1.795    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     1.857    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                          1.857    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                 -3.838    

Slack (VIOLATED) :        -3.832ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 2.246ns (28.534%)  route 5.625ns (71.466%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 2.249 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.721    -2.298    cpu0/pc_reg0/clk_out6
    SLICE_X22Y126        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.419    -1.879 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.425    -0.453    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X29Y126        LUT6 (Prop_lut6_I2_O)        0.299    -0.154 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_93/O
                         net (fo=1, routed)           0.000    -0.154    cpu0/mem_ctrl0/cache0/_inst[31]_i_93_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I0_O)      0.238     0.084 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45/O
                         net (fo=1, routed)           0.000     0.084    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_45_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104     0.188 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21/O
                         net (fo=1, routed)           0.951     1.138    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_21_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I0_O)        0.316     1.454 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     1.454    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.212     1.666 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.666    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I1_O)      0.094     1.760 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.667    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     2.983 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          1.067     4.050    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I1_O)        0.124     4.174 r  cpu0/mem_ctrl0/cache1/id_inst[20]_i_2/O
                         net (fo=1, routed)           0.475     4.649    cpu0/mem_ctrl0/cache1/id_inst[20]_i_2_n_0
    SLICE_X26Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.773 r  cpu0/mem_ctrl0/cache1/id_inst[20]_i_1/O
                         net (fo=1, routed)           0.801     5.574    cpu0/if_id0/id_inst_reg[31]_0[20]
    SLICE_X34Y128        FDRE                                         r  cpu0/if_id0/id_inst_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.596     2.249    cpu0/if_id0/clk_out6
    SLICE_X34Y128        FDRE                                         r  cpu0/if_id0/id_inst_reg[20]/C
                         clock pessimism             -0.418     1.831    
                         clock uncertainty           -0.061     1.770    
    SLICE_X34Y128        FDRE (Setup_fdre_C_D)       -0.028     1.742    cpu0/if_id0/id_inst_reg[20]
  -------------------------------------------------------------------
                         required time                          1.742    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                 -3.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.642    -0.487    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279    -0.067    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.917    -0.251    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.219    -0.470    
                         clock uncertainty            0.061    -0.409    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.099    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.642    -0.487    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279    -0.067    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.917    -0.251    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.219    -0.470    
                         clock uncertainty            0.061    -0.409    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.099    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.642    -0.487    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279    -0.067    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.917    -0.251    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.219    -0.470    
                         clock uncertainty            0.061    -0.409    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.099    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.642    -0.487    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279    -0.067    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.917    -0.251    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.219    -0.470    
                         clock uncertainty            0.061    -0.409    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.099    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.127    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/CLK
                         clock pessimism             -0.219    -0.466    
                         clock uncertainty            0.061    -0.405    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.165    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.127    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/CLK
                         clock pessimism             -0.219    -0.466    
                         clock uncertainty            0.061    -0.405    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.165    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.127    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/CLK
                         clock pessimism             -0.219    -0.466    
                         clock uncertainty            0.061    -0.405    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.165    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.127    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/CLK
                         clock pessimism             -0.219    -0.466    
                         clock uncertainty            0.061    -0.405    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.165    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.980%)  route 0.122ns (22.020%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.562    -0.567    hci0/clk_out6
    SLICE_X29Y97         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_cpu_cycle_cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.305    hci0/data2[6]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.145 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.145    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.106 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.106    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.067 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.066    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.012 r  hci0/q_cpu_cycle_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.012    hci0/q_cpu_cycle_cnt_reg[24]_i_1_n_7
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.918    -0.250    hci0/clk_out6
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[24]/C
                         clock pessimism              0.034    -0.216    
                         clock uncertainty            0.061    -0.155    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105    -0.050    hci0/q_cpu_cycle_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.444ns (78.408%)  route 0.122ns (21.592%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.562    -0.567    hci0/clk_out6
    SLICE_X29Y97         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_cpu_cycle_cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.305    hci0/data2[6]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.145 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.145    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.106 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.106    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.067 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.066    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.001 r  hci0/q_cpu_cycle_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.001    hci0/q_cpu_cycle_cnt_reg[24]_i_1_n_5
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.918    -0.250    hci0/clk_out6
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[26]/C
                         clock pessimism              0.034    -0.216    
                         clock uncertainty            0.061    -0.155    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105    -0.050    hci0/q_cpu_cycle_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out6_clk_wiz_0
  To Clock:  clk_out6_clk_wiz_0

Setup :           22  Failing Endpoints,  Worst Slack       -0.662ns,  Total Violation       -8.133ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.456ns (11.177%)  route 3.624ns (88.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.624     1.789    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.456ns (11.177%)  route 3.624ns (88.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.624     1.789    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.456ns (11.177%)  route 3.624ns (88.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.624     1.789    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.456ns (11.158%)  route 3.631ns (88.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.631     1.796    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X42Y98         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X42Y98         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X42Y98         FDCE (Recov_fdce_C_CLR)     -0.319     1.213    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          1.213    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.456ns (11.158%)  route 3.631ns (88.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.631     1.796    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X42Y98         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X42Y98         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X42Y98         FDCE (Recov_fdce_C_CLR)     -0.319     1.213    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          1.213    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.521ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.456ns (11.578%)  route 3.483ns (88.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.483     1.648    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 -0.521    

Slack (VIOLATED) :        -0.521ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.456ns (11.578%)  route 3.483ns (88.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.483     1.648    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 -0.521    

Slack (VIOLATED) :        -0.521ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.456ns (11.578%)  route 3.483ns (88.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.483     1.648    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 -0.521    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.456ns (11.664%)  route 3.453ns (88.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.453     1.619    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X42Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X42Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X42Y97         FDCE (Recov_fdce_C_CLR)     -0.319     1.213    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.213    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 -0.406    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.456ns (11.664%)  route 3.453ns (88.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.453     1.619    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X42Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X42Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X42Y97         FDCE (Recov_fdce_C_CLR)     -0.319     1.213    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.213    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 -0.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.180    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.180    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.180    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.647%)  route 0.577ns (80.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.577     0.226    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X21Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.230    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.230    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.230    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.230    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X20Y101        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.542    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.338%)  route 0.588ns (80.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.588     0.237    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X24Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.338%)  route 0.588ns (80.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.588     0.237    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X24Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.777    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out6_clk_wiz_0_1
  To Clock:  clk_out6_clk_wiz_0

Setup :           22  Failing Endpoints,  Worst Slack       -0.662ns,  Total Violation       -8.133ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.456ns (11.177%)  route 3.624ns (88.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.624     1.789    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.456ns (11.177%)  route 3.624ns (88.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.624     1.789    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.456ns (11.177%)  route 3.624ns (88.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.624     1.789    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.456ns (11.158%)  route 3.631ns (88.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.631     1.796    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X42Y98         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X42Y98         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X42Y98         FDCE (Recov_fdce_C_CLR)     -0.319     1.213    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          1.213    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.456ns (11.158%)  route 3.631ns (88.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.631     1.796    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X42Y98         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X42Y98         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X42Y98         FDCE (Recov_fdce_C_CLR)     -0.319     1.213    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          1.213    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.521ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.456ns (11.578%)  route 3.483ns (88.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.483     1.648    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 -0.521    

Slack (VIOLATED) :        -0.521ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.456ns (11.578%)  route 3.483ns (88.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.483     1.648    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 -0.521    

Slack (VIOLATED) :        -0.521ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.456ns (11.578%)  route 3.483ns (88.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.483     1.648    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 -0.521    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.456ns (11.664%)  route 3.453ns (88.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.453     1.619    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X42Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X42Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X42Y97         FDCE (Recov_fdce_C_CLR)     -0.319     1.213    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.213    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 -0.406    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.456ns (11.664%)  route 3.453ns (88.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.453     1.619    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X42Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X42Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X42Y97         FDCE (Recov_fdce_C_CLR)     -0.319     1.213    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.213    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 -0.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.180    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.061    -0.387    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.180    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.061    -0.387    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.180    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.061    -0.387    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.647%)  route 0.577ns (80.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.577     0.226    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.061    -0.386    
    SLICE_X21Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.230    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.061    -0.386    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.230    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.061    -0.386    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.230    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.061    -0.386    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.230    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.061    -0.386    
    SLICE_X20Y101        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.481    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.338%)  route 0.588ns (80.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.588     0.237    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.061    -0.387    
    SLICE_X24Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.338%)  route 0.588ns (80.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.588     0.237    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.061    -0.387    
    SLICE_X24Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.716    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out6_clk_wiz_0
  To Clock:  clk_out6_clk_wiz_0_1

Setup :           22  Failing Endpoints,  Worst Slack       -0.662ns,  Total Violation       -8.133ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.456ns (11.177%)  route 3.624ns (88.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.624     1.789    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.456ns (11.177%)  route 3.624ns (88.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.624     1.789    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.456ns (11.177%)  route 3.624ns (88.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.624     1.789    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.456ns (11.158%)  route 3.631ns (88.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.631     1.796    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X42Y98         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X42Y98         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X42Y98         FDCE (Recov_fdce_C_CLR)     -0.319     1.213    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          1.213    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.456ns (11.158%)  route 3.631ns (88.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.631     1.796    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X42Y98         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X42Y98         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X42Y98         FDCE (Recov_fdce_C_CLR)     -0.319     1.213    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          1.213    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.521ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.456ns (11.578%)  route 3.483ns (88.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.483     1.648    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 -0.521    

Slack (VIOLATED) :        -0.521ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.456ns (11.578%)  route 3.483ns (88.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.483     1.648    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 -0.521    

Slack (VIOLATED) :        -0.521ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.456ns (11.578%)  route 3.483ns (88.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.483     1.648    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 -0.521    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.456ns (11.664%)  route 3.453ns (88.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.453     1.619    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X42Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X42Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X42Y97         FDCE (Recov_fdce_C_CLR)     -0.319     1.213    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.213    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 -0.406    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.456ns (11.664%)  route 3.453ns (88.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.453     1.619    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X42Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X42Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.061     1.532    
    SLICE_X42Y97         FDCE (Recov_fdce_C_CLR)     -0.319     1.213    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.213    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 -0.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.180    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.061    -0.387    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.180    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.061    -0.387    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.180    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.061    -0.387    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.647%)  route 0.577ns (80.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.577     0.226    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.061    -0.386    
    SLICE_X21Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.230    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.061    -0.386    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.230    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.061    -0.386    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.230    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.061    -0.386    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.230    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.061    -0.386    
    SLICE_X20Y101        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.481    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.338%)  route 0.588ns (80.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.588     0.237    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.061    -0.387    
    SLICE_X24Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.338%)  route 0.588ns (80.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.588     0.237    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.061    -0.387    
    SLICE_X24Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.716    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out6_clk_wiz_0_1
  To Clock:  clk_out6_clk_wiz_0_1

Setup :           22  Failing Endpoints,  Worst Slack       -0.662ns,  Total Violation       -8.116ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.456ns (11.177%)  route 3.624ns (88.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.624     1.789    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.060     1.532    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.456ns (11.177%)  route 3.624ns (88.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.624     1.789    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.060     1.532    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.456ns (11.177%)  route 3.624ns (88.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.624     1.789    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.060     1.532    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.456ns (11.158%)  route 3.631ns (88.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.631     1.796    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X42Y98         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X42Y98         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.060     1.532    
    SLICE_X42Y98         FDCE (Recov_fdce_C_CLR)     -0.319     1.213    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          1.213    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.456ns (11.158%)  route 3.631ns (88.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.631     1.796    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X42Y98         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X42Y98         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.060     1.532    
    SLICE_X42Y98         FDCE (Recov_fdce_C_CLR)     -0.319     1.213    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          1.213    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.521ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.456ns (11.578%)  route 3.483ns (88.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.483     1.648    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.060     1.532    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 -0.521    

Slack (VIOLATED) :        -0.521ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.456ns (11.578%)  route 3.483ns (88.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.483     1.648    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.060     1.532    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 -0.521    

Slack (VIOLATED) :        -0.521ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.456ns (11.578%)  route 3.483ns (88.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.483     1.648    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.060     1.532    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.127    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 -0.521    

Slack (VIOLATED) :        -0.405ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.456ns (11.664%)  route 3.453ns (88.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.453     1.619    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X42Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X42Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.060     1.532    
    SLICE_X42Y97         FDCE (Recov_fdce_C_CLR)     -0.319     1.213    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.213    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 -0.405    

Slack (VIOLATED) :        -0.405ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.456ns (11.664%)  route 3.453ns (88.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 2.091 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.728    -2.291    clk
    SLICE_X23Y131        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDPE (Prop_fdpe_C_Q)         0.456    -1.835 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          3.453     1.619    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X42Y97         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        1.438     2.091    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X42Y97         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism             -0.498     1.592    
                         clock uncertainty           -0.060     1.532    
    SLICE_X42Y97         FDCE (Recov_fdce_C_CLR)     -0.319     1.213    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.213    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 -0.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.180    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.180    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.180    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.647%)  route 0.577ns (80.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.577     0.226    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X21Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.230    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.230    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.230    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.230    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.920    -0.248    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X20Y101        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.542    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.338%)  route 0.588ns (80.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.588     0.237    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X24Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.338%)  route 0.588ns (80.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.637    -0.492    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.588     0.237    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3124, routed)        0.919    -0.249    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X24Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.777    





