# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_ECE3710_RegFile_and_ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:58 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 16:53:58 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:58 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 16:53:58 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:58 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 16:53:58 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:58 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 16:53:58 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:58 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 16:53:58 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:58 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 16:53:58 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:58 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 16:53:59 on Nov 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:59 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 16:53:59 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:59 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 16:53:59 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:59 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 16:53:59 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:59 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 16:53:59 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:59 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v 
# -- Compiling module BlockRam
# 
# Top level modules:
# 	BlockRam
# End time: 16:53:59 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:06 on Nov 11,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 17:02:06 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# vsim work.Everything 
# Start time: 17:02:11 on Nov 11,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# IF
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# DECODE
# EXECUTE
# EXECUTE
# WB
# Here
# WB
# Here
# IF
# DECODE
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# DECODE
# EXECUTE
# EXECUTE
# WB
# Here
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# ANDING!
# EXECUTE
# ANDING!
# WB
# Here
# ANDING!
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# NEG
# EXECUTE
# NEG
# NEG
# WB
# Here
# NEG
# NEG
# IF
# NEG
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# WB
# STORE WB
# IF
# DECODE
# EXECUTE
# WB
# Here
# IF
# DECODE
# EXECUTE
# LOAD DETECTED!
# WB
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1080 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
# End time: 17:04:56 on Nov 11,2019, Elapsed time: 0:02:45
# Errors: 0, Warnings: 0
