[1] ARM-M0+. Retrieved Oct 2016 from. http://www.arm.com/products/processors/
cortex-m/cortex-m0plus.php
[2] Lilian Atieno, Jonathan Allen, Dennis Goeckel, and Russell Tessier. 2006. An
Adaptive Reed-Solomon Errors-and-erasures Decoder. In Proceedings of the 2006
ACM/SIGDA 14th International Symposium on Field Programmable Gate Arrays
(FPGA ’06). ACM, New York, NY, USA, 150–158. https://doi.org/10.1145/
1117201.1117224
[3] NXP AES benchmarks (Feb. 2013). Retrieved Sep, 2016 from. https://www.
lpcware.com/content/project/software-encryption-nxp-arm-microcontrollers
[4] ARM AES benchmarks (Mar. 2015). Retrieved Sep,2016 from. https://www.ietf.
org/proceedings/92/slides/slides-92-lwig-3.pdf
[5] Bluetooth SIG. 30 June 2010. Bluetooth Specification Version 4.0. In The Bluetooth Special Interest Group.
[6] Daniel R. L. Brown. 2010. Standards for Efficient Cryptography SEC 2: Recommended Elliptic Curve Domain Parameters. (2010).
[7] D. Canright. 2005. A Very Compact S-box for AES. In Proceedings of the 7th
International Conference on Cryptographic Hardware and Embedded Systems
(CHES’05). Springer-Verlag, Berlin, Heidelberg, 441–455. https://doi.org/10.
1007/11545262_32
[8] Yajing Chen, Nikolaos Chiotellis, Li-Xuan Chuo, Carl Pfeiffer, Yao Shi, Ronald
Dreslinski Jr, Anthony Grbic, Trevor Mudge, David Wentzloff, David Blaauw,
and Hun Seok Kim. 2016. Energy-Autonomous Wireless Communication for
Millimeter-Scale Internet-of-Things Sensor Nodes. IEEE Journal on Selected
Areas in Communications 34, 12 (2016), 3962 – 3977. https://doi.org/10.1109/
JSAC.2016.2612041
[9] Yajing Chen, Shengshuo Lu, Hun Seok Kim, David Blaauw, Ronald Dreslinski Jr,
and Trevor Mudge. 2016. A low power software-defined-radio baseband processor
for the Internet of Things. In 2016 IEEE International Symposium on High
Performance Computer Architecture (HPCA). 40–51. https://doi.org/10.1109/
HPCA.2016.7446052
[10] P.J. de Clercq. 2014. Public Key Cryptography in 32-bit for Ultra Low-Power
Microcontrollers. Master’s thesis. Katholieke Universiteit Leuven (KU Leuven),
Flanders, Belgium.
[11] Ruan de Clercq, Leif Uhsadel, Anthony Van Herrewege, and Ingrid Verbauwhede.
2014. Ultra Low-Power Implementation of ECC on the ARM Cortex-M0+. In
Proceedings of the 51st Annual Design Automation Conference (DAC ’14). ACM,
New York, NY, USA, Article 112, 6 pages. https://doi.org/10.1145/2593069.
2593238
[12] Jean-Pierre Deschamps. 2009. Hardware Implementation of Finite-Field Arithmetic (1 ed.). McGraw-Hill, Inc., New York, NY, USA.
[13] Ahmed O. El-Rayis, Xin Zhao, Tughrul Arslan, and Ahmet T. Erdogan. 2008.
Dynamically programmable Reed Solomon processor with embedded Galois Field
multiplier. In ICECE Technology, 2008. FPT 2008. International Conference on.
269–272. https://doi.org/10.1109/FPT.2008.4762395
[14] Serdar Süer Erdem. 2012. Fast software multiplication in F_2 [x] for embedded
processors. Turkish Journal of Electrical Engineering & Computer Sciences 20,
4 (2012), 593–605. https://doi.org/doi:10.3906/elk-1009-756
[15] Jorge Guajardo. 2011. Itoh–Tsujii Inversion Algorithm. Springer US, Boston,
MA, 650–653. https://doi.org/10.1007/978-1-4419-5906-5_34
[16] Sheryl L. Howard, Christian Schlegel, and Kris Iniewski. 2006. Error Control
Coding in Low-power Wireless Sensor Networks: When is ECC Energy-efficient?
EURASIP J. Wirel. Commun. Netw. 2006, 2 (April 2006), 29–29. https://doi.org/
10.1155/WCN/2006/74812
[17] Michael Hutter, Martin Feldhofer, and Johannes Wolkerstorfer. 2011. A Cryptographic Processor for Low-resource Devices: Canning ECDSA and AES Like
Sardines. In Proceedings of the 5th IFIP WG 11.2 International Conference on Information Security Theory and Practice: Security and Privacy of Mobile Devices
in Wireless Communication (WISTP’11). Springer-Verlag, Berlin, Heidelberg,
144–159. http://dl.acm.org/citation.cfm?id=2017824.2017839
[18] Michael Hutter and Erich Wenger. 2011. Fast Multi-precision Multiplication
for Public-key Cryptography on Embedded Microprocessors. In Proceedings of
the 13th International Conference on Cryptographic Hardware and Embedded
Systems (CHES’11). Springer-Verlag, Berlin, Heidelberg, 459–474. http://dl.acm.
org/citation.cfm?id=2044928.2044968
[19] Atef Ibrahim and Fayez Gebali. 2016. Low Power Semi-systolic Architectures
for Polynomial-Basis Multiplication over GF(2m ) Using Progressive Multiplier
Reduction. Journal of Signal Processing Systems 82, 3 (2016), 331–343. https:
//doi.org/10.1007/s11265-015-1000-x
[20] Surendra K Jain, Leilei Song, and Keshab K. Parhi. 1998. Efficient semisystolic
architectures for finite-field arithmetic. IEEE Transactions on Very Large Scale
Integration (VLSI) Systems 6, 1 (March 1998), 101–113. https://doi.org/10.1109/
92.661252
[21] Dongsuk Jeon, Michael B. Henry, Yejoong Kim, Inhee Lee, Zhengya Zhang,
David Blaauw, and Dennis Sylvester. 2014. An Energy Efficient Full-Frame
Feature Extraction Accelerator With Shift-Latch FIFO in 28 nm CMOS. IEEE
Journal of Solid-State Circuits 49, 5 (May 2014), 1271–1284. https://doi.org/10.
[22] Vivek Kapoor, Vivek Sonny Abraham, and Ramesh Singh. 2008. Elliptic Curve
Cryptography. Ubiquity 2008, May, Article 7 (May 2008), 8 pages. https://doi.
org/10.1145/1378355.1378356
[23] A. Karatsuba and Y. Ofman. 1963. Multiplication of Multidigit Numbers on
Automata. In Soviet Physics–Doklady, Vol. 7. 595–596.
[24] Hun Seok Kim and Babak Daneshrad. 2010. Energy-Constrained Link Adaptation
for MIMO OFDM Wireless Communication Systems. IEEE Transactions on
Wireless Communications 9, 9 (September 2010), 2820–2832. https://doi.org/10.
1109/TWC.2010.062910.090983
[25] Hun Seok Kim, Seok-jun Lee, and Manish Goel 2013. Method, device, and digital
circuitry for providing a closed-form solution to a scaled error locator polynomial
used in BCH decoding (Mar 2013). US Patent 8,392,806, Filed 29 Jul, 2010,
Issued 5 Mar, 2013.
[26] Katsuki Kobayashi and Naofumi Takagi. 2009. Fast Hardware Algorithm for Division in GF(2m ) Based on the Extended Euclid’s Algorithm With Parallelization
of Modular Reductions. IEEE Transactions on Circuits and Systems II: Express
Briefs 56, 8 (Aug 2009), 644–648. https://doi.org/10.1109/TCSII.2009.2024253
[27] Akash Kumar and Kees van Berkel. 2008. Vectorization of Reed Solomon
Decoding and Mapping on the EVP. In Proceedings of the Conference on Design,
Automation and Test in Europe (DATE ’08). ACM, New York, NY, USA, 450–455.
https://doi.org/10.1145/1403375.1403483
[28] Christian Lederer, Roland Mader, Manuel Koschuch, Johann Großschädl, Alexander Szekely, and Stefan Tillich. 2009. Energy-Efficient Implementation of ECDH
Key Exchange for Wireless Sensor Networks. Springer Berlin Heidelberg, Berlin,
Heidelberg, 112–127. https://doi.org/10.1007/978-3-642-03944-7_9
[29] Jen-Wei Lee, Yao-Lin Chen, Chih-Yeh Tseng, Hsie-Chia Chang, and Chen-Yi
Lee. 2010. A 521-bit dual-field elliptic curve cryptographic processor with
power analysis resistance. In 2010 Proceedings of ESSCIRC. 206–209. https:
//doi.org/10.1109/ESSCIRC.2010.5619893
[30] Chae Hoon Lim and Hyo Sun Hwang. 2000. Speeding Up Elliptic Scalar Multiplication with Precomputation. Springer Berlin Heidelberg, Berlin, Heidelberg,
102–119. https://doi.org/10.1007/10719994_9
[31] Wen-Ching Lin, Ming-Der Shieh, and Chien-Ming Wu. 2010. Design of highspeed bit-serial divider in GF(2m ). In Proceedings of 2010 IEEE International
Symposium on Circuits and Systems. 713–716. https://doi.org/10.1109/ISCAS.
2010.5537479
[32] Yuan Lin, Hyunseok Lee, Mark Woh, Yoav Harel, Scott Mahlke, Trevor Mudge,
Chaitali Chakrabarti, and Krisztian Flautner. 2006. SODA: A Low-power Architecture For Software Radio. In Proceedings of the 33rd Annual International
Symposium on Computer Architecture (ISCA ’06). IEEE Computer Society, Washington, DC, USA, 89–101. https://doi.org/10.1109/ISCA.2006.37
[33] Yi-Min Lin, Hsie-Chia Chang, and Chen-Yi Lee. 2013. Improved High Code-Rate
Soft BCH Decoder Architectures With One Extra Error Compensation. IEEE
Transactions on Very Large Scale Integration (VLSI) Systems 21, 11 (Nov 2013),
2160–2164. https://doi.org/10.1109/TVLSI.2012.2227847
[34] Julio López and Ricardo Dahab. 1999. Improved Algorithms for Elliptic Curve
Arithmetic in GF(2n ). Springer Berlin Heidelberg, Berlin, Heidelberg, 201–212.
https://doi.org/10.1007/3-540-48892-8_16
[35] Shengshuo Lu, Zhengya Zhang, and Marios Papaefthymiou. 2015. 1.32GHz
high-throughput charge-recovery AES core with resistance to DPA attacks. In
2015 Symposium on VLSI Circuits (VLSI Circuits). C246–C247. https://doi.org/
10.1109/VLSIC.2015.7231274
[36] Yung-Kuei Lu and Ming-Der Shieh. 2012. Efficient architecture for ReedSolomon decoder. In VLSI Design, Automation, and Test (VLSI-DAT), 2012 International Symposium on. 1–4. https://doi.org/10.1109/VLSI-DAT.2012.6212603
[37] Yung-Kuei Lu, Ming-Der Shieh, and Wen-Hsuen Kuo. 2009. Design of highspeed errors-and-erasures Reed-Solomon decoders for multi-mode applications.
In 2009 International Symposium on VLSI Design, Automation and Test. 199–202.
https://doi.org/10.1109/VDAT.2009.5158129
[38] Jianqiang Luo, Kevin D. Bowers, Alina Oprea, and Lihao Xu. 2012. Efficient
Software Implementations of Large Finite Fields GF(2N) for Secure Storage
Applications. Trans. Storage 8, 1, Article 2 (Feb. 2012), 27 pages. https://doi.org/
10.1145/2093139.2093141
[39] Priya Mathew, Lismi Augustine, Sabarinath G., and Tomson Devis. 2014. Hardware Implementation of (63, 51) BCH Encoder and Decoder For WBAN Using
LFSR and BMA. CoRR abs/1408.2908 (2014).
[40] Sanu Mathew, Michael Kounavis, Farhana Sheikh, Steven Hsu, Amit Agarwal,
Himanshu Kaul, Mark Anders, Frank Berry, and Ram Krishnamurthy. 2010. 3GHz,
74mW 2-level Karatsuba 64b Galois field multiplier for public-key encryption
acceleration in 45nm CMOS. In ESSCIRC, 2010 Proceedings of the. 198–201.
https://doi.org/10.1109/ESSCIRC.2010.5619895
[41] Sanu Mathew, Sudhir Satpathy, Vikram Suresh, Mark Anders, Himanshu Kaul,
Amit Agarwal, Steven Hsu, Gregory Chen, and Ram Krishnamurthy. 2015. 340
mV-1.1 V, 289 Gbps/W, 2090-Gate NanoAES Hardware Accelerator With AreaOptimized Encrypt/Decrypt GF(24 )2 Polynomials in 22 nm Tri-Gate CMOS.
IEEE Journal of Solid-State Circuits 50, 4 (April 2015), 1048–1058. https:
//doi.org/10.1109/JSSC.2014.2384039
[42] P Mozhiarasi, C Gayathri, and V Deepan. 2015. An Enhanced (31, 11, 5) Binary
BCH Encoder and Decoder for Data Transmission. International Journal of
Engineering Research and General Science 3, 2 Part 2 (2015).
[43] National Institute of Standards and Technology. Feb 2000. Digital Signature
Standard, FIPS Publication. (Feb 2000).
[44] TI opensource AES (Jan. 2014). Retrieved Sep 2016 from. http://www.ti.com/
tool/AES-128
[45] Jeng-Shyang Pan, Chiou-Yng Lee, and Pramod Kumar Meher. 2013. Low-Latency
Digit-Serial and Digit-Parallel Systolic Multipliers for Large Binary Extension
Fields. IEEE Transactions on Circuits and Systems I: Regular Papers 60, 12 (Dec
2013), 3195–3204. https://doi.org/10.1109/TCSI.2013.2264694
[46] Hua Qian, Shengchen Dai, Kai Kang, and Xudong Wang. 2016. Efficient coding
schemes for low-rate wireless personal area networks. IET Communications 10, 8
(2016), 915–921. https://doi.org/10.1049/iet-com.2015.0699
[47] Fernando Rosas, Glauber Brante, Richard Demo Souza, and Christian Oberli.
2014. Optimizing the code rate for achieving energy-efficient wireless communications. In 2014 IEEE Wireless Communications and Networking Conference
(WCNC). 775–780. https://doi.org/10.1109/WCNC.2014.6952166
[48] Cecilia Esperanza Sandoval Ruiz. 2013. RS Decoder (255, k) in Reconfigurable
Hardware Oriented Towards Cognitive Radio. Ingenieria y Universidad 17, 1
(2013), 77–92.
[49] Gokhan Sayilar and Derek Chiou. 2014. Cryptoraptor: High throughput reconfigurable cryptographic processor. In 2014 IEEE/ACM International Conference
on Computer-Aided Design (ICCAD). 155–161. https://doi.org/10.1109/ICCAD.
2014.7001346
[50] Hwajeong Seo and Howon Kim. 2013. Optimized multi-precision multiplication
for public-key cryptography on embedded microprocessors. International Journal
of Computer and Communication Engineering 2, 3 (2013), 255–259. https:
//doi.org/10.7763/IJCCE.2013.V2.183

[51] IEEE Standard 802.15.4. 16 June 2011. Part 15.4: Low-Rate Wireless Personal
Area Networks.
[52] IEEE Standard 802.15.6. 29 February 2012. Part 15.6: Wireless Body Area
Networks.
[53] Yosef Stein and Joshua A. Kablotsky 2007. Compact Galois field multiplier
engine (Feb. 2007). US Patent 7,177,891, Filed Mar 24, 2003, Issued Feb 13,
2007.
[54] Yosef Stein, Haim Primo, and Joshua A. Kablotsky 2004. Galois field multiplier
system (Jul. 2004). US Patent 6,766,345, Filed Jan 30, 2002, Issued Jul 20, 2004.
[55] Andrew D. Targhetta, Donald E. Owen, Francis L. Israel, and Paul V. Gratz.
2015. Energy-efficient implementations of GF (p) and GF(2m ) elliptic curve
cryptography. In 2015 33rd IEEE International Conference on Computer Design
(ICCD). 704–711. https://doi.org/10.1109/ICCD.2015.7357184
[56] Stephen B. Wicker. 1995. Error Control Systems for Digital Communication and
Storage. Prentice-Hall, Inc., Upper Saddle River, NJ, USA.
[57] Mark Woh, Yuan Lin, Sangwon Seo, Scott Mahlke, Trevor Mudge, Chaitali
Chakrabarti, Richard Bruce, Danny Kershaw, Alastair Reid, Mladen Wilder, and
Krisztian Flautner. 2008. From SODA to scotch: The evolution of a wireless
baseband processor. In Microarchitecture, 2008. MICRO-41. 2008 41st IEEE/ACM
International Symposium on. 152–163. https://doi.org/10.1109/MICRO.2008.
4771787
[58] Chien-Hsing Wu, Chien-Ming Wu, Ming-Der Shieh, and Yin-Tsung Hwang.
2004. High-speed, low-complexity systolic designs of novel iterative division
algorithms in GF(2m ). IEEE Trans. Comput. 53, 3 (Mar 2004), 375–380. https:
//doi.org/10.1109/TC.2004.1261843
[59] Yiqun Zhang, Kaiyuan Yang, Mehdi Saligane, David Blaauw, and Dennis
Sylvester. 2016. A compact 446 Gbps/W AES accelerator for mobile SoC and
IoT in 40nm. In 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits). 1–2.
https://doi.org/10.1109/VLSIC.2016.7573553