Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/vofy/Downloads/uloha8-nove/tb_ukol_isim_beh.exe" -prj "/home/vofy/Downloads/uloha8-nove/tb_ukol_beh.prj" "work.tb_ukol" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "/home/vofy/Downloads/uloha8-nove/mux.vhd" into library work
Parsing VHDL file "/home/vofy/Downloads/uloha8-nove/delicka.vhd" into library work
Parsing VHDL file "/home/vofy/Downloads/uloha8-nove/dekoder.vhd" into library work
Parsing VHDL file "/home/vofy/Downloads/uloha8-nove/citac.vhd" into library work
Parsing VHDL file "/home/vofy/Downloads/uloha8-nove/projekt.vhd" into library work
Parsing VHDL file "/home/vofy/Downloads/uloha8-nove/tb_ukol.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84244 KB
Fuse CPU Usage: 860 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity divider [divider_default]
Compiling architecture behavioral of entity mux [mux_default]
Compiling architecture behavioral of entity citac [citac_default]
Compiling architecture behavioral of entity dekoder [dekoder_default]
Compiling architecture behavioral of entity uloha [uloha_default]
Compiling architecture behavior of entity tb_ukol
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable /home/vofy/Downloads/uloha8-nove/tb_ukol_isim_beh.exe
Fuse Memory Usage: 1705212 KB
Fuse CPU Usage: 920 ms
GCC CPU Usage: 150 ms
