Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5bc15c7d97ed428f9e3a84e6124688a0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rsa_modmult_tb_behav xil_defaultlib.rsa_modmult_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture modmult_arch of entity xil_defaultlib.rsa_modmult [rsa_modmult_default]
Compiling architecture behaviour of entity xil_defaultlib.rsa_modmult_tb
Built simulation snapshot rsa_modmult_tb_behav
