// Seed: 1523508387
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = !id_2;
  wire id_4;
  module_0();
endmodule
module module_2;
  wire id_1;
  always begin
    begin
      begin
        if (1 == 1);
      end
    end
  end
  module_0();
endmodule
module module_3 (
    input  wor   id_0,
    output wand  id_1,
    output wand  id_2,
    input  tri0  id_3,
    input  uwire id_4,
    output wor   id_5
);
  uwire id_7;
  assign id_7 = 1'h0;
  module_0();
endmodule
