Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,149
design__instance__area,1903.31
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,8.223389851014229E-12
power__switching__total,1.787088706184381E-12
power__leakage__total,0.0000016847428696564748
power__total,0.0000016847528740981943
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2656648587424348
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26621128277503364
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12020457192074917
timing__setup__ws__corner:nom_fast_1p32V_m40C,80000000.47441518
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.120205
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2865302798350519
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2870151419991942
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6376289676735243
timing__setup__ws__corner:nom_slow_1p08V_125C,80000000.47441518
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.637629
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.273731517422897
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2742445792526622
timing__hold__ws__corner:nom_typ_1p20V_25C,0.313450080319087
timing__setup__ws__corner:nom_typ_1p20V_25C,80000000.47441518
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.313450
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2656648587424348
clock__skew__worst_setup,0.26621128277503364
timing__hold__ws,0.12020457192074917
timing__setup__ws,80000000.47441518
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120205
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,149
design__instance__area__stdcell,1903.31
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0657639
design__instance__utilization__stdcell,0.0657639
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,5
design__instance__area__class:inverter,29.0304
design__instance__count__class:sequential_cell,13
design__instance__area__class:sequential_cell,613.267
design__instance__count__class:multi_input_combinational_cell,104
design__instance__area__class:multi_input_combinational_cell,939.859
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,23
design__instance__area__class:timing_repair_buffer,288.49
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,2781.1
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,12
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,180
route__net__special,2
route__drc_errors__iter:0,88
route__wirelength__iter:0,3093
route__drc_errors__iter:1,19
route__wirelength__iter:1,3009
route__drc_errors__iter:2,26
route__wirelength__iter:2,3022
route__drc_errors__iter:3,5
route__wirelength__iter:3,3007
route__drc_errors__iter:4,0
route__wirelength__iter:4,3008
route__drc_errors,0
route__wirelength,3008
route__vias,885
route__vias__singlecut,885
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,134.37
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,26
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,26
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,26
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,26
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,2.46089E-8
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,2.4901E-8
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,2.24277E-8
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,2.4901E-8
design_powergrid__voltage__worst,2.4901E-8
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,2.4901E-8
design_powergrid__drop__worst__net:VPWR,2.46089E-8
design_powergrid__voltage__worst__net:VGND,2.4901E-8
design_powergrid__drop__worst__net:VGND,2.4901E-8
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,2.1900000000000000888338000707387942522785806431784294545650482177734375E-8
ir__drop__worst,2.4599999999999998595635975298136222111367032994166947901248931884765625E-8
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
