module ULA(reg1, reg2, op, zero, ULAOut);

input [7:0] reg1, reg2;
input [2:0] op;
output zero;
output reg[7:0] ULAOut;

assign zero = (ULAOut==1); 

always @(reg1, reg2, op) 
	begin 
		case (op)
			0: ULAOut <= reg1 + reg2;				//ADD
			1: ULAOut <= reg1 | reg2;				//ORI
			2: ULAOut <= reg1 < reg2 ? 1 : 0;	//SLT
			3: ULAOut <= reg1 << reg2;				//SLL
			4: ULAOut <= reg1 == reg2 ? 1 : 0;		//BEQ
			default: ULAOut <= 0;
		endcase
	end

endmodule
