git clone --depth 1 --no-tags https://github.com/regmeg/AES128_ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75870439
git clone --depth 1 --no-tags https://github.com/wallento/uartdpi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63309544
git clone --depth 1 --no-tags https://github.com/alinaivanovaoff/trapez_shaper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67220413
git clone --depth 1 --no-tags https://github.com/alexisfrjp/wiki.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63284330
git clone --depth 1 --no-tags https://github.com/embeddedmoscow/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74582305
git clone --depth 1 --no-tags https://github.com/anssprasad/UVM_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60438581
git clone --depth 1 --no-tags https://github.com/Digilent/CmodA7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59627726
git clone --depth 1 --no-tags https://github.com/davidmcdonald13/FPGA-Physics-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67051755
git clone --depth 1 --no-tags https://github.com/ti-rodrigues/SpacewireCodecSpwTCR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70068229
git clone --depth 1 --no-tags https://github.com/szrlee/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61421679
git clone --depth 1 --no-tags https://github.com/slee500/ece385-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72973520
git clone --depth 1 --no-tags https://github.com/richagnetto/Adaptive-Noise-Cancellation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77759441
git clone --depth 1 --no-tags https://github.com/alterasoftware/design-flows.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61897806
git clone --depth 1 --no-tags https://github.com/vmanja16/Processor_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66750456
git clone --depth 1 --no-tags https://github.com/sharmaprakhar/zynq_ddr_design_ex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64499743
git clone --depth 1 --no-tags https://github.com/ahartel/dendrigit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59653663
git clone --depth 1 --no-tags https://github.com/s-okai/sv-math.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61672791
git clone --depth 1 --no-tags https://github.com/peshwara/ScalarProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69939097
git clone --depth 1 --no-tags https://github.com/jflazaro/CSE31L-128-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71735987
git clone --depth 1 --no-tags https://github.com/hezt/SM3_Hash_Alg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76441120
git clone --depth 1 --no-tags https://github.com/nelsoncsc/basic_uvmc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71067380
git clone --depth 1 --no-tags https://github.com/russeree/fpga_sobel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64659792
git clone --depth 1 --no-tags https://github.com/pmallya/verilog_logic_blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59624355
git clone --depth 1 --no-tags https://github.com/Viraldoshi1989/Verification_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74165699
git clone --depth 1 --no-tags https://github.com/alinaivanovaoff/convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73920865
git clone --depth 1 --no-tags https://github.com/evanlissoos/SLC3-GPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77078763
git clone --depth 1 --no-tags https://github.com/wmy367/axi_vdma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65370473
git clone --depth 1 --no-tags https://github.com/Parth1693/LC3-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72963927
git clone --depth 1 --no-tags https://github.com/mazrouei/SimpleSwitch_SystemVerilog_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68879310
git clone --depth 1 --no-tags https://github.com/mwbrady/Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68642215
git clone --depth 1 --no-tags https://github.com/anycore/anycore-pisa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73779313
git clone --depth 1 --no-tags https://github.com/nbkumar/uvm_object_automation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63885600
git clone --depth 1 --no-tags https://github.com/icdesigner2004/LOWRISC-T.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64317149
git clone --depth 1 --no-tags https://github.com/nax47/ECE-211-Pong-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76902407
git clone --depth 1 --no-tags https://github.com/AlexeyShashkov/RSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77106870
git clone --depth 1 --no-tags https://github.com/sridhargunnam/mipsR3000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70637840
git clone --depth 1 --no-tags https://github.com/balanx/LogicDesignLib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70764354
git clone --depth 1 --no-tags https://github.com/SemperAnte/audioCodecDriver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71158522
git clone --depth 1 --no-tags https://github.com/cpehle/aurora.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65262934
git clone --depth 1 --no-tags https://github.com/lki1354/hdl_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78456851
git clone --depth 1 --no-tags https://github.com/vishalsg/LCD-controller-LPC2478-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59965281
git clone --depth 1 --no-tags https://github.com/mballance/oc_wb_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60220875
git clone --depth 1 --no-tags https://github.com/sidharrthnarasimhan/uvm_logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74391563
git clone --depth 1 --no-tags https://github.com/zrounds/Snake-ASM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63431787
git clone --depth 1 --no-tags https://github.com/nbkumar/uvm_simulation_phases.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63937839
git clone --depth 1 --no-tags https://github.com/pradyuman/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66734662
git clone --depth 1 --no-tags https://github.com/brian-rieder/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67151948
git clone --depth 1 --no-tags https://github.com/agnicol88/Priority_4_to_1_Mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76050353
git clone --depth 1 --no-tags https://github.com/KazukiChiyo/Modified-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79851621
git clone --depth 1 --no-tags https://github.com/Lars139/ECE474.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61939367
git clone --depth 1 --no-tags https://github.com/nbkumar/uvm_hello_world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63772587
git clone --depth 1 --no-tags https://github.com/kc285/ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63344439
git clone --depth 1 --no-tags https://github.com/UCI-31L-Fall2016/Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74437663
git clone --depth 1 --no-tags https://github.com/atrifex/Contra-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70977393
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-algebraic-data-types.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77720006
git clone --depth 1 --no-tags https://github.com/himito/is2uppaal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79543811
git clone --depth 1 --no-tags https://github.com/HuseyinOrkun/8x8-Led-Matrix-Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81106998
git clone --depth 1 --no-tags https://github.com/meagtan/cs-223-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78737898
git clone --depth 1 --no-tags https://github.com/Beck-Sisyphus/EE271.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60198793
git clone --depth 1 --no-tags https://github.com/Arnab035/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80782160
git clone --depth 1 --no-tags https://github.com/cellfoneguy/kNN-network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81627102
git clone --depth 1 --no-tags https://github.com/elegz/filter2d.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68520872
git clone --depth 1 --no-tags https://github.com/nelsoncsc/basicSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70526310
git clone --depth 1 --no-tags https://github.com/loserking/ECE-411.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67674373
git clone --depth 1 --no-tags https://github.com/fl4shk/jolt80_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74070131
git clone --depth 1 --no-tags https://github.com/annwuhoo/tetris-sysverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65787742
git clone --depth 1 --no-tags https://github.com/iambate/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80560361
git clone --depth 1 --no-tags https://github.com/Smolyarov/crossbar_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61204762
git clone --depth 1 --no-tags https://github.com/UCI-31L-Fall2016/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70558600
git clone --depth 1 --no-tags https://github.com/SemperAnte/spiSlave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68621811
git clone --depth 1 --no-tags https://github.com/onurkulak/Space-Impact-Reborn-CS233-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79057055
git clone --depth 1 --no-tags https://github.com/dh73/UVM_Learnings.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82134006
git clone --depth 1 --no-tags https://github.com/verification-gentleman-blog/testing_seqs_and_props.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65744940
git clone --depth 1 --no-tags https://github.com/ece337/bitcoin-miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73832973
git clone --depth 1 --no-tags https://github.com/swlpark/resim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74795331
git clone --depth 1 --no-tags https://github.com/quioxl/tick2trade.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79833245
git clone --depth 1 --no-tags https://github.com/ieee-uiuc/system-verilog-workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72957339
git clone --depth 1 --no-tags https://github.com/wafrelka/felis-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69942158
git clone --depth 1 --no-tags https://github.com/alpers-git/Dino-Jumper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81124470
git clone --depth 1 --no-tags https://github.com/nbdd0121/lowrisc-videox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65905005
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/XLR8SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72660303
git clone --depth 1 --no-tags https://github.com/SQingXu/Comp541.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79039335
git clone --depth 1 --no-tags https://github.com/tsimons89/RE_optical_flow_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80534960
git clone --depth 1 --no-tags https://github.com/Tatsuonline/ECE-337-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79695638
git clone --depth 1 --no-tags https://github.com/SemperAnte/i2cMaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68721793
git clone --depth 1 --no-tags https://github.com/SemperAnte/cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68723083
git clone --depth 1 --no-tags https://github.com/ryouhaku/system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68457316
git clone --depth 1 --no-tags https://github.com/SagarThakkar/Hardware-Generation-Tool-For-Matrix-Vector-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62593221
git clone --depth 1 --no-tags https://github.com/WilliamsTr/Pindel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82129830
git clone --depth 1 --no-tags https://github.com/chetanrbb/AXI_APB-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82607366
git clone --depth 1 --no-tags https://github.com/ayushjain7/fhm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72560492
git clone --depth 1 --no-tags https://github.com/KennethWilke/sv-synchronizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72749891
git clone --depth 1 --no-tags https://github.com/Masshat/sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62350756
git clone --depth 1 --no-tags https://github.com/selinozdas/GuitarMaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78271681
git clone --depth 1 --no-tags https://github.com/rakoskr6/ece437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79410335
git clone --depth 1 --no-tags https://github.com/khaled-e-a/acdma-crossbar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76199804
git clone --depth 1 --no-tags https://github.com/solvery/lang_features_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75622523
git clone --depth 1 --no-tags https://github.com/DevinStoen/ARM_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70953333
git clone --depth 1 --no-tags https://github.com/rrivg/spicebox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71192791
git clone --depth 1 --no-tags https://github.com/yenng/FYP_DrowsinessDetector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66892676
