
ISU DSM Integration 3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000114cc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008d8  080116a0  080116a0  000216a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011f78  08011f78  000300a0  2**0
                  CONTENTS
  4 .ARM          00000008  08011f78  08011f78  00021f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011f80  08011f80  000300a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011f80  08011f80  00021f80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011f84  08011f84  00021f84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08011f88  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002e10  200000a0  08012028  000300a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000c00  20002eb0  08012028  00032eb0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e44c  00000000  00000000  000300d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004440  00000000  00000000  0004e51c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001970  00000000  00000000  00052960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017b8  00000000  00000000  000542d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027d3c  00000000  00000000  00055a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023d10  00000000  00000000  0007d7c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e61ea  00000000  00000000  000a14d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001876be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007df0  00000000  00000000  00187710  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000a0 	.word	0x200000a0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08011684 	.word	0x08011684

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000a4 	.word	0x200000a4
 800020c:	08011684 	.word	0x08011684

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b974 	b.w	8000fc8 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	468e      	mov	lr, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14d      	bne.n	8000da2 <__udivmoddi4+0xaa>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4694      	mov	ip, r2
 8000d0a:	d969      	bls.n	8000de0 <__udivmoddi4+0xe8>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b152      	cbz	r2, 8000d28 <__udivmoddi4+0x30>
 8000d12:	fa01 f302 	lsl.w	r3, r1, r2
 8000d16:	f1c2 0120 	rsb	r1, r2, #32
 8000d1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d22:	ea41 0e03 	orr.w	lr, r1, r3
 8000d26:	4094      	lsls	r4, r2
 8000d28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d2c:	0c21      	lsrs	r1, r4, #16
 8000d2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d32:	fa1f f78c 	uxth.w	r7, ip
 8000d36:	fb08 e316 	mls	r3, r8, r6, lr
 8000d3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d3e:	fb06 f107 	mul.w	r1, r6, r7
 8000d42:	4299      	cmp	r1, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x64>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d4e:	f080 811f 	bcs.w	8000f90 <__udivmoddi4+0x298>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 811c 	bls.w	8000f90 <__udivmoddi4+0x298>
 8000d58:	3e02      	subs	r6, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1a5b      	subs	r3, r3, r1
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d64:	fb08 3310 	mls	r3, r8, r0, r3
 8000d68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d6c:	fb00 f707 	mul.w	r7, r0, r7
 8000d70:	42a7      	cmp	r7, r4
 8000d72:	d90a      	bls.n	8000d8a <__udivmoddi4+0x92>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7c:	f080 810a 	bcs.w	8000f94 <__udivmoddi4+0x29c>
 8000d80:	42a7      	cmp	r7, r4
 8000d82:	f240 8107 	bls.w	8000f94 <__udivmoddi4+0x29c>
 8000d86:	4464      	add	r4, ip
 8000d88:	3802      	subs	r0, #2
 8000d8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d8e:	1be4      	subs	r4, r4, r7
 8000d90:	2600      	movs	r6, #0
 8000d92:	b11d      	cbz	r5, 8000d9c <__udivmoddi4+0xa4>
 8000d94:	40d4      	lsrs	r4, r2
 8000d96:	2300      	movs	r3, #0
 8000d98:	e9c5 4300 	strd	r4, r3, [r5]
 8000d9c:	4631      	mov	r1, r6
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d909      	bls.n	8000dba <__udivmoddi4+0xc2>
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	f000 80ef 	beq.w	8000f8a <__udivmoddi4+0x292>
 8000dac:	2600      	movs	r6, #0
 8000dae:	e9c5 0100 	strd	r0, r1, [r5]
 8000db2:	4630      	mov	r0, r6
 8000db4:	4631      	mov	r1, r6
 8000db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dba:	fab3 f683 	clz	r6, r3
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	d14a      	bne.n	8000e58 <__udivmoddi4+0x160>
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d302      	bcc.n	8000dcc <__udivmoddi4+0xd4>
 8000dc6:	4282      	cmp	r2, r0
 8000dc8:	f200 80f9 	bhi.w	8000fbe <__udivmoddi4+0x2c6>
 8000dcc:	1a84      	subs	r4, r0, r2
 8000dce:	eb61 0303 	sbc.w	r3, r1, r3
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	469e      	mov	lr, r3
 8000dd6:	2d00      	cmp	r5, #0
 8000dd8:	d0e0      	beq.n	8000d9c <__udivmoddi4+0xa4>
 8000dda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dde:	e7dd      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000de0:	b902      	cbnz	r2, 8000de4 <__udivmoddi4+0xec>
 8000de2:	deff      	udf	#255	; 0xff
 8000de4:	fab2 f282 	clz	r2, r2
 8000de8:	2a00      	cmp	r2, #0
 8000dea:	f040 8092 	bne.w	8000f12 <__udivmoddi4+0x21a>
 8000dee:	eba1 010c 	sub.w	r1, r1, ip
 8000df2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df6:	fa1f fe8c 	uxth.w	lr, ip
 8000dfa:	2601      	movs	r6, #1
 8000dfc:	0c20      	lsrs	r0, r4, #16
 8000dfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e02:	fb07 1113 	mls	r1, r7, r3, r1
 8000e06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0a:	fb0e f003 	mul.w	r0, lr, r3
 8000e0e:	4288      	cmp	r0, r1
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x12c>
 8000e12:	eb1c 0101 	adds.w	r1, ip, r1
 8000e16:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x12a>
 8000e1c:	4288      	cmp	r0, r1
 8000e1e:	f200 80cb 	bhi.w	8000fb8 <__udivmoddi4+0x2c0>
 8000e22:	4643      	mov	r3, r8
 8000e24:	1a09      	subs	r1, r1, r0
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e34:	fb0e fe00 	mul.w	lr, lr, r0
 8000e38:	45a6      	cmp	lr, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x156>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e44:	d202      	bcs.n	8000e4c <__udivmoddi4+0x154>
 8000e46:	45a6      	cmp	lr, r4
 8000e48:	f200 80bb 	bhi.w	8000fc2 <__udivmoddi4+0x2ca>
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	eba4 040e 	sub.w	r4, r4, lr
 8000e52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e56:	e79c      	b.n	8000d92 <__udivmoddi4+0x9a>
 8000e58:	f1c6 0720 	rsb	r7, r6, #32
 8000e5c:	40b3      	lsls	r3, r6
 8000e5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e66:	fa20 f407 	lsr.w	r4, r0, r7
 8000e6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6e:	431c      	orrs	r4, r3
 8000e70:	40f9      	lsrs	r1, r7
 8000e72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e76:	fa00 f306 	lsl.w	r3, r0, r6
 8000e7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e7e:	0c20      	lsrs	r0, r4, #16
 8000e80:	fa1f fe8c 	uxth.w	lr, ip
 8000e84:	fb09 1118 	mls	r1, r9, r8, r1
 8000e88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e90:	4288      	cmp	r0, r1
 8000e92:	fa02 f206 	lsl.w	r2, r2, r6
 8000e96:	d90b      	bls.n	8000eb0 <__udivmoddi4+0x1b8>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ea0:	f080 8088 	bcs.w	8000fb4 <__udivmoddi4+0x2bc>
 8000ea4:	4288      	cmp	r0, r1
 8000ea6:	f240 8085 	bls.w	8000fb4 <__udivmoddi4+0x2bc>
 8000eaa:	f1a8 0802 	sub.w	r8, r8, #2
 8000eae:	4461      	add	r1, ip
 8000eb0:	1a09      	subs	r1, r1, r0
 8000eb2:	b2a4      	uxth	r4, r4
 8000eb4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000eb8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ebc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ec0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ec4:	458e      	cmp	lr, r1
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x1e2>
 8000ec8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ecc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ed0:	d26c      	bcs.n	8000fac <__udivmoddi4+0x2b4>
 8000ed2:	458e      	cmp	lr, r1
 8000ed4:	d96a      	bls.n	8000fac <__udivmoddi4+0x2b4>
 8000ed6:	3802      	subs	r0, #2
 8000ed8:	4461      	add	r1, ip
 8000eda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ede:	fba0 9402 	umull	r9, r4, r0, r2
 8000ee2:	eba1 010e 	sub.w	r1, r1, lr
 8000ee6:	42a1      	cmp	r1, r4
 8000ee8:	46c8      	mov	r8, r9
 8000eea:	46a6      	mov	lr, r4
 8000eec:	d356      	bcc.n	8000f9c <__udivmoddi4+0x2a4>
 8000eee:	d053      	beq.n	8000f98 <__udivmoddi4+0x2a0>
 8000ef0:	b15d      	cbz	r5, 8000f0a <__udivmoddi4+0x212>
 8000ef2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ef6:	eb61 010e 	sbc.w	r1, r1, lr
 8000efa:	fa01 f707 	lsl.w	r7, r1, r7
 8000efe:	fa22 f306 	lsr.w	r3, r2, r6
 8000f02:	40f1      	lsrs	r1, r6
 8000f04:	431f      	orrs	r7, r3
 8000f06:	e9c5 7100 	strd	r7, r1, [r5]
 8000f0a:	2600      	movs	r6, #0
 8000f0c:	4631      	mov	r1, r6
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	f1c2 0320 	rsb	r3, r2, #32
 8000f16:	40d8      	lsrs	r0, r3
 8000f18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f20:	4091      	lsls	r1, r2
 8000f22:	4301      	orrs	r1, r0
 8000f24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f28:	fa1f fe8c 	uxth.w	lr, ip
 8000f2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f30:	fb07 3610 	mls	r6, r7, r0, r3
 8000f34:	0c0b      	lsrs	r3, r1, #16
 8000f36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f3e:	429e      	cmp	r6, r3
 8000f40:	fa04 f402 	lsl.w	r4, r4, r2
 8000f44:	d908      	bls.n	8000f58 <__udivmoddi4+0x260>
 8000f46:	eb1c 0303 	adds.w	r3, ip, r3
 8000f4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f4e:	d22f      	bcs.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f50:	429e      	cmp	r6, r3
 8000f52:	d92d      	bls.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f54:	3802      	subs	r0, #2
 8000f56:	4463      	add	r3, ip
 8000f58:	1b9b      	subs	r3, r3, r6
 8000f5a:	b289      	uxth	r1, r1
 8000f5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f60:	fb07 3316 	mls	r3, r7, r6, r3
 8000f64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f68:	fb06 f30e 	mul.w	r3, r6, lr
 8000f6c:	428b      	cmp	r3, r1
 8000f6e:	d908      	bls.n	8000f82 <__udivmoddi4+0x28a>
 8000f70:	eb1c 0101 	adds.w	r1, ip, r1
 8000f74:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f78:	d216      	bcs.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	d914      	bls.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7e:	3e02      	subs	r6, #2
 8000f80:	4461      	add	r1, ip
 8000f82:	1ac9      	subs	r1, r1, r3
 8000f84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f88:	e738      	b.n	8000dfc <__udivmoddi4+0x104>
 8000f8a:	462e      	mov	r6, r5
 8000f8c:	4628      	mov	r0, r5
 8000f8e:	e705      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000f90:	4606      	mov	r6, r0
 8000f92:	e6e3      	b.n	8000d5c <__udivmoddi4+0x64>
 8000f94:	4618      	mov	r0, r3
 8000f96:	e6f8      	b.n	8000d8a <__udivmoddi4+0x92>
 8000f98:	454b      	cmp	r3, r9
 8000f9a:	d2a9      	bcs.n	8000ef0 <__udivmoddi4+0x1f8>
 8000f9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fa4:	3801      	subs	r0, #1
 8000fa6:	e7a3      	b.n	8000ef0 <__udivmoddi4+0x1f8>
 8000fa8:	4646      	mov	r6, r8
 8000faa:	e7ea      	b.n	8000f82 <__udivmoddi4+0x28a>
 8000fac:	4620      	mov	r0, r4
 8000fae:	e794      	b.n	8000eda <__udivmoddi4+0x1e2>
 8000fb0:	4640      	mov	r0, r8
 8000fb2:	e7d1      	b.n	8000f58 <__udivmoddi4+0x260>
 8000fb4:	46d0      	mov	r8, sl
 8000fb6:	e77b      	b.n	8000eb0 <__udivmoddi4+0x1b8>
 8000fb8:	3b02      	subs	r3, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	e732      	b.n	8000e24 <__udivmoddi4+0x12c>
 8000fbe:	4630      	mov	r0, r6
 8000fc0:	e709      	b.n	8000dd6 <__udivmoddi4+0xde>
 8000fc2:	4464      	add	r4, ip
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	e742      	b.n	8000e4e <__udivmoddi4+0x156>

08000fc8 <__aeabi_idiv0>:
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop

08000fcc <read_calliberation_data>:

#define atmPress 101325 //Pa


void read_calliberation_data (void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af04      	add	r7, sp, #16
	uint16_t Callib_Start = 0xAA;
 8000fd2:	23aa      	movs	r3, #170	; 0xaa
 8000fd4:	80fb      	strh	r3, [r7, #6]
	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_ADDRESS, Callib_Start, 1, Callib_Data,22, HAL_MAX_DELAY);
 8000fd6:	88fa      	ldrh	r2, [r7, #6]
 8000fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	2316      	movs	r3, #22
 8000fe0:	9301      	str	r3, [sp, #4]
 8000fe2:	4b43      	ldr	r3, [pc, #268]	; (80010f0 <read_calliberation_data+0x124>)
 8000fe4:	9300      	str	r3, [sp, #0]
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	21ee      	movs	r1, #238	; 0xee
 8000fea:	4842      	ldr	r0, [pc, #264]	; (80010f4 <read_calliberation_data+0x128>)
 8000fec:	f005 ff4a 	bl	8006e84 <HAL_I2C_Mem_Read>
	AC1 = ((Callib_Data[0] << 8) | Callib_Data[1]);
 8000ff0:	4b3f      	ldr	r3, [pc, #252]	; (80010f0 <read_calliberation_data+0x124>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	021b      	lsls	r3, r3, #8
 8000ff6:	b21a      	sxth	r2, r3
 8000ff8:	4b3d      	ldr	r3, [pc, #244]	; (80010f0 <read_calliberation_data+0x124>)
 8000ffa:	785b      	ldrb	r3, [r3, #1]
 8000ffc:	b21b      	sxth	r3, r3
 8000ffe:	4313      	orrs	r3, r2
 8001000:	b21a      	sxth	r2, r3
 8001002:	4b3d      	ldr	r3, [pc, #244]	; (80010f8 <read_calliberation_data+0x12c>)
 8001004:	801a      	strh	r2, [r3, #0]
	AC2 = ((Callib_Data[2] << 8) | Callib_Data[3]);
 8001006:	4b3a      	ldr	r3, [pc, #232]	; (80010f0 <read_calliberation_data+0x124>)
 8001008:	789b      	ldrb	r3, [r3, #2]
 800100a:	021b      	lsls	r3, r3, #8
 800100c:	b21a      	sxth	r2, r3
 800100e:	4b38      	ldr	r3, [pc, #224]	; (80010f0 <read_calliberation_data+0x124>)
 8001010:	78db      	ldrb	r3, [r3, #3]
 8001012:	b21b      	sxth	r3, r3
 8001014:	4313      	orrs	r3, r2
 8001016:	b21a      	sxth	r2, r3
 8001018:	4b38      	ldr	r3, [pc, #224]	; (80010fc <read_calliberation_data+0x130>)
 800101a:	801a      	strh	r2, [r3, #0]
	AC3 = ((Callib_Data[4] << 8) | Callib_Data[5]);
 800101c:	4b34      	ldr	r3, [pc, #208]	; (80010f0 <read_calliberation_data+0x124>)
 800101e:	791b      	ldrb	r3, [r3, #4]
 8001020:	021b      	lsls	r3, r3, #8
 8001022:	b21a      	sxth	r2, r3
 8001024:	4b32      	ldr	r3, [pc, #200]	; (80010f0 <read_calliberation_data+0x124>)
 8001026:	795b      	ldrb	r3, [r3, #5]
 8001028:	b21b      	sxth	r3, r3
 800102a:	4313      	orrs	r3, r2
 800102c:	b21a      	sxth	r2, r3
 800102e:	4b34      	ldr	r3, [pc, #208]	; (8001100 <read_calliberation_data+0x134>)
 8001030:	801a      	strh	r2, [r3, #0]
	AC4 = ((Callib_Data[6] << 8) | Callib_Data[7]);
 8001032:	4b2f      	ldr	r3, [pc, #188]	; (80010f0 <read_calliberation_data+0x124>)
 8001034:	799b      	ldrb	r3, [r3, #6]
 8001036:	021b      	lsls	r3, r3, #8
 8001038:	b21a      	sxth	r2, r3
 800103a:	4b2d      	ldr	r3, [pc, #180]	; (80010f0 <read_calliberation_data+0x124>)
 800103c:	79db      	ldrb	r3, [r3, #7]
 800103e:	b21b      	sxth	r3, r3
 8001040:	4313      	orrs	r3, r2
 8001042:	b21b      	sxth	r3, r3
 8001044:	b29a      	uxth	r2, r3
 8001046:	4b2f      	ldr	r3, [pc, #188]	; (8001104 <read_calliberation_data+0x138>)
 8001048:	801a      	strh	r2, [r3, #0]
	AC5 = ((Callib_Data[8] << 8) | Callib_Data[9]);
 800104a:	4b29      	ldr	r3, [pc, #164]	; (80010f0 <read_calliberation_data+0x124>)
 800104c:	7a1b      	ldrb	r3, [r3, #8]
 800104e:	021b      	lsls	r3, r3, #8
 8001050:	b21a      	sxth	r2, r3
 8001052:	4b27      	ldr	r3, [pc, #156]	; (80010f0 <read_calliberation_data+0x124>)
 8001054:	7a5b      	ldrb	r3, [r3, #9]
 8001056:	b21b      	sxth	r3, r3
 8001058:	4313      	orrs	r3, r2
 800105a:	b21b      	sxth	r3, r3
 800105c:	b29a      	uxth	r2, r3
 800105e:	4b2a      	ldr	r3, [pc, #168]	; (8001108 <read_calliberation_data+0x13c>)
 8001060:	801a      	strh	r2, [r3, #0]
	AC6 = ((Callib_Data[10] << 8) | Callib_Data[11]);
 8001062:	4b23      	ldr	r3, [pc, #140]	; (80010f0 <read_calliberation_data+0x124>)
 8001064:	7a9b      	ldrb	r3, [r3, #10]
 8001066:	021b      	lsls	r3, r3, #8
 8001068:	b21a      	sxth	r2, r3
 800106a:	4b21      	ldr	r3, [pc, #132]	; (80010f0 <read_calliberation_data+0x124>)
 800106c:	7adb      	ldrb	r3, [r3, #11]
 800106e:	b21b      	sxth	r3, r3
 8001070:	4313      	orrs	r3, r2
 8001072:	b21b      	sxth	r3, r3
 8001074:	b29a      	uxth	r2, r3
 8001076:	4b25      	ldr	r3, [pc, #148]	; (800110c <read_calliberation_data+0x140>)
 8001078:	801a      	strh	r2, [r3, #0]
	B1 = ((Callib_Data[12] << 8) | Callib_Data[13]);
 800107a:	4b1d      	ldr	r3, [pc, #116]	; (80010f0 <read_calliberation_data+0x124>)
 800107c:	7b1b      	ldrb	r3, [r3, #12]
 800107e:	021b      	lsls	r3, r3, #8
 8001080:	b21a      	sxth	r2, r3
 8001082:	4b1b      	ldr	r3, [pc, #108]	; (80010f0 <read_calliberation_data+0x124>)
 8001084:	7b5b      	ldrb	r3, [r3, #13]
 8001086:	b21b      	sxth	r3, r3
 8001088:	4313      	orrs	r3, r2
 800108a:	b21a      	sxth	r2, r3
 800108c:	4b20      	ldr	r3, [pc, #128]	; (8001110 <read_calliberation_data+0x144>)
 800108e:	801a      	strh	r2, [r3, #0]
	B2 = ((Callib_Data[14] << 8) | Callib_Data[15]);
 8001090:	4b17      	ldr	r3, [pc, #92]	; (80010f0 <read_calliberation_data+0x124>)
 8001092:	7b9b      	ldrb	r3, [r3, #14]
 8001094:	021b      	lsls	r3, r3, #8
 8001096:	b21a      	sxth	r2, r3
 8001098:	4b15      	ldr	r3, [pc, #84]	; (80010f0 <read_calliberation_data+0x124>)
 800109a:	7bdb      	ldrb	r3, [r3, #15]
 800109c:	b21b      	sxth	r3, r3
 800109e:	4313      	orrs	r3, r2
 80010a0:	b21a      	sxth	r2, r3
 80010a2:	4b1c      	ldr	r3, [pc, #112]	; (8001114 <read_calliberation_data+0x148>)
 80010a4:	801a      	strh	r2, [r3, #0]
	MB = ((Callib_Data[16] << 8) | Callib_Data[17]);
 80010a6:	4b12      	ldr	r3, [pc, #72]	; (80010f0 <read_calliberation_data+0x124>)
 80010a8:	7c1b      	ldrb	r3, [r3, #16]
 80010aa:	021b      	lsls	r3, r3, #8
 80010ac:	b21a      	sxth	r2, r3
 80010ae:	4b10      	ldr	r3, [pc, #64]	; (80010f0 <read_calliberation_data+0x124>)
 80010b0:	7c5b      	ldrb	r3, [r3, #17]
 80010b2:	b21b      	sxth	r3, r3
 80010b4:	4313      	orrs	r3, r2
 80010b6:	b21a      	sxth	r2, r3
 80010b8:	4b17      	ldr	r3, [pc, #92]	; (8001118 <read_calliberation_data+0x14c>)
 80010ba:	801a      	strh	r2, [r3, #0]
	MC = ((Callib_Data[18] << 8) | Callib_Data[19]);
 80010bc:	4b0c      	ldr	r3, [pc, #48]	; (80010f0 <read_calliberation_data+0x124>)
 80010be:	7c9b      	ldrb	r3, [r3, #18]
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	b21a      	sxth	r2, r3
 80010c4:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <read_calliberation_data+0x124>)
 80010c6:	7cdb      	ldrb	r3, [r3, #19]
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	4313      	orrs	r3, r2
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	4b13      	ldr	r3, [pc, #76]	; (800111c <read_calliberation_data+0x150>)
 80010d0:	801a      	strh	r2, [r3, #0]
	MD = ((Callib_Data[20] << 8) | Callib_Data[21]);
 80010d2:	4b07      	ldr	r3, [pc, #28]	; (80010f0 <read_calliberation_data+0x124>)
 80010d4:	7d1b      	ldrb	r3, [r3, #20]
 80010d6:	021b      	lsls	r3, r3, #8
 80010d8:	b21a      	sxth	r2, r3
 80010da:	4b05      	ldr	r3, [pc, #20]	; (80010f0 <read_calliberation_data+0x124>)
 80010dc:	7d5b      	ldrb	r3, [r3, #21]
 80010de:	b21b      	sxth	r3, r3
 80010e0:	4313      	orrs	r3, r2
 80010e2:	b21a      	sxth	r2, r3
 80010e4:	4b0e      	ldr	r3, [pc, #56]	; (8001120 <read_calliberation_data+0x154>)
 80010e6:	801a      	strh	r2, [r3, #0]

}
 80010e8:	bf00      	nop
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	20000104 	.word	0x20000104
 80010f4:	20000244 	.word	0x20000244
 80010f8:	200000bc 	.word	0x200000bc
 80010fc:	200000be 	.word	0x200000be
 8001100:	200000c0 	.word	0x200000c0
 8001104:	200000c2 	.word	0x200000c2
 8001108:	200000c4 	.word	0x200000c4
 800110c:	200000c6 	.word	0x200000c6
 8001110:	200000c8 	.word	0x200000c8
 8001114:	200000ca 	.word	0x200000ca
 8001118:	200000cc 	.word	0x200000cc
 800111c:	200000ce 	.word	0x200000ce
 8001120:	200000d0 	.word	0x200000d0

08001124 <Get_UTemp>:
// Get uncompensated Temp
uint16_t Get_UTemp (void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af04      	add	r7, sp, #16
	uint8_t datatowrite = 0x2E;
 800112a:	232e      	movs	r3, #46	; 0x2e
 800112c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(BMP180_I2C, BMP180_ADDRESS, 0xF4, 1, &datatowrite, 1, 1000);
 800112e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001132:	9302      	str	r3, [sp, #8]
 8001134:	2301      	movs	r3, #1
 8001136:	9301      	str	r3, [sp, #4]
 8001138:	1dfb      	adds	r3, r7, #7
 800113a:	9300      	str	r3, [sp, #0]
 800113c:	2301      	movs	r3, #1
 800113e:	22f4      	movs	r2, #244	; 0xf4
 8001140:	21ee      	movs	r1, #238	; 0xee
 8001142:	4810      	ldr	r0, [pc, #64]	; (8001184 <Get_UTemp+0x60>)
 8001144:	f005 fda4 	bl	8006c90 <HAL_I2C_Mem_Write>
	HAL_Delay (5);  // wait 4.5 ms
 8001148:	2005      	movs	r0, #5
 800114a:	f004 f93d 	bl	80053c8 <HAL_Delay>
	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_ADDRESS, 0xF6, 1, Temp_RAW, 2, 1000);
 800114e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001152:	9302      	str	r3, [sp, #8]
 8001154:	2302      	movs	r3, #2
 8001156:	9301      	str	r3, [sp, #4]
 8001158:	4b0b      	ldr	r3, [pc, #44]	; (8001188 <Get_UTemp+0x64>)
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	2301      	movs	r3, #1
 800115e:	22f6      	movs	r2, #246	; 0xf6
 8001160:	21ee      	movs	r1, #238	; 0xee
 8001162:	4808      	ldr	r0, [pc, #32]	; (8001184 <Get_UTemp+0x60>)
 8001164:	f005 fe8e 	bl	8006e84 <HAL_I2C_Mem_Read>
	return ((Temp_RAW[0]<<8) + Temp_RAW[1]);
 8001168:	4b07      	ldr	r3, [pc, #28]	; (8001188 <Get_UTemp+0x64>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	b29b      	uxth	r3, r3
 800116e:	021b      	lsls	r3, r3, #8
 8001170:	b29a      	uxth	r2, r3
 8001172:	4b05      	ldr	r3, [pc, #20]	; (8001188 <Get_UTemp+0x64>)
 8001174:	785b      	ldrb	r3, [r3, #1]
 8001176:	b29b      	uxth	r3, r3
 8001178:	4413      	add	r3, r2
 800117a:	b29b      	uxth	r3, r3
}
 800117c:	4618      	mov	r0, r3
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20000244 	.word	0x20000244
 8001188:	20000120 	.word	0x20000120

0800118c <BMP180_GetTemp>:

float BMP180_GetTemp (void)
{
 800118c:	b5b0      	push	{r4, r5, r7, lr}
 800118e:	af00      	add	r7, sp, #0
	UT = Get_UTemp();
 8001190:	f7ff ffc8 	bl	8001124 <Get_UTemp>
 8001194:	4603      	mov	r3, r0
 8001196:	461a      	mov	r2, r3
 8001198:	4b3e      	ldr	r3, [pc, #248]	; (8001294 <BMP180_GetTemp+0x108>)
 800119a:	601a      	str	r2, [r3, #0]
	X1 = ((UT-AC6) * (AC5/(pow(2,15))));
 800119c:	4b3d      	ldr	r3, [pc, #244]	; (8001294 <BMP180_GetTemp+0x108>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a3d      	ldr	r2, [pc, #244]	; (8001298 <BMP180_GetTemp+0x10c>)
 80011a2:	8812      	ldrh	r2, [r2, #0]
 80011a4:	1a9b      	subs	r3, r3, r2
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff f9dc 	bl	8000564 <__aeabi_i2d>
 80011ac:	4604      	mov	r4, r0
 80011ae:	460d      	mov	r5, r1
 80011b0:	4b3a      	ldr	r3, [pc, #232]	; (800129c <BMP180_GetTemp+0x110>)
 80011b2:	881b      	ldrh	r3, [r3, #0]
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff f9d5 	bl	8000564 <__aeabi_i2d>
 80011ba:	f04f 0200 	mov.w	r2, #0
 80011be:	4b38      	ldr	r3, [pc, #224]	; (80012a0 <BMP180_GetTemp+0x114>)
 80011c0:	f7ff fb64 	bl	800088c <__aeabi_ddiv>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	4620      	mov	r0, r4
 80011ca:	4629      	mov	r1, r5
 80011cc:	f7ff fa34 	bl	8000638 <__aeabi_dmul>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	4610      	mov	r0, r2
 80011d6:	4619      	mov	r1, r3
 80011d8:	f7ff fcde 	bl	8000b98 <__aeabi_d2iz>
 80011dc:	4603      	mov	r3, r0
 80011de:	4a31      	ldr	r2, [pc, #196]	; (80012a4 <BMP180_GetTemp+0x118>)
 80011e0:	6013      	str	r3, [r2, #0]
	X2 = ((MC*(pow(2,11))) / (X1+MD));
 80011e2:	4b31      	ldr	r3, [pc, #196]	; (80012a8 <BMP180_GetTemp+0x11c>)
 80011e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff f9bb 	bl	8000564 <__aeabi_i2d>
 80011ee:	f04f 0200 	mov.w	r2, #0
 80011f2:	4b2e      	ldr	r3, [pc, #184]	; (80012ac <BMP180_GetTemp+0x120>)
 80011f4:	f7ff fa20 	bl	8000638 <__aeabi_dmul>
 80011f8:	4602      	mov	r2, r0
 80011fa:	460b      	mov	r3, r1
 80011fc:	4614      	mov	r4, r2
 80011fe:	461d      	mov	r5, r3
 8001200:	4b2b      	ldr	r3, [pc, #172]	; (80012b0 <BMP180_GetTemp+0x124>)
 8001202:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001206:	461a      	mov	r2, r3
 8001208:	4b26      	ldr	r3, [pc, #152]	; (80012a4 <BMP180_GetTemp+0x118>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4413      	add	r3, r2
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff f9a8 	bl	8000564 <__aeabi_i2d>
 8001214:	4602      	mov	r2, r0
 8001216:	460b      	mov	r3, r1
 8001218:	4620      	mov	r0, r4
 800121a:	4629      	mov	r1, r5
 800121c:	f7ff fb36 	bl	800088c <__aeabi_ddiv>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4610      	mov	r0, r2
 8001226:	4619      	mov	r1, r3
 8001228:	f7ff fcb6 	bl	8000b98 <__aeabi_d2iz>
 800122c:	4603      	mov	r3, r0
 800122e:	4a21      	ldr	r2, [pc, #132]	; (80012b4 <BMP180_GetTemp+0x128>)
 8001230:	6013      	str	r3, [r2, #0]
	B5 = X1+X2;
 8001232:	4b1c      	ldr	r3, [pc, #112]	; (80012a4 <BMP180_GetTemp+0x118>)
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	4b1f      	ldr	r3, [pc, #124]	; (80012b4 <BMP180_GetTemp+0x128>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4413      	add	r3, r2
 800123c:	4a1e      	ldr	r2, [pc, #120]	; (80012b8 <BMP180_GetTemp+0x12c>)
 800123e:	6013      	str	r3, [r2, #0]
	Temp = (B5+8)/(pow(2,4));
 8001240:	4b1d      	ldr	r3, [pc, #116]	; (80012b8 <BMP180_GetTemp+0x12c>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	3308      	adds	r3, #8
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff f98c 	bl	8000564 <__aeabi_i2d>
 800124c:	f04f 0200 	mov.w	r2, #0
 8001250:	4b1a      	ldr	r3, [pc, #104]	; (80012bc <BMP180_GetTemp+0x130>)
 8001252:	f7ff fb1b 	bl	800088c <__aeabi_ddiv>
 8001256:	4602      	mov	r2, r0
 8001258:	460b      	mov	r3, r1
 800125a:	4610      	mov	r0, r2
 800125c:	4619      	mov	r1, r3
 800125e:	f7ff fc9b 	bl	8000b98 <__aeabi_d2iz>
 8001262:	4603      	mov	r3, r0
 8001264:	4a16      	ldr	r2, [pc, #88]	; (80012c0 <BMP180_GetTemp+0x134>)
 8001266:	6013      	str	r3, [r2, #0]
	return Temp/10.0;
 8001268:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <BMP180_GetTemp+0x134>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff f979 	bl	8000564 <__aeabi_i2d>
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <BMP180_GetTemp+0x138>)
 8001278:	f7ff fb08 	bl	800088c <__aeabi_ddiv>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	4610      	mov	r0, r2
 8001282:	4619      	mov	r1, r3
 8001284:	f7ff fcd0 	bl	8000c28 <__aeabi_d2f>
 8001288:	4603      	mov	r3, r0
 800128a:	ee07 3a90 	vmov	s15, r3
}
 800128e:	eeb0 0a67 	vmov.f32	s0, s15
 8001292:	bdb0      	pop	{r4, r5, r7, pc}
 8001294:	200000d4 	.word	0x200000d4
 8001298:	200000c6 	.word	0x200000c6
 800129c:	200000c4 	.word	0x200000c4
 80012a0:	40e00000 	.word	0x40e00000
 80012a4:	200000dc 	.word	0x200000dc
 80012a8:	200000ce 	.word	0x200000ce
 80012ac:	40a00000 	.word	0x40a00000
 80012b0:	200000d0 	.word	0x200000d0
 80012b4:	200000e0 	.word	0x200000e0
 80012b8:	200000ec 	.word	0x200000ec
 80012bc:	40300000 	.word	0x40300000
 80012c0:	20000100 	.word	0x20000100
 80012c4:	40240000 	.word	0x40240000

080012c8 <Get_UPress>:

// Get uncompensated Pressure
uint32_t Get_UPress (int oss)   // oversampling setting 0,1,2,3
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b088      	sub	sp, #32
 80012cc:	af04      	add	r7, sp, #16
 80012ce:	6078      	str	r0, [r7, #4]
	uint8_t datatowrite = 0x34+(oss<<6);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	019b      	lsls	r3, r3, #6
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	3334      	adds	r3, #52	; 0x34
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(BMP180_I2C, BMP180_ADDRESS, 0xF4, 1, &datatowrite, 1, 1000);
 80012de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012e2:	9302      	str	r3, [sp, #8]
 80012e4:	2301      	movs	r3, #1
 80012e6:	9301      	str	r3, [sp, #4]
 80012e8:	f107 030f 	add.w	r3, r7, #15
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	2301      	movs	r3, #1
 80012f0:	22f4      	movs	r2, #244	; 0xf4
 80012f2:	21ee      	movs	r1, #238	; 0xee
 80012f4:	4820      	ldr	r0, [pc, #128]	; (8001378 <Get_UPress+0xb0>)
 80012f6:	f005 fccb 	bl	8006c90 <HAL_I2C_Mem_Write>

	switch (oss)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2b03      	cmp	r3, #3
 80012fe:	d81b      	bhi.n	8001338 <Get_UPress+0x70>
 8001300:	a201      	add	r2, pc, #4	; (adr r2, 8001308 <Get_UPress+0x40>)
 8001302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001306:	bf00      	nop
 8001308:	08001319 	.word	0x08001319
 800130c:	08001321 	.word	0x08001321
 8001310:	08001329 	.word	0x08001329
 8001314:	08001331 	.word	0x08001331
	{
		case (0):
			HAL_Delay (5);
 8001318:	2005      	movs	r0, #5
 800131a:	f004 f855 	bl	80053c8 <HAL_Delay>
			break;
 800131e:	e00b      	b.n	8001338 <Get_UPress+0x70>
		case (1):
			HAL_Delay (8);
 8001320:	2008      	movs	r0, #8
 8001322:	f004 f851 	bl	80053c8 <HAL_Delay>
			break;
 8001326:	e007      	b.n	8001338 <Get_UPress+0x70>
		case (2):
			HAL_Delay (14);
 8001328:	200e      	movs	r0, #14
 800132a:	f004 f84d 	bl	80053c8 <HAL_Delay>
			break;
 800132e:	e003      	b.n	8001338 <Get_UPress+0x70>
		case (3):
			HAL_Delay (26);
 8001330:	201a      	movs	r0, #26
 8001332:	f004 f849 	bl	80053c8 <HAL_Delay>
			break;
 8001336:	bf00      	nop
	}
	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_ADDRESS, 0xF6, 1, Press_RAW, 3, 1000);
 8001338:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800133c:	9302      	str	r3, [sp, #8]
 800133e:	2303      	movs	r3, #3
 8001340:	9301      	str	r3, [sp, #4]
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <Get_UPress+0xb4>)
 8001344:	9300      	str	r3, [sp, #0]
 8001346:	2301      	movs	r3, #1
 8001348:	22f6      	movs	r2, #246	; 0xf6
 800134a:	21ee      	movs	r1, #238	; 0xee
 800134c:	480a      	ldr	r0, [pc, #40]	; (8001378 <Get_UPress+0xb0>)
 800134e:	f005 fd99 	bl	8006e84 <HAL_I2C_Mem_Read>
	return (((Press_RAW[0]<<16)+(Press_RAW[1]<<8)+Press_RAW[2]) >> (8-oss));
 8001352:	4b0a      	ldr	r3, [pc, #40]	; (800137c <Get_UPress+0xb4>)
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	041a      	lsls	r2, r3, #16
 8001358:	4b08      	ldr	r3, [pc, #32]	; (800137c <Get_UPress+0xb4>)
 800135a:	785b      	ldrb	r3, [r3, #1]
 800135c:	021b      	lsls	r3, r3, #8
 800135e:	4413      	add	r3, r2
 8001360:	4a06      	ldr	r2, [pc, #24]	; (800137c <Get_UPress+0xb4>)
 8001362:	7892      	ldrb	r2, [r2, #2]
 8001364:	441a      	add	r2, r3
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f1c3 0308 	rsb	r3, r3, #8
 800136c:	fa42 f303 	asr.w	r3, r2, r3
}
 8001370:	4618      	mov	r0, r3
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20000244 	.word	0x20000244
 800137c:	2000011c 	.word	0x2000011c

08001380 <BMP180_GetPress>:
float BMP180_GetPress (int oss)
{
 8001380:	b5b0      	push	{r4, r5, r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	UP = Get_UPress(oss);
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f7ff ff9d 	bl	80012c8 <Get_UPress>
 800138e:	4603      	mov	r3, r0
 8001390:	461a      	mov	r2, r3
 8001392:	4ba8      	ldr	r3, [pc, #672]	; (8001634 <BMP180_GetPress+0x2b4>)
 8001394:	601a      	str	r2, [r3, #0]
	X1 = ((UT-AC6) * (AC5/(pow(2,15))));
 8001396:	4ba8      	ldr	r3, [pc, #672]	; (8001638 <BMP180_GetPress+0x2b8>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4aa8      	ldr	r2, [pc, #672]	; (800163c <BMP180_GetPress+0x2bc>)
 800139c:	8812      	ldrh	r2, [r2, #0]
 800139e:	1a9b      	subs	r3, r3, r2
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff f8df 	bl	8000564 <__aeabi_i2d>
 80013a6:	4604      	mov	r4, r0
 80013a8:	460d      	mov	r5, r1
 80013aa:	4ba5      	ldr	r3, [pc, #660]	; (8001640 <BMP180_GetPress+0x2c0>)
 80013ac:	881b      	ldrh	r3, [r3, #0]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff f8d8 	bl	8000564 <__aeabi_i2d>
 80013b4:	f04f 0200 	mov.w	r2, #0
 80013b8:	4ba2      	ldr	r3, [pc, #648]	; (8001644 <BMP180_GetPress+0x2c4>)
 80013ba:	f7ff fa67 	bl	800088c <__aeabi_ddiv>
 80013be:	4602      	mov	r2, r0
 80013c0:	460b      	mov	r3, r1
 80013c2:	4620      	mov	r0, r4
 80013c4:	4629      	mov	r1, r5
 80013c6:	f7ff f937 	bl	8000638 <__aeabi_dmul>
 80013ca:	4602      	mov	r2, r0
 80013cc:	460b      	mov	r3, r1
 80013ce:	4610      	mov	r0, r2
 80013d0:	4619      	mov	r1, r3
 80013d2:	f7ff fbe1 	bl	8000b98 <__aeabi_d2iz>
 80013d6:	4603      	mov	r3, r0
 80013d8:	4a9b      	ldr	r2, [pc, #620]	; (8001648 <BMP180_GetPress+0x2c8>)
 80013da:	6013      	str	r3, [r2, #0]
	X2 = ((MC*(pow(2,11))) / (X1+MD));
 80013dc:	4b9b      	ldr	r3, [pc, #620]	; (800164c <BMP180_GetPress+0x2cc>)
 80013de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff f8be 	bl	8000564 <__aeabi_i2d>
 80013e8:	f04f 0200 	mov.w	r2, #0
 80013ec:	4b98      	ldr	r3, [pc, #608]	; (8001650 <BMP180_GetPress+0x2d0>)
 80013ee:	f7ff f923 	bl	8000638 <__aeabi_dmul>
 80013f2:	4602      	mov	r2, r0
 80013f4:	460b      	mov	r3, r1
 80013f6:	4614      	mov	r4, r2
 80013f8:	461d      	mov	r5, r3
 80013fa:	4b96      	ldr	r3, [pc, #600]	; (8001654 <BMP180_GetPress+0x2d4>)
 80013fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001400:	461a      	mov	r2, r3
 8001402:	4b91      	ldr	r3, [pc, #580]	; (8001648 <BMP180_GetPress+0x2c8>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4413      	add	r3, r2
 8001408:	4618      	mov	r0, r3
 800140a:	f7ff f8ab 	bl	8000564 <__aeabi_i2d>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4620      	mov	r0, r4
 8001414:	4629      	mov	r1, r5
 8001416:	f7ff fa39 	bl	800088c <__aeabi_ddiv>
 800141a:	4602      	mov	r2, r0
 800141c:	460b      	mov	r3, r1
 800141e:	4610      	mov	r0, r2
 8001420:	4619      	mov	r1, r3
 8001422:	f7ff fbb9 	bl	8000b98 <__aeabi_d2iz>
 8001426:	4603      	mov	r3, r0
 8001428:	4a8b      	ldr	r2, [pc, #556]	; (8001658 <BMP180_GetPress+0x2d8>)
 800142a:	6013      	str	r3, [r2, #0]
	B5 = X1+X2;
 800142c:	4b86      	ldr	r3, [pc, #536]	; (8001648 <BMP180_GetPress+0x2c8>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	4b89      	ldr	r3, [pc, #548]	; (8001658 <BMP180_GetPress+0x2d8>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4413      	add	r3, r2
 8001436:	4a89      	ldr	r2, [pc, #548]	; (800165c <BMP180_GetPress+0x2dc>)
 8001438:	6013      	str	r3, [r2, #0]
	B6 = B5-4000;
 800143a:	4b88      	ldr	r3, [pc, #544]	; (800165c <BMP180_GetPress+0x2dc>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 8001442:	4a87      	ldr	r2, [pc, #540]	; (8001660 <BMP180_GetPress+0x2e0>)
 8001444:	6013      	str	r3, [r2, #0]
	X1 = (B2 * (B6*B6/(pow(2,12))))/(pow(2,11));
 8001446:	4b87      	ldr	r3, [pc, #540]	; (8001664 <BMP180_GetPress+0x2e4>)
 8001448:	f9b3 3000 	ldrsh.w	r3, [r3]
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff f889 	bl	8000564 <__aeabi_i2d>
 8001452:	4604      	mov	r4, r0
 8001454:	460d      	mov	r5, r1
 8001456:	4b82      	ldr	r3, [pc, #520]	; (8001660 <BMP180_GetPress+0x2e0>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a81      	ldr	r2, [pc, #516]	; (8001660 <BMP180_GetPress+0x2e0>)
 800145c:	6812      	ldr	r2, [r2, #0]
 800145e:	fb02 f303 	mul.w	r3, r2, r3
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff f87e 	bl	8000564 <__aeabi_i2d>
 8001468:	f04f 0200 	mov.w	r2, #0
 800146c:	4b7e      	ldr	r3, [pc, #504]	; (8001668 <BMP180_GetPress+0x2e8>)
 800146e:	f7ff fa0d 	bl	800088c <__aeabi_ddiv>
 8001472:	4602      	mov	r2, r0
 8001474:	460b      	mov	r3, r1
 8001476:	4620      	mov	r0, r4
 8001478:	4629      	mov	r1, r5
 800147a:	f7ff f8dd 	bl	8000638 <__aeabi_dmul>
 800147e:	4602      	mov	r2, r0
 8001480:	460b      	mov	r3, r1
 8001482:	4610      	mov	r0, r2
 8001484:	4619      	mov	r1, r3
 8001486:	f04f 0200 	mov.w	r2, #0
 800148a:	4b71      	ldr	r3, [pc, #452]	; (8001650 <BMP180_GetPress+0x2d0>)
 800148c:	f7ff f9fe 	bl	800088c <__aeabi_ddiv>
 8001490:	4602      	mov	r2, r0
 8001492:	460b      	mov	r3, r1
 8001494:	4610      	mov	r0, r2
 8001496:	4619      	mov	r1, r3
 8001498:	f7ff fb7e 	bl	8000b98 <__aeabi_d2iz>
 800149c:	4603      	mov	r3, r0
 800149e:	4a6a      	ldr	r2, [pc, #424]	; (8001648 <BMP180_GetPress+0x2c8>)
 80014a0:	6013      	str	r3, [r2, #0]
	X2 = AC2*B6/(pow(2,11));
 80014a2:	4b72      	ldr	r3, [pc, #456]	; (800166c <BMP180_GetPress+0x2ec>)
 80014a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014a8:	461a      	mov	r2, r3
 80014aa:	4b6d      	ldr	r3, [pc, #436]	; (8001660 <BMP180_GetPress+0x2e0>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	fb02 f303 	mul.w	r3, r2, r3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff f856 	bl	8000564 <__aeabi_i2d>
 80014b8:	f04f 0200 	mov.w	r2, #0
 80014bc:	4b64      	ldr	r3, [pc, #400]	; (8001650 <BMP180_GetPress+0x2d0>)
 80014be:	f7ff f9e5 	bl	800088c <__aeabi_ddiv>
 80014c2:	4602      	mov	r2, r0
 80014c4:	460b      	mov	r3, r1
 80014c6:	4610      	mov	r0, r2
 80014c8:	4619      	mov	r1, r3
 80014ca:	f7ff fb65 	bl	8000b98 <__aeabi_d2iz>
 80014ce:	4603      	mov	r3, r0
 80014d0:	4a61      	ldr	r2, [pc, #388]	; (8001658 <BMP180_GetPress+0x2d8>)
 80014d2:	6013      	str	r3, [r2, #0]
	X3 = X1+X2;
 80014d4:	4b5c      	ldr	r3, [pc, #368]	; (8001648 <BMP180_GetPress+0x2c8>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4b5f      	ldr	r3, [pc, #380]	; (8001658 <BMP180_GetPress+0x2d8>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4413      	add	r3, r2
 80014de:	4a64      	ldr	r2, [pc, #400]	; (8001670 <BMP180_GetPress+0x2f0>)
 80014e0:	6013      	str	r3, [r2, #0]
	B3 = (((AC1*4+X3)<<oss)+2)/4;
 80014e2:	4b64      	ldr	r3, [pc, #400]	; (8001674 <BMP180_GetPress+0x2f4>)
 80014e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e8:	009a      	lsls	r2, r3, #2
 80014ea:	4b61      	ldr	r3, [pc, #388]	; (8001670 <BMP180_GetPress+0x2f0>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	441a      	add	r2, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	fa02 f303 	lsl.w	r3, r2, r3
 80014f6:	3302      	adds	r3, #2
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	da00      	bge.n	80014fe <BMP180_GetPress+0x17e>
 80014fc:	3303      	adds	r3, #3
 80014fe:	109b      	asrs	r3, r3, #2
 8001500:	461a      	mov	r2, r3
 8001502:	4b5d      	ldr	r3, [pc, #372]	; (8001678 <BMP180_GetPress+0x2f8>)
 8001504:	601a      	str	r2, [r3, #0]
	X1 = AC3*B6/pow(2,13);
 8001506:	4b5d      	ldr	r3, [pc, #372]	; (800167c <BMP180_GetPress+0x2fc>)
 8001508:	f9b3 3000 	ldrsh.w	r3, [r3]
 800150c:	461a      	mov	r2, r3
 800150e:	4b54      	ldr	r3, [pc, #336]	; (8001660 <BMP180_GetPress+0x2e0>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	fb02 f303 	mul.w	r3, r2, r3
 8001516:	4618      	mov	r0, r3
 8001518:	f7ff f824 	bl	8000564 <__aeabi_i2d>
 800151c:	f04f 0200 	mov.w	r2, #0
 8001520:	4b57      	ldr	r3, [pc, #348]	; (8001680 <BMP180_GetPress+0x300>)
 8001522:	f7ff f9b3 	bl	800088c <__aeabi_ddiv>
 8001526:	4602      	mov	r2, r0
 8001528:	460b      	mov	r3, r1
 800152a:	4610      	mov	r0, r2
 800152c:	4619      	mov	r1, r3
 800152e:	f7ff fb33 	bl	8000b98 <__aeabi_d2iz>
 8001532:	4603      	mov	r3, r0
 8001534:	4a44      	ldr	r2, [pc, #272]	; (8001648 <BMP180_GetPress+0x2c8>)
 8001536:	6013      	str	r3, [r2, #0]
	X2 = (B1 * (B6*B6/(pow(2,12))))/(pow(2,16));
 8001538:	4b52      	ldr	r3, [pc, #328]	; (8001684 <BMP180_GetPress+0x304>)
 800153a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff f810 	bl	8000564 <__aeabi_i2d>
 8001544:	4604      	mov	r4, r0
 8001546:	460d      	mov	r5, r1
 8001548:	4b45      	ldr	r3, [pc, #276]	; (8001660 <BMP180_GetPress+0x2e0>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a44      	ldr	r2, [pc, #272]	; (8001660 <BMP180_GetPress+0x2e0>)
 800154e:	6812      	ldr	r2, [r2, #0]
 8001550:	fb02 f303 	mul.w	r3, r2, r3
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff f805 	bl	8000564 <__aeabi_i2d>
 800155a:	f04f 0200 	mov.w	r2, #0
 800155e:	4b42      	ldr	r3, [pc, #264]	; (8001668 <BMP180_GetPress+0x2e8>)
 8001560:	f7ff f994 	bl	800088c <__aeabi_ddiv>
 8001564:	4602      	mov	r2, r0
 8001566:	460b      	mov	r3, r1
 8001568:	4620      	mov	r0, r4
 800156a:	4629      	mov	r1, r5
 800156c:	f7ff f864 	bl	8000638 <__aeabi_dmul>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4610      	mov	r0, r2
 8001576:	4619      	mov	r1, r3
 8001578:	f04f 0200 	mov.w	r2, #0
 800157c:	4b42      	ldr	r3, [pc, #264]	; (8001688 <BMP180_GetPress+0x308>)
 800157e:	f7ff f985 	bl	800088c <__aeabi_ddiv>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	4610      	mov	r0, r2
 8001588:	4619      	mov	r1, r3
 800158a:	f7ff fb05 	bl	8000b98 <__aeabi_d2iz>
 800158e:	4603      	mov	r3, r0
 8001590:	4a31      	ldr	r2, [pc, #196]	; (8001658 <BMP180_GetPress+0x2d8>)
 8001592:	6013      	str	r3, [r2, #0]
	X3 = ((X1+X2)+2)/pow(2,2);
 8001594:	4b2c      	ldr	r3, [pc, #176]	; (8001648 <BMP180_GetPress+0x2c8>)
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	4b2f      	ldr	r3, [pc, #188]	; (8001658 <BMP180_GetPress+0x2d8>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4413      	add	r3, r2
 800159e:	3302      	adds	r3, #2
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7fe ffdf 	bl	8000564 <__aeabi_i2d>
 80015a6:	f04f 0200 	mov.w	r2, #0
 80015aa:	4b38      	ldr	r3, [pc, #224]	; (800168c <BMP180_GetPress+0x30c>)
 80015ac:	f7ff f96e 	bl	800088c <__aeabi_ddiv>
 80015b0:	4602      	mov	r2, r0
 80015b2:	460b      	mov	r3, r1
 80015b4:	4610      	mov	r0, r2
 80015b6:	4619      	mov	r1, r3
 80015b8:	f7ff faee 	bl	8000b98 <__aeabi_d2iz>
 80015bc:	4603      	mov	r3, r0
 80015be:	4a2c      	ldr	r2, [pc, #176]	; (8001670 <BMP180_GetPress+0x2f0>)
 80015c0:	6013      	str	r3, [r2, #0]
	B4 = AC4*(unsigned long)(X3+32768)/(pow(2,15));
 80015c2:	4b33      	ldr	r3, [pc, #204]	; (8001690 <BMP180_GetPress+0x310>)
 80015c4:	881b      	ldrh	r3, [r3, #0]
 80015c6:	461a      	mov	r2, r3
 80015c8:	4b29      	ldr	r3, [pc, #164]	; (8001670 <BMP180_GetPress+0x2f0>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80015d0:	fb02 f303 	mul.w	r3, r2, r3
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7fe ffb5 	bl	8000544 <__aeabi_ui2d>
 80015da:	f04f 0200 	mov.w	r2, #0
 80015de:	4b19      	ldr	r3, [pc, #100]	; (8001644 <BMP180_GetPress+0x2c4>)
 80015e0:	f7ff f954 	bl	800088c <__aeabi_ddiv>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	4610      	mov	r0, r2
 80015ea:	4619      	mov	r1, r3
 80015ec:	f7ff fafc 	bl	8000be8 <__aeabi_d2uiz>
 80015f0:	4603      	mov	r3, r0
 80015f2:	4a28      	ldr	r2, [pc, #160]	; (8001694 <BMP180_GetPress+0x314>)
 80015f4:	6013      	str	r3, [r2, #0]
	B7 = ((unsigned long)UP-B3)*(50000>>oss);
 80015f6:	4b0f      	ldr	r3, [pc, #60]	; (8001634 <BMP180_GetPress+0x2b4>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	461a      	mov	r2, r3
 80015fc:	4b1e      	ldr	r3, [pc, #120]	; (8001678 <BMP180_GetPress+0x2f8>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	f24c 3150 	movw	r1, #50000	; 0xc350
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	fa41 f202 	asr.w	r2, r1, r2
 800160c:	fb02 f303 	mul.w	r3, r2, r3
 8001610:	4a21      	ldr	r2, [pc, #132]	; (8001698 <BMP180_GetPress+0x318>)
 8001612:	6013      	str	r3, [r2, #0]
	if (B7<0x80000000) Press = (B7*2)/B4;
 8001614:	4b20      	ldr	r3, [pc, #128]	; (8001698 <BMP180_GetPress+0x318>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2b00      	cmp	r3, #0
 800161a:	db41      	blt.n	80016a0 <BMP180_GetPress+0x320>
 800161c:	4b1e      	ldr	r3, [pc, #120]	; (8001698 <BMP180_GetPress+0x318>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	005a      	lsls	r2, r3, #1
 8001622:	4b1c      	ldr	r3, [pc, #112]	; (8001694 <BMP180_GetPress+0x314>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	fbb2 f3f3 	udiv	r3, r2, r3
 800162a:	461a      	mov	r2, r3
 800162c:	4b1b      	ldr	r3, [pc, #108]	; (800169c <BMP180_GetPress+0x31c>)
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	e040      	b.n	80016b4 <BMP180_GetPress+0x334>
 8001632:	bf00      	nop
 8001634:	200000d8 	.word	0x200000d8
 8001638:	200000d4 	.word	0x200000d4
 800163c:	200000c6 	.word	0x200000c6
 8001640:	200000c4 	.word	0x200000c4
 8001644:	40e00000 	.word	0x40e00000
 8001648:	200000dc 	.word	0x200000dc
 800164c:	200000ce 	.word	0x200000ce
 8001650:	40a00000 	.word	0x40a00000
 8001654:	200000d0 	.word	0x200000d0
 8001658:	200000e0 	.word	0x200000e0
 800165c:	200000ec 	.word	0x200000ec
 8001660:	200000f4 	.word	0x200000f4
 8001664:	200000ca 	.word	0x200000ca
 8001668:	40b00000 	.word	0x40b00000
 800166c:	200000be 	.word	0x200000be
 8001670:	200000e4 	.word	0x200000e4
 8001674:	200000bc 	.word	0x200000bc
 8001678:	200000e8 	.word	0x200000e8
 800167c:	200000c0 	.word	0x200000c0
 8001680:	40c00000 	.word	0x40c00000
 8001684:	200000c8 	.word	0x200000c8
 8001688:	40f00000 	.word	0x40f00000
 800168c:	40100000 	.word	0x40100000
 8001690:	200000c2 	.word	0x200000c2
 8001694:	200000f0 	.word	0x200000f0
 8001698:	200000f8 	.word	0x200000f8
 800169c:	200000fc 	.word	0x200000fc
	else Press = (B7/B4)*2;
 80016a0:	4b46      	ldr	r3, [pc, #280]	; (80017bc <BMP180_GetPress+0x43c>)
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	4b46      	ldr	r3, [pc, #280]	; (80017c0 <BMP180_GetPress+0x440>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	461a      	mov	r2, r3
 80016b0:	4b44      	ldr	r3, [pc, #272]	; (80017c4 <BMP180_GetPress+0x444>)
 80016b2:	601a      	str	r2, [r3, #0]
	X1 = (Press/(pow(2,8)))*(Press/(pow(2,8)));
 80016b4:	4b43      	ldr	r3, [pc, #268]	; (80017c4 <BMP180_GetPress+0x444>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7fe ff53 	bl	8000564 <__aeabi_i2d>
 80016be:	f04f 0200 	mov.w	r2, #0
 80016c2:	4b41      	ldr	r3, [pc, #260]	; (80017c8 <BMP180_GetPress+0x448>)
 80016c4:	f7ff f8e2 	bl	800088c <__aeabi_ddiv>
 80016c8:	4602      	mov	r2, r0
 80016ca:	460b      	mov	r3, r1
 80016cc:	4614      	mov	r4, r2
 80016ce:	461d      	mov	r5, r3
 80016d0:	4b3c      	ldr	r3, [pc, #240]	; (80017c4 <BMP180_GetPress+0x444>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7fe ff45 	bl	8000564 <__aeabi_i2d>
 80016da:	f04f 0200 	mov.w	r2, #0
 80016de:	4b3a      	ldr	r3, [pc, #232]	; (80017c8 <BMP180_GetPress+0x448>)
 80016e0:	f7ff f8d4 	bl	800088c <__aeabi_ddiv>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	4620      	mov	r0, r4
 80016ea:	4629      	mov	r1, r5
 80016ec:	f7fe ffa4 	bl	8000638 <__aeabi_dmul>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	4610      	mov	r0, r2
 80016f6:	4619      	mov	r1, r3
 80016f8:	f7ff fa4e 	bl	8000b98 <__aeabi_d2iz>
 80016fc:	4603      	mov	r3, r0
 80016fe:	4a33      	ldr	r2, [pc, #204]	; (80017cc <BMP180_GetPress+0x44c>)
 8001700:	6013      	str	r3, [r2, #0]
	X1 = (X1*3038)/(pow(2,16));
 8001702:	4b32      	ldr	r3, [pc, #200]	; (80017cc <BMP180_GetPress+0x44c>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f640 32de 	movw	r2, #3038	; 0xbde
 800170a:	fb02 f303 	mul.w	r3, r2, r3
 800170e:	4618      	mov	r0, r3
 8001710:	f7fe ff28 	bl	8000564 <__aeabi_i2d>
 8001714:	f04f 0200 	mov.w	r2, #0
 8001718:	4b2d      	ldr	r3, [pc, #180]	; (80017d0 <BMP180_GetPress+0x450>)
 800171a:	f7ff f8b7 	bl	800088c <__aeabi_ddiv>
 800171e:	4602      	mov	r2, r0
 8001720:	460b      	mov	r3, r1
 8001722:	4610      	mov	r0, r2
 8001724:	4619      	mov	r1, r3
 8001726:	f7ff fa37 	bl	8000b98 <__aeabi_d2iz>
 800172a:	4603      	mov	r3, r0
 800172c:	4a27      	ldr	r2, [pc, #156]	; (80017cc <BMP180_GetPress+0x44c>)
 800172e:	6013      	str	r3, [r2, #0]
	X2 = (-7357*Press)/(pow(2,16));
 8001730:	4b24      	ldr	r3, [pc, #144]	; (80017c4 <BMP180_GetPress+0x444>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a27      	ldr	r2, [pc, #156]	; (80017d4 <BMP180_GetPress+0x454>)
 8001736:	fb02 f303 	mul.w	r3, r2, r3
 800173a:	4618      	mov	r0, r3
 800173c:	f7fe ff12 	bl	8000564 <__aeabi_i2d>
 8001740:	f04f 0200 	mov.w	r2, #0
 8001744:	4b22      	ldr	r3, [pc, #136]	; (80017d0 <BMP180_GetPress+0x450>)
 8001746:	f7ff f8a1 	bl	800088c <__aeabi_ddiv>
 800174a:	4602      	mov	r2, r0
 800174c:	460b      	mov	r3, r1
 800174e:	4610      	mov	r0, r2
 8001750:	4619      	mov	r1, r3
 8001752:	f7ff fa21 	bl	8000b98 <__aeabi_d2iz>
 8001756:	4603      	mov	r3, r0
 8001758:	4a1f      	ldr	r2, [pc, #124]	; (80017d8 <BMP180_GetPress+0x458>)
 800175a:	6013      	str	r3, [r2, #0]
	Press = Press + (X1+X2+3791)/(pow(2,4));
 800175c:	4b19      	ldr	r3, [pc, #100]	; (80017c4 <BMP180_GetPress+0x444>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4618      	mov	r0, r3
 8001762:	f7fe feff 	bl	8000564 <__aeabi_i2d>
 8001766:	4604      	mov	r4, r0
 8001768:	460d      	mov	r5, r1
 800176a:	4b18      	ldr	r3, [pc, #96]	; (80017cc <BMP180_GetPress+0x44c>)
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	4b1a      	ldr	r3, [pc, #104]	; (80017d8 <BMP180_GetPress+0x458>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4413      	add	r3, r2
 8001774:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 8001778:	4618      	mov	r0, r3
 800177a:	f7fe fef3 	bl	8000564 <__aeabi_i2d>
 800177e:	f04f 0200 	mov.w	r2, #0
 8001782:	4b16      	ldr	r3, [pc, #88]	; (80017dc <BMP180_GetPress+0x45c>)
 8001784:	f7ff f882 	bl	800088c <__aeabi_ddiv>
 8001788:	4602      	mov	r2, r0
 800178a:	460b      	mov	r3, r1
 800178c:	4620      	mov	r0, r4
 800178e:	4629      	mov	r1, r5
 8001790:	f7fe fd9c 	bl	80002cc <__adddf3>
 8001794:	4602      	mov	r2, r0
 8001796:	460b      	mov	r3, r1
 8001798:	4610      	mov	r0, r2
 800179a:	4619      	mov	r1, r3
 800179c:	f7ff f9fc 	bl	8000b98 <__aeabi_d2iz>
 80017a0:	4603      	mov	r3, r0
 80017a2:	4a08      	ldr	r2, [pc, #32]	; (80017c4 <BMP180_GetPress+0x444>)
 80017a4:	6013      	str	r3, [r2, #0]
	return Press;
 80017a6:	4b07      	ldr	r3, [pc, #28]	; (80017c4 <BMP180_GetPress+0x444>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	ee07 3a90 	vmov	s15, r3
 80017ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 80017b2:	eeb0 0a67 	vmov.f32	s0, s15
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bdb0      	pop	{r4, r5, r7, pc}
 80017bc:	200000f8 	.word	0x200000f8
 80017c0:	200000f0 	.word	0x200000f0
 80017c4:	200000fc 	.word	0x200000fc
 80017c8:	40700000 	.word	0x40700000
 80017cc:	200000dc 	.word	0x200000dc
 80017d0:	40f00000 	.word	0x40f00000
 80017d4:	ffffe343 	.word	0xffffe343
 80017d8:	200000e0 	.word	0x200000e0
 80017dc:	40300000 	.word	0x40300000

080017e0 <BMP180_GetAlt>:


float BMP180_GetAlt (int oss)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
	BMP180_GetPress (oss);
 80017e8:	6878      	ldr	r0, [r7, #4]
 80017ea:	f7ff fdc9 	bl	8001380 <BMP180_GetPress>
	return 44330*(1-(pow((Press/(float)atmPress), 0.190294957)));
 80017ee:	4b1e      	ldr	r3, [pc, #120]	; (8001868 <BMP180_GetAlt+0x88>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	ee07 3a90 	vmov	s15, r3
 80017f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017fa:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800186c <BMP180_GetAlt+0x8c>
 80017fe:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001802:	ee16 0a90 	vmov	r0, s13
 8001806:	f7fe febf 	bl	8000588 <__aeabi_f2d>
 800180a:	4602      	mov	r2, r0
 800180c:	460b      	mov	r3, r1
 800180e:	ed9f 1b12 	vldr	d1, [pc, #72]	; 8001858 <BMP180_GetAlt+0x78>
 8001812:	ec43 2b10 	vmov	d0, r2, r3
 8001816:	f00f f81b 	bl	8010850 <pow>
 800181a:	ec53 2b10 	vmov	r2, r3, d0
 800181e:	f04f 0000 	mov.w	r0, #0
 8001822:	4913      	ldr	r1, [pc, #76]	; (8001870 <BMP180_GetAlt+0x90>)
 8001824:	f7fe fd50 	bl	80002c8 <__aeabi_dsub>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	4610      	mov	r0, r2
 800182e:	4619      	mov	r1, r3
 8001830:	a30b      	add	r3, pc, #44	; (adr r3, 8001860 <BMP180_GetAlt+0x80>)
 8001832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001836:	f7fe feff 	bl	8000638 <__aeabi_dmul>
 800183a:	4602      	mov	r2, r0
 800183c:	460b      	mov	r3, r1
 800183e:	4610      	mov	r0, r2
 8001840:	4619      	mov	r1, r3
 8001842:	f7ff f9f1 	bl	8000c28 <__aeabi_d2f>
 8001846:	4603      	mov	r3, r0
 8001848:	ee07 3a90 	vmov	s15, r3
}
 800184c:	eeb0 0a67 	vmov.f32	s0, s15
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	cc745124 	.word	0xcc745124
 800185c:	3fc85b95 	.word	0x3fc85b95
 8001860:	00000000 	.word	0x00000000
 8001864:	40e5a540 	.word	0x40e5a540
 8001868:	200000fc 	.word	0x200000fc
 800186c:	47c5e680 	.word	0x47c5e680
 8001870:	3ff00000 	.word	0x3ff00000

08001874 <BMP180_Start>:

void BMP180_Start (void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
	read_calliberation_data();
 8001878:	f7ff fba8 	bl	8000fcc <read_calliberation_data>
}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}

08001880 <shiftIn>:
#include "HX710B.h"

enum HX_MODE { NONE, DIFF_10Hz, TEMP_40Hz, DIFF_40Hz};
const byte HX_MODE = DIFF_40Hz;

uint8_t shiftIn(GPIO_TypeDef* dataPort, uint16_t dataPin, GPIO_TypeDef* clockPort, uint16_t clockPin, uint8_t bitOrder) {
 8001880:	b580      	push	{r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	607a      	str	r2, [r7, #4]
 800188a:	461a      	mov	r2, r3
 800188c:	460b      	mov	r3, r1
 800188e:	817b      	strh	r3, [r7, #10]
 8001890:	4613      	mov	r3, r2
 8001892:	813b      	strh	r3, [r7, #8]
	uint8_t value = 0;
 8001894:	2300      	movs	r3, #0
 8001896:	75fb      	strb	r3, [r7, #23]
	uint8_t i;

	for (i = 0; i < 8; ++i) {
 8001898:	2300      	movs	r3, #0
 800189a:	75bb      	strb	r3, [r7, #22]
 800189c:	e035      	b.n	800190a <shiftIn+0x8a>
		HAL_GPIO_WritePin(clockPort,clockPin, 1);
 800189e:	893b      	ldrh	r3, [r7, #8]
 80018a0:	2201      	movs	r2, #1
 80018a2:	4619      	mov	r1, r3
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f005 f895 	bl	80069d4 <HAL_GPIO_WritePin>
		if (bitOrder == LSBFIRST)
 80018aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d110      	bne.n	80018d4 <shiftIn+0x54>
			value |= HAL_GPIO_ReadPin(dataPort,dataPin) << i;
 80018b2:	897b      	ldrh	r3, [r7, #10]
 80018b4:	4619      	mov	r1, r3
 80018b6:	68f8      	ldr	r0, [r7, #12]
 80018b8:	f005 f874 	bl	80069a4 <HAL_GPIO_ReadPin>
 80018bc:	4603      	mov	r3, r0
 80018be:	461a      	mov	r2, r3
 80018c0:	7dbb      	ldrb	r3, [r7, #22]
 80018c2:	fa02 f303 	lsl.w	r3, r2, r3
 80018c6:	b25a      	sxtb	r2, r3
 80018c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	b25b      	sxtb	r3, r3
 80018d0:	75fb      	strb	r3, [r7, #23]
 80018d2:	e011      	b.n	80018f8 <shiftIn+0x78>
		else
			value |= HAL_GPIO_ReadPin(dataPort,dataPin) << (7 - i);
 80018d4:	897b      	ldrh	r3, [r7, #10]
 80018d6:	4619      	mov	r1, r3
 80018d8:	68f8      	ldr	r0, [r7, #12]
 80018da:	f005 f863 	bl	80069a4 <HAL_GPIO_ReadPin>
 80018de:	4603      	mov	r3, r0
 80018e0:	461a      	mov	r2, r3
 80018e2:	7dbb      	ldrb	r3, [r7, #22]
 80018e4:	f1c3 0307 	rsb	r3, r3, #7
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	b25a      	sxtb	r2, r3
 80018ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80018f2:	4313      	orrs	r3, r2
 80018f4:	b25b      	sxtb	r3, r3
 80018f6:	75fb      	strb	r3, [r7, #23]
		HAL_GPIO_WritePin(clockPort, clockPin, 0);
 80018f8:	893b      	ldrh	r3, [r7, #8]
 80018fa:	2200      	movs	r2, #0
 80018fc:	4619      	mov	r1, r3
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f005 f868 	bl	80069d4 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; ++i) {
 8001904:	7dbb      	ldrb	r3, [r7, #22]
 8001906:	3301      	adds	r3, #1
 8001908:	75bb      	strb	r3, [r7, #22]
 800190a:	7dbb      	ldrb	r3, [r7, #22]
 800190c:	2b07      	cmp	r3, #7
 800190e:	d9c6      	bls.n	800189e <shiftIn+0x1e>
	}
	return value;
 8001910:	7dfb      	ldrb	r3, [r7, #23]
}
 8001912:	4618      	mov	r0, r3
 8001914:	3718      	adds	r7, #24
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
	...

0800191c <readHX>:

unsigned long readHX() {
 800191c:	b590      	push	{r4, r7, lr}
 800191e:	b087      	sub	sp, #28
 8001920:	af02      	add	r7, sp, #8

  // pulse clock line to start a reading
  for (char i = 0; i < HX_MODE; i++) {
 8001922:	2300      	movs	r3, #0
 8001924:	73fb      	strb	r3, [r7, #15]
 8001926:	e00e      	b.n	8001946 <readHX+0x2a>
    HAL_GPIO_WritePin(NCP_SCK_GPIO_Port,NCP_SCK_Pin, 1);
 8001928:	2201      	movs	r2, #1
 800192a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800192e:	4827      	ldr	r0, [pc, #156]	; (80019cc <readHX+0xb0>)
 8001930:	f005 f850 	bl	80069d4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(NCP_SCK_GPIO_Port,NCP_SCK_Pin, 0);
 8001934:	2200      	movs	r2, #0
 8001936:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800193a:	4824      	ldr	r0, [pc, #144]	; (80019cc <readHX+0xb0>)
 800193c:	f005 f84a 	bl	80069d4 <HAL_GPIO_WritePin>
  for (char i = 0; i < HX_MODE; i++) {
 8001940:	7bfb      	ldrb	r3, [r7, #15]
 8001942:	3301      	adds	r3, #1
 8001944:	73fb      	strb	r3, [r7, #15]
 8001946:	2203      	movs	r2, #3
 8001948:	7bfb      	ldrb	r3, [r7, #15]
 800194a:	4293      	cmp	r3, r2
 800194c:	d3ec      	bcc.n	8001928 <readHX+0xc>
  }

  // wait for the reading to finish
  while (HAL_GPIO_ReadPin(NCP_DAT_GPIO_Port,NCP_DAT_Pin)) {}
 800194e:	bf00      	nop
 8001950:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001954:	481d      	ldr	r0, [pc, #116]	; (80019cc <readHX+0xb0>)
 8001956:	f005 f825 	bl	80069a4 <HAL_GPIO_ReadPin>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d1f7      	bne.n	8001950 <readHX+0x34>

  // read the 24-bit pressure as 3 bytes using SPI
  byte data[3];
  for (byte j = 3; j--;) {
 8001960:	2303      	movs	r3, #3
 8001962:	73bb      	strb	r3, [r7, #14]
 8001964:	e011      	b.n	800198a <readHX+0x6e>
    data[j] = shiftIn(NCP_DAT_GPIO_Port, NCP_DAT_Pin, NCP_SCK_GPIO_Port, NCP_SCK_Pin, MSBFIRST);
 8001966:	7bbc      	ldrb	r4, [r7, #14]
 8001968:	2301      	movs	r3, #1
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001970:	4a16      	ldr	r2, [pc, #88]	; (80019cc <readHX+0xb0>)
 8001972:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001976:	4815      	ldr	r0, [pc, #84]	; (80019cc <readHX+0xb0>)
 8001978:	f7ff ff82 	bl	8001880 <shiftIn>
 800197c:	4603      	mov	r3, r0
 800197e:	461a      	mov	r2, r3
 8001980:	f104 0310 	add.w	r3, r4, #16
 8001984:	443b      	add	r3, r7
 8001986:	f803 2c0c 	strb.w	r2, [r3, #-12]
  for (byte j = 3; j--;) {
 800198a:	7bbb      	ldrb	r3, [r7, #14]
 800198c:	1e5a      	subs	r2, r3, #1
 800198e:	73ba      	strb	r2, [r7, #14]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d1e8      	bne.n	8001966 <readHX+0x4a>
  }

  data[2] ^= 0x80;  // see note
 8001994:	79bb      	ldrb	r3, [r7, #6]
 8001996:	f083 037f 	eor.w	r3, r3, #127	; 0x7f
 800199a:	43db      	mvns	r3, r3
 800199c:	b2db      	uxtb	r3, r3
 800199e:	71bb      	strb	r3, [r7, #6]

  // shift the 3 bytes into a large integer
  long result=0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60bb      	str	r3, [r7, #8]
  result += (long)data[2] << 16;
 80019a4:	79bb      	ldrb	r3, [r7, #6]
 80019a6:	041b      	lsls	r3, r3, #16
 80019a8:	68ba      	ldr	r2, [r7, #8]
 80019aa:	4413      	add	r3, r2
 80019ac:	60bb      	str	r3, [r7, #8]
  result += (long)data[1] << 8;
 80019ae:	797b      	ldrb	r3, [r7, #5]
 80019b0:	021b      	lsls	r3, r3, #8
 80019b2:	68ba      	ldr	r2, [r7, #8]
 80019b4:	4413      	add	r3, r2
 80019b6:	60bb      	str	r3, [r7, #8]
  result += (long)data[0];
 80019b8:	793b      	ldrb	r3, [r7, #4]
 80019ba:	461a      	mov	r2, r3
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	4413      	add	r3, r2
 80019c0:	60bb      	str	r3, [r7, #8]

  return result;
 80019c2:	68bb      	ldr	r3, [r7, #8]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3714      	adds	r7, #20
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd90      	pop	{r4, r7, pc}
 80019cc:	40020000 	.word	0x40020000

080019d0 <Max6675_Read_Temp>:
extern uint16_t timer_val;



// ------------------- Functions ----------------
float Max6675_Read_Temp(void){
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
float Temp=0;                                         // Temperature Variable
 80019d6:	f04f 0300 	mov.w	r3, #0
 80019da:	607b      	str	r3, [r7, #4]
HAL_GPIO_WritePin(SSPORT,SSPIN,GPIO_PIN_RESET);       // Low State for SPI Communication
 80019dc:	2200      	movs	r2, #0
 80019de:	2180      	movs	r1, #128	; 0x80
 80019e0:	4834      	ldr	r0, [pc, #208]	; (8001ab4 <Max6675_Read_Temp+0xe4>)
 80019e2:	f004 fff7 	bl	80069d4 <HAL_GPIO_WritePin>
HAL_SPI_Receive(&hspi1,DATARX,1,50);                  // DATA Transfer
 80019e6:	2332      	movs	r3, #50	; 0x32
 80019e8:	2201      	movs	r2, #1
 80019ea:	4933      	ldr	r1, [pc, #204]	; (8001ab8 <Max6675_Read_Temp+0xe8>)
 80019ec:	4833      	ldr	r0, [pc, #204]	; (8001abc <Max6675_Read_Temp+0xec>)
 80019ee:	f006 ffc8 	bl	8008982 <HAL_SPI_Receive>
HAL_GPIO_WritePin(SSPORT,SSPIN,GPIO_PIN_SET);         // High State for SPI Communication
 80019f2:	2201      	movs	r2, #1
 80019f4:	2180      	movs	r1, #128	; 0x80
 80019f6:	482f      	ldr	r0, [pc, #188]	; (8001ab4 <Max6675_Read_Temp+0xe4>)
 80019f8:	f004 ffec 	bl	80069d4 <HAL_GPIO_WritePin>

TCF=DATARX[1]&0x03;
 80019fc:	4b2e      	ldr	r3, [pc, #184]	; (8001ab8 <Max6675_Read_Temp+0xe8>)
 80019fe:	785b      	ldrb	r3, [r3, #1]
 8001a00:	f003 0303 	and.w	r3, r3, #3
 8001a04:	b2da      	uxtb	r2, r3
 8001a06:	4b2e      	ldr	r3, [pc, #184]	; (8001ac0 <Max6675_Read_Temp+0xf0>)
 8001a08:	701a      	strb	r2, [r3, #0]
Error=0;
 8001a0a:	4b2e      	ldr	r3, [pc, #184]	; (8001ac4 <Max6675_Read_Temp+0xf4>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	701a      	strb	r2, [r3, #0]
if(TCF!=1)
 8001a10:	4b2b      	ldr	r3, [pc, #172]	; (8001ac0 <Max6675_Read_Temp+0xf0>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d02b      	beq.n	8001a70 <Max6675_Read_Temp+0xa0>
{


	if(TCF==0)
 8001a18:	4b29      	ldr	r3, [pc, #164]	; (8001ac0 <Max6675_Read_Temp+0xf0>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d120      	bne.n	8001a62 <Max6675_Read_Temp+0x92>
		{
		HAL_TIM_Base_Start(&htim1);
 8001a20:	4829      	ldr	r0, [pc, #164]	; (8001ac8 <Max6675_Read_Temp+0xf8>)
 8001a22:	f007 fbe1 	bl	80091e8 <HAL_TIM_Base_Start>
		while(timer_val<1)
 8001a26:	e011      	b.n	8001a4c <Max6675_Read_Temp+0x7c>
		{
			if(TCF==3)
 8001a28:	4b25      	ldr	r3, [pc, #148]	; (8001ac0 <Max6675_Read_Temp+0xf0>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	2b03      	cmp	r3, #3
 8001a2e:	d103      	bne.n	8001a38 <Max6675_Read_Temp+0x68>
			{
				Error=1;
 8001a30:	4b24      	ldr	r3, [pc, #144]	; (8001ac4 <Max6675_Read_Temp+0xf4>)
 8001a32:	2201      	movs	r2, #1
 8001a34:	701a      	strb	r2, [r3, #0]
				break;
 8001a36:	e00d      	b.n	8001a54 <Max6675_Read_Temp+0x84>
			}
			timer_val = __HAL_TIM_GET_COUNTER(&htim1)/10000; // Get initial time value
 8001a38:	4b23      	ldr	r3, [pc, #140]	; (8001ac8 <Max6675_Read_Temp+0xf8>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a3e:	4a23      	ldr	r2, [pc, #140]	; (8001acc <Max6675_Read_Temp+0xfc>)
 8001a40:	fba2 2303 	umull	r2, r3, r2, r3
 8001a44:	0b5b      	lsrs	r3, r3, #13
 8001a46:	b29a      	uxth	r2, r3
 8001a48:	4b21      	ldr	r3, [pc, #132]	; (8001ad0 <Max6675_Read_Temp+0x100>)
 8001a4a:	801a      	strh	r2, [r3, #0]
		while(timer_val<1)
 8001a4c:	4b20      	ldr	r3, [pc, #128]	; (8001ad0 <Max6675_Read_Temp+0x100>)
 8001a4e:	881b      	ldrh	r3, [r3, #0]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d0e9      	beq.n	8001a28 <Max6675_Read_Temp+0x58>
		}
		timer_val=0;
 8001a54:	4b1e      	ldr	r3, [pc, #120]	; (8001ad0 <Max6675_Read_Temp+0x100>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	801a      	strh	r2, [r3, #0]
		Error=2;
 8001a5a:	4b1a      	ldr	r3, [pc, #104]	; (8001ac4 <Max6675_Read_Temp+0xf4>)
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	701a      	strb	r2, [r3, #0]
 8001a60:	e006      	b.n	8001a70 <Max6675_Read_Temp+0xa0>
		}
	else if(TCF==3) Error=3;
 8001a62:	4b17      	ldr	r3, [pc, #92]	; (8001ac0 <Max6675_Read_Temp+0xf0>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b03      	cmp	r3, #3
 8001a68:	d102      	bne.n	8001a70 <Max6675_Read_Temp+0xa0>
 8001a6a:	4b16      	ldr	r3, [pc, #88]	; (8001ac4 <Max6675_Read_Temp+0xf4>)
 8001a6c:	2203      	movs	r2, #3
 8001a6e:	701a      	strb	r2, [r3, #0]

}


//TCF=(((DATARX[0]|(DATARX[1]<<8))>>2)& 0x0001);        // State of Connecting
Temp=((((DATARX[0]|DATARX[1]<<8)))>>3);               // Temperature Data Extraction
 8001a70:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <Max6675_Read_Temp+0xe8>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	461a      	mov	r2, r3
 8001a76:	4b10      	ldr	r3, [pc, #64]	; (8001ab8 <Max6675_Read_Temp+0xe8>)
 8001a78:	785b      	ldrb	r3, [r3, #1]
 8001a7a:	021b      	lsls	r3, r3, #8
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	10db      	asrs	r3, r3, #3
 8001a80:	ee07 3a90 	vmov	s15, r3
 8001a84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a88:	edc7 7a01 	vstr	s15, [r7, #4]
Temp*=0.25;                                           // Data to Centigrade Conversation
 8001a8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a90:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8001a94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a98:	edc7 7a01 	vstr	s15, [r7, #4]
HAL_Delay(250);                                       // Waits for Chip Ready(according to Datasheet, the max time for conversion is 220ms)
 8001a9c:	20fa      	movs	r0, #250	; 0xfa
 8001a9e:	f003 fc93 	bl	80053c8 <HAL_Delay>
return Temp;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	ee07 3a90 	vmov	s15, r3
}
 8001aa8:	eeb0 0a67 	vmov.f32	s0, s15
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40020000 	.word	0x40020000
 8001ab8:	20000124 	.word	0x20000124
 8001abc:	200002ec 	.word	0x200002ec
 8001ac0:	20000126 	.word	0x20000126
 8001ac4:	20000127 	.word	0x20000127
 8001ac8:	2000039c 	.word	0x2000039c
 8001acc:	d1b71759 	.word	0xd1b71759
 8001ad0:	2000054c 	.word	0x2000054c
 8001ad4:	00000000 	.word	0x00000000

08001ad8 <decodeGGA>:
   @Returns 0 on success
   @ returns 1, 2 depending on where the return statement is excuted, check function for more details
*/

int decodeGGA (char *GGAbuffer, GGASTRUCT *gga)
{
 8001ad8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001adc:	b08c      	sub	sp, #48	; 0x30
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
 8001ae2:	6039      	str	r1, [r7, #0]
	inx = 0;
 8001ae4:	4b5b      	ldr	r3, [pc, #364]	; (8001c54 <decodeGGA+0x17c>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	601a      	str	r2, [r3, #0]
	char buffer[12];
	int i = 0;
 8001aea:	2300      	movs	r3, #0
 8001aec:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 8001aee:	e004      	b.n	8001afa <decodeGGA+0x22>
 8001af0:	4b58      	ldr	r3, [pc, #352]	; (8001c54 <decodeGGA+0x17c>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	3301      	adds	r3, #1
 8001af6:	4a57      	ldr	r2, [pc, #348]	; (8001c54 <decodeGGA+0x17c>)
 8001af8:	6013      	str	r3, [r2, #0]
 8001afa:	4b56      	ldr	r3, [pc, #344]	; (8001c54 <decodeGGA+0x17c>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	461a      	mov	r2, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	4413      	add	r3, r2
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	2b2c      	cmp	r3, #44	; 0x2c
 8001b08:	d1f2      	bne.n	8001af0 <decodeGGA+0x18>
	inx++;
 8001b0a:	4b52      	ldr	r3, [pc, #328]	; (8001c54 <decodeGGA+0x17c>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	4a50      	ldr	r2, [pc, #320]	; (8001c54 <decodeGGA+0x17c>)
 8001b12:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // After time ','
 8001b14:	e004      	b.n	8001b20 <decodeGGA+0x48>
 8001b16:	4b4f      	ldr	r3, [pc, #316]	; (8001c54 <decodeGGA+0x17c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	4a4d      	ldr	r2, [pc, #308]	; (8001c54 <decodeGGA+0x17c>)
 8001b1e:	6013      	str	r3, [r2, #0]
 8001b20:	4b4c      	ldr	r3, [pc, #304]	; (8001c54 <decodeGGA+0x17c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	461a      	mov	r2, r3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4413      	add	r3, r2
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2b2c      	cmp	r3, #44	; 0x2c
 8001b2e:	d1f2      	bne.n	8001b16 <decodeGGA+0x3e>
	inx++;
 8001b30:	4b48      	ldr	r3, [pc, #288]	; (8001c54 <decodeGGA+0x17c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	3301      	adds	r3, #1
 8001b36:	4a47      	ldr	r2, [pc, #284]	; (8001c54 <decodeGGA+0x17c>)
 8001b38:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after latitude ','
 8001b3a:	e004      	b.n	8001b46 <decodeGGA+0x6e>
 8001b3c:	4b45      	ldr	r3, [pc, #276]	; (8001c54 <decodeGGA+0x17c>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	3301      	adds	r3, #1
 8001b42:	4a44      	ldr	r2, [pc, #272]	; (8001c54 <decodeGGA+0x17c>)
 8001b44:	6013      	str	r3, [r2, #0]
 8001b46:	4b43      	ldr	r3, [pc, #268]	; (8001c54 <decodeGGA+0x17c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	4413      	add	r3, r2
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	2b2c      	cmp	r3, #44	; 0x2c
 8001b54:	d1f2      	bne.n	8001b3c <decodeGGA+0x64>
	inx++;
 8001b56:	4b3f      	ldr	r3, [pc, #252]	; (8001c54 <decodeGGA+0x17c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	4a3d      	ldr	r2, [pc, #244]	; (8001c54 <decodeGGA+0x17c>)
 8001b5e:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after NS ','
 8001b60:	e004      	b.n	8001b6c <decodeGGA+0x94>
 8001b62:	4b3c      	ldr	r3, [pc, #240]	; (8001c54 <decodeGGA+0x17c>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	3301      	adds	r3, #1
 8001b68:	4a3a      	ldr	r2, [pc, #232]	; (8001c54 <decodeGGA+0x17c>)
 8001b6a:	6013      	str	r3, [r2, #0]
 8001b6c:	4b39      	ldr	r3, [pc, #228]	; (8001c54 <decodeGGA+0x17c>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	461a      	mov	r2, r3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4413      	add	r3, r2
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	2b2c      	cmp	r3, #44	; 0x2c
 8001b7a:	d1f2      	bne.n	8001b62 <decodeGGA+0x8a>
	inx++;
 8001b7c:	4b35      	ldr	r3, [pc, #212]	; (8001c54 <decodeGGA+0x17c>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	3301      	adds	r3, #1
 8001b82:	4a34      	ldr	r2, [pc, #208]	; (8001c54 <decodeGGA+0x17c>)
 8001b84:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after longitude ','
 8001b86:	e004      	b.n	8001b92 <decodeGGA+0xba>
 8001b88:	4b32      	ldr	r3, [pc, #200]	; (8001c54 <decodeGGA+0x17c>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	4a31      	ldr	r2, [pc, #196]	; (8001c54 <decodeGGA+0x17c>)
 8001b90:	6013      	str	r3, [r2, #0]
 8001b92:	4b30      	ldr	r3, [pc, #192]	; (8001c54 <decodeGGA+0x17c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	461a      	mov	r2, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	2b2c      	cmp	r3, #44	; 0x2c
 8001ba0:	d1f2      	bne.n	8001b88 <decodeGGA+0xb0>
	inx++;
 8001ba2:	4b2c      	ldr	r3, [pc, #176]	; (8001c54 <decodeGGA+0x17c>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	4a2a      	ldr	r2, [pc, #168]	; (8001c54 <decodeGGA+0x17c>)
 8001baa:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after EW ','
 8001bac:	e004      	b.n	8001bb8 <decodeGGA+0xe0>
 8001bae:	4b29      	ldr	r3, [pc, #164]	; (8001c54 <decodeGGA+0x17c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	4a27      	ldr	r2, [pc, #156]	; (8001c54 <decodeGGA+0x17c>)
 8001bb6:	6013      	str	r3, [r2, #0]
 8001bb8:	4b26      	ldr	r3, [pc, #152]	; (8001c54 <decodeGGA+0x17c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	2b2c      	cmp	r3, #44	; 0x2c
 8001bc6:	d1f2      	bne.n	8001bae <decodeGGA+0xd6>
	inx++;  // reached the character to identify the fix
 8001bc8:	4b22      	ldr	r3, [pc, #136]	; (8001c54 <decodeGGA+0x17c>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	4a21      	ldr	r2, [pc, #132]	; (8001c54 <decodeGGA+0x17c>)
 8001bd0:	6013      	str	r3, [r2, #0]
	if ((GGAbuffer[inx] == '1') || (GGAbuffer[inx] == '2') || (GGAbuffer[inx] == '6'))   // 0 indicates no fix yet
 8001bd2:	4b20      	ldr	r3, [pc, #128]	; (8001c54 <decodeGGA+0x17c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4413      	add	r3, r2
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	2b31      	cmp	r3, #49	; 0x31
 8001be0:	d00f      	beq.n	8001c02 <decodeGGA+0x12a>
 8001be2:	4b1c      	ldr	r3, [pc, #112]	; (8001c54 <decodeGGA+0x17c>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	461a      	mov	r2, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4413      	add	r3, r2
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	2b32      	cmp	r3, #50	; 0x32
 8001bf0:	d007      	beq.n	8001c02 <decodeGGA+0x12a>
 8001bf2:	4b18      	ldr	r3, [pc, #96]	; (8001c54 <decodeGGA+0x17c>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2b36      	cmp	r3, #54	; 0x36
 8001c00:	d106      	bne.n	8001c10 <decodeGGA+0x138>
	{
		gga->isfixValid = 1;   // fix available
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	2201      	movs	r2, #1
 8001c06:	61da      	str	r2, [r3, #28]
		inx = 0;   // reset the index. We will start from the inx=0 and extract information now
 8001c08:	4b12      	ldr	r3, [pc, #72]	; (8001c54 <decodeGGA+0x17c>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]
	else
	{
		gga->isfixValid = 0;   // If the fix is not available
		return 1;  // return error
	}
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 8001c0e:	e009      	b.n	8001c24 <decodeGGA+0x14c>
		gga->isfixValid = 0;   // If the fix is not available
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	2200      	movs	r2, #0
 8001c14:	61da      	str	r2, [r3, #28]
		return 1;  // return error
 8001c16:	2301      	movs	r3, #1
 8001c18:	e2fd      	b.n	8002216 <decodeGGA+0x73e>
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 8001c1a:	4b0e      	ldr	r3, [pc, #56]	; (8001c54 <decodeGGA+0x17c>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	4a0c      	ldr	r2, [pc, #48]	; (8001c54 <decodeGGA+0x17c>)
 8001c22:	6013      	str	r3, [r2, #0]
 8001c24:	4b0b      	ldr	r3, [pc, #44]	; (8001c54 <decodeGGA+0x17c>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	461a      	mov	r2, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b2c      	cmp	r3, #44	; 0x2c
 8001c32:	d1f2      	bne.n	8001c1a <decodeGGA+0x142>


/*********************** Get TIME ***************************/
//(Update the GMT Offset at the top of this file)

	inx++;   // reach the first number in time
 8001c34:	4b07      	ldr	r3, [pc, #28]	; (8001c54 <decodeGGA+0x17c>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	4a06      	ldr	r2, [pc, #24]	; (8001c54 <decodeGGA+0x17c>)
 8001c3c:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8001c3e:	f107 030c 	add.w	r3, r7, #12
 8001c42:	220c      	movs	r2, #12
 8001c44:	2100      	movs	r1, #0
 8001c46:	4618      	mov	r0, r3
 8001c48:	f00c f9f0 	bl	800e02c <memset>
	i=0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after time ','
 8001c50:	e016      	b.n	8001c80 <decodeGGA+0x1a8>
 8001c52:	bf00      	nop
 8001c54:	20000128 	.word	0x20000128
	{
		buffer[i] = GGAbuffer[inx];
 8001c58:	4bab      	ldr	r3, [pc, #684]	; (8001f08 <decodeGGA+0x430>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4413      	add	r3, r2
 8001c62:	7819      	ldrb	r1, [r3, #0]
 8001c64:	f107 020c 	add.w	r2, r7, #12
 8001c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c6a:	4413      	add	r3, r2
 8001c6c:	460a      	mov	r2, r1
 8001c6e:	701a      	strb	r2, [r3, #0]
		i++;
 8001c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c72:	3301      	adds	r3, #1
 8001c74:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 8001c76:	4ba4      	ldr	r3, [pc, #656]	; (8001f08 <decodeGGA+0x430>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	4aa2      	ldr	r2, [pc, #648]	; (8001f08 <decodeGGA+0x430>)
 8001c7e:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after time ','
 8001c80:	4ba1      	ldr	r3, [pc, #644]	; (8001f08 <decodeGGA+0x430>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	461a      	mov	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4413      	add	r3, r2
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	2b2c      	cmp	r3, #44	; 0x2c
 8001c8e:	d1e3      	bne.n	8001c58 <decodeGGA+0x180>
	}

	hr = (atoi(buffer)/10000) + GMT/100;   // get the hours from the 6 digit number
 8001c90:	f107 030c 	add.w	r3, r7, #12
 8001c94:	4618      	mov	r0, r3
 8001c96:	f00c f977 	bl	800df88 <atoi>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	4a9b      	ldr	r2, [pc, #620]	; (8001f0c <decodeGGA+0x434>)
 8001c9e:	fb82 1203 	smull	r1, r2, r2, r3
 8001ca2:	1312      	asrs	r2, r2, #12
 8001ca4:	17db      	asrs	r3, r3, #31
 8001ca6:	1ad2      	subs	r2, r2, r3
 8001ca8:	4b99      	ldr	r3, [pc, #612]	; (8001f10 <decodeGGA+0x438>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4999      	ldr	r1, [pc, #612]	; (8001f14 <decodeGGA+0x43c>)
 8001cae:	fb81 0103 	smull	r0, r1, r1, r3
 8001cb2:	1149      	asrs	r1, r1, #5
 8001cb4:	17db      	asrs	r3, r3, #31
 8001cb6:	1acb      	subs	r3, r1, r3
 8001cb8:	4413      	add	r3, r2
 8001cba:	4a97      	ldr	r2, [pc, #604]	; (8001f18 <decodeGGA+0x440>)
 8001cbc:	6013      	str	r3, [r2, #0]

	min = ((atoi(buffer)/100)%100) + GMT%100;  // get the minutes from the 6 digit number
 8001cbe:	f107 030c 	add.w	r3, r7, #12
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f00c f960 	bl	800df88 <atoi>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	4a92      	ldr	r2, [pc, #584]	; (8001f14 <decodeGGA+0x43c>)
 8001ccc:	fb82 1203 	smull	r1, r2, r2, r3
 8001cd0:	1152      	asrs	r2, r2, #5
 8001cd2:	17db      	asrs	r3, r3, #31
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	4a8f      	ldr	r2, [pc, #572]	; (8001f14 <decodeGGA+0x43c>)
 8001cd8:	fb82 1203 	smull	r1, r2, r2, r3
 8001cdc:	1151      	asrs	r1, r2, #5
 8001cde:	17da      	asrs	r2, r3, #31
 8001ce0:	1a8a      	subs	r2, r1, r2
 8001ce2:	2164      	movs	r1, #100	; 0x64
 8001ce4:	fb01 f202 	mul.w	r2, r1, r2
 8001ce8:	1a9a      	subs	r2, r3, r2
 8001cea:	4b89      	ldr	r3, [pc, #548]	; (8001f10 <decodeGGA+0x438>)
 8001cec:	6819      	ldr	r1, [r3, #0]
 8001cee:	4b89      	ldr	r3, [pc, #548]	; (8001f14 <decodeGGA+0x43c>)
 8001cf0:	fb83 0301 	smull	r0, r3, r3, r1
 8001cf4:	1158      	asrs	r0, r3, #5
 8001cf6:	17cb      	asrs	r3, r1, #31
 8001cf8:	1ac3      	subs	r3, r0, r3
 8001cfa:	2064      	movs	r0, #100	; 0x64
 8001cfc:	fb00 f303 	mul.w	r3, r0, r3
 8001d00:	1acb      	subs	r3, r1, r3
 8001d02:	4413      	add	r3, r2
 8001d04:	4a85      	ldr	r2, [pc, #532]	; (8001f1c <decodeGGA+0x444>)
 8001d06:	6013      	str	r3, [r2, #0]

	// adjust time.. This part still needs to be tested
	if (min > 59) 
 8001d08:	4b84      	ldr	r3, [pc, #528]	; (8001f1c <decodeGGA+0x444>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2b3b      	cmp	r3, #59	; 0x3b
 8001d0e:	dd09      	ble.n	8001d24 <decodeGGA+0x24c>
	{
		min = min-60;
 8001d10:	4b82      	ldr	r3, [pc, #520]	; (8001f1c <decodeGGA+0x444>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	3b3c      	subs	r3, #60	; 0x3c
 8001d16:	4a81      	ldr	r2, [pc, #516]	; (8001f1c <decodeGGA+0x444>)
 8001d18:	6013      	str	r3, [r2, #0]
		hr++;
 8001d1a:	4b7f      	ldr	r3, [pc, #508]	; (8001f18 <decodeGGA+0x440>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	3301      	adds	r3, #1
 8001d20:	4a7d      	ldr	r2, [pc, #500]	; (8001f18 <decodeGGA+0x440>)
 8001d22:	6013      	str	r3, [r2, #0]
	}
	if (hr<0)
 8001d24:	4b7c      	ldr	r3, [pc, #496]	; (8001f18 <decodeGGA+0x440>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	da09      	bge.n	8001d40 <decodeGGA+0x268>
	{
		hr=24+hr;
 8001d2c:	4b7a      	ldr	r3, [pc, #488]	; (8001f18 <decodeGGA+0x440>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	3318      	adds	r3, #24
 8001d32:	4a79      	ldr	r2, [pc, #484]	; (8001f18 <decodeGGA+0x440>)
 8001d34:	6013      	str	r3, [r2, #0]
		daychange--;
 8001d36:	4b7a      	ldr	r3, [pc, #488]	; (8001f20 <decodeGGA+0x448>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	3b01      	subs	r3, #1
 8001d3c:	4a78      	ldr	r2, [pc, #480]	; (8001f20 <decodeGGA+0x448>)
 8001d3e:	6013      	str	r3, [r2, #0]
	}
	if (hr>=24)
 8001d40:	4b75      	ldr	r3, [pc, #468]	; (8001f18 <decodeGGA+0x440>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2b17      	cmp	r3, #23
 8001d46:	dd09      	ble.n	8001d5c <decodeGGA+0x284>
	{
		hr=hr-24;
 8001d48:	4b73      	ldr	r3, [pc, #460]	; (8001f18 <decodeGGA+0x440>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	3b18      	subs	r3, #24
 8001d4e:	4a72      	ldr	r2, [pc, #456]	; (8001f18 <decodeGGA+0x440>)
 8001d50:	6013      	str	r3, [r2, #0]
		daychange++;
 8001d52:	4b73      	ldr	r3, [pc, #460]	; (8001f20 <decodeGGA+0x448>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	3301      	adds	r3, #1
 8001d58:	4a71      	ldr	r2, [pc, #452]	; (8001f20 <decodeGGA+0x448>)
 8001d5a:	6013      	str	r3, [r2, #0]
	}

	// Store the time in the GGA structure
	gga->tim.hour = hr;
 8001d5c:	4b6e      	ldr	r3, [pc, #440]	; (8001f18 <decodeGGA+0x440>)
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	611a      	str	r2, [r3, #16]
	gga->tim.min = min;
 8001d64:	4b6d      	ldr	r3, [pc, #436]	; (8001f1c <decodeGGA+0x444>)
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	615a      	str	r2, [r3, #20]
	gga->tim.sec = atoi(buffer)%100;
 8001d6c:	f107 030c 	add.w	r3, r7, #12
 8001d70:	4618      	mov	r0, r3
 8001d72:	f00c f909 	bl	800df88 <atoi>
 8001d76:	4602      	mov	r2, r0
 8001d78:	4b66      	ldr	r3, [pc, #408]	; (8001f14 <decodeGGA+0x43c>)
 8001d7a:	fb83 1302 	smull	r1, r3, r3, r2
 8001d7e:	1159      	asrs	r1, r3, #5
 8001d80:	17d3      	asrs	r3, r2, #31
 8001d82:	1acb      	subs	r3, r1, r3
 8001d84:	2164      	movs	r1, #100	; 0x64
 8001d86:	fb01 f303 	mul.w	r3, r1, r3
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	683a      	ldr	r2, [r7, #0]
 8001d8e:	6193      	str	r3, [r2, #24]

/***************** Get LATITUDE  **********************/
	inx++;   // Reach the first number in the lattitude
 8001d90:	4b5d      	ldr	r3, [pc, #372]	; (8001f08 <decodeGGA+0x430>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	3301      	adds	r3, #1
 8001d96:	4a5c      	ldr	r2, [pc, #368]	; (8001f08 <decodeGGA+0x430>)
 8001d98:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8001d9a:	f107 030c 	add.w	r3, r7, #12
 8001d9e:	220c      	movs	r2, #12
 8001da0:	2100      	movs	r1, #0
 8001da2:	4618      	mov	r0, r3
 8001da4:	f00c f942 	bl	800e02c <memset>
	i=0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')   // copy upto the we reach the after lattitude ','
 8001dac:	e013      	b.n	8001dd6 <decodeGGA+0x2fe>
	{
		buffer[i] = GGAbuffer[inx];
 8001dae:	4b56      	ldr	r3, [pc, #344]	; (8001f08 <decodeGGA+0x430>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	461a      	mov	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	4413      	add	r3, r2
 8001db8:	7819      	ldrb	r1, [r3, #0]
 8001dba:	f107 020c 	add.w	r2, r7, #12
 8001dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dc0:	4413      	add	r3, r2
 8001dc2:	460a      	mov	r2, r1
 8001dc4:	701a      	strb	r2, [r3, #0]
		i++;
 8001dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dc8:	3301      	adds	r3, #1
 8001dca:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 8001dcc:	4b4e      	ldr	r3, [pc, #312]	; (8001f08 <decodeGGA+0x430>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	4a4d      	ldr	r2, [pc, #308]	; (8001f08 <decodeGGA+0x430>)
 8001dd4:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')   // copy upto the we reach the after lattitude ','
 8001dd6:	4b4c      	ldr	r3, [pc, #304]	; (8001f08 <decodeGGA+0x430>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	461a      	mov	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4413      	add	r3, r2
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2b2c      	cmp	r3, #44	; 0x2c
 8001de4:	d1e3      	bne.n	8001dae <decodeGGA+0x2d6>
	}
	if (strlen(buffer) < 6) return 2;  // If the buffer length is not appropriate, return error
 8001de6:	f107 030c 	add.w	r3, r7, #12
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7fe fa10 	bl	8000210 <strlen>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b05      	cmp	r3, #5
 8001df4:	d801      	bhi.n	8001dfa <decodeGGA+0x322>
 8001df6:	2302      	movs	r3, #2
 8001df8:	e20d      	b.n	8002216 <decodeGGA+0x73e>
	int16_t num = (atoi(buffer));   // change the buffer to the number. It will only convert upto decimal
 8001dfa:	f107 030c 	add.w	r3, r7, #12
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f00c f8c2 	bl	800df88 <atoi>
 8001e04:	4603      	mov	r3, r0
 8001e06:	84fb      	strh	r3, [r7, #38]	; 0x26
	int j = 0;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	62bb      	str	r3, [r7, #40]	; 0x28
	while (buffer[j] != '.') j++;   // Figure out how many digits before the decimal
 8001e0c:	e002      	b.n	8001e14 <decodeGGA+0x33c>
 8001e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e10:	3301      	adds	r3, #1
 8001e12:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e14:	f107 020c 	add.w	r2, r7, #12
 8001e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e1a:	4413      	add	r3, r2
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b2e      	cmp	r3, #46	; 0x2e
 8001e20:	d1f5      	bne.n	8001e0e <decodeGGA+0x336>
	j++;
 8001e22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e24:	3301      	adds	r3, #1
 8001e26:	62bb      	str	r3, [r7, #40]	; 0x28
	int declen = (strlen(buffer))-j;  // calculate the number of digit after decimal
 8001e28:	f107 030c 	add.w	r3, r7, #12
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7fe f9ef 	bl	8000210 <strlen>
 8001e32:	4602      	mov	r2, r0
 8001e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	623b      	str	r3, [r7, #32]
	int dec = atoi ((char *) buffer+j);  // conver the decimal part a a separate number
 8001e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e3c:	f107 020c 	add.w	r2, r7, #12
 8001e40:	4413      	add	r3, r2
 8001e42:	4618      	mov	r0, r3
 8001e44:	f00c f8a0 	bl	800df88 <atoi>
 8001e48:	61f8      	str	r0, [r7, #28]
	float lat = (num/100.0) + (dec/pow(10, (declen+2)));  // 1234.56789 = 12.3456789
 8001e4a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7fe fb88 	bl	8000564 <__aeabi_i2d>
 8001e54:	f04f 0200 	mov.w	r2, #0
 8001e58:	4b32      	ldr	r3, [pc, #200]	; (8001f24 <decodeGGA+0x44c>)
 8001e5a:	f7fe fd17 	bl	800088c <__aeabi_ddiv>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	460b      	mov	r3, r1
 8001e62:	4690      	mov	r8, r2
 8001e64:	4699      	mov	r9, r3
 8001e66:	69f8      	ldr	r0, [r7, #28]
 8001e68:	f7fe fb7c 	bl	8000564 <__aeabi_i2d>
 8001e6c:	4604      	mov	r4, r0
 8001e6e:	460d      	mov	r5, r1
 8001e70:	6a3b      	ldr	r3, [r7, #32]
 8001e72:	3302      	adds	r3, #2
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7fe fb75 	bl	8000564 <__aeabi_i2d>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	ec43 2b11 	vmov	d1, r2, r3
 8001e82:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 8001f00 <decodeGGA+0x428>
 8001e86:	f00e fce3 	bl	8010850 <pow>
 8001e8a:	ec53 2b10 	vmov	r2, r3, d0
 8001e8e:	4620      	mov	r0, r4
 8001e90:	4629      	mov	r1, r5
 8001e92:	f7fe fcfb 	bl	800088c <__aeabi_ddiv>
 8001e96:	4602      	mov	r2, r0
 8001e98:	460b      	mov	r3, r1
 8001e9a:	4640      	mov	r0, r8
 8001e9c:	4649      	mov	r1, r9
 8001e9e:	f7fe fa15 	bl	80002cc <__adddf3>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	4610      	mov	r0, r2
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	f7fe febd 	bl	8000c28 <__aeabi_d2f>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	61bb      	str	r3, [r7, #24]
	gga->lcation.latitude = lat;  // save the lattitude data into the strucure
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	601a      	str	r2, [r3, #0]
	inx++;  
 8001eb8:	4b13      	ldr	r3, [pc, #76]	; (8001f08 <decodeGGA+0x430>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	4a12      	ldr	r2, [pc, #72]	; (8001f08 <decodeGGA+0x430>)
 8001ec0:	6013      	str	r3, [r2, #0]
	gga->lcation.NS = GGAbuffer[inx];  // save the N/S into the structure
 8001ec2:	4b11      	ldr	r3, [pc, #68]	; (8001f08 <decodeGGA+0x430>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4413      	add	r3, r2
 8001ecc:	781a      	ldrb	r2, [r3, #0]
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	711a      	strb	r2, [r3, #4]


/***********************  GET LONGITUDE **********************/
	inx++;  // ',' after NS character
 8001ed2:	4b0d      	ldr	r3, [pc, #52]	; (8001f08 <decodeGGA+0x430>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	4a0b      	ldr	r2, [pc, #44]	; (8001f08 <decodeGGA+0x430>)
 8001eda:	6013      	str	r3, [r2, #0]
	inx++;  // Reach the first number in the longitude
 8001edc:	4b0a      	ldr	r3, [pc, #40]	; (8001f08 <decodeGGA+0x430>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	4a09      	ldr	r2, [pc, #36]	; (8001f08 <decodeGGA+0x430>)
 8001ee4:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8001ee6:	f107 030c 	add.w	r3, r7, #12
 8001eea:	220c      	movs	r2, #12
 8001eec:	2100      	movs	r1, #0
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f00c f89c 	bl	800e02c <memset>
	i=0;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after longitude ','
 8001ef8:	e02a      	b.n	8001f50 <decodeGGA+0x478>
 8001efa:	bf00      	nop
 8001efc:	f3af 8000 	nop.w
 8001f00:	00000000 	.word	0x00000000
 8001f04:	40240000 	.word	0x40240000
 8001f08:	20000128 	.word	0x20000128
 8001f0c:	68db8bad 	.word	0x68db8bad
 8001f10:	20000000 	.word	0x20000000
 8001f14:	51eb851f 	.word	0x51eb851f
 8001f18:	2000012c 	.word	0x2000012c
 8001f1c:	20000130 	.word	0x20000130
 8001f20:	20000140 	.word	0x20000140
 8001f24:	40590000 	.word	0x40590000
	{
		buffer[i] = GGAbuffer[inx];
 8001f28:	4b8b      	ldr	r3, [pc, #556]	; (8002158 <decodeGGA+0x680>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4413      	add	r3, r2
 8001f32:	7819      	ldrb	r1, [r3, #0]
 8001f34:	f107 020c 	add.w	r2, r7, #12
 8001f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f3a:	4413      	add	r3, r2
 8001f3c:	460a      	mov	r2, r1
 8001f3e:	701a      	strb	r2, [r3, #0]
		i++;
 8001f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f42:	3301      	adds	r3, #1
 8001f44:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 8001f46:	4b84      	ldr	r3, [pc, #528]	; (8002158 <decodeGGA+0x680>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	4a82      	ldr	r2, [pc, #520]	; (8002158 <decodeGGA+0x680>)
 8001f4e:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after longitude ','
 8001f50:	4b81      	ldr	r3, [pc, #516]	; (8002158 <decodeGGA+0x680>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	461a      	mov	r2, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4413      	add	r3, r2
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	2b2c      	cmp	r3, #44	; 0x2c
 8001f5e:	d1e3      	bne.n	8001f28 <decodeGGA+0x450>
	}
	num = (atoi(buffer));  // change the buffer to the number. It will only convert upto decimal
 8001f60:	f107 030c 	add.w	r3, r7, #12
 8001f64:	4618      	mov	r0, r3
 8001f66:	f00c f80f 	bl	800df88 <atoi>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	84fb      	strh	r3, [r7, #38]	; 0x26
	j = 0;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	62bb      	str	r3, [r7, #40]	; 0x28
	while (buffer[j] != '.') j++;  // Figure out how many digits before the decimal
 8001f72:	e002      	b.n	8001f7a <decodeGGA+0x4a2>
 8001f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f76:	3301      	adds	r3, #1
 8001f78:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f7a:	f107 020c 	add.w	r2, r7, #12
 8001f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f80:	4413      	add	r3, r2
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	2b2e      	cmp	r3, #46	; 0x2e
 8001f86:	d1f5      	bne.n	8001f74 <decodeGGA+0x49c>
	j++;
 8001f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	62bb      	str	r3, [r7, #40]	; 0x28
	declen = (strlen(buffer))-j;  // calculate the number of digit after decimal
 8001f8e:	f107 030c 	add.w	r3, r7, #12
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7fe f93c 	bl	8000210 <strlen>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	623b      	str	r3, [r7, #32]
	dec = atoi ((char *) buffer+j);  // conver the decimal part a a separate number
 8001fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fa2:	f107 020c 	add.w	r2, r7, #12
 8001fa6:	4413      	add	r3, r2
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f00b ffed 	bl	800df88 <atoi>
 8001fae:	61f8      	str	r0, [r7, #28]
	lat = (num/100.0) + (dec/pow(10, (declen+2)));  // 1234.56789 = 12.3456789
 8001fb0:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7fe fad5 	bl	8000564 <__aeabi_i2d>
 8001fba:	f04f 0200 	mov.w	r2, #0
 8001fbe:	4b67      	ldr	r3, [pc, #412]	; (800215c <decodeGGA+0x684>)
 8001fc0:	f7fe fc64 	bl	800088c <__aeabi_ddiv>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	4690      	mov	r8, r2
 8001fca:	4699      	mov	r9, r3
 8001fcc:	69f8      	ldr	r0, [r7, #28]
 8001fce:	f7fe fac9 	bl	8000564 <__aeabi_i2d>
 8001fd2:	4604      	mov	r4, r0
 8001fd4:	460d      	mov	r5, r1
 8001fd6:	6a3b      	ldr	r3, [r7, #32]
 8001fd8:	3302      	adds	r3, #2
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7fe fac2 	bl	8000564 <__aeabi_i2d>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	ec43 2b11 	vmov	d1, r2, r3
 8001fe8:	ed9f 0b59 	vldr	d0, [pc, #356]	; 8002150 <decodeGGA+0x678>
 8001fec:	f00e fc30 	bl	8010850 <pow>
 8001ff0:	ec53 2b10 	vmov	r2, r3, d0
 8001ff4:	4620      	mov	r0, r4
 8001ff6:	4629      	mov	r1, r5
 8001ff8:	f7fe fc48 	bl	800088c <__aeabi_ddiv>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	460b      	mov	r3, r1
 8002000:	4640      	mov	r0, r8
 8002002:	4649      	mov	r1, r9
 8002004:	f7fe f962 	bl	80002cc <__adddf3>
 8002008:	4602      	mov	r2, r0
 800200a:	460b      	mov	r3, r1
 800200c:	4610      	mov	r0, r2
 800200e:	4619      	mov	r1, r3
 8002010:	f7fe fe0a 	bl	8000c28 <__aeabi_d2f>
 8002014:	4603      	mov	r3, r0
 8002016:	61bb      	str	r3, [r7, #24]
	gga->lcation.longitude = lat;  // save the longitude data into the strucure
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	69ba      	ldr	r2, [r7, #24]
 800201c:	609a      	str	r2, [r3, #8]
	inx++;
 800201e:	4b4e      	ldr	r3, [pc, #312]	; (8002158 <decodeGGA+0x680>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	3301      	adds	r3, #1
 8002024:	4a4c      	ldr	r2, [pc, #304]	; (8002158 <decodeGGA+0x680>)
 8002026:	6013      	str	r3, [r2, #0]
	gga->lcation.EW = GGAbuffer[inx];  // save the E/W into the structure
 8002028:	4b4b      	ldr	r3, [pc, #300]	; (8002158 <decodeGGA+0x680>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	461a      	mov	r2, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4413      	add	r3, r2
 8002032:	781a      	ldrb	r2, [r3, #0]
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	731a      	strb	r2, [r3, #12]

/**************************************************/
	// skip positition fix
	inx++;   // ',' after E/W
 8002038:	4b47      	ldr	r3, [pc, #284]	; (8002158 <decodeGGA+0x680>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	3301      	adds	r3, #1
 800203e:	4a46      	ldr	r2, [pc, #280]	; (8002158 <decodeGGA+0x680>)
 8002040:	6013      	str	r3, [r2, #0]
	inx++;   // position fix
 8002042:	4b45      	ldr	r3, [pc, #276]	; (8002158 <decodeGGA+0x680>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	3301      	adds	r3, #1
 8002048:	4a43      	ldr	r2, [pc, #268]	; (8002158 <decodeGGA+0x680>)
 800204a:	6013      	str	r3, [r2, #0]
	inx++;   // ',' after position fix;
 800204c:	4b42      	ldr	r3, [pc, #264]	; (8002158 <decodeGGA+0x680>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	3301      	adds	r3, #1
 8002052:	4a41      	ldr	r2, [pc, #260]	; (8002158 <decodeGGA+0x680>)
 8002054:	6013      	str	r3, [r2, #0]

	// number of sattelites
	inx++;  // Reach the first number in the satellites
 8002056:	4b40      	ldr	r3, [pc, #256]	; (8002158 <decodeGGA+0x680>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	3301      	adds	r3, #1
 800205c:	4a3e      	ldr	r2, [pc, #248]	; (8002158 <decodeGGA+0x680>)
 800205e:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8002060:	f107 030c 	add.w	r3, r7, #12
 8002064:	220c      	movs	r2, #12
 8002066:	2100      	movs	r1, #0
 8002068:	4618      	mov	r0, r3
 800206a:	f00b ffdf 	bl	800e02c <memset>
	i=0;
 800206e:	2300      	movs	r3, #0
 8002070:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the ',' after number of satellites
 8002072:	e013      	b.n	800209c <decodeGGA+0x5c4>
	{
		buffer[i] = GGAbuffer[inx];
 8002074:	4b38      	ldr	r3, [pc, #224]	; (8002158 <decodeGGA+0x680>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	461a      	mov	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4413      	add	r3, r2
 800207e:	7819      	ldrb	r1, [r3, #0]
 8002080:	f107 020c 	add.w	r2, r7, #12
 8002084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002086:	4413      	add	r3, r2
 8002088:	460a      	mov	r2, r1
 800208a:	701a      	strb	r2, [r3, #0]
		i++;
 800208c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800208e:	3301      	adds	r3, #1
 8002090:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 8002092:	4b31      	ldr	r3, [pc, #196]	; (8002158 <decodeGGA+0x680>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	3301      	adds	r3, #1
 8002098:	4a2f      	ldr	r2, [pc, #188]	; (8002158 <decodeGGA+0x680>)
 800209a:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the ',' after number of satellites
 800209c:	4b2e      	ldr	r3, [pc, #184]	; (8002158 <decodeGGA+0x680>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	461a      	mov	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4413      	add	r3, r2
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	2b2c      	cmp	r3, #44	; 0x2c
 80020aa:	d1e3      	bne.n	8002074 <decodeGGA+0x59c>
	}
	gga->numofsat = atoi(buffer);   // convert the buffer to number and save into the structure
 80020ac:	f107 030c 	add.w	r3, r7, #12
 80020b0:	4618      	mov	r0, r3
 80020b2:	f00b ff69 	bl	800df88 <atoi>
 80020b6:	4602      	mov	r2, r0
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	629a      	str	r2, [r3, #40]	; 0x28


	/***************** skip HDOP  *********************/
	inx++;
 80020bc:	4b26      	ldr	r3, [pc, #152]	; (8002158 <decodeGGA+0x680>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	3301      	adds	r3, #1
 80020c2:	4a25      	ldr	r2, [pc, #148]	; (8002158 <decodeGGA+0x680>)
 80020c4:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;
 80020c6:	e004      	b.n	80020d2 <decodeGGA+0x5fa>
 80020c8:	4b23      	ldr	r3, [pc, #140]	; (8002158 <decodeGGA+0x680>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	3301      	adds	r3, #1
 80020ce:	4a22      	ldr	r2, [pc, #136]	; (8002158 <decodeGGA+0x680>)
 80020d0:	6013      	str	r3, [r2, #0]
 80020d2:	4b21      	ldr	r3, [pc, #132]	; (8002158 <decodeGGA+0x680>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	461a      	mov	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4413      	add	r3, r2
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	2b2c      	cmp	r3, #44	; 0x2c
 80020e0:	d1f2      	bne.n	80020c8 <decodeGGA+0x5f0>


	/*************** Altitude calculation ********************/
	inx++;
 80020e2:	4b1d      	ldr	r3, [pc, #116]	; (8002158 <decodeGGA+0x680>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	3301      	adds	r3, #1
 80020e8:	4a1b      	ldr	r2, [pc, #108]	; (8002158 <decodeGGA+0x680>)
 80020ea:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 80020ec:	f107 030c 	add.w	r3, r7, #12
 80020f0:	220c      	movs	r2, #12
 80020f2:	2100      	movs	r1, #0
 80020f4:	4618      	mov	r0, r3
 80020f6:	f00b ff99 	bl	800e02c <memset>
	i=0;
 80020fa:	2300      	movs	r3, #0
 80020fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')
 80020fe:	e013      	b.n	8002128 <decodeGGA+0x650>
	{
		buffer[i] = GGAbuffer[inx];
 8002100:	4b15      	ldr	r3, [pc, #84]	; (8002158 <decodeGGA+0x680>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	461a      	mov	r2, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	7819      	ldrb	r1, [r3, #0]
 800210c:	f107 020c 	add.w	r2, r7, #12
 8002110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002112:	4413      	add	r3, r2
 8002114:	460a      	mov	r2, r1
 8002116:	701a      	strb	r2, [r3, #0]
		i++;
 8002118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800211a:	3301      	adds	r3, #1
 800211c:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 800211e:	4b0e      	ldr	r3, [pc, #56]	; (8002158 <decodeGGA+0x680>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	3301      	adds	r3, #1
 8002124:	4a0c      	ldr	r2, [pc, #48]	; (8002158 <decodeGGA+0x680>)
 8002126:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8002128:	4b0b      	ldr	r3, [pc, #44]	; (8002158 <decodeGGA+0x680>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	461a      	mov	r2, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4413      	add	r3, r2
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	2b2c      	cmp	r3, #44	; 0x2c
 8002136:	d1e3      	bne.n	8002100 <decodeGGA+0x628>
	}
	num = (atoi(buffer));
 8002138:	f107 030c 	add.w	r3, r7, #12
 800213c:	4618      	mov	r0, r3
 800213e:	f00b ff23 	bl	800df88 <atoi>
 8002142:	4603      	mov	r3, r0
 8002144:	84fb      	strh	r3, [r7, #38]	; 0x26
	j = 0;
 8002146:	2300      	movs	r3, #0
 8002148:	62bb      	str	r3, [r7, #40]	; 0x28
	while (buffer[j] != '.') j++;
 800214a:	e00c      	b.n	8002166 <decodeGGA+0x68e>
 800214c:	f3af 8000 	nop.w
 8002150:	00000000 	.word	0x00000000
 8002154:	40240000 	.word	0x40240000
 8002158:	20000128 	.word	0x20000128
 800215c:	40590000 	.word	0x40590000
 8002160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002162:	3301      	adds	r3, #1
 8002164:	62bb      	str	r3, [r7, #40]	; 0x28
 8002166:	f107 020c 	add.w	r2, r7, #12
 800216a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800216c:	4413      	add	r3, r2
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	2b2e      	cmp	r3, #46	; 0x2e
 8002172:	d1f5      	bne.n	8002160 <decodeGGA+0x688>
	j++;
 8002174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002176:	3301      	adds	r3, #1
 8002178:	62bb      	str	r3, [r7, #40]	; 0x28
	declen = (strlen(buffer))-j;
 800217a:	f107 030c 	add.w	r3, r7, #12
 800217e:	4618      	mov	r0, r3
 8002180:	f7fe f846 	bl	8000210 <strlen>
 8002184:	4602      	mov	r2, r0
 8002186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	623b      	str	r3, [r7, #32]
	dec = atoi ((char *) buffer+j);
 800218c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800218e:	f107 020c 	add.w	r2, r7, #12
 8002192:	4413      	add	r3, r2
 8002194:	4618      	mov	r0, r3
 8002196:	f00b fef7 	bl	800df88 <atoi>
 800219a:	61f8      	str	r0, [r7, #28]
	lat = (num) + (dec/pow(10, (declen)));
 800219c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7fe f9df 	bl	8000564 <__aeabi_i2d>
 80021a6:	4604      	mov	r4, r0
 80021a8:	460d      	mov	r5, r1
 80021aa:	69f8      	ldr	r0, [r7, #28]
 80021ac:	f7fe f9da 	bl	8000564 <__aeabi_i2d>
 80021b0:	4680      	mov	r8, r0
 80021b2:	4689      	mov	r9, r1
 80021b4:	6a38      	ldr	r0, [r7, #32]
 80021b6:	f7fe f9d5 	bl	8000564 <__aeabi_i2d>
 80021ba:	4602      	mov	r2, r0
 80021bc:	460b      	mov	r3, r1
 80021be:	ec43 2b11 	vmov	d1, r2, r3
 80021c2:	ed9f 0b17 	vldr	d0, [pc, #92]	; 8002220 <decodeGGA+0x748>
 80021c6:	f00e fb43 	bl	8010850 <pow>
 80021ca:	ec53 2b10 	vmov	r2, r3, d0
 80021ce:	4640      	mov	r0, r8
 80021d0:	4649      	mov	r1, r9
 80021d2:	f7fe fb5b 	bl	800088c <__aeabi_ddiv>
 80021d6:	4602      	mov	r2, r0
 80021d8:	460b      	mov	r3, r1
 80021da:	4620      	mov	r0, r4
 80021dc:	4629      	mov	r1, r5
 80021de:	f7fe f875 	bl	80002cc <__adddf3>
 80021e2:	4602      	mov	r2, r0
 80021e4:	460b      	mov	r3, r1
 80021e6:	4610      	mov	r0, r2
 80021e8:	4619      	mov	r1, r3
 80021ea:	f7fe fd1d 	bl	8000c28 <__aeabi_d2f>
 80021ee:	4603      	mov	r3, r0
 80021f0:	61bb      	str	r3, [r7, #24]
	gga->alt.altitude = lat;
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	621a      	str	r2, [r3, #32]

	inx++;
 80021f8:	4b0b      	ldr	r3, [pc, #44]	; (8002228 <decodeGGA+0x750>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	3301      	adds	r3, #1
 80021fe:	4a0a      	ldr	r2, [pc, #40]	; (8002228 <decodeGGA+0x750>)
 8002200:	6013      	str	r3, [r2, #0]
	gga->alt.unit = GGAbuffer[inx];
 8002202:	4b09      	ldr	r3, [pc, #36]	; (8002228 <decodeGGA+0x750>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	461a      	mov	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4413      	add	r3, r2
 800220c:	781a      	ldrb	r2, [r3, #0]
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	return 0;
 8002214:	2300      	movs	r3, #0

}
 8002216:	4618      	mov	r0, r3
 8002218:	3730      	adds	r7, #48	; 0x30
 800221a:	46bd      	mov	sp, r7
 800221c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002220:	00000000 	.word	0x00000000
 8002224:	40240000 	.word	0x40240000
 8002228:	20000128 	.word	0x20000128
 800222c:	00000000 	.word	0x00000000

08002230 <decodeRMC>:


int decodeRMC (char *RMCbuffer, RMCSTRUCT *rmc)
{
 8002230:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002234:	b090      	sub	sp, #64	; 0x40
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
 800223a:	6039      	str	r1, [r7, #0]
	inx = 0;
 800223c:	4b94      	ldr	r3, [pc, #592]	; (8002490 <decodeRMC+0x260>)
 800223e:	2200      	movs	r2, #0
 8002240:	601a      	str	r2, [r3, #0]
	char buffer[12];
	int i = 0;
 8002242:	2300      	movs	r3, #0
 8002244:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMCbuffer[inx] != ',') inx++;  // 1st ,
 8002246:	e004      	b.n	8002252 <decodeRMC+0x22>
 8002248:	4b91      	ldr	r3, [pc, #580]	; (8002490 <decodeRMC+0x260>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	3301      	adds	r3, #1
 800224e:	4a90      	ldr	r2, [pc, #576]	; (8002490 <decodeRMC+0x260>)
 8002250:	6013      	str	r3, [r2, #0]
 8002252:	4b8f      	ldr	r3, [pc, #572]	; (8002490 <decodeRMC+0x260>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	461a      	mov	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	4413      	add	r3, r2
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	2b2c      	cmp	r3, #44	; 0x2c
 8002260:	d1f2      	bne.n	8002248 <decodeRMC+0x18>
	inx++;
 8002262:	4b8b      	ldr	r3, [pc, #556]	; (8002490 <decodeRMC+0x260>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	3301      	adds	r3, #1
 8002268:	4a89      	ldr	r2, [pc, #548]	; (8002490 <decodeRMC+0x260>)
 800226a:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // After time ,
 800226c:	e004      	b.n	8002278 <decodeRMC+0x48>
 800226e:	4b88      	ldr	r3, [pc, #544]	; (8002490 <decodeRMC+0x260>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	3301      	adds	r3, #1
 8002274:	4a86      	ldr	r2, [pc, #536]	; (8002490 <decodeRMC+0x260>)
 8002276:	6013      	str	r3, [r2, #0]
 8002278:	4b85      	ldr	r3, [pc, #532]	; (8002490 <decodeRMC+0x260>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	461a      	mov	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4413      	add	r3, r2
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	2b2c      	cmp	r3, #44	; 0x2c
 8002286:	d1f2      	bne.n	800226e <decodeRMC+0x3e>
	inx++;
 8002288:	4b81      	ldr	r3, [pc, #516]	; (8002490 <decodeRMC+0x260>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	3301      	adds	r3, #1
 800228e:	4a80      	ldr	r2, [pc, #512]	; (8002490 <decodeRMC+0x260>)
 8002290:	6013      	str	r3, [r2, #0]
	if (RMCbuffer[inx] == 'A')  // Here 'A' Indicates the data is valid, and 'V' indicates invalid data
 8002292:	4b7f      	ldr	r3, [pc, #508]	; (8002490 <decodeRMC+0x260>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	461a      	mov	r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4413      	add	r3, r2
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	2b41      	cmp	r3, #65	; 0x41
 80022a0:	d10d      	bne.n	80022be <decodeRMC+0x8e>
	{
		rmc->isValid = 1;
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	2201      	movs	r2, #1
 80022a6:	615a      	str	r2, [r3, #20]
	else
	{
		rmc->isValid =0;
		return 1;
	}
	inx++;
 80022a8:	4b79      	ldr	r3, [pc, #484]	; (8002490 <decodeRMC+0x260>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	3301      	adds	r3, #1
 80022ae:	4a78      	ldr	r2, [pc, #480]	; (8002490 <decodeRMC+0x260>)
 80022b0:	6013      	str	r3, [r2, #0]
	inx++;
 80022b2:	4b77      	ldr	r3, [pc, #476]	; (8002490 <decodeRMC+0x260>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	3301      	adds	r3, #1
 80022b8:	4a75      	ldr	r2, [pc, #468]	; (8002490 <decodeRMC+0x260>)
 80022ba:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after latitude,
 80022bc:	e009      	b.n	80022d2 <decodeRMC+0xa2>
		rmc->isValid =0;
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	2200      	movs	r2, #0
 80022c2:	615a      	str	r2, [r3, #20]
		return 1;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e1d8      	b.n	800267a <decodeRMC+0x44a>
	while (RMCbuffer[inx] != ',') inx++;  // after latitude,
 80022c8:	4b71      	ldr	r3, [pc, #452]	; (8002490 <decodeRMC+0x260>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	3301      	adds	r3, #1
 80022ce:	4a70      	ldr	r2, [pc, #448]	; (8002490 <decodeRMC+0x260>)
 80022d0:	6013      	str	r3, [r2, #0]
 80022d2:	4b6f      	ldr	r3, [pc, #444]	; (8002490 <decodeRMC+0x260>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	461a      	mov	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	4413      	add	r3, r2
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	2b2c      	cmp	r3, #44	; 0x2c
 80022e0:	d1f2      	bne.n	80022c8 <decodeRMC+0x98>
	inx++;
 80022e2:	4b6b      	ldr	r3, [pc, #428]	; (8002490 <decodeRMC+0x260>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	3301      	adds	r3, #1
 80022e8:	4a69      	ldr	r2, [pc, #420]	; (8002490 <decodeRMC+0x260>)
 80022ea:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after NS ,
 80022ec:	e004      	b.n	80022f8 <decodeRMC+0xc8>
 80022ee:	4b68      	ldr	r3, [pc, #416]	; (8002490 <decodeRMC+0x260>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	3301      	adds	r3, #1
 80022f4:	4a66      	ldr	r2, [pc, #408]	; (8002490 <decodeRMC+0x260>)
 80022f6:	6013      	str	r3, [r2, #0]
 80022f8:	4b65      	ldr	r3, [pc, #404]	; (8002490 <decodeRMC+0x260>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	461a      	mov	r2, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4413      	add	r3, r2
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	2b2c      	cmp	r3, #44	; 0x2c
 8002306:	d1f2      	bne.n	80022ee <decodeRMC+0xbe>
	inx++;
 8002308:	4b61      	ldr	r3, [pc, #388]	; (8002490 <decodeRMC+0x260>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	3301      	adds	r3, #1
 800230e:	4a60      	ldr	r2, [pc, #384]	; (8002490 <decodeRMC+0x260>)
 8002310:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after longitude ,
 8002312:	e004      	b.n	800231e <decodeRMC+0xee>
 8002314:	4b5e      	ldr	r3, [pc, #376]	; (8002490 <decodeRMC+0x260>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	3301      	adds	r3, #1
 800231a:	4a5d      	ldr	r2, [pc, #372]	; (8002490 <decodeRMC+0x260>)
 800231c:	6013      	str	r3, [r2, #0]
 800231e:	4b5c      	ldr	r3, [pc, #368]	; (8002490 <decodeRMC+0x260>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	461a      	mov	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	4413      	add	r3, r2
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	2b2c      	cmp	r3, #44	; 0x2c
 800232c:	d1f2      	bne.n	8002314 <decodeRMC+0xe4>
	inx++;
 800232e:	4b58      	ldr	r3, [pc, #352]	; (8002490 <decodeRMC+0x260>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	3301      	adds	r3, #1
 8002334:	4a56      	ldr	r2, [pc, #344]	; (8002490 <decodeRMC+0x260>)
 8002336:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after EW ,
 8002338:	e004      	b.n	8002344 <decodeRMC+0x114>
 800233a:	4b55      	ldr	r3, [pc, #340]	; (8002490 <decodeRMC+0x260>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	3301      	adds	r3, #1
 8002340:	4a53      	ldr	r2, [pc, #332]	; (8002490 <decodeRMC+0x260>)
 8002342:	6013      	str	r3, [r2, #0]
 8002344:	4b52      	ldr	r3, [pc, #328]	; (8002490 <decodeRMC+0x260>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	461a      	mov	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4413      	add	r3, r2
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	2b2c      	cmp	r3, #44	; 0x2c
 8002352:	d1f2      	bne.n	800233a <decodeRMC+0x10a>

	// Get Speed
	inx++;
 8002354:	4b4e      	ldr	r3, [pc, #312]	; (8002490 <decodeRMC+0x260>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	3301      	adds	r3, #1
 800235a:	4a4d      	ldr	r2, [pc, #308]	; (8002490 <decodeRMC+0x260>)
 800235c:	6013      	str	r3, [r2, #0]
	i=0;
 800235e:	2300      	movs	r3, #0
 8002360:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(buffer, '\0', 12);
 8002362:	f107 0308 	add.w	r3, r7, #8
 8002366:	220c      	movs	r2, #12
 8002368:	2100      	movs	r1, #0
 800236a:	4618      	mov	r0, r3
 800236c:	f00b fe5e 	bl	800e02c <memset>
	while (RMCbuffer[inx] != ',')
 8002370:	e013      	b.n	800239a <decodeRMC+0x16a>
	{
		buffer[i] = RMCbuffer[inx];
 8002372:	4b47      	ldr	r3, [pc, #284]	; (8002490 <decodeRMC+0x260>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	461a      	mov	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4413      	add	r3, r2
 800237c:	7819      	ldrb	r1, [r3, #0]
 800237e:	f107 0208 	add.w	r2, r7, #8
 8002382:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002384:	4413      	add	r3, r2
 8002386:	460a      	mov	r2, r1
 8002388:	701a      	strb	r2, [r3, #0]
		i++;
 800238a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800238c:	3301      	adds	r3, #1
 800238e:	63fb      	str	r3, [r7, #60]	; 0x3c
		inx++;
 8002390:	4b3f      	ldr	r3, [pc, #252]	; (8002490 <decodeRMC+0x260>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	3301      	adds	r3, #1
 8002396:	4a3e      	ldr	r2, [pc, #248]	; (8002490 <decodeRMC+0x260>)
 8002398:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',')
 800239a:	4b3d      	ldr	r3, [pc, #244]	; (8002490 <decodeRMC+0x260>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	461a      	mov	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	4413      	add	r3, r2
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	2b2c      	cmp	r3, #44	; 0x2c
 80023a8:	d1e3      	bne.n	8002372 <decodeRMC+0x142>
	}

	if (strlen (buffer) > 0){          // if the speed have some data
 80023aa:	f107 0308 	add.w	r3, r7, #8
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d056      	beq.n	8002462 <decodeRMC+0x232>
		int16_t num = (atoi(buffer));  // convert the data into the number
 80023b4:	f107 0308 	add.w	r3, r7, #8
 80023b8:	4618      	mov	r0, r3
 80023ba:	f00b fde5 	bl	800df88 <atoi>
 80023be:	4603      	mov	r3, r0
 80023c0:	867b      	strh	r3, [r7, #50]	; 0x32
		int j = 0;
 80023c2:	2300      	movs	r3, #0
 80023c4:	63bb      	str	r3, [r7, #56]	; 0x38
		while (buffer[j] != '.') j++;   // same as above
 80023c6:	e002      	b.n	80023ce <decodeRMC+0x19e>
 80023c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023ca:	3301      	adds	r3, #1
 80023cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80023ce:	f107 0208 	add.w	r2, r7, #8
 80023d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023d4:	4413      	add	r3, r2
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	2b2e      	cmp	r3, #46	; 0x2e
 80023da:	d1f5      	bne.n	80023c8 <decodeRMC+0x198>
		j++;
 80023dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023de:	3301      	adds	r3, #1
 80023e0:	63bb      	str	r3, [r7, #56]	; 0x38
		int declen = (strlen(buffer))-j;
 80023e2:	f107 0308 	add.w	r3, r7, #8
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7fd ff12 	bl	8000210 <strlen>
 80023ec:	4602      	mov	r2, r0
 80023ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	62fb      	str	r3, [r7, #44]	; 0x2c
		int dec = atoi ((char *) buffer+j);
 80023f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023f6:	f107 0208 	add.w	r2, r7, #8
 80023fa:	4413      	add	r3, r2
 80023fc:	4618      	mov	r0, r3
 80023fe:	f00b fdc3 	bl	800df88 <atoi>
 8002402:	62b8      	str	r0, [r7, #40]	; 0x28
		float lat = num + (dec/pow(10, (declen)));
 8002404:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002408:	4618      	mov	r0, r3
 800240a:	f7fe f8ab 	bl	8000564 <__aeabi_i2d>
 800240e:	4604      	mov	r4, r0
 8002410:	460d      	mov	r5, r1
 8002412:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002414:	f7fe f8a6 	bl	8000564 <__aeabi_i2d>
 8002418:	4680      	mov	r8, r0
 800241a:	4689      	mov	r9, r1
 800241c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800241e:	f7fe f8a1 	bl	8000564 <__aeabi_i2d>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	ec43 2b11 	vmov	d1, r2, r3
 800242a:	ed9f 0b17 	vldr	d0, [pc, #92]	; 8002488 <decodeRMC+0x258>
 800242e:	f00e fa0f 	bl	8010850 <pow>
 8002432:	ec53 2b10 	vmov	r2, r3, d0
 8002436:	4640      	mov	r0, r8
 8002438:	4649      	mov	r1, r9
 800243a:	f7fe fa27 	bl	800088c <__aeabi_ddiv>
 800243e:	4602      	mov	r2, r0
 8002440:	460b      	mov	r3, r1
 8002442:	4620      	mov	r0, r4
 8002444:	4629      	mov	r1, r5
 8002446:	f7fd ff41 	bl	80002cc <__adddf3>
 800244a:	4602      	mov	r2, r0
 800244c:	460b      	mov	r3, r1
 800244e:	4610      	mov	r0, r2
 8002450:	4619      	mov	r1, r3
 8002452:	f7fe fbe9 	bl	8000c28 <__aeabi_d2f>
 8002456:	4603      	mov	r3, r0
 8002458:	627b      	str	r3, [r7, #36]	; 0x24
		rmc->speed = lat;
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800245e:	60da      	str	r2, [r3, #12]
 8002460:	e003      	b.n	800246a <decodeRMC+0x23a>
	}
	else rmc->speed = 0;
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	f04f 0200 	mov.w	r2, #0
 8002468:	60da      	str	r2, [r3, #12]

	// Get Course
	inx++;
 800246a:	4b09      	ldr	r3, [pc, #36]	; (8002490 <decodeRMC+0x260>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	3301      	adds	r3, #1
 8002470:	4a07      	ldr	r2, [pc, #28]	; (8002490 <decodeRMC+0x260>)
 8002472:	6013      	str	r3, [r2, #0]
	i=0;
 8002474:	2300      	movs	r3, #0
 8002476:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(buffer, '\0', 12);
 8002478:	f107 0308 	add.w	r3, r7, #8
 800247c:	220c      	movs	r2, #12
 800247e:	2100      	movs	r1, #0
 8002480:	4618      	mov	r0, r3
 8002482:	f00b fdd3 	bl	800e02c <memset>
	while (RMCbuffer[inx] != ',')
 8002486:	e019      	b.n	80024bc <decodeRMC+0x28c>
 8002488:	00000000 	.word	0x00000000
 800248c:	40240000 	.word	0x40240000
 8002490:	20000128 	.word	0x20000128
	{
		buffer[i] = RMCbuffer[inx];
 8002494:	4b7e      	ldr	r3, [pc, #504]	; (8002690 <decodeRMC+0x460>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	461a      	mov	r2, r3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4413      	add	r3, r2
 800249e:	7819      	ldrb	r1, [r3, #0]
 80024a0:	f107 0208 	add.w	r2, r7, #8
 80024a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024a6:	4413      	add	r3, r2
 80024a8:	460a      	mov	r2, r1
 80024aa:	701a      	strb	r2, [r3, #0]
		i++;
 80024ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024ae:	3301      	adds	r3, #1
 80024b0:	63fb      	str	r3, [r7, #60]	; 0x3c
		inx++;
 80024b2:	4b77      	ldr	r3, [pc, #476]	; (8002690 <decodeRMC+0x460>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	3301      	adds	r3, #1
 80024b8:	4a75      	ldr	r2, [pc, #468]	; (8002690 <decodeRMC+0x460>)
 80024ba:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',')
 80024bc:	4b74      	ldr	r3, [pc, #464]	; (8002690 <decodeRMC+0x460>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	461a      	mov	r2, r3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4413      	add	r3, r2
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	2b2c      	cmp	r3, #44	; 0x2c
 80024ca:	d1e3      	bne.n	8002494 <decodeRMC+0x264>
	}

	if (strlen (buffer) > 0){  // if the course have some data
 80024cc:	f107 0308 	add.w	r3, r7, #8
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d056      	beq.n	8002584 <decodeRMC+0x354>
		int16_t num = (atoi(buffer));   // convert the course data into the number
 80024d6:	f107 0308 	add.w	r3, r7, #8
 80024da:	4618      	mov	r0, r3
 80024dc:	f00b fd54 	bl	800df88 <atoi>
 80024e0:	4603      	mov	r3, r0
 80024e2:	847b      	strh	r3, [r7, #34]	; 0x22
		int j = 0;
 80024e4:	2300      	movs	r3, #0
 80024e6:	637b      	str	r3, [r7, #52]	; 0x34
		while (buffer[j] != '.') j++;   // same as above
 80024e8:	e002      	b.n	80024f0 <decodeRMC+0x2c0>
 80024ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024ec:	3301      	adds	r3, #1
 80024ee:	637b      	str	r3, [r7, #52]	; 0x34
 80024f0:	f107 0208 	add.w	r2, r7, #8
 80024f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024f6:	4413      	add	r3, r2
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	2b2e      	cmp	r3, #46	; 0x2e
 80024fc:	d1f5      	bne.n	80024ea <decodeRMC+0x2ba>
		j++;
 80024fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002500:	3301      	adds	r3, #1
 8002502:	637b      	str	r3, [r7, #52]	; 0x34
		int declen = (strlen(buffer))-j;
 8002504:	f107 0308 	add.w	r3, r7, #8
 8002508:	4618      	mov	r0, r3
 800250a:	f7fd fe81 	bl	8000210 <strlen>
 800250e:	4602      	mov	r2, r0
 8002510:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	61fb      	str	r3, [r7, #28]
		int dec = atoi ((char *) buffer+j);
 8002516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002518:	f107 0208 	add.w	r2, r7, #8
 800251c:	4413      	add	r3, r2
 800251e:	4618      	mov	r0, r3
 8002520:	f00b fd32 	bl	800df88 <atoi>
 8002524:	61b8      	str	r0, [r7, #24]
		float lat = num + (dec/pow(10, (declen)));
 8002526:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800252a:	4618      	mov	r0, r3
 800252c:	f7fe f81a 	bl	8000564 <__aeabi_i2d>
 8002530:	4604      	mov	r4, r0
 8002532:	460d      	mov	r5, r1
 8002534:	69b8      	ldr	r0, [r7, #24]
 8002536:	f7fe f815 	bl	8000564 <__aeabi_i2d>
 800253a:	4680      	mov	r8, r0
 800253c:	4689      	mov	r9, r1
 800253e:	69f8      	ldr	r0, [r7, #28]
 8002540:	f7fe f810 	bl	8000564 <__aeabi_i2d>
 8002544:	4602      	mov	r2, r0
 8002546:	460b      	mov	r3, r1
 8002548:	ec43 2b11 	vmov	d1, r2, r3
 800254c:	ed9f 0b4e 	vldr	d0, [pc, #312]	; 8002688 <decodeRMC+0x458>
 8002550:	f00e f97e 	bl	8010850 <pow>
 8002554:	ec53 2b10 	vmov	r2, r3, d0
 8002558:	4640      	mov	r0, r8
 800255a:	4649      	mov	r1, r9
 800255c:	f7fe f996 	bl	800088c <__aeabi_ddiv>
 8002560:	4602      	mov	r2, r0
 8002562:	460b      	mov	r3, r1
 8002564:	4620      	mov	r0, r4
 8002566:	4629      	mov	r1, r5
 8002568:	f7fd feb0 	bl	80002cc <__adddf3>
 800256c:	4602      	mov	r2, r0
 800256e:	460b      	mov	r3, r1
 8002570:	4610      	mov	r0, r2
 8002572:	4619      	mov	r1, r3
 8002574:	f7fe fb58 	bl	8000c28 <__aeabi_d2f>
 8002578:	4603      	mov	r3, r0
 800257a:	617b      	str	r3, [r7, #20]
		rmc->course = lat;
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	697a      	ldr	r2, [r7, #20]
 8002580:	611a      	str	r2, [r3, #16]
 8002582:	e003      	b.n	800258c <decodeRMC+0x35c>
	}
	else
		{
			rmc->course = 0;
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	f04f 0200 	mov.w	r2, #0
 800258a:	611a      	str	r2, [r3, #16]
		}

	// Get Date
	inx++;
 800258c:	4b40      	ldr	r3, [pc, #256]	; (8002690 <decodeRMC+0x460>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	3301      	adds	r3, #1
 8002592:	4a3f      	ldr	r2, [pc, #252]	; (8002690 <decodeRMC+0x460>)
 8002594:	6013      	str	r3, [r2, #0]
	i=0;
 8002596:	2300      	movs	r3, #0
 8002598:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(buffer, '\0', 12);
 800259a:	f107 0308 	add.w	r3, r7, #8
 800259e:	220c      	movs	r2, #12
 80025a0:	2100      	movs	r1, #0
 80025a2:	4618      	mov	r0, r3
 80025a4:	f00b fd42 	bl	800e02c <memset>
	while (RMCbuffer[inx] != ',')
 80025a8:	e013      	b.n	80025d2 <decodeRMC+0x3a2>
	{
		buffer[i] = RMCbuffer[inx];
 80025aa:	4b39      	ldr	r3, [pc, #228]	; (8002690 <decodeRMC+0x460>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	461a      	mov	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4413      	add	r3, r2
 80025b4:	7819      	ldrb	r1, [r3, #0]
 80025b6:	f107 0208 	add.w	r2, r7, #8
 80025ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025bc:	4413      	add	r3, r2
 80025be:	460a      	mov	r2, r1
 80025c0:	701a      	strb	r2, [r3, #0]
		i++;
 80025c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025c4:	3301      	adds	r3, #1
 80025c6:	63fb      	str	r3, [r7, #60]	; 0x3c
		inx++;
 80025c8:	4b31      	ldr	r3, [pc, #196]	; (8002690 <decodeRMC+0x460>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	3301      	adds	r3, #1
 80025ce:	4a30      	ldr	r2, [pc, #192]	; (8002690 <decodeRMC+0x460>)
 80025d0:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',')
 80025d2:	4b2f      	ldr	r3, [pc, #188]	; (8002690 <decodeRMC+0x460>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	461a      	mov	r2, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4413      	add	r3, r2
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	2b2c      	cmp	r3, #44	; 0x2c
 80025e0:	d1e3      	bne.n	80025aa <decodeRMC+0x37a>
	}

	// Date in the format 280222
	day = atoi(buffer)/10000;  // extract 28
 80025e2:	f107 0308 	add.w	r3, r7, #8
 80025e6:	4618      	mov	r0, r3
 80025e8:	f00b fcce 	bl	800df88 <atoi>
 80025ec:	4603      	mov	r3, r0
 80025ee:	4a29      	ldr	r2, [pc, #164]	; (8002694 <decodeRMC+0x464>)
 80025f0:	fb82 1203 	smull	r1, r2, r2, r3
 80025f4:	1312      	asrs	r2, r2, #12
 80025f6:	17db      	asrs	r3, r3, #31
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	4a27      	ldr	r2, [pc, #156]	; (8002698 <decodeRMC+0x468>)
 80025fc:	6013      	str	r3, [r2, #0]
	mon = (atoi(buffer)/100)%100;  // extract 02
 80025fe:	f107 0308 	add.w	r3, r7, #8
 8002602:	4618      	mov	r0, r3
 8002604:	f00b fcc0 	bl	800df88 <atoi>
 8002608:	4603      	mov	r3, r0
 800260a:	4a24      	ldr	r2, [pc, #144]	; (800269c <decodeRMC+0x46c>)
 800260c:	fb82 1203 	smull	r1, r2, r2, r3
 8002610:	1152      	asrs	r2, r2, #5
 8002612:	17db      	asrs	r3, r3, #31
 8002614:	1ad2      	subs	r2, r2, r3
 8002616:	4b21      	ldr	r3, [pc, #132]	; (800269c <decodeRMC+0x46c>)
 8002618:	fb83 1302 	smull	r1, r3, r3, r2
 800261c:	1159      	asrs	r1, r3, #5
 800261e:	17d3      	asrs	r3, r2, #31
 8002620:	1acb      	subs	r3, r1, r3
 8002622:	2164      	movs	r1, #100	; 0x64
 8002624:	fb01 f303 	mul.w	r3, r1, r3
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	4a1d      	ldr	r2, [pc, #116]	; (80026a0 <decodeRMC+0x470>)
 800262c:	6013      	str	r3, [r2, #0]
	yr = atoi(buffer)%100;  // extract 22
 800262e:	f107 0308 	add.w	r3, r7, #8
 8002632:	4618      	mov	r0, r3
 8002634:	f00b fca8 	bl	800df88 <atoi>
 8002638:	4602      	mov	r2, r0
 800263a:	4b18      	ldr	r3, [pc, #96]	; (800269c <decodeRMC+0x46c>)
 800263c:	fb83 1302 	smull	r1, r3, r3, r2
 8002640:	1159      	asrs	r1, r3, #5
 8002642:	17d3      	asrs	r3, r2, #31
 8002644:	1acb      	subs	r3, r1, r3
 8002646:	2164      	movs	r1, #100	; 0x64
 8002648:	fb01 f303 	mul.w	r3, r1, r3
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	4a15      	ldr	r2, [pc, #84]	; (80026a4 <decodeRMC+0x474>)
 8002650:	6013      	str	r3, [r2, #0]

	day = day+daychange;   // correction due to GMT shift
 8002652:	4b11      	ldr	r3, [pc, #68]	; (8002698 <decodeRMC+0x468>)
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	4b14      	ldr	r3, [pc, #80]	; (80026a8 <decodeRMC+0x478>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4413      	add	r3, r2
 800265c:	4a0e      	ldr	r2, [pc, #56]	; (8002698 <decodeRMC+0x468>)
 800265e:	6013      	str	r3, [r2, #0]

	// save the data into the structure
	rmc->date.Day = day;
 8002660:	4b0d      	ldr	r3, [pc, #52]	; (8002698 <decodeRMC+0x468>)
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	601a      	str	r2, [r3, #0]
	rmc->date.Mon = mon;
 8002668:	4b0d      	ldr	r3, [pc, #52]	; (80026a0 <decodeRMC+0x470>)
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	605a      	str	r2, [r3, #4]
	rmc->date.Yr = yr;
 8002670:	4b0c      	ldr	r3, [pc, #48]	; (80026a4 <decodeRMC+0x474>)
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	609a      	str	r2, [r3, #8]

	return 0;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3740      	adds	r7, #64	; 0x40
 800267e:	46bd      	mov	sp, r7
 8002680:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002684:	f3af 8000 	nop.w
 8002688:	00000000 	.word	0x00000000
 800268c:	40240000 	.word	0x40240000
 8002690:	20000128 	.word	0x20000128
 8002694:	68db8bad 	.word	0x68db8bad
 8002698:	20000134 	.word	0x20000134
 800269c:	51eb851f 	.word	0x51eb851f
 80026a0:	20000138 	.word	0x20000138
 80026a4:	2000013c 	.word	0x2000013c
 80026a8:	20000140 	.word	0x20000140

080026ac <decToBcd>:
extern TIME_Handle time;
extern union Transmission trans1;

// Convert normal decimal numbers to binary coded decimal
uint8_t decToBcd(int val)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  return (uint8_t)( (val/10*16) + (val%10) );
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4a0f      	ldr	r2, [pc, #60]	; (80026f4 <decToBcd+0x48>)
 80026b8:	fb82 1203 	smull	r1, r2, r2, r3
 80026bc:	1092      	asrs	r2, r2, #2
 80026be:	17db      	asrs	r3, r3, #31
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	011b      	lsls	r3, r3, #4
 80026c6:	b2d8      	uxtb	r0, r3
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	4b0a      	ldr	r3, [pc, #40]	; (80026f4 <decToBcd+0x48>)
 80026cc:	fb83 1302 	smull	r1, r3, r3, r2
 80026d0:	1099      	asrs	r1, r3, #2
 80026d2:	17d3      	asrs	r3, r2, #31
 80026d4:	1ac9      	subs	r1, r1, r3
 80026d6:	460b      	mov	r3, r1
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	440b      	add	r3, r1
 80026dc:	005b      	lsls	r3, r3, #1
 80026de:	1ad1      	subs	r1, r2, r3
 80026e0:	b2cb      	uxtb	r3, r1
 80026e2:	4403      	add	r3, r0
 80026e4:	b2db      	uxtb	r3, r3
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	66666667 	.word	0x66666667

080026f8 <bcdToDec>:
// Convert binary coded decimal to normal decimal numbers
int bcdToDec(uint8_t val)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	71fb      	strb	r3, [r7, #7]
  return (int)( (val/16*10) + (val%16) );
 8002702:	79fb      	ldrb	r3, [r7, #7]
 8002704:	091b      	lsrs	r3, r3, #4
 8002706:	b2db      	uxtb	r3, r3
 8002708:	461a      	mov	r2, r3
 800270a:	4613      	mov	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	4413      	add	r3, r2
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	461a      	mov	r2, r3
 8002714:	79fb      	ldrb	r3, [r7, #7]
 8002716:	f003 030f 	and.w	r3, r3, #15
 800271a:	4413      	add	r3, r2
}
 800271c:	4618      	mov	r0, r3
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <Set_Time>:

void Set_Time (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow, uint8_t dom, uint8_t month, uint8_t year)
{
 8002728:	b590      	push	{r4, r7, lr}
 800272a:	b089      	sub	sp, #36	; 0x24
 800272c:	af04      	add	r7, sp, #16
 800272e:	4604      	mov	r4, r0
 8002730:	4608      	mov	r0, r1
 8002732:	4611      	mov	r1, r2
 8002734:	461a      	mov	r2, r3
 8002736:	4623      	mov	r3, r4
 8002738:	71fb      	strb	r3, [r7, #7]
 800273a:	4603      	mov	r3, r0
 800273c:	71bb      	strb	r3, [r7, #6]
 800273e:	460b      	mov	r3, r1
 8002740:	717b      	strb	r3, [r7, #5]
 8002742:	4613      	mov	r3, r2
 8002744:	713b      	strb	r3, [r7, #4]
	uint8_t set_time[7];
	set_time[0] = decToBcd(sec);
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	4618      	mov	r0, r3
 800274a:	f7ff ffaf 	bl	80026ac <decToBcd>
 800274e:	4603      	mov	r3, r0
 8002750:	723b      	strb	r3, [r7, #8]
	set_time[1] = decToBcd(min);
 8002752:	79bb      	ldrb	r3, [r7, #6]
 8002754:	4618      	mov	r0, r3
 8002756:	f7ff ffa9 	bl	80026ac <decToBcd>
 800275a:	4603      	mov	r3, r0
 800275c:	727b      	strb	r3, [r7, #9]
	set_time[2] = decToBcd(hour);
 800275e:	797b      	ldrb	r3, [r7, #5]
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff ffa3 	bl	80026ac <decToBcd>
 8002766:	4603      	mov	r3, r0
 8002768:	72bb      	strb	r3, [r7, #10]
	set_time[3] = decToBcd(dow);
 800276a:	793b      	ldrb	r3, [r7, #4]
 800276c:	4618      	mov	r0, r3
 800276e:	f7ff ff9d 	bl	80026ac <decToBcd>
 8002772:	4603      	mov	r3, r0
 8002774:	72fb      	strb	r3, [r7, #11]
	set_time[4] = decToBcd(dom);
 8002776:	f897 3020 	ldrb.w	r3, [r7, #32]
 800277a:	4618      	mov	r0, r3
 800277c:	f7ff ff96 	bl	80026ac <decToBcd>
 8002780:	4603      	mov	r3, r0
 8002782:	733b      	strb	r3, [r7, #12]
	set_time[5] = decToBcd(month);
 8002784:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002788:	4618      	mov	r0, r3
 800278a:	f7ff ff8f 	bl	80026ac <decToBcd>
 800278e:	4603      	mov	r3, r0
 8002790:	737b      	strb	r3, [r7, #13]
	set_time[6] = decToBcd(year);
 8002792:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002796:	4618      	mov	r0, r3
 8002798:	f7ff ff88 	bl	80026ac <decToBcd>
 800279c:	4603      	mov	r3, r0
 800279e:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(&hi2c3, DS3231_ADDRESS, 0x00, 1, set_time, 7, 1000);
 80027a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027a4:	9302      	str	r3, [sp, #8]
 80027a6:	2307      	movs	r3, #7
 80027a8:	9301      	str	r3, [sp, #4]
 80027aa:	f107 0308 	add.w	r3, r7, #8
 80027ae:	9300      	str	r3, [sp, #0]
 80027b0:	2301      	movs	r3, #1
 80027b2:	2200      	movs	r2, #0
 80027b4:	21d0      	movs	r1, #208	; 0xd0
 80027b6:	4803      	ldr	r0, [pc, #12]	; (80027c4 <Set_Time+0x9c>)
 80027b8:	f004 fa6a 	bl	8006c90 <HAL_I2C_Mem_Write>
}
 80027bc:	bf00      	nop
 80027be:	3714      	adds	r7, #20
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd90      	pop	{r4, r7, pc}
 80027c4:	20000298 	.word	0x20000298

080027c8 <Get_Time>:
void Get_Time (void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af04      	add	r7, sp, #16
	uint8_t get_time[7];
	HAL_I2C_Mem_Read(&hi2c3, DS3231_ADDRESS, 0x00, 1, get_time, 7, 1000);
 80027ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027d2:	9302      	str	r3, [sp, #8]
 80027d4:	2307      	movs	r3, #7
 80027d6:	9301      	str	r3, [sp, #4]
 80027d8:	463b      	mov	r3, r7
 80027da:	9300      	str	r3, [sp, #0]
 80027dc:	2301      	movs	r3, #1
 80027de:	2200      	movs	r2, #0
 80027e0:	21d0      	movs	r1, #208	; 0xd0
 80027e2:	481f      	ldr	r0, [pc, #124]	; (8002860 <Get_Time+0x98>)
 80027e4:	f004 fb4e 	bl	8006e84 <HAL_I2C_Mem_Read>
	time.seconds = bcdToDec(get_time[0]);
 80027e8:	783b      	ldrb	r3, [r7, #0]
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7ff ff84 	bl	80026f8 <bcdToDec>
 80027f0:	4603      	mov	r3, r0
 80027f2:	b2da      	uxtb	r2, r3
 80027f4:	4b1b      	ldr	r3, [pc, #108]	; (8002864 <Get_Time+0x9c>)
 80027f6:	701a      	strb	r2, [r3, #0]
	time.minutes = bcdToDec(get_time[1]);
 80027f8:	787b      	ldrb	r3, [r7, #1]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff ff7c 	bl	80026f8 <bcdToDec>
 8002800:	4603      	mov	r3, r0
 8002802:	b2da      	uxtb	r2, r3
 8002804:	4b17      	ldr	r3, [pc, #92]	; (8002864 <Get_Time+0x9c>)
 8002806:	705a      	strb	r2, [r3, #1]
	time.hour = bcdToDec(get_time[2]);
 8002808:	78bb      	ldrb	r3, [r7, #2]
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff ff74 	bl	80026f8 <bcdToDec>
 8002810:	4603      	mov	r3, r0
 8002812:	b2da      	uxtb	r2, r3
 8002814:	4b13      	ldr	r3, [pc, #76]	; (8002864 <Get_Time+0x9c>)
 8002816:	709a      	strb	r2, [r3, #2]
	time.dayofweek = bcdToDec(get_time[3]);
 8002818:	78fb      	ldrb	r3, [r7, #3]
 800281a:	4618      	mov	r0, r3
 800281c:	f7ff ff6c 	bl	80026f8 <bcdToDec>
 8002820:	4603      	mov	r3, r0
 8002822:	b2da      	uxtb	r2, r3
 8002824:	4b0f      	ldr	r3, [pc, #60]	; (8002864 <Get_Time+0x9c>)
 8002826:	70da      	strb	r2, [r3, #3]
	time.dayofmonth = bcdToDec(get_time[4]);
 8002828:	793b      	ldrb	r3, [r7, #4]
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff ff64 	bl	80026f8 <bcdToDec>
 8002830:	4603      	mov	r3, r0
 8002832:	b2da      	uxtb	r2, r3
 8002834:	4b0b      	ldr	r3, [pc, #44]	; (8002864 <Get_Time+0x9c>)
 8002836:	711a      	strb	r2, [r3, #4]
	time.month = bcdToDec(get_time[5]);
 8002838:	797b      	ldrb	r3, [r7, #5]
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff ff5c 	bl	80026f8 <bcdToDec>
 8002840:	4603      	mov	r3, r0
 8002842:	b2da      	uxtb	r2, r3
 8002844:	4b07      	ldr	r3, [pc, #28]	; (8002864 <Get_Time+0x9c>)
 8002846:	715a      	strb	r2, [r3, #5]
	time.year = bcdToDec(get_time[6]);
 8002848:	79bb      	ldrb	r3, [r7, #6]
 800284a:	4618      	mov	r0, r3
 800284c:	f7ff ff54 	bl	80026f8 <bcdToDec>
 8002850:	4603      	mov	r3, r0
 8002852:	b2da      	uxtb	r2, r3
 8002854:	4b03      	ldr	r3, [pc, #12]	; (8002864 <Get_Time+0x9c>)
 8002856:	719a      	strb	r2, [r3, #6]

}
 8002858:	bf00      	nop
 800285a:	3708      	adds	r7, #8
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	20000298 	.word	0x20000298
 8002864:	2000067c 	.word	0x2000067c

08002868 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 800286c:	2200      	movs	r2, #0
 800286e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002872:	4804      	ldr	r0, [pc, #16]	; (8002884 <SELECT+0x1c>)
 8002874:	f004 f8ae 	bl	80069d4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002878:	2001      	movs	r0, #1
 800287a:	f002 fda5 	bl	80053c8 <HAL_Delay>
}
 800287e:	bf00      	nop
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	40020400 	.word	0x40020400

08002888 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 800288c:	2201      	movs	r2, #1
 800288e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002892:	4804      	ldr	r0, [pc, #16]	; (80028a4 <DESELECT+0x1c>)
 8002894:	f004 f89e 	bl	80069d4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002898:	2001      	movs	r0, #1
 800289a:	f002 fd95 	bl	80053c8 <HAL_Delay>
}
 800289e:	bf00      	nop
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	40020400 	.word	0x40020400

080028a8 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	4603      	mov	r3, r0
 80028b0:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80028b2:	bf00      	nop
 80028b4:	4b08      	ldr	r3, [pc, #32]	; (80028d8 <SPI_TxByte+0x30>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d1f8      	bne.n	80028b4 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80028c2:	1df9      	adds	r1, r7, #7
 80028c4:	2364      	movs	r3, #100	; 0x64
 80028c6:	2201      	movs	r2, #1
 80028c8:	4803      	ldr	r0, [pc, #12]	; (80028d8 <SPI_TxByte+0x30>)
 80028ca:	f005 ff1e 	bl	800870a <HAL_SPI_Transmit>
}
 80028ce:	bf00      	nop
 80028d0:	3708      	adds	r7, #8
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	20000344 	.word	0x20000344

080028dc <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	460b      	mov	r3, r1
 80028e6:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80028e8:	bf00      	nop
 80028ea:	4b08      	ldr	r3, [pc, #32]	; (800290c <SPI_TxBuffer+0x30>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f003 0302 	and.w	r3, r3, #2
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d1f8      	bne.n	80028ea <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80028f8:	887a      	ldrh	r2, [r7, #2]
 80028fa:	2364      	movs	r3, #100	; 0x64
 80028fc:	6879      	ldr	r1, [r7, #4]
 80028fe:	4803      	ldr	r0, [pc, #12]	; (800290c <SPI_TxBuffer+0x30>)
 8002900:	f005 ff03 	bl	800870a <HAL_SPI_Transmit>
}
 8002904:	bf00      	nop
 8002906:	3708      	adds	r7, #8
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	20000344 	.word	0x20000344

08002910 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8002916:	23ff      	movs	r3, #255	; 0xff
 8002918:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800291a:	bf00      	nop
 800291c:	4b09      	ldr	r3, [pc, #36]	; (8002944 <SPI_RxByte+0x34>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b02      	cmp	r3, #2
 8002928:	d1f8      	bne.n	800291c <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800292a:	1dba      	adds	r2, r7, #6
 800292c:	1df9      	adds	r1, r7, #7
 800292e:	2364      	movs	r3, #100	; 0x64
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	2301      	movs	r3, #1
 8002934:	4803      	ldr	r0, [pc, #12]	; (8002944 <SPI_RxByte+0x34>)
 8002936:	f006 f935 	bl	8008ba4 <HAL_SPI_TransmitReceive>

	return data;
 800293a:	79bb      	ldrb	r3, [r7, #6]
}
 800293c:	4618      	mov	r0, r3
 800293e:	3708      	adds	r7, #8
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	20000344 	.word	0x20000344

08002948 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8002950:	f7ff ffde 	bl	8002910 <SPI_RxByte>
 8002954:	4603      	mov	r3, r0
 8002956:	461a      	mov	r2, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	701a      	strb	r2, [r3, #0]
}
 800295c:	bf00      	nop
 800295e:	3708      	adds	r7, #8
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 800296a:	4b0a      	ldr	r3, [pc, #40]	; (8002994 <SD_ReadyWait+0x30>)
 800296c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002970:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8002972:	f7ff ffcd 	bl	8002910 <SPI_RxByte>
 8002976:	4603      	mov	r3, r0
 8002978:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 800297a:	79fb      	ldrb	r3, [r7, #7]
 800297c:	2bff      	cmp	r3, #255	; 0xff
 800297e:	d004      	beq.n	800298a <SD_ReadyWait+0x26>
 8002980:	4b04      	ldr	r3, [pc, #16]	; (8002994 <SD_ReadyWait+0x30>)
 8002982:	881b      	ldrh	r3, [r3, #0]
 8002984:	b29b      	uxth	r3, r3
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1f3      	bne.n	8002972 <SD_ReadyWait+0xe>

	return res;
 800298a:	79fb      	ldrb	r3, [r7, #7]
}
 800298c:	4618      	mov	r0, r3
 800298e:	3708      	adds	r7, #8
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	200027fa 	.word	0x200027fa

08002998 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 800299e:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80029a2:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 80029a4:	f7ff ff70 	bl	8002888 <DESELECT>
	for(int i = 0; i < 10; i++)
 80029a8:	2300      	movs	r3, #0
 80029aa:	60bb      	str	r3, [r7, #8]
 80029ac:	e005      	b.n	80029ba <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80029ae:	20ff      	movs	r0, #255	; 0xff
 80029b0:	f7ff ff7a 	bl	80028a8 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	3301      	adds	r3, #1
 80029b8:	60bb      	str	r3, [r7, #8]
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	2b09      	cmp	r3, #9
 80029be:	ddf6      	ble.n	80029ae <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 80029c0:	f7ff ff52 	bl	8002868 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 80029c4:	2340      	movs	r3, #64	; 0x40
 80029c6:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 80029c8:	2300      	movs	r3, #0
 80029ca:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 80029cc:	2300      	movs	r3, #0
 80029ce:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 80029d0:	2300      	movs	r3, #0
 80029d2:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80029d4:	2300      	movs	r3, #0
 80029d6:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80029d8:	2395      	movs	r3, #149	; 0x95
 80029da:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 80029dc:	463b      	mov	r3, r7
 80029de:	2106      	movs	r1, #6
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7ff ff7b 	bl	80028dc <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 80029e6:	e002      	b.n	80029ee <SD_PowerOn+0x56>
	{
		cnt--;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	3b01      	subs	r3, #1
 80029ec:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 80029ee:	f7ff ff8f 	bl	8002910 <SPI_RxByte>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d002      	beq.n	80029fe <SD_PowerOn+0x66>
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1f4      	bne.n	80029e8 <SD_PowerOn+0x50>
	}

	DESELECT();
 80029fe:	f7ff ff43 	bl	8002888 <DESELECT>
	SPI_TxByte(0XFF);
 8002a02:	20ff      	movs	r0, #255	; 0xff
 8002a04:	f7ff ff50 	bl	80028a8 <SPI_TxByte>

	PowerFlag = 1;
 8002a08:	4b03      	ldr	r3, [pc, #12]	; (8002a18 <SD_PowerOn+0x80>)
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	701a      	strb	r2, [r3, #0]
}
 8002a0e:	bf00      	nop
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	20000145 	.word	0x20000145

08002a1c <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8002a20:	4b03      	ldr	r3, [pc, #12]	; (8002a30 <SD_PowerOff+0x14>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	701a      	strb	r2, [r3, #0]
}
 8002a26:	bf00      	nop
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr
 8002a30:	20000145 	.word	0x20000145

08002a34 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 8002a34:	b480      	push	{r7}
 8002a36:	af00      	add	r7, sp, #0
	return PowerFlag;
 8002a38:	4b03      	ldr	r3, [pc, #12]	; (8002a48 <SD_CheckPower+0x14>)
 8002a3a:	781b      	ldrb	r3, [r3, #0]
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	20000145 	.word	0x20000145

08002a4c <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8002a56:	4b14      	ldr	r3, [pc, #80]	; (8002aa8 <SD_RxDataBlock+0x5c>)
 8002a58:	22c8      	movs	r2, #200	; 0xc8
 8002a5a:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8002a5c:	f7ff ff58 	bl	8002910 <SPI_RxByte>
 8002a60:	4603      	mov	r3, r0
 8002a62:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8002a64:	7bfb      	ldrb	r3, [r7, #15]
 8002a66:	2bff      	cmp	r3, #255	; 0xff
 8002a68:	d104      	bne.n	8002a74 <SD_RxDataBlock+0x28>
 8002a6a:	4b0f      	ldr	r3, [pc, #60]	; (8002aa8 <SD_RxDataBlock+0x5c>)
 8002a6c:	881b      	ldrh	r3, [r3, #0]
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1f3      	bne.n	8002a5c <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8002a74:	7bfb      	ldrb	r3, [r7, #15]
 8002a76:	2bfe      	cmp	r3, #254	; 0xfe
 8002a78:	d001      	beq.n	8002a7e <SD_RxDataBlock+0x32>
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	e00f      	b.n	8002a9e <SD_RxDataBlock+0x52>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	1c5a      	adds	r2, r3, #1
 8002a82:	607a      	str	r2, [r7, #4]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff ff5f 	bl	8002948 <SPI_RxBytePtr>
	} while(len--);
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	1e5a      	subs	r2, r3, #1
 8002a8e:	603a      	str	r2, [r7, #0]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1f4      	bne.n	8002a7e <SD_RxDataBlock+0x32>

	/* discard CRC */
	SPI_RxByte();
 8002a94:	f7ff ff3c 	bl	8002910 <SPI_RxByte>
	SPI_RxByte();
 8002a98:	f7ff ff3a 	bl	8002910 <SPI_RxByte>

	return TRUE;
 8002a9c:	2301      	movs	r3, #1
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3710      	adds	r7, #16
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	200027f8 	.word	0x200027f8

08002aac <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8002abc:	f7ff ff52 	bl	8002964 <SD_ReadyWait>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2bff      	cmp	r3, #255	; 0xff
 8002ac4:	d001      	beq.n	8002aca <SD_TxDataBlock+0x1e>
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	e02f      	b.n	8002b2a <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 8002aca:	78fb      	ldrb	r3, [r7, #3]
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7ff feeb 	bl	80028a8 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8002ad2:	78fb      	ldrb	r3, [r7, #3]
 8002ad4:	2bfd      	cmp	r3, #253	; 0xfd
 8002ad6:	d020      	beq.n	8002b1a <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8002ad8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f7ff fefd 	bl	80028dc <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8002ae2:	f7ff ff15 	bl	8002910 <SPI_RxByte>
		SPI_RxByte();
 8002ae6:	f7ff ff13 	bl	8002910 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 8002aea:	e00b      	b.n	8002b04 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8002aec:	f7ff ff10 	bl	8002910 <SPI_RxByte>
 8002af0:	4603      	mov	r3, r0
 8002af2:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8002af4:	7bfb      	ldrb	r3, [r7, #15]
 8002af6:	f003 031f 	and.w	r3, r3, #31
 8002afa:	2b05      	cmp	r3, #5
 8002afc:	d006      	beq.n	8002b0c <SD_TxDataBlock+0x60>
			i++;
 8002afe:	7bbb      	ldrb	r3, [r7, #14]
 8002b00:	3301      	adds	r3, #1
 8002b02:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8002b04:	7bbb      	ldrb	r3, [r7, #14]
 8002b06:	2b40      	cmp	r3, #64	; 0x40
 8002b08:	d9f0      	bls.n	8002aec <SD_TxDataBlock+0x40>
 8002b0a:	e000      	b.n	8002b0e <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8002b0c:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8002b0e:	bf00      	nop
 8002b10:	f7ff fefe 	bl	8002910 <SPI_RxByte>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d0fa      	beq.n	8002b10 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8002b1a:	7bfb      	ldrb	r3, [r7, #15]
 8002b1c:	f003 031f 	and.w	r3, r3, #31
 8002b20:	2b05      	cmp	r3, #5
 8002b22:	d101      	bne.n	8002b28 <SD_TxDataBlock+0x7c>
 8002b24:	2301      	movs	r3, #1
 8002b26:	e000      	b.n	8002b2a <SD_TxDataBlock+0x7e>

	return FALSE;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b084      	sub	sp, #16
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	4603      	mov	r3, r0
 8002b3a:	6039      	str	r1, [r7, #0]
 8002b3c:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8002b3e:	f7ff ff11 	bl	8002964 <SD_ReadyWait>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2bff      	cmp	r3, #255	; 0xff
 8002b46:	d001      	beq.n	8002b4c <SD_SendCmd+0x1a>
 8002b48:	23ff      	movs	r3, #255	; 0xff
 8002b4a:	e042      	b.n	8002bd2 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8002b4c:	79fb      	ldrb	r3, [r7, #7]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7ff feaa 	bl	80028a8 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	0e1b      	lsrs	r3, r3, #24
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff fea4 	bl	80028a8 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	0c1b      	lsrs	r3, r3, #16
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff fe9e 	bl	80028a8 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	0a1b      	lsrs	r3, r3, #8
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7ff fe98 	bl	80028a8 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7ff fe93 	bl	80028a8 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8002b82:	79fb      	ldrb	r3, [r7, #7]
 8002b84:	2b40      	cmp	r3, #64	; 0x40
 8002b86:	d102      	bne.n	8002b8e <SD_SendCmd+0x5c>
 8002b88:	2395      	movs	r3, #149	; 0x95
 8002b8a:	73fb      	strb	r3, [r7, #15]
 8002b8c:	e007      	b.n	8002b9e <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8002b8e:	79fb      	ldrb	r3, [r7, #7]
 8002b90:	2b48      	cmp	r3, #72	; 0x48
 8002b92:	d102      	bne.n	8002b9a <SD_SendCmd+0x68>
 8002b94:	2387      	movs	r3, #135	; 0x87
 8002b96:	73fb      	strb	r3, [r7, #15]
 8002b98:	e001      	b.n	8002b9e <SD_SendCmd+0x6c>
	else crc = 1;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 8002b9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff fe81 	bl	80028a8 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8002ba6:	79fb      	ldrb	r3, [r7, #7]
 8002ba8:	2b4c      	cmp	r3, #76	; 0x4c
 8002baa:	d101      	bne.n	8002bb0 <SD_SendCmd+0x7e>
 8002bac:	f7ff feb0 	bl	8002910 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8002bb0:	230a      	movs	r3, #10
 8002bb2:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8002bb4:	f7ff feac 	bl	8002910 <SPI_RxByte>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8002bbc:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	da05      	bge.n	8002bd0 <SD_SendCmd+0x9e>
 8002bc4:	7bbb      	ldrb	r3, [r7, #14]
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	73bb      	strb	r3, [r7, #14]
 8002bca:	7bbb      	ldrb	r3, [r7, #14]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d1f1      	bne.n	8002bb4 <SD_SendCmd+0x82>

	return res;
 8002bd0:	7b7b      	ldrb	r3, [r7, #13]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
	...

08002bdc <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8002bdc:	b590      	push	{r4, r7, lr}
 8002bde:	b085      	sub	sp, #20
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	4603      	mov	r3, r0
 8002be4:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8002be6:	79fb      	ldrb	r3, [r7, #7]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d001      	beq.n	8002bf0 <SD_disk_initialize+0x14>
 8002bec:	2301      	movs	r3, #1
 8002bee:	e0d6      	b.n	8002d9e <SD_disk_initialize+0x1c2>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8002bf0:	4b6d      	ldr	r3, [pc, #436]	; (8002da8 <SD_disk_initialize+0x1cc>)
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d003      	beq.n	8002c06 <SD_disk_initialize+0x2a>
 8002bfe:	4b6a      	ldr	r3, [pc, #424]	; (8002da8 <SD_disk_initialize+0x1cc>)
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	e0cb      	b.n	8002d9e <SD_disk_initialize+0x1c2>

	/* power on */
	SD_PowerOn();
 8002c06:	f7ff fec7 	bl	8002998 <SD_PowerOn>

	/* slave select */
	SELECT();
 8002c0a:	f7ff fe2d 	bl	8002868 <SELECT>

	/* check disk type */
	type = 0;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8002c12:	2100      	movs	r1, #0
 8002c14:	2040      	movs	r0, #64	; 0x40
 8002c16:	f7ff ff8c 	bl	8002b32 <SD_SendCmd>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	f040 80a6 	bne.w	8002d6e <SD_disk_initialize+0x192>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8002c22:	4b62      	ldr	r3, [pc, #392]	; (8002dac <SD_disk_initialize+0x1d0>)
 8002c24:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002c28:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8002c2a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8002c2e:	2048      	movs	r0, #72	; 0x48
 8002c30:	f7ff ff7f 	bl	8002b32 <SD_SendCmd>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d158      	bne.n	8002cec <SD_disk_initialize+0x110>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	73fb      	strb	r3, [r7, #15]
 8002c3e:	e00c      	b.n	8002c5a <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8002c40:	7bfc      	ldrb	r4, [r7, #15]
 8002c42:	f7ff fe65 	bl	8002910 <SPI_RxByte>
 8002c46:	4603      	mov	r3, r0
 8002c48:	461a      	mov	r2, r3
 8002c4a:	f104 0310 	add.w	r3, r4, #16
 8002c4e:	443b      	add	r3, r7
 8002c50:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8002c54:	7bfb      	ldrb	r3, [r7, #15]
 8002c56:	3301      	adds	r3, #1
 8002c58:	73fb      	strb	r3, [r7, #15]
 8002c5a:	7bfb      	ldrb	r3, [r7, #15]
 8002c5c:	2b03      	cmp	r3, #3
 8002c5e:	d9ef      	bls.n	8002c40 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8002c60:	7abb      	ldrb	r3, [r7, #10]
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	f040 8083 	bne.w	8002d6e <SD_disk_initialize+0x192>
 8002c68:	7afb      	ldrb	r3, [r7, #11]
 8002c6a:	2baa      	cmp	r3, #170	; 0xaa
 8002c6c:	d17f      	bne.n	8002d6e <SD_disk_initialize+0x192>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8002c6e:	2100      	movs	r1, #0
 8002c70:	2077      	movs	r0, #119	; 0x77
 8002c72:	f7ff ff5e 	bl	8002b32 <SD_SendCmd>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d807      	bhi.n	8002c8c <SD_disk_initialize+0xb0>
 8002c7c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002c80:	2069      	movs	r0, #105	; 0x69
 8002c82:	f7ff ff56 	bl	8002b32 <SD_SendCmd>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d005      	beq.n	8002c98 <SD_disk_initialize+0xbc>
				} while (Timer1);
 8002c8c:	4b47      	ldr	r3, [pc, #284]	; (8002dac <SD_disk_initialize+0x1d0>)
 8002c8e:	881b      	ldrh	r3, [r3, #0]
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1eb      	bne.n	8002c6e <SD_disk_initialize+0x92>
 8002c96:	e000      	b.n	8002c9a <SD_disk_initialize+0xbe>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8002c98:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8002c9a:	4b44      	ldr	r3, [pc, #272]	; (8002dac <SD_disk_initialize+0x1d0>)
 8002c9c:	881b      	ldrh	r3, [r3, #0]
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d064      	beq.n	8002d6e <SD_disk_initialize+0x192>
 8002ca4:	2100      	movs	r1, #0
 8002ca6:	207a      	movs	r0, #122	; 0x7a
 8002ca8:	f7ff ff43 	bl	8002b32 <SD_SendCmd>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d15d      	bne.n	8002d6e <SD_disk_initialize+0x192>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	73fb      	strb	r3, [r7, #15]
 8002cb6:	e00c      	b.n	8002cd2 <SD_disk_initialize+0xf6>
					{
						ocr[n] = SPI_RxByte();
 8002cb8:	7bfc      	ldrb	r4, [r7, #15]
 8002cba:	f7ff fe29 	bl	8002910 <SPI_RxByte>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	f104 0310 	add.w	r3, r4, #16
 8002cc6:	443b      	add	r3, r7
 8002cc8:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8002ccc:	7bfb      	ldrb	r3, [r7, #15]
 8002cce:	3301      	adds	r3, #1
 8002cd0:	73fb      	strb	r3, [r7, #15]
 8002cd2:	7bfb      	ldrb	r3, [r7, #15]
 8002cd4:	2b03      	cmp	r3, #3
 8002cd6:	d9ef      	bls.n	8002cb8 <SD_disk_initialize+0xdc>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8002cd8:	7a3b      	ldrb	r3, [r7, #8]
 8002cda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <SD_disk_initialize+0x10a>
 8002ce2:	230c      	movs	r3, #12
 8002ce4:	e000      	b.n	8002ce8 <SD_disk_initialize+0x10c>
 8002ce6:	2304      	movs	r3, #4
 8002ce8:	73bb      	strb	r3, [r7, #14]
 8002cea:	e040      	b.n	8002d6e <SD_disk_initialize+0x192>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8002cec:	2100      	movs	r1, #0
 8002cee:	2077      	movs	r0, #119	; 0x77
 8002cf0:	f7ff ff1f 	bl	8002b32 <SD_SendCmd>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d808      	bhi.n	8002d0c <SD_disk_initialize+0x130>
 8002cfa:	2100      	movs	r1, #0
 8002cfc:	2069      	movs	r0, #105	; 0x69
 8002cfe:	f7ff ff18 	bl	8002b32 <SD_SendCmd>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d801      	bhi.n	8002d0c <SD_disk_initialize+0x130>
 8002d08:	2302      	movs	r3, #2
 8002d0a:	e000      	b.n	8002d0e <SD_disk_initialize+0x132>
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8002d10:	7bbb      	ldrb	r3, [r7, #14]
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d10e      	bne.n	8002d34 <SD_disk_initialize+0x158>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8002d16:	2100      	movs	r1, #0
 8002d18:	2077      	movs	r0, #119	; 0x77
 8002d1a:	f7ff ff0a 	bl	8002b32 <SD_SendCmd>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d80e      	bhi.n	8002d42 <SD_disk_initialize+0x166>
 8002d24:	2100      	movs	r1, #0
 8002d26:	2069      	movs	r0, #105	; 0x69
 8002d28:	f7ff ff03 	bl	8002b32 <SD_SendCmd>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d107      	bne.n	8002d42 <SD_disk_initialize+0x166>
 8002d32:	e00d      	b.n	8002d50 <SD_disk_initialize+0x174>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8002d34:	2100      	movs	r1, #0
 8002d36:	2041      	movs	r0, #65	; 0x41
 8002d38:	f7ff fefb 	bl	8002b32 <SD_SendCmd>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d005      	beq.n	8002d4e <SD_disk_initialize+0x172>
				}

			} while (Timer1);
 8002d42:	4b1a      	ldr	r3, [pc, #104]	; (8002dac <SD_disk_initialize+0x1d0>)
 8002d44:	881b      	ldrh	r3, [r3, #0]
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1e1      	bne.n	8002d10 <SD_disk_initialize+0x134>
 8002d4c:	e000      	b.n	8002d50 <SD_disk_initialize+0x174>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8002d4e:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8002d50:	4b16      	ldr	r3, [pc, #88]	; (8002dac <SD_disk_initialize+0x1d0>)
 8002d52:	881b      	ldrh	r3, [r3, #0]
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d007      	beq.n	8002d6a <SD_disk_initialize+0x18e>
 8002d5a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d5e:	2050      	movs	r0, #80	; 0x50
 8002d60:	f7ff fee7 	bl	8002b32 <SD_SendCmd>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <SD_disk_initialize+0x192>
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8002d6e:	4a10      	ldr	r2, [pc, #64]	; (8002db0 <SD_disk_initialize+0x1d4>)
 8002d70:	7bbb      	ldrb	r3, [r7, #14]
 8002d72:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8002d74:	f7ff fd88 	bl	8002888 <DESELECT>
	SPI_RxByte();
 8002d78:	f7ff fdca 	bl	8002910 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8002d7c:	7bbb      	ldrb	r3, [r7, #14]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d008      	beq.n	8002d94 <SD_disk_initialize+0x1b8>
	{
		Stat &= ~STA_NOINIT;
 8002d82:	4b09      	ldr	r3, [pc, #36]	; (8002da8 <SD_disk_initialize+0x1cc>)
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	f023 0301 	bic.w	r3, r3, #1
 8002d8c:	b2da      	uxtb	r2, r3
 8002d8e:	4b06      	ldr	r3, [pc, #24]	; (8002da8 <SD_disk_initialize+0x1cc>)
 8002d90:	701a      	strb	r2, [r3, #0]
 8002d92:	e001      	b.n	8002d98 <SD_disk_initialize+0x1bc>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8002d94:	f7ff fe42 	bl	8002a1c <SD_PowerOff>
	}

	return Stat;
 8002d98:	4b03      	ldr	r3, [pc, #12]	; (8002da8 <SD_disk_initialize+0x1cc>)
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	b2db      	uxtb	r3, r3
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3714      	adds	r7, #20
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd90      	pop	{r4, r7, pc}
 8002da6:	bf00      	nop
 8002da8:	20000004 	.word	0x20000004
 8002dac:	200027f8 	.word	0x200027f8
 8002db0:	20000144 	.word	0x20000144

08002db4 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	4603      	mov	r3, r0
 8002dbc:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d001      	beq.n	8002dc8 <SD_disk_status+0x14>
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e002      	b.n	8002dce <SD_disk_status+0x1a>
	return Stat;
 8002dc8:	4b04      	ldr	r3, [pc, #16]	; (8002ddc <SD_disk_status+0x28>)
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	b2db      	uxtb	r3, r3
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	20000004 	.word	0x20000004

08002de0 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60b9      	str	r1, [r7, #8]
 8002de8:	607a      	str	r2, [r7, #4]
 8002dea:	603b      	str	r3, [r7, #0]
 8002dec:	4603      	mov	r3, r0
 8002dee:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8002df0:	7bfb      	ldrb	r3, [r7, #15]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d102      	bne.n	8002dfc <SD_disk_read+0x1c>
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d101      	bne.n	8002e00 <SD_disk_read+0x20>
 8002dfc:	2304      	movs	r3, #4
 8002dfe:	e051      	b.n	8002ea4 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002e00:	4b2a      	ldr	r3, [pc, #168]	; (8002eac <SD_disk_read+0xcc>)
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <SD_disk_read+0x32>
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e048      	b.n	8002ea4 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8002e12:	4b27      	ldr	r3, [pc, #156]	; (8002eb0 <SD_disk_read+0xd0>)
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	f003 0304 	and.w	r3, r3, #4
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d102      	bne.n	8002e24 <SD_disk_read+0x44>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	025b      	lsls	r3, r3, #9
 8002e22:	607b      	str	r3, [r7, #4]

	SELECT();
 8002e24:	f7ff fd20 	bl	8002868 <SELECT>

	if (count == 1)
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d111      	bne.n	8002e52 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8002e2e:	6879      	ldr	r1, [r7, #4]
 8002e30:	2051      	movs	r0, #81	; 0x51
 8002e32:	f7ff fe7e 	bl	8002b32 <SD_SendCmd>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d129      	bne.n	8002e90 <SD_disk_read+0xb0>
 8002e3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e40:	68b8      	ldr	r0, [r7, #8]
 8002e42:	f7ff fe03 	bl	8002a4c <SD_RxDataBlock>
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d021      	beq.n	8002e90 <SD_disk_read+0xb0>
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	603b      	str	r3, [r7, #0]
 8002e50:	e01e      	b.n	8002e90 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8002e52:	6879      	ldr	r1, [r7, #4]
 8002e54:	2052      	movs	r0, #82	; 0x52
 8002e56:	f7ff fe6c 	bl	8002b32 <SD_SendCmd>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d117      	bne.n	8002e90 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8002e60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e64:	68b8      	ldr	r0, [r7, #8]
 8002e66:	f7ff fdf1 	bl	8002a4c <SD_RxDataBlock>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d00a      	beq.n	8002e86 <SD_disk_read+0xa6>
				buff += 512;
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002e76:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	603b      	str	r3, [r7, #0]
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1ed      	bne.n	8002e60 <SD_disk_read+0x80>
 8002e84:	e000      	b.n	8002e88 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8002e86:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8002e88:	2100      	movs	r1, #0
 8002e8a:	204c      	movs	r0, #76	; 0x4c
 8002e8c:	f7ff fe51 	bl	8002b32 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8002e90:	f7ff fcfa 	bl	8002888 <DESELECT>
	SPI_RxByte();
 8002e94:	f7ff fd3c 	bl	8002910 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	bf14      	ite	ne
 8002e9e:	2301      	movne	r3, #1
 8002ea0:	2300      	moveq	r3, #0
 8002ea2:	b2db      	uxtb	r3, r3
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3710      	adds	r7, #16
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	20000004 	.word	0x20000004
 8002eb0:	20000144 	.word	0x20000144

08002eb4 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60b9      	str	r1, [r7, #8]
 8002ebc:	607a      	str	r2, [r7, #4]
 8002ebe:	603b      	str	r3, [r7, #0]
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8002ec4:	7bfb      	ldrb	r3, [r7, #15]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d102      	bne.n	8002ed0 <SD_disk_write+0x1c>
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d101      	bne.n	8002ed4 <SD_disk_write+0x20>
 8002ed0:	2304      	movs	r3, #4
 8002ed2:	e06b      	b.n	8002fac <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002ed4:	4b37      	ldr	r3, [pc, #220]	; (8002fb4 <SD_disk_write+0x100>)
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	f003 0301 	and.w	r3, r3, #1
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <SD_disk_write+0x32>
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e062      	b.n	8002fac <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8002ee6:	4b33      	ldr	r3, [pc, #204]	; (8002fb4 <SD_disk_write+0x100>)
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	f003 0304 	and.w	r3, r3, #4
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d001      	beq.n	8002ef8 <SD_disk_write+0x44>
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	e059      	b.n	8002fac <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8002ef8:	4b2f      	ldr	r3, [pc, #188]	; (8002fb8 <SD_disk_write+0x104>)
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	f003 0304 	and.w	r3, r3, #4
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d102      	bne.n	8002f0a <SD_disk_write+0x56>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	025b      	lsls	r3, r3, #9
 8002f08:	607b      	str	r3, [r7, #4]

	SELECT();
 8002f0a:	f7ff fcad 	bl	8002868 <SELECT>

	if (count == 1)
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d110      	bne.n	8002f36 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8002f14:	6879      	ldr	r1, [r7, #4]
 8002f16:	2058      	movs	r0, #88	; 0x58
 8002f18:	f7ff fe0b 	bl	8002b32 <SD_SendCmd>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d13a      	bne.n	8002f98 <SD_disk_write+0xe4>
 8002f22:	21fe      	movs	r1, #254	; 0xfe
 8002f24:	68b8      	ldr	r0, [r7, #8]
 8002f26:	f7ff fdc1 	bl	8002aac <SD_TxDataBlock>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d033      	beq.n	8002f98 <SD_disk_write+0xe4>
			count = 0;
 8002f30:	2300      	movs	r3, #0
 8002f32:	603b      	str	r3, [r7, #0]
 8002f34:	e030      	b.n	8002f98 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8002f36:	4b20      	ldr	r3, [pc, #128]	; (8002fb8 <SD_disk_write+0x104>)
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d007      	beq.n	8002f52 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8002f42:	2100      	movs	r1, #0
 8002f44:	2077      	movs	r0, #119	; 0x77
 8002f46:	f7ff fdf4 	bl	8002b32 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8002f4a:	6839      	ldr	r1, [r7, #0]
 8002f4c:	2057      	movs	r0, #87	; 0x57
 8002f4e:	f7ff fdf0 	bl	8002b32 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8002f52:	6879      	ldr	r1, [r7, #4]
 8002f54:	2059      	movs	r0, #89	; 0x59
 8002f56:	f7ff fdec 	bl	8002b32 <SD_SendCmd>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d11b      	bne.n	8002f98 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8002f60:	21fc      	movs	r1, #252	; 0xfc
 8002f62:	68b8      	ldr	r0, [r7, #8]
 8002f64:	f7ff fda2 	bl	8002aac <SD_TxDataBlock>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d00a      	beq.n	8002f84 <SD_disk_write+0xd0>
				buff += 512;
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002f74:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	603b      	str	r3, [r7, #0]
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d1ee      	bne.n	8002f60 <SD_disk_write+0xac>
 8002f82:	e000      	b.n	8002f86 <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8002f84:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8002f86:	21fd      	movs	r1, #253	; 0xfd
 8002f88:	2000      	movs	r0, #0
 8002f8a:	f7ff fd8f 	bl	8002aac <SD_TxDataBlock>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d101      	bne.n	8002f98 <SD_disk_write+0xe4>
			{
				count = 1;
 8002f94:	2301      	movs	r3, #1
 8002f96:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8002f98:	f7ff fc76 	bl	8002888 <DESELECT>
	SPI_RxByte();
 8002f9c:	f7ff fcb8 	bl	8002910 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	bf14      	ite	ne
 8002fa6:	2301      	movne	r3, #1
 8002fa8:	2300      	moveq	r3, #0
 8002faa:	b2db      	uxtb	r3, r3
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3710      	adds	r7, #16
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	20000004 	.word	0x20000004
 8002fb8:	20000144 	.word	0x20000144

08002fbc <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8002fbc:	b590      	push	{r4, r7, lr}
 8002fbe:	b08b      	sub	sp, #44	; 0x2c
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	603a      	str	r2, [r7, #0]
 8002fc6:	71fb      	strb	r3, [r7, #7]
 8002fc8:	460b      	mov	r3, r1
 8002fca:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8002fd0:	79fb      	ldrb	r3, [r7, #7]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <SD_disk_ioctl+0x1e>
 8002fd6:	2304      	movs	r3, #4
 8002fd8:	e115      	b.n	8003206 <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8002fe0:	79bb      	ldrb	r3, [r7, #6]
 8002fe2:	2b05      	cmp	r3, #5
 8002fe4:	d124      	bne.n	8003030 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8002fe6:	6a3b      	ldr	r3, [r7, #32]
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d012      	beq.n	8003014 <SD_disk_ioctl+0x58>
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	dc1a      	bgt.n	8003028 <SD_disk_ioctl+0x6c>
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d002      	beq.n	8002ffc <SD_disk_ioctl+0x40>
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d006      	beq.n	8003008 <SD_disk_ioctl+0x4c>
 8002ffa:	e015      	b.n	8003028 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8002ffc:	f7ff fd0e 	bl	8002a1c <SD_PowerOff>
			res = RES_OK;
 8003000:	2300      	movs	r3, #0
 8003002:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8003006:	e0fc      	b.n	8003202 <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8003008:	f7ff fcc6 	bl	8002998 <SD_PowerOn>
			res = RES_OK;
 800300c:	2300      	movs	r3, #0
 800300e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8003012:	e0f6      	b.n	8003202 <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8003014:	6a3b      	ldr	r3, [r7, #32]
 8003016:	1c5c      	adds	r4, r3, #1
 8003018:	f7ff fd0c 	bl	8002a34 <SD_CheckPower>
 800301c:	4603      	mov	r3, r0
 800301e:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8003020:	2300      	movs	r3, #0
 8003022:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8003026:	e0ec      	b.n	8003202 <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8003028:	2304      	movs	r3, #4
 800302a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800302e:	e0e8      	b.n	8003202 <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8003030:	4b77      	ldr	r3, [pc, #476]	; (8003210 <SD_disk_ioctl+0x254>)
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	b2db      	uxtb	r3, r3
 8003036:	f003 0301 	and.w	r3, r3, #1
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <SD_disk_ioctl+0x86>
 800303e:	2303      	movs	r3, #3
 8003040:	e0e1      	b.n	8003206 <SD_disk_ioctl+0x24a>

		SELECT();
 8003042:	f7ff fc11 	bl	8002868 <SELECT>

		switch (ctrl)
 8003046:	79bb      	ldrb	r3, [r7, #6]
 8003048:	2b0d      	cmp	r3, #13
 800304a:	f200 80cb 	bhi.w	80031e4 <SD_disk_ioctl+0x228>
 800304e:	a201      	add	r2, pc, #4	; (adr r2, 8003054 <SD_disk_ioctl+0x98>)
 8003050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003054:	0800314f 	.word	0x0800314f
 8003058:	0800308d 	.word	0x0800308d
 800305c:	0800313f 	.word	0x0800313f
 8003060:	080031e5 	.word	0x080031e5
 8003064:	080031e5 	.word	0x080031e5
 8003068:	080031e5 	.word	0x080031e5
 800306c:	080031e5 	.word	0x080031e5
 8003070:	080031e5 	.word	0x080031e5
 8003074:	080031e5 	.word	0x080031e5
 8003078:	080031e5 	.word	0x080031e5
 800307c:	080031e5 	.word	0x080031e5
 8003080:	08003161 	.word	0x08003161
 8003084:	08003185 	.word	0x08003185
 8003088:	080031a9 	.word	0x080031a9
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 800308c:	2100      	movs	r1, #0
 800308e:	2049      	movs	r0, #73	; 0x49
 8003090:	f7ff fd4f 	bl	8002b32 <SD_SendCmd>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	f040 80a8 	bne.w	80031ec <SD_disk_ioctl+0x230>
 800309c:	f107 030c 	add.w	r3, r7, #12
 80030a0:	2110      	movs	r1, #16
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7ff fcd2 	bl	8002a4c <SD_RxDataBlock>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	f000 809e 	beq.w	80031ec <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 80030b0:	7b3b      	ldrb	r3, [r7, #12]
 80030b2:	099b      	lsrs	r3, r3, #6
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d10e      	bne.n	80030d8 <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80030ba:	7d7b      	ldrb	r3, [r7, #21]
 80030bc:	b29a      	uxth	r2, r3
 80030be:	7d3b      	ldrb	r3, [r7, #20]
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	021b      	lsls	r3, r3, #8
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	4413      	add	r3, r2
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	3301      	adds	r3, #1
 80030cc:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 80030ce:	8bfb      	ldrh	r3, [r7, #30]
 80030d0:	029a      	lsls	r2, r3, #10
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	601a      	str	r2, [r3, #0]
 80030d6:	e02e      	b.n	8003136 <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80030d8:	7c7b      	ldrb	r3, [r7, #17]
 80030da:	f003 030f 	and.w	r3, r3, #15
 80030de:	b2da      	uxtb	r2, r3
 80030e0:	7dbb      	ldrb	r3, [r7, #22]
 80030e2:	09db      	lsrs	r3, r3, #7
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	4413      	add	r3, r2
 80030e8:	b2da      	uxtb	r2, r3
 80030ea:	7d7b      	ldrb	r3, [r7, #21]
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	f003 0306 	and.w	r3, r3, #6
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	4413      	add	r3, r2
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	3302      	adds	r3, #2
 80030fc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8003100:	7d3b      	ldrb	r3, [r7, #20]
 8003102:	099b      	lsrs	r3, r3, #6
 8003104:	b2db      	uxtb	r3, r3
 8003106:	b29a      	uxth	r2, r3
 8003108:	7cfb      	ldrb	r3, [r7, #19]
 800310a:	b29b      	uxth	r3, r3
 800310c:	009b      	lsls	r3, r3, #2
 800310e:	b29b      	uxth	r3, r3
 8003110:	4413      	add	r3, r2
 8003112:	b29a      	uxth	r2, r3
 8003114:	7cbb      	ldrb	r3, [r7, #18]
 8003116:	029b      	lsls	r3, r3, #10
 8003118:	b29b      	uxth	r3, r3
 800311a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800311e:	b29b      	uxth	r3, r3
 8003120:	4413      	add	r3, r2
 8003122:	b29b      	uxth	r3, r3
 8003124:	3301      	adds	r3, #1
 8003126:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8003128:	8bfa      	ldrh	r2, [r7, #30]
 800312a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800312e:	3b09      	subs	r3, #9
 8003130:	409a      	lsls	r2, r3
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8003136:	2300      	movs	r3, #0
 8003138:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 800313c:	e056      	b.n	80031ec <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003144:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8003146:	2300      	movs	r3, #0
 8003148:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800314c:	e055      	b.n	80031fa <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 800314e:	f7ff fc09 	bl	8002964 <SD_ReadyWait>
 8003152:	4603      	mov	r3, r0
 8003154:	2bff      	cmp	r3, #255	; 0xff
 8003156:	d14b      	bne.n	80031f0 <SD_disk_ioctl+0x234>
 8003158:	2300      	movs	r3, #0
 800315a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800315e:	e047      	b.n	80031f0 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8003160:	2100      	movs	r1, #0
 8003162:	2049      	movs	r0, #73	; 0x49
 8003164:	f7ff fce5 	bl	8002b32 <SD_SendCmd>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d142      	bne.n	80031f4 <SD_disk_ioctl+0x238>
 800316e:	2110      	movs	r1, #16
 8003170:	6a38      	ldr	r0, [r7, #32]
 8003172:	f7ff fc6b 	bl	8002a4c <SD_RxDataBlock>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d03b      	beq.n	80031f4 <SD_disk_ioctl+0x238>
 800317c:	2300      	movs	r3, #0
 800317e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8003182:	e037      	b.n	80031f4 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8003184:	2100      	movs	r1, #0
 8003186:	204a      	movs	r0, #74	; 0x4a
 8003188:	f7ff fcd3 	bl	8002b32 <SD_SendCmd>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d132      	bne.n	80031f8 <SD_disk_ioctl+0x23c>
 8003192:	2110      	movs	r1, #16
 8003194:	6a38      	ldr	r0, [r7, #32]
 8003196:	f7ff fc59 	bl	8002a4c <SD_RxDataBlock>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d02b      	beq.n	80031f8 <SD_disk_ioctl+0x23c>
 80031a0:	2300      	movs	r3, #0
 80031a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80031a6:	e027      	b.n	80031f8 <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 80031a8:	2100      	movs	r1, #0
 80031aa:	207a      	movs	r0, #122	; 0x7a
 80031ac:	f7ff fcc1 	bl	8002b32 <SD_SendCmd>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d116      	bne.n	80031e4 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 80031b6:	2300      	movs	r3, #0
 80031b8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80031bc:	e00b      	b.n	80031d6 <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 80031be:	6a3c      	ldr	r4, [r7, #32]
 80031c0:	1c63      	adds	r3, r4, #1
 80031c2:	623b      	str	r3, [r7, #32]
 80031c4:	f7ff fba4 	bl	8002910 <SPI_RxByte>
 80031c8:	4603      	mov	r3, r0
 80031ca:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 80031cc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80031d0:	3301      	adds	r3, #1
 80031d2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80031d6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80031da:	2b03      	cmp	r3, #3
 80031dc:	d9ef      	bls.n	80031be <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 80031de:	2300      	movs	r3, #0
 80031e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 80031e4:	2304      	movs	r3, #4
 80031e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80031ea:	e006      	b.n	80031fa <SD_disk_ioctl+0x23e>
			break;
 80031ec:	bf00      	nop
 80031ee:	e004      	b.n	80031fa <SD_disk_ioctl+0x23e>
			break;
 80031f0:	bf00      	nop
 80031f2:	e002      	b.n	80031fa <SD_disk_ioctl+0x23e>
			break;
 80031f4:	bf00      	nop
 80031f6:	e000      	b.n	80031fa <SD_disk_ioctl+0x23e>
			break;
 80031f8:	bf00      	nop
		}

		DESELECT();
 80031fa:	f7ff fb45 	bl	8002888 <DESELECT>
		SPI_RxByte();
 80031fe:	f7ff fb87 	bl	8002910 <SPI_RxByte>
	}

	return res;
 8003202:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003206:	4618      	mov	r0, r3
 8003208:	372c      	adds	r7, #44	; 0x2c
 800320a:	46bd      	mov	sp, r7
 800320c:	bd90      	pop	{r4, r7, pc}
 800320e:	bf00      	nop
 8003210:	20000004 	.word	0x20000004

08003214 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800321c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003220:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8003224:	f003 0301 	and.w	r3, r3, #1
 8003228:	2b00      	cmp	r3, #0
 800322a:	d013      	beq.n	8003254 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800322c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003230:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8003234:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00b      	beq.n	8003254 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800323c:	e000      	b.n	8003240 <ITM_SendChar+0x2c>
    {
      __NOP();
 800323e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8003240:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d0f9      	beq.n	800323e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800324a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	b2d2      	uxtb	r2, r2
 8003252:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8003254:	687b      	ldr	r3, [r7, #4]
}
 8003256:	4618      	mov	r0, r3
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr

08003262 <bufsize>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int bufsize (char *buf)
{
 8003262:	b480      	push	{r7}
 8003264:	b085      	sub	sp, #20
 8003266:	af00      	add	r7, sp, #0
 8003268:	6078      	str	r0, [r7, #4]
	int i=0;
 800326a:	2300      	movs	r3, #0
 800326c:	60fb      	str	r3, [r7, #12]
	while (*buf++ != '\0') i++;
 800326e:	e002      	b.n	8003276 <bufsize+0x14>
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	3301      	adds	r3, #1
 8003274:	60fb      	str	r3, [r7, #12]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	1c5a      	adds	r2, r3, #1
 800327a:	607a      	str	r2, [r7, #4]
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1f6      	bne.n	8003270 <bufsize+0xe>
	return i;
 8003282:	68fb      	ldr	r3, [r7, #12]
}
 8003284:	4618      	mov	r0, r3
 8003286:	3714      	adds	r7, #20
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <current_sensor5.2>:

  if(settime==1)
      Set_Time(timein.seconds, timein.minutes, timein.hour , timein.dayofweek, timein.dayofmonth, timein.month, timein.year);

  void current_sensor5()
  {
 8003290:	b5b0      	push	{r4, r5, r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	f8c7 c004 	str.w	ip, [r7, #4]
  	  readValue5 = dmaOut[1];
 800329a:	4b27      	ldr	r3, [pc, #156]	; (8003338 <current_sensor5.2+0xa8>)
 800329c:	885a      	ldrh	r2, [r3, #2]
 800329e:	4b27      	ldr	r3, [pc, #156]	; (800333c <current_sensor5.2+0xac>)
 80032a0:	801a      	strh	r2, [r3, #0]
  	  rawVoltage5 = ((float) readValue5 * 3.3) / 4095 *adc_err5;
 80032a2:	4b26      	ldr	r3, [pc, #152]	; (800333c <current_sensor5.2+0xac>)
 80032a4:	881b      	ldrh	r3, [r3, #0]
 80032a6:	ee07 3a90 	vmov	s15, r3
 80032aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032ae:	ee17 0a90 	vmov	r0, s15
 80032b2:	f7fd f969 	bl	8000588 <__aeabi_f2d>
 80032b6:	a31c      	add	r3, pc, #112	; (adr r3, 8003328 <current_sensor5.2+0x98>)
 80032b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032bc:	f7fd f9bc 	bl	8000638 <__aeabi_dmul>
 80032c0:	4602      	mov	r2, r0
 80032c2:	460b      	mov	r3, r1
 80032c4:	4610      	mov	r0, r2
 80032c6:	4619      	mov	r1, r3
 80032c8:	a319      	add	r3, pc, #100	; (adr r3, 8003330 <current_sensor5.2+0xa0>)
 80032ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ce:	f7fd fadd 	bl	800088c <__aeabi_ddiv>
 80032d2:	4602      	mov	r2, r0
 80032d4:	460b      	mov	r3, r1
 80032d6:	4614      	mov	r4, r2
 80032d8:	461d      	mov	r5, r3
 80032da:	4b19      	ldr	r3, [pc, #100]	; (8003340 <current_sensor5.2+0xb0>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4618      	mov	r0, r3
 80032e0:	f7fd f952 	bl	8000588 <__aeabi_f2d>
 80032e4:	4602      	mov	r2, r0
 80032e6:	460b      	mov	r3, r1
 80032e8:	4620      	mov	r0, r4
 80032ea:	4629      	mov	r1, r5
 80032ec:	f7fd f9a4 	bl	8000638 <__aeabi_dmul>
 80032f0:	4602      	mov	r2, r0
 80032f2:	460b      	mov	r3, r1
 80032f4:	4610      	mov	r0, r2
 80032f6:	4619      	mov	r1, r3
 80032f8:	f7fd fc96 	bl	8000c28 <__aeabi_d2f>
 80032fc:	4603      	mov	r3, r0
 80032fe:	4a11      	ldr	r2, [pc, #68]	; (8003344 <current_sensor5.2+0xb4>)
 8003300:	6013      	str	r3, [r2, #0]
  	  trans1.tlm1.CPM_Current =(1 - rawVoltage5)/sensitivity5;
 8003302:	4b10      	ldr	r3, [pc, #64]	; (8003344 <current_sensor5.2+0xb4>)
 8003304:	edd3 7a00 	vldr	s15, [r3]
 8003308:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800330c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003310:	4b0d      	ldr	r3, [pc, #52]	; (8003348 <current_sensor5.2+0xb8>)
 8003312:	ed93 7a00 	vldr	s14, [r3]
 8003316:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800331a:	4b0c      	ldr	r3, [pc, #48]	; (800334c <current_sensor5.2+0xbc>)
 800331c:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
  }
 8003320:	bf00      	nop
 8003322:	3708      	adds	r7, #8
 8003324:	46bd      	mov	sp, r7
 8003326:	bdb0      	pop	{r4, r5, r7, pc}
 8003328:	66666666 	.word	0x66666666
 800332c:	400a6666 	.word	0x400a6666
 8003330:	00000000 	.word	0x00000000
 8003334:	40affe00 	.word	0x40affe00
 8003338:	20000550 	.word	0x20000550
 800333c:	20000560 	.word	0x20000560
 8003340:	2000000c 	.word	0x2000000c
 8003344:	20000564 	.word	0x20000564
 8003348:	20000008 	.word	0x20000008
 800334c:	20000694 	.word	0x20000694

08003350 <main>:
{
 8003350:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003352:	b087      	sub	sp, #28
 8003354:	af04      	add	r7, sp, #16
int main(void)
 8003356:	f107 0320 	add.w	r3, r7, #32
 800335a:	603b      	str	r3, [r7, #0]
	timein.seconds = 0;
 800335c:	4b65      	ldr	r3, [pc, #404]	; (80034f4 <main+0x1a4>)
 800335e:	2200      	movs	r2, #0
 8003360:	701a      	strb	r2, [r3, #0]
  HAL_Init();
 8003362:	f001 ffbf 	bl	80052e4 <HAL_Init>
  SystemClock_Config();
 8003366:	f000 fb11 	bl	800398c <SystemClock_Config>
  MX_GPIO_Init();
 800336a:	f000 fe03 	bl	8003f74 <MX_GPIO_Init>
  MX_DMA_Init();
 800336e:	f000 fdc3 	bl	8003ef8 <MX_DMA_Init>
  MX_ADC1_Init();
 8003372:	f000 fb7d 	bl	8003a70 <MX_ADC1_Init>
  MX_SPI1_Init();
 8003376:	f000 fc81 	bl	8003c7c <MX_SPI1_Init>
  MX_TIM1_Init();
 800337a:	f000 fced 	bl	8003d58 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800337e:	f000 fd91 	bl	8003ea4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8003382:	f000 fbf1 	bl	8003b68 <MX_I2C1_Init>
  MX_I2C2_Init();
 8003386:	f000 fc1d 	bl	8003bc4 <MX_I2C2_Init>
  MX_UART4_Init();
 800338a:	f000 fd37 	bl	8003dfc <MX_UART4_Init>
  MX_I2C3_Init();
 800338e:	f000 fc47 	bl	8003c20 <MX_I2C3_Init>
  MX_SPI2_Init();
 8003392:	f000 fcab 	bl	8003cec <MX_SPI2_Init>
  MX_FATFS_Init();
 8003396:	f007 fc19 	bl	800abcc <MX_FATFS_Init>
  MX_UART5_Init();
 800339a:	f000 fd59 	bl	8003e50 <MX_UART5_Init>
  HAL_UART_Receive_DMA(&huart5,rx_data, sizeof(rx_data));
 800339e:	2202      	movs	r2, #2
 80033a0:	4955      	ldr	r1, [pc, #340]	; (80034f8 <main+0x1a8>)
 80033a2:	4856      	ldr	r0, [pc, #344]	; (80034fc <main+0x1ac>)
 80033a4:	f006 fae5 	bl	8009972 <HAL_UART_Receive_DMA>
  HAL_ADC_Init(&hadc1);
 80033a8:	4855      	ldr	r0, [pc, #340]	; (8003500 <main+0x1b0>)
 80033aa:	f002 f831 	bl	8005410 <HAL_ADC_Init>
  MPU6050_Init();
 80033ae:	f000 febb 	bl	8004128 <MPU6050_Init>
  HAL_ADC_Start_DMA(&hadc1, dmaOut, 4);
 80033b2:	2204      	movs	r2, #4
 80033b4:	4953      	ldr	r1, [pc, #332]	; (8003504 <main+0x1b4>)
 80033b6:	4852      	ldr	r0, [pc, #328]	; (8003500 <main+0x1b0>)
 80033b8:	f002 f86e 	bl	8005498 <HAL_ADC_Start_DMA>
  BMP180_Start();
 80033bc:	f7fe fa5a 	bl	8001874 <BMP180_Start>
  Ringbuf_init();
 80033c0:	f001 fd50 	bl	8004e64 <Ringbuf_init>
  HAL_Delay(500);
 80033c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80033c8:	f001 fffe 	bl	80053c8 <HAL_Delay>
  if(settime==1)
 80033cc:	4b4e      	ldr	r3, [pc, #312]	; (8003508 <main+0x1b8>)
 80033ce:	781b      	ldrb	r3, [r3, #0]
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d11b      	bne.n	800340c <main+0xbc>
      Set_Time(timein.seconds, timein.minutes, timein.hour , timein.dayofweek, timein.dayofmonth, timein.month, timein.year);
 80033d4:	4b47      	ldr	r3, [pc, #284]	; (80034f4 <main+0x1a4>)
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	4618      	mov	r0, r3
 80033da:	4b46      	ldr	r3, [pc, #280]	; (80034f4 <main+0x1a4>)
 80033dc:	785b      	ldrb	r3, [r3, #1]
 80033de:	461c      	mov	r4, r3
 80033e0:	4b44      	ldr	r3, [pc, #272]	; (80034f4 <main+0x1a4>)
 80033e2:	789b      	ldrb	r3, [r3, #2]
 80033e4:	461d      	mov	r5, r3
 80033e6:	4b43      	ldr	r3, [pc, #268]	; (80034f4 <main+0x1a4>)
 80033e8:	78db      	ldrb	r3, [r3, #3]
 80033ea:	461e      	mov	r6, r3
 80033ec:	4b41      	ldr	r3, [pc, #260]	; (80034f4 <main+0x1a4>)
 80033ee:	791b      	ldrb	r3, [r3, #4]
 80033f0:	461a      	mov	r2, r3
 80033f2:	4b40      	ldr	r3, [pc, #256]	; (80034f4 <main+0x1a4>)
 80033f4:	795b      	ldrb	r3, [r3, #5]
 80033f6:	4619      	mov	r1, r3
 80033f8:	4b3e      	ldr	r3, [pc, #248]	; (80034f4 <main+0x1a4>)
 80033fa:	799b      	ldrb	r3, [r3, #6]
 80033fc:	9302      	str	r3, [sp, #8]
 80033fe:	9101      	str	r1, [sp, #4]
 8003400:	9200      	str	r2, [sp, #0]
 8003402:	4633      	mov	r3, r6
 8003404:	462a      	mov	r2, r5
 8003406:	4621      	mov	r1, r4
 8003408:	f7ff f98e 	bl	8002728 <Set_Time>
  }
void isu_check()
{
	;
}
  strcpy(buffer,"Hello Duta'h\n");
 800340c:	4a3f      	ldr	r2, [pc, #252]	; (800350c <main+0x1bc>)
 800340e:	4b40      	ldr	r3, [pc, #256]	; (8003510 <main+0x1c0>)
 8003410:	4614      	mov	r4, r2
 8003412:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003414:	c407      	stmia	r4!, {r0, r1, r2}
 8003416:	8023      	strh	r3, [r4, #0]
	  {
		 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);
				 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);
				 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);
	  }*/
	  switch(rx_data[0])
 8003418:	4b37      	ldr	r3, [pc, #220]	; (80034f8 <main+0x1a8>)
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	3b41      	subs	r3, #65	; 0x41
 800341e:	2b0d      	cmp	r3, #13
 8003420:	d87c      	bhi.n	800351c <main+0x1cc>
 8003422:	a201      	add	r2, pc, #4	; (adr r2, 8003428 <main+0xd8>)
 8003424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003428:	08003491 	.word	0x08003491
 800342c:	0800351d 	.word	0x0800351d
 8003430:	0800351d 	.word	0x0800351d
 8003434:	0800351d 	.word	0x0800351d
 8003438:	0800351d 	.word	0x0800351d
 800343c:	080034dd 	.word	0x080034dd
 8003440:	0800351d 	.word	0x0800351d
 8003444:	0800351d 	.word	0x0800351d
 8003448:	080034b1 	.word	0x080034b1
 800344c:	0800351d 	.word	0x0800351d
 8003450:	08003479 	.word	0x08003479
 8003454:	0800351d 	.word	0x0800351d
 8003458:	0800351d 	.word	0x0800351d
 800345c:	08003461 	.word	0x08003461
	  	  {
	      case 'N':
		  memset(tx_data,'S',2);
 8003460:	2202      	movs	r2, #2
 8003462:	2153      	movs	r1, #83	; 0x53
 8003464:	482b      	ldr	r0, [pc, #172]	; (8003514 <main+0x1c4>)
 8003466:	f00a fde1 	bl	800e02c <memset>
	  	  HAL_UART_Transmit(&huart5, tx_data, sizeof(tx_data), 100);
 800346a:	2364      	movs	r3, #100	; 0x64
 800346c:	2202      	movs	r2, #2
 800346e:	4929      	ldr	r1, [pc, #164]	; (8003514 <main+0x1c4>)
 8003470:	4822      	ldr	r0, [pc, #136]	; (80034fc <main+0x1ac>)
 8003472:	f006 f9ec 	bl	800984e <HAL_UART_Transmit>
	  	  break;
 8003476:	e05c      	b.n	8003532 <main+0x1e2>
	  	  case 'K':
	  	  memset(tx_data,'J',2);
 8003478:	2202      	movs	r2, #2
 800347a:	214a      	movs	r1, #74	; 0x4a
 800347c:	4825      	ldr	r0, [pc, #148]	; (8003514 <main+0x1c4>)
 800347e:	f00a fdd5 	bl	800e02c <memset>
	  	  HAL_UART_Transmit(&huart5, tx_data, sizeof(tx_data), 100);
 8003482:	2364      	movs	r3, #100	; 0x64
 8003484:	2202      	movs	r2, #2
 8003486:	4923      	ldr	r1, [pc, #140]	; (8003514 <main+0x1c4>)
 8003488:	481c      	ldr	r0, [pc, #112]	; (80034fc <main+0x1ac>)
 800348a:	f006 f9e0 	bl	800984e <HAL_UART_Transmit>
	  	  break;
 800348e:	e050      	b.n	8003532 <main+0x1e2>
	  	  case 'A':
	  	  memset(tx_data,'B',2);
 8003490:	2202      	movs	r2, #2
 8003492:	2142      	movs	r1, #66	; 0x42
 8003494:	481f      	ldr	r0, [pc, #124]	; (8003514 <main+0x1c4>)
 8003496:	f00a fdc9 	bl	800e02c <memset>
	  	  HAL_UART_Transmit(&huart5, tx_data, sizeof(tx_data), 100);
 800349a:	2364      	movs	r3, #100	; 0x64
 800349c:	2202      	movs	r2, #2
 800349e:	491d      	ldr	r1, [pc, #116]	; (8003514 <main+0x1c4>)
 80034a0:	4816      	ldr	r0, [pc, #88]	; (80034fc <main+0x1ac>)
 80034a2:	f006 f9d4 	bl	800984e <HAL_UART_Transmit>
	  	  isu_check();
 80034a6:	463b      	mov	r3, r7
 80034a8:	469c      	mov	ip, r3
 80034aa:	f000 fa63 	bl	8003974 <isu_check.0>
	  	  break;
 80034ae:	e040      	b.n	8003532 <main+0x1e2>
	  	  memset(tx_data,'D',2);
	  	  HAL_UART_Transmit(&huart5, tx_data, sizeof(tx_data), 100);
	  	  case 'I':
	  	  memset(tx_data,'L',2);
 80034b0:	2202      	movs	r2, #2
 80034b2:	214c      	movs	r1, #76	; 0x4c
 80034b4:	4817      	ldr	r0, [pc, #92]	; (8003514 <main+0x1c4>)
 80034b6:	f00a fdb9 	bl	800e02c <memset>
	  	  HAL_UART_Transmit(&huart5, tx_data, sizeof(tx_data), 100);
 80034ba:	2364      	movs	r3, #100	; 0x64
 80034bc:	2202      	movs	r2, #2
 80034be:	4915      	ldr	r1, [pc, #84]	; (8003514 <main+0x1c4>)
 80034c0:	480e      	ldr	r0, [pc, #56]	; (80034fc <main+0x1ac>)
 80034c2:	f006 f9c4 	bl	800984e <HAL_UART_Transmit>
	  	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);
 80034c6:	2201      	movs	r2, #1
 80034c8:	2140      	movs	r1, #64	; 0x40
 80034ca:	4813      	ldr	r0, [pc, #76]	; (8003518 <main+0x1c8>)
 80034cc:	f003 fa82 	bl	80069d4 <HAL_GPIO_WritePin>
	  	  memset(tx_data,'\0',2);
 80034d0:	2202      	movs	r2, #2
 80034d2:	2100      	movs	r1, #0
 80034d4:	480f      	ldr	r0, [pc, #60]	; (8003514 <main+0x1c4>)
 80034d6:	f00a fda9 	bl	800e02c <memset>
	  	  break;
 80034da:	e02a      	b.n	8003532 <main+0x1e2>
	  	  case 'F':
	  	  memset(tx_data,'E',2);
 80034dc:	2202      	movs	r2, #2
 80034de:	2145      	movs	r1, #69	; 0x45
 80034e0:	480c      	ldr	r0, [pc, #48]	; (8003514 <main+0x1c4>)
 80034e2:	f00a fda3 	bl	800e02c <memset>
	  	  HAL_UART_Transmit(&huart5, tx_data, sizeof(tx_data), 100);
 80034e6:	2364      	movs	r3, #100	; 0x64
 80034e8:	2202      	movs	r2, #2
 80034ea:	490a      	ldr	r1, [pc, #40]	; (8003514 <main+0x1c4>)
 80034ec:	4803      	ldr	r0, [pc, #12]	; (80034fc <main+0x1ac>)
 80034ee:	f006 f9ae 	bl	800984e <HAL_UART_Transmit>
	  	  break;
 80034f2:	e01e      	b.n	8003532 <main+0x1e2>
 80034f4:	20000684 	.word	0x20000684
 80034f8:	2000052c 	.word	0x2000052c
 80034fc:	20000428 	.word	0x20000428
 8003500:	20000148 	.word	0x20000148
 8003504:	20000550 	.word	0x20000550
 8003508:	2000068b 	.word	0x2000068b
 800350c:	20002764 	.word	0x20002764
 8003510:	080116a0 	.word	0x080116a0
 8003514:	20000530 	.word	0x20000530
 8003518:	40020800 	.word	0x40020800
	  	  default:
	  	  memset(tx_data,'\0',2);
 800351c:	2202      	movs	r2, #2
 800351e:	2100      	movs	r1, #0
 8003520:	48b1      	ldr	r0, [pc, #708]	; (80037e8 <main+0x498>)
 8003522:	f00a fd83 	bl	800e02c <memset>
	  	  HAL_UART_Transmit(&huart5, tx_data, sizeof(tx_data), 100);
 8003526:	2364      	movs	r3, #100	; 0x64
 8003528:	2202      	movs	r2, #2
 800352a:	49af      	ldr	r1, [pc, #700]	; (80037e8 <main+0x498>)
 800352c:	48af      	ldr	r0, [pc, #700]	; (80037ec <main+0x49c>)
 800352e:	f006 f98e 	bl	800984e <HAL_UART_Transmit>
	  	  }
   HAL_Delay(5);
 8003532:	2005      	movs	r0, #5
 8003534:	f001 ff48 	bl	80053c8 <HAL_Delay>
	  if(Wait_for("GGA")==1)
 8003538:	48ad      	ldr	r0, [pc, #692]	; (80037f0 <main+0x4a0>)
 800353a:	f001 fdc3 	bl	80050c4 <Wait_for>
 800353e:	4603      	mov	r3, r0
 8003540:	2b01      	cmp	r3, #1
 8003542:	d107      	bne.n	8003554 <main+0x204>
	  {
		  Copy_upto("*", GGA);
 8003544:	49ab      	ldr	r1, [pc, #684]	; (80037f4 <main+0x4a4>)
 8003546:	48ac      	ldr	r0, [pc, #688]	; (80037f8 <main+0x4a8>)
 8003548:	f001 fd3c 	bl	8004fc4 <Copy_upto>
		  decodeGGA(GGA, &gpsData.ggastruct);
 800354c:	49ab      	ldr	r1, [pc, #684]	; (80037fc <main+0x4ac>)
 800354e:	48a9      	ldr	r0, [pc, #676]	; (80037f4 <main+0x4a4>)
 8003550:	f7fe fac2 	bl	8001ad8 <decodeGGA>
	  }
	  if (Wait_for("RMC")==1)
 8003554:	48aa      	ldr	r0, [pc, #680]	; (8003800 <main+0x4b0>)
 8003556:	f001 fdb5 	bl	80050c4 <Wait_for>
 800355a:	4603      	mov	r3, r0
 800355c:	2b01      	cmp	r3, #1
 800355e:	d107      	bne.n	8003570 <main+0x220>
	  {
		  Copy_upto("*",RMC);
 8003560:	49a8      	ldr	r1, [pc, #672]	; (8003804 <main+0x4b4>)
 8003562:	48a5      	ldr	r0, [pc, #660]	; (80037f8 <main+0x4a8>)
 8003564:	f001 fd2e 	bl	8004fc4 <Copy_upto>
		  decodeRMC(RMC, &gpsData.rmcstruct);
 8003568:	49a7      	ldr	r1, [pc, #668]	; (8003808 <main+0x4b8>)
 800356a:	48a6      	ldr	r0, [pc, #664]	; (8003804 <main+0x4b4>)
 800356c:	f7fe fe60 	bl	8002230 <decodeRMC>
	  }
	  
	  trans1.tlm1.M_Temp=Max6675_Read_Temp();
 8003570:	f7fe fa2e 	bl	80019d0 <Max6675_Read_Temp>
 8003574:	eef0 7a40 	vmov.f32	s15, s0
 8003578:	4ba4      	ldr	r3, [pc, #656]	; (800380c <main+0x4bc>)
 800357a:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	  barometer_sensor();
 800357e:	463b      	mov	r3, r7
 8003580:	469c      	mov	ip, r3
 8003582:	f000 f9d1 	bl	8003928 <barometer_sensor.1>
	  trans1.tlm1.NC_Press =readHX();
 8003586:	f7fe f9c9 	bl	800191c <readHX>
 800358a:	ee07 0a90 	vmov	s15, r0
 800358e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003592:	4b9e      	ldr	r3, [pc, #632]	; (800380c <main+0x4bc>)
 8003594:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

	  current_sensor5();
 8003598:	463b      	mov	r3, r7
 800359a:	469c      	mov	ip, r3
 800359c:	f7ff fe78 	bl	8003290 <current_sensor5.2>
	  current_sensor20();
 80035a0:	463b      	mov	r3, r7
 80035a2:	469c      	mov	ip, r3
 80035a4:	f000 f960 	bl	8003868 <current_sensor20.3>

	  MPU6050_Read_Accel (&Ax, &Ay, &Az);
 80035a8:	4a99      	ldr	r2, [pc, #612]	; (8003810 <main+0x4c0>)
 80035aa:	499a      	ldr	r1, [pc, #616]	; (8003814 <main+0x4c4>)
 80035ac:	489a      	ldr	r0, [pc, #616]	; (8003818 <main+0x4c8>)
 80035ae:	f000 fe23 	bl	80041f8 <MPU6050_Read_Accel>
	  MPU6050_Read_Gyro(&Gx, &Gy, &Gz);
 80035b2:	4a9a      	ldr	r2, [pc, #616]	; (800381c <main+0x4cc>)
 80035b4:	499a      	ldr	r1, [pc, #616]	; (8003820 <main+0x4d0>)
 80035b6:	489b      	ldr	r0, [pc, #620]	; (8003824 <main+0x4d4>)
 80035b8:	f000 fea2 	bl	8004300 <MPU6050_Read_Gyro>
	  //HAL_Delay(250);
	  trans1.tlm1.Ax=Ax;
 80035bc:	4b96      	ldr	r3, [pc, #600]	; (8003818 <main+0x4c8>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a92      	ldr	r2, [pc, #584]	; (800380c <main+0x4bc>)
 80035c2:	6053      	str	r3, [r2, #4]
	  trans1.tlm1.Ay=Ay;
 80035c4:	4b93      	ldr	r3, [pc, #588]	; (8003814 <main+0x4c4>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a90      	ldr	r2, [pc, #576]	; (800380c <main+0x4bc>)
 80035ca:	6093      	str	r3, [r2, #8]
	  trans1.tlm1.Az=Az;
 80035cc:	4b90      	ldr	r3, [pc, #576]	; (8003810 <main+0x4c0>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a8e      	ldr	r2, [pc, #568]	; (800380c <main+0x4bc>)
 80035d2:	60d3      	str	r3, [r2, #12]
	  trans1.tlm1.Gx=Gx;
 80035d4:	4b93      	ldr	r3, [pc, #588]	; (8003824 <main+0x4d4>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a8c      	ldr	r2, [pc, #560]	; (800380c <main+0x4bc>)
 80035da:	6113      	str	r3, [r2, #16]
	  trans1.tlm1.Gy=Gy;
 80035dc:	4b90      	ldr	r3, [pc, #576]	; (8003820 <main+0x4d0>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a8a      	ldr	r2, [pc, #552]	; (800380c <main+0x4bc>)
 80035e2:	6153      	str	r3, [r2, #20]
	  trans1.tlm1.Gz=Gz;
 80035e4:	4b8d      	ldr	r3, [pc, #564]	; (800381c <main+0x4cc>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a88      	ldr	r2, [pc, #544]	; (800380c <main+0x4bc>)
 80035ea:	6193      	str	r3, [r2, #24]


	  HAL_GPIO_WritePin(GPIOA, CV_En_Pin, 1);
 80035ec:	2201      	movs	r2, #1
 80035ee:	2140      	movs	r1, #64	; 0x40
 80035f0:	488d      	ldr	r0, [pc, #564]	; (8003828 <main+0x4d8>)
 80035f2:	f003 f9ef 	bl	80069d4 <HAL_GPIO_WritePin>
	  trans1.tlm1.CPM_Voltage = dmaOut[0]*(5.0/4096.0);
 80035f6:	4b8d      	ldr	r3, [pc, #564]	; (800382c <main+0x4dc>)
 80035f8:	881b      	ldrh	r3, [r3, #0]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7fc ffb2 	bl	8000564 <__aeabi_i2d>
 8003600:	f04f 0200 	mov.w	r2, #0
 8003604:	4b8a      	ldr	r3, [pc, #552]	; (8003830 <main+0x4e0>)
 8003606:	f7fd f817 	bl	8000638 <__aeabi_dmul>
 800360a:	4602      	mov	r2, r0
 800360c:	460b      	mov	r3, r1
 800360e:	4610      	mov	r0, r2
 8003610:	4619      	mov	r1, r3
 8003612:	f7fd fb09 	bl	8000c28 <__aeabi_d2f>
 8003616:	4603      	mov	r3, r0
 8003618:	4a7c      	ldr	r2, [pc, #496]	; (800380c <main+0x4bc>)
 800361a:	61d3      	str	r3, [r2, #28]
	  HAL_GPIO_WritePin(HV_En_GPIO_Port, HV_En_Pin, 1);
 800361c:	2201      	movs	r2, #1
 800361e:	2120      	movs	r1, #32
 8003620:	4884      	ldr	r0, [pc, #528]	; (8003834 <main+0x4e4>)
 8003622:	f003 f9d7 	bl	80069d4 <HAL_GPIO_WritePin>
	  trans1.tlm1.H_Voltage=dmaOut[3]*(9.36/4096);
 8003626:	4b81      	ldr	r3, [pc, #516]	; (800382c <main+0x4dc>)
 8003628:	88db      	ldrh	r3, [r3, #6]
 800362a:	4618      	mov	r0, r3
 800362c:	f7fc ff9a 	bl	8000564 <__aeabi_i2d>
 8003630:	a36b      	add	r3, pc, #428	; (adr r3, 80037e0 <main+0x490>)
 8003632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003636:	f7fc ffff 	bl	8000638 <__aeabi_dmul>
 800363a:	4602      	mov	r2, r0
 800363c:	460b      	mov	r3, r1
 800363e:	4610      	mov	r0, r2
 8003640:	4619      	mov	r1, r3
 8003642:	f7fd faf1 	bl	8000c28 <__aeabi_d2f>
 8003646:	4603      	mov	r3, r0
 8003648:	4a70      	ldr	r2, [pc, #448]	; (800380c <main+0x4bc>)
 800364a:	6213      	str	r3, [r2, #32]

	  HAL_Delay(100);
 800364c:	2064      	movs	r0, #100	; 0x64
 800364e:	f001 febb 	bl	80053c8 <HAL_Delay>
	  Get_Time();
 8003652:	f7ff f8b9 	bl	80027c8 <Get_Time>
		trans1.tlm1.seconds=time.seconds;
 8003656:	4b78      	ldr	r3, [pc, #480]	; (8003838 <main+0x4e8>)
 8003658:	781b      	ldrb	r3, [r3, #0]
 800365a:	ee07 3a90 	vmov	s15, r3
 800365e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003662:	4b6a      	ldr	r3, [pc, #424]	; (800380c <main+0x4bc>)
 8003664:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		trans1.tlm1.minutes=time.minutes;
 8003668:	4b73      	ldr	r3, [pc, #460]	; (8003838 <main+0x4e8>)
 800366a:	785b      	ldrb	r3, [r3, #1]
 800366c:	ee07 3a90 	vmov	s15, r3
 8003670:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003674:	4b65      	ldr	r3, [pc, #404]	; (800380c <main+0x4bc>)
 8003676:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		trans1.tlm1.hour=time.hour;
 800367a:	4b6f      	ldr	r3, [pc, #444]	; (8003838 <main+0x4e8>)
 800367c:	789b      	ldrb	r3, [r3, #2]
 800367e:	ee07 3a90 	vmov	s15, r3
 8003682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003686:	4b61      	ldr	r3, [pc, #388]	; (800380c <main+0x4bc>)
 8003688:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		trans1.tlm1.dayofmonth=time.dayofmonth;
 800368c:	4b6a      	ldr	r3, [pc, #424]	; (8003838 <main+0x4e8>)
 800368e:	791b      	ldrb	r3, [r3, #4]
 8003690:	ee07 3a90 	vmov	s15, r3
 8003694:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003698:	4b5c      	ldr	r3, [pc, #368]	; (800380c <main+0x4bc>)
 800369a:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
		trans1.tlm1.month=time.month;
 800369e:	4b66      	ldr	r3, [pc, #408]	; (8003838 <main+0x4e8>)
 80036a0:	795b      	ldrb	r3, [r3, #5]
 80036a2:	ee07 3a90 	vmov	s15, r3
 80036a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036aa:	4b58      	ldr	r3, [pc, #352]	; (800380c <main+0x4bc>)
 80036ac:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
		trans1.tlm1.year=time.year;
 80036b0:	4b61      	ldr	r3, [pc, #388]	; (8003838 <main+0x4e8>)
 80036b2:	799b      	ldrb	r3, [r3, #6]
 80036b4:	ee07 3a90 	vmov	s15, r3
 80036b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036bc:	4b53      	ldr	r3, [pc, #332]	; (800380c <main+0x4bc>)
 80036be:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58


		fresult = f_mount(&fs, "/", 1);
 80036c2:	2201      	movs	r2, #1
 80036c4:	495d      	ldr	r1, [pc, #372]	; (800383c <main+0x4ec>)
 80036c6:	485e      	ldr	r0, [pc, #376]	; (8003840 <main+0x4f0>)
 80036c8:	f009 fcca 	bl	800d060 <f_mount>
 80036cc:	4603      	mov	r3, r0
 80036ce:	461a      	mov	r2, r3
 80036d0:	4b5c      	ldr	r3, [pc, #368]	; (8003844 <main+0x4f4>)
 80036d2:	701a      	strb	r2, [r3, #0]
		HAL_Delay(500);
 80036d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80036d8:	f001 fe76 	bl	80053c8 <HAL_Delay>
		fresult = f_open(&fil, "testfile.txt", FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 80036dc:	2213      	movs	r2, #19
 80036de:	495a      	ldr	r1, [pc, #360]	; (8003848 <main+0x4f8>)
 80036e0:	485a      	ldr	r0, [pc, #360]	; (800384c <main+0x4fc>)
 80036e2:	f009 fd03 	bl	800d0ec <f_open>
 80036e6:	4603      	mov	r3, r0
 80036e8:	461a      	mov	r2, r3
 80036ea:	4b56      	ldr	r3, [pc, #344]	; (8003844 <main+0x4f4>)
 80036ec:	701a      	strb	r2, [r3, #0]
		//	  memset(TxBuff,"\0",150);

	  for(int i=0; i<23; i++)
 80036ee:	2300      	movs	r3, #0
 80036f0:	607b      	str	r3, [r7, #4]
 80036f2:	e059      	b.n	80037a8 <main+0x458>
	  {

		  memset(tempbuff,'\0',6);
 80036f4:	2206      	movs	r2, #6
 80036f6:	2100      	movs	r1, #0
 80036f8:	4855      	ldr	r0, [pc, #340]	; (8003850 <main+0x500>)
 80036fa:	f00a fc97 	bl	800e02c <memset>
		  gcvt(trans1.dataframe[i],4,tempbuff);
 80036fe:	4a43      	ldr	r2, [pc, #268]	; (800380c <main+0x4bc>)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	4413      	add	r3, r2
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4618      	mov	r0, r3
 800370a:	f7fc ff3d 	bl	8000588 <__aeabi_f2d>
 800370e:	4602      	mov	r2, r0
 8003710:	460b      	mov	r3, r1
 8003712:	494f      	ldr	r1, [pc, #316]	; (8003850 <main+0x500>)
 8003714:	2004      	movs	r0, #4
 8003716:	ec43 2b10 	vmov	d0, r2, r3
 800371a:	f00a fc39 	bl	800df90 <gcvt>
		  //strcat(TxBuff,tempbuff);
		  strcat(tempbuff,",");
 800371e:	484c      	ldr	r0, [pc, #304]	; (8003850 <main+0x500>)
 8003720:	f7fc fd76 	bl	8000210 <strlen>
 8003724:	4603      	mov	r3, r0
 8003726:	461a      	mov	r2, r3
 8003728:	4b49      	ldr	r3, [pc, #292]	; (8003850 <main+0x500>)
 800372a:	4413      	add	r3, r2
 800372c:	4949      	ldr	r1, [pc, #292]	; (8003854 <main+0x504>)
 800372e:	461a      	mov	r2, r3
 8003730:	460b      	mov	r3, r1
 8003732:	881b      	ldrh	r3, [r3, #0]
 8003734:	8013      	strh	r3, [r2, #0]
		  HAL_UART_Transmit(&huart4, tempbuff, strlen(tempbuff), 100);
 8003736:	4846      	ldr	r0, [pc, #280]	; (8003850 <main+0x500>)
 8003738:	f7fc fd6a 	bl	8000210 <strlen>
 800373c:	4603      	mov	r3, r0
 800373e:	b29a      	uxth	r2, r3
 8003740:	2364      	movs	r3, #100	; 0x64
 8003742:	4943      	ldr	r1, [pc, #268]	; (8003850 <main+0x500>)
 8003744:	4844      	ldr	r0, [pc, #272]	; (8003858 <main+0x508>)
 8003746:	f006 f882 	bl	800984e <HAL_UART_Transmit>
		  if(i==22) strcat(tempbuff, "\n");
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2b16      	cmp	r3, #22
 800374e:	d10b      	bne.n	8003768 <main+0x418>
 8003750:	483f      	ldr	r0, [pc, #252]	; (8003850 <main+0x500>)
 8003752:	f7fc fd5d 	bl	8000210 <strlen>
 8003756:	4603      	mov	r3, r0
 8003758:	461a      	mov	r2, r3
 800375a:	4b3d      	ldr	r3, [pc, #244]	; (8003850 <main+0x500>)
 800375c:	4413      	add	r3, r2
 800375e:	493f      	ldr	r1, [pc, #252]	; (800385c <main+0x50c>)
 8003760:	461a      	mov	r2, r3
 8003762:	460b      	mov	r3, r1
 8003764:	881b      	ldrh	r3, [r3, #0]
 8003766:	8013      	strh	r3, [r2, #0]


		  f_lseek(&fil,writepos);
 8003768:	4b3d      	ldr	r3, [pc, #244]	; (8003860 <main+0x510>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4619      	mov	r1, r3
 800376e:	4837      	ldr	r0, [pc, #220]	; (800384c <main+0x4fc>)
 8003770:	f00a f8c4 	bl	800d8fc <f_lseek>
		  fresult = f_write(&fil, tempbuff, bufsize(tempbuff), &bw);
 8003774:	4836      	ldr	r0, [pc, #216]	; (8003850 <main+0x500>)
 8003776:	f7ff fd74 	bl	8003262 <bufsize>
 800377a:	4603      	mov	r3, r0
 800377c:	461a      	mov	r2, r3
 800377e:	4b39      	ldr	r3, [pc, #228]	; (8003864 <main+0x514>)
 8003780:	4933      	ldr	r1, [pc, #204]	; (8003850 <main+0x500>)
 8003782:	4832      	ldr	r0, [pc, #200]	; (800384c <main+0x4fc>)
 8003784:	f009 fe7e 	bl	800d484 <f_write>
 8003788:	4603      	mov	r3, r0
 800378a:	461a      	mov	r2, r3
 800378c:	4b2d      	ldr	r3, [pc, #180]	; (8003844 <main+0x4f4>)
 800378e:	701a      	strb	r2, [r3, #0]
		  writepos+=bufsize(tempbuff);
 8003790:	482f      	ldr	r0, [pc, #188]	; (8003850 <main+0x500>)
 8003792:	f7ff fd66 	bl	8003262 <bufsize>
 8003796:	4602      	mov	r2, r0
 8003798:	4b31      	ldr	r3, [pc, #196]	; (8003860 <main+0x510>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4413      	add	r3, r2
 800379e:	4a30      	ldr	r2, [pc, #192]	; (8003860 <main+0x510>)
 80037a0:	6013      	str	r3, [r2, #0]
	  for(int i=0; i<23; i++)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	3301      	adds	r3, #1
 80037a6:	607b      	str	r3, [r7, #4]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2b16      	cmp	r3, #22
 80037ac:	dda2      	ble.n	80036f4 <main+0x3a4>

	  }

	  f_close(&fil);
 80037ae:	4827      	ldr	r0, [pc, #156]	; (800384c <main+0x4fc>)
 80037b0:	f00a f87a 	bl	800d8a8 <f_close>
	  fresult = f_mount(NULL, "/", 1);
 80037b4:	2201      	movs	r2, #1
 80037b6:	4921      	ldr	r1, [pc, #132]	; (800383c <main+0x4ec>)
 80037b8:	2000      	movs	r0, #0
 80037ba:	f009 fc51 	bl	800d060 <f_mount>
 80037be:	4603      	mov	r3, r0
 80037c0:	461a      	mov	r2, r3
 80037c2:	4b20      	ldr	r3, [pc, #128]	; (8003844 <main+0x4f4>)
 80037c4:	701a      	strb	r2, [r3, #0]

	  HAL_UART_Transmit(&huart4, "\n", 1, 100);
 80037c6:	2364      	movs	r3, #100	; 0x64
 80037c8:	2201      	movs	r2, #1
 80037ca:	4924      	ldr	r1, [pc, #144]	; (800385c <main+0x50c>)
 80037cc:	4822      	ldr	r0, [pc, #136]	; (8003858 <main+0x508>)
 80037ce:	f006 f83e 	bl	800984e <HAL_UART_Transmit>
	  fresult = f_open(&fil, "testfile.txt", FA_READ);
	  f_read (&fil, rxbuffer, f_size(&fil), &br);
	  f_close(&fil);
	  fresult = f_mount(NULL, "/", 1);*/

	  HAL_Delay(100);
 80037d2:	2064      	movs	r0, #100	; 0x64
 80037d4:	f001 fdf8 	bl	80053c8 <HAL_Delay>
  {
 80037d8:	e61e      	b.n	8003418 <main+0xc8>
 80037da:	bf00      	nop
 80037dc:	f3af 8000 	nop.w
 80037e0:	eb851eb8 	.word	0xeb851eb8
 80037e4:	3f62b851 	.word	0x3f62b851
 80037e8:	20000530 	.word	0x20000530
 80037ec:	20000428 	.word	0x20000428
 80037f0:	080116b0 	.word	0x080116b0
 80037f4:	20000570 	.word	0x20000570
 80037f8:	080116b4 	.word	0x080116b4
 80037fc:	20000638 	.word	0x20000638
 8003800:	080116b8 	.word	0x080116b8
 8003804:	200005d4 	.word	0x200005d4
 8003808:	20000664 	.word	0x20000664
 800380c:	20000694 	.word	0x20000694
 8003810:	2000053c 	.word	0x2000053c
 8003814:	20000538 	.word	0x20000538
 8003818:	20000534 	.word	0x20000534
 800381c:	20000548 	.word	0x20000548
 8003820:	20000544 	.word	0x20000544
 8003824:	20000540 	.word	0x20000540
 8003828:	40020000 	.word	0x40020000
 800382c:	20000550 	.word	0x20000550
 8003830:	3f540000 	.word	0x3f540000
 8003834:	40020400 	.word	0x40020400
 8003838:	2000067c 	.word	0x2000067c
 800383c:	080116bc 	.word	0x080116bc
 8003840:	200006f4 	.word	0x200006f4
 8003844:	2000275c 	.word	0x2000275c
 8003848:	080116c0 	.word	0x080116c0
 800384c:	2000172c 	.word	0x2000172c
 8003850:	2000068c 	.word	0x2000068c
 8003854:	080116d0 	.word	0x080116d0
 8003858:	200003e4 	.word	0x200003e4
 800385c:	080116d4 	.word	0x080116d4
 8003860:	200027e4 	.word	0x200027e4
 8003864:	20002760 	.word	0x20002760

08003868 <current_sensor20.3>:
  {
 8003868:	b5b0      	push	{r4, r5, r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
 800386e:	f8c7 c004 	str.w	ip, [r7, #4]
  	  readValue20 = dmaOut[2];
 8003872:	4b27      	ldr	r3, [pc, #156]	; (8003910 <current_sensor20.3+0xa8>)
 8003874:	889a      	ldrh	r2, [r3, #4]
 8003876:	4b27      	ldr	r3, [pc, #156]	; (8003914 <current_sensor20.3+0xac>)
 8003878:	801a      	strh	r2, [r3, #0]
  	  rawVoltage20 = ((float) readValue20 * 3.3) / 4095 *adc_err20;
 800387a:	4b26      	ldr	r3, [pc, #152]	; (8003914 <current_sensor20.3+0xac>)
 800387c:	881b      	ldrh	r3, [r3, #0]
 800387e:	ee07 3a90 	vmov	s15, r3
 8003882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003886:	ee17 0a90 	vmov	r0, s15
 800388a:	f7fc fe7d 	bl	8000588 <__aeabi_f2d>
 800388e:	a31c      	add	r3, pc, #112	; (adr r3, 8003900 <current_sensor20.3+0x98>)
 8003890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003894:	f7fc fed0 	bl	8000638 <__aeabi_dmul>
 8003898:	4602      	mov	r2, r0
 800389a:	460b      	mov	r3, r1
 800389c:	4610      	mov	r0, r2
 800389e:	4619      	mov	r1, r3
 80038a0:	a319      	add	r3, pc, #100	; (adr r3, 8003908 <current_sensor20.3+0xa0>)
 80038a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a6:	f7fc fff1 	bl	800088c <__aeabi_ddiv>
 80038aa:	4602      	mov	r2, r0
 80038ac:	460b      	mov	r3, r1
 80038ae:	4614      	mov	r4, r2
 80038b0:	461d      	mov	r5, r3
 80038b2:	4b19      	ldr	r3, [pc, #100]	; (8003918 <current_sensor20.3+0xb0>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7fc fe66 	bl	8000588 <__aeabi_f2d>
 80038bc:	4602      	mov	r2, r0
 80038be:	460b      	mov	r3, r1
 80038c0:	4620      	mov	r0, r4
 80038c2:	4629      	mov	r1, r5
 80038c4:	f7fc feb8 	bl	8000638 <__aeabi_dmul>
 80038c8:	4602      	mov	r2, r0
 80038ca:	460b      	mov	r3, r1
 80038cc:	4610      	mov	r0, r2
 80038ce:	4619      	mov	r1, r3
 80038d0:	f7fd f9aa 	bl	8000c28 <__aeabi_d2f>
 80038d4:	4603      	mov	r3, r0
 80038d6:	4a11      	ldr	r2, [pc, #68]	; (800391c <current_sensor20.3+0xb4>)
 80038d8:	6013      	str	r3, [r2, #0]
  	  trans1.tlm1.H_Current =(1 - rawVoltage20)/sensitivity20;
 80038da:	4b10      	ldr	r3, [pc, #64]	; (800391c <current_sensor20.3+0xb4>)
 80038dc:	edd3 7a00 	vldr	s15, [r3]
 80038e0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80038e4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80038e8:	4b0d      	ldr	r3, [pc, #52]	; (8003920 <current_sensor20.3+0xb8>)
 80038ea:	ed93 7a00 	vldr	s14, [r3]
 80038ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038f2:	4b0c      	ldr	r3, [pc, #48]	; (8003924 <current_sensor20.3+0xbc>)
 80038f4:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
  }
 80038f8:	bf00      	nop
 80038fa:	3708      	adds	r7, #8
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bdb0      	pop	{r4, r5, r7, pc}
 8003900:	66666666 	.word	0x66666666
 8003904:	400a6666 	.word	0x400a6666
 8003908:	00000000 	.word	0x00000000
 800390c:	40affe00 	.word	0x40affe00
 8003910:	20000550 	.word	0x20000550
 8003914:	20000568 	.word	0x20000568
 8003918:	20000014 	.word	0x20000014
 800391c:	2000056c 	.word	0x2000056c
 8003920:	20000010 	.word	0x20000010
 8003924:	20000694 	.word	0x20000694

08003928 <barometer_sensor.1>:
  {
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
 800392e:	f8c7 c004 	str.w	ip, [r7, #4]
  	  Temperature2 = BMP180_GetTemp();
 8003932:	f7fd fc2b 	bl	800118c <BMP180_GetTemp>
 8003936:	eef0 7a40 	vmov.f32	s15, s0
 800393a:	4b0b      	ldr	r3, [pc, #44]	; (8003968 <barometer_sensor.1+0x40>)
 800393c:	edc3 7a00 	vstr	s15, [r3]
  	  Pressure = BMP180_GetPress(0);
 8003940:	2000      	movs	r0, #0
 8003942:	f7fd fd1d 	bl	8001380 <BMP180_GetPress>
 8003946:	eef0 7a40 	vmov.f32	s15, s0
 800394a:	4b08      	ldr	r3, [pc, #32]	; (800396c <barometer_sensor.1+0x44>)
 800394c:	edc3 7a00 	vstr	s15, [r3]
  	  trans1.tlm1.Altitude = BMP180_GetAlt(0);
 8003950:	2000      	movs	r0, #0
 8003952:	f7fd ff45 	bl	80017e0 <BMP180_GetAlt>
 8003956:	eef0 7a40 	vmov.f32	s15, s0
 800395a:	4b05      	ldr	r3, [pc, #20]	; (8003970 <barometer_sensor.1+0x48>)
 800395c:	edc3 7a00 	vstr	s15, [r3]
  }
 8003960:	bf00      	nop
 8003962:	3708      	adds	r7, #8
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	20000558 	.word	0x20000558
 800396c:	2000055c 	.word	0x2000055c
 8003970:	20000694 	.word	0x20000694

08003974 <isu_check.0>:
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	f8c7 c004 	str.w	ip, [r7, #4]
}
 800397e:	bf00      	nop
 8003980:	370c      	adds	r7, #12
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
	...

0800398c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b094      	sub	sp, #80	; 0x50
 8003990:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003992:	f107 031c 	add.w	r3, r7, #28
 8003996:	2234      	movs	r2, #52	; 0x34
 8003998:	2100      	movs	r1, #0
 800399a:	4618      	mov	r0, r3
 800399c:	f00a fb46 	bl	800e02c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80039a0:	f107 0308 	add.w	r3, r7, #8
 80039a4:	2200      	movs	r2, #0
 80039a6:	601a      	str	r2, [r3, #0]
 80039a8:	605a      	str	r2, [r3, #4]
 80039aa:	609a      	str	r2, [r3, #8]
 80039ac:	60da      	str	r2, [r3, #12]
 80039ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80039b0:	2300      	movs	r3, #0
 80039b2:	607b      	str	r3, [r7, #4]
 80039b4:	4b2c      	ldr	r3, [pc, #176]	; (8003a68 <SystemClock_Config+0xdc>)
 80039b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b8:	4a2b      	ldr	r2, [pc, #172]	; (8003a68 <SystemClock_Config+0xdc>)
 80039ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039be:	6413      	str	r3, [r2, #64]	; 0x40
 80039c0:	4b29      	ldr	r3, [pc, #164]	; (8003a68 <SystemClock_Config+0xdc>)
 80039c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039c8:	607b      	str	r3, [r7, #4]
 80039ca:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80039cc:	2300      	movs	r3, #0
 80039ce:	603b      	str	r3, [r7, #0]
 80039d0:	4b26      	ldr	r3, [pc, #152]	; (8003a6c <SystemClock_Config+0xe0>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a25      	ldr	r2, [pc, #148]	; (8003a6c <SystemClock_Config+0xe0>)
 80039d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80039da:	6013      	str	r3, [r2, #0]
 80039dc:	4b23      	ldr	r3, [pc, #140]	; (8003a6c <SystemClock_Config+0xe0>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80039e4:	603b      	str	r3, [r7, #0]
 80039e6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80039e8:	2302      	movs	r3, #2
 80039ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80039ec:	2301      	movs	r3, #1
 80039ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80039f0:	2310      	movs	r3, #16
 80039f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80039f4:	2302      	movs	r3, #2
 80039f6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80039f8:	2300      	movs	r3, #0
 80039fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80039fc:	2308      	movs	r3, #8
 80039fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8003a00:	23b4      	movs	r3, #180	; 0xb4
 8003a02:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003a04:	2302      	movs	r3, #2
 8003a06:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003a08:	2302      	movs	r3, #2
 8003a0a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003a0c:	2302      	movs	r3, #2
 8003a0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a10:	f107 031c 	add.w	r3, r7, #28
 8003a14:	4618      	mov	r0, r3
 8003a16:	f004 fb51 	bl	80080bc <HAL_RCC_OscConfig>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d001      	beq.n	8003a24 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003a20:	f000 fb7c 	bl	800411c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003a24:	f003 ffb0 	bl	8007988 <HAL_PWREx_EnableOverDrive>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8003a2e:	f000 fb75 	bl	800411c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003a32:	230f      	movs	r3, #15
 8003a34:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a36:	2302      	movs	r3, #2
 8003a38:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003a3e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003a42:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003a44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a48:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003a4a:	f107 0308 	add.w	r3, r7, #8
 8003a4e:	2105      	movs	r1, #5
 8003a50:	4618      	mov	r0, r3
 8003a52:	f003 ffe9 	bl	8007a28 <HAL_RCC_ClockConfig>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8003a5c:	f000 fb5e 	bl	800411c <Error_Handler>
  }
}
 8003a60:	bf00      	nop
 8003a62:	3750      	adds	r7, #80	; 0x50
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	40023800 	.word	0x40023800
 8003a6c:	40007000 	.word	0x40007000

08003a70 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003a76:	463b      	mov	r3, r7
 8003a78:	2200      	movs	r2, #0
 8003a7a:	601a      	str	r2, [r3, #0]
 8003a7c:	605a      	str	r2, [r3, #4]
 8003a7e:	609a      	str	r2, [r3, #8]
 8003a80:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003a82:	4b36      	ldr	r3, [pc, #216]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003a84:	4a36      	ldr	r2, [pc, #216]	; (8003b60 <MX_ADC1_Init+0xf0>)
 8003a86:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8003a88:	4b34      	ldr	r3, [pc, #208]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003a8a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003a8e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003a90:	4b32      	ldr	r3, [pc, #200]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8003a96:	4b31      	ldr	r3, [pc, #196]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003a98:	2201      	movs	r2, #1
 8003a9a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003a9c:	4b2f      	ldr	r3, [pc, #188]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003aa2:	4b2e      	ldr	r3, [pc, #184]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003aaa:	4b2c      	ldr	r3, [pc, #176]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003ab0:	4b2a      	ldr	r3, [pc, #168]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003ab2:	4a2c      	ldr	r2, [pc, #176]	; (8003b64 <MX_ADC1_Init+0xf4>)
 8003ab4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003ab6:	4b29      	ldr	r3, [pc, #164]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8003abc:	4b27      	ldr	r3, [pc, #156]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003abe:	2204      	movs	r2, #4
 8003ac0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003ac2:	4b26      	ldr	r3, [pc, #152]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003aca:	4b24      	ldr	r3, [pc, #144]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003acc:	2201      	movs	r2, #1
 8003ace:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003ad0:	4822      	ldr	r0, [pc, #136]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003ad2:	f001 fc9d 	bl	8005410 <HAL_ADC_Init>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d001      	beq.n	8003ae0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003adc:	f000 fb1e 	bl	800411c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003aec:	463b      	mov	r3, r7
 8003aee:	4619      	mov	r1, r3
 8003af0:	481a      	ldr	r0, [pc, #104]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003af2:	f001 fdff 	bl	80056f4 <HAL_ADC_ConfigChannel>
 8003af6:	4603      	mov	r3, r0
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d001      	beq.n	8003b00 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003afc:	f000 fb0e 	bl	800411c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003b00:	2301      	movs	r3, #1
 8003b02:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003b04:	2302      	movs	r3, #2
 8003b06:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003b08:	463b      	mov	r3, r7
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	4813      	ldr	r0, [pc, #76]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003b0e:	f001 fdf1 	bl	80056f4 <HAL_ADC_ConfigChannel>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d001      	beq.n	8003b1c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8003b18:	f000 fb00 	bl	800411c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8003b1c:	2304      	movs	r3, #4
 8003b1e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8003b20:	2303      	movs	r3, #3
 8003b22:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003b24:	463b      	mov	r3, r7
 8003b26:	4619      	mov	r1, r3
 8003b28:	480c      	ldr	r0, [pc, #48]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003b2a:	f001 fde3 	bl	80056f4 <HAL_ADC_ConfigChannel>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d001      	beq.n	8003b38 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8003b34:	f000 faf2 	bl	800411c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8003b38:	2308      	movs	r3, #8
 8003b3a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8003b3c:	2304      	movs	r3, #4
 8003b3e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003b40:	463b      	mov	r3, r7
 8003b42:	4619      	mov	r1, r3
 8003b44:	4805      	ldr	r0, [pc, #20]	; (8003b5c <MX_ADC1_Init+0xec>)
 8003b46:	f001 fdd5 	bl	80056f4 <HAL_ADC_ConfigChannel>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d001      	beq.n	8003b54 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8003b50:	f000 fae4 	bl	800411c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003b54:	bf00      	nop
 8003b56:	3710      	adds	r7, #16
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	20000148 	.word	0x20000148
 8003b60:	40012000 	.word	0x40012000
 8003b64:	0f000001 	.word	0x0f000001

08003b68 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003b6c:	4b12      	ldr	r3, [pc, #72]	; (8003bb8 <MX_I2C1_Init+0x50>)
 8003b6e:	4a13      	ldr	r2, [pc, #76]	; (8003bbc <MX_I2C1_Init+0x54>)
 8003b70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003b72:	4b11      	ldr	r3, [pc, #68]	; (8003bb8 <MX_I2C1_Init+0x50>)
 8003b74:	4a12      	ldr	r2, [pc, #72]	; (8003bc0 <MX_I2C1_Init+0x58>)
 8003b76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003b78:	4b0f      	ldr	r3, [pc, #60]	; (8003bb8 <MX_I2C1_Init+0x50>)
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003b7e:	4b0e      	ldr	r3, [pc, #56]	; (8003bb8 <MX_I2C1_Init+0x50>)
 8003b80:	2200      	movs	r2, #0
 8003b82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003b84:	4b0c      	ldr	r3, [pc, #48]	; (8003bb8 <MX_I2C1_Init+0x50>)
 8003b86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003b8a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003b8c:	4b0a      	ldr	r3, [pc, #40]	; (8003bb8 <MX_I2C1_Init+0x50>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003b92:	4b09      	ldr	r3, [pc, #36]	; (8003bb8 <MX_I2C1_Init+0x50>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003b98:	4b07      	ldr	r3, [pc, #28]	; (8003bb8 <MX_I2C1_Init+0x50>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003b9e:	4b06      	ldr	r3, [pc, #24]	; (8003bb8 <MX_I2C1_Init+0x50>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003ba4:	4804      	ldr	r0, [pc, #16]	; (8003bb8 <MX_I2C1_Init+0x50>)
 8003ba6:	f002 ff2f 	bl	8006a08 <HAL_I2C_Init>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d001      	beq.n	8003bb4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003bb0:	f000 fab4 	bl	800411c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003bb4:	bf00      	nop
 8003bb6:	bd80      	pop	{r7, pc}
 8003bb8:	200001f0 	.word	0x200001f0
 8003bbc:	40005400 	.word	0x40005400
 8003bc0:	000186a0 	.word	0x000186a0

08003bc4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003bc8:	4b12      	ldr	r3, [pc, #72]	; (8003c14 <MX_I2C2_Init+0x50>)
 8003bca:	4a13      	ldr	r2, [pc, #76]	; (8003c18 <MX_I2C2_Init+0x54>)
 8003bcc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8003bce:	4b11      	ldr	r3, [pc, #68]	; (8003c14 <MX_I2C2_Init+0x50>)
 8003bd0:	4a12      	ldr	r2, [pc, #72]	; (8003c1c <MX_I2C2_Init+0x58>)
 8003bd2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003bd4:	4b0f      	ldr	r3, [pc, #60]	; (8003c14 <MX_I2C2_Init+0x50>)
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003bda:	4b0e      	ldr	r3, [pc, #56]	; (8003c14 <MX_I2C2_Init+0x50>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003be0:	4b0c      	ldr	r3, [pc, #48]	; (8003c14 <MX_I2C2_Init+0x50>)
 8003be2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003be6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003be8:	4b0a      	ldr	r3, [pc, #40]	; (8003c14 <MX_I2C2_Init+0x50>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8003bee:	4b09      	ldr	r3, [pc, #36]	; (8003c14 <MX_I2C2_Init+0x50>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003bf4:	4b07      	ldr	r3, [pc, #28]	; (8003c14 <MX_I2C2_Init+0x50>)
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003bfa:	4b06      	ldr	r3, [pc, #24]	; (8003c14 <MX_I2C2_Init+0x50>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003c00:	4804      	ldr	r0, [pc, #16]	; (8003c14 <MX_I2C2_Init+0x50>)
 8003c02:	f002 ff01 	bl	8006a08 <HAL_I2C_Init>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d001      	beq.n	8003c10 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8003c0c:	f000 fa86 	bl	800411c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003c10:	bf00      	nop
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	20000244 	.word	0x20000244
 8003c18:	40005800 	.word	0x40005800
 8003c1c:	000186a0 	.word	0x000186a0

08003c20 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8003c24:	4b12      	ldr	r3, [pc, #72]	; (8003c70 <MX_I2C3_Init+0x50>)
 8003c26:	4a13      	ldr	r2, [pc, #76]	; (8003c74 <MX_I2C3_Init+0x54>)
 8003c28:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8003c2a:	4b11      	ldr	r3, [pc, #68]	; (8003c70 <MX_I2C3_Init+0x50>)
 8003c2c:	4a12      	ldr	r2, [pc, #72]	; (8003c78 <MX_I2C3_Init+0x58>)
 8003c2e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003c30:	4b0f      	ldr	r3, [pc, #60]	; (8003c70 <MX_I2C3_Init+0x50>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8003c36:	4b0e      	ldr	r3, [pc, #56]	; (8003c70 <MX_I2C3_Init+0x50>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003c3c:	4b0c      	ldr	r3, [pc, #48]	; (8003c70 <MX_I2C3_Init+0x50>)
 8003c3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003c42:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003c44:	4b0a      	ldr	r3, [pc, #40]	; (8003c70 <MX_I2C3_Init+0x50>)
 8003c46:	2200      	movs	r2, #0
 8003c48:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8003c4a:	4b09      	ldr	r3, [pc, #36]	; (8003c70 <MX_I2C3_Init+0x50>)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003c50:	4b07      	ldr	r3, [pc, #28]	; (8003c70 <MX_I2C3_Init+0x50>)
 8003c52:	2200      	movs	r2, #0
 8003c54:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003c56:	4b06      	ldr	r3, [pc, #24]	; (8003c70 <MX_I2C3_Init+0x50>)
 8003c58:	2200      	movs	r2, #0
 8003c5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8003c5c:	4804      	ldr	r0, [pc, #16]	; (8003c70 <MX_I2C3_Init+0x50>)
 8003c5e:	f002 fed3 	bl	8006a08 <HAL_I2C_Init>
 8003c62:	4603      	mov	r3, r0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d001      	beq.n	8003c6c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8003c68:	f000 fa58 	bl	800411c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8003c6c:	bf00      	nop
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	20000298 	.word	0x20000298
 8003c74:	40005c00 	.word	0x40005c00
 8003c78:	000186a0 	.word	0x000186a0

08003c7c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003c80:	4b18      	ldr	r3, [pc, #96]	; (8003ce4 <MX_SPI1_Init+0x68>)
 8003c82:	4a19      	ldr	r2, [pc, #100]	; (8003ce8 <MX_SPI1_Init+0x6c>)
 8003c84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003c86:	4b17      	ldr	r3, [pc, #92]	; (8003ce4 <MX_SPI1_Init+0x68>)
 8003c88:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003c8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8003c8e:	4b15      	ldr	r3, [pc, #84]	; (8003ce4 <MX_SPI1_Init+0x68>)
 8003c90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c94:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003c96:	4b13      	ldr	r3, [pc, #76]	; (8003ce4 <MX_SPI1_Init+0x68>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c9c:	4b11      	ldr	r3, [pc, #68]	; (8003ce4 <MX_SPI1_Init+0x68>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003ca2:	4b10      	ldr	r3, [pc, #64]	; (8003ce4 <MX_SPI1_Init+0x68>)
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003ca8:	4b0e      	ldr	r3, [pc, #56]	; (8003ce4 <MX_SPI1_Init+0x68>)
 8003caa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003cb0:	4b0c      	ldr	r3, [pc, #48]	; (8003ce4 <MX_SPI1_Init+0x68>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003cb6:	4b0b      	ldr	r3, [pc, #44]	; (8003ce4 <MX_SPI1_Init+0x68>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003cbc:	4b09      	ldr	r3, [pc, #36]	; (8003ce4 <MX_SPI1_Init+0x68>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003cc2:	4b08      	ldr	r3, [pc, #32]	; (8003ce4 <MX_SPI1_Init+0x68>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003cc8:	4b06      	ldr	r3, [pc, #24]	; (8003ce4 <MX_SPI1_Init+0x68>)
 8003cca:	220a      	movs	r2, #10
 8003ccc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003cce:	4805      	ldr	r0, [pc, #20]	; (8003ce4 <MX_SPI1_Init+0x68>)
 8003cd0:	f004 fc92 	bl	80085f8 <HAL_SPI_Init>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d001      	beq.n	8003cde <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8003cda:	f000 fa1f 	bl	800411c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003cde:	bf00      	nop
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	200002ec 	.word	0x200002ec
 8003ce8:	40013000 	.word	0x40013000

08003cec <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003cf0:	4b17      	ldr	r3, [pc, #92]	; (8003d50 <MX_SPI2_Init+0x64>)
 8003cf2:	4a18      	ldr	r2, [pc, #96]	; (8003d54 <MX_SPI2_Init+0x68>)
 8003cf4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003cf6:	4b16      	ldr	r3, [pc, #88]	; (8003d50 <MX_SPI2_Init+0x64>)
 8003cf8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003cfc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003cfe:	4b14      	ldr	r3, [pc, #80]	; (8003d50 <MX_SPI2_Init+0x64>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003d04:	4b12      	ldr	r3, [pc, #72]	; (8003d50 <MX_SPI2_Init+0x64>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d0a:	4b11      	ldr	r3, [pc, #68]	; (8003d50 <MX_SPI2_Init+0x64>)
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003d10:	4b0f      	ldr	r3, [pc, #60]	; (8003d50 <MX_SPI2_Init+0x64>)
 8003d12:	2200      	movs	r2, #0
 8003d14:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003d16:	4b0e      	ldr	r3, [pc, #56]	; (8003d50 <MX_SPI2_Init+0x64>)
 8003d18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d1c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8003d1e:	4b0c      	ldr	r3, [pc, #48]	; (8003d50 <MX_SPI2_Init+0x64>)
 8003d20:	2238      	movs	r2, #56	; 0x38
 8003d22:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003d24:	4b0a      	ldr	r3, [pc, #40]	; (8003d50 <MX_SPI2_Init+0x64>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003d2a:	4b09      	ldr	r3, [pc, #36]	; (8003d50 <MX_SPI2_Init+0x64>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d30:	4b07      	ldr	r3, [pc, #28]	; (8003d50 <MX_SPI2_Init+0x64>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003d36:	4b06      	ldr	r3, [pc, #24]	; (8003d50 <MX_SPI2_Init+0x64>)
 8003d38:	220a      	movs	r2, #10
 8003d3a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003d3c:	4804      	ldr	r0, [pc, #16]	; (8003d50 <MX_SPI2_Init+0x64>)
 8003d3e:	f004 fc5b 	bl	80085f8 <HAL_SPI_Init>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d001      	beq.n	8003d4c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003d48:	f000 f9e8 	bl	800411c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003d4c:	bf00      	nop
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	20000344 	.word	0x20000344
 8003d54:	40003800 	.word	0x40003800

08003d58 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b086      	sub	sp, #24
 8003d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d5e:	f107 0308 	add.w	r3, r7, #8
 8003d62:	2200      	movs	r2, #0
 8003d64:	601a      	str	r2, [r3, #0]
 8003d66:	605a      	str	r2, [r3, #4]
 8003d68:	609a      	str	r2, [r3, #8]
 8003d6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d6c:	463b      	mov	r3, r7
 8003d6e:	2200      	movs	r2, #0
 8003d70:	601a      	str	r2, [r3, #0]
 8003d72:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003d74:	4b1f      	ldr	r3, [pc, #124]	; (8003df4 <MX_TIM1_Init+0x9c>)
 8003d76:	4a20      	ldr	r2, [pc, #128]	; (8003df8 <MX_TIM1_Init+0xa0>)
 8003d78:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 45000;
 8003d7a:	4b1e      	ldr	r3, [pc, #120]	; (8003df4 <MX_TIM1_Init+0x9c>)
 8003d7c:	f64a 72c8 	movw	r2, #45000	; 0xafc8
 8003d80:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d82:	4b1c      	ldr	r3, [pc, #112]	; (8003df4 <MX_TIM1_Init+0x9c>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003d88:	4b1a      	ldr	r3, [pc, #104]	; (8003df4 <MX_TIM1_Init+0x9c>)
 8003d8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d8e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d90:	4b18      	ldr	r3, [pc, #96]	; (8003df4 <MX_TIM1_Init+0x9c>)
 8003d92:	2200      	movs	r2, #0
 8003d94:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003d96:	4b17      	ldr	r3, [pc, #92]	; (8003df4 <MX_TIM1_Init+0x9c>)
 8003d98:	2200      	movs	r2, #0
 8003d9a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d9c:	4b15      	ldr	r3, [pc, #84]	; (8003df4 <MX_TIM1_Init+0x9c>)
 8003d9e:	2200      	movs	r2, #0
 8003da0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003da2:	4814      	ldr	r0, [pc, #80]	; (8003df4 <MX_TIM1_Init+0x9c>)
 8003da4:	f005 f9d0 	bl	8009148 <HAL_TIM_Base_Init>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d001      	beq.n	8003db2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8003dae:	f000 f9b5 	bl	800411c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003db2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003db6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003db8:	f107 0308 	add.w	r3, r7, #8
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	480d      	ldr	r0, [pc, #52]	; (8003df4 <MX_TIM1_Init+0x9c>)
 8003dc0:	f005 fa7a 	bl	80092b8 <HAL_TIM_ConfigClockSource>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d001      	beq.n	8003dce <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8003dca:	f000 f9a7 	bl	800411c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003dd6:	463b      	mov	r3, r7
 8003dd8:	4619      	mov	r1, r3
 8003dda:	4806      	ldr	r0, [pc, #24]	; (8003df4 <MX_TIM1_Init+0x9c>)
 8003ddc:	f005 fc6e 	bl	80096bc <HAL_TIMEx_MasterConfigSynchronization>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d001      	beq.n	8003dea <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8003de6:	f000 f999 	bl	800411c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003dea:	bf00      	nop
 8003dec:	3718      	adds	r7, #24
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	2000039c 	.word	0x2000039c
 8003df8:	40010000 	.word	0x40010000

08003dfc <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003e00:	4b11      	ldr	r3, [pc, #68]	; (8003e48 <MX_UART4_Init+0x4c>)
 8003e02:	4a12      	ldr	r2, [pc, #72]	; (8003e4c <MX_UART4_Init+0x50>)
 8003e04:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8003e06:	4b10      	ldr	r3, [pc, #64]	; (8003e48 <MX_UART4_Init+0x4c>)
 8003e08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003e0c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003e0e:	4b0e      	ldr	r3, [pc, #56]	; (8003e48 <MX_UART4_Init+0x4c>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003e14:	4b0c      	ldr	r3, [pc, #48]	; (8003e48 <MX_UART4_Init+0x4c>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003e1a:	4b0b      	ldr	r3, [pc, #44]	; (8003e48 <MX_UART4_Init+0x4c>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003e20:	4b09      	ldr	r3, [pc, #36]	; (8003e48 <MX_UART4_Init+0x4c>)
 8003e22:	220c      	movs	r2, #12
 8003e24:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e26:	4b08      	ldr	r3, [pc, #32]	; (8003e48 <MX_UART4_Init+0x4c>)
 8003e28:	2200      	movs	r2, #0
 8003e2a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e2c:	4b06      	ldr	r3, [pc, #24]	; (8003e48 <MX_UART4_Init+0x4c>)
 8003e2e:	2200      	movs	r2, #0
 8003e30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003e32:	4805      	ldr	r0, [pc, #20]	; (8003e48 <MX_UART4_Init+0x4c>)
 8003e34:	f005 fcbe 	bl	80097b4 <HAL_UART_Init>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d001      	beq.n	8003e42 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8003e3e:	f000 f96d 	bl	800411c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003e42:	bf00      	nop
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	200003e4 	.word	0x200003e4
 8003e4c:	40004c00 	.word	0x40004c00

08003e50 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8003e54:	4b11      	ldr	r3, [pc, #68]	; (8003e9c <MX_UART5_Init+0x4c>)
 8003e56:	4a12      	ldr	r2, [pc, #72]	; (8003ea0 <MX_UART5_Init+0x50>)
 8003e58:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8003e5a:	4b10      	ldr	r3, [pc, #64]	; (8003e9c <MX_UART5_Init+0x4c>)
 8003e5c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003e60:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8003e62:	4b0e      	ldr	r3, [pc, #56]	; (8003e9c <MX_UART5_Init+0x4c>)
 8003e64:	2200      	movs	r2, #0
 8003e66:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003e68:	4b0c      	ldr	r3, [pc, #48]	; (8003e9c <MX_UART5_Init+0x4c>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8003e6e:	4b0b      	ldr	r3, [pc, #44]	; (8003e9c <MX_UART5_Init+0x4c>)
 8003e70:	2200      	movs	r2, #0
 8003e72:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8003e74:	4b09      	ldr	r3, [pc, #36]	; (8003e9c <MX_UART5_Init+0x4c>)
 8003e76:	220c      	movs	r2, #12
 8003e78:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e7a:	4b08      	ldr	r3, [pc, #32]	; (8003e9c <MX_UART5_Init+0x4c>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e80:	4b06      	ldr	r3, [pc, #24]	; (8003e9c <MX_UART5_Init+0x4c>)
 8003e82:	2200      	movs	r2, #0
 8003e84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8003e86:	4805      	ldr	r0, [pc, #20]	; (8003e9c <MX_UART5_Init+0x4c>)
 8003e88:	f005 fc94 	bl	80097b4 <HAL_UART_Init>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d001      	beq.n	8003e96 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8003e92:	f000 f943 	bl	800411c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8003e96:	bf00      	nop
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	20000428 	.word	0x20000428
 8003ea0:	40005000 	.word	0x40005000

08003ea4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003ea8:	4b11      	ldr	r3, [pc, #68]	; (8003ef0 <MX_USART1_UART_Init+0x4c>)
 8003eaa:	4a12      	ldr	r2, [pc, #72]	; (8003ef4 <MX_USART1_UART_Init+0x50>)
 8003eac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003eae:	4b10      	ldr	r3, [pc, #64]	; (8003ef0 <MX_USART1_UART_Init+0x4c>)
 8003eb0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003eb4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003eb6:	4b0e      	ldr	r3, [pc, #56]	; (8003ef0 <MX_USART1_UART_Init+0x4c>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003ebc:	4b0c      	ldr	r3, [pc, #48]	; (8003ef0 <MX_USART1_UART_Init+0x4c>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003ec2:	4b0b      	ldr	r3, [pc, #44]	; (8003ef0 <MX_USART1_UART_Init+0x4c>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003ec8:	4b09      	ldr	r3, [pc, #36]	; (8003ef0 <MX_USART1_UART_Init+0x4c>)
 8003eca:	220c      	movs	r2, #12
 8003ecc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ece:	4b08      	ldr	r3, [pc, #32]	; (8003ef0 <MX_USART1_UART_Init+0x4c>)
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ed4:	4b06      	ldr	r3, [pc, #24]	; (8003ef0 <MX_USART1_UART_Init+0x4c>)
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003eda:	4805      	ldr	r0, [pc, #20]	; (8003ef0 <MX_USART1_UART_Init+0x4c>)
 8003edc:	f005 fc6a 	bl	80097b4 <HAL_UART_Init>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d001      	beq.n	8003eea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003ee6:	f000 f919 	bl	800411c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003eea:	bf00      	nop
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	20002800 	.word	0x20002800
 8003ef4:	40011000 	.word	0x40011000

08003ef8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003efe:	2300      	movs	r3, #0
 8003f00:	607b      	str	r3, [r7, #4]
 8003f02:	4b1b      	ldr	r3, [pc, #108]	; (8003f70 <MX_DMA_Init+0x78>)
 8003f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f06:	4a1a      	ldr	r2, [pc, #104]	; (8003f70 <MX_DMA_Init+0x78>)
 8003f08:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f0e:	4b18      	ldr	r3, [pc, #96]	; (8003f70 <MX_DMA_Init+0x78>)
 8003f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f16:	607b      	str	r3, [r7, #4]
 8003f18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	603b      	str	r3, [r7, #0]
 8003f1e:	4b14      	ldr	r3, [pc, #80]	; (8003f70 <MX_DMA_Init+0x78>)
 8003f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f22:	4a13      	ldr	r2, [pc, #76]	; (8003f70 <MX_DMA_Init+0x78>)
 8003f24:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003f28:	6313      	str	r3, [r2, #48]	; 0x30
 8003f2a:	4b11      	ldr	r3, [pc, #68]	; (8003f70 <MX_DMA_Init+0x78>)
 8003f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f32:	603b      	str	r3, [r7, #0]
 8003f34:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8003f36:	2200      	movs	r2, #0
 8003f38:	2100      	movs	r1, #0
 8003f3a:	200b      	movs	r0, #11
 8003f3c:	f001 ff65 	bl	8005e0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8003f40:	200b      	movs	r0, #11
 8003f42:	f001 ff7e 	bl	8005e42 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8003f46:	2200      	movs	r2, #0
 8003f48:	2100      	movs	r1, #0
 8003f4a:	202f      	movs	r0, #47	; 0x2f
 8003f4c:	f001 ff5d 	bl	8005e0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8003f50:	202f      	movs	r0, #47	; 0x2f
 8003f52:	f001 ff76 	bl	8005e42 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003f56:	2200      	movs	r2, #0
 8003f58:	2100      	movs	r1, #0
 8003f5a:	2038      	movs	r0, #56	; 0x38
 8003f5c:	f001 ff55 	bl	8005e0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003f60:	2038      	movs	r0, #56	; 0x38
 8003f62:	f001 ff6e 	bl	8005e42 <HAL_NVIC_EnableIRQ>

}
 8003f66:	bf00      	nop
 8003f68:	3708      	adds	r7, #8
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
 8003f6e:	bf00      	nop
 8003f70:	40023800 	.word	0x40023800

08003f74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b08a      	sub	sp, #40	; 0x28
 8003f78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f7a:	f107 0314 	add.w	r3, r7, #20
 8003f7e:	2200      	movs	r2, #0
 8003f80:	601a      	str	r2, [r3, #0]
 8003f82:	605a      	str	r2, [r3, #4]
 8003f84:	609a      	str	r2, [r3, #8]
 8003f86:	60da      	str	r2, [r3, #12]
 8003f88:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	613b      	str	r3, [r7, #16]
 8003f8e:	4b51      	ldr	r3, [pc, #324]	; (80040d4 <MX_GPIO_Init+0x160>)
 8003f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f92:	4a50      	ldr	r2, [pc, #320]	; (80040d4 <MX_GPIO_Init+0x160>)
 8003f94:	f043 0304 	orr.w	r3, r3, #4
 8003f98:	6313      	str	r3, [r2, #48]	; 0x30
 8003f9a:	4b4e      	ldr	r3, [pc, #312]	; (80040d4 <MX_GPIO_Init+0x160>)
 8003f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9e:	f003 0304 	and.w	r3, r3, #4
 8003fa2:	613b      	str	r3, [r7, #16]
 8003fa4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	60fb      	str	r3, [r7, #12]
 8003faa:	4b4a      	ldr	r3, [pc, #296]	; (80040d4 <MX_GPIO_Init+0x160>)
 8003fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fae:	4a49      	ldr	r2, [pc, #292]	; (80040d4 <MX_GPIO_Init+0x160>)
 8003fb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8003fb6:	4b47      	ldr	r3, [pc, #284]	; (80040d4 <MX_GPIO_Init+0x160>)
 8003fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fbe:	60fb      	str	r3, [r7, #12]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	60bb      	str	r3, [r7, #8]
 8003fc6:	4b43      	ldr	r3, [pc, #268]	; (80040d4 <MX_GPIO_Init+0x160>)
 8003fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fca:	4a42      	ldr	r2, [pc, #264]	; (80040d4 <MX_GPIO_Init+0x160>)
 8003fcc:	f043 0301 	orr.w	r3, r3, #1
 8003fd0:	6313      	str	r3, [r2, #48]	; 0x30
 8003fd2:	4b40      	ldr	r3, [pc, #256]	; (80040d4 <MX_GPIO_Init+0x160>)
 8003fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	60bb      	str	r3, [r7, #8]
 8003fdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fde:	2300      	movs	r3, #0
 8003fe0:	607b      	str	r3, [r7, #4]
 8003fe2:	4b3c      	ldr	r3, [pc, #240]	; (80040d4 <MX_GPIO_Init+0x160>)
 8003fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe6:	4a3b      	ldr	r2, [pc, #236]	; (80040d4 <MX_GPIO_Init+0x160>)
 8003fe8:	f043 0302 	orr.w	r3, r3, #2
 8003fec:	6313      	str	r3, [r2, #48]	; 0x30
 8003fee:	4b39      	ldr	r3, [pc, #228]	; (80040d4 <MX_GPIO_Init+0x160>)
 8003ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff2:	f003 0302 	and.w	r3, r3, #2
 8003ff6:	607b      	str	r3, [r7, #4]
 8003ff8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	603b      	str	r3, [r7, #0]
 8003ffe:	4b35      	ldr	r3, [pc, #212]	; (80040d4 <MX_GPIO_Init+0x160>)
 8004000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004002:	4a34      	ldr	r2, [pc, #208]	; (80040d4 <MX_GPIO_Init+0x160>)
 8004004:	f043 0308 	orr.w	r3, r3, #8
 8004008:	6313      	str	r3, [r2, #48]	; 0x30
 800400a:	4b32      	ldr	r3, [pc, #200]	; (80040d4 <MX_GPIO_Init+0x160>)
 800400c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800400e:	f003 0308 	and.w	r3, r3, #8
 8004012:	603b      	str	r3, [r7, #0]
 8004014:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CV_Enable_Pin|MT_CS_Pin|NCP_SCK_Pin, GPIO_PIN_RESET);
 8004016:	2200      	movs	r2, #0
 8004018:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
 800401c:	482e      	ldr	r0, [pc, #184]	; (80040d8 <MX_GPIO_Init+0x164>)
 800401e:	f002 fcd9 	bl	80069d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SD_CS_Pin|HV_En_Pin, GPIO_PIN_RESET);
 8004022:	2200      	movs	r2, #0
 8004024:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 8004028:	482c      	ldr	r0, [pc, #176]	; (80040dc <MX_GPIO_Init+0x168>)
 800402a:	f002 fcd3 	bl	80069d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Motor_Pin|Drougue_Parachute_Pin|Main_Parachute_Pin, GPIO_PIN_RESET);
 800402e:	2200      	movs	r2, #0
 8004030:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8004034:	482a      	ldr	r0, [pc, #168]	; (80040e0 <MX_GPIO_Init+0x16c>)
 8004036:	f002 fccd 	bl	80069d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CV_Enable_Pin */
  GPIO_InitStruct.Pin = CV_Enable_Pin;
 800403a:	2340      	movs	r3, #64	; 0x40
 800403c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800403e:	2301      	movs	r3, #1
 8004040:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004042:	2302      	movs	r3, #2
 8004044:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004046:	2300      	movs	r3, #0
 8004048:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CV_Enable_GPIO_Port, &GPIO_InitStruct);
 800404a:	f107 0314 	add.w	r3, r7, #20
 800404e:	4619      	mov	r1, r3
 8004050:	4821      	ldr	r0, [pc, #132]	; (80040d8 <MX_GPIO_Init+0x164>)
 8004052:	f002 fb13 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pins : MT_CS_Pin NCP_SCK_Pin */
  GPIO_InitStruct.Pin = MT_CS_Pin|NCP_SCK_Pin;
 8004056:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 800405a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800405c:	2301      	movs	r3, #1
 800405e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004060:	2300      	movs	r3, #0
 8004062:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004064:	2300      	movs	r3, #0
 8004066:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004068:	f107 0314 	add.w	r3, r7, #20
 800406c:	4619      	mov	r1, r3
 800406e:	481a      	ldr	r0, [pc, #104]	; (80040d8 <MX_GPIO_Init+0x164>)
 8004070:	f002 fb04 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin HV_En_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|HV_En_Pin;
 8004074:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 8004078:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800407a:	2301      	movs	r3, #1
 800407c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800407e:	2300      	movs	r3, #0
 8004080:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004082:	2300      	movs	r3, #0
 8004084:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004086:	f107 0314 	add.w	r3, r7, #20
 800408a:	4619      	mov	r1, r3
 800408c:	4813      	ldr	r0, [pc, #76]	; (80040dc <MX_GPIO_Init+0x168>)
 800408e:	f002 faf5 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pins : Motor_Pin Drougue_Parachute_Pin Main_Parachute_Pin */
  GPIO_InitStruct.Pin = Motor_Pin|Drougue_Parachute_Pin|Main_Parachute_Pin;
 8004092:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8004096:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004098:	2301      	movs	r3, #1
 800409a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800409c:	2302      	movs	r3, #2
 800409e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040a0:	2300      	movs	r3, #0
 80040a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80040a4:	f107 0314 	add.w	r3, r7, #20
 80040a8:	4619      	mov	r1, r3
 80040aa:	480d      	ldr	r0, [pc, #52]	; (80040e0 <MX_GPIO_Init+0x16c>)
 80040ac:	f002 fae6 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pin : NCP_DAT_Pin */
  GPIO_InitStruct.Pin = NCP_DAT_Pin;
 80040b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80040b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80040b6:	2300      	movs	r3, #0
 80040b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ba:	2300      	movs	r3, #0
 80040bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NCP_DAT_GPIO_Port, &GPIO_InitStruct);
 80040be:	f107 0314 	add.w	r3, r7, #20
 80040c2:	4619      	mov	r1, r3
 80040c4:	4804      	ldr	r0, [pc, #16]	; (80040d8 <MX_GPIO_Init+0x164>)
 80040c6:	f002 fad9 	bl	800667c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80040ca:	bf00      	nop
 80040cc:	3728      	adds	r7, #40	; 0x28
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	40023800 	.word	0x40023800
 80040d8:	40020000 	.word	0x40020000
 80040dc:	40020400 	.word	0x40020400
 80040e0:	40020800 	.word	0x40020800

080040e4 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b086      	sub	sp, #24
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	60b9      	str	r1, [r7, #8]
 80040ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040f0:	2300      	movs	r3, #0
 80040f2:	617b      	str	r3, [r7, #20]
 80040f4:	e009      	b.n	800410a <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	1c5a      	adds	r2, r3, #1
 80040fa:	60ba      	str	r2, [r7, #8]
 80040fc:	781b      	ldrb	r3, [r3, #0]
 80040fe:	4618      	mov	r0, r3
 8004100:	f7ff f888 	bl	8003214 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	3301      	adds	r3, #1
 8004108:	617b      	str	r3, [r7, #20]
 800410a:	697a      	ldr	r2, [r7, #20]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	429a      	cmp	r2, r3
 8004110:	dbf1      	blt.n	80040f6 <_write+0x12>
	}
	return len;
 8004112:	687b      	ldr	r3, [r7, #4]
}
 8004114:	4618      	mov	r0, r3
 8004116:	3718      	adds	r7, #24
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800411c:	b480      	push	{r7}
 800411e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004120:	b672      	cpsid	i
}
 8004122:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004124:	e7fe      	b.n	8004124 <Error_Handler+0x8>
	...

08004128 <MPU6050_Init>:
uint16_t errori2c=-1;



void MPU6050_Init (void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af04      	add	r7, sp, #16

	// check device ID WHO_AM_I

	errori2c=HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, 1000);
 800412e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004132:	9302      	str	r3, [sp, #8]
 8004134:	2301      	movs	r3, #1
 8004136:	9301      	str	r3, [sp, #4]
 8004138:	4b2b      	ldr	r3, [pc, #172]	; (80041e8 <MPU6050_Init+0xc0>)
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	2301      	movs	r3, #1
 800413e:	2275      	movs	r2, #117	; 0x75
 8004140:	21d0      	movs	r1, #208	; 0xd0
 8004142:	482a      	ldr	r0, [pc, #168]	; (80041ec <MPU6050_Init+0xc4>)
 8004144:	f002 fe9e 	bl	8006e84 <HAL_I2C_Mem_Read>
 8004148:	4603      	mov	r3, r0
 800414a:	b29a      	uxth	r2, r3
 800414c:	4b28      	ldr	r3, [pc, #160]	; (80041f0 <MPU6050_Init+0xc8>)
 800414e:	801a      	strh	r2, [r3, #0]

	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8004150:	4b25      	ldr	r3, [pc, #148]	; (80041e8 <MPU6050_Init+0xc0>)
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	2b68      	cmp	r3, #104	; 0x68
 8004156:	d140      	bne.n	80041da <MPU6050_Init+0xb2>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0;
 8004158:	4b26      	ldr	r3, [pc, #152]	; (80041f4 <MPU6050_Init+0xcc>)
 800415a:	2200      	movs	r2, #0
 800415c:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 800415e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004162:	9302      	str	r3, [sp, #8]
 8004164:	2301      	movs	r3, #1
 8004166:	9301      	str	r3, [sp, #4]
 8004168:	4b22      	ldr	r3, [pc, #136]	; (80041f4 <MPU6050_Init+0xcc>)
 800416a:	9300      	str	r3, [sp, #0]
 800416c:	2301      	movs	r3, #1
 800416e:	226b      	movs	r2, #107	; 0x6b
 8004170:	21d0      	movs	r1, #208	; 0xd0
 8004172:	481e      	ldr	r0, [pc, #120]	; (80041ec <MPU6050_Init+0xc4>)
 8004174:	f002 fd8c 	bl	8006c90 <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 8004178:	4b1e      	ldr	r3, [pc, #120]	; (80041f4 <MPU6050_Init+0xcc>)
 800417a:	2207      	movs	r2, #7
 800417c:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 800417e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004182:	9302      	str	r3, [sp, #8]
 8004184:	2301      	movs	r3, #1
 8004186:	9301      	str	r3, [sp, #4]
 8004188:	4b1a      	ldr	r3, [pc, #104]	; (80041f4 <MPU6050_Init+0xcc>)
 800418a:	9300      	str	r3, [sp, #0]
 800418c:	2301      	movs	r3, #1
 800418e:	2219      	movs	r2, #25
 8004190:	21d0      	movs	r1, #208	; 0xd0
 8004192:	4816      	ldr	r0, [pc, #88]	; (80041ec <MPU6050_Init+0xc4>)
 8004194:	f002 fd7c 	bl	8006c90 <HAL_I2C_Mem_Write>

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
		Data = 0x00;
 8004198:	4b16      	ldr	r3, [pc, #88]	; (80041f4 <MPU6050_Init+0xcc>)
 800419a:	2200      	movs	r2, #0
 800419c:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 800419e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041a2:	9302      	str	r3, [sp, #8]
 80041a4:	2301      	movs	r3, #1
 80041a6:	9301      	str	r3, [sp, #4]
 80041a8:	4b12      	ldr	r3, [pc, #72]	; (80041f4 <MPU6050_Init+0xcc>)
 80041aa:	9300      	str	r3, [sp, #0]
 80041ac:	2301      	movs	r3, #1
 80041ae:	221c      	movs	r2, #28
 80041b0:	21d0      	movs	r1, #208	; 0xd0
 80041b2:	480e      	ldr	r0, [pc, #56]	; (80041ec <MPU6050_Init+0xc4>)
 80041b4:	f002 fd6c 	bl	8006c90 <HAL_I2C_Mem_Write>

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
		Data = 0x00;
 80041b8:	4b0e      	ldr	r3, [pc, #56]	; (80041f4 <MPU6050_Init+0xcc>)
 80041ba:	2200      	movs	r2, #0
 80041bc:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 80041be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041c2:	9302      	str	r3, [sp, #8]
 80041c4:	2301      	movs	r3, #1
 80041c6:	9301      	str	r3, [sp, #4]
 80041c8:	4b0a      	ldr	r3, [pc, #40]	; (80041f4 <MPU6050_Init+0xcc>)
 80041ca:	9300      	str	r3, [sp, #0]
 80041cc:	2301      	movs	r3, #1
 80041ce:	221b      	movs	r2, #27
 80041d0:	21d0      	movs	r1, #208	; 0xd0
 80041d2:	4806      	ldr	r0, [pc, #24]	; (80041ec <MPU6050_Init+0xc4>)
 80041d4:	f002 fd5c 	bl	8006c90 <HAL_I2C_Mem_Write>
	}
	else check=-1;

}
 80041d8:	e002      	b.n	80041e0 <MPU6050_Init+0xb8>
	else check=-1;
 80041da:	4b03      	ldr	r3, [pc, #12]	; (80041e8 <MPU6050_Init+0xc0>)
 80041dc:	22ff      	movs	r2, #255	; 0xff
 80041de:	701a      	strb	r2, [r3, #0]
}
 80041e0:	bf00      	nop
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	200027f4 	.word	0x200027f4
 80041ec:	200001f0 	.word	0x200001f0
 80041f0:	20000018 	.word	0x20000018
 80041f4:	200027f5 	.word	0x200027f5

080041f8 <MPU6050_Read_Accel>:


void MPU6050_Read_Accel (float* Ax, float* Ay, float* Az)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b08a      	sub	sp, #40	; 0x28
 80041fc:	af04      	add	r7, sp, #16
 80041fe:	60f8      	str	r0, [r7, #12]
 8004200:	60b9      	str	r1, [r7, #8]
 8004202:	607a      	str	r2, [r7, #4]
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from ACCEL_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8004204:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004208:	9302      	str	r3, [sp, #8]
 800420a:	2306      	movs	r3, #6
 800420c:	9301      	str	r3, [sp, #4]
 800420e:	f107 0310 	add.w	r3, r7, #16
 8004212:	9300      	str	r3, [sp, #0]
 8004214:	2301      	movs	r3, #1
 8004216:	223b      	movs	r2, #59	; 0x3b
 8004218:	21d0      	movs	r1, #208	; 0xd0
 800421a:	4832      	ldr	r0, [pc, #200]	; (80042e4 <MPU6050_Read_Accel+0xec>)
 800421c:	f002 fe32 	bl	8006e84 <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8004220:	7c3b      	ldrb	r3, [r7, #16]
 8004222:	021b      	lsls	r3, r3, #8
 8004224:	b21a      	sxth	r2, r3
 8004226:	7c7b      	ldrb	r3, [r7, #17]
 8004228:	b21b      	sxth	r3, r3
 800422a:	4313      	orrs	r3, r2
 800422c:	b21a      	sxth	r2, r3
 800422e:	4b2e      	ldr	r3, [pc, #184]	; (80042e8 <MPU6050_Read_Accel+0xf0>)
 8004230:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8004232:	7cbb      	ldrb	r3, [r7, #18]
 8004234:	021b      	lsls	r3, r3, #8
 8004236:	b21a      	sxth	r2, r3
 8004238:	7cfb      	ldrb	r3, [r7, #19]
 800423a:	b21b      	sxth	r3, r3
 800423c:	4313      	orrs	r3, r2
 800423e:	b21a      	sxth	r2, r3
 8004240:	4b2a      	ldr	r3, [pc, #168]	; (80042ec <MPU6050_Read_Accel+0xf4>)
 8004242:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8004244:	7d3b      	ldrb	r3, [r7, #20]
 8004246:	021b      	lsls	r3, r3, #8
 8004248:	b21a      	sxth	r2, r3
 800424a:	7d7b      	ldrb	r3, [r7, #21]
 800424c:	b21b      	sxth	r3, r3
 800424e:	4313      	orrs	r3, r2
 8004250:	b21a      	sxth	r2, r3
 8004252:	4b27      	ldr	r3, [pc, #156]	; (80042f0 <MPU6050_Read_Accel+0xf8>)
 8004254:	801a      	strh	r2, [r3, #0]

	errori2c=Rec_Data[1]&0x07;
 8004256:	7c7b      	ldrb	r3, [r7, #17]
 8004258:	b29b      	uxth	r3, r3
 800425a:	f003 0307 	and.w	r3, r3, #7
 800425e:	b29a      	uxth	r2, r3
 8004260:	4b24      	ldr	r3, [pc, #144]	; (80042f4 <MPU6050_Read_Accel+0xfc>)
 8004262:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into acceleration in 'g'
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 16384.0
	     for more details check ACCEL_CONFIG Register              ****/

	*Ax = Accel_X_RAW/16384.0;
 8004264:	4b20      	ldr	r3, [pc, #128]	; (80042e8 <MPU6050_Read_Accel+0xf0>)
 8004266:	f9b3 3000 	ldrsh.w	r3, [r3]
 800426a:	4618      	mov	r0, r3
 800426c:	f7fc f97a 	bl	8000564 <__aeabi_i2d>
 8004270:	f04f 0200 	mov.w	r2, #0
 8004274:	4b20      	ldr	r3, [pc, #128]	; (80042f8 <MPU6050_Read_Accel+0x100>)
 8004276:	f7fc fb09 	bl	800088c <__aeabi_ddiv>
 800427a:	4602      	mov	r2, r0
 800427c:	460b      	mov	r3, r1
 800427e:	4610      	mov	r0, r2
 8004280:	4619      	mov	r1, r3
 8004282:	f7fc fcd1 	bl	8000c28 <__aeabi_d2f>
 8004286:	4602      	mov	r2, r0
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	601a      	str	r2, [r3, #0]
	*Ay = Accel_Y_RAW/16384.0;
 800428c:	4b17      	ldr	r3, [pc, #92]	; (80042ec <MPU6050_Read_Accel+0xf4>)
 800428e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004292:	4618      	mov	r0, r3
 8004294:	f7fc f966 	bl	8000564 <__aeabi_i2d>
 8004298:	f04f 0200 	mov.w	r2, #0
 800429c:	4b16      	ldr	r3, [pc, #88]	; (80042f8 <MPU6050_Read_Accel+0x100>)
 800429e:	f7fc faf5 	bl	800088c <__aeabi_ddiv>
 80042a2:	4602      	mov	r2, r0
 80042a4:	460b      	mov	r3, r1
 80042a6:	4610      	mov	r0, r2
 80042a8:	4619      	mov	r1, r3
 80042aa:	f7fc fcbd 	bl	8000c28 <__aeabi_d2f>
 80042ae:	4602      	mov	r2, r0
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	601a      	str	r2, [r3, #0]
	*Az = Accel_Z_RAW/16384.0;
 80042b4:	4b0e      	ldr	r3, [pc, #56]	; (80042f0 <MPU6050_Read_Accel+0xf8>)
 80042b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042ba:	4618      	mov	r0, r3
 80042bc:	f7fc f952 	bl	8000564 <__aeabi_i2d>
 80042c0:	f04f 0200 	mov.w	r2, #0
 80042c4:	4b0c      	ldr	r3, [pc, #48]	; (80042f8 <MPU6050_Read_Accel+0x100>)
 80042c6:	f7fc fae1 	bl	800088c <__aeabi_ddiv>
 80042ca:	4602      	mov	r2, r0
 80042cc:	460b      	mov	r3, r1
 80042ce:	4610      	mov	r0, r2
 80042d0:	4619      	mov	r1, r3
 80042d2:	f7fc fca9 	bl	8000c28 <__aeabi_d2f>
 80042d6:	4602      	mov	r2, r0
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	601a      	str	r2, [r3, #0]

}
 80042dc:	bf00      	nop
 80042de:	3718      	adds	r7, #24
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	200001f0 	.word	0x200001f0
 80042e8:	200027e8 	.word	0x200027e8
 80042ec:	200027ea 	.word	0x200027ea
 80042f0:	200027ec 	.word	0x200027ec
 80042f4:	20000018 	.word	0x20000018
 80042f8:	40d00000 	.word	0x40d00000
 80042fc:	00000000 	.word	0x00000000

08004300 <MPU6050_Read_Gyro>:


void MPU6050_Read_Gyro (float* Gx, float* Gy, float* Gz)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b08a      	sub	sp, #40	; 0x28
 8004304:	af04      	add	r7, sp, #16
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	60b9      	str	r1, [r7, #8]
 800430a:	607a      	str	r2, [r7, #4]
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from GYRO_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 800430c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004310:	9302      	str	r3, [sp, #8]
 8004312:	2306      	movs	r3, #6
 8004314:	9301      	str	r3, [sp, #4]
 8004316:	f107 0310 	add.w	r3, r7, #16
 800431a:	9300      	str	r3, [sp, #0]
 800431c:	2301      	movs	r3, #1
 800431e:	2243      	movs	r2, #67	; 0x43
 8004320:	21d0      	movs	r1, #208	; 0xd0
 8004322:	4831      	ldr	r0, [pc, #196]	; (80043e8 <MPU6050_Read_Gyro+0xe8>)
 8004324:	f002 fdae 	bl	8006e84 <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8004328:	7c3b      	ldrb	r3, [r7, #16]
 800432a:	021b      	lsls	r3, r3, #8
 800432c:	b21a      	sxth	r2, r3
 800432e:	7c7b      	ldrb	r3, [r7, #17]
 8004330:	b21b      	sxth	r3, r3
 8004332:	4313      	orrs	r3, r2
 8004334:	b21a      	sxth	r2, r3
 8004336:	4b2d      	ldr	r3, [pc, #180]	; (80043ec <MPU6050_Read_Gyro+0xec>)
 8004338:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 800433a:	7cbb      	ldrb	r3, [r7, #18]
 800433c:	021b      	lsls	r3, r3, #8
 800433e:	b21a      	sxth	r2, r3
 8004340:	7cfb      	ldrb	r3, [r7, #19]
 8004342:	b21b      	sxth	r3, r3
 8004344:	4313      	orrs	r3, r2
 8004346:	b21a      	sxth	r2, r3
 8004348:	4b29      	ldr	r3, [pc, #164]	; (80043f0 <MPU6050_Read_Gyro+0xf0>)
 800434a:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 800434c:	7d3b      	ldrb	r3, [r7, #20]
 800434e:	021b      	lsls	r3, r3, #8
 8004350:	b21a      	sxth	r2, r3
 8004352:	7d7b      	ldrb	r3, [r7, #21]
 8004354:	b21b      	sxth	r3, r3
 8004356:	4313      	orrs	r3, r2
 8004358:	b21a      	sxth	r2, r3
 800435a:	4b26      	ldr	r3, [pc, #152]	; (80043f4 <MPU6050_Read_Gyro+0xf4>)
 800435c:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into dps (�/s)
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 131.0
	     for more details check GYRO_CONFIG Register              ****/

	*Gx = Gyro_X_RAW/131.0;
 800435e:	4b23      	ldr	r3, [pc, #140]	; (80043ec <MPU6050_Read_Gyro+0xec>)
 8004360:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004364:	4618      	mov	r0, r3
 8004366:	f7fc f8fd 	bl	8000564 <__aeabi_i2d>
 800436a:	a31d      	add	r3, pc, #116	; (adr r3, 80043e0 <MPU6050_Read_Gyro+0xe0>)
 800436c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004370:	f7fc fa8c 	bl	800088c <__aeabi_ddiv>
 8004374:	4602      	mov	r2, r0
 8004376:	460b      	mov	r3, r1
 8004378:	4610      	mov	r0, r2
 800437a:	4619      	mov	r1, r3
 800437c:	f7fc fc54 	bl	8000c28 <__aeabi_d2f>
 8004380:	4602      	mov	r2, r0
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	601a      	str	r2, [r3, #0]
	*Gy = Gyro_Y_RAW/131.0;
 8004386:	4b1a      	ldr	r3, [pc, #104]	; (80043f0 <MPU6050_Read_Gyro+0xf0>)
 8004388:	f9b3 3000 	ldrsh.w	r3, [r3]
 800438c:	4618      	mov	r0, r3
 800438e:	f7fc f8e9 	bl	8000564 <__aeabi_i2d>
 8004392:	a313      	add	r3, pc, #76	; (adr r3, 80043e0 <MPU6050_Read_Gyro+0xe0>)
 8004394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004398:	f7fc fa78 	bl	800088c <__aeabi_ddiv>
 800439c:	4602      	mov	r2, r0
 800439e:	460b      	mov	r3, r1
 80043a0:	4610      	mov	r0, r2
 80043a2:	4619      	mov	r1, r3
 80043a4:	f7fc fc40 	bl	8000c28 <__aeabi_d2f>
 80043a8:	4602      	mov	r2, r0
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	601a      	str	r2, [r3, #0]
	*Gz = Gyro_Z_RAW/131.0;
 80043ae:	4b11      	ldr	r3, [pc, #68]	; (80043f4 <MPU6050_Read_Gyro+0xf4>)
 80043b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80043b4:	4618      	mov	r0, r3
 80043b6:	f7fc f8d5 	bl	8000564 <__aeabi_i2d>
 80043ba:	a309      	add	r3, pc, #36	; (adr r3, 80043e0 <MPU6050_Read_Gyro+0xe0>)
 80043bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c0:	f7fc fa64 	bl	800088c <__aeabi_ddiv>
 80043c4:	4602      	mov	r2, r0
 80043c6:	460b      	mov	r3, r1
 80043c8:	4610      	mov	r0, r2
 80043ca:	4619      	mov	r1, r3
 80043cc:	f7fc fc2c 	bl	8000c28 <__aeabi_d2f>
 80043d0:	4602      	mov	r2, r0
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	601a      	str	r2, [r3, #0]
}
 80043d6:	bf00      	nop
 80043d8:	3718      	adds	r7, #24
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	00000000 	.word	0x00000000
 80043e4:	40606000 	.word	0x40606000
 80043e8:	200001f0 	.word	0x200001f0
 80043ec:	200027ee 	.word	0x200027ee
 80043f0:	200027f0 	.word	0x200027f0
 80043f4:	200027f2 	.word	0x200027f2

080043f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043fe:	2300      	movs	r3, #0
 8004400:	607b      	str	r3, [r7, #4]
 8004402:	4b13      	ldr	r3, [pc, #76]	; (8004450 <HAL_MspInit+0x58>)
 8004404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004406:	4a12      	ldr	r2, [pc, #72]	; (8004450 <HAL_MspInit+0x58>)
 8004408:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800440c:	6453      	str	r3, [r2, #68]	; 0x44
 800440e:	4b10      	ldr	r3, [pc, #64]	; (8004450 <HAL_MspInit+0x58>)
 8004410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004412:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004416:	607b      	str	r3, [r7, #4]
 8004418:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800441a:	2300      	movs	r3, #0
 800441c:	603b      	str	r3, [r7, #0]
 800441e:	4b0c      	ldr	r3, [pc, #48]	; (8004450 <HAL_MspInit+0x58>)
 8004420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004422:	4a0b      	ldr	r2, [pc, #44]	; (8004450 <HAL_MspInit+0x58>)
 8004424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004428:	6413      	str	r3, [r2, #64]	; 0x40
 800442a:	4b09      	ldr	r3, [pc, #36]	; (8004450 <HAL_MspInit+0x58>)
 800442c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800442e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004432:	603b      	str	r3, [r7, #0]
 8004434:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8004436:	2200      	movs	r2, #0
 8004438:	2100      	movs	r1, #0
 800443a:	2005      	movs	r0, #5
 800443c:	f001 fce5 	bl	8005e0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8004440:	2005      	movs	r0, #5
 8004442:	f001 fcfe 	bl	8005e42 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004446:	bf00      	nop
 8004448:	3708      	adds	r7, #8
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	40023800 	.word	0x40023800

08004454 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b08a      	sub	sp, #40	; 0x28
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800445c:	f107 0314 	add.w	r3, r7, #20
 8004460:	2200      	movs	r2, #0
 8004462:	601a      	str	r2, [r3, #0]
 8004464:	605a      	str	r2, [r3, #4]
 8004466:	609a      	str	r2, [r3, #8]
 8004468:	60da      	str	r2, [r3, #12]
 800446a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a3c      	ldr	r2, [pc, #240]	; (8004564 <HAL_ADC_MspInit+0x110>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d171      	bne.n	800455a <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004476:	2300      	movs	r3, #0
 8004478:	613b      	str	r3, [r7, #16]
 800447a:	4b3b      	ldr	r3, [pc, #236]	; (8004568 <HAL_ADC_MspInit+0x114>)
 800447c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800447e:	4a3a      	ldr	r2, [pc, #232]	; (8004568 <HAL_ADC_MspInit+0x114>)
 8004480:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004484:	6453      	str	r3, [r2, #68]	; 0x44
 8004486:	4b38      	ldr	r3, [pc, #224]	; (8004568 <HAL_ADC_MspInit+0x114>)
 8004488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800448a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800448e:	613b      	str	r3, [r7, #16]
 8004490:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004492:	2300      	movs	r3, #0
 8004494:	60fb      	str	r3, [r7, #12]
 8004496:	4b34      	ldr	r3, [pc, #208]	; (8004568 <HAL_ADC_MspInit+0x114>)
 8004498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800449a:	4a33      	ldr	r2, [pc, #204]	; (8004568 <HAL_ADC_MspInit+0x114>)
 800449c:	f043 0301 	orr.w	r3, r3, #1
 80044a0:	6313      	str	r3, [r2, #48]	; 0x30
 80044a2:	4b31      	ldr	r3, [pc, #196]	; (8004568 <HAL_ADC_MspInit+0x114>)
 80044a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	60fb      	str	r3, [r7, #12]
 80044ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044ae:	2300      	movs	r3, #0
 80044b0:	60bb      	str	r3, [r7, #8]
 80044b2:	4b2d      	ldr	r3, [pc, #180]	; (8004568 <HAL_ADC_MspInit+0x114>)
 80044b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b6:	4a2c      	ldr	r2, [pc, #176]	; (8004568 <HAL_ADC_MspInit+0x114>)
 80044b8:	f043 0302 	orr.w	r3, r3, #2
 80044bc:	6313      	str	r3, [r2, #48]	; 0x30
 80044be:	4b2a      	ldr	r3, [pc, #168]	; (8004568 <HAL_ADC_MspInit+0x114>)
 80044c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	60bb      	str	r3, [r7, #8]
 80044c8:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 80044ca:	2313      	movs	r3, #19
 80044cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80044ce:	2303      	movs	r3, #3
 80044d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044d2:	2300      	movs	r3, #0
 80044d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044d6:	f107 0314 	add.w	r3, r7, #20
 80044da:	4619      	mov	r1, r3
 80044dc:	4823      	ldr	r0, [pc, #140]	; (800456c <HAL_ADC_MspInit+0x118>)
 80044de:	f002 f8cd 	bl	800667c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80044e2:	2301      	movs	r3, #1
 80044e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80044e6:	2303      	movs	r3, #3
 80044e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044ea:	2300      	movs	r3, #0
 80044ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044ee:	f107 0314 	add.w	r3, r7, #20
 80044f2:	4619      	mov	r1, r3
 80044f4:	481e      	ldr	r0, [pc, #120]	; (8004570 <HAL_ADC_MspInit+0x11c>)
 80044f6:	f002 f8c1 	bl	800667c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80044fa:	4b1e      	ldr	r3, [pc, #120]	; (8004574 <HAL_ADC_MspInit+0x120>)
 80044fc:	4a1e      	ldr	r2, [pc, #120]	; (8004578 <HAL_ADC_MspInit+0x124>)
 80044fe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004500:	4b1c      	ldr	r3, [pc, #112]	; (8004574 <HAL_ADC_MspInit+0x120>)
 8004502:	2200      	movs	r2, #0
 8004504:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004506:	4b1b      	ldr	r3, [pc, #108]	; (8004574 <HAL_ADC_MspInit+0x120>)
 8004508:	2200      	movs	r2, #0
 800450a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800450c:	4b19      	ldr	r3, [pc, #100]	; (8004574 <HAL_ADC_MspInit+0x120>)
 800450e:	2200      	movs	r2, #0
 8004510:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004512:	4b18      	ldr	r3, [pc, #96]	; (8004574 <HAL_ADC_MspInit+0x120>)
 8004514:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004518:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800451a:	4b16      	ldr	r3, [pc, #88]	; (8004574 <HAL_ADC_MspInit+0x120>)
 800451c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004520:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004522:	4b14      	ldr	r3, [pc, #80]	; (8004574 <HAL_ADC_MspInit+0x120>)
 8004524:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004528:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800452a:	4b12      	ldr	r3, [pc, #72]	; (8004574 <HAL_ADC_MspInit+0x120>)
 800452c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004530:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004532:	4b10      	ldr	r3, [pc, #64]	; (8004574 <HAL_ADC_MspInit+0x120>)
 8004534:	2200      	movs	r2, #0
 8004536:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004538:	4b0e      	ldr	r3, [pc, #56]	; (8004574 <HAL_ADC_MspInit+0x120>)
 800453a:	2200      	movs	r2, #0
 800453c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800453e:	480d      	ldr	r0, [pc, #52]	; (8004574 <HAL_ADC_MspInit+0x120>)
 8004540:	f001 fc9a 	bl	8005e78 <HAL_DMA_Init>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d001      	beq.n	800454e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800454a:	f7ff fde7 	bl	800411c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a08      	ldr	r2, [pc, #32]	; (8004574 <HAL_ADC_MspInit+0x120>)
 8004552:	639a      	str	r2, [r3, #56]	; 0x38
 8004554:	4a07      	ldr	r2, [pc, #28]	; (8004574 <HAL_ADC_MspInit+0x120>)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800455a:	bf00      	nop
 800455c:	3728      	adds	r7, #40	; 0x28
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	40012000 	.word	0x40012000
 8004568:	40023800 	.word	0x40023800
 800456c:	40020000 	.word	0x40020000
 8004570:	40020400 	.word	0x40020400
 8004574:	20000190 	.word	0x20000190
 8004578:	40026410 	.word	0x40026410

0800457c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b08e      	sub	sp, #56	; 0x38
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004584:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004588:	2200      	movs	r2, #0
 800458a:	601a      	str	r2, [r3, #0]
 800458c:	605a      	str	r2, [r3, #4]
 800458e:	609a      	str	r2, [r3, #8]
 8004590:	60da      	str	r2, [r3, #12]
 8004592:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a5b      	ldr	r2, [pc, #364]	; (8004708 <HAL_I2C_MspInit+0x18c>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d12c      	bne.n	80045f8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800459e:	2300      	movs	r3, #0
 80045a0:	623b      	str	r3, [r7, #32]
 80045a2:	4b5a      	ldr	r3, [pc, #360]	; (800470c <HAL_I2C_MspInit+0x190>)
 80045a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a6:	4a59      	ldr	r2, [pc, #356]	; (800470c <HAL_I2C_MspInit+0x190>)
 80045a8:	f043 0302 	orr.w	r3, r3, #2
 80045ac:	6313      	str	r3, [r2, #48]	; 0x30
 80045ae:	4b57      	ldr	r3, [pc, #348]	; (800470c <HAL_I2C_MspInit+0x190>)
 80045b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b2:	f003 0302 	and.w	r3, r3, #2
 80045b6:	623b      	str	r3, [r7, #32]
 80045b8:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80045ba:	23c0      	movs	r3, #192	; 0xc0
 80045bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80045be:	2312      	movs	r3, #18
 80045c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045c2:	2300      	movs	r3, #0
 80045c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045c6:	2303      	movs	r3, #3
 80045c8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80045ca:	2304      	movs	r3, #4
 80045cc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80045d2:	4619      	mov	r1, r3
 80045d4:	484e      	ldr	r0, [pc, #312]	; (8004710 <HAL_I2C_MspInit+0x194>)
 80045d6:	f002 f851 	bl	800667c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80045da:	2300      	movs	r3, #0
 80045dc:	61fb      	str	r3, [r7, #28]
 80045de:	4b4b      	ldr	r3, [pc, #300]	; (800470c <HAL_I2C_MspInit+0x190>)
 80045e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e2:	4a4a      	ldr	r2, [pc, #296]	; (800470c <HAL_I2C_MspInit+0x190>)
 80045e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80045e8:	6413      	str	r3, [r2, #64]	; 0x40
 80045ea:	4b48      	ldr	r3, [pc, #288]	; (800470c <HAL_I2C_MspInit+0x190>)
 80045ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045f2:	61fb      	str	r3, [r7, #28]
 80045f4:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80045f6:	e083      	b.n	8004700 <HAL_I2C_MspInit+0x184>
  else if(hi2c->Instance==I2C2)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a45      	ldr	r2, [pc, #276]	; (8004714 <HAL_I2C_MspInit+0x198>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d12d      	bne.n	800465e <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004602:	2300      	movs	r3, #0
 8004604:	61bb      	str	r3, [r7, #24]
 8004606:	4b41      	ldr	r3, [pc, #260]	; (800470c <HAL_I2C_MspInit+0x190>)
 8004608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800460a:	4a40      	ldr	r2, [pc, #256]	; (800470c <HAL_I2C_MspInit+0x190>)
 800460c:	f043 0302 	orr.w	r3, r3, #2
 8004610:	6313      	str	r3, [r2, #48]	; 0x30
 8004612:	4b3e      	ldr	r3, [pc, #248]	; (800470c <HAL_I2C_MspInit+0x190>)
 8004614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004616:	f003 0302 	and.w	r3, r3, #2
 800461a:	61bb      	str	r3, [r7, #24]
 800461c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 800461e:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8004622:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004624:	2312      	movs	r3, #18
 8004626:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004628:	2300      	movs	r3, #0
 800462a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800462c:	2303      	movs	r3, #3
 800462e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004630:	2304      	movs	r3, #4
 8004632:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004634:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004638:	4619      	mov	r1, r3
 800463a:	4835      	ldr	r0, [pc, #212]	; (8004710 <HAL_I2C_MspInit+0x194>)
 800463c:	f002 f81e 	bl	800667c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004640:	2300      	movs	r3, #0
 8004642:	617b      	str	r3, [r7, #20]
 8004644:	4b31      	ldr	r3, [pc, #196]	; (800470c <HAL_I2C_MspInit+0x190>)
 8004646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004648:	4a30      	ldr	r2, [pc, #192]	; (800470c <HAL_I2C_MspInit+0x190>)
 800464a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800464e:	6413      	str	r3, [r2, #64]	; 0x40
 8004650:	4b2e      	ldr	r3, [pc, #184]	; (800470c <HAL_I2C_MspInit+0x190>)
 8004652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004654:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004658:	617b      	str	r3, [r7, #20]
 800465a:	697b      	ldr	r3, [r7, #20]
}
 800465c:	e050      	b.n	8004700 <HAL_I2C_MspInit+0x184>
  else if(hi2c->Instance==I2C3)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a2d      	ldr	r2, [pc, #180]	; (8004718 <HAL_I2C_MspInit+0x19c>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d14b      	bne.n	8004700 <HAL_I2C_MspInit+0x184>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004668:	2300      	movs	r3, #0
 800466a:	613b      	str	r3, [r7, #16]
 800466c:	4b27      	ldr	r3, [pc, #156]	; (800470c <HAL_I2C_MspInit+0x190>)
 800466e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004670:	4a26      	ldr	r2, [pc, #152]	; (800470c <HAL_I2C_MspInit+0x190>)
 8004672:	f043 0304 	orr.w	r3, r3, #4
 8004676:	6313      	str	r3, [r2, #48]	; 0x30
 8004678:	4b24      	ldr	r3, [pc, #144]	; (800470c <HAL_I2C_MspInit+0x190>)
 800467a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800467c:	f003 0304 	and.w	r3, r3, #4
 8004680:	613b      	str	r3, [r7, #16]
 8004682:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004684:	2300      	movs	r3, #0
 8004686:	60fb      	str	r3, [r7, #12]
 8004688:	4b20      	ldr	r3, [pc, #128]	; (800470c <HAL_I2C_MspInit+0x190>)
 800468a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800468c:	4a1f      	ldr	r2, [pc, #124]	; (800470c <HAL_I2C_MspInit+0x190>)
 800468e:	f043 0301 	orr.w	r3, r3, #1
 8004692:	6313      	str	r3, [r2, #48]	; 0x30
 8004694:	4b1d      	ldr	r3, [pc, #116]	; (800470c <HAL_I2C_MspInit+0x190>)
 8004696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004698:	f003 0301 	and.w	r3, r3, #1
 800469c:	60fb      	str	r3, [r7, #12]
 800469e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80046a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80046a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80046a6:	2312      	movs	r3, #18
 80046a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046aa:	2300      	movs	r3, #0
 80046ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046ae:	2303      	movs	r3, #3
 80046b0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80046b2:	2304      	movs	r3, #4
 80046b4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046ba:	4619      	mov	r1, r3
 80046bc:	4817      	ldr	r0, [pc, #92]	; (800471c <HAL_I2C_MspInit+0x1a0>)
 80046be:	f001 ffdd 	bl	800667c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80046c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80046c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80046c8:	2312      	movs	r3, #18
 80046ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046cc:	2300      	movs	r3, #0
 80046ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046d0:	2303      	movs	r3, #3
 80046d2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80046d4:	2304      	movs	r3, #4
 80046d6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046dc:	4619      	mov	r1, r3
 80046de:	4810      	ldr	r0, [pc, #64]	; (8004720 <HAL_I2C_MspInit+0x1a4>)
 80046e0:	f001 ffcc 	bl	800667c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80046e4:	2300      	movs	r3, #0
 80046e6:	60bb      	str	r3, [r7, #8]
 80046e8:	4b08      	ldr	r3, [pc, #32]	; (800470c <HAL_I2C_MspInit+0x190>)
 80046ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ec:	4a07      	ldr	r2, [pc, #28]	; (800470c <HAL_I2C_MspInit+0x190>)
 80046ee:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80046f2:	6413      	str	r3, [r2, #64]	; 0x40
 80046f4:	4b05      	ldr	r3, [pc, #20]	; (800470c <HAL_I2C_MspInit+0x190>)
 80046f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80046fc:	60bb      	str	r3, [r7, #8]
 80046fe:	68bb      	ldr	r3, [r7, #8]
}
 8004700:	bf00      	nop
 8004702:	3738      	adds	r7, #56	; 0x38
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	40005400 	.word	0x40005400
 800470c:	40023800 	.word	0x40023800
 8004710:	40020400 	.word	0x40020400
 8004714:	40005800 	.word	0x40005800
 8004718:	40005c00 	.word	0x40005c00
 800471c:	40020800 	.word	0x40020800
 8004720:	40020000 	.word	0x40020000

08004724 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b08e      	sub	sp, #56	; 0x38
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800472c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004730:	2200      	movs	r2, #0
 8004732:	601a      	str	r2, [r3, #0]
 8004734:	605a      	str	r2, [r3, #4]
 8004736:	609a      	str	r2, [r3, #8]
 8004738:	60da      	str	r2, [r3, #12]
 800473a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a58      	ldr	r2, [pc, #352]	; (80048a4 <HAL_SPI_MspInit+0x180>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d14a      	bne.n	80047dc <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004746:	2300      	movs	r3, #0
 8004748:	623b      	str	r3, [r7, #32]
 800474a:	4b57      	ldr	r3, [pc, #348]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 800474c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800474e:	4a56      	ldr	r2, [pc, #344]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 8004750:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004754:	6453      	str	r3, [r2, #68]	; 0x44
 8004756:	4b54      	ldr	r3, [pc, #336]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 8004758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800475a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800475e:	623b      	str	r3, [r7, #32]
 8004760:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004762:	2300      	movs	r3, #0
 8004764:	61fb      	str	r3, [r7, #28]
 8004766:	4b50      	ldr	r3, [pc, #320]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 8004768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800476a:	4a4f      	ldr	r2, [pc, #316]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 800476c:	f043 0301 	orr.w	r3, r3, #1
 8004770:	6313      	str	r3, [r2, #48]	; 0x30
 8004772:	4b4d      	ldr	r3, [pc, #308]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 8004774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	61fb      	str	r3, [r7, #28]
 800477c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800477e:	2300      	movs	r3, #0
 8004780:	61bb      	str	r3, [r7, #24]
 8004782:	4b49      	ldr	r3, [pc, #292]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 8004784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004786:	4a48      	ldr	r2, [pc, #288]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 8004788:	f043 0302 	orr.w	r3, r3, #2
 800478c:	6313      	str	r3, [r2, #48]	; 0x30
 800478e:	4b46      	ldr	r3, [pc, #280]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 8004790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004792:	f003 0302 	and.w	r3, r3, #2
 8004796:	61bb      	str	r3, [r7, #24]
 8004798:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800479a:	2320      	movs	r3, #32
 800479c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800479e:	2302      	movs	r3, #2
 80047a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a2:	2300      	movs	r3, #0
 80047a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047a6:	2303      	movs	r3, #3
 80047a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80047aa:	2305      	movs	r3, #5
 80047ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80047b2:	4619      	mov	r1, r3
 80047b4:	483d      	ldr	r0, [pc, #244]	; (80048ac <HAL_SPI_MspInit+0x188>)
 80047b6:	f001 ff61 	bl	800667c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80047ba:	2310      	movs	r3, #16
 80047bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047be:	2302      	movs	r3, #2
 80047c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047c2:	2300      	movs	r3, #0
 80047c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047c6:	2303      	movs	r3, #3
 80047c8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80047ca:	2305      	movs	r3, #5
 80047cc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80047d2:	4619      	mov	r1, r3
 80047d4:	4836      	ldr	r0, [pc, #216]	; (80048b0 <HAL_SPI_MspInit+0x18c>)
 80047d6:	f001 ff51 	bl	800667c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80047da:	e05f      	b.n	800489c <HAL_SPI_MspInit+0x178>
  else if(hspi->Instance==SPI2)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a34      	ldr	r2, [pc, #208]	; (80048b4 <HAL_SPI_MspInit+0x190>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d15a      	bne.n	800489c <HAL_SPI_MspInit+0x178>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80047e6:	2300      	movs	r3, #0
 80047e8:	617b      	str	r3, [r7, #20]
 80047ea:	4b2f      	ldr	r3, [pc, #188]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 80047ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ee:	4a2e      	ldr	r2, [pc, #184]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 80047f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047f4:	6413      	str	r3, [r2, #64]	; 0x40
 80047f6:	4b2c      	ldr	r3, [pc, #176]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 80047f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047fe:	617b      	str	r3, [r7, #20]
 8004800:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004802:	2300      	movs	r3, #0
 8004804:	613b      	str	r3, [r7, #16]
 8004806:	4b28      	ldr	r3, [pc, #160]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 8004808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480a:	4a27      	ldr	r2, [pc, #156]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 800480c:	f043 0304 	orr.w	r3, r3, #4
 8004810:	6313      	str	r3, [r2, #48]	; 0x30
 8004812:	4b25      	ldr	r3, [pc, #148]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 8004814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004816:	f003 0304 	and.w	r3, r3, #4
 800481a:	613b      	str	r3, [r7, #16]
 800481c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800481e:	2300      	movs	r3, #0
 8004820:	60fb      	str	r3, [r7, #12]
 8004822:	4b21      	ldr	r3, [pc, #132]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 8004824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004826:	4a20      	ldr	r2, [pc, #128]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 8004828:	f043 0302 	orr.w	r3, r3, #2
 800482c:	6313      	str	r3, [r2, #48]	; 0x30
 800482e:	4b1e      	ldr	r3, [pc, #120]	; (80048a8 <HAL_SPI_MspInit+0x184>)
 8004830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004832:	f003 0302 	and.w	r3, r3, #2
 8004836:	60fb      	str	r3, [r7, #12]
 8004838:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800483a:	2302      	movs	r3, #2
 800483c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800483e:	2302      	movs	r3, #2
 8004840:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004842:	2300      	movs	r3, #0
 8004844:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004846:	2303      	movs	r3, #3
 8004848:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 800484a:	2307      	movs	r3, #7
 800484c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800484e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004852:	4619      	mov	r1, r3
 8004854:	4818      	ldr	r0, [pc, #96]	; (80048b8 <HAL_SPI_MspInit+0x194>)
 8004856:	f001 ff11 	bl	800667c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800485a:	2304      	movs	r3, #4
 800485c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800485e:	2302      	movs	r3, #2
 8004860:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004862:	2300      	movs	r3, #0
 8004864:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004866:	2303      	movs	r3, #3
 8004868:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800486a:	2305      	movs	r3, #5
 800486c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800486e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004872:	4619      	mov	r1, r3
 8004874:	4810      	ldr	r0, [pc, #64]	; (80048b8 <HAL_SPI_MspInit+0x194>)
 8004876:	f001 ff01 	bl	800667c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800487a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800487e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004880:	2302      	movs	r3, #2
 8004882:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004884:	2300      	movs	r3, #0
 8004886:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004888:	2303      	movs	r3, #3
 800488a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800488c:	2305      	movs	r3, #5
 800488e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004890:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004894:	4619      	mov	r1, r3
 8004896:	4806      	ldr	r0, [pc, #24]	; (80048b0 <HAL_SPI_MspInit+0x18c>)
 8004898:	f001 fef0 	bl	800667c <HAL_GPIO_Init>
}
 800489c:	bf00      	nop
 800489e:	3738      	adds	r7, #56	; 0x38
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	40013000 	.word	0x40013000
 80048a8:	40023800 	.word	0x40023800
 80048ac:	40020000 	.word	0x40020000
 80048b0:	40020400 	.word	0x40020400
 80048b4:	40003800 	.word	0x40003800
 80048b8:	40020800 	.word	0x40020800

080048bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a0b      	ldr	r2, [pc, #44]	; (80048f8 <HAL_TIM_Base_MspInit+0x3c>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d10d      	bne.n	80048ea <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80048ce:	2300      	movs	r3, #0
 80048d0:	60fb      	str	r3, [r7, #12]
 80048d2:	4b0a      	ldr	r3, [pc, #40]	; (80048fc <HAL_TIM_Base_MspInit+0x40>)
 80048d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048d6:	4a09      	ldr	r2, [pc, #36]	; (80048fc <HAL_TIM_Base_MspInit+0x40>)
 80048d8:	f043 0301 	orr.w	r3, r3, #1
 80048dc:	6453      	str	r3, [r2, #68]	; 0x44
 80048de:	4b07      	ldr	r3, [pc, #28]	; (80048fc <HAL_TIM_Base_MspInit+0x40>)
 80048e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e2:	f003 0301 	and.w	r3, r3, #1
 80048e6:	60fb      	str	r3, [r7, #12]
 80048e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80048ea:	bf00      	nop
 80048ec:	3714      	adds	r7, #20
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
 80048f6:	bf00      	nop
 80048f8:	40010000 	.word	0x40010000
 80048fc:	40023800 	.word	0x40023800

08004900 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b08e      	sub	sp, #56	; 0x38
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004908:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800490c:	2200      	movs	r2, #0
 800490e:	601a      	str	r2, [r3, #0]
 8004910:	605a      	str	r2, [r3, #4]
 8004912:	609a      	str	r2, [r3, #8]
 8004914:	60da      	str	r2, [r3, #12]
 8004916:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a93      	ldr	r2, [pc, #588]	; (8004b6c <HAL_UART_MspInit+0x26c>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d12d      	bne.n	800497e <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004922:	2300      	movs	r3, #0
 8004924:	623b      	str	r3, [r7, #32]
 8004926:	4b92      	ldr	r3, [pc, #584]	; (8004b70 <HAL_UART_MspInit+0x270>)
 8004928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492a:	4a91      	ldr	r2, [pc, #580]	; (8004b70 <HAL_UART_MspInit+0x270>)
 800492c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004930:	6413      	str	r3, [r2, #64]	; 0x40
 8004932:	4b8f      	ldr	r3, [pc, #572]	; (8004b70 <HAL_UART_MspInit+0x270>)
 8004934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004936:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800493a:	623b      	str	r3, [r7, #32]
 800493c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800493e:	2300      	movs	r3, #0
 8004940:	61fb      	str	r3, [r7, #28]
 8004942:	4b8b      	ldr	r3, [pc, #556]	; (8004b70 <HAL_UART_MspInit+0x270>)
 8004944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004946:	4a8a      	ldr	r2, [pc, #552]	; (8004b70 <HAL_UART_MspInit+0x270>)
 8004948:	f043 0304 	orr.w	r3, r3, #4
 800494c:	6313      	str	r3, [r2, #48]	; 0x30
 800494e:	4b88      	ldr	r3, [pc, #544]	; (8004b70 <HAL_UART_MspInit+0x270>)
 8004950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004952:	f003 0304 	and.w	r3, r3, #4
 8004956:	61fb      	str	r3, [r7, #28]
 8004958:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800495a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800495e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004960:	2302      	movs	r3, #2
 8004962:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004964:	2300      	movs	r3, #0
 8004966:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004968:	2303      	movs	r3, #3
 800496a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800496c:	2308      	movs	r3, #8
 800496e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004970:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004974:	4619      	mov	r1, r3
 8004976:	487f      	ldr	r0, [pc, #508]	; (8004b74 <HAL_UART_MspInit+0x274>)
 8004978:	f001 fe80 	bl	800667c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800497c:	e0f1      	b.n	8004b62 <HAL_UART_MspInit+0x262>
  else if(huart->Instance==UART5)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a7d      	ldr	r2, [pc, #500]	; (8004b78 <HAL_UART_MspInit+0x278>)
 8004984:	4293      	cmp	r3, r2
 8004986:	f040 80b2 	bne.w	8004aee <HAL_UART_MspInit+0x1ee>
    __HAL_RCC_UART5_CLK_ENABLE();
 800498a:	2300      	movs	r3, #0
 800498c:	61bb      	str	r3, [r7, #24]
 800498e:	4b78      	ldr	r3, [pc, #480]	; (8004b70 <HAL_UART_MspInit+0x270>)
 8004990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004992:	4a77      	ldr	r2, [pc, #476]	; (8004b70 <HAL_UART_MspInit+0x270>)
 8004994:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004998:	6413      	str	r3, [r2, #64]	; 0x40
 800499a:	4b75      	ldr	r3, [pc, #468]	; (8004b70 <HAL_UART_MspInit+0x270>)
 800499c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800499e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049a2:	61bb      	str	r3, [r7, #24]
 80049a4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80049a6:	2300      	movs	r3, #0
 80049a8:	617b      	str	r3, [r7, #20]
 80049aa:	4b71      	ldr	r3, [pc, #452]	; (8004b70 <HAL_UART_MspInit+0x270>)
 80049ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ae:	4a70      	ldr	r2, [pc, #448]	; (8004b70 <HAL_UART_MspInit+0x270>)
 80049b0:	f043 0304 	orr.w	r3, r3, #4
 80049b4:	6313      	str	r3, [r2, #48]	; 0x30
 80049b6:	4b6e      	ldr	r3, [pc, #440]	; (8004b70 <HAL_UART_MspInit+0x270>)
 80049b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ba:	f003 0304 	and.w	r3, r3, #4
 80049be:	617b      	str	r3, [r7, #20]
 80049c0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80049c2:	2300      	movs	r3, #0
 80049c4:	613b      	str	r3, [r7, #16]
 80049c6:	4b6a      	ldr	r3, [pc, #424]	; (8004b70 <HAL_UART_MspInit+0x270>)
 80049c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ca:	4a69      	ldr	r2, [pc, #420]	; (8004b70 <HAL_UART_MspInit+0x270>)
 80049cc:	f043 0308 	orr.w	r3, r3, #8
 80049d0:	6313      	str	r3, [r2, #48]	; 0x30
 80049d2:	4b67      	ldr	r3, [pc, #412]	; (8004b70 <HAL_UART_MspInit+0x270>)
 80049d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049d6:	f003 0308 	and.w	r3, r3, #8
 80049da:	613b      	str	r3, [r7, #16]
 80049dc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80049de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80049e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049e4:	2302      	movs	r3, #2
 80049e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049e8:	2300      	movs	r3, #0
 80049ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049ec:	2303      	movs	r3, #3
 80049ee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80049f0:	2308      	movs	r3, #8
 80049f2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049f8:	4619      	mov	r1, r3
 80049fa:	485e      	ldr	r0, [pc, #376]	; (8004b74 <HAL_UART_MspInit+0x274>)
 80049fc:	f001 fe3e 	bl	800667c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004a00:	2304      	movs	r3, #4
 8004a02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a04:	2302      	movs	r3, #2
 8004a06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004a10:	2308      	movs	r3, #8
 8004a12:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004a14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a18:	4619      	mov	r1, r3
 8004a1a:	4858      	ldr	r0, [pc, #352]	; (8004b7c <HAL_UART_MspInit+0x27c>)
 8004a1c:	f001 fe2e 	bl	800667c <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8004a20:	4b57      	ldr	r3, [pc, #348]	; (8004b80 <HAL_UART_MspInit+0x280>)
 8004a22:	4a58      	ldr	r2, [pc, #352]	; (8004b84 <HAL_UART_MspInit+0x284>)
 8004a24:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8004a26:	4b56      	ldr	r3, [pc, #344]	; (8004b80 <HAL_UART_MspInit+0x280>)
 8004a28:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004a2c:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a2e:	4b54      	ldr	r3, [pc, #336]	; (8004b80 <HAL_UART_MspInit+0x280>)
 8004a30:	2200      	movs	r2, #0
 8004a32:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a34:	4b52      	ldr	r3, [pc, #328]	; (8004b80 <HAL_UART_MspInit+0x280>)
 8004a36:	2200      	movs	r2, #0
 8004a38:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004a3a:	4b51      	ldr	r3, [pc, #324]	; (8004b80 <HAL_UART_MspInit+0x280>)
 8004a3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004a40:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a42:	4b4f      	ldr	r3, [pc, #316]	; (8004b80 <HAL_UART_MspInit+0x280>)
 8004a44:	2200      	movs	r2, #0
 8004a46:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a48:	4b4d      	ldr	r3, [pc, #308]	; (8004b80 <HAL_UART_MspInit+0x280>)
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8004a4e:	4b4c      	ldr	r3, [pc, #304]	; (8004b80 <HAL_UART_MspInit+0x280>)
 8004a50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a54:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004a56:	4b4a      	ldr	r3, [pc, #296]	; (8004b80 <HAL_UART_MspInit+0x280>)
 8004a58:	2200      	movs	r2, #0
 8004a5a:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004a5c:	4b48      	ldr	r3, [pc, #288]	; (8004b80 <HAL_UART_MspInit+0x280>)
 8004a5e:	2200      	movs	r2, #0
 8004a60:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8004a62:	4847      	ldr	r0, [pc, #284]	; (8004b80 <HAL_UART_MspInit+0x280>)
 8004a64:	f001 fa08 	bl	8005e78 <HAL_DMA_Init>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d001      	beq.n	8004a72 <HAL_UART_MspInit+0x172>
      Error_Handler();
 8004a6e:	f7ff fb55 	bl	800411c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a42      	ldr	r2, [pc, #264]	; (8004b80 <HAL_UART_MspInit+0x280>)
 8004a76:	639a      	str	r2, [r3, #56]	; 0x38
 8004a78:	4a41      	ldr	r2, [pc, #260]	; (8004b80 <HAL_UART_MspInit+0x280>)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8004a7e:	4b42      	ldr	r3, [pc, #264]	; (8004b88 <HAL_UART_MspInit+0x288>)
 8004a80:	4a42      	ldr	r2, [pc, #264]	; (8004b8c <HAL_UART_MspInit+0x28c>)
 8004a82:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 8004a84:	4b40      	ldr	r3, [pc, #256]	; (8004b88 <HAL_UART_MspInit+0x288>)
 8004a86:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004a8a:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004a8c:	4b3e      	ldr	r3, [pc, #248]	; (8004b88 <HAL_UART_MspInit+0x288>)
 8004a8e:	2240      	movs	r2, #64	; 0x40
 8004a90:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a92:	4b3d      	ldr	r3, [pc, #244]	; (8004b88 <HAL_UART_MspInit+0x288>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004a98:	4b3b      	ldr	r3, [pc, #236]	; (8004b88 <HAL_UART_MspInit+0x288>)
 8004a9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004a9e:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004aa0:	4b39      	ldr	r3, [pc, #228]	; (8004b88 <HAL_UART_MspInit+0x288>)
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004aa6:	4b38      	ldr	r3, [pc, #224]	; (8004b88 <HAL_UART_MspInit+0x288>)
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_CIRCULAR;
 8004aac:	4b36      	ldr	r3, [pc, #216]	; (8004b88 <HAL_UART_MspInit+0x288>)
 8004aae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ab2:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004ab4:	4b34      	ldr	r3, [pc, #208]	; (8004b88 <HAL_UART_MspInit+0x288>)
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	621a      	str	r2, [r3, #32]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004aba:	4b33      	ldr	r3, [pc, #204]	; (8004b88 <HAL_UART_MspInit+0x288>)
 8004abc:	2200      	movs	r2, #0
 8004abe:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8004ac0:	4831      	ldr	r0, [pc, #196]	; (8004b88 <HAL_UART_MspInit+0x288>)
 8004ac2:	f001 f9d9 	bl	8005e78 <HAL_DMA_Init>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d001      	beq.n	8004ad0 <HAL_UART_MspInit+0x1d0>
      Error_Handler();
 8004acc:	f7ff fb26 	bl	800411c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	4a2d      	ldr	r2, [pc, #180]	; (8004b88 <HAL_UART_MspInit+0x288>)
 8004ad4:	635a      	str	r2, [r3, #52]	; 0x34
 8004ad6:	4a2c      	ldr	r2, [pc, #176]	; (8004b88 <HAL_UART_MspInit+0x288>)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8004adc:	2200      	movs	r2, #0
 8004ade:	2100      	movs	r1, #0
 8004ae0:	2035      	movs	r0, #53	; 0x35
 8004ae2:	f001 f992 	bl	8005e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8004ae6:	2035      	movs	r0, #53	; 0x35
 8004ae8:	f001 f9ab 	bl	8005e42 <HAL_NVIC_EnableIRQ>
}
 8004aec:	e039      	b.n	8004b62 <HAL_UART_MspInit+0x262>
  else if(huart->Instance==USART1)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a27      	ldr	r2, [pc, #156]	; (8004b90 <HAL_UART_MspInit+0x290>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d134      	bne.n	8004b62 <HAL_UART_MspInit+0x262>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004af8:	2300      	movs	r3, #0
 8004afa:	60fb      	str	r3, [r7, #12]
 8004afc:	4b1c      	ldr	r3, [pc, #112]	; (8004b70 <HAL_UART_MspInit+0x270>)
 8004afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b00:	4a1b      	ldr	r2, [pc, #108]	; (8004b70 <HAL_UART_MspInit+0x270>)
 8004b02:	f043 0310 	orr.w	r3, r3, #16
 8004b06:	6453      	str	r3, [r2, #68]	; 0x44
 8004b08:	4b19      	ldr	r3, [pc, #100]	; (8004b70 <HAL_UART_MspInit+0x270>)
 8004b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b0c:	f003 0310 	and.w	r3, r3, #16
 8004b10:	60fb      	str	r3, [r7, #12]
 8004b12:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b14:	2300      	movs	r3, #0
 8004b16:	60bb      	str	r3, [r7, #8]
 8004b18:	4b15      	ldr	r3, [pc, #84]	; (8004b70 <HAL_UART_MspInit+0x270>)
 8004b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1c:	4a14      	ldr	r2, [pc, #80]	; (8004b70 <HAL_UART_MspInit+0x270>)
 8004b1e:	f043 0301 	orr.w	r3, r3, #1
 8004b22:	6313      	str	r3, [r2, #48]	; 0x30
 8004b24:	4b12      	ldr	r3, [pc, #72]	; (8004b70 <HAL_UART_MspInit+0x270>)
 8004b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b28:	f003 0301 	and.w	r3, r3, #1
 8004b2c:	60bb      	str	r3, [r7, #8]
 8004b2e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004b30:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004b34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b36:	2302      	movs	r3, #2
 8004b38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004b42:	2307      	movs	r3, #7
 8004b44:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b4a:	4619      	mov	r1, r3
 8004b4c:	4811      	ldr	r0, [pc, #68]	; (8004b94 <HAL_UART_MspInit+0x294>)
 8004b4e:	f001 fd95 	bl	800667c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004b52:	2200      	movs	r2, #0
 8004b54:	2100      	movs	r1, #0
 8004b56:	2025      	movs	r0, #37	; 0x25
 8004b58:	f001 f957 	bl	8005e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004b5c:	2025      	movs	r0, #37	; 0x25
 8004b5e:	f001 f970 	bl	8005e42 <HAL_NVIC_EnableIRQ>
}
 8004b62:	bf00      	nop
 8004b64:	3738      	adds	r7, #56	; 0x38
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	40004c00 	.word	0x40004c00
 8004b70:	40023800 	.word	0x40023800
 8004b74:	40020800 	.word	0x40020800
 8004b78:	40005000 	.word	0x40005000
 8004b7c:	40020c00 	.word	0x40020c00
 8004b80:	2000046c 	.word	0x2000046c
 8004b84:	40026010 	.word	0x40026010
 8004b88:	200004cc 	.word	0x200004cc
 8004b8c:	400260b8 	.word	0x400260b8
 8004b90:	40011000 	.word	0x40011000
 8004b94:	40020000 	.word	0x40020000

08004b98 <SDTimer_Handler>:

volatile uint8_t FatFsCnt = 0;
volatile uint16_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8004b9c:	4b0e      	ldr	r3, [pc, #56]	; (8004bd8 <SDTimer_Handler+0x40>)
 8004b9e:	881b      	ldrh	r3, [r3, #0]
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d006      	beq.n	8004bb4 <SDTimer_Handler+0x1c>
    Timer1--;
 8004ba6:	4b0c      	ldr	r3, [pc, #48]	; (8004bd8 <SDTimer_Handler+0x40>)
 8004ba8:	881b      	ldrh	r3, [r3, #0]
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	3b01      	subs	r3, #1
 8004bae:	b29a      	uxth	r2, r3
 8004bb0:	4b09      	ldr	r3, [pc, #36]	; (8004bd8 <SDTimer_Handler+0x40>)
 8004bb2:	801a      	strh	r2, [r3, #0]

  if(Timer2 > 0)
 8004bb4:	4b09      	ldr	r3, [pc, #36]	; (8004bdc <SDTimer_Handler+0x44>)
 8004bb6:	881b      	ldrh	r3, [r3, #0]
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d006      	beq.n	8004bcc <SDTimer_Handler+0x34>
    Timer2--;
 8004bbe:	4b07      	ldr	r3, [pc, #28]	; (8004bdc <SDTimer_Handler+0x44>)
 8004bc0:	881b      	ldrh	r3, [r3, #0]
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	b29a      	uxth	r2, r3
 8004bc8:	4b04      	ldr	r3, [pc, #16]	; (8004bdc <SDTimer_Handler+0x44>)
 8004bca:	801a      	strh	r2, [r3, #0]
}
 8004bcc:	bf00      	nop
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	200027f8 	.word	0x200027f8
 8004bdc:	200027fa 	.word	0x200027fa

08004be0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004be0:	b480      	push	{r7}
 8004be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004be4:	e7fe      	b.n	8004be4 <NMI_Handler+0x4>

08004be6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004be6:	b480      	push	{r7}
 8004be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004bea:	e7fe      	b.n	8004bea <HardFault_Handler+0x4>

08004bec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004bec:	b480      	push	{r7}
 8004bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004bf0:	e7fe      	b.n	8004bf0 <MemManage_Handler+0x4>

08004bf2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004bf6:	e7fe      	b.n	8004bf6 <BusFault_Handler+0x4>

08004bf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004bfc:	e7fe      	b.n	8004bfc <UsageFault_Handler+0x4>

08004bfe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004bfe:	b480      	push	{r7}
 8004c00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004c02:	bf00      	nop
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c10:	bf00      	nop
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr

08004c1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004c1e:	bf00      	nop
 8004c20:	46bd      	mov	sp, r7
 8004c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c26:	4770      	bx	lr

08004c28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	 FatFsCnt++;
 8004c2c:	4b0f      	ldr	r3, [pc, #60]	; (8004c6c <SysTick_Handler+0x44>)
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	3301      	adds	r3, #1
 8004c34:	b2da      	uxtb	r2, r3
 8004c36:	4b0d      	ldr	r3, [pc, #52]	; (8004c6c <SysTick_Handler+0x44>)
 8004c38:	701a      	strb	r2, [r3, #0]
		  if(FatFsCnt >= 10)
 8004c3a:	4b0c      	ldr	r3, [pc, #48]	; (8004c6c <SysTick_Handler+0x44>)
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	2b09      	cmp	r3, #9
 8004c42:	d904      	bls.n	8004c4e <SysTick_Handler+0x26>
		  {
		    FatFsCnt = 0;
 8004c44:	4b09      	ldr	r3, [pc, #36]	; (8004c6c <SysTick_Handler+0x44>)
 8004c46:	2200      	movs	r2, #0
 8004c48:	701a      	strb	r2, [r3, #0]
		    SDTimer_Handler();
 8004c4a:	f7ff ffa5 	bl	8004b98 <SDTimer_Handler>
		  }

if(timeout >0) timeout--;
 8004c4e:	4b08      	ldr	r3, [pc, #32]	; (8004c70 <SysTick_Handler+0x48>)
 8004c50:	881b      	ldrh	r3, [r3, #0]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d005      	beq.n	8004c62 <SysTick_Handler+0x3a>
 8004c56:	4b06      	ldr	r3, [pc, #24]	; (8004c70 <SysTick_Handler+0x48>)
 8004c58:	881b      	ldrh	r3, [r3, #0]
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	b29a      	uxth	r2, r3
 8004c5e:	4b04      	ldr	r3, [pc, #16]	; (8004c70 <SysTick_Handler+0x48>)
 8004c60:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004c62:	f000 fb91 	bl	8005388 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004c66:	bf00      	nop
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	200027f6 	.word	0x200027f6
 8004c70:	20002844 	.word	0x20002844

08004c74 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8004c74:	b480      	push	{r7}
 8004c76:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8004c78:	bf00      	nop
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
	...

08004c84 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8004c88:	4802      	ldr	r0, [pc, #8]	; (8004c94 <DMA1_Stream0_IRQHandler+0x10>)
 8004c8a:	f001 fa8d 	bl	80061a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004c8e:	bf00      	nop
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	2000046c 	.word	0x2000046c

08004c98 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	Uart_isr(&huart1);
 8004c9c:	4803      	ldr	r0, [pc, #12]	; (8004cac <USART1_IRQHandler+0x14>)
 8004c9e:	f000 fa99 	bl	80051d4 <Uart_isr>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004ca2:	4802      	ldr	r0, [pc, #8]	; (8004cac <USART1_IRQHandler+0x14>)
 8004ca4:	f004 fe96 	bl	80099d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004ca8:	bf00      	nop
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	20002800 	.word	0x20002800

08004cb0 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8004cb4:	4802      	ldr	r0, [pc, #8]	; (8004cc0 <DMA1_Stream7_IRQHandler+0x10>)
 8004cb6:	f001 fa77 	bl	80061a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8004cba:	bf00      	nop
 8004cbc:	bd80      	pop	{r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	200004cc 	.word	0x200004cc

08004cc4 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8004cc8:	4802      	ldr	r0, [pc, #8]	; (8004cd4 <UART5_IRQHandler+0x10>)
 8004cca:	f004 fe83 	bl	80099d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8004cce:	bf00      	nop
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	20000428 	.word	0x20000428

08004cd8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004cdc:	4802      	ldr	r0, [pc, #8]	; (8004ce8 <DMA2_Stream0_IRQHandler+0x10>)
 8004cde:	f001 fa63 	bl	80061a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004ce2:	bf00      	nop
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	20000190 	.word	0x20000190

08004cec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004cec:	b480      	push	{r7}
 8004cee:	af00      	add	r7, sp, #0
	return 1;
 8004cf0:	2301      	movs	r3, #1
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <_kill>:

int _kill(int pid, int sig)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b082      	sub	sp, #8
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004d06:	f009 f967 	bl	800dfd8 <__errno>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2216      	movs	r2, #22
 8004d0e:	601a      	str	r2, [r3, #0]
	return -1;
 8004d10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3708      	adds	r7, #8
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <_exit>:

void _exit (int status)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b082      	sub	sp, #8
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004d24:	f04f 31ff 	mov.w	r1, #4294967295
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f7ff ffe7 	bl	8004cfc <_kill>
	while (1) {}		/* Make sure we hang here */
 8004d2e:	e7fe      	b.n	8004d2e <_exit+0x12>

08004d30 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b086      	sub	sp, #24
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	617b      	str	r3, [r7, #20]
 8004d40:	e00a      	b.n	8004d58 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004d42:	f3af 8000 	nop.w
 8004d46:	4601      	mov	r1, r0
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	1c5a      	adds	r2, r3, #1
 8004d4c:	60ba      	str	r2, [r7, #8]
 8004d4e:	b2ca      	uxtb	r2, r1
 8004d50:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	3301      	adds	r3, #1
 8004d56:	617b      	str	r3, [r7, #20]
 8004d58:	697a      	ldr	r2, [r7, #20]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	dbf0      	blt.n	8004d42 <_read+0x12>
	}

return len;
 8004d60:	687b      	ldr	r3, [r7, #4]
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3718      	adds	r7, #24
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}

08004d6a <_close>:
	}
	return len;
}

int _close(int file)
{
 8004d6a:	b480      	push	{r7}
 8004d6c:	b083      	sub	sp, #12
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	6078      	str	r0, [r7, #4]
	return -1;
 8004d72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	370c      	adds	r7, #12
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr

08004d82 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d82:	b480      	push	{r7}
 8004d84:	b083      	sub	sp, #12
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	6078      	str	r0, [r7, #4]
 8004d8a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d92:	605a      	str	r2, [r3, #4]
	return 0;
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	370c      	adds	r7, #12
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr

08004da2 <_isatty>:

int _isatty(int file)
{
 8004da2:	b480      	push	{r7}
 8004da4:	b083      	sub	sp, #12
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	6078      	str	r0, [r7, #4]
	return 1;
 8004daa:	2301      	movs	r3, #1
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b085      	sub	sp, #20
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	60b9      	str	r1, [r7, #8]
 8004dc2:	607a      	str	r2, [r7, #4]
	return 0;
 8004dc4:	2300      	movs	r3, #0
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3714      	adds	r7, #20
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr
	...

08004dd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b086      	sub	sp, #24
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ddc:	4a14      	ldr	r2, [pc, #80]	; (8004e30 <_sbrk+0x5c>)
 8004dde:	4b15      	ldr	r3, [pc, #84]	; (8004e34 <_sbrk+0x60>)
 8004de0:	1ad3      	subs	r3, r2, r3
 8004de2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004de8:	4b13      	ldr	r3, [pc, #76]	; (8004e38 <_sbrk+0x64>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d102      	bne.n	8004df6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004df0:	4b11      	ldr	r3, [pc, #68]	; (8004e38 <_sbrk+0x64>)
 8004df2:	4a12      	ldr	r2, [pc, #72]	; (8004e3c <_sbrk+0x68>)
 8004df4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004df6:	4b10      	ldr	r3, [pc, #64]	; (8004e38 <_sbrk+0x64>)
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4413      	add	r3, r2
 8004dfe:	693a      	ldr	r2, [r7, #16]
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d207      	bcs.n	8004e14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e04:	f009 f8e8 	bl	800dfd8 <__errno>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	220c      	movs	r2, #12
 8004e0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e12:	e009      	b.n	8004e28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e14:	4b08      	ldr	r3, [pc, #32]	; (8004e38 <_sbrk+0x64>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e1a:	4b07      	ldr	r3, [pc, #28]	; (8004e38 <_sbrk+0x64>)
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4413      	add	r3, r2
 8004e22:	4a05      	ldr	r2, [pc, #20]	; (8004e38 <_sbrk+0x64>)
 8004e24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e26:	68fb      	ldr	r3, [r7, #12]
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3718      	adds	r7, #24
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	20020000 	.word	0x20020000
 8004e34:	00000800 	.word	0x00000800
 8004e38:	200027fc 	.word	0x200027fc
 8004e3c:	20002eb0 	.word	0x20002eb0

08004e40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004e40:	b480      	push	{r7}
 8004e42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e44:	4b06      	ldr	r3, [pc, #24]	; (8004e60 <SystemInit+0x20>)
 8004e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e4a:	4a05      	ldr	r2, [pc, #20]	; (8004e60 <SystemInit+0x20>)
 8004e4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e54:	bf00      	nop
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	e000ed00 	.word	0xe000ed00

08004e64 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 8004e64:	b480      	push	{r7}
 8004e66:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 8004e68:	4b0d      	ldr	r3, [pc, #52]	; (8004ea0 <Ringbuf_init+0x3c>)
 8004e6a:	4a0e      	ldr	r2, [pc, #56]	; (8004ea4 <Ringbuf_init+0x40>)
 8004e6c:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 8004e6e:	4b0e      	ldr	r3, [pc, #56]	; (8004ea8 <Ringbuf_init+0x44>)
 8004e70:	4a0e      	ldr	r2, [pc, #56]	; (8004eac <Ringbuf_init+0x48>)
 8004e72:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 8004e74:	4b0e      	ldr	r3, [pc, #56]	; (8004eb0 <Ringbuf_init+0x4c>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	695a      	ldr	r2, [r3, #20]
 8004e7a:	4b0d      	ldr	r3, [pc, #52]	; (8004eb0 <Ringbuf_init+0x4c>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f042 0201 	orr.w	r2, r2, #1
 8004e82:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 8004e84:	4b0a      	ldr	r3, [pc, #40]	; (8004eb0 <Ringbuf_init+0x4c>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68da      	ldr	r2, [r3, #12]
 8004e8a:	4b09      	ldr	r3, [pc, #36]	; (8004eb0 <Ringbuf_init+0x4c>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f042 0220 	orr.w	r2, r2, #32
 8004e92:	60da      	str	r2, [r3, #12]
}
 8004e94:	bf00      	nop
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr
 8004e9e:	bf00      	nop
 8004ea0:	20002c58 	.word	0x20002c58
 8004ea4:	20002848 	.word	0x20002848
 8004ea8:	20002c5c 	.word	0x20002c5c
 8004eac:	20002a50 	.word	0x20002a50
 8004eb0:	20002800 	.word	0x20002800

08004eb4 <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b085      	sub	sp, #20
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	4603      	mov	r3, r0
 8004ebc:	6039      	str	r1, [r7, #0]
 8004ebe:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ecc:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d009      	beq.n	8004eee <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004ee0:	683a      	ldr	r2, [r7, #0]
 8004ee2:	79f9      	ldrb	r1, [r7, #7]
 8004ee4:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 8004ee6:	68fa      	ldr	r2, [r7, #12]
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  }
}
 8004eee:	bf00      	nop
 8004ef0:	3714      	adds	r7, #20
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef8:	4770      	bx	lr
	...

08004efc <Uart_read>:
	if (so_far == stringlength) return 1;
	else return -1;
}

int Uart_read(void)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b083      	sub	sp, #12
 8004f00:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 8004f02:	4b13      	ldr	r3, [pc, #76]	; (8004f50 <Uart_read+0x54>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004f0a:	4b11      	ldr	r3, [pc, #68]	; (8004f50 <Uart_read+0x54>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d102      	bne.n	8004f1c <Uart_read+0x20>
  {
    return -1;
 8004f16:	f04f 33ff 	mov.w	r3, #4294967295
 8004f1a:	e013      	b.n	8004f44 <Uart_read+0x48>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 8004f1c:	4b0c      	ldr	r3, [pc, #48]	; (8004f50 <Uart_read+0x54>)
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	4b0b      	ldr	r3, [pc, #44]	; (8004f50 <Uart_read+0x54>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8004f28:	5cd3      	ldrb	r3, [r2, r3]
 8004f2a:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8004f2c:	4b08      	ldr	r3, [pc, #32]	; (8004f50 <Uart_read+0x54>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8004f34:	1c5a      	adds	r2, r3, #1
 8004f36:	4b06      	ldr	r3, [pc, #24]	; (8004f50 <Uart_read+0x54>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f3e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    return c;
 8004f42:	79fb      	ldrb	r3, [r7, #7]
  }
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	370c      	adds	r7, #12
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr
 8004f50:	20002c58 	.word	0x20002c58

08004f54 <IsDataAvailable>:
}

/* checks if the new data is available in the incoming buffer
 */
int IsDataAvailable(void)
{
 8004f54:	b480      	push	{r7}
 8004f56:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 8004f58:	4b0a      	ldr	r3, [pc, #40]	; (8004f84 <IsDataAvailable+0x30>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	4b08      	ldr	r3, [pc, #32]	; (8004f84 <IsDataAvailable+0x30>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	1ad3      	subs	r3, r2, r3
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr
 8004f84:	20002c58 	.word	0x20002c58

08004f88 <Uart_peek>:
	_rx_buffer->head = 0;
	_rx_buffer->tail = 0;
}

int Uart_peek()
{
 8004f88:	b480      	push	{r7}
 8004f8a:	af00      	add	r7, sp, #0
  if(_rx_buffer->head == _rx_buffer->tail)
 8004f8c:	4b0c      	ldr	r3, [pc, #48]	; (8004fc0 <Uart_peek+0x38>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004f94:	4b0a      	ldr	r3, [pc, #40]	; (8004fc0 <Uart_peek+0x38>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d102      	bne.n	8004fa6 <Uart_peek+0x1e>
  {
    return -1;
 8004fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8004fa4:	e006      	b.n	8004fb4 <Uart_peek+0x2c>
  }
  else
  {
    return _rx_buffer->buffer[_rx_buffer->tail];
 8004fa6:	4b06      	ldr	r3, [pc, #24]	; (8004fc0 <Uart_peek+0x38>)
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	4b05      	ldr	r3, [pc, #20]	; (8004fc0 <Uart_peek+0x38>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8004fb2:	5cd3      	ldrb	r3, [r2, r3]
  }
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	20002c58 	.word	0x20002c58

08004fc4 <Copy_upto>:
 * it will copy irrespective of, if the end string is there or not
 * if the end string gets copied, it returns 1 or else 0
 * Use it either after (IsDataAvailable) or after (Wait_for) functions
 */
int Copy_upto (char *string, char *buffertocopyinto)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b086      	sub	sp, #24
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
	int so_far =0;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	617b      	str	r3, [r7, #20]
	int len = strlen (string);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f7fb f91c 	bl	8000210 <strlen>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	60fb      	str	r3, [r7, #12]
	int indx = 0;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	613b      	str	r3, [r7, #16]

again:
	while (Uart_peek() != string[so_far])
 8004fe0:	e01e      	b.n	8005020 <Copy_upto+0x5c>
		{
			buffertocopyinto[indx] = _rx_buffer->buffer[_rx_buffer->tail];
 8004fe2:	4b36      	ldr	r3, [pc, #216]	; (80050bc <Copy_upto+0xf8>)
 8004fe4:	6819      	ldr	r1, [r3, #0]
 8004fe6:	4b35      	ldr	r3, [pc, #212]	; (80050bc <Copy_upto+0xf8>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	6838      	ldr	r0, [r7, #0]
 8004ff2:	4403      	add	r3, r0
 8004ff4:	5c8a      	ldrb	r2, [r1, r2]
 8004ff6:	701a      	strb	r2, [r3, #0]
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8004ff8:	4b30      	ldr	r3, [pc, #192]	; (80050bc <Copy_upto+0xf8>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005000:	1c5a      	adds	r2, r3, #1
 8005002:	4b2e      	ldr	r3, [pc, #184]	; (80050bc <Copy_upto+0xf8>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800500a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
			indx++;
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	3301      	adds	r3, #1
 8005012:	613b      	str	r3, [r7, #16]
			while (!IsDataAvailable());
 8005014:	bf00      	nop
 8005016:	f7ff ff9d 	bl	8004f54 <IsDataAvailable>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d0fa      	beq.n	8005016 <Copy_upto+0x52>
	while (Uart_peek() != string[so_far])
 8005020:	f7ff ffb2 	bl	8004f88 <Uart_peek>
 8005024:	4601      	mov	r1, r0
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	4413      	add	r3, r2
 800502c:	781b      	ldrb	r3, [r3, #0]
 800502e:	4299      	cmp	r1, r3
 8005030:	d1d7      	bne.n	8004fe2 <Copy_upto+0x1e>

		}
	while (Uart_peek() == string [so_far])
 8005032:	e027      	b.n	8005084 <Copy_upto+0xc0>
	{
		so_far++;
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	3301      	adds	r3, #1
 8005038:	617b      	str	r3, [r7, #20]
		buffertocopyinto[indx++] = Uart_read();
 800503a:	f7ff ff5f 	bl	8004efc <Uart_read>
 800503e:	4601      	mov	r1, r0
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	1c5a      	adds	r2, r3, #1
 8005044:	613a      	str	r2, [r7, #16]
 8005046:	461a      	mov	r2, r3
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	4413      	add	r3, r2
 800504c:	b2ca      	uxtb	r2, r1
 800504e:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 8005050:	697a      	ldr	r2, [r7, #20]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	429a      	cmp	r2, r3
 8005056:	d101      	bne.n	800505c <Copy_upto+0x98>
 8005058:	2301      	movs	r3, #1
 800505a:	e02a      	b.n	80050b2 <Copy_upto+0xee>
		timeout = TIMEOUT_DEF;
 800505c:	4b18      	ldr	r3, [pc, #96]	; (80050c0 <Copy_upto+0xfc>)
 800505e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005062:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout);
 8005064:	bf00      	nop
 8005066:	f7ff ff75 	bl	8004f54 <IsDataAvailable>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d103      	bne.n	8005078 <Copy_upto+0xb4>
 8005070:	4b13      	ldr	r3, [pc, #76]	; (80050c0 <Copy_upto+0xfc>)
 8005072:	881b      	ldrh	r3, [r3, #0]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d1f6      	bne.n	8005066 <Copy_upto+0xa2>
		if (timeout == 0) return 0;
 8005078:	4b11      	ldr	r3, [pc, #68]	; (80050c0 <Copy_upto+0xfc>)
 800507a:	881b      	ldrh	r3, [r3, #0]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d101      	bne.n	8005084 <Copy_upto+0xc0>
 8005080:	2300      	movs	r3, #0
 8005082:	e016      	b.n	80050b2 <Copy_upto+0xee>
	while (Uart_peek() == string [so_far])
 8005084:	f7ff ff80 	bl	8004f88 <Uart_peek>
 8005088:	4601      	mov	r1, r0
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	687a      	ldr	r2, [r7, #4]
 800508e:	4413      	add	r3, r2
 8005090:	781b      	ldrb	r3, [r3, #0]
 8005092:	4299      	cmp	r1, r3
 8005094:	d0ce      	beq.n	8005034 <Copy_upto+0x70>
	}

	if (so_far != len)
 8005096:	697a      	ldr	r2, [r7, #20]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	429a      	cmp	r2, r3
 800509c:	d002      	beq.n	80050a4 <Copy_upto+0xe0>
	{
		so_far = 0;
 800509e:	2300      	movs	r3, #0
 80050a0:	617b      	str	r3, [r7, #20]
		goto again;
 80050a2:	e79d      	b.n	8004fe0 <Copy_upto+0x1c>
	}

	if (so_far == len) return 1;
 80050a4:	697a      	ldr	r2, [r7, #20]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d101      	bne.n	80050b0 <Copy_upto+0xec>
 80050ac:	2301      	movs	r3, #1
 80050ae:	e000      	b.n	80050b2 <Copy_upto+0xee>
	else return 0;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3718      	adds	r7, #24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	20002c58 	.word	0x20002c58
 80050c0:	20002844 	.word	0x20002844

080050c4 <Wait_for>:
/* Waits for a particular string to arrive in the incoming buffer... It also increments the tail
 * returns 1, if the string is detected
 */
// added timeout feature so the function won't block the processing of the other functions
int Wait_for (char *string)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b084      	sub	sp, #16
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
	int so_far =0;
 80050cc:	2300      	movs	r3, #0
 80050ce:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f7fb f89d 	bl	8000210 <strlen>
 80050d6:	4603      	mov	r3, r0
 80050d8:	60bb      	str	r3, [r7, #8]

again:
	timeout = TIMEOUT_DEF;
 80050da:	4b3c      	ldr	r3, [pc, #240]	; (80051cc <Wait_for+0x108>)
 80050dc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80050e0:	801a      	strh	r2, [r3, #0]
	while ((!IsDataAvailable())&&timeout);  // let's wait for the data to show up
 80050e2:	bf00      	nop
 80050e4:	f7ff ff36 	bl	8004f54 <IsDataAvailable>
 80050e8:	4603      	mov	r3, r0
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d103      	bne.n	80050f6 <Wait_for+0x32>
 80050ee:	4b37      	ldr	r3, [pc, #220]	; (80051cc <Wait_for+0x108>)
 80050f0:	881b      	ldrh	r3, [r3, #0]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d1f6      	bne.n	80050e4 <Wait_for+0x20>
	if (timeout == 0) return 0;
 80050f6:	4b35      	ldr	r3, [pc, #212]	; (80051cc <Wait_for+0x108>)
 80050f8:	881b      	ldrh	r3, [r3, #0]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d119      	bne.n	8005132 <Wait_for+0x6e>
 80050fe:	2300      	movs	r3, #0
 8005100:	e060      	b.n	80051c4 <Wait_for+0x100>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
	{
		if (_rx_buffer->tail != _rx_buffer->head)
 8005102:	4b33      	ldr	r3, [pc, #204]	; (80051d0 <Wait_for+0x10c>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800510a:	4b31      	ldr	r3, [pc, #196]	; (80051d0 <Wait_for+0x10c>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005112:	429a      	cmp	r2, r3
 8005114:	d00b      	beq.n	800512e <Wait_for+0x6a>
		{
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8005116:	4b2e      	ldr	r3, [pc, #184]	; (80051d0 <Wait_for+0x10c>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800511e:	1c5a      	adds	r2, r3, #1
 8005120:	4b2b      	ldr	r3, [pc, #172]	; (80051d0 <Wait_for+0x10c>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005128:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800512c:	e001      	b.n	8005132 <Wait_for+0x6e>
		}

		else
		{
			return 0;
 800512e:	2300      	movs	r3, #0
 8005130:	e048      	b.n	80051c4 <Wait_for+0x100>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
 8005132:	f7ff ff29 	bl	8004f88 <Uart_peek>
 8005136:	4601      	mov	r1, r0
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	4413      	add	r3, r2
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	4299      	cmp	r1, r3
 8005142:	d1de      	bne.n	8005102 <Wait_for+0x3e>
		}
	}
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 8005144:	e027      	b.n	8005196 <Wait_for+0xd2>
	{
		// now we will peek for the other letters too
		so_far++;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	3301      	adds	r3, #1
 800514a:	60fb      	str	r3, [r7, #12]
		_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 800514c:	4b20      	ldr	r3, [pc, #128]	; (80051d0 <Wait_for+0x10c>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005154:	1c5a      	adds	r2, r3, #1
 8005156:	4b1e      	ldr	r3, [pc, #120]	; (80051d0 <Wait_for+0x10c>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800515e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		if (so_far == len) return 1;
 8005162:	68fa      	ldr	r2, [r7, #12]
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	429a      	cmp	r2, r3
 8005168:	d101      	bne.n	800516e <Wait_for+0xaa>
 800516a:	2301      	movs	r3, #1
 800516c:	e02a      	b.n	80051c4 <Wait_for+0x100>
		timeout = TIMEOUT_DEF;
 800516e:	4b17      	ldr	r3, [pc, #92]	; (80051cc <Wait_for+0x108>)
 8005170:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005174:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout);
 8005176:	bf00      	nop
 8005178:	f7ff feec 	bl	8004f54 <IsDataAvailable>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d103      	bne.n	800518a <Wait_for+0xc6>
 8005182:	4b12      	ldr	r3, [pc, #72]	; (80051cc <Wait_for+0x108>)
 8005184:	881b      	ldrh	r3, [r3, #0]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d1f6      	bne.n	8005178 <Wait_for+0xb4>
		if (timeout == 0) return 0;
 800518a:	4b10      	ldr	r3, [pc, #64]	; (80051cc <Wait_for+0x108>)
 800518c:	881b      	ldrh	r3, [r3, #0]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d101      	bne.n	8005196 <Wait_for+0xd2>
 8005192:	2300      	movs	r3, #0
 8005194:	e016      	b.n	80051c4 <Wait_for+0x100>
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 8005196:	f7ff fef7 	bl	8004f88 <Uart_peek>
 800519a:	4601      	mov	r1, r0
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	4413      	add	r3, r2
 80051a2:	781b      	ldrb	r3, [r3, #0]
 80051a4:	4299      	cmp	r1, r3
 80051a6:	d0ce      	beq.n	8005146 <Wait_for+0x82>
	}

	if (so_far != len)
 80051a8:	68fa      	ldr	r2, [r7, #12]
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d002      	beq.n	80051b6 <Wait_for+0xf2>
	{
		so_far = 0;
 80051b0:	2300      	movs	r3, #0
 80051b2:	60fb      	str	r3, [r7, #12]
		goto again;
 80051b4:	e791      	b.n	80050da <Wait_for+0x16>
	}

	if (so_far == len) return 1;
 80051b6:	68fa      	ldr	r2, [r7, #12]
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	429a      	cmp	r2, r3
 80051bc:	d101      	bne.n	80051c2 <Wait_for+0xfe>
 80051be:	2301      	movs	r3, #1
 80051c0:	e000      	b.n	80051c4 <Wait_for+0x100>
	else return 0;
 80051c2:	2300      	movs	r3, #0
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3710      	adds	r7, #16
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}
 80051cc:	20002844 	.word	0x20002844
 80051d0:	20002c58 	.word	0x20002c58

080051d4 <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b086      	sub	sp, #24
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	f003 0320 	and.w	r3, r3, #32
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d013      	beq.n	800521e <Uart_isr+0x4a>
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	f003 0320 	and.w	r3, r3, #32
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d00e      	beq.n	800521e <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 800520e:	4b1e      	ldr	r3, [pc, #120]	; (8005288 <Uart_isr+0xb4>)
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	7bfb      	ldrb	r3, [r7, #15]
 8005214:	4611      	mov	r1, r2
 8005216:	4618      	mov	r0, r3
 8005218:	f7ff fe4c 	bl	8004eb4 <store_char>
        return;
 800521c:	e031      	b.n	8005282 <Uart_isr+0xae>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005224:	2b00      	cmp	r3, #0
 8005226:	d02c      	beq.n	8005282 <Uart_isr+0xae>
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800522e:	2b00      	cmp	r3, #0
 8005230:	d027      	beq.n	8005282 <Uart_isr+0xae>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 8005232:	4b16      	ldr	r3, [pc, #88]	; (800528c <Uart_isr+0xb8>)
 8005234:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005238:	4b14      	ldr	r3, [pc, #80]	; (800528c <Uart_isr+0xb8>)
 800523a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800523e:	429a      	cmp	r2, r3
 8005240:	d108      	bne.n	8005254 <Uart_isr+0x80>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68da      	ldr	r2, [r3, #12]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005250:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 8005252:	e015      	b.n	8005280 <Uart_isr+0xac>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 8005254:	4b0d      	ldr	r3, [pc, #52]	; (800528c <Uart_isr+0xb8>)
 8005256:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800525a:	4a0c      	ldr	r2, [pc, #48]	; (800528c <Uart_isr+0xb8>)
 800525c:	5cd3      	ldrb	r3, [r2, r3]
 800525e:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 8005260:	4b0a      	ldr	r3, [pc, #40]	; (800528c <Uart_isr+0xb8>)
 8005262:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005266:	3301      	adds	r3, #1
 8005268:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800526c:	4a07      	ldr	r2, [pc, #28]	; (800528c <Uart_isr+0xb8>)
 800526e:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    	      huart->Instance->SR;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	7bba      	ldrb	r2, [r7, #14]
 800527e:	605a      	str	r2, [r3, #4]
    	return;
 8005280:	bf00      	nop
    }
}
 8005282:	3718      	adds	r7, #24
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}
 8005288:	20002c58 	.word	0x20002c58
 800528c:	20002a50 	.word	0x20002a50

08005290 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005290:	f8df d034 	ldr.w	sp, [pc, #52]	; 80052c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005294:	480d      	ldr	r0, [pc, #52]	; (80052cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005296:	490e      	ldr	r1, [pc, #56]	; (80052d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005298:	4a0e      	ldr	r2, [pc, #56]	; (80052d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800529a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800529c:	e002      	b.n	80052a4 <LoopCopyDataInit>

0800529e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800529e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80052a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80052a2:	3304      	adds	r3, #4

080052a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80052a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80052a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80052a8:	d3f9      	bcc.n	800529e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80052aa:	4a0b      	ldr	r2, [pc, #44]	; (80052d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80052ac:	4c0b      	ldr	r4, [pc, #44]	; (80052dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80052ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80052b0:	e001      	b.n	80052b6 <LoopFillZerobss>

080052b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80052b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80052b4:	3204      	adds	r2, #4

080052b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80052b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80052b8:	d3fb      	bcc.n	80052b2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80052ba:	f7ff fdc1 	bl	8004e40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80052be:	f008 fe91 	bl	800dfe4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80052c2:	f7fe f845 	bl	8003350 <main>
  bx  lr    
 80052c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80052c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80052cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80052d0:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 80052d4:	08011f88 	.word	0x08011f88
  ldr r2, =_sbss
 80052d8:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 80052dc:	20002eb0 	.word	0x20002eb0

080052e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80052e0:	e7fe      	b.n	80052e0 <ADC_IRQHandler>
	...

080052e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80052e8:	4b0e      	ldr	r3, [pc, #56]	; (8005324 <HAL_Init+0x40>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a0d      	ldr	r2, [pc, #52]	; (8005324 <HAL_Init+0x40>)
 80052ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80052f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80052f4:	4b0b      	ldr	r3, [pc, #44]	; (8005324 <HAL_Init+0x40>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a0a      	ldr	r2, [pc, #40]	; (8005324 <HAL_Init+0x40>)
 80052fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80052fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005300:	4b08      	ldr	r3, [pc, #32]	; (8005324 <HAL_Init+0x40>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a07      	ldr	r2, [pc, #28]	; (8005324 <HAL_Init+0x40>)
 8005306:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800530a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800530c:	2003      	movs	r0, #3
 800530e:	f000 fd71 	bl	8005df4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005312:	200f      	movs	r0, #15
 8005314:	f000 f808 	bl	8005328 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005318:	f7ff f86e 	bl	80043f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800531c:	2300      	movs	r3, #0
}
 800531e:	4618      	mov	r0, r3
 8005320:	bd80      	pop	{r7, pc}
 8005322:	bf00      	nop
 8005324:	40023c00 	.word	0x40023c00

08005328 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b082      	sub	sp, #8
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005330:	4b12      	ldr	r3, [pc, #72]	; (800537c <HAL_InitTick+0x54>)
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	4b12      	ldr	r3, [pc, #72]	; (8005380 <HAL_InitTick+0x58>)
 8005336:	781b      	ldrb	r3, [r3, #0]
 8005338:	4619      	mov	r1, r3
 800533a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800533e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005342:	fbb2 f3f3 	udiv	r3, r2, r3
 8005346:	4618      	mov	r0, r3
 8005348:	f000 fd89 	bl	8005e5e <HAL_SYSTICK_Config>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d001      	beq.n	8005356 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e00e      	b.n	8005374 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2b0f      	cmp	r3, #15
 800535a:	d80a      	bhi.n	8005372 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800535c:	2200      	movs	r2, #0
 800535e:	6879      	ldr	r1, [r7, #4]
 8005360:	f04f 30ff 	mov.w	r0, #4294967295
 8005364:	f000 fd51 	bl	8005e0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005368:	4a06      	ldr	r2, [pc, #24]	; (8005384 <HAL_InitTick+0x5c>)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800536e:	2300      	movs	r3, #0
 8005370:	e000      	b.n	8005374 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
}
 8005374:	4618      	mov	r0, r3
 8005376:	3708      	adds	r7, #8
 8005378:	46bd      	mov	sp, r7
 800537a:	bd80      	pop	{r7, pc}
 800537c:	2000001c 	.word	0x2000001c
 8005380:	20000024 	.word	0x20000024
 8005384:	20000020 	.word	0x20000020

08005388 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005388:	b480      	push	{r7}
 800538a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800538c:	4b06      	ldr	r3, [pc, #24]	; (80053a8 <HAL_IncTick+0x20>)
 800538e:	781b      	ldrb	r3, [r3, #0]
 8005390:	461a      	mov	r2, r3
 8005392:	4b06      	ldr	r3, [pc, #24]	; (80053ac <HAL_IncTick+0x24>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4413      	add	r3, r2
 8005398:	4a04      	ldr	r2, [pc, #16]	; (80053ac <HAL_IncTick+0x24>)
 800539a:	6013      	str	r3, [r2, #0]
}
 800539c:	bf00      	nop
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr
 80053a6:	bf00      	nop
 80053a8:	20000024 	.word	0x20000024
 80053ac:	20002c60 	.word	0x20002c60

080053b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80053b0:	b480      	push	{r7}
 80053b2:	af00      	add	r7, sp, #0
  return uwTick;
 80053b4:	4b03      	ldr	r3, [pc, #12]	; (80053c4 <HAL_GetTick+0x14>)
 80053b6:	681b      	ldr	r3, [r3, #0]
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	20002c60 	.word	0x20002c60

080053c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80053d0:	f7ff ffee 	bl	80053b0 <HAL_GetTick>
 80053d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e0:	d005      	beq.n	80053ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80053e2:	4b0a      	ldr	r3, [pc, #40]	; (800540c <HAL_Delay+0x44>)
 80053e4:	781b      	ldrb	r3, [r3, #0]
 80053e6:	461a      	mov	r2, r3
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	4413      	add	r3, r2
 80053ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80053ee:	bf00      	nop
 80053f0:	f7ff ffde 	bl	80053b0 <HAL_GetTick>
 80053f4:	4602      	mov	r2, r0
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	68fa      	ldr	r2, [r7, #12]
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d8f7      	bhi.n	80053f0 <HAL_Delay+0x28>
  {
  }
}
 8005400:	bf00      	nop
 8005402:	bf00      	nop
 8005404:	3710      	adds	r7, #16
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	20000024 	.word	0x20000024

08005410 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b084      	sub	sp, #16
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005418:	2300      	movs	r3, #0
 800541a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d101      	bne.n	8005426 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e033      	b.n	800548e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542a:	2b00      	cmp	r3, #0
 800542c:	d109      	bne.n	8005442 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f7ff f810 	bl	8004454 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005446:	f003 0310 	and.w	r3, r3, #16
 800544a:	2b00      	cmp	r3, #0
 800544c:	d118      	bne.n	8005480 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005452:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005456:	f023 0302 	bic.w	r3, r3, #2
 800545a:	f043 0202 	orr.w	r2, r3, #2
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 fa78 	bl	8005958 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2200      	movs	r2, #0
 800546c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005472:	f023 0303 	bic.w	r3, r3, #3
 8005476:	f043 0201 	orr.w	r2, r3, #1
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	641a      	str	r2, [r3, #64]	; 0x40
 800547e:	e001      	b.n	8005484 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800548c:	7bfb      	ldrb	r3, [r7, #15]
}
 800548e:	4618      	mov	r0, r3
 8005490:	3710      	adds	r7, #16
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
	...

08005498 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b086      	sub	sp, #24
 800549c:	af00      	add	r7, sp, #0
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	60b9      	str	r1, [r7, #8]
 80054a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80054a4:	2300      	movs	r3, #0
 80054a6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d101      	bne.n	80054b6 <HAL_ADC_Start_DMA+0x1e>
 80054b2:	2302      	movs	r3, #2
 80054b4:	e0e9      	b.n	800568a <HAL_ADC_Start_DMA+0x1f2>
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2201      	movs	r2, #1
 80054ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f003 0301 	and.w	r3, r3, #1
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d018      	beq.n	80054fe <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	689a      	ldr	r2, [r3, #8]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f042 0201 	orr.w	r2, r2, #1
 80054da:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80054dc:	4b6d      	ldr	r3, [pc, #436]	; (8005694 <HAL_ADC_Start_DMA+0x1fc>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a6d      	ldr	r2, [pc, #436]	; (8005698 <HAL_ADC_Start_DMA+0x200>)
 80054e2:	fba2 2303 	umull	r2, r3, r2, r3
 80054e6:	0c9a      	lsrs	r2, r3, #18
 80054e8:	4613      	mov	r3, r2
 80054ea:	005b      	lsls	r3, r3, #1
 80054ec:	4413      	add	r3, r2
 80054ee:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80054f0:	e002      	b.n	80054f8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	3b01      	subs	r3, #1
 80054f6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d1f9      	bne.n	80054f2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005508:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800550c:	d107      	bne.n	800551e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	689a      	ldr	r2, [r3, #8]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800551c:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	f003 0301 	and.w	r3, r3, #1
 8005528:	2b01      	cmp	r3, #1
 800552a:	f040 80a1 	bne.w	8005670 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005532:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005536:	f023 0301 	bic.w	r3, r3, #1
 800553a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800554c:	2b00      	cmp	r3, #0
 800554e:	d007      	beq.n	8005560 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005554:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005558:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005564:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005568:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800556c:	d106      	bne.n	800557c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005572:	f023 0206 	bic.w	r2, r3, #6
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	645a      	str	r2, [r3, #68]	; 0x44
 800557a:	e002      	b.n	8005582 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800558a:	4b44      	ldr	r3, [pc, #272]	; (800569c <HAL_ADC_Start_DMA+0x204>)
 800558c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005592:	4a43      	ldr	r2, [pc, #268]	; (80056a0 <HAL_ADC_Start_DMA+0x208>)
 8005594:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800559a:	4a42      	ldr	r2, [pc, #264]	; (80056a4 <HAL_ADC_Start_DMA+0x20c>)
 800559c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055a2:	4a41      	ldr	r2, [pc, #260]	; (80056a8 <HAL_ADC_Start_DMA+0x210>)
 80055a4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80055ae:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	685a      	ldr	r2, [r3, #4]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80055be:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	689a      	ldr	r2, [r3, #8]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055ce:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	334c      	adds	r3, #76	; 0x4c
 80055da:	4619      	mov	r1, r3
 80055dc:	68ba      	ldr	r2, [r7, #8]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f000 fcf8 	bl	8005fd4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	f003 031f 	and.w	r3, r3, #31
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d12a      	bne.n	8005646 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a2d      	ldr	r2, [pc, #180]	; (80056ac <HAL_ADC_Start_DMA+0x214>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d015      	beq.n	8005626 <HAL_ADC_Start_DMA+0x18e>
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a2c      	ldr	r2, [pc, #176]	; (80056b0 <HAL_ADC_Start_DMA+0x218>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d105      	bne.n	8005610 <HAL_ADC_Start_DMA+0x178>
 8005604:	4b25      	ldr	r3, [pc, #148]	; (800569c <HAL_ADC_Start_DMA+0x204>)
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	f003 031f 	and.w	r3, r3, #31
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00a      	beq.n	8005626 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a27      	ldr	r2, [pc, #156]	; (80056b4 <HAL_ADC_Start_DMA+0x21c>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d136      	bne.n	8005688 <HAL_ADC_Start_DMA+0x1f0>
 800561a:	4b20      	ldr	r3, [pc, #128]	; (800569c <HAL_ADC_Start_DMA+0x204>)
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	f003 0310 	and.w	r3, r3, #16
 8005622:	2b00      	cmp	r3, #0
 8005624:	d130      	bne.n	8005688 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005630:	2b00      	cmp	r3, #0
 8005632:	d129      	bne.n	8005688 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	689a      	ldr	r2, [r3, #8]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005642:	609a      	str	r2, [r3, #8]
 8005644:	e020      	b.n	8005688 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a18      	ldr	r2, [pc, #96]	; (80056ac <HAL_ADC_Start_DMA+0x214>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d11b      	bne.n	8005688 <HAL_ADC_Start_DMA+0x1f0>
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800565a:	2b00      	cmp	r3, #0
 800565c:	d114      	bne.n	8005688 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	689a      	ldr	r2, [r3, #8]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800566c:	609a      	str	r2, [r3, #8]
 800566e:	e00b      	b.n	8005688 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005674:	f043 0210 	orr.w	r2, r3, #16
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005680:	f043 0201 	orr.w	r2, r3, #1
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8005688:	2300      	movs	r3, #0
}
 800568a:	4618      	mov	r0, r3
 800568c:	3718      	adds	r7, #24
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
 8005692:	bf00      	nop
 8005694:	2000001c 	.word	0x2000001c
 8005698:	431bde83 	.word	0x431bde83
 800569c:	40012300 	.word	0x40012300
 80056a0:	08005b51 	.word	0x08005b51
 80056a4:	08005c0b 	.word	0x08005c0b
 80056a8:	08005c27 	.word	0x08005c27
 80056ac:	40012000 	.word	0x40012000
 80056b0:	40012100 	.word	0x40012100
 80056b4:	40012200 	.word	0x40012200

080056b8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b083      	sub	sp, #12
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80056c0:	bf00      	nop
 80056c2:	370c      	adds	r7, #12
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr

080056cc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b083      	sub	sp, #12
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80056d4:	bf00      	nop
 80056d6:	370c      	adds	r7, #12
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b083      	sub	sp, #12
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80056e8:	bf00      	nop
 80056ea:	370c      	adds	r7, #12
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr

080056f4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b085      	sub	sp, #20
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
 80056fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80056fe:	2300      	movs	r3, #0
 8005700:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005708:	2b01      	cmp	r3, #1
 800570a:	d101      	bne.n	8005710 <HAL_ADC_ConfigChannel+0x1c>
 800570c:	2302      	movs	r3, #2
 800570e:	e113      	b.n	8005938 <HAL_ADC_ConfigChannel+0x244>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	2b09      	cmp	r3, #9
 800571e:	d925      	bls.n	800576c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68d9      	ldr	r1, [r3, #12]
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	b29b      	uxth	r3, r3
 800572c:	461a      	mov	r2, r3
 800572e:	4613      	mov	r3, r2
 8005730:	005b      	lsls	r3, r3, #1
 8005732:	4413      	add	r3, r2
 8005734:	3b1e      	subs	r3, #30
 8005736:	2207      	movs	r2, #7
 8005738:	fa02 f303 	lsl.w	r3, r2, r3
 800573c:	43da      	mvns	r2, r3
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	400a      	ands	r2, r1
 8005744:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	68d9      	ldr	r1, [r3, #12]
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	689a      	ldr	r2, [r3, #8]
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	b29b      	uxth	r3, r3
 8005756:	4618      	mov	r0, r3
 8005758:	4603      	mov	r3, r0
 800575a:	005b      	lsls	r3, r3, #1
 800575c:	4403      	add	r3, r0
 800575e:	3b1e      	subs	r3, #30
 8005760:	409a      	lsls	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	430a      	orrs	r2, r1
 8005768:	60da      	str	r2, [r3, #12]
 800576a:	e022      	b.n	80057b2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	6919      	ldr	r1, [r3, #16]
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	b29b      	uxth	r3, r3
 8005778:	461a      	mov	r2, r3
 800577a:	4613      	mov	r3, r2
 800577c:	005b      	lsls	r3, r3, #1
 800577e:	4413      	add	r3, r2
 8005780:	2207      	movs	r2, #7
 8005782:	fa02 f303 	lsl.w	r3, r2, r3
 8005786:	43da      	mvns	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	400a      	ands	r2, r1
 800578e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	6919      	ldr	r1, [r3, #16]
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	689a      	ldr	r2, [r3, #8]
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	b29b      	uxth	r3, r3
 80057a0:	4618      	mov	r0, r3
 80057a2:	4603      	mov	r3, r0
 80057a4:	005b      	lsls	r3, r3, #1
 80057a6:	4403      	add	r3, r0
 80057a8:	409a      	lsls	r2, r3
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	430a      	orrs	r2, r1
 80057b0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	2b06      	cmp	r3, #6
 80057b8:	d824      	bhi.n	8005804 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	685a      	ldr	r2, [r3, #4]
 80057c4:	4613      	mov	r3, r2
 80057c6:	009b      	lsls	r3, r3, #2
 80057c8:	4413      	add	r3, r2
 80057ca:	3b05      	subs	r3, #5
 80057cc:	221f      	movs	r2, #31
 80057ce:	fa02 f303 	lsl.w	r3, r2, r3
 80057d2:	43da      	mvns	r2, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	400a      	ands	r2, r1
 80057da:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	4618      	mov	r0, r3
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	685a      	ldr	r2, [r3, #4]
 80057ee:	4613      	mov	r3, r2
 80057f0:	009b      	lsls	r3, r3, #2
 80057f2:	4413      	add	r3, r2
 80057f4:	3b05      	subs	r3, #5
 80057f6:	fa00 f203 	lsl.w	r2, r0, r3
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	430a      	orrs	r2, r1
 8005800:	635a      	str	r2, [r3, #52]	; 0x34
 8005802:	e04c      	b.n	800589e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	2b0c      	cmp	r3, #12
 800580a:	d824      	bhi.n	8005856 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	685a      	ldr	r2, [r3, #4]
 8005816:	4613      	mov	r3, r2
 8005818:	009b      	lsls	r3, r3, #2
 800581a:	4413      	add	r3, r2
 800581c:	3b23      	subs	r3, #35	; 0x23
 800581e:	221f      	movs	r2, #31
 8005820:	fa02 f303 	lsl.w	r3, r2, r3
 8005824:	43da      	mvns	r2, r3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	400a      	ands	r2, r1
 800582c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	b29b      	uxth	r3, r3
 800583a:	4618      	mov	r0, r3
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	685a      	ldr	r2, [r3, #4]
 8005840:	4613      	mov	r3, r2
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	4413      	add	r3, r2
 8005846:	3b23      	subs	r3, #35	; 0x23
 8005848:	fa00 f203 	lsl.w	r2, r0, r3
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	430a      	orrs	r2, r1
 8005852:	631a      	str	r2, [r3, #48]	; 0x30
 8005854:	e023      	b.n	800589e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	685a      	ldr	r2, [r3, #4]
 8005860:	4613      	mov	r3, r2
 8005862:	009b      	lsls	r3, r3, #2
 8005864:	4413      	add	r3, r2
 8005866:	3b41      	subs	r3, #65	; 0x41
 8005868:	221f      	movs	r2, #31
 800586a:	fa02 f303 	lsl.w	r3, r2, r3
 800586e:	43da      	mvns	r2, r3
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	400a      	ands	r2, r1
 8005876:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	b29b      	uxth	r3, r3
 8005884:	4618      	mov	r0, r3
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	685a      	ldr	r2, [r3, #4]
 800588a:	4613      	mov	r3, r2
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	4413      	add	r3, r2
 8005890:	3b41      	subs	r3, #65	; 0x41
 8005892:	fa00 f203 	lsl.w	r2, r0, r3
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	430a      	orrs	r2, r1
 800589c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800589e:	4b29      	ldr	r3, [pc, #164]	; (8005944 <HAL_ADC_ConfigChannel+0x250>)
 80058a0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a28      	ldr	r2, [pc, #160]	; (8005948 <HAL_ADC_ConfigChannel+0x254>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d10f      	bne.n	80058cc <HAL_ADC_ConfigChannel+0x1d8>
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	2b12      	cmp	r3, #18
 80058b2:	d10b      	bne.n	80058cc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a1d      	ldr	r2, [pc, #116]	; (8005948 <HAL_ADC_ConfigChannel+0x254>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d12b      	bne.n	800592e <HAL_ADC_ConfigChannel+0x23a>
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a1c      	ldr	r2, [pc, #112]	; (800594c <HAL_ADC_ConfigChannel+0x258>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d003      	beq.n	80058e8 <HAL_ADC_ConfigChannel+0x1f4>
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2b11      	cmp	r3, #17
 80058e6:	d122      	bne.n	800592e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a11      	ldr	r2, [pc, #68]	; (800594c <HAL_ADC_ConfigChannel+0x258>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d111      	bne.n	800592e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800590a:	4b11      	ldr	r3, [pc, #68]	; (8005950 <HAL_ADC_ConfigChannel+0x25c>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a11      	ldr	r2, [pc, #68]	; (8005954 <HAL_ADC_ConfigChannel+0x260>)
 8005910:	fba2 2303 	umull	r2, r3, r2, r3
 8005914:	0c9a      	lsrs	r2, r3, #18
 8005916:	4613      	mov	r3, r2
 8005918:	009b      	lsls	r3, r3, #2
 800591a:	4413      	add	r3, r2
 800591c:	005b      	lsls	r3, r3, #1
 800591e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005920:	e002      	b.n	8005928 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	3b01      	subs	r3, #1
 8005926:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d1f9      	bne.n	8005922 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005936:	2300      	movs	r3, #0
}
 8005938:	4618      	mov	r0, r3
 800593a:	3714      	adds	r7, #20
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr
 8005944:	40012300 	.word	0x40012300
 8005948:	40012000 	.word	0x40012000
 800594c:	10000012 	.word	0x10000012
 8005950:	2000001c 	.word	0x2000001c
 8005954:	431bde83 	.word	0x431bde83

08005958 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005958:	b480      	push	{r7}
 800595a:	b085      	sub	sp, #20
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005960:	4b79      	ldr	r3, [pc, #484]	; (8005b48 <ADC_Init+0x1f0>)
 8005962:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	685a      	ldr	r2, [r3, #4]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	431a      	orrs	r2, r3
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	685a      	ldr	r2, [r3, #4]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800598c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	6859      	ldr	r1, [r3, #4]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	021a      	lsls	r2, r3, #8
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	430a      	orrs	r2, r1
 80059a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	685a      	ldr	r2, [r3, #4]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80059b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	6859      	ldr	r1, [r3, #4]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	689a      	ldr	r2, [r3, #8]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	430a      	orrs	r2, r1
 80059c2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689a      	ldr	r2, [r3, #8]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	6899      	ldr	r1, [r3, #8]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	68da      	ldr	r2, [r3, #12]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	430a      	orrs	r2, r1
 80059e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ea:	4a58      	ldr	r2, [pc, #352]	; (8005b4c <ADC_Init+0x1f4>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d022      	beq.n	8005a36 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	689a      	ldr	r2, [r3, #8]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80059fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	6899      	ldr	r1, [r3, #8]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	430a      	orrs	r2, r1
 8005a10:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	689a      	ldr	r2, [r3, #8]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005a20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	6899      	ldr	r1, [r3, #8]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	430a      	orrs	r2, r1
 8005a32:	609a      	str	r2, [r3, #8]
 8005a34:	e00f      	b.n	8005a56 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	689a      	ldr	r2, [r3, #8]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005a44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	689a      	ldr	r2, [r3, #8]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005a54:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	689a      	ldr	r2, [r3, #8]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f022 0202 	bic.w	r2, r2, #2
 8005a64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	6899      	ldr	r1, [r3, #8]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	7e1b      	ldrb	r3, [r3, #24]
 8005a70:	005a      	lsls	r2, r3, #1
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	430a      	orrs	r2, r1
 8005a78:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d01b      	beq.n	8005abc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	685a      	ldr	r2, [r3, #4]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a92:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	685a      	ldr	r2, [r3, #4]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005aa2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	6859      	ldr	r1, [r3, #4]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aae:	3b01      	subs	r3, #1
 8005ab0:	035a      	lsls	r2, r3, #13
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	430a      	orrs	r2, r1
 8005ab8:	605a      	str	r2, [r3, #4]
 8005aba:	e007      	b.n	8005acc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	685a      	ldr	r2, [r3, #4]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005aca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005ada:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	69db      	ldr	r3, [r3, #28]
 8005ae6:	3b01      	subs	r3, #1
 8005ae8:	051a      	lsls	r2, r3, #20
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	430a      	orrs	r2, r1
 8005af0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	689a      	ldr	r2, [r3, #8]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005b00:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6899      	ldr	r1, [r3, #8]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005b0e:	025a      	lsls	r2, r3, #9
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	430a      	orrs	r2, r1
 8005b16:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	689a      	ldr	r2, [r3, #8]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	6899      	ldr	r1, [r3, #8]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	029a      	lsls	r2, r3, #10
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	430a      	orrs	r2, r1
 8005b3a:	609a      	str	r2, [r3, #8]
}
 8005b3c:	bf00      	nop
 8005b3e:	3714      	adds	r7, #20
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr
 8005b48:	40012300 	.word	0x40012300
 8005b4c:	0f000001 	.word	0x0f000001

08005b50 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b5c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b62:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d13c      	bne.n	8005be4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b6e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d12b      	bne.n	8005bdc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d127      	bne.n	8005bdc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b92:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d006      	beq.n	8005ba8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d119      	bne.n	8005bdc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	685a      	ldr	r2, [r3, #4]
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f022 0220 	bic.w	r2, r2, #32
 8005bb6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bbc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d105      	bne.n	8005bdc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd4:	f043 0201 	orr.w	r2, r3, #1
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005bdc:	68f8      	ldr	r0, [r7, #12]
 8005bde:	f7ff fd6b 	bl	80056b8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005be2:	e00e      	b.n	8005c02 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be8:	f003 0310 	and.w	r3, r3, #16
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d003      	beq.n	8005bf8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005bf0:	68f8      	ldr	r0, [r7, #12]
 8005bf2:	f7ff fd75 	bl	80056e0 <HAL_ADC_ErrorCallback>
}
 8005bf6:	e004      	b.n	8005c02 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	4798      	blx	r3
}
 8005c02:	bf00      	nop
 8005c04:	3710      	adds	r7, #16
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}

08005c0a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005c0a:	b580      	push	{r7, lr}
 8005c0c:	b084      	sub	sp, #16
 8005c0e:	af00      	add	r7, sp, #0
 8005c10:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c16:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005c18:	68f8      	ldr	r0, [r7, #12]
 8005c1a:	f7ff fd57 	bl	80056cc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005c1e:	bf00      	nop
 8005c20:	3710      	adds	r7, #16
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}

08005c26 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8005c26:	b580      	push	{r7, lr}
 8005c28:	b084      	sub	sp, #16
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c32:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2240      	movs	r2, #64	; 0x40
 8005c38:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c3e:	f043 0204 	orr.w	r2, r3, #4
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005c46:	68f8      	ldr	r0, [r7, #12]
 8005c48:	f7ff fd4a 	bl	80056e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005c4c:	bf00      	nop
 8005c4e:	3710      	adds	r7, #16
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}

08005c54 <__NVIC_SetPriorityGrouping>:
{
 8005c54:	b480      	push	{r7}
 8005c56:	b085      	sub	sp, #20
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f003 0307 	and.w	r3, r3, #7
 8005c62:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c64:	4b0c      	ldr	r3, [pc, #48]	; (8005c98 <__NVIC_SetPriorityGrouping+0x44>)
 8005c66:	68db      	ldr	r3, [r3, #12]
 8005c68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c6a:	68ba      	ldr	r2, [r7, #8]
 8005c6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005c70:	4013      	ands	r3, r2
 8005c72:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005c7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005c80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005c86:	4a04      	ldr	r2, [pc, #16]	; (8005c98 <__NVIC_SetPriorityGrouping+0x44>)
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	60d3      	str	r3, [r2, #12]
}
 8005c8c:	bf00      	nop
 8005c8e:	3714      	adds	r7, #20
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr
 8005c98:	e000ed00 	.word	0xe000ed00

08005c9c <__NVIC_GetPriorityGrouping>:
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005ca0:	4b04      	ldr	r3, [pc, #16]	; (8005cb4 <__NVIC_GetPriorityGrouping+0x18>)
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	0a1b      	lsrs	r3, r3, #8
 8005ca6:	f003 0307 	and.w	r3, r3, #7
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr
 8005cb4:	e000ed00 	.word	0xe000ed00

08005cb8 <__NVIC_EnableIRQ>:
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b083      	sub	sp, #12
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	db0b      	blt.n	8005ce2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005cca:	79fb      	ldrb	r3, [r7, #7]
 8005ccc:	f003 021f 	and.w	r2, r3, #31
 8005cd0:	4907      	ldr	r1, [pc, #28]	; (8005cf0 <__NVIC_EnableIRQ+0x38>)
 8005cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cd6:	095b      	lsrs	r3, r3, #5
 8005cd8:	2001      	movs	r0, #1
 8005cda:	fa00 f202 	lsl.w	r2, r0, r2
 8005cde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005ce2:	bf00      	nop
 8005ce4:	370c      	adds	r7, #12
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop
 8005cf0:	e000e100 	.word	0xe000e100

08005cf4 <__NVIC_SetPriority>:
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b083      	sub	sp, #12
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	6039      	str	r1, [r7, #0]
 8005cfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	db0a      	blt.n	8005d1e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	b2da      	uxtb	r2, r3
 8005d0c:	490c      	ldr	r1, [pc, #48]	; (8005d40 <__NVIC_SetPriority+0x4c>)
 8005d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d12:	0112      	lsls	r2, r2, #4
 8005d14:	b2d2      	uxtb	r2, r2
 8005d16:	440b      	add	r3, r1
 8005d18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005d1c:	e00a      	b.n	8005d34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	b2da      	uxtb	r2, r3
 8005d22:	4908      	ldr	r1, [pc, #32]	; (8005d44 <__NVIC_SetPriority+0x50>)
 8005d24:	79fb      	ldrb	r3, [r7, #7]
 8005d26:	f003 030f 	and.w	r3, r3, #15
 8005d2a:	3b04      	subs	r3, #4
 8005d2c:	0112      	lsls	r2, r2, #4
 8005d2e:	b2d2      	uxtb	r2, r2
 8005d30:	440b      	add	r3, r1
 8005d32:	761a      	strb	r2, [r3, #24]
}
 8005d34:	bf00      	nop
 8005d36:	370c      	adds	r7, #12
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr
 8005d40:	e000e100 	.word	0xe000e100
 8005d44:	e000ed00 	.word	0xe000ed00

08005d48 <NVIC_EncodePriority>:
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b089      	sub	sp, #36	; 0x24
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	60b9      	str	r1, [r7, #8]
 8005d52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f003 0307 	and.w	r3, r3, #7
 8005d5a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d5c:	69fb      	ldr	r3, [r7, #28]
 8005d5e:	f1c3 0307 	rsb	r3, r3, #7
 8005d62:	2b04      	cmp	r3, #4
 8005d64:	bf28      	it	cs
 8005d66:	2304      	movcs	r3, #4
 8005d68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d6a:	69fb      	ldr	r3, [r7, #28]
 8005d6c:	3304      	adds	r3, #4
 8005d6e:	2b06      	cmp	r3, #6
 8005d70:	d902      	bls.n	8005d78 <NVIC_EncodePriority+0x30>
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	3b03      	subs	r3, #3
 8005d76:	e000      	b.n	8005d7a <NVIC_EncodePriority+0x32>
 8005d78:	2300      	movs	r3, #0
 8005d7a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8005d80:	69bb      	ldr	r3, [r7, #24]
 8005d82:	fa02 f303 	lsl.w	r3, r2, r3
 8005d86:	43da      	mvns	r2, r3
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	401a      	ands	r2, r3
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005d90:	f04f 31ff 	mov.w	r1, #4294967295
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	fa01 f303 	lsl.w	r3, r1, r3
 8005d9a:	43d9      	mvns	r1, r3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005da0:	4313      	orrs	r3, r2
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3724      	adds	r7, #36	; 0x24
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
	...

08005db0 <SysTick_Config>:
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b082      	sub	sp, #8
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005dc0:	d301      	bcc.n	8005dc6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e00f      	b.n	8005de6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005dc6:	4a0a      	ldr	r2, [pc, #40]	; (8005df0 <SysTick_Config+0x40>)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	3b01      	subs	r3, #1
 8005dcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005dce:	210f      	movs	r1, #15
 8005dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8005dd4:	f7ff ff8e 	bl	8005cf4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005dd8:	4b05      	ldr	r3, [pc, #20]	; (8005df0 <SysTick_Config+0x40>)
 8005dda:	2200      	movs	r2, #0
 8005ddc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005dde:	4b04      	ldr	r3, [pc, #16]	; (8005df0 <SysTick_Config+0x40>)
 8005de0:	2207      	movs	r2, #7
 8005de2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8005de4:	2300      	movs	r3, #0
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3708      	adds	r7, #8
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	e000e010 	.word	0xe000e010

08005df4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b082      	sub	sp, #8
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f7ff ff29 	bl	8005c54 <__NVIC_SetPriorityGrouping>
}
 8005e02:	bf00      	nop
 8005e04:	3708      	adds	r7, #8
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}

08005e0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005e0a:	b580      	push	{r7, lr}
 8005e0c:	b086      	sub	sp, #24
 8005e0e:	af00      	add	r7, sp, #0
 8005e10:	4603      	mov	r3, r0
 8005e12:	60b9      	str	r1, [r7, #8]
 8005e14:	607a      	str	r2, [r7, #4]
 8005e16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e1c:	f7ff ff3e 	bl	8005c9c <__NVIC_GetPriorityGrouping>
 8005e20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	68b9      	ldr	r1, [r7, #8]
 8005e26:	6978      	ldr	r0, [r7, #20]
 8005e28:	f7ff ff8e 	bl	8005d48 <NVIC_EncodePriority>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e32:	4611      	mov	r1, r2
 8005e34:	4618      	mov	r0, r3
 8005e36:	f7ff ff5d 	bl	8005cf4 <__NVIC_SetPriority>
}
 8005e3a:	bf00      	nop
 8005e3c:	3718      	adds	r7, #24
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}

08005e42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e42:	b580      	push	{r7, lr}
 8005e44:	b082      	sub	sp, #8
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	4603      	mov	r3, r0
 8005e4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e50:	4618      	mov	r0, r3
 8005e52:	f7ff ff31 	bl	8005cb8 <__NVIC_EnableIRQ>
}
 8005e56:	bf00      	nop
 8005e58:	3708      	adds	r7, #8
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}

08005e5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005e5e:	b580      	push	{r7, lr}
 8005e60:	b082      	sub	sp, #8
 8005e62:	af00      	add	r7, sp, #0
 8005e64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f7ff ffa2 	bl	8005db0 <SysTick_Config>
 8005e6c:	4603      	mov	r3, r0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3708      	adds	r7, #8
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}
	...

08005e78 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b086      	sub	sp, #24
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005e80:	2300      	movs	r3, #0
 8005e82:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005e84:	f7ff fa94 	bl	80053b0 <HAL_GetTick>
 8005e88:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d101      	bne.n	8005e94 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e099      	b.n	8005fc8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2202      	movs	r2, #2
 8005e98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f022 0201 	bic.w	r2, r2, #1
 8005eb2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005eb4:	e00f      	b.n	8005ed6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005eb6:	f7ff fa7b 	bl	80053b0 <HAL_GetTick>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	2b05      	cmp	r3, #5
 8005ec2:	d908      	bls.n	8005ed6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2220      	movs	r2, #32
 8005ec8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2203      	movs	r2, #3
 8005ece:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005ed2:	2303      	movs	r3, #3
 8005ed4:	e078      	b.n	8005fc8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0301 	and.w	r3, r3, #1
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d1e8      	bne.n	8005eb6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005eec:	697a      	ldr	r2, [r7, #20]
 8005eee:	4b38      	ldr	r3, [pc, #224]	; (8005fd0 <HAL_DMA_Init+0x158>)
 8005ef0:	4013      	ands	r3, r2
 8005ef2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	685a      	ldr	r2, [r3, #4]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f02:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	691b      	ldr	r3, [r3, #16]
 8005f08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	699b      	ldr	r3, [r3, #24]
 8005f14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a1b      	ldr	r3, [r3, #32]
 8005f20:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f22:	697a      	ldr	r2, [r7, #20]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f2c:	2b04      	cmp	r3, #4
 8005f2e:	d107      	bne.n	8005f40 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	697a      	ldr	r2, [r7, #20]
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	697a      	ldr	r2, [r7, #20]
 8005f46:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	695b      	ldr	r3, [r3, #20]
 8005f4e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	f023 0307 	bic.w	r3, r3, #7
 8005f56:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f5c:	697a      	ldr	r2, [r7, #20]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f66:	2b04      	cmp	r3, #4
 8005f68:	d117      	bne.n	8005f9a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f6e:	697a      	ldr	r2, [r7, #20]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d00e      	beq.n	8005f9a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f000 fb01 	bl	8006584 <DMA_CheckFifoParam>
 8005f82:	4603      	mov	r3, r0
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d008      	beq.n	8005f9a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2240      	movs	r2, #64	; 0x40
 8005f8c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2201      	movs	r2, #1
 8005f92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005f96:	2301      	movs	r3, #1
 8005f98:	e016      	b.n	8005fc8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	697a      	ldr	r2, [r7, #20]
 8005fa0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f000 fab8 	bl	8006518 <DMA_CalcBaseAndBitshift>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fb0:	223f      	movs	r2, #63	; 0x3f
 8005fb2:	409a      	lsls	r2, r3
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005fc6:	2300      	movs	r3, #0
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3718      	adds	r7, #24
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}
 8005fd0:	f010803f 	.word	0xf010803f

08005fd4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b086      	sub	sp, #24
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	607a      	str	r2, [r7, #4]
 8005fe0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d101      	bne.n	8005ffa <HAL_DMA_Start_IT+0x26>
 8005ff6:	2302      	movs	r3, #2
 8005ff8:	e040      	b.n	800607c <HAL_DMA_Start_IT+0xa8>
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006008:	b2db      	uxtb	r3, r3
 800600a:	2b01      	cmp	r3, #1
 800600c:	d12f      	bne.n	800606e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2202      	movs	r2, #2
 8006012:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2200      	movs	r2, #0
 800601a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	68b9      	ldr	r1, [r7, #8]
 8006022:	68f8      	ldr	r0, [r7, #12]
 8006024:	f000 fa4a 	bl	80064bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800602c:	223f      	movs	r2, #63	; 0x3f
 800602e:	409a      	lsls	r2, r3
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f042 0216 	orr.w	r2, r2, #22
 8006042:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006048:	2b00      	cmp	r3, #0
 800604a:	d007      	beq.n	800605c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f042 0208 	orr.w	r2, r2, #8
 800605a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f042 0201 	orr.w	r2, r2, #1
 800606a:	601a      	str	r2, [r3, #0]
 800606c:	e005      	b.n	800607a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2200      	movs	r2, #0
 8006072:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006076:	2302      	movs	r3, #2
 8006078:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800607a:	7dfb      	ldrb	r3, [r7, #23]
}
 800607c:	4618      	mov	r0, r3
 800607e:	3718      	adds	r7, #24
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}

08006084 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006090:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006092:	f7ff f98d 	bl	80053b0 <HAL_GetTick>
 8006096:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	2b02      	cmp	r3, #2
 80060a2:	d008      	beq.n	80060b6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2280      	movs	r2, #128	; 0x80
 80060a8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2200      	movs	r2, #0
 80060ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	e052      	b.n	800615c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f022 0216 	bic.w	r2, r2, #22
 80060c4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	695a      	ldr	r2, [r3, #20]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80060d4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d103      	bne.n	80060e6 <HAL_DMA_Abort+0x62>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d007      	beq.n	80060f6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f022 0208 	bic.w	r2, r2, #8
 80060f4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f022 0201 	bic.w	r2, r2, #1
 8006104:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006106:	e013      	b.n	8006130 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006108:	f7ff f952 	bl	80053b0 <HAL_GetTick>
 800610c:	4602      	mov	r2, r0
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	1ad3      	subs	r3, r2, r3
 8006112:	2b05      	cmp	r3, #5
 8006114:	d90c      	bls.n	8006130 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2220      	movs	r2, #32
 800611a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2203      	movs	r2, #3
 8006120:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800612c:	2303      	movs	r3, #3
 800612e:	e015      	b.n	800615c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 0301 	and.w	r3, r3, #1
 800613a:	2b00      	cmp	r3, #0
 800613c:	d1e4      	bne.n	8006108 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006142:	223f      	movs	r2, #63	; 0x3f
 8006144:	409a      	lsls	r2, r3
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2201      	movs	r2, #1
 800614e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800615a:	2300      	movs	r3, #0
}
 800615c:	4618      	mov	r0, r3
 800615e:	3710      	adds	r7, #16
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}

08006164 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006172:	b2db      	uxtb	r3, r3
 8006174:	2b02      	cmp	r3, #2
 8006176:	d004      	beq.n	8006182 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2280      	movs	r2, #128	; 0x80
 800617c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e00c      	b.n	800619c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2205      	movs	r2, #5
 8006186:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f022 0201 	bic.w	r2, r2, #1
 8006198:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800619a:	2300      	movs	r3, #0
}
 800619c:	4618      	mov	r0, r3
 800619e:	370c      	adds	r7, #12
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr

080061a8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b086      	sub	sp, #24
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80061b0:	2300      	movs	r3, #0
 80061b2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80061b4:	4b8e      	ldr	r3, [pc, #568]	; (80063f0 <HAL_DMA_IRQHandler+0x248>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a8e      	ldr	r2, [pc, #568]	; (80063f4 <HAL_DMA_IRQHandler+0x24c>)
 80061ba:	fba2 2303 	umull	r2, r3, r2, r3
 80061be:	0a9b      	lsrs	r3, r3, #10
 80061c0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061c6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061d2:	2208      	movs	r2, #8
 80061d4:	409a      	lsls	r2, r3
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	4013      	ands	r3, r2
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d01a      	beq.n	8006214 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0304 	and.w	r3, r3, #4
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d013      	beq.n	8006214 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f022 0204 	bic.w	r2, r2, #4
 80061fa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006200:	2208      	movs	r2, #8
 8006202:	409a      	lsls	r2, r3
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800620c:	f043 0201 	orr.w	r2, r3, #1
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006218:	2201      	movs	r2, #1
 800621a:	409a      	lsls	r2, r3
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	4013      	ands	r3, r2
 8006220:	2b00      	cmp	r3, #0
 8006222:	d012      	beq.n	800624a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	695b      	ldr	r3, [r3, #20]
 800622a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800622e:	2b00      	cmp	r3, #0
 8006230:	d00b      	beq.n	800624a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006236:	2201      	movs	r2, #1
 8006238:	409a      	lsls	r2, r3
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006242:	f043 0202 	orr.w	r2, r3, #2
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800624e:	2204      	movs	r2, #4
 8006250:	409a      	lsls	r2, r3
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	4013      	ands	r3, r2
 8006256:	2b00      	cmp	r3, #0
 8006258:	d012      	beq.n	8006280 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f003 0302 	and.w	r3, r3, #2
 8006264:	2b00      	cmp	r3, #0
 8006266:	d00b      	beq.n	8006280 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800626c:	2204      	movs	r2, #4
 800626e:	409a      	lsls	r2, r3
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006278:	f043 0204 	orr.w	r2, r3, #4
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006284:	2210      	movs	r2, #16
 8006286:	409a      	lsls	r2, r3
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	4013      	ands	r3, r2
 800628c:	2b00      	cmp	r3, #0
 800628e:	d043      	beq.n	8006318 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 0308 	and.w	r3, r3, #8
 800629a:	2b00      	cmp	r3, #0
 800629c:	d03c      	beq.n	8006318 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062a2:	2210      	movs	r2, #16
 80062a4:	409a      	lsls	r2, r3
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d018      	beq.n	80062ea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d108      	bne.n	80062d8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d024      	beq.n	8006318 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	4798      	blx	r3
 80062d6:	e01f      	b.n	8006318 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d01b      	beq.n	8006318 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	4798      	blx	r3
 80062e8:	e016      	b.n	8006318 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d107      	bne.n	8006308 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f022 0208 	bic.w	r2, r2, #8
 8006306:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800630c:	2b00      	cmp	r3, #0
 800630e:	d003      	beq.n	8006318 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800631c:	2220      	movs	r2, #32
 800631e:	409a      	lsls	r2, r3
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	4013      	ands	r3, r2
 8006324:	2b00      	cmp	r3, #0
 8006326:	f000 808f 	beq.w	8006448 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f003 0310 	and.w	r3, r3, #16
 8006334:	2b00      	cmp	r3, #0
 8006336:	f000 8087 	beq.w	8006448 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800633e:	2220      	movs	r2, #32
 8006340:	409a      	lsls	r2, r3
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800634c:	b2db      	uxtb	r3, r3
 800634e:	2b05      	cmp	r3, #5
 8006350:	d136      	bne.n	80063c0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f022 0216 	bic.w	r2, r2, #22
 8006360:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	695a      	ldr	r2, [r3, #20]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006370:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006376:	2b00      	cmp	r3, #0
 8006378:	d103      	bne.n	8006382 <HAL_DMA_IRQHandler+0x1da>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800637e:	2b00      	cmp	r3, #0
 8006380:	d007      	beq.n	8006392 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f022 0208 	bic.w	r2, r2, #8
 8006390:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006396:	223f      	movs	r2, #63	; 0x3f
 8006398:	409a      	lsls	r2, r3
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d07e      	beq.n	80064b4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	4798      	blx	r3
        }
        return;
 80063be:	e079      	b.n	80064b4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d01d      	beq.n	800640a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d10d      	bne.n	80063f8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d031      	beq.n	8006448 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	4798      	blx	r3
 80063ec:	e02c      	b.n	8006448 <HAL_DMA_IRQHandler+0x2a0>
 80063ee:	bf00      	nop
 80063f0:	2000001c 	.word	0x2000001c
 80063f4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d023      	beq.n	8006448 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	4798      	blx	r3
 8006408:	e01e      	b.n	8006448 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006414:	2b00      	cmp	r3, #0
 8006416:	d10f      	bne.n	8006438 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f022 0210 	bic.w	r2, r2, #16
 8006426:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800643c:	2b00      	cmp	r3, #0
 800643e:	d003      	beq.n	8006448 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800644c:	2b00      	cmp	r3, #0
 800644e:	d032      	beq.n	80064b6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006454:	f003 0301 	and.w	r3, r3, #1
 8006458:	2b00      	cmp	r3, #0
 800645a:	d022      	beq.n	80064a2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2205      	movs	r2, #5
 8006460:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f022 0201 	bic.w	r2, r2, #1
 8006472:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	3301      	adds	r3, #1
 8006478:	60bb      	str	r3, [r7, #8]
 800647a:	697a      	ldr	r2, [r7, #20]
 800647c:	429a      	cmp	r2, r3
 800647e:	d307      	bcc.n	8006490 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f003 0301 	and.w	r3, r3, #1
 800648a:	2b00      	cmp	r3, #0
 800648c:	d1f2      	bne.n	8006474 <HAL_DMA_IRQHandler+0x2cc>
 800648e:	e000      	b.n	8006492 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006490:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2201      	movs	r2, #1
 8006496:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d005      	beq.n	80064b6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	4798      	blx	r3
 80064b2:	e000      	b.n	80064b6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80064b4:	bf00      	nop
    }
  }
}
 80064b6:	3718      	adds	r7, #24
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}

080064bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80064bc:	b480      	push	{r7}
 80064be:	b085      	sub	sp, #20
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	60f8      	str	r0, [r7, #12]
 80064c4:	60b9      	str	r1, [r7, #8]
 80064c6:	607a      	str	r2, [r7, #4]
 80064c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80064d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	683a      	ldr	r2, [r7, #0]
 80064e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	2b40      	cmp	r3, #64	; 0x40
 80064e8:	d108      	bne.n	80064fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	68ba      	ldr	r2, [r7, #8]
 80064f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80064fa:	e007      	b.n	800650c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	68ba      	ldr	r2, [r7, #8]
 8006502:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	687a      	ldr	r2, [r7, #4]
 800650a:	60da      	str	r2, [r3, #12]
}
 800650c:	bf00      	nop
 800650e:	3714      	adds	r7, #20
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr

08006518 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006518:	b480      	push	{r7}
 800651a:	b085      	sub	sp, #20
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	b2db      	uxtb	r3, r3
 8006526:	3b10      	subs	r3, #16
 8006528:	4a14      	ldr	r2, [pc, #80]	; (800657c <DMA_CalcBaseAndBitshift+0x64>)
 800652a:	fba2 2303 	umull	r2, r3, r2, r3
 800652e:	091b      	lsrs	r3, r3, #4
 8006530:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006532:	4a13      	ldr	r2, [pc, #76]	; (8006580 <DMA_CalcBaseAndBitshift+0x68>)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	4413      	add	r3, r2
 8006538:	781b      	ldrb	r3, [r3, #0]
 800653a:	461a      	mov	r2, r3
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2b03      	cmp	r3, #3
 8006544:	d909      	bls.n	800655a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800654e:	f023 0303 	bic.w	r3, r3, #3
 8006552:	1d1a      	adds	r2, r3, #4
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	659a      	str	r2, [r3, #88]	; 0x58
 8006558:	e007      	b.n	800656a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006562:	f023 0303 	bic.w	r3, r3, #3
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800656e:	4618      	mov	r0, r3
 8006570:	3714      	adds	r7, #20
 8006572:	46bd      	mov	sp, r7
 8006574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006578:	4770      	bx	lr
 800657a:	bf00      	nop
 800657c:	aaaaaaab 	.word	0xaaaaaaab
 8006580:	08011738 	.word	0x08011738

08006584 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006584:	b480      	push	{r7}
 8006586:	b085      	sub	sp, #20
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800658c:	2300      	movs	r3, #0
 800658e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006594:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	699b      	ldr	r3, [r3, #24]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d11f      	bne.n	80065de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	2b03      	cmp	r3, #3
 80065a2:	d856      	bhi.n	8006652 <DMA_CheckFifoParam+0xce>
 80065a4:	a201      	add	r2, pc, #4	; (adr r2, 80065ac <DMA_CheckFifoParam+0x28>)
 80065a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065aa:	bf00      	nop
 80065ac:	080065bd 	.word	0x080065bd
 80065b0:	080065cf 	.word	0x080065cf
 80065b4:	080065bd 	.word	0x080065bd
 80065b8:	08006653 	.word	0x08006653
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d046      	beq.n	8006656 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065cc:	e043      	b.n	8006656 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80065d6:	d140      	bne.n	800665a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80065d8:	2301      	movs	r3, #1
 80065da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065dc:	e03d      	b.n	800665a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	699b      	ldr	r3, [r3, #24]
 80065e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065e6:	d121      	bne.n	800662c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	2b03      	cmp	r3, #3
 80065ec:	d837      	bhi.n	800665e <DMA_CheckFifoParam+0xda>
 80065ee:	a201      	add	r2, pc, #4	; (adr r2, 80065f4 <DMA_CheckFifoParam+0x70>)
 80065f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065f4:	08006605 	.word	0x08006605
 80065f8:	0800660b 	.word	0x0800660b
 80065fc:	08006605 	.word	0x08006605
 8006600:	0800661d 	.word	0x0800661d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006604:	2301      	movs	r3, #1
 8006606:	73fb      	strb	r3, [r7, #15]
      break;
 8006608:	e030      	b.n	800666c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800660e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006612:	2b00      	cmp	r3, #0
 8006614:	d025      	beq.n	8006662 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800661a:	e022      	b.n	8006662 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006620:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006624:	d11f      	bne.n	8006666 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800662a:	e01c      	b.n	8006666 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	2b02      	cmp	r3, #2
 8006630:	d903      	bls.n	800663a <DMA_CheckFifoParam+0xb6>
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	2b03      	cmp	r3, #3
 8006636:	d003      	beq.n	8006640 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006638:	e018      	b.n	800666c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	73fb      	strb	r3, [r7, #15]
      break;
 800663e:	e015      	b.n	800666c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006644:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006648:	2b00      	cmp	r3, #0
 800664a:	d00e      	beq.n	800666a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	73fb      	strb	r3, [r7, #15]
      break;
 8006650:	e00b      	b.n	800666a <DMA_CheckFifoParam+0xe6>
      break;
 8006652:	bf00      	nop
 8006654:	e00a      	b.n	800666c <DMA_CheckFifoParam+0xe8>
      break;
 8006656:	bf00      	nop
 8006658:	e008      	b.n	800666c <DMA_CheckFifoParam+0xe8>
      break;
 800665a:	bf00      	nop
 800665c:	e006      	b.n	800666c <DMA_CheckFifoParam+0xe8>
      break;
 800665e:	bf00      	nop
 8006660:	e004      	b.n	800666c <DMA_CheckFifoParam+0xe8>
      break;
 8006662:	bf00      	nop
 8006664:	e002      	b.n	800666c <DMA_CheckFifoParam+0xe8>
      break;   
 8006666:	bf00      	nop
 8006668:	e000      	b.n	800666c <DMA_CheckFifoParam+0xe8>
      break;
 800666a:	bf00      	nop
    }
  } 
  
  return status; 
 800666c:	7bfb      	ldrb	r3, [r7, #15]
}
 800666e:	4618      	mov	r0, r3
 8006670:	3714      	adds	r7, #20
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr
 800667a:	bf00      	nop

0800667c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800667c:	b480      	push	{r7}
 800667e:	b089      	sub	sp, #36	; 0x24
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006686:	2300      	movs	r3, #0
 8006688:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800668a:	2300      	movs	r3, #0
 800668c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800668e:	2300      	movs	r3, #0
 8006690:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006692:	2300      	movs	r3, #0
 8006694:	61fb      	str	r3, [r7, #28]
 8006696:	e165      	b.n	8006964 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006698:	2201      	movs	r2, #1
 800669a:	69fb      	ldr	r3, [r7, #28]
 800669c:	fa02 f303 	lsl.w	r3, r2, r3
 80066a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	697a      	ldr	r2, [r7, #20]
 80066a8:	4013      	ands	r3, r2
 80066aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80066ac:	693a      	ldr	r2, [r7, #16]
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	f040 8154 	bne.w	800695e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	f003 0303 	and.w	r3, r3, #3
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d005      	beq.n	80066ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80066ca:	2b02      	cmp	r3, #2
 80066cc:	d130      	bne.n	8006730 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80066d4:	69fb      	ldr	r3, [r7, #28]
 80066d6:	005b      	lsls	r3, r3, #1
 80066d8:	2203      	movs	r2, #3
 80066da:	fa02 f303 	lsl.w	r3, r2, r3
 80066de:	43db      	mvns	r3, r3
 80066e0:	69ba      	ldr	r2, [r7, #24]
 80066e2:	4013      	ands	r3, r2
 80066e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	68da      	ldr	r2, [r3, #12]
 80066ea:	69fb      	ldr	r3, [r7, #28]
 80066ec:	005b      	lsls	r3, r3, #1
 80066ee:	fa02 f303 	lsl.w	r3, r2, r3
 80066f2:	69ba      	ldr	r2, [r7, #24]
 80066f4:	4313      	orrs	r3, r2
 80066f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	69ba      	ldr	r2, [r7, #24]
 80066fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006704:	2201      	movs	r2, #1
 8006706:	69fb      	ldr	r3, [r7, #28]
 8006708:	fa02 f303 	lsl.w	r3, r2, r3
 800670c:	43db      	mvns	r3, r3
 800670e:	69ba      	ldr	r2, [r7, #24]
 8006710:	4013      	ands	r3, r2
 8006712:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	091b      	lsrs	r3, r3, #4
 800671a:	f003 0201 	and.w	r2, r3, #1
 800671e:	69fb      	ldr	r3, [r7, #28]
 8006720:	fa02 f303 	lsl.w	r3, r2, r3
 8006724:	69ba      	ldr	r2, [r7, #24]
 8006726:	4313      	orrs	r3, r2
 8006728:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	69ba      	ldr	r2, [r7, #24]
 800672e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	f003 0303 	and.w	r3, r3, #3
 8006738:	2b03      	cmp	r3, #3
 800673a:	d017      	beq.n	800676c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006742:	69fb      	ldr	r3, [r7, #28]
 8006744:	005b      	lsls	r3, r3, #1
 8006746:	2203      	movs	r2, #3
 8006748:	fa02 f303 	lsl.w	r3, r2, r3
 800674c:	43db      	mvns	r3, r3
 800674e:	69ba      	ldr	r2, [r7, #24]
 8006750:	4013      	ands	r3, r2
 8006752:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	689a      	ldr	r2, [r3, #8]
 8006758:	69fb      	ldr	r3, [r7, #28]
 800675a:	005b      	lsls	r3, r3, #1
 800675c:	fa02 f303 	lsl.w	r3, r2, r3
 8006760:	69ba      	ldr	r2, [r7, #24]
 8006762:	4313      	orrs	r3, r2
 8006764:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	69ba      	ldr	r2, [r7, #24]
 800676a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	f003 0303 	and.w	r3, r3, #3
 8006774:	2b02      	cmp	r3, #2
 8006776:	d123      	bne.n	80067c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006778:	69fb      	ldr	r3, [r7, #28]
 800677a:	08da      	lsrs	r2, r3, #3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	3208      	adds	r2, #8
 8006780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006784:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006786:	69fb      	ldr	r3, [r7, #28]
 8006788:	f003 0307 	and.w	r3, r3, #7
 800678c:	009b      	lsls	r3, r3, #2
 800678e:	220f      	movs	r2, #15
 8006790:	fa02 f303 	lsl.w	r3, r2, r3
 8006794:	43db      	mvns	r3, r3
 8006796:	69ba      	ldr	r2, [r7, #24]
 8006798:	4013      	ands	r3, r2
 800679a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	691a      	ldr	r2, [r3, #16]
 80067a0:	69fb      	ldr	r3, [r7, #28]
 80067a2:	f003 0307 	and.w	r3, r3, #7
 80067a6:	009b      	lsls	r3, r3, #2
 80067a8:	fa02 f303 	lsl.w	r3, r2, r3
 80067ac:	69ba      	ldr	r2, [r7, #24]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80067b2:	69fb      	ldr	r3, [r7, #28]
 80067b4:	08da      	lsrs	r2, r3, #3
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	3208      	adds	r2, #8
 80067ba:	69b9      	ldr	r1, [r7, #24]
 80067bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	005b      	lsls	r3, r3, #1
 80067ca:	2203      	movs	r2, #3
 80067cc:	fa02 f303 	lsl.w	r3, r2, r3
 80067d0:	43db      	mvns	r3, r3
 80067d2:	69ba      	ldr	r2, [r7, #24]
 80067d4:	4013      	ands	r3, r2
 80067d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	f003 0203 	and.w	r2, r3, #3
 80067e0:	69fb      	ldr	r3, [r7, #28]
 80067e2:	005b      	lsls	r3, r3, #1
 80067e4:	fa02 f303 	lsl.w	r3, r2, r3
 80067e8:	69ba      	ldr	r2, [r7, #24]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	69ba      	ldr	r2, [r7, #24]
 80067f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	f000 80ae 	beq.w	800695e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006802:	2300      	movs	r3, #0
 8006804:	60fb      	str	r3, [r7, #12]
 8006806:	4b5d      	ldr	r3, [pc, #372]	; (800697c <HAL_GPIO_Init+0x300>)
 8006808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800680a:	4a5c      	ldr	r2, [pc, #368]	; (800697c <HAL_GPIO_Init+0x300>)
 800680c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006810:	6453      	str	r3, [r2, #68]	; 0x44
 8006812:	4b5a      	ldr	r3, [pc, #360]	; (800697c <HAL_GPIO_Init+0x300>)
 8006814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006816:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800681a:	60fb      	str	r3, [r7, #12]
 800681c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800681e:	4a58      	ldr	r2, [pc, #352]	; (8006980 <HAL_GPIO_Init+0x304>)
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	089b      	lsrs	r3, r3, #2
 8006824:	3302      	adds	r3, #2
 8006826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800682a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800682c:	69fb      	ldr	r3, [r7, #28]
 800682e:	f003 0303 	and.w	r3, r3, #3
 8006832:	009b      	lsls	r3, r3, #2
 8006834:	220f      	movs	r2, #15
 8006836:	fa02 f303 	lsl.w	r3, r2, r3
 800683a:	43db      	mvns	r3, r3
 800683c:	69ba      	ldr	r2, [r7, #24]
 800683e:	4013      	ands	r3, r2
 8006840:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a4f      	ldr	r2, [pc, #316]	; (8006984 <HAL_GPIO_Init+0x308>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d025      	beq.n	8006896 <HAL_GPIO_Init+0x21a>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a4e      	ldr	r2, [pc, #312]	; (8006988 <HAL_GPIO_Init+0x30c>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d01f      	beq.n	8006892 <HAL_GPIO_Init+0x216>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a4d      	ldr	r2, [pc, #308]	; (800698c <HAL_GPIO_Init+0x310>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d019      	beq.n	800688e <HAL_GPIO_Init+0x212>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a4c      	ldr	r2, [pc, #304]	; (8006990 <HAL_GPIO_Init+0x314>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d013      	beq.n	800688a <HAL_GPIO_Init+0x20e>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4a4b      	ldr	r2, [pc, #300]	; (8006994 <HAL_GPIO_Init+0x318>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d00d      	beq.n	8006886 <HAL_GPIO_Init+0x20a>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	4a4a      	ldr	r2, [pc, #296]	; (8006998 <HAL_GPIO_Init+0x31c>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d007      	beq.n	8006882 <HAL_GPIO_Init+0x206>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	4a49      	ldr	r2, [pc, #292]	; (800699c <HAL_GPIO_Init+0x320>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d101      	bne.n	800687e <HAL_GPIO_Init+0x202>
 800687a:	2306      	movs	r3, #6
 800687c:	e00c      	b.n	8006898 <HAL_GPIO_Init+0x21c>
 800687e:	2307      	movs	r3, #7
 8006880:	e00a      	b.n	8006898 <HAL_GPIO_Init+0x21c>
 8006882:	2305      	movs	r3, #5
 8006884:	e008      	b.n	8006898 <HAL_GPIO_Init+0x21c>
 8006886:	2304      	movs	r3, #4
 8006888:	e006      	b.n	8006898 <HAL_GPIO_Init+0x21c>
 800688a:	2303      	movs	r3, #3
 800688c:	e004      	b.n	8006898 <HAL_GPIO_Init+0x21c>
 800688e:	2302      	movs	r3, #2
 8006890:	e002      	b.n	8006898 <HAL_GPIO_Init+0x21c>
 8006892:	2301      	movs	r3, #1
 8006894:	e000      	b.n	8006898 <HAL_GPIO_Init+0x21c>
 8006896:	2300      	movs	r3, #0
 8006898:	69fa      	ldr	r2, [r7, #28]
 800689a:	f002 0203 	and.w	r2, r2, #3
 800689e:	0092      	lsls	r2, r2, #2
 80068a0:	4093      	lsls	r3, r2
 80068a2:	69ba      	ldr	r2, [r7, #24]
 80068a4:	4313      	orrs	r3, r2
 80068a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80068a8:	4935      	ldr	r1, [pc, #212]	; (8006980 <HAL_GPIO_Init+0x304>)
 80068aa:	69fb      	ldr	r3, [r7, #28]
 80068ac:	089b      	lsrs	r3, r3, #2
 80068ae:	3302      	adds	r3, #2
 80068b0:	69ba      	ldr	r2, [r7, #24]
 80068b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80068b6:	4b3a      	ldr	r3, [pc, #232]	; (80069a0 <HAL_GPIO_Init+0x324>)
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	43db      	mvns	r3, r3
 80068c0:	69ba      	ldr	r2, [r7, #24]
 80068c2:	4013      	ands	r3, r2
 80068c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d003      	beq.n	80068da <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80068d2:	69ba      	ldr	r2, [r7, #24]
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80068da:	4a31      	ldr	r2, [pc, #196]	; (80069a0 <HAL_GPIO_Init+0x324>)
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80068e0:	4b2f      	ldr	r3, [pc, #188]	; (80069a0 <HAL_GPIO_Init+0x324>)
 80068e2:	68db      	ldr	r3, [r3, #12]
 80068e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	43db      	mvns	r3, r3
 80068ea:	69ba      	ldr	r2, [r7, #24]
 80068ec:	4013      	ands	r3, r2
 80068ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d003      	beq.n	8006904 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80068fc:	69ba      	ldr	r2, [r7, #24]
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	4313      	orrs	r3, r2
 8006902:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006904:	4a26      	ldr	r2, [pc, #152]	; (80069a0 <HAL_GPIO_Init+0x324>)
 8006906:	69bb      	ldr	r3, [r7, #24]
 8006908:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800690a:	4b25      	ldr	r3, [pc, #148]	; (80069a0 <HAL_GPIO_Init+0x324>)
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	43db      	mvns	r3, r3
 8006914:	69ba      	ldr	r2, [r7, #24]
 8006916:	4013      	ands	r3, r2
 8006918:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006922:	2b00      	cmp	r3, #0
 8006924:	d003      	beq.n	800692e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8006926:	69ba      	ldr	r2, [r7, #24]
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	4313      	orrs	r3, r2
 800692c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800692e:	4a1c      	ldr	r2, [pc, #112]	; (80069a0 <HAL_GPIO_Init+0x324>)
 8006930:	69bb      	ldr	r3, [r7, #24]
 8006932:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006934:	4b1a      	ldr	r3, [pc, #104]	; (80069a0 <HAL_GPIO_Init+0x324>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	43db      	mvns	r3, r3
 800693e:	69ba      	ldr	r2, [r7, #24]
 8006940:	4013      	ands	r3, r2
 8006942:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800694c:	2b00      	cmp	r3, #0
 800694e:	d003      	beq.n	8006958 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006950:	69ba      	ldr	r2, [r7, #24]
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	4313      	orrs	r3, r2
 8006956:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006958:	4a11      	ldr	r2, [pc, #68]	; (80069a0 <HAL_GPIO_Init+0x324>)
 800695a:	69bb      	ldr	r3, [r7, #24]
 800695c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800695e:	69fb      	ldr	r3, [r7, #28]
 8006960:	3301      	adds	r3, #1
 8006962:	61fb      	str	r3, [r7, #28]
 8006964:	69fb      	ldr	r3, [r7, #28]
 8006966:	2b0f      	cmp	r3, #15
 8006968:	f67f ae96 	bls.w	8006698 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800696c:	bf00      	nop
 800696e:	bf00      	nop
 8006970:	3724      	adds	r7, #36	; 0x24
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	40023800 	.word	0x40023800
 8006980:	40013800 	.word	0x40013800
 8006984:	40020000 	.word	0x40020000
 8006988:	40020400 	.word	0x40020400
 800698c:	40020800 	.word	0x40020800
 8006990:	40020c00 	.word	0x40020c00
 8006994:	40021000 	.word	0x40021000
 8006998:	40021400 	.word	0x40021400
 800699c:	40021800 	.word	0x40021800
 80069a0:	40013c00 	.word	0x40013c00

080069a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b085      	sub	sp, #20
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	460b      	mov	r3, r1
 80069ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	691a      	ldr	r2, [r3, #16]
 80069b4:	887b      	ldrh	r3, [r7, #2]
 80069b6:	4013      	ands	r3, r2
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d002      	beq.n	80069c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80069bc:	2301      	movs	r3, #1
 80069be:	73fb      	strb	r3, [r7, #15]
 80069c0:	e001      	b.n	80069c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80069c2:	2300      	movs	r3, #0
 80069c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80069c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3714      	adds	r7, #20
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr

080069d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b083      	sub	sp, #12
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	460b      	mov	r3, r1
 80069de:	807b      	strh	r3, [r7, #2]
 80069e0:	4613      	mov	r3, r2
 80069e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80069e4:	787b      	ldrb	r3, [r7, #1]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d003      	beq.n	80069f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80069ea:	887a      	ldrh	r2, [r7, #2]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80069f0:	e003      	b.n	80069fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80069f2:	887b      	ldrh	r3, [r7, #2]
 80069f4:	041a      	lsls	r2, r3, #16
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	619a      	str	r2, [r3, #24]
}
 80069fa:	bf00      	nop
 80069fc:	370c      	adds	r7, #12
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr
	...

08006a08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d101      	bne.n	8006a1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a16:	2301      	movs	r3, #1
 8006a18:	e12b      	b.n	8006c72 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a20:	b2db      	uxtb	r3, r3
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d106      	bne.n	8006a34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f7fd fda4 	bl	800457c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2224      	movs	r2, #36	; 0x24
 8006a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f022 0201 	bic.w	r2, r2, #1
 8006a4a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a6a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006a6c:	f001 f8ce 	bl	8007c0c <HAL_RCC_GetPCLK1Freq>
 8006a70:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	4a81      	ldr	r2, [pc, #516]	; (8006c7c <HAL_I2C_Init+0x274>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d807      	bhi.n	8006a8c <HAL_I2C_Init+0x84>
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	4a80      	ldr	r2, [pc, #512]	; (8006c80 <HAL_I2C_Init+0x278>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	bf94      	ite	ls
 8006a84:	2301      	movls	r3, #1
 8006a86:	2300      	movhi	r3, #0
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	e006      	b.n	8006a9a <HAL_I2C_Init+0x92>
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	4a7d      	ldr	r2, [pc, #500]	; (8006c84 <HAL_I2C_Init+0x27c>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	bf94      	ite	ls
 8006a94:	2301      	movls	r3, #1
 8006a96:	2300      	movhi	r3, #0
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d001      	beq.n	8006aa2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e0e7      	b.n	8006c72 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	4a78      	ldr	r2, [pc, #480]	; (8006c88 <HAL_I2C_Init+0x280>)
 8006aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8006aaa:	0c9b      	lsrs	r3, r3, #18
 8006aac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	68ba      	ldr	r2, [r7, #8]
 8006abe:	430a      	orrs	r2, r1
 8006ac0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	6a1b      	ldr	r3, [r3, #32]
 8006ac8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	4a6a      	ldr	r2, [pc, #424]	; (8006c7c <HAL_I2C_Init+0x274>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d802      	bhi.n	8006adc <HAL_I2C_Init+0xd4>
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	3301      	adds	r3, #1
 8006ada:	e009      	b.n	8006af0 <HAL_I2C_Init+0xe8>
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006ae2:	fb02 f303 	mul.w	r3, r2, r3
 8006ae6:	4a69      	ldr	r2, [pc, #420]	; (8006c8c <HAL_I2C_Init+0x284>)
 8006ae8:	fba2 2303 	umull	r2, r3, r2, r3
 8006aec:	099b      	lsrs	r3, r3, #6
 8006aee:	3301      	adds	r3, #1
 8006af0:	687a      	ldr	r2, [r7, #4]
 8006af2:	6812      	ldr	r2, [r2, #0]
 8006af4:	430b      	orrs	r3, r1
 8006af6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	69db      	ldr	r3, [r3, #28]
 8006afe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006b02:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	495c      	ldr	r1, [pc, #368]	; (8006c7c <HAL_I2C_Init+0x274>)
 8006b0c:	428b      	cmp	r3, r1
 8006b0e:	d819      	bhi.n	8006b44 <HAL_I2C_Init+0x13c>
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	1e59      	subs	r1, r3, #1
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	005b      	lsls	r3, r3, #1
 8006b1a:	fbb1 f3f3 	udiv	r3, r1, r3
 8006b1e:	1c59      	adds	r1, r3, #1
 8006b20:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006b24:	400b      	ands	r3, r1
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d00a      	beq.n	8006b40 <HAL_I2C_Init+0x138>
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	1e59      	subs	r1, r3, #1
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	005b      	lsls	r3, r3, #1
 8006b34:	fbb1 f3f3 	udiv	r3, r1, r3
 8006b38:	3301      	adds	r3, #1
 8006b3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b3e:	e051      	b.n	8006be4 <HAL_I2C_Init+0x1dc>
 8006b40:	2304      	movs	r3, #4
 8006b42:	e04f      	b.n	8006be4 <HAL_I2C_Init+0x1dc>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d111      	bne.n	8006b70 <HAL_I2C_Init+0x168>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	1e58      	subs	r0, r3, #1
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6859      	ldr	r1, [r3, #4]
 8006b54:	460b      	mov	r3, r1
 8006b56:	005b      	lsls	r3, r3, #1
 8006b58:	440b      	add	r3, r1
 8006b5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006b5e:	3301      	adds	r3, #1
 8006b60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	bf0c      	ite	eq
 8006b68:	2301      	moveq	r3, #1
 8006b6a:	2300      	movne	r3, #0
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	e012      	b.n	8006b96 <HAL_I2C_Init+0x18e>
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	1e58      	subs	r0, r3, #1
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6859      	ldr	r1, [r3, #4]
 8006b78:	460b      	mov	r3, r1
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	440b      	add	r3, r1
 8006b7e:	0099      	lsls	r1, r3, #2
 8006b80:	440b      	add	r3, r1
 8006b82:	fbb0 f3f3 	udiv	r3, r0, r3
 8006b86:	3301      	adds	r3, #1
 8006b88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	bf0c      	ite	eq
 8006b90:	2301      	moveq	r3, #1
 8006b92:	2300      	movne	r3, #0
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d001      	beq.n	8006b9e <HAL_I2C_Init+0x196>
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e022      	b.n	8006be4 <HAL_I2C_Init+0x1dc>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d10e      	bne.n	8006bc4 <HAL_I2C_Init+0x1bc>
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	1e58      	subs	r0, r3, #1
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6859      	ldr	r1, [r3, #4]
 8006bae:	460b      	mov	r3, r1
 8006bb0:	005b      	lsls	r3, r3, #1
 8006bb2:	440b      	add	r3, r1
 8006bb4:	fbb0 f3f3 	udiv	r3, r0, r3
 8006bb8:	3301      	adds	r3, #1
 8006bba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bbe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bc2:	e00f      	b.n	8006be4 <HAL_I2C_Init+0x1dc>
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	1e58      	subs	r0, r3, #1
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6859      	ldr	r1, [r3, #4]
 8006bcc:	460b      	mov	r3, r1
 8006bce:	009b      	lsls	r3, r3, #2
 8006bd0:	440b      	add	r3, r1
 8006bd2:	0099      	lsls	r1, r3, #2
 8006bd4:	440b      	add	r3, r1
 8006bd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8006bda:	3301      	adds	r3, #1
 8006bdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006be0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006be4:	6879      	ldr	r1, [r7, #4]
 8006be6:	6809      	ldr	r1, [r1, #0]
 8006be8:	4313      	orrs	r3, r2
 8006bea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	69da      	ldr	r2, [r3, #28]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a1b      	ldr	r3, [r3, #32]
 8006bfe:	431a      	orrs	r2, r3
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	430a      	orrs	r2, r1
 8006c06:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006c12:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	6911      	ldr	r1, [r2, #16]
 8006c1a:	687a      	ldr	r2, [r7, #4]
 8006c1c:	68d2      	ldr	r2, [r2, #12]
 8006c1e:	4311      	orrs	r1, r2
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	6812      	ldr	r2, [r2, #0]
 8006c24:	430b      	orrs	r3, r1
 8006c26:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	68db      	ldr	r3, [r3, #12]
 8006c2e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	695a      	ldr	r2, [r3, #20]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	699b      	ldr	r3, [r3, #24]
 8006c3a:	431a      	orrs	r2, r3
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	430a      	orrs	r2, r1
 8006c42:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681a      	ldr	r2, [r3, #0]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f042 0201 	orr.w	r2, r2, #1
 8006c52:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2200      	movs	r2, #0
 8006c58:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2220      	movs	r2, #32
 8006c5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006c70:	2300      	movs	r3, #0
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3710      	adds	r7, #16
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
 8006c7a:	bf00      	nop
 8006c7c:	000186a0 	.word	0x000186a0
 8006c80:	001e847f 	.word	0x001e847f
 8006c84:	003d08ff 	.word	0x003d08ff
 8006c88:	431bde83 	.word	0x431bde83
 8006c8c:	10624dd3 	.word	0x10624dd3

08006c90 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b088      	sub	sp, #32
 8006c94:	af02      	add	r7, sp, #8
 8006c96:	60f8      	str	r0, [r7, #12]
 8006c98:	4608      	mov	r0, r1
 8006c9a:	4611      	mov	r1, r2
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	817b      	strh	r3, [r7, #10]
 8006ca2:	460b      	mov	r3, r1
 8006ca4:	813b      	strh	r3, [r7, #8]
 8006ca6:	4613      	mov	r3, r2
 8006ca8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006caa:	f7fe fb81 	bl	80053b0 <HAL_GetTick>
 8006cae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cb6:	b2db      	uxtb	r3, r3
 8006cb8:	2b20      	cmp	r3, #32
 8006cba:	f040 80d9 	bne.w	8006e70 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	9300      	str	r3, [sp, #0]
 8006cc2:	2319      	movs	r3, #25
 8006cc4:	2201      	movs	r2, #1
 8006cc6:	496d      	ldr	r1, [pc, #436]	; (8006e7c <HAL_I2C_Mem_Write+0x1ec>)
 8006cc8:	68f8      	ldr	r0, [r7, #12]
 8006cca:	f000 fc7f 	bl	80075cc <I2C_WaitOnFlagUntilTimeout>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d001      	beq.n	8006cd8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006cd4:	2302      	movs	r3, #2
 8006cd6:	e0cc      	b.n	8006e72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d101      	bne.n	8006ce6 <HAL_I2C_Mem_Write+0x56>
 8006ce2:	2302      	movs	r3, #2
 8006ce4:	e0c5      	b.n	8006e72 <HAL_I2C_Mem_Write+0x1e2>
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2201      	movs	r2, #1
 8006cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 0301 	and.w	r3, r3, #1
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d007      	beq.n	8006d0c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f042 0201 	orr.w	r2, r2, #1
 8006d0a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	681a      	ldr	r2, [r3, #0]
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006d1a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	2221      	movs	r2, #33	; 0x21
 8006d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2240      	movs	r2, #64	; 0x40
 8006d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	6a3a      	ldr	r2, [r7, #32]
 8006d36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006d3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d42:	b29a      	uxth	r2, r3
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	4a4d      	ldr	r2, [pc, #308]	; (8006e80 <HAL_I2C_Mem_Write+0x1f0>)
 8006d4c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006d4e:	88f8      	ldrh	r0, [r7, #6]
 8006d50:	893a      	ldrh	r2, [r7, #8]
 8006d52:	8979      	ldrh	r1, [r7, #10]
 8006d54:	697b      	ldr	r3, [r7, #20]
 8006d56:	9301      	str	r3, [sp, #4]
 8006d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d5a:	9300      	str	r3, [sp, #0]
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	68f8      	ldr	r0, [r7, #12]
 8006d60:	f000 fab6 	bl	80072d0 <I2C_RequestMemoryWrite>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d052      	beq.n	8006e10 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e081      	b.n	8006e72 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d6e:	697a      	ldr	r2, [r7, #20]
 8006d70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	f000 fd00 	bl	8007778 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d00d      	beq.n	8006d9a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d82:	2b04      	cmp	r3, #4
 8006d84:	d107      	bne.n	8006d96 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d94:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e06b      	b.n	8006e72 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d9e:	781a      	ldrb	r2, [r3, #0]
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006daa:	1c5a      	adds	r2, r3, #1
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006db4:	3b01      	subs	r3, #1
 8006db6:	b29a      	uxth	r2, r3
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dc0:	b29b      	uxth	r3, r3
 8006dc2:	3b01      	subs	r3, #1
 8006dc4:	b29a      	uxth	r2, r3
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	695b      	ldr	r3, [r3, #20]
 8006dd0:	f003 0304 	and.w	r3, r3, #4
 8006dd4:	2b04      	cmp	r3, #4
 8006dd6:	d11b      	bne.n	8006e10 <HAL_I2C_Mem_Write+0x180>
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d017      	beq.n	8006e10 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de4:	781a      	ldrb	r2, [r3, #0]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df0:	1c5a      	adds	r2, r3, #1
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dfa:	3b01      	subs	r3, #1
 8006dfc:	b29a      	uxth	r2, r3
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e06:	b29b      	uxth	r3, r3
 8006e08:	3b01      	subs	r3, #1
 8006e0a:	b29a      	uxth	r2, r3
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1aa      	bne.n	8006d6e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e18:	697a      	ldr	r2, [r7, #20]
 8006e1a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e1c:	68f8      	ldr	r0, [r7, #12]
 8006e1e:	f000 fcec 	bl	80077fa <I2C_WaitOnBTFFlagUntilTimeout>
 8006e22:	4603      	mov	r3, r0
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d00d      	beq.n	8006e44 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e2c:	2b04      	cmp	r3, #4
 8006e2e:	d107      	bne.n	8006e40 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	681a      	ldr	r2, [r3, #0]
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e3e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006e40:	2301      	movs	r3, #1
 8006e42:	e016      	b.n	8006e72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2220      	movs	r2, #32
 8006e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	e000      	b.n	8006e72 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006e70:	2302      	movs	r3, #2
  }
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3718      	adds	r7, #24
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}
 8006e7a:	bf00      	nop
 8006e7c:	00100002 	.word	0x00100002
 8006e80:	ffff0000 	.word	0xffff0000

08006e84 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b08c      	sub	sp, #48	; 0x30
 8006e88:	af02      	add	r7, sp, #8
 8006e8a:	60f8      	str	r0, [r7, #12]
 8006e8c:	4608      	mov	r0, r1
 8006e8e:	4611      	mov	r1, r2
 8006e90:	461a      	mov	r2, r3
 8006e92:	4603      	mov	r3, r0
 8006e94:	817b      	strh	r3, [r7, #10]
 8006e96:	460b      	mov	r3, r1
 8006e98:	813b      	strh	r3, [r7, #8]
 8006e9a:	4613      	mov	r3, r2
 8006e9c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006e9e:	f7fe fa87 	bl	80053b0 <HAL_GetTick>
 8006ea2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	2b20      	cmp	r3, #32
 8006eae:	f040 8208 	bne.w	80072c2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb4:	9300      	str	r3, [sp, #0]
 8006eb6:	2319      	movs	r3, #25
 8006eb8:	2201      	movs	r2, #1
 8006eba:	497b      	ldr	r1, [pc, #492]	; (80070a8 <HAL_I2C_Mem_Read+0x224>)
 8006ebc:	68f8      	ldr	r0, [r7, #12]
 8006ebe:	f000 fb85 	bl	80075cc <I2C_WaitOnFlagUntilTimeout>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d001      	beq.n	8006ecc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006ec8:	2302      	movs	r3, #2
 8006eca:	e1fb      	b.n	80072c4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ed2:	2b01      	cmp	r3, #1
 8006ed4:	d101      	bne.n	8006eda <HAL_I2C_Mem_Read+0x56>
 8006ed6:	2302      	movs	r3, #2
 8006ed8:	e1f4      	b.n	80072c4 <HAL_I2C_Mem_Read+0x440>
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2201      	movs	r2, #1
 8006ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f003 0301 	and.w	r3, r3, #1
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d007      	beq.n	8006f00 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f042 0201 	orr.w	r2, r2, #1
 8006efe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006f0e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2222      	movs	r2, #34	; 0x22
 8006f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2240      	movs	r2, #64	; 0x40
 8006f1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2200      	movs	r2, #0
 8006f24:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f2a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006f30:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f36:	b29a      	uxth	r2, r3
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	4a5b      	ldr	r2, [pc, #364]	; (80070ac <HAL_I2C_Mem_Read+0x228>)
 8006f40:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006f42:	88f8      	ldrh	r0, [r7, #6]
 8006f44:	893a      	ldrh	r2, [r7, #8]
 8006f46:	8979      	ldrh	r1, [r7, #10]
 8006f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f4a:	9301      	str	r3, [sp, #4]
 8006f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f4e:	9300      	str	r3, [sp, #0]
 8006f50:	4603      	mov	r3, r0
 8006f52:	68f8      	ldr	r0, [r7, #12]
 8006f54:	f000 fa52 	bl	80073fc <I2C_RequestMemoryRead>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d001      	beq.n	8006f62 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	e1b0      	b.n	80072c4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d113      	bne.n	8006f92 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	623b      	str	r3, [r7, #32]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	695b      	ldr	r3, [r3, #20]
 8006f74:	623b      	str	r3, [r7, #32]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	699b      	ldr	r3, [r3, #24]
 8006f7c:	623b      	str	r3, [r7, #32]
 8006f7e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f8e:	601a      	str	r2, [r3, #0]
 8006f90:	e184      	b.n	800729c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d11b      	bne.n	8006fd2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fa8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006faa:	2300      	movs	r3, #0
 8006fac:	61fb      	str	r3, [r7, #28]
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	695b      	ldr	r3, [r3, #20]
 8006fb4:	61fb      	str	r3, [r7, #28]
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	699b      	ldr	r3, [r3, #24]
 8006fbc:	61fb      	str	r3, [r7, #28]
 8006fbe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fce:	601a      	str	r2, [r3, #0]
 8006fd0:	e164      	b.n	800729c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fd6:	2b02      	cmp	r3, #2
 8006fd8:	d11b      	bne.n	8007012 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	681a      	ldr	r2, [r3, #0]
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fe8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ff8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	61bb      	str	r3, [r7, #24]
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	695b      	ldr	r3, [r3, #20]
 8007004:	61bb      	str	r3, [r7, #24]
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	699b      	ldr	r3, [r3, #24]
 800700c:	61bb      	str	r3, [r7, #24]
 800700e:	69bb      	ldr	r3, [r7, #24]
 8007010:	e144      	b.n	800729c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007012:	2300      	movs	r3, #0
 8007014:	617b      	str	r3, [r7, #20]
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	695b      	ldr	r3, [r3, #20]
 800701c:	617b      	str	r3, [r7, #20]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	699b      	ldr	r3, [r3, #24]
 8007024:	617b      	str	r3, [r7, #20]
 8007026:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007028:	e138      	b.n	800729c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800702e:	2b03      	cmp	r3, #3
 8007030:	f200 80f1 	bhi.w	8007216 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007038:	2b01      	cmp	r3, #1
 800703a:	d123      	bne.n	8007084 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800703c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800703e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007040:	68f8      	ldr	r0, [r7, #12]
 8007042:	f000 fc1b 	bl	800787c <I2C_WaitOnRXNEFlagUntilTimeout>
 8007046:	4603      	mov	r3, r0
 8007048:	2b00      	cmp	r3, #0
 800704a:	d001      	beq.n	8007050 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	e139      	b.n	80072c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	691a      	ldr	r2, [r3, #16]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800705a:	b2d2      	uxtb	r2, r2
 800705c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007062:	1c5a      	adds	r2, r3, #1
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800706c:	3b01      	subs	r3, #1
 800706e:	b29a      	uxth	r2, r3
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007078:	b29b      	uxth	r3, r3
 800707a:	3b01      	subs	r3, #1
 800707c:	b29a      	uxth	r2, r3
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007082:	e10b      	b.n	800729c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007088:	2b02      	cmp	r3, #2
 800708a:	d14e      	bne.n	800712a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800708c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708e:	9300      	str	r3, [sp, #0]
 8007090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007092:	2200      	movs	r2, #0
 8007094:	4906      	ldr	r1, [pc, #24]	; (80070b0 <HAL_I2C_Mem_Read+0x22c>)
 8007096:	68f8      	ldr	r0, [r7, #12]
 8007098:	f000 fa98 	bl	80075cc <I2C_WaitOnFlagUntilTimeout>
 800709c:	4603      	mov	r3, r0
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d008      	beq.n	80070b4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e10e      	b.n	80072c4 <HAL_I2C_Mem_Read+0x440>
 80070a6:	bf00      	nop
 80070a8:	00100002 	.word	0x00100002
 80070ac:	ffff0000 	.word	0xffff0000
 80070b0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	691a      	ldr	r2, [r3, #16]
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ce:	b2d2      	uxtb	r2, r2
 80070d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d6:	1c5a      	adds	r2, r3, #1
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070e0:	3b01      	subs	r3, #1
 80070e2:	b29a      	uxth	r2, r3
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	3b01      	subs	r3, #1
 80070f0:	b29a      	uxth	r2, r3
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	691a      	ldr	r2, [r3, #16]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007100:	b2d2      	uxtb	r2, r2
 8007102:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007108:	1c5a      	adds	r2, r3, #1
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007112:	3b01      	subs	r3, #1
 8007114:	b29a      	uxth	r2, r3
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800711e:	b29b      	uxth	r3, r3
 8007120:	3b01      	subs	r3, #1
 8007122:	b29a      	uxth	r2, r3
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007128:	e0b8      	b.n	800729c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800712a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712c:	9300      	str	r3, [sp, #0]
 800712e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007130:	2200      	movs	r2, #0
 8007132:	4966      	ldr	r1, [pc, #408]	; (80072cc <HAL_I2C_Mem_Read+0x448>)
 8007134:	68f8      	ldr	r0, [r7, #12]
 8007136:	f000 fa49 	bl	80075cc <I2C_WaitOnFlagUntilTimeout>
 800713a:	4603      	mov	r3, r0
 800713c:	2b00      	cmp	r3, #0
 800713e:	d001      	beq.n	8007144 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	e0bf      	b.n	80072c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007152:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	691a      	ldr	r2, [r3, #16]
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800715e:	b2d2      	uxtb	r2, r2
 8007160:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007166:	1c5a      	adds	r2, r3, #1
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007170:	3b01      	subs	r3, #1
 8007172:	b29a      	uxth	r2, r3
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800717c:	b29b      	uxth	r3, r3
 800717e:	3b01      	subs	r3, #1
 8007180:	b29a      	uxth	r2, r3
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007188:	9300      	str	r3, [sp, #0]
 800718a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800718c:	2200      	movs	r2, #0
 800718e:	494f      	ldr	r1, [pc, #316]	; (80072cc <HAL_I2C_Mem_Read+0x448>)
 8007190:	68f8      	ldr	r0, [r7, #12]
 8007192:	f000 fa1b 	bl	80075cc <I2C_WaitOnFlagUntilTimeout>
 8007196:	4603      	mov	r3, r0
 8007198:	2b00      	cmp	r3, #0
 800719a:	d001      	beq.n	80071a0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	e091      	b.n	80072c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	691a      	ldr	r2, [r3, #16]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ba:	b2d2      	uxtb	r2, r2
 80071bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c2:	1c5a      	adds	r2, r3, #1
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071cc:	3b01      	subs	r3, #1
 80071ce:	b29a      	uxth	r2, r3
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071d8:	b29b      	uxth	r3, r3
 80071da:	3b01      	subs	r3, #1
 80071dc:	b29a      	uxth	r2, r3
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	691a      	ldr	r2, [r3, #16]
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ec:	b2d2      	uxtb	r2, r2
 80071ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f4:	1c5a      	adds	r2, r3, #1
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071fe:	3b01      	subs	r3, #1
 8007200:	b29a      	uxth	r2, r3
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800720a:	b29b      	uxth	r3, r3
 800720c:	3b01      	subs	r3, #1
 800720e:	b29a      	uxth	r2, r3
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007214:	e042      	b.n	800729c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007216:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007218:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800721a:	68f8      	ldr	r0, [r7, #12]
 800721c:	f000 fb2e 	bl	800787c <I2C_WaitOnRXNEFlagUntilTimeout>
 8007220:	4603      	mov	r3, r0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d001      	beq.n	800722a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	e04c      	b.n	80072c4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	691a      	ldr	r2, [r3, #16]
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007234:	b2d2      	uxtb	r2, r2
 8007236:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800723c:	1c5a      	adds	r2, r3, #1
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007246:	3b01      	subs	r3, #1
 8007248:	b29a      	uxth	r2, r3
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007252:	b29b      	uxth	r3, r3
 8007254:	3b01      	subs	r3, #1
 8007256:	b29a      	uxth	r2, r3
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	695b      	ldr	r3, [r3, #20]
 8007262:	f003 0304 	and.w	r3, r3, #4
 8007266:	2b04      	cmp	r3, #4
 8007268:	d118      	bne.n	800729c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	691a      	ldr	r2, [r3, #16]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007274:	b2d2      	uxtb	r2, r2
 8007276:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800727c:	1c5a      	adds	r2, r3, #1
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007286:	3b01      	subs	r3, #1
 8007288:	b29a      	uxth	r2, r3
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007292:	b29b      	uxth	r3, r3
 8007294:	3b01      	subs	r3, #1
 8007296:	b29a      	uxth	r2, r3
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	f47f aec2 	bne.w	800702a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	2220      	movs	r2, #32
 80072aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2200      	movs	r2, #0
 80072b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2200      	movs	r2, #0
 80072ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80072be:	2300      	movs	r3, #0
 80072c0:	e000      	b.n	80072c4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80072c2:	2302      	movs	r3, #2
  }
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3728      	adds	r7, #40	; 0x28
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}
 80072cc:	00010004 	.word	0x00010004

080072d0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b088      	sub	sp, #32
 80072d4:	af02      	add	r7, sp, #8
 80072d6:	60f8      	str	r0, [r7, #12]
 80072d8:	4608      	mov	r0, r1
 80072da:	4611      	mov	r1, r2
 80072dc:	461a      	mov	r2, r3
 80072de:	4603      	mov	r3, r0
 80072e0:	817b      	strh	r3, [r7, #10]
 80072e2:	460b      	mov	r3, r1
 80072e4:	813b      	strh	r3, [r7, #8]
 80072e6:	4613      	mov	r3, r2
 80072e8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681a      	ldr	r2, [r3, #0]
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80072f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80072fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072fc:	9300      	str	r3, [sp, #0]
 80072fe:	6a3b      	ldr	r3, [r7, #32]
 8007300:	2200      	movs	r2, #0
 8007302:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007306:	68f8      	ldr	r0, [r7, #12]
 8007308:	f000 f960 	bl	80075cc <I2C_WaitOnFlagUntilTimeout>
 800730c:	4603      	mov	r3, r0
 800730e:	2b00      	cmp	r3, #0
 8007310:	d00d      	beq.n	800732e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800731c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007320:	d103      	bne.n	800732a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007328:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800732a:	2303      	movs	r3, #3
 800732c:	e05f      	b.n	80073ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800732e:	897b      	ldrh	r3, [r7, #10]
 8007330:	b2db      	uxtb	r3, r3
 8007332:	461a      	mov	r2, r3
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800733c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800733e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007340:	6a3a      	ldr	r2, [r7, #32]
 8007342:	492d      	ldr	r1, [pc, #180]	; (80073f8 <I2C_RequestMemoryWrite+0x128>)
 8007344:	68f8      	ldr	r0, [r7, #12]
 8007346:	f000 f998 	bl	800767a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800734a:	4603      	mov	r3, r0
 800734c:	2b00      	cmp	r3, #0
 800734e:	d001      	beq.n	8007354 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007350:	2301      	movs	r3, #1
 8007352:	e04c      	b.n	80073ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007354:	2300      	movs	r3, #0
 8007356:	617b      	str	r3, [r7, #20]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	695b      	ldr	r3, [r3, #20]
 800735e:	617b      	str	r3, [r7, #20]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	699b      	ldr	r3, [r3, #24]
 8007366:	617b      	str	r3, [r7, #20]
 8007368:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800736a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800736c:	6a39      	ldr	r1, [r7, #32]
 800736e:	68f8      	ldr	r0, [r7, #12]
 8007370:	f000 fa02 	bl	8007778 <I2C_WaitOnTXEFlagUntilTimeout>
 8007374:	4603      	mov	r3, r0
 8007376:	2b00      	cmp	r3, #0
 8007378:	d00d      	beq.n	8007396 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800737e:	2b04      	cmp	r3, #4
 8007380:	d107      	bne.n	8007392 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007390:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007392:	2301      	movs	r3, #1
 8007394:	e02b      	b.n	80073ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007396:	88fb      	ldrh	r3, [r7, #6]
 8007398:	2b01      	cmp	r3, #1
 800739a:	d105      	bne.n	80073a8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800739c:	893b      	ldrh	r3, [r7, #8]
 800739e:	b2da      	uxtb	r2, r3
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	611a      	str	r2, [r3, #16]
 80073a6:	e021      	b.n	80073ec <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80073a8:	893b      	ldrh	r3, [r7, #8]
 80073aa:	0a1b      	lsrs	r3, r3, #8
 80073ac:	b29b      	uxth	r3, r3
 80073ae:	b2da      	uxtb	r2, r3
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80073b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073b8:	6a39      	ldr	r1, [r7, #32]
 80073ba:	68f8      	ldr	r0, [r7, #12]
 80073bc:	f000 f9dc 	bl	8007778 <I2C_WaitOnTXEFlagUntilTimeout>
 80073c0:	4603      	mov	r3, r0
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d00d      	beq.n	80073e2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073ca:	2b04      	cmp	r3, #4
 80073cc:	d107      	bne.n	80073de <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	681a      	ldr	r2, [r3, #0]
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	e005      	b.n	80073ee <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80073e2:	893b      	ldrh	r3, [r7, #8]
 80073e4:	b2da      	uxtb	r2, r3
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80073ec:	2300      	movs	r3, #0
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3718      	adds	r7, #24
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
 80073f6:	bf00      	nop
 80073f8:	00010002 	.word	0x00010002

080073fc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b088      	sub	sp, #32
 8007400:	af02      	add	r7, sp, #8
 8007402:	60f8      	str	r0, [r7, #12]
 8007404:	4608      	mov	r0, r1
 8007406:	4611      	mov	r1, r2
 8007408:	461a      	mov	r2, r3
 800740a:	4603      	mov	r3, r0
 800740c:	817b      	strh	r3, [r7, #10]
 800740e:	460b      	mov	r3, r1
 8007410:	813b      	strh	r3, [r7, #8]
 8007412:	4613      	mov	r3, r2
 8007414:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	681a      	ldr	r2, [r3, #0]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007424:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	681a      	ldr	r2, [r3, #0]
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007434:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007438:	9300      	str	r3, [sp, #0]
 800743a:	6a3b      	ldr	r3, [r7, #32]
 800743c:	2200      	movs	r2, #0
 800743e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007442:	68f8      	ldr	r0, [r7, #12]
 8007444:	f000 f8c2 	bl	80075cc <I2C_WaitOnFlagUntilTimeout>
 8007448:	4603      	mov	r3, r0
 800744a:	2b00      	cmp	r3, #0
 800744c:	d00d      	beq.n	800746a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007458:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800745c:	d103      	bne.n	8007466 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007464:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007466:	2303      	movs	r3, #3
 8007468:	e0aa      	b.n	80075c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800746a:	897b      	ldrh	r3, [r7, #10]
 800746c:	b2db      	uxtb	r3, r3
 800746e:	461a      	mov	r2, r3
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007478:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800747a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800747c:	6a3a      	ldr	r2, [r7, #32]
 800747e:	4952      	ldr	r1, [pc, #328]	; (80075c8 <I2C_RequestMemoryRead+0x1cc>)
 8007480:	68f8      	ldr	r0, [r7, #12]
 8007482:	f000 f8fa 	bl	800767a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	d001      	beq.n	8007490 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800748c:	2301      	movs	r3, #1
 800748e:	e097      	b.n	80075c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007490:	2300      	movs	r3, #0
 8007492:	617b      	str	r3, [r7, #20]
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	695b      	ldr	r3, [r3, #20]
 800749a:	617b      	str	r3, [r7, #20]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	699b      	ldr	r3, [r3, #24]
 80074a2:	617b      	str	r3, [r7, #20]
 80074a4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80074a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074a8:	6a39      	ldr	r1, [r7, #32]
 80074aa:	68f8      	ldr	r0, [r7, #12]
 80074ac:	f000 f964 	bl	8007778 <I2C_WaitOnTXEFlagUntilTimeout>
 80074b0:	4603      	mov	r3, r0
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d00d      	beq.n	80074d2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ba:	2b04      	cmp	r3, #4
 80074bc:	d107      	bne.n	80074ce <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074cc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	e076      	b.n	80075c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80074d2:	88fb      	ldrh	r3, [r7, #6]
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d105      	bne.n	80074e4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80074d8:	893b      	ldrh	r3, [r7, #8]
 80074da:	b2da      	uxtb	r2, r3
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	611a      	str	r2, [r3, #16]
 80074e2:	e021      	b.n	8007528 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80074e4:	893b      	ldrh	r3, [r7, #8]
 80074e6:	0a1b      	lsrs	r3, r3, #8
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	b2da      	uxtb	r2, r3
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80074f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074f4:	6a39      	ldr	r1, [r7, #32]
 80074f6:	68f8      	ldr	r0, [r7, #12]
 80074f8:	f000 f93e 	bl	8007778 <I2C_WaitOnTXEFlagUntilTimeout>
 80074fc:	4603      	mov	r3, r0
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d00d      	beq.n	800751e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007506:	2b04      	cmp	r3, #4
 8007508:	d107      	bne.n	800751a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	681a      	ldr	r2, [r3, #0]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007518:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	e050      	b.n	80075c0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800751e:	893b      	ldrh	r3, [r7, #8]
 8007520:	b2da      	uxtb	r2, r3
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007528:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800752a:	6a39      	ldr	r1, [r7, #32]
 800752c:	68f8      	ldr	r0, [r7, #12]
 800752e:	f000 f923 	bl	8007778 <I2C_WaitOnTXEFlagUntilTimeout>
 8007532:	4603      	mov	r3, r0
 8007534:	2b00      	cmp	r3, #0
 8007536:	d00d      	beq.n	8007554 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800753c:	2b04      	cmp	r3, #4
 800753e:	d107      	bne.n	8007550 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	681a      	ldr	r2, [r3, #0]
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800754e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007550:	2301      	movs	r3, #1
 8007552:	e035      	b.n	80075c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007562:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007566:	9300      	str	r3, [sp, #0]
 8007568:	6a3b      	ldr	r3, [r7, #32]
 800756a:	2200      	movs	r2, #0
 800756c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007570:	68f8      	ldr	r0, [r7, #12]
 8007572:	f000 f82b 	bl	80075cc <I2C_WaitOnFlagUntilTimeout>
 8007576:	4603      	mov	r3, r0
 8007578:	2b00      	cmp	r3, #0
 800757a:	d00d      	beq.n	8007598 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007586:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800758a:	d103      	bne.n	8007594 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007592:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007594:	2303      	movs	r3, #3
 8007596:	e013      	b.n	80075c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007598:	897b      	ldrh	r3, [r7, #10]
 800759a:	b2db      	uxtb	r3, r3
 800759c:	f043 0301 	orr.w	r3, r3, #1
 80075a0:	b2da      	uxtb	r2, r3
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80075a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075aa:	6a3a      	ldr	r2, [r7, #32]
 80075ac:	4906      	ldr	r1, [pc, #24]	; (80075c8 <I2C_RequestMemoryRead+0x1cc>)
 80075ae:	68f8      	ldr	r0, [r7, #12]
 80075b0:	f000 f863 	bl	800767a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80075b4:	4603      	mov	r3, r0
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d001      	beq.n	80075be <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80075ba:	2301      	movs	r3, #1
 80075bc:	e000      	b.n	80075c0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80075be:	2300      	movs	r3, #0
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3718      	adds	r7, #24
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	00010002 	.word	0x00010002

080075cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b084      	sub	sp, #16
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	60f8      	str	r0, [r7, #12]
 80075d4:	60b9      	str	r1, [r7, #8]
 80075d6:	603b      	str	r3, [r7, #0]
 80075d8:	4613      	mov	r3, r2
 80075da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80075dc:	e025      	b.n	800762a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075e4:	d021      	beq.n	800762a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075e6:	f7fd fee3 	bl	80053b0 <HAL_GetTick>
 80075ea:	4602      	mov	r2, r0
 80075ec:	69bb      	ldr	r3, [r7, #24]
 80075ee:	1ad3      	subs	r3, r2, r3
 80075f0:	683a      	ldr	r2, [r7, #0]
 80075f2:	429a      	cmp	r2, r3
 80075f4:	d302      	bcc.n	80075fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d116      	bne.n	800762a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2200      	movs	r2, #0
 8007600:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	2220      	movs	r2, #32
 8007606:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2200      	movs	r2, #0
 800760e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007616:	f043 0220 	orr.w	r2, r3, #32
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	2200      	movs	r2, #0
 8007622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	e023      	b.n	8007672 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	0c1b      	lsrs	r3, r3, #16
 800762e:	b2db      	uxtb	r3, r3
 8007630:	2b01      	cmp	r3, #1
 8007632:	d10d      	bne.n	8007650 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	695b      	ldr	r3, [r3, #20]
 800763a:	43da      	mvns	r2, r3
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	4013      	ands	r3, r2
 8007640:	b29b      	uxth	r3, r3
 8007642:	2b00      	cmp	r3, #0
 8007644:	bf0c      	ite	eq
 8007646:	2301      	moveq	r3, #1
 8007648:	2300      	movne	r3, #0
 800764a:	b2db      	uxtb	r3, r3
 800764c:	461a      	mov	r2, r3
 800764e:	e00c      	b.n	800766a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	699b      	ldr	r3, [r3, #24]
 8007656:	43da      	mvns	r2, r3
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	4013      	ands	r3, r2
 800765c:	b29b      	uxth	r3, r3
 800765e:	2b00      	cmp	r3, #0
 8007660:	bf0c      	ite	eq
 8007662:	2301      	moveq	r3, #1
 8007664:	2300      	movne	r3, #0
 8007666:	b2db      	uxtb	r3, r3
 8007668:	461a      	mov	r2, r3
 800766a:	79fb      	ldrb	r3, [r7, #7]
 800766c:	429a      	cmp	r2, r3
 800766e:	d0b6      	beq.n	80075de <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007670:	2300      	movs	r3, #0
}
 8007672:	4618      	mov	r0, r3
 8007674:	3710      	adds	r7, #16
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}

0800767a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800767a:	b580      	push	{r7, lr}
 800767c:	b084      	sub	sp, #16
 800767e:	af00      	add	r7, sp, #0
 8007680:	60f8      	str	r0, [r7, #12]
 8007682:	60b9      	str	r1, [r7, #8]
 8007684:	607a      	str	r2, [r7, #4]
 8007686:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007688:	e051      	b.n	800772e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	695b      	ldr	r3, [r3, #20]
 8007690:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007694:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007698:	d123      	bne.n	80076e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076a8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80076b2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	2200      	movs	r2, #0
 80076b8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2220      	movs	r2, #32
 80076be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	2200      	movs	r2, #0
 80076c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ce:	f043 0204 	orr.w	r2, r3, #4
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2200      	movs	r2, #0
 80076da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80076de:	2301      	movs	r3, #1
 80076e0:	e046      	b.n	8007770 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076e8:	d021      	beq.n	800772e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076ea:	f7fd fe61 	bl	80053b0 <HAL_GetTick>
 80076ee:	4602      	mov	r2, r0
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	1ad3      	subs	r3, r2, r3
 80076f4:	687a      	ldr	r2, [r7, #4]
 80076f6:	429a      	cmp	r2, r3
 80076f8:	d302      	bcc.n	8007700 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d116      	bne.n	800772e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2200      	movs	r2, #0
 8007704:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2220      	movs	r2, #32
 800770a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	2200      	movs	r2, #0
 8007712:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800771a:	f043 0220 	orr.w	r2, r3, #32
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	2200      	movs	r2, #0
 8007726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	e020      	b.n	8007770 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	0c1b      	lsrs	r3, r3, #16
 8007732:	b2db      	uxtb	r3, r3
 8007734:	2b01      	cmp	r3, #1
 8007736:	d10c      	bne.n	8007752 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	695b      	ldr	r3, [r3, #20]
 800773e:	43da      	mvns	r2, r3
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	4013      	ands	r3, r2
 8007744:	b29b      	uxth	r3, r3
 8007746:	2b00      	cmp	r3, #0
 8007748:	bf14      	ite	ne
 800774a:	2301      	movne	r3, #1
 800774c:	2300      	moveq	r3, #0
 800774e:	b2db      	uxtb	r3, r3
 8007750:	e00b      	b.n	800776a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	699b      	ldr	r3, [r3, #24]
 8007758:	43da      	mvns	r2, r3
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	4013      	ands	r3, r2
 800775e:	b29b      	uxth	r3, r3
 8007760:	2b00      	cmp	r3, #0
 8007762:	bf14      	ite	ne
 8007764:	2301      	movne	r3, #1
 8007766:	2300      	moveq	r3, #0
 8007768:	b2db      	uxtb	r3, r3
 800776a:	2b00      	cmp	r3, #0
 800776c:	d18d      	bne.n	800768a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800776e:	2300      	movs	r3, #0
}
 8007770:	4618      	mov	r0, r3
 8007772:	3710      	adds	r7, #16
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}

08007778 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b084      	sub	sp, #16
 800777c:	af00      	add	r7, sp, #0
 800777e:	60f8      	str	r0, [r7, #12]
 8007780:	60b9      	str	r1, [r7, #8]
 8007782:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007784:	e02d      	b.n	80077e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007786:	68f8      	ldr	r0, [r7, #12]
 8007788:	f000 f8ce 	bl	8007928 <I2C_IsAcknowledgeFailed>
 800778c:	4603      	mov	r3, r0
 800778e:	2b00      	cmp	r3, #0
 8007790:	d001      	beq.n	8007796 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007792:	2301      	movs	r3, #1
 8007794:	e02d      	b.n	80077f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800779c:	d021      	beq.n	80077e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800779e:	f7fd fe07 	bl	80053b0 <HAL_GetTick>
 80077a2:	4602      	mov	r2, r0
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	1ad3      	subs	r3, r2, r3
 80077a8:	68ba      	ldr	r2, [r7, #8]
 80077aa:	429a      	cmp	r2, r3
 80077ac:	d302      	bcc.n	80077b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d116      	bne.n	80077e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2200      	movs	r2, #0
 80077b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2220      	movs	r2, #32
 80077be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2200      	movs	r2, #0
 80077c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ce:	f043 0220 	orr.w	r2, r3, #32
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2200      	movs	r2, #0
 80077da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80077de:	2301      	movs	r3, #1
 80077e0:	e007      	b.n	80077f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	695b      	ldr	r3, [r3, #20]
 80077e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077ec:	2b80      	cmp	r3, #128	; 0x80
 80077ee:	d1ca      	bne.n	8007786 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80077f0:	2300      	movs	r3, #0
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3710      	adds	r7, #16
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}

080077fa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80077fa:	b580      	push	{r7, lr}
 80077fc:	b084      	sub	sp, #16
 80077fe:	af00      	add	r7, sp, #0
 8007800:	60f8      	str	r0, [r7, #12]
 8007802:	60b9      	str	r1, [r7, #8]
 8007804:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007806:	e02d      	b.n	8007864 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007808:	68f8      	ldr	r0, [r7, #12]
 800780a:	f000 f88d 	bl	8007928 <I2C_IsAcknowledgeFailed>
 800780e:	4603      	mov	r3, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	d001      	beq.n	8007818 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007814:	2301      	movs	r3, #1
 8007816:	e02d      	b.n	8007874 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800781e:	d021      	beq.n	8007864 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007820:	f7fd fdc6 	bl	80053b0 <HAL_GetTick>
 8007824:	4602      	mov	r2, r0
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	1ad3      	subs	r3, r2, r3
 800782a:	68ba      	ldr	r2, [r7, #8]
 800782c:	429a      	cmp	r2, r3
 800782e:	d302      	bcc.n	8007836 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d116      	bne.n	8007864 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2200      	movs	r2, #0
 800783a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2220      	movs	r2, #32
 8007840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2200      	movs	r2, #0
 8007848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007850:	f043 0220 	orr.w	r2, r3, #32
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2200      	movs	r2, #0
 800785c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007860:	2301      	movs	r3, #1
 8007862:	e007      	b.n	8007874 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	695b      	ldr	r3, [r3, #20]
 800786a:	f003 0304 	and.w	r3, r3, #4
 800786e:	2b04      	cmp	r3, #4
 8007870:	d1ca      	bne.n	8007808 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007872:	2300      	movs	r3, #0
}
 8007874:	4618      	mov	r0, r3
 8007876:	3710      	adds	r7, #16
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}

0800787c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b084      	sub	sp, #16
 8007880:	af00      	add	r7, sp, #0
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007888:	e042      	b.n	8007910 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	695b      	ldr	r3, [r3, #20]
 8007890:	f003 0310 	and.w	r3, r3, #16
 8007894:	2b10      	cmp	r3, #16
 8007896:	d119      	bne.n	80078cc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f06f 0210 	mvn.w	r2, #16
 80078a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2200      	movs	r2, #0
 80078a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2220      	movs	r2, #32
 80078ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2200      	movs	r2, #0
 80078b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2200      	movs	r2, #0
 80078c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80078c8:	2301      	movs	r3, #1
 80078ca:	e029      	b.n	8007920 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078cc:	f7fd fd70 	bl	80053b0 <HAL_GetTick>
 80078d0:	4602      	mov	r2, r0
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	68ba      	ldr	r2, [r7, #8]
 80078d8:	429a      	cmp	r2, r3
 80078da:	d302      	bcc.n	80078e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d116      	bne.n	8007910 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	2200      	movs	r2, #0
 80078e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2220      	movs	r2, #32
 80078ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2200      	movs	r2, #0
 80078f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078fc:	f043 0220 	orr.w	r2, r3, #32
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2200      	movs	r2, #0
 8007908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800790c:	2301      	movs	r3, #1
 800790e:	e007      	b.n	8007920 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	695b      	ldr	r3, [r3, #20]
 8007916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800791a:	2b40      	cmp	r3, #64	; 0x40
 800791c:	d1b5      	bne.n	800788a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800791e:	2300      	movs	r3, #0
}
 8007920:	4618      	mov	r0, r3
 8007922:	3710      	adds	r7, #16
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}

08007928 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007928:	b480      	push	{r7}
 800792a:	b083      	sub	sp, #12
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	695b      	ldr	r3, [r3, #20]
 8007936:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800793a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800793e:	d11b      	bne.n	8007978 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007948:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2220      	movs	r2, #32
 8007954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2200      	movs	r2, #0
 800795c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007964:	f043 0204 	orr.w	r2, r3, #4
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2200      	movs	r2, #0
 8007970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007974:	2301      	movs	r3, #1
 8007976:	e000      	b.n	800797a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007978:	2300      	movs	r3, #0
}
 800797a:	4618      	mov	r0, r3
 800797c:	370c      	adds	r7, #12
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr
	...

08007988 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b082      	sub	sp, #8
 800798c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800798e:	2300      	movs	r3, #0
 8007990:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007992:	2300      	movs	r3, #0
 8007994:	603b      	str	r3, [r7, #0]
 8007996:	4b20      	ldr	r3, [pc, #128]	; (8007a18 <HAL_PWREx_EnableOverDrive+0x90>)
 8007998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800799a:	4a1f      	ldr	r2, [pc, #124]	; (8007a18 <HAL_PWREx_EnableOverDrive+0x90>)
 800799c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079a0:	6413      	str	r3, [r2, #64]	; 0x40
 80079a2:	4b1d      	ldr	r3, [pc, #116]	; (8007a18 <HAL_PWREx_EnableOverDrive+0x90>)
 80079a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079aa:	603b      	str	r3, [r7, #0]
 80079ac:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80079ae:	4b1b      	ldr	r3, [pc, #108]	; (8007a1c <HAL_PWREx_EnableOverDrive+0x94>)
 80079b0:	2201      	movs	r2, #1
 80079b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80079b4:	f7fd fcfc 	bl	80053b0 <HAL_GetTick>
 80079b8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80079ba:	e009      	b.n	80079d0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80079bc:	f7fd fcf8 	bl	80053b0 <HAL_GetTick>
 80079c0:	4602      	mov	r2, r0
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	1ad3      	subs	r3, r2, r3
 80079c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80079ca:	d901      	bls.n	80079d0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80079cc:	2303      	movs	r3, #3
 80079ce:	e01f      	b.n	8007a10 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80079d0:	4b13      	ldr	r3, [pc, #76]	; (8007a20 <HAL_PWREx_EnableOverDrive+0x98>)
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80079d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079dc:	d1ee      	bne.n	80079bc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80079de:	4b11      	ldr	r3, [pc, #68]	; (8007a24 <HAL_PWREx_EnableOverDrive+0x9c>)
 80079e0:	2201      	movs	r2, #1
 80079e2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80079e4:	f7fd fce4 	bl	80053b0 <HAL_GetTick>
 80079e8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80079ea:	e009      	b.n	8007a00 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80079ec:	f7fd fce0 	bl	80053b0 <HAL_GetTick>
 80079f0:	4602      	mov	r2, r0
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	1ad3      	subs	r3, r2, r3
 80079f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80079fa:	d901      	bls.n	8007a00 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80079fc:	2303      	movs	r3, #3
 80079fe:	e007      	b.n	8007a10 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007a00:	4b07      	ldr	r3, [pc, #28]	; (8007a20 <HAL_PWREx_EnableOverDrive+0x98>)
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a08:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007a0c:	d1ee      	bne.n	80079ec <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8007a0e:	2300      	movs	r3, #0
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3708      	adds	r7, #8
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}
 8007a18:	40023800 	.word	0x40023800
 8007a1c:	420e0040 	.word	0x420e0040
 8007a20:	40007000 	.word	0x40007000
 8007a24:	420e0044 	.word	0x420e0044

08007a28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b084      	sub	sp, #16
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
 8007a30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d101      	bne.n	8007a3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	e0cc      	b.n	8007bd6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007a3c:	4b68      	ldr	r3, [pc, #416]	; (8007be0 <HAL_RCC_ClockConfig+0x1b8>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f003 030f 	and.w	r3, r3, #15
 8007a44:	683a      	ldr	r2, [r7, #0]
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d90c      	bls.n	8007a64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a4a:	4b65      	ldr	r3, [pc, #404]	; (8007be0 <HAL_RCC_ClockConfig+0x1b8>)
 8007a4c:	683a      	ldr	r2, [r7, #0]
 8007a4e:	b2d2      	uxtb	r2, r2
 8007a50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a52:	4b63      	ldr	r3, [pc, #396]	; (8007be0 <HAL_RCC_ClockConfig+0x1b8>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f003 030f 	and.w	r3, r3, #15
 8007a5a:	683a      	ldr	r2, [r7, #0]
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d001      	beq.n	8007a64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007a60:	2301      	movs	r3, #1
 8007a62:	e0b8      	b.n	8007bd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f003 0302 	and.w	r3, r3, #2
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d020      	beq.n	8007ab2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f003 0304 	and.w	r3, r3, #4
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d005      	beq.n	8007a88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a7c:	4b59      	ldr	r3, [pc, #356]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	4a58      	ldr	r2, [pc, #352]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a82:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007a86:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f003 0308 	and.w	r3, r3, #8
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d005      	beq.n	8007aa0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a94:	4b53      	ldr	r3, [pc, #332]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	4a52      	ldr	r2, [pc, #328]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a9a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007a9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007aa0:	4b50      	ldr	r3, [pc, #320]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007aa2:	689b      	ldr	r3, [r3, #8]
 8007aa4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	494d      	ldr	r1, [pc, #308]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f003 0301 	and.w	r3, r3, #1
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d044      	beq.n	8007b48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	2b01      	cmp	r3, #1
 8007ac4:	d107      	bne.n	8007ad6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ac6:	4b47      	ldr	r3, [pc, #284]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d119      	bne.n	8007b06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	e07f      	b.n	8007bd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	2b02      	cmp	r3, #2
 8007adc:	d003      	beq.n	8007ae6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007ae2:	2b03      	cmp	r3, #3
 8007ae4:	d107      	bne.n	8007af6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ae6:	4b3f      	ldr	r3, [pc, #252]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d109      	bne.n	8007b06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007af2:	2301      	movs	r3, #1
 8007af4:	e06f      	b.n	8007bd6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007af6:	4b3b      	ldr	r3, [pc, #236]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f003 0302 	and.w	r3, r3, #2
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d101      	bne.n	8007b06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b02:	2301      	movs	r3, #1
 8007b04:	e067      	b.n	8007bd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007b06:	4b37      	ldr	r3, [pc, #220]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007b08:	689b      	ldr	r3, [r3, #8]
 8007b0a:	f023 0203 	bic.w	r2, r3, #3
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	4934      	ldr	r1, [pc, #208]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007b14:	4313      	orrs	r3, r2
 8007b16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007b18:	f7fd fc4a 	bl	80053b0 <HAL_GetTick>
 8007b1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b1e:	e00a      	b.n	8007b36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b20:	f7fd fc46 	bl	80053b0 <HAL_GetTick>
 8007b24:	4602      	mov	r2, r0
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	1ad3      	subs	r3, r2, r3
 8007b2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d901      	bls.n	8007b36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007b32:	2303      	movs	r3, #3
 8007b34:	e04f      	b.n	8007bd6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b36:	4b2b      	ldr	r3, [pc, #172]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007b38:	689b      	ldr	r3, [r3, #8]
 8007b3a:	f003 020c 	and.w	r2, r3, #12
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	685b      	ldr	r3, [r3, #4]
 8007b42:	009b      	lsls	r3, r3, #2
 8007b44:	429a      	cmp	r2, r3
 8007b46:	d1eb      	bne.n	8007b20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007b48:	4b25      	ldr	r3, [pc, #148]	; (8007be0 <HAL_RCC_ClockConfig+0x1b8>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f003 030f 	and.w	r3, r3, #15
 8007b50:	683a      	ldr	r2, [r7, #0]
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d20c      	bcs.n	8007b70 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b56:	4b22      	ldr	r3, [pc, #136]	; (8007be0 <HAL_RCC_ClockConfig+0x1b8>)
 8007b58:	683a      	ldr	r2, [r7, #0]
 8007b5a:	b2d2      	uxtb	r2, r2
 8007b5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b5e:	4b20      	ldr	r3, [pc, #128]	; (8007be0 <HAL_RCC_ClockConfig+0x1b8>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f003 030f 	and.w	r3, r3, #15
 8007b66:	683a      	ldr	r2, [r7, #0]
 8007b68:	429a      	cmp	r2, r3
 8007b6a:	d001      	beq.n	8007b70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	e032      	b.n	8007bd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f003 0304 	and.w	r3, r3, #4
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d008      	beq.n	8007b8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b7c:	4b19      	ldr	r3, [pc, #100]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007b7e:	689b      	ldr	r3, [r3, #8]
 8007b80:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	68db      	ldr	r3, [r3, #12]
 8007b88:	4916      	ldr	r1, [pc, #88]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f003 0308 	and.w	r3, r3, #8
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d009      	beq.n	8007bae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007b9a:	4b12      	ldr	r3, [pc, #72]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007b9c:	689b      	ldr	r3, [r3, #8]
 8007b9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	691b      	ldr	r3, [r3, #16]
 8007ba6:	00db      	lsls	r3, r3, #3
 8007ba8:	490e      	ldr	r1, [pc, #56]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007baa:	4313      	orrs	r3, r2
 8007bac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007bae:	f000 f855 	bl	8007c5c <HAL_RCC_GetSysClockFreq>
 8007bb2:	4602      	mov	r2, r0
 8007bb4:	4b0b      	ldr	r3, [pc, #44]	; (8007be4 <HAL_RCC_ClockConfig+0x1bc>)
 8007bb6:	689b      	ldr	r3, [r3, #8]
 8007bb8:	091b      	lsrs	r3, r3, #4
 8007bba:	f003 030f 	and.w	r3, r3, #15
 8007bbe:	490a      	ldr	r1, [pc, #40]	; (8007be8 <HAL_RCC_ClockConfig+0x1c0>)
 8007bc0:	5ccb      	ldrb	r3, [r1, r3]
 8007bc2:	fa22 f303 	lsr.w	r3, r2, r3
 8007bc6:	4a09      	ldr	r2, [pc, #36]	; (8007bec <HAL_RCC_ClockConfig+0x1c4>)
 8007bc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007bca:	4b09      	ldr	r3, [pc, #36]	; (8007bf0 <HAL_RCC_ClockConfig+0x1c8>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4618      	mov	r0, r3
 8007bd0:	f7fd fbaa 	bl	8005328 <HAL_InitTick>

  return HAL_OK;
 8007bd4:	2300      	movs	r3, #0
}
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	3710      	adds	r7, #16
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd80      	pop	{r7, pc}
 8007bde:	bf00      	nop
 8007be0:	40023c00 	.word	0x40023c00
 8007be4:	40023800 	.word	0x40023800
 8007be8:	08011720 	.word	0x08011720
 8007bec:	2000001c 	.word	0x2000001c
 8007bf0:	20000020 	.word	0x20000020

08007bf4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007bf8:	4b03      	ldr	r3, [pc, #12]	; (8007c08 <HAL_RCC_GetHCLKFreq+0x14>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c04:	4770      	bx	lr
 8007c06:	bf00      	nop
 8007c08:	2000001c 	.word	0x2000001c

08007c0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007c10:	f7ff fff0 	bl	8007bf4 <HAL_RCC_GetHCLKFreq>
 8007c14:	4602      	mov	r2, r0
 8007c16:	4b05      	ldr	r3, [pc, #20]	; (8007c2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007c18:	689b      	ldr	r3, [r3, #8]
 8007c1a:	0a9b      	lsrs	r3, r3, #10
 8007c1c:	f003 0307 	and.w	r3, r3, #7
 8007c20:	4903      	ldr	r1, [pc, #12]	; (8007c30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c22:	5ccb      	ldrb	r3, [r1, r3]
 8007c24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	bd80      	pop	{r7, pc}
 8007c2c:	40023800 	.word	0x40023800
 8007c30:	08011730 	.word	0x08011730

08007c34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007c38:	f7ff ffdc 	bl	8007bf4 <HAL_RCC_GetHCLKFreq>
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	4b05      	ldr	r3, [pc, #20]	; (8007c54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	0b5b      	lsrs	r3, r3, #13
 8007c44:	f003 0307 	and.w	r3, r3, #7
 8007c48:	4903      	ldr	r1, [pc, #12]	; (8007c58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c4a:	5ccb      	ldrb	r3, [r1, r3]
 8007c4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	bd80      	pop	{r7, pc}
 8007c54:	40023800 	.word	0x40023800
 8007c58:	08011730 	.word	0x08011730

08007c5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007c5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c60:	b0ae      	sub	sp, #184	; 0xb8
 8007c62:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007c64:	2300      	movs	r3, #0
 8007c66:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8007c70:	2300      	movs	r3, #0
 8007c72:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8007c76:	2300      	movs	r3, #0
 8007c78:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007c82:	4bcb      	ldr	r3, [pc, #812]	; (8007fb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8007c84:	689b      	ldr	r3, [r3, #8]
 8007c86:	f003 030c 	and.w	r3, r3, #12
 8007c8a:	2b0c      	cmp	r3, #12
 8007c8c:	f200 8206 	bhi.w	800809c <HAL_RCC_GetSysClockFreq+0x440>
 8007c90:	a201      	add	r2, pc, #4	; (adr r2, 8007c98 <HAL_RCC_GetSysClockFreq+0x3c>)
 8007c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c96:	bf00      	nop
 8007c98:	08007ccd 	.word	0x08007ccd
 8007c9c:	0800809d 	.word	0x0800809d
 8007ca0:	0800809d 	.word	0x0800809d
 8007ca4:	0800809d 	.word	0x0800809d
 8007ca8:	08007cd5 	.word	0x08007cd5
 8007cac:	0800809d 	.word	0x0800809d
 8007cb0:	0800809d 	.word	0x0800809d
 8007cb4:	0800809d 	.word	0x0800809d
 8007cb8:	08007cdd 	.word	0x08007cdd
 8007cbc:	0800809d 	.word	0x0800809d
 8007cc0:	0800809d 	.word	0x0800809d
 8007cc4:	0800809d 	.word	0x0800809d
 8007cc8:	08007ecd 	.word	0x08007ecd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007ccc:	4bb9      	ldr	r3, [pc, #740]	; (8007fb4 <HAL_RCC_GetSysClockFreq+0x358>)
 8007cce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8007cd2:	e1e7      	b.n	80080a4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007cd4:	4bb8      	ldr	r3, [pc, #736]	; (8007fb8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007cd6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007cda:	e1e3      	b.n	80080a4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007cdc:	4bb4      	ldr	r3, [pc, #720]	; (8007fb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ce4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007ce8:	4bb1      	ldr	r3, [pc, #708]	; (8007fb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d071      	beq.n	8007dd8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007cf4:	4bae      	ldr	r3, [pc, #696]	; (8007fb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	099b      	lsrs	r3, r3, #6
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007d00:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8007d04:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007d08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d0c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007d10:	2300      	movs	r3, #0
 8007d12:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007d16:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007d1a:	4622      	mov	r2, r4
 8007d1c:	462b      	mov	r3, r5
 8007d1e:	f04f 0000 	mov.w	r0, #0
 8007d22:	f04f 0100 	mov.w	r1, #0
 8007d26:	0159      	lsls	r1, r3, #5
 8007d28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007d2c:	0150      	lsls	r0, r2, #5
 8007d2e:	4602      	mov	r2, r0
 8007d30:	460b      	mov	r3, r1
 8007d32:	4621      	mov	r1, r4
 8007d34:	1a51      	subs	r1, r2, r1
 8007d36:	6439      	str	r1, [r7, #64]	; 0x40
 8007d38:	4629      	mov	r1, r5
 8007d3a:	eb63 0301 	sbc.w	r3, r3, r1
 8007d3e:	647b      	str	r3, [r7, #68]	; 0x44
 8007d40:	f04f 0200 	mov.w	r2, #0
 8007d44:	f04f 0300 	mov.w	r3, #0
 8007d48:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8007d4c:	4649      	mov	r1, r9
 8007d4e:	018b      	lsls	r3, r1, #6
 8007d50:	4641      	mov	r1, r8
 8007d52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007d56:	4641      	mov	r1, r8
 8007d58:	018a      	lsls	r2, r1, #6
 8007d5a:	4641      	mov	r1, r8
 8007d5c:	1a51      	subs	r1, r2, r1
 8007d5e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007d60:	4649      	mov	r1, r9
 8007d62:	eb63 0301 	sbc.w	r3, r3, r1
 8007d66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d68:	f04f 0200 	mov.w	r2, #0
 8007d6c:	f04f 0300 	mov.w	r3, #0
 8007d70:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8007d74:	4649      	mov	r1, r9
 8007d76:	00cb      	lsls	r3, r1, #3
 8007d78:	4641      	mov	r1, r8
 8007d7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d7e:	4641      	mov	r1, r8
 8007d80:	00ca      	lsls	r2, r1, #3
 8007d82:	4610      	mov	r0, r2
 8007d84:	4619      	mov	r1, r3
 8007d86:	4603      	mov	r3, r0
 8007d88:	4622      	mov	r2, r4
 8007d8a:	189b      	adds	r3, r3, r2
 8007d8c:	633b      	str	r3, [r7, #48]	; 0x30
 8007d8e:	462b      	mov	r3, r5
 8007d90:	460a      	mov	r2, r1
 8007d92:	eb42 0303 	adc.w	r3, r2, r3
 8007d96:	637b      	str	r3, [r7, #52]	; 0x34
 8007d98:	f04f 0200 	mov.w	r2, #0
 8007d9c:	f04f 0300 	mov.w	r3, #0
 8007da0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007da4:	4629      	mov	r1, r5
 8007da6:	024b      	lsls	r3, r1, #9
 8007da8:	4621      	mov	r1, r4
 8007daa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007dae:	4621      	mov	r1, r4
 8007db0:	024a      	lsls	r2, r1, #9
 8007db2:	4610      	mov	r0, r2
 8007db4:	4619      	mov	r1, r3
 8007db6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007dc0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007dc4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8007dc8:	f7f8 ff7e 	bl	8000cc8 <__aeabi_uldivmod>
 8007dcc:	4602      	mov	r2, r0
 8007dce:	460b      	mov	r3, r1
 8007dd0:	4613      	mov	r3, r2
 8007dd2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007dd6:	e067      	b.n	8007ea8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007dd8:	4b75      	ldr	r3, [pc, #468]	; (8007fb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8007dda:	685b      	ldr	r3, [r3, #4]
 8007ddc:	099b      	lsrs	r3, r3, #6
 8007dde:	2200      	movs	r2, #0
 8007de0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007de4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8007de8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007dec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007df0:	67bb      	str	r3, [r7, #120]	; 0x78
 8007df2:	2300      	movs	r3, #0
 8007df4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007df6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8007dfa:	4622      	mov	r2, r4
 8007dfc:	462b      	mov	r3, r5
 8007dfe:	f04f 0000 	mov.w	r0, #0
 8007e02:	f04f 0100 	mov.w	r1, #0
 8007e06:	0159      	lsls	r1, r3, #5
 8007e08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007e0c:	0150      	lsls	r0, r2, #5
 8007e0e:	4602      	mov	r2, r0
 8007e10:	460b      	mov	r3, r1
 8007e12:	4621      	mov	r1, r4
 8007e14:	1a51      	subs	r1, r2, r1
 8007e16:	62b9      	str	r1, [r7, #40]	; 0x28
 8007e18:	4629      	mov	r1, r5
 8007e1a:	eb63 0301 	sbc.w	r3, r3, r1
 8007e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e20:	f04f 0200 	mov.w	r2, #0
 8007e24:	f04f 0300 	mov.w	r3, #0
 8007e28:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8007e2c:	4649      	mov	r1, r9
 8007e2e:	018b      	lsls	r3, r1, #6
 8007e30:	4641      	mov	r1, r8
 8007e32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007e36:	4641      	mov	r1, r8
 8007e38:	018a      	lsls	r2, r1, #6
 8007e3a:	4641      	mov	r1, r8
 8007e3c:	ebb2 0a01 	subs.w	sl, r2, r1
 8007e40:	4649      	mov	r1, r9
 8007e42:	eb63 0b01 	sbc.w	fp, r3, r1
 8007e46:	f04f 0200 	mov.w	r2, #0
 8007e4a:	f04f 0300 	mov.w	r3, #0
 8007e4e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007e52:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007e56:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007e5a:	4692      	mov	sl, r2
 8007e5c:	469b      	mov	fp, r3
 8007e5e:	4623      	mov	r3, r4
 8007e60:	eb1a 0303 	adds.w	r3, sl, r3
 8007e64:	623b      	str	r3, [r7, #32]
 8007e66:	462b      	mov	r3, r5
 8007e68:	eb4b 0303 	adc.w	r3, fp, r3
 8007e6c:	627b      	str	r3, [r7, #36]	; 0x24
 8007e6e:	f04f 0200 	mov.w	r2, #0
 8007e72:	f04f 0300 	mov.w	r3, #0
 8007e76:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007e7a:	4629      	mov	r1, r5
 8007e7c:	028b      	lsls	r3, r1, #10
 8007e7e:	4621      	mov	r1, r4
 8007e80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007e84:	4621      	mov	r1, r4
 8007e86:	028a      	lsls	r2, r1, #10
 8007e88:	4610      	mov	r0, r2
 8007e8a:	4619      	mov	r1, r3
 8007e8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007e90:	2200      	movs	r2, #0
 8007e92:	673b      	str	r3, [r7, #112]	; 0x70
 8007e94:	677a      	str	r2, [r7, #116]	; 0x74
 8007e96:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8007e9a:	f7f8 ff15 	bl	8000cc8 <__aeabi_uldivmod>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	460b      	mov	r3, r1
 8007ea2:	4613      	mov	r3, r2
 8007ea4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007ea8:	4b41      	ldr	r3, [pc, #260]	; (8007fb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	0c1b      	lsrs	r3, r3, #16
 8007eae:	f003 0303 	and.w	r3, r3, #3
 8007eb2:	3301      	adds	r3, #1
 8007eb4:	005b      	lsls	r3, r3, #1
 8007eb6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8007eba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007ebe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ec6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007eca:	e0eb      	b.n	80080a4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007ecc:	4b38      	ldr	r3, [pc, #224]	; (8007fb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ed4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007ed8:	4b35      	ldr	r3, [pc, #212]	; (8007fb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d06b      	beq.n	8007fbc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ee4:	4b32      	ldr	r3, [pc, #200]	; (8007fb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	099b      	lsrs	r3, r3, #6
 8007eea:	2200      	movs	r2, #0
 8007eec:	66bb      	str	r3, [r7, #104]	; 0x68
 8007eee:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007ef0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ef6:	663b      	str	r3, [r7, #96]	; 0x60
 8007ef8:	2300      	movs	r3, #0
 8007efa:	667b      	str	r3, [r7, #100]	; 0x64
 8007efc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8007f00:	4622      	mov	r2, r4
 8007f02:	462b      	mov	r3, r5
 8007f04:	f04f 0000 	mov.w	r0, #0
 8007f08:	f04f 0100 	mov.w	r1, #0
 8007f0c:	0159      	lsls	r1, r3, #5
 8007f0e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007f12:	0150      	lsls	r0, r2, #5
 8007f14:	4602      	mov	r2, r0
 8007f16:	460b      	mov	r3, r1
 8007f18:	4621      	mov	r1, r4
 8007f1a:	1a51      	subs	r1, r2, r1
 8007f1c:	61b9      	str	r1, [r7, #24]
 8007f1e:	4629      	mov	r1, r5
 8007f20:	eb63 0301 	sbc.w	r3, r3, r1
 8007f24:	61fb      	str	r3, [r7, #28]
 8007f26:	f04f 0200 	mov.w	r2, #0
 8007f2a:	f04f 0300 	mov.w	r3, #0
 8007f2e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007f32:	4659      	mov	r1, fp
 8007f34:	018b      	lsls	r3, r1, #6
 8007f36:	4651      	mov	r1, sl
 8007f38:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007f3c:	4651      	mov	r1, sl
 8007f3e:	018a      	lsls	r2, r1, #6
 8007f40:	4651      	mov	r1, sl
 8007f42:	ebb2 0801 	subs.w	r8, r2, r1
 8007f46:	4659      	mov	r1, fp
 8007f48:	eb63 0901 	sbc.w	r9, r3, r1
 8007f4c:	f04f 0200 	mov.w	r2, #0
 8007f50:	f04f 0300 	mov.w	r3, #0
 8007f54:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f58:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f5c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f60:	4690      	mov	r8, r2
 8007f62:	4699      	mov	r9, r3
 8007f64:	4623      	mov	r3, r4
 8007f66:	eb18 0303 	adds.w	r3, r8, r3
 8007f6a:	613b      	str	r3, [r7, #16]
 8007f6c:	462b      	mov	r3, r5
 8007f6e:	eb49 0303 	adc.w	r3, r9, r3
 8007f72:	617b      	str	r3, [r7, #20]
 8007f74:	f04f 0200 	mov.w	r2, #0
 8007f78:	f04f 0300 	mov.w	r3, #0
 8007f7c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007f80:	4629      	mov	r1, r5
 8007f82:	024b      	lsls	r3, r1, #9
 8007f84:	4621      	mov	r1, r4
 8007f86:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007f8a:	4621      	mov	r1, r4
 8007f8c:	024a      	lsls	r2, r1, #9
 8007f8e:	4610      	mov	r0, r2
 8007f90:	4619      	mov	r1, r3
 8007f92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007f96:	2200      	movs	r2, #0
 8007f98:	65bb      	str	r3, [r7, #88]	; 0x58
 8007f9a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8007f9c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007fa0:	f7f8 fe92 	bl	8000cc8 <__aeabi_uldivmod>
 8007fa4:	4602      	mov	r2, r0
 8007fa6:	460b      	mov	r3, r1
 8007fa8:	4613      	mov	r3, r2
 8007faa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007fae:	e065      	b.n	800807c <HAL_RCC_GetSysClockFreq+0x420>
 8007fb0:	40023800 	.word	0x40023800
 8007fb4:	00f42400 	.word	0x00f42400
 8007fb8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007fbc:	4b3d      	ldr	r3, [pc, #244]	; (80080b4 <HAL_RCC_GetSysClockFreq+0x458>)
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	099b      	lsrs	r3, r3, #6
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	4611      	mov	r1, r2
 8007fc8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007fcc:	653b      	str	r3, [r7, #80]	; 0x50
 8007fce:	2300      	movs	r3, #0
 8007fd0:	657b      	str	r3, [r7, #84]	; 0x54
 8007fd2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8007fd6:	4642      	mov	r2, r8
 8007fd8:	464b      	mov	r3, r9
 8007fda:	f04f 0000 	mov.w	r0, #0
 8007fde:	f04f 0100 	mov.w	r1, #0
 8007fe2:	0159      	lsls	r1, r3, #5
 8007fe4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007fe8:	0150      	lsls	r0, r2, #5
 8007fea:	4602      	mov	r2, r0
 8007fec:	460b      	mov	r3, r1
 8007fee:	4641      	mov	r1, r8
 8007ff0:	1a51      	subs	r1, r2, r1
 8007ff2:	60b9      	str	r1, [r7, #8]
 8007ff4:	4649      	mov	r1, r9
 8007ff6:	eb63 0301 	sbc.w	r3, r3, r1
 8007ffa:	60fb      	str	r3, [r7, #12]
 8007ffc:	f04f 0200 	mov.w	r2, #0
 8008000:	f04f 0300 	mov.w	r3, #0
 8008004:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8008008:	4659      	mov	r1, fp
 800800a:	018b      	lsls	r3, r1, #6
 800800c:	4651      	mov	r1, sl
 800800e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008012:	4651      	mov	r1, sl
 8008014:	018a      	lsls	r2, r1, #6
 8008016:	4651      	mov	r1, sl
 8008018:	1a54      	subs	r4, r2, r1
 800801a:	4659      	mov	r1, fp
 800801c:	eb63 0501 	sbc.w	r5, r3, r1
 8008020:	f04f 0200 	mov.w	r2, #0
 8008024:	f04f 0300 	mov.w	r3, #0
 8008028:	00eb      	lsls	r3, r5, #3
 800802a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800802e:	00e2      	lsls	r2, r4, #3
 8008030:	4614      	mov	r4, r2
 8008032:	461d      	mov	r5, r3
 8008034:	4643      	mov	r3, r8
 8008036:	18e3      	adds	r3, r4, r3
 8008038:	603b      	str	r3, [r7, #0]
 800803a:	464b      	mov	r3, r9
 800803c:	eb45 0303 	adc.w	r3, r5, r3
 8008040:	607b      	str	r3, [r7, #4]
 8008042:	f04f 0200 	mov.w	r2, #0
 8008046:	f04f 0300 	mov.w	r3, #0
 800804a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800804e:	4629      	mov	r1, r5
 8008050:	028b      	lsls	r3, r1, #10
 8008052:	4621      	mov	r1, r4
 8008054:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008058:	4621      	mov	r1, r4
 800805a:	028a      	lsls	r2, r1, #10
 800805c:	4610      	mov	r0, r2
 800805e:	4619      	mov	r1, r3
 8008060:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008064:	2200      	movs	r2, #0
 8008066:	64bb      	str	r3, [r7, #72]	; 0x48
 8008068:	64fa      	str	r2, [r7, #76]	; 0x4c
 800806a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800806e:	f7f8 fe2b 	bl	8000cc8 <__aeabi_uldivmod>
 8008072:	4602      	mov	r2, r0
 8008074:	460b      	mov	r3, r1
 8008076:	4613      	mov	r3, r2
 8008078:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800807c:	4b0d      	ldr	r3, [pc, #52]	; (80080b4 <HAL_RCC_GetSysClockFreq+0x458>)
 800807e:	685b      	ldr	r3, [r3, #4]
 8008080:	0f1b      	lsrs	r3, r3, #28
 8008082:	f003 0307 	and.w	r3, r3, #7
 8008086:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800808a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800808e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008092:	fbb2 f3f3 	udiv	r3, r2, r3
 8008096:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800809a:	e003      	b.n	80080a4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800809c:	4b06      	ldr	r3, [pc, #24]	; (80080b8 <HAL_RCC_GetSysClockFreq+0x45c>)
 800809e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80080a2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80080a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	37b8      	adds	r7, #184	; 0xb8
 80080ac:	46bd      	mov	sp, r7
 80080ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80080b2:	bf00      	nop
 80080b4:	40023800 	.word	0x40023800
 80080b8:	00f42400 	.word	0x00f42400

080080bc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b086      	sub	sp, #24
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d101      	bne.n	80080ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80080ca:	2301      	movs	r3, #1
 80080cc:	e28d      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f003 0301 	and.w	r3, r3, #1
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	f000 8083 	beq.w	80081e2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80080dc:	4b94      	ldr	r3, [pc, #592]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 80080de:	689b      	ldr	r3, [r3, #8]
 80080e0:	f003 030c 	and.w	r3, r3, #12
 80080e4:	2b04      	cmp	r3, #4
 80080e6:	d019      	beq.n	800811c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80080e8:	4b91      	ldr	r3, [pc, #580]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 80080ea:	689b      	ldr	r3, [r3, #8]
 80080ec:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80080f0:	2b08      	cmp	r3, #8
 80080f2:	d106      	bne.n	8008102 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80080f4:	4b8e      	ldr	r3, [pc, #568]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 80080f6:	685b      	ldr	r3, [r3, #4]
 80080f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008100:	d00c      	beq.n	800811c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008102:	4b8b      	ldr	r3, [pc, #556]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800810a:	2b0c      	cmp	r3, #12
 800810c:	d112      	bne.n	8008134 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800810e:	4b88      	ldr	r3, [pc, #544]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008116:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800811a:	d10b      	bne.n	8008134 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800811c:	4b84      	ldr	r3, [pc, #528]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008124:	2b00      	cmp	r3, #0
 8008126:	d05b      	beq.n	80081e0 <HAL_RCC_OscConfig+0x124>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d157      	bne.n	80081e0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8008130:	2301      	movs	r3, #1
 8008132:	e25a      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800813c:	d106      	bne.n	800814c <HAL_RCC_OscConfig+0x90>
 800813e:	4b7c      	ldr	r3, [pc, #496]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a7b      	ldr	r2, [pc, #492]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008144:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008148:	6013      	str	r3, [r2, #0]
 800814a:	e01d      	b.n	8008188 <HAL_RCC_OscConfig+0xcc>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	685b      	ldr	r3, [r3, #4]
 8008150:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008154:	d10c      	bne.n	8008170 <HAL_RCC_OscConfig+0xb4>
 8008156:	4b76      	ldr	r3, [pc, #472]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4a75      	ldr	r2, [pc, #468]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 800815c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008160:	6013      	str	r3, [r2, #0]
 8008162:	4b73      	ldr	r3, [pc, #460]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4a72      	ldr	r2, [pc, #456]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008168:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800816c:	6013      	str	r3, [r2, #0]
 800816e:	e00b      	b.n	8008188 <HAL_RCC_OscConfig+0xcc>
 8008170:	4b6f      	ldr	r3, [pc, #444]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4a6e      	ldr	r2, [pc, #440]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008176:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800817a:	6013      	str	r3, [r2, #0]
 800817c:	4b6c      	ldr	r3, [pc, #432]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	4a6b      	ldr	r2, [pc, #428]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008182:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008186:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d013      	beq.n	80081b8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008190:	f7fd f90e 	bl	80053b0 <HAL_GetTick>
 8008194:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008196:	e008      	b.n	80081aa <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008198:	f7fd f90a 	bl	80053b0 <HAL_GetTick>
 800819c:	4602      	mov	r2, r0
 800819e:	693b      	ldr	r3, [r7, #16]
 80081a0:	1ad3      	subs	r3, r2, r3
 80081a2:	2b64      	cmp	r3, #100	; 0x64
 80081a4:	d901      	bls.n	80081aa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80081a6:	2303      	movs	r3, #3
 80081a8:	e21f      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081aa:	4b61      	ldr	r3, [pc, #388]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d0f0      	beq.n	8008198 <HAL_RCC_OscConfig+0xdc>
 80081b6:	e014      	b.n	80081e2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081b8:	f7fd f8fa 	bl	80053b0 <HAL_GetTick>
 80081bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081be:	e008      	b.n	80081d2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80081c0:	f7fd f8f6 	bl	80053b0 <HAL_GetTick>
 80081c4:	4602      	mov	r2, r0
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	1ad3      	subs	r3, r2, r3
 80081ca:	2b64      	cmp	r3, #100	; 0x64
 80081cc:	d901      	bls.n	80081d2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80081ce:	2303      	movs	r3, #3
 80081d0:	e20b      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081d2:	4b57      	ldr	r3, [pc, #348]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d1f0      	bne.n	80081c0 <HAL_RCC_OscConfig+0x104>
 80081de:	e000      	b.n	80081e2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f003 0302 	and.w	r3, r3, #2
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d06f      	beq.n	80082ce <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80081ee:	4b50      	ldr	r3, [pc, #320]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 80081f0:	689b      	ldr	r3, [r3, #8]
 80081f2:	f003 030c 	and.w	r3, r3, #12
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d017      	beq.n	800822a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80081fa:	4b4d      	ldr	r3, [pc, #308]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 80081fc:	689b      	ldr	r3, [r3, #8]
 80081fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008202:	2b08      	cmp	r3, #8
 8008204:	d105      	bne.n	8008212 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008206:	4b4a      	ldr	r3, [pc, #296]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008208:	685b      	ldr	r3, [r3, #4]
 800820a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800820e:	2b00      	cmp	r3, #0
 8008210:	d00b      	beq.n	800822a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008212:	4b47      	ldr	r3, [pc, #284]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800821a:	2b0c      	cmp	r3, #12
 800821c:	d11c      	bne.n	8008258 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800821e:	4b44      	ldr	r3, [pc, #272]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008226:	2b00      	cmp	r3, #0
 8008228:	d116      	bne.n	8008258 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800822a:	4b41      	ldr	r3, [pc, #260]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f003 0302 	and.w	r3, r3, #2
 8008232:	2b00      	cmp	r3, #0
 8008234:	d005      	beq.n	8008242 <HAL_RCC_OscConfig+0x186>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	68db      	ldr	r3, [r3, #12]
 800823a:	2b01      	cmp	r3, #1
 800823c:	d001      	beq.n	8008242 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800823e:	2301      	movs	r3, #1
 8008240:	e1d3      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008242:	4b3b      	ldr	r3, [pc, #236]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	691b      	ldr	r3, [r3, #16]
 800824e:	00db      	lsls	r3, r3, #3
 8008250:	4937      	ldr	r1, [pc, #220]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008252:	4313      	orrs	r3, r2
 8008254:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008256:	e03a      	b.n	80082ce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	68db      	ldr	r3, [r3, #12]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d020      	beq.n	80082a2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008260:	4b34      	ldr	r3, [pc, #208]	; (8008334 <HAL_RCC_OscConfig+0x278>)
 8008262:	2201      	movs	r2, #1
 8008264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008266:	f7fd f8a3 	bl	80053b0 <HAL_GetTick>
 800826a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800826c:	e008      	b.n	8008280 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800826e:	f7fd f89f 	bl	80053b0 <HAL_GetTick>
 8008272:	4602      	mov	r2, r0
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	1ad3      	subs	r3, r2, r3
 8008278:	2b02      	cmp	r3, #2
 800827a:	d901      	bls.n	8008280 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800827c:	2303      	movs	r3, #3
 800827e:	e1b4      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008280:	4b2b      	ldr	r3, [pc, #172]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f003 0302 	and.w	r3, r3, #2
 8008288:	2b00      	cmp	r3, #0
 800828a:	d0f0      	beq.n	800826e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800828c:	4b28      	ldr	r3, [pc, #160]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	691b      	ldr	r3, [r3, #16]
 8008298:	00db      	lsls	r3, r3, #3
 800829a:	4925      	ldr	r1, [pc, #148]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 800829c:	4313      	orrs	r3, r2
 800829e:	600b      	str	r3, [r1, #0]
 80082a0:	e015      	b.n	80082ce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80082a2:	4b24      	ldr	r3, [pc, #144]	; (8008334 <HAL_RCC_OscConfig+0x278>)
 80082a4:	2200      	movs	r2, #0
 80082a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082a8:	f7fd f882 	bl	80053b0 <HAL_GetTick>
 80082ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082ae:	e008      	b.n	80082c2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80082b0:	f7fd f87e 	bl	80053b0 <HAL_GetTick>
 80082b4:	4602      	mov	r2, r0
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	1ad3      	subs	r3, r2, r3
 80082ba:	2b02      	cmp	r3, #2
 80082bc:	d901      	bls.n	80082c2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80082be:	2303      	movs	r3, #3
 80082c0:	e193      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082c2:	4b1b      	ldr	r3, [pc, #108]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f003 0302 	and.w	r3, r3, #2
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d1f0      	bne.n	80082b0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f003 0308 	and.w	r3, r3, #8
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d036      	beq.n	8008348 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	695b      	ldr	r3, [r3, #20]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d016      	beq.n	8008310 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80082e2:	4b15      	ldr	r3, [pc, #84]	; (8008338 <HAL_RCC_OscConfig+0x27c>)
 80082e4:	2201      	movs	r2, #1
 80082e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082e8:	f7fd f862 	bl	80053b0 <HAL_GetTick>
 80082ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80082ee:	e008      	b.n	8008302 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80082f0:	f7fd f85e 	bl	80053b0 <HAL_GetTick>
 80082f4:	4602      	mov	r2, r0
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	1ad3      	subs	r3, r2, r3
 80082fa:	2b02      	cmp	r3, #2
 80082fc:	d901      	bls.n	8008302 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80082fe:	2303      	movs	r3, #3
 8008300:	e173      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008302:	4b0b      	ldr	r3, [pc, #44]	; (8008330 <HAL_RCC_OscConfig+0x274>)
 8008304:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008306:	f003 0302 	and.w	r3, r3, #2
 800830a:	2b00      	cmp	r3, #0
 800830c:	d0f0      	beq.n	80082f0 <HAL_RCC_OscConfig+0x234>
 800830e:	e01b      	b.n	8008348 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008310:	4b09      	ldr	r3, [pc, #36]	; (8008338 <HAL_RCC_OscConfig+0x27c>)
 8008312:	2200      	movs	r2, #0
 8008314:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008316:	f7fd f84b 	bl	80053b0 <HAL_GetTick>
 800831a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800831c:	e00e      	b.n	800833c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800831e:	f7fd f847 	bl	80053b0 <HAL_GetTick>
 8008322:	4602      	mov	r2, r0
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	1ad3      	subs	r3, r2, r3
 8008328:	2b02      	cmp	r3, #2
 800832a:	d907      	bls.n	800833c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800832c:	2303      	movs	r3, #3
 800832e:	e15c      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
 8008330:	40023800 	.word	0x40023800
 8008334:	42470000 	.word	0x42470000
 8008338:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800833c:	4b8a      	ldr	r3, [pc, #552]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 800833e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008340:	f003 0302 	and.w	r3, r3, #2
 8008344:	2b00      	cmp	r3, #0
 8008346:	d1ea      	bne.n	800831e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f003 0304 	and.w	r3, r3, #4
 8008350:	2b00      	cmp	r3, #0
 8008352:	f000 8097 	beq.w	8008484 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008356:	2300      	movs	r3, #0
 8008358:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800835a:	4b83      	ldr	r3, [pc, #524]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 800835c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800835e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008362:	2b00      	cmp	r3, #0
 8008364:	d10f      	bne.n	8008386 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008366:	2300      	movs	r3, #0
 8008368:	60bb      	str	r3, [r7, #8]
 800836a:	4b7f      	ldr	r3, [pc, #508]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 800836c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800836e:	4a7e      	ldr	r2, [pc, #504]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 8008370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008374:	6413      	str	r3, [r2, #64]	; 0x40
 8008376:	4b7c      	ldr	r3, [pc, #496]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 8008378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800837a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800837e:	60bb      	str	r3, [r7, #8]
 8008380:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008382:	2301      	movs	r3, #1
 8008384:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008386:	4b79      	ldr	r3, [pc, #484]	; (800856c <HAL_RCC_OscConfig+0x4b0>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800838e:	2b00      	cmp	r3, #0
 8008390:	d118      	bne.n	80083c4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008392:	4b76      	ldr	r3, [pc, #472]	; (800856c <HAL_RCC_OscConfig+0x4b0>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a75      	ldr	r2, [pc, #468]	; (800856c <HAL_RCC_OscConfig+0x4b0>)
 8008398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800839c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800839e:	f7fd f807 	bl	80053b0 <HAL_GetTick>
 80083a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083a4:	e008      	b.n	80083b8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083a6:	f7fd f803 	bl	80053b0 <HAL_GetTick>
 80083aa:	4602      	mov	r2, r0
 80083ac:	693b      	ldr	r3, [r7, #16]
 80083ae:	1ad3      	subs	r3, r2, r3
 80083b0:	2b02      	cmp	r3, #2
 80083b2:	d901      	bls.n	80083b8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80083b4:	2303      	movs	r3, #3
 80083b6:	e118      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083b8:	4b6c      	ldr	r3, [pc, #432]	; (800856c <HAL_RCC_OscConfig+0x4b0>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d0f0      	beq.n	80083a6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	689b      	ldr	r3, [r3, #8]
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	d106      	bne.n	80083da <HAL_RCC_OscConfig+0x31e>
 80083cc:	4b66      	ldr	r3, [pc, #408]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 80083ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083d0:	4a65      	ldr	r2, [pc, #404]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 80083d2:	f043 0301 	orr.w	r3, r3, #1
 80083d6:	6713      	str	r3, [r2, #112]	; 0x70
 80083d8:	e01c      	b.n	8008414 <HAL_RCC_OscConfig+0x358>
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	689b      	ldr	r3, [r3, #8]
 80083de:	2b05      	cmp	r3, #5
 80083e0:	d10c      	bne.n	80083fc <HAL_RCC_OscConfig+0x340>
 80083e2:	4b61      	ldr	r3, [pc, #388]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 80083e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083e6:	4a60      	ldr	r2, [pc, #384]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 80083e8:	f043 0304 	orr.w	r3, r3, #4
 80083ec:	6713      	str	r3, [r2, #112]	; 0x70
 80083ee:	4b5e      	ldr	r3, [pc, #376]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 80083f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083f2:	4a5d      	ldr	r2, [pc, #372]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 80083f4:	f043 0301 	orr.w	r3, r3, #1
 80083f8:	6713      	str	r3, [r2, #112]	; 0x70
 80083fa:	e00b      	b.n	8008414 <HAL_RCC_OscConfig+0x358>
 80083fc:	4b5a      	ldr	r3, [pc, #360]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 80083fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008400:	4a59      	ldr	r2, [pc, #356]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 8008402:	f023 0301 	bic.w	r3, r3, #1
 8008406:	6713      	str	r3, [r2, #112]	; 0x70
 8008408:	4b57      	ldr	r3, [pc, #348]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 800840a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800840c:	4a56      	ldr	r2, [pc, #344]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 800840e:	f023 0304 	bic.w	r3, r3, #4
 8008412:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d015      	beq.n	8008448 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800841c:	f7fc ffc8 	bl	80053b0 <HAL_GetTick>
 8008420:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008422:	e00a      	b.n	800843a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008424:	f7fc ffc4 	bl	80053b0 <HAL_GetTick>
 8008428:	4602      	mov	r2, r0
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	1ad3      	subs	r3, r2, r3
 800842e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008432:	4293      	cmp	r3, r2
 8008434:	d901      	bls.n	800843a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8008436:	2303      	movs	r3, #3
 8008438:	e0d7      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800843a:	4b4b      	ldr	r3, [pc, #300]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 800843c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800843e:	f003 0302 	and.w	r3, r3, #2
 8008442:	2b00      	cmp	r3, #0
 8008444:	d0ee      	beq.n	8008424 <HAL_RCC_OscConfig+0x368>
 8008446:	e014      	b.n	8008472 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008448:	f7fc ffb2 	bl	80053b0 <HAL_GetTick>
 800844c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800844e:	e00a      	b.n	8008466 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008450:	f7fc ffae 	bl	80053b0 <HAL_GetTick>
 8008454:	4602      	mov	r2, r0
 8008456:	693b      	ldr	r3, [r7, #16]
 8008458:	1ad3      	subs	r3, r2, r3
 800845a:	f241 3288 	movw	r2, #5000	; 0x1388
 800845e:	4293      	cmp	r3, r2
 8008460:	d901      	bls.n	8008466 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8008462:	2303      	movs	r3, #3
 8008464:	e0c1      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008466:	4b40      	ldr	r3, [pc, #256]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 8008468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800846a:	f003 0302 	and.w	r3, r3, #2
 800846e:	2b00      	cmp	r3, #0
 8008470:	d1ee      	bne.n	8008450 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008472:	7dfb      	ldrb	r3, [r7, #23]
 8008474:	2b01      	cmp	r3, #1
 8008476:	d105      	bne.n	8008484 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008478:	4b3b      	ldr	r3, [pc, #236]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 800847a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800847c:	4a3a      	ldr	r2, [pc, #232]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 800847e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008482:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	699b      	ldr	r3, [r3, #24]
 8008488:	2b00      	cmp	r3, #0
 800848a:	f000 80ad 	beq.w	80085e8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800848e:	4b36      	ldr	r3, [pc, #216]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 8008490:	689b      	ldr	r3, [r3, #8]
 8008492:	f003 030c 	and.w	r3, r3, #12
 8008496:	2b08      	cmp	r3, #8
 8008498:	d060      	beq.n	800855c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	699b      	ldr	r3, [r3, #24]
 800849e:	2b02      	cmp	r3, #2
 80084a0:	d145      	bne.n	800852e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80084a2:	4b33      	ldr	r3, [pc, #204]	; (8008570 <HAL_RCC_OscConfig+0x4b4>)
 80084a4:	2200      	movs	r2, #0
 80084a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084a8:	f7fc ff82 	bl	80053b0 <HAL_GetTick>
 80084ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084ae:	e008      	b.n	80084c2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80084b0:	f7fc ff7e 	bl	80053b0 <HAL_GetTick>
 80084b4:	4602      	mov	r2, r0
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	1ad3      	subs	r3, r2, r3
 80084ba:	2b02      	cmp	r3, #2
 80084bc:	d901      	bls.n	80084c2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80084be:	2303      	movs	r3, #3
 80084c0:	e093      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084c2:	4b29      	ldr	r3, [pc, #164]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d1f0      	bne.n	80084b0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	69da      	ldr	r2, [r3, #28]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6a1b      	ldr	r3, [r3, #32]
 80084d6:	431a      	orrs	r2, r3
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084dc:	019b      	lsls	r3, r3, #6
 80084de:	431a      	orrs	r2, r3
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084e4:	085b      	lsrs	r3, r3, #1
 80084e6:	3b01      	subs	r3, #1
 80084e8:	041b      	lsls	r3, r3, #16
 80084ea:	431a      	orrs	r2, r3
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084f0:	061b      	lsls	r3, r3, #24
 80084f2:	431a      	orrs	r2, r3
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084f8:	071b      	lsls	r3, r3, #28
 80084fa:	491b      	ldr	r1, [pc, #108]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 80084fc:	4313      	orrs	r3, r2
 80084fe:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008500:	4b1b      	ldr	r3, [pc, #108]	; (8008570 <HAL_RCC_OscConfig+0x4b4>)
 8008502:	2201      	movs	r2, #1
 8008504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008506:	f7fc ff53 	bl	80053b0 <HAL_GetTick>
 800850a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800850c:	e008      	b.n	8008520 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800850e:	f7fc ff4f 	bl	80053b0 <HAL_GetTick>
 8008512:	4602      	mov	r2, r0
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	1ad3      	subs	r3, r2, r3
 8008518:	2b02      	cmp	r3, #2
 800851a:	d901      	bls.n	8008520 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800851c:	2303      	movs	r3, #3
 800851e:	e064      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008520:	4b11      	ldr	r3, [pc, #68]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008528:	2b00      	cmp	r3, #0
 800852a:	d0f0      	beq.n	800850e <HAL_RCC_OscConfig+0x452>
 800852c:	e05c      	b.n	80085e8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800852e:	4b10      	ldr	r3, [pc, #64]	; (8008570 <HAL_RCC_OscConfig+0x4b4>)
 8008530:	2200      	movs	r2, #0
 8008532:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008534:	f7fc ff3c 	bl	80053b0 <HAL_GetTick>
 8008538:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800853a:	e008      	b.n	800854e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800853c:	f7fc ff38 	bl	80053b0 <HAL_GetTick>
 8008540:	4602      	mov	r2, r0
 8008542:	693b      	ldr	r3, [r7, #16]
 8008544:	1ad3      	subs	r3, r2, r3
 8008546:	2b02      	cmp	r3, #2
 8008548:	d901      	bls.n	800854e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800854a:	2303      	movs	r3, #3
 800854c:	e04d      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800854e:	4b06      	ldr	r3, [pc, #24]	; (8008568 <HAL_RCC_OscConfig+0x4ac>)
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008556:	2b00      	cmp	r3, #0
 8008558:	d1f0      	bne.n	800853c <HAL_RCC_OscConfig+0x480>
 800855a:	e045      	b.n	80085e8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	699b      	ldr	r3, [r3, #24]
 8008560:	2b01      	cmp	r3, #1
 8008562:	d107      	bne.n	8008574 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008564:	2301      	movs	r3, #1
 8008566:	e040      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
 8008568:	40023800 	.word	0x40023800
 800856c:	40007000 	.word	0x40007000
 8008570:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008574:	4b1f      	ldr	r3, [pc, #124]	; (80085f4 <HAL_RCC_OscConfig+0x538>)
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	699b      	ldr	r3, [r3, #24]
 800857e:	2b01      	cmp	r3, #1
 8008580:	d030      	beq.n	80085e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800858c:	429a      	cmp	r2, r3
 800858e:	d129      	bne.n	80085e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800859a:	429a      	cmp	r2, r3
 800859c:	d122      	bne.n	80085e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800859e:	68fa      	ldr	r2, [r7, #12]
 80085a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80085a4:	4013      	ands	r3, r2
 80085a6:	687a      	ldr	r2, [r7, #4]
 80085a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80085aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d119      	bne.n	80085e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085ba:	085b      	lsrs	r3, r3, #1
 80085bc:	3b01      	subs	r3, #1
 80085be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d10f      	bne.n	80085e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d107      	bne.n	80085e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085de:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80085e0:	429a      	cmp	r2, r3
 80085e2:	d001      	beq.n	80085e8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80085e4:	2301      	movs	r3, #1
 80085e6:	e000      	b.n	80085ea <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80085e8:	2300      	movs	r3, #0
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3718      	adds	r7, #24
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}
 80085f2:	bf00      	nop
 80085f4:	40023800 	.word	0x40023800

080085f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b082      	sub	sp, #8
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d101      	bne.n	800860a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008606:	2301      	movs	r3, #1
 8008608:	e07b      	b.n	8008702 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800860e:	2b00      	cmp	r3, #0
 8008610:	d108      	bne.n	8008624 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800861a:	d009      	beq.n	8008630 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	61da      	str	r2, [r3, #28]
 8008622:	e005      	b.n	8008630 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2200      	movs	r2, #0
 8008628:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2200      	movs	r2, #0
 800862e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2200      	movs	r2, #0
 8008634:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800863c:	b2db      	uxtb	r3, r3
 800863e:	2b00      	cmp	r3, #0
 8008640:	d106      	bne.n	8008650 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2200      	movs	r2, #0
 8008646:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f7fc f86a 	bl	8004724 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2202      	movs	r2, #2
 8008654:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	681a      	ldr	r2, [r3, #0]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008666:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	685b      	ldr	r3, [r3, #4]
 800866c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	689b      	ldr	r3, [r3, #8]
 8008674:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008678:	431a      	orrs	r2, r3
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	68db      	ldr	r3, [r3, #12]
 800867e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008682:	431a      	orrs	r2, r3
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	691b      	ldr	r3, [r3, #16]
 8008688:	f003 0302 	and.w	r3, r3, #2
 800868c:	431a      	orrs	r2, r3
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	695b      	ldr	r3, [r3, #20]
 8008692:	f003 0301 	and.w	r3, r3, #1
 8008696:	431a      	orrs	r2, r3
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	699b      	ldr	r3, [r3, #24]
 800869c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80086a0:	431a      	orrs	r2, r3
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	69db      	ldr	r3, [r3, #28]
 80086a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80086aa:	431a      	orrs	r2, r3
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6a1b      	ldr	r3, [r3, #32]
 80086b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086b4:	ea42 0103 	orr.w	r1, r2, r3
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086bc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	430a      	orrs	r2, r1
 80086c6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	699b      	ldr	r3, [r3, #24]
 80086cc:	0c1b      	lsrs	r3, r3, #16
 80086ce:	f003 0104 	and.w	r1, r3, #4
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086d6:	f003 0210 	and.w	r2, r3, #16
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	430a      	orrs	r2, r1
 80086e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	69da      	ldr	r2, [r3, #28]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80086f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2200      	movs	r2, #0
 80086f6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2201      	movs	r2, #1
 80086fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008700:	2300      	movs	r3, #0
}
 8008702:	4618      	mov	r0, r3
 8008704:	3708      	adds	r7, #8
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}

0800870a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800870a:	b580      	push	{r7, lr}
 800870c:	b088      	sub	sp, #32
 800870e:	af00      	add	r7, sp, #0
 8008710:	60f8      	str	r0, [r7, #12]
 8008712:	60b9      	str	r1, [r7, #8]
 8008714:	603b      	str	r3, [r7, #0]
 8008716:	4613      	mov	r3, r2
 8008718:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800871a:	2300      	movs	r3, #0
 800871c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008724:	2b01      	cmp	r3, #1
 8008726:	d101      	bne.n	800872c <HAL_SPI_Transmit+0x22>
 8008728:	2302      	movs	r3, #2
 800872a:	e126      	b.n	800897a <HAL_SPI_Transmit+0x270>
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	2201      	movs	r2, #1
 8008730:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008734:	f7fc fe3c 	bl	80053b0 <HAL_GetTick>
 8008738:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800873a:	88fb      	ldrh	r3, [r7, #6]
 800873c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008744:	b2db      	uxtb	r3, r3
 8008746:	2b01      	cmp	r3, #1
 8008748:	d002      	beq.n	8008750 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800874a:	2302      	movs	r3, #2
 800874c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800874e:	e10b      	b.n	8008968 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d002      	beq.n	800875c <HAL_SPI_Transmit+0x52>
 8008756:	88fb      	ldrh	r3, [r7, #6]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d102      	bne.n	8008762 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800875c:	2301      	movs	r3, #1
 800875e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008760:	e102      	b.n	8008968 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	2203      	movs	r2, #3
 8008766:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	2200      	movs	r2, #0
 800876e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	68ba      	ldr	r2, [r7, #8]
 8008774:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	88fa      	ldrh	r2, [r7, #6]
 800877a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	88fa      	ldrh	r2, [r7, #6]
 8008780:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	2200      	movs	r2, #0
 8008786:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	2200      	movs	r2, #0
 800878c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2200      	movs	r2, #0
 8008792:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2200      	movs	r2, #0
 8008798:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2200      	movs	r2, #0
 800879e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	689b      	ldr	r3, [r3, #8]
 80087a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087a8:	d10f      	bne.n	80087ca <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	681a      	ldr	r2, [r3, #0]
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80087b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	681a      	ldr	r2, [r3, #0]
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80087c8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087d4:	2b40      	cmp	r3, #64	; 0x40
 80087d6:	d007      	beq.n	80087e8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	681a      	ldr	r2, [r3, #0]
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80087e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	68db      	ldr	r3, [r3, #12]
 80087ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80087f0:	d14b      	bne.n	800888a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	685b      	ldr	r3, [r3, #4]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d002      	beq.n	8008800 <HAL_SPI_Transmit+0xf6>
 80087fa:	8afb      	ldrh	r3, [r7, #22]
 80087fc:	2b01      	cmp	r3, #1
 80087fe:	d13e      	bne.n	800887e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008804:	881a      	ldrh	r2, [r3, #0]
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008810:	1c9a      	adds	r2, r3, #2
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800881a:	b29b      	uxth	r3, r3
 800881c:	3b01      	subs	r3, #1
 800881e:	b29a      	uxth	r2, r3
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008824:	e02b      	b.n	800887e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	689b      	ldr	r3, [r3, #8]
 800882c:	f003 0302 	and.w	r3, r3, #2
 8008830:	2b02      	cmp	r3, #2
 8008832:	d112      	bne.n	800885a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008838:	881a      	ldrh	r2, [r3, #0]
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008844:	1c9a      	adds	r2, r3, #2
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800884e:	b29b      	uxth	r3, r3
 8008850:	3b01      	subs	r3, #1
 8008852:	b29a      	uxth	r2, r3
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	86da      	strh	r2, [r3, #54]	; 0x36
 8008858:	e011      	b.n	800887e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800885a:	f7fc fda9 	bl	80053b0 <HAL_GetTick>
 800885e:	4602      	mov	r2, r0
 8008860:	69bb      	ldr	r3, [r7, #24]
 8008862:	1ad3      	subs	r3, r2, r3
 8008864:	683a      	ldr	r2, [r7, #0]
 8008866:	429a      	cmp	r2, r3
 8008868:	d803      	bhi.n	8008872 <HAL_SPI_Transmit+0x168>
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008870:	d102      	bne.n	8008878 <HAL_SPI_Transmit+0x16e>
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d102      	bne.n	800887e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8008878:	2303      	movs	r3, #3
 800887a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800887c:	e074      	b.n	8008968 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008882:	b29b      	uxth	r3, r3
 8008884:	2b00      	cmp	r3, #0
 8008886:	d1ce      	bne.n	8008826 <HAL_SPI_Transmit+0x11c>
 8008888:	e04c      	b.n	8008924 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d002      	beq.n	8008898 <HAL_SPI_Transmit+0x18e>
 8008892:	8afb      	ldrh	r3, [r7, #22]
 8008894:	2b01      	cmp	r3, #1
 8008896:	d140      	bne.n	800891a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	330c      	adds	r3, #12
 80088a2:	7812      	ldrb	r2, [r2, #0]
 80088a4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088aa:	1c5a      	adds	r2, r3, #1
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80088b4:	b29b      	uxth	r3, r3
 80088b6:	3b01      	subs	r3, #1
 80088b8:	b29a      	uxth	r2, r3
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80088be:	e02c      	b.n	800891a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	689b      	ldr	r3, [r3, #8]
 80088c6:	f003 0302 	and.w	r3, r3, #2
 80088ca:	2b02      	cmp	r3, #2
 80088cc:	d113      	bne.n	80088f6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	330c      	adds	r3, #12
 80088d8:	7812      	ldrb	r2, [r2, #0]
 80088da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088e0:	1c5a      	adds	r2, r3, #1
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80088ea:	b29b      	uxth	r3, r3
 80088ec:	3b01      	subs	r3, #1
 80088ee:	b29a      	uxth	r2, r3
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	86da      	strh	r2, [r3, #54]	; 0x36
 80088f4:	e011      	b.n	800891a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80088f6:	f7fc fd5b 	bl	80053b0 <HAL_GetTick>
 80088fa:	4602      	mov	r2, r0
 80088fc:	69bb      	ldr	r3, [r7, #24]
 80088fe:	1ad3      	subs	r3, r2, r3
 8008900:	683a      	ldr	r2, [r7, #0]
 8008902:	429a      	cmp	r2, r3
 8008904:	d803      	bhi.n	800890e <HAL_SPI_Transmit+0x204>
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800890c:	d102      	bne.n	8008914 <HAL_SPI_Transmit+0x20a>
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d102      	bne.n	800891a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8008914:	2303      	movs	r3, #3
 8008916:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008918:	e026      	b.n	8008968 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800891e:	b29b      	uxth	r3, r3
 8008920:	2b00      	cmp	r3, #0
 8008922:	d1cd      	bne.n	80088c0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008924:	69ba      	ldr	r2, [r7, #24]
 8008926:	6839      	ldr	r1, [r7, #0]
 8008928:	68f8      	ldr	r0, [r7, #12]
 800892a:	f000 fbcb 	bl	80090c4 <SPI_EndRxTxTransaction>
 800892e:	4603      	mov	r3, r0
 8008930:	2b00      	cmp	r3, #0
 8008932:	d002      	beq.n	800893a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2220      	movs	r2, #32
 8008938:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	689b      	ldr	r3, [r3, #8]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d10a      	bne.n	8008958 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008942:	2300      	movs	r3, #0
 8008944:	613b      	str	r3, [r7, #16]
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	68db      	ldr	r3, [r3, #12]
 800894c:	613b      	str	r3, [r7, #16]
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	689b      	ldr	r3, [r3, #8]
 8008954:	613b      	str	r3, [r7, #16]
 8008956:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800895c:	2b00      	cmp	r3, #0
 800895e:	d002      	beq.n	8008966 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8008960:	2301      	movs	r3, #1
 8008962:	77fb      	strb	r3, [r7, #31]
 8008964:	e000      	b.n	8008968 <HAL_SPI_Transmit+0x25e>
  }

error:
 8008966:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2201      	movs	r2, #1
 800896c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	2200      	movs	r2, #0
 8008974:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008978:	7ffb      	ldrb	r3, [r7, #31]
}
 800897a:	4618      	mov	r0, r3
 800897c:	3720      	adds	r7, #32
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}

08008982 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008982:	b580      	push	{r7, lr}
 8008984:	b088      	sub	sp, #32
 8008986:	af02      	add	r7, sp, #8
 8008988:	60f8      	str	r0, [r7, #12]
 800898a:	60b9      	str	r1, [r7, #8]
 800898c:	603b      	str	r3, [r7, #0]
 800898e:	4613      	mov	r3, r2
 8008990:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008992:	2300      	movs	r3, #0
 8008994:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800899e:	d112      	bne.n	80089c6 <HAL_SPI_Receive+0x44>
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	689b      	ldr	r3, [r3, #8]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d10e      	bne.n	80089c6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2204      	movs	r2, #4
 80089ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80089b0:	88fa      	ldrh	r2, [r7, #6]
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	9300      	str	r3, [sp, #0]
 80089b6:	4613      	mov	r3, r2
 80089b8:	68ba      	ldr	r2, [r7, #8]
 80089ba:	68b9      	ldr	r1, [r7, #8]
 80089bc:	68f8      	ldr	r0, [r7, #12]
 80089be:	f000 f8f1 	bl	8008ba4 <HAL_SPI_TransmitReceive>
 80089c2:	4603      	mov	r3, r0
 80089c4:	e0ea      	b.n	8008b9c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80089cc:	2b01      	cmp	r3, #1
 80089ce:	d101      	bne.n	80089d4 <HAL_SPI_Receive+0x52>
 80089d0:	2302      	movs	r3, #2
 80089d2:	e0e3      	b.n	8008b9c <HAL_SPI_Receive+0x21a>
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2201      	movs	r2, #1
 80089d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80089dc:	f7fc fce8 	bl	80053b0 <HAL_GetTick>
 80089e0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80089e8:	b2db      	uxtb	r3, r3
 80089ea:	2b01      	cmp	r3, #1
 80089ec:	d002      	beq.n	80089f4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80089ee:	2302      	movs	r3, #2
 80089f0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80089f2:	e0ca      	b.n	8008b8a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d002      	beq.n	8008a00 <HAL_SPI_Receive+0x7e>
 80089fa:	88fb      	ldrh	r3, [r7, #6]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d102      	bne.n	8008a06 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008a00:	2301      	movs	r3, #1
 8008a02:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008a04:	e0c1      	b.n	8008b8a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2204      	movs	r2, #4
 8008a0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2200      	movs	r2, #0
 8008a12:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	68ba      	ldr	r2, [r7, #8]
 8008a18:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	88fa      	ldrh	r2, [r7, #6]
 8008a1e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	88fa      	ldrh	r2, [r7, #6]
 8008a24:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	2200      	movs	r2, #0
 8008a36:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2200      	movs	r2, #0
 8008a42:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	689b      	ldr	r3, [r3, #8]
 8008a48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a4c:	d10f      	bne.n	8008a6e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	681a      	ldr	r2, [r3, #0]
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a5c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	681a      	ldr	r2, [r3, #0]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008a6c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a78:	2b40      	cmp	r3, #64	; 0x40
 8008a7a:	d007      	beq.n	8008a8c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	681a      	ldr	r2, [r3, #0]
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008a8a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	68db      	ldr	r3, [r3, #12]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d162      	bne.n	8008b5a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008a94:	e02e      	b.n	8008af4 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	689b      	ldr	r3, [r3, #8]
 8008a9c:	f003 0301 	and.w	r3, r3, #1
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	d115      	bne.n	8008ad0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f103 020c 	add.w	r2, r3, #12
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ab0:	7812      	ldrb	r2, [r2, #0]
 8008ab2:	b2d2      	uxtb	r2, r2
 8008ab4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aba:	1c5a      	adds	r2, r3, #1
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ac4:	b29b      	uxth	r3, r3
 8008ac6:	3b01      	subs	r3, #1
 8008ac8:	b29a      	uxth	r2, r3
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008ace:	e011      	b.n	8008af4 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ad0:	f7fc fc6e 	bl	80053b0 <HAL_GetTick>
 8008ad4:	4602      	mov	r2, r0
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	1ad3      	subs	r3, r2, r3
 8008ada:	683a      	ldr	r2, [r7, #0]
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d803      	bhi.n	8008ae8 <HAL_SPI_Receive+0x166>
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ae6:	d102      	bne.n	8008aee <HAL_SPI_Receive+0x16c>
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d102      	bne.n	8008af4 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8008aee:	2303      	movs	r3, #3
 8008af0:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008af2:	e04a      	b.n	8008b8a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008af8:	b29b      	uxth	r3, r3
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d1cb      	bne.n	8008a96 <HAL_SPI_Receive+0x114>
 8008afe:	e031      	b.n	8008b64 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	689b      	ldr	r3, [r3, #8]
 8008b06:	f003 0301 	and.w	r3, r3, #1
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d113      	bne.n	8008b36 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	68da      	ldr	r2, [r3, #12]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b18:	b292      	uxth	r2, r2
 8008b1a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b20:	1c9a      	adds	r2, r3, #2
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b2a:	b29b      	uxth	r3, r3
 8008b2c:	3b01      	subs	r3, #1
 8008b2e:	b29a      	uxth	r2, r3
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008b34:	e011      	b.n	8008b5a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b36:	f7fc fc3b 	bl	80053b0 <HAL_GetTick>
 8008b3a:	4602      	mov	r2, r0
 8008b3c:	693b      	ldr	r3, [r7, #16]
 8008b3e:	1ad3      	subs	r3, r2, r3
 8008b40:	683a      	ldr	r2, [r7, #0]
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d803      	bhi.n	8008b4e <HAL_SPI_Receive+0x1cc>
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b4c:	d102      	bne.n	8008b54 <HAL_SPI_Receive+0x1d2>
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d102      	bne.n	8008b5a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8008b54:	2303      	movs	r3, #3
 8008b56:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008b58:	e017      	b.n	8008b8a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b5e:	b29b      	uxth	r3, r3
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d1cd      	bne.n	8008b00 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008b64:	693a      	ldr	r2, [r7, #16]
 8008b66:	6839      	ldr	r1, [r7, #0]
 8008b68:	68f8      	ldr	r0, [r7, #12]
 8008b6a:	f000 fa45 	bl	8008ff8 <SPI_EndRxTransaction>
 8008b6e:	4603      	mov	r3, r0
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d002      	beq.n	8008b7a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2220      	movs	r2, #32
 8008b78:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d002      	beq.n	8008b88 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8008b82:	2301      	movs	r3, #1
 8008b84:	75fb      	strb	r3, [r7, #23]
 8008b86:	e000      	b.n	8008b8a <HAL_SPI_Receive+0x208>
  }

error :
 8008b88:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	2201      	movs	r2, #1
 8008b8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	2200      	movs	r2, #0
 8008b96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008b9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	3718      	adds	r7, #24
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}

08008ba4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b08c      	sub	sp, #48	; 0x30
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	60f8      	str	r0, [r7, #12]
 8008bac:	60b9      	str	r1, [r7, #8]
 8008bae:	607a      	str	r2, [r7, #4]
 8008bb0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d101      	bne.n	8008bca <HAL_SPI_TransmitReceive+0x26>
 8008bc6:	2302      	movs	r3, #2
 8008bc8:	e18a      	b.n	8008ee0 <HAL_SPI_TransmitReceive+0x33c>
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	2201      	movs	r2, #1
 8008bce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008bd2:	f7fc fbed 	bl	80053b0 <HAL_GetTick>
 8008bd6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008bde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	685b      	ldr	r3, [r3, #4]
 8008be6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008be8:	887b      	ldrh	r3, [r7, #2]
 8008bea:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008bec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d00f      	beq.n	8008c14 <HAL_SPI_TransmitReceive+0x70>
 8008bf4:	69fb      	ldr	r3, [r7, #28]
 8008bf6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008bfa:	d107      	bne.n	8008c0c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	689b      	ldr	r3, [r3, #8]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d103      	bne.n	8008c0c <HAL_SPI_TransmitReceive+0x68>
 8008c04:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008c08:	2b04      	cmp	r3, #4
 8008c0a:	d003      	beq.n	8008c14 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008c0c:	2302      	movs	r3, #2
 8008c0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008c12:	e15b      	b.n	8008ecc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d005      	beq.n	8008c26 <HAL_SPI_TransmitReceive+0x82>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d002      	beq.n	8008c26 <HAL_SPI_TransmitReceive+0x82>
 8008c20:	887b      	ldrh	r3, [r7, #2]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d103      	bne.n	8008c2e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008c26:	2301      	movs	r3, #1
 8008c28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008c2c:	e14e      	b.n	8008ecc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008c34:	b2db      	uxtb	r3, r3
 8008c36:	2b04      	cmp	r3, #4
 8008c38:	d003      	beq.n	8008c42 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	2205      	movs	r2, #5
 8008c3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2200      	movs	r2, #0
 8008c46:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	687a      	ldr	r2, [r7, #4]
 8008c4c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	887a      	ldrh	r2, [r7, #2]
 8008c52:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	887a      	ldrh	r2, [r7, #2]
 8008c58:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	68ba      	ldr	r2, [r7, #8]
 8008c5e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	887a      	ldrh	r2, [r7, #2]
 8008c64:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	887a      	ldrh	r2, [r7, #2]
 8008c6a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2200      	movs	r2, #0
 8008c76:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c82:	2b40      	cmp	r3, #64	; 0x40
 8008c84:	d007      	beq.n	8008c96 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	681a      	ldr	r2, [r3, #0]
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c94:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	68db      	ldr	r3, [r3, #12]
 8008c9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c9e:	d178      	bne.n	8008d92 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d002      	beq.n	8008cae <HAL_SPI_TransmitReceive+0x10a>
 8008ca8:	8b7b      	ldrh	r3, [r7, #26]
 8008caa:	2b01      	cmp	r3, #1
 8008cac:	d166      	bne.n	8008d7c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cb2:	881a      	ldrh	r2, [r3, #0]
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cbe:	1c9a      	adds	r2, r3, #2
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008cc8:	b29b      	uxth	r3, r3
 8008cca:	3b01      	subs	r3, #1
 8008ccc:	b29a      	uxth	r2, r3
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008cd2:	e053      	b.n	8008d7c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	f003 0302 	and.w	r3, r3, #2
 8008cde:	2b02      	cmp	r3, #2
 8008ce0:	d11b      	bne.n	8008d1a <HAL_SPI_TransmitReceive+0x176>
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ce6:	b29b      	uxth	r3, r3
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d016      	beq.n	8008d1a <HAL_SPI_TransmitReceive+0x176>
 8008cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d113      	bne.n	8008d1a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cf6:	881a      	ldrh	r2, [r3, #0]
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d02:	1c9a      	adds	r2, r3, #2
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	3b01      	subs	r3, #1
 8008d10:	b29a      	uxth	r2, r3
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008d16:	2300      	movs	r3, #0
 8008d18:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	689b      	ldr	r3, [r3, #8]
 8008d20:	f003 0301 	and.w	r3, r3, #1
 8008d24:	2b01      	cmp	r3, #1
 8008d26:	d119      	bne.n	8008d5c <HAL_SPI_TransmitReceive+0x1b8>
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d2c:	b29b      	uxth	r3, r3
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d014      	beq.n	8008d5c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	68da      	ldr	r2, [r3, #12]
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d3c:	b292      	uxth	r2, r2
 8008d3e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d44:	1c9a      	adds	r2, r3, #2
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d4e:	b29b      	uxth	r3, r3
 8008d50:	3b01      	subs	r3, #1
 8008d52:	b29a      	uxth	r2, r3
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008d58:	2301      	movs	r3, #1
 8008d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008d5c:	f7fc fb28 	bl	80053b0 <HAL_GetTick>
 8008d60:	4602      	mov	r2, r0
 8008d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d64:	1ad3      	subs	r3, r2, r3
 8008d66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d807      	bhi.n	8008d7c <HAL_SPI_TransmitReceive+0x1d8>
 8008d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d72:	d003      	beq.n	8008d7c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008d74:	2303      	movs	r3, #3
 8008d76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008d7a:	e0a7      	b.n	8008ecc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d80:	b29b      	uxth	r3, r3
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d1a6      	bne.n	8008cd4 <HAL_SPI_TransmitReceive+0x130>
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d1a1      	bne.n	8008cd4 <HAL_SPI_TransmitReceive+0x130>
 8008d90:	e07c      	b.n	8008e8c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d002      	beq.n	8008da0 <HAL_SPI_TransmitReceive+0x1fc>
 8008d9a:	8b7b      	ldrh	r3, [r7, #26]
 8008d9c:	2b01      	cmp	r3, #1
 8008d9e:	d16b      	bne.n	8008e78 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	330c      	adds	r3, #12
 8008daa:	7812      	ldrb	r2, [r2, #0]
 8008dac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008db2:	1c5a      	adds	r2, r3, #1
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008dbc:	b29b      	uxth	r3, r3
 8008dbe:	3b01      	subs	r3, #1
 8008dc0:	b29a      	uxth	r2, r3
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008dc6:	e057      	b.n	8008e78 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	689b      	ldr	r3, [r3, #8]
 8008dce:	f003 0302 	and.w	r3, r3, #2
 8008dd2:	2b02      	cmp	r3, #2
 8008dd4:	d11c      	bne.n	8008e10 <HAL_SPI_TransmitReceive+0x26c>
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008dda:	b29b      	uxth	r3, r3
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d017      	beq.n	8008e10 <HAL_SPI_TransmitReceive+0x26c>
 8008de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008de2:	2b01      	cmp	r3, #1
 8008de4:	d114      	bne.n	8008e10 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	330c      	adds	r3, #12
 8008df0:	7812      	ldrb	r2, [r2, #0]
 8008df2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008df8:	1c5a      	adds	r2, r3, #1
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e02:	b29b      	uxth	r3, r3
 8008e04:	3b01      	subs	r3, #1
 8008e06:	b29a      	uxth	r2, r3
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	689b      	ldr	r3, [r3, #8]
 8008e16:	f003 0301 	and.w	r3, r3, #1
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d119      	bne.n	8008e52 <HAL_SPI_TransmitReceive+0x2ae>
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d014      	beq.n	8008e52 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	68da      	ldr	r2, [r3, #12]
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e32:	b2d2      	uxtb	r2, r2
 8008e34:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e3a:	1c5a      	adds	r2, r3, #1
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e44:	b29b      	uxth	r3, r3
 8008e46:	3b01      	subs	r3, #1
 8008e48:	b29a      	uxth	r2, r3
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e4e:	2301      	movs	r3, #1
 8008e50:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008e52:	f7fc faad 	bl	80053b0 <HAL_GetTick>
 8008e56:	4602      	mov	r2, r0
 8008e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e5a:	1ad3      	subs	r3, r2, r3
 8008e5c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e5e:	429a      	cmp	r2, r3
 8008e60:	d803      	bhi.n	8008e6a <HAL_SPI_TransmitReceive+0x2c6>
 8008e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e68:	d102      	bne.n	8008e70 <HAL_SPI_TransmitReceive+0x2cc>
 8008e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d103      	bne.n	8008e78 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008e70:	2303      	movs	r3, #3
 8008e72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008e76:	e029      	b.n	8008ecc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e7c:	b29b      	uxth	r3, r3
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d1a2      	bne.n	8008dc8 <HAL_SPI_TransmitReceive+0x224>
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d19d      	bne.n	8008dc8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008e8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e8e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008e90:	68f8      	ldr	r0, [r7, #12]
 8008e92:	f000 f917 	bl	80090c4 <SPI_EndRxTxTransaction>
 8008e96:	4603      	mov	r3, r0
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d006      	beq.n	8008eaa <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	2220      	movs	r2, #32
 8008ea6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008ea8:	e010      	b.n	8008ecc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	689b      	ldr	r3, [r3, #8]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d10b      	bne.n	8008eca <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	617b      	str	r3, [r7, #20]
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	68db      	ldr	r3, [r3, #12]
 8008ebc:	617b      	str	r3, [r7, #20]
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	689b      	ldr	r3, [r3, #8]
 8008ec4:	617b      	str	r3, [r7, #20]
 8008ec6:	697b      	ldr	r3, [r7, #20]
 8008ec8:	e000      	b.n	8008ecc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008eca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2201      	movs	r2, #1
 8008ed0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008edc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	3730      	adds	r7, #48	; 0x30
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd80      	pop	{r7, pc}

08008ee8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b088      	sub	sp, #32
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	60f8      	str	r0, [r7, #12]
 8008ef0:	60b9      	str	r1, [r7, #8]
 8008ef2:	603b      	str	r3, [r7, #0]
 8008ef4:	4613      	mov	r3, r2
 8008ef6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008ef8:	f7fc fa5a 	bl	80053b0 <HAL_GetTick>
 8008efc:	4602      	mov	r2, r0
 8008efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f00:	1a9b      	subs	r3, r3, r2
 8008f02:	683a      	ldr	r2, [r7, #0]
 8008f04:	4413      	add	r3, r2
 8008f06:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008f08:	f7fc fa52 	bl	80053b0 <HAL_GetTick>
 8008f0c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008f0e:	4b39      	ldr	r3, [pc, #228]	; (8008ff4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	015b      	lsls	r3, r3, #5
 8008f14:	0d1b      	lsrs	r3, r3, #20
 8008f16:	69fa      	ldr	r2, [r7, #28]
 8008f18:	fb02 f303 	mul.w	r3, r2, r3
 8008f1c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008f1e:	e054      	b.n	8008fca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f26:	d050      	beq.n	8008fca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008f28:	f7fc fa42 	bl	80053b0 <HAL_GetTick>
 8008f2c:	4602      	mov	r2, r0
 8008f2e:	69bb      	ldr	r3, [r7, #24]
 8008f30:	1ad3      	subs	r3, r2, r3
 8008f32:	69fa      	ldr	r2, [r7, #28]
 8008f34:	429a      	cmp	r2, r3
 8008f36:	d902      	bls.n	8008f3e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008f38:	69fb      	ldr	r3, [r7, #28]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d13d      	bne.n	8008fba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	685a      	ldr	r2, [r3, #4]
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008f4c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	685b      	ldr	r3, [r3, #4]
 8008f52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f56:	d111      	bne.n	8008f7c <SPI_WaitFlagStateUntilTimeout+0x94>
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	689b      	ldr	r3, [r3, #8]
 8008f5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f60:	d004      	beq.n	8008f6c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	689b      	ldr	r3, [r3, #8]
 8008f66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f6a:	d107      	bne.n	8008f7c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	681a      	ldr	r2, [r3, #0]
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f7a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f84:	d10f      	bne.n	8008fa6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	681a      	ldr	r2, [r3, #0]
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008f94:	601a      	str	r2, [r3, #0]
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008fa4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2201      	movs	r2, #1
 8008faa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008fb6:	2303      	movs	r3, #3
 8008fb8:	e017      	b.n	8008fea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008fba:	697b      	ldr	r3, [r7, #20]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d101      	bne.n	8008fc4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008fc4:	697b      	ldr	r3, [r7, #20]
 8008fc6:	3b01      	subs	r3, #1
 8008fc8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	689a      	ldr	r2, [r3, #8]
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	4013      	ands	r3, r2
 8008fd4:	68ba      	ldr	r2, [r7, #8]
 8008fd6:	429a      	cmp	r2, r3
 8008fd8:	bf0c      	ite	eq
 8008fda:	2301      	moveq	r3, #1
 8008fdc:	2300      	movne	r3, #0
 8008fde:	b2db      	uxtb	r3, r3
 8008fe0:	461a      	mov	r2, r3
 8008fe2:	79fb      	ldrb	r3, [r7, #7]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d19b      	bne.n	8008f20 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008fe8:	2300      	movs	r3, #0
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	3720      	adds	r7, #32
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bd80      	pop	{r7, pc}
 8008ff2:	bf00      	nop
 8008ff4:	2000001c 	.word	0x2000001c

08008ff8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b086      	sub	sp, #24
 8008ffc:	af02      	add	r7, sp, #8
 8008ffe:	60f8      	str	r0, [r7, #12]
 8009000:	60b9      	str	r1, [r7, #8]
 8009002:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	685b      	ldr	r3, [r3, #4]
 8009008:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800900c:	d111      	bne.n	8009032 <SPI_EndRxTransaction+0x3a>
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	689b      	ldr	r3, [r3, #8]
 8009012:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009016:	d004      	beq.n	8009022 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	689b      	ldr	r3, [r3, #8]
 800901c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009020:	d107      	bne.n	8009032 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	681a      	ldr	r2, [r3, #0]
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009030:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800903a:	d12a      	bne.n	8009092 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	689b      	ldr	r3, [r3, #8]
 8009040:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009044:	d012      	beq.n	800906c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	9300      	str	r3, [sp, #0]
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	2200      	movs	r2, #0
 800904e:	2180      	movs	r1, #128	; 0x80
 8009050:	68f8      	ldr	r0, [r7, #12]
 8009052:	f7ff ff49 	bl	8008ee8 <SPI_WaitFlagStateUntilTimeout>
 8009056:	4603      	mov	r3, r0
 8009058:	2b00      	cmp	r3, #0
 800905a:	d02d      	beq.n	80090b8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009060:	f043 0220 	orr.w	r2, r3, #32
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009068:	2303      	movs	r3, #3
 800906a:	e026      	b.n	80090ba <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	9300      	str	r3, [sp, #0]
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	2200      	movs	r2, #0
 8009074:	2101      	movs	r1, #1
 8009076:	68f8      	ldr	r0, [r7, #12]
 8009078:	f7ff ff36 	bl	8008ee8 <SPI_WaitFlagStateUntilTimeout>
 800907c:	4603      	mov	r3, r0
 800907e:	2b00      	cmp	r3, #0
 8009080:	d01a      	beq.n	80090b8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009086:	f043 0220 	orr.w	r2, r3, #32
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800908e:	2303      	movs	r3, #3
 8009090:	e013      	b.n	80090ba <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	9300      	str	r3, [sp, #0]
 8009096:	68bb      	ldr	r3, [r7, #8]
 8009098:	2200      	movs	r2, #0
 800909a:	2101      	movs	r1, #1
 800909c:	68f8      	ldr	r0, [r7, #12]
 800909e:	f7ff ff23 	bl	8008ee8 <SPI_WaitFlagStateUntilTimeout>
 80090a2:	4603      	mov	r3, r0
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d007      	beq.n	80090b8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090ac:	f043 0220 	orr.w	r2, r3, #32
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80090b4:	2303      	movs	r3, #3
 80090b6:	e000      	b.n	80090ba <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80090b8:	2300      	movs	r3, #0
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3710      	adds	r7, #16
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}
	...

080090c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b088      	sub	sp, #32
 80090c8:	af02      	add	r7, sp, #8
 80090ca:	60f8      	str	r0, [r7, #12]
 80090cc:	60b9      	str	r1, [r7, #8]
 80090ce:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80090d0:	4b1b      	ldr	r3, [pc, #108]	; (8009140 <SPI_EndRxTxTransaction+0x7c>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	4a1b      	ldr	r2, [pc, #108]	; (8009144 <SPI_EndRxTxTransaction+0x80>)
 80090d6:	fba2 2303 	umull	r2, r3, r2, r3
 80090da:	0d5b      	lsrs	r3, r3, #21
 80090dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80090e0:	fb02 f303 	mul.w	r3, r2, r3
 80090e4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80090ee:	d112      	bne.n	8009116 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	9300      	str	r3, [sp, #0]
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	2200      	movs	r2, #0
 80090f8:	2180      	movs	r1, #128	; 0x80
 80090fa:	68f8      	ldr	r0, [r7, #12]
 80090fc:	f7ff fef4 	bl	8008ee8 <SPI_WaitFlagStateUntilTimeout>
 8009100:	4603      	mov	r3, r0
 8009102:	2b00      	cmp	r3, #0
 8009104:	d016      	beq.n	8009134 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800910a:	f043 0220 	orr.w	r2, r3, #32
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009112:	2303      	movs	r3, #3
 8009114:	e00f      	b.n	8009136 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d00a      	beq.n	8009132 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800911c:	697b      	ldr	r3, [r7, #20]
 800911e:	3b01      	subs	r3, #1
 8009120:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	689b      	ldr	r3, [r3, #8]
 8009128:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800912c:	2b80      	cmp	r3, #128	; 0x80
 800912e:	d0f2      	beq.n	8009116 <SPI_EndRxTxTransaction+0x52>
 8009130:	e000      	b.n	8009134 <SPI_EndRxTxTransaction+0x70>
        break;
 8009132:	bf00      	nop
  }

  return HAL_OK;
 8009134:	2300      	movs	r3, #0
}
 8009136:	4618      	mov	r0, r3
 8009138:	3718      	adds	r7, #24
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}
 800913e:	bf00      	nop
 8009140:	2000001c 	.word	0x2000001c
 8009144:	165e9f81 	.word	0x165e9f81

08009148 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b082      	sub	sp, #8
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d101      	bne.n	800915a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009156:	2301      	movs	r3, #1
 8009158:	e041      	b.n	80091de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009160:	b2db      	uxtb	r3, r3
 8009162:	2b00      	cmp	r3, #0
 8009164:	d106      	bne.n	8009174 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2200      	movs	r2, #0
 800916a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f7fb fba4 	bl	80048bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2202      	movs	r2, #2
 8009178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681a      	ldr	r2, [r3, #0]
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	3304      	adds	r3, #4
 8009184:	4619      	mov	r1, r3
 8009186:	4610      	mov	r0, r2
 8009188:	f000 f95e 	bl	8009448 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2201      	movs	r2, #1
 8009190:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2201      	movs	r2, #1
 8009198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2201      	movs	r2, #1
 80091a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2201      	movs	r2, #1
 80091a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2201      	movs	r2, #1
 80091b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2201      	movs	r2, #1
 80091b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2201      	movs	r2, #1
 80091c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2201      	movs	r2, #1
 80091c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2201      	movs	r2, #1
 80091d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2201      	movs	r2, #1
 80091d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80091dc:	2300      	movs	r3, #0
}
 80091de:	4618      	mov	r0, r3
 80091e0:	3708      	adds	r7, #8
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}
	...

080091e8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b085      	sub	sp, #20
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091f6:	b2db      	uxtb	r3, r3
 80091f8:	2b01      	cmp	r3, #1
 80091fa:	d001      	beq.n	8009200 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80091fc:	2301      	movs	r3, #1
 80091fe:	e046      	b.n	800928e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2202      	movs	r2, #2
 8009204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	4a23      	ldr	r2, [pc, #140]	; (800929c <HAL_TIM_Base_Start+0xb4>)
 800920e:	4293      	cmp	r3, r2
 8009210:	d022      	beq.n	8009258 <HAL_TIM_Base_Start+0x70>
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800921a:	d01d      	beq.n	8009258 <HAL_TIM_Base_Start+0x70>
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4a1f      	ldr	r2, [pc, #124]	; (80092a0 <HAL_TIM_Base_Start+0xb8>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d018      	beq.n	8009258 <HAL_TIM_Base_Start+0x70>
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	4a1e      	ldr	r2, [pc, #120]	; (80092a4 <HAL_TIM_Base_Start+0xbc>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d013      	beq.n	8009258 <HAL_TIM_Base_Start+0x70>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	4a1c      	ldr	r2, [pc, #112]	; (80092a8 <HAL_TIM_Base_Start+0xc0>)
 8009236:	4293      	cmp	r3, r2
 8009238:	d00e      	beq.n	8009258 <HAL_TIM_Base_Start+0x70>
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	4a1b      	ldr	r2, [pc, #108]	; (80092ac <HAL_TIM_Base_Start+0xc4>)
 8009240:	4293      	cmp	r3, r2
 8009242:	d009      	beq.n	8009258 <HAL_TIM_Base_Start+0x70>
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	4a19      	ldr	r2, [pc, #100]	; (80092b0 <HAL_TIM_Base_Start+0xc8>)
 800924a:	4293      	cmp	r3, r2
 800924c:	d004      	beq.n	8009258 <HAL_TIM_Base_Start+0x70>
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	4a18      	ldr	r2, [pc, #96]	; (80092b4 <HAL_TIM_Base_Start+0xcc>)
 8009254:	4293      	cmp	r3, r2
 8009256:	d111      	bne.n	800927c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	689b      	ldr	r3, [r3, #8]
 800925e:	f003 0307 	and.w	r3, r3, #7
 8009262:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	2b06      	cmp	r3, #6
 8009268:	d010      	beq.n	800928c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f042 0201 	orr.w	r2, r2, #1
 8009278:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800927a:	e007      	b.n	800928c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	681a      	ldr	r2, [r3, #0]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f042 0201 	orr.w	r2, r2, #1
 800928a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800928c:	2300      	movs	r3, #0
}
 800928e:	4618      	mov	r0, r3
 8009290:	3714      	adds	r7, #20
 8009292:	46bd      	mov	sp, r7
 8009294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009298:	4770      	bx	lr
 800929a:	bf00      	nop
 800929c:	40010000 	.word	0x40010000
 80092a0:	40000400 	.word	0x40000400
 80092a4:	40000800 	.word	0x40000800
 80092a8:	40000c00 	.word	0x40000c00
 80092ac:	40010400 	.word	0x40010400
 80092b0:	40014000 	.word	0x40014000
 80092b4:	40001800 	.word	0x40001800

080092b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b084      	sub	sp, #16
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80092c2:	2300      	movs	r3, #0
 80092c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092cc:	2b01      	cmp	r3, #1
 80092ce:	d101      	bne.n	80092d4 <HAL_TIM_ConfigClockSource+0x1c>
 80092d0:	2302      	movs	r3, #2
 80092d2:	e0b4      	b.n	800943e <HAL_TIM_ConfigClockSource+0x186>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2201      	movs	r2, #1
 80092d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2202      	movs	r2, #2
 80092e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	689b      	ldr	r3, [r3, #8]
 80092ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80092f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80092fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	68ba      	ldr	r2, [r7, #8]
 8009302:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800930c:	d03e      	beq.n	800938c <HAL_TIM_ConfigClockSource+0xd4>
 800930e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009312:	f200 8087 	bhi.w	8009424 <HAL_TIM_ConfigClockSource+0x16c>
 8009316:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800931a:	f000 8086 	beq.w	800942a <HAL_TIM_ConfigClockSource+0x172>
 800931e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009322:	d87f      	bhi.n	8009424 <HAL_TIM_ConfigClockSource+0x16c>
 8009324:	2b70      	cmp	r3, #112	; 0x70
 8009326:	d01a      	beq.n	800935e <HAL_TIM_ConfigClockSource+0xa6>
 8009328:	2b70      	cmp	r3, #112	; 0x70
 800932a:	d87b      	bhi.n	8009424 <HAL_TIM_ConfigClockSource+0x16c>
 800932c:	2b60      	cmp	r3, #96	; 0x60
 800932e:	d050      	beq.n	80093d2 <HAL_TIM_ConfigClockSource+0x11a>
 8009330:	2b60      	cmp	r3, #96	; 0x60
 8009332:	d877      	bhi.n	8009424 <HAL_TIM_ConfigClockSource+0x16c>
 8009334:	2b50      	cmp	r3, #80	; 0x50
 8009336:	d03c      	beq.n	80093b2 <HAL_TIM_ConfigClockSource+0xfa>
 8009338:	2b50      	cmp	r3, #80	; 0x50
 800933a:	d873      	bhi.n	8009424 <HAL_TIM_ConfigClockSource+0x16c>
 800933c:	2b40      	cmp	r3, #64	; 0x40
 800933e:	d058      	beq.n	80093f2 <HAL_TIM_ConfigClockSource+0x13a>
 8009340:	2b40      	cmp	r3, #64	; 0x40
 8009342:	d86f      	bhi.n	8009424 <HAL_TIM_ConfigClockSource+0x16c>
 8009344:	2b30      	cmp	r3, #48	; 0x30
 8009346:	d064      	beq.n	8009412 <HAL_TIM_ConfigClockSource+0x15a>
 8009348:	2b30      	cmp	r3, #48	; 0x30
 800934a:	d86b      	bhi.n	8009424 <HAL_TIM_ConfigClockSource+0x16c>
 800934c:	2b20      	cmp	r3, #32
 800934e:	d060      	beq.n	8009412 <HAL_TIM_ConfigClockSource+0x15a>
 8009350:	2b20      	cmp	r3, #32
 8009352:	d867      	bhi.n	8009424 <HAL_TIM_ConfigClockSource+0x16c>
 8009354:	2b00      	cmp	r3, #0
 8009356:	d05c      	beq.n	8009412 <HAL_TIM_ConfigClockSource+0x15a>
 8009358:	2b10      	cmp	r3, #16
 800935a:	d05a      	beq.n	8009412 <HAL_TIM_ConfigClockSource+0x15a>
 800935c:	e062      	b.n	8009424 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6818      	ldr	r0, [r3, #0]
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	6899      	ldr	r1, [r3, #8]
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	685a      	ldr	r2, [r3, #4]
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	68db      	ldr	r3, [r3, #12]
 800936e:	f000 f985 	bl	800967c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	689b      	ldr	r3, [r3, #8]
 8009378:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009380:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	68ba      	ldr	r2, [r7, #8]
 8009388:	609a      	str	r2, [r3, #8]
      break;
 800938a:	e04f      	b.n	800942c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6818      	ldr	r0, [r3, #0]
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	6899      	ldr	r1, [r3, #8]
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	685a      	ldr	r2, [r3, #4]
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	68db      	ldr	r3, [r3, #12]
 800939c:	f000 f96e 	bl	800967c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	689a      	ldr	r2, [r3, #8]
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80093ae:	609a      	str	r2, [r3, #8]
      break;
 80093b0:	e03c      	b.n	800942c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6818      	ldr	r0, [r3, #0]
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	6859      	ldr	r1, [r3, #4]
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	68db      	ldr	r3, [r3, #12]
 80093be:	461a      	mov	r2, r3
 80093c0:	f000 f8e2 	bl	8009588 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	2150      	movs	r1, #80	; 0x50
 80093ca:	4618      	mov	r0, r3
 80093cc:	f000 f93b 	bl	8009646 <TIM_ITRx_SetConfig>
      break;
 80093d0:	e02c      	b.n	800942c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6818      	ldr	r0, [r3, #0]
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	6859      	ldr	r1, [r3, #4]
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	68db      	ldr	r3, [r3, #12]
 80093de:	461a      	mov	r2, r3
 80093e0:	f000 f901 	bl	80095e6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	2160      	movs	r1, #96	; 0x60
 80093ea:	4618      	mov	r0, r3
 80093ec:	f000 f92b 	bl	8009646 <TIM_ITRx_SetConfig>
      break;
 80093f0:	e01c      	b.n	800942c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6818      	ldr	r0, [r3, #0]
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	6859      	ldr	r1, [r3, #4]
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	68db      	ldr	r3, [r3, #12]
 80093fe:	461a      	mov	r2, r3
 8009400:	f000 f8c2 	bl	8009588 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	2140      	movs	r1, #64	; 0x40
 800940a:	4618      	mov	r0, r3
 800940c:	f000 f91b 	bl	8009646 <TIM_ITRx_SetConfig>
      break;
 8009410:	e00c      	b.n	800942c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681a      	ldr	r2, [r3, #0]
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	4619      	mov	r1, r3
 800941c:	4610      	mov	r0, r2
 800941e:	f000 f912 	bl	8009646 <TIM_ITRx_SetConfig>
      break;
 8009422:	e003      	b.n	800942c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009424:	2301      	movs	r3, #1
 8009426:	73fb      	strb	r3, [r7, #15]
      break;
 8009428:	e000      	b.n	800942c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800942a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2201      	movs	r2, #1
 8009430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2200      	movs	r2, #0
 8009438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800943c:	7bfb      	ldrb	r3, [r7, #15]
}
 800943e:	4618      	mov	r0, r3
 8009440:	3710      	adds	r7, #16
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}
	...

08009448 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009448:	b480      	push	{r7}
 800944a:	b085      	sub	sp, #20
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
 8009450:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	4a40      	ldr	r2, [pc, #256]	; (800955c <TIM_Base_SetConfig+0x114>)
 800945c:	4293      	cmp	r3, r2
 800945e:	d013      	beq.n	8009488 <TIM_Base_SetConfig+0x40>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009466:	d00f      	beq.n	8009488 <TIM_Base_SetConfig+0x40>
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	4a3d      	ldr	r2, [pc, #244]	; (8009560 <TIM_Base_SetConfig+0x118>)
 800946c:	4293      	cmp	r3, r2
 800946e:	d00b      	beq.n	8009488 <TIM_Base_SetConfig+0x40>
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	4a3c      	ldr	r2, [pc, #240]	; (8009564 <TIM_Base_SetConfig+0x11c>)
 8009474:	4293      	cmp	r3, r2
 8009476:	d007      	beq.n	8009488 <TIM_Base_SetConfig+0x40>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	4a3b      	ldr	r2, [pc, #236]	; (8009568 <TIM_Base_SetConfig+0x120>)
 800947c:	4293      	cmp	r3, r2
 800947e:	d003      	beq.n	8009488 <TIM_Base_SetConfig+0x40>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	4a3a      	ldr	r2, [pc, #232]	; (800956c <TIM_Base_SetConfig+0x124>)
 8009484:	4293      	cmp	r3, r2
 8009486:	d108      	bne.n	800949a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800948e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	685b      	ldr	r3, [r3, #4]
 8009494:	68fa      	ldr	r2, [r7, #12]
 8009496:	4313      	orrs	r3, r2
 8009498:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	4a2f      	ldr	r2, [pc, #188]	; (800955c <TIM_Base_SetConfig+0x114>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	d02b      	beq.n	80094fa <TIM_Base_SetConfig+0xb2>
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80094a8:	d027      	beq.n	80094fa <TIM_Base_SetConfig+0xb2>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	4a2c      	ldr	r2, [pc, #176]	; (8009560 <TIM_Base_SetConfig+0x118>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d023      	beq.n	80094fa <TIM_Base_SetConfig+0xb2>
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	4a2b      	ldr	r2, [pc, #172]	; (8009564 <TIM_Base_SetConfig+0x11c>)
 80094b6:	4293      	cmp	r3, r2
 80094b8:	d01f      	beq.n	80094fa <TIM_Base_SetConfig+0xb2>
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	4a2a      	ldr	r2, [pc, #168]	; (8009568 <TIM_Base_SetConfig+0x120>)
 80094be:	4293      	cmp	r3, r2
 80094c0:	d01b      	beq.n	80094fa <TIM_Base_SetConfig+0xb2>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	4a29      	ldr	r2, [pc, #164]	; (800956c <TIM_Base_SetConfig+0x124>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d017      	beq.n	80094fa <TIM_Base_SetConfig+0xb2>
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	4a28      	ldr	r2, [pc, #160]	; (8009570 <TIM_Base_SetConfig+0x128>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d013      	beq.n	80094fa <TIM_Base_SetConfig+0xb2>
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	4a27      	ldr	r2, [pc, #156]	; (8009574 <TIM_Base_SetConfig+0x12c>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d00f      	beq.n	80094fa <TIM_Base_SetConfig+0xb2>
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	4a26      	ldr	r2, [pc, #152]	; (8009578 <TIM_Base_SetConfig+0x130>)
 80094de:	4293      	cmp	r3, r2
 80094e0:	d00b      	beq.n	80094fa <TIM_Base_SetConfig+0xb2>
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	4a25      	ldr	r2, [pc, #148]	; (800957c <TIM_Base_SetConfig+0x134>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d007      	beq.n	80094fa <TIM_Base_SetConfig+0xb2>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	4a24      	ldr	r2, [pc, #144]	; (8009580 <TIM_Base_SetConfig+0x138>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d003      	beq.n	80094fa <TIM_Base_SetConfig+0xb2>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	4a23      	ldr	r2, [pc, #140]	; (8009584 <TIM_Base_SetConfig+0x13c>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d108      	bne.n	800950c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009500:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	68db      	ldr	r3, [r3, #12]
 8009506:	68fa      	ldr	r2, [r7, #12]
 8009508:	4313      	orrs	r3, r2
 800950a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	695b      	ldr	r3, [r3, #20]
 8009516:	4313      	orrs	r3, r2
 8009518:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	68fa      	ldr	r2, [r7, #12]
 800951e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	689a      	ldr	r2, [r3, #8]
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	4a0a      	ldr	r2, [pc, #40]	; (800955c <TIM_Base_SetConfig+0x114>)
 8009534:	4293      	cmp	r3, r2
 8009536:	d003      	beq.n	8009540 <TIM_Base_SetConfig+0xf8>
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	4a0c      	ldr	r2, [pc, #48]	; (800956c <TIM_Base_SetConfig+0x124>)
 800953c:	4293      	cmp	r3, r2
 800953e:	d103      	bne.n	8009548 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	691a      	ldr	r2, [r3, #16]
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2201      	movs	r2, #1
 800954c:	615a      	str	r2, [r3, #20]
}
 800954e:	bf00      	nop
 8009550:	3714      	adds	r7, #20
 8009552:	46bd      	mov	sp, r7
 8009554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009558:	4770      	bx	lr
 800955a:	bf00      	nop
 800955c:	40010000 	.word	0x40010000
 8009560:	40000400 	.word	0x40000400
 8009564:	40000800 	.word	0x40000800
 8009568:	40000c00 	.word	0x40000c00
 800956c:	40010400 	.word	0x40010400
 8009570:	40014000 	.word	0x40014000
 8009574:	40014400 	.word	0x40014400
 8009578:	40014800 	.word	0x40014800
 800957c:	40001800 	.word	0x40001800
 8009580:	40001c00 	.word	0x40001c00
 8009584:	40002000 	.word	0x40002000

08009588 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009588:	b480      	push	{r7}
 800958a:	b087      	sub	sp, #28
 800958c:	af00      	add	r7, sp, #0
 800958e:	60f8      	str	r0, [r7, #12]
 8009590:	60b9      	str	r1, [r7, #8]
 8009592:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	6a1b      	ldr	r3, [r3, #32]
 8009598:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	6a1b      	ldr	r3, [r3, #32]
 800959e:	f023 0201 	bic.w	r2, r3, #1
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	699b      	ldr	r3, [r3, #24]
 80095aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80095ac:	693b      	ldr	r3, [r7, #16]
 80095ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80095b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	011b      	lsls	r3, r3, #4
 80095b8:	693a      	ldr	r2, [r7, #16]
 80095ba:	4313      	orrs	r3, r2
 80095bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80095be:	697b      	ldr	r3, [r7, #20]
 80095c0:	f023 030a 	bic.w	r3, r3, #10
 80095c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80095c6:	697a      	ldr	r2, [r7, #20]
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	4313      	orrs	r3, r2
 80095cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	693a      	ldr	r2, [r7, #16]
 80095d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	697a      	ldr	r2, [r7, #20]
 80095d8:	621a      	str	r2, [r3, #32]
}
 80095da:	bf00      	nop
 80095dc:	371c      	adds	r7, #28
 80095de:	46bd      	mov	sp, r7
 80095e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e4:	4770      	bx	lr

080095e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80095e6:	b480      	push	{r7}
 80095e8:	b087      	sub	sp, #28
 80095ea:	af00      	add	r7, sp, #0
 80095ec:	60f8      	str	r0, [r7, #12]
 80095ee:	60b9      	str	r1, [r7, #8]
 80095f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	6a1b      	ldr	r3, [r3, #32]
 80095f6:	f023 0210 	bic.w	r2, r3, #16
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	699b      	ldr	r3, [r3, #24]
 8009602:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	6a1b      	ldr	r3, [r3, #32]
 8009608:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800960a:	697b      	ldr	r3, [r7, #20]
 800960c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009610:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	031b      	lsls	r3, r3, #12
 8009616:	697a      	ldr	r2, [r7, #20]
 8009618:	4313      	orrs	r3, r2
 800961a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800961c:	693b      	ldr	r3, [r7, #16]
 800961e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009622:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	011b      	lsls	r3, r3, #4
 8009628:	693a      	ldr	r2, [r7, #16]
 800962a:	4313      	orrs	r3, r2
 800962c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	697a      	ldr	r2, [r7, #20]
 8009632:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	693a      	ldr	r2, [r7, #16]
 8009638:	621a      	str	r2, [r3, #32]
}
 800963a:	bf00      	nop
 800963c:	371c      	adds	r7, #28
 800963e:	46bd      	mov	sp, r7
 8009640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009644:	4770      	bx	lr

08009646 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009646:	b480      	push	{r7}
 8009648:	b085      	sub	sp, #20
 800964a:	af00      	add	r7, sp, #0
 800964c:	6078      	str	r0, [r7, #4]
 800964e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	689b      	ldr	r3, [r3, #8]
 8009654:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800965c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800965e:	683a      	ldr	r2, [r7, #0]
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	4313      	orrs	r3, r2
 8009664:	f043 0307 	orr.w	r3, r3, #7
 8009668:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	68fa      	ldr	r2, [r7, #12]
 800966e:	609a      	str	r2, [r3, #8]
}
 8009670:	bf00      	nop
 8009672:	3714      	adds	r7, #20
 8009674:	46bd      	mov	sp, r7
 8009676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967a:	4770      	bx	lr

0800967c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800967c:	b480      	push	{r7}
 800967e:	b087      	sub	sp, #28
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	607a      	str	r2, [r7, #4]
 8009688:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	689b      	ldr	r3, [r3, #8]
 800968e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009696:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	021a      	lsls	r2, r3, #8
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	431a      	orrs	r2, r3
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	4313      	orrs	r3, r2
 80096a4:	697a      	ldr	r2, [r7, #20]
 80096a6:	4313      	orrs	r3, r2
 80096a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	697a      	ldr	r2, [r7, #20]
 80096ae:	609a      	str	r2, [r3, #8]
}
 80096b0:	bf00      	nop
 80096b2:	371c      	adds	r7, #28
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr

080096bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80096bc:	b480      	push	{r7}
 80096be:	b085      	sub	sp, #20
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
 80096c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80096cc:	2b01      	cmp	r3, #1
 80096ce:	d101      	bne.n	80096d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80096d0:	2302      	movs	r3, #2
 80096d2:	e05a      	b.n	800978a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2201      	movs	r2, #1
 80096d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	2202      	movs	r2, #2
 80096e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	685b      	ldr	r3, [r3, #4]
 80096ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	689b      	ldr	r3, [r3, #8]
 80096f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	68fa      	ldr	r2, [r7, #12]
 8009702:	4313      	orrs	r3, r2
 8009704:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	68fa      	ldr	r2, [r7, #12]
 800970c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	4a21      	ldr	r2, [pc, #132]	; (8009798 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009714:	4293      	cmp	r3, r2
 8009716:	d022      	beq.n	800975e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009720:	d01d      	beq.n	800975e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	4a1d      	ldr	r2, [pc, #116]	; (800979c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d018      	beq.n	800975e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	4a1b      	ldr	r2, [pc, #108]	; (80097a0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d013      	beq.n	800975e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	4a1a      	ldr	r2, [pc, #104]	; (80097a4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d00e      	beq.n	800975e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	4a18      	ldr	r2, [pc, #96]	; (80097a8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009746:	4293      	cmp	r3, r2
 8009748:	d009      	beq.n	800975e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a17      	ldr	r2, [pc, #92]	; (80097ac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009750:	4293      	cmp	r3, r2
 8009752:	d004      	beq.n	800975e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	4a15      	ldr	r2, [pc, #84]	; (80097b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800975a:	4293      	cmp	r3, r2
 800975c:	d10c      	bne.n	8009778 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800975e:	68bb      	ldr	r3, [r7, #8]
 8009760:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009764:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	685b      	ldr	r3, [r3, #4]
 800976a:	68ba      	ldr	r2, [r7, #8]
 800976c:	4313      	orrs	r3, r2
 800976e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	68ba      	ldr	r2, [r7, #8]
 8009776:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2201      	movs	r2, #1
 800977c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2200      	movs	r2, #0
 8009784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009788:	2300      	movs	r3, #0
}
 800978a:	4618      	mov	r0, r3
 800978c:	3714      	adds	r7, #20
 800978e:	46bd      	mov	sp, r7
 8009790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009794:	4770      	bx	lr
 8009796:	bf00      	nop
 8009798:	40010000 	.word	0x40010000
 800979c:	40000400 	.word	0x40000400
 80097a0:	40000800 	.word	0x40000800
 80097a4:	40000c00 	.word	0x40000c00
 80097a8:	40010400 	.word	0x40010400
 80097ac:	40014000 	.word	0x40014000
 80097b0:	40001800 	.word	0x40001800

080097b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b082      	sub	sp, #8
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d101      	bne.n	80097c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80097c2:	2301      	movs	r3, #1
 80097c4:	e03f      	b.n	8009846 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097cc:	b2db      	uxtb	r3, r3
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d106      	bne.n	80097e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2200      	movs	r2, #0
 80097d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f7fb f890 	bl	8004900 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2224      	movs	r2, #36	; 0x24
 80097e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	68da      	ldr	r2, [r3, #12]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80097f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f000 ff73 	bl	800a6e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	691a      	ldr	r2, [r3, #16]
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800980c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	695a      	ldr	r2, [r3, #20]
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800981c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	68da      	ldr	r2, [r3, #12]
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800982c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	2200      	movs	r2, #0
 8009832:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2220      	movs	r2, #32
 8009838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2220      	movs	r2, #32
 8009840:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009844:	2300      	movs	r3, #0
}
 8009846:	4618      	mov	r0, r3
 8009848:	3708      	adds	r7, #8
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}

0800984e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800984e:	b580      	push	{r7, lr}
 8009850:	b08a      	sub	sp, #40	; 0x28
 8009852:	af02      	add	r7, sp, #8
 8009854:	60f8      	str	r0, [r7, #12]
 8009856:	60b9      	str	r1, [r7, #8]
 8009858:	603b      	str	r3, [r7, #0]
 800985a:	4613      	mov	r3, r2
 800985c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800985e:	2300      	movs	r3, #0
 8009860:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009868:	b2db      	uxtb	r3, r3
 800986a:	2b20      	cmp	r3, #32
 800986c:	d17c      	bne.n	8009968 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d002      	beq.n	800987a <HAL_UART_Transmit+0x2c>
 8009874:	88fb      	ldrh	r3, [r7, #6]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d101      	bne.n	800987e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800987a:	2301      	movs	r3, #1
 800987c:	e075      	b.n	800996a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009884:	2b01      	cmp	r3, #1
 8009886:	d101      	bne.n	800988c <HAL_UART_Transmit+0x3e>
 8009888:	2302      	movs	r3, #2
 800988a:	e06e      	b.n	800996a <HAL_UART_Transmit+0x11c>
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2201      	movs	r2, #1
 8009890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	2200      	movs	r2, #0
 8009898:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	2221      	movs	r2, #33	; 0x21
 800989e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80098a2:	f7fb fd85 	bl	80053b0 <HAL_GetTick>
 80098a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	88fa      	ldrh	r2, [r7, #6]
 80098ac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	88fa      	ldrh	r2, [r7, #6]
 80098b2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	689b      	ldr	r3, [r3, #8]
 80098b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098bc:	d108      	bne.n	80098d0 <HAL_UART_Transmit+0x82>
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	691b      	ldr	r3, [r3, #16]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d104      	bne.n	80098d0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80098c6:	2300      	movs	r3, #0
 80098c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	61bb      	str	r3, [r7, #24]
 80098ce:	e003      	b.n	80098d8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80098d0:	68bb      	ldr	r3, [r7, #8]
 80098d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80098d4:	2300      	movs	r3, #0
 80098d6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	2200      	movs	r2, #0
 80098dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80098e0:	e02a      	b.n	8009938 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	9300      	str	r3, [sp, #0]
 80098e6:	697b      	ldr	r3, [r7, #20]
 80098e8:	2200      	movs	r2, #0
 80098ea:	2180      	movs	r1, #128	; 0x80
 80098ec:	68f8      	ldr	r0, [r7, #12]
 80098ee:	f000 fc2b 	bl	800a148 <UART_WaitOnFlagUntilTimeout>
 80098f2:	4603      	mov	r3, r0
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d001      	beq.n	80098fc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80098f8:	2303      	movs	r3, #3
 80098fa:	e036      	b.n	800996a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80098fc:	69fb      	ldr	r3, [r7, #28]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d10b      	bne.n	800991a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009902:	69bb      	ldr	r3, [r7, #24]
 8009904:	881b      	ldrh	r3, [r3, #0]
 8009906:	461a      	mov	r2, r3
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009910:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009912:	69bb      	ldr	r3, [r7, #24]
 8009914:	3302      	adds	r3, #2
 8009916:	61bb      	str	r3, [r7, #24]
 8009918:	e007      	b.n	800992a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800991a:	69fb      	ldr	r3, [r7, #28]
 800991c:	781a      	ldrb	r2, [r3, #0]
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009924:	69fb      	ldr	r3, [r7, #28]
 8009926:	3301      	adds	r3, #1
 8009928:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800992e:	b29b      	uxth	r3, r3
 8009930:	3b01      	subs	r3, #1
 8009932:	b29a      	uxth	r2, r3
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800993c:	b29b      	uxth	r3, r3
 800993e:	2b00      	cmp	r3, #0
 8009940:	d1cf      	bne.n	80098e2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	9300      	str	r3, [sp, #0]
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	2200      	movs	r2, #0
 800994a:	2140      	movs	r1, #64	; 0x40
 800994c:	68f8      	ldr	r0, [r7, #12]
 800994e:	f000 fbfb 	bl	800a148 <UART_WaitOnFlagUntilTimeout>
 8009952:	4603      	mov	r3, r0
 8009954:	2b00      	cmp	r3, #0
 8009956:	d001      	beq.n	800995c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009958:	2303      	movs	r3, #3
 800995a:	e006      	b.n	800996a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	2220      	movs	r2, #32
 8009960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009964:	2300      	movs	r3, #0
 8009966:	e000      	b.n	800996a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009968:	2302      	movs	r3, #2
  }
}
 800996a:	4618      	mov	r0, r3
 800996c:	3720      	adds	r7, #32
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}

08009972 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009972:	b580      	push	{r7, lr}
 8009974:	b084      	sub	sp, #16
 8009976:	af00      	add	r7, sp, #0
 8009978:	60f8      	str	r0, [r7, #12]
 800997a:	60b9      	str	r1, [r7, #8]
 800997c:	4613      	mov	r3, r2
 800997e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009986:	b2db      	uxtb	r3, r3
 8009988:	2b20      	cmp	r3, #32
 800998a:	d11d      	bne.n	80099c8 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800998c:	68bb      	ldr	r3, [r7, #8]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d002      	beq.n	8009998 <HAL_UART_Receive_DMA+0x26>
 8009992:	88fb      	ldrh	r3, [r7, #6]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d101      	bne.n	800999c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009998:	2301      	movs	r3, #1
 800999a:	e016      	b.n	80099ca <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80099a2:	2b01      	cmp	r3, #1
 80099a4:	d101      	bne.n	80099aa <HAL_UART_Receive_DMA+0x38>
 80099a6:	2302      	movs	r3, #2
 80099a8:	e00f      	b.n	80099ca <HAL_UART_Receive_DMA+0x58>
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	2201      	movs	r2, #1
 80099ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	2200      	movs	r2, #0
 80099b6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80099b8:	88fb      	ldrh	r3, [r7, #6]
 80099ba:	461a      	mov	r2, r3
 80099bc:	68b9      	ldr	r1, [r7, #8]
 80099be:	68f8      	ldr	r0, [r7, #12]
 80099c0:	f000 fc30 	bl	800a224 <UART_Start_Receive_DMA>
 80099c4:	4603      	mov	r3, r0
 80099c6:	e000      	b.n	80099ca <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80099c8:	2302      	movs	r3, #2
  }
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3710      	adds	r7, #16
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
	...

080099d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b0ba      	sub	sp, #232	; 0xe8
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	68db      	ldr	r3, [r3, #12]
 80099ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	695b      	ldr	r3, [r3, #20]
 80099f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80099fa:	2300      	movs	r3, #0
 80099fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009a00:	2300      	movs	r3, #0
 8009a02:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009a06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a0a:	f003 030f 	and.w	r3, r3, #15
 8009a0e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009a12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d10f      	bne.n	8009a3a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a1e:	f003 0320 	and.w	r3, r3, #32
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d009      	beq.n	8009a3a <HAL_UART_IRQHandler+0x66>
 8009a26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a2a:	f003 0320 	and.w	r3, r3, #32
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d003      	beq.n	8009a3a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009a32:	6878      	ldr	r0, [r7, #4]
 8009a34:	f000 fd9b 	bl	800a56e <UART_Receive_IT>
      return;
 8009a38:	e256      	b.n	8009ee8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009a3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	f000 80de 	beq.w	8009c00 <HAL_UART_IRQHandler+0x22c>
 8009a44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a48:	f003 0301 	and.w	r3, r3, #1
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d106      	bne.n	8009a5e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009a50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a54:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	f000 80d1 	beq.w	8009c00 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009a5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a62:	f003 0301 	and.w	r3, r3, #1
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d00b      	beq.n	8009a82 <HAL_UART_IRQHandler+0xae>
 8009a6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d005      	beq.n	8009a82 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a7a:	f043 0201 	orr.w	r2, r3, #1
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009a82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a86:	f003 0304 	and.w	r3, r3, #4
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d00b      	beq.n	8009aa6 <HAL_UART_IRQHandler+0xd2>
 8009a8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a92:	f003 0301 	and.w	r3, r3, #1
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d005      	beq.n	8009aa6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a9e:	f043 0202 	orr.w	r2, r3, #2
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009aaa:	f003 0302 	and.w	r3, r3, #2
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d00b      	beq.n	8009aca <HAL_UART_IRQHandler+0xf6>
 8009ab2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009ab6:	f003 0301 	and.w	r3, r3, #1
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d005      	beq.n	8009aca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ac2:	f043 0204 	orr.w	r2, r3, #4
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ace:	f003 0308 	and.w	r3, r3, #8
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d011      	beq.n	8009afa <HAL_UART_IRQHandler+0x126>
 8009ad6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ada:	f003 0320 	and.w	r3, r3, #32
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d105      	bne.n	8009aee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009ae2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009ae6:	f003 0301 	and.w	r3, r3, #1
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d005      	beq.n	8009afa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009af2:	f043 0208 	orr.w	r2, r3, #8
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	f000 81ed 	beq.w	8009ede <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009b04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b08:	f003 0320 	and.w	r3, r3, #32
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d008      	beq.n	8009b22 <HAL_UART_IRQHandler+0x14e>
 8009b10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b14:	f003 0320 	and.w	r3, r3, #32
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d002      	beq.n	8009b22 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009b1c:	6878      	ldr	r0, [r7, #4]
 8009b1e:	f000 fd26 	bl	800a56e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	695b      	ldr	r3, [r3, #20]
 8009b28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b2c:	2b40      	cmp	r3, #64	; 0x40
 8009b2e:	bf0c      	ite	eq
 8009b30:	2301      	moveq	r3, #1
 8009b32:	2300      	movne	r3, #0
 8009b34:	b2db      	uxtb	r3, r3
 8009b36:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b3e:	f003 0308 	and.w	r3, r3, #8
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d103      	bne.n	8009b4e <HAL_UART_IRQHandler+0x17a>
 8009b46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d04f      	beq.n	8009bee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009b4e:	6878      	ldr	r0, [r7, #4]
 8009b50:	f000 fc2e 	bl	800a3b0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	695b      	ldr	r3, [r3, #20]
 8009b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b5e:	2b40      	cmp	r3, #64	; 0x40
 8009b60:	d141      	bne.n	8009be6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	3314      	adds	r3, #20
 8009b68:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009b70:	e853 3f00 	ldrex	r3, [r3]
 8009b74:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009b78:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009b7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	3314      	adds	r3, #20
 8009b8a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009b8e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009b92:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b96:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009b9a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009b9e:	e841 2300 	strex	r3, r2, [r1]
 8009ba2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009ba6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d1d9      	bne.n	8009b62 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d013      	beq.n	8009bde <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bba:	4a7d      	ldr	r2, [pc, #500]	; (8009db0 <HAL_UART_IRQHandler+0x3dc>)
 8009bbc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f7fc face 	bl	8006164 <HAL_DMA_Abort_IT>
 8009bc8:	4603      	mov	r3, r0
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d016      	beq.n	8009bfc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009bd4:	687a      	ldr	r2, [r7, #4]
 8009bd6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009bd8:	4610      	mov	r0, r2
 8009bda:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bdc:	e00e      	b.n	8009bfc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f000 f9a4 	bl	8009f2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009be4:	e00a      	b.n	8009bfc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	f000 f9a0 	bl	8009f2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bec:	e006      	b.n	8009bfc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f000 f99c 	bl	8009f2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009bfa:	e170      	b.n	8009ede <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bfc:	bf00      	nop
    return;
 8009bfe:	e16e      	b.n	8009ede <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c04:	2b01      	cmp	r3, #1
 8009c06:	f040 814a 	bne.w	8009e9e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c0e:	f003 0310 	and.w	r3, r3, #16
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	f000 8143 	beq.w	8009e9e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009c18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c1c:	f003 0310 	and.w	r3, r3, #16
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	f000 813c 	beq.w	8009e9e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009c26:	2300      	movs	r3, #0
 8009c28:	60bb      	str	r3, [r7, #8]
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	60bb      	str	r3, [r7, #8]
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	685b      	ldr	r3, [r3, #4]
 8009c38:	60bb      	str	r3, [r7, #8]
 8009c3a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	695b      	ldr	r3, [r3, #20]
 8009c42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c46:	2b40      	cmp	r3, #64	; 0x40
 8009c48:	f040 80b4 	bne.w	8009db4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	685b      	ldr	r3, [r3, #4]
 8009c54:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009c58:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	f000 8140 	beq.w	8009ee2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009c66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009c6a:	429a      	cmp	r2, r3
 8009c6c:	f080 8139 	bcs.w	8009ee2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009c76:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c7c:	69db      	ldr	r3, [r3, #28]
 8009c7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c82:	f000 8088 	beq.w	8009d96 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	330c      	adds	r3, #12
 8009c8c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c90:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009c94:	e853 3f00 	ldrex	r3, [r3]
 8009c98:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009c9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009ca0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ca4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	330c      	adds	r3, #12
 8009cae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009cb2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009cb6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cba:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009cbe:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009cc2:	e841 2300 	strex	r3, r2, [r1]
 8009cc6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009cca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d1d9      	bne.n	8009c86 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	3314      	adds	r3, #20
 8009cd8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cda:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009cdc:	e853 3f00 	ldrex	r3, [r3]
 8009ce0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009ce2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009ce4:	f023 0301 	bic.w	r3, r3, #1
 8009ce8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	3314      	adds	r3, #20
 8009cf2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009cf6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009cfa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cfc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009cfe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009d02:	e841 2300 	strex	r3, r2, [r1]
 8009d06:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009d08:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d1e1      	bne.n	8009cd2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	3314      	adds	r3, #20
 8009d14:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009d18:	e853 3f00 	ldrex	r3, [r3]
 8009d1c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009d1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d24:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	3314      	adds	r3, #20
 8009d2e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009d32:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009d34:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d36:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009d38:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009d3a:	e841 2300 	strex	r3, r2, [r1]
 8009d3e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009d40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d1e3      	bne.n	8009d0e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	2220      	movs	r2, #32
 8009d4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2200      	movs	r2, #0
 8009d52:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	330c      	adds	r3, #12
 8009d5a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d5e:	e853 3f00 	ldrex	r3, [r3]
 8009d62:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009d64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d66:	f023 0310 	bic.w	r3, r3, #16
 8009d6a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	330c      	adds	r3, #12
 8009d74:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009d78:	65ba      	str	r2, [r7, #88]	; 0x58
 8009d7a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d7c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009d7e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009d80:	e841 2300 	strex	r3, r2, [r1]
 8009d84:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009d86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d1e3      	bne.n	8009d54 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d90:	4618      	mov	r0, r3
 8009d92:	f7fc f977 	bl	8006084 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009d9e:	b29b      	uxth	r3, r3
 8009da0:	1ad3      	subs	r3, r2, r3
 8009da2:	b29b      	uxth	r3, r3
 8009da4:	4619      	mov	r1, r3
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f000 f8ca 	bl	8009f40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009dac:	e099      	b.n	8009ee2 <HAL_UART_IRQHandler+0x50e>
 8009dae:	bf00      	nop
 8009db0:	0800a477 	.word	0x0800a477
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009dbc:	b29b      	uxth	r3, r3
 8009dbe:	1ad3      	subs	r3, r2, r3
 8009dc0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009dc8:	b29b      	uxth	r3, r3
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	f000 808b 	beq.w	8009ee6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009dd0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	f000 8086 	beq.w	8009ee6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	330c      	adds	r3, #12
 8009de0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009de4:	e853 3f00 	ldrex	r3, [r3]
 8009de8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009dea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009dec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009df0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	330c      	adds	r3, #12
 8009dfa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009dfe:	647a      	str	r2, [r7, #68]	; 0x44
 8009e00:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e02:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009e04:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009e06:	e841 2300 	strex	r3, r2, [r1]
 8009e0a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d1e3      	bne.n	8009dda <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	3314      	adds	r3, #20
 8009e18:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e1c:	e853 3f00 	ldrex	r3, [r3]
 8009e20:	623b      	str	r3, [r7, #32]
   return(result);
 8009e22:	6a3b      	ldr	r3, [r7, #32]
 8009e24:	f023 0301 	bic.w	r3, r3, #1
 8009e28:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	3314      	adds	r3, #20
 8009e32:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009e36:	633a      	str	r2, [r7, #48]	; 0x30
 8009e38:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e3a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009e3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e3e:	e841 2300 	strex	r3, r2, [r1]
 8009e42:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d1e3      	bne.n	8009e12 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2220      	movs	r2, #32
 8009e4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2200      	movs	r2, #0
 8009e56:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	330c      	adds	r3, #12
 8009e5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e60:	693b      	ldr	r3, [r7, #16]
 8009e62:	e853 3f00 	ldrex	r3, [r3]
 8009e66:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	f023 0310 	bic.w	r3, r3, #16
 8009e6e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	330c      	adds	r3, #12
 8009e78:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009e7c:	61fa      	str	r2, [r7, #28]
 8009e7e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e80:	69b9      	ldr	r1, [r7, #24]
 8009e82:	69fa      	ldr	r2, [r7, #28]
 8009e84:	e841 2300 	strex	r3, r2, [r1]
 8009e88:	617b      	str	r3, [r7, #20]
   return(result);
 8009e8a:	697b      	ldr	r3, [r7, #20]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d1e3      	bne.n	8009e58 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009e90:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009e94:	4619      	mov	r1, r3
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f000 f852 	bl	8009f40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009e9c:	e023      	b.n	8009ee6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009e9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ea2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d009      	beq.n	8009ebe <HAL_UART_IRQHandler+0x4ea>
 8009eaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009eae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d003      	beq.n	8009ebe <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f000 faf1 	bl	800a49e <UART_Transmit_IT>
    return;
 8009ebc:	e014      	b.n	8009ee8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009ebe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ec2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d00e      	beq.n	8009ee8 <HAL_UART_IRQHandler+0x514>
 8009eca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ece:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d008      	beq.n	8009ee8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f000 fb31 	bl	800a53e <UART_EndTransmit_IT>
    return;
 8009edc:	e004      	b.n	8009ee8 <HAL_UART_IRQHandler+0x514>
    return;
 8009ede:	bf00      	nop
 8009ee0:	e002      	b.n	8009ee8 <HAL_UART_IRQHandler+0x514>
      return;
 8009ee2:	bf00      	nop
 8009ee4:	e000      	b.n	8009ee8 <HAL_UART_IRQHandler+0x514>
      return;
 8009ee6:	bf00      	nop
  }
}
 8009ee8:	37e8      	adds	r7, #232	; 0xe8
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}
 8009eee:	bf00      	nop

08009ef0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ef0:	b480      	push	{r7}
 8009ef2:	b083      	sub	sp, #12
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009ef8:	bf00      	nop
 8009efa:	370c      	adds	r7, #12
 8009efc:	46bd      	mov	sp, r7
 8009efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f02:	4770      	bx	lr

08009f04 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009f04:	b480      	push	{r7}
 8009f06:	b083      	sub	sp, #12
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009f0c:	bf00      	nop
 8009f0e:	370c      	adds	r7, #12
 8009f10:	46bd      	mov	sp, r7
 8009f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f16:	4770      	bx	lr

08009f18 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009f18:	b480      	push	{r7}
 8009f1a:	b083      	sub	sp, #12
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009f20:	bf00      	nop
 8009f22:	370c      	adds	r7, #12
 8009f24:	46bd      	mov	sp, r7
 8009f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2a:	4770      	bx	lr

08009f2c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	b083      	sub	sp, #12
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009f34:	bf00      	nop
 8009f36:	370c      	adds	r7, #12
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3e:	4770      	bx	lr

08009f40 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009f40:	b480      	push	{r7}
 8009f42:	b083      	sub	sp, #12
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
 8009f48:	460b      	mov	r3, r1
 8009f4a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009f4c:	bf00      	nop
 8009f4e:	370c      	adds	r7, #12
 8009f50:	46bd      	mov	sp, r7
 8009f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f56:	4770      	bx	lr

08009f58 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b09c      	sub	sp, #112	; 0x70
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f64:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d172      	bne.n	800a05a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009f74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f76:	2200      	movs	r2, #0
 8009f78:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009f7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	330c      	adds	r3, #12
 8009f80:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f84:	e853 3f00 	ldrex	r3, [r3]
 8009f88:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009f8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009f90:	66bb      	str	r3, [r7, #104]	; 0x68
 8009f92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	330c      	adds	r3, #12
 8009f98:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009f9a:	65ba      	str	r2, [r7, #88]	; 0x58
 8009f9c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f9e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009fa0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009fa2:	e841 2300 	strex	r3, r2, [r1]
 8009fa6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009fa8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d1e5      	bne.n	8009f7a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	3314      	adds	r3, #20
 8009fb4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fb8:	e853 3f00 	ldrex	r3, [r3]
 8009fbc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009fbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fc0:	f023 0301 	bic.w	r3, r3, #1
 8009fc4:	667b      	str	r3, [r7, #100]	; 0x64
 8009fc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	3314      	adds	r3, #20
 8009fcc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009fce:	647a      	str	r2, [r7, #68]	; 0x44
 8009fd0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fd2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009fd4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009fd6:	e841 2300 	strex	r3, r2, [r1]
 8009fda:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009fdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d1e5      	bne.n	8009fae <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009fe2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	3314      	adds	r3, #20
 8009fe8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fec:	e853 3f00 	ldrex	r3, [r3]
 8009ff0:	623b      	str	r3, [r7, #32]
   return(result);
 8009ff2:	6a3b      	ldr	r3, [r7, #32]
 8009ff4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ff8:	663b      	str	r3, [r7, #96]	; 0x60
 8009ffa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	3314      	adds	r3, #20
 800a000:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a002:	633a      	str	r2, [r7, #48]	; 0x30
 800a004:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a006:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a008:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a00a:	e841 2300 	strex	r3, r2, [r1]
 800a00e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a012:	2b00      	cmp	r3, #0
 800a014:	d1e5      	bne.n	8009fe2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a016:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a018:	2220      	movs	r2, #32
 800a01a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a01e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a022:	2b01      	cmp	r3, #1
 800a024:	d119      	bne.n	800a05a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a026:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	330c      	adds	r3, #12
 800a02c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a02e:	693b      	ldr	r3, [r7, #16]
 800a030:	e853 3f00 	ldrex	r3, [r3]
 800a034:	60fb      	str	r3, [r7, #12]
   return(result);
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	f023 0310 	bic.w	r3, r3, #16
 800a03c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a03e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	330c      	adds	r3, #12
 800a044:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a046:	61fa      	str	r2, [r7, #28]
 800a048:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a04a:	69b9      	ldr	r1, [r7, #24]
 800a04c:	69fa      	ldr	r2, [r7, #28]
 800a04e:	e841 2300 	strex	r3, r2, [r1]
 800a052:	617b      	str	r3, [r7, #20]
   return(result);
 800a054:	697b      	ldr	r3, [r7, #20]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d1e5      	bne.n	800a026 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a05a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a05c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a05e:	2b01      	cmp	r3, #1
 800a060:	d106      	bne.n	800a070 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a062:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a064:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a066:	4619      	mov	r1, r3
 800a068:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a06a:	f7ff ff69 	bl	8009f40 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a06e:	e002      	b.n	800a076 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800a070:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a072:	f7ff ff47 	bl	8009f04 <HAL_UART_RxCpltCallback>
}
 800a076:	bf00      	nop
 800a078:	3770      	adds	r7, #112	; 0x70
 800a07a:	46bd      	mov	sp, r7
 800a07c:	bd80      	pop	{r7, pc}

0800a07e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a07e:	b580      	push	{r7, lr}
 800a080:	b084      	sub	sp, #16
 800a082:	af00      	add	r7, sp, #0
 800a084:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a08a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a090:	2b01      	cmp	r3, #1
 800a092:	d108      	bne.n	800a0a6 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a098:	085b      	lsrs	r3, r3, #1
 800a09a:	b29b      	uxth	r3, r3
 800a09c:	4619      	mov	r1, r3
 800a09e:	68f8      	ldr	r0, [r7, #12]
 800a0a0:	f7ff ff4e 	bl	8009f40 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a0a4:	e002      	b.n	800a0ac <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800a0a6:	68f8      	ldr	r0, [r7, #12]
 800a0a8:	f7ff ff36 	bl	8009f18 <HAL_UART_RxHalfCpltCallback>
}
 800a0ac:	bf00      	nop
 800a0ae:	3710      	adds	r7, #16
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bd80      	pop	{r7, pc}

0800a0b4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b084      	sub	sp, #16
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a0bc:	2300      	movs	r3, #0
 800a0be:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0c4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	695b      	ldr	r3, [r3, #20]
 800a0cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0d0:	2b80      	cmp	r3, #128	; 0x80
 800a0d2:	bf0c      	ite	eq
 800a0d4:	2301      	moveq	r3, #1
 800a0d6:	2300      	movne	r3, #0
 800a0d8:	b2db      	uxtb	r3, r3
 800a0da:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a0e2:	b2db      	uxtb	r3, r3
 800a0e4:	2b21      	cmp	r3, #33	; 0x21
 800a0e6:	d108      	bne.n	800a0fa <UART_DMAError+0x46>
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d005      	beq.n	800a0fa <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a0f4:	68b8      	ldr	r0, [r7, #8]
 800a0f6:	f000 f933 	bl	800a360 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	695b      	ldr	r3, [r3, #20]
 800a100:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a104:	2b40      	cmp	r3, #64	; 0x40
 800a106:	bf0c      	ite	eq
 800a108:	2301      	moveq	r3, #1
 800a10a:	2300      	movne	r3, #0
 800a10c:	b2db      	uxtb	r3, r3
 800a10e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a110:	68bb      	ldr	r3, [r7, #8]
 800a112:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a116:	b2db      	uxtb	r3, r3
 800a118:	2b22      	cmp	r3, #34	; 0x22
 800a11a:	d108      	bne.n	800a12e <UART_DMAError+0x7a>
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d005      	beq.n	800a12e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a122:	68bb      	ldr	r3, [r7, #8]
 800a124:	2200      	movs	r2, #0
 800a126:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a128:	68b8      	ldr	r0, [r7, #8]
 800a12a:	f000 f941 	bl	800a3b0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a132:	f043 0210 	orr.w	r2, r3, #16
 800a136:	68bb      	ldr	r3, [r7, #8]
 800a138:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a13a:	68b8      	ldr	r0, [r7, #8]
 800a13c:	f7ff fef6 	bl	8009f2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a140:	bf00      	nop
 800a142:	3710      	adds	r7, #16
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}

0800a148 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b090      	sub	sp, #64	; 0x40
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	60f8      	str	r0, [r7, #12]
 800a150:	60b9      	str	r1, [r7, #8]
 800a152:	603b      	str	r3, [r7, #0]
 800a154:	4613      	mov	r3, r2
 800a156:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a158:	e050      	b.n	800a1fc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a15a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a15c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a160:	d04c      	beq.n	800a1fc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a162:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a164:	2b00      	cmp	r3, #0
 800a166:	d007      	beq.n	800a178 <UART_WaitOnFlagUntilTimeout+0x30>
 800a168:	f7fb f922 	bl	80053b0 <HAL_GetTick>
 800a16c:	4602      	mov	r2, r0
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	1ad3      	subs	r3, r2, r3
 800a172:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a174:	429a      	cmp	r2, r3
 800a176:	d241      	bcs.n	800a1fc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	330c      	adds	r3, #12
 800a17e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a182:	e853 3f00 	ldrex	r3, [r3]
 800a186:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a18a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a18e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	330c      	adds	r3, #12
 800a196:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a198:	637a      	str	r2, [r7, #52]	; 0x34
 800a19a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a19c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a19e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1a0:	e841 2300 	strex	r3, r2, [r1]
 800a1a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a1a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d1e5      	bne.n	800a178 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	3314      	adds	r3, #20
 800a1b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	e853 3f00 	ldrex	r3, [r3]
 800a1ba:	613b      	str	r3, [r7, #16]
   return(result);
 800a1bc:	693b      	ldr	r3, [r7, #16]
 800a1be:	f023 0301 	bic.w	r3, r3, #1
 800a1c2:	63bb      	str	r3, [r7, #56]	; 0x38
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	3314      	adds	r3, #20
 800a1ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a1cc:	623a      	str	r2, [r7, #32]
 800a1ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1d0:	69f9      	ldr	r1, [r7, #28]
 800a1d2:	6a3a      	ldr	r2, [r7, #32]
 800a1d4:	e841 2300 	strex	r3, r2, [r1]
 800a1d8:	61bb      	str	r3, [r7, #24]
   return(result);
 800a1da:	69bb      	ldr	r3, [r7, #24]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d1e5      	bne.n	800a1ac <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	2220      	movs	r2, #32
 800a1e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	2220      	movs	r2, #32
 800a1ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a1f8:	2303      	movs	r3, #3
 800a1fa:	e00f      	b.n	800a21c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	681a      	ldr	r2, [r3, #0]
 800a202:	68bb      	ldr	r3, [r7, #8]
 800a204:	4013      	ands	r3, r2
 800a206:	68ba      	ldr	r2, [r7, #8]
 800a208:	429a      	cmp	r2, r3
 800a20a:	bf0c      	ite	eq
 800a20c:	2301      	moveq	r3, #1
 800a20e:	2300      	movne	r3, #0
 800a210:	b2db      	uxtb	r3, r3
 800a212:	461a      	mov	r2, r3
 800a214:	79fb      	ldrb	r3, [r7, #7]
 800a216:	429a      	cmp	r2, r3
 800a218:	d09f      	beq.n	800a15a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a21a:	2300      	movs	r3, #0
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	3740      	adds	r7, #64	; 0x40
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}

0800a224 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b098      	sub	sp, #96	; 0x60
 800a228:	af00      	add	r7, sp, #0
 800a22a:	60f8      	str	r0, [r7, #12]
 800a22c:	60b9      	str	r1, [r7, #8]
 800a22e:	4613      	mov	r3, r2
 800a230:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800a232:	68ba      	ldr	r2, [r7, #8]
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	88fa      	ldrh	r2, [r7, #6]
 800a23c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	2200      	movs	r2, #0
 800a242:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	2222      	movs	r2, #34	; 0x22
 800a248:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a250:	4a40      	ldr	r2, [pc, #256]	; (800a354 <UART_Start_Receive_DMA+0x130>)
 800a252:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a258:	4a3f      	ldr	r2, [pc, #252]	; (800a358 <UART_Start_Receive_DMA+0x134>)
 800a25a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a260:	4a3e      	ldr	r2, [pc, #248]	; (800a35c <UART_Start_Receive_DMA+0x138>)
 800a262:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a268:	2200      	movs	r2, #0
 800a26a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800a26c:	f107 0308 	add.w	r3, r7, #8
 800a270:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	3304      	adds	r3, #4
 800a27c:	4619      	mov	r1, r3
 800a27e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a280:	681a      	ldr	r2, [r3, #0]
 800a282:	88fb      	ldrh	r3, [r7, #6]
 800a284:	f7fb fea6 	bl	8005fd4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800a288:	2300      	movs	r3, #0
 800a28a:	613b      	str	r3, [r7, #16]
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	613b      	str	r3, [r7, #16]
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	613b      	str	r3, [r7, #16]
 800a29c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	691b      	ldr	r3, [r3, #16]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d019      	beq.n	800a2e2 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	330c      	adds	r3, #12
 800a2b4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a2b8:	e853 3f00 	ldrex	r3, [r3]
 800a2bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a2be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a2c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a2c4:	65bb      	str	r3, [r7, #88]	; 0x58
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	330c      	adds	r3, #12
 800a2cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a2ce:	64fa      	str	r2, [r7, #76]	; 0x4c
 800a2d0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2d2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a2d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a2d6:	e841 2300 	strex	r3, r2, [r1]
 800a2da:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800a2dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d1e5      	bne.n	800a2ae <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	3314      	adds	r3, #20
 800a2e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2ec:	e853 3f00 	ldrex	r3, [r3]
 800a2f0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a2f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2f4:	f043 0301 	orr.w	r3, r3, #1
 800a2f8:	657b      	str	r3, [r7, #84]	; 0x54
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	3314      	adds	r3, #20
 800a300:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a302:	63ba      	str	r2, [r7, #56]	; 0x38
 800a304:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a306:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a308:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a30a:	e841 2300 	strex	r3, r2, [r1]
 800a30e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a312:	2b00      	cmp	r3, #0
 800a314:	d1e5      	bne.n	800a2e2 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	3314      	adds	r3, #20
 800a31c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a31e:	69bb      	ldr	r3, [r7, #24]
 800a320:	e853 3f00 	ldrex	r3, [r3]
 800a324:	617b      	str	r3, [r7, #20]
   return(result);
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a32c:	653b      	str	r3, [r7, #80]	; 0x50
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	3314      	adds	r3, #20
 800a334:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a336:	627a      	str	r2, [r7, #36]	; 0x24
 800a338:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a33a:	6a39      	ldr	r1, [r7, #32]
 800a33c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a33e:	e841 2300 	strex	r3, r2, [r1]
 800a342:	61fb      	str	r3, [r7, #28]
   return(result);
 800a344:	69fb      	ldr	r3, [r7, #28]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d1e5      	bne.n	800a316 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800a34a:	2300      	movs	r3, #0
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3760      	adds	r7, #96	; 0x60
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}
 800a354:	08009f59 	.word	0x08009f59
 800a358:	0800a07f 	.word	0x0800a07f
 800a35c:	0800a0b5 	.word	0x0800a0b5

0800a360 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a360:	b480      	push	{r7}
 800a362:	b089      	sub	sp, #36	; 0x24
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	330c      	adds	r3, #12
 800a36e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	e853 3f00 	ldrex	r3, [r3]
 800a376:	60bb      	str	r3, [r7, #8]
   return(result);
 800a378:	68bb      	ldr	r3, [r7, #8]
 800a37a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a37e:	61fb      	str	r3, [r7, #28]
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	330c      	adds	r3, #12
 800a386:	69fa      	ldr	r2, [r7, #28]
 800a388:	61ba      	str	r2, [r7, #24]
 800a38a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a38c:	6979      	ldr	r1, [r7, #20]
 800a38e:	69ba      	ldr	r2, [r7, #24]
 800a390:	e841 2300 	strex	r3, r2, [r1]
 800a394:	613b      	str	r3, [r7, #16]
   return(result);
 800a396:	693b      	ldr	r3, [r7, #16]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d1e5      	bne.n	800a368 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2220      	movs	r2, #32
 800a3a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800a3a4:	bf00      	nop
 800a3a6:	3724      	adds	r7, #36	; 0x24
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ae:	4770      	bx	lr

0800a3b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a3b0:	b480      	push	{r7}
 800a3b2:	b095      	sub	sp, #84	; 0x54
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	330c      	adds	r3, #12
 800a3be:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3c2:	e853 3f00 	ldrex	r3, [r3]
 800a3c6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a3c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3ca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a3ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	330c      	adds	r3, #12
 800a3d6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a3d8:	643a      	str	r2, [r7, #64]	; 0x40
 800a3da:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3dc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a3de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a3e0:	e841 2300 	strex	r3, r2, [r1]
 800a3e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a3e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d1e5      	bne.n	800a3b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	3314      	adds	r3, #20
 800a3f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3f4:	6a3b      	ldr	r3, [r7, #32]
 800a3f6:	e853 3f00 	ldrex	r3, [r3]
 800a3fa:	61fb      	str	r3, [r7, #28]
   return(result);
 800a3fc:	69fb      	ldr	r3, [r7, #28]
 800a3fe:	f023 0301 	bic.w	r3, r3, #1
 800a402:	64bb      	str	r3, [r7, #72]	; 0x48
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	3314      	adds	r3, #20
 800a40a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a40c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a40e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a410:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a412:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a414:	e841 2300 	strex	r3, r2, [r1]
 800a418:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a41a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d1e5      	bne.n	800a3ec <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a424:	2b01      	cmp	r3, #1
 800a426:	d119      	bne.n	800a45c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	330c      	adds	r3, #12
 800a42e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	e853 3f00 	ldrex	r3, [r3]
 800a436:	60bb      	str	r3, [r7, #8]
   return(result);
 800a438:	68bb      	ldr	r3, [r7, #8]
 800a43a:	f023 0310 	bic.w	r3, r3, #16
 800a43e:	647b      	str	r3, [r7, #68]	; 0x44
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	330c      	adds	r3, #12
 800a446:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a448:	61ba      	str	r2, [r7, #24]
 800a44a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a44c:	6979      	ldr	r1, [r7, #20]
 800a44e:	69ba      	ldr	r2, [r7, #24]
 800a450:	e841 2300 	strex	r3, r2, [r1]
 800a454:	613b      	str	r3, [r7, #16]
   return(result);
 800a456:	693b      	ldr	r3, [r7, #16]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d1e5      	bne.n	800a428 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	2220      	movs	r2, #32
 800a460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	2200      	movs	r2, #0
 800a468:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a46a:	bf00      	nop
 800a46c:	3754      	adds	r7, #84	; 0x54
 800a46e:	46bd      	mov	sp, r7
 800a470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a474:	4770      	bx	lr

0800a476 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a476:	b580      	push	{r7, lr}
 800a478:	b084      	sub	sp, #16
 800a47a:	af00      	add	r7, sp, #0
 800a47c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a482:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	2200      	movs	r2, #0
 800a488:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2200      	movs	r2, #0
 800a48e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a490:	68f8      	ldr	r0, [r7, #12]
 800a492:	f7ff fd4b 	bl	8009f2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a496:	bf00      	nop
 800a498:	3710      	adds	r7, #16
 800a49a:	46bd      	mov	sp, r7
 800a49c:	bd80      	pop	{r7, pc}

0800a49e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a49e:	b480      	push	{r7}
 800a4a0:	b085      	sub	sp, #20
 800a4a2:	af00      	add	r7, sp, #0
 800a4a4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a4ac:	b2db      	uxtb	r3, r3
 800a4ae:	2b21      	cmp	r3, #33	; 0x21
 800a4b0:	d13e      	bne.n	800a530 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	689b      	ldr	r3, [r3, #8]
 800a4b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4ba:	d114      	bne.n	800a4e6 <UART_Transmit_IT+0x48>
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	691b      	ldr	r3, [r3, #16]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d110      	bne.n	800a4e6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	6a1b      	ldr	r3, [r3, #32]
 800a4c8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	881b      	ldrh	r3, [r3, #0]
 800a4ce:	461a      	mov	r2, r3
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a4d8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	6a1b      	ldr	r3, [r3, #32]
 800a4de:	1c9a      	adds	r2, r3, #2
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	621a      	str	r2, [r3, #32]
 800a4e4:	e008      	b.n	800a4f8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6a1b      	ldr	r3, [r3, #32]
 800a4ea:	1c59      	adds	r1, r3, #1
 800a4ec:	687a      	ldr	r2, [r7, #4]
 800a4ee:	6211      	str	r1, [r2, #32]
 800a4f0:	781a      	ldrb	r2, [r3, #0]
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a4fc:	b29b      	uxth	r3, r3
 800a4fe:	3b01      	subs	r3, #1
 800a500:	b29b      	uxth	r3, r3
 800a502:	687a      	ldr	r2, [r7, #4]
 800a504:	4619      	mov	r1, r3
 800a506:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d10f      	bne.n	800a52c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	68da      	ldr	r2, [r3, #12]
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a51a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	68da      	ldr	r2, [r3, #12]
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a52a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a52c:	2300      	movs	r3, #0
 800a52e:	e000      	b.n	800a532 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a530:	2302      	movs	r3, #2
  }
}
 800a532:	4618      	mov	r0, r3
 800a534:	3714      	adds	r7, #20
 800a536:	46bd      	mov	sp, r7
 800a538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53c:	4770      	bx	lr

0800a53e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a53e:	b580      	push	{r7, lr}
 800a540:	b082      	sub	sp, #8
 800a542:	af00      	add	r7, sp, #0
 800a544:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	68da      	ldr	r2, [r3, #12]
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a554:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2220      	movs	r2, #32
 800a55a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f7ff fcc6 	bl	8009ef0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a564:	2300      	movs	r3, #0
}
 800a566:	4618      	mov	r0, r3
 800a568:	3708      	adds	r7, #8
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bd80      	pop	{r7, pc}

0800a56e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a56e:	b580      	push	{r7, lr}
 800a570:	b08c      	sub	sp, #48	; 0x30
 800a572:	af00      	add	r7, sp, #0
 800a574:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a57c:	b2db      	uxtb	r3, r3
 800a57e:	2b22      	cmp	r3, #34	; 0x22
 800a580:	f040 80ab 	bne.w	800a6da <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	689b      	ldr	r3, [r3, #8]
 800a588:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a58c:	d117      	bne.n	800a5be <UART_Receive_IT+0x50>
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	691b      	ldr	r3, [r3, #16]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d113      	bne.n	800a5be <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a596:	2300      	movs	r3, #0
 800a598:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a59e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	685b      	ldr	r3, [r3, #4]
 800a5a6:	b29b      	uxth	r3, r3
 800a5a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5ac:	b29a      	uxth	r2, r3
 800a5ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5b0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5b6:	1c9a      	adds	r2, r3, #2
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	629a      	str	r2, [r3, #40]	; 0x28
 800a5bc:	e026      	b.n	800a60c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5c2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	689b      	ldr	r3, [r3, #8]
 800a5cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a5d0:	d007      	beq.n	800a5e2 <UART_Receive_IT+0x74>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	689b      	ldr	r3, [r3, #8]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d10a      	bne.n	800a5f0 <UART_Receive_IT+0x82>
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	691b      	ldr	r3, [r3, #16]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d106      	bne.n	800a5f0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	685b      	ldr	r3, [r3, #4]
 800a5e8:	b2da      	uxtb	r2, r3
 800a5ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5ec:	701a      	strb	r2, [r3, #0]
 800a5ee:	e008      	b.n	800a602 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	685b      	ldr	r3, [r3, #4]
 800a5f6:	b2db      	uxtb	r3, r3
 800a5f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a5fc:	b2da      	uxtb	r2, r3
 800a5fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a600:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a606:	1c5a      	adds	r2, r3, #1
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a610:	b29b      	uxth	r3, r3
 800a612:	3b01      	subs	r3, #1
 800a614:	b29b      	uxth	r3, r3
 800a616:	687a      	ldr	r2, [r7, #4]
 800a618:	4619      	mov	r1, r3
 800a61a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d15a      	bne.n	800a6d6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	68da      	ldr	r2, [r3, #12]
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	f022 0220 	bic.w	r2, r2, #32
 800a62e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	68da      	ldr	r2, [r3, #12]
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a63e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	695a      	ldr	r2, [r3, #20]
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f022 0201 	bic.w	r2, r2, #1
 800a64e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2220      	movs	r2, #32
 800a654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a65c:	2b01      	cmp	r3, #1
 800a65e:	d135      	bne.n	800a6cc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2200      	movs	r2, #0
 800a664:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	330c      	adds	r3, #12
 800a66c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a66e:	697b      	ldr	r3, [r7, #20]
 800a670:	e853 3f00 	ldrex	r3, [r3]
 800a674:	613b      	str	r3, [r7, #16]
   return(result);
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	f023 0310 	bic.w	r3, r3, #16
 800a67c:	627b      	str	r3, [r7, #36]	; 0x24
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	330c      	adds	r3, #12
 800a684:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a686:	623a      	str	r2, [r7, #32]
 800a688:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a68a:	69f9      	ldr	r1, [r7, #28]
 800a68c:	6a3a      	ldr	r2, [r7, #32]
 800a68e:	e841 2300 	strex	r3, r2, [r1]
 800a692:	61bb      	str	r3, [r7, #24]
   return(result);
 800a694:	69bb      	ldr	r3, [r7, #24]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d1e5      	bne.n	800a666 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f003 0310 	and.w	r3, r3, #16
 800a6a4:	2b10      	cmp	r3, #16
 800a6a6:	d10a      	bne.n	800a6be <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	60fb      	str	r3, [r7, #12]
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	60fb      	str	r3, [r7, #12]
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	685b      	ldr	r3, [r3, #4]
 800a6ba:	60fb      	str	r3, [r7, #12]
 800a6bc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a6c2:	4619      	mov	r1, r3
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f7ff fc3b 	bl	8009f40 <HAL_UARTEx_RxEventCallback>
 800a6ca:	e002      	b.n	800a6d2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f7ff fc19 	bl	8009f04 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	e002      	b.n	800a6dc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	e000      	b.n	800a6dc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a6da:	2302      	movs	r3, #2
  }
}
 800a6dc:	4618      	mov	r0, r3
 800a6de:	3730      	adds	r7, #48	; 0x30
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}

0800a6e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a6e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a6e8:	b0c0      	sub	sp, #256	; 0x100
 800a6ea:	af00      	add	r7, sp, #0
 800a6ec:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a6f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	691b      	ldr	r3, [r3, #16]
 800a6f8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a6fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a700:	68d9      	ldr	r1, [r3, #12]
 800a702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a706:	681a      	ldr	r2, [r3, #0]
 800a708:	ea40 0301 	orr.w	r3, r0, r1
 800a70c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a70e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a712:	689a      	ldr	r2, [r3, #8]
 800a714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a718:	691b      	ldr	r3, [r3, #16]
 800a71a:	431a      	orrs	r2, r3
 800a71c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a720:	695b      	ldr	r3, [r3, #20]
 800a722:	431a      	orrs	r2, r3
 800a724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a728:	69db      	ldr	r3, [r3, #28]
 800a72a:	4313      	orrs	r3, r2
 800a72c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	68db      	ldr	r3, [r3, #12]
 800a738:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a73c:	f021 010c 	bic.w	r1, r1, #12
 800a740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a744:	681a      	ldr	r2, [r3, #0]
 800a746:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a74a:	430b      	orrs	r3, r1
 800a74c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a74e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	695b      	ldr	r3, [r3, #20]
 800a756:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a75a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a75e:	6999      	ldr	r1, [r3, #24]
 800a760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a764:	681a      	ldr	r2, [r3, #0]
 800a766:	ea40 0301 	orr.w	r3, r0, r1
 800a76a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a76c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a770:	681a      	ldr	r2, [r3, #0]
 800a772:	4b8f      	ldr	r3, [pc, #572]	; (800a9b0 <UART_SetConfig+0x2cc>)
 800a774:	429a      	cmp	r2, r3
 800a776:	d005      	beq.n	800a784 <UART_SetConfig+0xa0>
 800a778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a77c:	681a      	ldr	r2, [r3, #0]
 800a77e:	4b8d      	ldr	r3, [pc, #564]	; (800a9b4 <UART_SetConfig+0x2d0>)
 800a780:	429a      	cmp	r2, r3
 800a782:	d104      	bne.n	800a78e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a784:	f7fd fa56 	bl	8007c34 <HAL_RCC_GetPCLK2Freq>
 800a788:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a78c:	e003      	b.n	800a796 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a78e:	f7fd fa3d 	bl	8007c0c <HAL_RCC_GetPCLK1Freq>
 800a792:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a79a:	69db      	ldr	r3, [r3, #28]
 800a79c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a7a0:	f040 810c 	bne.w	800a9bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a7a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a7ae:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a7b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a7b6:	4622      	mov	r2, r4
 800a7b8:	462b      	mov	r3, r5
 800a7ba:	1891      	adds	r1, r2, r2
 800a7bc:	65b9      	str	r1, [r7, #88]	; 0x58
 800a7be:	415b      	adcs	r3, r3
 800a7c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a7c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a7c6:	4621      	mov	r1, r4
 800a7c8:	eb12 0801 	adds.w	r8, r2, r1
 800a7cc:	4629      	mov	r1, r5
 800a7ce:	eb43 0901 	adc.w	r9, r3, r1
 800a7d2:	f04f 0200 	mov.w	r2, #0
 800a7d6:	f04f 0300 	mov.w	r3, #0
 800a7da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a7de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a7e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a7e6:	4690      	mov	r8, r2
 800a7e8:	4699      	mov	r9, r3
 800a7ea:	4623      	mov	r3, r4
 800a7ec:	eb18 0303 	adds.w	r3, r8, r3
 800a7f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a7f4:	462b      	mov	r3, r5
 800a7f6:	eb49 0303 	adc.w	r3, r9, r3
 800a7fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a7fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a802:	685b      	ldr	r3, [r3, #4]
 800a804:	2200      	movs	r2, #0
 800a806:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a80a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a80e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a812:	460b      	mov	r3, r1
 800a814:	18db      	adds	r3, r3, r3
 800a816:	653b      	str	r3, [r7, #80]	; 0x50
 800a818:	4613      	mov	r3, r2
 800a81a:	eb42 0303 	adc.w	r3, r2, r3
 800a81e:	657b      	str	r3, [r7, #84]	; 0x54
 800a820:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a824:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a828:	f7f6 fa4e 	bl	8000cc8 <__aeabi_uldivmod>
 800a82c:	4602      	mov	r2, r0
 800a82e:	460b      	mov	r3, r1
 800a830:	4b61      	ldr	r3, [pc, #388]	; (800a9b8 <UART_SetConfig+0x2d4>)
 800a832:	fba3 2302 	umull	r2, r3, r3, r2
 800a836:	095b      	lsrs	r3, r3, #5
 800a838:	011c      	lsls	r4, r3, #4
 800a83a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a83e:	2200      	movs	r2, #0
 800a840:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a844:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a848:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a84c:	4642      	mov	r2, r8
 800a84e:	464b      	mov	r3, r9
 800a850:	1891      	adds	r1, r2, r2
 800a852:	64b9      	str	r1, [r7, #72]	; 0x48
 800a854:	415b      	adcs	r3, r3
 800a856:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a858:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a85c:	4641      	mov	r1, r8
 800a85e:	eb12 0a01 	adds.w	sl, r2, r1
 800a862:	4649      	mov	r1, r9
 800a864:	eb43 0b01 	adc.w	fp, r3, r1
 800a868:	f04f 0200 	mov.w	r2, #0
 800a86c:	f04f 0300 	mov.w	r3, #0
 800a870:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a874:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a878:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a87c:	4692      	mov	sl, r2
 800a87e:	469b      	mov	fp, r3
 800a880:	4643      	mov	r3, r8
 800a882:	eb1a 0303 	adds.w	r3, sl, r3
 800a886:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a88a:	464b      	mov	r3, r9
 800a88c:	eb4b 0303 	adc.w	r3, fp, r3
 800a890:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a898:	685b      	ldr	r3, [r3, #4]
 800a89a:	2200      	movs	r2, #0
 800a89c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a8a0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a8a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a8a8:	460b      	mov	r3, r1
 800a8aa:	18db      	adds	r3, r3, r3
 800a8ac:	643b      	str	r3, [r7, #64]	; 0x40
 800a8ae:	4613      	mov	r3, r2
 800a8b0:	eb42 0303 	adc.w	r3, r2, r3
 800a8b4:	647b      	str	r3, [r7, #68]	; 0x44
 800a8b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a8ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a8be:	f7f6 fa03 	bl	8000cc8 <__aeabi_uldivmod>
 800a8c2:	4602      	mov	r2, r0
 800a8c4:	460b      	mov	r3, r1
 800a8c6:	4611      	mov	r1, r2
 800a8c8:	4b3b      	ldr	r3, [pc, #236]	; (800a9b8 <UART_SetConfig+0x2d4>)
 800a8ca:	fba3 2301 	umull	r2, r3, r3, r1
 800a8ce:	095b      	lsrs	r3, r3, #5
 800a8d0:	2264      	movs	r2, #100	; 0x64
 800a8d2:	fb02 f303 	mul.w	r3, r2, r3
 800a8d6:	1acb      	subs	r3, r1, r3
 800a8d8:	00db      	lsls	r3, r3, #3
 800a8da:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a8de:	4b36      	ldr	r3, [pc, #216]	; (800a9b8 <UART_SetConfig+0x2d4>)
 800a8e0:	fba3 2302 	umull	r2, r3, r3, r2
 800a8e4:	095b      	lsrs	r3, r3, #5
 800a8e6:	005b      	lsls	r3, r3, #1
 800a8e8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a8ec:	441c      	add	r4, r3
 800a8ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a8f8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a8fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a900:	4642      	mov	r2, r8
 800a902:	464b      	mov	r3, r9
 800a904:	1891      	adds	r1, r2, r2
 800a906:	63b9      	str	r1, [r7, #56]	; 0x38
 800a908:	415b      	adcs	r3, r3
 800a90a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a90c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a910:	4641      	mov	r1, r8
 800a912:	1851      	adds	r1, r2, r1
 800a914:	6339      	str	r1, [r7, #48]	; 0x30
 800a916:	4649      	mov	r1, r9
 800a918:	414b      	adcs	r3, r1
 800a91a:	637b      	str	r3, [r7, #52]	; 0x34
 800a91c:	f04f 0200 	mov.w	r2, #0
 800a920:	f04f 0300 	mov.w	r3, #0
 800a924:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a928:	4659      	mov	r1, fp
 800a92a:	00cb      	lsls	r3, r1, #3
 800a92c:	4651      	mov	r1, sl
 800a92e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a932:	4651      	mov	r1, sl
 800a934:	00ca      	lsls	r2, r1, #3
 800a936:	4610      	mov	r0, r2
 800a938:	4619      	mov	r1, r3
 800a93a:	4603      	mov	r3, r0
 800a93c:	4642      	mov	r2, r8
 800a93e:	189b      	adds	r3, r3, r2
 800a940:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a944:	464b      	mov	r3, r9
 800a946:	460a      	mov	r2, r1
 800a948:	eb42 0303 	adc.w	r3, r2, r3
 800a94c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a954:	685b      	ldr	r3, [r3, #4]
 800a956:	2200      	movs	r2, #0
 800a958:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a95c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a960:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a964:	460b      	mov	r3, r1
 800a966:	18db      	adds	r3, r3, r3
 800a968:	62bb      	str	r3, [r7, #40]	; 0x28
 800a96a:	4613      	mov	r3, r2
 800a96c:	eb42 0303 	adc.w	r3, r2, r3
 800a970:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a972:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a976:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a97a:	f7f6 f9a5 	bl	8000cc8 <__aeabi_uldivmod>
 800a97e:	4602      	mov	r2, r0
 800a980:	460b      	mov	r3, r1
 800a982:	4b0d      	ldr	r3, [pc, #52]	; (800a9b8 <UART_SetConfig+0x2d4>)
 800a984:	fba3 1302 	umull	r1, r3, r3, r2
 800a988:	095b      	lsrs	r3, r3, #5
 800a98a:	2164      	movs	r1, #100	; 0x64
 800a98c:	fb01 f303 	mul.w	r3, r1, r3
 800a990:	1ad3      	subs	r3, r2, r3
 800a992:	00db      	lsls	r3, r3, #3
 800a994:	3332      	adds	r3, #50	; 0x32
 800a996:	4a08      	ldr	r2, [pc, #32]	; (800a9b8 <UART_SetConfig+0x2d4>)
 800a998:	fba2 2303 	umull	r2, r3, r2, r3
 800a99c:	095b      	lsrs	r3, r3, #5
 800a99e:	f003 0207 	and.w	r2, r3, #7
 800a9a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	4422      	add	r2, r4
 800a9aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a9ac:	e105      	b.n	800abba <UART_SetConfig+0x4d6>
 800a9ae:	bf00      	nop
 800a9b0:	40011000 	.word	0x40011000
 800a9b4:	40011400 	.word	0x40011400
 800a9b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a9bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a9c6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a9ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a9ce:	4642      	mov	r2, r8
 800a9d0:	464b      	mov	r3, r9
 800a9d2:	1891      	adds	r1, r2, r2
 800a9d4:	6239      	str	r1, [r7, #32]
 800a9d6:	415b      	adcs	r3, r3
 800a9d8:	627b      	str	r3, [r7, #36]	; 0x24
 800a9da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a9de:	4641      	mov	r1, r8
 800a9e0:	1854      	adds	r4, r2, r1
 800a9e2:	4649      	mov	r1, r9
 800a9e4:	eb43 0501 	adc.w	r5, r3, r1
 800a9e8:	f04f 0200 	mov.w	r2, #0
 800a9ec:	f04f 0300 	mov.w	r3, #0
 800a9f0:	00eb      	lsls	r3, r5, #3
 800a9f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a9f6:	00e2      	lsls	r2, r4, #3
 800a9f8:	4614      	mov	r4, r2
 800a9fa:	461d      	mov	r5, r3
 800a9fc:	4643      	mov	r3, r8
 800a9fe:	18e3      	adds	r3, r4, r3
 800aa00:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800aa04:	464b      	mov	r3, r9
 800aa06:	eb45 0303 	adc.w	r3, r5, r3
 800aa0a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800aa0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa12:	685b      	ldr	r3, [r3, #4]
 800aa14:	2200      	movs	r2, #0
 800aa16:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800aa1a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800aa1e:	f04f 0200 	mov.w	r2, #0
 800aa22:	f04f 0300 	mov.w	r3, #0
 800aa26:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800aa2a:	4629      	mov	r1, r5
 800aa2c:	008b      	lsls	r3, r1, #2
 800aa2e:	4621      	mov	r1, r4
 800aa30:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aa34:	4621      	mov	r1, r4
 800aa36:	008a      	lsls	r2, r1, #2
 800aa38:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800aa3c:	f7f6 f944 	bl	8000cc8 <__aeabi_uldivmod>
 800aa40:	4602      	mov	r2, r0
 800aa42:	460b      	mov	r3, r1
 800aa44:	4b60      	ldr	r3, [pc, #384]	; (800abc8 <UART_SetConfig+0x4e4>)
 800aa46:	fba3 2302 	umull	r2, r3, r3, r2
 800aa4a:	095b      	lsrs	r3, r3, #5
 800aa4c:	011c      	lsls	r4, r3, #4
 800aa4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aa52:	2200      	movs	r2, #0
 800aa54:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800aa58:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800aa5c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800aa60:	4642      	mov	r2, r8
 800aa62:	464b      	mov	r3, r9
 800aa64:	1891      	adds	r1, r2, r2
 800aa66:	61b9      	str	r1, [r7, #24]
 800aa68:	415b      	adcs	r3, r3
 800aa6a:	61fb      	str	r3, [r7, #28]
 800aa6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aa70:	4641      	mov	r1, r8
 800aa72:	1851      	adds	r1, r2, r1
 800aa74:	6139      	str	r1, [r7, #16]
 800aa76:	4649      	mov	r1, r9
 800aa78:	414b      	adcs	r3, r1
 800aa7a:	617b      	str	r3, [r7, #20]
 800aa7c:	f04f 0200 	mov.w	r2, #0
 800aa80:	f04f 0300 	mov.w	r3, #0
 800aa84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800aa88:	4659      	mov	r1, fp
 800aa8a:	00cb      	lsls	r3, r1, #3
 800aa8c:	4651      	mov	r1, sl
 800aa8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aa92:	4651      	mov	r1, sl
 800aa94:	00ca      	lsls	r2, r1, #3
 800aa96:	4610      	mov	r0, r2
 800aa98:	4619      	mov	r1, r3
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	4642      	mov	r2, r8
 800aa9e:	189b      	adds	r3, r3, r2
 800aaa0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800aaa4:	464b      	mov	r3, r9
 800aaa6:	460a      	mov	r2, r1
 800aaa8:	eb42 0303 	adc.w	r3, r2, r3
 800aaac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800aab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aab4:	685b      	ldr	r3, [r3, #4]
 800aab6:	2200      	movs	r2, #0
 800aab8:	67bb      	str	r3, [r7, #120]	; 0x78
 800aaba:	67fa      	str	r2, [r7, #124]	; 0x7c
 800aabc:	f04f 0200 	mov.w	r2, #0
 800aac0:	f04f 0300 	mov.w	r3, #0
 800aac4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800aac8:	4649      	mov	r1, r9
 800aaca:	008b      	lsls	r3, r1, #2
 800aacc:	4641      	mov	r1, r8
 800aace:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aad2:	4641      	mov	r1, r8
 800aad4:	008a      	lsls	r2, r1, #2
 800aad6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800aada:	f7f6 f8f5 	bl	8000cc8 <__aeabi_uldivmod>
 800aade:	4602      	mov	r2, r0
 800aae0:	460b      	mov	r3, r1
 800aae2:	4b39      	ldr	r3, [pc, #228]	; (800abc8 <UART_SetConfig+0x4e4>)
 800aae4:	fba3 1302 	umull	r1, r3, r3, r2
 800aae8:	095b      	lsrs	r3, r3, #5
 800aaea:	2164      	movs	r1, #100	; 0x64
 800aaec:	fb01 f303 	mul.w	r3, r1, r3
 800aaf0:	1ad3      	subs	r3, r2, r3
 800aaf2:	011b      	lsls	r3, r3, #4
 800aaf4:	3332      	adds	r3, #50	; 0x32
 800aaf6:	4a34      	ldr	r2, [pc, #208]	; (800abc8 <UART_SetConfig+0x4e4>)
 800aaf8:	fba2 2303 	umull	r2, r3, r2, r3
 800aafc:	095b      	lsrs	r3, r3, #5
 800aafe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ab02:	441c      	add	r4, r3
 800ab04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ab08:	2200      	movs	r2, #0
 800ab0a:	673b      	str	r3, [r7, #112]	; 0x70
 800ab0c:	677a      	str	r2, [r7, #116]	; 0x74
 800ab0e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800ab12:	4642      	mov	r2, r8
 800ab14:	464b      	mov	r3, r9
 800ab16:	1891      	adds	r1, r2, r2
 800ab18:	60b9      	str	r1, [r7, #8]
 800ab1a:	415b      	adcs	r3, r3
 800ab1c:	60fb      	str	r3, [r7, #12]
 800ab1e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ab22:	4641      	mov	r1, r8
 800ab24:	1851      	adds	r1, r2, r1
 800ab26:	6039      	str	r1, [r7, #0]
 800ab28:	4649      	mov	r1, r9
 800ab2a:	414b      	adcs	r3, r1
 800ab2c:	607b      	str	r3, [r7, #4]
 800ab2e:	f04f 0200 	mov.w	r2, #0
 800ab32:	f04f 0300 	mov.w	r3, #0
 800ab36:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ab3a:	4659      	mov	r1, fp
 800ab3c:	00cb      	lsls	r3, r1, #3
 800ab3e:	4651      	mov	r1, sl
 800ab40:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ab44:	4651      	mov	r1, sl
 800ab46:	00ca      	lsls	r2, r1, #3
 800ab48:	4610      	mov	r0, r2
 800ab4a:	4619      	mov	r1, r3
 800ab4c:	4603      	mov	r3, r0
 800ab4e:	4642      	mov	r2, r8
 800ab50:	189b      	adds	r3, r3, r2
 800ab52:	66bb      	str	r3, [r7, #104]	; 0x68
 800ab54:	464b      	mov	r3, r9
 800ab56:	460a      	mov	r2, r1
 800ab58:	eb42 0303 	adc.w	r3, r2, r3
 800ab5c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ab5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab62:	685b      	ldr	r3, [r3, #4]
 800ab64:	2200      	movs	r2, #0
 800ab66:	663b      	str	r3, [r7, #96]	; 0x60
 800ab68:	667a      	str	r2, [r7, #100]	; 0x64
 800ab6a:	f04f 0200 	mov.w	r2, #0
 800ab6e:	f04f 0300 	mov.w	r3, #0
 800ab72:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800ab76:	4649      	mov	r1, r9
 800ab78:	008b      	lsls	r3, r1, #2
 800ab7a:	4641      	mov	r1, r8
 800ab7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ab80:	4641      	mov	r1, r8
 800ab82:	008a      	lsls	r2, r1, #2
 800ab84:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800ab88:	f7f6 f89e 	bl	8000cc8 <__aeabi_uldivmod>
 800ab8c:	4602      	mov	r2, r0
 800ab8e:	460b      	mov	r3, r1
 800ab90:	4b0d      	ldr	r3, [pc, #52]	; (800abc8 <UART_SetConfig+0x4e4>)
 800ab92:	fba3 1302 	umull	r1, r3, r3, r2
 800ab96:	095b      	lsrs	r3, r3, #5
 800ab98:	2164      	movs	r1, #100	; 0x64
 800ab9a:	fb01 f303 	mul.w	r3, r1, r3
 800ab9e:	1ad3      	subs	r3, r2, r3
 800aba0:	011b      	lsls	r3, r3, #4
 800aba2:	3332      	adds	r3, #50	; 0x32
 800aba4:	4a08      	ldr	r2, [pc, #32]	; (800abc8 <UART_SetConfig+0x4e4>)
 800aba6:	fba2 2303 	umull	r2, r3, r2, r3
 800abaa:	095b      	lsrs	r3, r3, #5
 800abac:	f003 020f 	and.w	r2, r3, #15
 800abb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	4422      	add	r2, r4
 800abb8:	609a      	str	r2, [r3, #8]
}
 800abba:	bf00      	nop
 800abbc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800abc0:	46bd      	mov	sp, r7
 800abc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800abc6:	bf00      	nop
 800abc8:	51eb851f 	.word	0x51eb851f

0800abcc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800abd0:	4904      	ldr	r1, [pc, #16]	; (800abe4 <MX_FATFS_Init+0x18>)
 800abd2:	4805      	ldr	r0, [pc, #20]	; (800abe8 <MX_FATFS_Init+0x1c>)
 800abd4:	f003 f902 	bl	800dddc <FATFS_LinkDriver>
 800abd8:	4603      	mov	r3, r0
 800abda:	461a      	mov	r2, r3
 800abdc:	4b03      	ldr	r3, [pc, #12]	; (800abec <MX_FATFS_Init+0x20>)
 800abde:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800abe0:	bf00      	nop
 800abe2:	bd80      	pop	{r7, pc}
 800abe4:	20002c68 	.word	0x20002c68
 800abe8:	20000028 	.word	0x20000028
 800abec:	20002c64 	.word	0x20002c64

0800abf0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800abf0:	b480      	push	{r7}
 800abf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800abf4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800abf6:	4618      	mov	r0, r3
 800abf8:	46bd      	mov	sp, r7
 800abfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfe:	4770      	bx	lr

0800ac00 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b082      	sub	sp, #8
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	4603      	mov	r3, r0
 800ac08:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize (pdrv);
 800ac0a:	79fb      	ldrb	r3, [r7, #7]
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	f7f7 ffe5 	bl	8002bdc <SD_disk_initialize>
 800ac12:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800ac14:	4618      	mov	r0, r3
 800ac16:	3708      	adds	r7, #8
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}

0800ac1c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b082      	sub	sp, #8
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	4603      	mov	r3, r0
 800ac24:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status (pdrv);
 800ac26:	79fb      	ldrb	r3, [r7, #7]
 800ac28:	4618      	mov	r0, r3
 800ac2a:	f7f8 f8c3 	bl	8002db4 <SD_disk_status>
 800ac2e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800ac30:	4618      	mov	r0, r3
 800ac32:	3708      	adds	r7, #8
 800ac34:	46bd      	mov	sp, r7
 800ac36:	bd80      	pop	{r7, pc}

0800ac38 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b084      	sub	sp, #16
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	60b9      	str	r1, [r7, #8]
 800ac40:	607a      	str	r2, [r7, #4]
 800ac42:	603b      	str	r3, [r7, #0]
 800ac44:	4603      	mov	r3, r0
 800ac46:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read (pdrv, buff, sector, count);
 800ac48:	7bf8      	ldrb	r0, [r7, #15]
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	687a      	ldr	r2, [r7, #4]
 800ac4e:	68b9      	ldr	r1, [r7, #8]
 800ac50:	f7f8 f8c6 	bl	8002de0 <SD_disk_read>
 800ac54:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800ac56:	4618      	mov	r0, r3
 800ac58:	3710      	adds	r7, #16
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	bd80      	pop	{r7, pc}

0800ac5e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800ac5e:	b580      	push	{r7, lr}
 800ac60:	b084      	sub	sp, #16
 800ac62:	af00      	add	r7, sp, #0
 800ac64:	60b9      	str	r1, [r7, #8]
 800ac66:	607a      	str	r2, [r7, #4]
 800ac68:	603b      	str	r3, [r7, #0]
 800ac6a:	4603      	mov	r3, r0
 800ac6c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write (pdrv, buff, sector, count);
 800ac6e:	7bf8      	ldrb	r0, [r7, #15]
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	687a      	ldr	r2, [r7, #4]
 800ac74:	68b9      	ldr	r1, [r7, #8]
 800ac76:	f7f8 f91d 	bl	8002eb4 <SD_disk_write>
 800ac7a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	3710      	adds	r7, #16
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bd80      	pop	{r7, pc}

0800ac84 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b082      	sub	sp, #8
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	603a      	str	r2, [r7, #0]
 800ac8e:	71fb      	strb	r3, [r7, #7]
 800ac90:	460b      	mov	r3, r1
 800ac92:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl (pdrv, cmd, buff);
 800ac94:	79b9      	ldrb	r1, [r7, #6]
 800ac96:	79fb      	ldrb	r3, [r7, #7]
 800ac98:	683a      	ldr	r2, [r7, #0]
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	f7f8 f98e 	bl	8002fbc <SD_disk_ioctl>
 800aca0:	4603      	mov	r3, r0

  /* USER CODE END IOCTL */
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	3708      	adds	r7, #8
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}
	...

0800acac <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b084      	sub	sp, #16
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	4603      	mov	r3, r0
 800acb4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800acb6:	79fb      	ldrb	r3, [r7, #7]
 800acb8:	4a08      	ldr	r2, [pc, #32]	; (800acdc <disk_status+0x30>)
 800acba:	009b      	lsls	r3, r3, #2
 800acbc:	4413      	add	r3, r2
 800acbe:	685b      	ldr	r3, [r3, #4]
 800acc0:	685b      	ldr	r3, [r3, #4]
 800acc2:	79fa      	ldrb	r2, [r7, #7]
 800acc4:	4905      	ldr	r1, [pc, #20]	; (800acdc <disk_status+0x30>)
 800acc6:	440a      	add	r2, r1
 800acc8:	7a12      	ldrb	r2, [r2, #8]
 800acca:	4610      	mov	r0, r2
 800accc:	4798      	blx	r3
 800acce:	4603      	mov	r3, r0
 800acd0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800acd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	3710      	adds	r7, #16
 800acd8:	46bd      	mov	sp, r7
 800acda:	bd80      	pop	{r7, pc}
 800acdc:	20002e94 	.word	0x20002e94

0800ace0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	b084      	sub	sp, #16
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	4603      	mov	r3, r0
 800ace8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800acea:	2300      	movs	r3, #0
 800acec:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800acee:	79fb      	ldrb	r3, [r7, #7]
 800acf0:	4a0d      	ldr	r2, [pc, #52]	; (800ad28 <disk_initialize+0x48>)
 800acf2:	5cd3      	ldrb	r3, [r2, r3]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d111      	bne.n	800ad1c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800acf8:	79fb      	ldrb	r3, [r7, #7]
 800acfa:	4a0b      	ldr	r2, [pc, #44]	; (800ad28 <disk_initialize+0x48>)
 800acfc:	2101      	movs	r1, #1
 800acfe:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ad00:	79fb      	ldrb	r3, [r7, #7]
 800ad02:	4a09      	ldr	r2, [pc, #36]	; (800ad28 <disk_initialize+0x48>)
 800ad04:	009b      	lsls	r3, r3, #2
 800ad06:	4413      	add	r3, r2
 800ad08:	685b      	ldr	r3, [r3, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	79fa      	ldrb	r2, [r7, #7]
 800ad0e:	4906      	ldr	r1, [pc, #24]	; (800ad28 <disk_initialize+0x48>)
 800ad10:	440a      	add	r2, r1
 800ad12:	7a12      	ldrb	r2, [r2, #8]
 800ad14:	4610      	mov	r0, r2
 800ad16:	4798      	blx	r3
 800ad18:	4603      	mov	r3, r0
 800ad1a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800ad1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad1e:	4618      	mov	r0, r3
 800ad20:	3710      	adds	r7, #16
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bd80      	pop	{r7, pc}
 800ad26:	bf00      	nop
 800ad28:	20002e94 	.word	0x20002e94

0800ad2c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800ad2c:	b590      	push	{r4, r7, lr}
 800ad2e:	b087      	sub	sp, #28
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	60b9      	str	r1, [r7, #8]
 800ad34:	607a      	str	r2, [r7, #4]
 800ad36:	603b      	str	r3, [r7, #0]
 800ad38:	4603      	mov	r3, r0
 800ad3a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ad3c:	7bfb      	ldrb	r3, [r7, #15]
 800ad3e:	4a0a      	ldr	r2, [pc, #40]	; (800ad68 <disk_read+0x3c>)
 800ad40:	009b      	lsls	r3, r3, #2
 800ad42:	4413      	add	r3, r2
 800ad44:	685b      	ldr	r3, [r3, #4]
 800ad46:	689c      	ldr	r4, [r3, #8]
 800ad48:	7bfb      	ldrb	r3, [r7, #15]
 800ad4a:	4a07      	ldr	r2, [pc, #28]	; (800ad68 <disk_read+0x3c>)
 800ad4c:	4413      	add	r3, r2
 800ad4e:	7a18      	ldrb	r0, [r3, #8]
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	687a      	ldr	r2, [r7, #4]
 800ad54:	68b9      	ldr	r1, [r7, #8]
 800ad56:	47a0      	blx	r4
 800ad58:	4603      	mov	r3, r0
 800ad5a:	75fb      	strb	r3, [r7, #23]
  return res;
 800ad5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad5e:	4618      	mov	r0, r3
 800ad60:	371c      	adds	r7, #28
 800ad62:	46bd      	mov	sp, r7
 800ad64:	bd90      	pop	{r4, r7, pc}
 800ad66:	bf00      	nop
 800ad68:	20002e94 	.word	0x20002e94

0800ad6c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ad6c:	b590      	push	{r4, r7, lr}
 800ad6e:	b087      	sub	sp, #28
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	60b9      	str	r1, [r7, #8]
 800ad74:	607a      	str	r2, [r7, #4]
 800ad76:	603b      	str	r3, [r7, #0]
 800ad78:	4603      	mov	r3, r0
 800ad7a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ad7c:	7bfb      	ldrb	r3, [r7, #15]
 800ad7e:	4a0a      	ldr	r2, [pc, #40]	; (800ada8 <disk_write+0x3c>)
 800ad80:	009b      	lsls	r3, r3, #2
 800ad82:	4413      	add	r3, r2
 800ad84:	685b      	ldr	r3, [r3, #4]
 800ad86:	68dc      	ldr	r4, [r3, #12]
 800ad88:	7bfb      	ldrb	r3, [r7, #15]
 800ad8a:	4a07      	ldr	r2, [pc, #28]	; (800ada8 <disk_write+0x3c>)
 800ad8c:	4413      	add	r3, r2
 800ad8e:	7a18      	ldrb	r0, [r3, #8]
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	687a      	ldr	r2, [r7, #4]
 800ad94:	68b9      	ldr	r1, [r7, #8]
 800ad96:	47a0      	blx	r4
 800ad98:	4603      	mov	r3, r0
 800ad9a:	75fb      	strb	r3, [r7, #23]
  return res;
 800ad9c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad9e:	4618      	mov	r0, r3
 800ada0:	371c      	adds	r7, #28
 800ada2:	46bd      	mov	sp, r7
 800ada4:	bd90      	pop	{r4, r7, pc}
 800ada6:	bf00      	nop
 800ada8:	20002e94 	.word	0x20002e94

0800adac <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b084      	sub	sp, #16
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	4603      	mov	r3, r0
 800adb4:	603a      	str	r2, [r7, #0]
 800adb6:	71fb      	strb	r3, [r7, #7]
 800adb8:	460b      	mov	r3, r1
 800adba:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800adbc:	79fb      	ldrb	r3, [r7, #7]
 800adbe:	4a09      	ldr	r2, [pc, #36]	; (800ade4 <disk_ioctl+0x38>)
 800adc0:	009b      	lsls	r3, r3, #2
 800adc2:	4413      	add	r3, r2
 800adc4:	685b      	ldr	r3, [r3, #4]
 800adc6:	691b      	ldr	r3, [r3, #16]
 800adc8:	79fa      	ldrb	r2, [r7, #7]
 800adca:	4906      	ldr	r1, [pc, #24]	; (800ade4 <disk_ioctl+0x38>)
 800adcc:	440a      	add	r2, r1
 800adce:	7a10      	ldrb	r0, [r2, #8]
 800add0:	79b9      	ldrb	r1, [r7, #6]
 800add2:	683a      	ldr	r2, [r7, #0]
 800add4:	4798      	blx	r3
 800add6:	4603      	mov	r3, r0
 800add8:	73fb      	strb	r3, [r7, #15]
  return res;
 800adda:	7bfb      	ldrb	r3, [r7, #15]
}
 800addc:	4618      	mov	r0, r3
 800adde:	3710      	adds	r7, #16
 800ade0:	46bd      	mov	sp, r7
 800ade2:	bd80      	pop	{r7, pc}
 800ade4:	20002e94 	.word	0x20002e94

0800ade8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800ade8:	b480      	push	{r7}
 800adea:	b085      	sub	sp, #20
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	3301      	adds	r3, #1
 800adf4:	781b      	ldrb	r3, [r3, #0]
 800adf6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800adf8:	89fb      	ldrh	r3, [r7, #14]
 800adfa:	021b      	lsls	r3, r3, #8
 800adfc:	b21a      	sxth	r2, r3
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	781b      	ldrb	r3, [r3, #0]
 800ae02:	b21b      	sxth	r3, r3
 800ae04:	4313      	orrs	r3, r2
 800ae06:	b21b      	sxth	r3, r3
 800ae08:	81fb      	strh	r3, [r7, #14]
	return rv;
 800ae0a:	89fb      	ldrh	r3, [r7, #14]
}
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	3714      	adds	r7, #20
 800ae10:	46bd      	mov	sp, r7
 800ae12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae16:	4770      	bx	lr

0800ae18 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800ae18:	b480      	push	{r7}
 800ae1a:	b085      	sub	sp, #20
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	3303      	adds	r3, #3
 800ae24:	781b      	ldrb	r3, [r3, #0]
 800ae26:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	021b      	lsls	r3, r3, #8
 800ae2c:	687a      	ldr	r2, [r7, #4]
 800ae2e:	3202      	adds	r2, #2
 800ae30:	7812      	ldrb	r2, [r2, #0]
 800ae32:	4313      	orrs	r3, r2
 800ae34:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	021b      	lsls	r3, r3, #8
 800ae3a:	687a      	ldr	r2, [r7, #4]
 800ae3c:	3201      	adds	r2, #1
 800ae3e:	7812      	ldrb	r2, [r2, #0]
 800ae40:	4313      	orrs	r3, r2
 800ae42:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	021b      	lsls	r3, r3, #8
 800ae48:	687a      	ldr	r2, [r7, #4]
 800ae4a:	7812      	ldrb	r2, [r2, #0]
 800ae4c:	4313      	orrs	r3, r2
 800ae4e:	60fb      	str	r3, [r7, #12]
	return rv;
 800ae50:	68fb      	ldr	r3, [r7, #12]
}
 800ae52:	4618      	mov	r0, r3
 800ae54:	3714      	adds	r7, #20
 800ae56:	46bd      	mov	sp, r7
 800ae58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5c:	4770      	bx	lr

0800ae5e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800ae5e:	b480      	push	{r7}
 800ae60:	b083      	sub	sp, #12
 800ae62:	af00      	add	r7, sp, #0
 800ae64:	6078      	str	r0, [r7, #4]
 800ae66:	460b      	mov	r3, r1
 800ae68:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	1c5a      	adds	r2, r3, #1
 800ae6e:	607a      	str	r2, [r7, #4]
 800ae70:	887a      	ldrh	r2, [r7, #2]
 800ae72:	b2d2      	uxtb	r2, r2
 800ae74:	701a      	strb	r2, [r3, #0]
 800ae76:	887b      	ldrh	r3, [r7, #2]
 800ae78:	0a1b      	lsrs	r3, r3, #8
 800ae7a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	1c5a      	adds	r2, r3, #1
 800ae80:	607a      	str	r2, [r7, #4]
 800ae82:	887a      	ldrh	r2, [r7, #2]
 800ae84:	b2d2      	uxtb	r2, r2
 800ae86:	701a      	strb	r2, [r3, #0]
}
 800ae88:	bf00      	nop
 800ae8a:	370c      	adds	r7, #12
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae92:	4770      	bx	lr

0800ae94 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800ae94:	b480      	push	{r7}
 800ae96:	b083      	sub	sp, #12
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
 800ae9c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	1c5a      	adds	r2, r3, #1
 800aea2:	607a      	str	r2, [r7, #4]
 800aea4:	683a      	ldr	r2, [r7, #0]
 800aea6:	b2d2      	uxtb	r2, r2
 800aea8:	701a      	strb	r2, [r3, #0]
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	0a1b      	lsrs	r3, r3, #8
 800aeae:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	1c5a      	adds	r2, r3, #1
 800aeb4:	607a      	str	r2, [r7, #4]
 800aeb6:	683a      	ldr	r2, [r7, #0]
 800aeb8:	b2d2      	uxtb	r2, r2
 800aeba:	701a      	strb	r2, [r3, #0]
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	0a1b      	lsrs	r3, r3, #8
 800aec0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	1c5a      	adds	r2, r3, #1
 800aec6:	607a      	str	r2, [r7, #4]
 800aec8:	683a      	ldr	r2, [r7, #0]
 800aeca:	b2d2      	uxtb	r2, r2
 800aecc:	701a      	strb	r2, [r3, #0]
 800aece:	683b      	ldr	r3, [r7, #0]
 800aed0:	0a1b      	lsrs	r3, r3, #8
 800aed2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	1c5a      	adds	r2, r3, #1
 800aed8:	607a      	str	r2, [r7, #4]
 800aeda:	683a      	ldr	r2, [r7, #0]
 800aedc:	b2d2      	uxtb	r2, r2
 800aede:	701a      	strb	r2, [r3, #0]
}
 800aee0:	bf00      	nop
 800aee2:	370c      	adds	r7, #12
 800aee4:	46bd      	mov	sp, r7
 800aee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeea:	4770      	bx	lr

0800aeec <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800aeec:	b480      	push	{r7}
 800aeee:	b087      	sub	sp, #28
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	60f8      	str	r0, [r7, #12]
 800aef4:	60b9      	str	r1, [r7, #8]
 800aef6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800aefc:	68bb      	ldr	r3, [r7, #8]
 800aefe:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d00d      	beq.n	800af22 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800af06:	693a      	ldr	r2, [r7, #16]
 800af08:	1c53      	adds	r3, r2, #1
 800af0a:	613b      	str	r3, [r7, #16]
 800af0c:	697b      	ldr	r3, [r7, #20]
 800af0e:	1c59      	adds	r1, r3, #1
 800af10:	6179      	str	r1, [r7, #20]
 800af12:	7812      	ldrb	r2, [r2, #0]
 800af14:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	3b01      	subs	r3, #1
 800af1a:	607b      	str	r3, [r7, #4]
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d1f1      	bne.n	800af06 <mem_cpy+0x1a>
	}
}
 800af22:	bf00      	nop
 800af24:	371c      	adds	r7, #28
 800af26:	46bd      	mov	sp, r7
 800af28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2c:	4770      	bx	lr

0800af2e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800af2e:	b480      	push	{r7}
 800af30:	b087      	sub	sp, #28
 800af32:	af00      	add	r7, sp, #0
 800af34:	60f8      	str	r0, [r7, #12]
 800af36:	60b9      	str	r1, [r7, #8]
 800af38:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800af3e:	697b      	ldr	r3, [r7, #20]
 800af40:	1c5a      	adds	r2, r3, #1
 800af42:	617a      	str	r2, [r7, #20]
 800af44:	68ba      	ldr	r2, [r7, #8]
 800af46:	b2d2      	uxtb	r2, r2
 800af48:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	3b01      	subs	r3, #1
 800af4e:	607b      	str	r3, [r7, #4]
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d1f3      	bne.n	800af3e <mem_set+0x10>
}
 800af56:	bf00      	nop
 800af58:	bf00      	nop
 800af5a:	371c      	adds	r7, #28
 800af5c:	46bd      	mov	sp, r7
 800af5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af62:	4770      	bx	lr

0800af64 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800af64:	b480      	push	{r7}
 800af66:	b089      	sub	sp, #36	; 0x24
 800af68:	af00      	add	r7, sp, #0
 800af6a:	60f8      	str	r0, [r7, #12]
 800af6c:	60b9      	str	r1, [r7, #8]
 800af6e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	61fb      	str	r3, [r7, #28]
 800af74:	68bb      	ldr	r3, [r7, #8]
 800af76:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800af78:	2300      	movs	r3, #0
 800af7a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800af7c:	69fb      	ldr	r3, [r7, #28]
 800af7e:	1c5a      	adds	r2, r3, #1
 800af80:	61fa      	str	r2, [r7, #28]
 800af82:	781b      	ldrb	r3, [r3, #0]
 800af84:	4619      	mov	r1, r3
 800af86:	69bb      	ldr	r3, [r7, #24]
 800af88:	1c5a      	adds	r2, r3, #1
 800af8a:	61ba      	str	r2, [r7, #24]
 800af8c:	781b      	ldrb	r3, [r3, #0]
 800af8e:	1acb      	subs	r3, r1, r3
 800af90:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	3b01      	subs	r3, #1
 800af96:	607b      	str	r3, [r7, #4]
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d002      	beq.n	800afa4 <mem_cmp+0x40>
 800af9e:	697b      	ldr	r3, [r7, #20]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d0eb      	beq.n	800af7c <mem_cmp+0x18>

	return r;
 800afa4:	697b      	ldr	r3, [r7, #20]
}
 800afa6:	4618      	mov	r0, r3
 800afa8:	3724      	adds	r7, #36	; 0x24
 800afaa:	46bd      	mov	sp, r7
 800afac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb0:	4770      	bx	lr

0800afb2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800afb2:	b480      	push	{r7}
 800afb4:	b083      	sub	sp, #12
 800afb6:	af00      	add	r7, sp, #0
 800afb8:	6078      	str	r0, [r7, #4]
 800afba:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800afbc:	e002      	b.n	800afc4 <chk_chr+0x12>
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	3301      	adds	r3, #1
 800afc2:	607b      	str	r3, [r7, #4]
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	781b      	ldrb	r3, [r3, #0]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d005      	beq.n	800afd8 <chk_chr+0x26>
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	781b      	ldrb	r3, [r3, #0]
 800afd0:	461a      	mov	r2, r3
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	4293      	cmp	r3, r2
 800afd6:	d1f2      	bne.n	800afbe <chk_chr+0xc>
	return *str;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	781b      	ldrb	r3, [r3, #0]
}
 800afdc:	4618      	mov	r0, r3
 800afde:	370c      	adds	r7, #12
 800afe0:	46bd      	mov	sp, r7
 800afe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe6:	4770      	bx	lr

0800afe8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800afe8:	b480      	push	{r7}
 800afea:	b085      	sub	sp, #20
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
 800aff0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800aff2:	2300      	movs	r3, #0
 800aff4:	60bb      	str	r3, [r7, #8]
 800aff6:	68bb      	ldr	r3, [r7, #8]
 800aff8:	60fb      	str	r3, [r7, #12]
 800affa:	e029      	b.n	800b050 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800affc:	4a27      	ldr	r2, [pc, #156]	; (800b09c <chk_lock+0xb4>)
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	011b      	lsls	r3, r3, #4
 800b002:	4413      	add	r3, r2
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d01d      	beq.n	800b046 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b00a:	4a24      	ldr	r2, [pc, #144]	; (800b09c <chk_lock+0xb4>)
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	011b      	lsls	r3, r3, #4
 800b010:	4413      	add	r3, r2
 800b012:	681a      	ldr	r2, [r3, #0]
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	429a      	cmp	r2, r3
 800b01a:	d116      	bne.n	800b04a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800b01c:	4a1f      	ldr	r2, [pc, #124]	; (800b09c <chk_lock+0xb4>)
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	011b      	lsls	r3, r3, #4
 800b022:	4413      	add	r3, r2
 800b024:	3304      	adds	r3, #4
 800b026:	681a      	ldr	r2, [r3, #0]
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b02c:	429a      	cmp	r2, r3
 800b02e:	d10c      	bne.n	800b04a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b030:	4a1a      	ldr	r2, [pc, #104]	; (800b09c <chk_lock+0xb4>)
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	011b      	lsls	r3, r3, #4
 800b036:	4413      	add	r3, r2
 800b038:	3308      	adds	r3, #8
 800b03a:	681a      	ldr	r2, [r3, #0]
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800b040:	429a      	cmp	r2, r3
 800b042:	d102      	bne.n	800b04a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b044:	e007      	b.n	800b056 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800b046:	2301      	movs	r3, #1
 800b048:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	3301      	adds	r3, #1
 800b04e:	60fb      	str	r3, [r7, #12]
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	2b01      	cmp	r3, #1
 800b054:	d9d2      	bls.n	800affc <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	2b02      	cmp	r3, #2
 800b05a:	d109      	bne.n	800b070 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b05c:	68bb      	ldr	r3, [r7, #8]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d102      	bne.n	800b068 <chk_lock+0x80>
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	2b02      	cmp	r3, #2
 800b066:	d101      	bne.n	800b06c <chk_lock+0x84>
 800b068:	2300      	movs	r3, #0
 800b06a:	e010      	b.n	800b08e <chk_lock+0xa6>
 800b06c:	2312      	movs	r3, #18
 800b06e:	e00e      	b.n	800b08e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d108      	bne.n	800b088 <chk_lock+0xa0>
 800b076:	4a09      	ldr	r2, [pc, #36]	; (800b09c <chk_lock+0xb4>)
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	011b      	lsls	r3, r3, #4
 800b07c:	4413      	add	r3, r2
 800b07e:	330c      	adds	r3, #12
 800b080:	881b      	ldrh	r3, [r3, #0]
 800b082:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b086:	d101      	bne.n	800b08c <chk_lock+0xa4>
 800b088:	2310      	movs	r3, #16
 800b08a:	e000      	b.n	800b08e <chk_lock+0xa6>
 800b08c:	2300      	movs	r3, #0
}
 800b08e:	4618      	mov	r0, r3
 800b090:	3714      	adds	r7, #20
 800b092:	46bd      	mov	sp, r7
 800b094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b098:	4770      	bx	lr
 800b09a:	bf00      	nop
 800b09c:	20002c74 	.word	0x20002c74

0800b0a0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800b0a0:	b480      	push	{r7}
 800b0a2:	b083      	sub	sp, #12
 800b0a4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	607b      	str	r3, [r7, #4]
 800b0aa:	e002      	b.n	800b0b2 <enq_lock+0x12>
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	3301      	adds	r3, #1
 800b0b0:	607b      	str	r3, [r7, #4]
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2b01      	cmp	r3, #1
 800b0b6:	d806      	bhi.n	800b0c6 <enq_lock+0x26>
 800b0b8:	4a09      	ldr	r2, [pc, #36]	; (800b0e0 <enq_lock+0x40>)
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	011b      	lsls	r3, r3, #4
 800b0be:	4413      	add	r3, r2
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d1f2      	bne.n	800b0ac <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	2b02      	cmp	r3, #2
 800b0ca:	bf14      	ite	ne
 800b0cc:	2301      	movne	r3, #1
 800b0ce:	2300      	moveq	r3, #0
 800b0d0:	b2db      	uxtb	r3, r3
}
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	370c      	adds	r7, #12
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0dc:	4770      	bx	lr
 800b0de:	bf00      	nop
 800b0e0:	20002c74 	.word	0x20002c74

0800b0e4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b0e4:	b480      	push	{r7}
 800b0e6:	b085      	sub	sp, #20
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
 800b0ec:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	60fb      	str	r3, [r7, #12]
 800b0f2:	e01f      	b.n	800b134 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800b0f4:	4a41      	ldr	r2, [pc, #260]	; (800b1fc <inc_lock+0x118>)
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	011b      	lsls	r3, r3, #4
 800b0fa:	4413      	add	r3, r2
 800b0fc:	681a      	ldr	r2, [r3, #0]
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	429a      	cmp	r2, r3
 800b104:	d113      	bne.n	800b12e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800b106:	4a3d      	ldr	r2, [pc, #244]	; (800b1fc <inc_lock+0x118>)
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	011b      	lsls	r3, r3, #4
 800b10c:	4413      	add	r3, r2
 800b10e:	3304      	adds	r3, #4
 800b110:	681a      	ldr	r2, [r3, #0]
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800b116:	429a      	cmp	r2, r3
 800b118:	d109      	bne.n	800b12e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800b11a:	4a38      	ldr	r2, [pc, #224]	; (800b1fc <inc_lock+0x118>)
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	011b      	lsls	r3, r3, #4
 800b120:	4413      	add	r3, r2
 800b122:	3308      	adds	r3, #8
 800b124:	681a      	ldr	r2, [r3, #0]
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800b12a:	429a      	cmp	r2, r3
 800b12c:	d006      	beq.n	800b13c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	3301      	adds	r3, #1
 800b132:	60fb      	str	r3, [r7, #12]
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	2b01      	cmp	r3, #1
 800b138:	d9dc      	bls.n	800b0f4 <inc_lock+0x10>
 800b13a:	e000      	b.n	800b13e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800b13c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	2b02      	cmp	r3, #2
 800b142:	d132      	bne.n	800b1aa <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b144:	2300      	movs	r3, #0
 800b146:	60fb      	str	r3, [r7, #12]
 800b148:	e002      	b.n	800b150 <inc_lock+0x6c>
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	3301      	adds	r3, #1
 800b14e:	60fb      	str	r3, [r7, #12]
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	2b01      	cmp	r3, #1
 800b154:	d806      	bhi.n	800b164 <inc_lock+0x80>
 800b156:	4a29      	ldr	r2, [pc, #164]	; (800b1fc <inc_lock+0x118>)
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	011b      	lsls	r3, r3, #4
 800b15c:	4413      	add	r3, r2
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d1f2      	bne.n	800b14a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	2b02      	cmp	r3, #2
 800b168:	d101      	bne.n	800b16e <inc_lock+0x8a>
 800b16a:	2300      	movs	r3, #0
 800b16c:	e040      	b.n	800b1f0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681a      	ldr	r2, [r3, #0]
 800b172:	4922      	ldr	r1, [pc, #136]	; (800b1fc <inc_lock+0x118>)
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	011b      	lsls	r3, r3, #4
 800b178:	440b      	add	r3, r1
 800b17a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	689a      	ldr	r2, [r3, #8]
 800b180:	491e      	ldr	r1, [pc, #120]	; (800b1fc <inc_lock+0x118>)
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	011b      	lsls	r3, r3, #4
 800b186:	440b      	add	r3, r1
 800b188:	3304      	adds	r3, #4
 800b18a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	695a      	ldr	r2, [r3, #20]
 800b190:	491a      	ldr	r1, [pc, #104]	; (800b1fc <inc_lock+0x118>)
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	011b      	lsls	r3, r3, #4
 800b196:	440b      	add	r3, r1
 800b198:	3308      	adds	r3, #8
 800b19a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800b19c:	4a17      	ldr	r2, [pc, #92]	; (800b1fc <inc_lock+0x118>)
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	011b      	lsls	r3, r3, #4
 800b1a2:	4413      	add	r3, r2
 800b1a4:	330c      	adds	r3, #12
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800b1aa:	683b      	ldr	r3, [r7, #0]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d009      	beq.n	800b1c4 <inc_lock+0xe0>
 800b1b0:	4a12      	ldr	r2, [pc, #72]	; (800b1fc <inc_lock+0x118>)
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	011b      	lsls	r3, r3, #4
 800b1b6:	4413      	add	r3, r2
 800b1b8:	330c      	adds	r3, #12
 800b1ba:	881b      	ldrh	r3, [r3, #0]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d001      	beq.n	800b1c4 <inc_lock+0xe0>
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	e015      	b.n	800b1f0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d108      	bne.n	800b1dc <inc_lock+0xf8>
 800b1ca:	4a0c      	ldr	r2, [pc, #48]	; (800b1fc <inc_lock+0x118>)
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	011b      	lsls	r3, r3, #4
 800b1d0:	4413      	add	r3, r2
 800b1d2:	330c      	adds	r3, #12
 800b1d4:	881b      	ldrh	r3, [r3, #0]
 800b1d6:	3301      	adds	r3, #1
 800b1d8:	b29a      	uxth	r2, r3
 800b1da:	e001      	b.n	800b1e0 <inc_lock+0xfc>
 800b1dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b1e0:	4906      	ldr	r1, [pc, #24]	; (800b1fc <inc_lock+0x118>)
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	011b      	lsls	r3, r3, #4
 800b1e6:	440b      	add	r3, r1
 800b1e8:	330c      	adds	r3, #12
 800b1ea:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	3301      	adds	r3, #1
}
 800b1f0:	4618      	mov	r0, r3
 800b1f2:	3714      	adds	r7, #20
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fa:	4770      	bx	lr
 800b1fc:	20002c74 	.word	0x20002c74

0800b200 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800b200:	b480      	push	{r7}
 800b202:	b085      	sub	sp, #20
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	3b01      	subs	r3, #1
 800b20c:	607b      	str	r3, [r7, #4]
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	2b01      	cmp	r3, #1
 800b212:	d825      	bhi.n	800b260 <dec_lock+0x60>
		n = Files[i].ctr;
 800b214:	4a17      	ldr	r2, [pc, #92]	; (800b274 <dec_lock+0x74>)
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	011b      	lsls	r3, r3, #4
 800b21a:	4413      	add	r3, r2
 800b21c:	330c      	adds	r3, #12
 800b21e:	881b      	ldrh	r3, [r3, #0]
 800b220:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800b222:	89fb      	ldrh	r3, [r7, #14]
 800b224:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b228:	d101      	bne.n	800b22e <dec_lock+0x2e>
 800b22a:	2300      	movs	r3, #0
 800b22c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800b22e:	89fb      	ldrh	r3, [r7, #14]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d002      	beq.n	800b23a <dec_lock+0x3a>
 800b234:	89fb      	ldrh	r3, [r7, #14]
 800b236:	3b01      	subs	r3, #1
 800b238:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800b23a:	4a0e      	ldr	r2, [pc, #56]	; (800b274 <dec_lock+0x74>)
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	011b      	lsls	r3, r3, #4
 800b240:	4413      	add	r3, r2
 800b242:	330c      	adds	r3, #12
 800b244:	89fa      	ldrh	r2, [r7, #14]
 800b246:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800b248:	89fb      	ldrh	r3, [r7, #14]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d105      	bne.n	800b25a <dec_lock+0x5a>
 800b24e:	4a09      	ldr	r2, [pc, #36]	; (800b274 <dec_lock+0x74>)
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	011b      	lsls	r3, r3, #4
 800b254:	4413      	add	r3, r2
 800b256:	2200      	movs	r2, #0
 800b258:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800b25a:	2300      	movs	r3, #0
 800b25c:	737b      	strb	r3, [r7, #13]
 800b25e:	e001      	b.n	800b264 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800b260:	2302      	movs	r3, #2
 800b262:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800b264:	7b7b      	ldrb	r3, [r7, #13]
}
 800b266:	4618      	mov	r0, r3
 800b268:	3714      	adds	r7, #20
 800b26a:	46bd      	mov	sp, r7
 800b26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b270:	4770      	bx	lr
 800b272:	bf00      	nop
 800b274:	20002c74 	.word	0x20002c74

0800b278 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800b278:	b480      	push	{r7}
 800b27a:	b085      	sub	sp, #20
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800b280:	2300      	movs	r3, #0
 800b282:	60fb      	str	r3, [r7, #12]
 800b284:	e010      	b.n	800b2a8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800b286:	4a0d      	ldr	r2, [pc, #52]	; (800b2bc <clear_lock+0x44>)
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	011b      	lsls	r3, r3, #4
 800b28c:	4413      	add	r3, r2
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	687a      	ldr	r2, [r7, #4]
 800b292:	429a      	cmp	r2, r3
 800b294:	d105      	bne.n	800b2a2 <clear_lock+0x2a>
 800b296:	4a09      	ldr	r2, [pc, #36]	; (800b2bc <clear_lock+0x44>)
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	011b      	lsls	r3, r3, #4
 800b29c:	4413      	add	r3, r2
 800b29e:	2200      	movs	r2, #0
 800b2a0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	3301      	adds	r3, #1
 800b2a6:	60fb      	str	r3, [r7, #12]
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	2b01      	cmp	r3, #1
 800b2ac:	d9eb      	bls.n	800b286 <clear_lock+0xe>
	}
}
 800b2ae:	bf00      	nop
 800b2b0:	bf00      	nop
 800b2b2:	3714      	adds	r7, #20
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ba:	4770      	bx	lr
 800b2bc:	20002c74 	.word	0x20002c74

0800b2c0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b086      	sub	sp, #24
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	78db      	ldrb	r3, [r3, #3]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d034      	beq.n	800b33e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2d8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	7858      	ldrb	r0, [r3, #1]
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b2e4:	2301      	movs	r3, #1
 800b2e6:	697a      	ldr	r2, [r7, #20]
 800b2e8:	f7ff fd40 	bl	800ad6c <disk_write>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d002      	beq.n	800b2f8 <sync_window+0x38>
			res = FR_DISK_ERR;
 800b2f2:	2301      	movs	r3, #1
 800b2f4:	73fb      	strb	r3, [r7, #15]
 800b2f6:	e022      	b.n	800b33e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b302:	697a      	ldr	r2, [r7, #20]
 800b304:	1ad2      	subs	r2, r2, r3
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	6a1b      	ldr	r3, [r3, #32]
 800b30a:	429a      	cmp	r2, r3
 800b30c:	d217      	bcs.n	800b33e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	789b      	ldrb	r3, [r3, #2]
 800b312:	613b      	str	r3, [r7, #16]
 800b314:	e010      	b.n	800b338 <sync_window+0x78>
					wsect += fs->fsize;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	6a1b      	ldr	r3, [r3, #32]
 800b31a:	697a      	ldr	r2, [r7, #20]
 800b31c:	4413      	add	r3, r2
 800b31e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	7858      	ldrb	r0, [r3, #1]
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b32a:	2301      	movs	r3, #1
 800b32c:	697a      	ldr	r2, [r7, #20]
 800b32e:	f7ff fd1d 	bl	800ad6c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b332:	693b      	ldr	r3, [r7, #16]
 800b334:	3b01      	subs	r3, #1
 800b336:	613b      	str	r3, [r7, #16]
 800b338:	693b      	ldr	r3, [r7, #16]
 800b33a:	2b01      	cmp	r3, #1
 800b33c:	d8eb      	bhi.n	800b316 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800b33e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b340:	4618      	mov	r0, r3
 800b342:	3718      	adds	r7, #24
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}

0800b348 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b084      	sub	sp, #16
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
 800b350:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800b352:	2300      	movs	r3, #0
 800b354:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b35a:	683a      	ldr	r2, [r7, #0]
 800b35c:	429a      	cmp	r2, r3
 800b35e:	d01b      	beq.n	800b398 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800b360:	6878      	ldr	r0, [r7, #4]
 800b362:	f7ff ffad 	bl	800b2c0 <sync_window>
 800b366:	4603      	mov	r3, r0
 800b368:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800b36a:	7bfb      	ldrb	r3, [r7, #15]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d113      	bne.n	800b398 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	7858      	ldrb	r0, [r3, #1]
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b37a:	2301      	movs	r3, #1
 800b37c:	683a      	ldr	r2, [r7, #0]
 800b37e:	f7ff fcd5 	bl	800ad2c <disk_read>
 800b382:	4603      	mov	r3, r0
 800b384:	2b00      	cmp	r3, #0
 800b386:	d004      	beq.n	800b392 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800b388:	f04f 33ff 	mov.w	r3, #4294967295
 800b38c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800b38e:	2301      	movs	r3, #1
 800b390:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	683a      	ldr	r2, [r7, #0]
 800b396:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800b398:	7bfb      	ldrb	r3, [r7, #15]
}
 800b39a:	4618      	mov	r0, r3
 800b39c:	3710      	adds	r7, #16
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	bd80      	pop	{r7, pc}
	...

0800b3a4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800b3a4:	b580      	push	{r7, lr}
 800b3a6:	b084      	sub	sp, #16
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800b3ac:	6878      	ldr	r0, [r7, #4]
 800b3ae:	f7ff ff87 	bl	800b2c0 <sync_window>
 800b3b2:	4603      	mov	r3, r0
 800b3b4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b3b6:	7bfb      	ldrb	r3, [r7, #15]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d159      	bne.n	800b470 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	781b      	ldrb	r3, [r3, #0]
 800b3c0:	2b03      	cmp	r3, #3
 800b3c2:	d149      	bne.n	800b458 <sync_fs+0xb4>
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	791b      	ldrb	r3, [r3, #4]
 800b3c8:	2b01      	cmp	r3, #1
 800b3ca:	d145      	bne.n	800b458 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	899b      	ldrh	r3, [r3, #12]
 800b3d6:	461a      	mov	r2, r3
 800b3d8:	2100      	movs	r1, #0
 800b3da:	f7ff fda8 	bl	800af2e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	3338      	adds	r3, #56	; 0x38
 800b3e2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b3e6:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	f7ff fd37 	bl	800ae5e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	3338      	adds	r3, #56	; 0x38
 800b3f4:	4921      	ldr	r1, [pc, #132]	; (800b47c <sync_fs+0xd8>)
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	f7ff fd4c 	bl	800ae94 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	3338      	adds	r3, #56	; 0x38
 800b400:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800b404:	491e      	ldr	r1, [pc, #120]	; (800b480 <sync_fs+0xdc>)
 800b406:	4618      	mov	r0, r3
 800b408:	f7ff fd44 	bl	800ae94 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	3338      	adds	r3, #56	; 0x38
 800b410:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	699b      	ldr	r3, [r3, #24]
 800b418:	4619      	mov	r1, r3
 800b41a:	4610      	mov	r0, r2
 800b41c:	f7ff fd3a 	bl	800ae94 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	3338      	adds	r3, #56	; 0x38
 800b424:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	695b      	ldr	r3, [r3, #20]
 800b42c:	4619      	mov	r1, r3
 800b42e:	4610      	mov	r0, r2
 800b430:	f7ff fd30 	bl	800ae94 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b438:	1c5a      	adds	r2, r3, #1
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	7858      	ldrb	r0, [r3, #1]
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b44c:	2301      	movs	r3, #1
 800b44e:	f7ff fc8d 	bl	800ad6c <disk_write>
			fs->fsi_flag = 0;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	2200      	movs	r2, #0
 800b456:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	785b      	ldrb	r3, [r3, #1]
 800b45c:	2200      	movs	r2, #0
 800b45e:	2100      	movs	r1, #0
 800b460:	4618      	mov	r0, r3
 800b462:	f7ff fca3 	bl	800adac <disk_ioctl>
 800b466:	4603      	mov	r3, r0
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d001      	beq.n	800b470 <sync_fs+0xcc>
 800b46c:	2301      	movs	r3, #1
 800b46e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800b470:	7bfb      	ldrb	r3, [r7, #15]
}
 800b472:	4618      	mov	r0, r3
 800b474:	3710      	adds	r7, #16
 800b476:	46bd      	mov	sp, r7
 800b478:	bd80      	pop	{r7, pc}
 800b47a:	bf00      	nop
 800b47c:	41615252 	.word	0x41615252
 800b480:	61417272 	.word	0x61417272

0800b484 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800b484:	b480      	push	{r7}
 800b486:	b083      	sub	sp, #12
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
 800b48c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	3b02      	subs	r3, #2
 800b492:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	69db      	ldr	r3, [r3, #28]
 800b498:	3b02      	subs	r3, #2
 800b49a:	683a      	ldr	r2, [r7, #0]
 800b49c:	429a      	cmp	r2, r3
 800b49e:	d301      	bcc.n	800b4a4 <clust2sect+0x20>
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	e008      	b.n	800b4b6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	895b      	ldrh	r3, [r3, #10]
 800b4a8:	461a      	mov	r2, r3
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	fb03 f202 	mul.w	r2, r3, r2
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4b4:	4413      	add	r3, r2
}
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	370c      	adds	r7, #12
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c0:	4770      	bx	lr

0800b4c2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b4c2:	b580      	push	{r7, lr}
 800b4c4:	b086      	sub	sp, #24
 800b4c6:	af00      	add	r7, sp, #0
 800b4c8:	6078      	str	r0, [r7, #4]
 800b4ca:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b4d2:	683b      	ldr	r3, [r7, #0]
 800b4d4:	2b01      	cmp	r3, #1
 800b4d6:	d904      	bls.n	800b4e2 <get_fat+0x20>
 800b4d8:	693b      	ldr	r3, [r7, #16]
 800b4da:	69db      	ldr	r3, [r3, #28]
 800b4dc:	683a      	ldr	r2, [r7, #0]
 800b4de:	429a      	cmp	r2, r3
 800b4e0:	d302      	bcc.n	800b4e8 <get_fat+0x26>
		val = 1;	/* Internal error */
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	617b      	str	r3, [r7, #20]
 800b4e6:	e0bb      	b.n	800b660 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b4e8:	f04f 33ff 	mov.w	r3, #4294967295
 800b4ec:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b4ee:	693b      	ldr	r3, [r7, #16]
 800b4f0:	781b      	ldrb	r3, [r3, #0]
 800b4f2:	2b03      	cmp	r3, #3
 800b4f4:	f000 8083 	beq.w	800b5fe <get_fat+0x13c>
 800b4f8:	2b03      	cmp	r3, #3
 800b4fa:	f300 80a7 	bgt.w	800b64c <get_fat+0x18a>
 800b4fe:	2b01      	cmp	r3, #1
 800b500:	d002      	beq.n	800b508 <get_fat+0x46>
 800b502:	2b02      	cmp	r3, #2
 800b504:	d056      	beq.n	800b5b4 <get_fat+0xf2>
 800b506:	e0a1      	b.n	800b64c <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b508:	683b      	ldr	r3, [r7, #0]
 800b50a:	60fb      	str	r3, [r7, #12]
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	085b      	lsrs	r3, r3, #1
 800b510:	68fa      	ldr	r2, [r7, #12]
 800b512:	4413      	add	r3, r2
 800b514:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b516:	693b      	ldr	r3, [r7, #16]
 800b518:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b51a:	693b      	ldr	r3, [r7, #16]
 800b51c:	899b      	ldrh	r3, [r3, #12]
 800b51e:	4619      	mov	r1, r3
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	fbb3 f3f1 	udiv	r3, r3, r1
 800b526:	4413      	add	r3, r2
 800b528:	4619      	mov	r1, r3
 800b52a:	6938      	ldr	r0, [r7, #16]
 800b52c:	f7ff ff0c 	bl	800b348 <move_window>
 800b530:	4603      	mov	r3, r0
 800b532:	2b00      	cmp	r3, #0
 800b534:	f040 808d 	bne.w	800b652 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	1c5a      	adds	r2, r3, #1
 800b53c:	60fa      	str	r2, [r7, #12]
 800b53e:	693a      	ldr	r2, [r7, #16]
 800b540:	8992      	ldrh	r2, [r2, #12]
 800b542:	fbb3 f1f2 	udiv	r1, r3, r2
 800b546:	fb01 f202 	mul.w	r2, r1, r2
 800b54a:	1a9b      	subs	r3, r3, r2
 800b54c:	693a      	ldr	r2, [r7, #16]
 800b54e:	4413      	add	r3, r2
 800b550:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b554:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b556:	693b      	ldr	r3, [r7, #16]
 800b558:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b55a:	693b      	ldr	r3, [r7, #16]
 800b55c:	899b      	ldrh	r3, [r3, #12]
 800b55e:	4619      	mov	r1, r3
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	fbb3 f3f1 	udiv	r3, r3, r1
 800b566:	4413      	add	r3, r2
 800b568:	4619      	mov	r1, r3
 800b56a:	6938      	ldr	r0, [r7, #16]
 800b56c:	f7ff feec 	bl	800b348 <move_window>
 800b570:	4603      	mov	r3, r0
 800b572:	2b00      	cmp	r3, #0
 800b574:	d16f      	bne.n	800b656 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b576:	693b      	ldr	r3, [r7, #16]
 800b578:	899b      	ldrh	r3, [r3, #12]
 800b57a:	461a      	mov	r2, r3
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	fbb3 f1f2 	udiv	r1, r3, r2
 800b582:	fb01 f202 	mul.w	r2, r1, r2
 800b586:	1a9b      	subs	r3, r3, r2
 800b588:	693a      	ldr	r2, [r7, #16]
 800b58a:	4413      	add	r3, r2
 800b58c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b590:	021b      	lsls	r3, r3, #8
 800b592:	461a      	mov	r2, r3
 800b594:	68bb      	ldr	r3, [r7, #8]
 800b596:	4313      	orrs	r3, r2
 800b598:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b59a:	683b      	ldr	r3, [r7, #0]
 800b59c:	f003 0301 	and.w	r3, r3, #1
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d002      	beq.n	800b5aa <get_fat+0xe8>
 800b5a4:	68bb      	ldr	r3, [r7, #8]
 800b5a6:	091b      	lsrs	r3, r3, #4
 800b5a8:	e002      	b.n	800b5b0 <get_fat+0xee>
 800b5aa:	68bb      	ldr	r3, [r7, #8]
 800b5ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b5b0:	617b      	str	r3, [r7, #20]
			break;
 800b5b2:	e055      	b.n	800b660 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b5b4:	693b      	ldr	r3, [r7, #16]
 800b5b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b5b8:	693b      	ldr	r3, [r7, #16]
 800b5ba:	899b      	ldrh	r3, [r3, #12]
 800b5bc:	085b      	lsrs	r3, r3, #1
 800b5be:	b29b      	uxth	r3, r3
 800b5c0:	4619      	mov	r1, r3
 800b5c2:	683b      	ldr	r3, [r7, #0]
 800b5c4:	fbb3 f3f1 	udiv	r3, r3, r1
 800b5c8:	4413      	add	r3, r2
 800b5ca:	4619      	mov	r1, r3
 800b5cc:	6938      	ldr	r0, [r7, #16]
 800b5ce:	f7ff febb 	bl	800b348 <move_window>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d140      	bne.n	800b65a <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b5d8:	693b      	ldr	r3, [r7, #16]
 800b5da:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	005b      	lsls	r3, r3, #1
 800b5e2:	693a      	ldr	r2, [r7, #16]
 800b5e4:	8992      	ldrh	r2, [r2, #12]
 800b5e6:	fbb3 f0f2 	udiv	r0, r3, r2
 800b5ea:	fb00 f202 	mul.w	r2, r0, r2
 800b5ee:	1a9b      	subs	r3, r3, r2
 800b5f0:	440b      	add	r3, r1
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	f7ff fbf8 	bl	800ade8 <ld_word>
 800b5f8:	4603      	mov	r3, r0
 800b5fa:	617b      	str	r3, [r7, #20]
			break;
 800b5fc:	e030      	b.n	800b660 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b5fe:	693b      	ldr	r3, [r7, #16]
 800b600:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	899b      	ldrh	r3, [r3, #12]
 800b606:	089b      	lsrs	r3, r3, #2
 800b608:	b29b      	uxth	r3, r3
 800b60a:	4619      	mov	r1, r3
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	fbb3 f3f1 	udiv	r3, r3, r1
 800b612:	4413      	add	r3, r2
 800b614:	4619      	mov	r1, r3
 800b616:	6938      	ldr	r0, [r7, #16]
 800b618:	f7ff fe96 	bl	800b348 <move_window>
 800b61c:	4603      	mov	r3, r0
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d11d      	bne.n	800b65e <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b622:	693b      	ldr	r3, [r7, #16]
 800b624:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	009b      	lsls	r3, r3, #2
 800b62c:	693a      	ldr	r2, [r7, #16]
 800b62e:	8992      	ldrh	r2, [r2, #12]
 800b630:	fbb3 f0f2 	udiv	r0, r3, r2
 800b634:	fb00 f202 	mul.w	r2, r0, r2
 800b638:	1a9b      	subs	r3, r3, r2
 800b63a:	440b      	add	r3, r1
 800b63c:	4618      	mov	r0, r3
 800b63e:	f7ff fbeb 	bl	800ae18 <ld_dword>
 800b642:	4603      	mov	r3, r0
 800b644:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b648:	617b      	str	r3, [r7, #20]
			break;
 800b64a:	e009      	b.n	800b660 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b64c:	2301      	movs	r3, #1
 800b64e:	617b      	str	r3, [r7, #20]
 800b650:	e006      	b.n	800b660 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b652:	bf00      	nop
 800b654:	e004      	b.n	800b660 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b656:	bf00      	nop
 800b658:	e002      	b.n	800b660 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b65a:	bf00      	nop
 800b65c:	e000      	b.n	800b660 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b65e:	bf00      	nop
		}
	}

	return val;
 800b660:	697b      	ldr	r3, [r7, #20]
}
 800b662:	4618      	mov	r0, r3
 800b664:	3718      	adds	r7, #24
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}

0800b66a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b66a:	b590      	push	{r4, r7, lr}
 800b66c:	b089      	sub	sp, #36	; 0x24
 800b66e:	af00      	add	r7, sp, #0
 800b670:	60f8      	str	r0, [r7, #12]
 800b672:	60b9      	str	r1, [r7, #8]
 800b674:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b676:	2302      	movs	r3, #2
 800b678:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b67a:	68bb      	ldr	r3, [r7, #8]
 800b67c:	2b01      	cmp	r3, #1
 800b67e:	f240 8102 	bls.w	800b886 <put_fat+0x21c>
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	69db      	ldr	r3, [r3, #28]
 800b686:	68ba      	ldr	r2, [r7, #8]
 800b688:	429a      	cmp	r2, r3
 800b68a:	f080 80fc 	bcs.w	800b886 <put_fat+0x21c>
		switch (fs->fs_type) {
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	781b      	ldrb	r3, [r3, #0]
 800b692:	2b03      	cmp	r3, #3
 800b694:	f000 80b6 	beq.w	800b804 <put_fat+0x19a>
 800b698:	2b03      	cmp	r3, #3
 800b69a:	f300 80fd 	bgt.w	800b898 <put_fat+0x22e>
 800b69e:	2b01      	cmp	r3, #1
 800b6a0:	d003      	beq.n	800b6aa <put_fat+0x40>
 800b6a2:	2b02      	cmp	r3, #2
 800b6a4:	f000 8083 	beq.w	800b7ae <put_fat+0x144>
 800b6a8:	e0f6      	b.n	800b898 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b6aa:	68bb      	ldr	r3, [r7, #8]
 800b6ac:	61bb      	str	r3, [r7, #24]
 800b6ae:	69bb      	ldr	r3, [r7, #24]
 800b6b0:	085b      	lsrs	r3, r3, #1
 800b6b2:	69ba      	ldr	r2, [r7, #24]
 800b6b4:	4413      	add	r3, r2
 800b6b6:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	899b      	ldrh	r3, [r3, #12]
 800b6c0:	4619      	mov	r1, r3
 800b6c2:	69bb      	ldr	r3, [r7, #24]
 800b6c4:	fbb3 f3f1 	udiv	r3, r3, r1
 800b6c8:	4413      	add	r3, r2
 800b6ca:	4619      	mov	r1, r3
 800b6cc:	68f8      	ldr	r0, [r7, #12]
 800b6ce:	f7ff fe3b 	bl	800b348 <move_window>
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b6d6:	7ffb      	ldrb	r3, [r7, #31]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	f040 80d6 	bne.w	800b88a <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b6e4:	69bb      	ldr	r3, [r7, #24]
 800b6e6:	1c5a      	adds	r2, r3, #1
 800b6e8:	61ba      	str	r2, [r7, #24]
 800b6ea:	68fa      	ldr	r2, [r7, #12]
 800b6ec:	8992      	ldrh	r2, [r2, #12]
 800b6ee:	fbb3 f0f2 	udiv	r0, r3, r2
 800b6f2:	fb00 f202 	mul.w	r2, r0, r2
 800b6f6:	1a9b      	subs	r3, r3, r2
 800b6f8:	440b      	add	r3, r1
 800b6fa:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b6fc:	68bb      	ldr	r3, [r7, #8]
 800b6fe:	f003 0301 	and.w	r3, r3, #1
 800b702:	2b00      	cmp	r3, #0
 800b704:	d00d      	beq.n	800b722 <put_fat+0xb8>
 800b706:	697b      	ldr	r3, [r7, #20]
 800b708:	781b      	ldrb	r3, [r3, #0]
 800b70a:	b25b      	sxtb	r3, r3
 800b70c:	f003 030f 	and.w	r3, r3, #15
 800b710:	b25a      	sxtb	r2, r3
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	b2db      	uxtb	r3, r3
 800b716:	011b      	lsls	r3, r3, #4
 800b718:	b25b      	sxtb	r3, r3
 800b71a:	4313      	orrs	r3, r2
 800b71c:	b25b      	sxtb	r3, r3
 800b71e:	b2db      	uxtb	r3, r3
 800b720:	e001      	b.n	800b726 <put_fat+0xbc>
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	b2db      	uxtb	r3, r3
 800b726:	697a      	ldr	r2, [r7, #20]
 800b728:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	2201      	movs	r2, #1
 800b72e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	899b      	ldrh	r3, [r3, #12]
 800b738:	4619      	mov	r1, r3
 800b73a:	69bb      	ldr	r3, [r7, #24]
 800b73c:	fbb3 f3f1 	udiv	r3, r3, r1
 800b740:	4413      	add	r3, r2
 800b742:	4619      	mov	r1, r3
 800b744:	68f8      	ldr	r0, [r7, #12]
 800b746:	f7ff fdff 	bl	800b348 <move_window>
 800b74a:	4603      	mov	r3, r0
 800b74c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b74e:	7ffb      	ldrb	r3, [r7, #31]
 800b750:	2b00      	cmp	r3, #0
 800b752:	f040 809c 	bne.w	800b88e <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	899b      	ldrh	r3, [r3, #12]
 800b760:	461a      	mov	r2, r3
 800b762:	69bb      	ldr	r3, [r7, #24]
 800b764:	fbb3 f0f2 	udiv	r0, r3, r2
 800b768:	fb00 f202 	mul.w	r2, r0, r2
 800b76c:	1a9b      	subs	r3, r3, r2
 800b76e:	440b      	add	r3, r1
 800b770:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b772:	68bb      	ldr	r3, [r7, #8]
 800b774:	f003 0301 	and.w	r3, r3, #1
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d003      	beq.n	800b784 <put_fat+0x11a>
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	091b      	lsrs	r3, r3, #4
 800b780:	b2db      	uxtb	r3, r3
 800b782:	e00e      	b.n	800b7a2 <put_fat+0x138>
 800b784:	697b      	ldr	r3, [r7, #20]
 800b786:	781b      	ldrb	r3, [r3, #0]
 800b788:	b25b      	sxtb	r3, r3
 800b78a:	f023 030f 	bic.w	r3, r3, #15
 800b78e:	b25a      	sxtb	r2, r3
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	0a1b      	lsrs	r3, r3, #8
 800b794:	b25b      	sxtb	r3, r3
 800b796:	f003 030f 	and.w	r3, r3, #15
 800b79a:	b25b      	sxtb	r3, r3
 800b79c:	4313      	orrs	r3, r2
 800b79e:	b25b      	sxtb	r3, r3
 800b7a0:	b2db      	uxtb	r3, r3
 800b7a2:	697a      	ldr	r2, [r7, #20]
 800b7a4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	2201      	movs	r2, #1
 800b7aa:	70da      	strb	r2, [r3, #3]
			break;
 800b7ac:	e074      	b.n	800b898 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	899b      	ldrh	r3, [r3, #12]
 800b7b6:	085b      	lsrs	r3, r3, #1
 800b7b8:	b29b      	uxth	r3, r3
 800b7ba:	4619      	mov	r1, r3
 800b7bc:	68bb      	ldr	r3, [r7, #8]
 800b7be:	fbb3 f3f1 	udiv	r3, r3, r1
 800b7c2:	4413      	add	r3, r2
 800b7c4:	4619      	mov	r1, r3
 800b7c6:	68f8      	ldr	r0, [r7, #12]
 800b7c8:	f7ff fdbe 	bl	800b348 <move_window>
 800b7cc:	4603      	mov	r3, r0
 800b7ce:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b7d0:	7ffb      	ldrb	r3, [r7, #31]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d15d      	bne.n	800b892 <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b7dc:	68bb      	ldr	r3, [r7, #8]
 800b7de:	005b      	lsls	r3, r3, #1
 800b7e0:	68fa      	ldr	r2, [r7, #12]
 800b7e2:	8992      	ldrh	r2, [r2, #12]
 800b7e4:	fbb3 f0f2 	udiv	r0, r3, r2
 800b7e8:	fb00 f202 	mul.w	r2, r0, r2
 800b7ec:	1a9b      	subs	r3, r3, r2
 800b7ee:	440b      	add	r3, r1
 800b7f0:	687a      	ldr	r2, [r7, #4]
 800b7f2:	b292      	uxth	r2, r2
 800b7f4:	4611      	mov	r1, r2
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	f7ff fb31 	bl	800ae5e <st_word>
			fs->wflag = 1;
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	2201      	movs	r2, #1
 800b800:	70da      	strb	r2, [r3, #3]
			break;
 800b802:	e049      	b.n	800b898 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	899b      	ldrh	r3, [r3, #12]
 800b80c:	089b      	lsrs	r3, r3, #2
 800b80e:	b29b      	uxth	r3, r3
 800b810:	4619      	mov	r1, r3
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	fbb3 f3f1 	udiv	r3, r3, r1
 800b818:	4413      	add	r3, r2
 800b81a:	4619      	mov	r1, r3
 800b81c:	68f8      	ldr	r0, [r7, #12]
 800b81e:	f7ff fd93 	bl	800b348 <move_window>
 800b822:	4603      	mov	r3, r0
 800b824:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b826:	7ffb      	ldrb	r3, [r7, #31]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d134      	bne.n	800b896 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b838:	68bb      	ldr	r3, [r7, #8]
 800b83a:	009b      	lsls	r3, r3, #2
 800b83c:	68fa      	ldr	r2, [r7, #12]
 800b83e:	8992      	ldrh	r2, [r2, #12]
 800b840:	fbb3 f0f2 	udiv	r0, r3, r2
 800b844:	fb00 f202 	mul.w	r2, r0, r2
 800b848:	1a9b      	subs	r3, r3, r2
 800b84a:	440b      	add	r3, r1
 800b84c:	4618      	mov	r0, r3
 800b84e:	f7ff fae3 	bl	800ae18 <ld_dword>
 800b852:	4603      	mov	r3, r0
 800b854:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b858:	4323      	orrs	r3, r4
 800b85a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b862:	68bb      	ldr	r3, [r7, #8]
 800b864:	009b      	lsls	r3, r3, #2
 800b866:	68fa      	ldr	r2, [r7, #12]
 800b868:	8992      	ldrh	r2, [r2, #12]
 800b86a:	fbb3 f0f2 	udiv	r0, r3, r2
 800b86e:	fb00 f202 	mul.w	r2, r0, r2
 800b872:	1a9b      	subs	r3, r3, r2
 800b874:	440b      	add	r3, r1
 800b876:	6879      	ldr	r1, [r7, #4]
 800b878:	4618      	mov	r0, r3
 800b87a:	f7ff fb0b 	bl	800ae94 <st_dword>
			fs->wflag = 1;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	2201      	movs	r2, #1
 800b882:	70da      	strb	r2, [r3, #3]
			break;
 800b884:	e008      	b.n	800b898 <put_fat+0x22e>
		}
	}
 800b886:	bf00      	nop
 800b888:	e006      	b.n	800b898 <put_fat+0x22e>
			if (res != FR_OK) break;
 800b88a:	bf00      	nop
 800b88c:	e004      	b.n	800b898 <put_fat+0x22e>
			if (res != FR_OK) break;
 800b88e:	bf00      	nop
 800b890:	e002      	b.n	800b898 <put_fat+0x22e>
			if (res != FR_OK) break;
 800b892:	bf00      	nop
 800b894:	e000      	b.n	800b898 <put_fat+0x22e>
			if (res != FR_OK) break;
 800b896:	bf00      	nop
	return res;
 800b898:	7ffb      	ldrb	r3, [r7, #31]
}
 800b89a:	4618      	mov	r0, r3
 800b89c:	3724      	adds	r7, #36	; 0x24
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	bd90      	pop	{r4, r7, pc}

0800b8a2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b8a2:	b580      	push	{r7, lr}
 800b8a4:	b088      	sub	sp, #32
 800b8a6:	af00      	add	r7, sp, #0
 800b8a8:	60f8      	str	r0, [r7, #12]
 800b8aa:	60b9      	str	r1, [r7, #8]
 800b8ac:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b8b8:	68bb      	ldr	r3, [r7, #8]
 800b8ba:	2b01      	cmp	r3, #1
 800b8bc:	d904      	bls.n	800b8c8 <remove_chain+0x26>
 800b8be:	69bb      	ldr	r3, [r7, #24]
 800b8c0:	69db      	ldr	r3, [r3, #28]
 800b8c2:	68ba      	ldr	r2, [r7, #8]
 800b8c4:	429a      	cmp	r2, r3
 800b8c6:	d301      	bcc.n	800b8cc <remove_chain+0x2a>
 800b8c8:	2302      	movs	r3, #2
 800b8ca:	e04b      	b.n	800b964 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d00c      	beq.n	800b8ec <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b8d2:	f04f 32ff 	mov.w	r2, #4294967295
 800b8d6:	6879      	ldr	r1, [r7, #4]
 800b8d8:	69b8      	ldr	r0, [r7, #24]
 800b8da:	f7ff fec6 	bl	800b66a <put_fat>
 800b8de:	4603      	mov	r3, r0
 800b8e0:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b8e2:	7ffb      	ldrb	r3, [r7, #31]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d001      	beq.n	800b8ec <remove_chain+0x4a>
 800b8e8:	7ffb      	ldrb	r3, [r7, #31]
 800b8ea:	e03b      	b.n	800b964 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b8ec:	68b9      	ldr	r1, [r7, #8]
 800b8ee:	68f8      	ldr	r0, [r7, #12]
 800b8f0:	f7ff fde7 	bl	800b4c2 <get_fat>
 800b8f4:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b8f6:	697b      	ldr	r3, [r7, #20]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d031      	beq.n	800b960 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b8fc:	697b      	ldr	r3, [r7, #20]
 800b8fe:	2b01      	cmp	r3, #1
 800b900:	d101      	bne.n	800b906 <remove_chain+0x64>
 800b902:	2302      	movs	r3, #2
 800b904:	e02e      	b.n	800b964 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b906:	697b      	ldr	r3, [r7, #20]
 800b908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b90c:	d101      	bne.n	800b912 <remove_chain+0x70>
 800b90e:	2301      	movs	r3, #1
 800b910:	e028      	b.n	800b964 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b912:	2200      	movs	r2, #0
 800b914:	68b9      	ldr	r1, [r7, #8]
 800b916:	69b8      	ldr	r0, [r7, #24]
 800b918:	f7ff fea7 	bl	800b66a <put_fat>
 800b91c:	4603      	mov	r3, r0
 800b91e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b920:	7ffb      	ldrb	r3, [r7, #31]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d001      	beq.n	800b92a <remove_chain+0x88>
 800b926:	7ffb      	ldrb	r3, [r7, #31]
 800b928:	e01c      	b.n	800b964 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b92a:	69bb      	ldr	r3, [r7, #24]
 800b92c:	699a      	ldr	r2, [r3, #24]
 800b92e:	69bb      	ldr	r3, [r7, #24]
 800b930:	69db      	ldr	r3, [r3, #28]
 800b932:	3b02      	subs	r3, #2
 800b934:	429a      	cmp	r2, r3
 800b936:	d20b      	bcs.n	800b950 <remove_chain+0xae>
			fs->free_clst++;
 800b938:	69bb      	ldr	r3, [r7, #24]
 800b93a:	699b      	ldr	r3, [r3, #24]
 800b93c:	1c5a      	adds	r2, r3, #1
 800b93e:	69bb      	ldr	r3, [r7, #24]
 800b940:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800b942:	69bb      	ldr	r3, [r7, #24]
 800b944:	791b      	ldrb	r3, [r3, #4]
 800b946:	f043 0301 	orr.w	r3, r3, #1
 800b94a:	b2da      	uxtb	r2, r3
 800b94c:	69bb      	ldr	r3, [r7, #24]
 800b94e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b950:	697b      	ldr	r3, [r7, #20]
 800b952:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b954:	69bb      	ldr	r3, [r7, #24]
 800b956:	69db      	ldr	r3, [r3, #28]
 800b958:	68ba      	ldr	r2, [r7, #8]
 800b95a:	429a      	cmp	r2, r3
 800b95c:	d3c6      	bcc.n	800b8ec <remove_chain+0x4a>
 800b95e:	e000      	b.n	800b962 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b960:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b962:	2300      	movs	r3, #0
}
 800b964:	4618      	mov	r0, r3
 800b966:	3720      	adds	r7, #32
 800b968:	46bd      	mov	sp, r7
 800b96a:	bd80      	pop	{r7, pc}

0800b96c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b088      	sub	sp, #32
 800b970:	af00      	add	r7, sp, #0
 800b972:	6078      	str	r0, [r7, #4]
 800b974:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d10d      	bne.n	800b99e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b982:	693b      	ldr	r3, [r7, #16]
 800b984:	695b      	ldr	r3, [r3, #20]
 800b986:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b988:	69bb      	ldr	r3, [r7, #24]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d004      	beq.n	800b998 <create_chain+0x2c>
 800b98e:	693b      	ldr	r3, [r7, #16]
 800b990:	69db      	ldr	r3, [r3, #28]
 800b992:	69ba      	ldr	r2, [r7, #24]
 800b994:	429a      	cmp	r2, r3
 800b996:	d31b      	bcc.n	800b9d0 <create_chain+0x64>
 800b998:	2301      	movs	r3, #1
 800b99a:	61bb      	str	r3, [r7, #24]
 800b99c:	e018      	b.n	800b9d0 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b99e:	6839      	ldr	r1, [r7, #0]
 800b9a0:	6878      	ldr	r0, [r7, #4]
 800b9a2:	f7ff fd8e 	bl	800b4c2 <get_fat>
 800b9a6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	2b01      	cmp	r3, #1
 800b9ac:	d801      	bhi.n	800b9b2 <create_chain+0x46>
 800b9ae:	2301      	movs	r3, #1
 800b9b0:	e070      	b.n	800ba94 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9b8:	d101      	bne.n	800b9be <create_chain+0x52>
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	e06a      	b.n	800ba94 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b9be:	693b      	ldr	r3, [r7, #16]
 800b9c0:	69db      	ldr	r3, [r3, #28]
 800b9c2:	68fa      	ldr	r2, [r7, #12]
 800b9c4:	429a      	cmp	r2, r3
 800b9c6:	d201      	bcs.n	800b9cc <create_chain+0x60>
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	e063      	b.n	800ba94 <create_chain+0x128>
		scl = clst;
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b9d0:	69bb      	ldr	r3, [r7, #24]
 800b9d2:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b9d4:	69fb      	ldr	r3, [r7, #28]
 800b9d6:	3301      	adds	r3, #1
 800b9d8:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b9da:	693b      	ldr	r3, [r7, #16]
 800b9dc:	69db      	ldr	r3, [r3, #28]
 800b9de:	69fa      	ldr	r2, [r7, #28]
 800b9e0:	429a      	cmp	r2, r3
 800b9e2:	d307      	bcc.n	800b9f4 <create_chain+0x88>
				ncl = 2;
 800b9e4:	2302      	movs	r3, #2
 800b9e6:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b9e8:	69fa      	ldr	r2, [r7, #28]
 800b9ea:	69bb      	ldr	r3, [r7, #24]
 800b9ec:	429a      	cmp	r2, r3
 800b9ee:	d901      	bls.n	800b9f4 <create_chain+0x88>
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	e04f      	b.n	800ba94 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b9f4:	69f9      	ldr	r1, [r7, #28]
 800b9f6:	6878      	ldr	r0, [r7, #4]
 800b9f8:	f7ff fd63 	bl	800b4c2 <get_fat>
 800b9fc:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d00e      	beq.n	800ba22 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	2b01      	cmp	r3, #1
 800ba08:	d003      	beq.n	800ba12 <create_chain+0xa6>
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba10:	d101      	bne.n	800ba16 <create_chain+0xaa>
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	e03e      	b.n	800ba94 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800ba16:	69fa      	ldr	r2, [r7, #28]
 800ba18:	69bb      	ldr	r3, [r7, #24]
 800ba1a:	429a      	cmp	r2, r3
 800ba1c:	d1da      	bne.n	800b9d4 <create_chain+0x68>
 800ba1e:	2300      	movs	r3, #0
 800ba20:	e038      	b.n	800ba94 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800ba22:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800ba24:	f04f 32ff 	mov.w	r2, #4294967295
 800ba28:	69f9      	ldr	r1, [r7, #28]
 800ba2a:	6938      	ldr	r0, [r7, #16]
 800ba2c:	f7ff fe1d 	bl	800b66a <put_fat>
 800ba30:	4603      	mov	r3, r0
 800ba32:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800ba34:	7dfb      	ldrb	r3, [r7, #23]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d109      	bne.n	800ba4e <create_chain+0xe2>
 800ba3a:	683b      	ldr	r3, [r7, #0]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d006      	beq.n	800ba4e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800ba40:	69fa      	ldr	r2, [r7, #28]
 800ba42:	6839      	ldr	r1, [r7, #0]
 800ba44:	6938      	ldr	r0, [r7, #16]
 800ba46:	f7ff fe10 	bl	800b66a <put_fat>
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800ba4e:	7dfb      	ldrb	r3, [r7, #23]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d116      	bne.n	800ba82 <create_chain+0x116>
		fs->last_clst = ncl;
 800ba54:	693b      	ldr	r3, [r7, #16]
 800ba56:	69fa      	ldr	r2, [r7, #28]
 800ba58:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800ba5a:	693b      	ldr	r3, [r7, #16]
 800ba5c:	699a      	ldr	r2, [r3, #24]
 800ba5e:	693b      	ldr	r3, [r7, #16]
 800ba60:	69db      	ldr	r3, [r3, #28]
 800ba62:	3b02      	subs	r3, #2
 800ba64:	429a      	cmp	r2, r3
 800ba66:	d804      	bhi.n	800ba72 <create_chain+0x106>
 800ba68:	693b      	ldr	r3, [r7, #16]
 800ba6a:	699b      	ldr	r3, [r3, #24]
 800ba6c:	1e5a      	subs	r2, r3, #1
 800ba6e:	693b      	ldr	r3, [r7, #16]
 800ba70:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800ba72:	693b      	ldr	r3, [r7, #16]
 800ba74:	791b      	ldrb	r3, [r3, #4]
 800ba76:	f043 0301 	orr.w	r3, r3, #1
 800ba7a:	b2da      	uxtb	r2, r3
 800ba7c:	693b      	ldr	r3, [r7, #16]
 800ba7e:	711a      	strb	r2, [r3, #4]
 800ba80:	e007      	b.n	800ba92 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800ba82:	7dfb      	ldrb	r3, [r7, #23]
 800ba84:	2b01      	cmp	r3, #1
 800ba86:	d102      	bne.n	800ba8e <create_chain+0x122>
 800ba88:	f04f 33ff 	mov.w	r3, #4294967295
 800ba8c:	e000      	b.n	800ba90 <create_chain+0x124>
 800ba8e:	2301      	movs	r3, #1
 800ba90:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800ba92:	69fb      	ldr	r3, [r7, #28]
}
 800ba94:	4618      	mov	r0, r3
 800ba96:	3720      	adds	r7, #32
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	bd80      	pop	{r7, pc}

0800ba9c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800ba9c:	b480      	push	{r7}
 800ba9e:	b087      	sub	sp, #28
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	6078      	str	r0, [r7, #4]
 800baa4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bab0:	3304      	adds	r3, #4
 800bab2:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	899b      	ldrh	r3, [r3, #12]
 800bab8:	461a      	mov	r2, r3
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	fbb3 f3f2 	udiv	r3, r3, r2
 800bac0:	68fa      	ldr	r2, [r7, #12]
 800bac2:	8952      	ldrh	r2, [r2, #10]
 800bac4:	fbb3 f3f2 	udiv	r3, r3, r2
 800bac8:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800baca:	693b      	ldr	r3, [r7, #16]
 800bacc:	1d1a      	adds	r2, r3, #4
 800bace:	613a      	str	r2, [r7, #16]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800bad4:	68bb      	ldr	r3, [r7, #8]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d101      	bne.n	800bade <clmt_clust+0x42>
 800bada:	2300      	movs	r3, #0
 800badc:	e010      	b.n	800bb00 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800bade:	697a      	ldr	r2, [r7, #20]
 800bae0:	68bb      	ldr	r3, [r7, #8]
 800bae2:	429a      	cmp	r2, r3
 800bae4:	d307      	bcc.n	800baf6 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800bae6:	697a      	ldr	r2, [r7, #20]
 800bae8:	68bb      	ldr	r3, [r7, #8]
 800baea:	1ad3      	subs	r3, r2, r3
 800baec:	617b      	str	r3, [r7, #20]
 800baee:	693b      	ldr	r3, [r7, #16]
 800baf0:	3304      	adds	r3, #4
 800baf2:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800baf4:	e7e9      	b.n	800baca <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800baf6:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800baf8:	693b      	ldr	r3, [r7, #16]
 800bafa:	681a      	ldr	r2, [r3, #0]
 800bafc:	697b      	ldr	r3, [r7, #20]
 800bafe:	4413      	add	r3, r2
}
 800bb00:	4618      	mov	r0, r3
 800bb02:	371c      	adds	r7, #28
 800bb04:	46bd      	mov	sp, r7
 800bb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0a:	4770      	bx	lr

0800bb0c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b086      	sub	sp, #24
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
 800bb14:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bb22:	d204      	bcs.n	800bb2e <dir_sdi+0x22>
 800bb24:	683b      	ldr	r3, [r7, #0]
 800bb26:	f003 031f 	and.w	r3, r3, #31
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d001      	beq.n	800bb32 <dir_sdi+0x26>
		return FR_INT_ERR;
 800bb2e:	2302      	movs	r3, #2
 800bb30:	e071      	b.n	800bc16 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	683a      	ldr	r2, [r7, #0]
 800bb36:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	689b      	ldr	r3, [r3, #8]
 800bb3c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800bb3e:	697b      	ldr	r3, [r7, #20]
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d106      	bne.n	800bb52 <dir_sdi+0x46>
 800bb44:	693b      	ldr	r3, [r7, #16]
 800bb46:	781b      	ldrb	r3, [r3, #0]
 800bb48:	2b02      	cmp	r3, #2
 800bb4a:	d902      	bls.n	800bb52 <dir_sdi+0x46>
		clst = fs->dirbase;
 800bb4c:	693b      	ldr	r3, [r7, #16]
 800bb4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb50:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800bb52:	697b      	ldr	r3, [r7, #20]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d10c      	bne.n	800bb72 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800bb58:	683b      	ldr	r3, [r7, #0]
 800bb5a:	095b      	lsrs	r3, r3, #5
 800bb5c:	693a      	ldr	r2, [r7, #16]
 800bb5e:	8912      	ldrh	r2, [r2, #8]
 800bb60:	4293      	cmp	r3, r2
 800bb62:	d301      	bcc.n	800bb68 <dir_sdi+0x5c>
 800bb64:	2302      	movs	r3, #2
 800bb66:	e056      	b.n	800bc16 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800bb68:	693b      	ldr	r3, [r7, #16]
 800bb6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	61da      	str	r2, [r3, #28]
 800bb70:	e02d      	b.n	800bbce <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800bb72:	693b      	ldr	r3, [r7, #16]
 800bb74:	895b      	ldrh	r3, [r3, #10]
 800bb76:	461a      	mov	r2, r3
 800bb78:	693b      	ldr	r3, [r7, #16]
 800bb7a:	899b      	ldrh	r3, [r3, #12]
 800bb7c:	fb02 f303 	mul.w	r3, r2, r3
 800bb80:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800bb82:	e019      	b.n	800bbb8 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	6979      	ldr	r1, [r7, #20]
 800bb88:	4618      	mov	r0, r3
 800bb8a:	f7ff fc9a 	bl	800b4c2 <get_fat>
 800bb8e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bb90:	697b      	ldr	r3, [r7, #20]
 800bb92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb96:	d101      	bne.n	800bb9c <dir_sdi+0x90>
 800bb98:	2301      	movs	r3, #1
 800bb9a:	e03c      	b.n	800bc16 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800bb9c:	697b      	ldr	r3, [r7, #20]
 800bb9e:	2b01      	cmp	r3, #1
 800bba0:	d904      	bls.n	800bbac <dir_sdi+0xa0>
 800bba2:	693b      	ldr	r3, [r7, #16]
 800bba4:	69db      	ldr	r3, [r3, #28]
 800bba6:	697a      	ldr	r2, [r7, #20]
 800bba8:	429a      	cmp	r2, r3
 800bbaa:	d301      	bcc.n	800bbb0 <dir_sdi+0xa4>
 800bbac:	2302      	movs	r3, #2
 800bbae:	e032      	b.n	800bc16 <dir_sdi+0x10a>
			ofs -= csz;
 800bbb0:	683a      	ldr	r2, [r7, #0]
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	1ad3      	subs	r3, r2, r3
 800bbb6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800bbb8:	683a      	ldr	r2, [r7, #0]
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	429a      	cmp	r2, r3
 800bbbe:	d2e1      	bcs.n	800bb84 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800bbc0:	6979      	ldr	r1, [r7, #20]
 800bbc2:	6938      	ldr	r0, [r7, #16]
 800bbc4:	f7ff fc5e 	bl	800b484 <clust2sect>
 800bbc8:	4602      	mov	r2, r0
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	697a      	ldr	r2, [r7, #20]
 800bbd2:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	69db      	ldr	r3, [r3, #28]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d101      	bne.n	800bbe0 <dir_sdi+0xd4>
 800bbdc:	2302      	movs	r3, #2
 800bbde:	e01a      	b.n	800bc16 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	69da      	ldr	r2, [r3, #28]
 800bbe4:	693b      	ldr	r3, [r7, #16]
 800bbe6:	899b      	ldrh	r3, [r3, #12]
 800bbe8:	4619      	mov	r1, r3
 800bbea:	683b      	ldr	r3, [r7, #0]
 800bbec:	fbb3 f3f1 	udiv	r3, r3, r1
 800bbf0:	441a      	add	r2, r3
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800bbf6:	693b      	ldr	r3, [r7, #16]
 800bbf8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800bbfc:	693b      	ldr	r3, [r7, #16]
 800bbfe:	899b      	ldrh	r3, [r3, #12]
 800bc00:	461a      	mov	r2, r3
 800bc02:	683b      	ldr	r3, [r7, #0]
 800bc04:	fbb3 f0f2 	udiv	r0, r3, r2
 800bc08:	fb00 f202 	mul.w	r2, r0, r2
 800bc0c:	1a9b      	subs	r3, r3, r2
 800bc0e:	18ca      	adds	r2, r1, r3
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800bc14:	2300      	movs	r3, #0
}
 800bc16:	4618      	mov	r0, r3
 800bc18:	3718      	adds	r7, #24
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	bd80      	pop	{r7, pc}

0800bc1e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800bc1e:	b580      	push	{r7, lr}
 800bc20:	b086      	sub	sp, #24
 800bc22:	af00      	add	r7, sp, #0
 800bc24:	6078      	str	r0, [r7, #4]
 800bc26:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	695b      	ldr	r3, [r3, #20]
 800bc32:	3320      	adds	r3, #32
 800bc34:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	69db      	ldr	r3, [r3, #28]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d003      	beq.n	800bc46 <dir_next+0x28>
 800bc3e:	68bb      	ldr	r3, [r7, #8]
 800bc40:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bc44:	d301      	bcc.n	800bc4a <dir_next+0x2c>
 800bc46:	2304      	movs	r3, #4
 800bc48:	e0bb      	b.n	800bdc2 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	899b      	ldrh	r3, [r3, #12]
 800bc4e:	461a      	mov	r2, r3
 800bc50:	68bb      	ldr	r3, [r7, #8]
 800bc52:	fbb3 f1f2 	udiv	r1, r3, r2
 800bc56:	fb01 f202 	mul.w	r2, r1, r2
 800bc5a:	1a9b      	subs	r3, r3, r2
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	f040 809d 	bne.w	800bd9c <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	69db      	ldr	r3, [r3, #28]
 800bc66:	1c5a      	adds	r2, r3, #1
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	699b      	ldr	r3, [r3, #24]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d10b      	bne.n	800bc8c <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800bc74:	68bb      	ldr	r3, [r7, #8]
 800bc76:	095b      	lsrs	r3, r3, #5
 800bc78:	68fa      	ldr	r2, [r7, #12]
 800bc7a:	8912      	ldrh	r2, [r2, #8]
 800bc7c:	4293      	cmp	r3, r2
 800bc7e:	f0c0 808d 	bcc.w	800bd9c <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	2200      	movs	r2, #0
 800bc86:	61da      	str	r2, [r3, #28]
 800bc88:	2304      	movs	r3, #4
 800bc8a:	e09a      	b.n	800bdc2 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	899b      	ldrh	r3, [r3, #12]
 800bc90:	461a      	mov	r2, r3
 800bc92:	68bb      	ldr	r3, [r7, #8]
 800bc94:	fbb3 f3f2 	udiv	r3, r3, r2
 800bc98:	68fa      	ldr	r2, [r7, #12]
 800bc9a:	8952      	ldrh	r2, [r2, #10]
 800bc9c:	3a01      	subs	r2, #1
 800bc9e:	4013      	ands	r3, r2
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d17b      	bne.n	800bd9c <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800bca4:	687a      	ldr	r2, [r7, #4]
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	699b      	ldr	r3, [r3, #24]
 800bcaa:	4619      	mov	r1, r3
 800bcac:	4610      	mov	r0, r2
 800bcae:	f7ff fc08 	bl	800b4c2 <get_fat>
 800bcb2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800bcb4:	697b      	ldr	r3, [r7, #20]
 800bcb6:	2b01      	cmp	r3, #1
 800bcb8:	d801      	bhi.n	800bcbe <dir_next+0xa0>
 800bcba:	2302      	movs	r3, #2
 800bcbc:	e081      	b.n	800bdc2 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800bcbe:	697b      	ldr	r3, [r7, #20]
 800bcc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcc4:	d101      	bne.n	800bcca <dir_next+0xac>
 800bcc6:	2301      	movs	r3, #1
 800bcc8:	e07b      	b.n	800bdc2 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	69db      	ldr	r3, [r3, #28]
 800bcce:	697a      	ldr	r2, [r7, #20]
 800bcd0:	429a      	cmp	r2, r3
 800bcd2:	d359      	bcc.n	800bd88 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d104      	bne.n	800bce4 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	2200      	movs	r2, #0
 800bcde:	61da      	str	r2, [r3, #28]
 800bce0:	2304      	movs	r3, #4
 800bce2:	e06e      	b.n	800bdc2 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800bce4:	687a      	ldr	r2, [r7, #4]
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	699b      	ldr	r3, [r3, #24]
 800bcea:	4619      	mov	r1, r3
 800bcec:	4610      	mov	r0, r2
 800bcee:	f7ff fe3d 	bl	800b96c <create_chain>
 800bcf2:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800bcf4:	697b      	ldr	r3, [r7, #20]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d101      	bne.n	800bcfe <dir_next+0xe0>
 800bcfa:	2307      	movs	r3, #7
 800bcfc:	e061      	b.n	800bdc2 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800bcfe:	697b      	ldr	r3, [r7, #20]
 800bd00:	2b01      	cmp	r3, #1
 800bd02:	d101      	bne.n	800bd08 <dir_next+0xea>
 800bd04:	2302      	movs	r3, #2
 800bd06:	e05c      	b.n	800bdc2 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bd08:	697b      	ldr	r3, [r7, #20]
 800bd0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd0e:	d101      	bne.n	800bd14 <dir_next+0xf6>
 800bd10:	2301      	movs	r3, #1
 800bd12:	e056      	b.n	800bdc2 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800bd14:	68f8      	ldr	r0, [r7, #12]
 800bd16:	f7ff fad3 	bl	800b2c0 <sync_window>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d001      	beq.n	800bd24 <dir_next+0x106>
 800bd20:	2301      	movs	r3, #1
 800bd22:	e04e      	b.n	800bdc2 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	899b      	ldrh	r3, [r3, #12]
 800bd2e:	461a      	mov	r2, r3
 800bd30:	2100      	movs	r1, #0
 800bd32:	f7ff f8fc 	bl	800af2e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800bd36:	2300      	movs	r3, #0
 800bd38:	613b      	str	r3, [r7, #16]
 800bd3a:	6979      	ldr	r1, [r7, #20]
 800bd3c:	68f8      	ldr	r0, [r7, #12]
 800bd3e:	f7ff fba1 	bl	800b484 <clust2sect>
 800bd42:	4602      	mov	r2, r0
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	635a      	str	r2, [r3, #52]	; 0x34
 800bd48:	e012      	b.n	800bd70 <dir_next+0x152>
						fs->wflag = 1;
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	2201      	movs	r2, #1
 800bd4e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800bd50:	68f8      	ldr	r0, [r7, #12]
 800bd52:	f7ff fab5 	bl	800b2c0 <sync_window>
 800bd56:	4603      	mov	r3, r0
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d001      	beq.n	800bd60 <dir_next+0x142>
 800bd5c:	2301      	movs	r3, #1
 800bd5e:	e030      	b.n	800bdc2 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800bd60:	693b      	ldr	r3, [r7, #16]
 800bd62:	3301      	adds	r3, #1
 800bd64:	613b      	str	r3, [r7, #16]
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd6a:	1c5a      	adds	r2, r3, #1
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	635a      	str	r2, [r3, #52]	; 0x34
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	895b      	ldrh	r3, [r3, #10]
 800bd74:	461a      	mov	r2, r3
 800bd76:	693b      	ldr	r3, [r7, #16]
 800bd78:	4293      	cmp	r3, r2
 800bd7a:	d3e6      	bcc.n	800bd4a <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bd80:	693b      	ldr	r3, [r7, #16]
 800bd82:	1ad2      	subs	r2, r2, r3
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	697a      	ldr	r2, [r7, #20]
 800bd8c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800bd8e:	6979      	ldr	r1, [r7, #20]
 800bd90:	68f8      	ldr	r0, [r7, #12]
 800bd92:	f7ff fb77 	bl	800b484 <clust2sect>
 800bd96:	4602      	mov	r2, r0
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	68ba      	ldr	r2, [r7, #8]
 800bda0:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	899b      	ldrh	r3, [r3, #12]
 800bdac:	461a      	mov	r2, r3
 800bdae:	68bb      	ldr	r3, [r7, #8]
 800bdb0:	fbb3 f0f2 	udiv	r0, r3, r2
 800bdb4:	fb00 f202 	mul.w	r2, r0, r2
 800bdb8:	1a9b      	subs	r3, r3, r2
 800bdba:	18ca      	adds	r2, r1, r3
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800bdc0:	2300      	movs	r3, #0
}
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	3718      	adds	r7, #24
 800bdc6:	46bd      	mov	sp, r7
 800bdc8:	bd80      	pop	{r7, pc}

0800bdca <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800bdca:	b580      	push	{r7, lr}
 800bdcc:	b086      	sub	sp, #24
 800bdce:	af00      	add	r7, sp, #0
 800bdd0:	6078      	str	r0, [r7, #4]
 800bdd2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800bdda:	2100      	movs	r1, #0
 800bddc:	6878      	ldr	r0, [r7, #4]
 800bdde:	f7ff fe95 	bl	800bb0c <dir_sdi>
 800bde2:	4603      	mov	r3, r0
 800bde4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800bde6:	7dfb      	ldrb	r3, [r7, #23]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d12b      	bne.n	800be44 <dir_alloc+0x7a>
		n = 0;
 800bdec:	2300      	movs	r3, #0
 800bdee:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	69db      	ldr	r3, [r3, #28]
 800bdf4:	4619      	mov	r1, r3
 800bdf6:	68f8      	ldr	r0, [r7, #12]
 800bdf8:	f7ff faa6 	bl	800b348 <move_window>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800be00:	7dfb      	ldrb	r3, [r7, #23]
 800be02:	2b00      	cmp	r3, #0
 800be04:	d11d      	bne.n	800be42 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	6a1b      	ldr	r3, [r3, #32]
 800be0a:	781b      	ldrb	r3, [r3, #0]
 800be0c:	2be5      	cmp	r3, #229	; 0xe5
 800be0e:	d004      	beq.n	800be1a <dir_alloc+0x50>
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	6a1b      	ldr	r3, [r3, #32]
 800be14:	781b      	ldrb	r3, [r3, #0]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d107      	bne.n	800be2a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800be1a:	693b      	ldr	r3, [r7, #16]
 800be1c:	3301      	adds	r3, #1
 800be1e:	613b      	str	r3, [r7, #16]
 800be20:	693a      	ldr	r2, [r7, #16]
 800be22:	683b      	ldr	r3, [r7, #0]
 800be24:	429a      	cmp	r2, r3
 800be26:	d102      	bne.n	800be2e <dir_alloc+0x64>
 800be28:	e00c      	b.n	800be44 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800be2a:	2300      	movs	r3, #0
 800be2c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800be2e:	2101      	movs	r1, #1
 800be30:	6878      	ldr	r0, [r7, #4]
 800be32:	f7ff fef4 	bl	800bc1e <dir_next>
 800be36:	4603      	mov	r3, r0
 800be38:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800be3a:	7dfb      	ldrb	r3, [r7, #23]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d0d7      	beq.n	800bdf0 <dir_alloc+0x26>
 800be40:	e000      	b.n	800be44 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800be42:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800be44:	7dfb      	ldrb	r3, [r7, #23]
 800be46:	2b04      	cmp	r3, #4
 800be48:	d101      	bne.n	800be4e <dir_alloc+0x84>
 800be4a:	2307      	movs	r3, #7
 800be4c:	75fb      	strb	r3, [r7, #23]
	return res;
 800be4e:	7dfb      	ldrb	r3, [r7, #23]
}
 800be50:	4618      	mov	r0, r3
 800be52:	3718      	adds	r7, #24
 800be54:	46bd      	mov	sp, r7
 800be56:	bd80      	pop	{r7, pc}

0800be58 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800be58:	b580      	push	{r7, lr}
 800be5a:	b084      	sub	sp, #16
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	6078      	str	r0, [r7, #4]
 800be60:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800be62:	683b      	ldr	r3, [r7, #0]
 800be64:	331a      	adds	r3, #26
 800be66:	4618      	mov	r0, r3
 800be68:	f7fe ffbe 	bl	800ade8 <ld_word>
 800be6c:	4603      	mov	r3, r0
 800be6e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	781b      	ldrb	r3, [r3, #0]
 800be74:	2b03      	cmp	r3, #3
 800be76:	d109      	bne.n	800be8c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	3314      	adds	r3, #20
 800be7c:	4618      	mov	r0, r3
 800be7e:	f7fe ffb3 	bl	800ade8 <ld_word>
 800be82:	4603      	mov	r3, r0
 800be84:	041b      	lsls	r3, r3, #16
 800be86:	68fa      	ldr	r2, [r7, #12]
 800be88:	4313      	orrs	r3, r2
 800be8a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800be8c:	68fb      	ldr	r3, [r7, #12]
}
 800be8e:	4618      	mov	r0, r3
 800be90:	3710      	adds	r7, #16
 800be92:	46bd      	mov	sp, r7
 800be94:	bd80      	pop	{r7, pc}

0800be96 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800be96:	b580      	push	{r7, lr}
 800be98:	b084      	sub	sp, #16
 800be9a:	af00      	add	r7, sp, #0
 800be9c:	60f8      	str	r0, [r7, #12]
 800be9e:	60b9      	str	r1, [r7, #8]
 800bea0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800bea2:	68bb      	ldr	r3, [r7, #8]
 800bea4:	331a      	adds	r3, #26
 800bea6:	687a      	ldr	r2, [r7, #4]
 800bea8:	b292      	uxth	r2, r2
 800beaa:	4611      	mov	r1, r2
 800beac:	4618      	mov	r0, r3
 800beae:	f7fe ffd6 	bl	800ae5e <st_word>
	if (fs->fs_type == FS_FAT32) {
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	781b      	ldrb	r3, [r3, #0]
 800beb6:	2b03      	cmp	r3, #3
 800beb8:	d109      	bne.n	800bece <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800beba:	68bb      	ldr	r3, [r7, #8]
 800bebc:	f103 0214 	add.w	r2, r3, #20
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	0c1b      	lsrs	r3, r3, #16
 800bec4:	b29b      	uxth	r3, r3
 800bec6:	4619      	mov	r1, r3
 800bec8:	4610      	mov	r0, r2
 800beca:	f7fe ffc8 	bl	800ae5e <st_word>
	}
}
 800bece:	bf00      	nop
 800bed0:	3710      	adds	r7, #16
 800bed2:	46bd      	mov	sp, r7
 800bed4:	bd80      	pop	{r7, pc}
	...

0800bed8 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800bed8:	b590      	push	{r4, r7, lr}
 800beda:	b087      	sub	sp, #28
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
 800bee0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800bee2:	683b      	ldr	r3, [r7, #0]
 800bee4:	331a      	adds	r3, #26
 800bee6:	4618      	mov	r0, r3
 800bee8:	f7fe ff7e 	bl	800ade8 <ld_word>
 800beec:	4603      	mov	r3, r0
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d001      	beq.n	800bef6 <cmp_lfn+0x1e>
 800bef2:	2300      	movs	r3, #0
 800bef4:	e059      	b.n	800bfaa <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800bef6:	683b      	ldr	r3, [r7, #0]
 800bef8:	781b      	ldrb	r3, [r3, #0]
 800befa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800befe:	1e5a      	subs	r2, r3, #1
 800bf00:	4613      	mov	r3, r2
 800bf02:	005b      	lsls	r3, r3, #1
 800bf04:	4413      	add	r3, r2
 800bf06:	009b      	lsls	r3, r3, #2
 800bf08:	4413      	add	r3, r2
 800bf0a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800bf0c:	2301      	movs	r3, #1
 800bf0e:	81fb      	strh	r3, [r7, #14]
 800bf10:	2300      	movs	r3, #0
 800bf12:	613b      	str	r3, [r7, #16]
 800bf14:	e033      	b.n	800bf7e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800bf16:	4a27      	ldr	r2, [pc, #156]	; (800bfb4 <cmp_lfn+0xdc>)
 800bf18:	693b      	ldr	r3, [r7, #16]
 800bf1a:	4413      	add	r3, r2
 800bf1c:	781b      	ldrb	r3, [r3, #0]
 800bf1e:	461a      	mov	r2, r3
 800bf20:	683b      	ldr	r3, [r7, #0]
 800bf22:	4413      	add	r3, r2
 800bf24:	4618      	mov	r0, r3
 800bf26:	f7fe ff5f 	bl	800ade8 <ld_word>
 800bf2a:	4603      	mov	r3, r0
 800bf2c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800bf2e:	89fb      	ldrh	r3, [r7, #14]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d01a      	beq.n	800bf6a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800bf34:	697b      	ldr	r3, [r7, #20]
 800bf36:	2bfe      	cmp	r3, #254	; 0xfe
 800bf38:	d812      	bhi.n	800bf60 <cmp_lfn+0x88>
 800bf3a:	89bb      	ldrh	r3, [r7, #12]
 800bf3c:	4618      	mov	r0, r3
 800bf3e:	f001 ff99 	bl	800de74 <ff_wtoupper>
 800bf42:	4603      	mov	r3, r0
 800bf44:	461c      	mov	r4, r3
 800bf46:	697b      	ldr	r3, [r7, #20]
 800bf48:	1c5a      	adds	r2, r3, #1
 800bf4a:	617a      	str	r2, [r7, #20]
 800bf4c:	005b      	lsls	r3, r3, #1
 800bf4e:	687a      	ldr	r2, [r7, #4]
 800bf50:	4413      	add	r3, r2
 800bf52:	881b      	ldrh	r3, [r3, #0]
 800bf54:	4618      	mov	r0, r3
 800bf56:	f001 ff8d 	bl	800de74 <ff_wtoupper>
 800bf5a:	4603      	mov	r3, r0
 800bf5c:	429c      	cmp	r4, r3
 800bf5e:	d001      	beq.n	800bf64 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800bf60:	2300      	movs	r3, #0
 800bf62:	e022      	b.n	800bfaa <cmp_lfn+0xd2>
			}
			wc = uc;
 800bf64:	89bb      	ldrh	r3, [r7, #12]
 800bf66:	81fb      	strh	r3, [r7, #14]
 800bf68:	e006      	b.n	800bf78 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800bf6a:	89bb      	ldrh	r3, [r7, #12]
 800bf6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bf70:	4293      	cmp	r3, r2
 800bf72:	d001      	beq.n	800bf78 <cmp_lfn+0xa0>
 800bf74:	2300      	movs	r3, #0
 800bf76:	e018      	b.n	800bfaa <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800bf78:	693b      	ldr	r3, [r7, #16]
 800bf7a:	3301      	adds	r3, #1
 800bf7c:	613b      	str	r3, [r7, #16]
 800bf7e:	693b      	ldr	r3, [r7, #16]
 800bf80:	2b0c      	cmp	r3, #12
 800bf82:	d9c8      	bls.n	800bf16 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800bf84:	683b      	ldr	r3, [r7, #0]
 800bf86:	781b      	ldrb	r3, [r3, #0]
 800bf88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d00b      	beq.n	800bfa8 <cmp_lfn+0xd0>
 800bf90:	89fb      	ldrh	r3, [r7, #14]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d008      	beq.n	800bfa8 <cmp_lfn+0xd0>
 800bf96:	697b      	ldr	r3, [r7, #20]
 800bf98:	005b      	lsls	r3, r3, #1
 800bf9a:	687a      	ldr	r2, [r7, #4]
 800bf9c:	4413      	add	r3, r2
 800bf9e:	881b      	ldrh	r3, [r3, #0]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d001      	beq.n	800bfa8 <cmp_lfn+0xd0>
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	e000      	b.n	800bfaa <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800bfa8:	2301      	movs	r3, #1
}
 800bfaa:	4618      	mov	r0, r3
 800bfac:	371c      	adds	r7, #28
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	bd90      	pop	{r4, r7, pc}
 800bfb2:	bf00      	nop
 800bfb4:	080117c0 	.word	0x080117c0

0800bfb8 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800bfb8:	b580      	push	{r7, lr}
 800bfba:	b088      	sub	sp, #32
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	60f8      	str	r0, [r7, #12]
 800bfc0:	60b9      	str	r1, [r7, #8]
 800bfc2:	4611      	mov	r1, r2
 800bfc4:	461a      	mov	r2, r3
 800bfc6:	460b      	mov	r3, r1
 800bfc8:	71fb      	strb	r3, [r7, #7]
 800bfca:	4613      	mov	r3, r2
 800bfcc:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800bfce:	68bb      	ldr	r3, [r7, #8]
 800bfd0:	330d      	adds	r3, #13
 800bfd2:	79ba      	ldrb	r2, [r7, #6]
 800bfd4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800bfd6:	68bb      	ldr	r3, [r7, #8]
 800bfd8:	330b      	adds	r3, #11
 800bfda:	220f      	movs	r2, #15
 800bfdc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800bfde:	68bb      	ldr	r3, [r7, #8]
 800bfe0:	330c      	adds	r3, #12
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800bfe6:	68bb      	ldr	r3, [r7, #8]
 800bfe8:	331a      	adds	r3, #26
 800bfea:	2100      	movs	r1, #0
 800bfec:	4618      	mov	r0, r3
 800bfee:	f7fe ff36 	bl	800ae5e <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800bff2:	79fb      	ldrb	r3, [r7, #7]
 800bff4:	1e5a      	subs	r2, r3, #1
 800bff6:	4613      	mov	r3, r2
 800bff8:	005b      	lsls	r3, r3, #1
 800bffa:	4413      	add	r3, r2
 800bffc:	009b      	lsls	r3, r3, #2
 800bffe:	4413      	add	r3, r2
 800c000:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800c002:	2300      	movs	r3, #0
 800c004:	82fb      	strh	r3, [r7, #22]
 800c006:	2300      	movs	r3, #0
 800c008:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800c00a:	8afb      	ldrh	r3, [r7, #22]
 800c00c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c010:	4293      	cmp	r3, r2
 800c012:	d007      	beq.n	800c024 <put_lfn+0x6c>
 800c014:	69fb      	ldr	r3, [r7, #28]
 800c016:	1c5a      	adds	r2, r3, #1
 800c018:	61fa      	str	r2, [r7, #28]
 800c01a:	005b      	lsls	r3, r3, #1
 800c01c:	68fa      	ldr	r2, [r7, #12]
 800c01e:	4413      	add	r3, r2
 800c020:	881b      	ldrh	r3, [r3, #0]
 800c022:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800c024:	4a17      	ldr	r2, [pc, #92]	; (800c084 <put_lfn+0xcc>)
 800c026:	69bb      	ldr	r3, [r7, #24]
 800c028:	4413      	add	r3, r2
 800c02a:	781b      	ldrb	r3, [r3, #0]
 800c02c:	461a      	mov	r2, r3
 800c02e:	68bb      	ldr	r3, [r7, #8]
 800c030:	4413      	add	r3, r2
 800c032:	8afa      	ldrh	r2, [r7, #22]
 800c034:	4611      	mov	r1, r2
 800c036:	4618      	mov	r0, r3
 800c038:	f7fe ff11 	bl	800ae5e <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800c03c:	8afb      	ldrh	r3, [r7, #22]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d102      	bne.n	800c048 <put_lfn+0x90>
 800c042:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c046:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800c048:	69bb      	ldr	r3, [r7, #24]
 800c04a:	3301      	adds	r3, #1
 800c04c:	61bb      	str	r3, [r7, #24]
 800c04e:	69bb      	ldr	r3, [r7, #24]
 800c050:	2b0c      	cmp	r3, #12
 800c052:	d9da      	bls.n	800c00a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800c054:	8afb      	ldrh	r3, [r7, #22]
 800c056:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c05a:	4293      	cmp	r3, r2
 800c05c:	d006      	beq.n	800c06c <put_lfn+0xb4>
 800c05e:	69fb      	ldr	r3, [r7, #28]
 800c060:	005b      	lsls	r3, r3, #1
 800c062:	68fa      	ldr	r2, [r7, #12]
 800c064:	4413      	add	r3, r2
 800c066:	881b      	ldrh	r3, [r3, #0]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d103      	bne.n	800c074 <put_lfn+0xbc>
 800c06c:	79fb      	ldrb	r3, [r7, #7]
 800c06e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c072:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800c074:	68bb      	ldr	r3, [r7, #8]
 800c076:	79fa      	ldrb	r2, [r7, #7]
 800c078:	701a      	strb	r2, [r3, #0]
}
 800c07a:	bf00      	nop
 800c07c:	3720      	adds	r7, #32
 800c07e:	46bd      	mov	sp, r7
 800c080:	bd80      	pop	{r7, pc}
 800c082:	bf00      	nop
 800c084:	080117c0 	.word	0x080117c0

0800c088 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b08c      	sub	sp, #48	; 0x30
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	60f8      	str	r0, [r7, #12]
 800c090:	60b9      	str	r1, [r7, #8]
 800c092:	607a      	str	r2, [r7, #4]
 800c094:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800c096:	220b      	movs	r2, #11
 800c098:	68b9      	ldr	r1, [r7, #8]
 800c09a:	68f8      	ldr	r0, [r7, #12]
 800c09c:	f7fe ff26 	bl	800aeec <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800c0a0:	683b      	ldr	r3, [r7, #0]
 800c0a2:	2b05      	cmp	r3, #5
 800c0a4:	d92b      	bls.n	800c0fe <gen_numname+0x76>
		sr = seq;
 800c0a6:	683b      	ldr	r3, [r7, #0]
 800c0a8:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800c0aa:	e022      	b.n	800c0f2 <gen_numname+0x6a>
			wc = *lfn++;
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	1c9a      	adds	r2, r3, #2
 800c0b0:	607a      	str	r2, [r7, #4]
 800c0b2:	881b      	ldrh	r3, [r3, #0]
 800c0b4:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	62bb      	str	r3, [r7, #40]	; 0x28
 800c0ba:	e017      	b.n	800c0ec <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800c0bc:	69fb      	ldr	r3, [r7, #28]
 800c0be:	005a      	lsls	r2, r3, #1
 800c0c0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c0c2:	f003 0301 	and.w	r3, r3, #1
 800c0c6:	4413      	add	r3, r2
 800c0c8:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800c0ca:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c0cc:	085b      	lsrs	r3, r3, #1
 800c0ce:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800c0d0:	69fb      	ldr	r3, [r7, #28]
 800c0d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d005      	beq.n	800c0e6 <gen_numname+0x5e>
 800c0da:	69fb      	ldr	r3, [r7, #28]
 800c0dc:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800c0e0:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800c0e4:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800c0e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0e8:	3301      	adds	r3, #1
 800c0ea:	62bb      	str	r3, [r7, #40]	; 0x28
 800c0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0ee:	2b0f      	cmp	r3, #15
 800c0f0:	d9e4      	bls.n	800c0bc <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	881b      	ldrh	r3, [r3, #0]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d1d8      	bne.n	800c0ac <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800c0fa:	69fb      	ldr	r3, [r7, #28]
 800c0fc:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800c0fe:	2307      	movs	r3, #7
 800c100:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800c102:	683b      	ldr	r3, [r7, #0]
 800c104:	b2db      	uxtb	r3, r3
 800c106:	f003 030f 	and.w	r3, r3, #15
 800c10a:	b2db      	uxtb	r3, r3
 800c10c:	3330      	adds	r3, #48	; 0x30
 800c10e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800c112:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c116:	2b39      	cmp	r3, #57	; 0x39
 800c118:	d904      	bls.n	800c124 <gen_numname+0x9c>
 800c11a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c11e:	3307      	adds	r3, #7
 800c120:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800c124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c126:	1e5a      	subs	r2, r3, #1
 800c128:	62ba      	str	r2, [r7, #40]	; 0x28
 800c12a:	3330      	adds	r3, #48	; 0x30
 800c12c:	443b      	add	r3, r7
 800c12e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800c132:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	091b      	lsrs	r3, r3, #4
 800c13a:	603b      	str	r3, [r7, #0]
	} while (seq);
 800c13c:	683b      	ldr	r3, [r7, #0]
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d1df      	bne.n	800c102 <gen_numname+0x7a>
	ns[i] = '~';
 800c142:	f107 0214 	add.w	r2, r7, #20
 800c146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c148:	4413      	add	r3, r2
 800c14a:	227e      	movs	r2, #126	; 0x7e
 800c14c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800c14e:	2300      	movs	r3, #0
 800c150:	627b      	str	r3, [r7, #36]	; 0x24
 800c152:	e002      	b.n	800c15a <gen_numname+0xd2>
 800c154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c156:	3301      	adds	r3, #1
 800c158:	627b      	str	r3, [r7, #36]	; 0x24
 800c15a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c15c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c15e:	429a      	cmp	r2, r3
 800c160:	d205      	bcs.n	800c16e <gen_numname+0xe6>
 800c162:	68fa      	ldr	r2, [r7, #12]
 800c164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c166:	4413      	add	r3, r2
 800c168:	781b      	ldrb	r3, [r3, #0]
 800c16a:	2b20      	cmp	r3, #32
 800c16c:	d1f2      	bne.n	800c154 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800c16e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c170:	2b07      	cmp	r3, #7
 800c172:	d807      	bhi.n	800c184 <gen_numname+0xfc>
 800c174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c176:	1c5a      	adds	r2, r3, #1
 800c178:	62ba      	str	r2, [r7, #40]	; 0x28
 800c17a:	3330      	adds	r3, #48	; 0x30
 800c17c:	443b      	add	r3, r7
 800c17e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800c182:	e000      	b.n	800c186 <gen_numname+0xfe>
 800c184:	2120      	movs	r1, #32
 800c186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c188:	1c5a      	adds	r2, r3, #1
 800c18a:	627a      	str	r2, [r7, #36]	; 0x24
 800c18c:	68fa      	ldr	r2, [r7, #12]
 800c18e:	4413      	add	r3, r2
 800c190:	460a      	mov	r2, r1
 800c192:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800c194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c196:	2b07      	cmp	r3, #7
 800c198:	d9e9      	bls.n	800c16e <gen_numname+0xe6>
}
 800c19a:	bf00      	nop
 800c19c:	bf00      	nop
 800c19e:	3730      	adds	r7, #48	; 0x30
 800c1a0:	46bd      	mov	sp, r7
 800c1a2:	bd80      	pop	{r7, pc}

0800c1a4 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800c1a4:	b480      	push	{r7}
 800c1a6:	b085      	sub	sp, #20
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800c1ac:	2300      	movs	r3, #0
 800c1ae:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800c1b0:	230b      	movs	r3, #11
 800c1b2:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800c1b4:	7bfb      	ldrb	r3, [r7, #15]
 800c1b6:	b2da      	uxtb	r2, r3
 800c1b8:	0852      	lsrs	r2, r2, #1
 800c1ba:	01db      	lsls	r3, r3, #7
 800c1bc:	4313      	orrs	r3, r2
 800c1be:	b2da      	uxtb	r2, r3
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	1c59      	adds	r1, r3, #1
 800c1c4:	6079      	str	r1, [r7, #4]
 800c1c6:	781b      	ldrb	r3, [r3, #0]
 800c1c8:	4413      	add	r3, r2
 800c1ca:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800c1cc:	68bb      	ldr	r3, [r7, #8]
 800c1ce:	3b01      	subs	r3, #1
 800c1d0:	60bb      	str	r3, [r7, #8]
 800c1d2:	68bb      	ldr	r3, [r7, #8]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d1ed      	bne.n	800c1b4 <sum_sfn+0x10>
	return sum;
 800c1d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1da:	4618      	mov	r0, r3
 800c1dc:	3714      	adds	r7, #20
 800c1de:	46bd      	mov	sp, r7
 800c1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e4:	4770      	bx	lr

0800c1e6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800c1e6:	b580      	push	{r7, lr}
 800c1e8:	b086      	sub	sp, #24
 800c1ea:	af00      	add	r7, sp, #0
 800c1ec:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800c1f4:	2100      	movs	r1, #0
 800c1f6:	6878      	ldr	r0, [r7, #4]
 800c1f8:	f7ff fc88 	bl	800bb0c <dir_sdi>
 800c1fc:	4603      	mov	r3, r0
 800c1fe:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c200:	7dfb      	ldrb	r3, [r7, #23]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d001      	beq.n	800c20a <dir_find+0x24>
 800c206:	7dfb      	ldrb	r3, [r7, #23]
 800c208:	e0a9      	b.n	800c35e <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800c20a:	23ff      	movs	r3, #255	; 0xff
 800c20c:	753b      	strb	r3, [r7, #20]
 800c20e:	7d3b      	ldrb	r3, [r7, #20]
 800c210:	757b      	strb	r3, [r7, #21]
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	f04f 32ff 	mov.w	r2, #4294967295
 800c218:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	69db      	ldr	r3, [r3, #28]
 800c21e:	4619      	mov	r1, r3
 800c220:	6938      	ldr	r0, [r7, #16]
 800c222:	f7ff f891 	bl	800b348 <move_window>
 800c226:	4603      	mov	r3, r0
 800c228:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c22a:	7dfb      	ldrb	r3, [r7, #23]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	f040 8090 	bne.w	800c352 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	6a1b      	ldr	r3, [r3, #32]
 800c236:	781b      	ldrb	r3, [r3, #0]
 800c238:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800c23a:	7dbb      	ldrb	r3, [r7, #22]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d102      	bne.n	800c246 <dir_find+0x60>
 800c240:	2304      	movs	r3, #4
 800c242:	75fb      	strb	r3, [r7, #23]
 800c244:	e08a      	b.n	800c35c <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	6a1b      	ldr	r3, [r3, #32]
 800c24a:	330b      	adds	r3, #11
 800c24c:	781b      	ldrb	r3, [r3, #0]
 800c24e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c252:	73fb      	strb	r3, [r7, #15]
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	7bfa      	ldrb	r2, [r7, #15]
 800c258:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800c25a:	7dbb      	ldrb	r3, [r7, #22]
 800c25c:	2be5      	cmp	r3, #229	; 0xe5
 800c25e:	d007      	beq.n	800c270 <dir_find+0x8a>
 800c260:	7bfb      	ldrb	r3, [r7, #15]
 800c262:	f003 0308 	and.w	r3, r3, #8
 800c266:	2b00      	cmp	r3, #0
 800c268:	d009      	beq.n	800c27e <dir_find+0x98>
 800c26a:	7bfb      	ldrb	r3, [r7, #15]
 800c26c:	2b0f      	cmp	r3, #15
 800c26e:	d006      	beq.n	800c27e <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800c270:	23ff      	movs	r3, #255	; 0xff
 800c272:	757b      	strb	r3, [r7, #21]
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	f04f 32ff 	mov.w	r2, #4294967295
 800c27a:	631a      	str	r2, [r3, #48]	; 0x30
 800c27c:	e05e      	b.n	800c33c <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800c27e:	7bfb      	ldrb	r3, [r7, #15]
 800c280:	2b0f      	cmp	r3, #15
 800c282:	d136      	bne.n	800c2f2 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c28a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d154      	bne.n	800c33c <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800c292:	7dbb      	ldrb	r3, [r7, #22]
 800c294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d00d      	beq.n	800c2b8 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	6a1b      	ldr	r3, [r3, #32]
 800c2a0:	7b5b      	ldrb	r3, [r3, #13]
 800c2a2:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800c2a4:	7dbb      	ldrb	r3, [r7, #22]
 800c2a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c2aa:	75bb      	strb	r3, [r7, #22]
 800c2ac:	7dbb      	ldrb	r3, [r7, #22]
 800c2ae:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	695a      	ldr	r2, [r3, #20]
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800c2b8:	7dba      	ldrb	r2, [r7, #22]
 800c2ba:	7d7b      	ldrb	r3, [r7, #21]
 800c2bc:	429a      	cmp	r2, r3
 800c2be:	d115      	bne.n	800c2ec <dir_find+0x106>
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	6a1b      	ldr	r3, [r3, #32]
 800c2c4:	330d      	adds	r3, #13
 800c2c6:	781b      	ldrb	r3, [r3, #0]
 800c2c8:	7d3a      	ldrb	r2, [r7, #20]
 800c2ca:	429a      	cmp	r2, r3
 800c2cc:	d10e      	bne.n	800c2ec <dir_find+0x106>
 800c2ce:	693b      	ldr	r3, [r7, #16]
 800c2d0:	691a      	ldr	r2, [r3, #16]
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	6a1b      	ldr	r3, [r3, #32]
 800c2d6:	4619      	mov	r1, r3
 800c2d8:	4610      	mov	r0, r2
 800c2da:	f7ff fdfd 	bl	800bed8 <cmp_lfn>
 800c2de:	4603      	mov	r3, r0
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d003      	beq.n	800c2ec <dir_find+0x106>
 800c2e4:	7d7b      	ldrb	r3, [r7, #21]
 800c2e6:	3b01      	subs	r3, #1
 800c2e8:	b2db      	uxtb	r3, r3
 800c2ea:	e000      	b.n	800c2ee <dir_find+0x108>
 800c2ec:	23ff      	movs	r3, #255	; 0xff
 800c2ee:	757b      	strb	r3, [r7, #21]
 800c2f0:	e024      	b.n	800c33c <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800c2f2:	7d7b      	ldrb	r3, [r7, #21]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d109      	bne.n	800c30c <dir_find+0x126>
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	6a1b      	ldr	r3, [r3, #32]
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	f7ff ff51 	bl	800c1a4 <sum_sfn>
 800c302:	4603      	mov	r3, r0
 800c304:	461a      	mov	r2, r3
 800c306:	7d3b      	ldrb	r3, [r7, #20]
 800c308:	4293      	cmp	r3, r2
 800c30a:	d024      	beq.n	800c356 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c312:	f003 0301 	and.w	r3, r3, #1
 800c316:	2b00      	cmp	r3, #0
 800c318:	d10a      	bne.n	800c330 <dir_find+0x14a>
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	6a18      	ldr	r0, [r3, #32]
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	3324      	adds	r3, #36	; 0x24
 800c322:	220b      	movs	r2, #11
 800c324:	4619      	mov	r1, r3
 800c326:	f7fe fe1d 	bl	800af64 <mem_cmp>
 800c32a:	4603      	mov	r3, r0
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d014      	beq.n	800c35a <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800c330:	23ff      	movs	r3, #255	; 0xff
 800c332:	757b      	strb	r3, [r7, #21]
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	f04f 32ff 	mov.w	r2, #4294967295
 800c33a:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800c33c:	2100      	movs	r1, #0
 800c33e:	6878      	ldr	r0, [r7, #4]
 800c340:	f7ff fc6d 	bl	800bc1e <dir_next>
 800c344:	4603      	mov	r3, r0
 800c346:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800c348:	7dfb      	ldrb	r3, [r7, #23]
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	f43f af65 	beq.w	800c21a <dir_find+0x34>
 800c350:	e004      	b.n	800c35c <dir_find+0x176>
		if (res != FR_OK) break;
 800c352:	bf00      	nop
 800c354:	e002      	b.n	800c35c <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800c356:	bf00      	nop
 800c358:	e000      	b.n	800c35c <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800c35a:	bf00      	nop

	return res;
 800c35c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c35e:	4618      	mov	r0, r3
 800c360:	3718      	adds	r7, #24
 800c362:	46bd      	mov	sp, r7
 800c364:	bd80      	pop	{r7, pc}
	...

0800c368 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800c368:	b580      	push	{r7, lr}
 800c36a:	b08c      	sub	sp, #48	; 0x30
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c37c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800c380:	2b00      	cmp	r3, #0
 800c382:	d001      	beq.n	800c388 <dir_register+0x20>
 800c384:	2306      	movs	r3, #6
 800c386:	e0e0      	b.n	800c54a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800c388:	2300      	movs	r3, #0
 800c38a:	627b      	str	r3, [r7, #36]	; 0x24
 800c38c:	e002      	b.n	800c394 <dir_register+0x2c>
 800c38e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c390:	3301      	adds	r3, #1
 800c392:	627b      	str	r3, [r7, #36]	; 0x24
 800c394:	69fb      	ldr	r3, [r7, #28]
 800c396:	691a      	ldr	r2, [r3, #16]
 800c398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c39a:	005b      	lsls	r3, r3, #1
 800c39c:	4413      	add	r3, r2
 800c39e:	881b      	ldrh	r3, [r3, #0]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d1f4      	bne.n	800c38e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800c3aa:	f107 030c 	add.w	r3, r7, #12
 800c3ae:	220c      	movs	r2, #12
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	f7fe fd9b 	bl	800aeec <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800c3b6:	7dfb      	ldrb	r3, [r7, #23]
 800c3b8:	f003 0301 	and.w	r3, r3, #1
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d032      	beq.n	800c426 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	2240      	movs	r2, #64	; 0x40
 800c3c4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800c3c8:	2301      	movs	r3, #1
 800c3ca:	62bb      	str	r3, [r7, #40]	; 0x28
 800c3cc:	e016      	b.n	800c3fc <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800c3d4:	69fb      	ldr	r3, [r7, #28]
 800c3d6:	691a      	ldr	r2, [r3, #16]
 800c3d8:	f107 010c 	add.w	r1, r7, #12
 800c3dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3de:	f7ff fe53 	bl	800c088 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	f7ff feff 	bl	800c1e6 <dir_find>
 800c3e8:	4603      	mov	r3, r0
 800c3ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800c3ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d106      	bne.n	800c404 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800c3f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3f8:	3301      	adds	r3, #1
 800c3fa:	62bb      	str	r3, [r7, #40]	; 0x28
 800c3fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3fe:	2b63      	cmp	r3, #99	; 0x63
 800c400:	d9e5      	bls.n	800c3ce <dir_register+0x66>
 800c402:	e000      	b.n	800c406 <dir_register+0x9e>
			if (res != FR_OK) break;
 800c404:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800c406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c408:	2b64      	cmp	r3, #100	; 0x64
 800c40a:	d101      	bne.n	800c410 <dir_register+0xa8>
 800c40c:	2307      	movs	r3, #7
 800c40e:	e09c      	b.n	800c54a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800c410:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c414:	2b04      	cmp	r3, #4
 800c416:	d002      	beq.n	800c41e <dir_register+0xb6>
 800c418:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c41c:	e095      	b.n	800c54a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800c41e:	7dfa      	ldrb	r2, [r7, #23]
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800c426:	7dfb      	ldrb	r3, [r7, #23]
 800c428:	f003 0302 	and.w	r3, r3, #2
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d007      	beq.n	800c440 <dir_register+0xd8>
 800c430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c432:	330c      	adds	r3, #12
 800c434:	4a47      	ldr	r2, [pc, #284]	; (800c554 <dir_register+0x1ec>)
 800c436:	fba2 2303 	umull	r2, r3, r2, r3
 800c43a:	089b      	lsrs	r3, r3, #2
 800c43c:	3301      	adds	r3, #1
 800c43e:	e000      	b.n	800c442 <dir_register+0xda>
 800c440:	2301      	movs	r3, #1
 800c442:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800c444:	6a39      	ldr	r1, [r7, #32]
 800c446:	6878      	ldr	r0, [r7, #4]
 800c448:	f7ff fcbf 	bl	800bdca <dir_alloc>
 800c44c:	4603      	mov	r3, r0
 800c44e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800c452:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c456:	2b00      	cmp	r3, #0
 800c458:	d148      	bne.n	800c4ec <dir_register+0x184>
 800c45a:	6a3b      	ldr	r3, [r7, #32]
 800c45c:	3b01      	subs	r3, #1
 800c45e:	623b      	str	r3, [r7, #32]
 800c460:	6a3b      	ldr	r3, [r7, #32]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d042      	beq.n	800c4ec <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	695a      	ldr	r2, [r3, #20]
 800c46a:	6a3b      	ldr	r3, [r7, #32]
 800c46c:	015b      	lsls	r3, r3, #5
 800c46e:	1ad3      	subs	r3, r2, r3
 800c470:	4619      	mov	r1, r3
 800c472:	6878      	ldr	r0, [r7, #4]
 800c474:	f7ff fb4a 	bl	800bb0c <dir_sdi>
 800c478:	4603      	mov	r3, r0
 800c47a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800c47e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c482:	2b00      	cmp	r3, #0
 800c484:	d132      	bne.n	800c4ec <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	3324      	adds	r3, #36	; 0x24
 800c48a:	4618      	mov	r0, r3
 800c48c:	f7ff fe8a 	bl	800c1a4 <sum_sfn>
 800c490:	4603      	mov	r3, r0
 800c492:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	69db      	ldr	r3, [r3, #28]
 800c498:	4619      	mov	r1, r3
 800c49a:	69f8      	ldr	r0, [r7, #28]
 800c49c:	f7fe ff54 	bl	800b348 <move_window>
 800c4a0:	4603      	mov	r3, r0
 800c4a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800c4a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d11d      	bne.n	800c4ea <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800c4ae:	69fb      	ldr	r3, [r7, #28]
 800c4b0:	6918      	ldr	r0, [r3, #16]
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	6a19      	ldr	r1, [r3, #32]
 800c4b6:	6a3b      	ldr	r3, [r7, #32]
 800c4b8:	b2da      	uxtb	r2, r3
 800c4ba:	7efb      	ldrb	r3, [r7, #27]
 800c4bc:	f7ff fd7c 	bl	800bfb8 <put_lfn>
				fs->wflag = 1;
 800c4c0:	69fb      	ldr	r3, [r7, #28]
 800c4c2:	2201      	movs	r2, #1
 800c4c4:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800c4c6:	2100      	movs	r1, #0
 800c4c8:	6878      	ldr	r0, [r7, #4]
 800c4ca:	f7ff fba8 	bl	800bc1e <dir_next>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800c4d4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d107      	bne.n	800c4ec <dir_register+0x184>
 800c4dc:	6a3b      	ldr	r3, [r7, #32]
 800c4de:	3b01      	subs	r3, #1
 800c4e0:	623b      	str	r3, [r7, #32]
 800c4e2:	6a3b      	ldr	r3, [r7, #32]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d1d5      	bne.n	800c494 <dir_register+0x12c>
 800c4e8:	e000      	b.n	800c4ec <dir_register+0x184>
				if (res != FR_OK) break;
 800c4ea:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c4ec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d128      	bne.n	800c546 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	69db      	ldr	r3, [r3, #28]
 800c4f8:	4619      	mov	r1, r3
 800c4fa:	69f8      	ldr	r0, [r7, #28]
 800c4fc:	f7fe ff24 	bl	800b348 <move_window>
 800c500:	4603      	mov	r3, r0
 800c502:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800c506:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d11b      	bne.n	800c546 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	6a1b      	ldr	r3, [r3, #32]
 800c512:	2220      	movs	r2, #32
 800c514:	2100      	movs	r1, #0
 800c516:	4618      	mov	r0, r3
 800c518:	f7fe fd09 	bl	800af2e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	6a18      	ldr	r0, [r3, #32]
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	3324      	adds	r3, #36	; 0x24
 800c524:	220b      	movs	r2, #11
 800c526:	4619      	mov	r1, r3
 800c528:	f7fe fce0 	bl	800aeec <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	6a1b      	ldr	r3, [r3, #32]
 800c536:	330c      	adds	r3, #12
 800c538:	f002 0218 	and.w	r2, r2, #24
 800c53c:	b2d2      	uxtb	r2, r2
 800c53e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800c540:	69fb      	ldr	r3, [r7, #28]
 800c542:	2201      	movs	r2, #1
 800c544:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c546:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c54a:	4618      	mov	r0, r3
 800c54c:	3730      	adds	r7, #48	; 0x30
 800c54e:	46bd      	mov	sp, r7
 800c550:	bd80      	pop	{r7, pc}
 800c552:	bf00      	nop
 800c554:	4ec4ec4f 	.word	0x4ec4ec4f

0800c558 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800c558:	b580      	push	{r7, lr}
 800c55a:	b08a      	sub	sp, #40	; 0x28
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	6078      	str	r0, [r7, #4]
 800c560:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800c562:	683b      	ldr	r3, [r7, #0]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	613b      	str	r3, [r7, #16]
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	691b      	ldr	r3, [r3, #16]
 800c56e:	60fb      	str	r3, [r7, #12]
 800c570:	2300      	movs	r3, #0
 800c572:	617b      	str	r3, [r7, #20]
 800c574:	697b      	ldr	r3, [r7, #20]
 800c576:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800c578:	69bb      	ldr	r3, [r7, #24]
 800c57a:	1c5a      	adds	r2, r3, #1
 800c57c:	61ba      	str	r2, [r7, #24]
 800c57e:	693a      	ldr	r2, [r7, #16]
 800c580:	4413      	add	r3, r2
 800c582:	781b      	ldrb	r3, [r3, #0]
 800c584:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800c586:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c588:	2b1f      	cmp	r3, #31
 800c58a:	d940      	bls.n	800c60e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800c58c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c58e:	2b2f      	cmp	r3, #47	; 0x2f
 800c590:	d006      	beq.n	800c5a0 <create_name+0x48>
 800c592:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c594:	2b5c      	cmp	r3, #92	; 0x5c
 800c596:	d110      	bne.n	800c5ba <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c598:	e002      	b.n	800c5a0 <create_name+0x48>
 800c59a:	69bb      	ldr	r3, [r7, #24]
 800c59c:	3301      	adds	r3, #1
 800c59e:	61bb      	str	r3, [r7, #24]
 800c5a0:	693a      	ldr	r2, [r7, #16]
 800c5a2:	69bb      	ldr	r3, [r7, #24]
 800c5a4:	4413      	add	r3, r2
 800c5a6:	781b      	ldrb	r3, [r3, #0]
 800c5a8:	2b2f      	cmp	r3, #47	; 0x2f
 800c5aa:	d0f6      	beq.n	800c59a <create_name+0x42>
 800c5ac:	693a      	ldr	r2, [r7, #16]
 800c5ae:	69bb      	ldr	r3, [r7, #24]
 800c5b0:	4413      	add	r3, r2
 800c5b2:	781b      	ldrb	r3, [r3, #0]
 800c5b4:	2b5c      	cmp	r3, #92	; 0x5c
 800c5b6:	d0f0      	beq.n	800c59a <create_name+0x42>
			break;
 800c5b8:	e02a      	b.n	800c610 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800c5ba:	697b      	ldr	r3, [r7, #20]
 800c5bc:	2bfe      	cmp	r3, #254	; 0xfe
 800c5be:	d901      	bls.n	800c5c4 <create_name+0x6c>
 800c5c0:	2306      	movs	r3, #6
 800c5c2:	e17d      	b.n	800c8c0 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800c5c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c5c6:	b2db      	uxtb	r3, r3
 800c5c8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800c5ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c5cc:	2101      	movs	r1, #1
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	f001 fc14 	bl	800ddfc <ff_convert>
 800c5d4:	4603      	mov	r3, r0
 800c5d6:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800c5d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d101      	bne.n	800c5e2 <create_name+0x8a>
 800c5de:	2306      	movs	r3, #6
 800c5e0:	e16e      	b.n	800c8c0 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800c5e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c5e4:	2b7f      	cmp	r3, #127	; 0x7f
 800c5e6:	d809      	bhi.n	800c5fc <create_name+0xa4>
 800c5e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c5ea:	4619      	mov	r1, r3
 800c5ec:	488d      	ldr	r0, [pc, #564]	; (800c824 <create_name+0x2cc>)
 800c5ee:	f7fe fce0 	bl	800afb2 <chk_chr>
 800c5f2:	4603      	mov	r3, r0
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d001      	beq.n	800c5fc <create_name+0xa4>
 800c5f8:	2306      	movs	r3, #6
 800c5fa:	e161      	b.n	800c8c0 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800c5fc:	697b      	ldr	r3, [r7, #20]
 800c5fe:	1c5a      	adds	r2, r3, #1
 800c600:	617a      	str	r2, [r7, #20]
 800c602:	005b      	lsls	r3, r3, #1
 800c604:	68fa      	ldr	r2, [r7, #12]
 800c606:	4413      	add	r3, r2
 800c608:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c60a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800c60c:	e7b4      	b.n	800c578 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800c60e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800c610:	693a      	ldr	r2, [r7, #16]
 800c612:	69bb      	ldr	r3, [r7, #24]
 800c614:	441a      	add	r2, r3
 800c616:	683b      	ldr	r3, [r7, #0]
 800c618:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c61a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c61c:	2b1f      	cmp	r3, #31
 800c61e:	d801      	bhi.n	800c624 <create_name+0xcc>
 800c620:	2304      	movs	r3, #4
 800c622:	e000      	b.n	800c626 <create_name+0xce>
 800c624:	2300      	movs	r3, #0
 800c626:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c62a:	e011      	b.n	800c650 <create_name+0xf8>
		w = lfn[di - 1];
 800c62c:	697b      	ldr	r3, [r7, #20]
 800c62e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c632:	3b01      	subs	r3, #1
 800c634:	005b      	lsls	r3, r3, #1
 800c636:	68fa      	ldr	r2, [r7, #12]
 800c638:	4413      	add	r3, r2
 800c63a:	881b      	ldrh	r3, [r3, #0]
 800c63c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800c63e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c640:	2b20      	cmp	r3, #32
 800c642:	d002      	beq.n	800c64a <create_name+0xf2>
 800c644:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c646:	2b2e      	cmp	r3, #46	; 0x2e
 800c648:	d106      	bne.n	800c658 <create_name+0x100>
		di--;
 800c64a:	697b      	ldr	r3, [r7, #20]
 800c64c:	3b01      	subs	r3, #1
 800c64e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c650:	697b      	ldr	r3, [r7, #20]
 800c652:	2b00      	cmp	r3, #0
 800c654:	d1ea      	bne.n	800c62c <create_name+0xd4>
 800c656:	e000      	b.n	800c65a <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800c658:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800c65a:	697b      	ldr	r3, [r7, #20]
 800c65c:	005b      	lsls	r3, r3, #1
 800c65e:	68fa      	ldr	r2, [r7, #12]
 800c660:	4413      	add	r3, r2
 800c662:	2200      	movs	r2, #0
 800c664:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800c666:	697b      	ldr	r3, [r7, #20]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d101      	bne.n	800c670 <create_name+0x118>
 800c66c:	2306      	movs	r3, #6
 800c66e:	e127      	b.n	800c8c0 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	3324      	adds	r3, #36	; 0x24
 800c674:	220b      	movs	r2, #11
 800c676:	2120      	movs	r1, #32
 800c678:	4618      	mov	r0, r3
 800c67a:	f7fe fc58 	bl	800af2e <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800c67e:	2300      	movs	r3, #0
 800c680:	61bb      	str	r3, [r7, #24]
 800c682:	e002      	b.n	800c68a <create_name+0x132>
 800c684:	69bb      	ldr	r3, [r7, #24]
 800c686:	3301      	adds	r3, #1
 800c688:	61bb      	str	r3, [r7, #24]
 800c68a:	69bb      	ldr	r3, [r7, #24]
 800c68c:	005b      	lsls	r3, r3, #1
 800c68e:	68fa      	ldr	r2, [r7, #12]
 800c690:	4413      	add	r3, r2
 800c692:	881b      	ldrh	r3, [r3, #0]
 800c694:	2b20      	cmp	r3, #32
 800c696:	d0f5      	beq.n	800c684 <create_name+0x12c>
 800c698:	69bb      	ldr	r3, [r7, #24]
 800c69a:	005b      	lsls	r3, r3, #1
 800c69c:	68fa      	ldr	r2, [r7, #12]
 800c69e:	4413      	add	r3, r2
 800c6a0:	881b      	ldrh	r3, [r3, #0]
 800c6a2:	2b2e      	cmp	r3, #46	; 0x2e
 800c6a4:	d0ee      	beq.n	800c684 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800c6a6:	69bb      	ldr	r3, [r7, #24]
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d009      	beq.n	800c6c0 <create_name+0x168>
 800c6ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c6b0:	f043 0303 	orr.w	r3, r3, #3
 800c6b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800c6b8:	e002      	b.n	800c6c0 <create_name+0x168>
 800c6ba:	697b      	ldr	r3, [r7, #20]
 800c6bc:	3b01      	subs	r3, #1
 800c6be:	617b      	str	r3, [r7, #20]
 800c6c0:	697b      	ldr	r3, [r7, #20]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d009      	beq.n	800c6da <create_name+0x182>
 800c6c6:	697b      	ldr	r3, [r7, #20]
 800c6c8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c6cc:	3b01      	subs	r3, #1
 800c6ce:	005b      	lsls	r3, r3, #1
 800c6d0:	68fa      	ldr	r2, [r7, #12]
 800c6d2:	4413      	add	r3, r2
 800c6d4:	881b      	ldrh	r3, [r3, #0]
 800c6d6:	2b2e      	cmp	r3, #46	; 0x2e
 800c6d8:	d1ef      	bne.n	800c6ba <create_name+0x162>

	i = b = 0; ni = 8;
 800c6da:	2300      	movs	r3, #0
 800c6dc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	623b      	str	r3, [r7, #32]
 800c6e4:	2308      	movs	r3, #8
 800c6e6:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800c6e8:	69bb      	ldr	r3, [r7, #24]
 800c6ea:	1c5a      	adds	r2, r3, #1
 800c6ec:	61ba      	str	r2, [r7, #24]
 800c6ee:	005b      	lsls	r3, r3, #1
 800c6f0:	68fa      	ldr	r2, [r7, #12]
 800c6f2:	4413      	add	r3, r2
 800c6f4:	881b      	ldrh	r3, [r3, #0]
 800c6f6:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800c6f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	f000 8090 	beq.w	800c820 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800c700:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c702:	2b20      	cmp	r3, #32
 800c704:	d006      	beq.n	800c714 <create_name+0x1bc>
 800c706:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c708:	2b2e      	cmp	r3, #46	; 0x2e
 800c70a:	d10a      	bne.n	800c722 <create_name+0x1ca>
 800c70c:	69ba      	ldr	r2, [r7, #24]
 800c70e:	697b      	ldr	r3, [r7, #20]
 800c710:	429a      	cmp	r2, r3
 800c712:	d006      	beq.n	800c722 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800c714:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c718:	f043 0303 	orr.w	r3, r3, #3
 800c71c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c720:	e07d      	b.n	800c81e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800c722:	6a3a      	ldr	r2, [r7, #32]
 800c724:	69fb      	ldr	r3, [r7, #28]
 800c726:	429a      	cmp	r2, r3
 800c728:	d203      	bcs.n	800c732 <create_name+0x1da>
 800c72a:	69ba      	ldr	r2, [r7, #24]
 800c72c:	697b      	ldr	r3, [r7, #20]
 800c72e:	429a      	cmp	r2, r3
 800c730:	d123      	bne.n	800c77a <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800c732:	69fb      	ldr	r3, [r7, #28]
 800c734:	2b0b      	cmp	r3, #11
 800c736:	d106      	bne.n	800c746 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800c738:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c73c:	f043 0303 	orr.w	r3, r3, #3
 800c740:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c744:	e075      	b.n	800c832 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800c746:	69ba      	ldr	r2, [r7, #24]
 800c748:	697b      	ldr	r3, [r7, #20]
 800c74a:	429a      	cmp	r2, r3
 800c74c:	d005      	beq.n	800c75a <create_name+0x202>
 800c74e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c752:	f043 0303 	orr.w	r3, r3, #3
 800c756:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800c75a:	69ba      	ldr	r2, [r7, #24]
 800c75c:	697b      	ldr	r3, [r7, #20]
 800c75e:	429a      	cmp	r2, r3
 800c760:	d866      	bhi.n	800c830 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800c762:	697b      	ldr	r3, [r7, #20]
 800c764:	61bb      	str	r3, [r7, #24]
 800c766:	2308      	movs	r3, #8
 800c768:	623b      	str	r3, [r7, #32]
 800c76a:	230b      	movs	r3, #11
 800c76c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800c76e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c772:	009b      	lsls	r3, r3, #2
 800c774:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c778:	e051      	b.n	800c81e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800c77a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c77c:	2b7f      	cmp	r3, #127	; 0x7f
 800c77e:	d914      	bls.n	800c7aa <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800c780:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c782:	2100      	movs	r1, #0
 800c784:	4618      	mov	r0, r3
 800c786:	f001 fb39 	bl	800ddfc <ff_convert>
 800c78a:	4603      	mov	r3, r0
 800c78c:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800c78e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c790:	2b00      	cmp	r3, #0
 800c792:	d004      	beq.n	800c79e <create_name+0x246>
 800c794:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c796:	3b80      	subs	r3, #128	; 0x80
 800c798:	4a23      	ldr	r2, [pc, #140]	; (800c828 <create_name+0x2d0>)
 800c79a:	5cd3      	ldrb	r3, [r2, r3]
 800c79c:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800c79e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c7a2:	f043 0302 	orr.w	r3, r3, #2
 800c7a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800c7aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d007      	beq.n	800c7c0 <create_name+0x268>
 800c7b0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c7b2:	4619      	mov	r1, r3
 800c7b4:	481d      	ldr	r0, [pc, #116]	; (800c82c <create_name+0x2d4>)
 800c7b6:	f7fe fbfc 	bl	800afb2 <chk_chr>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d008      	beq.n	800c7d2 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800c7c0:	235f      	movs	r3, #95	; 0x5f
 800c7c2:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c7c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c7c8:	f043 0303 	orr.w	r3, r3, #3
 800c7cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c7d0:	e01b      	b.n	800c80a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800c7d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c7d4:	2b40      	cmp	r3, #64	; 0x40
 800c7d6:	d909      	bls.n	800c7ec <create_name+0x294>
 800c7d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c7da:	2b5a      	cmp	r3, #90	; 0x5a
 800c7dc:	d806      	bhi.n	800c7ec <create_name+0x294>
					b |= 2;
 800c7de:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c7e2:	f043 0302 	orr.w	r3, r3, #2
 800c7e6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c7ea:	e00e      	b.n	800c80a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800c7ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c7ee:	2b60      	cmp	r3, #96	; 0x60
 800c7f0:	d90b      	bls.n	800c80a <create_name+0x2b2>
 800c7f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c7f4:	2b7a      	cmp	r3, #122	; 0x7a
 800c7f6:	d808      	bhi.n	800c80a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800c7f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c7fc:	f043 0301 	orr.w	r3, r3, #1
 800c800:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c804:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c806:	3b20      	subs	r3, #32
 800c808:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800c80a:	6a3b      	ldr	r3, [r7, #32]
 800c80c:	1c5a      	adds	r2, r3, #1
 800c80e:	623a      	str	r2, [r7, #32]
 800c810:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c812:	b2d1      	uxtb	r1, r2
 800c814:	687a      	ldr	r2, [r7, #4]
 800c816:	4413      	add	r3, r2
 800c818:	460a      	mov	r2, r1
 800c81a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800c81e:	e763      	b.n	800c6e8 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800c820:	bf00      	nop
 800c822:	e006      	b.n	800c832 <create_name+0x2da>
 800c824:	080116d8 	.word	0x080116d8
 800c828:	08011740 	.word	0x08011740
 800c82c:	080116e4 	.word	0x080116e4
			if (si > di) break;			/* No extension */
 800c830:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800c838:	2be5      	cmp	r3, #229	; 0xe5
 800c83a:	d103      	bne.n	800c844 <create_name+0x2ec>
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	2205      	movs	r2, #5
 800c840:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800c844:	69fb      	ldr	r3, [r7, #28]
 800c846:	2b08      	cmp	r3, #8
 800c848:	d104      	bne.n	800c854 <create_name+0x2fc>
 800c84a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c84e:	009b      	lsls	r3, r3, #2
 800c850:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800c854:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c858:	f003 030c 	and.w	r3, r3, #12
 800c85c:	2b0c      	cmp	r3, #12
 800c85e:	d005      	beq.n	800c86c <create_name+0x314>
 800c860:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c864:	f003 0303 	and.w	r3, r3, #3
 800c868:	2b03      	cmp	r3, #3
 800c86a:	d105      	bne.n	800c878 <create_name+0x320>
 800c86c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c870:	f043 0302 	orr.w	r3, r3, #2
 800c874:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800c878:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c87c:	f003 0302 	and.w	r3, r3, #2
 800c880:	2b00      	cmp	r3, #0
 800c882:	d117      	bne.n	800c8b4 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800c884:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c888:	f003 0303 	and.w	r3, r3, #3
 800c88c:	2b01      	cmp	r3, #1
 800c88e:	d105      	bne.n	800c89c <create_name+0x344>
 800c890:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c894:	f043 0310 	orr.w	r3, r3, #16
 800c898:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800c89c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c8a0:	f003 030c 	and.w	r3, r3, #12
 800c8a4:	2b04      	cmp	r3, #4
 800c8a6:	d105      	bne.n	800c8b4 <create_name+0x35c>
 800c8a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c8ac:	f043 0308 	orr.w	r3, r3, #8
 800c8b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800c8ba:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800c8be:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800c8c0:	4618      	mov	r0, r3
 800c8c2:	3728      	adds	r7, #40	; 0x28
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	bd80      	pop	{r7, pc}

0800c8c8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c8c8:	b580      	push	{r7, lr}
 800c8ca:	b086      	sub	sp, #24
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	6078      	str	r0, [r7, #4]
 800c8d0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c8d6:	693b      	ldr	r3, [r7, #16]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c8dc:	e002      	b.n	800c8e4 <follow_path+0x1c>
 800c8de:	683b      	ldr	r3, [r7, #0]
 800c8e0:	3301      	adds	r3, #1
 800c8e2:	603b      	str	r3, [r7, #0]
 800c8e4:	683b      	ldr	r3, [r7, #0]
 800c8e6:	781b      	ldrb	r3, [r3, #0]
 800c8e8:	2b2f      	cmp	r3, #47	; 0x2f
 800c8ea:	d0f8      	beq.n	800c8de <follow_path+0x16>
 800c8ec:	683b      	ldr	r3, [r7, #0]
 800c8ee:	781b      	ldrb	r3, [r3, #0]
 800c8f0:	2b5c      	cmp	r3, #92	; 0x5c
 800c8f2:	d0f4      	beq.n	800c8de <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c8f4:	693b      	ldr	r3, [r7, #16]
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	781b      	ldrb	r3, [r3, #0]
 800c8fe:	2b1f      	cmp	r3, #31
 800c900:	d80a      	bhi.n	800c918 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	2280      	movs	r2, #128	; 0x80
 800c906:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800c90a:	2100      	movs	r1, #0
 800c90c:	6878      	ldr	r0, [r7, #4]
 800c90e:	f7ff f8fd 	bl	800bb0c <dir_sdi>
 800c912:	4603      	mov	r3, r0
 800c914:	75fb      	strb	r3, [r7, #23]
 800c916:	e048      	b.n	800c9aa <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c918:	463b      	mov	r3, r7
 800c91a:	4619      	mov	r1, r3
 800c91c:	6878      	ldr	r0, [r7, #4]
 800c91e:	f7ff fe1b 	bl	800c558 <create_name>
 800c922:	4603      	mov	r3, r0
 800c924:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c926:	7dfb      	ldrb	r3, [r7, #23]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d139      	bne.n	800c9a0 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c92c:	6878      	ldr	r0, [r7, #4]
 800c92e:	f7ff fc5a 	bl	800c1e6 <dir_find>
 800c932:	4603      	mov	r3, r0
 800c934:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c93c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c93e:	7dfb      	ldrb	r3, [r7, #23]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d00a      	beq.n	800c95a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c944:	7dfb      	ldrb	r3, [r7, #23]
 800c946:	2b04      	cmp	r3, #4
 800c948:	d12c      	bne.n	800c9a4 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c94a:	7afb      	ldrb	r3, [r7, #11]
 800c94c:	f003 0304 	and.w	r3, r3, #4
 800c950:	2b00      	cmp	r3, #0
 800c952:	d127      	bne.n	800c9a4 <follow_path+0xdc>
 800c954:	2305      	movs	r3, #5
 800c956:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c958:	e024      	b.n	800c9a4 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c95a:	7afb      	ldrb	r3, [r7, #11]
 800c95c:	f003 0304 	and.w	r3, r3, #4
 800c960:	2b00      	cmp	r3, #0
 800c962:	d121      	bne.n	800c9a8 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c964:	693b      	ldr	r3, [r7, #16]
 800c966:	799b      	ldrb	r3, [r3, #6]
 800c968:	f003 0310 	and.w	r3, r3, #16
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d102      	bne.n	800c976 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c970:	2305      	movs	r3, #5
 800c972:	75fb      	strb	r3, [r7, #23]
 800c974:	e019      	b.n	800c9aa <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	695b      	ldr	r3, [r3, #20]
 800c980:	68fa      	ldr	r2, [r7, #12]
 800c982:	8992      	ldrh	r2, [r2, #12]
 800c984:	fbb3 f0f2 	udiv	r0, r3, r2
 800c988:	fb00 f202 	mul.w	r2, r0, r2
 800c98c:	1a9b      	subs	r3, r3, r2
 800c98e:	440b      	add	r3, r1
 800c990:	4619      	mov	r1, r3
 800c992:	68f8      	ldr	r0, [r7, #12]
 800c994:	f7ff fa60 	bl	800be58 <ld_clust>
 800c998:	4602      	mov	r2, r0
 800c99a:	693b      	ldr	r3, [r7, #16]
 800c99c:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c99e:	e7bb      	b.n	800c918 <follow_path+0x50>
			if (res != FR_OK) break;
 800c9a0:	bf00      	nop
 800c9a2:	e002      	b.n	800c9aa <follow_path+0xe2>
				break;
 800c9a4:	bf00      	nop
 800c9a6:	e000      	b.n	800c9aa <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c9a8:	bf00      	nop
			}
		}
	}

	return res;
 800c9aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	3718      	adds	r7, #24
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	bd80      	pop	{r7, pc}

0800c9b4 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c9b4:	b480      	push	{r7}
 800c9b6:	b087      	sub	sp, #28
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c9bc:	f04f 33ff 	mov.w	r3, #4294967295
 800c9c0:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d031      	beq.n	800ca2e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	617b      	str	r3, [r7, #20]
 800c9d0:	e002      	b.n	800c9d8 <get_ldnumber+0x24>
 800c9d2:	697b      	ldr	r3, [r7, #20]
 800c9d4:	3301      	adds	r3, #1
 800c9d6:	617b      	str	r3, [r7, #20]
 800c9d8:	697b      	ldr	r3, [r7, #20]
 800c9da:	781b      	ldrb	r3, [r3, #0]
 800c9dc:	2b1f      	cmp	r3, #31
 800c9de:	d903      	bls.n	800c9e8 <get_ldnumber+0x34>
 800c9e0:	697b      	ldr	r3, [r7, #20]
 800c9e2:	781b      	ldrb	r3, [r3, #0]
 800c9e4:	2b3a      	cmp	r3, #58	; 0x3a
 800c9e6:	d1f4      	bne.n	800c9d2 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c9e8:	697b      	ldr	r3, [r7, #20]
 800c9ea:	781b      	ldrb	r3, [r3, #0]
 800c9ec:	2b3a      	cmp	r3, #58	; 0x3a
 800c9ee:	d11c      	bne.n	800ca2a <get_ldnumber+0x76>
			tp = *path;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	1c5a      	adds	r2, r3, #1
 800c9fa:	60fa      	str	r2, [r7, #12]
 800c9fc:	781b      	ldrb	r3, [r3, #0]
 800c9fe:	3b30      	subs	r3, #48	; 0x30
 800ca00:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800ca02:	68bb      	ldr	r3, [r7, #8]
 800ca04:	2b09      	cmp	r3, #9
 800ca06:	d80e      	bhi.n	800ca26 <get_ldnumber+0x72>
 800ca08:	68fa      	ldr	r2, [r7, #12]
 800ca0a:	697b      	ldr	r3, [r7, #20]
 800ca0c:	429a      	cmp	r2, r3
 800ca0e:	d10a      	bne.n	800ca26 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800ca10:	68bb      	ldr	r3, [r7, #8]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d107      	bne.n	800ca26 <get_ldnumber+0x72>
					vol = (int)i;
 800ca16:	68bb      	ldr	r3, [r7, #8]
 800ca18:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800ca1a:	697b      	ldr	r3, [r7, #20]
 800ca1c:	3301      	adds	r3, #1
 800ca1e:	617b      	str	r3, [r7, #20]
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	697a      	ldr	r2, [r7, #20]
 800ca24:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800ca26:	693b      	ldr	r3, [r7, #16]
 800ca28:	e002      	b.n	800ca30 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800ca2e:	693b      	ldr	r3, [r7, #16]
}
 800ca30:	4618      	mov	r0, r3
 800ca32:	371c      	adds	r7, #28
 800ca34:	46bd      	mov	sp, r7
 800ca36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca3a:	4770      	bx	lr

0800ca3c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b082      	sub	sp, #8
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
 800ca44:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	2200      	movs	r2, #0
 800ca4a:	70da      	strb	r2, [r3, #3]
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	f04f 32ff 	mov.w	r2, #4294967295
 800ca52:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800ca54:	6839      	ldr	r1, [r7, #0]
 800ca56:	6878      	ldr	r0, [r7, #4]
 800ca58:	f7fe fc76 	bl	800b348 <move_window>
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d001      	beq.n	800ca66 <check_fs+0x2a>
 800ca62:	2304      	movs	r3, #4
 800ca64:	e038      	b.n	800cad8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	3338      	adds	r3, #56	; 0x38
 800ca6a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ca6e:	4618      	mov	r0, r3
 800ca70:	f7fe f9ba 	bl	800ade8 <ld_word>
 800ca74:	4603      	mov	r3, r0
 800ca76:	461a      	mov	r2, r3
 800ca78:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800ca7c:	429a      	cmp	r2, r3
 800ca7e:	d001      	beq.n	800ca84 <check_fs+0x48>
 800ca80:	2303      	movs	r3, #3
 800ca82:	e029      	b.n	800cad8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ca8a:	2be9      	cmp	r3, #233	; 0xe9
 800ca8c:	d009      	beq.n	800caa2 <check_fs+0x66>
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ca94:	2beb      	cmp	r3, #235	; 0xeb
 800ca96:	d11e      	bne.n	800cad6 <check_fs+0x9a>
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ca9e:	2b90      	cmp	r3, #144	; 0x90
 800caa0:	d119      	bne.n	800cad6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	3338      	adds	r3, #56	; 0x38
 800caa6:	3336      	adds	r3, #54	; 0x36
 800caa8:	4618      	mov	r0, r3
 800caaa:	f7fe f9b5 	bl	800ae18 <ld_dword>
 800caae:	4603      	mov	r3, r0
 800cab0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800cab4:	4a0a      	ldr	r2, [pc, #40]	; (800cae0 <check_fs+0xa4>)
 800cab6:	4293      	cmp	r3, r2
 800cab8:	d101      	bne.n	800cabe <check_fs+0x82>
 800caba:	2300      	movs	r3, #0
 800cabc:	e00c      	b.n	800cad8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	3338      	adds	r3, #56	; 0x38
 800cac2:	3352      	adds	r3, #82	; 0x52
 800cac4:	4618      	mov	r0, r3
 800cac6:	f7fe f9a7 	bl	800ae18 <ld_dword>
 800caca:	4603      	mov	r3, r0
 800cacc:	4a05      	ldr	r2, [pc, #20]	; (800cae4 <check_fs+0xa8>)
 800cace:	4293      	cmp	r3, r2
 800cad0:	d101      	bne.n	800cad6 <check_fs+0x9a>
 800cad2:	2300      	movs	r3, #0
 800cad4:	e000      	b.n	800cad8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800cad6:	2302      	movs	r3, #2
}
 800cad8:	4618      	mov	r0, r3
 800cada:	3708      	adds	r7, #8
 800cadc:	46bd      	mov	sp, r7
 800cade:	bd80      	pop	{r7, pc}
 800cae0:	00544146 	.word	0x00544146
 800cae4:	33544146 	.word	0x33544146

0800cae8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b096      	sub	sp, #88	; 0x58
 800caec:	af00      	add	r7, sp, #0
 800caee:	60f8      	str	r0, [r7, #12]
 800caf0:	60b9      	str	r1, [r7, #8]
 800caf2:	4613      	mov	r3, r2
 800caf4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800caf6:	68bb      	ldr	r3, [r7, #8]
 800caf8:	2200      	movs	r2, #0
 800cafa:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800cafc:	68f8      	ldr	r0, [r7, #12]
 800cafe:	f7ff ff59 	bl	800c9b4 <get_ldnumber>
 800cb02:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800cb04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	da01      	bge.n	800cb0e <find_volume+0x26>
 800cb0a:	230b      	movs	r3, #11
 800cb0c:	e265      	b.n	800cfda <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800cb0e:	4a9f      	ldr	r2, [pc, #636]	; (800cd8c <find_volume+0x2a4>)
 800cb10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cb12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cb16:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800cb18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d101      	bne.n	800cb22 <find_volume+0x3a>
 800cb1e:	230c      	movs	r3, #12
 800cb20:	e25b      	b.n	800cfda <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800cb22:	68bb      	ldr	r3, [r7, #8]
 800cb24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cb26:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800cb28:	79fb      	ldrb	r3, [r7, #7]
 800cb2a:	f023 0301 	bic.w	r3, r3, #1
 800cb2e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800cb30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb32:	781b      	ldrb	r3, [r3, #0]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d01a      	beq.n	800cb6e <find_volume+0x86>
		stat = disk_status(fs->drv);
 800cb38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb3a:	785b      	ldrb	r3, [r3, #1]
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	f7fe f8b5 	bl	800acac <disk_status>
 800cb42:	4603      	mov	r3, r0
 800cb44:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800cb48:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cb4c:	f003 0301 	and.w	r3, r3, #1
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d10c      	bne.n	800cb6e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800cb54:	79fb      	ldrb	r3, [r7, #7]
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d007      	beq.n	800cb6a <find_volume+0x82>
 800cb5a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cb5e:	f003 0304 	and.w	r3, r3, #4
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d001      	beq.n	800cb6a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800cb66:	230a      	movs	r3, #10
 800cb68:	e237      	b.n	800cfda <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	e235      	b.n	800cfda <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800cb6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb70:	2200      	movs	r2, #0
 800cb72:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800cb74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cb76:	b2da      	uxtb	r2, r3
 800cb78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb7a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800cb7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb7e:	785b      	ldrb	r3, [r3, #1]
 800cb80:	4618      	mov	r0, r3
 800cb82:	f7fe f8ad 	bl	800ace0 <disk_initialize>
 800cb86:	4603      	mov	r3, r0
 800cb88:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800cb8c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cb90:	f003 0301 	and.w	r3, r3, #1
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d001      	beq.n	800cb9c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800cb98:	2303      	movs	r3, #3
 800cb9a:	e21e      	b.n	800cfda <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800cb9c:	79fb      	ldrb	r3, [r7, #7]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d007      	beq.n	800cbb2 <find_volume+0xca>
 800cba2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cba6:	f003 0304 	and.w	r3, r3, #4
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d001      	beq.n	800cbb2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800cbae:	230a      	movs	r3, #10
 800cbb0:	e213      	b.n	800cfda <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800cbb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbb4:	7858      	ldrb	r0, [r3, #1]
 800cbb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbb8:	330c      	adds	r3, #12
 800cbba:	461a      	mov	r2, r3
 800cbbc:	2102      	movs	r1, #2
 800cbbe:	f7fe f8f5 	bl	800adac <disk_ioctl>
 800cbc2:	4603      	mov	r3, r0
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d001      	beq.n	800cbcc <find_volume+0xe4>
 800cbc8:	2301      	movs	r3, #1
 800cbca:	e206      	b.n	800cfda <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800cbcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbce:	899b      	ldrh	r3, [r3, #12]
 800cbd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cbd4:	d80d      	bhi.n	800cbf2 <find_volume+0x10a>
 800cbd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbd8:	899b      	ldrh	r3, [r3, #12]
 800cbda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cbde:	d308      	bcc.n	800cbf2 <find_volume+0x10a>
 800cbe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbe2:	899b      	ldrh	r3, [r3, #12]
 800cbe4:	461a      	mov	r2, r3
 800cbe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbe8:	899b      	ldrh	r3, [r3, #12]
 800cbea:	3b01      	subs	r3, #1
 800cbec:	4013      	ands	r3, r2
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d001      	beq.n	800cbf6 <find_volume+0x10e>
 800cbf2:	2301      	movs	r3, #1
 800cbf4:	e1f1      	b.n	800cfda <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800cbf6:	2300      	movs	r3, #0
 800cbf8:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800cbfa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cbfc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cbfe:	f7ff ff1d 	bl	800ca3c <check_fs>
 800cc02:	4603      	mov	r3, r0
 800cc04:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800cc08:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cc0c:	2b02      	cmp	r3, #2
 800cc0e:	d149      	bne.n	800cca4 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cc10:	2300      	movs	r3, #0
 800cc12:	643b      	str	r3, [r7, #64]	; 0x40
 800cc14:	e01e      	b.n	800cc54 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800cc16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc18:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800cc1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cc1e:	011b      	lsls	r3, r3, #4
 800cc20:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800cc24:	4413      	add	r3, r2
 800cc26:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800cc28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc2a:	3304      	adds	r3, #4
 800cc2c:	781b      	ldrb	r3, [r3, #0]
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d006      	beq.n	800cc40 <find_volume+0x158>
 800cc32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc34:	3308      	adds	r3, #8
 800cc36:	4618      	mov	r0, r3
 800cc38:	f7fe f8ee 	bl	800ae18 <ld_dword>
 800cc3c:	4602      	mov	r2, r0
 800cc3e:	e000      	b.n	800cc42 <find_volume+0x15a>
 800cc40:	2200      	movs	r2, #0
 800cc42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cc44:	009b      	lsls	r3, r3, #2
 800cc46:	3358      	adds	r3, #88	; 0x58
 800cc48:	443b      	add	r3, r7
 800cc4a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cc4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cc50:	3301      	adds	r3, #1
 800cc52:	643b      	str	r3, [r7, #64]	; 0x40
 800cc54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cc56:	2b03      	cmp	r3, #3
 800cc58:	d9dd      	bls.n	800cc16 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800cc5a:	2300      	movs	r3, #0
 800cc5c:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800cc5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d002      	beq.n	800cc6a <find_volume+0x182>
 800cc64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cc66:	3b01      	subs	r3, #1
 800cc68:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800cc6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cc6c:	009b      	lsls	r3, r3, #2
 800cc6e:	3358      	adds	r3, #88	; 0x58
 800cc70:	443b      	add	r3, r7
 800cc72:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800cc76:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800cc78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d005      	beq.n	800cc8a <find_volume+0x1a2>
 800cc7e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cc80:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cc82:	f7ff fedb 	bl	800ca3c <check_fs>
 800cc86:	4603      	mov	r3, r0
 800cc88:	e000      	b.n	800cc8c <find_volume+0x1a4>
 800cc8a:	2303      	movs	r3, #3
 800cc8c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800cc90:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cc94:	2b01      	cmp	r3, #1
 800cc96:	d905      	bls.n	800cca4 <find_volume+0x1bc>
 800cc98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cc9a:	3301      	adds	r3, #1
 800cc9c:	643b      	str	r3, [r7, #64]	; 0x40
 800cc9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cca0:	2b03      	cmp	r3, #3
 800cca2:	d9e2      	bls.n	800cc6a <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800cca4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cca8:	2b04      	cmp	r3, #4
 800ccaa:	d101      	bne.n	800ccb0 <find_volume+0x1c8>
 800ccac:	2301      	movs	r3, #1
 800ccae:	e194      	b.n	800cfda <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800ccb0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ccb4:	2b01      	cmp	r3, #1
 800ccb6:	d901      	bls.n	800ccbc <find_volume+0x1d4>
 800ccb8:	230d      	movs	r3, #13
 800ccba:	e18e      	b.n	800cfda <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800ccbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccbe:	3338      	adds	r3, #56	; 0x38
 800ccc0:	330b      	adds	r3, #11
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	f7fe f890 	bl	800ade8 <ld_word>
 800ccc8:	4603      	mov	r3, r0
 800ccca:	461a      	mov	r2, r3
 800cccc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccce:	899b      	ldrh	r3, [r3, #12]
 800ccd0:	429a      	cmp	r2, r3
 800ccd2:	d001      	beq.n	800ccd8 <find_volume+0x1f0>
 800ccd4:	230d      	movs	r3, #13
 800ccd6:	e180      	b.n	800cfda <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800ccd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccda:	3338      	adds	r3, #56	; 0x38
 800ccdc:	3316      	adds	r3, #22
 800ccde:	4618      	mov	r0, r3
 800cce0:	f7fe f882 	bl	800ade8 <ld_word>
 800cce4:	4603      	mov	r3, r0
 800cce6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800cce8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d106      	bne.n	800ccfc <find_volume+0x214>
 800ccee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccf0:	3338      	adds	r3, #56	; 0x38
 800ccf2:	3324      	adds	r3, #36	; 0x24
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	f7fe f88f 	bl	800ae18 <ld_dword>
 800ccfa:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800ccfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccfe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800cd00:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800cd02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd04:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800cd08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd0a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800cd0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd0e:	789b      	ldrb	r3, [r3, #2]
 800cd10:	2b01      	cmp	r3, #1
 800cd12:	d005      	beq.n	800cd20 <find_volume+0x238>
 800cd14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd16:	789b      	ldrb	r3, [r3, #2]
 800cd18:	2b02      	cmp	r3, #2
 800cd1a:	d001      	beq.n	800cd20 <find_volume+0x238>
 800cd1c:	230d      	movs	r3, #13
 800cd1e:	e15c      	b.n	800cfda <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800cd20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd22:	789b      	ldrb	r3, [r3, #2]
 800cd24:	461a      	mov	r2, r3
 800cd26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cd28:	fb02 f303 	mul.w	r3, r2, r3
 800cd2c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800cd2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd30:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cd34:	b29a      	uxth	r2, r3
 800cd36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd38:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800cd3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd3c:	895b      	ldrh	r3, [r3, #10]
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d008      	beq.n	800cd54 <find_volume+0x26c>
 800cd42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd44:	895b      	ldrh	r3, [r3, #10]
 800cd46:	461a      	mov	r2, r3
 800cd48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd4a:	895b      	ldrh	r3, [r3, #10]
 800cd4c:	3b01      	subs	r3, #1
 800cd4e:	4013      	ands	r3, r2
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d001      	beq.n	800cd58 <find_volume+0x270>
 800cd54:	230d      	movs	r3, #13
 800cd56:	e140      	b.n	800cfda <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800cd58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd5a:	3338      	adds	r3, #56	; 0x38
 800cd5c:	3311      	adds	r3, #17
 800cd5e:	4618      	mov	r0, r3
 800cd60:	f7fe f842 	bl	800ade8 <ld_word>
 800cd64:	4603      	mov	r3, r0
 800cd66:	461a      	mov	r2, r3
 800cd68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd6a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800cd6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd6e:	891b      	ldrh	r3, [r3, #8]
 800cd70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cd72:	8992      	ldrh	r2, [r2, #12]
 800cd74:	0952      	lsrs	r2, r2, #5
 800cd76:	b292      	uxth	r2, r2
 800cd78:	fbb3 f1f2 	udiv	r1, r3, r2
 800cd7c:	fb01 f202 	mul.w	r2, r1, r2
 800cd80:	1a9b      	subs	r3, r3, r2
 800cd82:	b29b      	uxth	r3, r3
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d003      	beq.n	800cd90 <find_volume+0x2a8>
 800cd88:	230d      	movs	r3, #13
 800cd8a:	e126      	b.n	800cfda <find_volume+0x4f2>
 800cd8c:	20002c6c 	.word	0x20002c6c

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800cd90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd92:	3338      	adds	r3, #56	; 0x38
 800cd94:	3313      	adds	r3, #19
 800cd96:	4618      	mov	r0, r3
 800cd98:	f7fe f826 	bl	800ade8 <ld_word>
 800cd9c:	4603      	mov	r3, r0
 800cd9e:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800cda0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d106      	bne.n	800cdb4 <find_volume+0x2cc>
 800cda6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cda8:	3338      	adds	r3, #56	; 0x38
 800cdaa:	3320      	adds	r3, #32
 800cdac:	4618      	mov	r0, r3
 800cdae:	f7fe f833 	bl	800ae18 <ld_dword>
 800cdb2:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800cdb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdb6:	3338      	adds	r3, #56	; 0x38
 800cdb8:	330e      	adds	r3, #14
 800cdba:	4618      	mov	r0, r3
 800cdbc:	f7fe f814 	bl	800ade8 <ld_word>
 800cdc0:	4603      	mov	r3, r0
 800cdc2:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800cdc4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d101      	bne.n	800cdce <find_volume+0x2e6>
 800cdca:	230d      	movs	r3, #13
 800cdcc:	e105      	b.n	800cfda <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800cdce:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800cdd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cdd2:	4413      	add	r3, r2
 800cdd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cdd6:	8911      	ldrh	r1, [r2, #8]
 800cdd8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cdda:	8992      	ldrh	r2, [r2, #12]
 800cddc:	0952      	lsrs	r2, r2, #5
 800cdde:	b292      	uxth	r2, r2
 800cde0:	fbb1 f2f2 	udiv	r2, r1, r2
 800cde4:	b292      	uxth	r2, r2
 800cde6:	4413      	add	r3, r2
 800cde8:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800cdea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cdec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdee:	429a      	cmp	r2, r3
 800cdf0:	d201      	bcs.n	800cdf6 <find_volume+0x30e>
 800cdf2:	230d      	movs	r3, #13
 800cdf4:	e0f1      	b.n	800cfda <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800cdf6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cdf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdfa:	1ad3      	subs	r3, r2, r3
 800cdfc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cdfe:	8952      	ldrh	r2, [r2, #10]
 800ce00:	fbb3 f3f2 	udiv	r3, r3, r2
 800ce04:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800ce06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d101      	bne.n	800ce10 <find_volume+0x328>
 800ce0c:	230d      	movs	r3, #13
 800ce0e:	e0e4      	b.n	800cfda <find_volume+0x4f2>
		fmt = FS_FAT32;
 800ce10:	2303      	movs	r3, #3
 800ce12:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800ce16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce18:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800ce1c:	4293      	cmp	r3, r2
 800ce1e:	d802      	bhi.n	800ce26 <find_volume+0x33e>
 800ce20:	2302      	movs	r3, #2
 800ce22:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800ce26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce28:	f640 72f5 	movw	r2, #4085	; 0xff5
 800ce2c:	4293      	cmp	r3, r2
 800ce2e:	d802      	bhi.n	800ce36 <find_volume+0x34e>
 800ce30:	2301      	movs	r3, #1
 800ce32:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800ce36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce38:	1c9a      	adds	r2, r3, #2
 800ce3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce3c:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800ce3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce40:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ce42:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800ce44:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ce46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ce48:	441a      	add	r2, r3
 800ce4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce4c:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800ce4e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ce50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce52:	441a      	add	r2, r3
 800ce54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce56:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800ce58:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ce5c:	2b03      	cmp	r3, #3
 800ce5e:	d11e      	bne.n	800ce9e <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800ce60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce62:	3338      	adds	r3, #56	; 0x38
 800ce64:	332a      	adds	r3, #42	; 0x2a
 800ce66:	4618      	mov	r0, r3
 800ce68:	f7fd ffbe 	bl	800ade8 <ld_word>
 800ce6c:	4603      	mov	r3, r0
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d001      	beq.n	800ce76 <find_volume+0x38e>
 800ce72:	230d      	movs	r3, #13
 800ce74:	e0b1      	b.n	800cfda <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ce76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce78:	891b      	ldrh	r3, [r3, #8]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d001      	beq.n	800ce82 <find_volume+0x39a>
 800ce7e:	230d      	movs	r3, #13
 800ce80:	e0ab      	b.n	800cfda <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800ce82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce84:	3338      	adds	r3, #56	; 0x38
 800ce86:	332c      	adds	r3, #44	; 0x2c
 800ce88:	4618      	mov	r0, r3
 800ce8a:	f7fd ffc5 	bl	800ae18 <ld_dword>
 800ce8e:	4602      	mov	r2, r0
 800ce90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce92:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800ce94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce96:	69db      	ldr	r3, [r3, #28]
 800ce98:	009b      	lsls	r3, r3, #2
 800ce9a:	647b      	str	r3, [r7, #68]	; 0x44
 800ce9c:	e01f      	b.n	800cede <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800ce9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cea0:	891b      	ldrh	r3, [r3, #8]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d101      	bne.n	800ceaa <find_volume+0x3c2>
 800cea6:	230d      	movs	r3, #13
 800cea8:	e097      	b.n	800cfda <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800ceaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ceac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ceae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ceb0:	441a      	add	r2, r3
 800ceb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ceb4:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800ceb6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ceba:	2b02      	cmp	r3, #2
 800cebc:	d103      	bne.n	800cec6 <find_volume+0x3de>
 800cebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cec0:	69db      	ldr	r3, [r3, #28]
 800cec2:	005b      	lsls	r3, r3, #1
 800cec4:	e00a      	b.n	800cedc <find_volume+0x3f4>
 800cec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cec8:	69da      	ldr	r2, [r3, #28]
 800ceca:	4613      	mov	r3, r2
 800cecc:	005b      	lsls	r3, r3, #1
 800cece:	4413      	add	r3, r2
 800ced0:	085a      	lsrs	r2, r3, #1
 800ced2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ced4:	69db      	ldr	r3, [r3, #28]
 800ced6:	f003 0301 	and.w	r3, r3, #1
 800ceda:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800cedc:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800cede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cee0:	6a1a      	ldr	r2, [r3, #32]
 800cee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cee4:	899b      	ldrh	r3, [r3, #12]
 800cee6:	4619      	mov	r1, r3
 800cee8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ceea:	440b      	add	r3, r1
 800ceec:	3b01      	subs	r3, #1
 800ceee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cef0:	8989      	ldrh	r1, [r1, #12]
 800cef2:	fbb3 f3f1 	udiv	r3, r3, r1
 800cef6:	429a      	cmp	r2, r3
 800cef8:	d201      	bcs.n	800cefe <find_volume+0x416>
 800cefa:	230d      	movs	r3, #13
 800cefc:	e06d      	b.n	800cfda <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800cefe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf00:	f04f 32ff 	mov.w	r2, #4294967295
 800cf04:	619a      	str	r2, [r3, #24]
 800cf06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf08:	699a      	ldr	r2, [r3, #24]
 800cf0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf0c:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800cf0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf10:	2280      	movs	r2, #128	; 0x80
 800cf12:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800cf14:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cf18:	2b03      	cmp	r3, #3
 800cf1a:	d149      	bne.n	800cfb0 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800cf1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf1e:	3338      	adds	r3, #56	; 0x38
 800cf20:	3330      	adds	r3, #48	; 0x30
 800cf22:	4618      	mov	r0, r3
 800cf24:	f7fd ff60 	bl	800ade8 <ld_word>
 800cf28:	4603      	mov	r3, r0
 800cf2a:	2b01      	cmp	r3, #1
 800cf2c:	d140      	bne.n	800cfb0 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800cf2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cf30:	3301      	adds	r3, #1
 800cf32:	4619      	mov	r1, r3
 800cf34:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cf36:	f7fe fa07 	bl	800b348 <move_window>
 800cf3a:	4603      	mov	r3, r0
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d137      	bne.n	800cfb0 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800cf40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf42:	2200      	movs	r2, #0
 800cf44:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800cf46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf48:	3338      	adds	r3, #56	; 0x38
 800cf4a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800cf4e:	4618      	mov	r0, r3
 800cf50:	f7fd ff4a 	bl	800ade8 <ld_word>
 800cf54:	4603      	mov	r3, r0
 800cf56:	461a      	mov	r2, r3
 800cf58:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800cf5c:	429a      	cmp	r2, r3
 800cf5e:	d127      	bne.n	800cfb0 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800cf60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf62:	3338      	adds	r3, #56	; 0x38
 800cf64:	4618      	mov	r0, r3
 800cf66:	f7fd ff57 	bl	800ae18 <ld_dword>
 800cf6a:	4603      	mov	r3, r0
 800cf6c:	4a1d      	ldr	r2, [pc, #116]	; (800cfe4 <find_volume+0x4fc>)
 800cf6e:	4293      	cmp	r3, r2
 800cf70:	d11e      	bne.n	800cfb0 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800cf72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf74:	3338      	adds	r3, #56	; 0x38
 800cf76:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800cf7a:	4618      	mov	r0, r3
 800cf7c:	f7fd ff4c 	bl	800ae18 <ld_dword>
 800cf80:	4603      	mov	r3, r0
 800cf82:	4a19      	ldr	r2, [pc, #100]	; (800cfe8 <find_volume+0x500>)
 800cf84:	4293      	cmp	r3, r2
 800cf86:	d113      	bne.n	800cfb0 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800cf88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf8a:	3338      	adds	r3, #56	; 0x38
 800cf8c:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800cf90:	4618      	mov	r0, r3
 800cf92:	f7fd ff41 	bl	800ae18 <ld_dword>
 800cf96:	4602      	mov	r2, r0
 800cf98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf9a:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800cf9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf9e:	3338      	adds	r3, #56	; 0x38
 800cfa0:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800cfa4:	4618      	mov	r0, r3
 800cfa6:	f7fd ff37 	bl	800ae18 <ld_dword>
 800cfaa:	4602      	mov	r2, r0
 800cfac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfae:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800cfb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfb2:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800cfb6:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800cfb8:	4b0c      	ldr	r3, [pc, #48]	; (800cfec <find_volume+0x504>)
 800cfba:	881b      	ldrh	r3, [r3, #0]
 800cfbc:	3301      	adds	r3, #1
 800cfbe:	b29a      	uxth	r2, r3
 800cfc0:	4b0a      	ldr	r3, [pc, #40]	; (800cfec <find_volume+0x504>)
 800cfc2:	801a      	strh	r2, [r3, #0]
 800cfc4:	4b09      	ldr	r3, [pc, #36]	; (800cfec <find_volume+0x504>)
 800cfc6:	881a      	ldrh	r2, [r3, #0]
 800cfc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfca:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800cfcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfce:	4a08      	ldr	r2, [pc, #32]	; (800cff0 <find_volume+0x508>)
 800cfd0:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800cfd2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cfd4:	f7fe f950 	bl	800b278 <clear_lock>
#endif
	return FR_OK;
 800cfd8:	2300      	movs	r3, #0
}
 800cfda:	4618      	mov	r0, r3
 800cfdc:	3758      	adds	r7, #88	; 0x58
 800cfde:	46bd      	mov	sp, r7
 800cfe0:	bd80      	pop	{r7, pc}
 800cfe2:	bf00      	nop
 800cfe4:	41615252 	.word	0x41615252
 800cfe8:	61417272 	.word	0x61417272
 800cfec:	20002c70 	.word	0x20002c70
 800cff0:	20002c94 	.word	0x20002c94

0800cff4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800cff4:	b580      	push	{r7, lr}
 800cff6:	b084      	sub	sp, #16
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	6078      	str	r0, [r7, #4]
 800cffc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800cffe:	2309      	movs	r3, #9
 800d000:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d01c      	beq.n	800d042 <validate+0x4e>
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d018      	beq.n	800d042 <validate+0x4e>
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	781b      	ldrb	r3, [r3, #0]
 800d016:	2b00      	cmp	r3, #0
 800d018:	d013      	beq.n	800d042 <validate+0x4e>
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	889a      	ldrh	r2, [r3, #4]
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	88db      	ldrh	r3, [r3, #6]
 800d024:	429a      	cmp	r2, r3
 800d026:	d10c      	bne.n	800d042 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	785b      	ldrb	r3, [r3, #1]
 800d02e:	4618      	mov	r0, r3
 800d030:	f7fd fe3c 	bl	800acac <disk_status>
 800d034:	4603      	mov	r3, r0
 800d036:	f003 0301 	and.w	r3, r3, #1
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d101      	bne.n	800d042 <validate+0x4e>
			res = FR_OK;
 800d03e:	2300      	movs	r3, #0
 800d040:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d042:	7bfb      	ldrb	r3, [r7, #15]
 800d044:	2b00      	cmp	r3, #0
 800d046:	d102      	bne.n	800d04e <validate+0x5a>
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	e000      	b.n	800d050 <validate+0x5c>
 800d04e:	2300      	movs	r3, #0
 800d050:	683a      	ldr	r2, [r7, #0]
 800d052:	6013      	str	r3, [r2, #0]
	return res;
 800d054:	7bfb      	ldrb	r3, [r7, #15]
}
 800d056:	4618      	mov	r0, r3
 800d058:	3710      	adds	r7, #16
 800d05a:	46bd      	mov	sp, r7
 800d05c:	bd80      	pop	{r7, pc}
	...

0800d060 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d060:	b580      	push	{r7, lr}
 800d062:	b088      	sub	sp, #32
 800d064:	af00      	add	r7, sp, #0
 800d066:	60f8      	str	r0, [r7, #12]
 800d068:	60b9      	str	r1, [r7, #8]
 800d06a:	4613      	mov	r3, r2
 800d06c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d06e:	68bb      	ldr	r3, [r7, #8]
 800d070:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d072:	f107 0310 	add.w	r3, r7, #16
 800d076:	4618      	mov	r0, r3
 800d078:	f7ff fc9c 	bl	800c9b4 <get_ldnumber>
 800d07c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d07e:	69fb      	ldr	r3, [r7, #28]
 800d080:	2b00      	cmp	r3, #0
 800d082:	da01      	bge.n	800d088 <f_mount+0x28>
 800d084:	230b      	movs	r3, #11
 800d086:	e02b      	b.n	800d0e0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d088:	4a17      	ldr	r2, [pc, #92]	; (800d0e8 <f_mount+0x88>)
 800d08a:	69fb      	ldr	r3, [r7, #28]
 800d08c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d090:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d092:	69bb      	ldr	r3, [r7, #24]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d005      	beq.n	800d0a4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d098:	69b8      	ldr	r0, [r7, #24]
 800d09a:	f7fe f8ed 	bl	800b278 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d09e:	69bb      	ldr	r3, [r7, #24]
 800d0a0:	2200      	movs	r2, #0
 800d0a2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d002      	beq.n	800d0b0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d0b0:	68fa      	ldr	r2, [r7, #12]
 800d0b2:	490d      	ldr	r1, [pc, #52]	; (800d0e8 <f_mount+0x88>)
 800d0b4:	69fb      	ldr	r3, [r7, #28]
 800d0b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d002      	beq.n	800d0c6 <f_mount+0x66>
 800d0c0:	79fb      	ldrb	r3, [r7, #7]
 800d0c2:	2b01      	cmp	r3, #1
 800d0c4:	d001      	beq.n	800d0ca <f_mount+0x6a>
 800d0c6:	2300      	movs	r3, #0
 800d0c8:	e00a      	b.n	800d0e0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d0ca:	f107 010c 	add.w	r1, r7, #12
 800d0ce:	f107 0308 	add.w	r3, r7, #8
 800d0d2:	2200      	movs	r2, #0
 800d0d4:	4618      	mov	r0, r3
 800d0d6:	f7ff fd07 	bl	800cae8 <find_volume>
 800d0da:	4603      	mov	r3, r0
 800d0dc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d0de:	7dfb      	ldrb	r3, [r7, #23]
}
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	3720      	adds	r7, #32
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	bd80      	pop	{r7, pc}
 800d0e8:	20002c6c 	.word	0x20002c6c

0800d0ec <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	b09a      	sub	sp, #104	; 0x68
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	60f8      	str	r0, [r7, #12]
 800d0f4:	60b9      	str	r1, [r7, #8]
 800d0f6:	4613      	mov	r3, r2
 800d0f8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d101      	bne.n	800d104 <f_open+0x18>
 800d100:	2309      	movs	r3, #9
 800d102:	e1bb      	b.n	800d47c <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d104:	79fb      	ldrb	r3, [r7, #7]
 800d106:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d10a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d10c:	79fa      	ldrb	r2, [r7, #7]
 800d10e:	f107 0114 	add.w	r1, r7, #20
 800d112:	f107 0308 	add.w	r3, r7, #8
 800d116:	4618      	mov	r0, r3
 800d118:	f7ff fce6 	bl	800cae8 <find_volume>
 800d11c:	4603      	mov	r3, r0
 800d11e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800d122:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d126:	2b00      	cmp	r3, #0
 800d128:	f040 819f 	bne.w	800d46a <f_open+0x37e>
		dj.obj.fs = fs;
 800d12c:	697b      	ldr	r3, [r7, #20]
 800d12e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d130:	68ba      	ldr	r2, [r7, #8]
 800d132:	f107 0318 	add.w	r3, r7, #24
 800d136:	4611      	mov	r1, r2
 800d138:	4618      	mov	r0, r3
 800d13a:	f7ff fbc5 	bl	800c8c8 <follow_path>
 800d13e:	4603      	mov	r3, r0
 800d140:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d144:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d11a      	bne.n	800d182 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d14c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800d150:	b25b      	sxtb	r3, r3
 800d152:	2b00      	cmp	r3, #0
 800d154:	da03      	bge.n	800d15e <f_open+0x72>
				res = FR_INVALID_NAME;
 800d156:	2306      	movs	r3, #6
 800d158:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800d15c:	e011      	b.n	800d182 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d15e:	79fb      	ldrb	r3, [r7, #7]
 800d160:	f023 0301 	bic.w	r3, r3, #1
 800d164:	2b00      	cmp	r3, #0
 800d166:	bf14      	ite	ne
 800d168:	2301      	movne	r3, #1
 800d16a:	2300      	moveq	r3, #0
 800d16c:	b2db      	uxtb	r3, r3
 800d16e:	461a      	mov	r2, r3
 800d170:	f107 0318 	add.w	r3, r7, #24
 800d174:	4611      	mov	r1, r2
 800d176:	4618      	mov	r0, r3
 800d178:	f7fd ff36 	bl	800afe8 <chk_lock>
 800d17c:	4603      	mov	r3, r0
 800d17e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d182:	79fb      	ldrb	r3, [r7, #7]
 800d184:	f003 031c 	and.w	r3, r3, #28
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d07f      	beq.n	800d28c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800d18c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d190:	2b00      	cmp	r3, #0
 800d192:	d017      	beq.n	800d1c4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d194:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d198:	2b04      	cmp	r3, #4
 800d19a:	d10e      	bne.n	800d1ba <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d19c:	f7fd ff80 	bl	800b0a0 <enq_lock>
 800d1a0:	4603      	mov	r3, r0
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d006      	beq.n	800d1b4 <f_open+0xc8>
 800d1a6:	f107 0318 	add.w	r3, r7, #24
 800d1aa:	4618      	mov	r0, r3
 800d1ac:	f7ff f8dc 	bl	800c368 <dir_register>
 800d1b0:	4603      	mov	r3, r0
 800d1b2:	e000      	b.n	800d1b6 <f_open+0xca>
 800d1b4:	2312      	movs	r3, #18
 800d1b6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d1ba:	79fb      	ldrb	r3, [r7, #7]
 800d1bc:	f043 0308 	orr.w	r3, r3, #8
 800d1c0:	71fb      	strb	r3, [r7, #7]
 800d1c2:	e010      	b.n	800d1e6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d1c4:	7fbb      	ldrb	r3, [r7, #30]
 800d1c6:	f003 0311 	and.w	r3, r3, #17
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d003      	beq.n	800d1d6 <f_open+0xea>
					res = FR_DENIED;
 800d1ce:	2307      	movs	r3, #7
 800d1d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800d1d4:	e007      	b.n	800d1e6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d1d6:	79fb      	ldrb	r3, [r7, #7]
 800d1d8:	f003 0304 	and.w	r3, r3, #4
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d002      	beq.n	800d1e6 <f_open+0xfa>
 800d1e0:	2308      	movs	r3, #8
 800d1e2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d1e6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d168      	bne.n	800d2c0 <f_open+0x1d4>
 800d1ee:	79fb      	ldrb	r3, [r7, #7]
 800d1f0:	f003 0308 	and.w	r3, r3, #8
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d063      	beq.n	800d2c0 <f_open+0x1d4>
				dw = GET_FATTIME();
 800d1f8:	f7fd fcfa 	bl	800abf0 <get_fattime>
 800d1fc:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d1fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d200:	330e      	adds	r3, #14
 800d202:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d204:	4618      	mov	r0, r3
 800d206:	f7fd fe45 	bl	800ae94 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d20a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d20c:	3316      	adds	r3, #22
 800d20e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d210:	4618      	mov	r0, r3
 800d212:	f7fd fe3f 	bl	800ae94 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d218:	330b      	adds	r3, #11
 800d21a:	2220      	movs	r2, #32
 800d21c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d21e:	697b      	ldr	r3, [r7, #20]
 800d220:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d222:	4611      	mov	r1, r2
 800d224:	4618      	mov	r0, r3
 800d226:	f7fe fe17 	bl	800be58 <ld_clust>
 800d22a:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d22c:	697b      	ldr	r3, [r7, #20]
 800d22e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d230:	2200      	movs	r2, #0
 800d232:	4618      	mov	r0, r3
 800d234:	f7fe fe2f 	bl	800be96 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d238:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d23a:	331c      	adds	r3, #28
 800d23c:	2100      	movs	r1, #0
 800d23e:	4618      	mov	r0, r3
 800d240:	f7fd fe28 	bl	800ae94 <st_dword>
					fs->wflag = 1;
 800d244:	697b      	ldr	r3, [r7, #20]
 800d246:	2201      	movs	r2, #1
 800d248:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d24a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d037      	beq.n	800d2c0 <f_open+0x1d4>
						dw = fs->winsect;
 800d250:	697b      	ldr	r3, [r7, #20]
 800d252:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d254:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800d256:	f107 0318 	add.w	r3, r7, #24
 800d25a:	2200      	movs	r2, #0
 800d25c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d25e:	4618      	mov	r0, r3
 800d260:	f7fe fb1f 	bl	800b8a2 <remove_chain>
 800d264:	4603      	mov	r3, r0
 800d266:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800d26a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d126      	bne.n	800d2c0 <f_open+0x1d4>
							res = move_window(fs, dw);
 800d272:	697b      	ldr	r3, [r7, #20]
 800d274:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d276:	4618      	mov	r0, r3
 800d278:	f7fe f866 	bl	800b348 <move_window>
 800d27c:	4603      	mov	r3, r0
 800d27e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d282:	697b      	ldr	r3, [r7, #20]
 800d284:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d286:	3a01      	subs	r2, #1
 800d288:	615a      	str	r2, [r3, #20]
 800d28a:	e019      	b.n	800d2c0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d28c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d290:	2b00      	cmp	r3, #0
 800d292:	d115      	bne.n	800d2c0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d294:	7fbb      	ldrb	r3, [r7, #30]
 800d296:	f003 0310 	and.w	r3, r3, #16
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d003      	beq.n	800d2a6 <f_open+0x1ba>
					res = FR_NO_FILE;
 800d29e:	2304      	movs	r3, #4
 800d2a0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800d2a4:	e00c      	b.n	800d2c0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d2a6:	79fb      	ldrb	r3, [r7, #7]
 800d2a8:	f003 0302 	and.w	r3, r3, #2
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d007      	beq.n	800d2c0 <f_open+0x1d4>
 800d2b0:	7fbb      	ldrb	r3, [r7, #30]
 800d2b2:	f003 0301 	and.w	r3, r3, #1
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d002      	beq.n	800d2c0 <f_open+0x1d4>
						res = FR_DENIED;
 800d2ba:	2307      	movs	r3, #7
 800d2bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800d2c0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d128      	bne.n	800d31a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d2c8:	79fb      	ldrb	r3, [r7, #7]
 800d2ca:	f003 0308 	and.w	r3, r3, #8
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d003      	beq.n	800d2da <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800d2d2:	79fb      	ldrb	r3, [r7, #7]
 800d2d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d2d8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d2da:	697b      	ldr	r3, [r7, #20]
 800d2dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800d2e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d2e8:	79fb      	ldrb	r3, [r7, #7]
 800d2ea:	f023 0301 	bic.w	r3, r3, #1
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	bf14      	ite	ne
 800d2f2:	2301      	movne	r3, #1
 800d2f4:	2300      	moveq	r3, #0
 800d2f6:	b2db      	uxtb	r3, r3
 800d2f8:	461a      	mov	r2, r3
 800d2fa:	f107 0318 	add.w	r3, r7, #24
 800d2fe:	4611      	mov	r1, r2
 800d300:	4618      	mov	r0, r3
 800d302:	f7fd feef 	bl	800b0e4 <inc_lock>
 800d306:	4602      	mov	r2, r0
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	691b      	ldr	r3, [r3, #16]
 800d310:	2b00      	cmp	r3, #0
 800d312:	d102      	bne.n	800d31a <f_open+0x22e>
 800d314:	2302      	movs	r3, #2
 800d316:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d31a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d31e:	2b00      	cmp	r3, #0
 800d320:	f040 80a3 	bne.w	800d46a <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d324:	697b      	ldr	r3, [r7, #20]
 800d326:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d328:	4611      	mov	r1, r2
 800d32a:	4618      	mov	r0, r3
 800d32c:	f7fe fd94 	bl	800be58 <ld_clust>
 800d330:	4602      	mov	r2, r0
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d338:	331c      	adds	r3, #28
 800d33a:	4618      	mov	r0, r3
 800d33c:	f7fd fd6c 	bl	800ae18 <ld_dword>
 800d340:	4602      	mov	r2, r0
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	2200      	movs	r2, #0
 800d34a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d34c:	697a      	ldr	r2, [r7, #20]
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d352:	697b      	ldr	r3, [r7, #20]
 800d354:	88da      	ldrh	r2, [r3, #6]
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	79fa      	ldrb	r2, [r7, #7]
 800d35e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	2200      	movs	r2, #0
 800d364:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	2200      	movs	r2, #0
 800d36a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	2200      	movs	r2, #0
 800d370:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	3330      	adds	r3, #48	; 0x30
 800d376:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d37a:	2100      	movs	r1, #0
 800d37c:	4618      	mov	r0, r3
 800d37e:	f7fd fdd6 	bl	800af2e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d382:	79fb      	ldrb	r3, [r7, #7]
 800d384:	f003 0320 	and.w	r3, r3, #32
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d06e      	beq.n	800d46a <f_open+0x37e>
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	68db      	ldr	r3, [r3, #12]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d06a      	beq.n	800d46a <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	68da      	ldr	r2, [r3, #12]
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d39c:	697b      	ldr	r3, [r7, #20]
 800d39e:	895b      	ldrh	r3, [r3, #10]
 800d3a0:	461a      	mov	r2, r3
 800d3a2:	697b      	ldr	r3, [r7, #20]
 800d3a4:	899b      	ldrh	r3, [r3, #12]
 800d3a6:	fb02 f303 	mul.w	r3, r2, r3
 800d3aa:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	689b      	ldr	r3, [r3, #8]
 800d3b0:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	68db      	ldr	r3, [r3, #12]
 800d3b6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d3b8:	e016      	b.n	800d3e8 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d3be:	4618      	mov	r0, r3
 800d3c0:	f7fe f87f 	bl	800b4c2 <get_fat>
 800d3c4:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800d3c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d3c8:	2b01      	cmp	r3, #1
 800d3ca:	d802      	bhi.n	800d3d2 <f_open+0x2e6>
 800d3cc:	2302      	movs	r3, #2
 800d3ce:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d3d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d3d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3d8:	d102      	bne.n	800d3e0 <f_open+0x2f4>
 800d3da:	2301      	movs	r3, #1
 800d3dc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d3e0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d3e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d3e4:	1ad3      	subs	r3, r2, r3
 800d3e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d3e8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d103      	bne.n	800d3f8 <f_open+0x30c>
 800d3f0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d3f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d3f4:	429a      	cmp	r2, r3
 800d3f6:	d8e0      	bhi.n	800d3ba <f_open+0x2ce>
				}
				fp->clust = clst;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d3fc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d3fe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d402:	2b00      	cmp	r3, #0
 800d404:	d131      	bne.n	800d46a <f_open+0x37e>
 800d406:	697b      	ldr	r3, [r7, #20]
 800d408:	899b      	ldrh	r3, [r3, #12]
 800d40a:	461a      	mov	r2, r3
 800d40c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d40e:	fbb3 f1f2 	udiv	r1, r3, r2
 800d412:	fb01 f202 	mul.w	r2, r1, r2
 800d416:	1a9b      	subs	r3, r3, r2
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d026      	beq.n	800d46a <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d41c:	697b      	ldr	r3, [r7, #20]
 800d41e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d420:	4618      	mov	r0, r3
 800d422:	f7fe f82f 	bl	800b484 <clust2sect>
 800d426:	64f8      	str	r0, [r7, #76]	; 0x4c
 800d428:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d103      	bne.n	800d436 <f_open+0x34a>
						res = FR_INT_ERR;
 800d42e:	2302      	movs	r3, #2
 800d430:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800d434:	e019      	b.n	800d46a <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d436:	697b      	ldr	r3, [r7, #20]
 800d438:	899b      	ldrh	r3, [r3, #12]
 800d43a:	461a      	mov	r2, r3
 800d43c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d43e:	fbb3 f2f2 	udiv	r2, r3, r2
 800d442:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d444:	441a      	add	r2, r3
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d44a:	697b      	ldr	r3, [r7, #20]
 800d44c:	7858      	ldrb	r0, [r3, #1]
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	6a1a      	ldr	r2, [r3, #32]
 800d458:	2301      	movs	r3, #1
 800d45a:	f7fd fc67 	bl	800ad2c <disk_read>
 800d45e:	4603      	mov	r3, r0
 800d460:	2b00      	cmp	r3, #0
 800d462:	d002      	beq.n	800d46a <f_open+0x37e>
 800d464:	2301      	movs	r3, #1
 800d466:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d46a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d002      	beq.n	800d478 <f_open+0x38c>
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	2200      	movs	r2, #0
 800d476:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d478:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800d47c:	4618      	mov	r0, r3
 800d47e:	3768      	adds	r7, #104	; 0x68
 800d480:	46bd      	mov	sp, r7
 800d482:	bd80      	pop	{r7, pc}

0800d484 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800d484:	b580      	push	{r7, lr}
 800d486:	b08c      	sub	sp, #48	; 0x30
 800d488:	af00      	add	r7, sp, #0
 800d48a:	60f8      	str	r0, [r7, #12]
 800d48c:	60b9      	str	r1, [r7, #8]
 800d48e:	607a      	str	r2, [r7, #4]
 800d490:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800d492:	68bb      	ldr	r3, [r7, #8]
 800d494:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800d496:	683b      	ldr	r3, [r7, #0]
 800d498:	2200      	movs	r2, #0
 800d49a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	f107 0210 	add.w	r2, r7, #16
 800d4a2:	4611      	mov	r1, r2
 800d4a4:	4618      	mov	r0, r3
 800d4a6:	f7ff fda5 	bl	800cff4 <validate>
 800d4aa:	4603      	mov	r3, r0
 800d4ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d4b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d107      	bne.n	800d4c8 <f_write+0x44>
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	7d5b      	ldrb	r3, [r3, #21]
 800d4bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800d4c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d002      	beq.n	800d4ce <f_write+0x4a>
 800d4c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d4cc:	e16a      	b.n	800d7a4 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	7d1b      	ldrb	r3, [r3, #20]
 800d4d2:	f003 0302 	and.w	r3, r3, #2
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d101      	bne.n	800d4de <f_write+0x5a>
 800d4da:	2307      	movs	r3, #7
 800d4dc:	e162      	b.n	800d7a4 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	699a      	ldr	r2, [r3, #24]
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	441a      	add	r2, r3
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	699b      	ldr	r3, [r3, #24]
 800d4ea:	429a      	cmp	r2, r3
 800d4ec:	f080 814c 	bcs.w	800d788 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	699b      	ldr	r3, [r3, #24]
 800d4f4:	43db      	mvns	r3, r3
 800d4f6:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800d4f8:	e146      	b.n	800d788 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	699b      	ldr	r3, [r3, #24]
 800d4fe:	693a      	ldr	r2, [r7, #16]
 800d500:	8992      	ldrh	r2, [r2, #12]
 800d502:	fbb3 f1f2 	udiv	r1, r3, r2
 800d506:	fb01 f202 	mul.w	r2, r1, r2
 800d50a:	1a9b      	subs	r3, r3, r2
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	f040 80f1 	bne.w	800d6f4 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	699b      	ldr	r3, [r3, #24]
 800d516:	693a      	ldr	r2, [r7, #16]
 800d518:	8992      	ldrh	r2, [r2, #12]
 800d51a:	fbb3 f3f2 	udiv	r3, r3, r2
 800d51e:	693a      	ldr	r2, [r7, #16]
 800d520:	8952      	ldrh	r2, [r2, #10]
 800d522:	3a01      	subs	r2, #1
 800d524:	4013      	ands	r3, r2
 800d526:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800d528:	69bb      	ldr	r3, [r7, #24]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d143      	bne.n	800d5b6 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	699b      	ldr	r3, [r3, #24]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d10c      	bne.n	800d550 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	689b      	ldr	r3, [r3, #8]
 800d53a:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800d53c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d11a      	bne.n	800d578 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	2100      	movs	r1, #0
 800d546:	4618      	mov	r0, r3
 800d548:	f7fe fa10 	bl	800b96c <create_chain>
 800d54c:	62b8      	str	r0, [r7, #40]	; 0x28
 800d54e:	e013      	b.n	800d578 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d554:	2b00      	cmp	r3, #0
 800d556:	d007      	beq.n	800d568 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	699b      	ldr	r3, [r3, #24]
 800d55c:	4619      	mov	r1, r3
 800d55e:	68f8      	ldr	r0, [r7, #12]
 800d560:	f7fe fa9c 	bl	800ba9c <clmt_clust>
 800d564:	62b8      	str	r0, [r7, #40]	; 0x28
 800d566:	e007      	b.n	800d578 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800d568:	68fa      	ldr	r2, [r7, #12]
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	69db      	ldr	r3, [r3, #28]
 800d56e:	4619      	mov	r1, r3
 800d570:	4610      	mov	r0, r2
 800d572:	f7fe f9fb 	bl	800b96c <create_chain>
 800d576:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	f000 8109 	beq.w	800d792 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d582:	2b01      	cmp	r3, #1
 800d584:	d104      	bne.n	800d590 <f_write+0x10c>
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	2202      	movs	r2, #2
 800d58a:	755a      	strb	r2, [r3, #21]
 800d58c:	2302      	movs	r3, #2
 800d58e:	e109      	b.n	800d7a4 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d592:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d596:	d104      	bne.n	800d5a2 <f_write+0x11e>
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	2201      	movs	r2, #1
 800d59c:	755a      	strb	r2, [r3, #21]
 800d59e:	2301      	movs	r3, #1
 800d5a0:	e100      	b.n	800d7a4 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d5a6:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	689b      	ldr	r3, [r3, #8]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d102      	bne.n	800d5b6 <f_write+0x132>
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d5b4:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	7d1b      	ldrb	r3, [r3, #20]
 800d5ba:	b25b      	sxtb	r3, r3
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	da18      	bge.n	800d5f2 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d5c0:	693b      	ldr	r3, [r7, #16]
 800d5c2:	7858      	ldrb	r0, [r3, #1]
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	6a1a      	ldr	r2, [r3, #32]
 800d5ce:	2301      	movs	r3, #1
 800d5d0:	f7fd fbcc 	bl	800ad6c <disk_write>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d004      	beq.n	800d5e4 <f_write+0x160>
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	2201      	movs	r2, #1
 800d5de:	755a      	strb	r2, [r3, #21]
 800d5e0:	2301      	movs	r3, #1
 800d5e2:	e0df      	b.n	800d7a4 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	7d1b      	ldrb	r3, [r3, #20]
 800d5e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d5ec:	b2da      	uxtb	r2, r3
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d5f2:	693a      	ldr	r2, [r7, #16]
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	69db      	ldr	r3, [r3, #28]
 800d5f8:	4619      	mov	r1, r3
 800d5fa:	4610      	mov	r0, r2
 800d5fc:	f7fd ff42 	bl	800b484 <clust2sect>
 800d600:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d602:	697b      	ldr	r3, [r7, #20]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d104      	bne.n	800d612 <f_write+0x18e>
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	2202      	movs	r2, #2
 800d60c:	755a      	strb	r2, [r3, #21]
 800d60e:	2302      	movs	r3, #2
 800d610:	e0c8      	b.n	800d7a4 <f_write+0x320>
			sect += csect;
 800d612:	697a      	ldr	r2, [r7, #20]
 800d614:	69bb      	ldr	r3, [r7, #24]
 800d616:	4413      	add	r3, r2
 800d618:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800d61a:	693b      	ldr	r3, [r7, #16]
 800d61c:	899b      	ldrh	r3, [r3, #12]
 800d61e:	461a      	mov	r2, r3
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	fbb3 f3f2 	udiv	r3, r3, r2
 800d626:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800d628:	6a3b      	ldr	r3, [r7, #32]
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d043      	beq.n	800d6b6 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d62e:	69ba      	ldr	r2, [r7, #24]
 800d630:	6a3b      	ldr	r3, [r7, #32]
 800d632:	4413      	add	r3, r2
 800d634:	693a      	ldr	r2, [r7, #16]
 800d636:	8952      	ldrh	r2, [r2, #10]
 800d638:	4293      	cmp	r3, r2
 800d63a:	d905      	bls.n	800d648 <f_write+0x1c4>
					cc = fs->csize - csect;
 800d63c:	693b      	ldr	r3, [r7, #16]
 800d63e:	895b      	ldrh	r3, [r3, #10]
 800d640:	461a      	mov	r2, r3
 800d642:	69bb      	ldr	r3, [r7, #24]
 800d644:	1ad3      	subs	r3, r2, r3
 800d646:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d648:	693b      	ldr	r3, [r7, #16]
 800d64a:	7858      	ldrb	r0, [r3, #1]
 800d64c:	6a3b      	ldr	r3, [r7, #32]
 800d64e:	697a      	ldr	r2, [r7, #20]
 800d650:	69f9      	ldr	r1, [r7, #28]
 800d652:	f7fd fb8b 	bl	800ad6c <disk_write>
 800d656:	4603      	mov	r3, r0
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d004      	beq.n	800d666 <f_write+0x1e2>
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	2201      	movs	r2, #1
 800d660:	755a      	strb	r2, [r3, #21]
 800d662:	2301      	movs	r3, #1
 800d664:	e09e      	b.n	800d7a4 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	6a1a      	ldr	r2, [r3, #32]
 800d66a:	697b      	ldr	r3, [r7, #20]
 800d66c:	1ad3      	subs	r3, r2, r3
 800d66e:	6a3a      	ldr	r2, [r7, #32]
 800d670:	429a      	cmp	r2, r3
 800d672:	d918      	bls.n	800d6a6 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	6a1a      	ldr	r2, [r3, #32]
 800d67e:	697b      	ldr	r3, [r7, #20]
 800d680:	1ad3      	subs	r3, r2, r3
 800d682:	693a      	ldr	r2, [r7, #16]
 800d684:	8992      	ldrh	r2, [r2, #12]
 800d686:	fb02 f303 	mul.w	r3, r2, r3
 800d68a:	69fa      	ldr	r2, [r7, #28]
 800d68c:	18d1      	adds	r1, r2, r3
 800d68e:	693b      	ldr	r3, [r7, #16]
 800d690:	899b      	ldrh	r3, [r3, #12]
 800d692:	461a      	mov	r2, r3
 800d694:	f7fd fc2a 	bl	800aeec <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	7d1b      	ldrb	r3, [r3, #20]
 800d69c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d6a0:	b2da      	uxtb	r2, r3
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800d6a6:	693b      	ldr	r3, [r7, #16]
 800d6a8:	899b      	ldrh	r3, [r3, #12]
 800d6aa:	461a      	mov	r2, r3
 800d6ac:	6a3b      	ldr	r3, [r7, #32]
 800d6ae:	fb02 f303 	mul.w	r3, r2, r3
 800d6b2:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800d6b4:	e04b      	b.n	800d74e <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	6a1b      	ldr	r3, [r3, #32]
 800d6ba:	697a      	ldr	r2, [r7, #20]
 800d6bc:	429a      	cmp	r2, r3
 800d6be:	d016      	beq.n	800d6ee <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	699a      	ldr	r2, [r3, #24]
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d6c8:	429a      	cmp	r2, r3
 800d6ca:	d210      	bcs.n	800d6ee <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800d6cc:	693b      	ldr	r3, [r7, #16]
 800d6ce:	7858      	ldrb	r0, [r3, #1]
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d6d6:	2301      	movs	r3, #1
 800d6d8:	697a      	ldr	r2, [r7, #20]
 800d6da:	f7fd fb27 	bl	800ad2c <disk_read>
 800d6de:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d004      	beq.n	800d6ee <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	2201      	movs	r2, #1
 800d6e8:	755a      	strb	r2, [r3, #21]
 800d6ea:	2301      	movs	r3, #1
 800d6ec:	e05a      	b.n	800d7a4 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	697a      	ldr	r2, [r7, #20]
 800d6f2:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d6f4:	693b      	ldr	r3, [r7, #16]
 800d6f6:	899b      	ldrh	r3, [r3, #12]
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	699b      	ldr	r3, [r3, #24]
 800d6fe:	693a      	ldr	r2, [r7, #16]
 800d700:	8992      	ldrh	r2, [r2, #12]
 800d702:	fbb3 f1f2 	udiv	r1, r3, r2
 800d706:	fb01 f202 	mul.w	r2, r1, r2
 800d70a:	1a9b      	subs	r3, r3, r2
 800d70c:	1ac3      	subs	r3, r0, r3
 800d70e:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800d710:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	429a      	cmp	r2, r3
 800d716:	d901      	bls.n	800d71c <f_write+0x298>
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	699b      	ldr	r3, [r3, #24]
 800d726:	693a      	ldr	r2, [r7, #16]
 800d728:	8992      	ldrh	r2, [r2, #12]
 800d72a:	fbb3 f0f2 	udiv	r0, r3, r2
 800d72e:	fb00 f202 	mul.w	r2, r0, r2
 800d732:	1a9b      	subs	r3, r3, r2
 800d734:	440b      	add	r3, r1
 800d736:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d738:	69f9      	ldr	r1, [r7, #28]
 800d73a:	4618      	mov	r0, r3
 800d73c:	f7fd fbd6 	bl	800aeec <mem_cpy>
		fp->flag |= FA_DIRTY;
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	7d1b      	ldrb	r3, [r3, #20]
 800d744:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d748:	b2da      	uxtb	r2, r3
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800d74e:	69fa      	ldr	r2, [r7, #28]
 800d750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d752:	4413      	add	r3, r2
 800d754:	61fb      	str	r3, [r7, #28]
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	699a      	ldr	r2, [r3, #24]
 800d75a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d75c:	441a      	add	r2, r3
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	619a      	str	r2, [r3, #24]
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	68da      	ldr	r2, [r3, #12]
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	699b      	ldr	r3, [r3, #24]
 800d76a:	429a      	cmp	r2, r3
 800d76c:	bf38      	it	cc
 800d76e:	461a      	movcc	r2, r3
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	60da      	str	r2, [r3, #12]
 800d774:	683b      	ldr	r3, [r7, #0]
 800d776:	681a      	ldr	r2, [r3, #0]
 800d778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d77a:	441a      	add	r2, r3
 800d77c:	683b      	ldr	r3, [r7, #0]
 800d77e:	601a      	str	r2, [r3, #0]
 800d780:	687a      	ldr	r2, [r7, #4]
 800d782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d784:	1ad3      	subs	r3, r2, r3
 800d786:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	f47f aeb5 	bne.w	800d4fa <f_write+0x76>
 800d790:	e000      	b.n	800d794 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d792:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	7d1b      	ldrb	r3, [r3, #20]
 800d798:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d79c:	b2da      	uxtb	r2, r3
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800d7a2:	2300      	movs	r3, #0
}
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	3730      	adds	r7, #48	; 0x30
 800d7a8:	46bd      	mov	sp, r7
 800d7aa:	bd80      	pop	{r7, pc}

0800d7ac <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d7ac:	b580      	push	{r7, lr}
 800d7ae:	b086      	sub	sp, #24
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	f107 0208 	add.w	r2, r7, #8
 800d7ba:	4611      	mov	r1, r2
 800d7bc:	4618      	mov	r0, r3
 800d7be:	f7ff fc19 	bl	800cff4 <validate>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d7c6:	7dfb      	ldrb	r3, [r7, #23]
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d168      	bne.n	800d89e <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	7d1b      	ldrb	r3, [r3, #20]
 800d7d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d062      	beq.n	800d89e <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	7d1b      	ldrb	r3, [r3, #20]
 800d7dc:	b25b      	sxtb	r3, r3
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	da15      	bge.n	800d80e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d7e2:	68bb      	ldr	r3, [r7, #8]
 800d7e4:	7858      	ldrb	r0, [r3, #1]
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	6a1a      	ldr	r2, [r3, #32]
 800d7f0:	2301      	movs	r3, #1
 800d7f2:	f7fd fabb 	bl	800ad6c <disk_write>
 800d7f6:	4603      	mov	r3, r0
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d001      	beq.n	800d800 <f_sync+0x54>
 800d7fc:	2301      	movs	r3, #1
 800d7fe:	e04f      	b.n	800d8a0 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	7d1b      	ldrb	r3, [r3, #20]
 800d804:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d808:	b2da      	uxtb	r2, r3
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d80e:	f7fd f9ef 	bl	800abf0 <get_fattime>
 800d812:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d814:	68ba      	ldr	r2, [r7, #8]
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d81a:	4619      	mov	r1, r3
 800d81c:	4610      	mov	r0, r2
 800d81e:	f7fd fd93 	bl	800b348 <move_window>
 800d822:	4603      	mov	r3, r0
 800d824:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800d826:	7dfb      	ldrb	r3, [r7, #23]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d138      	bne.n	800d89e <f_sync+0xf2>
					dir = fp->dir_ptr;
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d830:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	330b      	adds	r3, #11
 800d836:	781a      	ldrb	r2, [r3, #0]
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	330b      	adds	r3, #11
 800d83c:	f042 0220 	orr.w	r2, r2, #32
 800d840:	b2d2      	uxtb	r2, r2
 800d842:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	6818      	ldr	r0, [r3, #0]
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	689b      	ldr	r3, [r3, #8]
 800d84c:	461a      	mov	r2, r3
 800d84e:	68f9      	ldr	r1, [r7, #12]
 800d850:	f7fe fb21 	bl	800be96 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	f103 021c 	add.w	r2, r3, #28
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	68db      	ldr	r3, [r3, #12]
 800d85e:	4619      	mov	r1, r3
 800d860:	4610      	mov	r0, r2
 800d862:	f7fd fb17 	bl	800ae94 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	3316      	adds	r3, #22
 800d86a:	6939      	ldr	r1, [r7, #16]
 800d86c:	4618      	mov	r0, r3
 800d86e:	f7fd fb11 	bl	800ae94 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	3312      	adds	r3, #18
 800d876:	2100      	movs	r1, #0
 800d878:	4618      	mov	r0, r3
 800d87a:	f7fd faf0 	bl	800ae5e <st_word>
					fs->wflag = 1;
 800d87e:	68bb      	ldr	r3, [r7, #8]
 800d880:	2201      	movs	r2, #1
 800d882:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d884:	68bb      	ldr	r3, [r7, #8]
 800d886:	4618      	mov	r0, r3
 800d888:	f7fd fd8c 	bl	800b3a4 <sync_fs>
 800d88c:	4603      	mov	r3, r0
 800d88e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	7d1b      	ldrb	r3, [r3, #20]
 800d894:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d898:	b2da      	uxtb	r2, r3
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d89e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d8a0:	4618      	mov	r0, r3
 800d8a2:	3718      	adds	r7, #24
 800d8a4:	46bd      	mov	sp, r7
 800d8a6:	bd80      	pop	{r7, pc}

0800d8a8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d8a8:	b580      	push	{r7, lr}
 800d8aa:	b084      	sub	sp, #16
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d8b0:	6878      	ldr	r0, [r7, #4]
 800d8b2:	f7ff ff7b 	bl	800d7ac <f_sync>
 800d8b6:	4603      	mov	r3, r0
 800d8b8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d8ba:	7bfb      	ldrb	r3, [r7, #15]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d118      	bne.n	800d8f2 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	f107 0208 	add.w	r2, r7, #8
 800d8c6:	4611      	mov	r1, r2
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	f7ff fb93 	bl	800cff4 <validate>
 800d8ce:	4603      	mov	r3, r0
 800d8d0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d8d2:	7bfb      	ldrb	r3, [r7, #15]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d10c      	bne.n	800d8f2 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	691b      	ldr	r3, [r3, #16]
 800d8dc:	4618      	mov	r0, r3
 800d8de:	f7fd fc8f 	bl	800b200 <dec_lock>
 800d8e2:	4603      	mov	r3, r0
 800d8e4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d8e6:	7bfb      	ldrb	r3, [r7, #15]
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d102      	bne.n	800d8f2 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	2200      	movs	r2, #0
 800d8f0:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d8f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8f4:	4618      	mov	r0, r3
 800d8f6:	3710      	adds	r7, #16
 800d8f8:	46bd      	mov	sp, r7
 800d8fa:	bd80      	pop	{r7, pc}

0800d8fc <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800d8fc:	b580      	push	{r7, lr}
 800d8fe:	b090      	sub	sp, #64	; 0x40
 800d900:	af00      	add	r7, sp, #0
 800d902:	6078      	str	r0, [r7, #4]
 800d904:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	f107 0208 	add.w	r2, r7, #8
 800d90c:	4611      	mov	r1, r2
 800d90e:	4618      	mov	r0, r3
 800d910:	f7ff fb70 	bl	800cff4 <validate>
 800d914:	4603      	mov	r3, r0
 800d916:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800d91a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d103      	bne.n	800d92a <f_lseek+0x2e>
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	7d5b      	ldrb	r3, [r3, #21]
 800d926:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800d92a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d002      	beq.n	800d938 <f_lseek+0x3c>
 800d932:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d936:	e201      	b.n	800dd3c <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	f000 80d9 	beq.w	800daf4 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d948:	d15a      	bne.n	800da00 <f_lseek+0x104>
			tbl = fp->cltbl;
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d94e:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800d950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d952:	1d1a      	adds	r2, r3, #4
 800d954:	627a      	str	r2, [r7, #36]	; 0x24
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	617b      	str	r3, [r7, #20]
 800d95a:	2302      	movs	r3, #2
 800d95c:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	689b      	ldr	r3, [r3, #8]
 800d962:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800d964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d966:	2b00      	cmp	r3, #0
 800d968:	d03a      	beq.n	800d9e0 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800d96a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d96c:	613b      	str	r3, [r7, #16]
 800d96e:	2300      	movs	r3, #0
 800d970:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d974:	3302      	adds	r3, #2
 800d976:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800d978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d97a:	60fb      	str	r3, [r7, #12]
 800d97c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d97e:	3301      	adds	r3, #1
 800d980:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d986:	4618      	mov	r0, r3
 800d988:	f7fd fd9b 	bl	800b4c2 <get_fat>
 800d98c:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800d98e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d990:	2b01      	cmp	r3, #1
 800d992:	d804      	bhi.n	800d99e <f_lseek+0xa2>
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	2202      	movs	r2, #2
 800d998:	755a      	strb	r2, [r3, #21]
 800d99a:	2302      	movs	r3, #2
 800d99c:	e1ce      	b.n	800dd3c <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d99e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9a4:	d104      	bne.n	800d9b0 <f_lseek+0xb4>
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	2201      	movs	r2, #1
 800d9aa:	755a      	strb	r2, [r3, #21]
 800d9ac:	2301      	movs	r3, #1
 800d9ae:	e1c5      	b.n	800dd3c <f_lseek+0x440>
					} while (cl == pcl + 1);
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	3301      	adds	r3, #1
 800d9b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d9b6:	429a      	cmp	r2, r3
 800d9b8:	d0de      	beq.n	800d978 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800d9ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d9bc:	697b      	ldr	r3, [r7, #20]
 800d9be:	429a      	cmp	r2, r3
 800d9c0:	d809      	bhi.n	800d9d6 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800d9c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9c4:	1d1a      	adds	r2, r3, #4
 800d9c6:	627a      	str	r2, [r7, #36]	; 0x24
 800d9c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d9ca:	601a      	str	r2, [r3, #0]
 800d9cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9ce:	1d1a      	adds	r2, r3, #4
 800d9d0:	627a      	str	r2, [r7, #36]	; 0x24
 800d9d2:	693a      	ldr	r2, [r7, #16]
 800d9d4:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800d9d6:	68bb      	ldr	r3, [r7, #8]
 800d9d8:	69db      	ldr	r3, [r3, #28]
 800d9da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d9dc:	429a      	cmp	r2, r3
 800d9de:	d3c4      	bcc.n	800d96a <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d9e6:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800d9e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d9ea:	697b      	ldr	r3, [r7, #20]
 800d9ec:	429a      	cmp	r2, r3
 800d9ee:	d803      	bhi.n	800d9f8 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800d9f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9f2:	2200      	movs	r2, #0
 800d9f4:	601a      	str	r2, [r3, #0]
 800d9f6:	e19f      	b.n	800dd38 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800d9f8:	2311      	movs	r3, #17
 800d9fa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800d9fe:	e19b      	b.n	800dd38 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	68db      	ldr	r3, [r3, #12]
 800da04:	683a      	ldr	r2, [r7, #0]
 800da06:	429a      	cmp	r2, r3
 800da08:	d902      	bls.n	800da10 <f_lseek+0x114>
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	68db      	ldr	r3, [r3, #12]
 800da0e:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	683a      	ldr	r2, [r7, #0]
 800da14:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800da16:	683b      	ldr	r3, [r7, #0]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	f000 818d 	beq.w	800dd38 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800da1e:	683b      	ldr	r3, [r7, #0]
 800da20:	3b01      	subs	r3, #1
 800da22:	4619      	mov	r1, r3
 800da24:	6878      	ldr	r0, [r7, #4]
 800da26:	f7fe f839 	bl	800ba9c <clmt_clust>
 800da2a:	4602      	mov	r2, r0
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800da30:	68ba      	ldr	r2, [r7, #8]
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	69db      	ldr	r3, [r3, #28]
 800da36:	4619      	mov	r1, r3
 800da38:	4610      	mov	r0, r2
 800da3a:	f7fd fd23 	bl	800b484 <clust2sect>
 800da3e:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800da40:	69bb      	ldr	r3, [r7, #24]
 800da42:	2b00      	cmp	r3, #0
 800da44:	d104      	bne.n	800da50 <f_lseek+0x154>
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	2202      	movs	r2, #2
 800da4a:	755a      	strb	r2, [r3, #21]
 800da4c:	2302      	movs	r3, #2
 800da4e:	e175      	b.n	800dd3c <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800da50:	683b      	ldr	r3, [r7, #0]
 800da52:	3b01      	subs	r3, #1
 800da54:	68ba      	ldr	r2, [r7, #8]
 800da56:	8992      	ldrh	r2, [r2, #12]
 800da58:	fbb3 f3f2 	udiv	r3, r3, r2
 800da5c:	68ba      	ldr	r2, [r7, #8]
 800da5e:	8952      	ldrh	r2, [r2, #10]
 800da60:	3a01      	subs	r2, #1
 800da62:	4013      	ands	r3, r2
 800da64:	69ba      	ldr	r2, [r7, #24]
 800da66:	4413      	add	r3, r2
 800da68:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	699b      	ldr	r3, [r3, #24]
 800da6e:	68ba      	ldr	r2, [r7, #8]
 800da70:	8992      	ldrh	r2, [r2, #12]
 800da72:	fbb3 f1f2 	udiv	r1, r3, r2
 800da76:	fb01 f202 	mul.w	r2, r1, r2
 800da7a:	1a9b      	subs	r3, r3, r2
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	f000 815b 	beq.w	800dd38 <f_lseek+0x43c>
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	6a1b      	ldr	r3, [r3, #32]
 800da86:	69ba      	ldr	r2, [r7, #24]
 800da88:	429a      	cmp	r2, r3
 800da8a:	f000 8155 	beq.w	800dd38 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	7d1b      	ldrb	r3, [r3, #20]
 800da92:	b25b      	sxtb	r3, r3
 800da94:	2b00      	cmp	r3, #0
 800da96:	da18      	bge.n	800daca <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800da98:	68bb      	ldr	r3, [r7, #8]
 800da9a:	7858      	ldrb	r0, [r3, #1]
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	6a1a      	ldr	r2, [r3, #32]
 800daa6:	2301      	movs	r3, #1
 800daa8:	f7fd f960 	bl	800ad6c <disk_write>
 800daac:	4603      	mov	r3, r0
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d004      	beq.n	800dabc <f_lseek+0x1c0>
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	2201      	movs	r2, #1
 800dab6:	755a      	strb	r2, [r3, #21]
 800dab8:	2301      	movs	r3, #1
 800daba:	e13f      	b.n	800dd3c <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	7d1b      	ldrb	r3, [r3, #20]
 800dac0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dac4:	b2da      	uxtb	r2, r3
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800daca:	68bb      	ldr	r3, [r7, #8]
 800dacc:	7858      	ldrb	r0, [r3, #1]
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dad4:	2301      	movs	r3, #1
 800dad6:	69ba      	ldr	r2, [r7, #24]
 800dad8:	f7fd f928 	bl	800ad2c <disk_read>
 800dadc:	4603      	mov	r3, r0
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d004      	beq.n	800daec <f_lseek+0x1f0>
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	2201      	movs	r2, #1
 800dae6:	755a      	strb	r2, [r3, #21]
 800dae8:	2301      	movs	r3, #1
 800daea:	e127      	b.n	800dd3c <f_lseek+0x440>
#endif
					fp->sect = dsc;
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	69ba      	ldr	r2, [r7, #24]
 800daf0:	621a      	str	r2, [r3, #32]
 800daf2:	e121      	b.n	800dd38 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	68db      	ldr	r3, [r3, #12]
 800daf8:	683a      	ldr	r2, [r7, #0]
 800dafa:	429a      	cmp	r2, r3
 800dafc:	d908      	bls.n	800db10 <f_lseek+0x214>
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	7d1b      	ldrb	r3, [r3, #20]
 800db02:	f003 0302 	and.w	r3, r3, #2
 800db06:	2b00      	cmp	r3, #0
 800db08:	d102      	bne.n	800db10 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	68db      	ldr	r3, [r3, #12]
 800db0e:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	699b      	ldr	r3, [r3, #24]
 800db14:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800db16:	2300      	movs	r3, #0
 800db18:	637b      	str	r3, [r7, #52]	; 0x34
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800db1e:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800db20:	683b      	ldr	r3, [r7, #0]
 800db22:	2b00      	cmp	r3, #0
 800db24:	f000 80b5 	beq.w	800dc92 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800db28:	68bb      	ldr	r3, [r7, #8]
 800db2a:	895b      	ldrh	r3, [r3, #10]
 800db2c:	461a      	mov	r2, r3
 800db2e:	68bb      	ldr	r3, [r7, #8]
 800db30:	899b      	ldrh	r3, [r3, #12]
 800db32:	fb02 f303 	mul.w	r3, r2, r3
 800db36:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800db38:	6a3b      	ldr	r3, [r7, #32]
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d01b      	beq.n	800db76 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	1e5a      	subs	r2, r3, #1
 800db42:	69fb      	ldr	r3, [r7, #28]
 800db44:	fbb2 f2f3 	udiv	r2, r2, r3
 800db48:	6a3b      	ldr	r3, [r7, #32]
 800db4a:	1e59      	subs	r1, r3, #1
 800db4c:	69fb      	ldr	r3, [r7, #28]
 800db4e:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800db52:	429a      	cmp	r2, r3
 800db54:	d30f      	bcc.n	800db76 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800db56:	6a3b      	ldr	r3, [r7, #32]
 800db58:	1e5a      	subs	r2, r3, #1
 800db5a:	69fb      	ldr	r3, [r7, #28]
 800db5c:	425b      	negs	r3, r3
 800db5e:	401a      	ands	r2, r3
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	699b      	ldr	r3, [r3, #24]
 800db68:	683a      	ldr	r2, [r7, #0]
 800db6a:	1ad3      	subs	r3, r2, r3
 800db6c:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	69db      	ldr	r3, [r3, #28]
 800db72:	63bb      	str	r3, [r7, #56]	; 0x38
 800db74:	e022      	b.n	800dbbc <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	689b      	ldr	r3, [r3, #8]
 800db7a:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800db7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d119      	bne.n	800dbb6 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	2100      	movs	r1, #0
 800db86:	4618      	mov	r0, r3
 800db88:	f7fd fef0 	bl	800b96c <create_chain>
 800db8c:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800db8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db90:	2b01      	cmp	r3, #1
 800db92:	d104      	bne.n	800db9e <f_lseek+0x2a2>
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	2202      	movs	r2, #2
 800db98:	755a      	strb	r2, [r3, #21]
 800db9a:	2302      	movs	r3, #2
 800db9c:	e0ce      	b.n	800dd3c <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800db9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dba4:	d104      	bne.n	800dbb0 <f_lseek+0x2b4>
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	2201      	movs	r2, #1
 800dbaa:	755a      	strb	r2, [r3, #21]
 800dbac:	2301      	movs	r3, #1
 800dbae:	e0c5      	b.n	800dd3c <f_lseek+0x440>
					fp->obj.sclust = clst;
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dbb4:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dbba:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800dbbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d067      	beq.n	800dc92 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800dbc2:	e03a      	b.n	800dc3a <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800dbc4:	683a      	ldr	r2, [r7, #0]
 800dbc6:	69fb      	ldr	r3, [r7, #28]
 800dbc8:	1ad3      	subs	r3, r2, r3
 800dbca:	603b      	str	r3, [r7, #0]
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	699a      	ldr	r2, [r3, #24]
 800dbd0:	69fb      	ldr	r3, [r7, #28]
 800dbd2:	441a      	add	r2, r3
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	7d1b      	ldrb	r3, [r3, #20]
 800dbdc:	f003 0302 	and.w	r3, r3, #2
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d00b      	beq.n	800dbfc <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800dbe8:	4618      	mov	r0, r3
 800dbea:	f7fd febf 	bl	800b96c <create_chain>
 800dbee:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800dbf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d108      	bne.n	800dc08 <f_lseek+0x30c>
							ofs = 0; break;
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	603b      	str	r3, [r7, #0]
 800dbfa:	e022      	b.n	800dc42 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800dc00:	4618      	mov	r0, r3
 800dc02:	f7fd fc5e 	bl	800b4c2 <get_fat>
 800dc06:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dc08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc0e:	d104      	bne.n	800dc1a <f_lseek+0x31e>
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	2201      	movs	r2, #1
 800dc14:	755a      	strb	r2, [r3, #21]
 800dc16:	2301      	movs	r3, #1
 800dc18:	e090      	b.n	800dd3c <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800dc1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc1c:	2b01      	cmp	r3, #1
 800dc1e:	d904      	bls.n	800dc2a <f_lseek+0x32e>
 800dc20:	68bb      	ldr	r3, [r7, #8]
 800dc22:	69db      	ldr	r3, [r3, #28]
 800dc24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dc26:	429a      	cmp	r2, r3
 800dc28:	d304      	bcc.n	800dc34 <f_lseek+0x338>
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	2202      	movs	r2, #2
 800dc2e:	755a      	strb	r2, [r3, #21]
 800dc30:	2302      	movs	r3, #2
 800dc32:	e083      	b.n	800dd3c <f_lseek+0x440>
					fp->clust = clst;
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dc38:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800dc3a:	683a      	ldr	r2, [r7, #0]
 800dc3c:	69fb      	ldr	r3, [r7, #28]
 800dc3e:	429a      	cmp	r2, r3
 800dc40:	d8c0      	bhi.n	800dbc4 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	699a      	ldr	r2, [r3, #24]
 800dc46:	683b      	ldr	r3, [r7, #0]
 800dc48:	441a      	add	r2, r3
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800dc4e:	68bb      	ldr	r3, [r7, #8]
 800dc50:	899b      	ldrh	r3, [r3, #12]
 800dc52:	461a      	mov	r2, r3
 800dc54:	683b      	ldr	r3, [r7, #0]
 800dc56:	fbb3 f1f2 	udiv	r1, r3, r2
 800dc5a:	fb01 f202 	mul.w	r2, r1, r2
 800dc5e:	1a9b      	subs	r3, r3, r2
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d016      	beq.n	800dc92 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800dc64:	68bb      	ldr	r3, [r7, #8]
 800dc66:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800dc68:	4618      	mov	r0, r3
 800dc6a:	f7fd fc0b 	bl	800b484 <clust2sect>
 800dc6e:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800dc70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d104      	bne.n	800dc80 <f_lseek+0x384>
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	2202      	movs	r2, #2
 800dc7a:	755a      	strb	r2, [r3, #21]
 800dc7c:	2302      	movs	r3, #2
 800dc7e:	e05d      	b.n	800dd3c <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 800dc80:	68bb      	ldr	r3, [r7, #8]
 800dc82:	899b      	ldrh	r3, [r3, #12]
 800dc84:	461a      	mov	r2, r3
 800dc86:	683b      	ldr	r3, [r7, #0]
 800dc88:	fbb3 f3f2 	udiv	r3, r3, r2
 800dc8c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dc8e:	4413      	add	r3, r2
 800dc90:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	699a      	ldr	r2, [r3, #24]
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	68db      	ldr	r3, [r3, #12]
 800dc9a:	429a      	cmp	r2, r3
 800dc9c:	d90a      	bls.n	800dcb4 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	699a      	ldr	r2, [r3, #24]
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	7d1b      	ldrb	r3, [r3, #20]
 800dcaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dcae:	b2da      	uxtb	r2, r3
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	699b      	ldr	r3, [r3, #24]
 800dcb8:	68ba      	ldr	r2, [r7, #8]
 800dcba:	8992      	ldrh	r2, [r2, #12]
 800dcbc:	fbb3 f1f2 	udiv	r1, r3, r2
 800dcc0:	fb01 f202 	mul.w	r2, r1, r2
 800dcc4:	1a9b      	subs	r3, r3, r2
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d036      	beq.n	800dd38 <f_lseek+0x43c>
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	6a1b      	ldr	r3, [r3, #32]
 800dcce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dcd0:	429a      	cmp	r2, r3
 800dcd2:	d031      	beq.n	800dd38 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	7d1b      	ldrb	r3, [r3, #20]
 800dcd8:	b25b      	sxtb	r3, r3
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	da18      	bge.n	800dd10 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dcde:	68bb      	ldr	r3, [r7, #8]
 800dce0:	7858      	ldrb	r0, [r3, #1]
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	6a1a      	ldr	r2, [r3, #32]
 800dcec:	2301      	movs	r3, #1
 800dcee:	f7fd f83d 	bl	800ad6c <disk_write>
 800dcf2:	4603      	mov	r3, r0
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d004      	beq.n	800dd02 <f_lseek+0x406>
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	2201      	movs	r2, #1
 800dcfc:	755a      	strb	r2, [r3, #21]
 800dcfe:	2301      	movs	r3, #1
 800dd00:	e01c      	b.n	800dd3c <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	7d1b      	ldrb	r3, [r3, #20]
 800dd06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dd0a:	b2da      	uxtb	r2, r3
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800dd10:	68bb      	ldr	r3, [r7, #8]
 800dd12:	7858      	ldrb	r0, [r3, #1]
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dd1a:	2301      	movs	r3, #1
 800dd1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dd1e:	f7fd f805 	bl	800ad2c <disk_read>
 800dd22:	4603      	mov	r3, r0
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d004      	beq.n	800dd32 <f_lseek+0x436>
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	2201      	movs	r2, #1
 800dd2c:	755a      	strb	r2, [r3, #21]
 800dd2e:	2301      	movs	r3, #1
 800dd30:	e004      	b.n	800dd3c <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dd36:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800dd38:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800dd3c:	4618      	mov	r0, r3
 800dd3e:	3740      	adds	r7, #64	; 0x40
 800dd40:	46bd      	mov	sp, r7
 800dd42:	bd80      	pop	{r7, pc}

0800dd44 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800dd44:	b480      	push	{r7}
 800dd46:	b087      	sub	sp, #28
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	60f8      	str	r0, [r7, #12]
 800dd4c:	60b9      	str	r1, [r7, #8]
 800dd4e:	4613      	mov	r3, r2
 800dd50:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800dd52:	2301      	movs	r3, #1
 800dd54:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800dd56:	2300      	movs	r3, #0
 800dd58:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800dd5a:	4b1f      	ldr	r3, [pc, #124]	; (800ddd8 <FATFS_LinkDriverEx+0x94>)
 800dd5c:	7a5b      	ldrb	r3, [r3, #9]
 800dd5e:	b2db      	uxtb	r3, r3
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d131      	bne.n	800ddc8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800dd64:	4b1c      	ldr	r3, [pc, #112]	; (800ddd8 <FATFS_LinkDriverEx+0x94>)
 800dd66:	7a5b      	ldrb	r3, [r3, #9]
 800dd68:	b2db      	uxtb	r3, r3
 800dd6a:	461a      	mov	r2, r3
 800dd6c:	4b1a      	ldr	r3, [pc, #104]	; (800ddd8 <FATFS_LinkDriverEx+0x94>)
 800dd6e:	2100      	movs	r1, #0
 800dd70:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800dd72:	4b19      	ldr	r3, [pc, #100]	; (800ddd8 <FATFS_LinkDriverEx+0x94>)
 800dd74:	7a5b      	ldrb	r3, [r3, #9]
 800dd76:	b2db      	uxtb	r3, r3
 800dd78:	4a17      	ldr	r2, [pc, #92]	; (800ddd8 <FATFS_LinkDriverEx+0x94>)
 800dd7a:	009b      	lsls	r3, r3, #2
 800dd7c:	4413      	add	r3, r2
 800dd7e:	68fa      	ldr	r2, [r7, #12]
 800dd80:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800dd82:	4b15      	ldr	r3, [pc, #84]	; (800ddd8 <FATFS_LinkDriverEx+0x94>)
 800dd84:	7a5b      	ldrb	r3, [r3, #9]
 800dd86:	b2db      	uxtb	r3, r3
 800dd88:	461a      	mov	r2, r3
 800dd8a:	4b13      	ldr	r3, [pc, #76]	; (800ddd8 <FATFS_LinkDriverEx+0x94>)
 800dd8c:	4413      	add	r3, r2
 800dd8e:	79fa      	ldrb	r2, [r7, #7]
 800dd90:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800dd92:	4b11      	ldr	r3, [pc, #68]	; (800ddd8 <FATFS_LinkDriverEx+0x94>)
 800dd94:	7a5b      	ldrb	r3, [r3, #9]
 800dd96:	b2db      	uxtb	r3, r3
 800dd98:	1c5a      	adds	r2, r3, #1
 800dd9a:	b2d1      	uxtb	r1, r2
 800dd9c:	4a0e      	ldr	r2, [pc, #56]	; (800ddd8 <FATFS_LinkDriverEx+0x94>)
 800dd9e:	7251      	strb	r1, [r2, #9]
 800dda0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800dda2:	7dbb      	ldrb	r3, [r7, #22]
 800dda4:	3330      	adds	r3, #48	; 0x30
 800dda6:	b2da      	uxtb	r2, r3
 800dda8:	68bb      	ldr	r3, [r7, #8]
 800ddaa:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ddac:	68bb      	ldr	r3, [r7, #8]
 800ddae:	3301      	adds	r3, #1
 800ddb0:	223a      	movs	r2, #58	; 0x3a
 800ddb2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ddb4:	68bb      	ldr	r3, [r7, #8]
 800ddb6:	3302      	adds	r3, #2
 800ddb8:	222f      	movs	r2, #47	; 0x2f
 800ddba:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ddbc:	68bb      	ldr	r3, [r7, #8]
 800ddbe:	3303      	adds	r3, #3
 800ddc0:	2200      	movs	r2, #0
 800ddc2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ddc8:	7dfb      	ldrb	r3, [r7, #23]
}
 800ddca:	4618      	mov	r0, r3
 800ddcc:	371c      	adds	r7, #28
 800ddce:	46bd      	mov	sp, r7
 800ddd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd4:	4770      	bx	lr
 800ddd6:	bf00      	nop
 800ddd8:	20002e94 	.word	0x20002e94

0800dddc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b082      	sub	sp, #8
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
 800dde4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800dde6:	2200      	movs	r2, #0
 800dde8:	6839      	ldr	r1, [r7, #0]
 800ddea:	6878      	ldr	r0, [r7, #4]
 800ddec:	f7ff ffaa 	bl	800dd44 <FATFS_LinkDriverEx>
 800ddf0:	4603      	mov	r3, r0
}
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	3708      	adds	r7, #8
 800ddf6:	46bd      	mov	sp, r7
 800ddf8:	bd80      	pop	{r7, pc}
	...

0800ddfc <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800ddfc:	b480      	push	{r7}
 800ddfe:	b085      	sub	sp, #20
 800de00:	af00      	add	r7, sp, #0
 800de02:	4603      	mov	r3, r0
 800de04:	6039      	str	r1, [r7, #0]
 800de06:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800de08:	88fb      	ldrh	r3, [r7, #6]
 800de0a:	2b7f      	cmp	r3, #127	; 0x7f
 800de0c:	d802      	bhi.n	800de14 <ff_convert+0x18>
		c = chr;
 800de0e:	88fb      	ldrh	r3, [r7, #6]
 800de10:	81fb      	strh	r3, [r7, #14]
 800de12:	e025      	b.n	800de60 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800de14:	683b      	ldr	r3, [r7, #0]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d00b      	beq.n	800de32 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800de1a:	88fb      	ldrh	r3, [r7, #6]
 800de1c:	2bff      	cmp	r3, #255	; 0xff
 800de1e:	d805      	bhi.n	800de2c <ff_convert+0x30>
 800de20:	88fb      	ldrh	r3, [r7, #6]
 800de22:	3b80      	subs	r3, #128	; 0x80
 800de24:	4a12      	ldr	r2, [pc, #72]	; (800de70 <ff_convert+0x74>)
 800de26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800de2a:	e000      	b.n	800de2e <ff_convert+0x32>
 800de2c:	2300      	movs	r3, #0
 800de2e:	81fb      	strh	r3, [r7, #14]
 800de30:	e016      	b.n	800de60 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800de32:	2300      	movs	r3, #0
 800de34:	81fb      	strh	r3, [r7, #14]
 800de36:	e009      	b.n	800de4c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800de38:	89fb      	ldrh	r3, [r7, #14]
 800de3a:	4a0d      	ldr	r2, [pc, #52]	; (800de70 <ff_convert+0x74>)
 800de3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800de40:	88fa      	ldrh	r2, [r7, #6]
 800de42:	429a      	cmp	r2, r3
 800de44:	d006      	beq.n	800de54 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800de46:	89fb      	ldrh	r3, [r7, #14]
 800de48:	3301      	adds	r3, #1
 800de4a:	81fb      	strh	r3, [r7, #14]
 800de4c:	89fb      	ldrh	r3, [r7, #14]
 800de4e:	2b7f      	cmp	r3, #127	; 0x7f
 800de50:	d9f2      	bls.n	800de38 <ff_convert+0x3c>
 800de52:	e000      	b.n	800de56 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800de54:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800de56:	89fb      	ldrh	r3, [r7, #14]
 800de58:	3380      	adds	r3, #128	; 0x80
 800de5a:	b29b      	uxth	r3, r3
 800de5c:	b2db      	uxtb	r3, r3
 800de5e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800de60:	89fb      	ldrh	r3, [r7, #14]
}
 800de62:	4618      	mov	r0, r3
 800de64:	3714      	adds	r7, #20
 800de66:	46bd      	mov	sp, r7
 800de68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de6c:	4770      	bx	lr
 800de6e:	bf00      	nop
 800de70:	080117d0 	.word	0x080117d0

0800de74 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800de74:	b480      	push	{r7}
 800de76:	b087      	sub	sp, #28
 800de78:	af00      	add	r7, sp, #0
 800de7a:	4603      	mov	r3, r0
 800de7c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800de7e:	88fb      	ldrh	r3, [r7, #6]
 800de80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800de84:	d201      	bcs.n	800de8a <ff_wtoupper+0x16>
 800de86:	4b3e      	ldr	r3, [pc, #248]	; (800df80 <ff_wtoupper+0x10c>)
 800de88:	e000      	b.n	800de8c <ff_wtoupper+0x18>
 800de8a:	4b3e      	ldr	r3, [pc, #248]	; (800df84 <ff_wtoupper+0x110>)
 800de8c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800de8e:	697b      	ldr	r3, [r7, #20]
 800de90:	1c9a      	adds	r2, r3, #2
 800de92:	617a      	str	r2, [r7, #20]
 800de94:	881b      	ldrh	r3, [r3, #0]
 800de96:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800de98:	8a7b      	ldrh	r3, [r7, #18]
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d068      	beq.n	800df70 <ff_wtoupper+0xfc>
 800de9e:	88fa      	ldrh	r2, [r7, #6]
 800dea0:	8a7b      	ldrh	r3, [r7, #18]
 800dea2:	429a      	cmp	r2, r3
 800dea4:	d364      	bcc.n	800df70 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800dea6:	697b      	ldr	r3, [r7, #20]
 800dea8:	1c9a      	adds	r2, r3, #2
 800deaa:	617a      	str	r2, [r7, #20]
 800deac:	881b      	ldrh	r3, [r3, #0]
 800deae:	823b      	strh	r3, [r7, #16]
 800deb0:	8a3b      	ldrh	r3, [r7, #16]
 800deb2:	0a1b      	lsrs	r3, r3, #8
 800deb4:	81fb      	strh	r3, [r7, #14]
 800deb6:	8a3b      	ldrh	r3, [r7, #16]
 800deb8:	b2db      	uxtb	r3, r3
 800deba:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800debc:	88fa      	ldrh	r2, [r7, #6]
 800debe:	8a79      	ldrh	r1, [r7, #18]
 800dec0:	8a3b      	ldrh	r3, [r7, #16]
 800dec2:	440b      	add	r3, r1
 800dec4:	429a      	cmp	r2, r3
 800dec6:	da49      	bge.n	800df5c <ff_wtoupper+0xe8>
			switch (cmd) {
 800dec8:	89fb      	ldrh	r3, [r7, #14]
 800deca:	2b08      	cmp	r3, #8
 800decc:	d84f      	bhi.n	800df6e <ff_wtoupper+0xfa>
 800dece:	a201      	add	r2, pc, #4	; (adr r2, 800ded4 <ff_wtoupper+0x60>)
 800ded0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ded4:	0800def9 	.word	0x0800def9
 800ded8:	0800df0b 	.word	0x0800df0b
 800dedc:	0800df21 	.word	0x0800df21
 800dee0:	0800df29 	.word	0x0800df29
 800dee4:	0800df31 	.word	0x0800df31
 800dee8:	0800df39 	.word	0x0800df39
 800deec:	0800df41 	.word	0x0800df41
 800def0:	0800df49 	.word	0x0800df49
 800def4:	0800df51 	.word	0x0800df51
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800def8:	88fa      	ldrh	r2, [r7, #6]
 800defa:	8a7b      	ldrh	r3, [r7, #18]
 800defc:	1ad3      	subs	r3, r2, r3
 800defe:	005b      	lsls	r3, r3, #1
 800df00:	697a      	ldr	r2, [r7, #20]
 800df02:	4413      	add	r3, r2
 800df04:	881b      	ldrh	r3, [r3, #0]
 800df06:	80fb      	strh	r3, [r7, #6]
 800df08:	e027      	b.n	800df5a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800df0a:	88fa      	ldrh	r2, [r7, #6]
 800df0c:	8a7b      	ldrh	r3, [r7, #18]
 800df0e:	1ad3      	subs	r3, r2, r3
 800df10:	b29b      	uxth	r3, r3
 800df12:	f003 0301 	and.w	r3, r3, #1
 800df16:	b29b      	uxth	r3, r3
 800df18:	88fa      	ldrh	r2, [r7, #6]
 800df1a:	1ad3      	subs	r3, r2, r3
 800df1c:	80fb      	strh	r3, [r7, #6]
 800df1e:	e01c      	b.n	800df5a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800df20:	88fb      	ldrh	r3, [r7, #6]
 800df22:	3b10      	subs	r3, #16
 800df24:	80fb      	strh	r3, [r7, #6]
 800df26:	e018      	b.n	800df5a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800df28:	88fb      	ldrh	r3, [r7, #6]
 800df2a:	3b20      	subs	r3, #32
 800df2c:	80fb      	strh	r3, [r7, #6]
 800df2e:	e014      	b.n	800df5a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800df30:	88fb      	ldrh	r3, [r7, #6]
 800df32:	3b30      	subs	r3, #48	; 0x30
 800df34:	80fb      	strh	r3, [r7, #6]
 800df36:	e010      	b.n	800df5a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800df38:	88fb      	ldrh	r3, [r7, #6]
 800df3a:	3b1a      	subs	r3, #26
 800df3c:	80fb      	strh	r3, [r7, #6]
 800df3e:	e00c      	b.n	800df5a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800df40:	88fb      	ldrh	r3, [r7, #6]
 800df42:	3308      	adds	r3, #8
 800df44:	80fb      	strh	r3, [r7, #6]
 800df46:	e008      	b.n	800df5a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800df48:	88fb      	ldrh	r3, [r7, #6]
 800df4a:	3b50      	subs	r3, #80	; 0x50
 800df4c:	80fb      	strh	r3, [r7, #6]
 800df4e:	e004      	b.n	800df5a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800df50:	88fb      	ldrh	r3, [r7, #6]
 800df52:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800df56:	80fb      	strh	r3, [r7, #6]
 800df58:	bf00      	nop
			}
			break;
 800df5a:	e008      	b.n	800df6e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800df5c:	89fb      	ldrh	r3, [r7, #14]
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d195      	bne.n	800de8e <ff_wtoupper+0x1a>
 800df62:	8a3b      	ldrh	r3, [r7, #16]
 800df64:	005b      	lsls	r3, r3, #1
 800df66:	697a      	ldr	r2, [r7, #20]
 800df68:	4413      	add	r3, r2
 800df6a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800df6c:	e78f      	b.n	800de8e <ff_wtoupper+0x1a>
			break;
 800df6e:	bf00      	nop
	}

	return chr;
 800df70:	88fb      	ldrh	r3, [r7, #6]
}
 800df72:	4618      	mov	r0, r3
 800df74:	371c      	adds	r7, #28
 800df76:	46bd      	mov	sp, r7
 800df78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df7c:	4770      	bx	lr
 800df7e:	bf00      	nop
 800df80:	080118d0 	.word	0x080118d0
 800df84:	08011ac4 	.word	0x08011ac4

0800df88 <atoi>:
 800df88:	220a      	movs	r2, #10
 800df8a:	2100      	movs	r1, #0
 800df8c:	f000 b8d8 	b.w	800e140 <strtol>

0800df90 <gcvt>:
 800df90:	b530      	push	{r4, r5, lr}
 800df92:	2200      	movs	r2, #0
 800df94:	b085      	sub	sp, #20
 800df96:	460c      	mov	r4, r1
 800df98:	4605      	mov	r5, r0
 800df9a:	2300      	movs	r3, #0
 800df9c:	ec51 0b10 	vmov	r0, r1, d0
 800dfa0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800dfa4:	f7f2 fdba 	bl	8000b1c <__aeabi_dcmplt>
 800dfa8:	ed9d 0b02 	vldr	d0, [sp, #8]
 800dfac:	4622      	mov	r2, r4
 800dfae:	b118      	cbz	r0, 800dfb8 <gcvt+0x28>
 800dfb0:	232d      	movs	r3, #45	; 0x2d
 800dfb2:	f802 3b01 	strb.w	r3, [r2], #1
 800dfb6:	3d01      	subs	r5, #1
 800dfb8:	2300      	movs	r3, #0
 800dfba:	4806      	ldr	r0, [pc, #24]	; (800dfd4 <gcvt+0x44>)
 800dfbc:	9300      	str	r3, [sp, #0]
 800dfbe:	4629      	mov	r1, r5
 800dfc0:	2367      	movs	r3, #103	; 0x67
 800dfc2:	6800      	ldr	r0, [r0, #0]
 800dfc4:	f000 f940 	bl	800e248 <_gcvt>
 800dfc8:	2800      	cmp	r0, #0
 800dfca:	bf14      	ite	ne
 800dfcc:	4620      	movne	r0, r4
 800dfce:	2000      	moveq	r0, #0
 800dfd0:	b005      	add	sp, #20
 800dfd2:	bd30      	pop	{r4, r5, pc}
 800dfd4:	2000003c 	.word	0x2000003c

0800dfd8 <__errno>:
 800dfd8:	4b01      	ldr	r3, [pc, #4]	; (800dfe0 <__errno+0x8>)
 800dfda:	6818      	ldr	r0, [r3, #0]
 800dfdc:	4770      	bx	lr
 800dfde:	bf00      	nop
 800dfe0:	2000003c 	.word	0x2000003c

0800dfe4 <__libc_init_array>:
 800dfe4:	b570      	push	{r4, r5, r6, lr}
 800dfe6:	4d0d      	ldr	r5, [pc, #52]	; (800e01c <__libc_init_array+0x38>)
 800dfe8:	4c0d      	ldr	r4, [pc, #52]	; (800e020 <__libc_init_array+0x3c>)
 800dfea:	1b64      	subs	r4, r4, r5
 800dfec:	10a4      	asrs	r4, r4, #2
 800dfee:	2600      	movs	r6, #0
 800dff0:	42a6      	cmp	r6, r4
 800dff2:	d109      	bne.n	800e008 <__libc_init_array+0x24>
 800dff4:	4d0b      	ldr	r5, [pc, #44]	; (800e024 <__libc_init_array+0x40>)
 800dff6:	4c0c      	ldr	r4, [pc, #48]	; (800e028 <__libc_init_array+0x44>)
 800dff8:	f003 fb44 	bl	8011684 <_init>
 800dffc:	1b64      	subs	r4, r4, r5
 800dffe:	10a4      	asrs	r4, r4, #2
 800e000:	2600      	movs	r6, #0
 800e002:	42a6      	cmp	r6, r4
 800e004:	d105      	bne.n	800e012 <__libc_init_array+0x2e>
 800e006:	bd70      	pop	{r4, r5, r6, pc}
 800e008:	f855 3b04 	ldr.w	r3, [r5], #4
 800e00c:	4798      	blx	r3
 800e00e:	3601      	adds	r6, #1
 800e010:	e7ee      	b.n	800dff0 <__libc_init_array+0xc>
 800e012:	f855 3b04 	ldr.w	r3, [r5], #4
 800e016:	4798      	blx	r3
 800e018:	3601      	adds	r6, #1
 800e01a:	e7f2      	b.n	800e002 <__libc_init_array+0x1e>
 800e01c:	08011f80 	.word	0x08011f80
 800e020:	08011f80 	.word	0x08011f80
 800e024:	08011f80 	.word	0x08011f80
 800e028:	08011f84 	.word	0x08011f84

0800e02c <memset>:
 800e02c:	4402      	add	r2, r0
 800e02e:	4603      	mov	r3, r0
 800e030:	4293      	cmp	r3, r2
 800e032:	d100      	bne.n	800e036 <memset+0xa>
 800e034:	4770      	bx	lr
 800e036:	f803 1b01 	strb.w	r1, [r3], #1
 800e03a:	e7f9      	b.n	800e030 <memset+0x4>

0800e03c <_strtol_l.constprop.0>:
 800e03c:	2b01      	cmp	r3, #1
 800e03e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e042:	d001      	beq.n	800e048 <_strtol_l.constprop.0+0xc>
 800e044:	2b24      	cmp	r3, #36	; 0x24
 800e046:	d906      	bls.n	800e056 <_strtol_l.constprop.0+0x1a>
 800e048:	f7ff ffc6 	bl	800dfd8 <__errno>
 800e04c:	2316      	movs	r3, #22
 800e04e:	6003      	str	r3, [r0, #0]
 800e050:	2000      	movs	r0, #0
 800e052:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e056:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800e13c <_strtol_l.constprop.0+0x100>
 800e05a:	460d      	mov	r5, r1
 800e05c:	462e      	mov	r6, r5
 800e05e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e062:	f814 700c 	ldrb.w	r7, [r4, ip]
 800e066:	f017 0708 	ands.w	r7, r7, #8
 800e06a:	d1f7      	bne.n	800e05c <_strtol_l.constprop.0+0x20>
 800e06c:	2c2d      	cmp	r4, #45	; 0x2d
 800e06e:	d132      	bne.n	800e0d6 <_strtol_l.constprop.0+0x9a>
 800e070:	782c      	ldrb	r4, [r5, #0]
 800e072:	2701      	movs	r7, #1
 800e074:	1cb5      	adds	r5, r6, #2
 800e076:	2b00      	cmp	r3, #0
 800e078:	d05b      	beq.n	800e132 <_strtol_l.constprop.0+0xf6>
 800e07a:	2b10      	cmp	r3, #16
 800e07c:	d109      	bne.n	800e092 <_strtol_l.constprop.0+0x56>
 800e07e:	2c30      	cmp	r4, #48	; 0x30
 800e080:	d107      	bne.n	800e092 <_strtol_l.constprop.0+0x56>
 800e082:	782c      	ldrb	r4, [r5, #0]
 800e084:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800e088:	2c58      	cmp	r4, #88	; 0x58
 800e08a:	d14d      	bne.n	800e128 <_strtol_l.constprop.0+0xec>
 800e08c:	786c      	ldrb	r4, [r5, #1]
 800e08e:	2310      	movs	r3, #16
 800e090:	3502      	adds	r5, #2
 800e092:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800e096:	f108 38ff 	add.w	r8, r8, #4294967295
 800e09a:	f04f 0c00 	mov.w	ip, #0
 800e09e:	fbb8 f9f3 	udiv	r9, r8, r3
 800e0a2:	4666      	mov	r6, ip
 800e0a4:	fb03 8a19 	mls	sl, r3, r9, r8
 800e0a8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800e0ac:	f1be 0f09 	cmp.w	lr, #9
 800e0b0:	d816      	bhi.n	800e0e0 <_strtol_l.constprop.0+0xa4>
 800e0b2:	4674      	mov	r4, lr
 800e0b4:	42a3      	cmp	r3, r4
 800e0b6:	dd24      	ble.n	800e102 <_strtol_l.constprop.0+0xc6>
 800e0b8:	f1bc 0f00 	cmp.w	ip, #0
 800e0bc:	db1e      	blt.n	800e0fc <_strtol_l.constprop.0+0xc0>
 800e0be:	45b1      	cmp	r9, r6
 800e0c0:	d31c      	bcc.n	800e0fc <_strtol_l.constprop.0+0xc0>
 800e0c2:	d101      	bne.n	800e0c8 <_strtol_l.constprop.0+0x8c>
 800e0c4:	45a2      	cmp	sl, r4
 800e0c6:	db19      	blt.n	800e0fc <_strtol_l.constprop.0+0xc0>
 800e0c8:	fb06 4603 	mla	r6, r6, r3, r4
 800e0cc:	f04f 0c01 	mov.w	ip, #1
 800e0d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e0d4:	e7e8      	b.n	800e0a8 <_strtol_l.constprop.0+0x6c>
 800e0d6:	2c2b      	cmp	r4, #43	; 0x2b
 800e0d8:	bf04      	itt	eq
 800e0da:	782c      	ldrbeq	r4, [r5, #0]
 800e0dc:	1cb5      	addeq	r5, r6, #2
 800e0de:	e7ca      	b.n	800e076 <_strtol_l.constprop.0+0x3a>
 800e0e0:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800e0e4:	f1be 0f19 	cmp.w	lr, #25
 800e0e8:	d801      	bhi.n	800e0ee <_strtol_l.constprop.0+0xb2>
 800e0ea:	3c37      	subs	r4, #55	; 0x37
 800e0ec:	e7e2      	b.n	800e0b4 <_strtol_l.constprop.0+0x78>
 800e0ee:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800e0f2:	f1be 0f19 	cmp.w	lr, #25
 800e0f6:	d804      	bhi.n	800e102 <_strtol_l.constprop.0+0xc6>
 800e0f8:	3c57      	subs	r4, #87	; 0x57
 800e0fa:	e7db      	b.n	800e0b4 <_strtol_l.constprop.0+0x78>
 800e0fc:	f04f 3cff 	mov.w	ip, #4294967295
 800e100:	e7e6      	b.n	800e0d0 <_strtol_l.constprop.0+0x94>
 800e102:	f1bc 0f00 	cmp.w	ip, #0
 800e106:	da05      	bge.n	800e114 <_strtol_l.constprop.0+0xd8>
 800e108:	2322      	movs	r3, #34	; 0x22
 800e10a:	6003      	str	r3, [r0, #0]
 800e10c:	4646      	mov	r6, r8
 800e10e:	b942      	cbnz	r2, 800e122 <_strtol_l.constprop.0+0xe6>
 800e110:	4630      	mov	r0, r6
 800e112:	e79e      	b.n	800e052 <_strtol_l.constprop.0+0x16>
 800e114:	b107      	cbz	r7, 800e118 <_strtol_l.constprop.0+0xdc>
 800e116:	4276      	negs	r6, r6
 800e118:	2a00      	cmp	r2, #0
 800e11a:	d0f9      	beq.n	800e110 <_strtol_l.constprop.0+0xd4>
 800e11c:	f1bc 0f00 	cmp.w	ip, #0
 800e120:	d000      	beq.n	800e124 <_strtol_l.constprop.0+0xe8>
 800e122:	1e69      	subs	r1, r5, #1
 800e124:	6011      	str	r1, [r2, #0]
 800e126:	e7f3      	b.n	800e110 <_strtol_l.constprop.0+0xd4>
 800e128:	2430      	movs	r4, #48	; 0x30
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d1b1      	bne.n	800e092 <_strtol_l.constprop.0+0x56>
 800e12e:	2308      	movs	r3, #8
 800e130:	e7af      	b.n	800e092 <_strtol_l.constprop.0+0x56>
 800e132:	2c30      	cmp	r4, #48	; 0x30
 800e134:	d0a5      	beq.n	800e082 <_strtol_l.constprop.0+0x46>
 800e136:	230a      	movs	r3, #10
 800e138:	e7ab      	b.n	800e092 <_strtol_l.constprop.0+0x56>
 800e13a:	bf00      	nop
 800e13c:	08011b85 	.word	0x08011b85

0800e140 <strtol>:
 800e140:	4613      	mov	r3, r2
 800e142:	460a      	mov	r2, r1
 800e144:	4601      	mov	r1, r0
 800e146:	4802      	ldr	r0, [pc, #8]	; (800e150 <strtol+0x10>)
 800e148:	6800      	ldr	r0, [r0, #0]
 800e14a:	f7ff bf77 	b.w	800e03c <_strtol_l.constprop.0>
 800e14e:	bf00      	nop
 800e150:	2000003c 	.word	0x2000003c

0800e154 <print_e>:
 800e154:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e156:	b087      	sub	sp, #28
 800e158:	ec43 2b10 	vmov	d0, r2, r3
 800e15c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800e15e:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 800e162:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800e164:	ab04      	add	r3, sp, #16
 800e166:	9301      	str	r3, [sp, #4]
 800e168:	ab03      	add	r3, sp, #12
 800e16a:	9300      	str	r3, [sp, #0]
 800e16c:	1c62      	adds	r2, r4, #1
 800e16e:	ab05      	add	r3, sp, #20
 800e170:	460f      	mov	r7, r1
 800e172:	2102      	movs	r1, #2
 800e174:	f000 fe38 	bl	800ede8 <_dtoa_r>
 800e178:	9a05      	ldr	r2, [sp, #20]
 800e17a:	f242 730f 	movw	r3, #9999	; 0x270f
 800e17e:	429a      	cmp	r2, r3
 800e180:	d105      	bne.n	800e18e <print_e+0x3a>
 800e182:	4601      	mov	r1, r0
 800e184:	4638      	mov	r0, r7
 800e186:	f000 fd7b 	bl	800ec80 <strcpy>
 800e18a:	b007      	add	sp, #28
 800e18c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e18e:	463b      	mov	r3, r7
 800e190:	7801      	ldrb	r1, [r0, #0]
 800e192:	f803 1b01 	strb.w	r1, [r3], #1
 800e196:	2c00      	cmp	r4, #0
 800e198:	bfc8      	it	gt
 800e19a:	2501      	movgt	r5, #1
 800e19c:	212e      	movs	r1, #46	; 0x2e
 800e19e:	f810 7f01 	ldrb.w	r7, [r0, #1]!
 800e1a2:	b10f      	cbz	r7, 800e1a8 <print_e+0x54>
 800e1a4:	2c00      	cmp	r4, #0
 800e1a6:	dc37      	bgt.n	800e218 <print_e+0xc4>
 800e1a8:	2e67      	cmp	r6, #103	; 0x67
 800e1aa:	d046      	beq.n	800e23a <print_e+0xe6>
 800e1ac:	2e47      	cmp	r6, #71	; 0x47
 800e1ae:	d046      	beq.n	800e23e <print_e+0xea>
 800e1b0:	212e      	movs	r1, #46	; 0x2e
 800e1b2:	2030      	movs	r0, #48	; 0x30
 800e1b4:	2c00      	cmp	r4, #0
 800e1b6:	dc38      	bgt.n	800e22a <print_e+0xd6>
 800e1b8:	1e51      	subs	r1, r2, #1
 800e1ba:	2900      	cmp	r1, #0
 800e1bc:	bfb8      	it	lt
 800e1be:	f1c2 0201 	rsblt	r2, r2, #1
 800e1c2:	4618      	mov	r0, r3
 800e1c4:	9105      	str	r1, [sp, #20]
 800e1c6:	bfac      	ite	ge
 800e1c8:	222b      	movge	r2, #43	; 0x2b
 800e1ca:	9205      	strlt	r2, [sp, #20]
 800e1cc:	f800 6b02 	strb.w	r6, [r0], #2
 800e1d0:	bfa8      	it	ge
 800e1d2:	705a      	strbge	r2, [r3, #1]
 800e1d4:	9a05      	ldr	r2, [sp, #20]
 800e1d6:	bfbc      	itt	lt
 800e1d8:	212d      	movlt	r1, #45	; 0x2d
 800e1da:	7059      	strblt	r1, [r3, #1]
 800e1dc:	2a63      	cmp	r2, #99	; 0x63
 800e1de:	dd0b      	ble.n	800e1f8 <print_e+0xa4>
 800e1e0:	2164      	movs	r1, #100	; 0x64
 800e1e2:	fb92 f1f1 	sdiv	r1, r2, r1
 800e1e6:	f101 0430 	add.w	r4, r1, #48	; 0x30
 800e1ea:	1cd8      	adds	r0, r3, #3
 800e1ec:	709c      	strb	r4, [r3, #2]
 800e1ee:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800e1f2:	fb03 2201 	mla	r2, r3, r1, r2
 800e1f6:	9205      	str	r2, [sp, #20]
 800e1f8:	9b05      	ldr	r3, [sp, #20]
 800e1fa:	220a      	movs	r2, #10
 800e1fc:	fb93 f2f2 	sdiv	r2, r3, r2
 800e200:	f102 0130 	add.w	r1, r2, #48	; 0x30
 800e204:	7001      	strb	r1, [r0, #0]
 800e206:	f06f 0109 	mvn.w	r1, #9
 800e20a:	fb01 3302 	mla	r3, r1, r2, r3
 800e20e:	3330      	adds	r3, #48	; 0x30
 800e210:	7043      	strb	r3, [r0, #1]
 800e212:	2300      	movs	r3, #0
 800e214:	7083      	strb	r3, [r0, #2]
 800e216:	e7b8      	b.n	800e18a <print_e+0x36>
 800e218:	b10d      	cbz	r5, 800e21e <print_e+0xca>
 800e21a:	f803 1b01 	strb.w	r1, [r3], #1
 800e21e:	7805      	ldrb	r5, [r0, #0]
 800e220:	f803 5b01 	strb.w	r5, [r3], #1
 800e224:	3c01      	subs	r4, #1
 800e226:	2500      	movs	r5, #0
 800e228:	e7b9      	b.n	800e19e <print_e+0x4a>
 800e22a:	b10d      	cbz	r5, 800e230 <print_e+0xdc>
 800e22c:	f803 1b01 	strb.w	r1, [r3], #1
 800e230:	f803 0b01 	strb.w	r0, [r3], #1
 800e234:	3c01      	subs	r4, #1
 800e236:	2500      	movs	r5, #0
 800e238:	e7bc      	b.n	800e1b4 <print_e+0x60>
 800e23a:	2665      	movs	r6, #101	; 0x65
 800e23c:	e7bc      	b.n	800e1b8 <print_e+0x64>
 800e23e:	2645      	movs	r6, #69	; 0x45
 800e240:	e7ba      	b.n	800e1b8 <print_e+0x64>
 800e242:	0000      	movs	r0, r0
 800e244:	0000      	movs	r0, r0
	...

0800e248 <_gcvt>:
 800e248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e24c:	ec55 4b10 	vmov	r4, r5, d0
 800e250:	b088      	sub	sp, #32
 800e252:	4681      	mov	r9, r0
 800e254:	4688      	mov	r8, r1
 800e256:	4616      	mov	r6, r2
 800e258:	469a      	mov	sl, r3
 800e25a:	ee10 0a10 	vmov	r0, s0
 800e25e:	2200      	movs	r2, #0
 800e260:	2300      	movs	r3, #0
 800e262:	4629      	mov	r1, r5
 800e264:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800e266:	f7f2 fc59 	bl	8000b1c <__aeabi_dcmplt>
 800e26a:	b110      	cbz	r0, 800e272 <_gcvt+0x2a>
 800e26c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800e270:	461d      	mov	r5, r3
 800e272:	2200      	movs	r2, #0
 800e274:	2300      	movs	r3, #0
 800e276:	4620      	mov	r0, r4
 800e278:	4629      	mov	r1, r5
 800e27a:	f7f2 fc45 	bl	8000b08 <__aeabi_dcmpeq>
 800e27e:	b138      	cbz	r0, 800e290 <_gcvt+0x48>
 800e280:	2330      	movs	r3, #48	; 0x30
 800e282:	7033      	strb	r3, [r6, #0]
 800e284:	2300      	movs	r3, #0
 800e286:	7073      	strb	r3, [r6, #1]
 800e288:	4630      	mov	r0, r6
 800e28a:	b008      	add	sp, #32
 800e28c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e290:	a34b      	add	r3, pc, #300	; (adr r3, 800e3c0 <_gcvt+0x178>)
 800e292:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e296:	4620      	mov	r0, r4
 800e298:	4629      	mov	r1, r5
 800e29a:	f7f2 fc49 	bl	8000b30 <__aeabi_dcmple>
 800e29e:	b158      	cbz	r0, 800e2b8 <_gcvt+0x70>
 800e2a0:	f108 31ff 	add.w	r1, r8, #4294967295
 800e2a4:	9100      	str	r1, [sp, #0]
 800e2a6:	e9cd a701 	strd	sl, r7, [sp, #4]
 800e2aa:	4622      	mov	r2, r4
 800e2ac:	462b      	mov	r3, r5
 800e2ae:	4631      	mov	r1, r6
 800e2b0:	4648      	mov	r0, r9
 800e2b2:	f7ff ff4f 	bl	800e154 <print_e>
 800e2b6:	e7e7      	b.n	800e288 <_gcvt+0x40>
 800e2b8:	4640      	mov	r0, r8
 800e2ba:	f000 fc09 	bl	800ead0 <_mprec_log10>
 800e2be:	4622      	mov	r2, r4
 800e2c0:	ec51 0b10 	vmov	r0, r1, d0
 800e2c4:	462b      	mov	r3, r5
 800e2c6:	f7f2 fc33 	bl	8000b30 <__aeabi_dcmple>
 800e2ca:	2800      	cmp	r0, #0
 800e2cc:	d1e8      	bne.n	800e2a0 <_gcvt+0x58>
 800e2ce:	ab07      	add	r3, sp, #28
 800e2d0:	9301      	str	r3, [sp, #4]
 800e2d2:	ab06      	add	r3, sp, #24
 800e2d4:	9300      	str	r3, [sp, #0]
 800e2d6:	4642      	mov	r2, r8
 800e2d8:	ab05      	add	r3, sp, #20
 800e2da:	ec45 4b10 	vmov	d0, r4, r5
 800e2de:	2102      	movs	r1, #2
 800e2e0:	4648      	mov	r0, r9
 800e2e2:	f000 fd81 	bl	800ede8 <_dtoa_r>
 800e2e6:	9a05      	ldr	r2, [sp, #20]
 800e2e8:	f242 730f 	movw	r3, #9999	; 0x270f
 800e2ec:	429a      	cmp	r2, r3
 800e2ee:	d00e      	beq.n	800e30e <_gcvt+0xc6>
 800e2f0:	4633      	mov	r3, r6
 800e2f2:	44b0      	add	r8, r6
 800e2f4:	4605      	mov	r5, r0
 800e2f6:	f810 1b01 	ldrb.w	r1, [r0], #1
 800e2fa:	9c05      	ldr	r4, [sp, #20]
 800e2fc:	eba8 0203 	sub.w	r2, r8, r3
 800e300:	b109      	cbz	r1, 800e306 <_gcvt+0xbe>
 800e302:	2c00      	cmp	r4, #0
 800e304:	dc08      	bgt.n	800e318 <_gcvt+0xd0>
 800e306:	2100      	movs	r1, #0
 800e308:	f04f 0c30 	mov.w	ip, #48	; 0x30
 800e30c:	e00d      	b.n	800e32a <_gcvt+0xe2>
 800e30e:	4601      	mov	r1, r0
 800e310:	4630      	mov	r0, r6
 800e312:	f000 fcb5 	bl	800ec80 <strcpy>
 800e316:	e7b7      	b.n	800e288 <_gcvt+0x40>
 800e318:	3c01      	subs	r4, #1
 800e31a:	f803 1b01 	strb.w	r1, [r3], #1
 800e31e:	9405      	str	r4, [sp, #20]
 800e320:	e7e8      	b.n	800e2f4 <_gcvt+0xac>
 800e322:	f803 cb01 	strb.w	ip, [r3], #1
 800e326:	3a01      	subs	r2, #1
 800e328:	2101      	movs	r1, #1
 800e32a:	2c00      	cmp	r4, #0
 800e32c:	4620      	mov	r0, r4
 800e32e:	dc2a      	bgt.n	800e386 <_gcvt+0x13e>
 800e330:	b101      	cbz	r1, 800e334 <_gcvt+0xec>
 800e332:	9405      	str	r4, [sp, #20]
 800e334:	b90f      	cbnz	r7, 800e33a <_gcvt+0xf2>
 800e336:	7829      	ldrb	r1, [r5, #0]
 800e338:	b311      	cbz	r1, 800e380 <_gcvt+0x138>
 800e33a:	42b3      	cmp	r3, r6
 800e33c:	bf04      	itt	eq
 800e33e:	2130      	moveq	r1, #48	; 0x30
 800e340:	f803 1b01 	strbeq.w	r1, [r3], #1
 800e344:	212e      	movs	r1, #46	; 0x2e
 800e346:	7019      	strb	r1, [r3, #0]
 800e348:	9905      	ldr	r1, [sp, #20]
 800e34a:	4618      	mov	r0, r3
 800e34c:	2400      	movs	r4, #0
 800e34e:	eba1 0c03 	sub.w	ip, r1, r3
 800e352:	f04f 0e30 	mov.w	lr, #48	; 0x30
 800e356:	eb1c 0f00 	cmn.w	ip, r0
 800e35a:	d41c      	bmi.n	800e396 <_gcvt+0x14e>
 800e35c:	2900      	cmp	r1, #0
 800e35e:	f1c1 0000 	rsb	r0, r1, #0
 800e362:	bfc8      	it	gt
 800e364:	2000      	movgt	r0, #0
 800e366:	f100 0c01 	add.w	ip, r0, #1
 800e36a:	4463      	add	r3, ip
 800e36c:	4401      	add	r1, r0
 800e36e:	b104      	cbz	r4, 800e372 <_gcvt+0x12a>
 800e370:	9105      	str	r1, [sp, #20]
 800e372:	1e69      	subs	r1, r5, #1
 800e374:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e378:	b108      	cbz	r0, 800e37e <_gcvt+0x136>
 800e37a:	2a00      	cmp	r2, #0
 800e37c:	dc0f      	bgt.n	800e39e <_gcvt+0x156>
 800e37e:	b9df      	cbnz	r7, 800e3b8 <_gcvt+0x170>
 800e380:	2200      	movs	r2, #0
 800e382:	701a      	strb	r2, [r3, #0]
 800e384:	e780      	b.n	800e288 <_gcvt+0x40>
 800e386:	2a00      	cmp	r2, #0
 800e388:	f104 34ff 	add.w	r4, r4, #4294967295
 800e38c:	dcc9      	bgt.n	800e322 <_gcvt+0xda>
 800e38e:	2900      	cmp	r1, #0
 800e390:	d0d0      	beq.n	800e334 <_gcvt+0xec>
 800e392:	9005      	str	r0, [sp, #20]
 800e394:	e7ce      	b.n	800e334 <_gcvt+0xec>
 800e396:	f800 ef01 	strb.w	lr, [r0, #1]!
 800e39a:	2401      	movs	r4, #1
 800e39c:	e7db      	b.n	800e356 <_gcvt+0x10e>
 800e39e:	f803 0b01 	strb.w	r0, [r3], #1
 800e3a2:	3a01      	subs	r2, #1
 800e3a4:	e7e6      	b.n	800e374 <_gcvt+0x12c>
 800e3a6:	f801 5b01 	strb.w	r5, [r1], #1
 800e3aa:	1a60      	subs	r0, r4, r1
 800e3ac:	2800      	cmp	r0, #0
 800e3ae:	dcfa      	bgt.n	800e3a6 <_gcvt+0x15e>
 800e3b0:	2a00      	cmp	r2, #0
 800e3b2:	bfa8      	it	ge
 800e3b4:	189b      	addge	r3, r3, r2
 800e3b6:	e7e3      	b.n	800e380 <_gcvt+0x138>
 800e3b8:	4619      	mov	r1, r3
 800e3ba:	189c      	adds	r4, r3, r2
 800e3bc:	2530      	movs	r5, #48	; 0x30
 800e3be:	e7f4      	b.n	800e3aa <_gcvt+0x162>
 800e3c0:	eb1c432d 	.word	0xeb1c432d
 800e3c4:	3f1a36e2 	.word	0x3f1a36e2

0800e3c8 <_Balloc>:
 800e3c8:	b570      	push	{r4, r5, r6, lr}
 800e3ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e3cc:	4604      	mov	r4, r0
 800e3ce:	460d      	mov	r5, r1
 800e3d0:	b976      	cbnz	r6, 800e3f0 <_Balloc+0x28>
 800e3d2:	2010      	movs	r0, #16
 800e3d4:	f001 fb08 	bl	800f9e8 <malloc>
 800e3d8:	4602      	mov	r2, r0
 800e3da:	6260      	str	r0, [r4, #36]	; 0x24
 800e3dc:	b920      	cbnz	r0, 800e3e8 <_Balloc+0x20>
 800e3de:	4b18      	ldr	r3, [pc, #96]	; (800e440 <_Balloc+0x78>)
 800e3e0:	4818      	ldr	r0, [pc, #96]	; (800e444 <_Balloc+0x7c>)
 800e3e2:	2166      	movs	r1, #102	; 0x66
 800e3e4:	f000 fc54 	bl	800ec90 <__assert_func>
 800e3e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e3ec:	6006      	str	r6, [r0, #0]
 800e3ee:	60c6      	str	r6, [r0, #12]
 800e3f0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e3f2:	68f3      	ldr	r3, [r6, #12]
 800e3f4:	b183      	cbz	r3, 800e418 <_Balloc+0x50>
 800e3f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e3f8:	68db      	ldr	r3, [r3, #12]
 800e3fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e3fe:	b9b8      	cbnz	r0, 800e430 <_Balloc+0x68>
 800e400:	2101      	movs	r1, #1
 800e402:	fa01 f605 	lsl.w	r6, r1, r5
 800e406:	1d72      	adds	r2, r6, #5
 800e408:	0092      	lsls	r2, r2, #2
 800e40a:	4620      	mov	r0, r4
 800e40c:	f000 fb7e 	bl	800eb0c <_calloc_r>
 800e410:	b160      	cbz	r0, 800e42c <_Balloc+0x64>
 800e412:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e416:	e00e      	b.n	800e436 <_Balloc+0x6e>
 800e418:	2221      	movs	r2, #33	; 0x21
 800e41a:	2104      	movs	r1, #4
 800e41c:	4620      	mov	r0, r4
 800e41e:	f000 fb75 	bl	800eb0c <_calloc_r>
 800e422:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e424:	60f0      	str	r0, [r6, #12]
 800e426:	68db      	ldr	r3, [r3, #12]
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d1e4      	bne.n	800e3f6 <_Balloc+0x2e>
 800e42c:	2000      	movs	r0, #0
 800e42e:	bd70      	pop	{r4, r5, r6, pc}
 800e430:	6802      	ldr	r2, [r0, #0]
 800e432:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e436:	2300      	movs	r3, #0
 800e438:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e43c:	e7f7      	b.n	800e42e <_Balloc+0x66>
 800e43e:	bf00      	nop
 800e440:	08011c85 	.word	0x08011c85
 800e444:	08011c9c 	.word	0x08011c9c

0800e448 <_Bfree>:
 800e448:	b570      	push	{r4, r5, r6, lr}
 800e44a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e44c:	4605      	mov	r5, r0
 800e44e:	460c      	mov	r4, r1
 800e450:	b976      	cbnz	r6, 800e470 <_Bfree+0x28>
 800e452:	2010      	movs	r0, #16
 800e454:	f001 fac8 	bl	800f9e8 <malloc>
 800e458:	4602      	mov	r2, r0
 800e45a:	6268      	str	r0, [r5, #36]	; 0x24
 800e45c:	b920      	cbnz	r0, 800e468 <_Bfree+0x20>
 800e45e:	4b09      	ldr	r3, [pc, #36]	; (800e484 <_Bfree+0x3c>)
 800e460:	4809      	ldr	r0, [pc, #36]	; (800e488 <_Bfree+0x40>)
 800e462:	218a      	movs	r1, #138	; 0x8a
 800e464:	f000 fc14 	bl	800ec90 <__assert_func>
 800e468:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e46c:	6006      	str	r6, [r0, #0]
 800e46e:	60c6      	str	r6, [r0, #12]
 800e470:	b13c      	cbz	r4, 800e482 <_Bfree+0x3a>
 800e472:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e474:	6862      	ldr	r2, [r4, #4]
 800e476:	68db      	ldr	r3, [r3, #12]
 800e478:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e47c:	6021      	str	r1, [r4, #0]
 800e47e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e482:	bd70      	pop	{r4, r5, r6, pc}
 800e484:	08011c85 	.word	0x08011c85
 800e488:	08011c9c 	.word	0x08011c9c

0800e48c <__multadd>:
 800e48c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e490:	690d      	ldr	r5, [r1, #16]
 800e492:	4607      	mov	r7, r0
 800e494:	460c      	mov	r4, r1
 800e496:	461e      	mov	r6, r3
 800e498:	f101 0c14 	add.w	ip, r1, #20
 800e49c:	2000      	movs	r0, #0
 800e49e:	f8dc 3000 	ldr.w	r3, [ip]
 800e4a2:	b299      	uxth	r1, r3
 800e4a4:	fb02 6101 	mla	r1, r2, r1, r6
 800e4a8:	0c1e      	lsrs	r6, r3, #16
 800e4aa:	0c0b      	lsrs	r3, r1, #16
 800e4ac:	fb02 3306 	mla	r3, r2, r6, r3
 800e4b0:	b289      	uxth	r1, r1
 800e4b2:	3001      	adds	r0, #1
 800e4b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e4b8:	4285      	cmp	r5, r0
 800e4ba:	f84c 1b04 	str.w	r1, [ip], #4
 800e4be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e4c2:	dcec      	bgt.n	800e49e <__multadd+0x12>
 800e4c4:	b30e      	cbz	r6, 800e50a <__multadd+0x7e>
 800e4c6:	68a3      	ldr	r3, [r4, #8]
 800e4c8:	42ab      	cmp	r3, r5
 800e4ca:	dc19      	bgt.n	800e500 <__multadd+0x74>
 800e4cc:	6861      	ldr	r1, [r4, #4]
 800e4ce:	4638      	mov	r0, r7
 800e4d0:	3101      	adds	r1, #1
 800e4d2:	f7ff ff79 	bl	800e3c8 <_Balloc>
 800e4d6:	4680      	mov	r8, r0
 800e4d8:	b928      	cbnz	r0, 800e4e6 <__multadd+0x5a>
 800e4da:	4602      	mov	r2, r0
 800e4dc:	4b0c      	ldr	r3, [pc, #48]	; (800e510 <__multadd+0x84>)
 800e4de:	480d      	ldr	r0, [pc, #52]	; (800e514 <__multadd+0x88>)
 800e4e0:	21b5      	movs	r1, #181	; 0xb5
 800e4e2:	f000 fbd5 	bl	800ec90 <__assert_func>
 800e4e6:	6922      	ldr	r2, [r4, #16]
 800e4e8:	3202      	adds	r2, #2
 800e4ea:	f104 010c 	add.w	r1, r4, #12
 800e4ee:	0092      	lsls	r2, r2, #2
 800e4f0:	300c      	adds	r0, #12
 800e4f2:	f001 fa81 	bl	800f9f8 <memcpy>
 800e4f6:	4621      	mov	r1, r4
 800e4f8:	4638      	mov	r0, r7
 800e4fa:	f7ff ffa5 	bl	800e448 <_Bfree>
 800e4fe:	4644      	mov	r4, r8
 800e500:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e504:	3501      	adds	r5, #1
 800e506:	615e      	str	r6, [r3, #20]
 800e508:	6125      	str	r5, [r4, #16]
 800e50a:	4620      	mov	r0, r4
 800e50c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e510:	08011cf8 	.word	0x08011cf8
 800e514:	08011c9c 	.word	0x08011c9c

0800e518 <__hi0bits>:
 800e518:	0c03      	lsrs	r3, r0, #16
 800e51a:	041b      	lsls	r3, r3, #16
 800e51c:	b9d3      	cbnz	r3, 800e554 <__hi0bits+0x3c>
 800e51e:	0400      	lsls	r0, r0, #16
 800e520:	2310      	movs	r3, #16
 800e522:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e526:	bf04      	itt	eq
 800e528:	0200      	lsleq	r0, r0, #8
 800e52a:	3308      	addeq	r3, #8
 800e52c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e530:	bf04      	itt	eq
 800e532:	0100      	lsleq	r0, r0, #4
 800e534:	3304      	addeq	r3, #4
 800e536:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e53a:	bf04      	itt	eq
 800e53c:	0080      	lsleq	r0, r0, #2
 800e53e:	3302      	addeq	r3, #2
 800e540:	2800      	cmp	r0, #0
 800e542:	db05      	blt.n	800e550 <__hi0bits+0x38>
 800e544:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e548:	f103 0301 	add.w	r3, r3, #1
 800e54c:	bf08      	it	eq
 800e54e:	2320      	moveq	r3, #32
 800e550:	4618      	mov	r0, r3
 800e552:	4770      	bx	lr
 800e554:	2300      	movs	r3, #0
 800e556:	e7e4      	b.n	800e522 <__hi0bits+0xa>

0800e558 <__lo0bits>:
 800e558:	6803      	ldr	r3, [r0, #0]
 800e55a:	f013 0207 	ands.w	r2, r3, #7
 800e55e:	4601      	mov	r1, r0
 800e560:	d00b      	beq.n	800e57a <__lo0bits+0x22>
 800e562:	07da      	lsls	r2, r3, #31
 800e564:	d423      	bmi.n	800e5ae <__lo0bits+0x56>
 800e566:	0798      	lsls	r0, r3, #30
 800e568:	bf49      	itett	mi
 800e56a:	085b      	lsrmi	r3, r3, #1
 800e56c:	089b      	lsrpl	r3, r3, #2
 800e56e:	2001      	movmi	r0, #1
 800e570:	600b      	strmi	r3, [r1, #0]
 800e572:	bf5c      	itt	pl
 800e574:	600b      	strpl	r3, [r1, #0]
 800e576:	2002      	movpl	r0, #2
 800e578:	4770      	bx	lr
 800e57a:	b298      	uxth	r0, r3
 800e57c:	b9a8      	cbnz	r0, 800e5aa <__lo0bits+0x52>
 800e57e:	0c1b      	lsrs	r3, r3, #16
 800e580:	2010      	movs	r0, #16
 800e582:	b2da      	uxtb	r2, r3
 800e584:	b90a      	cbnz	r2, 800e58a <__lo0bits+0x32>
 800e586:	3008      	adds	r0, #8
 800e588:	0a1b      	lsrs	r3, r3, #8
 800e58a:	071a      	lsls	r2, r3, #28
 800e58c:	bf04      	itt	eq
 800e58e:	091b      	lsreq	r3, r3, #4
 800e590:	3004      	addeq	r0, #4
 800e592:	079a      	lsls	r2, r3, #30
 800e594:	bf04      	itt	eq
 800e596:	089b      	lsreq	r3, r3, #2
 800e598:	3002      	addeq	r0, #2
 800e59a:	07da      	lsls	r2, r3, #31
 800e59c:	d403      	bmi.n	800e5a6 <__lo0bits+0x4e>
 800e59e:	085b      	lsrs	r3, r3, #1
 800e5a0:	f100 0001 	add.w	r0, r0, #1
 800e5a4:	d005      	beq.n	800e5b2 <__lo0bits+0x5a>
 800e5a6:	600b      	str	r3, [r1, #0]
 800e5a8:	4770      	bx	lr
 800e5aa:	4610      	mov	r0, r2
 800e5ac:	e7e9      	b.n	800e582 <__lo0bits+0x2a>
 800e5ae:	2000      	movs	r0, #0
 800e5b0:	4770      	bx	lr
 800e5b2:	2020      	movs	r0, #32
 800e5b4:	4770      	bx	lr
	...

0800e5b8 <__i2b>:
 800e5b8:	b510      	push	{r4, lr}
 800e5ba:	460c      	mov	r4, r1
 800e5bc:	2101      	movs	r1, #1
 800e5be:	f7ff ff03 	bl	800e3c8 <_Balloc>
 800e5c2:	4602      	mov	r2, r0
 800e5c4:	b928      	cbnz	r0, 800e5d2 <__i2b+0x1a>
 800e5c6:	4b05      	ldr	r3, [pc, #20]	; (800e5dc <__i2b+0x24>)
 800e5c8:	4805      	ldr	r0, [pc, #20]	; (800e5e0 <__i2b+0x28>)
 800e5ca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e5ce:	f000 fb5f 	bl	800ec90 <__assert_func>
 800e5d2:	2301      	movs	r3, #1
 800e5d4:	6144      	str	r4, [r0, #20]
 800e5d6:	6103      	str	r3, [r0, #16]
 800e5d8:	bd10      	pop	{r4, pc}
 800e5da:	bf00      	nop
 800e5dc:	08011cf8 	.word	0x08011cf8
 800e5e0:	08011c9c 	.word	0x08011c9c

0800e5e4 <__multiply>:
 800e5e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5e8:	4691      	mov	r9, r2
 800e5ea:	690a      	ldr	r2, [r1, #16]
 800e5ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e5f0:	429a      	cmp	r2, r3
 800e5f2:	bfb8      	it	lt
 800e5f4:	460b      	movlt	r3, r1
 800e5f6:	460c      	mov	r4, r1
 800e5f8:	bfbc      	itt	lt
 800e5fa:	464c      	movlt	r4, r9
 800e5fc:	4699      	movlt	r9, r3
 800e5fe:	6927      	ldr	r7, [r4, #16]
 800e600:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e604:	68a3      	ldr	r3, [r4, #8]
 800e606:	6861      	ldr	r1, [r4, #4]
 800e608:	eb07 060a 	add.w	r6, r7, sl
 800e60c:	42b3      	cmp	r3, r6
 800e60e:	b085      	sub	sp, #20
 800e610:	bfb8      	it	lt
 800e612:	3101      	addlt	r1, #1
 800e614:	f7ff fed8 	bl	800e3c8 <_Balloc>
 800e618:	b930      	cbnz	r0, 800e628 <__multiply+0x44>
 800e61a:	4602      	mov	r2, r0
 800e61c:	4b44      	ldr	r3, [pc, #272]	; (800e730 <__multiply+0x14c>)
 800e61e:	4845      	ldr	r0, [pc, #276]	; (800e734 <__multiply+0x150>)
 800e620:	f240 115d 	movw	r1, #349	; 0x15d
 800e624:	f000 fb34 	bl	800ec90 <__assert_func>
 800e628:	f100 0514 	add.w	r5, r0, #20
 800e62c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e630:	462b      	mov	r3, r5
 800e632:	2200      	movs	r2, #0
 800e634:	4543      	cmp	r3, r8
 800e636:	d321      	bcc.n	800e67c <__multiply+0x98>
 800e638:	f104 0314 	add.w	r3, r4, #20
 800e63c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e640:	f109 0314 	add.w	r3, r9, #20
 800e644:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e648:	9202      	str	r2, [sp, #8]
 800e64a:	1b3a      	subs	r2, r7, r4
 800e64c:	3a15      	subs	r2, #21
 800e64e:	f022 0203 	bic.w	r2, r2, #3
 800e652:	3204      	adds	r2, #4
 800e654:	f104 0115 	add.w	r1, r4, #21
 800e658:	428f      	cmp	r7, r1
 800e65a:	bf38      	it	cc
 800e65c:	2204      	movcc	r2, #4
 800e65e:	9201      	str	r2, [sp, #4]
 800e660:	9a02      	ldr	r2, [sp, #8]
 800e662:	9303      	str	r3, [sp, #12]
 800e664:	429a      	cmp	r2, r3
 800e666:	d80c      	bhi.n	800e682 <__multiply+0x9e>
 800e668:	2e00      	cmp	r6, #0
 800e66a:	dd03      	ble.n	800e674 <__multiply+0x90>
 800e66c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e670:	2b00      	cmp	r3, #0
 800e672:	d05a      	beq.n	800e72a <__multiply+0x146>
 800e674:	6106      	str	r6, [r0, #16]
 800e676:	b005      	add	sp, #20
 800e678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e67c:	f843 2b04 	str.w	r2, [r3], #4
 800e680:	e7d8      	b.n	800e634 <__multiply+0x50>
 800e682:	f8b3 a000 	ldrh.w	sl, [r3]
 800e686:	f1ba 0f00 	cmp.w	sl, #0
 800e68a:	d024      	beq.n	800e6d6 <__multiply+0xf2>
 800e68c:	f104 0e14 	add.w	lr, r4, #20
 800e690:	46a9      	mov	r9, r5
 800e692:	f04f 0c00 	mov.w	ip, #0
 800e696:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e69a:	f8d9 1000 	ldr.w	r1, [r9]
 800e69e:	fa1f fb82 	uxth.w	fp, r2
 800e6a2:	b289      	uxth	r1, r1
 800e6a4:	fb0a 110b 	mla	r1, sl, fp, r1
 800e6a8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e6ac:	f8d9 2000 	ldr.w	r2, [r9]
 800e6b0:	4461      	add	r1, ip
 800e6b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e6b6:	fb0a c20b 	mla	r2, sl, fp, ip
 800e6ba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e6be:	b289      	uxth	r1, r1
 800e6c0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e6c4:	4577      	cmp	r7, lr
 800e6c6:	f849 1b04 	str.w	r1, [r9], #4
 800e6ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e6ce:	d8e2      	bhi.n	800e696 <__multiply+0xb2>
 800e6d0:	9a01      	ldr	r2, [sp, #4]
 800e6d2:	f845 c002 	str.w	ip, [r5, r2]
 800e6d6:	9a03      	ldr	r2, [sp, #12]
 800e6d8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e6dc:	3304      	adds	r3, #4
 800e6de:	f1b9 0f00 	cmp.w	r9, #0
 800e6e2:	d020      	beq.n	800e726 <__multiply+0x142>
 800e6e4:	6829      	ldr	r1, [r5, #0]
 800e6e6:	f104 0c14 	add.w	ip, r4, #20
 800e6ea:	46ae      	mov	lr, r5
 800e6ec:	f04f 0a00 	mov.w	sl, #0
 800e6f0:	f8bc b000 	ldrh.w	fp, [ip]
 800e6f4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e6f8:	fb09 220b 	mla	r2, r9, fp, r2
 800e6fc:	4492      	add	sl, r2
 800e6fe:	b289      	uxth	r1, r1
 800e700:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e704:	f84e 1b04 	str.w	r1, [lr], #4
 800e708:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e70c:	f8be 1000 	ldrh.w	r1, [lr]
 800e710:	0c12      	lsrs	r2, r2, #16
 800e712:	fb09 1102 	mla	r1, r9, r2, r1
 800e716:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e71a:	4567      	cmp	r7, ip
 800e71c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e720:	d8e6      	bhi.n	800e6f0 <__multiply+0x10c>
 800e722:	9a01      	ldr	r2, [sp, #4]
 800e724:	50a9      	str	r1, [r5, r2]
 800e726:	3504      	adds	r5, #4
 800e728:	e79a      	b.n	800e660 <__multiply+0x7c>
 800e72a:	3e01      	subs	r6, #1
 800e72c:	e79c      	b.n	800e668 <__multiply+0x84>
 800e72e:	bf00      	nop
 800e730:	08011cf8 	.word	0x08011cf8
 800e734:	08011c9c 	.word	0x08011c9c

0800e738 <__pow5mult>:
 800e738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e73c:	4615      	mov	r5, r2
 800e73e:	f012 0203 	ands.w	r2, r2, #3
 800e742:	4606      	mov	r6, r0
 800e744:	460f      	mov	r7, r1
 800e746:	d007      	beq.n	800e758 <__pow5mult+0x20>
 800e748:	4c25      	ldr	r4, [pc, #148]	; (800e7e0 <__pow5mult+0xa8>)
 800e74a:	3a01      	subs	r2, #1
 800e74c:	2300      	movs	r3, #0
 800e74e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e752:	f7ff fe9b 	bl	800e48c <__multadd>
 800e756:	4607      	mov	r7, r0
 800e758:	10ad      	asrs	r5, r5, #2
 800e75a:	d03d      	beq.n	800e7d8 <__pow5mult+0xa0>
 800e75c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e75e:	b97c      	cbnz	r4, 800e780 <__pow5mult+0x48>
 800e760:	2010      	movs	r0, #16
 800e762:	f001 f941 	bl	800f9e8 <malloc>
 800e766:	4602      	mov	r2, r0
 800e768:	6270      	str	r0, [r6, #36]	; 0x24
 800e76a:	b928      	cbnz	r0, 800e778 <__pow5mult+0x40>
 800e76c:	4b1d      	ldr	r3, [pc, #116]	; (800e7e4 <__pow5mult+0xac>)
 800e76e:	481e      	ldr	r0, [pc, #120]	; (800e7e8 <__pow5mult+0xb0>)
 800e770:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e774:	f000 fa8c 	bl	800ec90 <__assert_func>
 800e778:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e77c:	6004      	str	r4, [r0, #0]
 800e77e:	60c4      	str	r4, [r0, #12]
 800e780:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e784:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e788:	b94c      	cbnz	r4, 800e79e <__pow5mult+0x66>
 800e78a:	f240 2171 	movw	r1, #625	; 0x271
 800e78e:	4630      	mov	r0, r6
 800e790:	f7ff ff12 	bl	800e5b8 <__i2b>
 800e794:	2300      	movs	r3, #0
 800e796:	f8c8 0008 	str.w	r0, [r8, #8]
 800e79a:	4604      	mov	r4, r0
 800e79c:	6003      	str	r3, [r0, #0]
 800e79e:	f04f 0900 	mov.w	r9, #0
 800e7a2:	07eb      	lsls	r3, r5, #31
 800e7a4:	d50a      	bpl.n	800e7bc <__pow5mult+0x84>
 800e7a6:	4639      	mov	r1, r7
 800e7a8:	4622      	mov	r2, r4
 800e7aa:	4630      	mov	r0, r6
 800e7ac:	f7ff ff1a 	bl	800e5e4 <__multiply>
 800e7b0:	4639      	mov	r1, r7
 800e7b2:	4680      	mov	r8, r0
 800e7b4:	4630      	mov	r0, r6
 800e7b6:	f7ff fe47 	bl	800e448 <_Bfree>
 800e7ba:	4647      	mov	r7, r8
 800e7bc:	106d      	asrs	r5, r5, #1
 800e7be:	d00b      	beq.n	800e7d8 <__pow5mult+0xa0>
 800e7c0:	6820      	ldr	r0, [r4, #0]
 800e7c2:	b938      	cbnz	r0, 800e7d4 <__pow5mult+0x9c>
 800e7c4:	4622      	mov	r2, r4
 800e7c6:	4621      	mov	r1, r4
 800e7c8:	4630      	mov	r0, r6
 800e7ca:	f7ff ff0b 	bl	800e5e4 <__multiply>
 800e7ce:	6020      	str	r0, [r4, #0]
 800e7d0:	f8c0 9000 	str.w	r9, [r0]
 800e7d4:	4604      	mov	r4, r0
 800e7d6:	e7e4      	b.n	800e7a2 <__pow5mult+0x6a>
 800e7d8:	4638      	mov	r0, r7
 800e7da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7de:	bf00      	nop
 800e7e0:	08011e00 	.word	0x08011e00
 800e7e4:	08011c85 	.word	0x08011c85
 800e7e8:	08011c9c 	.word	0x08011c9c

0800e7ec <__lshift>:
 800e7ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7f0:	460c      	mov	r4, r1
 800e7f2:	6849      	ldr	r1, [r1, #4]
 800e7f4:	6923      	ldr	r3, [r4, #16]
 800e7f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e7fa:	68a3      	ldr	r3, [r4, #8]
 800e7fc:	4607      	mov	r7, r0
 800e7fe:	4691      	mov	r9, r2
 800e800:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e804:	f108 0601 	add.w	r6, r8, #1
 800e808:	42b3      	cmp	r3, r6
 800e80a:	db0b      	blt.n	800e824 <__lshift+0x38>
 800e80c:	4638      	mov	r0, r7
 800e80e:	f7ff fddb 	bl	800e3c8 <_Balloc>
 800e812:	4605      	mov	r5, r0
 800e814:	b948      	cbnz	r0, 800e82a <__lshift+0x3e>
 800e816:	4602      	mov	r2, r0
 800e818:	4b2a      	ldr	r3, [pc, #168]	; (800e8c4 <__lshift+0xd8>)
 800e81a:	482b      	ldr	r0, [pc, #172]	; (800e8c8 <__lshift+0xdc>)
 800e81c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e820:	f000 fa36 	bl	800ec90 <__assert_func>
 800e824:	3101      	adds	r1, #1
 800e826:	005b      	lsls	r3, r3, #1
 800e828:	e7ee      	b.n	800e808 <__lshift+0x1c>
 800e82a:	2300      	movs	r3, #0
 800e82c:	f100 0114 	add.w	r1, r0, #20
 800e830:	f100 0210 	add.w	r2, r0, #16
 800e834:	4618      	mov	r0, r3
 800e836:	4553      	cmp	r3, sl
 800e838:	db37      	blt.n	800e8aa <__lshift+0xbe>
 800e83a:	6920      	ldr	r0, [r4, #16]
 800e83c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e840:	f104 0314 	add.w	r3, r4, #20
 800e844:	f019 091f 	ands.w	r9, r9, #31
 800e848:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e84c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e850:	d02f      	beq.n	800e8b2 <__lshift+0xc6>
 800e852:	f1c9 0e20 	rsb	lr, r9, #32
 800e856:	468a      	mov	sl, r1
 800e858:	f04f 0c00 	mov.w	ip, #0
 800e85c:	681a      	ldr	r2, [r3, #0]
 800e85e:	fa02 f209 	lsl.w	r2, r2, r9
 800e862:	ea42 020c 	orr.w	r2, r2, ip
 800e866:	f84a 2b04 	str.w	r2, [sl], #4
 800e86a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e86e:	4298      	cmp	r0, r3
 800e870:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e874:	d8f2      	bhi.n	800e85c <__lshift+0x70>
 800e876:	1b03      	subs	r3, r0, r4
 800e878:	3b15      	subs	r3, #21
 800e87a:	f023 0303 	bic.w	r3, r3, #3
 800e87e:	3304      	adds	r3, #4
 800e880:	f104 0215 	add.w	r2, r4, #21
 800e884:	4290      	cmp	r0, r2
 800e886:	bf38      	it	cc
 800e888:	2304      	movcc	r3, #4
 800e88a:	f841 c003 	str.w	ip, [r1, r3]
 800e88e:	f1bc 0f00 	cmp.w	ip, #0
 800e892:	d001      	beq.n	800e898 <__lshift+0xac>
 800e894:	f108 0602 	add.w	r6, r8, #2
 800e898:	3e01      	subs	r6, #1
 800e89a:	4638      	mov	r0, r7
 800e89c:	612e      	str	r6, [r5, #16]
 800e89e:	4621      	mov	r1, r4
 800e8a0:	f7ff fdd2 	bl	800e448 <_Bfree>
 800e8a4:	4628      	mov	r0, r5
 800e8a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8aa:	f842 0f04 	str.w	r0, [r2, #4]!
 800e8ae:	3301      	adds	r3, #1
 800e8b0:	e7c1      	b.n	800e836 <__lshift+0x4a>
 800e8b2:	3904      	subs	r1, #4
 800e8b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8b8:	f841 2f04 	str.w	r2, [r1, #4]!
 800e8bc:	4298      	cmp	r0, r3
 800e8be:	d8f9      	bhi.n	800e8b4 <__lshift+0xc8>
 800e8c0:	e7ea      	b.n	800e898 <__lshift+0xac>
 800e8c2:	bf00      	nop
 800e8c4:	08011cf8 	.word	0x08011cf8
 800e8c8:	08011c9c 	.word	0x08011c9c

0800e8cc <__mcmp>:
 800e8cc:	b530      	push	{r4, r5, lr}
 800e8ce:	6902      	ldr	r2, [r0, #16]
 800e8d0:	690c      	ldr	r4, [r1, #16]
 800e8d2:	1b12      	subs	r2, r2, r4
 800e8d4:	d10e      	bne.n	800e8f4 <__mcmp+0x28>
 800e8d6:	f100 0314 	add.w	r3, r0, #20
 800e8da:	3114      	adds	r1, #20
 800e8dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e8e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e8e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e8e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e8ec:	42a5      	cmp	r5, r4
 800e8ee:	d003      	beq.n	800e8f8 <__mcmp+0x2c>
 800e8f0:	d305      	bcc.n	800e8fe <__mcmp+0x32>
 800e8f2:	2201      	movs	r2, #1
 800e8f4:	4610      	mov	r0, r2
 800e8f6:	bd30      	pop	{r4, r5, pc}
 800e8f8:	4283      	cmp	r3, r0
 800e8fa:	d3f3      	bcc.n	800e8e4 <__mcmp+0x18>
 800e8fc:	e7fa      	b.n	800e8f4 <__mcmp+0x28>
 800e8fe:	f04f 32ff 	mov.w	r2, #4294967295
 800e902:	e7f7      	b.n	800e8f4 <__mcmp+0x28>

0800e904 <__mdiff>:
 800e904:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e908:	460c      	mov	r4, r1
 800e90a:	4606      	mov	r6, r0
 800e90c:	4611      	mov	r1, r2
 800e90e:	4620      	mov	r0, r4
 800e910:	4690      	mov	r8, r2
 800e912:	f7ff ffdb 	bl	800e8cc <__mcmp>
 800e916:	1e05      	subs	r5, r0, #0
 800e918:	d110      	bne.n	800e93c <__mdiff+0x38>
 800e91a:	4629      	mov	r1, r5
 800e91c:	4630      	mov	r0, r6
 800e91e:	f7ff fd53 	bl	800e3c8 <_Balloc>
 800e922:	b930      	cbnz	r0, 800e932 <__mdiff+0x2e>
 800e924:	4b3a      	ldr	r3, [pc, #232]	; (800ea10 <__mdiff+0x10c>)
 800e926:	4602      	mov	r2, r0
 800e928:	f240 2132 	movw	r1, #562	; 0x232
 800e92c:	4839      	ldr	r0, [pc, #228]	; (800ea14 <__mdiff+0x110>)
 800e92e:	f000 f9af 	bl	800ec90 <__assert_func>
 800e932:	2301      	movs	r3, #1
 800e934:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e938:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e93c:	bfa4      	itt	ge
 800e93e:	4643      	movge	r3, r8
 800e940:	46a0      	movge	r8, r4
 800e942:	4630      	mov	r0, r6
 800e944:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e948:	bfa6      	itte	ge
 800e94a:	461c      	movge	r4, r3
 800e94c:	2500      	movge	r5, #0
 800e94e:	2501      	movlt	r5, #1
 800e950:	f7ff fd3a 	bl	800e3c8 <_Balloc>
 800e954:	b920      	cbnz	r0, 800e960 <__mdiff+0x5c>
 800e956:	4b2e      	ldr	r3, [pc, #184]	; (800ea10 <__mdiff+0x10c>)
 800e958:	4602      	mov	r2, r0
 800e95a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e95e:	e7e5      	b.n	800e92c <__mdiff+0x28>
 800e960:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e964:	6926      	ldr	r6, [r4, #16]
 800e966:	60c5      	str	r5, [r0, #12]
 800e968:	f104 0914 	add.w	r9, r4, #20
 800e96c:	f108 0514 	add.w	r5, r8, #20
 800e970:	f100 0e14 	add.w	lr, r0, #20
 800e974:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e978:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e97c:	f108 0210 	add.w	r2, r8, #16
 800e980:	46f2      	mov	sl, lr
 800e982:	2100      	movs	r1, #0
 800e984:	f859 3b04 	ldr.w	r3, [r9], #4
 800e988:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e98c:	fa1f f883 	uxth.w	r8, r3
 800e990:	fa11 f18b 	uxtah	r1, r1, fp
 800e994:	0c1b      	lsrs	r3, r3, #16
 800e996:	eba1 0808 	sub.w	r8, r1, r8
 800e99a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e99e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e9a2:	fa1f f888 	uxth.w	r8, r8
 800e9a6:	1419      	asrs	r1, r3, #16
 800e9a8:	454e      	cmp	r6, r9
 800e9aa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e9ae:	f84a 3b04 	str.w	r3, [sl], #4
 800e9b2:	d8e7      	bhi.n	800e984 <__mdiff+0x80>
 800e9b4:	1b33      	subs	r3, r6, r4
 800e9b6:	3b15      	subs	r3, #21
 800e9b8:	f023 0303 	bic.w	r3, r3, #3
 800e9bc:	3304      	adds	r3, #4
 800e9be:	3415      	adds	r4, #21
 800e9c0:	42a6      	cmp	r6, r4
 800e9c2:	bf38      	it	cc
 800e9c4:	2304      	movcc	r3, #4
 800e9c6:	441d      	add	r5, r3
 800e9c8:	4473      	add	r3, lr
 800e9ca:	469e      	mov	lr, r3
 800e9cc:	462e      	mov	r6, r5
 800e9ce:	4566      	cmp	r6, ip
 800e9d0:	d30e      	bcc.n	800e9f0 <__mdiff+0xec>
 800e9d2:	f10c 0203 	add.w	r2, ip, #3
 800e9d6:	1b52      	subs	r2, r2, r5
 800e9d8:	f022 0203 	bic.w	r2, r2, #3
 800e9dc:	3d03      	subs	r5, #3
 800e9de:	45ac      	cmp	ip, r5
 800e9e0:	bf38      	it	cc
 800e9e2:	2200      	movcc	r2, #0
 800e9e4:	441a      	add	r2, r3
 800e9e6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e9ea:	b17b      	cbz	r3, 800ea0c <__mdiff+0x108>
 800e9ec:	6107      	str	r7, [r0, #16]
 800e9ee:	e7a3      	b.n	800e938 <__mdiff+0x34>
 800e9f0:	f856 8b04 	ldr.w	r8, [r6], #4
 800e9f4:	fa11 f288 	uxtah	r2, r1, r8
 800e9f8:	1414      	asrs	r4, r2, #16
 800e9fa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e9fe:	b292      	uxth	r2, r2
 800ea00:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ea04:	f84e 2b04 	str.w	r2, [lr], #4
 800ea08:	1421      	asrs	r1, r4, #16
 800ea0a:	e7e0      	b.n	800e9ce <__mdiff+0xca>
 800ea0c:	3f01      	subs	r7, #1
 800ea0e:	e7ea      	b.n	800e9e6 <__mdiff+0xe2>
 800ea10:	08011cf8 	.word	0x08011cf8
 800ea14:	08011c9c 	.word	0x08011c9c

0800ea18 <__d2b>:
 800ea18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ea1c:	4689      	mov	r9, r1
 800ea1e:	2101      	movs	r1, #1
 800ea20:	ec57 6b10 	vmov	r6, r7, d0
 800ea24:	4690      	mov	r8, r2
 800ea26:	f7ff fccf 	bl	800e3c8 <_Balloc>
 800ea2a:	4604      	mov	r4, r0
 800ea2c:	b930      	cbnz	r0, 800ea3c <__d2b+0x24>
 800ea2e:	4602      	mov	r2, r0
 800ea30:	4b25      	ldr	r3, [pc, #148]	; (800eac8 <__d2b+0xb0>)
 800ea32:	4826      	ldr	r0, [pc, #152]	; (800eacc <__d2b+0xb4>)
 800ea34:	f240 310a 	movw	r1, #778	; 0x30a
 800ea38:	f000 f92a 	bl	800ec90 <__assert_func>
 800ea3c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ea40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ea44:	bb35      	cbnz	r5, 800ea94 <__d2b+0x7c>
 800ea46:	2e00      	cmp	r6, #0
 800ea48:	9301      	str	r3, [sp, #4]
 800ea4a:	d028      	beq.n	800ea9e <__d2b+0x86>
 800ea4c:	4668      	mov	r0, sp
 800ea4e:	9600      	str	r6, [sp, #0]
 800ea50:	f7ff fd82 	bl	800e558 <__lo0bits>
 800ea54:	9900      	ldr	r1, [sp, #0]
 800ea56:	b300      	cbz	r0, 800ea9a <__d2b+0x82>
 800ea58:	9a01      	ldr	r2, [sp, #4]
 800ea5a:	f1c0 0320 	rsb	r3, r0, #32
 800ea5e:	fa02 f303 	lsl.w	r3, r2, r3
 800ea62:	430b      	orrs	r3, r1
 800ea64:	40c2      	lsrs	r2, r0
 800ea66:	6163      	str	r3, [r4, #20]
 800ea68:	9201      	str	r2, [sp, #4]
 800ea6a:	9b01      	ldr	r3, [sp, #4]
 800ea6c:	61a3      	str	r3, [r4, #24]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	bf14      	ite	ne
 800ea72:	2202      	movne	r2, #2
 800ea74:	2201      	moveq	r2, #1
 800ea76:	6122      	str	r2, [r4, #16]
 800ea78:	b1d5      	cbz	r5, 800eab0 <__d2b+0x98>
 800ea7a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ea7e:	4405      	add	r5, r0
 800ea80:	f8c9 5000 	str.w	r5, [r9]
 800ea84:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ea88:	f8c8 0000 	str.w	r0, [r8]
 800ea8c:	4620      	mov	r0, r4
 800ea8e:	b003      	add	sp, #12
 800ea90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ea94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ea98:	e7d5      	b.n	800ea46 <__d2b+0x2e>
 800ea9a:	6161      	str	r1, [r4, #20]
 800ea9c:	e7e5      	b.n	800ea6a <__d2b+0x52>
 800ea9e:	a801      	add	r0, sp, #4
 800eaa0:	f7ff fd5a 	bl	800e558 <__lo0bits>
 800eaa4:	9b01      	ldr	r3, [sp, #4]
 800eaa6:	6163      	str	r3, [r4, #20]
 800eaa8:	2201      	movs	r2, #1
 800eaaa:	6122      	str	r2, [r4, #16]
 800eaac:	3020      	adds	r0, #32
 800eaae:	e7e3      	b.n	800ea78 <__d2b+0x60>
 800eab0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800eab4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800eab8:	f8c9 0000 	str.w	r0, [r9]
 800eabc:	6918      	ldr	r0, [r3, #16]
 800eabe:	f7ff fd2b 	bl	800e518 <__hi0bits>
 800eac2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eac6:	e7df      	b.n	800ea88 <__d2b+0x70>
 800eac8:	08011cf8 	.word	0x08011cf8
 800eacc:	08011c9c 	.word	0x08011c9c

0800ead0 <_mprec_log10>:
 800ead0:	2817      	cmp	r0, #23
 800ead2:	b5d0      	push	{r4, r6, r7, lr}
 800ead4:	4604      	mov	r4, r0
 800ead6:	dc07      	bgt.n	800eae8 <_mprec_log10+0x18>
 800ead8:	4809      	ldr	r0, [pc, #36]	; (800eb00 <_mprec_log10+0x30>)
 800eada:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
 800eade:	e9d4 0100 	ldrd	r0, r1, [r4]
 800eae2:	ec41 0b10 	vmov	d0, r0, r1
 800eae6:	bdd0      	pop	{r4, r6, r7, pc}
 800eae8:	4906      	ldr	r1, [pc, #24]	; (800eb04 <_mprec_log10+0x34>)
 800eaea:	4f07      	ldr	r7, [pc, #28]	; (800eb08 <_mprec_log10+0x38>)
 800eaec:	2000      	movs	r0, #0
 800eaee:	2600      	movs	r6, #0
 800eaf0:	4632      	mov	r2, r6
 800eaf2:	463b      	mov	r3, r7
 800eaf4:	f7f1 fda0 	bl	8000638 <__aeabi_dmul>
 800eaf8:	3c01      	subs	r4, #1
 800eafa:	d1f9      	bne.n	800eaf0 <_mprec_log10+0x20>
 800eafc:	e7f1      	b.n	800eae2 <_mprec_log10+0x12>
 800eafe:	bf00      	nop
 800eb00:	08011d38 	.word	0x08011d38
 800eb04:	3ff00000 	.word	0x3ff00000
 800eb08:	40240000 	.word	0x40240000

0800eb0c <_calloc_r>:
 800eb0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eb0e:	fba1 2402 	umull	r2, r4, r1, r2
 800eb12:	b94c      	cbnz	r4, 800eb28 <_calloc_r+0x1c>
 800eb14:	4611      	mov	r1, r2
 800eb16:	9201      	str	r2, [sp, #4]
 800eb18:	f000 f82e 	bl	800eb78 <_malloc_r>
 800eb1c:	9a01      	ldr	r2, [sp, #4]
 800eb1e:	4605      	mov	r5, r0
 800eb20:	b930      	cbnz	r0, 800eb30 <_calloc_r+0x24>
 800eb22:	4628      	mov	r0, r5
 800eb24:	b003      	add	sp, #12
 800eb26:	bd30      	pop	{r4, r5, pc}
 800eb28:	220c      	movs	r2, #12
 800eb2a:	6002      	str	r2, [r0, #0]
 800eb2c:	2500      	movs	r5, #0
 800eb2e:	e7f8      	b.n	800eb22 <_calloc_r+0x16>
 800eb30:	4621      	mov	r1, r4
 800eb32:	f7ff fa7b 	bl	800e02c <memset>
 800eb36:	e7f4      	b.n	800eb22 <_calloc_r+0x16>

0800eb38 <sbrk_aligned>:
 800eb38:	b570      	push	{r4, r5, r6, lr}
 800eb3a:	4e0e      	ldr	r6, [pc, #56]	; (800eb74 <sbrk_aligned+0x3c>)
 800eb3c:	460c      	mov	r4, r1
 800eb3e:	6831      	ldr	r1, [r6, #0]
 800eb40:	4605      	mov	r5, r0
 800eb42:	b911      	cbnz	r1, 800eb4a <sbrk_aligned+0x12>
 800eb44:	f000 f88c 	bl	800ec60 <_sbrk_r>
 800eb48:	6030      	str	r0, [r6, #0]
 800eb4a:	4621      	mov	r1, r4
 800eb4c:	4628      	mov	r0, r5
 800eb4e:	f000 f887 	bl	800ec60 <_sbrk_r>
 800eb52:	1c43      	adds	r3, r0, #1
 800eb54:	d00a      	beq.n	800eb6c <sbrk_aligned+0x34>
 800eb56:	1cc4      	adds	r4, r0, #3
 800eb58:	f024 0403 	bic.w	r4, r4, #3
 800eb5c:	42a0      	cmp	r0, r4
 800eb5e:	d007      	beq.n	800eb70 <sbrk_aligned+0x38>
 800eb60:	1a21      	subs	r1, r4, r0
 800eb62:	4628      	mov	r0, r5
 800eb64:	f000 f87c 	bl	800ec60 <_sbrk_r>
 800eb68:	3001      	adds	r0, #1
 800eb6a:	d101      	bne.n	800eb70 <sbrk_aligned+0x38>
 800eb6c:	f04f 34ff 	mov.w	r4, #4294967295
 800eb70:	4620      	mov	r0, r4
 800eb72:	bd70      	pop	{r4, r5, r6, pc}
 800eb74:	20002ea4 	.word	0x20002ea4

0800eb78 <_malloc_r>:
 800eb78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb7c:	1ccd      	adds	r5, r1, #3
 800eb7e:	f025 0503 	bic.w	r5, r5, #3
 800eb82:	3508      	adds	r5, #8
 800eb84:	2d0c      	cmp	r5, #12
 800eb86:	bf38      	it	cc
 800eb88:	250c      	movcc	r5, #12
 800eb8a:	2d00      	cmp	r5, #0
 800eb8c:	4607      	mov	r7, r0
 800eb8e:	db01      	blt.n	800eb94 <_malloc_r+0x1c>
 800eb90:	42a9      	cmp	r1, r5
 800eb92:	d905      	bls.n	800eba0 <_malloc_r+0x28>
 800eb94:	230c      	movs	r3, #12
 800eb96:	603b      	str	r3, [r7, #0]
 800eb98:	2600      	movs	r6, #0
 800eb9a:	4630      	mov	r0, r6
 800eb9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eba0:	4e2e      	ldr	r6, [pc, #184]	; (800ec5c <_malloc_r+0xe4>)
 800eba2:	f000 ff37 	bl	800fa14 <__malloc_lock>
 800eba6:	6833      	ldr	r3, [r6, #0]
 800eba8:	461c      	mov	r4, r3
 800ebaa:	bb34      	cbnz	r4, 800ebfa <_malloc_r+0x82>
 800ebac:	4629      	mov	r1, r5
 800ebae:	4638      	mov	r0, r7
 800ebb0:	f7ff ffc2 	bl	800eb38 <sbrk_aligned>
 800ebb4:	1c43      	adds	r3, r0, #1
 800ebb6:	4604      	mov	r4, r0
 800ebb8:	d14d      	bne.n	800ec56 <_malloc_r+0xde>
 800ebba:	6834      	ldr	r4, [r6, #0]
 800ebbc:	4626      	mov	r6, r4
 800ebbe:	2e00      	cmp	r6, #0
 800ebc0:	d140      	bne.n	800ec44 <_malloc_r+0xcc>
 800ebc2:	6823      	ldr	r3, [r4, #0]
 800ebc4:	4631      	mov	r1, r6
 800ebc6:	4638      	mov	r0, r7
 800ebc8:	eb04 0803 	add.w	r8, r4, r3
 800ebcc:	f000 f848 	bl	800ec60 <_sbrk_r>
 800ebd0:	4580      	cmp	r8, r0
 800ebd2:	d13a      	bne.n	800ec4a <_malloc_r+0xd2>
 800ebd4:	6821      	ldr	r1, [r4, #0]
 800ebd6:	3503      	adds	r5, #3
 800ebd8:	1a6d      	subs	r5, r5, r1
 800ebda:	f025 0503 	bic.w	r5, r5, #3
 800ebde:	3508      	adds	r5, #8
 800ebe0:	2d0c      	cmp	r5, #12
 800ebe2:	bf38      	it	cc
 800ebe4:	250c      	movcc	r5, #12
 800ebe6:	4629      	mov	r1, r5
 800ebe8:	4638      	mov	r0, r7
 800ebea:	f7ff ffa5 	bl	800eb38 <sbrk_aligned>
 800ebee:	3001      	adds	r0, #1
 800ebf0:	d02b      	beq.n	800ec4a <_malloc_r+0xd2>
 800ebf2:	6823      	ldr	r3, [r4, #0]
 800ebf4:	442b      	add	r3, r5
 800ebf6:	6023      	str	r3, [r4, #0]
 800ebf8:	e00e      	b.n	800ec18 <_malloc_r+0xa0>
 800ebfa:	6822      	ldr	r2, [r4, #0]
 800ebfc:	1b52      	subs	r2, r2, r5
 800ebfe:	d41e      	bmi.n	800ec3e <_malloc_r+0xc6>
 800ec00:	2a0b      	cmp	r2, #11
 800ec02:	d916      	bls.n	800ec32 <_malloc_r+0xba>
 800ec04:	1961      	adds	r1, r4, r5
 800ec06:	42a3      	cmp	r3, r4
 800ec08:	6025      	str	r5, [r4, #0]
 800ec0a:	bf18      	it	ne
 800ec0c:	6059      	strne	r1, [r3, #4]
 800ec0e:	6863      	ldr	r3, [r4, #4]
 800ec10:	bf08      	it	eq
 800ec12:	6031      	streq	r1, [r6, #0]
 800ec14:	5162      	str	r2, [r4, r5]
 800ec16:	604b      	str	r3, [r1, #4]
 800ec18:	4638      	mov	r0, r7
 800ec1a:	f104 060b 	add.w	r6, r4, #11
 800ec1e:	f000 feff 	bl	800fa20 <__malloc_unlock>
 800ec22:	f026 0607 	bic.w	r6, r6, #7
 800ec26:	1d23      	adds	r3, r4, #4
 800ec28:	1af2      	subs	r2, r6, r3
 800ec2a:	d0b6      	beq.n	800eb9a <_malloc_r+0x22>
 800ec2c:	1b9b      	subs	r3, r3, r6
 800ec2e:	50a3      	str	r3, [r4, r2]
 800ec30:	e7b3      	b.n	800eb9a <_malloc_r+0x22>
 800ec32:	6862      	ldr	r2, [r4, #4]
 800ec34:	42a3      	cmp	r3, r4
 800ec36:	bf0c      	ite	eq
 800ec38:	6032      	streq	r2, [r6, #0]
 800ec3a:	605a      	strne	r2, [r3, #4]
 800ec3c:	e7ec      	b.n	800ec18 <_malloc_r+0xa0>
 800ec3e:	4623      	mov	r3, r4
 800ec40:	6864      	ldr	r4, [r4, #4]
 800ec42:	e7b2      	b.n	800ebaa <_malloc_r+0x32>
 800ec44:	4634      	mov	r4, r6
 800ec46:	6876      	ldr	r6, [r6, #4]
 800ec48:	e7b9      	b.n	800ebbe <_malloc_r+0x46>
 800ec4a:	230c      	movs	r3, #12
 800ec4c:	603b      	str	r3, [r7, #0]
 800ec4e:	4638      	mov	r0, r7
 800ec50:	f000 fee6 	bl	800fa20 <__malloc_unlock>
 800ec54:	e7a1      	b.n	800eb9a <_malloc_r+0x22>
 800ec56:	6025      	str	r5, [r4, #0]
 800ec58:	e7de      	b.n	800ec18 <_malloc_r+0xa0>
 800ec5a:	bf00      	nop
 800ec5c:	20002ea0 	.word	0x20002ea0

0800ec60 <_sbrk_r>:
 800ec60:	b538      	push	{r3, r4, r5, lr}
 800ec62:	4d06      	ldr	r5, [pc, #24]	; (800ec7c <_sbrk_r+0x1c>)
 800ec64:	2300      	movs	r3, #0
 800ec66:	4604      	mov	r4, r0
 800ec68:	4608      	mov	r0, r1
 800ec6a:	602b      	str	r3, [r5, #0]
 800ec6c:	f7f6 f8b2 	bl	8004dd4 <_sbrk>
 800ec70:	1c43      	adds	r3, r0, #1
 800ec72:	d102      	bne.n	800ec7a <_sbrk_r+0x1a>
 800ec74:	682b      	ldr	r3, [r5, #0]
 800ec76:	b103      	cbz	r3, 800ec7a <_sbrk_r+0x1a>
 800ec78:	6023      	str	r3, [r4, #0]
 800ec7a:	bd38      	pop	{r3, r4, r5, pc}
 800ec7c:	20002ea8 	.word	0x20002ea8

0800ec80 <strcpy>:
 800ec80:	4603      	mov	r3, r0
 800ec82:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ec86:	f803 2b01 	strb.w	r2, [r3], #1
 800ec8a:	2a00      	cmp	r2, #0
 800ec8c:	d1f9      	bne.n	800ec82 <strcpy+0x2>
 800ec8e:	4770      	bx	lr

0800ec90 <__assert_func>:
 800ec90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ec92:	4614      	mov	r4, r2
 800ec94:	461a      	mov	r2, r3
 800ec96:	4b09      	ldr	r3, [pc, #36]	; (800ecbc <__assert_func+0x2c>)
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	4605      	mov	r5, r0
 800ec9c:	68d8      	ldr	r0, [r3, #12]
 800ec9e:	b14c      	cbz	r4, 800ecb4 <__assert_func+0x24>
 800eca0:	4b07      	ldr	r3, [pc, #28]	; (800ecc0 <__assert_func+0x30>)
 800eca2:	9100      	str	r1, [sp, #0]
 800eca4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eca8:	4906      	ldr	r1, [pc, #24]	; (800ecc4 <__assert_func+0x34>)
 800ecaa:	462b      	mov	r3, r5
 800ecac:	f000 fe8a 	bl	800f9c4 <fiprintf>
 800ecb0:	f001 fab6 	bl	8010220 <abort>
 800ecb4:	4b04      	ldr	r3, [pc, #16]	; (800ecc8 <__assert_func+0x38>)
 800ecb6:	461c      	mov	r4, r3
 800ecb8:	e7f3      	b.n	800eca2 <__assert_func+0x12>
 800ecba:	bf00      	nop
 800ecbc:	2000003c 	.word	0x2000003c
 800ecc0:	08011e0c 	.word	0x08011e0c
 800ecc4:	08011e19 	.word	0x08011e19
 800ecc8:	08011e47 	.word	0x08011e47

0800eccc <quorem>:
 800eccc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecd0:	6903      	ldr	r3, [r0, #16]
 800ecd2:	690c      	ldr	r4, [r1, #16]
 800ecd4:	42a3      	cmp	r3, r4
 800ecd6:	4607      	mov	r7, r0
 800ecd8:	f2c0 8081 	blt.w	800edde <quorem+0x112>
 800ecdc:	3c01      	subs	r4, #1
 800ecde:	f101 0814 	add.w	r8, r1, #20
 800ece2:	f100 0514 	add.w	r5, r0, #20
 800ece6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ecea:	9301      	str	r3, [sp, #4]
 800ecec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ecf0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ecf4:	3301      	adds	r3, #1
 800ecf6:	429a      	cmp	r2, r3
 800ecf8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ecfc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ed00:	fbb2 f6f3 	udiv	r6, r2, r3
 800ed04:	d331      	bcc.n	800ed6a <quorem+0x9e>
 800ed06:	f04f 0e00 	mov.w	lr, #0
 800ed0a:	4640      	mov	r0, r8
 800ed0c:	46ac      	mov	ip, r5
 800ed0e:	46f2      	mov	sl, lr
 800ed10:	f850 2b04 	ldr.w	r2, [r0], #4
 800ed14:	b293      	uxth	r3, r2
 800ed16:	fb06 e303 	mla	r3, r6, r3, lr
 800ed1a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ed1e:	b29b      	uxth	r3, r3
 800ed20:	ebaa 0303 	sub.w	r3, sl, r3
 800ed24:	f8dc a000 	ldr.w	sl, [ip]
 800ed28:	0c12      	lsrs	r2, r2, #16
 800ed2a:	fa13 f38a 	uxtah	r3, r3, sl
 800ed2e:	fb06 e202 	mla	r2, r6, r2, lr
 800ed32:	9300      	str	r3, [sp, #0]
 800ed34:	9b00      	ldr	r3, [sp, #0]
 800ed36:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ed3a:	b292      	uxth	r2, r2
 800ed3c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ed40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ed44:	f8bd 3000 	ldrh.w	r3, [sp]
 800ed48:	4581      	cmp	r9, r0
 800ed4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ed4e:	f84c 3b04 	str.w	r3, [ip], #4
 800ed52:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ed56:	d2db      	bcs.n	800ed10 <quorem+0x44>
 800ed58:	f855 300b 	ldr.w	r3, [r5, fp]
 800ed5c:	b92b      	cbnz	r3, 800ed6a <quorem+0x9e>
 800ed5e:	9b01      	ldr	r3, [sp, #4]
 800ed60:	3b04      	subs	r3, #4
 800ed62:	429d      	cmp	r5, r3
 800ed64:	461a      	mov	r2, r3
 800ed66:	d32e      	bcc.n	800edc6 <quorem+0xfa>
 800ed68:	613c      	str	r4, [r7, #16]
 800ed6a:	4638      	mov	r0, r7
 800ed6c:	f7ff fdae 	bl	800e8cc <__mcmp>
 800ed70:	2800      	cmp	r0, #0
 800ed72:	db24      	blt.n	800edbe <quorem+0xf2>
 800ed74:	3601      	adds	r6, #1
 800ed76:	4628      	mov	r0, r5
 800ed78:	f04f 0c00 	mov.w	ip, #0
 800ed7c:	f858 2b04 	ldr.w	r2, [r8], #4
 800ed80:	f8d0 e000 	ldr.w	lr, [r0]
 800ed84:	b293      	uxth	r3, r2
 800ed86:	ebac 0303 	sub.w	r3, ip, r3
 800ed8a:	0c12      	lsrs	r2, r2, #16
 800ed8c:	fa13 f38e 	uxtah	r3, r3, lr
 800ed90:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ed94:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ed98:	b29b      	uxth	r3, r3
 800ed9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ed9e:	45c1      	cmp	r9, r8
 800eda0:	f840 3b04 	str.w	r3, [r0], #4
 800eda4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800eda8:	d2e8      	bcs.n	800ed7c <quorem+0xb0>
 800edaa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800edae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800edb2:	b922      	cbnz	r2, 800edbe <quorem+0xf2>
 800edb4:	3b04      	subs	r3, #4
 800edb6:	429d      	cmp	r5, r3
 800edb8:	461a      	mov	r2, r3
 800edba:	d30a      	bcc.n	800edd2 <quorem+0x106>
 800edbc:	613c      	str	r4, [r7, #16]
 800edbe:	4630      	mov	r0, r6
 800edc0:	b003      	add	sp, #12
 800edc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edc6:	6812      	ldr	r2, [r2, #0]
 800edc8:	3b04      	subs	r3, #4
 800edca:	2a00      	cmp	r2, #0
 800edcc:	d1cc      	bne.n	800ed68 <quorem+0x9c>
 800edce:	3c01      	subs	r4, #1
 800edd0:	e7c7      	b.n	800ed62 <quorem+0x96>
 800edd2:	6812      	ldr	r2, [r2, #0]
 800edd4:	3b04      	subs	r3, #4
 800edd6:	2a00      	cmp	r2, #0
 800edd8:	d1f0      	bne.n	800edbc <quorem+0xf0>
 800edda:	3c01      	subs	r4, #1
 800eddc:	e7eb      	b.n	800edb6 <quorem+0xea>
 800edde:	2000      	movs	r0, #0
 800ede0:	e7ee      	b.n	800edc0 <quorem+0xf4>
 800ede2:	0000      	movs	r0, r0
 800ede4:	0000      	movs	r0, r0
	...

0800ede8 <_dtoa_r>:
 800ede8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edec:	ed2d 8b04 	vpush	{d8-d9}
 800edf0:	ec57 6b10 	vmov	r6, r7, d0
 800edf4:	b093      	sub	sp, #76	; 0x4c
 800edf6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800edf8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800edfc:	9106      	str	r1, [sp, #24]
 800edfe:	ee10 aa10 	vmov	sl, s0
 800ee02:	4604      	mov	r4, r0
 800ee04:	9209      	str	r2, [sp, #36]	; 0x24
 800ee06:	930c      	str	r3, [sp, #48]	; 0x30
 800ee08:	46bb      	mov	fp, r7
 800ee0a:	b975      	cbnz	r5, 800ee2a <_dtoa_r+0x42>
 800ee0c:	2010      	movs	r0, #16
 800ee0e:	f000 fdeb 	bl	800f9e8 <malloc>
 800ee12:	4602      	mov	r2, r0
 800ee14:	6260      	str	r0, [r4, #36]	; 0x24
 800ee16:	b920      	cbnz	r0, 800ee22 <_dtoa_r+0x3a>
 800ee18:	4ba7      	ldr	r3, [pc, #668]	; (800f0b8 <_dtoa_r+0x2d0>)
 800ee1a:	21ea      	movs	r1, #234	; 0xea
 800ee1c:	48a7      	ldr	r0, [pc, #668]	; (800f0bc <_dtoa_r+0x2d4>)
 800ee1e:	f7ff ff37 	bl	800ec90 <__assert_func>
 800ee22:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ee26:	6005      	str	r5, [r0, #0]
 800ee28:	60c5      	str	r5, [r0, #12]
 800ee2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ee2c:	6819      	ldr	r1, [r3, #0]
 800ee2e:	b151      	cbz	r1, 800ee46 <_dtoa_r+0x5e>
 800ee30:	685a      	ldr	r2, [r3, #4]
 800ee32:	604a      	str	r2, [r1, #4]
 800ee34:	2301      	movs	r3, #1
 800ee36:	4093      	lsls	r3, r2
 800ee38:	608b      	str	r3, [r1, #8]
 800ee3a:	4620      	mov	r0, r4
 800ee3c:	f7ff fb04 	bl	800e448 <_Bfree>
 800ee40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ee42:	2200      	movs	r2, #0
 800ee44:	601a      	str	r2, [r3, #0]
 800ee46:	1e3b      	subs	r3, r7, #0
 800ee48:	bfaa      	itet	ge
 800ee4a:	2300      	movge	r3, #0
 800ee4c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800ee50:	f8c8 3000 	strge.w	r3, [r8]
 800ee54:	4b9a      	ldr	r3, [pc, #616]	; (800f0c0 <_dtoa_r+0x2d8>)
 800ee56:	bfbc      	itt	lt
 800ee58:	2201      	movlt	r2, #1
 800ee5a:	f8c8 2000 	strlt.w	r2, [r8]
 800ee5e:	ea33 030b 	bics.w	r3, r3, fp
 800ee62:	d11b      	bne.n	800ee9c <_dtoa_r+0xb4>
 800ee64:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ee66:	f242 730f 	movw	r3, #9999	; 0x270f
 800ee6a:	6013      	str	r3, [r2, #0]
 800ee6c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ee70:	4333      	orrs	r3, r6
 800ee72:	f000 8592 	beq.w	800f99a <_dtoa_r+0xbb2>
 800ee76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ee78:	b963      	cbnz	r3, 800ee94 <_dtoa_r+0xac>
 800ee7a:	4b92      	ldr	r3, [pc, #584]	; (800f0c4 <_dtoa_r+0x2dc>)
 800ee7c:	e022      	b.n	800eec4 <_dtoa_r+0xdc>
 800ee7e:	4b92      	ldr	r3, [pc, #584]	; (800f0c8 <_dtoa_r+0x2e0>)
 800ee80:	9301      	str	r3, [sp, #4]
 800ee82:	3308      	adds	r3, #8
 800ee84:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ee86:	6013      	str	r3, [r2, #0]
 800ee88:	9801      	ldr	r0, [sp, #4]
 800ee8a:	b013      	add	sp, #76	; 0x4c
 800ee8c:	ecbd 8b04 	vpop	{d8-d9}
 800ee90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee94:	4b8b      	ldr	r3, [pc, #556]	; (800f0c4 <_dtoa_r+0x2dc>)
 800ee96:	9301      	str	r3, [sp, #4]
 800ee98:	3303      	adds	r3, #3
 800ee9a:	e7f3      	b.n	800ee84 <_dtoa_r+0x9c>
 800ee9c:	2200      	movs	r2, #0
 800ee9e:	2300      	movs	r3, #0
 800eea0:	4650      	mov	r0, sl
 800eea2:	4659      	mov	r1, fp
 800eea4:	f7f1 fe30 	bl	8000b08 <__aeabi_dcmpeq>
 800eea8:	ec4b ab19 	vmov	d9, sl, fp
 800eeac:	4680      	mov	r8, r0
 800eeae:	b158      	cbz	r0, 800eec8 <_dtoa_r+0xe0>
 800eeb0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eeb2:	2301      	movs	r3, #1
 800eeb4:	6013      	str	r3, [r2, #0]
 800eeb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	f000 856b 	beq.w	800f994 <_dtoa_r+0xbac>
 800eebe:	4883      	ldr	r0, [pc, #524]	; (800f0cc <_dtoa_r+0x2e4>)
 800eec0:	6018      	str	r0, [r3, #0]
 800eec2:	1e43      	subs	r3, r0, #1
 800eec4:	9301      	str	r3, [sp, #4]
 800eec6:	e7df      	b.n	800ee88 <_dtoa_r+0xa0>
 800eec8:	ec4b ab10 	vmov	d0, sl, fp
 800eecc:	aa10      	add	r2, sp, #64	; 0x40
 800eece:	a911      	add	r1, sp, #68	; 0x44
 800eed0:	4620      	mov	r0, r4
 800eed2:	f7ff fda1 	bl	800ea18 <__d2b>
 800eed6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800eeda:	ee08 0a10 	vmov	s16, r0
 800eede:	2d00      	cmp	r5, #0
 800eee0:	f000 8084 	beq.w	800efec <_dtoa_r+0x204>
 800eee4:	ee19 3a90 	vmov	r3, s19
 800eee8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eeec:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800eef0:	4656      	mov	r6, sl
 800eef2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800eef6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800eefa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800eefe:	4b74      	ldr	r3, [pc, #464]	; (800f0d0 <_dtoa_r+0x2e8>)
 800ef00:	2200      	movs	r2, #0
 800ef02:	4630      	mov	r0, r6
 800ef04:	4639      	mov	r1, r7
 800ef06:	f7f1 f9df 	bl	80002c8 <__aeabi_dsub>
 800ef0a:	a365      	add	r3, pc, #404	; (adr r3, 800f0a0 <_dtoa_r+0x2b8>)
 800ef0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef10:	f7f1 fb92 	bl	8000638 <__aeabi_dmul>
 800ef14:	a364      	add	r3, pc, #400	; (adr r3, 800f0a8 <_dtoa_r+0x2c0>)
 800ef16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef1a:	f7f1 f9d7 	bl	80002cc <__adddf3>
 800ef1e:	4606      	mov	r6, r0
 800ef20:	4628      	mov	r0, r5
 800ef22:	460f      	mov	r7, r1
 800ef24:	f7f1 fb1e 	bl	8000564 <__aeabi_i2d>
 800ef28:	a361      	add	r3, pc, #388	; (adr r3, 800f0b0 <_dtoa_r+0x2c8>)
 800ef2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef2e:	f7f1 fb83 	bl	8000638 <__aeabi_dmul>
 800ef32:	4602      	mov	r2, r0
 800ef34:	460b      	mov	r3, r1
 800ef36:	4630      	mov	r0, r6
 800ef38:	4639      	mov	r1, r7
 800ef3a:	f7f1 f9c7 	bl	80002cc <__adddf3>
 800ef3e:	4606      	mov	r6, r0
 800ef40:	460f      	mov	r7, r1
 800ef42:	f7f1 fe29 	bl	8000b98 <__aeabi_d2iz>
 800ef46:	2200      	movs	r2, #0
 800ef48:	9000      	str	r0, [sp, #0]
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	4630      	mov	r0, r6
 800ef4e:	4639      	mov	r1, r7
 800ef50:	f7f1 fde4 	bl	8000b1c <__aeabi_dcmplt>
 800ef54:	b150      	cbz	r0, 800ef6c <_dtoa_r+0x184>
 800ef56:	9800      	ldr	r0, [sp, #0]
 800ef58:	f7f1 fb04 	bl	8000564 <__aeabi_i2d>
 800ef5c:	4632      	mov	r2, r6
 800ef5e:	463b      	mov	r3, r7
 800ef60:	f7f1 fdd2 	bl	8000b08 <__aeabi_dcmpeq>
 800ef64:	b910      	cbnz	r0, 800ef6c <_dtoa_r+0x184>
 800ef66:	9b00      	ldr	r3, [sp, #0]
 800ef68:	3b01      	subs	r3, #1
 800ef6a:	9300      	str	r3, [sp, #0]
 800ef6c:	9b00      	ldr	r3, [sp, #0]
 800ef6e:	2b16      	cmp	r3, #22
 800ef70:	d85a      	bhi.n	800f028 <_dtoa_r+0x240>
 800ef72:	9a00      	ldr	r2, [sp, #0]
 800ef74:	4b57      	ldr	r3, [pc, #348]	; (800f0d4 <_dtoa_r+0x2ec>)
 800ef76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ef7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef7e:	ec51 0b19 	vmov	r0, r1, d9
 800ef82:	f7f1 fdcb 	bl	8000b1c <__aeabi_dcmplt>
 800ef86:	2800      	cmp	r0, #0
 800ef88:	d050      	beq.n	800f02c <_dtoa_r+0x244>
 800ef8a:	9b00      	ldr	r3, [sp, #0]
 800ef8c:	3b01      	subs	r3, #1
 800ef8e:	9300      	str	r3, [sp, #0]
 800ef90:	2300      	movs	r3, #0
 800ef92:	930b      	str	r3, [sp, #44]	; 0x2c
 800ef94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ef96:	1b5d      	subs	r5, r3, r5
 800ef98:	1e6b      	subs	r3, r5, #1
 800ef9a:	9305      	str	r3, [sp, #20]
 800ef9c:	bf45      	ittet	mi
 800ef9e:	f1c5 0301 	rsbmi	r3, r5, #1
 800efa2:	9304      	strmi	r3, [sp, #16]
 800efa4:	2300      	movpl	r3, #0
 800efa6:	2300      	movmi	r3, #0
 800efa8:	bf4c      	ite	mi
 800efaa:	9305      	strmi	r3, [sp, #20]
 800efac:	9304      	strpl	r3, [sp, #16]
 800efae:	9b00      	ldr	r3, [sp, #0]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	db3d      	blt.n	800f030 <_dtoa_r+0x248>
 800efb4:	9b05      	ldr	r3, [sp, #20]
 800efb6:	9a00      	ldr	r2, [sp, #0]
 800efb8:	920a      	str	r2, [sp, #40]	; 0x28
 800efba:	4413      	add	r3, r2
 800efbc:	9305      	str	r3, [sp, #20]
 800efbe:	2300      	movs	r3, #0
 800efc0:	9307      	str	r3, [sp, #28]
 800efc2:	9b06      	ldr	r3, [sp, #24]
 800efc4:	2b09      	cmp	r3, #9
 800efc6:	f200 8089 	bhi.w	800f0dc <_dtoa_r+0x2f4>
 800efca:	2b05      	cmp	r3, #5
 800efcc:	bfc4      	itt	gt
 800efce:	3b04      	subgt	r3, #4
 800efd0:	9306      	strgt	r3, [sp, #24]
 800efd2:	9b06      	ldr	r3, [sp, #24]
 800efd4:	f1a3 0302 	sub.w	r3, r3, #2
 800efd8:	bfcc      	ite	gt
 800efda:	2500      	movgt	r5, #0
 800efdc:	2501      	movle	r5, #1
 800efde:	2b03      	cmp	r3, #3
 800efe0:	f200 8087 	bhi.w	800f0f2 <_dtoa_r+0x30a>
 800efe4:	e8df f003 	tbb	[pc, r3]
 800efe8:	59383a2d 	.word	0x59383a2d
 800efec:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800eff0:	441d      	add	r5, r3
 800eff2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800eff6:	2b20      	cmp	r3, #32
 800eff8:	bfc1      	itttt	gt
 800effa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800effe:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f002:	fa0b f303 	lslgt.w	r3, fp, r3
 800f006:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f00a:	bfda      	itte	le
 800f00c:	f1c3 0320 	rsble	r3, r3, #32
 800f010:	fa06 f003 	lslle.w	r0, r6, r3
 800f014:	4318      	orrgt	r0, r3
 800f016:	f7f1 fa95 	bl	8000544 <__aeabi_ui2d>
 800f01a:	2301      	movs	r3, #1
 800f01c:	4606      	mov	r6, r0
 800f01e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f022:	3d01      	subs	r5, #1
 800f024:	930e      	str	r3, [sp, #56]	; 0x38
 800f026:	e76a      	b.n	800eefe <_dtoa_r+0x116>
 800f028:	2301      	movs	r3, #1
 800f02a:	e7b2      	b.n	800ef92 <_dtoa_r+0x1aa>
 800f02c:	900b      	str	r0, [sp, #44]	; 0x2c
 800f02e:	e7b1      	b.n	800ef94 <_dtoa_r+0x1ac>
 800f030:	9b04      	ldr	r3, [sp, #16]
 800f032:	9a00      	ldr	r2, [sp, #0]
 800f034:	1a9b      	subs	r3, r3, r2
 800f036:	9304      	str	r3, [sp, #16]
 800f038:	4253      	negs	r3, r2
 800f03a:	9307      	str	r3, [sp, #28]
 800f03c:	2300      	movs	r3, #0
 800f03e:	930a      	str	r3, [sp, #40]	; 0x28
 800f040:	e7bf      	b.n	800efc2 <_dtoa_r+0x1da>
 800f042:	2300      	movs	r3, #0
 800f044:	9308      	str	r3, [sp, #32]
 800f046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f048:	2b00      	cmp	r3, #0
 800f04a:	dc55      	bgt.n	800f0f8 <_dtoa_r+0x310>
 800f04c:	2301      	movs	r3, #1
 800f04e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f052:	461a      	mov	r2, r3
 800f054:	9209      	str	r2, [sp, #36]	; 0x24
 800f056:	e00c      	b.n	800f072 <_dtoa_r+0x28a>
 800f058:	2301      	movs	r3, #1
 800f05a:	e7f3      	b.n	800f044 <_dtoa_r+0x25c>
 800f05c:	2300      	movs	r3, #0
 800f05e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f060:	9308      	str	r3, [sp, #32]
 800f062:	9b00      	ldr	r3, [sp, #0]
 800f064:	4413      	add	r3, r2
 800f066:	9302      	str	r3, [sp, #8]
 800f068:	3301      	adds	r3, #1
 800f06a:	2b01      	cmp	r3, #1
 800f06c:	9303      	str	r3, [sp, #12]
 800f06e:	bfb8      	it	lt
 800f070:	2301      	movlt	r3, #1
 800f072:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f074:	2200      	movs	r2, #0
 800f076:	6042      	str	r2, [r0, #4]
 800f078:	2204      	movs	r2, #4
 800f07a:	f102 0614 	add.w	r6, r2, #20
 800f07e:	429e      	cmp	r6, r3
 800f080:	6841      	ldr	r1, [r0, #4]
 800f082:	d93d      	bls.n	800f100 <_dtoa_r+0x318>
 800f084:	4620      	mov	r0, r4
 800f086:	f7ff f99f 	bl	800e3c8 <_Balloc>
 800f08a:	9001      	str	r0, [sp, #4]
 800f08c:	2800      	cmp	r0, #0
 800f08e:	d13b      	bne.n	800f108 <_dtoa_r+0x320>
 800f090:	4b11      	ldr	r3, [pc, #68]	; (800f0d8 <_dtoa_r+0x2f0>)
 800f092:	4602      	mov	r2, r0
 800f094:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f098:	e6c0      	b.n	800ee1c <_dtoa_r+0x34>
 800f09a:	2301      	movs	r3, #1
 800f09c:	e7df      	b.n	800f05e <_dtoa_r+0x276>
 800f09e:	bf00      	nop
 800f0a0:	636f4361 	.word	0x636f4361
 800f0a4:	3fd287a7 	.word	0x3fd287a7
 800f0a8:	8b60c8b3 	.word	0x8b60c8b3
 800f0ac:	3fc68a28 	.word	0x3fc68a28
 800f0b0:	509f79fb 	.word	0x509f79fb
 800f0b4:	3fd34413 	.word	0x3fd34413
 800f0b8:	08011c85 	.word	0x08011c85
 800f0bc:	08011e57 	.word	0x08011e57
 800f0c0:	7ff00000 	.word	0x7ff00000
 800f0c4:	08011e51 	.word	0x08011e51
 800f0c8:	08011e48 	.word	0x08011e48
 800f0cc:	08011e56 	.word	0x08011e56
 800f0d0:	3ff80000 	.word	0x3ff80000
 800f0d4:	08011d38 	.word	0x08011d38
 800f0d8:	08011cf8 	.word	0x08011cf8
 800f0dc:	2501      	movs	r5, #1
 800f0de:	2300      	movs	r3, #0
 800f0e0:	9306      	str	r3, [sp, #24]
 800f0e2:	9508      	str	r5, [sp, #32]
 800f0e4:	f04f 33ff 	mov.w	r3, #4294967295
 800f0e8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f0ec:	2200      	movs	r2, #0
 800f0ee:	2312      	movs	r3, #18
 800f0f0:	e7b0      	b.n	800f054 <_dtoa_r+0x26c>
 800f0f2:	2301      	movs	r3, #1
 800f0f4:	9308      	str	r3, [sp, #32]
 800f0f6:	e7f5      	b.n	800f0e4 <_dtoa_r+0x2fc>
 800f0f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0fa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f0fe:	e7b8      	b.n	800f072 <_dtoa_r+0x28a>
 800f100:	3101      	adds	r1, #1
 800f102:	6041      	str	r1, [r0, #4]
 800f104:	0052      	lsls	r2, r2, #1
 800f106:	e7b8      	b.n	800f07a <_dtoa_r+0x292>
 800f108:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f10a:	9a01      	ldr	r2, [sp, #4]
 800f10c:	601a      	str	r2, [r3, #0]
 800f10e:	9b03      	ldr	r3, [sp, #12]
 800f110:	2b0e      	cmp	r3, #14
 800f112:	f200 809d 	bhi.w	800f250 <_dtoa_r+0x468>
 800f116:	2d00      	cmp	r5, #0
 800f118:	f000 809a 	beq.w	800f250 <_dtoa_r+0x468>
 800f11c:	9b00      	ldr	r3, [sp, #0]
 800f11e:	2b00      	cmp	r3, #0
 800f120:	dd32      	ble.n	800f188 <_dtoa_r+0x3a0>
 800f122:	4ab7      	ldr	r2, [pc, #732]	; (800f400 <_dtoa_r+0x618>)
 800f124:	f003 030f 	and.w	r3, r3, #15
 800f128:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f12c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f130:	9b00      	ldr	r3, [sp, #0]
 800f132:	05d8      	lsls	r0, r3, #23
 800f134:	ea4f 1723 	mov.w	r7, r3, asr #4
 800f138:	d516      	bpl.n	800f168 <_dtoa_r+0x380>
 800f13a:	4bb2      	ldr	r3, [pc, #712]	; (800f404 <_dtoa_r+0x61c>)
 800f13c:	ec51 0b19 	vmov	r0, r1, d9
 800f140:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f144:	f7f1 fba2 	bl	800088c <__aeabi_ddiv>
 800f148:	f007 070f 	and.w	r7, r7, #15
 800f14c:	4682      	mov	sl, r0
 800f14e:	468b      	mov	fp, r1
 800f150:	2503      	movs	r5, #3
 800f152:	4eac      	ldr	r6, [pc, #688]	; (800f404 <_dtoa_r+0x61c>)
 800f154:	b957      	cbnz	r7, 800f16c <_dtoa_r+0x384>
 800f156:	4642      	mov	r2, r8
 800f158:	464b      	mov	r3, r9
 800f15a:	4650      	mov	r0, sl
 800f15c:	4659      	mov	r1, fp
 800f15e:	f7f1 fb95 	bl	800088c <__aeabi_ddiv>
 800f162:	4682      	mov	sl, r0
 800f164:	468b      	mov	fp, r1
 800f166:	e028      	b.n	800f1ba <_dtoa_r+0x3d2>
 800f168:	2502      	movs	r5, #2
 800f16a:	e7f2      	b.n	800f152 <_dtoa_r+0x36a>
 800f16c:	07f9      	lsls	r1, r7, #31
 800f16e:	d508      	bpl.n	800f182 <_dtoa_r+0x39a>
 800f170:	4640      	mov	r0, r8
 800f172:	4649      	mov	r1, r9
 800f174:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f178:	f7f1 fa5e 	bl	8000638 <__aeabi_dmul>
 800f17c:	3501      	adds	r5, #1
 800f17e:	4680      	mov	r8, r0
 800f180:	4689      	mov	r9, r1
 800f182:	107f      	asrs	r7, r7, #1
 800f184:	3608      	adds	r6, #8
 800f186:	e7e5      	b.n	800f154 <_dtoa_r+0x36c>
 800f188:	f000 809b 	beq.w	800f2c2 <_dtoa_r+0x4da>
 800f18c:	9b00      	ldr	r3, [sp, #0]
 800f18e:	4f9d      	ldr	r7, [pc, #628]	; (800f404 <_dtoa_r+0x61c>)
 800f190:	425e      	negs	r6, r3
 800f192:	4b9b      	ldr	r3, [pc, #620]	; (800f400 <_dtoa_r+0x618>)
 800f194:	f006 020f 	and.w	r2, r6, #15
 800f198:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f19c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1a0:	ec51 0b19 	vmov	r0, r1, d9
 800f1a4:	f7f1 fa48 	bl	8000638 <__aeabi_dmul>
 800f1a8:	1136      	asrs	r6, r6, #4
 800f1aa:	4682      	mov	sl, r0
 800f1ac:	468b      	mov	fp, r1
 800f1ae:	2300      	movs	r3, #0
 800f1b0:	2502      	movs	r5, #2
 800f1b2:	2e00      	cmp	r6, #0
 800f1b4:	d17a      	bne.n	800f2ac <_dtoa_r+0x4c4>
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d1d3      	bne.n	800f162 <_dtoa_r+0x37a>
 800f1ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	f000 8082 	beq.w	800f2c6 <_dtoa_r+0x4de>
 800f1c2:	4b91      	ldr	r3, [pc, #580]	; (800f408 <_dtoa_r+0x620>)
 800f1c4:	2200      	movs	r2, #0
 800f1c6:	4650      	mov	r0, sl
 800f1c8:	4659      	mov	r1, fp
 800f1ca:	f7f1 fca7 	bl	8000b1c <__aeabi_dcmplt>
 800f1ce:	2800      	cmp	r0, #0
 800f1d0:	d079      	beq.n	800f2c6 <_dtoa_r+0x4de>
 800f1d2:	9b03      	ldr	r3, [sp, #12]
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d076      	beq.n	800f2c6 <_dtoa_r+0x4de>
 800f1d8:	9b02      	ldr	r3, [sp, #8]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	dd36      	ble.n	800f24c <_dtoa_r+0x464>
 800f1de:	9b00      	ldr	r3, [sp, #0]
 800f1e0:	4650      	mov	r0, sl
 800f1e2:	4659      	mov	r1, fp
 800f1e4:	1e5f      	subs	r7, r3, #1
 800f1e6:	2200      	movs	r2, #0
 800f1e8:	4b88      	ldr	r3, [pc, #544]	; (800f40c <_dtoa_r+0x624>)
 800f1ea:	f7f1 fa25 	bl	8000638 <__aeabi_dmul>
 800f1ee:	9e02      	ldr	r6, [sp, #8]
 800f1f0:	4682      	mov	sl, r0
 800f1f2:	468b      	mov	fp, r1
 800f1f4:	3501      	adds	r5, #1
 800f1f6:	4628      	mov	r0, r5
 800f1f8:	f7f1 f9b4 	bl	8000564 <__aeabi_i2d>
 800f1fc:	4652      	mov	r2, sl
 800f1fe:	465b      	mov	r3, fp
 800f200:	f7f1 fa1a 	bl	8000638 <__aeabi_dmul>
 800f204:	4b82      	ldr	r3, [pc, #520]	; (800f410 <_dtoa_r+0x628>)
 800f206:	2200      	movs	r2, #0
 800f208:	f7f1 f860 	bl	80002cc <__adddf3>
 800f20c:	46d0      	mov	r8, sl
 800f20e:	46d9      	mov	r9, fp
 800f210:	4682      	mov	sl, r0
 800f212:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800f216:	2e00      	cmp	r6, #0
 800f218:	d158      	bne.n	800f2cc <_dtoa_r+0x4e4>
 800f21a:	4b7e      	ldr	r3, [pc, #504]	; (800f414 <_dtoa_r+0x62c>)
 800f21c:	2200      	movs	r2, #0
 800f21e:	4640      	mov	r0, r8
 800f220:	4649      	mov	r1, r9
 800f222:	f7f1 f851 	bl	80002c8 <__aeabi_dsub>
 800f226:	4652      	mov	r2, sl
 800f228:	465b      	mov	r3, fp
 800f22a:	4680      	mov	r8, r0
 800f22c:	4689      	mov	r9, r1
 800f22e:	f7f1 fc93 	bl	8000b58 <__aeabi_dcmpgt>
 800f232:	2800      	cmp	r0, #0
 800f234:	f040 8295 	bne.w	800f762 <_dtoa_r+0x97a>
 800f238:	4652      	mov	r2, sl
 800f23a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f23e:	4640      	mov	r0, r8
 800f240:	4649      	mov	r1, r9
 800f242:	f7f1 fc6b 	bl	8000b1c <__aeabi_dcmplt>
 800f246:	2800      	cmp	r0, #0
 800f248:	f040 8289 	bne.w	800f75e <_dtoa_r+0x976>
 800f24c:	ec5b ab19 	vmov	sl, fp, d9
 800f250:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f252:	2b00      	cmp	r3, #0
 800f254:	f2c0 8148 	blt.w	800f4e8 <_dtoa_r+0x700>
 800f258:	9a00      	ldr	r2, [sp, #0]
 800f25a:	2a0e      	cmp	r2, #14
 800f25c:	f300 8144 	bgt.w	800f4e8 <_dtoa_r+0x700>
 800f260:	4b67      	ldr	r3, [pc, #412]	; (800f400 <_dtoa_r+0x618>)
 800f262:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f266:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f26a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	f280 80d5 	bge.w	800f41c <_dtoa_r+0x634>
 800f272:	9b03      	ldr	r3, [sp, #12]
 800f274:	2b00      	cmp	r3, #0
 800f276:	f300 80d1 	bgt.w	800f41c <_dtoa_r+0x634>
 800f27a:	f040 826f 	bne.w	800f75c <_dtoa_r+0x974>
 800f27e:	4b65      	ldr	r3, [pc, #404]	; (800f414 <_dtoa_r+0x62c>)
 800f280:	2200      	movs	r2, #0
 800f282:	4640      	mov	r0, r8
 800f284:	4649      	mov	r1, r9
 800f286:	f7f1 f9d7 	bl	8000638 <__aeabi_dmul>
 800f28a:	4652      	mov	r2, sl
 800f28c:	465b      	mov	r3, fp
 800f28e:	f7f1 fc59 	bl	8000b44 <__aeabi_dcmpge>
 800f292:	9e03      	ldr	r6, [sp, #12]
 800f294:	4637      	mov	r7, r6
 800f296:	2800      	cmp	r0, #0
 800f298:	f040 8245 	bne.w	800f726 <_dtoa_r+0x93e>
 800f29c:	9d01      	ldr	r5, [sp, #4]
 800f29e:	2331      	movs	r3, #49	; 0x31
 800f2a0:	f805 3b01 	strb.w	r3, [r5], #1
 800f2a4:	9b00      	ldr	r3, [sp, #0]
 800f2a6:	3301      	adds	r3, #1
 800f2a8:	9300      	str	r3, [sp, #0]
 800f2aa:	e240      	b.n	800f72e <_dtoa_r+0x946>
 800f2ac:	07f2      	lsls	r2, r6, #31
 800f2ae:	d505      	bpl.n	800f2bc <_dtoa_r+0x4d4>
 800f2b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f2b4:	f7f1 f9c0 	bl	8000638 <__aeabi_dmul>
 800f2b8:	3501      	adds	r5, #1
 800f2ba:	2301      	movs	r3, #1
 800f2bc:	1076      	asrs	r6, r6, #1
 800f2be:	3708      	adds	r7, #8
 800f2c0:	e777      	b.n	800f1b2 <_dtoa_r+0x3ca>
 800f2c2:	2502      	movs	r5, #2
 800f2c4:	e779      	b.n	800f1ba <_dtoa_r+0x3d2>
 800f2c6:	9f00      	ldr	r7, [sp, #0]
 800f2c8:	9e03      	ldr	r6, [sp, #12]
 800f2ca:	e794      	b.n	800f1f6 <_dtoa_r+0x40e>
 800f2cc:	9901      	ldr	r1, [sp, #4]
 800f2ce:	4b4c      	ldr	r3, [pc, #304]	; (800f400 <_dtoa_r+0x618>)
 800f2d0:	4431      	add	r1, r6
 800f2d2:	910d      	str	r1, [sp, #52]	; 0x34
 800f2d4:	9908      	ldr	r1, [sp, #32]
 800f2d6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f2da:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f2de:	2900      	cmp	r1, #0
 800f2e0:	d043      	beq.n	800f36a <_dtoa_r+0x582>
 800f2e2:	494d      	ldr	r1, [pc, #308]	; (800f418 <_dtoa_r+0x630>)
 800f2e4:	2000      	movs	r0, #0
 800f2e6:	f7f1 fad1 	bl	800088c <__aeabi_ddiv>
 800f2ea:	4652      	mov	r2, sl
 800f2ec:	465b      	mov	r3, fp
 800f2ee:	f7f0 ffeb 	bl	80002c8 <__aeabi_dsub>
 800f2f2:	9d01      	ldr	r5, [sp, #4]
 800f2f4:	4682      	mov	sl, r0
 800f2f6:	468b      	mov	fp, r1
 800f2f8:	4649      	mov	r1, r9
 800f2fa:	4640      	mov	r0, r8
 800f2fc:	f7f1 fc4c 	bl	8000b98 <__aeabi_d2iz>
 800f300:	4606      	mov	r6, r0
 800f302:	f7f1 f92f 	bl	8000564 <__aeabi_i2d>
 800f306:	4602      	mov	r2, r0
 800f308:	460b      	mov	r3, r1
 800f30a:	4640      	mov	r0, r8
 800f30c:	4649      	mov	r1, r9
 800f30e:	f7f0 ffdb 	bl	80002c8 <__aeabi_dsub>
 800f312:	3630      	adds	r6, #48	; 0x30
 800f314:	f805 6b01 	strb.w	r6, [r5], #1
 800f318:	4652      	mov	r2, sl
 800f31a:	465b      	mov	r3, fp
 800f31c:	4680      	mov	r8, r0
 800f31e:	4689      	mov	r9, r1
 800f320:	f7f1 fbfc 	bl	8000b1c <__aeabi_dcmplt>
 800f324:	2800      	cmp	r0, #0
 800f326:	d163      	bne.n	800f3f0 <_dtoa_r+0x608>
 800f328:	4642      	mov	r2, r8
 800f32a:	464b      	mov	r3, r9
 800f32c:	4936      	ldr	r1, [pc, #216]	; (800f408 <_dtoa_r+0x620>)
 800f32e:	2000      	movs	r0, #0
 800f330:	f7f0 ffca 	bl	80002c8 <__aeabi_dsub>
 800f334:	4652      	mov	r2, sl
 800f336:	465b      	mov	r3, fp
 800f338:	f7f1 fbf0 	bl	8000b1c <__aeabi_dcmplt>
 800f33c:	2800      	cmp	r0, #0
 800f33e:	f040 80b5 	bne.w	800f4ac <_dtoa_r+0x6c4>
 800f342:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f344:	429d      	cmp	r5, r3
 800f346:	d081      	beq.n	800f24c <_dtoa_r+0x464>
 800f348:	4b30      	ldr	r3, [pc, #192]	; (800f40c <_dtoa_r+0x624>)
 800f34a:	2200      	movs	r2, #0
 800f34c:	4650      	mov	r0, sl
 800f34e:	4659      	mov	r1, fp
 800f350:	f7f1 f972 	bl	8000638 <__aeabi_dmul>
 800f354:	4b2d      	ldr	r3, [pc, #180]	; (800f40c <_dtoa_r+0x624>)
 800f356:	4682      	mov	sl, r0
 800f358:	468b      	mov	fp, r1
 800f35a:	4640      	mov	r0, r8
 800f35c:	4649      	mov	r1, r9
 800f35e:	2200      	movs	r2, #0
 800f360:	f7f1 f96a 	bl	8000638 <__aeabi_dmul>
 800f364:	4680      	mov	r8, r0
 800f366:	4689      	mov	r9, r1
 800f368:	e7c6      	b.n	800f2f8 <_dtoa_r+0x510>
 800f36a:	4650      	mov	r0, sl
 800f36c:	4659      	mov	r1, fp
 800f36e:	f7f1 f963 	bl	8000638 <__aeabi_dmul>
 800f372:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f374:	9d01      	ldr	r5, [sp, #4]
 800f376:	930f      	str	r3, [sp, #60]	; 0x3c
 800f378:	4682      	mov	sl, r0
 800f37a:	468b      	mov	fp, r1
 800f37c:	4649      	mov	r1, r9
 800f37e:	4640      	mov	r0, r8
 800f380:	f7f1 fc0a 	bl	8000b98 <__aeabi_d2iz>
 800f384:	4606      	mov	r6, r0
 800f386:	f7f1 f8ed 	bl	8000564 <__aeabi_i2d>
 800f38a:	3630      	adds	r6, #48	; 0x30
 800f38c:	4602      	mov	r2, r0
 800f38e:	460b      	mov	r3, r1
 800f390:	4640      	mov	r0, r8
 800f392:	4649      	mov	r1, r9
 800f394:	f7f0 ff98 	bl	80002c8 <__aeabi_dsub>
 800f398:	f805 6b01 	strb.w	r6, [r5], #1
 800f39c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f39e:	429d      	cmp	r5, r3
 800f3a0:	4680      	mov	r8, r0
 800f3a2:	4689      	mov	r9, r1
 800f3a4:	f04f 0200 	mov.w	r2, #0
 800f3a8:	d124      	bne.n	800f3f4 <_dtoa_r+0x60c>
 800f3aa:	4b1b      	ldr	r3, [pc, #108]	; (800f418 <_dtoa_r+0x630>)
 800f3ac:	4650      	mov	r0, sl
 800f3ae:	4659      	mov	r1, fp
 800f3b0:	f7f0 ff8c 	bl	80002cc <__adddf3>
 800f3b4:	4602      	mov	r2, r0
 800f3b6:	460b      	mov	r3, r1
 800f3b8:	4640      	mov	r0, r8
 800f3ba:	4649      	mov	r1, r9
 800f3bc:	f7f1 fbcc 	bl	8000b58 <__aeabi_dcmpgt>
 800f3c0:	2800      	cmp	r0, #0
 800f3c2:	d173      	bne.n	800f4ac <_dtoa_r+0x6c4>
 800f3c4:	4652      	mov	r2, sl
 800f3c6:	465b      	mov	r3, fp
 800f3c8:	4913      	ldr	r1, [pc, #76]	; (800f418 <_dtoa_r+0x630>)
 800f3ca:	2000      	movs	r0, #0
 800f3cc:	f7f0 ff7c 	bl	80002c8 <__aeabi_dsub>
 800f3d0:	4602      	mov	r2, r0
 800f3d2:	460b      	mov	r3, r1
 800f3d4:	4640      	mov	r0, r8
 800f3d6:	4649      	mov	r1, r9
 800f3d8:	f7f1 fba0 	bl	8000b1c <__aeabi_dcmplt>
 800f3dc:	2800      	cmp	r0, #0
 800f3de:	f43f af35 	beq.w	800f24c <_dtoa_r+0x464>
 800f3e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f3e4:	1e6b      	subs	r3, r5, #1
 800f3e6:	930f      	str	r3, [sp, #60]	; 0x3c
 800f3e8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f3ec:	2b30      	cmp	r3, #48	; 0x30
 800f3ee:	d0f8      	beq.n	800f3e2 <_dtoa_r+0x5fa>
 800f3f0:	9700      	str	r7, [sp, #0]
 800f3f2:	e049      	b.n	800f488 <_dtoa_r+0x6a0>
 800f3f4:	4b05      	ldr	r3, [pc, #20]	; (800f40c <_dtoa_r+0x624>)
 800f3f6:	f7f1 f91f 	bl	8000638 <__aeabi_dmul>
 800f3fa:	4680      	mov	r8, r0
 800f3fc:	4689      	mov	r9, r1
 800f3fe:	e7bd      	b.n	800f37c <_dtoa_r+0x594>
 800f400:	08011d38 	.word	0x08011d38
 800f404:	08011d10 	.word	0x08011d10
 800f408:	3ff00000 	.word	0x3ff00000
 800f40c:	40240000 	.word	0x40240000
 800f410:	401c0000 	.word	0x401c0000
 800f414:	40140000 	.word	0x40140000
 800f418:	3fe00000 	.word	0x3fe00000
 800f41c:	9d01      	ldr	r5, [sp, #4]
 800f41e:	4656      	mov	r6, sl
 800f420:	465f      	mov	r7, fp
 800f422:	4642      	mov	r2, r8
 800f424:	464b      	mov	r3, r9
 800f426:	4630      	mov	r0, r6
 800f428:	4639      	mov	r1, r7
 800f42a:	f7f1 fa2f 	bl	800088c <__aeabi_ddiv>
 800f42e:	f7f1 fbb3 	bl	8000b98 <__aeabi_d2iz>
 800f432:	4682      	mov	sl, r0
 800f434:	f7f1 f896 	bl	8000564 <__aeabi_i2d>
 800f438:	4642      	mov	r2, r8
 800f43a:	464b      	mov	r3, r9
 800f43c:	f7f1 f8fc 	bl	8000638 <__aeabi_dmul>
 800f440:	4602      	mov	r2, r0
 800f442:	460b      	mov	r3, r1
 800f444:	4630      	mov	r0, r6
 800f446:	4639      	mov	r1, r7
 800f448:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800f44c:	f7f0 ff3c 	bl	80002c8 <__aeabi_dsub>
 800f450:	f805 6b01 	strb.w	r6, [r5], #1
 800f454:	9e01      	ldr	r6, [sp, #4]
 800f456:	9f03      	ldr	r7, [sp, #12]
 800f458:	1bae      	subs	r6, r5, r6
 800f45a:	42b7      	cmp	r7, r6
 800f45c:	4602      	mov	r2, r0
 800f45e:	460b      	mov	r3, r1
 800f460:	d135      	bne.n	800f4ce <_dtoa_r+0x6e6>
 800f462:	f7f0 ff33 	bl	80002cc <__adddf3>
 800f466:	4642      	mov	r2, r8
 800f468:	464b      	mov	r3, r9
 800f46a:	4606      	mov	r6, r0
 800f46c:	460f      	mov	r7, r1
 800f46e:	f7f1 fb73 	bl	8000b58 <__aeabi_dcmpgt>
 800f472:	b9d0      	cbnz	r0, 800f4aa <_dtoa_r+0x6c2>
 800f474:	4642      	mov	r2, r8
 800f476:	464b      	mov	r3, r9
 800f478:	4630      	mov	r0, r6
 800f47a:	4639      	mov	r1, r7
 800f47c:	f7f1 fb44 	bl	8000b08 <__aeabi_dcmpeq>
 800f480:	b110      	cbz	r0, 800f488 <_dtoa_r+0x6a0>
 800f482:	f01a 0f01 	tst.w	sl, #1
 800f486:	d110      	bne.n	800f4aa <_dtoa_r+0x6c2>
 800f488:	4620      	mov	r0, r4
 800f48a:	ee18 1a10 	vmov	r1, s16
 800f48e:	f7fe ffdb 	bl	800e448 <_Bfree>
 800f492:	2300      	movs	r3, #0
 800f494:	9800      	ldr	r0, [sp, #0]
 800f496:	702b      	strb	r3, [r5, #0]
 800f498:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f49a:	3001      	adds	r0, #1
 800f49c:	6018      	str	r0, [r3, #0]
 800f49e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	f43f acf1 	beq.w	800ee88 <_dtoa_r+0xa0>
 800f4a6:	601d      	str	r5, [r3, #0]
 800f4a8:	e4ee      	b.n	800ee88 <_dtoa_r+0xa0>
 800f4aa:	9f00      	ldr	r7, [sp, #0]
 800f4ac:	462b      	mov	r3, r5
 800f4ae:	461d      	mov	r5, r3
 800f4b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f4b4:	2a39      	cmp	r2, #57	; 0x39
 800f4b6:	d106      	bne.n	800f4c6 <_dtoa_r+0x6de>
 800f4b8:	9a01      	ldr	r2, [sp, #4]
 800f4ba:	429a      	cmp	r2, r3
 800f4bc:	d1f7      	bne.n	800f4ae <_dtoa_r+0x6c6>
 800f4be:	9901      	ldr	r1, [sp, #4]
 800f4c0:	2230      	movs	r2, #48	; 0x30
 800f4c2:	3701      	adds	r7, #1
 800f4c4:	700a      	strb	r2, [r1, #0]
 800f4c6:	781a      	ldrb	r2, [r3, #0]
 800f4c8:	3201      	adds	r2, #1
 800f4ca:	701a      	strb	r2, [r3, #0]
 800f4cc:	e790      	b.n	800f3f0 <_dtoa_r+0x608>
 800f4ce:	4ba6      	ldr	r3, [pc, #664]	; (800f768 <_dtoa_r+0x980>)
 800f4d0:	2200      	movs	r2, #0
 800f4d2:	f7f1 f8b1 	bl	8000638 <__aeabi_dmul>
 800f4d6:	2200      	movs	r2, #0
 800f4d8:	2300      	movs	r3, #0
 800f4da:	4606      	mov	r6, r0
 800f4dc:	460f      	mov	r7, r1
 800f4de:	f7f1 fb13 	bl	8000b08 <__aeabi_dcmpeq>
 800f4e2:	2800      	cmp	r0, #0
 800f4e4:	d09d      	beq.n	800f422 <_dtoa_r+0x63a>
 800f4e6:	e7cf      	b.n	800f488 <_dtoa_r+0x6a0>
 800f4e8:	9a08      	ldr	r2, [sp, #32]
 800f4ea:	2a00      	cmp	r2, #0
 800f4ec:	f000 80d7 	beq.w	800f69e <_dtoa_r+0x8b6>
 800f4f0:	9a06      	ldr	r2, [sp, #24]
 800f4f2:	2a01      	cmp	r2, #1
 800f4f4:	f300 80ba 	bgt.w	800f66c <_dtoa_r+0x884>
 800f4f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f4fa:	2a00      	cmp	r2, #0
 800f4fc:	f000 80b2 	beq.w	800f664 <_dtoa_r+0x87c>
 800f500:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f504:	9e07      	ldr	r6, [sp, #28]
 800f506:	9d04      	ldr	r5, [sp, #16]
 800f508:	9a04      	ldr	r2, [sp, #16]
 800f50a:	441a      	add	r2, r3
 800f50c:	9204      	str	r2, [sp, #16]
 800f50e:	9a05      	ldr	r2, [sp, #20]
 800f510:	2101      	movs	r1, #1
 800f512:	441a      	add	r2, r3
 800f514:	4620      	mov	r0, r4
 800f516:	9205      	str	r2, [sp, #20]
 800f518:	f7ff f84e 	bl	800e5b8 <__i2b>
 800f51c:	4607      	mov	r7, r0
 800f51e:	2d00      	cmp	r5, #0
 800f520:	dd0c      	ble.n	800f53c <_dtoa_r+0x754>
 800f522:	9b05      	ldr	r3, [sp, #20]
 800f524:	2b00      	cmp	r3, #0
 800f526:	dd09      	ble.n	800f53c <_dtoa_r+0x754>
 800f528:	42ab      	cmp	r3, r5
 800f52a:	9a04      	ldr	r2, [sp, #16]
 800f52c:	bfa8      	it	ge
 800f52e:	462b      	movge	r3, r5
 800f530:	1ad2      	subs	r2, r2, r3
 800f532:	9204      	str	r2, [sp, #16]
 800f534:	9a05      	ldr	r2, [sp, #20]
 800f536:	1aed      	subs	r5, r5, r3
 800f538:	1ad3      	subs	r3, r2, r3
 800f53a:	9305      	str	r3, [sp, #20]
 800f53c:	9b07      	ldr	r3, [sp, #28]
 800f53e:	b31b      	cbz	r3, 800f588 <_dtoa_r+0x7a0>
 800f540:	9b08      	ldr	r3, [sp, #32]
 800f542:	2b00      	cmp	r3, #0
 800f544:	f000 80af 	beq.w	800f6a6 <_dtoa_r+0x8be>
 800f548:	2e00      	cmp	r6, #0
 800f54a:	dd13      	ble.n	800f574 <_dtoa_r+0x78c>
 800f54c:	4639      	mov	r1, r7
 800f54e:	4632      	mov	r2, r6
 800f550:	4620      	mov	r0, r4
 800f552:	f7ff f8f1 	bl	800e738 <__pow5mult>
 800f556:	ee18 2a10 	vmov	r2, s16
 800f55a:	4601      	mov	r1, r0
 800f55c:	4607      	mov	r7, r0
 800f55e:	4620      	mov	r0, r4
 800f560:	f7ff f840 	bl	800e5e4 <__multiply>
 800f564:	ee18 1a10 	vmov	r1, s16
 800f568:	4680      	mov	r8, r0
 800f56a:	4620      	mov	r0, r4
 800f56c:	f7fe ff6c 	bl	800e448 <_Bfree>
 800f570:	ee08 8a10 	vmov	s16, r8
 800f574:	9b07      	ldr	r3, [sp, #28]
 800f576:	1b9a      	subs	r2, r3, r6
 800f578:	d006      	beq.n	800f588 <_dtoa_r+0x7a0>
 800f57a:	ee18 1a10 	vmov	r1, s16
 800f57e:	4620      	mov	r0, r4
 800f580:	f7ff f8da 	bl	800e738 <__pow5mult>
 800f584:	ee08 0a10 	vmov	s16, r0
 800f588:	2101      	movs	r1, #1
 800f58a:	4620      	mov	r0, r4
 800f58c:	f7ff f814 	bl	800e5b8 <__i2b>
 800f590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f592:	2b00      	cmp	r3, #0
 800f594:	4606      	mov	r6, r0
 800f596:	f340 8088 	ble.w	800f6aa <_dtoa_r+0x8c2>
 800f59a:	461a      	mov	r2, r3
 800f59c:	4601      	mov	r1, r0
 800f59e:	4620      	mov	r0, r4
 800f5a0:	f7ff f8ca 	bl	800e738 <__pow5mult>
 800f5a4:	9b06      	ldr	r3, [sp, #24]
 800f5a6:	2b01      	cmp	r3, #1
 800f5a8:	4606      	mov	r6, r0
 800f5aa:	f340 8081 	ble.w	800f6b0 <_dtoa_r+0x8c8>
 800f5ae:	f04f 0800 	mov.w	r8, #0
 800f5b2:	6933      	ldr	r3, [r6, #16]
 800f5b4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f5b8:	6918      	ldr	r0, [r3, #16]
 800f5ba:	f7fe ffad 	bl	800e518 <__hi0bits>
 800f5be:	f1c0 0020 	rsb	r0, r0, #32
 800f5c2:	9b05      	ldr	r3, [sp, #20]
 800f5c4:	4418      	add	r0, r3
 800f5c6:	f010 001f 	ands.w	r0, r0, #31
 800f5ca:	f000 8092 	beq.w	800f6f2 <_dtoa_r+0x90a>
 800f5ce:	f1c0 0320 	rsb	r3, r0, #32
 800f5d2:	2b04      	cmp	r3, #4
 800f5d4:	f340 808a 	ble.w	800f6ec <_dtoa_r+0x904>
 800f5d8:	f1c0 001c 	rsb	r0, r0, #28
 800f5dc:	9b04      	ldr	r3, [sp, #16]
 800f5de:	4403      	add	r3, r0
 800f5e0:	9304      	str	r3, [sp, #16]
 800f5e2:	9b05      	ldr	r3, [sp, #20]
 800f5e4:	4403      	add	r3, r0
 800f5e6:	4405      	add	r5, r0
 800f5e8:	9305      	str	r3, [sp, #20]
 800f5ea:	9b04      	ldr	r3, [sp, #16]
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	dd07      	ble.n	800f600 <_dtoa_r+0x818>
 800f5f0:	ee18 1a10 	vmov	r1, s16
 800f5f4:	461a      	mov	r2, r3
 800f5f6:	4620      	mov	r0, r4
 800f5f8:	f7ff f8f8 	bl	800e7ec <__lshift>
 800f5fc:	ee08 0a10 	vmov	s16, r0
 800f600:	9b05      	ldr	r3, [sp, #20]
 800f602:	2b00      	cmp	r3, #0
 800f604:	dd05      	ble.n	800f612 <_dtoa_r+0x82a>
 800f606:	4631      	mov	r1, r6
 800f608:	461a      	mov	r2, r3
 800f60a:	4620      	mov	r0, r4
 800f60c:	f7ff f8ee 	bl	800e7ec <__lshift>
 800f610:	4606      	mov	r6, r0
 800f612:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f614:	2b00      	cmp	r3, #0
 800f616:	d06e      	beq.n	800f6f6 <_dtoa_r+0x90e>
 800f618:	ee18 0a10 	vmov	r0, s16
 800f61c:	4631      	mov	r1, r6
 800f61e:	f7ff f955 	bl	800e8cc <__mcmp>
 800f622:	2800      	cmp	r0, #0
 800f624:	da67      	bge.n	800f6f6 <_dtoa_r+0x90e>
 800f626:	9b00      	ldr	r3, [sp, #0]
 800f628:	3b01      	subs	r3, #1
 800f62a:	ee18 1a10 	vmov	r1, s16
 800f62e:	9300      	str	r3, [sp, #0]
 800f630:	220a      	movs	r2, #10
 800f632:	2300      	movs	r3, #0
 800f634:	4620      	mov	r0, r4
 800f636:	f7fe ff29 	bl	800e48c <__multadd>
 800f63a:	9b08      	ldr	r3, [sp, #32]
 800f63c:	ee08 0a10 	vmov	s16, r0
 800f640:	2b00      	cmp	r3, #0
 800f642:	f000 81b1 	beq.w	800f9a8 <_dtoa_r+0xbc0>
 800f646:	2300      	movs	r3, #0
 800f648:	4639      	mov	r1, r7
 800f64a:	220a      	movs	r2, #10
 800f64c:	4620      	mov	r0, r4
 800f64e:	f7fe ff1d 	bl	800e48c <__multadd>
 800f652:	9b02      	ldr	r3, [sp, #8]
 800f654:	2b00      	cmp	r3, #0
 800f656:	4607      	mov	r7, r0
 800f658:	f300 808e 	bgt.w	800f778 <_dtoa_r+0x990>
 800f65c:	9b06      	ldr	r3, [sp, #24]
 800f65e:	2b02      	cmp	r3, #2
 800f660:	dc51      	bgt.n	800f706 <_dtoa_r+0x91e>
 800f662:	e089      	b.n	800f778 <_dtoa_r+0x990>
 800f664:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f666:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f66a:	e74b      	b.n	800f504 <_dtoa_r+0x71c>
 800f66c:	9b03      	ldr	r3, [sp, #12]
 800f66e:	1e5e      	subs	r6, r3, #1
 800f670:	9b07      	ldr	r3, [sp, #28]
 800f672:	42b3      	cmp	r3, r6
 800f674:	bfbf      	itttt	lt
 800f676:	9b07      	ldrlt	r3, [sp, #28]
 800f678:	9607      	strlt	r6, [sp, #28]
 800f67a:	1af2      	sublt	r2, r6, r3
 800f67c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800f67e:	bfb6      	itet	lt
 800f680:	189b      	addlt	r3, r3, r2
 800f682:	1b9e      	subge	r6, r3, r6
 800f684:	930a      	strlt	r3, [sp, #40]	; 0x28
 800f686:	9b03      	ldr	r3, [sp, #12]
 800f688:	bfb8      	it	lt
 800f68a:	2600      	movlt	r6, #0
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	bfb7      	itett	lt
 800f690:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800f694:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800f698:	1a9d      	sublt	r5, r3, r2
 800f69a:	2300      	movlt	r3, #0
 800f69c:	e734      	b.n	800f508 <_dtoa_r+0x720>
 800f69e:	9e07      	ldr	r6, [sp, #28]
 800f6a0:	9d04      	ldr	r5, [sp, #16]
 800f6a2:	9f08      	ldr	r7, [sp, #32]
 800f6a4:	e73b      	b.n	800f51e <_dtoa_r+0x736>
 800f6a6:	9a07      	ldr	r2, [sp, #28]
 800f6a8:	e767      	b.n	800f57a <_dtoa_r+0x792>
 800f6aa:	9b06      	ldr	r3, [sp, #24]
 800f6ac:	2b01      	cmp	r3, #1
 800f6ae:	dc18      	bgt.n	800f6e2 <_dtoa_r+0x8fa>
 800f6b0:	f1ba 0f00 	cmp.w	sl, #0
 800f6b4:	d115      	bne.n	800f6e2 <_dtoa_r+0x8fa>
 800f6b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f6ba:	b993      	cbnz	r3, 800f6e2 <_dtoa_r+0x8fa>
 800f6bc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f6c0:	0d1b      	lsrs	r3, r3, #20
 800f6c2:	051b      	lsls	r3, r3, #20
 800f6c4:	b183      	cbz	r3, 800f6e8 <_dtoa_r+0x900>
 800f6c6:	9b04      	ldr	r3, [sp, #16]
 800f6c8:	3301      	adds	r3, #1
 800f6ca:	9304      	str	r3, [sp, #16]
 800f6cc:	9b05      	ldr	r3, [sp, #20]
 800f6ce:	3301      	adds	r3, #1
 800f6d0:	9305      	str	r3, [sp, #20]
 800f6d2:	f04f 0801 	mov.w	r8, #1
 800f6d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	f47f af6a 	bne.w	800f5b2 <_dtoa_r+0x7ca>
 800f6de:	2001      	movs	r0, #1
 800f6e0:	e76f      	b.n	800f5c2 <_dtoa_r+0x7da>
 800f6e2:	f04f 0800 	mov.w	r8, #0
 800f6e6:	e7f6      	b.n	800f6d6 <_dtoa_r+0x8ee>
 800f6e8:	4698      	mov	r8, r3
 800f6ea:	e7f4      	b.n	800f6d6 <_dtoa_r+0x8ee>
 800f6ec:	f43f af7d 	beq.w	800f5ea <_dtoa_r+0x802>
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	301c      	adds	r0, #28
 800f6f4:	e772      	b.n	800f5dc <_dtoa_r+0x7f4>
 800f6f6:	9b03      	ldr	r3, [sp, #12]
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	dc37      	bgt.n	800f76c <_dtoa_r+0x984>
 800f6fc:	9b06      	ldr	r3, [sp, #24]
 800f6fe:	2b02      	cmp	r3, #2
 800f700:	dd34      	ble.n	800f76c <_dtoa_r+0x984>
 800f702:	9b03      	ldr	r3, [sp, #12]
 800f704:	9302      	str	r3, [sp, #8]
 800f706:	9b02      	ldr	r3, [sp, #8]
 800f708:	b96b      	cbnz	r3, 800f726 <_dtoa_r+0x93e>
 800f70a:	4631      	mov	r1, r6
 800f70c:	2205      	movs	r2, #5
 800f70e:	4620      	mov	r0, r4
 800f710:	f7fe febc 	bl	800e48c <__multadd>
 800f714:	4601      	mov	r1, r0
 800f716:	4606      	mov	r6, r0
 800f718:	ee18 0a10 	vmov	r0, s16
 800f71c:	f7ff f8d6 	bl	800e8cc <__mcmp>
 800f720:	2800      	cmp	r0, #0
 800f722:	f73f adbb 	bgt.w	800f29c <_dtoa_r+0x4b4>
 800f726:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f728:	9d01      	ldr	r5, [sp, #4]
 800f72a:	43db      	mvns	r3, r3
 800f72c:	9300      	str	r3, [sp, #0]
 800f72e:	f04f 0800 	mov.w	r8, #0
 800f732:	4631      	mov	r1, r6
 800f734:	4620      	mov	r0, r4
 800f736:	f7fe fe87 	bl	800e448 <_Bfree>
 800f73a:	2f00      	cmp	r7, #0
 800f73c:	f43f aea4 	beq.w	800f488 <_dtoa_r+0x6a0>
 800f740:	f1b8 0f00 	cmp.w	r8, #0
 800f744:	d005      	beq.n	800f752 <_dtoa_r+0x96a>
 800f746:	45b8      	cmp	r8, r7
 800f748:	d003      	beq.n	800f752 <_dtoa_r+0x96a>
 800f74a:	4641      	mov	r1, r8
 800f74c:	4620      	mov	r0, r4
 800f74e:	f7fe fe7b 	bl	800e448 <_Bfree>
 800f752:	4639      	mov	r1, r7
 800f754:	4620      	mov	r0, r4
 800f756:	f7fe fe77 	bl	800e448 <_Bfree>
 800f75a:	e695      	b.n	800f488 <_dtoa_r+0x6a0>
 800f75c:	2600      	movs	r6, #0
 800f75e:	4637      	mov	r7, r6
 800f760:	e7e1      	b.n	800f726 <_dtoa_r+0x93e>
 800f762:	9700      	str	r7, [sp, #0]
 800f764:	4637      	mov	r7, r6
 800f766:	e599      	b.n	800f29c <_dtoa_r+0x4b4>
 800f768:	40240000 	.word	0x40240000
 800f76c:	9b08      	ldr	r3, [sp, #32]
 800f76e:	2b00      	cmp	r3, #0
 800f770:	f000 80ca 	beq.w	800f908 <_dtoa_r+0xb20>
 800f774:	9b03      	ldr	r3, [sp, #12]
 800f776:	9302      	str	r3, [sp, #8]
 800f778:	2d00      	cmp	r5, #0
 800f77a:	dd05      	ble.n	800f788 <_dtoa_r+0x9a0>
 800f77c:	4639      	mov	r1, r7
 800f77e:	462a      	mov	r2, r5
 800f780:	4620      	mov	r0, r4
 800f782:	f7ff f833 	bl	800e7ec <__lshift>
 800f786:	4607      	mov	r7, r0
 800f788:	f1b8 0f00 	cmp.w	r8, #0
 800f78c:	d05b      	beq.n	800f846 <_dtoa_r+0xa5e>
 800f78e:	6879      	ldr	r1, [r7, #4]
 800f790:	4620      	mov	r0, r4
 800f792:	f7fe fe19 	bl	800e3c8 <_Balloc>
 800f796:	4605      	mov	r5, r0
 800f798:	b928      	cbnz	r0, 800f7a6 <_dtoa_r+0x9be>
 800f79a:	4b87      	ldr	r3, [pc, #540]	; (800f9b8 <_dtoa_r+0xbd0>)
 800f79c:	4602      	mov	r2, r0
 800f79e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800f7a2:	f7ff bb3b 	b.w	800ee1c <_dtoa_r+0x34>
 800f7a6:	693a      	ldr	r2, [r7, #16]
 800f7a8:	3202      	adds	r2, #2
 800f7aa:	0092      	lsls	r2, r2, #2
 800f7ac:	f107 010c 	add.w	r1, r7, #12
 800f7b0:	300c      	adds	r0, #12
 800f7b2:	f000 f921 	bl	800f9f8 <memcpy>
 800f7b6:	2201      	movs	r2, #1
 800f7b8:	4629      	mov	r1, r5
 800f7ba:	4620      	mov	r0, r4
 800f7bc:	f7ff f816 	bl	800e7ec <__lshift>
 800f7c0:	9b01      	ldr	r3, [sp, #4]
 800f7c2:	f103 0901 	add.w	r9, r3, #1
 800f7c6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800f7ca:	4413      	add	r3, r2
 800f7cc:	9305      	str	r3, [sp, #20]
 800f7ce:	f00a 0301 	and.w	r3, sl, #1
 800f7d2:	46b8      	mov	r8, r7
 800f7d4:	9304      	str	r3, [sp, #16]
 800f7d6:	4607      	mov	r7, r0
 800f7d8:	4631      	mov	r1, r6
 800f7da:	ee18 0a10 	vmov	r0, s16
 800f7de:	f7ff fa75 	bl	800eccc <quorem>
 800f7e2:	4641      	mov	r1, r8
 800f7e4:	9002      	str	r0, [sp, #8]
 800f7e6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800f7ea:	ee18 0a10 	vmov	r0, s16
 800f7ee:	f7ff f86d 	bl	800e8cc <__mcmp>
 800f7f2:	463a      	mov	r2, r7
 800f7f4:	9003      	str	r0, [sp, #12]
 800f7f6:	4631      	mov	r1, r6
 800f7f8:	4620      	mov	r0, r4
 800f7fa:	f7ff f883 	bl	800e904 <__mdiff>
 800f7fe:	68c2      	ldr	r2, [r0, #12]
 800f800:	f109 3bff 	add.w	fp, r9, #4294967295
 800f804:	4605      	mov	r5, r0
 800f806:	bb02      	cbnz	r2, 800f84a <_dtoa_r+0xa62>
 800f808:	4601      	mov	r1, r0
 800f80a:	ee18 0a10 	vmov	r0, s16
 800f80e:	f7ff f85d 	bl	800e8cc <__mcmp>
 800f812:	4602      	mov	r2, r0
 800f814:	4629      	mov	r1, r5
 800f816:	4620      	mov	r0, r4
 800f818:	9207      	str	r2, [sp, #28]
 800f81a:	f7fe fe15 	bl	800e448 <_Bfree>
 800f81e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800f822:	ea43 0102 	orr.w	r1, r3, r2
 800f826:	9b04      	ldr	r3, [sp, #16]
 800f828:	430b      	orrs	r3, r1
 800f82a:	464d      	mov	r5, r9
 800f82c:	d10f      	bne.n	800f84e <_dtoa_r+0xa66>
 800f82e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f832:	d02a      	beq.n	800f88a <_dtoa_r+0xaa2>
 800f834:	9b03      	ldr	r3, [sp, #12]
 800f836:	2b00      	cmp	r3, #0
 800f838:	dd02      	ble.n	800f840 <_dtoa_r+0xa58>
 800f83a:	9b02      	ldr	r3, [sp, #8]
 800f83c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800f840:	f88b a000 	strb.w	sl, [fp]
 800f844:	e775      	b.n	800f732 <_dtoa_r+0x94a>
 800f846:	4638      	mov	r0, r7
 800f848:	e7ba      	b.n	800f7c0 <_dtoa_r+0x9d8>
 800f84a:	2201      	movs	r2, #1
 800f84c:	e7e2      	b.n	800f814 <_dtoa_r+0xa2c>
 800f84e:	9b03      	ldr	r3, [sp, #12]
 800f850:	2b00      	cmp	r3, #0
 800f852:	db04      	blt.n	800f85e <_dtoa_r+0xa76>
 800f854:	9906      	ldr	r1, [sp, #24]
 800f856:	430b      	orrs	r3, r1
 800f858:	9904      	ldr	r1, [sp, #16]
 800f85a:	430b      	orrs	r3, r1
 800f85c:	d122      	bne.n	800f8a4 <_dtoa_r+0xabc>
 800f85e:	2a00      	cmp	r2, #0
 800f860:	ddee      	ble.n	800f840 <_dtoa_r+0xa58>
 800f862:	ee18 1a10 	vmov	r1, s16
 800f866:	2201      	movs	r2, #1
 800f868:	4620      	mov	r0, r4
 800f86a:	f7fe ffbf 	bl	800e7ec <__lshift>
 800f86e:	4631      	mov	r1, r6
 800f870:	ee08 0a10 	vmov	s16, r0
 800f874:	f7ff f82a 	bl	800e8cc <__mcmp>
 800f878:	2800      	cmp	r0, #0
 800f87a:	dc03      	bgt.n	800f884 <_dtoa_r+0xa9c>
 800f87c:	d1e0      	bne.n	800f840 <_dtoa_r+0xa58>
 800f87e:	f01a 0f01 	tst.w	sl, #1
 800f882:	d0dd      	beq.n	800f840 <_dtoa_r+0xa58>
 800f884:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f888:	d1d7      	bne.n	800f83a <_dtoa_r+0xa52>
 800f88a:	2339      	movs	r3, #57	; 0x39
 800f88c:	f88b 3000 	strb.w	r3, [fp]
 800f890:	462b      	mov	r3, r5
 800f892:	461d      	mov	r5, r3
 800f894:	3b01      	subs	r3, #1
 800f896:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f89a:	2a39      	cmp	r2, #57	; 0x39
 800f89c:	d071      	beq.n	800f982 <_dtoa_r+0xb9a>
 800f89e:	3201      	adds	r2, #1
 800f8a0:	701a      	strb	r2, [r3, #0]
 800f8a2:	e746      	b.n	800f732 <_dtoa_r+0x94a>
 800f8a4:	2a00      	cmp	r2, #0
 800f8a6:	dd07      	ble.n	800f8b8 <_dtoa_r+0xad0>
 800f8a8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f8ac:	d0ed      	beq.n	800f88a <_dtoa_r+0xaa2>
 800f8ae:	f10a 0301 	add.w	r3, sl, #1
 800f8b2:	f88b 3000 	strb.w	r3, [fp]
 800f8b6:	e73c      	b.n	800f732 <_dtoa_r+0x94a>
 800f8b8:	9b05      	ldr	r3, [sp, #20]
 800f8ba:	f809 ac01 	strb.w	sl, [r9, #-1]
 800f8be:	4599      	cmp	r9, r3
 800f8c0:	d047      	beq.n	800f952 <_dtoa_r+0xb6a>
 800f8c2:	ee18 1a10 	vmov	r1, s16
 800f8c6:	2300      	movs	r3, #0
 800f8c8:	220a      	movs	r2, #10
 800f8ca:	4620      	mov	r0, r4
 800f8cc:	f7fe fdde 	bl	800e48c <__multadd>
 800f8d0:	45b8      	cmp	r8, r7
 800f8d2:	ee08 0a10 	vmov	s16, r0
 800f8d6:	f04f 0300 	mov.w	r3, #0
 800f8da:	f04f 020a 	mov.w	r2, #10
 800f8de:	4641      	mov	r1, r8
 800f8e0:	4620      	mov	r0, r4
 800f8e2:	d106      	bne.n	800f8f2 <_dtoa_r+0xb0a>
 800f8e4:	f7fe fdd2 	bl	800e48c <__multadd>
 800f8e8:	4680      	mov	r8, r0
 800f8ea:	4607      	mov	r7, r0
 800f8ec:	f109 0901 	add.w	r9, r9, #1
 800f8f0:	e772      	b.n	800f7d8 <_dtoa_r+0x9f0>
 800f8f2:	f7fe fdcb 	bl	800e48c <__multadd>
 800f8f6:	4639      	mov	r1, r7
 800f8f8:	4680      	mov	r8, r0
 800f8fa:	2300      	movs	r3, #0
 800f8fc:	220a      	movs	r2, #10
 800f8fe:	4620      	mov	r0, r4
 800f900:	f7fe fdc4 	bl	800e48c <__multadd>
 800f904:	4607      	mov	r7, r0
 800f906:	e7f1      	b.n	800f8ec <_dtoa_r+0xb04>
 800f908:	9b03      	ldr	r3, [sp, #12]
 800f90a:	9302      	str	r3, [sp, #8]
 800f90c:	9d01      	ldr	r5, [sp, #4]
 800f90e:	ee18 0a10 	vmov	r0, s16
 800f912:	4631      	mov	r1, r6
 800f914:	f7ff f9da 	bl	800eccc <quorem>
 800f918:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800f91c:	9b01      	ldr	r3, [sp, #4]
 800f91e:	f805 ab01 	strb.w	sl, [r5], #1
 800f922:	1aea      	subs	r2, r5, r3
 800f924:	9b02      	ldr	r3, [sp, #8]
 800f926:	4293      	cmp	r3, r2
 800f928:	dd09      	ble.n	800f93e <_dtoa_r+0xb56>
 800f92a:	ee18 1a10 	vmov	r1, s16
 800f92e:	2300      	movs	r3, #0
 800f930:	220a      	movs	r2, #10
 800f932:	4620      	mov	r0, r4
 800f934:	f7fe fdaa 	bl	800e48c <__multadd>
 800f938:	ee08 0a10 	vmov	s16, r0
 800f93c:	e7e7      	b.n	800f90e <_dtoa_r+0xb26>
 800f93e:	9b02      	ldr	r3, [sp, #8]
 800f940:	2b00      	cmp	r3, #0
 800f942:	bfc8      	it	gt
 800f944:	461d      	movgt	r5, r3
 800f946:	9b01      	ldr	r3, [sp, #4]
 800f948:	bfd8      	it	le
 800f94a:	2501      	movle	r5, #1
 800f94c:	441d      	add	r5, r3
 800f94e:	f04f 0800 	mov.w	r8, #0
 800f952:	ee18 1a10 	vmov	r1, s16
 800f956:	2201      	movs	r2, #1
 800f958:	4620      	mov	r0, r4
 800f95a:	f7fe ff47 	bl	800e7ec <__lshift>
 800f95e:	4631      	mov	r1, r6
 800f960:	ee08 0a10 	vmov	s16, r0
 800f964:	f7fe ffb2 	bl	800e8cc <__mcmp>
 800f968:	2800      	cmp	r0, #0
 800f96a:	dc91      	bgt.n	800f890 <_dtoa_r+0xaa8>
 800f96c:	d102      	bne.n	800f974 <_dtoa_r+0xb8c>
 800f96e:	f01a 0f01 	tst.w	sl, #1
 800f972:	d18d      	bne.n	800f890 <_dtoa_r+0xaa8>
 800f974:	462b      	mov	r3, r5
 800f976:	461d      	mov	r5, r3
 800f978:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f97c:	2a30      	cmp	r2, #48	; 0x30
 800f97e:	d0fa      	beq.n	800f976 <_dtoa_r+0xb8e>
 800f980:	e6d7      	b.n	800f732 <_dtoa_r+0x94a>
 800f982:	9a01      	ldr	r2, [sp, #4]
 800f984:	429a      	cmp	r2, r3
 800f986:	d184      	bne.n	800f892 <_dtoa_r+0xaaa>
 800f988:	9b00      	ldr	r3, [sp, #0]
 800f98a:	3301      	adds	r3, #1
 800f98c:	9300      	str	r3, [sp, #0]
 800f98e:	2331      	movs	r3, #49	; 0x31
 800f990:	7013      	strb	r3, [r2, #0]
 800f992:	e6ce      	b.n	800f732 <_dtoa_r+0x94a>
 800f994:	4b09      	ldr	r3, [pc, #36]	; (800f9bc <_dtoa_r+0xbd4>)
 800f996:	f7ff ba95 	b.w	800eec4 <_dtoa_r+0xdc>
 800f99a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	f47f aa6e 	bne.w	800ee7e <_dtoa_r+0x96>
 800f9a2:	4b07      	ldr	r3, [pc, #28]	; (800f9c0 <_dtoa_r+0xbd8>)
 800f9a4:	f7ff ba8e 	b.w	800eec4 <_dtoa_r+0xdc>
 800f9a8:	9b02      	ldr	r3, [sp, #8]
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	dcae      	bgt.n	800f90c <_dtoa_r+0xb24>
 800f9ae:	9b06      	ldr	r3, [sp, #24]
 800f9b0:	2b02      	cmp	r3, #2
 800f9b2:	f73f aea8 	bgt.w	800f706 <_dtoa_r+0x91e>
 800f9b6:	e7a9      	b.n	800f90c <_dtoa_r+0xb24>
 800f9b8:	08011cf8 	.word	0x08011cf8
 800f9bc:	08011e55 	.word	0x08011e55
 800f9c0:	08011e48 	.word	0x08011e48

0800f9c4 <fiprintf>:
 800f9c4:	b40e      	push	{r1, r2, r3}
 800f9c6:	b503      	push	{r0, r1, lr}
 800f9c8:	4601      	mov	r1, r0
 800f9ca:	ab03      	add	r3, sp, #12
 800f9cc:	4805      	ldr	r0, [pc, #20]	; (800f9e4 <fiprintf+0x20>)
 800f9ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800f9d2:	6800      	ldr	r0, [r0, #0]
 800f9d4:	9301      	str	r3, [sp, #4]
 800f9d6:	f000 f89f 	bl	800fb18 <_vfiprintf_r>
 800f9da:	b002      	add	sp, #8
 800f9dc:	f85d eb04 	ldr.w	lr, [sp], #4
 800f9e0:	b003      	add	sp, #12
 800f9e2:	4770      	bx	lr
 800f9e4:	2000003c 	.word	0x2000003c

0800f9e8 <malloc>:
 800f9e8:	4b02      	ldr	r3, [pc, #8]	; (800f9f4 <malloc+0xc>)
 800f9ea:	4601      	mov	r1, r0
 800f9ec:	6818      	ldr	r0, [r3, #0]
 800f9ee:	f7ff b8c3 	b.w	800eb78 <_malloc_r>
 800f9f2:	bf00      	nop
 800f9f4:	2000003c 	.word	0x2000003c

0800f9f8 <memcpy>:
 800f9f8:	440a      	add	r2, r1
 800f9fa:	4291      	cmp	r1, r2
 800f9fc:	f100 33ff 	add.w	r3, r0, #4294967295
 800fa00:	d100      	bne.n	800fa04 <memcpy+0xc>
 800fa02:	4770      	bx	lr
 800fa04:	b510      	push	{r4, lr}
 800fa06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fa0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fa0e:	4291      	cmp	r1, r2
 800fa10:	d1f9      	bne.n	800fa06 <memcpy+0xe>
 800fa12:	bd10      	pop	{r4, pc}

0800fa14 <__malloc_lock>:
 800fa14:	4801      	ldr	r0, [pc, #4]	; (800fa1c <__malloc_lock+0x8>)
 800fa16:	f000 bdc3 	b.w	80105a0 <__retarget_lock_acquire_recursive>
 800fa1a:	bf00      	nop
 800fa1c:	20002eac 	.word	0x20002eac

0800fa20 <__malloc_unlock>:
 800fa20:	4801      	ldr	r0, [pc, #4]	; (800fa28 <__malloc_unlock+0x8>)
 800fa22:	f000 bdbe 	b.w	80105a2 <__retarget_lock_release_recursive>
 800fa26:	bf00      	nop
 800fa28:	20002eac 	.word	0x20002eac

0800fa2c <_free_r>:
 800fa2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fa2e:	2900      	cmp	r1, #0
 800fa30:	d044      	beq.n	800fabc <_free_r+0x90>
 800fa32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fa36:	9001      	str	r0, [sp, #4]
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	f1a1 0404 	sub.w	r4, r1, #4
 800fa3e:	bfb8      	it	lt
 800fa40:	18e4      	addlt	r4, r4, r3
 800fa42:	f7ff ffe7 	bl	800fa14 <__malloc_lock>
 800fa46:	4a1e      	ldr	r2, [pc, #120]	; (800fac0 <_free_r+0x94>)
 800fa48:	9801      	ldr	r0, [sp, #4]
 800fa4a:	6813      	ldr	r3, [r2, #0]
 800fa4c:	b933      	cbnz	r3, 800fa5c <_free_r+0x30>
 800fa4e:	6063      	str	r3, [r4, #4]
 800fa50:	6014      	str	r4, [r2, #0]
 800fa52:	b003      	add	sp, #12
 800fa54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fa58:	f7ff bfe2 	b.w	800fa20 <__malloc_unlock>
 800fa5c:	42a3      	cmp	r3, r4
 800fa5e:	d908      	bls.n	800fa72 <_free_r+0x46>
 800fa60:	6825      	ldr	r5, [r4, #0]
 800fa62:	1961      	adds	r1, r4, r5
 800fa64:	428b      	cmp	r3, r1
 800fa66:	bf01      	itttt	eq
 800fa68:	6819      	ldreq	r1, [r3, #0]
 800fa6a:	685b      	ldreq	r3, [r3, #4]
 800fa6c:	1949      	addeq	r1, r1, r5
 800fa6e:	6021      	streq	r1, [r4, #0]
 800fa70:	e7ed      	b.n	800fa4e <_free_r+0x22>
 800fa72:	461a      	mov	r2, r3
 800fa74:	685b      	ldr	r3, [r3, #4]
 800fa76:	b10b      	cbz	r3, 800fa7c <_free_r+0x50>
 800fa78:	42a3      	cmp	r3, r4
 800fa7a:	d9fa      	bls.n	800fa72 <_free_r+0x46>
 800fa7c:	6811      	ldr	r1, [r2, #0]
 800fa7e:	1855      	adds	r5, r2, r1
 800fa80:	42a5      	cmp	r5, r4
 800fa82:	d10b      	bne.n	800fa9c <_free_r+0x70>
 800fa84:	6824      	ldr	r4, [r4, #0]
 800fa86:	4421      	add	r1, r4
 800fa88:	1854      	adds	r4, r2, r1
 800fa8a:	42a3      	cmp	r3, r4
 800fa8c:	6011      	str	r1, [r2, #0]
 800fa8e:	d1e0      	bne.n	800fa52 <_free_r+0x26>
 800fa90:	681c      	ldr	r4, [r3, #0]
 800fa92:	685b      	ldr	r3, [r3, #4]
 800fa94:	6053      	str	r3, [r2, #4]
 800fa96:	4421      	add	r1, r4
 800fa98:	6011      	str	r1, [r2, #0]
 800fa9a:	e7da      	b.n	800fa52 <_free_r+0x26>
 800fa9c:	d902      	bls.n	800faa4 <_free_r+0x78>
 800fa9e:	230c      	movs	r3, #12
 800faa0:	6003      	str	r3, [r0, #0]
 800faa2:	e7d6      	b.n	800fa52 <_free_r+0x26>
 800faa4:	6825      	ldr	r5, [r4, #0]
 800faa6:	1961      	adds	r1, r4, r5
 800faa8:	428b      	cmp	r3, r1
 800faaa:	bf04      	itt	eq
 800faac:	6819      	ldreq	r1, [r3, #0]
 800faae:	685b      	ldreq	r3, [r3, #4]
 800fab0:	6063      	str	r3, [r4, #4]
 800fab2:	bf04      	itt	eq
 800fab4:	1949      	addeq	r1, r1, r5
 800fab6:	6021      	streq	r1, [r4, #0]
 800fab8:	6054      	str	r4, [r2, #4]
 800faba:	e7ca      	b.n	800fa52 <_free_r+0x26>
 800fabc:	b003      	add	sp, #12
 800fabe:	bd30      	pop	{r4, r5, pc}
 800fac0:	20002ea0 	.word	0x20002ea0

0800fac4 <__sfputc_r>:
 800fac4:	6893      	ldr	r3, [r2, #8]
 800fac6:	3b01      	subs	r3, #1
 800fac8:	2b00      	cmp	r3, #0
 800faca:	b410      	push	{r4}
 800facc:	6093      	str	r3, [r2, #8]
 800face:	da08      	bge.n	800fae2 <__sfputc_r+0x1e>
 800fad0:	6994      	ldr	r4, [r2, #24]
 800fad2:	42a3      	cmp	r3, r4
 800fad4:	db01      	blt.n	800fada <__sfputc_r+0x16>
 800fad6:	290a      	cmp	r1, #10
 800fad8:	d103      	bne.n	800fae2 <__sfputc_r+0x1e>
 800fada:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fade:	f000 badf 	b.w	80100a0 <__swbuf_r>
 800fae2:	6813      	ldr	r3, [r2, #0]
 800fae4:	1c58      	adds	r0, r3, #1
 800fae6:	6010      	str	r0, [r2, #0]
 800fae8:	7019      	strb	r1, [r3, #0]
 800faea:	4608      	mov	r0, r1
 800faec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800faf0:	4770      	bx	lr

0800faf2 <__sfputs_r>:
 800faf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800faf4:	4606      	mov	r6, r0
 800faf6:	460f      	mov	r7, r1
 800faf8:	4614      	mov	r4, r2
 800fafa:	18d5      	adds	r5, r2, r3
 800fafc:	42ac      	cmp	r4, r5
 800fafe:	d101      	bne.n	800fb04 <__sfputs_r+0x12>
 800fb00:	2000      	movs	r0, #0
 800fb02:	e007      	b.n	800fb14 <__sfputs_r+0x22>
 800fb04:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb08:	463a      	mov	r2, r7
 800fb0a:	4630      	mov	r0, r6
 800fb0c:	f7ff ffda 	bl	800fac4 <__sfputc_r>
 800fb10:	1c43      	adds	r3, r0, #1
 800fb12:	d1f3      	bne.n	800fafc <__sfputs_r+0xa>
 800fb14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fb18 <_vfiprintf_r>:
 800fb18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb1c:	460d      	mov	r5, r1
 800fb1e:	b09d      	sub	sp, #116	; 0x74
 800fb20:	4614      	mov	r4, r2
 800fb22:	4698      	mov	r8, r3
 800fb24:	4606      	mov	r6, r0
 800fb26:	b118      	cbz	r0, 800fb30 <_vfiprintf_r+0x18>
 800fb28:	6983      	ldr	r3, [r0, #24]
 800fb2a:	b90b      	cbnz	r3, 800fb30 <_vfiprintf_r+0x18>
 800fb2c:	f000 fc9a 	bl	8010464 <__sinit>
 800fb30:	4b89      	ldr	r3, [pc, #548]	; (800fd58 <_vfiprintf_r+0x240>)
 800fb32:	429d      	cmp	r5, r3
 800fb34:	d11b      	bne.n	800fb6e <_vfiprintf_r+0x56>
 800fb36:	6875      	ldr	r5, [r6, #4]
 800fb38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fb3a:	07d9      	lsls	r1, r3, #31
 800fb3c:	d405      	bmi.n	800fb4a <_vfiprintf_r+0x32>
 800fb3e:	89ab      	ldrh	r3, [r5, #12]
 800fb40:	059a      	lsls	r2, r3, #22
 800fb42:	d402      	bmi.n	800fb4a <_vfiprintf_r+0x32>
 800fb44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fb46:	f000 fd2b 	bl	80105a0 <__retarget_lock_acquire_recursive>
 800fb4a:	89ab      	ldrh	r3, [r5, #12]
 800fb4c:	071b      	lsls	r3, r3, #28
 800fb4e:	d501      	bpl.n	800fb54 <_vfiprintf_r+0x3c>
 800fb50:	692b      	ldr	r3, [r5, #16]
 800fb52:	b9eb      	cbnz	r3, 800fb90 <_vfiprintf_r+0x78>
 800fb54:	4629      	mov	r1, r5
 800fb56:	4630      	mov	r0, r6
 800fb58:	f000 faf4 	bl	8010144 <__swsetup_r>
 800fb5c:	b1c0      	cbz	r0, 800fb90 <_vfiprintf_r+0x78>
 800fb5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fb60:	07dc      	lsls	r4, r3, #31
 800fb62:	d50e      	bpl.n	800fb82 <_vfiprintf_r+0x6a>
 800fb64:	f04f 30ff 	mov.w	r0, #4294967295
 800fb68:	b01d      	add	sp, #116	; 0x74
 800fb6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb6e:	4b7b      	ldr	r3, [pc, #492]	; (800fd5c <_vfiprintf_r+0x244>)
 800fb70:	429d      	cmp	r5, r3
 800fb72:	d101      	bne.n	800fb78 <_vfiprintf_r+0x60>
 800fb74:	68b5      	ldr	r5, [r6, #8]
 800fb76:	e7df      	b.n	800fb38 <_vfiprintf_r+0x20>
 800fb78:	4b79      	ldr	r3, [pc, #484]	; (800fd60 <_vfiprintf_r+0x248>)
 800fb7a:	429d      	cmp	r5, r3
 800fb7c:	bf08      	it	eq
 800fb7e:	68f5      	ldreq	r5, [r6, #12]
 800fb80:	e7da      	b.n	800fb38 <_vfiprintf_r+0x20>
 800fb82:	89ab      	ldrh	r3, [r5, #12]
 800fb84:	0598      	lsls	r0, r3, #22
 800fb86:	d4ed      	bmi.n	800fb64 <_vfiprintf_r+0x4c>
 800fb88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fb8a:	f000 fd0a 	bl	80105a2 <__retarget_lock_release_recursive>
 800fb8e:	e7e9      	b.n	800fb64 <_vfiprintf_r+0x4c>
 800fb90:	2300      	movs	r3, #0
 800fb92:	9309      	str	r3, [sp, #36]	; 0x24
 800fb94:	2320      	movs	r3, #32
 800fb96:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fb9a:	f8cd 800c 	str.w	r8, [sp, #12]
 800fb9e:	2330      	movs	r3, #48	; 0x30
 800fba0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800fd64 <_vfiprintf_r+0x24c>
 800fba4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fba8:	f04f 0901 	mov.w	r9, #1
 800fbac:	4623      	mov	r3, r4
 800fbae:	469a      	mov	sl, r3
 800fbb0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fbb4:	b10a      	cbz	r2, 800fbba <_vfiprintf_r+0xa2>
 800fbb6:	2a25      	cmp	r2, #37	; 0x25
 800fbb8:	d1f9      	bne.n	800fbae <_vfiprintf_r+0x96>
 800fbba:	ebba 0b04 	subs.w	fp, sl, r4
 800fbbe:	d00b      	beq.n	800fbd8 <_vfiprintf_r+0xc0>
 800fbc0:	465b      	mov	r3, fp
 800fbc2:	4622      	mov	r2, r4
 800fbc4:	4629      	mov	r1, r5
 800fbc6:	4630      	mov	r0, r6
 800fbc8:	f7ff ff93 	bl	800faf2 <__sfputs_r>
 800fbcc:	3001      	adds	r0, #1
 800fbce:	f000 80aa 	beq.w	800fd26 <_vfiprintf_r+0x20e>
 800fbd2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fbd4:	445a      	add	r2, fp
 800fbd6:	9209      	str	r2, [sp, #36]	; 0x24
 800fbd8:	f89a 3000 	ldrb.w	r3, [sl]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	f000 80a2 	beq.w	800fd26 <_vfiprintf_r+0x20e>
 800fbe2:	2300      	movs	r3, #0
 800fbe4:	f04f 32ff 	mov.w	r2, #4294967295
 800fbe8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fbec:	f10a 0a01 	add.w	sl, sl, #1
 800fbf0:	9304      	str	r3, [sp, #16]
 800fbf2:	9307      	str	r3, [sp, #28]
 800fbf4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fbf8:	931a      	str	r3, [sp, #104]	; 0x68
 800fbfa:	4654      	mov	r4, sl
 800fbfc:	2205      	movs	r2, #5
 800fbfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc02:	4858      	ldr	r0, [pc, #352]	; (800fd64 <_vfiprintf_r+0x24c>)
 800fc04:	f7f0 fb0c 	bl	8000220 <memchr>
 800fc08:	9a04      	ldr	r2, [sp, #16]
 800fc0a:	b9d8      	cbnz	r0, 800fc44 <_vfiprintf_r+0x12c>
 800fc0c:	06d1      	lsls	r1, r2, #27
 800fc0e:	bf44      	itt	mi
 800fc10:	2320      	movmi	r3, #32
 800fc12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fc16:	0713      	lsls	r3, r2, #28
 800fc18:	bf44      	itt	mi
 800fc1a:	232b      	movmi	r3, #43	; 0x2b
 800fc1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fc20:	f89a 3000 	ldrb.w	r3, [sl]
 800fc24:	2b2a      	cmp	r3, #42	; 0x2a
 800fc26:	d015      	beq.n	800fc54 <_vfiprintf_r+0x13c>
 800fc28:	9a07      	ldr	r2, [sp, #28]
 800fc2a:	4654      	mov	r4, sl
 800fc2c:	2000      	movs	r0, #0
 800fc2e:	f04f 0c0a 	mov.w	ip, #10
 800fc32:	4621      	mov	r1, r4
 800fc34:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fc38:	3b30      	subs	r3, #48	; 0x30
 800fc3a:	2b09      	cmp	r3, #9
 800fc3c:	d94e      	bls.n	800fcdc <_vfiprintf_r+0x1c4>
 800fc3e:	b1b0      	cbz	r0, 800fc6e <_vfiprintf_r+0x156>
 800fc40:	9207      	str	r2, [sp, #28]
 800fc42:	e014      	b.n	800fc6e <_vfiprintf_r+0x156>
 800fc44:	eba0 0308 	sub.w	r3, r0, r8
 800fc48:	fa09 f303 	lsl.w	r3, r9, r3
 800fc4c:	4313      	orrs	r3, r2
 800fc4e:	9304      	str	r3, [sp, #16]
 800fc50:	46a2      	mov	sl, r4
 800fc52:	e7d2      	b.n	800fbfa <_vfiprintf_r+0xe2>
 800fc54:	9b03      	ldr	r3, [sp, #12]
 800fc56:	1d19      	adds	r1, r3, #4
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	9103      	str	r1, [sp, #12]
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	bfbb      	ittet	lt
 800fc60:	425b      	neglt	r3, r3
 800fc62:	f042 0202 	orrlt.w	r2, r2, #2
 800fc66:	9307      	strge	r3, [sp, #28]
 800fc68:	9307      	strlt	r3, [sp, #28]
 800fc6a:	bfb8      	it	lt
 800fc6c:	9204      	strlt	r2, [sp, #16]
 800fc6e:	7823      	ldrb	r3, [r4, #0]
 800fc70:	2b2e      	cmp	r3, #46	; 0x2e
 800fc72:	d10c      	bne.n	800fc8e <_vfiprintf_r+0x176>
 800fc74:	7863      	ldrb	r3, [r4, #1]
 800fc76:	2b2a      	cmp	r3, #42	; 0x2a
 800fc78:	d135      	bne.n	800fce6 <_vfiprintf_r+0x1ce>
 800fc7a:	9b03      	ldr	r3, [sp, #12]
 800fc7c:	1d1a      	adds	r2, r3, #4
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	9203      	str	r2, [sp, #12]
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	bfb8      	it	lt
 800fc86:	f04f 33ff 	movlt.w	r3, #4294967295
 800fc8a:	3402      	adds	r4, #2
 800fc8c:	9305      	str	r3, [sp, #20]
 800fc8e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800fd74 <_vfiprintf_r+0x25c>
 800fc92:	7821      	ldrb	r1, [r4, #0]
 800fc94:	2203      	movs	r2, #3
 800fc96:	4650      	mov	r0, sl
 800fc98:	f7f0 fac2 	bl	8000220 <memchr>
 800fc9c:	b140      	cbz	r0, 800fcb0 <_vfiprintf_r+0x198>
 800fc9e:	2340      	movs	r3, #64	; 0x40
 800fca0:	eba0 000a 	sub.w	r0, r0, sl
 800fca4:	fa03 f000 	lsl.w	r0, r3, r0
 800fca8:	9b04      	ldr	r3, [sp, #16]
 800fcaa:	4303      	orrs	r3, r0
 800fcac:	3401      	adds	r4, #1
 800fcae:	9304      	str	r3, [sp, #16]
 800fcb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fcb4:	482c      	ldr	r0, [pc, #176]	; (800fd68 <_vfiprintf_r+0x250>)
 800fcb6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fcba:	2206      	movs	r2, #6
 800fcbc:	f7f0 fab0 	bl	8000220 <memchr>
 800fcc0:	2800      	cmp	r0, #0
 800fcc2:	d03f      	beq.n	800fd44 <_vfiprintf_r+0x22c>
 800fcc4:	4b29      	ldr	r3, [pc, #164]	; (800fd6c <_vfiprintf_r+0x254>)
 800fcc6:	bb1b      	cbnz	r3, 800fd10 <_vfiprintf_r+0x1f8>
 800fcc8:	9b03      	ldr	r3, [sp, #12]
 800fcca:	3307      	adds	r3, #7
 800fccc:	f023 0307 	bic.w	r3, r3, #7
 800fcd0:	3308      	adds	r3, #8
 800fcd2:	9303      	str	r3, [sp, #12]
 800fcd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fcd6:	443b      	add	r3, r7
 800fcd8:	9309      	str	r3, [sp, #36]	; 0x24
 800fcda:	e767      	b.n	800fbac <_vfiprintf_r+0x94>
 800fcdc:	fb0c 3202 	mla	r2, ip, r2, r3
 800fce0:	460c      	mov	r4, r1
 800fce2:	2001      	movs	r0, #1
 800fce4:	e7a5      	b.n	800fc32 <_vfiprintf_r+0x11a>
 800fce6:	2300      	movs	r3, #0
 800fce8:	3401      	adds	r4, #1
 800fcea:	9305      	str	r3, [sp, #20]
 800fcec:	4619      	mov	r1, r3
 800fcee:	f04f 0c0a 	mov.w	ip, #10
 800fcf2:	4620      	mov	r0, r4
 800fcf4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fcf8:	3a30      	subs	r2, #48	; 0x30
 800fcfa:	2a09      	cmp	r2, #9
 800fcfc:	d903      	bls.n	800fd06 <_vfiprintf_r+0x1ee>
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d0c5      	beq.n	800fc8e <_vfiprintf_r+0x176>
 800fd02:	9105      	str	r1, [sp, #20]
 800fd04:	e7c3      	b.n	800fc8e <_vfiprintf_r+0x176>
 800fd06:	fb0c 2101 	mla	r1, ip, r1, r2
 800fd0a:	4604      	mov	r4, r0
 800fd0c:	2301      	movs	r3, #1
 800fd0e:	e7f0      	b.n	800fcf2 <_vfiprintf_r+0x1da>
 800fd10:	ab03      	add	r3, sp, #12
 800fd12:	9300      	str	r3, [sp, #0]
 800fd14:	462a      	mov	r2, r5
 800fd16:	4b16      	ldr	r3, [pc, #88]	; (800fd70 <_vfiprintf_r+0x258>)
 800fd18:	a904      	add	r1, sp, #16
 800fd1a:	4630      	mov	r0, r6
 800fd1c:	f3af 8000 	nop.w
 800fd20:	4607      	mov	r7, r0
 800fd22:	1c78      	adds	r0, r7, #1
 800fd24:	d1d6      	bne.n	800fcd4 <_vfiprintf_r+0x1bc>
 800fd26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fd28:	07d9      	lsls	r1, r3, #31
 800fd2a:	d405      	bmi.n	800fd38 <_vfiprintf_r+0x220>
 800fd2c:	89ab      	ldrh	r3, [r5, #12]
 800fd2e:	059a      	lsls	r2, r3, #22
 800fd30:	d402      	bmi.n	800fd38 <_vfiprintf_r+0x220>
 800fd32:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fd34:	f000 fc35 	bl	80105a2 <__retarget_lock_release_recursive>
 800fd38:	89ab      	ldrh	r3, [r5, #12]
 800fd3a:	065b      	lsls	r3, r3, #25
 800fd3c:	f53f af12 	bmi.w	800fb64 <_vfiprintf_r+0x4c>
 800fd40:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fd42:	e711      	b.n	800fb68 <_vfiprintf_r+0x50>
 800fd44:	ab03      	add	r3, sp, #12
 800fd46:	9300      	str	r3, [sp, #0]
 800fd48:	462a      	mov	r2, r5
 800fd4a:	4b09      	ldr	r3, [pc, #36]	; (800fd70 <_vfiprintf_r+0x258>)
 800fd4c:	a904      	add	r1, sp, #16
 800fd4e:	4630      	mov	r0, r6
 800fd50:	f000 f880 	bl	800fe54 <_printf_i>
 800fd54:	e7e4      	b.n	800fd20 <_vfiprintf_r+0x208>
 800fd56:	bf00      	nop
 800fd58:	08011f08 	.word	0x08011f08
 800fd5c:	08011f28 	.word	0x08011f28
 800fd60:	08011ee8 	.word	0x08011ee8
 800fd64:	08011eb2 	.word	0x08011eb2
 800fd68:	08011ebc 	.word	0x08011ebc
 800fd6c:	00000000 	.word	0x00000000
 800fd70:	0800faf3 	.word	0x0800faf3
 800fd74:	08011eb8 	.word	0x08011eb8

0800fd78 <_printf_common>:
 800fd78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd7c:	4616      	mov	r6, r2
 800fd7e:	4699      	mov	r9, r3
 800fd80:	688a      	ldr	r2, [r1, #8]
 800fd82:	690b      	ldr	r3, [r1, #16]
 800fd84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800fd88:	4293      	cmp	r3, r2
 800fd8a:	bfb8      	it	lt
 800fd8c:	4613      	movlt	r3, r2
 800fd8e:	6033      	str	r3, [r6, #0]
 800fd90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800fd94:	4607      	mov	r7, r0
 800fd96:	460c      	mov	r4, r1
 800fd98:	b10a      	cbz	r2, 800fd9e <_printf_common+0x26>
 800fd9a:	3301      	adds	r3, #1
 800fd9c:	6033      	str	r3, [r6, #0]
 800fd9e:	6823      	ldr	r3, [r4, #0]
 800fda0:	0699      	lsls	r1, r3, #26
 800fda2:	bf42      	ittt	mi
 800fda4:	6833      	ldrmi	r3, [r6, #0]
 800fda6:	3302      	addmi	r3, #2
 800fda8:	6033      	strmi	r3, [r6, #0]
 800fdaa:	6825      	ldr	r5, [r4, #0]
 800fdac:	f015 0506 	ands.w	r5, r5, #6
 800fdb0:	d106      	bne.n	800fdc0 <_printf_common+0x48>
 800fdb2:	f104 0a19 	add.w	sl, r4, #25
 800fdb6:	68e3      	ldr	r3, [r4, #12]
 800fdb8:	6832      	ldr	r2, [r6, #0]
 800fdba:	1a9b      	subs	r3, r3, r2
 800fdbc:	42ab      	cmp	r3, r5
 800fdbe:	dc26      	bgt.n	800fe0e <_printf_common+0x96>
 800fdc0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800fdc4:	1e13      	subs	r3, r2, #0
 800fdc6:	6822      	ldr	r2, [r4, #0]
 800fdc8:	bf18      	it	ne
 800fdca:	2301      	movne	r3, #1
 800fdcc:	0692      	lsls	r2, r2, #26
 800fdce:	d42b      	bmi.n	800fe28 <_printf_common+0xb0>
 800fdd0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fdd4:	4649      	mov	r1, r9
 800fdd6:	4638      	mov	r0, r7
 800fdd8:	47c0      	blx	r8
 800fdda:	3001      	adds	r0, #1
 800fddc:	d01e      	beq.n	800fe1c <_printf_common+0xa4>
 800fdde:	6823      	ldr	r3, [r4, #0]
 800fde0:	68e5      	ldr	r5, [r4, #12]
 800fde2:	6832      	ldr	r2, [r6, #0]
 800fde4:	f003 0306 	and.w	r3, r3, #6
 800fde8:	2b04      	cmp	r3, #4
 800fdea:	bf08      	it	eq
 800fdec:	1aad      	subeq	r5, r5, r2
 800fdee:	68a3      	ldr	r3, [r4, #8]
 800fdf0:	6922      	ldr	r2, [r4, #16]
 800fdf2:	bf0c      	ite	eq
 800fdf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fdf8:	2500      	movne	r5, #0
 800fdfa:	4293      	cmp	r3, r2
 800fdfc:	bfc4      	itt	gt
 800fdfe:	1a9b      	subgt	r3, r3, r2
 800fe00:	18ed      	addgt	r5, r5, r3
 800fe02:	2600      	movs	r6, #0
 800fe04:	341a      	adds	r4, #26
 800fe06:	42b5      	cmp	r5, r6
 800fe08:	d11a      	bne.n	800fe40 <_printf_common+0xc8>
 800fe0a:	2000      	movs	r0, #0
 800fe0c:	e008      	b.n	800fe20 <_printf_common+0xa8>
 800fe0e:	2301      	movs	r3, #1
 800fe10:	4652      	mov	r2, sl
 800fe12:	4649      	mov	r1, r9
 800fe14:	4638      	mov	r0, r7
 800fe16:	47c0      	blx	r8
 800fe18:	3001      	adds	r0, #1
 800fe1a:	d103      	bne.n	800fe24 <_printf_common+0xac>
 800fe1c:	f04f 30ff 	mov.w	r0, #4294967295
 800fe20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe24:	3501      	adds	r5, #1
 800fe26:	e7c6      	b.n	800fdb6 <_printf_common+0x3e>
 800fe28:	18e1      	adds	r1, r4, r3
 800fe2a:	1c5a      	adds	r2, r3, #1
 800fe2c:	2030      	movs	r0, #48	; 0x30
 800fe2e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800fe32:	4422      	add	r2, r4
 800fe34:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800fe38:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800fe3c:	3302      	adds	r3, #2
 800fe3e:	e7c7      	b.n	800fdd0 <_printf_common+0x58>
 800fe40:	2301      	movs	r3, #1
 800fe42:	4622      	mov	r2, r4
 800fe44:	4649      	mov	r1, r9
 800fe46:	4638      	mov	r0, r7
 800fe48:	47c0      	blx	r8
 800fe4a:	3001      	adds	r0, #1
 800fe4c:	d0e6      	beq.n	800fe1c <_printf_common+0xa4>
 800fe4e:	3601      	adds	r6, #1
 800fe50:	e7d9      	b.n	800fe06 <_printf_common+0x8e>
	...

0800fe54 <_printf_i>:
 800fe54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fe58:	7e0f      	ldrb	r7, [r1, #24]
 800fe5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800fe5c:	2f78      	cmp	r7, #120	; 0x78
 800fe5e:	4691      	mov	r9, r2
 800fe60:	4680      	mov	r8, r0
 800fe62:	460c      	mov	r4, r1
 800fe64:	469a      	mov	sl, r3
 800fe66:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800fe6a:	d807      	bhi.n	800fe7c <_printf_i+0x28>
 800fe6c:	2f62      	cmp	r7, #98	; 0x62
 800fe6e:	d80a      	bhi.n	800fe86 <_printf_i+0x32>
 800fe70:	2f00      	cmp	r7, #0
 800fe72:	f000 80d8 	beq.w	8010026 <_printf_i+0x1d2>
 800fe76:	2f58      	cmp	r7, #88	; 0x58
 800fe78:	f000 80a3 	beq.w	800ffc2 <_printf_i+0x16e>
 800fe7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fe80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800fe84:	e03a      	b.n	800fefc <_printf_i+0xa8>
 800fe86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800fe8a:	2b15      	cmp	r3, #21
 800fe8c:	d8f6      	bhi.n	800fe7c <_printf_i+0x28>
 800fe8e:	a101      	add	r1, pc, #4	; (adr r1, 800fe94 <_printf_i+0x40>)
 800fe90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fe94:	0800feed 	.word	0x0800feed
 800fe98:	0800ff01 	.word	0x0800ff01
 800fe9c:	0800fe7d 	.word	0x0800fe7d
 800fea0:	0800fe7d 	.word	0x0800fe7d
 800fea4:	0800fe7d 	.word	0x0800fe7d
 800fea8:	0800fe7d 	.word	0x0800fe7d
 800feac:	0800ff01 	.word	0x0800ff01
 800feb0:	0800fe7d 	.word	0x0800fe7d
 800feb4:	0800fe7d 	.word	0x0800fe7d
 800feb8:	0800fe7d 	.word	0x0800fe7d
 800febc:	0800fe7d 	.word	0x0800fe7d
 800fec0:	0801000d 	.word	0x0801000d
 800fec4:	0800ff31 	.word	0x0800ff31
 800fec8:	0800ffef 	.word	0x0800ffef
 800fecc:	0800fe7d 	.word	0x0800fe7d
 800fed0:	0800fe7d 	.word	0x0800fe7d
 800fed4:	0801002f 	.word	0x0801002f
 800fed8:	0800fe7d 	.word	0x0800fe7d
 800fedc:	0800ff31 	.word	0x0800ff31
 800fee0:	0800fe7d 	.word	0x0800fe7d
 800fee4:	0800fe7d 	.word	0x0800fe7d
 800fee8:	0800fff7 	.word	0x0800fff7
 800feec:	682b      	ldr	r3, [r5, #0]
 800feee:	1d1a      	adds	r2, r3, #4
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	602a      	str	r2, [r5, #0]
 800fef4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fef8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fefc:	2301      	movs	r3, #1
 800fefe:	e0a3      	b.n	8010048 <_printf_i+0x1f4>
 800ff00:	6820      	ldr	r0, [r4, #0]
 800ff02:	6829      	ldr	r1, [r5, #0]
 800ff04:	0606      	lsls	r6, r0, #24
 800ff06:	f101 0304 	add.w	r3, r1, #4
 800ff0a:	d50a      	bpl.n	800ff22 <_printf_i+0xce>
 800ff0c:	680e      	ldr	r6, [r1, #0]
 800ff0e:	602b      	str	r3, [r5, #0]
 800ff10:	2e00      	cmp	r6, #0
 800ff12:	da03      	bge.n	800ff1c <_printf_i+0xc8>
 800ff14:	232d      	movs	r3, #45	; 0x2d
 800ff16:	4276      	negs	r6, r6
 800ff18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ff1c:	485e      	ldr	r0, [pc, #376]	; (8010098 <_printf_i+0x244>)
 800ff1e:	230a      	movs	r3, #10
 800ff20:	e019      	b.n	800ff56 <_printf_i+0x102>
 800ff22:	680e      	ldr	r6, [r1, #0]
 800ff24:	602b      	str	r3, [r5, #0]
 800ff26:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ff2a:	bf18      	it	ne
 800ff2c:	b236      	sxthne	r6, r6
 800ff2e:	e7ef      	b.n	800ff10 <_printf_i+0xbc>
 800ff30:	682b      	ldr	r3, [r5, #0]
 800ff32:	6820      	ldr	r0, [r4, #0]
 800ff34:	1d19      	adds	r1, r3, #4
 800ff36:	6029      	str	r1, [r5, #0]
 800ff38:	0601      	lsls	r1, r0, #24
 800ff3a:	d501      	bpl.n	800ff40 <_printf_i+0xec>
 800ff3c:	681e      	ldr	r6, [r3, #0]
 800ff3e:	e002      	b.n	800ff46 <_printf_i+0xf2>
 800ff40:	0646      	lsls	r6, r0, #25
 800ff42:	d5fb      	bpl.n	800ff3c <_printf_i+0xe8>
 800ff44:	881e      	ldrh	r6, [r3, #0]
 800ff46:	4854      	ldr	r0, [pc, #336]	; (8010098 <_printf_i+0x244>)
 800ff48:	2f6f      	cmp	r7, #111	; 0x6f
 800ff4a:	bf0c      	ite	eq
 800ff4c:	2308      	moveq	r3, #8
 800ff4e:	230a      	movne	r3, #10
 800ff50:	2100      	movs	r1, #0
 800ff52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ff56:	6865      	ldr	r5, [r4, #4]
 800ff58:	60a5      	str	r5, [r4, #8]
 800ff5a:	2d00      	cmp	r5, #0
 800ff5c:	bfa2      	ittt	ge
 800ff5e:	6821      	ldrge	r1, [r4, #0]
 800ff60:	f021 0104 	bicge.w	r1, r1, #4
 800ff64:	6021      	strge	r1, [r4, #0]
 800ff66:	b90e      	cbnz	r6, 800ff6c <_printf_i+0x118>
 800ff68:	2d00      	cmp	r5, #0
 800ff6a:	d04d      	beq.n	8010008 <_printf_i+0x1b4>
 800ff6c:	4615      	mov	r5, r2
 800ff6e:	fbb6 f1f3 	udiv	r1, r6, r3
 800ff72:	fb03 6711 	mls	r7, r3, r1, r6
 800ff76:	5dc7      	ldrb	r7, [r0, r7]
 800ff78:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ff7c:	4637      	mov	r7, r6
 800ff7e:	42bb      	cmp	r3, r7
 800ff80:	460e      	mov	r6, r1
 800ff82:	d9f4      	bls.n	800ff6e <_printf_i+0x11a>
 800ff84:	2b08      	cmp	r3, #8
 800ff86:	d10b      	bne.n	800ffa0 <_printf_i+0x14c>
 800ff88:	6823      	ldr	r3, [r4, #0]
 800ff8a:	07de      	lsls	r6, r3, #31
 800ff8c:	d508      	bpl.n	800ffa0 <_printf_i+0x14c>
 800ff8e:	6923      	ldr	r3, [r4, #16]
 800ff90:	6861      	ldr	r1, [r4, #4]
 800ff92:	4299      	cmp	r1, r3
 800ff94:	bfde      	ittt	le
 800ff96:	2330      	movle	r3, #48	; 0x30
 800ff98:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ff9c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ffa0:	1b52      	subs	r2, r2, r5
 800ffa2:	6122      	str	r2, [r4, #16]
 800ffa4:	f8cd a000 	str.w	sl, [sp]
 800ffa8:	464b      	mov	r3, r9
 800ffaa:	aa03      	add	r2, sp, #12
 800ffac:	4621      	mov	r1, r4
 800ffae:	4640      	mov	r0, r8
 800ffb0:	f7ff fee2 	bl	800fd78 <_printf_common>
 800ffb4:	3001      	adds	r0, #1
 800ffb6:	d14c      	bne.n	8010052 <_printf_i+0x1fe>
 800ffb8:	f04f 30ff 	mov.w	r0, #4294967295
 800ffbc:	b004      	add	sp, #16
 800ffbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ffc2:	4835      	ldr	r0, [pc, #212]	; (8010098 <_printf_i+0x244>)
 800ffc4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ffc8:	6829      	ldr	r1, [r5, #0]
 800ffca:	6823      	ldr	r3, [r4, #0]
 800ffcc:	f851 6b04 	ldr.w	r6, [r1], #4
 800ffd0:	6029      	str	r1, [r5, #0]
 800ffd2:	061d      	lsls	r5, r3, #24
 800ffd4:	d514      	bpl.n	8010000 <_printf_i+0x1ac>
 800ffd6:	07df      	lsls	r7, r3, #31
 800ffd8:	bf44      	itt	mi
 800ffda:	f043 0320 	orrmi.w	r3, r3, #32
 800ffde:	6023      	strmi	r3, [r4, #0]
 800ffe0:	b91e      	cbnz	r6, 800ffea <_printf_i+0x196>
 800ffe2:	6823      	ldr	r3, [r4, #0]
 800ffe4:	f023 0320 	bic.w	r3, r3, #32
 800ffe8:	6023      	str	r3, [r4, #0]
 800ffea:	2310      	movs	r3, #16
 800ffec:	e7b0      	b.n	800ff50 <_printf_i+0xfc>
 800ffee:	6823      	ldr	r3, [r4, #0]
 800fff0:	f043 0320 	orr.w	r3, r3, #32
 800fff4:	6023      	str	r3, [r4, #0]
 800fff6:	2378      	movs	r3, #120	; 0x78
 800fff8:	4828      	ldr	r0, [pc, #160]	; (801009c <_printf_i+0x248>)
 800fffa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800fffe:	e7e3      	b.n	800ffc8 <_printf_i+0x174>
 8010000:	0659      	lsls	r1, r3, #25
 8010002:	bf48      	it	mi
 8010004:	b2b6      	uxthmi	r6, r6
 8010006:	e7e6      	b.n	800ffd6 <_printf_i+0x182>
 8010008:	4615      	mov	r5, r2
 801000a:	e7bb      	b.n	800ff84 <_printf_i+0x130>
 801000c:	682b      	ldr	r3, [r5, #0]
 801000e:	6826      	ldr	r6, [r4, #0]
 8010010:	6961      	ldr	r1, [r4, #20]
 8010012:	1d18      	adds	r0, r3, #4
 8010014:	6028      	str	r0, [r5, #0]
 8010016:	0635      	lsls	r5, r6, #24
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	d501      	bpl.n	8010020 <_printf_i+0x1cc>
 801001c:	6019      	str	r1, [r3, #0]
 801001e:	e002      	b.n	8010026 <_printf_i+0x1d2>
 8010020:	0670      	lsls	r0, r6, #25
 8010022:	d5fb      	bpl.n	801001c <_printf_i+0x1c8>
 8010024:	8019      	strh	r1, [r3, #0]
 8010026:	2300      	movs	r3, #0
 8010028:	6123      	str	r3, [r4, #16]
 801002a:	4615      	mov	r5, r2
 801002c:	e7ba      	b.n	800ffa4 <_printf_i+0x150>
 801002e:	682b      	ldr	r3, [r5, #0]
 8010030:	1d1a      	adds	r2, r3, #4
 8010032:	602a      	str	r2, [r5, #0]
 8010034:	681d      	ldr	r5, [r3, #0]
 8010036:	6862      	ldr	r2, [r4, #4]
 8010038:	2100      	movs	r1, #0
 801003a:	4628      	mov	r0, r5
 801003c:	f7f0 f8f0 	bl	8000220 <memchr>
 8010040:	b108      	cbz	r0, 8010046 <_printf_i+0x1f2>
 8010042:	1b40      	subs	r0, r0, r5
 8010044:	6060      	str	r0, [r4, #4]
 8010046:	6863      	ldr	r3, [r4, #4]
 8010048:	6123      	str	r3, [r4, #16]
 801004a:	2300      	movs	r3, #0
 801004c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010050:	e7a8      	b.n	800ffa4 <_printf_i+0x150>
 8010052:	6923      	ldr	r3, [r4, #16]
 8010054:	462a      	mov	r2, r5
 8010056:	4649      	mov	r1, r9
 8010058:	4640      	mov	r0, r8
 801005a:	47d0      	blx	sl
 801005c:	3001      	adds	r0, #1
 801005e:	d0ab      	beq.n	800ffb8 <_printf_i+0x164>
 8010060:	6823      	ldr	r3, [r4, #0]
 8010062:	079b      	lsls	r3, r3, #30
 8010064:	d413      	bmi.n	801008e <_printf_i+0x23a>
 8010066:	68e0      	ldr	r0, [r4, #12]
 8010068:	9b03      	ldr	r3, [sp, #12]
 801006a:	4298      	cmp	r0, r3
 801006c:	bfb8      	it	lt
 801006e:	4618      	movlt	r0, r3
 8010070:	e7a4      	b.n	800ffbc <_printf_i+0x168>
 8010072:	2301      	movs	r3, #1
 8010074:	4632      	mov	r2, r6
 8010076:	4649      	mov	r1, r9
 8010078:	4640      	mov	r0, r8
 801007a:	47d0      	blx	sl
 801007c:	3001      	adds	r0, #1
 801007e:	d09b      	beq.n	800ffb8 <_printf_i+0x164>
 8010080:	3501      	adds	r5, #1
 8010082:	68e3      	ldr	r3, [r4, #12]
 8010084:	9903      	ldr	r1, [sp, #12]
 8010086:	1a5b      	subs	r3, r3, r1
 8010088:	42ab      	cmp	r3, r5
 801008a:	dcf2      	bgt.n	8010072 <_printf_i+0x21e>
 801008c:	e7eb      	b.n	8010066 <_printf_i+0x212>
 801008e:	2500      	movs	r5, #0
 8010090:	f104 0619 	add.w	r6, r4, #25
 8010094:	e7f5      	b.n	8010082 <_printf_i+0x22e>
 8010096:	bf00      	nop
 8010098:	08011ec3 	.word	0x08011ec3
 801009c:	08011ed4 	.word	0x08011ed4

080100a0 <__swbuf_r>:
 80100a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100a2:	460e      	mov	r6, r1
 80100a4:	4614      	mov	r4, r2
 80100a6:	4605      	mov	r5, r0
 80100a8:	b118      	cbz	r0, 80100b2 <__swbuf_r+0x12>
 80100aa:	6983      	ldr	r3, [r0, #24]
 80100ac:	b90b      	cbnz	r3, 80100b2 <__swbuf_r+0x12>
 80100ae:	f000 f9d9 	bl	8010464 <__sinit>
 80100b2:	4b21      	ldr	r3, [pc, #132]	; (8010138 <__swbuf_r+0x98>)
 80100b4:	429c      	cmp	r4, r3
 80100b6:	d12b      	bne.n	8010110 <__swbuf_r+0x70>
 80100b8:	686c      	ldr	r4, [r5, #4]
 80100ba:	69a3      	ldr	r3, [r4, #24]
 80100bc:	60a3      	str	r3, [r4, #8]
 80100be:	89a3      	ldrh	r3, [r4, #12]
 80100c0:	071a      	lsls	r2, r3, #28
 80100c2:	d52f      	bpl.n	8010124 <__swbuf_r+0x84>
 80100c4:	6923      	ldr	r3, [r4, #16]
 80100c6:	b36b      	cbz	r3, 8010124 <__swbuf_r+0x84>
 80100c8:	6923      	ldr	r3, [r4, #16]
 80100ca:	6820      	ldr	r0, [r4, #0]
 80100cc:	1ac0      	subs	r0, r0, r3
 80100ce:	6963      	ldr	r3, [r4, #20]
 80100d0:	b2f6      	uxtb	r6, r6
 80100d2:	4283      	cmp	r3, r0
 80100d4:	4637      	mov	r7, r6
 80100d6:	dc04      	bgt.n	80100e2 <__swbuf_r+0x42>
 80100d8:	4621      	mov	r1, r4
 80100da:	4628      	mov	r0, r5
 80100dc:	f000 f92e 	bl	801033c <_fflush_r>
 80100e0:	bb30      	cbnz	r0, 8010130 <__swbuf_r+0x90>
 80100e2:	68a3      	ldr	r3, [r4, #8]
 80100e4:	3b01      	subs	r3, #1
 80100e6:	60a3      	str	r3, [r4, #8]
 80100e8:	6823      	ldr	r3, [r4, #0]
 80100ea:	1c5a      	adds	r2, r3, #1
 80100ec:	6022      	str	r2, [r4, #0]
 80100ee:	701e      	strb	r6, [r3, #0]
 80100f0:	6963      	ldr	r3, [r4, #20]
 80100f2:	3001      	adds	r0, #1
 80100f4:	4283      	cmp	r3, r0
 80100f6:	d004      	beq.n	8010102 <__swbuf_r+0x62>
 80100f8:	89a3      	ldrh	r3, [r4, #12]
 80100fa:	07db      	lsls	r3, r3, #31
 80100fc:	d506      	bpl.n	801010c <__swbuf_r+0x6c>
 80100fe:	2e0a      	cmp	r6, #10
 8010100:	d104      	bne.n	801010c <__swbuf_r+0x6c>
 8010102:	4621      	mov	r1, r4
 8010104:	4628      	mov	r0, r5
 8010106:	f000 f919 	bl	801033c <_fflush_r>
 801010a:	b988      	cbnz	r0, 8010130 <__swbuf_r+0x90>
 801010c:	4638      	mov	r0, r7
 801010e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010110:	4b0a      	ldr	r3, [pc, #40]	; (801013c <__swbuf_r+0x9c>)
 8010112:	429c      	cmp	r4, r3
 8010114:	d101      	bne.n	801011a <__swbuf_r+0x7a>
 8010116:	68ac      	ldr	r4, [r5, #8]
 8010118:	e7cf      	b.n	80100ba <__swbuf_r+0x1a>
 801011a:	4b09      	ldr	r3, [pc, #36]	; (8010140 <__swbuf_r+0xa0>)
 801011c:	429c      	cmp	r4, r3
 801011e:	bf08      	it	eq
 8010120:	68ec      	ldreq	r4, [r5, #12]
 8010122:	e7ca      	b.n	80100ba <__swbuf_r+0x1a>
 8010124:	4621      	mov	r1, r4
 8010126:	4628      	mov	r0, r5
 8010128:	f000 f80c 	bl	8010144 <__swsetup_r>
 801012c:	2800      	cmp	r0, #0
 801012e:	d0cb      	beq.n	80100c8 <__swbuf_r+0x28>
 8010130:	f04f 37ff 	mov.w	r7, #4294967295
 8010134:	e7ea      	b.n	801010c <__swbuf_r+0x6c>
 8010136:	bf00      	nop
 8010138:	08011f08 	.word	0x08011f08
 801013c:	08011f28 	.word	0x08011f28
 8010140:	08011ee8 	.word	0x08011ee8

08010144 <__swsetup_r>:
 8010144:	4b32      	ldr	r3, [pc, #200]	; (8010210 <__swsetup_r+0xcc>)
 8010146:	b570      	push	{r4, r5, r6, lr}
 8010148:	681d      	ldr	r5, [r3, #0]
 801014a:	4606      	mov	r6, r0
 801014c:	460c      	mov	r4, r1
 801014e:	b125      	cbz	r5, 801015a <__swsetup_r+0x16>
 8010150:	69ab      	ldr	r3, [r5, #24]
 8010152:	b913      	cbnz	r3, 801015a <__swsetup_r+0x16>
 8010154:	4628      	mov	r0, r5
 8010156:	f000 f985 	bl	8010464 <__sinit>
 801015a:	4b2e      	ldr	r3, [pc, #184]	; (8010214 <__swsetup_r+0xd0>)
 801015c:	429c      	cmp	r4, r3
 801015e:	d10f      	bne.n	8010180 <__swsetup_r+0x3c>
 8010160:	686c      	ldr	r4, [r5, #4]
 8010162:	89a3      	ldrh	r3, [r4, #12]
 8010164:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010168:	0719      	lsls	r1, r3, #28
 801016a:	d42c      	bmi.n	80101c6 <__swsetup_r+0x82>
 801016c:	06dd      	lsls	r5, r3, #27
 801016e:	d411      	bmi.n	8010194 <__swsetup_r+0x50>
 8010170:	2309      	movs	r3, #9
 8010172:	6033      	str	r3, [r6, #0]
 8010174:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010178:	81a3      	strh	r3, [r4, #12]
 801017a:	f04f 30ff 	mov.w	r0, #4294967295
 801017e:	e03e      	b.n	80101fe <__swsetup_r+0xba>
 8010180:	4b25      	ldr	r3, [pc, #148]	; (8010218 <__swsetup_r+0xd4>)
 8010182:	429c      	cmp	r4, r3
 8010184:	d101      	bne.n	801018a <__swsetup_r+0x46>
 8010186:	68ac      	ldr	r4, [r5, #8]
 8010188:	e7eb      	b.n	8010162 <__swsetup_r+0x1e>
 801018a:	4b24      	ldr	r3, [pc, #144]	; (801021c <__swsetup_r+0xd8>)
 801018c:	429c      	cmp	r4, r3
 801018e:	bf08      	it	eq
 8010190:	68ec      	ldreq	r4, [r5, #12]
 8010192:	e7e6      	b.n	8010162 <__swsetup_r+0x1e>
 8010194:	0758      	lsls	r0, r3, #29
 8010196:	d512      	bpl.n	80101be <__swsetup_r+0x7a>
 8010198:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801019a:	b141      	cbz	r1, 80101ae <__swsetup_r+0x6a>
 801019c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80101a0:	4299      	cmp	r1, r3
 80101a2:	d002      	beq.n	80101aa <__swsetup_r+0x66>
 80101a4:	4630      	mov	r0, r6
 80101a6:	f7ff fc41 	bl	800fa2c <_free_r>
 80101aa:	2300      	movs	r3, #0
 80101ac:	6363      	str	r3, [r4, #52]	; 0x34
 80101ae:	89a3      	ldrh	r3, [r4, #12]
 80101b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80101b4:	81a3      	strh	r3, [r4, #12]
 80101b6:	2300      	movs	r3, #0
 80101b8:	6063      	str	r3, [r4, #4]
 80101ba:	6923      	ldr	r3, [r4, #16]
 80101bc:	6023      	str	r3, [r4, #0]
 80101be:	89a3      	ldrh	r3, [r4, #12]
 80101c0:	f043 0308 	orr.w	r3, r3, #8
 80101c4:	81a3      	strh	r3, [r4, #12]
 80101c6:	6923      	ldr	r3, [r4, #16]
 80101c8:	b94b      	cbnz	r3, 80101de <__swsetup_r+0x9a>
 80101ca:	89a3      	ldrh	r3, [r4, #12]
 80101cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80101d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80101d4:	d003      	beq.n	80101de <__swsetup_r+0x9a>
 80101d6:	4621      	mov	r1, r4
 80101d8:	4630      	mov	r0, r6
 80101da:	f000 fa09 	bl	80105f0 <__smakebuf_r>
 80101de:	89a0      	ldrh	r0, [r4, #12]
 80101e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80101e4:	f010 0301 	ands.w	r3, r0, #1
 80101e8:	d00a      	beq.n	8010200 <__swsetup_r+0xbc>
 80101ea:	2300      	movs	r3, #0
 80101ec:	60a3      	str	r3, [r4, #8]
 80101ee:	6963      	ldr	r3, [r4, #20]
 80101f0:	425b      	negs	r3, r3
 80101f2:	61a3      	str	r3, [r4, #24]
 80101f4:	6923      	ldr	r3, [r4, #16]
 80101f6:	b943      	cbnz	r3, 801020a <__swsetup_r+0xc6>
 80101f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80101fc:	d1ba      	bne.n	8010174 <__swsetup_r+0x30>
 80101fe:	bd70      	pop	{r4, r5, r6, pc}
 8010200:	0781      	lsls	r1, r0, #30
 8010202:	bf58      	it	pl
 8010204:	6963      	ldrpl	r3, [r4, #20]
 8010206:	60a3      	str	r3, [r4, #8]
 8010208:	e7f4      	b.n	80101f4 <__swsetup_r+0xb0>
 801020a:	2000      	movs	r0, #0
 801020c:	e7f7      	b.n	80101fe <__swsetup_r+0xba>
 801020e:	bf00      	nop
 8010210:	2000003c 	.word	0x2000003c
 8010214:	08011f08 	.word	0x08011f08
 8010218:	08011f28 	.word	0x08011f28
 801021c:	08011ee8 	.word	0x08011ee8

08010220 <abort>:
 8010220:	b508      	push	{r3, lr}
 8010222:	2006      	movs	r0, #6
 8010224:	f000 fa4c 	bl	80106c0 <raise>
 8010228:	2001      	movs	r0, #1
 801022a:	f7f4 fd77 	bl	8004d1c <_exit>
	...

08010230 <__sflush_r>:
 8010230:	898a      	ldrh	r2, [r1, #12]
 8010232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010236:	4605      	mov	r5, r0
 8010238:	0710      	lsls	r0, r2, #28
 801023a:	460c      	mov	r4, r1
 801023c:	d458      	bmi.n	80102f0 <__sflush_r+0xc0>
 801023e:	684b      	ldr	r3, [r1, #4]
 8010240:	2b00      	cmp	r3, #0
 8010242:	dc05      	bgt.n	8010250 <__sflush_r+0x20>
 8010244:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010246:	2b00      	cmp	r3, #0
 8010248:	dc02      	bgt.n	8010250 <__sflush_r+0x20>
 801024a:	2000      	movs	r0, #0
 801024c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010250:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010252:	2e00      	cmp	r6, #0
 8010254:	d0f9      	beq.n	801024a <__sflush_r+0x1a>
 8010256:	2300      	movs	r3, #0
 8010258:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801025c:	682f      	ldr	r7, [r5, #0]
 801025e:	602b      	str	r3, [r5, #0]
 8010260:	d032      	beq.n	80102c8 <__sflush_r+0x98>
 8010262:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010264:	89a3      	ldrh	r3, [r4, #12]
 8010266:	075a      	lsls	r2, r3, #29
 8010268:	d505      	bpl.n	8010276 <__sflush_r+0x46>
 801026a:	6863      	ldr	r3, [r4, #4]
 801026c:	1ac0      	subs	r0, r0, r3
 801026e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010270:	b10b      	cbz	r3, 8010276 <__sflush_r+0x46>
 8010272:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010274:	1ac0      	subs	r0, r0, r3
 8010276:	2300      	movs	r3, #0
 8010278:	4602      	mov	r2, r0
 801027a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801027c:	6a21      	ldr	r1, [r4, #32]
 801027e:	4628      	mov	r0, r5
 8010280:	47b0      	blx	r6
 8010282:	1c43      	adds	r3, r0, #1
 8010284:	89a3      	ldrh	r3, [r4, #12]
 8010286:	d106      	bne.n	8010296 <__sflush_r+0x66>
 8010288:	6829      	ldr	r1, [r5, #0]
 801028a:	291d      	cmp	r1, #29
 801028c:	d82c      	bhi.n	80102e8 <__sflush_r+0xb8>
 801028e:	4a2a      	ldr	r2, [pc, #168]	; (8010338 <__sflush_r+0x108>)
 8010290:	40ca      	lsrs	r2, r1
 8010292:	07d6      	lsls	r6, r2, #31
 8010294:	d528      	bpl.n	80102e8 <__sflush_r+0xb8>
 8010296:	2200      	movs	r2, #0
 8010298:	6062      	str	r2, [r4, #4]
 801029a:	04d9      	lsls	r1, r3, #19
 801029c:	6922      	ldr	r2, [r4, #16]
 801029e:	6022      	str	r2, [r4, #0]
 80102a0:	d504      	bpl.n	80102ac <__sflush_r+0x7c>
 80102a2:	1c42      	adds	r2, r0, #1
 80102a4:	d101      	bne.n	80102aa <__sflush_r+0x7a>
 80102a6:	682b      	ldr	r3, [r5, #0]
 80102a8:	b903      	cbnz	r3, 80102ac <__sflush_r+0x7c>
 80102aa:	6560      	str	r0, [r4, #84]	; 0x54
 80102ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80102ae:	602f      	str	r7, [r5, #0]
 80102b0:	2900      	cmp	r1, #0
 80102b2:	d0ca      	beq.n	801024a <__sflush_r+0x1a>
 80102b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80102b8:	4299      	cmp	r1, r3
 80102ba:	d002      	beq.n	80102c2 <__sflush_r+0x92>
 80102bc:	4628      	mov	r0, r5
 80102be:	f7ff fbb5 	bl	800fa2c <_free_r>
 80102c2:	2000      	movs	r0, #0
 80102c4:	6360      	str	r0, [r4, #52]	; 0x34
 80102c6:	e7c1      	b.n	801024c <__sflush_r+0x1c>
 80102c8:	6a21      	ldr	r1, [r4, #32]
 80102ca:	2301      	movs	r3, #1
 80102cc:	4628      	mov	r0, r5
 80102ce:	47b0      	blx	r6
 80102d0:	1c41      	adds	r1, r0, #1
 80102d2:	d1c7      	bne.n	8010264 <__sflush_r+0x34>
 80102d4:	682b      	ldr	r3, [r5, #0]
 80102d6:	2b00      	cmp	r3, #0
 80102d8:	d0c4      	beq.n	8010264 <__sflush_r+0x34>
 80102da:	2b1d      	cmp	r3, #29
 80102dc:	d001      	beq.n	80102e2 <__sflush_r+0xb2>
 80102de:	2b16      	cmp	r3, #22
 80102e0:	d101      	bne.n	80102e6 <__sflush_r+0xb6>
 80102e2:	602f      	str	r7, [r5, #0]
 80102e4:	e7b1      	b.n	801024a <__sflush_r+0x1a>
 80102e6:	89a3      	ldrh	r3, [r4, #12]
 80102e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80102ec:	81a3      	strh	r3, [r4, #12]
 80102ee:	e7ad      	b.n	801024c <__sflush_r+0x1c>
 80102f0:	690f      	ldr	r7, [r1, #16]
 80102f2:	2f00      	cmp	r7, #0
 80102f4:	d0a9      	beq.n	801024a <__sflush_r+0x1a>
 80102f6:	0793      	lsls	r3, r2, #30
 80102f8:	680e      	ldr	r6, [r1, #0]
 80102fa:	bf08      	it	eq
 80102fc:	694b      	ldreq	r3, [r1, #20]
 80102fe:	600f      	str	r7, [r1, #0]
 8010300:	bf18      	it	ne
 8010302:	2300      	movne	r3, #0
 8010304:	eba6 0807 	sub.w	r8, r6, r7
 8010308:	608b      	str	r3, [r1, #8]
 801030a:	f1b8 0f00 	cmp.w	r8, #0
 801030e:	dd9c      	ble.n	801024a <__sflush_r+0x1a>
 8010310:	6a21      	ldr	r1, [r4, #32]
 8010312:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010314:	4643      	mov	r3, r8
 8010316:	463a      	mov	r2, r7
 8010318:	4628      	mov	r0, r5
 801031a:	47b0      	blx	r6
 801031c:	2800      	cmp	r0, #0
 801031e:	dc06      	bgt.n	801032e <__sflush_r+0xfe>
 8010320:	89a3      	ldrh	r3, [r4, #12]
 8010322:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010326:	81a3      	strh	r3, [r4, #12]
 8010328:	f04f 30ff 	mov.w	r0, #4294967295
 801032c:	e78e      	b.n	801024c <__sflush_r+0x1c>
 801032e:	4407      	add	r7, r0
 8010330:	eba8 0800 	sub.w	r8, r8, r0
 8010334:	e7e9      	b.n	801030a <__sflush_r+0xda>
 8010336:	bf00      	nop
 8010338:	20400001 	.word	0x20400001

0801033c <_fflush_r>:
 801033c:	b538      	push	{r3, r4, r5, lr}
 801033e:	690b      	ldr	r3, [r1, #16]
 8010340:	4605      	mov	r5, r0
 8010342:	460c      	mov	r4, r1
 8010344:	b913      	cbnz	r3, 801034c <_fflush_r+0x10>
 8010346:	2500      	movs	r5, #0
 8010348:	4628      	mov	r0, r5
 801034a:	bd38      	pop	{r3, r4, r5, pc}
 801034c:	b118      	cbz	r0, 8010356 <_fflush_r+0x1a>
 801034e:	6983      	ldr	r3, [r0, #24]
 8010350:	b90b      	cbnz	r3, 8010356 <_fflush_r+0x1a>
 8010352:	f000 f887 	bl	8010464 <__sinit>
 8010356:	4b14      	ldr	r3, [pc, #80]	; (80103a8 <_fflush_r+0x6c>)
 8010358:	429c      	cmp	r4, r3
 801035a:	d11b      	bne.n	8010394 <_fflush_r+0x58>
 801035c:	686c      	ldr	r4, [r5, #4]
 801035e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010362:	2b00      	cmp	r3, #0
 8010364:	d0ef      	beq.n	8010346 <_fflush_r+0xa>
 8010366:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010368:	07d0      	lsls	r0, r2, #31
 801036a:	d404      	bmi.n	8010376 <_fflush_r+0x3a>
 801036c:	0599      	lsls	r1, r3, #22
 801036e:	d402      	bmi.n	8010376 <_fflush_r+0x3a>
 8010370:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010372:	f000 f915 	bl	80105a0 <__retarget_lock_acquire_recursive>
 8010376:	4628      	mov	r0, r5
 8010378:	4621      	mov	r1, r4
 801037a:	f7ff ff59 	bl	8010230 <__sflush_r>
 801037e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010380:	07da      	lsls	r2, r3, #31
 8010382:	4605      	mov	r5, r0
 8010384:	d4e0      	bmi.n	8010348 <_fflush_r+0xc>
 8010386:	89a3      	ldrh	r3, [r4, #12]
 8010388:	059b      	lsls	r3, r3, #22
 801038a:	d4dd      	bmi.n	8010348 <_fflush_r+0xc>
 801038c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801038e:	f000 f908 	bl	80105a2 <__retarget_lock_release_recursive>
 8010392:	e7d9      	b.n	8010348 <_fflush_r+0xc>
 8010394:	4b05      	ldr	r3, [pc, #20]	; (80103ac <_fflush_r+0x70>)
 8010396:	429c      	cmp	r4, r3
 8010398:	d101      	bne.n	801039e <_fflush_r+0x62>
 801039a:	68ac      	ldr	r4, [r5, #8]
 801039c:	e7df      	b.n	801035e <_fflush_r+0x22>
 801039e:	4b04      	ldr	r3, [pc, #16]	; (80103b0 <_fflush_r+0x74>)
 80103a0:	429c      	cmp	r4, r3
 80103a2:	bf08      	it	eq
 80103a4:	68ec      	ldreq	r4, [r5, #12]
 80103a6:	e7da      	b.n	801035e <_fflush_r+0x22>
 80103a8:	08011f08 	.word	0x08011f08
 80103ac:	08011f28 	.word	0x08011f28
 80103b0:	08011ee8 	.word	0x08011ee8

080103b4 <std>:
 80103b4:	2300      	movs	r3, #0
 80103b6:	b510      	push	{r4, lr}
 80103b8:	4604      	mov	r4, r0
 80103ba:	e9c0 3300 	strd	r3, r3, [r0]
 80103be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80103c2:	6083      	str	r3, [r0, #8]
 80103c4:	8181      	strh	r1, [r0, #12]
 80103c6:	6643      	str	r3, [r0, #100]	; 0x64
 80103c8:	81c2      	strh	r2, [r0, #14]
 80103ca:	6183      	str	r3, [r0, #24]
 80103cc:	4619      	mov	r1, r3
 80103ce:	2208      	movs	r2, #8
 80103d0:	305c      	adds	r0, #92	; 0x5c
 80103d2:	f7fd fe2b 	bl	800e02c <memset>
 80103d6:	4b05      	ldr	r3, [pc, #20]	; (80103ec <std+0x38>)
 80103d8:	6263      	str	r3, [r4, #36]	; 0x24
 80103da:	4b05      	ldr	r3, [pc, #20]	; (80103f0 <std+0x3c>)
 80103dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80103de:	4b05      	ldr	r3, [pc, #20]	; (80103f4 <std+0x40>)
 80103e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80103e2:	4b05      	ldr	r3, [pc, #20]	; (80103f8 <std+0x44>)
 80103e4:	6224      	str	r4, [r4, #32]
 80103e6:	6323      	str	r3, [r4, #48]	; 0x30
 80103e8:	bd10      	pop	{r4, pc}
 80103ea:	bf00      	nop
 80103ec:	080106f9 	.word	0x080106f9
 80103f0:	0801071b 	.word	0x0801071b
 80103f4:	08010753 	.word	0x08010753
 80103f8:	08010777 	.word	0x08010777

080103fc <_cleanup_r>:
 80103fc:	4901      	ldr	r1, [pc, #4]	; (8010404 <_cleanup_r+0x8>)
 80103fe:	f000 b8af 	b.w	8010560 <_fwalk_reent>
 8010402:	bf00      	nop
 8010404:	0801033d 	.word	0x0801033d

08010408 <__sfmoreglue>:
 8010408:	b570      	push	{r4, r5, r6, lr}
 801040a:	2268      	movs	r2, #104	; 0x68
 801040c:	1e4d      	subs	r5, r1, #1
 801040e:	4355      	muls	r5, r2
 8010410:	460e      	mov	r6, r1
 8010412:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010416:	f7fe fbaf 	bl	800eb78 <_malloc_r>
 801041a:	4604      	mov	r4, r0
 801041c:	b140      	cbz	r0, 8010430 <__sfmoreglue+0x28>
 801041e:	2100      	movs	r1, #0
 8010420:	e9c0 1600 	strd	r1, r6, [r0]
 8010424:	300c      	adds	r0, #12
 8010426:	60a0      	str	r0, [r4, #8]
 8010428:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801042c:	f7fd fdfe 	bl	800e02c <memset>
 8010430:	4620      	mov	r0, r4
 8010432:	bd70      	pop	{r4, r5, r6, pc}

08010434 <__sfp_lock_acquire>:
 8010434:	4801      	ldr	r0, [pc, #4]	; (801043c <__sfp_lock_acquire+0x8>)
 8010436:	f000 b8b3 	b.w	80105a0 <__retarget_lock_acquire_recursive>
 801043a:	bf00      	nop
 801043c:	20002ead 	.word	0x20002ead

08010440 <__sfp_lock_release>:
 8010440:	4801      	ldr	r0, [pc, #4]	; (8010448 <__sfp_lock_release+0x8>)
 8010442:	f000 b8ae 	b.w	80105a2 <__retarget_lock_release_recursive>
 8010446:	bf00      	nop
 8010448:	20002ead 	.word	0x20002ead

0801044c <__sinit_lock_acquire>:
 801044c:	4801      	ldr	r0, [pc, #4]	; (8010454 <__sinit_lock_acquire+0x8>)
 801044e:	f000 b8a7 	b.w	80105a0 <__retarget_lock_acquire_recursive>
 8010452:	bf00      	nop
 8010454:	20002eae 	.word	0x20002eae

08010458 <__sinit_lock_release>:
 8010458:	4801      	ldr	r0, [pc, #4]	; (8010460 <__sinit_lock_release+0x8>)
 801045a:	f000 b8a2 	b.w	80105a2 <__retarget_lock_release_recursive>
 801045e:	bf00      	nop
 8010460:	20002eae 	.word	0x20002eae

08010464 <__sinit>:
 8010464:	b510      	push	{r4, lr}
 8010466:	4604      	mov	r4, r0
 8010468:	f7ff fff0 	bl	801044c <__sinit_lock_acquire>
 801046c:	69a3      	ldr	r3, [r4, #24]
 801046e:	b11b      	cbz	r3, 8010478 <__sinit+0x14>
 8010470:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010474:	f7ff bff0 	b.w	8010458 <__sinit_lock_release>
 8010478:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801047c:	6523      	str	r3, [r4, #80]	; 0x50
 801047e:	4b13      	ldr	r3, [pc, #76]	; (80104cc <__sinit+0x68>)
 8010480:	4a13      	ldr	r2, [pc, #76]	; (80104d0 <__sinit+0x6c>)
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	62a2      	str	r2, [r4, #40]	; 0x28
 8010486:	42a3      	cmp	r3, r4
 8010488:	bf04      	itt	eq
 801048a:	2301      	moveq	r3, #1
 801048c:	61a3      	streq	r3, [r4, #24]
 801048e:	4620      	mov	r0, r4
 8010490:	f000 f820 	bl	80104d4 <__sfp>
 8010494:	6060      	str	r0, [r4, #4]
 8010496:	4620      	mov	r0, r4
 8010498:	f000 f81c 	bl	80104d4 <__sfp>
 801049c:	60a0      	str	r0, [r4, #8]
 801049e:	4620      	mov	r0, r4
 80104a0:	f000 f818 	bl	80104d4 <__sfp>
 80104a4:	2200      	movs	r2, #0
 80104a6:	60e0      	str	r0, [r4, #12]
 80104a8:	2104      	movs	r1, #4
 80104aa:	6860      	ldr	r0, [r4, #4]
 80104ac:	f7ff ff82 	bl	80103b4 <std>
 80104b0:	68a0      	ldr	r0, [r4, #8]
 80104b2:	2201      	movs	r2, #1
 80104b4:	2109      	movs	r1, #9
 80104b6:	f7ff ff7d 	bl	80103b4 <std>
 80104ba:	68e0      	ldr	r0, [r4, #12]
 80104bc:	2202      	movs	r2, #2
 80104be:	2112      	movs	r1, #18
 80104c0:	f7ff ff78 	bl	80103b4 <std>
 80104c4:	2301      	movs	r3, #1
 80104c6:	61a3      	str	r3, [r4, #24]
 80104c8:	e7d2      	b.n	8010470 <__sinit+0xc>
 80104ca:	bf00      	nop
 80104cc:	08011b80 	.word	0x08011b80
 80104d0:	080103fd 	.word	0x080103fd

080104d4 <__sfp>:
 80104d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104d6:	4607      	mov	r7, r0
 80104d8:	f7ff ffac 	bl	8010434 <__sfp_lock_acquire>
 80104dc:	4b1e      	ldr	r3, [pc, #120]	; (8010558 <__sfp+0x84>)
 80104de:	681e      	ldr	r6, [r3, #0]
 80104e0:	69b3      	ldr	r3, [r6, #24]
 80104e2:	b913      	cbnz	r3, 80104ea <__sfp+0x16>
 80104e4:	4630      	mov	r0, r6
 80104e6:	f7ff ffbd 	bl	8010464 <__sinit>
 80104ea:	3648      	adds	r6, #72	; 0x48
 80104ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80104f0:	3b01      	subs	r3, #1
 80104f2:	d503      	bpl.n	80104fc <__sfp+0x28>
 80104f4:	6833      	ldr	r3, [r6, #0]
 80104f6:	b30b      	cbz	r3, 801053c <__sfp+0x68>
 80104f8:	6836      	ldr	r6, [r6, #0]
 80104fa:	e7f7      	b.n	80104ec <__sfp+0x18>
 80104fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010500:	b9d5      	cbnz	r5, 8010538 <__sfp+0x64>
 8010502:	4b16      	ldr	r3, [pc, #88]	; (801055c <__sfp+0x88>)
 8010504:	60e3      	str	r3, [r4, #12]
 8010506:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801050a:	6665      	str	r5, [r4, #100]	; 0x64
 801050c:	f000 f847 	bl	801059e <__retarget_lock_init_recursive>
 8010510:	f7ff ff96 	bl	8010440 <__sfp_lock_release>
 8010514:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010518:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801051c:	6025      	str	r5, [r4, #0]
 801051e:	61a5      	str	r5, [r4, #24]
 8010520:	2208      	movs	r2, #8
 8010522:	4629      	mov	r1, r5
 8010524:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010528:	f7fd fd80 	bl	800e02c <memset>
 801052c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010530:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010534:	4620      	mov	r0, r4
 8010536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010538:	3468      	adds	r4, #104	; 0x68
 801053a:	e7d9      	b.n	80104f0 <__sfp+0x1c>
 801053c:	2104      	movs	r1, #4
 801053e:	4638      	mov	r0, r7
 8010540:	f7ff ff62 	bl	8010408 <__sfmoreglue>
 8010544:	4604      	mov	r4, r0
 8010546:	6030      	str	r0, [r6, #0]
 8010548:	2800      	cmp	r0, #0
 801054a:	d1d5      	bne.n	80104f8 <__sfp+0x24>
 801054c:	f7ff ff78 	bl	8010440 <__sfp_lock_release>
 8010550:	230c      	movs	r3, #12
 8010552:	603b      	str	r3, [r7, #0]
 8010554:	e7ee      	b.n	8010534 <__sfp+0x60>
 8010556:	bf00      	nop
 8010558:	08011b80 	.word	0x08011b80
 801055c:	ffff0001 	.word	0xffff0001

08010560 <_fwalk_reent>:
 8010560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010564:	4606      	mov	r6, r0
 8010566:	4688      	mov	r8, r1
 8010568:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801056c:	2700      	movs	r7, #0
 801056e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010572:	f1b9 0901 	subs.w	r9, r9, #1
 8010576:	d505      	bpl.n	8010584 <_fwalk_reent+0x24>
 8010578:	6824      	ldr	r4, [r4, #0]
 801057a:	2c00      	cmp	r4, #0
 801057c:	d1f7      	bne.n	801056e <_fwalk_reent+0xe>
 801057e:	4638      	mov	r0, r7
 8010580:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010584:	89ab      	ldrh	r3, [r5, #12]
 8010586:	2b01      	cmp	r3, #1
 8010588:	d907      	bls.n	801059a <_fwalk_reent+0x3a>
 801058a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801058e:	3301      	adds	r3, #1
 8010590:	d003      	beq.n	801059a <_fwalk_reent+0x3a>
 8010592:	4629      	mov	r1, r5
 8010594:	4630      	mov	r0, r6
 8010596:	47c0      	blx	r8
 8010598:	4307      	orrs	r7, r0
 801059a:	3568      	adds	r5, #104	; 0x68
 801059c:	e7e9      	b.n	8010572 <_fwalk_reent+0x12>

0801059e <__retarget_lock_init_recursive>:
 801059e:	4770      	bx	lr

080105a0 <__retarget_lock_acquire_recursive>:
 80105a0:	4770      	bx	lr

080105a2 <__retarget_lock_release_recursive>:
 80105a2:	4770      	bx	lr

080105a4 <__swhatbuf_r>:
 80105a4:	b570      	push	{r4, r5, r6, lr}
 80105a6:	460e      	mov	r6, r1
 80105a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80105ac:	2900      	cmp	r1, #0
 80105ae:	b096      	sub	sp, #88	; 0x58
 80105b0:	4614      	mov	r4, r2
 80105b2:	461d      	mov	r5, r3
 80105b4:	da08      	bge.n	80105c8 <__swhatbuf_r+0x24>
 80105b6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80105ba:	2200      	movs	r2, #0
 80105bc:	602a      	str	r2, [r5, #0]
 80105be:	061a      	lsls	r2, r3, #24
 80105c0:	d410      	bmi.n	80105e4 <__swhatbuf_r+0x40>
 80105c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80105c6:	e00e      	b.n	80105e6 <__swhatbuf_r+0x42>
 80105c8:	466a      	mov	r2, sp
 80105ca:	f000 f8fb 	bl	80107c4 <_fstat_r>
 80105ce:	2800      	cmp	r0, #0
 80105d0:	dbf1      	blt.n	80105b6 <__swhatbuf_r+0x12>
 80105d2:	9a01      	ldr	r2, [sp, #4]
 80105d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80105d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80105dc:	425a      	negs	r2, r3
 80105de:	415a      	adcs	r2, r3
 80105e0:	602a      	str	r2, [r5, #0]
 80105e2:	e7ee      	b.n	80105c2 <__swhatbuf_r+0x1e>
 80105e4:	2340      	movs	r3, #64	; 0x40
 80105e6:	2000      	movs	r0, #0
 80105e8:	6023      	str	r3, [r4, #0]
 80105ea:	b016      	add	sp, #88	; 0x58
 80105ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080105f0 <__smakebuf_r>:
 80105f0:	898b      	ldrh	r3, [r1, #12]
 80105f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80105f4:	079d      	lsls	r5, r3, #30
 80105f6:	4606      	mov	r6, r0
 80105f8:	460c      	mov	r4, r1
 80105fa:	d507      	bpl.n	801060c <__smakebuf_r+0x1c>
 80105fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010600:	6023      	str	r3, [r4, #0]
 8010602:	6123      	str	r3, [r4, #16]
 8010604:	2301      	movs	r3, #1
 8010606:	6163      	str	r3, [r4, #20]
 8010608:	b002      	add	sp, #8
 801060a:	bd70      	pop	{r4, r5, r6, pc}
 801060c:	ab01      	add	r3, sp, #4
 801060e:	466a      	mov	r2, sp
 8010610:	f7ff ffc8 	bl	80105a4 <__swhatbuf_r>
 8010614:	9900      	ldr	r1, [sp, #0]
 8010616:	4605      	mov	r5, r0
 8010618:	4630      	mov	r0, r6
 801061a:	f7fe faad 	bl	800eb78 <_malloc_r>
 801061e:	b948      	cbnz	r0, 8010634 <__smakebuf_r+0x44>
 8010620:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010624:	059a      	lsls	r2, r3, #22
 8010626:	d4ef      	bmi.n	8010608 <__smakebuf_r+0x18>
 8010628:	f023 0303 	bic.w	r3, r3, #3
 801062c:	f043 0302 	orr.w	r3, r3, #2
 8010630:	81a3      	strh	r3, [r4, #12]
 8010632:	e7e3      	b.n	80105fc <__smakebuf_r+0xc>
 8010634:	4b0d      	ldr	r3, [pc, #52]	; (801066c <__smakebuf_r+0x7c>)
 8010636:	62b3      	str	r3, [r6, #40]	; 0x28
 8010638:	89a3      	ldrh	r3, [r4, #12]
 801063a:	6020      	str	r0, [r4, #0]
 801063c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010640:	81a3      	strh	r3, [r4, #12]
 8010642:	9b00      	ldr	r3, [sp, #0]
 8010644:	6163      	str	r3, [r4, #20]
 8010646:	9b01      	ldr	r3, [sp, #4]
 8010648:	6120      	str	r0, [r4, #16]
 801064a:	b15b      	cbz	r3, 8010664 <__smakebuf_r+0x74>
 801064c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010650:	4630      	mov	r0, r6
 8010652:	f000 f8c9 	bl	80107e8 <_isatty_r>
 8010656:	b128      	cbz	r0, 8010664 <__smakebuf_r+0x74>
 8010658:	89a3      	ldrh	r3, [r4, #12]
 801065a:	f023 0303 	bic.w	r3, r3, #3
 801065e:	f043 0301 	orr.w	r3, r3, #1
 8010662:	81a3      	strh	r3, [r4, #12]
 8010664:	89a0      	ldrh	r0, [r4, #12]
 8010666:	4305      	orrs	r5, r0
 8010668:	81a5      	strh	r5, [r4, #12]
 801066a:	e7cd      	b.n	8010608 <__smakebuf_r+0x18>
 801066c:	080103fd 	.word	0x080103fd

08010670 <_raise_r>:
 8010670:	291f      	cmp	r1, #31
 8010672:	b538      	push	{r3, r4, r5, lr}
 8010674:	4604      	mov	r4, r0
 8010676:	460d      	mov	r5, r1
 8010678:	d904      	bls.n	8010684 <_raise_r+0x14>
 801067a:	2316      	movs	r3, #22
 801067c:	6003      	str	r3, [r0, #0]
 801067e:	f04f 30ff 	mov.w	r0, #4294967295
 8010682:	bd38      	pop	{r3, r4, r5, pc}
 8010684:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010686:	b112      	cbz	r2, 801068e <_raise_r+0x1e>
 8010688:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801068c:	b94b      	cbnz	r3, 80106a2 <_raise_r+0x32>
 801068e:	4620      	mov	r0, r4
 8010690:	f000 f830 	bl	80106f4 <_getpid_r>
 8010694:	462a      	mov	r2, r5
 8010696:	4601      	mov	r1, r0
 8010698:	4620      	mov	r0, r4
 801069a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801069e:	f000 b817 	b.w	80106d0 <_kill_r>
 80106a2:	2b01      	cmp	r3, #1
 80106a4:	d00a      	beq.n	80106bc <_raise_r+0x4c>
 80106a6:	1c59      	adds	r1, r3, #1
 80106a8:	d103      	bne.n	80106b2 <_raise_r+0x42>
 80106aa:	2316      	movs	r3, #22
 80106ac:	6003      	str	r3, [r0, #0]
 80106ae:	2001      	movs	r0, #1
 80106b0:	e7e7      	b.n	8010682 <_raise_r+0x12>
 80106b2:	2400      	movs	r4, #0
 80106b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80106b8:	4628      	mov	r0, r5
 80106ba:	4798      	blx	r3
 80106bc:	2000      	movs	r0, #0
 80106be:	e7e0      	b.n	8010682 <_raise_r+0x12>

080106c0 <raise>:
 80106c0:	4b02      	ldr	r3, [pc, #8]	; (80106cc <raise+0xc>)
 80106c2:	4601      	mov	r1, r0
 80106c4:	6818      	ldr	r0, [r3, #0]
 80106c6:	f7ff bfd3 	b.w	8010670 <_raise_r>
 80106ca:	bf00      	nop
 80106cc:	2000003c 	.word	0x2000003c

080106d0 <_kill_r>:
 80106d0:	b538      	push	{r3, r4, r5, lr}
 80106d2:	4d07      	ldr	r5, [pc, #28]	; (80106f0 <_kill_r+0x20>)
 80106d4:	2300      	movs	r3, #0
 80106d6:	4604      	mov	r4, r0
 80106d8:	4608      	mov	r0, r1
 80106da:	4611      	mov	r1, r2
 80106dc:	602b      	str	r3, [r5, #0]
 80106de:	f7f4 fb0d 	bl	8004cfc <_kill>
 80106e2:	1c43      	adds	r3, r0, #1
 80106e4:	d102      	bne.n	80106ec <_kill_r+0x1c>
 80106e6:	682b      	ldr	r3, [r5, #0]
 80106e8:	b103      	cbz	r3, 80106ec <_kill_r+0x1c>
 80106ea:	6023      	str	r3, [r4, #0]
 80106ec:	bd38      	pop	{r3, r4, r5, pc}
 80106ee:	bf00      	nop
 80106f0:	20002ea8 	.word	0x20002ea8

080106f4 <_getpid_r>:
 80106f4:	f7f4 bafa 	b.w	8004cec <_getpid>

080106f8 <__sread>:
 80106f8:	b510      	push	{r4, lr}
 80106fa:	460c      	mov	r4, r1
 80106fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010700:	f000 f894 	bl	801082c <_read_r>
 8010704:	2800      	cmp	r0, #0
 8010706:	bfab      	itete	ge
 8010708:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801070a:	89a3      	ldrhlt	r3, [r4, #12]
 801070c:	181b      	addge	r3, r3, r0
 801070e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010712:	bfac      	ite	ge
 8010714:	6563      	strge	r3, [r4, #84]	; 0x54
 8010716:	81a3      	strhlt	r3, [r4, #12]
 8010718:	bd10      	pop	{r4, pc}

0801071a <__swrite>:
 801071a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801071e:	461f      	mov	r7, r3
 8010720:	898b      	ldrh	r3, [r1, #12]
 8010722:	05db      	lsls	r3, r3, #23
 8010724:	4605      	mov	r5, r0
 8010726:	460c      	mov	r4, r1
 8010728:	4616      	mov	r6, r2
 801072a:	d505      	bpl.n	8010738 <__swrite+0x1e>
 801072c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010730:	2302      	movs	r3, #2
 8010732:	2200      	movs	r2, #0
 8010734:	f000 f868 	bl	8010808 <_lseek_r>
 8010738:	89a3      	ldrh	r3, [r4, #12]
 801073a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801073e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010742:	81a3      	strh	r3, [r4, #12]
 8010744:	4632      	mov	r2, r6
 8010746:	463b      	mov	r3, r7
 8010748:	4628      	mov	r0, r5
 801074a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801074e:	f000 b817 	b.w	8010780 <_write_r>

08010752 <__sseek>:
 8010752:	b510      	push	{r4, lr}
 8010754:	460c      	mov	r4, r1
 8010756:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801075a:	f000 f855 	bl	8010808 <_lseek_r>
 801075e:	1c43      	adds	r3, r0, #1
 8010760:	89a3      	ldrh	r3, [r4, #12]
 8010762:	bf15      	itete	ne
 8010764:	6560      	strne	r0, [r4, #84]	; 0x54
 8010766:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801076a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801076e:	81a3      	strheq	r3, [r4, #12]
 8010770:	bf18      	it	ne
 8010772:	81a3      	strhne	r3, [r4, #12]
 8010774:	bd10      	pop	{r4, pc}

08010776 <__sclose>:
 8010776:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801077a:	f000 b813 	b.w	80107a4 <_close_r>
	...

08010780 <_write_r>:
 8010780:	b538      	push	{r3, r4, r5, lr}
 8010782:	4d07      	ldr	r5, [pc, #28]	; (80107a0 <_write_r+0x20>)
 8010784:	4604      	mov	r4, r0
 8010786:	4608      	mov	r0, r1
 8010788:	4611      	mov	r1, r2
 801078a:	2200      	movs	r2, #0
 801078c:	602a      	str	r2, [r5, #0]
 801078e:	461a      	mov	r2, r3
 8010790:	f7f3 fca8 	bl	80040e4 <_write>
 8010794:	1c43      	adds	r3, r0, #1
 8010796:	d102      	bne.n	801079e <_write_r+0x1e>
 8010798:	682b      	ldr	r3, [r5, #0]
 801079a:	b103      	cbz	r3, 801079e <_write_r+0x1e>
 801079c:	6023      	str	r3, [r4, #0]
 801079e:	bd38      	pop	{r3, r4, r5, pc}
 80107a0:	20002ea8 	.word	0x20002ea8

080107a4 <_close_r>:
 80107a4:	b538      	push	{r3, r4, r5, lr}
 80107a6:	4d06      	ldr	r5, [pc, #24]	; (80107c0 <_close_r+0x1c>)
 80107a8:	2300      	movs	r3, #0
 80107aa:	4604      	mov	r4, r0
 80107ac:	4608      	mov	r0, r1
 80107ae:	602b      	str	r3, [r5, #0]
 80107b0:	f7f4 fadb 	bl	8004d6a <_close>
 80107b4:	1c43      	adds	r3, r0, #1
 80107b6:	d102      	bne.n	80107be <_close_r+0x1a>
 80107b8:	682b      	ldr	r3, [r5, #0]
 80107ba:	b103      	cbz	r3, 80107be <_close_r+0x1a>
 80107bc:	6023      	str	r3, [r4, #0]
 80107be:	bd38      	pop	{r3, r4, r5, pc}
 80107c0:	20002ea8 	.word	0x20002ea8

080107c4 <_fstat_r>:
 80107c4:	b538      	push	{r3, r4, r5, lr}
 80107c6:	4d07      	ldr	r5, [pc, #28]	; (80107e4 <_fstat_r+0x20>)
 80107c8:	2300      	movs	r3, #0
 80107ca:	4604      	mov	r4, r0
 80107cc:	4608      	mov	r0, r1
 80107ce:	4611      	mov	r1, r2
 80107d0:	602b      	str	r3, [r5, #0]
 80107d2:	f7f4 fad6 	bl	8004d82 <_fstat>
 80107d6:	1c43      	adds	r3, r0, #1
 80107d8:	d102      	bne.n	80107e0 <_fstat_r+0x1c>
 80107da:	682b      	ldr	r3, [r5, #0]
 80107dc:	b103      	cbz	r3, 80107e0 <_fstat_r+0x1c>
 80107de:	6023      	str	r3, [r4, #0]
 80107e0:	bd38      	pop	{r3, r4, r5, pc}
 80107e2:	bf00      	nop
 80107e4:	20002ea8 	.word	0x20002ea8

080107e8 <_isatty_r>:
 80107e8:	b538      	push	{r3, r4, r5, lr}
 80107ea:	4d06      	ldr	r5, [pc, #24]	; (8010804 <_isatty_r+0x1c>)
 80107ec:	2300      	movs	r3, #0
 80107ee:	4604      	mov	r4, r0
 80107f0:	4608      	mov	r0, r1
 80107f2:	602b      	str	r3, [r5, #0]
 80107f4:	f7f4 fad5 	bl	8004da2 <_isatty>
 80107f8:	1c43      	adds	r3, r0, #1
 80107fa:	d102      	bne.n	8010802 <_isatty_r+0x1a>
 80107fc:	682b      	ldr	r3, [r5, #0]
 80107fe:	b103      	cbz	r3, 8010802 <_isatty_r+0x1a>
 8010800:	6023      	str	r3, [r4, #0]
 8010802:	bd38      	pop	{r3, r4, r5, pc}
 8010804:	20002ea8 	.word	0x20002ea8

08010808 <_lseek_r>:
 8010808:	b538      	push	{r3, r4, r5, lr}
 801080a:	4d07      	ldr	r5, [pc, #28]	; (8010828 <_lseek_r+0x20>)
 801080c:	4604      	mov	r4, r0
 801080e:	4608      	mov	r0, r1
 8010810:	4611      	mov	r1, r2
 8010812:	2200      	movs	r2, #0
 8010814:	602a      	str	r2, [r5, #0]
 8010816:	461a      	mov	r2, r3
 8010818:	f7f4 face 	bl	8004db8 <_lseek>
 801081c:	1c43      	adds	r3, r0, #1
 801081e:	d102      	bne.n	8010826 <_lseek_r+0x1e>
 8010820:	682b      	ldr	r3, [r5, #0]
 8010822:	b103      	cbz	r3, 8010826 <_lseek_r+0x1e>
 8010824:	6023      	str	r3, [r4, #0]
 8010826:	bd38      	pop	{r3, r4, r5, pc}
 8010828:	20002ea8 	.word	0x20002ea8

0801082c <_read_r>:
 801082c:	b538      	push	{r3, r4, r5, lr}
 801082e:	4d07      	ldr	r5, [pc, #28]	; (801084c <_read_r+0x20>)
 8010830:	4604      	mov	r4, r0
 8010832:	4608      	mov	r0, r1
 8010834:	4611      	mov	r1, r2
 8010836:	2200      	movs	r2, #0
 8010838:	602a      	str	r2, [r5, #0]
 801083a:	461a      	mov	r2, r3
 801083c:	f7f4 fa78 	bl	8004d30 <_read>
 8010840:	1c43      	adds	r3, r0, #1
 8010842:	d102      	bne.n	801084a <_read_r+0x1e>
 8010844:	682b      	ldr	r3, [r5, #0]
 8010846:	b103      	cbz	r3, 801084a <_read_r+0x1e>
 8010848:	6023      	str	r3, [r4, #0]
 801084a:	bd38      	pop	{r3, r4, r5, pc}
 801084c:	20002ea8 	.word	0x20002ea8

08010850 <pow>:
 8010850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010852:	ed2d 8b02 	vpush	{d8}
 8010856:	eeb0 8a40 	vmov.f32	s16, s0
 801085a:	eef0 8a60 	vmov.f32	s17, s1
 801085e:	ec55 4b11 	vmov	r4, r5, d1
 8010862:	f000 f865 	bl	8010930 <__ieee754_pow>
 8010866:	4622      	mov	r2, r4
 8010868:	462b      	mov	r3, r5
 801086a:	4620      	mov	r0, r4
 801086c:	4629      	mov	r1, r5
 801086e:	ec57 6b10 	vmov	r6, r7, d0
 8010872:	f7f0 f97b 	bl	8000b6c <__aeabi_dcmpun>
 8010876:	2800      	cmp	r0, #0
 8010878:	d13b      	bne.n	80108f2 <pow+0xa2>
 801087a:	ec51 0b18 	vmov	r0, r1, d8
 801087e:	2200      	movs	r2, #0
 8010880:	2300      	movs	r3, #0
 8010882:	f7f0 f941 	bl	8000b08 <__aeabi_dcmpeq>
 8010886:	b1b8      	cbz	r0, 80108b8 <pow+0x68>
 8010888:	2200      	movs	r2, #0
 801088a:	2300      	movs	r3, #0
 801088c:	4620      	mov	r0, r4
 801088e:	4629      	mov	r1, r5
 8010890:	f7f0 f93a 	bl	8000b08 <__aeabi_dcmpeq>
 8010894:	2800      	cmp	r0, #0
 8010896:	d146      	bne.n	8010926 <pow+0xd6>
 8010898:	ec45 4b10 	vmov	d0, r4, r5
 801089c:	f000 fe61 	bl	8011562 <finite>
 80108a0:	b338      	cbz	r0, 80108f2 <pow+0xa2>
 80108a2:	2200      	movs	r2, #0
 80108a4:	2300      	movs	r3, #0
 80108a6:	4620      	mov	r0, r4
 80108a8:	4629      	mov	r1, r5
 80108aa:	f7f0 f937 	bl	8000b1c <__aeabi_dcmplt>
 80108ae:	b300      	cbz	r0, 80108f2 <pow+0xa2>
 80108b0:	f7fd fb92 	bl	800dfd8 <__errno>
 80108b4:	2322      	movs	r3, #34	; 0x22
 80108b6:	e01b      	b.n	80108f0 <pow+0xa0>
 80108b8:	ec47 6b10 	vmov	d0, r6, r7
 80108bc:	f000 fe51 	bl	8011562 <finite>
 80108c0:	b9e0      	cbnz	r0, 80108fc <pow+0xac>
 80108c2:	eeb0 0a48 	vmov.f32	s0, s16
 80108c6:	eef0 0a68 	vmov.f32	s1, s17
 80108ca:	f000 fe4a 	bl	8011562 <finite>
 80108ce:	b1a8      	cbz	r0, 80108fc <pow+0xac>
 80108d0:	ec45 4b10 	vmov	d0, r4, r5
 80108d4:	f000 fe45 	bl	8011562 <finite>
 80108d8:	b180      	cbz	r0, 80108fc <pow+0xac>
 80108da:	4632      	mov	r2, r6
 80108dc:	463b      	mov	r3, r7
 80108de:	4630      	mov	r0, r6
 80108e0:	4639      	mov	r1, r7
 80108e2:	f7f0 f943 	bl	8000b6c <__aeabi_dcmpun>
 80108e6:	2800      	cmp	r0, #0
 80108e8:	d0e2      	beq.n	80108b0 <pow+0x60>
 80108ea:	f7fd fb75 	bl	800dfd8 <__errno>
 80108ee:	2321      	movs	r3, #33	; 0x21
 80108f0:	6003      	str	r3, [r0, #0]
 80108f2:	ecbd 8b02 	vpop	{d8}
 80108f6:	ec47 6b10 	vmov	d0, r6, r7
 80108fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80108fc:	2200      	movs	r2, #0
 80108fe:	2300      	movs	r3, #0
 8010900:	4630      	mov	r0, r6
 8010902:	4639      	mov	r1, r7
 8010904:	f7f0 f900 	bl	8000b08 <__aeabi_dcmpeq>
 8010908:	2800      	cmp	r0, #0
 801090a:	d0f2      	beq.n	80108f2 <pow+0xa2>
 801090c:	eeb0 0a48 	vmov.f32	s0, s16
 8010910:	eef0 0a68 	vmov.f32	s1, s17
 8010914:	f000 fe25 	bl	8011562 <finite>
 8010918:	2800      	cmp	r0, #0
 801091a:	d0ea      	beq.n	80108f2 <pow+0xa2>
 801091c:	ec45 4b10 	vmov	d0, r4, r5
 8010920:	f000 fe1f 	bl	8011562 <finite>
 8010924:	e7c3      	b.n	80108ae <pow+0x5e>
 8010926:	4f01      	ldr	r7, [pc, #4]	; (801092c <pow+0xdc>)
 8010928:	2600      	movs	r6, #0
 801092a:	e7e2      	b.n	80108f2 <pow+0xa2>
 801092c:	3ff00000 	.word	0x3ff00000

08010930 <__ieee754_pow>:
 8010930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010934:	ed2d 8b06 	vpush	{d8-d10}
 8010938:	b089      	sub	sp, #36	; 0x24
 801093a:	ed8d 1b00 	vstr	d1, [sp]
 801093e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8010942:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8010946:	ea58 0102 	orrs.w	r1, r8, r2
 801094a:	ec57 6b10 	vmov	r6, r7, d0
 801094e:	d115      	bne.n	801097c <__ieee754_pow+0x4c>
 8010950:	19b3      	adds	r3, r6, r6
 8010952:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8010956:	4152      	adcs	r2, r2
 8010958:	4299      	cmp	r1, r3
 801095a:	4b89      	ldr	r3, [pc, #548]	; (8010b80 <__ieee754_pow+0x250>)
 801095c:	4193      	sbcs	r3, r2
 801095e:	f080 84d2 	bcs.w	8011306 <__ieee754_pow+0x9d6>
 8010962:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010966:	4630      	mov	r0, r6
 8010968:	4639      	mov	r1, r7
 801096a:	f7ef fcaf 	bl	80002cc <__adddf3>
 801096e:	ec41 0b10 	vmov	d0, r0, r1
 8010972:	b009      	add	sp, #36	; 0x24
 8010974:	ecbd 8b06 	vpop	{d8-d10}
 8010978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801097c:	4b81      	ldr	r3, [pc, #516]	; (8010b84 <__ieee754_pow+0x254>)
 801097e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8010982:	429c      	cmp	r4, r3
 8010984:	ee10 aa10 	vmov	sl, s0
 8010988:	463d      	mov	r5, r7
 801098a:	dc06      	bgt.n	801099a <__ieee754_pow+0x6a>
 801098c:	d101      	bne.n	8010992 <__ieee754_pow+0x62>
 801098e:	2e00      	cmp	r6, #0
 8010990:	d1e7      	bne.n	8010962 <__ieee754_pow+0x32>
 8010992:	4598      	cmp	r8, r3
 8010994:	dc01      	bgt.n	801099a <__ieee754_pow+0x6a>
 8010996:	d10f      	bne.n	80109b8 <__ieee754_pow+0x88>
 8010998:	b172      	cbz	r2, 80109b8 <__ieee754_pow+0x88>
 801099a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 801099e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80109a2:	ea55 050a 	orrs.w	r5, r5, sl
 80109a6:	d1dc      	bne.n	8010962 <__ieee754_pow+0x32>
 80109a8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80109ac:	18db      	adds	r3, r3, r3
 80109ae:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80109b2:	4152      	adcs	r2, r2
 80109b4:	429d      	cmp	r5, r3
 80109b6:	e7d0      	b.n	801095a <__ieee754_pow+0x2a>
 80109b8:	2d00      	cmp	r5, #0
 80109ba:	da3b      	bge.n	8010a34 <__ieee754_pow+0x104>
 80109bc:	4b72      	ldr	r3, [pc, #456]	; (8010b88 <__ieee754_pow+0x258>)
 80109be:	4598      	cmp	r8, r3
 80109c0:	dc51      	bgt.n	8010a66 <__ieee754_pow+0x136>
 80109c2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80109c6:	4598      	cmp	r8, r3
 80109c8:	f340 84ac 	ble.w	8011324 <__ieee754_pow+0x9f4>
 80109cc:	ea4f 5328 	mov.w	r3, r8, asr #20
 80109d0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80109d4:	2b14      	cmp	r3, #20
 80109d6:	dd0f      	ble.n	80109f8 <__ieee754_pow+0xc8>
 80109d8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80109dc:	fa22 f103 	lsr.w	r1, r2, r3
 80109e0:	fa01 f303 	lsl.w	r3, r1, r3
 80109e4:	4293      	cmp	r3, r2
 80109e6:	f040 849d 	bne.w	8011324 <__ieee754_pow+0x9f4>
 80109ea:	f001 0101 	and.w	r1, r1, #1
 80109ee:	f1c1 0302 	rsb	r3, r1, #2
 80109f2:	9304      	str	r3, [sp, #16]
 80109f4:	b182      	cbz	r2, 8010a18 <__ieee754_pow+0xe8>
 80109f6:	e05f      	b.n	8010ab8 <__ieee754_pow+0x188>
 80109f8:	2a00      	cmp	r2, #0
 80109fa:	d15b      	bne.n	8010ab4 <__ieee754_pow+0x184>
 80109fc:	f1c3 0314 	rsb	r3, r3, #20
 8010a00:	fa48 f103 	asr.w	r1, r8, r3
 8010a04:	fa01 f303 	lsl.w	r3, r1, r3
 8010a08:	4543      	cmp	r3, r8
 8010a0a:	f040 8488 	bne.w	801131e <__ieee754_pow+0x9ee>
 8010a0e:	f001 0101 	and.w	r1, r1, #1
 8010a12:	f1c1 0302 	rsb	r3, r1, #2
 8010a16:	9304      	str	r3, [sp, #16]
 8010a18:	4b5c      	ldr	r3, [pc, #368]	; (8010b8c <__ieee754_pow+0x25c>)
 8010a1a:	4598      	cmp	r8, r3
 8010a1c:	d132      	bne.n	8010a84 <__ieee754_pow+0x154>
 8010a1e:	f1b9 0f00 	cmp.w	r9, #0
 8010a22:	f280 8478 	bge.w	8011316 <__ieee754_pow+0x9e6>
 8010a26:	4959      	ldr	r1, [pc, #356]	; (8010b8c <__ieee754_pow+0x25c>)
 8010a28:	4632      	mov	r2, r6
 8010a2a:	463b      	mov	r3, r7
 8010a2c:	2000      	movs	r0, #0
 8010a2e:	f7ef ff2d 	bl	800088c <__aeabi_ddiv>
 8010a32:	e79c      	b.n	801096e <__ieee754_pow+0x3e>
 8010a34:	2300      	movs	r3, #0
 8010a36:	9304      	str	r3, [sp, #16]
 8010a38:	2a00      	cmp	r2, #0
 8010a3a:	d13d      	bne.n	8010ab8 <__ieee754_pow+0x188>
 8010a3c:	4b51      	ldr	r3, [pc, #324]	; (8010b84 <__ieee754_pow+0x254>)
 8010a3e:	4598      	cmp	r8, r3
 8010a40:	d1ea      	bne.n	8010a18 <__ieee754_pow+0xe8>
 8010a42:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8010a46:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8010a4a:	ea53 030a 	orrs.w	r3, r3, sl
 8010a4e:	f000 845a 	beq.w	8011306 <__ieee754_pow+0x9d6>
 8010a52:	4b4f      	ldr	r3, [pc, #316]	; (8010b90 <__ieee754_pow+0x260>)
 8010a54:	429c      	cmp	r4, r3
 8010a56:	dd08      	ble.n	8010a6a <__ieee754_pow+0x13a>
 8010a58:	f1b9 0f00 	cmp.w	r9, #0
 8010a5c:	f2c0 8457 	blt.w	801130e <__ieee754_pow+0x9de>
 8010a60:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010a64:	e783      	b.n	801096e <__ieee754_pow+0x3e>
 8010a66:	2302      	movs	r3, #2
 8010a68:	e7e5      	b.n	8010a36 <__ieee754_pow+0x106>
 8010a6a:	f1b9 0f00 	cmp.w	r9, #0
 8010a6e:	f04f 0000 	mov.w	r0, #0
 8010a72:	f04f 0100 	mov.w	r1, #0
 8010a76:	f6bf af7a 	bge.w	801096e <__ieee754_pow+0x3e>
 8010a7a:	e9dd 0300 	ldrd	r0, r3, [sp]
 8010a7e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8010a82:	e774      	b.n	801096e <__ieee754_pow+0x3e>
 8010a84:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8010a88:	d106      	bne.n	8010a98 <__ieee754_pow+0x168>
 8010a8a:	4632      	mov	r2, r6
 8010a8c:	463b      	mov	r3, r7
 8010a8e:	4630      	mov	r0, r6
 8010a90:	4639      	mov	r1, r7
 8010a92:	f7ef fdd1 	bl	8000638 <__aeabi_dmul>
 8010a96:	e76a      	b.n	801096e <__ieee754_pow+0x3e>
 8010a98:	4b3e      	ldr	r3, [pc, #248]	; (8010b94 <__ieee754_pow+0x264>)
 8010a9a:	4599      	cmp	r9, r3
 8010a9c:	d10c      	bne.n	8010ab8 <__ieee754_pow+0x188>
 8010a9e:	2d00      	cmp	r5, #0
 8010aa0:	db0a      	blt.n	8010ab8 <__ieee754_pow+0x188>
 8010aa2:	ec47 6b10 	vmov	d0, r6, r7
 8010aa6:	b009      	add	sp, #36	; 0x24
 8010aa8:	ecbd 8b06 	vpop	{d8-d10}
 8010aac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ab0:	f000 bc6c 	b.w	801138c <__ieee754_sqrt>
 8010ab4:	2300      	movs	r3, #0
 8010ab6:	9304      	str	r3, [sp, #16]
 8010ab8:	ec47 6b10 	vmov	d0, r6, r7
 8010abc:	f000 fd48 	bl	8011550 <fabs>
 8010ac0:	ec51 0b10 	vmov	r0, r1, d0
 8010ac4:	f1ba 0f00 	cmp.w	sl, #0
 8010ac8:	d129      	bne.n	8010b1e <__ieee754_pow+0x1ee>
 8010aca:	b124      	cbz	r4, 8010ad6 <__ieee754_pow+0x1a6>
 8010acc:	4b2f      	ldr	r3, [pc, #188]	; (8010b8c <__ieee754_pow+0x25c>)
 8010ace:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8010ad2:	429a      	cmp	r2, r3
 8010ad4:	d123      	bne.n	8010b1e <__ieee754_pow+0x1ee>
 8010ad6:	f1b9 0f00 	cmp.w	r9, #0
 8010ada:	da05      	bge.n	8010ae8 <__ieee754_pow+0x1b8>
 8010adc:	4602      	mov	r2, r0
 8010ade:	460b      	mov	r3, r1
 8010ae0:	2000      	movs	r0, #0
 8010ae2:	492a      	ldr	r1, [pc, #168]	; (8010b8c <__ieee754_pow+0x25c>)
 8010ae4:	f7ef fed2 	bl	800088c <__aeabi_ddiv>
 8010ae8:	2d00      	cmp	r5, #0
 8010aea:	f6bf af40 	bge.w	801096e <__ieee754_pow+0x3e>
 8010aee:	9b04      	ldr	r3, [sp, #16]
 8010af0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010af4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010af8:	4323      	orrs	r3, r4
 8010afa:	d108      	bne.n	8010b0e <__ieee754_pow+0x1de>
 8010afc:	4602      	mov	r2, r0
 8010afe:	460b      	mov	r3, r1
 8010b00:	4610      	mov	r0, r2
 8010b02:	4619      	mov	r1, r3
 8010b04:	f7ef fbe0 	bl	80002c8 <__aeabi_dsub>
 8010b08:	4602      	mov	r2, r0
 8010b0a:	460b      	mov	r3, r1
 8010b0c:	e78f      	b.n	8010a2e <__ieee754_pow+0xfe>
 8010b0e:	9b04      	ldr	r3, [sp, #16]
 8010b10:	2b01      	cmp	r3, #1
 8010b12:	f47f af2c 	bne.w	801096e <__ieee754_pow+0x3e>
 8010b16:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010b1a:	4619      	mov	r1, r3
 8010b1c:	e727      	b.n	801096e <__ieee754_pow+0x3e>
 8010b1e:	0feb      	lsrs	r3, r5, #31
 8010b20:	3b01      	subs	r3, #1
 8010b22:	9306      	str	r3, [sp, #24]
 8010b24:	9a06      	ldr	r2, [sp, #24]
 8010b26:	9b04      	ldr	r3, [sp, #16]
 8010b28:	4313      	orrs	r3, r2
 8010b2a:	d102      	bne.n	8010b32 <__ieee754_pow+0x202>
 8010b2c:	4632      	mov	r2, r6
 8010b2e:	463b      	mov	r3, r7
 8010b30:	e7e6      	b.n	8010b00 <__ieee754_pow+0x1d0>
 8010b32:	4b19      	ldr	r3, [pc, #100]	; (8010b98 <__ieee754_pow+0x268>)
 8010b34:	4598      	cmp	r8, r3
 8010b36:	f340 80fb 	ble.w	8010d30 <__ieee754_pow+0x400>
 8010b3a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8010b3e:	4598      	cmp	r8, r3
 8010b40:	4b13      	ldr	r3, [pc, #76]	; (8010b90 <__ieee754_pow+0x260>)
 8010b42:	dd0c      	ble.n	8010b5e <__ieee754_pow+0x22e>
 8010b44:	429c      	cmp	r4, r3
 8010b46:	dc0f      	bgt.n	8010b68 <__ieee754_pow+0x238>
 8010b48:	f1b9 0f00 	cmp.w	r9, #0
 8010b4c:	da0f      	bge.n	8010b6e <__ieee754_pow+0x23e>
 8010b4e:	2000      	movs	r0, #0
 8010b50:	b009      	add	sp, #36	; 0x24
 8010b52:	ecbd 8b06 	vpop	{d8-d10}
 8010b56:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b5a:	f000 bcf0 	b.w	801153e <__math_oflow>
 8010b5e:	429c      	cmp	r4, r3
 8010b60:	dbf2      	blt.n	8010b48 <__ieee754_pow+0x218>
 8010b62:	4b0a      	ldr	r3, [pc, #40]	; (8010b8c <__ieee754_pow+0x25c>)
 8010b64:	429c      	cmp	r4, r3
 8010b66:	dd19      	ble.n	8010b9c <__ieee754_pow+0x26c>
 8010b68:	f1b9 0f00 	cmp.w	r9, #0
 8010b6c:	dcef      	bgt.n	8010b4e <__ieee754_pow+0x21e>
 8010b6e:	2000      	movs	r0, #0
 8010b70:	b009      	add	sp, #36	; 0x24
 8010b72:	ecbd 8b06 	vpop	{d8-d10}
 8010b76:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b7a:	f000 bcd7 	b.w	801152c <__math_uflow>
 8010b7e:	bf00      	nop
 8010b80:	fff00000 	.word	0xfff00000
 8010b84:	7ff00000 	.word	0x7ff00000
 8010b88:	433fffff 	.word	0x433fffff
 8010b8c:	3ff00000 	.word	0x3ff00000
 8010b90:	3fefffff 	.word	0x3fefffff
 8010b94:	3fe00000 	.word	0x3fe00000
 8010b98:	41e00000 	.word	0x41e00000
 8010b9c:	4b60      	ldr	r3, [pc, #384]	; (8010d20 <__ieee754_pow+0x3f0>)
 8010b9e:	2200      	movs	r2, #0
 8010ba0:	f7ef fb92 	bl	80002c8 <__aeabi_dsub>
 8010ba4:	a354      	add	r3, pc, #336	; (adr r3, 8010cf8 <__ieee754_pow+0x3c8>)
 8010ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010baa:	4604      	mov	r4, r0
 8010bac:	460d      	mov	r5, r1
 8010bae:	f7ef fd43 	bl	8000638 <__aeabi_dmul>
 8010bb2:	a353      	add	r3, pc, #332	; (adr r3, 8010d00 <__ieee754_pow+0x3d0>)
 8010bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bb8:	4606      	mov	r6, r0
 8010bba:	460f      	mov	r7, r1
 8010bbc:	4620      	mov	r0, r4
 8010bbe:	4629      	mov	r1, r5
 8010bc0:	f7ef fd3a 	bl	8000638 <__aeabi_dmul>
 8010bc4:	4b57      	ldr	r3, [pc, #348]	; (8010d24 <__ieee754_pow+0x3f4>)
 8010bc6:	4682      	mov	sl, r0
 8010bc8:	468b      	mov	fp, r1
 8010bca:	2200      	movs	r2, #0
 8010bcc:	4620      	mov	r0, r4
 8010bce:	4629      	mov	r1, r5
 8010bd0:	f7ef fd32 	bl	8000638 <__aeabi_dmul>
 8010bd4:	4602      	mov	r2, r0
 8010bd6:	460b      	mov	r3, r1
 8010bd8:	a14b      	add	r1, pc, #300	; (adr r1, 8010d08 <__ieee754_pow+0x3d8>)
 8010bda:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010bde:	f7ef fb73 	bl	80002c8 <__aeabi_dsub>
 8010be2:	4622      	mov	r2, r4
 8010be4:	462b      	mov	r3, r5
 8010be6:	f7ef fd27 	bl	8000638 <__aeabi_dmul>
 8010bea:	4602      	mov	r2, r0
 8010bec:	460b      	mov	r3, r1
 8010bee:	2000      	movs	r0, #0
 8010bf0:	494d      	ldr	r1, [pc, #308]	; (8010d28 <__ieee754_pow+0x3f8>)
 8010bf2:	f7ef fb69 	bl	80002c8 <__aeabi_dsub>
 8010bf6:	4622      	mov	r2, r4
 8010bf8:	4680      	mov	r8, r0
 8010bfa:	4689      	mov	r9, r1
 8010bfc:	462b      	mov	r3, r5
 8010bfe:	4620      	mov	r0, r4
 8010c00:	4629      	mov	r1, r5
 8010c02:	f7ef fd19 	bl	8000638 <__aeabi_dmul>
 8010c06:	4602      	mov	r2, r0
 8010c08:	460b      	mov	r3, r1
 8010c0a:	4640      	mov	r0, r8
 8010c0c:	4649      	mov	r1, r9
 8010c0e:	f7ef fd13 	bl	8000638 <__aeabi_dmul>
 8010c12:	a33f      	add	r3, pc, #252	; (adr r3, 8010d10 <__ieee754_pow+0x3e0>)
 8010c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c18:	f7ef fd0e 	bl	8000638 <__aeabi_dmul>
 8010c1c:	4602      	mov	r2, r0
 8010c1e:	460b      	mov	r3, r1
 8010c20:	4650      	mov	r0, sl
 8010c22:	4659      	mov	r1, fp
 8010c24:	f7ef fb50 	bl	80002c8 <__aeabi_dsub>
 8010c28:	4602      	mov	r2, r0
 8010c2a:	460b      	mov	r3, r1
 8010c2c:	4680      	mov	r8, r0
 8010c2e:	4689      	mov	r9, r1
 8010c30:	4630      	mov	r0, r6
 8010c32:	4639      	mov	r1, r7
 8010c34:	f7ef fb4a 	bl	80002cc <__adddf3>
 8010c38:	2000      	movs	r0, #0
 8010c3a:	4632      	mov	r2, r6
 8010c3c:	463b      	mov	r3, r7
 8010c3e:	4604      	mov	r4, r0
 8010c40:	460d      	mov	r5, r1
 8010c42:	f7ef fb41 	bl	80002c8 <__aeabi_dsub>
 8010c46:	4602      	mov	r2, r0
 8010c48:	460b      	mov	r3, r1
 8010c4a:	4640      	mov	r0, r8
 8010c4c:	4649      	mov	r1, r9
 8010c4e:	f7ef fb3b 	bl	80002c8 <__aeabi_dsub>
 8010c52:	9b04      	ldr	r3, [sp, #16]
 8010c54:	9a06      	ldr	r2, [sp, #24]
 8010c56:	3b01      	subs	r3, #1
 8010c58:	4313      	orrs	r3, r2
 8010c5a:	4682      	mov	sl, r0
 8010c5c:	468b      	mov	fp, r1
 8010c5e:	f040 81e7 	bne.w	8011030 <__ieee754_pow+0x700>
 8010c62:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8010d18 <__ieee754_pow+0x3e8>
 8010c66:	eeb0 8a47 	vmov.f32	s16, s14
 8010c6a:	eef0 8a67 	vmov.f32	s17, s15
 8010c6e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8010c72:	2600      	movs	r6, #0
 8010c74:	4632      	mov	r2, r6
 8010c76:	463b      	mov	r3, r7
 8010c78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010c7c:	f7ef fb24 	bl	80002c8 <__aeabi_dsub>
 8010c80:	4622      	mov	r2, r4
 8010c82:	462b      	mov	r3, r5
 8010c84:	f7ef fcd8 	bl	8000638 <__aeabi_dmul>
 8010c88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010c8c:	4680      	mov	r8, r0
 8010c8e:	4689      	mov	r9, r1
 8010c90:	4650      	mov	r0, sl
 8010c92:	4659      	mov	r1, fp
 8010c94:	f7ef fcd0 	bl	8000638 <__aeabi_dmul>
 8010c98:	4602      	mov	r2, r0
 8010c9a:	460b      	mov	r3, r1
 8010c9c:	4640      	mov	r0, r8
 8010c9e:	4649      	mov	r1, r9
 8010ca0:	f7ef fb14 	bl	80002cc <__adddf3>
 8010ca4:	4632      	mov	r2, r6
 8010ca6:	463b      	mov	r3, r7
 8010ca8:	4680      	mov	r8, r0
 8010caa:	4689      	mov	r9, r1
 8010cac:	4620      	mov	r0, r4
 8010cae:	4629      	mov	r1, r5
 8010cb0:	f7ef fcc2 	bl	8000638 <__aeabi_dmul>
 8010cb4:	460b      	mov	r3, r1
 8010cb6:	4604      	mov	r4, r0
 8010cb8:	460d      	mov	r5, r1
 8010cba:	4602      	mov	r2, r0
 8010cbc:	4649      	mov	r1, r9
 8010cbe:	4640      	mov	r0, r8
 8010cc0:	f7ef fb04 	bl	80002cc <__adddf3>
 8010cc4:	4b19      	ldr	r3, [pc, #100]	; (8010d2c <__ieee754_pow+0x3fc>)
 8010cc6:	4299      	cmp	r1, r3
 8010cc8:	ec45 4b19 	vmov	d9, r4, r5
 8010ccc:	4606      	mov	r6, r0
 8010cce:	460f      	mov	r7, r1
 8010cd0:	468b      	mov	fp, r1
 8010cd2:	f340 82f1 	ble.w	80112b8 <__ieee754_pow+0x988>
 8010cd6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8010cda:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8010cde:	4303      	orrs	r3, r0
 8010ce0:	f000 81e4 	beq.w	80110ac <__ieee754_pow+0x77c>
 8010ce4:	ec51 0b18 	vmov	r0, r1, d8
 8010ce8:	2200      	movs	r2, #0
 8010cea:	2300      	movs	r3, #0
 8010cec:	f7ef ff16 	bl	8000b1c <__aeabi_dcmplt>
 8010cf0:	3800      	subs	r0, #0
 8010cf2:	bf18      	it	ne
 8010cf4:	2001      	movne	r0, #1
 8010cf6:	e72b      	b.n	8010b50 <__ieee754_pow+0x220>
 8010cf8:	60000000 	.word	0x60000000
 8010cfc:	3ff71547 	.word	0x3ff71547
 8010d00:	f85ddf44 	.word	0xf85ddf44
 8010d04:	3e54ae0b 	.word	0x3e54ae0b
 8010d08:	55555555 	.word	0x55555555
 8010d0c:	3fd55555 	.word	0x3fd55555
 8010d10:	652b82fe 	.word	0x652b82fe
 8010d14:	3ff71547 	.word	0x3ff71547
 8010d18:	00000000 	.word	0x00000000
 8010d1c:	bff00000 	.word	0xbff00000
 8010d20:	3ff00000 	.word	0x3ff00000
 8010d24:	3fd00000 	.word	0x3fd00000
 8010d28:	3fe00000 	.word	0x3fe00000
 8010d2c:	408fffff 	.word	0x408fffff
 8010d30:	4bd5      	ldr	r3, [pc, #852]	; (8011088 <__ieee754_pow+0x758>)
 8010d32:	402b      	ands	r3, r5
 8010d34:	2200      	movs	r2, #0
 8010d36:	b92b      	cbnz	r3, 8010d44 <__ieee754_pow+0x414>
 8010d38:	4bd4      	ldr	r3, [pc, #848]	; (801108c <__ieee754_pow+0x75c>)
 8010d3a:	f7ef fc7d 	bl	8000638 <__aeabi_dmul>
 8010d3e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8010d42:	460c      	mov	r4, r1
 8010d44:	1523      	asrs	r3, r4, #20
 8010d46:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010d4a:	4413      	add	r3, r2
 8010d4c:	9305      	str	r3, [sp, #20]
 8010d4e:	4bd0      	ldr	r3, [pc, #832]	; (8011090 <__ieee754_pow+0x760>)
 8010d50:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8010d54:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8010d58:	429c      	cmp	r4, r3
 8010d5a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8010d5e:	dd08      	ble.n	8010d72 <__ieee754_pow+0x442>
 8010d60:	4bcc      	ldr	r3, [pc, #816]	; (8011094 <__ieee754_pow+0x764>)
 8010d62:	429c      	cmp	r4, r3
 8010d64:	f340 8162 	ble.w	801102c <__ieee754_pow+0x6fc>
 8010d68:	9b05      	ldr	r3, [sp, #20]
 8010d6a:	3301      	adds	r3, #1
 8010d6c:	9305      	str	r3, [sp, #20]
 8010d6e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8010d72:	2400      	movs	r4, #0
 8010d74:	00e3      	lsls	r3, r4, #3
 8010d76:	9307      	str	r3, [sp, #28]
 8010d78:	4bc7      	ldr	r3, [pc, #796]	; (8011098 <__ieee754_pow+0x768>)
 8010d7a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010d7e:	ed93 7b00 	vldr	d7, [r3]
 8010d82:	4629      	mov	r1, r5
 8010d84:	ec53 2b17 	vmov	r2, r3, d7
 8010d88:	eeb0 9a47 	vmov.f32	s18, s14
 8010d8c:	eef0 9a67 	vmov.f32	s19, s15
 8010d90:	4682      	mov	sl, r0
 8010d92:	f7ef fa99 	bl	80002c8 <__aeabi_dsub>
 8010d96:	4652      	mov	r2, sl
 8010d98:	4606      	mov	r6, r0
 8010d9a:	460f      	mov	r7, r1
 8010d9c:	462b      	mov	r3, r5
 8010d9e:	ec51 0b19 	vmov	r0, r1, d9
 8010da2:	f7ef fa93 	bl	80002cc <__adddf3>
 8010da6:	4602      	mov	r2, r0
 8010da8:	460b      	mov	r3, r1
 8010daa:	2000      	movs	r0, #0
 8010dac:	49bb      	ldr	r1, [pc, #748]	; (801109c <__ieee754_pow+0x76c>)
 8010dae:	f7ef fd6d 	bl	800088c <__aeabi_ddiv>
 8010db2:	ec41 0b1a 	vmov	d10, r0, r1
 8010db6:	4602      	mov	r2, r0
 8010db8:	460b      	mov	r3, r1
 8010dba:	4630      	mov	r0, r6
 8010dbc:	4639      	mov	r1, r7
 8010dbe:	f7ef fc3b 	bl	8000638 <__aeabi_dmul>
 8010dc2:	2300      	movs	r3, #0
 8010dc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010dc8:	9302      	str	r3, [sp, #8]
 8010dca:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8010dce:	46ab      	mov	fp, r5
 8010dd0:	106d      	asrs	r5, r5, #1
 8010dd2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8010dd6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8010dda:	ec41 0b18 	vmov	d8, r0, r1
 8010dde:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8010de2:	2200      	movs	r2, #0
 8010de4:	4640      	mov	r0, r8
 8010de6:	4649      	mov	r1, r9
 8010de8:	4614      	mov	r4, r2
 8010dea:	461d      	mov	r5, r3
 8010dec:	f7ef fc24 	bl	8000638 <__aeabi_dmul>
 8010df0:	4602      	mov	r2, r0
 8010df2:	460b      	mov	r3, r1
 8010df4:	4630      	mov	r0, r6
 8010df6:	4639      	mov	r1, r7
 8010df8:	f7ef fa66 	bl	80002c8 <__aeabi_dsub>
 8010dfc:	ec53 2b19 	vmov	r2, r3, d9
 8010e00:	4606      	mov	r6, r0
 8010e02:	460f      	mov	r7, r1
 8010e04:	4620      	mov	r0, r4
 8010e06:	4629      	mov	r1, r5
 8010e08:	f7ef fa5e 	bl	80002c8 <__aeabi_dsub>
 8010e0c:	4602      	mov	r2, r0
 8010e0e:	460b      	mov	r3, r1
 8010e10:	4650      	mov	r0, sl
 8010e12:	4659      	mov	r1, fp
 8010e14:	f7ef fa58 	bl	80002c8 <__aeabi_dsub>
 8010e18:	4642      	mov	r2, r8
 8010e1a:	464b      	mov	r3, r9
 8010e1c:	f7ef fc0c 	bl	8000638 <__aeabi_dmul>
 8010e20:	4602      	mov	r2, r0
 8010e22:	460b      	mov	r3, r1
 8010e24:	4630      	mov	r0, r6
 8010e26:	4639      	mov	r1, r7
 8010e28:	f7ef fa4e 	bl	80002c8 <__aeabi_dsub>
 8010e2c:	ec53 2b1a 	vmov	r2, r3, d10
 8010e30:	f7ef fc02 	bl	8000638 <__aeabi_dmul>
 8010e34:	ec53 2b18 	vmov	r2, r3, d8
 8010e38:	ec41 0b19 	vmov	d9, r0, r1
 8010e3c:	ec51 0b18 	vmov	r0, r1, d8
 8010e40:	f7ef fbfa 	bl	8000638 <__aeabi_dmul>
 8010e44:	a37c      	add	r3, pc, #496	; (adr r3, 8011038 <__ieee754_pow+0x708>)
 8010e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e4a:	4604      	mov	r4, r0
 8010e4c:	460d      	mov	r5, r1
 8010e4e:	f7ef fbf3 	bl	8000638 <__aeabi_dmul>
 8010e52:	a37b      	add	r3, pc, #492	; (adr r3, 8011040 <__ieee754_pow+0x710>)
 8010e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e58:	f7ef fa38 	bl	80002cc <__adddf3>
 8010e5c:	4622      	mov	r2, r4
 8010e5e:	462b      	mov	r3, r5
 8010e60:	f7ef fbea 	bl	8000638 <__aeabi_dmul>
 8010e64:	a378      	add	r3, pc, #480	; (adr r3, 8011048 <__ieee754_pow+0x718>)
 8010e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e6a:	f7ef fa2f 	bl	80002cc <__adddf3>
 8010e6e:	4622      	mov	r2, r4
 8010e70:	462b      	mov	r3, r5
 8010e72:	f7ef fbe1 	bl	8000638 <__aeabi_dmul>
 8010e76:	a376      	add	r3, pc, #472	; (adr r3, 8011050 <__ieee754_pow+0x720>)
 8010e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e7c:	f7ef fa26 	bl	80002cc <__adddf3>
 8010e80:	4622      	mov	r2, r4
 8010e82:	462b      	mov	r3, r5
 8010e84:	f7ef fbd8 	bl	8000638 <__aeabi_dmul>
 8010e88:	a373      	add	r3, pc, #460	; (adr r3, 8011058 <__ieee754_pow+0x728>)
 8010e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e8e:	f7ef fa1d 	bl	80002cc <__adddf3>
 8010e92:	4622      	mov	r2, r4
 8010e94:	462b      	mov	r3, r5
 8010e96:	f7ef fbcf 	bl	8000638 <__aeabi_dmul>
 8010e9a:	a371      	add	r3, pc, #452	; (adr r3, 8011060 <__ieee754_pow+0x730>)
 8010e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ea0:	f7ef fa14 	bl	80002cc <__adddf3>
 8010ea4:	4622      	mov	r2, r4
 8010ea6:	4606      	mov	r6, r0
 8010ea8:	460f      	mov	r7, r1
 8010eaa:	462b      	mov	r3, r5
 8010eac:	4620      	mov	r0, r4
 8010eae:	4629      	mov	r1, r5
 8010eb0:	f7ef fbc2 	bl	8000638 <__aeabi_dmul>
 8010eb4:	4602      	mov	r2, r0
 8010eb6:	460b      	mov	r3, r1
 8010eb8:	4630      	mov	r0, r6
 8010eba:	4639      	mov	r1, r7
 8010ebc:	f7ef fbbc 	bl	8000638 <__aeabi_dmul>
 8010ec0:	4642      	mov	r2, r8
 8010ec2:	4604      	mov	r4, r0
 8010ec4:	460d      	mov	r5, r1
 8010ec6:	464b      	mov	r3, r9
 8010ec8:	ec51 0b18 	vmov	r0, r1, d8
 8010ecc:	f7ef f9fe 	bl	80002cc <__adddf3>
 8010ed0:	ec53 2b19 	vmov	r2, r3, d9
 8010ed4:	f7ef fbb0 	bl	8000638 <__aeabi_dmul>
 8010ed8:	4622      	mov	r2, r4
 8010eda:	462b      	mov	r3, r5
 8010edc:	f7ef f9f6 	bl	80002cc <__adddf3>
 8010ee0:	4642      	mov	r2, r8
 8010ee2:	4682      	mov	sl, r0
 8010ee4:	468b      	mov	fp, r1
 8010ee6:	464b      	mov	r3, r9
 8010ee8:	4640      	mov	r0, r8
 8010eea:	4649      	mov	r1, r9
 8010eec:	f7ef fba4 	bl	8000638 <__aeabi_dmul>
 8010ef0:	4b6b      	ldr	r3, [pc, #428]	; (80110a0 <__ieee754_pow+0x770>)
 8010ef2:	2200      	movs	r2, #0
 8010ef4:	4606      	mov	r6, r0
 8010ef6:	460f      	mov	r7, r1
 8010ef8:	f7ef f9e8 	bl	80002cc <__adddf3>
 8010efc:	4652      	mov	r2, sl
 8010efe:	465b      	mov	r3, fp
 8010f00:	f7ef f9e4 	bl	80002cc <__adddf3>
 8010f04:	2000      	movs	r0, #0
 8010f06:	4604      	mov	r4, r0
 8010f08:	460d      	mov	r5, r1
 8010f0a:	4602      	mov	r2, r0
 8010f0c:	460b      	mov	r3, r1
 8010f0e:	4640      	mov	r0, r8
 8010f10:	4649      	mov	r1, r9
 8010f12:	f7ef fb91 	bl	8000638 <__aeabi_dmul>
 8010f16:	4b62      	ldr	r3, [pc, #392]	; (80110a0 <__ieee754_pow+0x770>)
 8010f18:	4680      	mov	r8, r0
 8010f1a:	4689      	mov	r9, r1
 8010f1c:	2200      	movs	r2, #0
 8010f1e:	4620      	mov	r0, r4
 8010f20:	4629      	mov	r1, r5
 8010f22:	f7ef f9d1 	bl	80002c8 <__aeabi_dsub>
 8010f26:	4632      	mov	r2, r6
 8010f28:	463b      	mov	r3, r7
 8010f2a:	f7ef f9cd 	bl	80002c8 <__aeabi_dsub>
 8010f2e:	4602      	mov	r2, r0
 8010f30:	460b      	mov	r3, r1
 8010f32:	4650      	mov	r0, sl
 8010f34:	4659      	mov	r1, fp
 8010f36:	f7ef f9c7 	bl	80002c8 <__aeabi_dsub>
 8010f3a:	ec53 2b18 	vmov	r2, r3, d8
 8010f3e:	f7ef fb7b 	bl	8000638 <__aeabi_dmul>
 8010f42:	4622      	mov	r2, r4
 8010f44:	4606      	mov	r6, r0
 8010f46:	460f      	mov	r7, r1
 8010f48:	462b      	mov	r3, r5
 8010f4a:	ec51 0b19 	vmov	r0, r1, d9
 8010f4e:	f7ef fb73 	bl	8000638 <__aeabi_dmul>
 8010f52:	4602      	mov	r2, r0
 8010f54:	460b      	mov	r3, r1
 8010f56:	4630      	mov	r0, r6
 8010f58:	4639      	mov	r1, r7
 8010f5a:	f7ef f9b7 	bl	80002cc <__adddf3>
 8010f5e:	4606      	mov	r6, r0
 8010f60:	460f      	mov	r7, r1
 8010f62:	4602      	mov	r2, r0
 8010f64:	460b      	mov	r3, r1
 8010f66:	4640      	mov	r0, r8
 8010f68:	4649      	mov	r1, r9
 8010f6a:	f7ef f9af 	bl	80002cc <__adddf3>
 8010f6e:	a33e      	add	r3, pc, #248	; (adr r3, 8011068 <__ieee754_pow+0x738>)
 8010f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f74:	2000      	movs	r0, #0
 8010f76:	4604      	mov	r4, r0
 8010f78:	460d      	mov	r5, r1
 8010f7a:	f7ef fb5d 	bl	8000638 <__aeabi_dmul>
 8010f7e:	4642      	mov	r2, r8
 8010f80:	ec41 0b18 	vmov	d8, r0, r1
 8010f84:	464b      	mov	r3, r9
 8010f86:	4620      	mov	r0, r4
 8010f88:	4629      	mov	r1, r5
 8010f8a:	f7ef f99d 	bl	80002c8 <__aeabi_dsub>
 8010f8e:	4602      	mov	r2, r0
 8010f90:	460b      	mov	r3, r1
 8010f92:	4630      	mov	r0, r6
 8010f94:	4639      	mov	r1, r7
 8010f96:	f7ef f997 	bl	80002c8 <__aeabi_dsub>
 8010f9a:	a335      	add	r3, pc, #212	; (adr r3, 8011070 <__ieee754_pow+0x740>)
 8010f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fa0:	f7ef fb4a 	bl	8000638 <__aeabi_dmul>
 8010fa4:	a334      	add	r3, pc, #208	; (adr r3, 8011078 <__ieee754_pow+0x748>)
 8010fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010faa:	4606      	mov	r6, r0
 8010fac:	460f      	mov	r7, r1
 8010fae:	4620      	mov	r0, r4
 8010fb0:	4629      	mov	r1, r5
 8010fb2:	f7ef fb41 	bl	8000638 <__aeabi_dmul>
 8010fb6:	4602      	mov	r2, r0
 8010fb8:	460b      	mov	r3, r1
 8010fba:	4630      	mov	r0, r6
 8010fbc:	4639      	mov	r1, r7
 8010fbe:	f7ef f985 	bl	80002cc <__adddf3>
 8010fc2:	9a07      	ldr	r2, [sp, #28]
 8010fc4:	4b37      	ldr	r3, [pc, #220]	; (80110a4 <__ieee754_pow+0x774>)
 8010fc6:	4413      	add	r3, r2
 8010fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fcc:	f7ef f97e 	bl	80002cc <__adddf3>
 8010fd0:	4682      	mov	sl, r0
 8010fd2:	9805      	ldr	r0, [sp, #20]
 8010fd4:	468b      	mov	fp, r1
 8010fd6:	f7ef fac5 	bl	8000564 <__aeabi_i2d>
 8010fda:	9a07      	ldr	r2, [sp, #28]
 8010fdc:	4b32      	ldr	r3, [pc, #200]	; (80110a8 <__ieee754_pow+0x778>)
 8010fde:	4413      	add	r3, r2
 8010fe0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010fe4:	4606      	mov	r6, r0
 8010fe6:	460f      	mov	r7, r1
 8010fe8:	4652      	mov	r2, sl
 8010fea:	465b      	mov	r3, fp
 8010fec:	ec51 0b18 	vmov	r0, r1, d8
 8010ff0:	f7ef f96c 	bl	80002cc <__adddf3>
 8010ff4:	4642      	mov	r2, r8
 8010ff6:	464b      	mov	r3, r9
 8010ff8:	f7ef f968 	bl	80002cc <__adddf3>
 8010ffc:	4632      	mov	r2, r6
 8010ffe:	463b      	mov	r3, r7
 8011000:	f7ef f964 	bl	80002cc <__adddf3>
 8011004:	2000      	movs	r0, #0
 8011006:	4632      	mov	r2, r6
 8011008:	463b      	mov	r3, r7
 801100a:	4604      	mov	r4, r0
 801100c:	460d      	mov	r5, r1
 801100e:	f7ef f95b 	bl	80002c8 <__aeabi_dsub>
 8011012:	4642      	mov	r2, r8
 8011014:	464b      	mov	r3, r9
 8011016:	f7ef f957 	bl	80002c8 <__aeabi_dsub>
 801101a:	ec53 2b18 	vmov	r2, r3, d8
 801101e:	f7ef f953 	bl	80002c8 <__aeabi_dsub>
 8011022:	4602      	mov	r2, r0
 8011024:	460b      	mov	r3, r1
 8011026:	4650      	mov	r0, sl
 8011028:	4659      	mov	r1, fp
 801102a:	e610      	b.n	8010c4e <__ieee754_pow+0x31e>
 801102c:	2401      	movs	r4, #1
 801102e:	e6a1      	b.n	8010d74 <__ieee754_pow+0x444>
 8011030:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8011080 <__ieee754_pow+0x750>
 8011034:	e617      	b.n	8010c66 <__ieee754_pow+0x336>
 8011036:	bf00      	nop
 8011038:	4a454eef 	.word	0x4a454eef
 801103c:	3fca7e28 	.word	0x3fca7e28
 8011040:	93c9db65 	.word	0x93c9db65
 8011044:	3fcd864a 	.word	0x3fcd864a
 8011048:	a91d4101 	.word	0xa91d4101
 801104c:	3fd17460 	.word	0x3fd17460
 8011050:	518f264d 	.word	0x518f264d
 8011054:	3fd55555 	.word	0x3fd55555
 8011058:	db6fabff 	.word	0xdb6fabff
 801105c:	3fdb6db6 	.word	0x3fdb6db6
 8011060:	33333303 	.word	0x33333303
 8011064:	3fe33333 	.word	0x3fe33333
 8011068:	e0000000 	.word	0xe0000000
 801106c:	3feec709 	.word	0x3feec709
 8011070:	dc3a03fd 	.word	0xdc3a03fd
 8011074:	3feec709 	.word	0x3feec709
 8011078:	145b01f5 	.word	0x145b01f5
 801107c:	be3e2fe0 	.word	0xbe3e2fe0
 8011080:	00000000 	.word	0x00000000
 8011084:	3ff00000 	.word	0x3ff00000
 8011088:	7ff00000 	.word	0x7ff00000
 801108c:	43400000 	.word	0x43400000
 8011090:	0003988e 	.word	0x0003988e
 8011094:	000bb679 	.word	0x000bb679
 8011098:	08011f48 	.word	0x08011f48
 801109c:	3ff00000 	.word	0x3ff00000
 80110a0:	40080000 	.word	0x40080000
 80110a4:	08011f68 	.word	0x08011f68
 80110a8:	08011f58 	.word	0x08011f58
 80110ac:	a3b5      	add	r3, pc, #724	; (adr r3, 8011384 <__ieee754_pow+0xa54>)
 80110ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110b2:	4640      	mov	r0, r8
 80110b4:	4649      	mov	r1, r9
 80110b6:	f7ef f909 	bl	80002cc <__adddf3>
 80110ba:	4622      	mov	r2, r4
 80110bc:	ec41 0b1a 	vmov	d10, r0, r1
 80110c0:	462b      	mov	r3, r5
 80110c2:	4630      	mov	r0, r6
 80110c4:	4639      	mov	r1, r7
 80110c6:	f7ef f8ff 	bl	80002c8 <__aeabi_dsub>
 80110ca:	4602      	mov	r2, r0
 80110cc:	460b      	mov	r3, r1
 80110ce:	ec51 0b1a 	vmov	r0, r1, d10
 80110d2:	f7ef fd41 	bl	8000b58 <__aeabi_dcmpgt>
 80110d6:	2800      	cmp	r0, #0
 80110d8:	f47f ae04 	bne.w	8010ce4 <__ieee754_pow+0x3b4>
 80110dc:	4aa4      	ldr	r2, [pc, #656]	; (8011370 <__ieee754_pow+0xa40>)
 80110de:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80110e2:	4293      	cmp	r3, r2
 80110e4:	f340 8108 	ble.w	80112f8 <__ieee754_pow+0x9c8>
 80110e8:	151b      	asrs	r3, r3, #20
 80110ea:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80110ee:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80110f2:	fa4a f303 	asr.w	r3, sl, r3
 80110f6:	445b      	add	r3, fp
 80110f8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80110fc:	4e9d      	ldr	r6, [pc, #628]	; (8011374 <__ieee754_pow+0xa44>)
 80110fe:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8011102:	4116      	asrs	r6, r2
 8011104:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8011108:	2000      	movs	r0, #0
 801110a:	ea23 0106 	bic.w	r1, r3, r6
 801110e:	f1c2 0214 	rsb	r2, r2, #20
 8011112:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8011116:	fa4a fa02 	asr.w	sl, sl, r2
 801111a:	f1bb 0f00 	cmp.w	fp, #0
 801111e:	4602      	mov	r2, r0
 8011120:	460b      	mov	r3, r1
 8011122:	4620      	mov	r0, r4
 8011124:	4629      	mov	r1, r5
 8011126:	bfb8      	it	lt
 8011128:	f1ca 0a00 	rsblt	sl, sl, #0
 801112c:	f7ef f8cc 	bl	80002c8 <__aeabi_dsub>
 8011130:	ec41 0b19 	vmov	d9, r0, r1
 8011134:	4642      	mov	r2, r8
 8011136:	464b      	mov	r3, r9
 8011138:	ec51 0b19 	vmov	r0, r1, d9
 801113c:	f7ef f8c6 	bl	80002cc <__adddf3>
 8011140:	a37b      	add	r3, pc, #492	; (adr r3, 8011330 <__ieee754_pow+0xa00>)
 8011142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011146:	2000      	movs	r0, #0
 8011148:	4604      	mov	r4, r0
 801114a:	460d      	mov	r5, r1
 801114c:	f7ef fa74 	bl	8000638 <__aeabi_dmul>
 8011150:	ec53 2b19 	vmov	r2, r3, d9
 8011154:	4606      	mov	r6, r0
 8011156:	460f      	mov	r7, r1
 8011158:	4620      	mov	r0, r4
 801115a:	4629      	mov	r1, r5
 801115c:	f7ef f8b4 	bl	80002c8 <__aeabi_dsub>
 8011160:	4602      	mov	r2, r0
 8011162:	460b      	mov	r3, r1
 8011164:	4640      	mov	r0, r8
 8011166:	4649      	mov	r1, r9
 8011168:	f7ef f8ae 	bl	80002c8 <__aeabi_dsub>
 801116c:	a372      	add	r3, pc, #456	; (adr r3, 8011338 <__ieee754_pow+0xa08>)
 801116e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011172:	f7ef fa61 	bl	8000638 <__aeabi_dmul>
 8011176:	a372      	add	r3, pc, #456	; (adr r3, 8011340 <__ieee754_pow+0xa10>)
 8011178:	e9d3 2300 	ldrd	r2, r3, [r3]
 801117c:	4680      	mov	r8, r0
 801117e:	4689      	mov	r9, r1
 8011180:	4620      	mov	r0, r4
 8011182:	4629      	mov	r1, r5
 8011184:	f7ef fa58 	bl	8000638 <__aeabi_dmul>
 8011188:	4602      	mov	r2, r0
 801118a:	460b      	mov	r3, r1
 801118c:	4640      	mov	r0, r8
 801118e:	4649      	mov	r1, r9
 8011190:	f7ef f89c 	bl	80002cc <__adddf3>
 8011194:	4604      	mov	r4, r0
 8011196:	460d      	mov	r5, r1
 8011198:	4602      	mov	r2, r0
 801119a:	460b      	mov	r3, r1
 801119c:	4630      	mov	r0, r6
 801119e:	4639      	mov	r1, r7
 80111a0:	f7ef f894 	bl	80002cc <__adddf3>
 80111a4:	4632      	mov	r2, r6
 80111a6:	463b      	mov	r3, r7
 80111a8:	4680      	mov	r8, r0
 80111aa:	4689      	mov	r9, r1
 80111ac:	f7ef f88c 	bl	80002c8 <__aeabi_dsub>
 80111b0:	4602      	mov	r2, r0
 80111b2:	460b      	mov	r3, r1
 80111b4:	4620      	mov	r0, r4
 80111b6:	4629      	mov	r1, r5
 80111b8:	f7ef f886 	bl	80002c8 <__aeabi_dsub>
 80111bc:	4642      	mov	r2, r8
 80111be:	4606      	mov	r6, r0
 80111c0:	460f      	mov	r7, r1
 80111c2:	464b      	mov	r3, r9
 80111c4:	4640      	mov	r0, r8
 80111c6:	4649      	mov	r1, r9
 80111c8:	f7ef fa36 	bl	8000638 <__aeabi_dmul>
 80111cc:	a35e      	add	r3, pc, #376	; (adr r3, 8011348 <__ieee754_pow+0xa18>)
 80111ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111d2:	4604      	mov	r4, r0
 80111d4:	460d      	mov	r5, r1
 80111d6:	f7ef fa2f 	bl	8000638 <__aeabi_dmul>
 80111da:	a35d      	add	r3, pc, #372	; (adr r3, 8011350 <__ieee754_pow+0xa20>)
 80111dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111e0:	f7ef f872 	bl	80002c8 <__aeabi_dsub>
 80111e4:	4622      	mov	r2, r4
 80111e6:	462b      	mov	r3, r5
 80111e8:	f7ef fa26 	bl	8000638 <__aeabi_dmul>
 80111ec:	a35a      	add	r3, pc, #360	; (adr r3, 8011358 <__ieee754_pow+0xa28>)
 80111ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111f2:	f7ef f86b 	bl	80002cc <__adddf3>
 80111f6:	4622      	mov	r2, r4
 80111f8:	462b      	mov	r3, r5
 80111fa:	f7ef fa1d 	bl	8000638 <__aeabi_dmul>
 80111fe:	a358      	add	r3, pc, #352	; (adr r3, 8011360 <__ieee754_pow+0xa30>)
 8011200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011204:	f7ef f860 	bl	80002c8 <__aeabi_dsub>
 8011208:	4622      	mov	r2, r4
 801120a:	462b      	mov	r3, r5
 801120c:	f7ef fa14 	bl	8000638 <__aeabi_dmul>
 8011210:	a355      	add	r3, pc, #340	; (adr r3, 8011368 <__ieee754_pow+0xa38>)
 8011212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011216:	f7ef f859 	bl	80002cc <__adddf3>
 801121a:	4622      	mov	r2, r4
 801121c:	462b      	mov	r3, r5
 801121e:	f7ef fa0b 	bl	8000638 <__aeabi_dmul>
 8011222:	4602      	mov	r2, r0
 8011224:	460b      	mov	r3, r1
 8011226:	4640      	mov	r0, r8
 8011228:	4649      	mov	r1, r9
 801122a:	f7ef f84d 	bl	80002c8 <__aeabi_dsub>
 801122e:	4604      	mov	r4, r0
 8011230:	460d      	mov	r5, r1
 8011232:	4602      	mov	r2, r0
 8011234:	460b      	mov	r3, r1
 8011236:	4640      	mov	r0, r8
 8011238:	4649      	mov	r1, r9
 801123a:	f7ef f9fd 	bl	8000638 <__aeabi_dmul>
 801123e:	2200      	movs	r2, #0
 8011240:	ec41 0b19 	vmov	d9, r0, r1
 8011244:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011248:	4620      	mov	r0, r4
 801124a:	4629      	mov	r1, r5
 801124c:	f7ef f83c 	bl	80002c8 <__aeabi_dsub>
 8011250:	4602      	mov	r2, r0
 8011252:	460b      	mov	r3, r1
 8011254:	ec51 0b19 	vmov	r0, r1, d9
 8011258:	f7ef fb18 	bl	800088c <__aeabi_ddiv>
 801125c:	4632      	mov	r2, r6
 801125e:	4604      	mov	r4, r0
 8011260:	460d      	mov	r5, r1
 8011262:	463b      	mov	r3, r7
 8011264:	4640      	mov	r0, r8
 8011266:	4649      	mov	r1, r9
 8011268:	f7ef f9e6 	bl	8000638 <__aeabi_dmul>
 801126c:	4632      	mov	r2, r6
 801126e:	463b      	mov	r3, r7
 8011270:	f7ef f82c 	bl	80002cc <__adddf3>
 8011274:	4602      	mov	r2, r0
 8011276:	460b      	mov	r3, r1
 8011278:	4620      	mov	r0, r4
 801127a:	4629      	mov	r1, r5
 801127c:	f7ef f824 	bl	80002c8 <__aeabi_dsub>
 8011280:	4642      	mov	r2, r8
 8011282:	464b      	mov	r3, r9
 8011284:	f7ef f820 	bl	80002c8 <__aeabi_dsub>
 8011288:	460b      	mov	r3, r1
 801128a:	4602      	mov	r2, r0
 801128c:	493a      	ldr	r1, [pc, #232]	; (8011378 <__ieee754_pow+0xa48>)
 801128e:	2000      	movs	r0, #0
 8011290:	f7ef f81a 	bl	80002c8 <__aeabi_dsub>
 8011294:	ec41 0b10 	vmov	d0, r0, r1
 8011298:	ee10 3a90 	vmov	r3, s1
 801129c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80112a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80112a4:	da2b      	bge.n	80112fe <__ieee754_pow+0x9ce>
 80112a6:	4650      	mov	r0, sl
 80112a8:	f000 f966 	bl	8011578 <scalbn>
 80112ac:	ec51 0b10 	vmov	r0, r1, d0
 80112b0:	ec53 2b18 	vmov	r2, r3, d8
 80112b4:	f7ff bbed 	b.w	8010a92 <__ieee754_pow+0x162>
 80112b8:	4b30      	ldr	r3, [pc, #192]	; (801137c <__ieee754_pow+0xa4c>)
 80112ba:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80112be:	429e      	cmp	r6, r3
 80112c0:	f77f af0c 	ble.w	80110dc <__ieee754_pow+0x7ac>
 80112c4:	4b2e      	ldr	r3, [pc, #184]	; (8011380 <__ieee754_pow+0xa50>)
 80112c6:	440b      	add	r3, r1
 80112c8:	4303      	orrs	r3, r0
 80112ca:	d009      	beq.n	80112e0 <__ieee754_pow+0x9b0>
 80112cc:	ec51 0b18 	vmov	r0, r1, d8
 80112d0:	2200      	movs	r2, #0
 80112d2:	2300      	movs	r3, #0
 80112d4:	f7ef fc22 	bl	8000b1c <__aeabi_dcmplt>
 80112d8:	3800      	subs	r0, #0
 80112da:	bf18      	it	ne
 80112dc:	2001      	movne	r0, #1
 80112de:	e447      	b.n	8010b70 <__ieee754_pow+0x240>
 80112e0:	4622      	mov	r2, r4
 80112e2:	462b      	mov	r3, r5
 80112e4:	f7ee fff0 	bl	80002c8 <__aeabi_dsub>
 80112e8:	4642      	mov	r2, r8
 80112ea:	464b      	mov	r3, r9
 80112ec:	f7ef fc2a 	bl	8000b44 <__aeabi_dcmpge>
 80112f0:	2800      	cmp	r0, #0
 80112f2:	f43f aef3 	beq.w	80110dc <__ieee754_pow+0x7ac>
 80112f6:	e7e9      	b.n	80112cc <__ieee754_pow+0x99c>
 80112f8:	f04f 0a00 	mov.w	sl, #0
 80112fc:	e71a      	b.n	8011134 <__ieee754_pow+0x804>
 80112fe:	ec51 0b10 	vmov	r0, r1, d0
 8011302:	4619      	mov	r1, r3
 8011304:	e7d4      	b.n	80112b0 <__ieee754_pow+0x980>
 8011306:	491c      	ldr	r1, [pc, #112]	; (8011378 <__ieee754_pow+0xa48>)
 8011308:	2000      	movs	r0, #0
 801130a:	f7ff bb30 	b.w	801096e <__ieee754_pow+0x3e>
 801130e:	2000      	movs	r0, #0
 8011310:	2100      	movs	r1, #0
 8011312:	f7ff bb2c 	b.w	801096e <__ieee754_pow+0x3e>
 8011316:	4630      	mov	r0, r6
 8011318:	4639      	mov	r1, r7
 801131a:	f7ff bb28 	b.w	801096e <__ieee754_pow+0x3e>
 801131e:	9204      	str	r2, [sp, #16]
 8011320:	f7ff bb7a 	b.w	8010a18 <__ieee754_pow+0xe8>
 8011324:	2300      	movs	r3, #0
 8011326:	f7ff bb64 	b.w	80109f2 <__ieee754_pow+0xc2>
 801132a:	bf00      	nop
 801132c:	f3af 8000 	nop.w
 8011330:	00000000 	.word	0x00000000
 8011334:	3fe62e43 	.word	0x3fe62e43
 8011338:	fefa39ef 	.word	0xfefa39ef
 801133c:	3fe62e42 	.word	0x3fe62e42
 8011340:	0ca86c39 	.word	0x0ca86c39
 8011344:	be205c61 	.word	0xbe205c61
 8011348:	72bea4d0 	.word	0x72bea4d0
 801134c:	3e663769 	.word	0x3e663769
 8011350:	c5d26bf1 	.word	0xc5d26bf1
 8011354:	3ebbbd41 	.word	0x3ebbbd41
 8011358:	af25de2c 	.word	0xaf25de2c
 801135c:	3f11566a 	.word	0x3f11566a
 8011360:	16bebd93 	.word	0x16bebd93
 8011364:	3f66c16c 	.word	0x3f66c16c
 8011368:	5555553e 	.word	0x5555553e
 801136c:	3fc55555 	.word	0x3fc55555
 8011370:	3fe00000 	.word	0x3fe00000
 8011374:	000fffff 	.word	0x000fffff
 8011378:	3ff00000 	.word	0x3ff00000
 801137c:	4090cbff 	.word	0x4090cbff
 8011380:	3f6f3400 	.word	0x3f6f3400
 8011384:	652b82fe 	.word	0x652b82fe
 8011388:	3c971547 	.word	0x3c971547

0801138c <__ieee754_sqrt>:
 801138c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011390:	ec55 4b10 	vmov	r4, r5, d0
 8011394:	4e55      	ldr	r6, [pc, #340]	; (80114ec <__ieee754_sqrt+0x160>)
 8011396:	43ae      	bics	r6, r5
 8011398:	ee10 0a10 	vmov	r0, s0
 801139c:	ee10 3a10 	vmov	r3, s0
 80113a0:	462a      	mov	r2, r5
 80113a2:	4629      	mov	r1, r5
 80113a4:	d110      	bne.n	80113c8 <__ieee754_sqrt+0x3c>
 80113a6:	ee10 2a10 	vmov	r2, s0
 80113aa:	462b      	mov	r3, r5
 80113ac:	f7ef f944 	bl	8000638 <__aeabi_dmul>
 80113b0:	4602      	mov	r2, r0
 80113b2:	460b      	mov	r3, r1
 80113b4:	4620      	mov	r0, r4
 80113b6:	4629      	mov	r1, r5
 80113b8:	f7ee ff88 	bl	80002cc <__adddf3>
 80113bc:	4604      	mov	r4, r0
 80113be:	460d      	mov	r5, r1
 80113c0:	ec45 4b10 	vmov	d0, r4, r5
 80113c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80113c8:	2d00      	cmp	r5, #0
 80113ca:	dc10      	bgt.n	80113ee <__ieee754_sqrt+0x62>
 80113cc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80113d0:	4330      	orrs	r0, r6
 80113d2:	d0f5      	beq.n	80113c0 <__ieee754_sqrt+0x34>
 80113d4:	b15d      	cbz	r5, 80113ee <__ieee754_sqrt+0x62>
 80113d6:	ee10 2a10 	vmov	r2, s0
 80113da:	462b      	mov	r3, r5
 80113dc:	ee10 0a10 	vmov	r0, s0
 80113e0:	f7ee ff72 	bl	80002c8 <__aeabi_dsub>
 80113e4:	4602      	mov	r2, r0
 80113e6:	460b      	mov	r3, r1
 80113e8:	f7ef fa50 	bl	800088c <__aeabi_ddiv>
 80113ec:	e7e6      	b.n	80113bc <__ieee754_sqrt+0x30>
 80113ee:	1512      	asrs	r2, r2, #20
 80113f0:	d074      	beq.n	80114dc <__ieee754_sqrt+0x150>
 80113f2:	07d4      	lsls	r4, r2, #31
 80113f4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80113f8:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80113fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8011400:	bf5e      	ittt	pl
 8011402:	0fda      	lsrpl	r2, r3, #31
 8011404:	005b      	lslpl	r3, r3, #1
 8011406:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 801140a:	2400      	movs	r4, #0
 801140c:	0fda      	lsrs	r2, r3, #31
 801140e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8011412:	107f      	asrs	r7, r7, #1
 8011414:	005b      	lsls	r3, r3, #1
 8011416:	2516      	movs	r5, #22
 8011418:	4620      	mov	r0, r4
 801141a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801141e:	1886      	adds	r6, r0, r2
 8011420:	428e      	cmp	r6, r1
 8011422:	bfde      	ittt	le
 8011424:	1b89      	suble	r1, r1, r6
 8011426:	18b0      	addle	r0, r6, r2
 8011428:	18a4      	addle	r4, r4, r2
 801142a:	0049      	lsls	r1, r1, #1
 801142c:	3d01      	subs	r5, #1
 801142e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8011432:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8011436:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801143a:	d1f0      	bne.n	801141e <__ieee754_sqrt+0x92>
 801143c:	462a      	mov	r2, r5
 801143e:	f04f 0e20 	mov.w	lr, #32
 8011442:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8011446:	4281      	cmp	r1, r0
 8011448:	eb06 0c05 	add.w	ip, r6, r5
 801144c:	dc02      	bgt.n	8011454 <__ieee754_sqrt+0xc8>
 801144e:	d113      	bne.n	8011478 <__ieee754_sqrt+0xec>
 8011450:	459c      	cmp	ip, r3
 8011452:	d811      	bhi.n	8011478 <__ieee754_sqrt+0xec>
 8011454:	f1bc 0f00 	cmp.w	ip, #0
 8011458:	eb0c 0506 	add.w	r5, ip, r6
 801145c:	da43      	bge.n	80114e6 <__ieee754_sqrt+0x15a>
 801145e:	2d00      	cmp	r5, #0
 8011460:	db41      	blt.n	80114e6 <__ieee754_sqrt+0x15a>
 8011462:	f100 0801 	add.w	r8, r0, #1
 8011466:	1a09      	subs	r1, r1, r0
 8011468:	459c      	cmp	ip, r3
 801146a:	bf88      	it	hi
 801146c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8011470:	eba3 030c 	sub.w	r3, r3, ip
 8011474:	4432      	add	r2, r6
 8011476:	4640      	mov	r0, r8
 8011478:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 801147c:	f1be 0e01 	subs.w	lr, lr, #1
 8011480:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8011484:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011488:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801148c:	d1db      	bne.n	8011446 <__ieee754_sqrt+0xba>
 801148e:	430b      	orrs	r3, r1
 8011490:	d006      	beq.n	80114a0 <__ieee754_sqrt+0x114>
 8011492:	1c50      	adds	r0, r2, #1
 8011494:	bf13      	iteet	ne
 8011496:	3201      	addne	r2, #1
 8011498:	3401      	addeq	r4, #1
 801149a:	4672      	moveq	r2, lr
 801149c:	f022 0201 	bicne.w	r2, r2, #1
 80114a0:	1063      	asrs	r3, r4, #1
 80114a2:	0852      	lsrs	r2, r2, #1
 80114a4:	07e1      	lsls	r1, r4, #31
 80114a6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80114aa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80114ae:	bf48      	it	mi
 80114b0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80114b4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80114b8:	4614      	mov	r4, r2
 80114ba:	e781      	b.n	80113c0 <__ieee754_sqrt+0x34>
 80114bc:	0ad9      	lsrs	r1, r3, #11
 80114be:	3815      	subs	r0, #21
 80114c0:	055b      	lsls	r3, r3, #21
 80114c2:	2900      	cmp	r1, #0
 80114c4:	d0fa      	beq.n	80114bc <__ieee754_sqrt+0x130>
 80114c6:	02cd      	lsls	r5, r1, #11
 80114c8:	d50a      	bpl.n	80114e0 <__ieee754_sqrt+0x154>
 80114ca:	f1c2 0420 	rsb	r4, r2, #32
 80114ce:	fa23 f404 	lsr.w	r4, r3, r4
 80114d2:	1e55      	subs	r5, r2, #1
 80114d4:	4093      	lsls	r3, r2
 80114d6:	4321      	orrs	r1, r4
 80114d8:	1b42      	subs	r2, r0, r5
 80114da:	e78a      	b.n	80113f2 <__ieee754_sqrt+0x66>
 80114dc:	4610      	mov	r0, r2
 80114de:	e7f0      	b.n	80114c2 <__ieee754_sqrt+0x136>
 80114e0:	0049      	lsls	r1, r1, #1
 80114e2:	3201      	adds	r2, #1
 80114e4:	e7ef      	b.n	80114c6 <__ieee754_sqrt+0x13a>
 80114e6:	4680      	mov	r8, r0
 80114e8:	e7bd      	b.n	8011466 <__ieee754_sqrt+0xda>
 80114ea:	bf00      	nop
 80114ec:	7ff00000 	.word	0x7ff00000

080114f0 <with_errno>:
 80114f0:	b570      	push	{r4, r5, r6, lr}
 80114f2:	4604      	mov	r4, r0
 80114f4:	460d      	mov	r5, r1
 80114f6:	4616      	mov	r6, r2
 80114f8:	f7fc fd6e 	bl	800dfd8 <__errno>
 80114fc:	4629      	mov	r1, r5
 80114fe:	6006      	str	r6, [r0, #0]
 8011500:	4620      	mov	r0, r4
 8011502:	bd70      	pop	{r4, r5, r6, pc}

08011504 <xflow>:
 8011504:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011506:	4614      	mov	r4, r2
 8011508:	461d      	mov	r5, r3
 801150a:	b108      	cbz	r0, 8011510 <xflow+0xc>
 801150c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011510:	e9cd 2300 	strd	r2, r3, [sp]
 8011514:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011518:	4620      	mov	r0, r4
 801151a:	4629      	mov	r1, r5
 801151c:	f7ef f88c 	bl	8000638 <__aeabi_dmul>
 8011520:	2222      	movs	r2, #34	; 0x22
 8011522:	b003      	add	sp, #12
 8011524:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011528:	f7ff bfe2 	b.w	80114f0 <with_errno>

0801152c <__math_uflow>:
 801152c:	b508      	push	{r3, lr}
 801152e:	2200      	movs	r2, #0
 8011530:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8011534:	f7ff ffe6 	bl	8011504 <xflow>
 8011538:	ec41 0b10 	vmov	d0, r0, r1
 801153c:	bd08      	pop	{r3, pc}

0801153e <__math_oflow>:
 801153e:	b508      	push	{r3, lr}
 8011540:	2200      	movs	r2, #0
 8011542:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8011546:	f7ff ffdd 	bl	8011504 <xflow>
 801154a:	ec41 0b10 	vmov	d0, r0, r1
 801154e:	bd08      	pop	{r3, pc}

08011550 <fabs>:
 8011550:	ec51 0b10 	vmov	r0, r1, d0
 8011554:	ee10 2a10 	vmov	r2, s0
 8011558:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801155c:	ec43 2b10 	vmov	d0, r2, r3
 8011560:	4770      	bx	lr

08011562 <finite>:
 8011562:	b082      	sub	sp, #8
 8011564:	ed8d 0b00 	vstr	d0, [sp]
 8011568:	9801      	ldr	r0, [sp, #4]
 801156a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801156e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8011572:	0fc0      	lsrs	r0, r0, #31
 8011574:	b002      	add	sp, #8
 8011576:	4770      	bx	lr

08011578 <scalbn>:
 8011578:	b570      	push	{r4, r5, r6, lr}
 801157a:	ec55 4b10 	vmov	r4, r5, d0
 801157e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8011582:	4606      	mov	r6, r0
 8011584:	462b      	mov	r3, r5
 8011586:	b99a      	cbnz	r2, 80115b0 <scalbn+0x38>
 8011588:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801158c:	4323      	orrs	r3, r4
 801158e:	d036      	beq.n	80115fe <scalbn+0x86>
 8011590:	4b39      	ldr	r3, [pc, #228]	; (8011678 <scalbn+0x100>)
 8011592:	4629      	mov	r1, r5
 8011594:	ee10 0a10 	vmov	r0, s0
 8011598:	2200      	movs	r2, #0
 801159a:	f7ef f84d 	bl	8000638 <__aeabi_dmul>
 801159e:	4b37      	ldr	r3, [pc, #220]	; (801167c <scalbn+0x104>)
 80115a0:	429e      	cmp	r6, r3
 80115a2:	4604      	mov	r4, r0
 80115a4:	460d      	mov	r5, r1
 80115a6:	da10      	bge.n	80115ca <scalbn+0x52>
 80115a8:	a32b      	add	r3, pc, #172	; (adr r3, 8011658 <scalbn+0xe0>)
 80115aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115ae:	e03a      	b.n	8011626 <scalbn+0xae>
 80115b0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80115b4:	428a      	cmp	r2, r1
 80115b6:	d10c      	bne.n	80115d2 <scalbn+0x5a>
 80115b8:	ee10 2a10 	vmov	r2, s0
 80115bc:	4620      	mov	r0, r4
 80115be:	4629      	mov	r1, r5
 80115c0:	f7ee fe84 	bl	80002cc <__adddf3>
 80115c4:	4604      	mov	r4, r0
 80115c6:	460d      	mov	r5, r1
 80115c8:	e019      	b.n	80115fe <scalbn+0x86>
 80115ca:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80115ce:	460b      	mov	r3, r1
 80115d0:	3a36      	subs	r2, #54	; 0x36
 80115d2:	4432      	add	r2, r6
 80115d4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80115d8:	428a      	cmp	r2, r1
 80115da:	dd08      	ble.n	80115ee <scalbn+0x76>
 80115dc:	2d00      	cmp	r5, #0
 80115de:	a120      	add	r1, pc, #128	; (adr r1, 8011660 <scalbn+0xe8>)
 80115e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80115e4:	da1c      	bge.n	8011620 <scalbn+0xa8>
 80115e6:	a120      	add	r1, pc, #128	; (adr r1, 8011668 <scalbn+0xf0>)
 80115e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80115ec:	e018      	b.n	8011620 <scalbn+0xa8>
 80115ee:	2a00      	cmp	r2, #0
 80115f0:	dd08      	ble.n	8011604 <scalbn+0x8c>
 80115f2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80115f6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80115fa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80115fe:	ec45 4b10 	vmov	d0, r4, r5
 8011602:	bd70      	pop	{r4, r5, r6, pc}
 8011604:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8011608:	da19      	bge.n	801163e <scalbn+0xc6>
 801160a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801160e:	429e      	cmp	r6, r3
 8011610:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8011614:	dd0a      	ble.n	801162c <scalbn+0xb4>
 8011616:	a112      	add	r1, pc, #72	; (adr r1, 8011660 <scalbn+0xe8>)
 8011618:	e9d1 0100 	ldrd	r0, r1, [r1]
 801161c:	2b00      	cmp	r3, #0
 801161e:	d1e2      	bne.n	80115e6 <scalbn+0x6e>
 8011620:	a30f      	add	r3, pc, #60	; (adr r3, 8011660 <scalbn+0xe8>)
 8011622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011626:	f7ef f807 	bl	8000638 <__aeabi_dmul>
 801162a:	e7cb      	b.n	80115c4 <scalbn+0x4c>
 801162c:	a10a      	add	r1, pc, #40	; (adr r1, 8011658 <scalbn+0xe0>)
 801162e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011632:	2b00      	cmp	r3, #0
 8011634:	d0b8      	beq.n	80115a8 <scalbn+0x30>
 8011636:	a10e      	add	r1, pc, #56	; (adr r1, 8011670 <scalbn+0xf8>)
 8011638:	e9d1 0100 	ldrd	r0, r1, [r1]
 801163c:	e7b4      	b.n	80115a8 <scalbn+0x30>
 801163e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011642:	3236      	adds	r2, #54	; 0x36
 8011644:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011648:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801164c:	4620      	mov	r0, r4
 801164e:	4b0c      	ldr	r3, [pc, #48]	; (8011680 <scalbn+0x108>)
 8011650:	2200      	movs	r2, #0
 8011652:	e7e8      	b.n	8011626 <scalbn+0xae>
 8011654:	f3af 8000 	nop.w
 8011658:	c2f8f359 	.word	0xc2f8f359
 801165c:	01a56e1f 	.word	0x01a56e1f
 8011660:	8800759c 	.word	0x8800759c
 8011664:	7e37e43c 	.word	0x7e37e43c
 8011668:	8800759c 	.word	0x8800759c
 801166c:	fe37e43c 	.word	0xfe37e43c
 8011670:	c2f8f359 	.word	0xc2f8f359
 8011674:	81a56e1f 	.word	0x81a56e1f
 8011678:	43500000 	.word	0x43500000
 801167c:	ffff3cb0 	.word	0xffff3cb0
 8011680:	3c900000 	.word	0x3c900000

08011684 <_init>:
 8011684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011686:	bf00      	nop
 8011688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801168a:	bc08      	pop	{r3}
 801168c:	469e      	mov	lr, r3
 801168e:	4770      	bx	lr

08011690 <_fini>:
 8011690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011692:	bf00      	nop
 8011694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011696:	bc08      	pop	{r3}
 8011698:	469e      	mov	lr, r3
 801169a:	4770      	bx	lr
