Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/josip/Desktop/PDS_projekt/VerilogMineDetectingANN/projekt/neuron_1_OUT_test_isim_beh.exe -prj C:/Users/josip/Desktop/PDS_projekt/VerilogMineDetectingANN/projekt/neuron_1_OUT_test_beh.prj work.neuron_1_OUT_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/josip/Desktop/PDS_projekt/VerilogMineDetectingANN/projekt/../Sigmoid_LUT.v" into library work
Analyzing Verilog file "C:/Users/josip/Desktop/PDS_projekt/VerilogMineDetectingANN/projekt/../Prilagodeno_mnozenje.v" into library work
Analyzing Verilog file "C:/Users/josip/Desktop/PDS_projekt/VerilogMineDetectingANN/projekt/../Neuron_1_OUT.v" into library work
WARNING:HDLCompiler:329 - "C:/Users/josip/Desktop/PDS_projekt/VerilogMineDetectingANN/projekt/../Neuron_1_OUT.v" Line 92: Target <predznak> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/josip/Desktop/PDS_projekt/VerilogMineDetectingANN/projekt/../Neuron_1_OUT.v" Line 93: Target <Generalna_suma> of concurrent assignment or output port connection should be a net type.
Analyzing Verilog file "C:/Users/josip/Desktop/PDS_projekt/VerilogMineDetectingANN/projekt/Neuron_1_OUT_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/josip/Desktop/PDS_projekt/VerilogMineDetectingANN/projekt/../Neuron_1_OUT.v" Line 92: Target <predznak> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/josip/Desktop/PDS_projekt/VerilogMineDetectingANN/projekt/../Neuron_1_OUT.v" Line 93: Target <Generalna_suma> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module Prilagodeno_mnozenje
Compiling module Sigmoid_LUT
Compiling module Neuron_1_OUT
Compiling module neuron_1_OUT_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\neuron_1_OUT_test_isim_beh.exe.sim\libPortability.dll".
Compiled 5 Verilog Units
Built simulation executable C:/Users/josip/Desktop/PDS_projekt/VerilogMineDetectingANN/projekt/neuron_1_OUT_test_isim_beh.exe
Fuse Memory Usage: 28772 KB
Fuse CPU Usage: 280 ms
