Analysis & Synthesis report for processador
Thu May 19 19:44:58 2022
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for main:main|MemRam:memRam|altsyncram:altsyncram_component|altsyncram_u3i1:auto_generated
 16. Parameter Settings for User Entity Instance: main:main|processador:proc
 17. Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modReg0
 18. Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modReg1
 19. Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modReg2
 20. Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modReg3
 21. Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modReg4
 22. Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modReg5
 23. Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modReg6
 24. Parameter Settings for User Entity Instance: main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component
 25. Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modRegA
 26. Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modRegG
 27. Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modRegADDR
 28. Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modRegDOUT
 29. Parameter Settings for User Entity Instance: main:main|MemRam:memRam|altsyncram:altsyncram_component
 30. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "main:main|MemRam:memRam"
 33. Port Connectivity Checks: "main:main|processador:proc|dec3to8:decY"
 34. Port Connectivity Checks: "main:main|processador:proc|dec3to8:decX"
 35. Port Connectivity Checks: "main:main|processador:proc"
 36. Port Connectivity Checks: "main:main"
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 19 19:44:58 2022           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; processador                                     ;
; Top-level Entity Name              ; placa                                           ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 216                                             ;
;     Total combinational functions  ; 209                                             ;
;     Dedicated logic registers      ; 26                                              ;
; Total registers                    ; 26                                              ;
; Total pins                         ; 92                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,048                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; placa              ; processador        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------+---------+
; main.v                           ; yes             ; User Verilog HDL File            ; C:/Coding/AOC_II/Practice_2/Processador/main.v                        ;         ;
; MemRam.mif                       ; yes             ; User Memory Initialization File  ; C:/Coding/AOC_II/Practice_2/Processador/MemRam.mif                    ;         ;
; MemRam.v                         ; yes             ; User Wizard-Generated File       ; C:/Coding/AOC_II/Practice_2/Processador/MemRam.v                      ;         ;
; counterR7.v                      ; yes             ; User Wizard-Generated File       ; C:/Coding/AOC_II/Practice_2/Processador/counterR7.v                   ;         ;
; placa.v                          ; yes             ; User Verilog HDL File            ; C:/Coding/AOC_II/Practice_2/Processador/placa.v                       ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; db/cntr_3pj.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Coding/AOC_II/Practice_2/Processador/db/cntr_3pj.tdf               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_u3i1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Coding/AOC_II/Practice_2/Processador/db/altsyncram_u3i1.tdf        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; d:/quartus_ii/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_j6m.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Coding/AOC_II/Practice_2/Processador/db/lpm_divide_j6m.tdf         ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Coding/AOC_II/Practice_2/Processador/db/sign_div_unsign_qlh.tdf    ;         ;
; db/alt_u_div_m2f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Coding/AOC_II/Practice_2/Processador/db/alt_u_div_m2f.tdf          ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Coding/AOC_II/Practice_2/Processador/db/add_sub_lkc.tdf            ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Coding/AOC_II/Practice_2/Processador/db/add_sub_mkc.tdf            ;         ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 216    ;
;                                             ;        ;
; Total combinational functions               ; 209    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 33     ;
;     -- 3 input functions                    ; 84     ;
;     -- <=2 input functions                  ; 92     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 158    ;
;     -- arithmetic mode                      ; 51     ;
;                                             ;        ;
; Total registers                             ; 26     ;
;     -- Dedicated logic registers            ; 26     ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 92     ;
; Total memory bits                           ; 2048   ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; KEY[0] ;
; Maximum fan-out                             ; 42     ;
; Total fan-out                               ; 767    ;
; Average fan-out                             ; 2.24   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; |placa                                       ; 209 (1)           ; 26 (0)       ; 2048        ; 0            ; 0       ; 0         ; 92   ; 0            ; |placa                                                                                                 ; work         ;
;    |display:d0|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |placa|display:d0                                                                                      ; work         ;
;    |lpm_divide:Mod0|                         ; 163 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |placa|lpm_divide:Mod0                                                                                 ; work         ;
;       |lpm_divide_j6m:auto_generated|        ; 163 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |placa|lpm_divide:Mod0|lpm_divide_j6m:auto_generated                                                   ; work         ;
;          |sign_div_unsign_qlh:divider|       ; 163 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |placa|lpm_divide:Mod0|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider                       ; work         ;
;             |alt_u_div_m2f:divider|          ; 163 (163)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |placa|lpm_divide:Mod0|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider ; work         ;
;    |main:main|                               ; 38 (0)            ; 26 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |placa|main:main                                                                                       ; work         ;
;       |MemRam:memRam|                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |placa|main:main|MemRam:memRam                                                                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |placa|main:main|MemRam:memRam|altsyncram:altsyncram_component                                         ; work         ;
;             |altsyncram_u3i1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |placa|main:main|MemRam:memRam|altsyncram:altsyncram_component|altsyncram_u3i1:auto_generated          ; work         ;
;       |processador:proc|                     ; 38 (35)           ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |placa|main:main|processador:proc                                                                      ; work         ;
;          |regn:modReg0|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |placa|main:main|processador:proc|regn:modReg0                                                         ; work         ;
;          |regn:modRegADDR|                   ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |placa|main:main|processador:proc|regn:modRegADDR                                                      ; work         ;
;          |upcount:Tstep|                     ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |placa|main:main|processador:proc|upcount:Tstep                                                        ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                              ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------+
; main:main|MemRam:memRam|altsyncram:altsyncram_component|altsyncram_u3i1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 128          ; 16           ; --           ; --           ; 2048 ; MemRam.mif ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |placa|main:main|MemRam:memRam                      ; C:/Coding/AOC_II/Practice_2/Processador/MemRam.v    ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |placa|main:main|processador:proc|counterR7:modReg7 ; C:/Coding/AOC_II/Practice_2/Processador/counterR7.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                 ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; main:main|processador:proc|BusWires[0]              ; main:main|processador:proc|WideNor0 ; yes                    ;
; main:main|processador:proc|BusWires[1]              ; main:main|processador:proc|WideNor0 ; yes                    ;
; main:main|processador:proc|BusWires[2]              ; main:main|processador:proc|WideNor0 ; yes                    ;
; main:main|processador:proc|BusWires[3]              ; main:main|processador:proc|WideNor0 ; yes                    ;
; main:main|processador:proc|BusWires[4]              ; main:main|processador:proc|WideNor0 ; yes                    ;
; main:main|processador:proc|BusWires[5]              ; main:main|processador:proc|WideNor0 ; yes                    ;
; main:main|processador:proc|BusWires[6]              ; main:main|processador:proc|WideNor0 ; yes                    ;
; main:main|processador:proc|BusWires[7]              ; main:main|processador:proc|WideNor0 ; yes                    ;
; main:main|processador:proc|BusWires[8]              ; main:main|processador:proc|WideNor0 ; yes                    ;
; main:main|processador:proc|BusWires[9]              ; main:main|processador:proc|WideNor0 ; yes                    ;
; main:main|processador:proc|BusWires[10]             ; main:main|processador:proc|WideNor0 ; yes                    ;
; main:main|processador:proc|BusWires[11]             ; main:main|processador:proc|WideNor0 ; yes                    ;
; main:main|processador:proc|BusWires[12]             ; main:main|processador:proc|WideNor0 ; yes                    ;
; main:main|processador:proc|BusWires[13]             ; main:main|processador:proc|WideNor0 ; yes                    ;
; main:main|processador:proc|BusWires[14]             ; main:main|processador:proc|WideNor0 ; yes                    ;
; main:main|processador:proc|BusWires[15]             ; main:main|processador:proc|WideNor0 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                     ;                        ;
+-----------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
; Register name                                                                                                        ; Reason for Removal                                          ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
; main:main|processador:proc|regnIR:modRegIR|Q[1..9]                                                                   ; Merged with main:main|processador:proc|regnIR:modRegIR|Q[0] ;
; main:main|processador:proc|regn:modRegG|Q[0..15]                                                                     ; Stuck at GND due to stuck port clock_enable                 ;
; main:main|processador:proc|regn:modRegA|Q[0..15]                                                                     ; Stuck at GND due to stuck port clock_enable                 ;
; main:main|processador:proc|regnW:modRegW|Q                                                                           ; Stuck at GND due to stuck port data_in                      ;
; main:main|processador:proc|regn:modRegDOUT|Q[0..15]                                                                  ; Stuck at GND due to stuck port clock_enable                 ;
; main:main|processador:proc|regn:modReg6|Q[0..15]                                                                     ; Stuck at GND due to stuck port clock_enable                 ;
; main:main|processador:proc|regn:modReg5|Q[0..15]                                                                     ; Stuck at GND due to stuck port clock_enable                 ;
; main:main|processador:proc|regn:modReg4|Q[0..15]                                                                     ; Stuck at GND due to stuck port clock_enable                 ;
; main:main|processador:proc|regn:modReg3|Q[0..15]                                                                     ; Stuck at GND due to stuck port clock_enable                 ;
; main:main|processador:proc|regn:modReg2|Q[0..15]                                                                     ; Stuck at GND due to stuck port clock_enable                 ;
; main:main|processador:proc|regn:modReg1|Q[0..15]                                                                     ; Stuck at GND due to stuck port clock_enable                 ;
; main:main|processador:proc|regnIR:modRegIR|Q[0]                                                                      ; Stuck at GND due to stuck port data_in                      ;
; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[0..15] ; Lost fanout                                                 ;
; Total Number of Removed Registers = 171                                                                              ;                                                             ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                         ;
+-----------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Register name                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                             ;
+-----------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------+
; main:main|processador:proc|regn:modRegG|Q[0]  ; Stuck at GND                   ; main:main|processador:proc|regn:modRegA|Q[0],                                                                      ;
;                                               ; due to stuck port clock_enable ; main:main|processador:proc|regn:modRegDOUT|Q[0],                                                                   ;
;                                               ;                                ; main:main|processador:proc|regn:modReg6|Q[0],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg6|Q[1],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg6|Q[2],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg6|Q[3],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg6|Q[4],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg6|Q[5],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg6|Q[6],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg6|Q[7],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg6|Q[8],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg6|Q[9],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg6|Q[10],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg6|Q[11],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg6|Q[12],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg6|Q[13],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg6|Q[14],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg6|Q[15],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg5|Q[0],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg5|Q[1],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg5|Q[2],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg5|Q[3],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg5|Q[4],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg5|Q[5],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg5|Q[6],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg5|Q[7],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg5|Q[8],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg5|Q[9],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg5|Q[10],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg5|Q[11],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg5|Q[12],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg5|Q[13],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg5|Q[14],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg5|Q[15],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg4|Q[0],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg4|Q[1],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg4|Q[2],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg4|Q[3],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg4|Q[4],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg4|Q[5],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg4|Q[6],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg4|Q[7],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg4|Q[8],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg4|Q[9],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg4|Q[10],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg4|Q[11],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg4|Q[12],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg4|Q[13],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg4|Q[14],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg4|Q[15],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg3|Q[0],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg3|Q[1],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg3|Q[2],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg3|Q[3],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg3|Q[4],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg3|Q[5],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg3|Q[6],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg3|Q[7],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg3|Q[8],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg3|Q[9],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg3|Q[10],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg3|Q[11],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg3|Q[12],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg3|Q[13],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg3|Q[14],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg3|Q[15],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg2|Q[0],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg2|Q[1],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg2|Q[2],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg2|Q[3],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg2|Q[4],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg2|Q[5],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg2|Q[6],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg2|Q[7],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg2|Q[8],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg2|Q[9],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg2|Q[10],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg2|Q[11],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg2|Q[12],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg2|Q[13],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg2|Q[14],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg2|Q[15],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg1|Q[0],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg1|Q[1],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg1|Q[2],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg1|Q[3],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg1|Q[4],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg1|Q[5],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg1|Q[6],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg1|Q[7],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg1|Q[8],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg1|Q[9],                                                                      ;
;                                               ;                                ; main:main|processador:proc|regn:modReg1|Q[10],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg1|Q[11],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg1|Q[12],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg1|Q[13],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg1|Q[14],                                                                     ;
;                                               ;                                ; main:main|processador:proc|regn:modReg1|Q[15],                                                                     ;
;                                               ;                                ; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[5],  ;
;                                               ;                                ; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[4],  ;
;                                               ;                                ; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[3],  ;
;                                               ;                                ; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[2],  ;
;                                               ;                                ; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[1],  ;
;                                               ;                                ; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[0],  ;
;                                               ;                                ; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[15], ;
;                                               ;                                ; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[11], ;
;                                               ;                                ; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[10], ;
;                                               ;                                ; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[9],  ;
;                                               ;                                ; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[8],  ;
;                                               ;                                ; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[7],  ;
;                                               ;                                ; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[6]   ;
; main:main|processador:proc|regnW:modRegW|Q    ; Stuck at GND                   ; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[14], ;
;                                               ; due to stuck port data_in      ; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[13], ;
;                                               ;                                ; main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated|safe_q[12]  ;
; main:main|processador:proc|regn:modRegG|Q[1]  ; Stuck at GND                   ; main:main|processador:proc|regn:modRegA|Q[1],                                                                      ;
;                                               ; due to stuck port clock_enable ; main:main|processador:proc|regn:modRegDOUT|Q[1]                                                                    ;
; main:main|processador:proc|regn:modRegG|Q[2]  ; Stuck at GND                   ; main:main|processador:proc|regn:modRegA|Q[2],                                                                      ;
;                                               ; due to stuck port clock_enable ; main:main|processador:proc|regn:modRegDOUT|Q[2]                                                                    ;
; main:main|processador:proc|regn:modRegG|Q[3]  ; Stuck at GND                   ; main:main|processador:proc|regn:modRegA|Q[3],                                                                      ;
;                                               ; due to stuck port clock_enable ; main:main|processador:proc|regn:modRegDOUT|Q[3]                                                                    ;
; main:main|processador:proc|regn:modRegG|Q[4]  ; Stuck at GND                   ; main:main|processador:proc|regn:modRegA|Q[4],                                                                      ;
;                                               ; due to stuck port clock_enable ; main:main|processador:proc|regn:modRegDOUT|Q[4]                                                                    ;
; main:main|processador:proc|regn:modRegG|Q[5]  ; Stuck at GND                   ; main:main|processador:proc|regn:modRegA|Q[5],                                                                      ;
;                                               ; due to stuck port clock_enable ; main:main|processador:proc|regn:modRegDOUT|Q[5]                                                                    ;
; main:main|processador:proc|regn:modRegG|Q[6]  ; Stuck at GND                   ; main:main|processador:proc|regn:modRegA|Q[6],                                                                      ;
;                                               ; due to stuck port clock_enable ; main:main|processador:proc|regn:modRegDOUT|Q[6]                                                                    ;
; main:main|processador:proc|regn:modRegG|Q[7]  ; Stuck at GND                   ; main:main|processador:proc|regn:modRegA|Q[7],                                                                      ;
;                                               ; due to stuck port clock_enable ; main:main|processador:proc|regn:modRegDOUT|Q[7]                                                                    ;
; main:main|processador:proc|regn:modRegG|Q[8]  ; Stuck at GND                   ; main:main|processador:proc|regn:modRegA|Q[8],                                                                      ;
;                                               ; due to stuck port clock_enable ; main:main|processador:proc|regn:modRegDOUT|Q[8]                                                                    ;
; main:main|processador:proc|regn:modRegG|Q[9]  ; Stuck at GND                   ; main:main|processador:proc|regn:modRegA|Q[9],                                                                      ;
;                                               ; due to stuck port clock_enable ; main:main|processador:proc|regn:modRegDOUT|Q[9]                                                                    ;
; main:main|processador:proc|regn:modRegG|Q[10] ; Stuck at GND                   ; main:main|processador:proc|regn:modRegA|Q[10],                                                                     ;
;                                               ; due to stuck port clock_enable ; main:main|processador:proc|regn:modRegDOUT|Q[10]                                                                   ;
; main:main|processador:proc|regn:modRegG|Q[11] ; Stuck at GND                   ; main:main|processador:proc|regn:modRegA|Q[11],                                                                     ;
;                                               ; due to stuck port clock_enable ; main:main|processador:proc|regn:modRegDOUT|Q[11]                                                                   ;
; main:main|processador:proc|regn:modRegG|Q[12] ; Stuck at GND                   ; main:main|processador:proc|regn:modRegA|Q[12],                                                                     ;
;                                               ; due to stuck port clock_enable ; main:main|processador:proc|regn:modRegDOUT|Q[12]                                                                   ;
; main:main|processador:proc|regn:modRegG|Q[13] ; Stuck at GND                   ; main:main|processador:proc|regn:modRegA|Q[13],                                                                     ;
;                                               ; due to stuck port clock_enable ; main:main|processador:proc|regn:modRegDOUT|Q[13]                                                                   ;
; main:main|processador:proc|regn:modRegG|Q[14] ; Stuck at GND                   ; main:main|processador:proc|regn:modRegA|Q[14],                                                                     ;
;                                               ; due to stuck port clock_enable ; main:main|processador:proc|regn:modRegDOUT|Q[14]                                                                   ;
; main:main|processador:proc|regn:modRegG|Q[15] ; Stuck at GND                   ; main:main|processador:proc|regn:modRegA|Q[15],                                                                     ;
;                                               ; due to stuck port clock_enable ; main:main|processador:proc|regn:modRegDOUT|Q[15]                                                                   ;
+-----------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 26    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 23    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |placa|main:main|processador:proc|Selector23 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for main:main|MemRam:memRam|altsyncram:altsyncram_component|altsyncram_u3i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main|processador:proc ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modReg0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modReg1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modReg2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modReg3 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modReg4 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modReg5 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modReg6 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTH              ; 16          ; Signed Integer                                                                       ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                              ;
; LPM_MODULUS            ; 0           ; Untyped                                                                              ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                              ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                              ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                   ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                   ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                              ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                              ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                              ;
; CBXI_PARAMETER         ; cntr_3pj    ; Untyped                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modRegA ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modRegG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modRegADDR ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main|processador:proc|regn:modRegDOUT ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main|MemRam:memRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; MemRam.mif           ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_u3i1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_j6m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 1                                                       ;
; Entity Instance                           ; main:main|MemRam:memRam|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 128                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main|MemRam:memRam"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (7 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "main:main|processador:proc|dec3to8:decY" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; En   ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "main:main|processador:proc|dec3to8:decX" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; En   ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main|processador:proc"                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Done        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusWires    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ADDR[15..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main"                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; R4      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R5      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R6      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R7      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Tstep_Q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 19 19:44:56 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 12 design units, including 12 entities, in source file main.v
    Info (12023): Found entity 1: main
    Info (12023): Found entity 2: display
    Info (12023): Found entity 3: processador
    Info (12023): Found entity 4: counter
    Info (12023): Found entity 5: dec3to8
    Info (12023): Found entity 6: muxRtoBus
    Info (12023): Found entity 7: regn
    Info (12023): Found entity 8: regnIR
    Info (12023): Found entity 9: regnW
    Info (12023): Found entity 10: TLB
    Info (12023): Found entity 11: ULA
    Info (12023): Found entity 12: upcount
Info (12021): Found 1 design units, including 1 entities, in source file memram.v
    Info (12023): Found entity 1: MemRam
Info (12021): Found 1 design units, including 1 entities, in source file counterr7.v
    Info (12023): Found entity 1: counterR7
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file placa.v
    Info (12023): Found entity 1: placa
Warning (10236): Verilog HDL Implicit Net warning at main.v(17): created implicit net for "HEX7"
Warning (10236): Verilog HDL Implicit Net warning at main.v(18): created implicit net for "HEX5"
Warning (10236): Verilog HDL Implicit Net warning at main.v(19): created implicit net for "HEX3"
Warning (10236): Verilog HDL Implicit Net warning at main.v(20): created implicit net for "HEX1"
Info (12127): Elaborating entity "placa" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at placa.v(40): truncated value with size 7 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at placa.v(41): truncated value with size 7 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at placa.v(42): truncated value with size 7 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at placa.v(43): truncated value with size 7 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at placa.v(48): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at placa.v(49): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at placa.v(50): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at placa.v(51): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "main" for hierarchy "main:main"
Warning (10036): Verilog HDL or VHDL warning at main.v(17): object "HEX7" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main.v(18): object "HEX5" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main.v(19): object "HEX3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main.v(20): object "HEX1" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at main.v(17): truncated value with size 7 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at main.v(18): truncated value with size 7 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at main.v(19): truncated value with size 7 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at main.v(20): truncated value with size 7 to match size of target (1)
Info (12128): Elaborating entity "TLB" for hierarchy "main:main|TLB:tlb"
Warning (10036): Verilog HDL or VHDL warning at main.v(440): object "dirty" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main.v(444): object "Hit" assigned a value but never read
Warning (10855): Verilog HDL warning at main.v(448): initial value for variable valid should be constant
Warning (10855): Verilog HDL warning at main.v(448): initial value for variable dirty should be constant
Warning (10855): Verilog HDL warning at main.v(448): initial value for variable VirtPage should be constant
Warning (10855): Verilog HDL warning at main.v(448): initial value for variable Dados should be constant
Warning (10240): Verilog HDL Always Construct warning at main.v(524): inferring latch(es) for variable "Data", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "valid" at main.v(441) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "Dados" at main.v(442) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[50][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[49][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[48][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[47][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[46][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[45][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[44][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[43][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[42][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[41][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[40][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[39][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[38][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[37][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[36][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[35][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[34][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[33][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[32][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[31][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[30][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[29][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[28][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[27][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[26][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[25][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[24][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[23][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[22][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[21][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[20][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[19][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[18][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[17][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[16][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[15][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[14][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[13][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[12][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[11][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[10][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[9][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[8][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[7][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[6][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[5][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[4][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[3][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[2][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[1][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "VirtPage[0][15..0]" at main.v(443) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "Data[0]" at main.v(528)
Info (10041): Inferred latch for "Data[1]" at main.v(528)
Info (10041): Inferred latch for "Data[2]" at main.v(528)
Info (10041): Inferred latch for "Data[3]" at main.v(528)
Info (10041): Inferred latch for "Data[4]" at main.v(528)
Info (10041): Inferred latch for "Data[5]" at main.v(528)
Info (10041): Inferred latch for "Data[6]" at main.v(528)
Info (10041): Inferred latch for "Data[7]" at main.v(528)
Info (10041): Inferred latch for "Data[8]" at main.v(528)
Info (10041): Inferred latch for "Data[9]" at main.v(528)
Info (10041): Inferred latch for "Data[10]" at main.v(528)
Info (10041): Inferred latch for "Data[11]" at main.v(528)
Info (10041): Inferred latch for "Data[12]" at main.v(528)
Info (10041): Inferred latch for "Data[13]" at main.v(528)
Info (10041): Inferred latch for "Data[14]" at main.v(528)
Info (10041): Inferred latch for "Data[15]" at main.v(528)
Info (12128): Elaborating entity "processador" for hierarchy "main:main|processador:proc"
Warning (10240): Verilog HDL Always Construct warning at main.v(93): inferring latch(es) for variable "ULAOp", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at main.v(278): variable "R0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at main.v(280): variable "R1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at main.v(282): variable "R2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at main.v(284): variable "R3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at main.v(286): variable "R4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at main.v(288): variable "R5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at main.v(290): variable "R6" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at main.v(292): variable "R7" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at main.v(295): variable "LD" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at main.v(296): variable "DataMem" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at main.v(297): variable "Imm" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at main.v(298): variable "DataIN" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at main.v(300): variable "DIN" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at main.v(303): variable "G" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at main.v(276): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at main.v(276): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at main.v(271): inferring latch(es) for variable "BusWires", which holds its previous value in one or more paths through the always construct
Warning (10136): Verilog HDL Module Declaration warning at main.v(56): port "R7" already exists in the list of ports
Info (10041): Inferred latch for "BusWires[0]" at main.v(271)
Info (10041): Inferred latch for "BusWires[1]" at main.v(271)
Info (10041): Inferred latch for "BusWires[2]" at main.v(271)
Info (10041): Inferred latch for "BusWires[3]" at main.v(271)
Info (10041): Inferred latch for "BusWires[4]" at main.v(271)
Info (10041): Inferred latch for "BusWires[5]" at main.v(271)
Info (10041): Inferred latch for "BusWires[6]" at main.v(271)
Info (10041): Inferred latch for "BusWires[7]" at main.v(271)
Info (10041): Inferred latch for "BusWires[8]" at main.v(271)
Info (10041): Inferred latch for "BusWires[9]" at main.v(271)
Info (10041): Inferred latch for "BusWires[10]" at main.v(271)
Info (10041): Inferred latch for "BusWires[11]" at main.v(271)
Info (10041): Inferred latch for "BusWires[12]" at main.v(271)
Info (10041): Inferred latch for "BusWires[13]" at main.v(271)
Info (10041): Inferred latch for "BusWires[14]" at main.v(271)
Info (10041): Inferred latch for "BusWires[15]" at main.v(271)
Info (10041): Inferred latch for "ULAOp[0]" at main.v(93)
Info (10041): Inferred latch for "ULAOp[1]" at main.v(93)
Info (10041): Inferred latch for "ULAOp[2]" at main.v(93)
Info (10041): Inferred latch for "ULAOp[3]" at main.v(93)
Info (12128): Elaborating entity "upcount" for hierarchy "main:main|processador:proc|upcount:Tstep"
Info (12128): Elaborating entity "dec3to8" for hierarchy "main:main|processador:proc|dec3to8:decX"
Info (12128): Elaborating entity "regn" for hierarchy "main:main|processador:proc|regn:modReg0"
Info (12128): Elaborating entity "counterR7" for hierarchy "main:main|processador:proc|counterR7:modReg7"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3pj.tdf
    Info (12023): Found entity 1: cntr_3pj
Info (12128): Elaborating entity "cntr_3pj" for hierarchy "main:main|processador:proc|counterR7:modReg7|lpm_counter:LPM_COUNTER_component|cntr_3pj:auto_generated"
Info (12128): Elaborating entity "regnIR" for hierarchy "main:main|processador:proc|regnIR:modRegIR"
Info (12128): Elaborating entity "regnW" for hierarchy "main:main|processador:proc|regnW:modRegW"
Info (12128): Elaborating entity "ULA" for hierarchy "main:main|processador:proc|ULA:ula"
Warning (10270): Verilog HDL Case Statement warning at main.v(548): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at main.v(548): inferring latch(es) for variable "Result", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Result[0]" at main.v(548)
Info (10041): Inferred latch for "Result[1]" at main.v(548)
Info (10041): Inferred latch for "Result[2]" at main.v(548)
Info (10041): Inferred latch for "Result[3]" at main.v(548)
Info (10041): Inferred latch for "Result[4]" at main.v(548)
Info (10041): Inferred latch for "Result[5]" at main.v(548)
Info (10041): Inferred latch for "Result[6]" at main.v(548)
Info (10041): Inferred latch for "Result[7]" at main.v(548)
Info (10041): Inferred latch for "Result[8]" at main.v(548)
Info (10041): Inferred latch for "Result[9]" at main.v(548)
Info (10041): Inferred latch for "Result[10]" at main.v(548)
Info (10041): Inferred latch for "Result[11]" at main.v(548)
Info (10041): Inferred latch for "Result[12]" at main.v(548)
Info (10041): Inferred latch for "Result[13]" at main.v(548)
Info (10041): Inferred latch for "Result[14]" at main.v(548)
Info (10041): Inferred latch for "Result[15]" at main.v(548)
Info (12128): Elaborating entity "MemRam" for hierarchy "main:main|MemRam:memRam"
Info (12128): Elaborating entity "altsyncram" for hierarchy "main:main|MemRam:memRam|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "main:main|MemRam:memRam|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "main:main|MemRam:memRam|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MemRam.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u3i1.tdf
    Info (12023): Found entity 1: altsyncram_u3i1
Info (12128): Elaborating entity "altsyncram_u3i1" for hierarchy "main:main|MemRam:memRam|altsyncram:altsyncram_component|altsyncram_u3i1:auto_generated"
Info (12128): Elaborating entity "display" for hierarchy "display:d0"
Warning (14025): LATCH primitive "main:main|processador:proc|ULAOp[1]" is permanently disabled
Warning (14025): LATCH primitive "main:main|processador:proc|ULAOp[2]" is permanently disabled
Warning (14025): LATCH primitive "main:main|processador:proc|ULAOp[3]" is permanently disabled
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0"
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j6m.tdf
    Info (12023): Found entity 1: lpm_divide_j6m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf
    Info (12023): Found entity 1: alt_u_div_m2f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch main:main|processador:proc|BusWires[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:main|processador:proc|upcount:Tstep|Q[0]
Warning (13012): Latch main:main|processador:proc|BusWires[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:main|processador:proc|upcount:Tstep|Q[0]
Warning (13012): Latch main:main|processador:proc|BusWires[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:main|processador:proc|upcount:Tstep|Q[0]
Warning (13012): Latch main:main|processador:proc|BusWires[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:main|processador:proc|upcount:Tstep|Q[0]
Warning (13012): Latch main:main|processador:proc|BusWires[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:main|processador:proc|upcount:Tstep|Q[0]
Warning (13012): Latch main:main|processador:proc|BusWires[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:main|processador:proc|upcount:Tstep|Q[0]
Warning (13012): Latch main:main|processador:proc|BusWires[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:main|processador:proc|upcount:Tstep|Q[0]
Warning (13012): Latch main:main|processador:proc|BusWires[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:main|processador:proc|upcount:Tstep|Q[0]
Warning (13012): Latch main:main|processador:proc|BusWires[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:main|processador:proc|upcount:Tstep|Q[0]
Warning (13012): Latch main:main|processador:proc|BusWires[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:main|processador:proc|upcount:Tstep|Q[0]
Warning (13012): Latch main:main|processador:proc|BusWires[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:main|processador:proc|upcount:Tstep|Q[0]
Warning (13012): Latch main:main|processador:proc|BusWires[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:main|processador:proc|upcount:Tstep|Q[0]
Warning (13012): Latch main:main|processador:proc|BusWires[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:main|processador:proc|upcount:Tstep|Q[0]
Warning (13012): Latch main:main|processador:proc|BusWires[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:main|processador:proc|upcount:Tstep|Q[0]
Warning (13012): Latch main:main|processador:proc|BusWires[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:main|processador:proc|upcount:Tstep|Q[0]
Warning (13012): Latch main:main|processador:proc|BusWires[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:main|processador:proc|upcount:Tstep|Q[0]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at VCC
    Warning (13410): Pin "HEX1[2]" is stuck at VCC
    Warning (13410): Pin "HEX1[3]" is stuck at VCC
    Warning (13410): Pin "HEX1[4]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at VCC
    Warning (13410): Pin "HEX5[3]" is stuck at VCC
    Warning (13410): Pin "HEX5[4]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at VCC
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at VCC
    Warning (13410): Pin "HEX7[1]" is stuck at VCC
    Warning (13410): Pin "HEX7[2]" is stuck at VCC
    Warning (13410): Pin "HEX7[3]" is stuck at VCC
    Warning (13410): Pin "HEX7[4]" is stuck at VCC
    Warning (13410): Pin "HEX7[5]" is stuck at VCC
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LEDG0[1]" is stuck at GND
    Warning (13410): Pin "LEDG0[2]" is stuck at GND
    Warning (13410): Pin "LEDG0[3]" is stuck at GND
    Warning (13410): Pin "LEDG0[4]" is stuck at GND
    Warning (13410): Pin "LEDG0[5]" is stuck at GND
    Warning (13410): Pin "LEDG0[6]" is stuck at GND
    Warning (13410): Pin "LEDG0[7]" is stuck at GND
    Warning (13410): Pin "LEDG0[8]" is stuck at GND
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Coding/AOC_II/Practice_2/Processador/output_files/processador.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 24 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "KEY[4]"
    Warning (15610): No output dependent on input pin "KEY[5]"
    Warning (15610): No output dependent on input pin "KEY[6]"
    Warning (15610): No output dependent on input pin "KEY[7]"
    Warning (15610): No output dependent on input pin "KEY[8]"
Info (21057): Implemented 340 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 232 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 220 warnings
    Info: Peak virtual memory: 393 megabytes
    Info: Processing ended: Thu May 19 19:44:58 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Coding/AOC_II/Practice_2/Processador/output_files/processador.map.smsg.


