Flow report for REG_32_LD_At_Reset
Wed May 15 16:44:38 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Wed May 15 16:44:38 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; REG_32_LD_At_Reset                          ;
; Top-level Entity Name              ; REG_32_LD_At_Reset                          ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 32 / 22,320 ( < 1 % )                       ;
;     Total combinational functions  ; 0 / 22,320 ( 0 % )                          ;
;     Dedicated logic registers      ; 32 / 22,320 ( < 1 % )                       ;
; Total registers                    ; 32                                          ;
; Total pins                         ; 67 / 154 ( 44 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 608,256 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/15/2019 16:39:03 ;
; Main task         ; Compilation         ;
; Revision Name     ; REG_32_LD_At_Reset  ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                            ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 193569097813697.155795274217820        ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                 ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                   ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --             ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:16     ; 1.0                     ; 4810 MB             ; 00:00:37                           ;
; Fitter               ; 00:00:08     ; 1.0                     ; 5526 MB             ; 00:00:09                           ;
; Assembler            ; 00:00:02     ; 1.0                     ; 4698 MB             ; 00:00:02                           ;
; Timing Analyzer      ; 00:00:03     ; 1.0                     ; 4797 MB             ; 00:00:03                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4660 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4643 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4658 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4643 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4657 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4643 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4657 MB             ; 00:00:01                           ;
; Total                ; 00:00:37     ; --                      ; --                  ; 00:00:59                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; AACPAETDGI       ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; AACPAETDGI       ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; AACPAETDGI       ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; AACPAETDGI       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; AACPAETDGI       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; AACPAETDGI       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; AACPAETDGI       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; AACPAETDGI       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; AACPAETDGI       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; AACPAETDGI       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; AACPAETDGI       ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off REG_32_LD_At_Reset -c REG_32_LD_At_Reset
quartus_fit --read_settings_files=off --write_settings_files=off REG_32_LD_At_Reset -c REG_32_LD_At_Reset
quartus_asm --read_settings_files=off --write_settings_files=off REG_32_LD_At_Reset -c REG_32_LD_At_Reset
quartus_sta REG_32_LD_At_Reset -c REG_32_LD_At_Reset
quartus_eda --read_settings_files=off --write_settings_files=off REG_32_LD_At_Reset -c REG_32_LD_At_Reset
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off REG_32_LD_At_Reset -c REG_32_LD_At_Reset --vector_source=C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/Waveform.vwf --testbench_file=C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/simulation/qsim/ REG_32_LD_At_Reset -c REG_32_LD_At_Reset
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off REG_32_LD_At_Reset -c REG_32_LD_At_Reset --vector_source=C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/Waveform.vwf --testbench_file=C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/simulation/qsim/ REG_32_LD_At_Reset -c REG_32_LD_At_Reset
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off REG_32_LD_At_Reset -c REG_32_LD_At_Reset --vector_source=C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/Waveform.vwf --testbench_file=C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/simulation/qsim/ REG_32_LD_At_Reset -c REG_32_LD_At_Reset



